
Gateway_prueba_prog.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009300  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000740  08009490  08009490  00019490  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009bd0  08009bd0  0002020c  2**0
                  CONTENTS
  4 .ARM          00000008  08009bd0  08009bd0  00019bd0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009bd8  08009bd8  0002020c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009bd8  08009bd8  00019bd8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009bdc  08009bdc  00019bdc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000020c  20000000  08009be0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000594  2000020c  08009dec  0002020c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200007a0  08009dec  000207a0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000237e6  00000000  00000000  0002023c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000037cf  00000000  00000000  00043a22  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001610  00000000  00000000  000471f8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001478  00000000  00000000  00048808  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00028e19  00000000  00000000  00049c80  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00012dee  00000000  00000000  00072a99  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000f8945  00000000  00000000  00085887  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0017e1cc  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000062f4  00000000  00000000  0017e248  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000020c 	.word	0x2000020c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08009478 	.word	0x08009478

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000210 	.word	0x20000210
 80001cc:	08009478 	.word	0x08009478

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003be:	f1a4 0401 	sub.w	r4, r4, #1
 80003c2:	d1e9      	bne.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__aeabi_d2uiz>:
 8000a1c:	004a      	lsls	r2, r1, #1
 8000a1e:	d211      	bcs.n	8000a44 <__aeabi_d2uiz+0x28>
 8000a20:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a24:	d211      	bcs.n	8000a4a <__aeabi_d2uiz+0x2e>
 8000a26:	d50d      	bpl.n	8000a44 <__aeabi_d2uiz+0x28>
 8000a28:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a2c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a30:	d40e      	bmi.n	8000a50 <__aeabi_d2uiz+0x34>
 8000a32:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a36:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a3a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a3e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a42:	4770      	bx	lr
 8000a44:	f04f 0000 	mov.w	r0, #0
 8000a48:	4770      	bx	lr
 8000a4a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a4e:	d102      	bne.n	8000a56 <__aeabi_d2uiz+0x3a>
 8000a50:	f04f 30ff 	mov.w	r0, #4294967295
 8000a54:	4770      	bx	lr
 8000a56:	f04f 0000 	mov.w	r0, #0
 8000a5a:	4770      	bx	lr

08000a5c <__aeabi_d2f>:
 8000a5c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a60:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a64:	bf24      	itt	cs
 8000a66:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a6a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a6e:	d90d      	bls.n	8000a8c <__aeabi_d2f+0x30>
 8000a70:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000a74:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a78:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a7c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000a80:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a84:	bf08      	it	eq
 8000a86:	f020 0001 	biceq.w	r0, r0, #1
 8000a8a:	4770      	bx	lr
 8000a8c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000a90:	d121      	bne.n	8000ad6 <__aeabi_d2f+0x7a>
 8000a92:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000a96:	bfbc      	itt	lt
 8000a98:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000a9c:	4770      	bxlt	lr
 8000a9e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000aa2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000aa6:	f1c2 0218 	rsb	r2, r2, #24
 8000aaa:	f1c2 0c20 	rsb	ip, r2, #32
 8000aae:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ab2:	fa20 f002 	lsr.w	r0, r0, r2
 8000ab6:	bf18      	it	ne
 8000ab8:	f040 0001 	orrne.w	r0, r0, #1
 8000abc:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ac0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ac4:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ac8:	ea40 000c 	orr.w	r0, r0, ip
 8000acc:	fa23 f302 	lsr.w	r3, r3, r2
 8000ad0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ad4:	e7cc      	b.n	8000a70 <__aeabi_d2f+0x14>
 8000ad6:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ada:	d107      	bne.n	8000aec <__aeabi_d2f+0x90>
 8000adc:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000ae0:	bf1e      	ittt	ne
 8000ae2:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000ae6:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000aea:	4770      	bxne	lr
 8000aec:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000af0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000af4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000af8:	4770      	bx	lr
 8000afa:	bf00      	nop

08000afc <__aeabi_uldivmod>:
 8000afc:	b953      	cbnz	r3, 8000b14 <__aeabi_uldivmod+0x18>
 8000afe:	b94a      	cbnz	r2, 8000b14 <__aeabi_uldivmod+0x18>
 8000b00:	2900      	cmp	r1, #0
 8000b02:	bf08      	it	eq
 8000b04:	2800      	cmpeq	r0, #0
 8000b06:	bf1c      	itt	ne
 8000b08:	f04f 31ff 	movne.w	r1, #4294967295
 8000b0c:	f04f 30ff 	movne.w	r0, #4294967295
 8000b10:	f000 b972 	b.w	8000df8 <__aeabi_idiv0>
 8000b14:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b18:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b1c:	f000 f806 	bl	8000b2c <__udivmoddi4>
 8000b20:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b24:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b28:	b004      	add	sp, #16
 8000b2a:	4770      	bx	lr

08000b2c <__udivmoddi4>:
 8000b2c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b30:	9e08      	ldr	r6, [sp, #32]
 8000b32:	4604      	mov	r4, r0
 8000b34:	4688      	mov	r8, r1
 8000b36:	2b00      	cmp	r3, #0
 8000b38:	d14b      	bne.n	8000bd2 <__udivmoddi4+0xa6>
 8000b3a:	428a      	cmp	r2, r1
 8000b3c:	4615      	mov	r5, r2
 8000b3e:	d967      	bls.n	8000c10 <__udivmoddi4+0xe4>
 8000b40:	fab2 f282 	clz	r2, r2
 8000b44:	b14a      	cbz	r2, 8000b5a <__udivmoddi4+0x2e>
 8000b46:	f1c2 0720 	rsb	r7, r2, #32
 8000b4a:	fa01 f302 	lsl.w	r3, r1, r2
 8000b4e:	fa20 f707 	lsr.w	r7, r0, r7
 8000b52:	4095      	lsls	r5, r2
 8000b54:	ea47 0803 	orr.w	r8, r7, r3
 8000b58:	4094      	lsls	r4, r2
 8000b5a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000b5e:	0c23      	lsrs	r3, r4, #16
 8000b60:	fbb8 f7fe 	udiv	r7, r8, lr
 8000b64:	fa1f fc85 	uxth.w	ip, r5
 8000b68:	fb0e 8817 	mls	r8, lr, r7, r8
 8000b6c:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000b70:	fb07 f10c 	mul.w	r1, r7, ip
 8000b74:	4299      	cmp	r1, r3
 8000b76:	d909      	bls.n	8000b8c <__udivmoddi4+0x60>
 8000b78:	18eb      	adds	r3, r5, r3
 8000b7a:	f107 30ff 	add.w	r0, r7, #4294967295
 8000b7e:	f080 811b 	bcs.w	8000db8 <__udivmoddi4+0x28c>
 8000b82:	4299      	cmp	r1, r3
 8000b84:	f240 8118 	bls.w	8000db8 <__udivmoddi4+0x28c>
 8000b88:	3f02      	subs	r7, #2
 8000b8a:	442b      	add	r3, r5
 8000b8c:	1a5b      	subs	r3, r3, r1
 8000b8e:	b2a4      	uxth	r4, r4
 8000b90:	fbb3 f0fe 	udiv	r0, r3, lr
 8000b94:	fb0e 3310 	mls	r3, lr, r0, r3
 8000b98:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000b9c:	fb00 fc0c 	mul.w	ip, r0, ip
 8000ba0:	45a4      	cmp	ip, r4
 8000ba2:	d909      	bls.n	8000bb8 <__udivmoddi4+0x8c>
 8000ba4:	192c      	adds	r4, r5, r4
 8000ba6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000baa:	f080 8107 	bcs.w	8000dbc <__udivmoddi4+0x290>
 8000bae:	45a4      	cmp	ip, r4
 8000bb0:	f240 8104 	bls.w	8000dbc <__udivmoddi4+0x290>
 8000bb4:	3802      	subs	r0, #2
 8000bb6:	442c      	add	r4, r5
 8000bb8:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000bbc:	eba4 040c 	sub.w	r4, r4, ip
 8000bc0:	2700      	movs	r7, #0
 8000bc2:	b11e      	cbz	r6, 8000bcc <__udivmoddi4+0xa0>
 8000bc4:	40d4      	lsrs	r4, r2
 8000bc6:	2300      	movs	r3, #0
 8000bc8:	e9c6 4300 	strd	r4, r3, [r6]
 8000bcc:	4639      	mov	r1, r7
 8000bce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bd2:	428b      	cmp	r3, r1
 8000bd4:	d909      	bls.n	8000bea <__udivmoddi4+0xbe>
 8000bd6:	2e00      	cmp	r6, #0
 8000bd8:	f000 80eb 	beq.w	8000db2 <__udivmoddi4+0x286>
 8000bdc:	2700      	movs	r7, #0
 8000bde:	e9c6 0100 	strd	r0, r1, [r6]
 8000be2:	4638      	mov	r0, r7
 8000be4:	4639      	mov	r1, r7
 8000be6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bea:	fab3 f783 	clz	r7, r3
 8000bee:	2f00      	cmp	r7, #0
 8000bf0:	d147      	bne.n	8000c82 <__udivmoddi4+0x156>
 8000bf2:	428b      	cmp	r3, r1
 8000bf4:	d302      	bcc.n	8000bfc <__udivmoddi4+0xd0>
 8000bf6:	4282      	cmp	r2, r0
 8000bf8:	f200 80fa 	bhi.w	8000df0 <__udivmoddi4+0x2c4>
 8000bfc:	1a84      	subs	r4, r0, r2
 8000bfe:	eb61 0303 	sbc.w	r3, r1, r3
 8000c02:	2001      	movs	r0, #1
 8000c04:	4698      	mov	r8, r3
 8000c06:	2e00      	cmp	r6, #0
 8000c08:	d0e0      	beq.n	8000bcc <__udivmoddi4+0xa0>
 8000c0a:	e9c6 4800 	strd	r4, r8, [r6]
 8000c0e:	e7dd      	b.n	8000bcc <__udivmoddi4+0xa0>
 8000c10:	b902      	cbnz	r2, 8000c14 <__udivmoddi4+0xe8>
 8000c12:	deff      	udf	#255	; 0xff
 8000c14:	fab2 f282 	clz	r2, r2
 8000c18:	2a00      	cmp	r2, #0
 8000c1a:	f040 808f 	bne.w	8000d3c <__udivmoddi4+0x210>
 8000c1e:	1b49      	subs	r1, r1, r5
 8000c20:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000c24:	fa1f f885 	uxth.w	r8, r5
 8000c28:	2701      	movs	r7, #1
 8000c2a:	fbb1 fcfe 	udiv	ip, r1, lr
 8000c2e:	0c23      	lsrs	r3, r4, #16
 8000c30:	fb0e 111c 	mls	r1, lr, ip, r1
 8000c34:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c38:	fb08 f10c 	mul.w	r1, r8, ip
 8000c3c:	4299      	cmp	r1, r3
 8000c3e:	d907      	bls.n	8000c50 <__udivmoddi4+0x124>
 8000c40:	18eb      	adds	r3, r5, r3
 8000c42:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000c46:	d202      	bcs.n	8000c4e <__udivmoddi4+0x122>
 8000c48:	4299      	cmp	r1, r3
 8000c4a:	f200 80cd 	bhi.w	8000de8 <__udivmoddi4+0x2bc>
 8000c4e:	4684      	mov	ip, r0
 8000c50:	1a59      	subs	r1, r3, r1
 8000c52:	b2a3      	uxth	r3, r4
 8000c54:	fbb1 f0fe 	udiv	r0, r1, lr
 8000c58:	fb0e 1410 	mls	r4, lr, r0, r1
 8000c5c:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000c60:	fb08 f800 	mul.w	r8, r8, r0
 8000c64:	45a0      	cmp	r8, r4
 8000c66:	d907      	bls.n	8000c78 <__udivmoddi4+0x14c>
 8000c68:	192c      	adds	r4, r5, r4
 8000c6a:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c6e:	d202      	bcs.n	8000c76 <__udivmoddi4+0x14a>
 8000c70:	45a0      	cmp	r8, r4
 8000c72:	f200 80b6 	bhi.w	8000de2 <__udivmoddi4+0x2b6>
 8000c76:	4618      	mov	r0, r3
 8000c78:	eba4 0408 	sub.w	r4, r4, r8
 8000c7c:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000c80:	e79f      	b.n	8000bc2 <__udivmoddi4+0x96>
 8000c82:	f1c7 0c20 	rsb	ip, r7, #32
 8000c86:	40bb      	lsls	r3, r7
 8000c88:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000c8c:	ea4e 0e03 	orr.w	lr, lr, r3
 8000c90:	fa01 f407 	lsl.w	r4, r1, r7
 8000c94:	fa20 f50c 	lsr.w	r5, r0, ip
 8000c98:	fa21 f30c 	lsr.w	r3, r1, ip
 8000c9c:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000ca0:	4325      	orrs	r5, r4
 8000ca2:	fbb3 f9f8 	udiv	r9, r3, r8
 8000ca6:	0c2c      	lsrs	r4, r5, #16
 8000ca8:	fb08 3319 	mls	r3, r8, r9, r3
 8000cac:	fa1f fa8e 	uxth.w	sl, lr
 8000cb0:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000cb4:	fb09 f40a 	mul.w	r4, r9, sl
 8000cb8:	429c      	cmp	r4, r3
 8000cba:	fa02 f207 	lsl.w	r2, r2, r7
 8000cbe:	fa00 f107 	lsl.w	r1, r0, r7
 8000cc2:	d90b      	bls.n	8000cdc <__udivmoddi4+0x1b0>
 8000cc4:	eb1e 0303 	adds.w	r3, lr, r3
 8000cc8:	f109 30ff 	add.w	r0, r9, #4294967295
 8000ccc:	f080 8087 	bcs.w	8000dde <__udivmoddi4+0x2b2>
 8000cd0:	429c      	cmp	r4, r3
 8000cd2:	f240 8084 	bls.w	8000dde <__udivmoddi4+0x2b2>
 8000cd6:	f1a9 0902 	sub.w	r9, r9, #2
 8000cda:	4473      	add	r3, lr
 8000cdc:	1b1b      	subs	r3, r3, r4
 8000cde:	b2ad      	uxth	r5, r5
 8000ce0:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ce4:	fb08 3310 	mls	r3, r8, r0, r3
 8000ce8:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000cec:	fb00 fa0a 	mul.w	sl, r0, sl
 8000cf0:	45a2      	cmp	sl, r4
 8000cf2:	d908      	bls.n	8000d06 <__udivmoddi4+0x1da>
 8000cf4:	eb1e 0404 	adds.w	r4, lr, r4
 8000cf8:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cfc:	d26b      	bcs.n	8000dd6 <__udivmoddi4+0x2aa>
 8000cfe:	45a2      	cmp	sl, r4
 8000d00:	d969      	bls.n	8000dd6 <__udivmoddi4+0x2aa>
 8000d02:	3802      	subs	r0, #2
 8000d04:	4474      	add	r4, lr
 8000d06:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000d0a:	fba0 8902 	umull	r8, r9, r0, r2
 8000d0e:	eba4 040a 	sub.w	r4, r4, sl
 8000d12:	454c      	cmp	r4, r9
 8000d14:	46c2      	mov	sl, r8
 8000d16:	464b      	mov	r3, r9
 8000d18:	d354      	bcc.n	8000dc4 <__udivmoddi4+0x298>
 8000d1a:	d051      	beq.n	8000dc0 <__udivmoddi4+0x294>
 8000d1c:	2e00      	cmp	r6, #0
 8000d1e:	d069      	beq.n	8000df4 <__udivmoddi4+0x2c8>
 8000d20:	ebb1 050a 	subs.w	r5, r1, sl
 8000d24:	eb64 0403 	sbc.w	r4, r4, r3
 8000d28:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000d2c:	40fd      	lsrs	r5, r7
 8000d2e:	40fc      	lsrs	r4, r7
 8000d30:	ea4c 0505 	orr.w	r5, ip, r5
 8000d34:	e9c6 5400 	strd	r5, r4, [r6]
 8000d38:	2700      	movs	r7, #0
 8000d3a:	e747      	b.n	8000bcc <__udivmoddi4+0xa0>
 8000d3c:	f1c2 0320 	rsb	r3, r2, #32
 8000d40:	fa20 f703 	lsr.w	r7, r0, r3
 8000d44:	4095      	lsls	r5, r2
 8000d46:	fa01 f002 	lsl.w	r0, r1, r2
 8000d4a:	fa21 f303 	lsr.w	r3, r1, r3
 8000d4e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000d52:	4338      	orrs	r0, r7
 8000d54:	0c01      	lsrs	r1, r0, #16
 8000d56:	fbb3 f7fe 	udiv	r7, r3, lr
 8000d5a:	fa1f f885 	uxth.w	r8, r5
 8000d5e:	fb0e 3317 	mls	r3, lr, r7, r3
 8000d62:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d66:	fb07 f308 	mul.w	r3, r7, r8
 8000d6a:	428b      	cmp	r3, r1
 8000d6c:	fa04 f402 	lsl.w	r4, r4, r2
 8000d70:	d907      	bls.n	8000d82 <__udivmoddi4+0x256>
 8000d72:	1869      	adds	r1, r5, r1
 8000d74:	f107 3cff 	add.w	ip, r7, #4294967295
 8000d78:	d22f      	bcs.n	8000dda <__udivmoddi4+0x2ae>
 8000d7a:	428b      	cmp	r3, r1
 8000d7c:	d92d      	bls.n	8000dda <__udivmoddi4+0x2ae>
 8000d7e:	3f02      	subs	r7, #2
 8000d80:	4429      	add	r1, r5
 8000d82:	1acb      	subs	r3, r1, r3
 8000d84:	b281      	uxth	r1, r0
 8000d86:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d8a:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d8e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d92:	fb00 f308 	mul.w	r3, r0, r8
 8000d96:	428b      	cmp	r3, r1
 8000d98:	d907      	bls.n	8000daa <__udivmoddi4+0x27e>
 8000d9a:	1869      	adds	r1, r5, r1
 8000d9c:	f100 3cff 	add.w	ip, r0, #4294967295
 8000da0:	d217      	bcs.n	8000dd2 <__udivmoddi4+0x2a6>
 8000da2:	428b      	cmp	r3, r1
 8000da4:	d915      	bls.n	8000dd2 <__udivmoddi4+0x2a6>
 8000da6:	3802      	subs	r0, #2
 8000da8:	4429      	add	r1, r5
 8000daa:	1ac9      	subs	r1, r1, r3
 8000dac:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000db0:	e73b      	b.n	8000c2a <__udivmoddi4+0xfe>
 8000db2:	4637      	mov	r7, r6
 8000db4:	4630      	mov	r0, r6
 8000db6:	e709      	b.n	8000bcc <__udivmoddi4+0xa0>
 8000db8:	4607      	mov	r7, r0
 8000dba:	e6e7      	b.n	8000b8c <__udivmoddi4+0x60>
 8000dbc:	4618      	mov	r0, r3
 8000dbe:	e6fb      	b.n	8000bb8 <__udivmoddi4+0x8c>
 8000dc0:	4541      	cmp	r1, r8
 8000dc2:	d2ab      	bcs.n	8000d1c <__udivmoddi4+0x1f0>
 8000dc4:	ebb8 0a02 	subs.w	sl, r8, r2
 8000dc8:	eb69 020e 	sbc.w	r2, r9, lr
 8000dcc:	3801      	subs	r0, #1
 8000dce:	4613      	mov	r3, r2
 8000dd0:	e7a4      	b.n	8000d1c <__udivmoddi4+0x1f0>
 8000dd2:	4660      	mov	r0, ip
 8000dd4:	e7e9      	b.n	8000daa <__udivmoddi4+0x27e>
 8000dd6:	4618      	mov	r0, r3
 8000dd8:	e795      	b.n	8000d06 <__udivmoddi4+0x1da>
 8000dda:	4667      	mov	r7, ip
 8000ddc:	e7d1      	b.n	8000d82 <__udivmoddi4+0x256>
 8000dde:	4681      	mov	r9, r0
 8000de0:	e77c      	b.n	8000cdc <__udivmoddi4+0x1b0>
 8000de2:	3802      	subs	r0, #2
 8000de4:	442c      	add	r4, r5
 8000de6:	e747      	b.n	8000c78 <__udivmoddi4+0x14c>
 8000de8:	f1ac 0c02 	sub.w	ip, ip, #2
 8000dec:	442b      	add	r3, r5
 8000dee:	e72f      	b.n	8000c50 <__udivmoddi4+0x124>
 8000df0:	4638      	mov	r0, r7
 8000df2:	e708      	b.n	8000c06 <__udivmoddi4+0xda>
 8000df4:	4637      	mov	r7, r6
 8000df6:	e6e9      	b.n	8000bcc <__udivmoddi4+0xa0>

08000df8 <__aeabi_idiv0>:
 8000df8:	4770      	bx	lr
 8000dfa:	bf00      	nop

08000dfc <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000dfc:	b580      	push	{r7, lr}
 8000dfe:	b082      	sub	sp, #8
 8000e00:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000e02:	2300      	movs	r3, #0
 8000e04:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000e06:	2003      	movs	r0, #3
 8000e08:	f001 fc18 	bl	800263c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000e0c:	2000      	movs	r0, #0
 8000e0e:	f000 f80d 	bl	8000e2c <HAL_InitTick>
 8000e12:	4603      	mov	r3, r0
 8000e14:	2b00      	cmp	r3, #0
 8000e16:	d002      	beq.n	8000e1e <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000e18:	2301      	movs	r3, #1
 8000e1a:	71fb      	strb	r3, [r7, #7]
 8000e1c:	e001      	b.n	8000e22 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000e1e:	f007 fbb3 	bl	8008588 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000e22:	79fb      	ldrb	r3, [r7, #7]
}
 8000e24:	4618      	mov	r0, r3
 8000e26:	3708      	adds	r7, #8
 8000e28:	46bd      	mov	sp, r7
 8000e2a:	bd80      	pop	{r7, pc}

08000e2c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e2c:	b580      	push	{r7, lr}
 8000e2e:	b084      	sub	sp, #16
 8000e30:	af00      	add	r7, sp, #0
 8000e32:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000e34:	2300      	movs	r3, #0
 8000e36:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8000e38:	4b16      	ldr	r3, [pc, #88]	; (8000e94 <HAL_InitTick+0x68>)
 8000e3a:	681b      	ldr	r3, [r3, #0]
 8000e3c:	2b00      	cmp	r3, #0
 8000e3e:	d022      	beq.n	8000e86 <HAL_InitTick+0x5a>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8000e40:	4b15      	ldr	r3, [pc, #84]	; (8000e98 <HAL_InitTick+0x6c>)
 8000e42:	681a      	ldr	r2, [r3, #0]
 8000e44:	4b13      	ldr	r3, [pc, #76]	; (8000e94 <HAL_InitTick+0x68>)
 8000e46:	681b      	ldr	r3, [r3, #0]
 8000e48:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000e4c:	fbb1 f3f3 	udiv	r3, r1, r3
 8000e50:	fbb2 f3f3 	udiv	r3, r2, r3
 8000e54:	4618      	mov	r0, r3
 8000e56:	f001 fc26 	bl	80026a6 <HAL_SYSTICK_Config>
 8000e5a:	4603      	mov	r3, r0
 8000e5c:	2b00      	cmp	r3, #0
 8000e5e:	d10f      	bne.n	8000e80 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000e60:	687b      	ldr	r3, [r7, #4]
 8000e62:	2b0f      	cmp	r3, #15
 8000e64:	d809      	bhi.n	8000e7a <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000e66:	2200      	movs	r2, #0
 8000e68:	6879      	ldr	r1, [r7, #4]
 8000e6a:	f04f 30ff 	mov.w	r0, #4294967295
 8000e6e:	f001 fbf0 	bl	8002652 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000e72:	4a0a      	ldr	r2, [pc, #40]	; (8000e9c <HAL_InitTick+0x70>)
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	6013      	str	r3, [r2, #0]
 8000e78:	e007      	b.n	8000e8a <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8000e7a:	2301      	movs	r3, #1
 8000e7c:	73fb      	strb	r3, [r7, #15]
 8000e7e:	e004      	b.n	8000e8a <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000e80:	2301      	movs	r3, #1
 8000e82:	73fb      	strb	r3, [r7, #15]
 8000e84:	e001      	b.n	8000e8a <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000e86:	2301      	movs	r3, #1
 8000e88:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000e8a:	7bfb      	ldrb	r3, [r7, #15]
}
 8000e8c:	4618      	mov	r0, r3
 8000e8e:	3710      	adds	r7, #16
 8000e90:	46bd      	mov	sp, r7
 8000e92:	bd80      	pop	{r7, pc}
 8000e94:	20000004 	.word	0x20000004
 8000e98:	20000038 	.word	0x20000038
 8000e9c:	20000000 	.word	0x20000000

08000ea0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ea0:	b480      	push	{r7}
 8000ea2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000ea4:	4b05      	ldr	r3, [pc, #20]	; (8000ebc <HAL_IncTick+0x1c>)
 8000ea6:	681a      	ldr	r2, [r3, #0]
 8000ea8:	4b05      	ldr	r3, [pc, #20]	; (8000ec0 <HAL_IncTick+0x20>)
 8000eaa:	681b      	ldr	r3, [r3, #0]
 8000eac:	4413      	add	r3, r2
 8000eae:	4a03      	ldr	r2, [pc, #12]	; (8000ebc <HAL_IncTick+0x1c>)
 8000eb0:	6013      	str	r3, [r2, #0]
}
 8000eb2:	bf00      	nop
 8000eb4:	46bd      	mov	sp, r7
 8000eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eba:	4770      	bx	lr
 8000ebc:	200002dc 	.word	0x200002dc
 8000ec0:	20000004 	.word	0x20000004

08000ec4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000ec4:	b480      	push	{r7}
 8000ec6:	af00      	add	r7, sp, #0
  return uwTick;
 8000ec8:	4b03      	ldr	r3, [pc, #12]	; (8000ed8 <HAL_GetTick+0x14>)
 8000eca:	681b      	ldr	r3, [r3, #0]
}
 8000ecc:	4618      	mov	r0, r3
 8000ece:	46bd      	mov	sp, r7
 8000ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ed4:	4770      	bx	lr
 8000ed6:	bf00      	nop
 8000ed8:	200002dc 	.word	0x200002dc

08000edc <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8000edc:	b480      	push	{r7}
 8000ede:	b083      	sub	sp, #12
 8000ee0:	af00      	add	r7, sp, #0
 8000ee2:	6078      	str	r0, [r7, #4]
 8000ee4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	689b      	ldr	r3, [r3, #8]
 8000eea:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8000eee:	683b      	ldr	r3, [r7, #0]
 8000ef0:	431a      	orrs	r2, r3
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	609a      	str	r2, [r3, #8]
}
 8000ef6:	bf00      	nop
 8000ef8:	370c      	adds	r7, #12
 8000efa:	46bd      	mov	sp, r7
 8000efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f00:	4770      	bx	lr

08000f02 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8000f02:	b480      	push	{r7}
 8000f04:	b083      	sub	sp, #12
 8000f06:	af00      	add	r7, sp, #0
 8000f08:	6078      	str	r0, [r7, #4]
 8000f0a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	689b      	ldr	r3, [r3, #8]
 8000f10:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8000f14:	683b      	ldr	r3, [r7, #0]
 8000f16:	431a      	orrs	r2, r3
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	609a      	str	r2, [r3, #8]
}
 8000f1c:	bf00      	nop
 8000f1e:	370c      	adds	r7, #12
 8000f20:	46bd      	mov	sp, r7
 8000f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f26:	4770      	bx	lr

08000f28 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8000f28:	b480      	push	{r7}
 8000f2a:	b083      	sub	sp, #12
 8000f2c:	af00      	add	r7, sp, #0
 8000f2e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	689b      	ldr	r3, [r3, #8]
 8000f34:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8000f38:	4618      	mov	r0, r3
 8000f3a:	370c      	adds	r7, #12
 8000f3c:	46bd      	mov	sp, r7
 8000f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f42:	4770      	bx	lr

08000f44 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8000f44:	b490      	push	{r4, r7}
 8000f46:	b084      	sub	sp, #16
 8000f48:	af00      	add	r7, sp, #0
 8000f4a:	60f8      	str	r0, [r7, #12]
 8000f4c:	60b9      	str	r1, [r7, #8]
 8000f4e:	607a      	str	r2, [r7, #4]
 8000f50:	603b      	str	r3, [r7, #0]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000f52:	68fb      	ldr	r3, [r7, #12]
 8000f54:	3360      	adds	r3, #96	; 0x60
 8000f56:	461a      	mov	r2, r3
 8000f58:	68bb      	ldr	r3, [r7, #8]
 8000f5a:	009b      	lsls	r3, r3, #2
 8000f5c:	4413      	add	r3, r2
 8000f5e:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 8000f60:	6822      	ldr	r2, [r4, #0]
 8000f62:	4b08      	ldr	r3, [pc, #32]	; (8000f84 <LL_ADC_SetOffset+0x40>)
 8000f64:	4013      	ands	r3, r2
 8000f66:	687a      	ldr	r2, [r7, #4]
 8000f68:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8000f6c:	683a      	ldr	r2, [r7, #0]
 8000f6e:	430a      	orrs	r2, r1
 8000f70:	4313      	orrs	r3, r2
 8000f72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000f76:	6023      	str	r3, [r4, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8000f78:	bf00      	nop
 8000f7a:	3710      	adds	r7, #16
 8000f7c:	46bd      	mov	sp, r7
 8000f7e:	bc90      	pop	{r4, r7}
 8000f80:	4770      	bx	lr
 8000f82:	bf00      	nop
 8000f84:	03fff000 	.word	0x03fff000

08000f88 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8000f88:	b490      	push	{r4, r7}
 8000f8a:	b082      	sub	sp, #8
 8000f8c:	af00      	add	r7, sp, #0
 8000f8e:	6078      	str	r0, [r7, #4]
 8000f90:	6039      	str	r1, [r7, #0]
  register const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	3360      	adds	r3, #96	; 0x60
 8000f96:	461a      	mov	r2, r3
 8000f98:	683b      	ldr	r3, [r7, #0]
 8000f9a:	009b      	lsls	r3, r3, #2
 8000f9c:	4413      	add	r3, r2
 8000f9e:	461c      	mov	r4, r3

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8000fa0:	6823      	ldr	r3, [r4, #0]
 8000fa2:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8000fa6:	4618      	mov	r0, r3
 8000fa8:	3708      	adds	r7, #8
 8000faa:	46bd      	mov	sp, r7
 8000fac:	bc90      	pop	{r4, r7}
 8000fae:	4770      	bx	lr

08000fb0 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8000fb0:	b490      	push	{r4, r7}
 8000fb2:	b084      	sub	sp, #16
 8000fb4:	af00      	add	r7, sp, #0
 8000fb6:	60f8      	str	r0, [r7, #12]
 8000fb8:	60b9      	str	r1, [r7, #8]
 8000fba:	607a      	str	r2, [r7, #4]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000fbc:	68fb      	ldr	r3, [r7, #12]
 8000fbe:	3360      	adds	r3, #96	; 0x60
 8000fc0:	461a      	mov	r2, r3
 8000fc2:	68bb      	ldr	r3, [r7, #8]
 8000fc4:	009b      	lsls	r3, r3, #2
 8000fc6:	4413      	add	r3, r2
 8000fc8:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 8000fca:	6823      	ldr	r3, [r4, #0]
 8000fcc:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	4313      	orrs	r3, r2
 8000fd4:	6023      	str	r3, [r4, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8000fd6:	bf00      	nop
 8000fd8:	3710      	adds	r7, #16
 8000fda:	46bd      	mov	sp, r7
 8000fdc:	bc90      	pop	{r4, r7}
 8000fde:	4770      	bx	lr

08000fe0 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8000fe0:	b480      	push	{r7}
 8000fe2:	b083      	sub	sp, #12
 8000fe4:	af00      	add	r7, sp, #0
 8000fe6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	68db      	ldr	r3, [r3, #12]
 8000fec:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8000ff0:	2b00      	cmp	r3, #0
 8000ff2:	d101      	bne.n	8000ff8 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8000ff4:	2301      	movs	r3, #1
 8000ff6:	e000      	b.n	8000ffa <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8000ff8:	2300      	movs	r3, #0
}
 8000ffa:	4618      	mov	r0, r3
 8000ffc:	370c      	adds	r7, #12
 8000ffe:	46bd      	mov	sp, r7
 8001000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001004:	4770      	bx	lr

08001006 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001006:	b490      	push	{r4, r7}
 8001008:	b084      	sub	sp, #16
 800100a:	af00      	add	r7, sp, #0
 800100c:	60f8      	str	r0, [r7, #12]
 800100e:	60b9      	str	r1, [r7, #8]
 8001010:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8001012:	68fb      	ldr	r3, [r7, #12]
 8001014:	3330      	adds	r3, #48	; 0x30
 8001016:	461a      	mov	r2, r3
 8001018:	68bb      	ldr	r3, [r7, #8]
 800101a:	0a1b      	lsrs	r3, r3, #8
 800101c:	009b      	lsls	r3, r3, #2
 800101e:	f003 030c 	and.w	r3, r3, #12
 8001022:	4413      	add	r3, r2
 8001024:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 8001026:	6822      	ldr	r2, [r4, #0]
 8001028:	68bb      	ldr	r3, [r7, #8]
 800102a:	f003 031f 	and.w	r3, r3, #31
 800102e:	211f      	movs	r1, #31
 8001030:	fa01 f303 	lsl.w	r3, r1, r3
 8001034:	43db      	mvns	r3, r3
 8001036:	401a      	ands	r2, r3
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	0e9b      	lsrs	r3, r3, #26
 800103c:	f003 011f 	and.w	r1, r3, #31
 8001040:	68bb      	ldr	r3, [r7, #8]
 8001042:	f003 031f 	and.w	r3, r3, #31
 8001046:	fa01 f303 	lsl.w	r3, r1, r3
 800104a:	4313      	orrs	r3, r2
 800104c:	6023      	str	r3, [r4, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800104e:	bf00      	nop
 8001050:	3710      	adds	r7, #16
 8001052:	46bd      	mov	sp, r7
 8001054:	bc90      	pop	{r4, r7}
 8001056:	4770      	bx	lr

08001058 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8001058:	b490      	push	{r4, r7}
 800105a:	b084      	sub	sp, #16
 800105c:	af00      	add	r7, sp, #0
 800105e:	60f8      	str	r0, [r7, #12]
 8001060:	60b9      	str	r1, [r7, #8]
 8001062:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8001064:	68fb      	ldr	r3, [r7, #12]
 8001066:	3314      	adds	r3, #20
 8001068:	461a      	mov	r2, r3
 800106a:	68bb      	ldr	r3, [r7, #8]
 800106c:	0e5b      	lsrs	r3, r3, #25
 800106e:	009b      	lsls	r3, r3, #2
 8001070:	f003 0304 	and.w	r3, r3, #4
 8001074:	4413      	add	r3, r2
 8001076:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 8001078:	6822      	ldr	r2, [r4, #0]
 800107a:	68bb      	ldr	r3, [r7, #8]
 800107c:	0d1b      	lsrs	r3, r3, #20
 800107e:	f003 031f 	and.w	r3, r3, #31
 8001082:	2107      	movs	r1, #7
 8001084:	fa01 f303 	lsl.w	r3, r1, r3
 8001088:	43db      	mvns	r3, r3
 800108a:	401a      	ands	r2, r3
 800108c:	68bb      	ldr	r3, [r7, #8]
 800108e:	0d1b      	lsrs	r3, r3, #20
 8001090:	f003 031f 	and.w	r3, r3, #31
 8001094:	6879      	ldr	r1, [r7, #4]
 8001096:	fa01 f303 	lsl.w	r3, r1, r3
 800109a:	4313      	orrs	r3, r2
 800109c:	6023      	str	r3, [r4, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 800109e:	bf00      	nop
 80010a0:	3710      	adds	r7, #16
 80010a2:	46bd      	mov	sp, r7
 80010a4:	bc90      	pop	{r4, r7}
 80010a6:	4770      	bx	lr

080010a8 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80010a8:	b480      	push	{r7}
 80010aa:	b085      	sub	sp, #20
 80010ac:	af00      	add	r7, sp, #0
 80010ae:	60f8      	str	r0, [r7, #12]
 80010b0:	60b9      	str	r1, [r7, #8]
 80010b2:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80010b4:	68fb      	ldr	r3, [r7, #12]
 80010b6:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 80010ba:	68bb      	ldr	r3, [r7, #8]
 80010bc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80010c0:	43db      	mvns	r3, r3
 80010c2:	401a      	ands	r2, r3
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	f003 0318 	and.w	r3, r3, #24
 80010ca:	4908      	ldr	r1, [pc, #32]	; (80010ec <LL_ADC_SetChannelSingleDiff+0x44>)
 80010cc:	40d9      	lsrs	r1, r3
 80010ce:	68bb      	ldr	r3, [r7, #8]
 80010d0:	400b      	ands	r3, r1
 80010d2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80010d6:	431a      	orrs	r2, r3
 80010d8:	68fb      	ldr	r3, [r7, #12]
 80010da:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80010de:	bf00      	nop
 80010e0:	3714      	adds	r7, #20
 80010e2:	46bd      	mov	sp, r7
 80010e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e8:	4770      	bx	lr
 80010ea:	bf00      	nop
 80010ec:	0007ffff 	.word	0x0007ffff

080010f0 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 80010f0:	b480      	push	{r7}
 80010f2:	b083      	sub	sp, #12
 80010f4:	af00      	add	r7, sp, #0
 80010f6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	689b      	ldr	r3, [r3, #8]
 80010fc:	f003 031f 	and.w	r3, r3, #31
}
 8001100:	4618      	mov	r0, r3
 8001102:	370c      	adds	r7, #12
 8001104:	46bd      	mov	sp, r7
 8001106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800110a:	4770      	bx	lr

0800110c <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(ADC_Common_TypeDef *ADCxy_COMMON)
{
 800110c:	b480      	push	{r7}
 800110e:	b083      	sub	sp, #12
 8001110:	af00      	add	r7, sp, #0
 8001112:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	689b      	ldr	r3, [r3, #8]
 8001118:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
}
 800111c:	4618      	mov	r0, r3
 800111e:	370c      	adds	r7, #12
 8001120:	46bd      	mov	sp, r7
 8001122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001126:	4770      	bx	lr

08001128 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8001128:	b480      	push	{r7}
 800112a:	b083      	sub	sp, #12
 800112c:	af00      	add	r7, sp, #0
 800112e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	689b      	ldr	r3, [r3, #8]
 8001134:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8001138:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800113c:	687a      	ldr	r2, [r7, #4]
 800113e:	6093      	str	r3, [r2, #8]
}
 8001140:	bf00      	nop
 8001142:	370c      	adds	r7, #12
 8001144:	46bd      	mov	sp, r7
 8001146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800114a:	4770      	bx	lr

0800114c <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 800114c:	b480      	push	{r7}
 800114e:	b083      	sub	sp, #12
 8001150:	af00      	add	r7, sp, #0
 8001152:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	689b      	ldr	r3, [r3, #8]
 8001158:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800115c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001160:	d101      	bne.n	8001166 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8001162:	2301      	movs	r3, #1
 8001164:	e000      	b.n	8001168 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8001166:	2300      	movs	r3, #0
}
 8001168:	4618      	mov	r0, r3
 800116a:	370c      	adds	r7, #12
 800116c:	46bd      	mov	sp, r7
 800116e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001172:	4770      	bx	lr

08001174 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001174:	b480      	push	{r7}
 8001176:	b083      	sub	sp, #12
 8001178:	af00      	add	r7, sp, #0
 800117a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	689b      	ldr	r3, [r3, #8]
 8001180:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8001184:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001188:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001190:	bf00      	nop
 8001192:	370c      	adds	r7, #12
 8001194:	46bd      	mov	sp, r7
 8001196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800119a:	4770      	bx	lr

0800119c <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 800119c:	b480      	push	{r7}
 800119e:	b083      	sub	sp, #12
 80011a0:	af00      	add	r7, sp, #0
 80011a2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	689b      	ldr	r3, [r3, #8]
 80011a8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80011ac:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80011b0:	d101      	bne.n	80011b6 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80011b2:	2301      	movs	r3, #1
 80011b4:	e000      	b.n	80011b8 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80011b6:	2300      	movs	r3, #0
}
 80011b8:	4618      	mov	r0, r3
 80011ba:	370c      	adds	r7, #12
 80011bc:	46bd      	mov	sp, r7
 80011be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c2:	4770      	bx	lr

080011c4 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80011c4:	b480      	push	{r7}
 80011c6:	b083      	sub	sp, #12
 80011c8:	af00      	add	r7, sp, #0
 80011ca:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	689b      	ldr	r3, [r3, #8]
 80011d0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80011d4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80011d8:	f043 0201 	orr.w	r2, r3, #1
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80011e0:	bf00      	nop
 80011e2:	370c      	adds	r7, #12
 80011e4:	46bd      	mov	sp, r7
 80011e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ea:	4770      	bx	lr

080011ec <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 80011ec:	b480      	push	{r7}
 80011ee:	b083      	sub	sp, #12
 80011f0:	af00      	add	r7, sp, #0
 80011f2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	689b      	ldr	r3, [r3, #8]
 80011f8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80011fc:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001200:	f043 0202 	orr.w	r2, r3, #2
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8001208:	bf00      	nop
 800120a:	370c      	adds	r7, #12
 800120c:	46bd      	mov	sp, r7
 800120e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001212:	4770      	bx	lr

08001214 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8001214:	b480      	push	{r7}
 8001216:	b083      	sub	sp, #12
 8001218:	af00      	add	r7, sp, #0
 800121a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	689b      	ldr	r3, [r3, #8]
 8001220:	f003 0301 	and.w	r3, r3, #1
 8001224:	2b01      	cmp	r3, #1
 8001226:	d101      	bne.n	800122c <LL_ADC_IsEnabled+0x18>
 8001228:	2301      	movs	r3, #1
 800122a:	e000      	b.n	800122e <LL_ADC_IsEnabled+0x1a>
 800122c:	2300      	movs	r3, #0
}
 800122e:	4618      	mov	r0, r3
 8001230:	370c      	adds	r7, #12
 8001232:	46bd      	mov	sp, r7
 8001234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001238:	4770      	bx	lr

0800123a <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 800123a:	b480      	push	{r7}
 800123c:	b083      	sub	sp, #12
 800123e:	af00      	add	r7, sp, #0
 8001240:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	689b      	ldr	r3, [r3, #8]
 8001246:	f003 0302 	and.w	r3, r3, #2
 800124a:	2b02      	cmp	r3, #2
 800124c:	d101      	bne.n	8001252 <LL_ADC_IsDisableOngoing+0x18>
 800124e:	2301      	movs	r3, #1
 8001250:	e000      	b.n	8001254 <LL_ADC_IsDisableOngoing+0x1a>
 8001252:	2300      	movs	r3, #0
}
 8001254:	4618      	mov	r0, r3
 8001256:	370c      	adds	r7, #12
 8001258:	46bd      	mov	sp, r7
 800125a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800125e:	4770      	bx	lr

08001260 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8001260:	b480      	push	{r7}
 8001262:	b083      	sub	sp, #12
 8001264:	af00      	add	r7, sp, #0
 8001266:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	689b      	ldr	r3, [r3, #8]
 800126c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001270:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001274:	f043 0204 	orr.w	r2, r3, #4
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 800127c:	bf00      	nop
 800127e:	370c      	adds	r7, #12
 8001280:	46bd      	mov	sp, r7
 8001282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001286:	4770      	bx	lr

08001288 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8001288:	b480      	push	{r7}
 800128a:	b083      	sub	sp, #12
 800128c:	af00      	add	r7, sp, #0
 800128e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	689b      	ldr	r3, [r3, #8]
 8001294:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001298:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800129c:	f043 0210 	orr.w	r2, r3, #16
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 80012a4:	bf00      	nop
 80012a6:	370c      	adds	r7, #12
 80012a8:	46bd      	mov	sp, r7
 80012aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ae:	4770      	bx	lr

080012b0 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80012b0:	b480      	push	{r7}
 80012b2:	b083      	sub	sp, #12
 80012b4:	af00      	add	r7, sp, #0
 80012b6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	689b      	ldr	r3, [r3, #8]
 80012bc:	f003 0304 	and.w	r3, r3, #4
 80012c0:	2b04      	cmp	r3, #4
 80012c2:	d101      	bne.n	80012c8 <LL_ADC_REG_IsConversionOngoing+0x18>
 80012c4:	2301      	movs	r3, #1
 80012c6:	e000      	b.n	80012ca <LL_ADC_REG_IsConversionOngoing+0x1a>
 80012c8:	2300      	movs	r3, #0
}
 80012ca:	4618      	mov	r0, r3
 80012cc:	370c      	adds	r7, #12
 80012ce:	46bd      	mov	sp, r7
 80012d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d4:	4770      	bx	lr

080012d6 <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 80012d6:	b480      	push	{r7}
 80012d8:	b083      	sub	sp, #12
 80012da:	af00      	add	r7, sp, #0
 80012dc:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	689b      	ldr	r3, [r3, #8]
 80012e2:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80012e6:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80012ea:	f043 0220 	orr.w	r2, r3, #32
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 80012f2:	bf00      	nop
 80012f4:	370c      	adds	r7, #12
 80012f6:	46bd      	mov	sp, r7
 80012f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012fc:	4770      	bx	lr

080012fe <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80012fe:	b480      	push	{r7}
 8001300:	b083      	sub	sp, #12
 8001302:	af00      	add	r7, sp, #0
 8001304:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	689b      	ldr	r3, [r3, #8]
 800130a:	f003 0308 	and.w	r3, r3, #8
 800130e:	2b08      	cmp	r3, #8
 8001310:	d101      	bne.n	8001316 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8001312:	2301      	movs	r3, #1
 8001314:	e000      	b.n	8001318 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8001316:	2300      	movs	r3, #0
}
 8001318:	4618      	mov	r0, r3
 800131a:	370c      	adds	r7, #12
 800131c:	46bd      	mov	sp, r7
 800131e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001322:	4770      	bx	lr

08001324 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001324:	b590      	push	{r4, r7, lr}
 8001326:	b089      	sub	sp, #36	; 0x24
 8001328:	af00      	add	r7, sp, #0
 800132a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800132c:	2300      	movs	r3, #0
 800132e:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8001330:	2300      	movs	r3, #0
 8001332:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	2b00      	cmp	r3, #0
 8001338:	d101      	bne.n	800133e <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800133a:	2301      	movs	r3, #1
 800133c:	e134      	b.n	80015a8 <HAL_ADC_Init+0x284>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	691b      	ldr	r3, [r3, #16]
 8001342:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001348:	2b00      	cmp	r3, #0
 800134a:	d109      	bne.n	8001360 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800134c:	6878      	ldr	r0, [r7, #4]
 800134e:	f007 f93f 	bl	80085d0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	2200      	movs	r2, #0
 8001356:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	2200      	movs	r2, #0
 800135c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	4618      	mov	r0, r3
 8001366:	f7ff fef1 	bl	800114c <LL_ADC_IsDeepPowerDownEnabled>
 800136a:	4603      	mov	r3, r0
 800136c:	2b00      	cmp	r3, #0
 800136e:	d004      	beq.n	800137a <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	4618      	mov	r0, r3
 8001376:	f7ff fed7 	bl	8001128 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	4618      	mov	r0, r3
 8001380:	f7ff ff0c 	bl	800119c <LL_ADC_IsInternalRegulatorEnabled>
 8001384:	4603      	mov	r3, r0
 8001386:	2b00      	cmp	r3, #0
 8001388:	d113      	bne.n	80013b2 <HAL_ADC_Init+0x8e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	681b      	ldr	r3, [r3, #0]
 800138e:	4618      	mov	r0, r3
 8001390:	f7ff fef0 	bl	8001174 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8001394:	4b86      	ldr	r3, [pc, #536]	; (80015b0 <HAL_ADC_Init+0x28c>)
 8001396:	681b      	ldr	r3, [r3, #0]
 8001398:	099b      	lsrs	r3, r3, #6
 800139a:	4a86      	ldr	r2, [pc, #536]	; (80015b4 <HAL_ADC_Init+0x290>)
 800139c:	fba2 2303 	umull	r2, r3, r2, r3
 80013a0:	099b      	lsrs	r3, r3, #6
 80013a2:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80013a4:	e002      	b.n	80013ac <HAL_ADC_Init+0x88>
    {
      wait_loop_index--;
 80013a6:	68bb      	ldr	r3, [r7, #8]
 80013a8:	3b01      	subs	r3, #1
 80013aa:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80013ac:	68bb      	ldr	r3, [r7, #8]
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d1f9      	bne.n	80013a6 <HAL_ADC_Init+0x82>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	681b      	ldr	r3, [r3, #0]
 80013b6:	4618      	mov	r0, r3
 80013b8:	f7ff fef0 	bl	800119c <LL_ADC_IsInternalRegulatorEnabled>
 80013bc:	4603      	mov	r3, r0
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d10d      	bne.n	80013de <HAL_ADC_Init+0xba>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80013c6:	f043 0210 	orr.w	r2, r3, #16
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80013d2:	f043 0201 	orr.w	r2, r3, #1
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 80013da:	2301      	movs	r3, #1
 80013dc:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	4618      	mov	r0, r3
 80013e4:	f7ff ff64 	bl	80012b0 <LL_ADC_REG_IsConversionOngoing>
 80013e8:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80013ee:	f003 0310 	and.w	r3, r3, #16
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	f040 80cf 	bne.w	8001596 <HAL_ADC_Init+0x272>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 80013f8:	697b      	ldr	r3, [r7, #20]
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	f040 80cb 	bne.w	8001596 <HAL_ADC_Init+0x272>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001404:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8001408:	f043 0202 	orr.w	r2, r3, #2
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	4618      	mov	r0, r3
 8001416:	f7ff fefd 	bl	8001214 <LL_ADC_IsEnabled>
 800141a:	4603      	mov	r3, r0
 800141c:	2b00      	cmp	r3, #0
 800141e:	d115      	bne.n	800144c <HAL_ADC_Init+0x128>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001420:	4865      	ldr	r0, [pc, #404]	; (80015b8 <HAL_ADC_Init+0x294>)
 8001422:	f7ff fef7 	bl	8001214 <LL_ADC_IsEnabled>
 8001426:	4604      	mov	r4, r0
 8001428:	4864      	ldr	r0, [pc, #400]	; (80015bc <HAL_ADC_Init+0x298>)
 800142a:	f7ff fef3 	bl	8001214 <LL_ADC_IsEnabled>
 800142e:	4603      	mov	r3, r0
 8001430:	431c      	orrs	r4, r3
 8001432:	4863      	ldr	r0, [pc, #396]	; (80015c0 <HAL_ADC_Init+0x29c>)
 8001434:	f7ff feee 	bl	8001214 <LL_ADC_IsEnabled>
 8001438:	4603      	mov	r3, r0
 800143a:	4323      	orrs	r3, r4
 800143c:	2b00      	cmp	r3, #0
 800143e:	d105      	bne.n	800144c <HAL_ADC_Init+0x128>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	685b      	ldr	r3, [r3, #4]
 8001444:	4619      	mov	r1, r3
 8001446:	485f      	ldr	r0, [pc, #380]	; (80015c4 <HAL_ADC_Init+0x2a0>)
 8001448:	f7ff fd48 	bl	8000edc <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	7e5b      	ldrb	r3, [r3, #25]
 8001450:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001456:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 800145c:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 8001462:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	f893 3020 	ldrb.w	r3, [r3, #32]
 800146a:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800146c:	4313      	orrs	r3, r2
 800146e:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001476:	2b01      	cmp	r3, #1
 8001478:	d106      	bne.n	8001488 <HAL_ADC_Init+0x164>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800147e:	3b01      	subs	r3, #1
 8001480:	045b      	lsls	r3, r3, #17
 8001482:	69ba      	ldr	r2, [r7, #24]
 8001484:	4313      	orrs	r3, r2
 8001486:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800148c:	2b00      	cmp	r3, #0
 800148e:	d009      	beq.n	80014a4 <HAL_ADC_Init+0x180>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001494:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800149c:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800149e:	69ba      	ldr	r2, [r7, #24]
 80014a0:	4313      	orrs	r3, r2
 80014a2:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	68da      	ldr	r2, [r3, #12]
 80014aa:	4b47      	ldr	r3, [pc, #284]	; (80015c8 <HAL_ADC_Init+0x2a4>)
 80014ac:	4013      	ands	r3, r2
 80014ae:	687a      	ldr	r2, [r7, #4]
 80014b0:	6812      	ldr	r2, [r2, #0]
 80014b2:	69b9      	ldr	r1, [r7, #24]
 80014b4:	430b      	orrs	r3, r1
 80014b6:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	4618      	mov	r0, r3
 80014be:	f7ff fef7 	bl	80012b0 <LL_ADC_REG_IsConversionOngoing>
 80014c2:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	4618      	mov	r0, r3
 80014ca:	f7ff ff18 	bl	80012fe <LL_ADC_INJ_IsConversionOngoing>
 80014ce:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80014d0:	693b      	ldr	r3, [r7, #16]
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d13d      	bne.n	8001552 <HAL_ADC_Init+0x22e>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80014d6:	68fb      	ldr	r3, [r7, #12]
 80014d8:	2b00      	cmp	r3, #0
 80014da:	d13a      	bne.n	8001552 <HAL_ADC_Init+0x22e>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	7e1b      	ldrb	r3, [r3, #24]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 80014e0:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80014e8:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 80014ea:	4313      	orrs	r3, r2
 80014ec:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	68db      	ldr	r3, [r3, #12]
 80014f4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80014f8:	f023 0302 	bic.w	r3, r3, #2
 80014fc:	687a      	ldr	r2, [r7, #4]
 80014fe:	6812      	ldr	r2, [r2, #0]
 8001500:	69b9      	ldr	r1, [r7, #24]
 8001502:	430b      	orrs	r3, r1
 8001504:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800150c:	2b01      	cmp	r3, #1
 800150e:	d118      	bne.n	8001542 <HAL_ADC_Init+0x21e>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	691b      	ldr	r3, [r3, #16]
 8001516:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800151a:	f023 0304 	bic.w	r3, r3, #4
 800151e:	687a      	ldr	r2, [r7, #4]
 8001520:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 8001522:	687a      	ldr	r2, [r7, #4]
 8001524:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001526:	4311      	orrs	r1, r2
 8001528:	687a      	ldr	r2, [r7, #4]
 800152a:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800152c:	4311      	orrs	r1, r2
 800152e:	687a      	ldr	r2, [r7, #4]
 8001530:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8001532:	430a      	orrs	r2, r1
 8001534:	431a      	orrs	r2, r3
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	681b      	ldr	r3, [r3, #0]
 800153a:	f042 0201 	orr.w	r2, r2, #1
 800153e:	611a      	str	r2, [r3, #16]
 8001540:	e007      	b.n	8001552 <HAL_ADC_Init+0x22e>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	691a      	ldr	r2, [r3, #16]
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	f022 0201 	bic.w	r2, r2, #1
 8001550:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	691b      	ldr	r3, [r3, #16]
 8001556:	2b01      	cmp	r3, #1
 8001558:	d10c      	bne.n	8001574 <HAL_ADC_Init+0x250>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001560:	f023 010f 	bic.w	r1, r3, #15
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	69db      	ldr	r3, [r3, #28]
 8001568:	1e5a      	subs	r2, r3, #1
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	430a      	orrs	r2, r1
 8001570:	631a      	str	r2, [r3, #48]	; 0x30
 8001572:	e007      	b.n	8001584 <HAL_ADC_Init+0x260>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	f022 020f 	bic.w	r2, r2, #15
 8001582:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001588:	f023 0303 	bic.w	r3, r3, #3
 800158c:	f043 0201 	orr.w	r2, r3, #1
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	655a      	str	r2, [r3, #84]	; 0x54
 8001594:	e007      	b.n	80015a6 <HAL_ADC_Init+0x282>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800159a:	f043 0210 	orr.w	r2, r3, #16
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 80015a2:	2301      	movs	r3, #1
 80015a4:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80015a6:	7ffb      	ldrb	r3, [r7, #31]
}
 80015a8:	4618      	mov	r0, r3
 80015aa:	3724      	adds	r7, #36	; 0x24
 80015ac:	46bd      	mov	sp, r7
 80015ae:	bd90      	pop	{r4, r7, pc}
 80015b0:	20000038 	.word	0x20000038
 80015b4:	053e2d63 	.word	0x053e2d63
 80015b8:	50040000 	.word	0x50040000
 80015bc:	50040100 	.word	0x50040100
 80015c0:	50040200 	.word	0x50040200
 80015c4:	50040300 	.word	0x50040300
 80015c8:	fff0c007 	.word	0xfff0c007

080015cc <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 80015cc:	b580      	push	{r7, lr}
 80015ce:	b086      	sub	sp, #24
 80015d0:	af00      	add	r7, sp, #0
 80015d2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80015d4:	4857      	ldr	r0, [pc, #348]	; (8001734 <HAL_ADC_Start+0x168>)
 80015d6:	f7ff fd8b 	bl	80010f0 <LL_ADC_GetMultimode>
 80015da:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	4618      	mov	r0, r3
 80015e2:	f7ff fe65 	bl	80012b0 <LL_ADC_REG_IsConversionOngoing>
 80015e6:	4603      	mov	r3, r0
 80015e8:	2b00      	cmp	r3, #0
 80015ea:	f040 809c 	bne.w	8001726 <HAL_ADC_Start+0x15a>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80015f4:	2b01      	cmp	r3, #1
 80015f6:	d101      	bne.n	80015fc <HAL_ADC_Start+0x30>
 80015f8:	2302      	movs	r3, #2
 80015fa:	e097      	b.n	800172c <HAL_ADC_Start+0x160>
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	2201      	movs	r2, #1
 8001600:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8001604:	6878      	ldr	r0, [r7, #4]
 8001606:	f000 fdc5 	bl	8002194 <ADC_Enable>
 800160a:	4603      	mov	r3, r0
 800160c:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800160e:	7dfb      	ldrb	r3, [r7, #23]
 8001610:	2b00      	cmp	r3, #0
 8001612:	f040 8083 	bne.w	800171c <HAL_ADC_Start+0x150>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800161a:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800161e:	f023 0301 	bic.w	r3, r3, #1
 8001622:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	655a      	str	r2, [r3, #84]	; 0x54

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	681b      	ldr	r3, [r3, #0]
 800162e:	4a42      	ldr	r2, [pc, #264]	; (8001738 <HAL_ADC_Start+0x16c>)
 8001630:	4293      	cmp	r3, r2
 8001632:	d002      	beq.n	800163a <HAL_ADC_Start+0x6e>
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	e000      	b.n	800163c <HAL_ADC_Start+0x70>
 800163a:	4b40      	ldr	r3, [pc, #256]	; (800173c <HAL_ADC_Start+0x170>)
 800163c:	687a      	ldr	r2, [r7, #4]
 800163e:	6812      	ldr	r2, [r2, #0]
 8001640:	4293      	cmp	r3, r2
 8001642:	d002      	beq.n	800164a <HAL_ADC_Start+0x7e>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001644:	693b      	ldr	r3, [r7, #16]
 8001646:	2b00      	cmp	r3, #0
 8001648:	d105      	bne.n	8001656 <HAL_ADC_Start+0x8a>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800164e:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	655a      	str	r2, [r3, #84]	; 0x54
      }
#endif

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800165a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800165e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001662:	d106      	bne.n	8001672 <HAL_ADC_Start+0xa6>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001668:	f023 0206 	bic.w	r2, r3, #6
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	659a      	str	r2, [r3, #88]	; 0x58
 8001670:	e002      	b.n	8001678 <HAL_ADC_Start+0xac>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	2200      	movs	r2, #0
 8001676:	659a      	str	r2, [r3, #88]	; 0x58
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	221c      	movs	r2, #28
 800167e:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	2200      	movs	r2, #0
 8001684:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	4a2a      	ldr	r2, [pc, #168]	; (8001738 <HAL_ADC_Start+0x16c>)
 800168e:	4293      	cmp	r3, r2
 8001690:	d002      	beq.n	8001698 <HAL_ADC_Start+0xcc>
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	e000      	b.n	800169a <HAL_ADC_Start+0xce>
 8001698:	4b28      	ldr	r3, [pc, #160]	; (800173c <HAL_ADC_Start+0x170>)
 800169a:	687a      	ldr	r2, [r7, #4]
 800169c:	6812      	ldr	r2, [r2, #0]
 800169e:	4293      	cmp	r3, r2
 80016a0:	d008      	beq.n	80016b4 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80016a2:	693b      	ldr	r3, [r7, #16]
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	d005      	beq.n	80016b4 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80016a8:	693b      	ldr	r3, [r7, #16]
 80016aa:	2b05      	cmp	r3, #5
 80016ac:	d002      	beq.n	80016b4 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80016ae:	693b      	ldr	r3, [r7, #16]
 80016b0:	2b09      	cmp	r3, #9
 80016b2:	d114      	bne.n	80016de <HAL_ADC_Start+0x112>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	68db      	ldr	r3, [r3, #12]
 80016ba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80016be:	2b00      	cmp	r3, #0
 80016c0:	d007      	beq.n	80016d2 <HAL_ADC_Start+0x106>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80016c6:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80016ca:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	655a      	str	r2, [r3, #84]	; 0x54
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	4618      	mov	r0, r3
 80016d8:	f7ff fdc2 	bl	8001260 <LL_ADC_REG_StartConversion>
 80016dc:	e025      	b.n	800172a <HAL_ADC_Start+0x15e>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80016e2:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	655a      	str	r2, [r3, #84]	; 0x54
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	4a12      	ldr	r2, [pc, #72]	; (8001738 <HAL_ADC_Start+0x16c>)
 80016f0:	4293      	cmp	r3, r2
 80016f2:	d002      	beq.n	80016fa <HAL_ADC_Start+0x12e>
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	e000      	b.n	80016fc <HAL_ADC_Start+0x130>
 80016fa:	4b10      	ldr	r3, [pc, #64]	; (800173c <HAL_ADC_Start+0x170>)
 80016fc:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 80016fe:	68fb      	ldr	r3, [r7, #12]
 8001700:	68db      	ldr	r3, [r3, #12]
 8001702:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001706:	2b00      	cmp	r3, #0
 8001708:	d00f      	beq.n	800172a <HAL_ADC_Start+0x15e>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800170e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001712:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	655a      	str	r2, [r3, #84]	; 0x54
 800171a:	e006      	b.n	800172a <HAL_ADC_Start+0x15e>
#endif
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	2200      	movs	r2, #0
 8001720:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 8001724:	e001      	b.n	800172a <HAL_ADC_Start+0x15e>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8001726:	2302      	movs	r3, #2
 8001728:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 800172a:	7dfb      	ldrb	r3, [r7, #23]
}
 800172c:	4618      	mov	r0, r3
 800172e:	3718      	adds	r7, #24
 8001730:	46bd      	mov	sp, r7
 8001732:	bd80      	pop	{r7, pc}
 8001734:	50040300 	.word	0x50040300
 8001738:	50040100 	.word	0x50040100
 800173c:	50040000 	.word	0x50040000

08001740 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8001740:	b580      	push	{r7, lr}
 8001742:	b084      	sub	sp, #16
 8001744:	af00      	add	r7, sp, #0
 8001746:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800174e:	2b01      	cmp	r3, #1
 8001750:	d101      	bne.n	8001756 <HAL_ADC_Stop+0x16>
 8001752:	2302      	movs	r3, #2
 8001754:	e023      	b.n	800179e <HAL_ADC_Stop+0x5e>
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	2201      	movs	r2, #1
 800175a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 800175e:	2103      	movs	r1, #3
 8001760:	6878      	ldr	r0, [r7, #4]
 8001762:	f000 fc63 	bl	800202c <ADC_ConversionStop>
 8001766:	4603      	mov	r3, r0
 8001768:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 800176a:	7bfb      	ldrb	r3, [r7, #15]
 800176c:	2b00      	cmp	r3, #0
 800176e:	d111      	bne.n	8001794 <HAL_ADC_Stop+0x54>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8001770:	6878      	ldr	r0, [r7, #4]
 8001772:	f000 fd69 	bl	8002248 <ADC_Disable>
 8001776:	4603      	mov	r3, r0
 8001778:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 800177a:	7bfb      	ldrb	r3, [r7, #15]
 800177c:	2b00      	cmp	r3, #0
 800177e:	d109      	bne.n	8001794 <HAL_ADC_Stop+0x54>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001784:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001788:	f023 0301 	bic.w	r3, r3, #1
 800178c:	f043 0201 	orr.w	r2, r3, #1
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	655a      	str	r2, [r3, #84]	; 0x54
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	2200      	movs	r2, #0
 8001798:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 800179c:	7bfb      	ldrb	r3, [r7, #15]
}
 800179e:	4618      	mov	r0, r3
 80017a0:	3710      	adds	r7, #16
 80017a2:	46bd      	mov	sp, r7
 80017a4:	bd80      	pop	{r7, pc}
	...

080017a8 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 80017a8:	b580      	push	{r7, lr}
 80017aa:	b088      	sub	sp, #32
 80017ac:	af00      	add	r7, sp, #0
 80017ae:	6078      	str	r0, [r7, #4]
 80017b0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80017b2:	4862      	ldr	r0, [pc, #392]	; (800193c <HAL_ADC_PollForConversion+0x194>)
 80017b4:	f7ff fc9c 	bl	80010f0 <LL_ADC_GetMultimode>
 80017b8:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	695b      	ldr	r3, [r3, #20]
 80017be:	2b08      	cmp	r3, #8
 80017c0:	d102      	bne.n	80017c8 <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 80017c2:	2308      	movs	r3, #8
 80017c4:	61fb      	str	r3, [r7, #28]
 80017c6:	e02a      	b.n	800181e <HAL_ADC_PollForConversion+0x76>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80017c8:	697b      	ldr	r3, [r7, #20]
 80017ca:	2b00      	cmp	r3, #0
 80017cc:	d005      	beq.n	80017da <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80017ce:	697b      	ldr	r3, [r7, #20]
 80017d0:	2b05      	cmp	r3, #5
 80017d2:	d002      	beq.n	80017da <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80017d4:	697b      	ldr	r3, [r7, #20]
 80017d6:	2b09      	cmp	r3, #9
 80017d8:	d111      	bne.n	80017fe <HAL_ADC_PollForConversion+0x56>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	68db      	ldr	r3, [r3, #12]
 80017e0:	f003 0301 	and.w	r3, r3, #1
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	d007      	beq.n	80017f8 <HAL_ADC_PollForConversion+0x50>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80017ec:	f043 0220 	orr.w	r2, r3, #32
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_ERROR;
 80017f4:	2301      	movs	r3, #1
 80017f6:	e09d      	b.n	8001934 <HAL_ADC_PollForConversion+0x18c>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 80017f8:	2304      	movs	r3, #4
 80017fa:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 80017fc:	e00f      	b.n	800181e <HAL_ADC_PollForConversion+0x76>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 80017fe:	484f      	ldr	r0, [pc, #316]	; (800193c <HAL_ADC_PollForConversion+0x194>)
 8001800:	f7ff fc84 	bl	800110c <LL_ADC_GetMultiDMATransfer>
 8001804:	4603      	mov	r3, r0
 8001806:	2b00      	cmp	r3, #0
 8001808:	d007      	beq.n	800181a <HAL_ADC_PollForConversion+0x72>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800180e:	f043 0220 	orr.w	r2, r3, #32
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_ERROR;
 8001816:	2301      	movs	r3, #1
 8001818:	e08c      	b.n	8001934 <HAL_ADC_PollForConversion+0x18c>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 800181a:	2304      	movs	r3, #4
 800181c:	61fb      	str	r3, [r7, #28]
    }
#endif
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 800181e:	f7ff fb51 	bl	8000ec4 <HAL_GetTick>
 8001822:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8001824:	e01a      	b.n	800185c <HAL_ADC_PollForConversion+0xb4>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8001826:	683b      	ldr	r3, [r7, #0]
 8001828:	f1b3 3fff 	cmp.w	r3, #4294967295
 800182c:	d016      	beq.n	800185c <HAL_ADC_PollForConversion+0xb4>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 800182e:	f7ff fb49 	bl	8000ec4 <HAL_GetTick>
 8001832:	4602      	mov	r2, r0
 8001834:	693b      	ldr	r3, [r7, #16]
 8001836:	1ad3      	subs	r3, r2, r3
 8001838:	683a      	ldr	r2, [r7, #0]
 800183a:	429a      	cmp	r2, r3
 800183c:	d302      	bcc.n	8001844 <HAL_ADC_PollForConversion+0x9c>
 800183e:	683b      	ldr	r3, [r7, #0]
 8001840:	2b00      	cmp	r3, #0
 8001842:	d10b      	bne.n	800185c <HAL_ADC_PollForConversion+0xb4>
      {
        /* Update ADC state machine to timeout */
        SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001848:	f043 0204 	orr.w	r2, r3, #4
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	655a      	str	r2, [r3, #84]	; 0x54

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	2200      	movs	r2, #0
 8001854:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8001858:	2303      	movs	r3, #3
 800185a:	e06b      	b.n	8001934 <HAL_ADC_PollForConversion+0x18c>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	681a      	ldr	r2, [r3, #0]
 8001862:	69fb      	ldr	r3, [r7, #28]
 8001864:	4013      	ands	r3, r2
 8001866:	2b00      	cmp	r3, #0
 8001868:	d0dd      	beq.n	8001826 <HAL_ADC_PollForConversion+0x7e>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800186e:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	655a      	str	r2, [r3, #84]	; 0x54

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	4618      	mov	r0, r3
 800187c:	f7ff fbb0 	bl	8000fe0 <LL_ADC_REG_IsTriggerSourceSWStart>
 8001880:	4603      	mov	r3, r0
 8001882:	2b00      	cmp	r3, #0
 8001884:	d01c      	beq.n	80018c0 <HAL_ADC_PollForConversion+0x118>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	7e5b      	ldrb	r3, [r3, #25]
 800188a:	2b00      	cmp	r3, #0
 800188c:	d118      	bne.n	80018c0 <HAL_ADC_PollForConversion+0x118>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	f003 0308 	and.w	r3, r3, #8
 8001898:	2b08      	cmp	r3, #8
 800189a:	d111      	bne.n	80018c0 <HAL_ADC_PollForConversion+0x118>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80018a0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	655a      	str	r2, [r3, #84]	; 0x54

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80018ac:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80018b0:	2b00      	cmp	r3, #0
 80018b2:	d105      	bne.n	80018c0 <HAL_ADC_PollForConversion+0x118>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80018b8:	f043 0201 	orr.w	r2, r3, #1
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	655a      	str	r2, [r3, #84]	; 0x54

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	4a1e      	ldr	r2, [pc, #120]	; (8001940 <HAL_ADC_PollForConversion+0x198>)
 80018c6:	4293      	cmp	r3, r2
 80018c8:	d002      	beq.n	80018d0 <HAL_ADC_PollForConversion+0x128>
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	e000      	b.n	80018d2 <HAL_ADC_PollForConversion+0x12a>
 80018d0:	4b1c      	ldr	r3, [pc, #112]	; (8001944 <HAL_ADC_PollForConversion+0x19c>)
 80018d2:	687a      	ldr	r2, [r7, #4]
 80018d4:	6812      	ldr	r2, [r2, #0]
 80018d6:	4293      	cmp	r3, r2
 80018d8:	d008      	beq.n	80018ec <HAL_ADC_PollForConversion+0x144>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80018da:	697b      	ldr	r3, [r7, #20]
 80018dc:	2b00      	cmp	r3, #0
 80018de:	d005      	beq.n	80018ec <HAL_ADC_PollForConversion+0x144>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80018e0:	697b      	ldr	r3, [r7, #20]
 80018e2:	2b05      	cmp	r3, #5
 80018e4:	d002      	beq.n	80018ec <HAL_ADC_PollForConversion+0x144>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80018e6:	697b      	ldr	r3, [r7, #20]
 80018e8:	2b09      	cmp	r3, #9
 80018ea:	d104      	bne.n	80018f6 <HAL_ADC_PollForConversion+0x14e>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	68db      	ldr	r3, [r3, #12]
 80018f2:	61bb      	str	r3, [r7, #24]
 80018f4:	e00c      	b.n	8001910 <HAL_ADC_PollForConversion+0x168>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	4a11      	ldr	r2, [pc, #68]	; (8001940 <HAL_ADC_PollForConversion+0x198>)
 80018fc:	4293      	cmp	r3, r2
 80018fe:	d002      	beq.n	8001906 <HAL_ADC_PollForConversion+0x15e>
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	e000      	b.n	8001908 <HAL_ADC_PollForConversion+0x160>
 8001906:	4b0f      	ldr	r3, [pc, #60]	; (8001944 <HAL_ADC_PollForConversion+0x19c>)
 8001908:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 800190a:	68fb      	ldr	r3, [r7, #12]
 800190c:	68db      	ldr	r3, [r3, #12]
 800190e:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8001910:	69fb      	ldr	r3, [r7, #28]
 8001912:	2b08      	cmp	r3, #8
 8001914:	d104      	bne.n	8001920 <HAL_ADC_PollForConversion+0x178>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	2208      	movs	r2, #8
 800191c:	601a      	str	r2, [r3, #0]
 800191e:	e008      	b.n	8001932 <HAL_ADC_PollForConversion+0x18a>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 8001920:	69bb      	ldr	r3, [r7, #24]
 8001922:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001926:	2b00      	cmp	r3, #0
 8001928:	d103      	bne.n	8001932 <HAL_ADC_PollForConversion+0x18a>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	220c      	movs	r2, #12
 8001930:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8001932:	2300      	movs	r3, #0
}
 8001934:	4618      	mov	r0, r3
 8001936:	3720      	adds	r7, #32
 8001938:	46bd      	mov	sp, r7
 800193a:	bd80      	pop	{r7, pc}
 800193c:	50040300 	.word	0x50040300
 8001940:	50040100 	.word	0x50040100
 8001944:	50040000 	.word	0x50040000

08001948 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8001948:	b480      	push	{r7}
 800194a:	b083      	sub	sp, #12
 800194c:	af00      	add	r7, sp, #0
 800194e:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8001956:	4618      	mov	r0, r3
 8001958:	370c      	adds	r7, #12
 800195a:	46bd      	mov	sp, r7
 800195c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001960:	4770      	bx	lr
	...

08001964 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8001964:	b580      	push	{r7, lr}
 8001966:	b0a6      	sub	sp, #152	; 0x98
 8001968:	af00      	add	r7, sp, #0
 800196a:	6078      	str	r0, [r7, #4]
 800196c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800196e:	2300      	movs	r3, #0
 8001970:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8001974:	2300      	movs	r3, #0
 8001976:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800197e:	2b01      	cmp	r3, #1
 8001980:	d101      	bne.n	8001986 <HAL_ADC_ConfigChannel+0x22>
 8001982:	2302      	movs	r3, #2
 8001984:	e348      	b.n	8002018 <HAL_ADC_ConfigChannel+0x6b4>
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	2201      	movs	r2, #1
 800198a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	4618      	mov	r0, r3
 8001994:	f7ff fc8c 	bl	80012b0 <LL_ADC_REG_IsConversionOngoing>
 8001998:	4603      	mov	r3, r0
 800199a:	2b00      	cmp	r3, #0
 800199c:	f040 8329 	bne.w	8001ff2 <HAL_ADC_ConfigChannel+0x68e>
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (sConfig->Rank <= 5U)
 80019a0:	683b      	ldr	r3, [r7, #0]
 80019a2:	685b      	ldr	r3, [r3, #4]
 80019a4:	2b05      	cmp	r3, #5
 80019a6:	d824      	bhi.n	80019f2 <HAL_ADC_ConfigChannel+0x8e>
    {
      switch (sConfig->Rank)
 80019a8:	683b      	ldr	r3, [r7, #0]
 80019aa:	685b      	ldr	r3, [r3, #4]
 80019ac:	3b02      	subs	r3, #2
 80019ae:	2b03      	cmp	r3, #3
 80019b0:	d81b      	bhi.n	80019ea <HAL_ADC_ConfigChannel+0x86>
 80019b2:	a201      	add	r2, pc, #4	; (adr r2, 80019b8 <HAL_ADC_ConfigChannel+0x54>)
 80019b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80019b8:	080019c9 	.word	0x080019c9
 80019bc:	080019d1 	.word	0x080019d1
 80019c0:	080019d9 	.word	0x080019d9
 80019c4:	080019e1 	.word	0x080019e1
      {
        case 2U: sConfig->Rank = ADC_REGULAR_RANK_2; break;
 80019c8:	683b      	ldr	r3, [r7, #0]
 80019ca:	220c      	movs	r2, #12
 80019cc:	605a      	str	r2, [r3, #4]
 80019ce:	e011      	b.n	80019f4 <HAL_ADC_ConfigChannel+0x90>
        case 3U: sConfig->Rank = ADC_REGULAR_RANK_3; break;
 80019d0:	683b      	ldr	r3, [r7, #0]
 80019d2:	2212      	movs	r2, #18
 80019d4:	605a      	str	r2, [r3, #4]
 80019d6:	e00d      	b.n	80019f4 <HAL_ADC_ConfigChannel+0x90>
        case 4U: sConfig->Rank = ADC_REGULAR_RANK_4; break;
 80019d8:	683b      	ldr	r3, [r7, #0]
 80019da:	2218      	movs	r2, #24
 80019dc:	605a      	str	r2, [r3, #4]
 80019de:	e009      	b.n	80019f4 <HAL_ADC_ConfigChannel+0x90>
        case 5U: sConfig->Rank = ADC_REGULAR_RANK_5; break;
 80019e0:	683b      	ldr	r3, [r7, #0]
 80019e2:	f44f 7280 	mov.w	r2, #256	; 0x100
 80019e6:	605a      	str	r2, [r3, #4]
 80019e8:	e004      	b.n	80019f4 <HAL_ADC_ConfigChannel+0x90>
        /* case 1U */
        default: sConfig->Rank = ADC_REGULAR_RANK_1; break;
 80019ea:	683b      	ldr	r3, [r7, #0]
 80019ec:	2206      	movs	r2, #6
 80019ee:	605a      	str	r2, [r3, #4]
 80019f0:	e000      	b.n	80019f4 <HAL_ADC_ConfigChannel+0x90>
      }
    }
 80019f2:	bf00      	nop
    #endif
    
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	6818      	ldr	r0, [r3, #0]
 80019f8:	683b      	ldr	r3, [r7, #0]
 80019fa:	6859      	ldr	r1, [r3, #4]
 80019fc:	683b      	ldr	r3, [r7, #0]
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	461a      	mov	r2, r3
 8001a02:	f7ff fb00 	bl	8001006 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	4618      	mov	r0, r3
 8001a0c:	f7ff fc50 	bl	80012b0 <LL_ADC_REG_IsConversionOngoing>
 8001a10:	f8c7 0090 	str.w	r0, [r7, #144]	; 0x90
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	4618      	mov	r0, r3
 8001a1a:	f7ff fc70 	bl	80012fe <LL_ADC_INJ_IsConversionOngoing>
 8001a1e:	f8c7 008c 	str.w	r0, [r7, #140]	; 0x8c
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001a22:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	f040 8148 	bne.w	8001cbc <HAL_ADC_ConfigChannel+0x358>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001a2c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	f040 8143 	bne.w	8001cbc <HAL_ADC_ConfigChannel+0x358>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	6818      	ldr	r0, [r3, #0]
 8001a3a:	683b      	ldr	r3, [r7, #0]
 8001a3c:	6819      	ldr	r1, [r3, #0]
 8001a3e:	683b      	ldr	r3, [r7, #0]
 8001a40:	689b      	ldr	r3, [r3, #8]
 8001a42:	461a      	mov	r2, r3
 8001a44:	f7ff fb08 	bl	8001058 <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8001a48:	683b      	ldr	r3, [r7, #0]
 8001a4a:	695a      	ldr	r2, [r3, #20]
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	68db      	ldr	r3, [r3, #12]
 8001a52:	08db      	lsrs	r3, r3, #3
 8001a54:	f003 0303 	and.w	r3, r3, #3
 8001a58:	005b      	lsls	r3, r3, #1
 8001a5a:	fa02 f303 	lsl.w	r3, r2, r3
 8001a5e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8001a62:	683b      	ldr	r3, [r7, #0]
 8001a64:	691b      	ldr	r3, [r3, #16]
 8001a66:	2b04      	cmp	r3, #4
 8001a68:	d00a      	beq.n	8001a80 <HAL_ADC_ConfigChannel+0x11c>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	6818      	ldr	r0, [r3, #0]
 8001a6e:	683b      	ldr	r3, [r7, #0]
 8001a70:	6919      	ldr	r1, [r3, #16]
 8001a72:	683b      	ldr	r3, [r7, #0]
 8001a74:	681a      	ldr	r2, [r3, #0]
 8001a76:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8001a7a:	f7ff fa63 	bl	8000f44 <LL_ADC_SetOffset>
 8001a7e:	e11d      	b.n	8001cbc <HAL_ADC_ConfigChannel+0x358>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	2100      	movs	r1, #0
 8001a86:	4618      	mov	r0, r3
 8001a88:	f7ff fa7e 	bl	8000f88 <LL_ADC_GetOffsetChannel>
 8001a8c:	4603      	mov	r3, r0
 8001a8e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001a92:	2b00      	cmp	r3, #0
 8001a94:	d10a      	bne.n	8001aac <HAL_ADC_ConfigChannel+0x148>
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	2100      	movs	r1, #0
 8001a9c:	4618      	mov	r0, r3
 8001a9e:	f7ff fa73 	bl	8000f88 <LL_ADC_GetOffsetChannel>
 8001aa2:	4603      	mov	r3, r0
 8001aa4:	0e9b      	lsrs	r3, r3, #26
 8001aa6:	f003 021f 	and.w	r2, r3, #31
 8001aaa:	e012      	b.n	8001ad2 <HAL_ADC_ConfigChannel+0x16e>
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	2100      	movs	r1, #0
 8001ab2:	4618      	mov	r0, r3
 8001ab4:	f7ff fa68 	bl	8000f88 <LL_ADC_GetOffsetChannel>
 8001ab8:	4603      	mov	r3, r0
 8001aba:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001abe:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8001ac2:	fa93 f3a3 	rbit	r3, r3
 8001ac6:	67fb      	str	r3, [r7, #124]	; 0x7c
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001ac8:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001aca:	fab3 f383 	clz	r3, r3
 8001ace:	b2db      	uxtb	r3, r3
 8001ad0:	461a      	mov	r2, r3
 8001ad2:	683b      	ldr	r3, [r7, #0]
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	d105      	bne.n	8001aea <HAL_ADC_ConfigChannel+0x186>
 8001ade:	683b      	ldr	r3, [r7, #0]
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	0e9b      	lsrs	r3, r3, #26
 8001ae4:	f003 031f 	and.w	r3, r3, #31
 8001ae8:	e00a      	b.n	8001b00 <HAL_ADC_ConfigChannel+0x19c>
 8001aea:	683b      	ldr	r3, [r7, #0]
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	67bb      	str	r3, [r7, #120]	; 0x78
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001af0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001af2:	fa93 f3a3 	rbit	r3, r3
 8001af6:	677b      	str	r3, [r7, #116]	; 0x74
  return result;
 8001af8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001afa:	fab3 f383 	clz	r3, r3
 8001afe:	b2db      	uxtb	r3, r3
 8001b00:	429a      	cmp	r2, r3
 8001b02:	d106      	bne.n	8001b12 <HAL_ADC_ConfigChannel+0x1ae>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	2200      	movs	r2, #0
 8001b0a:	2100      	movs	r1, #0
 8001b0c:	4618      	mov	r0, r3
 8001b0e:	f7ff fa4f 	bl	8000fb0 <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	2101      	movs	r1, #1
 8001b18:	4618      	mov	r0, r3
 8001b1a:	f7ff fa35 	bl	8000f88 <LL_ADC_GetOffsetChannel>
 8001b1e:	4603      	mov	r3, r0
 8001b20:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001b24:	2b00      	cmp	r3, #0
 8001b26:	d10a      	bne.n	8001b3e <HAL_ADC_ConfigChannel+0x1da>
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	2101      	movs	r1, #1
 8001b2e:	4618      	mov	r0, r3
 8001b30:	f7ff fa2a 	bl	8000f88 <LL_ADC_GetOffsetChannel>
 8001b34:	4603      	mov	r3, r0
 8001b36:	0e9b      	lsrs	r3, r3, #26
 8001b38:	f003 021f 	and.w	r2, r3, #31
 8001b3c:	e010      	b.n	8001b60 <HAL_ADC_ConfigChannel+0x1fc>
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	2101      	movs	r1, #1
 8001b44:	4618      	mov	r0, r3
 8001b46:	f7ff fa1f 	bl	8000f88 <LL_ADC_GetOffsetChannel>
 8001b4a:	4603      	mov	r3, r0
 8001b4c:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b4e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001b50:	fa93 f3a3 	rbit	r3, r3
 8001b54:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8001b56:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001b58:	fab3 f383 	clz	r3, r3
 8001b5c:	b2db      	uxtb	r3, r3
 8001b5e:	461a      	mov	r2, r3
 8001b60:	683b      	ldr	r3, [r7, #0]
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d105      	bne.n	8001b78 <HAL_ADC_ConfigChannel+0x214>
 8001b6c:	683b      	ldr	r3, [r7, #0]
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	0e9b      	lsrs	r3, r3, #26
 8001b72:	f003 031f 	and.w	r3, r3, #31
 8001b76:	e00a      	b.n	8001b8e <HAL_ADC_ConfigChannel+0x22a>
 8001b78:	683b      	ldr	r3, [r7, #0]
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b7e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001b80:	fa93 f3a3 	rbit	r3, r3
 8001b84:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8001b86:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001b88:	fab3 f383 	clz	r3, r3
 8001b8c:	b2db      	uxtb	r3, r3
 8001b8e:	429a      	cmp	r2, r3
 8001b90:	d106      	bne.n	8001ba0 <HAL_ADC_ConfigChannel+0x23c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	2200      	movs	r2, #0
 8001b98:	2101      	movs	r1, #1
 8001b9a:	4618      	mov	r0, r3
 8001b9c:	f7ff fa08 	bl	8000fb0 <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	2102      	movs	r1, #2
 8001ba6:	4618      	mov	r0, r3
 8001ba8:	f7ff f9ee 	bl	8000f88 <LL_ADC_GetOffsetChannel>
 8001bac:	4603      	mov	r3, r0
 8001bae:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d10a      	bne.n	8001bcc <HAL_ADC_ConfigChannel+0x268>
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	2102      	movs	r1, #2
 8001bbc:	4618      	mov	r0, r3
 8001bbe:	f7ff f9e3 	bl	8000f88 <LL_ADC_GetOffsetChannel>
 8001bc2:	4603      	mov	r3, r0
 8001bc4:	0e9b      	lsrs	r3, r3, #26
 8001bc6:	f003 021f 	and.w	r2, r3, #31
 8001bca:	e010      	b.n	8001bee <HAL_ADC_ConfigChannel+0x28a>
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	2102      	movs	r1, #2
 8001bd2:	4618      	mov	r0, r3
 8001bd4:	f7ff f9d8 	bl	8000f88 <LL_ADC_GetOffsetChannel>
 8001bd8:	4603      	mov	r3, r0
 8001bda:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001bdc:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001bde:	fa93 f3a3 	rbit	r3, r3
 8001be2:	65fb      	str	r3, [r7, #92]	; 0x5c
  return result;
 8001be4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001be6:	fab3 f383 	clz	r3, r3
 8001bea:	b2db      	uxtb	r3, r3
 8001bec:	461a      	mov	r2, r3
 8001bee:	683b      	ldr	r3, [r7, #0]
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d105      	bne.n	8001c06 <HAL_ADC_ConfigChannel+0x2a2>
 8001bfa:	683b      	ldr	r3, [r7, #0]
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	0e9b      	lsrs	r3, r3, #26
 8001c00:	f003 031f 	and.w	r3, r3, #31
 8001c04:	e00a      	b.n	8001c1c <HAL_ADC_ConfigChannel+0x2b8>
 8001c06:	683b      	ldr	r3, [r7, #0]
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	65bb      	str	r3, [r7, #88]	; 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c0c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001c0e:	fa93 f3a3 	rbit	r3, r3
 8001c12:	657b      	str	r3, [r7, #84]	; 0x54
  return result;
 8001c14:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001c16:	fab3 f383 	clz	r3, r3
 8001c1a:	b2db      	uxtb	r3, r3
 8001c1c:	429a      	cmp	r2, r3
 8001c1e:	d106      	bne.n	8001c2e <HAL_ADC_ConfigChannel+0x2ca>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	2200      	movs	r2, #0
 8001c26:	2102      	movs	r1, #2
 8001c28:	4618      	mov	r0, r3
 8001c2a:	f7ff f9c1 	bl	8000fb0 <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	2103      	movs	r1, #3
 8001c34:	4618      	mov	r0, r3
 8001c36:	f7ff f9a7 	bl	8000f88 <LL_ADC_GetOffsetChannel>
 8001c3a:	4603      	mov	r3, r0
 8001c3c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	d10a      	bne.n	8001c5a <HAL_ADC_ConfigChannel+0x2f6>
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	2103      	movs	r1, #3
 8001c4a:	4618      	mov	r0, r3
 8001c4c:	f7ff f99c 	bl	8000f88 <LL_ADC_GetOffsetChannel>
 8001c50:	4603      	mov	r3, r0
 8001c52:	0e9b      	lsrs	r3, r3, #26
 8001c54:	f003 021f 	and.w	r2, r3, #31
 8001c58:	e010      	b.n	8001c7c <HAL_ADC_ConfigChannel+0x318>
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	2103      	movs	r1, #3
 8001c60:	4618      	mov	r0, r3
 8001c62:	f7ff f991 	bl	8000f88 <LL_ADC_GetOffsetChannel>
 8001c66:	4603      	mov	r3, r0
 8001c68:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c6a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001c6c:	fa93 f3a3 	rbit	r3, r3
 8001c70:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8001c72:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001c74:	fab3 f383 	clz	r3, r3
 8001c78:	b2db      	uxtb	r3, r3
 8001c7a:	461a      	mov	r2, r3
 8001c7c:	683b      	ldr	r3, [r7, #0]
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001c84:	2b00      	cmp	r3, #0
 8001c86:	d105      	bne.n	8001c94 <HAL_ADC_ConfigChannel+0x330>
 8001c88:	683b      	ldr	r3, [r7, #0]
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	0e9b      	lsrs	r3, r3, #26
 8001c8e:	f003 031f 	and.w	r3, r3, #31
 8001c92:	e00a      	b.n	8001caa <HAL_ADC_ConfigChannel+0x346>
 8001c94:	683b      	ldr	r3, [r7, #0]
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c9a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001c9c:	fa93 f3a3 	rbit	r3, r3
 8001ca0:	647b      	str	r3, [r7, #68]	; 0x44
  return result;
 8001ca2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001ca4:	fab3 f383 	clz	r3, r3
 8001ca8:	b2db      	uxtb	r3, r3
 8001caa:	429a      	cmp	r2, r3
 8001cac:	d106      	bne.n	8001cbc <HAL_ADC_ConfigChannel+0x358>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	2200      	movs	r2, #0
 8001cb4:	2103      	movs	r1, #3
 8001cb6:	4618      	mov	r0, r3
 8001cb8:	f7ff f97a 	bl	8000fb0 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	4618      	mov	r0, r3
 8001cc2:	f7ff faa7 	bl	8001214 <LL_ADC_IsEnabled>
 8001cc6:	4603      	mov	r3, r0
 8001cc8:	2b00      	cmp	r3, #0
 8001cca:	f040 810c 	bne.w	8001ee6 <HAL_ADC_ConfigChannel+0x582>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	6818      	ldr	r0, [r3, #0]
 8001cd2:	683b      	ldr	r3, [r7, #0]
 8001cd4:	6819      	ldr	r1, [r3, #0]
 8001cd6:	683b      	ldr	r3, [r7, #0]
 8001cd8:	68db      	ldr	r3, [r3, #12]
 8001cda:	461a      	mov	r2, r3
 8001cdc:	f7ff f9e4 	bl	80010a8 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8001ce0:	683b      	ldr	r3, [r7, #0]
 8001ce2:	68db      	ldr	r3, [r3, #12]
 8001ce4:	4aad      	ldr	r2, [pc, #692]	; (8001f9c <HAL_ADC_ConfigChannel+0x638>)
 8001ce6:	4293      	cmp	r3, r2
 8001ce8:	f040 80fd 	bne.w	8001ee6 <HAL_ADC_ConfigChannel+0x582>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8001cf0:	683b      	ldr	r3, [r7, #0]
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	d10b      	bne.n	8001d14 <HAL_ADC_ConfigChannel+0x3b0>
 8001cfc:	683b      	ldr	r3, [r7, #0]
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	0e9b      	lsrs	r3, r3, #26
 8001d02:	3301      	adds	r3, #1
 8001d04:	f003 031f 	and.w	r3, r3, #31
 8001d08:	2b09      	cmp	r3, #9
 8001d0a:	bf94      	ite	ls
 8001d0c:	2301      	movls	r3, #1
 8001d0e:	2300      	movhi	r3, #0
 8001d10:	b2db      	uxtb	r3, r3
 8001d12:	e012      	b.n	8001d3a <HAL_ADC_ConfigChannel+0x3d6>
 8001d14:	683b      	ldr	r3, [r7, #0]
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d1a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001d1c:	fa93 f3a3 	rbit	r3, r3
 8001d20:	63fb      	str	r3, [r7, #60]	; 0x3c
  return result;
 8001d22:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001d24:	fab3 f383 	clz	r3, r3
 8001d28:	b2db      	uxtb	r3, r3
 8001d2a:	3301      	adds	r3, #1
 8001d2c:	f003 031f 	and.w	r3, r3, #31
 8001d30:	2b09      	cmp	r3, #9
 8001d32:	bf94      	ite	ls
 8001d34:	2301      	movls	r3, #1
 8001d36:	2300      	movhi	r3, #0
 8001d38:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d064      	beq.n	8001e08 <HAL_ADC_ConfigChannel+0x4a4>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8001d3e:	683b      	ldr	r3, [r7, #0]
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d107      	bne.n	8001d5a <HAL_ADC_ConfigChannel+0x3f6>
 8001d4a:	683b      	ldr	r3, [r7, #0]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	0e9b      	lsrs	r3, r3, #26
 8001d50:	3301      	adds	r3, #1
 8001d52:	069b      	lsls	r3, r3, #26
 8001d54:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001d58:	e00e      	b.n	8001d78 <HAL_ADC_ConfigChannel+0x414>
 8001d5a:	683b      	ldr	r3, [r7, #0]
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d60:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001d62:	fa93 f3a3 	rbit	r3, r3
 8001d66:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8001d68:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001d6a:	fab3 f383 	clz	r3, r3
 8001d6e:	b2db      	uxtb	r3, r3
 8001d70:	3301      	adds	r3, #1
 8001d72:	069b      	lsls	r3, r3, #26
 8001d74:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001d78:	683b      	ldr	r3, [r7, #0]
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	d109      	bne.n	8001d98 <HAL_ADC_ConfigChannel+0x434>
 8001d84:	683b      	ldr	r3, [r7, #0]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	0e9b      	lsrs	r3, r3, #26
 8001d8a:	3301      	adds	r3, #1
 8001d8c:	f003 031f 	and.w	r3, r3, #31
 8001d90:	2101      	movs	r1, #1
 8001d92:	fa01 f303 	lsl.w	r3, r1, r3
 8001d96:	e010      	b.n	8001dba <HAL_ADC_ConfigChannel+0x456>
 8001d98:	683b      	ldr	r3, [r7, #0]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001da0:	fa93 f3a3 	rbit	r3, r3
 8001da4:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8001da6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001da8:	fab3 f383 	clz	r3, r3
 8001dac:	b2db      	uxtb	r3, r3
 8001dae:	3301      	adds	r3, #1
 8001db0:	f003 031f 	and.w	r3, r3, #31
 8001db4:	2101      	movs	r1, #1
 8001db6:	fa01 f303 	lsl.w	r3, r1, r3
 8001dba:	ea42 0103 	orr.w	r1, r2, r3
 8001dbe:	683b      	ldr	r3, [r7, #0]
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001dc6:	2b00      	cmp	r3, #0
 8001dc8:	d10a      	bne.n	8001de0 <HAL_ADC_ConfigChannel+0x47c>
 8001dca:	683b      	ldr	r3, [r7, #0]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	0e9b      	lsrs	r3, r3, #26
 8001dd0:	3301      	adds	r3, #1
 8001dd2:	f003 021f 	and.w	r2, r3, #31
 8001dd6:	4613      	mov	r3, r2
 8001dd8:	005b      	lsls	r3, r3, #1
 8001dda:	4413      	add	r3, r2
 8001ddc:	051b      	lsls	r3, r3, #20
 8001dde:	e011      	b.n	8001e04 <HAL_ADC_ConfigChannel+0x4a0>
 8001de0:	683b      	ldr	r3, [r7, #0]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001de6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001de8:	fa93 f3a3 	rbit	r3, r3
 8001dec:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 8001dee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001df0:	fab3 f383 	clz	r3, r3
 8001df4:	b2db      	uxtb	r3, r3
 8001df6:	3301      	adds	r3, #1
 8001df8:	f003 021f 	and.w	r2, r3, #31
 8001dfc:	4613      	mov	r3, r2
 8001dfe:	005b      	lsls	r3, r3, #1
 8001e00:	4413      	add	r3, r2
 8001e02:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001e04:	430b      	orrs	r3, r1
 8001e06:	e069      	b.n	8001edc <HAL_ADC_ConfigChannel+0x578>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8001e08:	683b      	ldr	r3, [r7, #0]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	d107      	bne.n	8001e24 <HAL_ADC_ConfigChannel+0x4c0>
 8001e14:	683b      	ldr	r3, [r7, #0]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	0e9b      	lsrs	r3, r3, #26
 8001e1a:	3301      	adds	r3, #1
 8001e1c:	069b      	lsls	r3, r3, #26
 8001e1e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001e22:	e00e      	b.n	8001e42 <HAL_ADC_ConfigChannel+0x4de>
 8001e24:	683b      	ldr	r3, [r7, #0]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e2a:	6a3b      	ldr	r3, [r7, #32]
 8001e2c:	fa93 f3a3 	rbit	r3, r3
 8001e30:	61fb      	str	r3, [r7, #28]
  return result;
 8001e32:	69fb      	ldr	r3, [r7, #28]
 8001e34:	fab3 f383 	clz	r3, r3
 8001e38:	b2db      	uxtb	r3, r3
 8001e3a:	3301      	adds	r3, #1
 8001e3c:	069b      	lsls	r3, r3, #26
 8001e3e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001e42:	683b      	ldr	r3, [r7, #0]
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	d109      	bne.n	8001e62 <HAL_ADC_ConfigChannel+0x4fe>
 8001e4e:	683b      	ldr	r3, [r7, #0]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	0e9b      	lsrs	r3, r3, #26
 8001e54:	3301      	adds	r3, #1
 8001e56:	f003 031f 	and.w	r3, r3, #31
 8001e5a:	2101      	movs	r1, #1
 8001e5c:	fa01 f303 	lsl.w	r3, r1, r3
 8001e60:	e010      	b.n	8001e84 <HAL_ADC_ConfigChannel+0x520>
 8001e62:	683b      	ldr	r3, [r7, #0]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e68:	69bb      	ldr	r3, [r7, #24]
 8001e6a:	fa93 f3a3 	rbit	r3, r3
 8001e6e:	617b      	str	r3, [r7, #20]
  return result;
 8001e70:	697b      	ldr	r3, [r7, #20]
 8001e72:	fab3 f383 	clz	r3, r3
 8001e76:	b2db      	uxtb	r3, r3
 8001e78:	3301      	adds	r3, #1
 8001e7a:	f003 031f 	and.w	r3, r3, #31
 8001e7e:	2101      	movs	r1, #1
 8001e80:	fa01 f303 	lsl.w	r3, r1, r3
 8001e84:	ea42 0103 	orr.w	r1, r2, r3
 8001e88:	683b      	ldr	r3, [r7, #0]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001e90:	2b00      	cmp	r3, #0
 8001e92:	d10d      	bne.n	8001eb0 <HAL_ADC_ConfigChannel+0x54c>
 8001e94:	683b      	ldr	r3, [r7, #0]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	0e9b      	lsrs	r3, r3, #26
 8001e9a:	3301      	adds	r3, #1
 8001e9c:	f003 021f 	and.w	r2, r3, #31
 8001ea0:	4613      	mov	r3, r2
 8001ea2:	005b      	lsls	r3, r3, #1
 8001ea4:	4413      	add	r3, r2
 8001ea6:	3b1e      	subs	r3, #30
 8001ea8:	051b      	lsls	r3, r3, #20
 8001eaa:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001eae:	e014      	b.n	8001eda <HAL_ADC_ConfigChannel+0x576>
 8001eb0:	683b      	ldr	r3, [r7, #0]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001eb6:	693b      	ldr	r3, [r7, #16]
 8001eb8:	fa93 f3a3 	rbit	r3, r3
 8001ebc:	60fb      	str	r3, [r7, #12]
  return result;
 8001ebe:	68fb      	ldr	r3, [r7, #12]
 8001ec0:	fab3 f383 	clz	r3, r3
 8001ec4:	b2db      	uxtb	r3, r3
 8001ec6:	3301      	adds	r3, #1
 8001ec8:	f003 021f 	and.w	r2, r3, #31
 8001ecc:	4613      	mov	r3, r2
 8001ece:	005b      	lsls	r3, r3, #1
 8001ed0:	4413      	add	r3, r2
 8001ed2:	3b1e      	subs	r3, #30
 8001ed4:	051b      	lsls	r3, r3, #20
 8001ed6:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001eda:	430b      	orrs	r3, r1
 8001edc:	683a      	ldr	r2, [r7, #0]
 8001ede:	6892      	ldr	r2, [r2, #8]
 8001ee0:	4619      	mov	r1, r3
 8001ee2:	f7ff f8b9 	bl	8001058 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8001ee6:	683b      	ldr	r3, [r7, #0]
 8001ee8:	681a      	ldr	r2, [r3, #0]
 8001eea:	4b2d      	ldr	r3, [pc, #180]	; (8001fa0 <HAL_ADC_ConfigChannel+0x63c>)
 8001eec:	4013      	ands	r3, r2
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	f000 808c 	beq.w	800200c <HAL_ADC_ConfigChannel+0x6a8>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001ef4:	482b      	ldr	r0, [pc, #172]	; (8001fa4 <HAL_ADC_ConfigChannel+0x640>)
 8001ef6:	f7ff f817 	bl	8000f28 <LL_ADC_GetCommonPathInternalCh>
 8001efa:	f8c7 0084 	str.w	r0, [r7, #132]	; 0x84

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8001efe:	683b      	ldr	r3, [r7, #0]
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	4a29      	ldr	r2, [pc, #164]	; (8001fa8 <HAL_ADC_ConfigChannel+0x644>)
 8001f04:	4293      	cmp	r3, r2
 8001f06:	d12b      	bne.n	8001f60 <HAL_ADC_ConfigChannel+0x5fc>
 8001f08:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001f0c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	d125      	bne.n	8001f60 <HAL_ADC_ConfigChannel+0x5fc>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	4a24      	ldr	r2, [pc, #144]	; (8001fac <HAL_ADC_ConfigChannel+0x648>)
 8001f1a:	4293      	cmp	r3, r2
 8001f1c:	d004      	beq.n	8001f28 <HAL_ADC_ConfigChannel+0x5c4>
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	4a23      	ldr	r2, [pc, #140]	; (8001fb0 <HAL_ADC_ConfigChannel+0x64c>)
 8001f24:	4293      	cmp	r3, r2
 8001f26:	d16e      	bne.n	8002006 <HAL_ADC_ConfigChannel+0x6a2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001f28:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001f2c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8001f30:	4619      	mov	r1, r3
 8001f32:	481c      	ldr	r0, [pc, #112]	; (8001fa4 <HAL_ADC_ConfigChannel+0x640>)
 8001f34:	f7fe ffe5 	bl	8000f02 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8001f38:	4b1e      	ldr	r3, [pc, #120]	; (8001fb4 <HAL_ADC_ConfigChannel+0x650>)
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	099b      	lsrs	r3, r3, #6
 8001f3e:	4a1e      	ldr	r2, [pc, #120]	; (8001fb8 <HAL_ADC_ConfigChannel+0x654>)
 8001f40:	fba2 2303 	umull	r2, r3, r2, r3
 8001f44:	099a      	lsrs	r2, r3, #6
 8001f46:	4613      	mov	r3, r2
 8001f48:	005b      	lsls	r3, r3, #1
 8001f4a:	4413      	add	r3, r2
 8001f4c:	009b      	lsls	r3, r3, #2
 8001f4e:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8001f50:	e002      	b.n	8001f58 <HAL_ADC_ConfigChannel+0x5f4>
          {
            wait_loop_index--;
 8001f52:	68bb      	ldr	r3, [r7, #8]
 8001f54:	3b01      	subs	r3, #1
 8001f56:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8001f58:	68bb      	ldr	r3, [r7, #8]
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d1f9      	bne.n	8001f52 <HAL_ADC_ConfigChannel+0x5ee>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8001f5e:	e052      	b.n	8002006 <HAL_ADC_ConfigChannel+0x6a2>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8001f60:	683b      	ldr	r3, [r7, #0]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	4a15      	ldr	r2, [pc, #84]	; (8001fbc <HAL_ADC_ConfigChannel+0x658>)
 8001f66:	4293      	cmp	r3, r2
 8001f68:	d12a      	bne.n	8001fc0 <HAL_ADC_ConfigChannel+0x65c>
 8001f6a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001f6e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d124      	bne.n	8001fc0 <HAL_ADC_ConfigChannel+0x65c>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	4a0c      	ldr	r2, [pc, #48]	; (8001fac <HAL_ADC_ConfigChannel+0x648>)
 8001f7c:	4293      	cmp	r3, r2
 8001f7e:	d004      	beq.n	8001f8a <HAL_ADC_ConfigChannel+0x626>
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	4a0a      	ldr	r2, [pc, #40]	; (8001fb0 <HAL_ADC_ConfigChannel+0x64c>)
 8001f86:	4293      	cmp	r3, r2
 8001f88:	d13f      	bne.n	800200a <HAL_ADC_ConfigChannel+0x6a6>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001f8a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001f8e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001f92:	4619      	mov	r1, r3
 8001f94:	4803      	ldr	r0, [pc, #12]	; (8001fa4 <HAL_ADC_ConfigChannel+0x640>)
 8001f96:	f7fe ffb4 	bl	8000f02 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8001f9a:	e036      	b.n	800200a <HAL_ADC_ConfigChannel+0x6a6>
 8001f9c:	407f0000 	.word	0x407f0000
 8001fa0:	80080000 	.word	0x80080000
 8001fa4:	50040300 	.word	0x50040300
 8001fa8:	c7520000 	.word	0xc7520000
 8001fac:	50040000 	.word	0x50040000
 8001fb0:	50040200 	.word	0x50040200
 8001fb4:	20000038 	.word	0x20000038
 8001fb8:	053e2d63 	.word	0x053e2d63
 8001fbc:	cb840000 	.word	0xcb840000
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 8001fc0:	683b      	ldr	r3, [r7, #0]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	4a16      	ldr	r2, [pc, #88]	; (8002020 <HAL_ADC_ConfigChannel+0x6bc>)
 8001fc6:	4293      	cmp	r3, r2
 8001fc8:	d120      	bne.n	800200c <HAL_ADC_ConfigChannel+0x6a8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8001fca:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001fce:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001fd2:	2b00      	cmp	r3, #0
 8001fd4:	d11a      	bne.n	800200c <HAL_ADC_ConfigChannel+0x6a8>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	4a12      	ldr	r2, [pc, #72]	; (8002024 <HAL_ADC_ConfigChannel+0x6c0>)
 8001fdc:	4293      	cmp	r3, r2
 8001fde:	d115      	bne.n	800200c <HAL_ADC_ConfigChannel+0x6a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001fe0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001fe4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001fe8:	4619      	mov	r1, r3
 8001fea:	480f      	ldr	r0, [pc, #60]	; (8002028 <HAL_ADC_ConfigChannel+0x6c4>)
 8001fec:	f7fe ff89 	bl	8000f02 <LL_ADC_SetCommonPathInternalCh>
 8001ff0:	e00c      	b.n	800200c <HAL_ADC_ConfigChannel+0x6a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001ff6:	f043 0220 	orr.w	r2, r3, #32
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8001ffe:	2301      	movs	r3, #1
 8002000:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
 8002004:	e002      	b.n	800200c <HAL_ADC_ConfigChannel+0x6a8>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002006:	bf00      	nop
 8002008:	e000      	b.n	800200c <HAL_ADC_ConfigChannel+0x6a8>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800200a:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	2200      	movs	r2, #0
 8002010:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8002014:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
}
 8002018:	4618      	mov	r0, r3
 800201a:	3798      	adds	r7, #152	; 0x98
 800201c:	46bd      	mov	sp, r7
 800201e:	bd80      	pop	{r7, pc}
 8002020:	80000001 	.word	0x80000001
 8002024:	50040000 	.word	0x50040000
 8002028:	50040300 	.word	0x50040300

0800202c <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 800202c:	b580      	push	{r7, lr}
 800202e:	b088      	sub	sp, #32
 8002030:	af00      	add	r7, sp, #0
 8002032:	6078      	str	r0, [r7, #4]
 8002034:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 8002036:	2300      	movs	r3, #0
 8002038:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 800203a:	683b      	ldr	r3, [r7, #0]
 800203c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	4618      	mov	r0, r3
 8002044:	f7ff f934 	bl	80012b0 <LL_ADC_REG_IsConversionOngoing>
 8002048:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	4618      	mov	r0, r3
 8002050:	f7ff f955 	bl	80012fe <LL_ADC_INJ_IsConversionOngoing>
 8002054:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 8002056:	693b      	ldr	r3, [r7, #16]
 8002058:	2b00      	cmp	r3, #0
 800205a:	d103      	bne.n	8002064 <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 800205c:	68fb      	ldr	r3, [r7, #12]
 800205e:	2b00      	cmp	r3, #0
 8002060:	f000 8090 	beq.w	8002184 <ADC_ConversionStop+0x158>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	68db      	ldr	r3, [r3, #12]
 800206a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800206e:	2b00      	cmp	r3, #0
 8002070:	d02a      	beq.n	80020c8 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	7e5b      	ldrb	r3, [r3, #25]
 8002076:	2b01      	cmp	r3, #1
 8002078:	d126      	bne.n	80020c8 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	7e1b      	ldrb	r3, [r3, #24]
 800207e:	2b01      	cmp	r3, #1
 8002080:	d122      	bne.n	80020c8 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 8002082:	2301      	movs	r3, #1
 8002084:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8002086:	e014      	b.n	80020b2 <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 8002088:	69fb      	ldr	r3, [r7, #28]
 800208a:	4a41      	ldr	r2, [pc, #260]	; (8002190 <ADC_ConversionStop+0x164>)
 800208c:	4293      	cmp	r3, r2
 800208e:	d90d      	bls.n	80020ac <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002094:	f043 0210 	orr.w	r2, r3, #16
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80020a0:	f043 0201 	orr.w	r2, r3, #1
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 80020a8:	2301      	movs	r3, #1
 80020aa:	e06c      	b.n	8002186 <ADC_ConversionStop+0x15a>
        }
        Conversion_Timeout_CPU_cycles ++;
 80020ac:	69fb      	ldr	r3, [r7, #28]
 80020ae:	3301      	adds	r3, #1
 80020b0:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80020bc:	2b40      	cmp	r3, #64	; 0x40
 80020be:	d1e3      	bne.n	8002088 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	2240      	movs	r2, #64	; 0x40
 80020c6:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 80020c8:	69bb      	ldr	r3, [r7, #24]
 80020ca:	2b02      	cmp	r3, #2
 80020cc:	d014      	beq.n	80020f8 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	4618      	mov	r0, r3
 80020d4:	f7ff f8ec 	bl	80012b0 <LL_ADC_REG_IsConversionOngoing>
 80020d8:	4603      	mov	r3, r0
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d00c      	beq.n	80020f8 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	4618      	mov	r0, r3
 80020e4:	f7ff f8a9 	bl	800123a <LL_ADC_IsDisableOngoing>
 80020e8:	4603      	mov	r3, r0
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d104      	bne.n	80020f8 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	4618      	mov	r0, r3
 80020f4:	f7ff f8c8 	bl	8001288 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 80020f8:	69bb      	ldr	r3, [r7, #24]
 80020fa:	2b01      	cmp	r3, #1
 80020fc:	d014      	beq.n	8002128 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	4618      	mov	r0, r3
 8002104:	f7ff f8fb 	bl	80012fe <LL_ADC_INJ_IsConversionOngoing>
 8002108:	4603      	mov	r3, r0
 800210a:	2b00      	cmp	r3, #0
 800210c:	d00c      	beq.n	8002128 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	4618      	mov	r0, r3
 8002114:	f7ff f891 	bl	800123a <LL_ADC_IsDisableOngoing>
 8002118:	4603      	mov	r3, r0
 800211a:	2b00      	cmp	r3, #0
 800211c:	d104      	bne.n	8002128 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	4618      	mov	r0, r3
 8002124:	f7ff f8d7 	bl	80012d6 <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 8002128:	69bb      	ldr	r3, [r7, #24]
 800212a:	2b02      	cmp	r3, #2
 800212c:	d004      	beq.n	8002138 <ADC_ConversionStop+0x10c>
 800212e:	2b03      	cmp	r3, #3
 8002130:	d105      	bne.n	800213e <ADC_ConversionStop+0x112>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8002132:	230c      	movs	r3, #12
 8002134:	617b      	str	r3, [r7, #20]
        break;
 8002136:	e005      	b.n	8002144 <ADC_ConversionStop+0x118>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 8002138:	2308      	movs	r3, #8
 800213a:	617b      	str	r3, [r7, #20]
        break;
 800213c:	e002      	b.n	8002144 <ADC_ConversionStop+0x118>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 800213e:	2304      	movs	r3, #4
 8002140:	617b      	str	r3, [r7, #20]
        break;
 8002142:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 8002144:	f7fe febe 	bl	8000ec4 <HAL_GetTick>
 8002148:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 800214a:	e014      	b.n	8002176 <ADC_ConversionStop+0x14a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 800214c:	f7fe feba 	bl	8000ec4 <HAL_GetTick>
 8002150:	4602      	mov	r2, r0
 8002152:	68bb      	ldr	r3, [r7, #8]
 8002154:	1ad3      	subs	r3, r2, r3
 8002156:	2b05      	cmp	r3, #5
 8002158:	d90d      	bls.n	8002176 <ADC_ConversionStop+0x14a>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800215e:	f043 0210 	orr.w	r2, r3, #16
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	655a      	str	r2, [r3, #84]	; 0x54

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800216a:	f043 0201 	orr.w	r2, r3, #1
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	659a      	str	r2, [r3, #88]	; 0x58

        return HAL_ERROR;
 8002172:	2301      	movs	r3, #1
 8002174:	e007      	b.n	8002186 <ADC_ConversionStop+0x15a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	689a      	ldr	r2, [r3, #8]
 800217c:	697b      	ldr	r3, [r7, #20]
 800217e:	4013      	ands	r3, r2
 8002180:	2b00      	cmp	r3, #0
 8002182:	d1e3      	bne.n	800214c <ADC_ConversionStop+0x120>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8002184:	2300      	movs	r3, #0
}
 8002186:	4618      	mov	r0, r3
 8002188:	3720      	adds	r7, #32
 800218a:	46bd      	mov	sp, r7
 800218c:	bd80      	pop	{r7, pc}
 800218e:	bf00      	nop
 8002190:	a33fffff 	.word	0xa33fffff

08002194 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8002194:	b580      	push	{r7, lr}
 8002196:	b084      	sub	sp, #16
 8002198:	af00      	add	r7, sp, #0
 800219a:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	4618      	mov	r0, r3
 80021a2:	f7ff f837 	bl	8001214 <LL_ADC_IsEnabled>
 80021a6:	4603      	mov	r3, r0
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d146      	bne.n	800223a <ADC_Enable+0xa6>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	689a      	ldr	r2, [r3, #8]
 80021b2:	4b24      	ldr	r3, [pc, #144]	; (8002244 <ADC_Enable+0xb0>)
 80021b4:	4013      	ands	r3, r2
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d00d      	beq.n	80021d6 <ADC_Enable+0x42>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80021be:	f043 0210 	orr.w	r2, r3, #16
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80021ca:	f043 0201 	orr.w	r2, r3, #1
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 80021d2:	2301      	movs	r3, #1
 80021d4:	e032      	b.n	800223c <ADC_Enable+0xa8>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	4618      	mov	r0, r3
 80021dc:	f7fe fff2 	bl	80011c4 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 80021e0:	f7fe fe70 	bl	8000ec4 <HAL_GetTick>
 80021e4:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80021e6:	e021      	b.n	800222c <ADC_Enable+0x98>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	4618      	mov	r0, r3
 80021ee:	f7ff f811 	bl	8001214 <LL_ADC_IsEnabled>
 80021f2:	4603      	mov	r3, r0
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	d104      	bne.n	8002202 <ADC_Enable+0x6e>
      {
        LL_ADC_Enable(hadc->Instance);
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	4618      	mov	r0, r3
 80021fe:	f7fe ffe1 	bl	80011c4 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002202:	f7fe fe5f 	bl	8000ec4 <HAL_GetTick>
 8002206:	4602      	mov	r2, r0
 8002208:	68fb      	ldr	r3, [r7, #12]
 800220a:	1ad3      	subs	r3, r2, r3
 800220c:	2b02      	cmp	r3, #2
 800220e:	d90d      	bls.n	800222c <ADC_Enable+0x98>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002214:	f043 0210 	orr.w	r2, r3, #16
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	655a      	str	r2, [r3, #84]	; 0x54

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002220:	f043 0201 	orr.w	r2, r3, #1
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	659a      	str	r2, [r3, #88]	; 0x58

        return HAL_ERROR;
 8002228:	2301      	movs	r3, #1
 800222a:	e007      	b.n	800223c <ADC_Enable+0xa8>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	f003 0301 	and.w	r3, r3, #1
 8002236:	2b01      	cmp	r3, #1
 8002238:	d1d6      	bne.n	80021e8 <ADC_Enable+0x54>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800223a:	2300      	movs	r3, #0
}
 800223c:	4618      	mov	r0, r3
 800223e:	3710      	adds	r7, #16
 8002240:	46bd      	mov	sp, r7
 8002242:	bd80      	pop	{r7, pc}
 8002244:	8000003f 	.word	0x8000003f

08002248 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8002248:	b580      	push	{r7, lr}
 800224a:	b084      	sub	sp, #16
 800224c:	af00      	add	r7, sp, #0
 800224e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	4618      	mov	r0, r3
 8002256:	f7fe fff0 	bl	800123a <LL_ADC_IsDisableOngoing>
 800225a:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	4618      	mov	r0, r3
 8002262:	f7fe ffd7 	bl	8001214 <LL_ADC_IsEnabled>
 8002266:	4603      	mov	r3, r0
 8002268:	2b00      	cmp	r3, #0
 800226a:	d040      	beq.n	80022ee <ADC_Disable+0xa6>
      && (tmp_adc_is_disable_on_going == 0UL)
 800226c:	68fb      	ldr	r3, [r7, #12]
 800226e:	2b00      	cmp	r3, #0
 8002270:	d13d      	bne.n	80022ee <ADC_Disable+0xa6>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	689b      	ldr	r3, [r3, #8]
 8002278:	f003 030d 	and.w	r3, r3, #13
 800227c:	2b01      	cmp	r3, #1
 800227e:	d10c      	bne.n	800229a <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	4618      	mov	r0, r3
 8002286:	f7fe ffb1 	bl	80011ec <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	2203      	movs	r2, #3
 8002290:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002292:	f7fe fe17 	bl	8000ec4 <HAL_GetTick>
 8002296:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002298:	e022      	b.n	80022e0 <ADC_Disable+0x98>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800229e:	f043 0210 	orr.w	r2, r3, #16
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	655a      	str	r2, [r3, #84]	; 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80022aa:	f043 0201 	orr.w	r2, r3, #1
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	659a      	str	r2, [r3, #88]	; 0x58
      return HAL_ERROR;
 80022b2:	2301      	movs	r3, #1
 80022b4:	e01c      	b.n	80022f0 <ADC_Disable+0xa8>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80022b6:	f7fe fe05 	bl	8000ec4 <HAL_GetTick>
 80022ba:	4602      	mov	r2, r0
 80022bc:	68bb      	ldr	r3, [r7, #8]
 80022be:	1ad3      	subs	r3, r2, r3
 80022c0:	2b02      	cmp	r3, #2
 80022c2:	d90d      	bls.n	80022e0 <ADC_Disable+0x98>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80022c8:	f043 0210 	orr.w	r2, r3, #16
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	655a      	str	r2, [r3, #84]	; 0x54

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80022d4:	f043 0201 	orr.w	r2, r3, #1
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	659a      	str	r2, [r3, #88]	; 0x58

        return HAL_ERROR;
 80022dc:	2301      	movs	r3, #1
 80022de:	e007      	b.n	80022f0 <ADC_Disable+0xa8>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	689b      	ldr	r3, [r3, #8]
 80022e6:	f003 0301 	and.w	r3, r3, #1
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d1e3      	bne.n	80022b6 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80022ee:	2300      	movs	r3, #0
}
 80022f0:	4618      	mov	r0, r3
 80022f2:	3710      	adds	r7, #16
 80022f4:	46bd      	mov	sp, r7
 80022f6:	bd80      	pop	{r7, pc}

080022f8 <LL_ADC_IsEnabled>:
{
 80022f8:	b480      	push	{r7}
 80022fa:	b083      	sub	sp, #12
 80022fc:	af00      	add	r7, sp, #0
 80022fe:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	689b      	ldr	r3, [r3, #8]
 8002304:	f003 0301 	and.w	r3, r3, #1
 8002308:	2b01      	cmp	r3, #1
 800230a:	d101      	bne.n	8002310 <LL_ADC_IsEnabled+0x18>
 800230c:	2301      	movs	r3, #1
 800230e:	e000      	b.n	8002312 <LL_ADC_IsEnabled+0x1a>
 8002310:	2300      	movs	r3, #0
}
 8002312:	4618      	mov	r0, r3
 8002314:	370c      	adds	r7, #12
 8002316:	46bd      	mov	sp, r7
 8002318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800231c:	4770      	bx	lr

0800231e <LL_ADC_REG_IsConversionOngoing>:
{
 800231e:	b480      	push	{r7}
 8002320:	b083      	sub	sp, #12
 8002322:	af00      	add	r7, sp, #0
 8002324:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	689b      	ldr	r3, [r3, #8]
 800232a:	f003 0304 	and.w	r3, r3, #4
 800232e:	2b04      	cmp	r3, #4
 8002330:	d101      	bne.n	8002336 <LL_ADC_REG_IsConversionOngoing+0x18>
 8002332:	2301      	movs	r3, #1
 8002334:	e000      	b.n	8002338 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002336:	2300      	movs	r3, #0
}
 8002338:	4618      	mov	r0, r3
 800233a:	370c      	adds	r7, #12
 800233c:	46bd      	mov	sp, r7
 800233e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002342:	4770      	bx	lr

08002344 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8002344:	b590      	push	{r4, r7, lr}
 8002346:	b09f      	sub	sp, #124	; 0x7c
 8002348:	af00      	add	r7, sp, #0
 800234a:	6078      	str	r0, [r7, #4]
 800234c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800234e:	2300      	movs	r3, #0
 8002350:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800235a:	2b01      	cmp	r3, #1
 800235c:	d101      	bne.n	8002362 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 800235e:	2302      	movs	r3, #2
 8002360:	e08f      	b.n	8002482 <HAL_ADCEx_MultiModeConfigChannel+0x13e>
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	2201      	movs	r2, #1
 8002366:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	4a47      	ldr	r2, [pc, #284]	; (800248c <HAL_ADCEx_MultiModeConfigChannel+0x148>)
 8002370:	4293      	cmp	r3, r2
 8002372:	d102      	bne.n	800237a <HAL_ADCEx_MultiModeConfigChannel+0x36>
 8002374:	4b46      	ldr	r3, [pc, #280]	; (8002490 <HAL_ADCEx_MultiModeConfigChannel+0x14c>)
 8002376:	60bb      	str	r3, [r7, #8]
 8002378:	e001      	b.n	800237e <HAL_ADCEx_MultiModeConfigChannel+0x3a>
 800237a:	2300      	movs	r3, #0
 800237c:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 800237e:	68bb      	ldr	r3, [r7, #8]
 8002380:	2b00      	cmp	r3, #0
 8002382:	d10b      	bne.n	800239c <HAL_ADCEx_MultiModeConfigChannel+0x58>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002388:	f043 0220 	orr.w	r2, r3, #32
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	2200      	movs	r2, #0
 8002394:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    return HAL_ERROR;
 8002398:	2301      	movs	r3, #1
 800239a:	e072      	b.n	8002482 <HAL_ADCEx_MultiModeConfigChannel+0x13e>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 800239c:	68bb      	ldr	r3, [r7, #8]
 800239e:	4618      	mov	r0, r3
 80023a0:	f7ff ffbd 	bl	800231e <LL_ADC_REG_IsConversionOngoing>
 80023a4:	6738      	str	r0, [r7, #112]	; 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	4618      	mov	r0, r3
 80023ac:	f7ff ffb7 	bl	800231e <LL_ADC_REG_IsConversionOngoing>
 80023b0:	4603      	mov	r3, r0
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d154      	bne.n	8002460 <HAL_ADCEx_MultiModeConfigChannel+0x11c>
      && (tmphadcSlave_conversion_on_going == 0UL))
 80023b6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	d151      	bne.n	8002460 <HAL_ADCEx_MultiModeConfigChannel+0x11c>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 80023bc:	4b35      	ldr	r3, [pc, #212]	; (8002494 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 80023be:	66fb      	str	r3, [r7, #108]	; 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80023c0:	683b      	ldr	r3, [r7, #0]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d02c      	beq.n	8002422 <HAL_ADCEx_MultiModeConfigChannel+0xde>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 80023c8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80023ca:	689b      	ldr	r3, [r3, #8]
 80023cc:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80023d0:	683b      	ldr	r3, [r7, #0]
 80023d2:	6859      	ldr	r1, [r3, #4]
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80023da:	035b      	lsls	r3, r3, #13
 80023dc:	430b      	orrs	r3, r1
 80023de:	431a      	orrs	r2, r3
 80023e0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80023e2:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80023e4:	4829      	ldr	r0, [pc, #164]	; (800248c <HAL_ADCEx_MultiModeConfigChannel+0x148>)
 80023e6:	f7ff ff87 	bl	80022f8 <LL_ADC_IsEnabled>
 80023ea:	4604      	mov	r4, r0
 80023ec:	4828      	ldr	r0, [pc, #160]	; (8002490 <HAL_ADCEx_MultiModeConfigChannel+0x14c>)
 80023ee:	f7ff ff83 	bl	80022f8 <LL_ADC_IsEnabled>
 80023f2:	4603      	mov	r3, r0
 80023f4:	431c      	orrs	r4, r3
 80023f6:	4828      	ldr	r0, [pc, #160]	; (8002498 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 80023f8:	f7ff ff7e 	bl	80022f8 <LL_ADC_IsEnabled>
 80023fc:	4603      	mov	r3, r0
 80023fe:	4323      	orrs	r3, r4
 8002400:	2b00      	cmp	r3, #0
 8002402:	d137      	bne.n	8002474 <HAL_ADCEx_MultiModeConfigChannel+0x130>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8002404:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002406:	689b      	ldr	r3, [r3, #8]
 8002408:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 800240c:	f023 030f 	bic.w	r3, r3, #15
 8002410:	683a      	ldr	r2, [r7, #0]
 8002412:	6811      	ldr	r1, [r2, #0]
 8002414:	683a      	ldr	r2, [r7, #0]
 8002416:	6892      	ldr	r2, [r2, #8]
 8002418:	430a      	orrs	r2, r1
 800241a:	431a      	orrs	r2, r3
 800241c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800241e:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8002420:	e028      	b.n	8002474 <HAL_ADCEx_MultiModeConfigChannel+0x130>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8002422:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002424:	689b      	ldr	r3, [r3, #8]
 8002426:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800242a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800242c:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800242e:	4817      	ldr	r0, [pc, #92]	; (800248c <HAL_ADCEx_MultiModeConfigChannel+0x148>)
 8002430:	f7ff ff62 	bl	80022f8 <LL_ADC_IsEnabled>
 8002434:	4604      	mov	r4, r0
 8002436:	4816      	ldr	r0, [pc, #88]	; (8002490 <HAL_ADCEx_MultiModeConfigChannel+0x14c>)
 8002438:	f7ff ff5e 	bl	80022f8 <LL_ADC_IsEnabled>
 800243c:	4603      	mov	r3, r0
 800243e:	431c      	orrs	r4, r3
 8002440:	4815      	ldr	r0, [pc, #84]	; (8002498 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8002442:	f7ff ff59 	bl	80022f8 <LL_ADC_IsEnabled>
 8002446:	4603      	mov	r3, r0
 8002448:	4323      	orrs	r3, r4
 800244a:	2b00      	cmp	r3, #0
 800244c:	d112      	bne.n	8002474 <HAL_ADCEx_MultiModeConfigChannel+0x130>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 800244e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002450:	689b      	ldr	r3, [r3, #8]
 8002452:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8002456:	f023 030f 	bic.w	r3, r3, #15
 800245a:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800245c:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800245e:	e009      	b.n	8002474 <HAL_ADCEx_MultiModeConfigChannel+0x130>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002464:	f043 0220 	orr.w	r2, r3, #32
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 800246c:	2301      	movs	r3, #1
 800246e:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 8002472:	e000      	b.n	8002476 <HAL_ADCEx_MultiModeConfigChannel+0x132>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8002474:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	2200      	movs	r2, #0
 800247a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 800247e:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
}
 8002482:	4618      	mov	r0, r3
 8002484:	377c      	adds	r7, #124	; 0x7c
 8002486:	46bd      	mov	sp, r7
 8002488:	bd90      	pop	{r4, r7, pc}
 800248a:	bf00      	nop
 800248c:	50040000 	.word	0x50040000
 8002490:	50040100 	.word	0x50040100
 8002494:	50040300 	.word	0x50040300
 8002498:	50040200 	.word	0x50040200

0800249c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800249c:	b480      	push	{r7}
 800249e:	b085      	sub	sp, #20
 80024a0:	af00      	add	r7, sp, #0
 80024a2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	f003 0307 	and.w	r3, r3, #7
 80024aa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80024ac:	4b0c      	ldr	r3, [pc, #48]	; (80024e0 <__NVIC_SetPriorityGrouping+0x44>)
 80024ae:	68db      	ldr	r3, [r3, #12]
 80024b0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80024b2:	68ba      	ldr	r2, [r7, #8]
 80024b4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80024b8:	4013      	ands	r3, r2
 80024ba:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80024c0:	68bb      	ldr	r3, [r7, #8]
 80024c2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80024c4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80024c8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80024cc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80024ce:	4a04      	ldr	r2, [pc, #16]	; (80024e0 <__NVIC_SetPriorityGrouping+0x44>)
 80024d0:	68bb      	ldr	r3, [r7, #8]
 80024d2:	60d3      	str	r3, [r2, #12]
}
 80024d4:	bf00      	nop
 80024d6:	3714      	adds	r7, #20
 80024d8:	46bd      	mov	sp, r7
 80024da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024de:	4770      	bx	lr
 80024e0:	e000ed00 	.word	0xe000ed00

080024e4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80024e4:	b480      	push	{r7}
 80024e6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80024e8:	4b04      	ldr	r3, [pc, #16]	; (80024fc <__NVIC_GetPriorityGrouping+0x18>)
 80024ea:	68db      	ldr	r3, [r3, #12]
 80024ec:	0a1b      	lsrs	r3, r3, #8
 80024ee:	f003 0307 	and.w	r3, r3, #7
}
 80024f2:	4618      	mov	r0, r3
 80024f4:	46bd      	mov	sp, r7
 80024f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024fa:	4770      	bx	lr
 80024fc:	e000ed00 	.word	0xe000ed00

08002500 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002500:	b480      	push	{r7}
 8002502:	b083      	sub	sp, #12
 8002504:	af00      	add	r7, sp, #0
 8002506:	4603      	mov	r3, r0
 8002508:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800250a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800250e:	2b00      	cmp	r3, #0
 8002510:	db0b      	blt.n	800252a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002512:	79fb      	ldrb	r3, [r7, #7]
 8002514:	f003 021f 	and.w	r2, r3, #31
 8002518:	4907      	ldr	r1, [pc, #28]	; (8002538 <__NVIC_EnableIRQ+0x38>)
 800251a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800251e:	095b      	lsrs	r3, r3, #5
 8002520:	2001      	movs	r0, #1
 8002522:	fa00 f202 	lsl.w	r2, r0, r2
 8002526:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800252a:	bf00      	nop
 800252c:	370c      	adds	r7, #12
 800252e:	46bd      	mov	sp, r7
 8002530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002534:	4770      	bx	lr
 8002536:	bf00      	nop
 8002538:	e000e100 	.word	0xe000e100

0800253c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800253c:	b480      	push	{r7}
 800253e:	b083      	sub	sp, #12
 8002540:	af00      	add	r7, sp, #0
 8002542:	4603      	mov	r3, r0
 8002544:	6039      	str	r1, [r7, #0]
 8002546:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002548:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800254c:	2b00      	cmp	r3, #0
 800254e:	db0a      	blt.n	8002566 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002550:	683b      	ldr	r3, [r7, #0]
 8002552:	b2da      	uxtb	r2, r3
 8002554:	490c      	ldr	r1, [pc, #48]	; (8002588 <__NVIC_SetPriority+0x4c>)
 8002556:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800255a:	0112      	lsls	r2, r2, #4
 800255c:	b2d2      	uxtb	r2, r2
 800255e:	440b      	add	r3, r1
 8002560:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002564:	e00a      	b.n	800257c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002566:	683b      	ldr	r3, [r7, #0]
 8002568:	b2da      	uxtb	r2, r3
 800256a:	4908      	ldr	r1, [pc, #32]	; (800258c <__NVIC_SetPriority+0x50>)
 800256c:	79fb      	ldrb	r3, [r7, #7]
 800256e:	f003 030f 	and.w	r3, r3, #15
 8002572:	3b04      	subs	r3, #4
 8002574:	0112      	lsls	r2, r2, #4
 8002576:	b2d2      	uxtb	r2, r2
 8002578:	440b      	add	r3, r1
 800257a:	761a      	strb	r2, [r3, #24]
}
 800257c:	bf00      	nop
 800257e:	370c      	adds	r7, #12
 8002580:	46bd      	mov	sp, r7
 8002582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002586:	4770      	bx	lr
 8002588:	e000e100 	.word	0xe000e100
 800258c:	e000ed00 	.word	0xe000ed00

08002590 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002590:	b480      	push	{r7}
 8002592:	b089      	sub	sp, #36	; 0x24
 8002594:	af00      	add	r7, sp, #0
 8002596:	60f8      	str	r0, [r7, #12]
 8002598:	60b9      	str	r1, [r7, #8]
 800259a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800259c:	68fb      	ldr	r3, [r7, #12]
 800259e:	f003 0307 	and.w	r3, r3, #7
 80025a2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80025a4:	69fb      	ldr	r3, [r7, #28]
 80025a6:	f1c3 0307 	rsb	r3, r3, #7
 80025aa:	2b04      	cmp	r3, #4
 80025ac:	bf28      	it	cs
 80025ae:	2304      	movcs	r3, #4
 80025b0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80025b2:	69fb      	ldr	r3, [r7, #28]
 80025b4:	3304      	adds	r3, #4
 80025b6:	2b06      	cmp	r3, #6
 80025b8:	d902      	bls.n	80025c0 <NVIC_EncodePriority+0x30>
 80025ba:	69fb      	ldr	r3, [r7, #28]
 80025bc:	3b03      	subs	r3, #3
 80025be:	e000      	b.n	80025c2 <NVIC_EncodePriority+0x32>
 80025c0:	2300      	movs	r3, #0
 80025c2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80025c4:	f04f 32ff 	mov.w	r2, #4294967295
 80025c8:	69bb      	ldr	r3, [r7, #24]
 80025ca:	fa02 f303 	lsl.w	r3, r2, r3
 80025ce:	43da      	mvns	r2, r3
 80025d0:	68bb      	ldr	r3, [r7, #8]
 80025d2:	401a      	ands	r2, r3
 80025d4:	697b      	ldr	r3, [r7, #20]
 80025d6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80025d8:	f04f 31ff 	mov.w	r1, #4294967295
 80025dc:	697b      	ldr	r3, [r7, #20]
 80025de:	fa01 f303 	lsl.w	r3, r1, r3
 80025e2:	43d9      	mvns	r1, r3
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80025e8:	4313      	orrs	r3, r2
         );
}
 80025ea:	4618      	mov	r0, r3
 80025ec:	3724      	adds	r7, #36	; 0x24
 80025ee:	46bd      	mov	sp, r7
 80025f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025f4:	4770      	bx	lr
	...

080025f8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80025f8:	b580      	push	{r7, lr}
 80025fa:	b082      	sub	sp, #8
 80025fc:	af00      	add	r7, sp, #0
 80025fe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	3b01      	subs	r3, #1
 8002604:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002608:	d301      	bcc.n	800260e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800260a:	2301      	movs	r3, #1
 800260c:	e00f      	b.n	800262e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800260e:	4a0a      	ldr	r2, [pc, #40]	; (8002638 <SysTick_Config+0x40>)
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	3b01      	subs	r3, #1
 8002614:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002616:	210f      	movs	r1, #15
 8002618:	f04f 30ff 	mov.w	r0, #4294967295
 800261c:	f7ff ff8e 	bl	800253c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002620:	4b05      	ldr	r3, [pc, #20]	; (8002638 <SysTick_Config+0x40>)
 8002622:	2200      	movs	r2, #0
 8002624:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002626:	4b04      	ldr	r3, [pc, #16]	; (8002638 <SysTick_Config+0x40>)
 8002628:	2207      	movs	r2, #7
 800262a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800262c:	2300      	movs	r3, #0
}
 800262e:	4618      	mov	r0, r3
 8002630:	3708      	adds	r7, #8
 8002632:	46bd      	mov	sp, r7
 8002634:	bd80      	pop	{r7, pc}
 8002636:	bf00      	nop
 8002638:	e000e010 	.word	0xe000e010

0800263c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800263c:	b580      	push	{r7, lr}
 800263e:	b082      	sub	sp, #8
 8002640:	af00      	add	r7, sp, #0
 8002642:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002644:	6878      	ldr	r0, [r7, #4]
 8002646:	f7ff ff29 	bl	800249c <__NVIC_SetPriorityGrouping>
}
 800264a:	bf00      	nop
 800264c:	3708      	adds	r7, #8
 800264e:	46bd      	mov	sp, r7
 8002650:	bd80      	pop	{r7, pc}

08002652 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002652:	b580      	push	{r7, lr}
 8002654:	b086      	sub	sp, #24
 8002656:	af00      	add	r7, sp, #0
 8002658:	4603      	mov	r3, r0
 800265a:	60b9      	str	r1, [r7, #8]
 800265c:	607a      	str	r2, [r7, #4]
 800265e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002660:	2300      	movs	r3, #0
 8002662:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002664:	f7ff ff3e 	bl	80024e4 <__NVIC_GetPriorityGrouping>
 8002668:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800266a:	687a      	ldr	r2, [r7, #4]
 800266c:	68b9      	ldr	r1, [r7, #8]
 800266e:	6978      	ldr	r0, [r7, #20]
 8002670:	f7ff ff8e 	bl	8002590 <NVIC_EncodePriority>
 8002674:	4602      	mov	r2, r0
 8002676:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800267a:	4611      	mov	r1, r2
 800267c:	4618      	mov	r0, r3
 800267e:	f7ff ff5d 	bl	800253c <__NVIC_SetPriority>
}
 8002682:	bf00      	nop
 8002684:	3718      	adds	r7, #24
 8002686:	46bd      	mov	sp, r7
 8002688:	bd80      	pop	{r7, pc}

0800268a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800268a:	b580      	push	{r7, lr}
 800268c:	b082      	sub	sp, #8
 800268e:	af00      	add	r7, sp, #0
 8002690:	4603      	mov	r3, r0
 8002692:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002694:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002698:	4618      	mov	r0, r3
 800269a:	f7ff ff31 	bl	8002500 <__NVIC_EnableIRQ>
}
 800269e:	bf00      	nop
 80026a0:	3708      	adds	r7, #8
 80026a2:	46bd      	mov	sp, r7
 80026a4:	bd80      	pop	{r7, pc}

080026a6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80026a6:	b580      	push	{r7, lr}
 80026a8:	b082      	sub	sp, #8
 80026aa:	af00      	add	r7, sp, #0
 80026ac:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80026ae:	6878      	ldr	r0, [r7, #4]
 80026b0:	f7ff ffa2 	bl	80025f8 <SysTick_Config>
 80026b4:	4603      	mov	r3, r0
}
 80026b6:	4618      	mov	r0, r3
 80026b8:	3708      	adds	r7, #8
 80026ba:	46bd      	mov	sp, r7
 80026bc:	bd80      	pop	{r7, pc}

080026be <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80026be:	b580      	push	{r7, lr}
 80026c0:	b084      	sub	sp, #16
 80026c2:	af00      	add	r7, sp, #0
 80026c4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80026c6:	2300      	movs	r3, #0
 80026c8:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80026d0:	b2db      	uxtb	r3, r3
 80026d2:	2b02      	cmp	r3, #2
 80026d4:	d005      	beq.n	80026e2 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	2204      	movs	r2, #4
 80026da:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 80026dc:	2301      	movs	r3, #1
 80026de:	73fb      	strb	r3, [r7, #15]
 80026e0:	e029      	b.n	8002736 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	681a      	ldr	r2, [r3, #0]
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	f022 020e 	bic.w	r2, r2, #14
 80026f0:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	681a      	ldr	r2, [r3, #0]
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	f022 0201 	bic.w	r2, r2, #1
 8002700:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002706:	f003 021c 	and.w	r2, r3, #28
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800270e:	2101      	movs	r1, #1
 8002710:	fa01 f202 	lsl.w	r2, r1, r2
 8002714:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	2201      	movs	r2, #1
 800271a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	2200      	movs	r2, #0
 8002722:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800272a:	2b00      	cmp	r3, #0
 800272c:	d003      	beq.n	8002736 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002732:	6878      	ldr	r0, [r7, #4]
 8002734:	4798      	blx	r3
    }
  }
  return status;
 8002736:	7bfb      	ldrb	r3, [r7, #15]
}
 8002738:	4618      	mov	r0, r3
 800273a:	3710      	adds	r7, #16
 800273c:	46bd      	mov	sp, r7
 800273e:	bd80      	pop	{r7, pc}

08002740 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002740:	b480      	push	{r7}
 8002742:	b087      	sub	sp, #28
 8002744:	af00      	add	r7, sp, #0
 8002746:	6078      	str	r0, [r7, #4]
 8002748:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800274a:	2300      	movs	r3, #0
 800274c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800274e:	e17f      	b.n	8002a50 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002750:	683b      	ldr	r3, [r7, #0]
 8002752:	681a      	ldr	r2, [r3, #0]
 8002754:	2101      	movs	r1, #1
 8002756:	697b      	ldr	r3, [r7, #20]
 8002758:	fa01 f303 	lsl.w	r3, r1, r3
 800275c:	4013      	ands	r3, r2
 800275e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	2b00      	cmp	r3, #0
 8002764:	f000 8171 	beq.w	8002a4a <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002768:	683b      	ldr	r3, [r7, #0]
 800276a:	685b      	ldr	r3, [r3, #4]
 800276c:	2b02      	cmp	r3, #2
 800276e:	d003      	beq.n	8002778 <HAL_GPIO_Init+0x38>
 8002770:	683b      	ldr	r3, [r7, #0]
 8002772:	685b      	ldr	r3, [r3, #4]
 8002774:	2b12      	cmp	r3, #18
 8002776:	d123      	bne.n	80027c0 <HAL_GPIO_Init+0x80>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002778:	697b      	ldr	r3, [r7, #20]
 800277a:	08da      	lsrs	r2, r3, #3
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	3208      	adds	r2, #8
 8002780:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002784:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002786:	697b      	ldr	r3, [r7, #20]
 8002788:	f003 0307 	and.w	r3, r3, #7
 800278c:	009b      	lsls	r3, r3, #2
 800278e:	220f      	movs	r2, #15
 8002790:	fa02 f303 	lsl.w	r3, r2, r3
 8002794:	43db      	mvns	r3, r3
 8002796:	693a      	ldr	r2, [r7, #16]
 8002798:	4013      	ands	r3, r2
 800279a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800279c:	683b      	ldr	r3, [r7, #0]
 800279e:	691a      	ldr	r2, [r3, #16]
 80027a0:	697b      	ldr	r3, [r7, #20]
 80027a2:	f003 0307 	and.w	r3, r3, #7
 80027a6:	009b      	lsls	r3, r3, #2
 80027a8:	fa02 f303 	lsl.w	r3, r2, r3
 80027ac:	693a      	ldr	r2, [r7, #16]
 80027ae:	4313      	orrs	r3, r2
 80027b0:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80027b2:	697b      	ldr	r3, [r7, #20]
 80027b4:	08da      	lsrs	r2, r3, #3
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	3208      	adds	r2, #8
 80027ba:	6939      	ldr	r1, [r7, #16]
 80027bc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80027c6:	697b      	ldr	r3, [r7, #20]
 80027c8:	005b      	lsls	r3, r3, #1
 80027ca:	2203      	movs	r2, #3
 80027cc:	fa02 f303 	lsl.w	r3, r2, r3
 80027d0:	43db      	mvns	r3, r3
 80027d2:	693a      	ldr	r2, [r7, #16]
 80027d4:	4013      	ands	r3, r2
 80027d6:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80027d8:	683b      	ldr	r3, [r7, #0]
 80027da:	685b      	ldr	r3, [r3, #4]
 80027dc:	f003 0203 	and.w	r2, r3, #3
 80027e0:	697b      	ldr	r3, [r7, #20]
 80027e2:	005b      	lsls	r3, r3, #1
 80027e4:	fa02 f303 	lsl.w	r3, r2, r3
 80027e8:	693a      	ldr	r2, [r7, #16]
 80027ea:	4313      	orrs	r3, r2
 80027ec:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	693a      	ldr	r2, [r7, #16]
 80027f2:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80027f4:	683b      	ldr	r3, [r7, #0]
 80027f6:	685b      	ldr	r3, [r3, #4]
 80027f8:	2b01      	cmp	r3, #1
 80027fa:	d00b      	beq.n	8002814 <HAL_GPIO_Init+0xd4>
 80027fc:	683b      	ldr	r3, [r7, #0]
 80027fe:	685b      	ldr	r3, [r3, #4]
 8002800:	2b02      	cmp	r3, #2
 8002802:	d007      	beq.n	8002814 <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002804:	683b      	ldr	r3, [r7, #0]
 8002806:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002808:	2b11      	cmp	r3, #17
 800280a:	d003      	beq.n	8002814 <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800280c:	683b      	ldr	r3, [r7, #0]
 800280e:	685b      	ldr	r3, [r3, #4]
 8002810:	2b12      	cmp	r3, #18
 8002812:	d130      	bne.n	8002876 <HAL_GPIO_Init+0x136>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	689b      	ldr	r3, [r3, #8]
 8002818:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800281a:	697b      	ldr	r3, [r7, #20]
 800281c:	005b      	lsls	r3, r3, #1
 800281e:	2203      	movs	r2, #3
 8002820:	fa02 f303 	lsl.w	r3, r2, r3
 8002824:	43db      	mvns	r3, r3
 8002826:	693a      	ldr	r2, [r7, #16]
 8002828:	4013      	ands	r3, r2
 800282a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800282c:	683b      	ldr	r3, [r7, #0]
 800282e:	68da      	ldr	r2, [r3, #12]
 8002830:	697b      	ldr	r3, [r7, #20]
 8002832:	005b      	lsls	r3, r3, #1
 8002834:	fa02 f303 	lsl.w	r3, r2, r3
 8002838:	693a      	ldr	r2, [r7, #16]
 800283a:	4313      	orrs	r3, r2
 800283c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	693a      	ldr	r2, [r7, #16]
 8002842:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	685b      	ldr	r3, [r3, #4]
 8002848:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800284a:	2201      	movs	r2, #1
 800284c:	697b      	ldr	r3, [r7, #20]
 800284e:	fa02 f303 	lsl.w	r3, r2, r3
 8002852:	43db      	mvns	r3, r3
 8002854:	693a      	ldr	r2, [r7, #16]
 8002856:	4013      	ands	r3, r2
 8002858:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 800285a:	683b      	ldr	r3, [r7, #0]
 800285c:	685b      	ldr	r3, [r3, #4]
 800285e:	091b      	lsrs	r3, r3, #4
 8002860:	f003 0201 	and.w	r2, r3, #1
 8002864:	697b      	ldr	r3, [r7, #20]
 8002866:	fa02 f303 	lsl.w	r3, r2, r3
 800286a:	693a      	ldr	r2, [r7, #16]
 800286c:	4313      	orrs	r3, r2
 800286e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	693a      	ldr	r2, [r7, #16]
 8002874:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8002876:	683b      	ldr	r3, [r7, #0]
 8002878:	685b      	ldr	r3, [r3, #4]
 800287a:	f003 0303 	and.w	r3, r3, #3
 800287e:	2b03      	cmp	r3, #3
 8002880:	d118      	bne.n	80028b4 <HAL_GPIO_Init+0x174>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002886:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8002888:	2201      	movs	r2, #1
 800288a:	697b      	ldr	r3, [r7, #20]
 800288c:	fa02 f303 	lsl.w	r3, r2, r3
 8002890:	43db      	mvns	r3, r3
 8002892:	693a      	ldr	r2, [r7, #16]
 8002894:	4013      	ands	r3, r2
 8002896:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 8002898:	683b      	ldr	r3, [r7, #0]
 800289a:	685b      	ldr	r3, [r3, #4]
 800289c:	08db      	lsrs	r3, r3, #3
 800289e:	f003 0201 	and.w	r2, r3, #1
 80028a2:	697b      	ldr	r3, [r7, #20]
 80028a4:	fa02 f303 	lsl.w	r3, r2, r3
 80028a8:	693a      	ldr	r2, [r7, #16]
 80028aa:	4313      	orrs	r3, r2
 80028ac:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	693a      	ldr	r2, [r7, #16]
 80028b2:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	68db      	ldr	r3, [r3, #12]
 80028b8:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80028ba:	697b      	ldr	r3, [r7, #20]
 80028bc:	005b      	lsls	r3, r3, #1
 80028be:	2203      	movs	r2, #3
 80028c0:	fa02 f303 	lsl.w	r3, r2, r3
 80028c4:	43db      	mvns	r3, r3
 80028c6:	693a      	ldr	r2, [r7, #16]
 80028c8:	4013      	ands	r3, r2
 80028ca:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 80028cc:	683b      	ldr	r3, [r7, #0]
 80028ce:	689a      	ldr	r2, [r3, #8]
 80028d0:	697b      	ldr	r3, [r7, #20]
 80028d2:	005b      	lsls	r3, r3, #1
 80028d4:	fa02 f303 	lsl.w	r3, r2, r3
 80028d8:	693a      	ldr	r2, [r7, #16]
 80028da:	4313      	orrs	r3, r2
 80028dc:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	693a      	ldr	r2, [r7, #16]
 80028e2:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80028e4:	683b      	ldr	r3, [r7, #0]
 80028e6:	685b      	ldr	r3, [r3, #4]
 80028e8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	f000 80ac 	beq.w	8002a4a <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80028f2:	4b5e      	ldr	r3, [pc, #376]	; (8002a6c <HAL_GPIO_Init+0x32c>)
 80028f4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80028f6:	4a5d      	ldr	r2, [pc, #372]	; (8002a6c <HAL_GPIO_Init+0x32c>)
 80028f8:	f043 0301 	orr.w	r3, r3, #1
 80028fc:	6613      	str	r3, [r2, #96]	; 0x60
 80028fe:	4b5b      	ldr	r3, [pc, #364]	; (8002a6c <HAL_GPIO_Init+0x32c>)
 8002900:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002902:	f003 0301 	and.w	r3, r3, #1
 8002906:	60bb      	str	r3, [r7, #8]
 8002908:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800290a:	4a59      	ldr	r2, [pc, #356]	; (8002a70 <HAL_GPIO_Init+0x330>)
 800290c:	697b      	ldr	r3, [r7, #20]
 800290e:	089b      	lsrs	r3, r3, #2
 8002910:	3302      	adds	r3, #2
 8002912:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002916:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002918:	697b      	ldr	r3, [r7, #20]
 800291a:	f003 0303 	and.w	r3, r3, #3
 800291e:	009b      	lsls	r3, r3, #2
 8002920:	220f      	movs	r2, #15
 8002922:	fa02 f303 	lsl.w	r3, r2, r3
 8002926:	43db      	mvns	r3, r3
 8002928:	693a      	ldr	r2, [r7, #16]
 800292a:	4013      	ands	r3, r2
 800292c:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8002934:	d025      	beq.n	8002982 <HAL_GPIO_Init+0x242>
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	4a4e      	ldr	r2, [pc, #312]	; (8002a74 <HAL_GPIO_Init+0x334>)
 800293a:	4293      	cmp	r3, r2
 800293c:	d01f      	beq.n	800297e <HAL_GPIO_Init+0x23e>
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	4a4d      	ldr	r2, [pc, #308]	; (8002a78 <HAL_GPIO_Init+0x338>)
 8002942:	4293      	cmp	r3, r2
 8002944:	d019      	beq.n	800297a <HAL_GPIO_Init+0x23a>
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	4a4c      	ldr	r2, [pc, #304]	; (8002a7c <HAL_GPIO_Init+0x33c>)
 800294a:	4293      	cmp	r3, r2
 800294c:	d013      	beq.n	8002976 <HAL_GPIO_Init+0x236>
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	4a4b      	ldr	r2, [pc, #300]	; (8002a80 <HAL_GPIO_Init+0x340>)
 8002952:	4293      	cmp	r3, r2
 8002954:	d00d      	beq.n	8002972 <HAL_GPIO_Init+0x232>
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	4a4a      	ldr	r2, [pc, #296]	; (8002a84 <HAL_GPIO_Init+0x344>)
 800295a:	4293      	cmp	r3, r2
 800295c:	d007      	beq.n	800296e <HAL_GPIO_Init+0x22e>
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	4a49      	ldr	r2, [pc, #292]	; (8002a88 <HAL_GPIO_Init+0x348>)
 8002962:	4293      	cmp	r3, r2
 8002964:	d101      	bne.n	800296a <HAL_GPIO_Init+0x22a>
 8002966:	2306      	movs	r3, #6
 8002968:	e00c      	b.n	8002984 <HAL_GPIO_Init+0x244>
 800296a:	2307      	movs	r3, #7
 800296c:	e00a      	b.n	8002984 <HAL_GPIO_Init+0x244>
 800296e:	2305      	movs	r3, #5
 8002970:	e008      	b.n	8002984 <HAL_GPIO_Init+0x244>
 8002972:	2304      	movs	r3, #4
 8002974:	e006      	b.n	8002984 <HAL_GPIO_Init+0x244>
 8002976:	2303      	movs	r3, #3
 8002978:	e004      	b.n	8002984 <HAL_GPIO_Init+0x244>
 800297a:	2302      	movs	r3, #2
 800297c:	e002      	b.n	8002984 <HAL_GPIO_Init+0x244>
 800297e:	2301      	movs	r3, #1
 8002980:	e000      	b.n	8002984 <HAL_GPIO_Init+0x244>
 8002982:	2300      	movs	r3, #0
 8002984:	697a      	ldr	r2, [r7, #20]
 8002986:	f002 0203 	and.w	r2, r2, #3
 800298a:	0092      	lsls	r2, r2, #2
 800298c:	4093      	lsls	r3, r2
 800298e:	693a      	ldr	r2, [r7, #16]
 8002990:	4313      	orrs	r3, r2
 8002992:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002994:	4936      	ldr	r1, [pc, #216]	; (8002a70 <HAL_GPIO_Init+0x330>)
 8002996:	697b      	ldr	r3, [r7, #20]
 8002998:	089b      	lsrs	r3, r3, #2
 800299a:	3302      	adds	r3, #2
 800299c:	693a      	ldr	r2, [r7, #16]
 800299e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80029a2:	4b3a      	ldr	r3, [pc, #232]	; (8002a8c <HAL_GPIO_Init+0x34c>)
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	43db      	mvns	r3, r3
 80029ac:	693a      	ldr	r2, [r7, #16]
 80029ae:	4013      	ands	r3, r2
 80029b0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80029b2:	683b      	ldr	r3, [r7, #0]
 80029b4:	685b      	ldr	r3, [r3, #4]
 80029b6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d003      	beq.n	80029c6 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 80029be:	693a      	ldr	r2, [r7, #16]
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	4313      	orrs	r3, r2
 80029c4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80029c6:	4a31      	ldr	r2, [pc, #196]	; (8002a8c <HAL_GPIO_Init+0x34c>)
 80029c8:	693b      	ldr	r3, [r7, #16]
 80029ca:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 80029cc:	4b2f      	ldr	r3, [pc, #188]	; (8002a8c <HAL_GPIO_Init+0x34c>)
 80029ce:	685b      	ldr	r3, [r3, #4]
 80029d0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	43db      	mvns	r3, r3
 80029d6:	693a      	ldr	r2, [r7, #16]
 80029d8:	4013      	ands	r3, r2
 80029da:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80029dc:	683b      	ldr	r3, [r7, #0]
 80029de:	685b      	ldr	r3, [r3, #4]
 80029e0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d003      	beq.n	80029f0 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 80029e8:	693a      	ldr	r2, [r7, #16]
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	4313      	orrs	r3, r2
 80029ee:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80029f0:	4a26      	ldr	r2, [pc, #152]	; (8002a8c <HAL_GPIO_Init+0x34c>)
 80029f2:	693b      	ldr	r3, [r7, #16]
 80029f4:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80029f6:	4b25      	ldr	r3, [pc, #148]	; (8002a8c <HAL_GPIO_Init+0x34c>)
 80029f8:	689b      	ldr	r3, [r3, #8]
 80029fa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	43db      	mvns	r3, r3
 8002a00:	693a      	ldr	r2, [r7, #16]
 8002a02:	4013      	ands	r3, r2
 8002a04:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002a06:	683b      	ldr	r3, [r7, #0]
 8002a08:	685b      	ldr	r3, [r3, #4]
 8002a0a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d003      	beq.n	8002a1a <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8002a12:	693a      	ldr	r2, [r7, #16]
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	4313      	orrs	r3, r2
 8002a18:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002a1a:	4a1c      	ldr	r2, [pc, #112]	; (8002a8c <HAL_GPIO_Init+0x34c>)
 8002a1c:	693b      	ldr	r3, [r7, #16]
 8002a1e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002a20:	4b1a      	ldr	r3, [pc, #104]	; (8002a8c <HAL_GPIO_Init+0x34c>)
 8002a22:	68db      	ldr	r3, [r3, #12]
 8002a24:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	43db      	mvns	r3, r3
 8002a2a:	693a      	ldr	r2, [r7, #16]
 8002a2c:	4013      	ands	r3, r2
 8002a2e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002a30:	683b      	ldr	r3, [r7, #0]
 8002a32:	685b      	ldr	r3, [r3, #4]
 8002a34:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d003      	beq.n	8002a44 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8002a3c:	693a      	ldr	r2, [r7, #16]
 8002a3e:	68fb      	ldr	r3, [r7, #12]
 8002a40:	4313      	orrs	r3, r2
 8002a42:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002a44:	4a11      	ldr	r2, [pc, #68]	; (8002a8c <HAL_GPIO_Init+0x34c>)
 8002a46:	693b      	ldr	r3, [r7, #16]
 8002a48:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8002a4a:	697b      	ldr	r3, [r7, #20]
 8002a4c:	3301      	adds	r3, #1
 8002a4e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002a50:	683b      	ldr	r3, [r7, #0]
 8002a52:	681a      	ldr	r2, [r3, #0]
 8002a54:	697b      	ldr	r3, [r7, #20]
 8002a56:	fa22 f303 	lsr.w	r3, r2, r3
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	f47f ae78 	bne.w	8002750 <HAL_GPIO_Init+0x10>
  }
}
 8002a60:	bf00      	nop
 8002a62:	371c      	adds	r7, #28
 8002a64:	46bd      	mov	sp, r7
 8002a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a6a:	4770      	bx	lr
 8002a6c:	40021000 	.word	0x40021000
 8002a70:	40010000 	.word	0x40010000
 8002a74:	48000400 	.word	0x48000400
 8002a78:	48000800 	.word	0x48000800
 8002a7c:	48000c00 	.word	0x48000c00
 8002a80:	48001000 	.word	0x48001000
 8002a84:	48001400 	.word	0x48001400
 8002a88:	48001800 	.word	0x48001800
 8002a8c:	40010400 	.word	0x40010400

08002a90 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002a90:	b480      	push	{r7}
 8002a92:	b083      	sub	sp, #12
 8002a94:	af00      	add	r7, sp, #0
 8002a96:	6078      	str	r0, [r7, #4]
 8002a98:	460b      	mov	r3, r1
 8002a9a:	807b      	strh	r3, [r7, #2]
 8002a9c:	4613      	mov	r3, r2
 8002a9e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002aa0:	787b      	ldrb	r3, [r7, #1]
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d003      	beq.n	8002aae <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002aa6:	887a      	ldrh	r2, [r7, #2]
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002aac:	e002      	b.n	8002ab4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002aae:	887a      	ldrh	r2, [r7, #2]
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002ab4:	bf00      	nop
 8002ab6:	370c      	adds	r7, #12
 8002ab8:	46bd      	mov	sp, r7
 8002aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002abe:	4770      	bx	lr

08002ac0 <HAL_PWR_EnterSTANDBYMode>:
  *        These states are effective in Standby mode only if APC bit is set through
  *        HAL_PWREx_EnablePullUpPullDownConfig() API.
  * @retval None
  */
void HAL_PWR_EnterSTANDBYMode(void)
{
 8002ac0:	b480      	push	{r7}
 8002ac2:	af00      	add	r7, sp, #0
  /* Set Stand-by mode */
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_CR1_LPMS_STANDBY);
 8002ac4:	4b09      	ldr	r3, [pc, #36]	; (8002aec <HAL_PWR_EnterSTANDBYMode+0x2c>)
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	f023 0307 	bic.w	r3, r3, #7
 8002acc:	4a07      	ldr	r2, [pc, #28]	; (8002aec <HAL_PWR_EnterSTANDBYMode+0x2c>)
 8002ace:	f043 0303 	orr.w	r3, r3, #3
 8002ad2:	6013      	str	r3, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8002ad4:	4b06      	ldr	r3, [pc, #24]	; (8002af0 <HAL_PWR_EnterSTANDBYMode+0x30>)
 8002ad6:	691b      	ldr	r3, [r3, #16]
 8002ad8:	4a05      	ldr	r2, [pc, #20]	; (8002af0 <HAL_PWR_EnterSTANDBYMode+0x30>)
 8002ada:	f043 0304 	orr.w	r3, r3, #4
 8002ade:	6113      	str	r3, [r2, #16]
/* This option is used to ensure that store operations are completed */
#if defined ( __CC_ARM)
  __force_stores();
#endif
  /* Request Wait For Interrupt */
  __WFI();
 8002ae0:	bf30      	wfi
}
 8002ae2:	bf00      	nop
 8002ae4:	46bd      	mov	sp, r7
 8002ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aea:	4770      	bx	lr
 8002aec:	40007000 	.word	0x40007000
 8002af0:	e000ed00 	.word	0xe000ed00

08002af4 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002af4:	b480      	push	{r7}
 8002af6:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8002af8:	4b04      	ldr	r3, [pc, #16]	; (8002b0c <HAL_PWREx_GetVoltageRange+0x18>)
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8002b00:	4618      	mov	r0, r3
 8002b02:	46bd      	mov	sp, r7
 8002b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b08:	4770      	bx	lr
 8002b0a:	bf00      	nop
 8002b0c:	40007000 	.word	0x40007000

08002b10 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002b10:	b480      	push	{r7}
 8002b12:	b085      	sub	sp, #20
 8002b14:	af00      	add	r7, sp, #0
 8002b16:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002b1e:	d130      	bne.n	8002b82 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002b20:	4b23      	ldr	r3, [pc, #140]	; (8002bb0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002b28:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002b2c:	d038      	beq.n	8002ba0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002b2e:	4b20      	ldr	r3, [pc, #128]	; (8002bb0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002b36:	4a1e      	ldr	r2, [pc, #120]	; (8002bb0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002b38:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002b3c:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002b3e:	4b1d      	ldr	r3, [pc, #116]	; (8002bb4 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	2232      	movs	r2, #50	; 0x32
 8002b44:	fb02 f303 	mul.w	r3, r2, r3
 8002b48:	4a1b      	ldr	r2, [pc, #108]	; (8002bb8 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8002b4a:	fba2 2303 	umull	r2, r3, r2, r3
 8002b4e:	0c9b      	lsrs	r3, r3, #18
 8002b50:	3301      	adds	r3, #1
 8002b52:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002b54:	e002      	b.n	8002b5c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	3b01      	subs	r3, #1
 8002b5a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002b5c:	4b14      	ldr	r3, [pc, #80]	; (8002bb0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002b5e:	695b      	ldr	r3, [r3, #20]
 8002b60:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002b64:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002b68:	d102      	bne.n	8002b70 <HAL_PWREx_ControlVoltageScaling+0x60>
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d1f2      	bne.n	8002b56 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002b70:	4b0f      	ldr	r3, [pc, #60]	; (8002bb0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002b72:	695b      	ldr	r3, [r3, #20]
 8002b74:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002b78:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002b7c:	d110      	bne.n	8002ba0 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8002b7e:	2303      	movs	r3, #3
 8002b80:	e00f      	b.n	8002ba2 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8002b82:	4b0b      	ldr	r3, [pc, #44]	; (8002bb0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002b8a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002b8e:	d007      	beq.n	8002ba0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002b90:	4b07      	ldr	r3, [pc, #28]	; (8002bb0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002b98:	4a05      	ldr	r2, [pc, #20]	; (8002bb0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002b9a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002b9e:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002ba0:	2300      	movs	r3, #0
}
 8002ba2:	4618      	mov	r0, r3
 8002ba4:	3714      	adds	r7, #20
 8002ba6:	46bd      	mov	sp, r7
 8002ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bac:	4770      	bx	lr
 8002bae:	bf00      	nop
 8002bb0:	40007000 	.word	0x40007000
 8002bb4:	20000038 	.word	0x20000038
 8002bb8:	431bde83 	.word	0x431bde83

08002bbc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002bbc:	b580      	push	{r7, lr}
 8002bbe:	b088      	sub	sp, #32
 8002bc0:	af00      	add	r7, sp, #0
 8002bc2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d101      	bne.n	8002bce <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002bca:	2301      	movs	r3, #1
 8002bcc:	e39d      	b.n	800330a <HAL_RCC_OscConfig+0x74e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002bce:	4ba4      	ldr	r3, [pc, #656]	; (8002e60 <HAL_RCC_OscConfig+0x2a4>)
 8002bd0:	689b      	ldr	r3, [r3, #8]
 8002bd2:	f003 030c 	and.w	r3, r3, #12
 8002bd6:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002bd8:	4ba1      	ldr	r3, [pc, #644]	; (8002e60 <HAL_RCC_OscConfig+0x2a4>)
 8002bda:	68db      	ldr	r3, [r3, #12]
 8002bdc:	f003 0303 	and.w	r3, r3, #3
 8002be0:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	f003 0310 	and.w	r3, r3, #16
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	f000 80e1 	beq.w	8002db2 <HAL_RCC_OscConfig+0x1f6>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002bf0:	69bb      	ldr	r3, [r7, #24]
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d007      	beq.n	8002c06 <HAL_RCC_OscConfig+0x4a>
 8002bf6:	69bb      	ldr	r3, [r7, #24]
 8002bf8:	2b0c      	cmp	r3, #12
 8002bfa:	f040 8088 	bne.w	8002d0e <HAL_RCC_OscConfig+0x152>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002bfe:	697b      	ldr	r3, [r7, #20]
 8002c00:	2b01      	cmp	r3, #1
 8002c02:	f040 8084 	bne.w	8002d0e <HAL_RCC_OscConfig+0x152>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002c06:	4b96      	ldr	r3, [pc, #600]	; (8002e60 <HAL_RCC_OscConfig+0x2a4>)
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	f003 0302 	and.w	r3, r3, #2
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d005      	beq.n	8002c1e <HAL_RCC_OscConfig+0x62>
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	699b      	ldr	r3, [r3, #24]
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d101      	bne.n	8002c1e <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8002c1a:	2301      	movs	r3, #1
 8002c1c:	e375      	b.n	800330a <HAL_RCC_OscConfig+0x74e>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	6a1a      	ldr	r2, [r3, #32]
 8002c22:	4b8f      	ldr	r3, [pc, #572]	; (8002e60 <HAL_RCC_OscConfig+0x2a4>)
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	f003 0308 	and.w	r3, r3, #8
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d004      	beq.n	8002c38 <HAL_RCC_OscConfig+0x7c>
 8002c2e:	4b8c      	ldr	r3, [pc, #560]	; (8002e60 <HAL_RCC_OscConfig+0x2a4>)
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002c36:	e005      	b.n	8002c44 <HAL_RCC_OscConfig+0x88>
 8002c38:	4b89      	ldr	r3, [pc, #548]	; (8002e60 <HAL_RCC_OscConfig+0x2a4>)
 8002c3a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002c3e:	091b      	lsrs	r3, r3, #4
 8002c40:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002c44:	4293      	cmp	r3, r2
 8002c46:	d223      	bcs.n	8002c90 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	6a1b      	ldr	r3, [r3, #32]
 8002c4c:	4618      	mov	r0, r3
 8002c4e:	f000 fd09 	bl	8003664 <RCC_SetFlashLatencyFromMSIRange>
 8002c52:	4603      	mov	r3, r0
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	d001      	beq.n	8002c5c <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8002c58:	2301      	movs	r3, #1
 8002c5a:	e356      	b.n	800330a <HAL_RCC_OscConfig+0x74e>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002c5c:	4b80      	ldr	r3, [pc, #512]	; (8002e60 <HAL_RCC_OscConfig+0x2a4>)
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	4a7f      	ldr	r2, [pc, #508]	; (8002e60 <HAL_RCC_OscConfig+0x2a4>)
 8002c62:	f043 0308 	orr.w	r3, r3, #8
 8002c66:	6013      	str	r3, [r2, #0]
 8002c68:	4b7d      	ldr	r3, [pc, #500]	; (8002e60 <HAL_RCC_OscConfig+0x2a4>)
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	6a1b      	ldr	r3, [r3, #32]
 8002c74:	497a      	ldr	r1, [pc, #488]	; (8002e60 <HAL_RCC_OscConfig+0x2a4>)
 8002c76:	4313      	orrs	r3, r2
 8002c78:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002c7a:	4b79      	ldr	r3, [pc, #484]	; (8002e60 <HAL_RCC_OscConfig+0x2a4>)
 8002c7c:	685b      	ldr	r3, [r3, #4]
 8002c7e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	69db      	ldr	r3, [r3, #28]
 8002c86:	021b      	lsls	r3, r3, #8
 8002c88:	4975      	ldr	r1, [pc, #468]	; (8002e60 <HAL_RCC_OscConfig+0x2a4>)
 8002c8a:	4313      	orrs	r3, r2
 8002c8c:	604b      	str	r3, [r1, #4]
 8002c8e:	e022      	b.n	8002cd6 <HAL_RCC_OscConfig+0x11a>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002c90:	4b73      	ldr	r3, [pc, #460]	; (8002e60 <HAL_RCC_OscConfig+0x2a4>)
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	4a72      	ldr	r2, [pc, #456]	; (8002e60 <HAL_RCC_OscConfig+0x2a4>)
 8002c96:	f043 0308 	orr.w	r3, r3, #8
 8002c9a:	6013      	str	r3, [r2, #0]
 8002c9c:	4b70      	ldr	r3, [pc, #448]	; (8002e60 <HAL_RCC_OscConfig+0x2a4>)
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	6a1b      	ldr	r3, [r3, #32]
 8002ca8:	496d      	ldr	r1, [pc, #436]	; (8002e60 <HAL_RCC_OscConfig+0x2a4>)
 8002caa:	4313      	orrs	r3, r2
 8002cac:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002cae:	4b6c      	ldr	r3, [pc, #432]	; (8002e60 <HAL_RCC_OscConfig+0x2a4>)
 8002cb0:	685b      	ldr	r3, [r3, #4]
 8002cb2:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	69db      	ldr	r3, [r3, #28]
 8002cba:	021b      	lsls	r3, r3, #8
 8002cbc:	4968      	ldr	r1, [pc, #416]	; (8002e60 <HAL_RCC_OscConfig+0x2a4>)
 8002cbe:	4313      	orrs	r3, r2
 8002cc0:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	6a1b      	ldr	r3, [r3, #32]
 8002cc6:	4618      	mov	r0, r3
 8002cc8:	f000 fccc 	bl	8003664 <RCC_SetFlashLatencyFromMSIRange>
 8002ccc:	4603      	mov	r3, r0
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d001      	beq.n	8002cd6 <HAL_RCC_OscConfig+0x11a>
          {
            return HAL_ERROR;
 8002cd2:	2301      	movs	r3, #1
 8002cd4:	e319      	b.n	800330a <HAL_RCC_OscConfig+0x74e>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002cd6:	f000 fc03 	bl	80034e0 <HAL_RCC_GetSysClockFreq>
 8002cda:	4601      	mov	r1, r0
 8002cdc:	4b60      	ldr	r3, [pc, #384]	; (8002e60 <HAL_RCC_OscConfig+0x2a4>)
 8002cde:	689b      	ldr	r3, [r3, #8]
 8002ce0:	091b      	lsrs	r3, r3, #4
 8002ce2:	f003 030f 	and.w	r3, r3, #15
 8002ce6:	4a5f      	ldr	r2, [pc, #380]	; (8002e64 <HAL_RCC_OscConfig+0x2a8>)
 8002ce8:	5cd3      	ldrb	r3, [r2, r3]
 8002cea:	f003 031f 	and.w	r3, r3, #31
 8002cee:	fa21 f303 	lsr.w	r3, r1, r3
 8002cf2:	4a5d      	ldr	r2, [pc, #372]	; (8002e68 <HAL_RCC_OscConfig+0x2ac>)
 8002cf4:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002cf6:	4b5d      	ldr	r3, [pc, #372]	; (8002e6c <HAL_RCC_OscConfig+0x2b0>)
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	4618      	mov	r0, r3
 8002cfc:	f7fe f896 	bl	8000e2c <HAL_InitTick>
 8002d00:	4603      	mov	r3, r0
 8002d02:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002d04:	7bfb      	ldrb	r3, [r7, #15]
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d052      	beq.n	8002db0 <HAL_RCC_OscConfig+0x1f4>
        {
          return status;
 8002d0a:	7bfb      	ldrb	r3, [r7, #15]
 8002d0c:	e2fd      	b.n	800330a <HAL_RCC_OscConfig+0x74e>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	699b      	ldr	r3, [r3, #24]
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d032      	beq.n	8002d7c <HAL_RCC_OscConfig+0x1c0>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002d16:	4b52      	ldr	r3, [pc, #328]	; (8002e60 <HAL_RCC_OscConfig+0x2a4>)
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	4a51      	ldr	r2, [pc, #324]	; (8002e60 <HAL_RCC_OscConfig+0x2a4>)
 8002d1c:	f043 0301 	orr.w	r3, r3, #1
 8002d20:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002d22:	f7fe f8cf 	bl	8000ec4 <HAL_GetTick>
 8002d26:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002d28:	e008      	b.n	8002d3c <HAL_RCC_OscConfig+0x180>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002d2a:	f7fe f8cb 	bl	8000ec4 <HAL_GetTick>
 8002d2e:	4602      	mov	r2, r0
 8002d30:	693b      	ldr	r3, [r7, #16]
 8002d32:	1ad3      	subs	r3, r2, r3
 8002d34:	2b02      	cmp	r3, #2
 8002d36:	d901      	bls.n	8002d3c <HAL_RCC_OscConfig+0x180>
          {
            return HAL_TIMEOUT;
 8002d38:	2303      	movs	r3, #3
 8002d3a:	e2e6      	b.n	800330a <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002d3c:	4b48      	ldr	r3, [pc, #288]	; (8002e60 <HAL_RCC_OscConfig+0x2a4>)
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	f003 0302 	and.w	r3, r3, #2
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d0f0      	beq.n	8002d2a <HAL_RCC_OscConfig+0x16e>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002d48:	4b45      	ldr	r3, [pc, #276]	; (8002e60 <HAL_RCC_OscConfig+0x2a4>)
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	4a44      	ldr	r2, [pc, #272]	; (8002e60 <HAL_RCC_OscConfig+0x2a4>)
 8002d4e:	f043 0308 	orr.w	r3, r3, #8
 8002d52:	6013      	str	r3, [r2, #0]
 8002d54:	4b42      	ldr	r3, [pc, #264]	; (8002e60 <HAL_RCC_OscConfig+0x2a4>)
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	6a1b      	ldr	r3, [r3, #32]
 8002d60:	493f      	ldr	r1, [pc, #252]	; (8002e60 <HAL_RCC_OscConfig+0x2a4>)
 8002d62:	4313      	orrs	r3, r2
 8002d64:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002d66:	4b3e      	ldr	r3, [pc, #248]	; (8002e60 <HAL_RCC_OscConfig+0x2a4>)
 8002d68:	685b      	ldr	r3, [r3, #4]
 8002d6a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	69db      	ldr	r3, [r3, #28]
 8002d72:	021b      	lsls	r3, r3, #8
 8002d74:	493a      	ldr	r1, [pc, #232]	; (8002e60 <HAL_RCC_OscConfig+0x2a4>)
 8002d76:	4313      	orrs	r3, r2
 8002d78:	604b      	str	r3, [r1, #4]
 8002d7a:	e01a      	b.n	8002db2 <HAL_RCC_OscConfig+0x1f6>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002d7c:	4b38      	ldr	r3, [pc, #224]	; (8002e60 <HAL_RCC_OscConfig+0x2a4>)
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	4a37      	ldr	r2, [pc, #220]	; (8002e60 <HAL_RCC_OscConfig+0x2a4>)
 8002d82:	f023 0301 	bic.w	r3, r3, #1
 8002d86:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002d88:	f7fe f89c 	bl	8000ec4 <HAL_GetTick>
 8002d8c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002d8e:	e008      	b.n	8002da2 <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002d90:	f7fe f898 	bl	8000ec4 <HAL_GetTick>
 8002d94:	4602      	mov	r2, r0
 8002d96:	693b      	ldr	r3, [r7, #16]
 8002d98:	1ad3      	subs	r3, r2, r3
 8002d9a:	2b02      	cmp	r3, #2
 8002d9c:	d901      	bls.n	8002da2 <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 8002d9e:	2303      	movs	r3, #3
 8002da0:	e2b3      	b.n	800330a <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002da2:	4b2f      	ldr	r3, [pc, #188]	; (8002e60 <HAL_RCC_OscConfig+0x2a4>)
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	f003 0302 	and.w	r3, r3, #2
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d1f0      	bne.n	8002d90 <HAL_RCC_OscConfig+0x1d4>
 8002dae:	e000      	b.n	8002db2 <HAL_RCC_OscConfig+0x1f6>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002db0:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	f003 0301 	and.w	r3, r3, #1
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	d074      	beq.n	8002ea8 <HAL_RCC_OscConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002dbe:	69bb      	ldr	r3, [r7, #24]
 8002dc0:	2b08      	cmp	r3, #8
 8002dc2:	d005      	beq.n	8002dd0 <HAL_RCC_OscConfig+0x214>
 8002dc4:	69bb      	ldr	r3, [r7, #24]
 8002dc6:	2b0c      	cmp	r3, #12
 8002dc8:	d10e      	bne.n	8002de8 <HAL_RCC_OscConfig+0x22c>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002dca:	697b      	ldr	r3, [r7, #20]
 8002dcc:	2b03      	cmp	r3, #3
 8002dce:	d10b      	bne.n	8002de8 <HAL_RCC_OscConfig+0x22c>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002dd0:	4b23      	ldr	r3, [pc, #140]	; (8002e60 <HAL_RCC_OscConfig+0x2a4>)
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	d064      	beq.n	8002ea6 <HAL_RCC_OscConfig+0x2ea>
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	685b      	ldr	r3, [r3, #4]
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	d160      	bne.n	8002ea6 <HAL_RCC_OscConfig+0x2ea>
      {
        return HAL_ERROR;
 8002de4:	2301      	movs	r3, #1
 8002de6:	e290      	b.n	800330a <HAL_RCC_OscConfig+0x74e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	685b      	ldr	r3, [r3, #4]
 8002dec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002df0:	d106      	bne.n	8002e00 <HAL_RCC_OscConfig+0x244>
 8002df2:	4b1b      	ldr	r3, [pc, #108]	; (8002e60 <HAL_RCC_OscConfig+0x2a4>)
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	4a1a      	ldr	r2, [pc, #104]	; (8002e60 <HAL_RCC_OscConfig+0x2a4>)
 8002df8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002dfc:	6013      	str	r3, [r2, #0]
 8002dfe:	e01d      	b.n	8002e3c <HAL_RCC_OscConfig+0x280>
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	685b      	ldr	r3, [r3, #4]
 8002e04:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002e08:	d10c      	bne.n	8002e24 <HAL_RCC_OscConfig+0x268>
 8002e0a:	4b15      	ldr	r3, [pc, #84]	; (8002e60 <HAL_RCC_OscConfig+0x2a4>)
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	4a14      	ldr	r2, [pc, #80]	; (8002e60 <HAL_RCC_OscConfig+0x2a4>)
 8002e10:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002e14:	6013      	str	r3, [r2, #0]
 8002e16:	4b12      	ldr	r3, [pc, #72]	; (8002e60 <HAL_RCC_OscConfig+0x2a4>)
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	4a11      	ldr	r2, [pc, #68]	; (8002e60 <HAL_RCC_OscConfig+0x2a4>)
 8002e1c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002e20:	6013      	str	r3, [r2, #0]
 8002e22:	e00b      	b.n	8002e3c <HAL_RCC_OscConfig+0x280>
 8002e24:	4b0e      	ldr	r3, [pc, #56]	; (8002e60 <HAL_RCC_OscConfig+0x2a4>)
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	4a0d      	ldr	r2, [pc, #52]	; (8002e60 <HAL_RCC_OscConfig+0x2a4>)
 8002e2a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002e2e:	6013      	str	r3, [r2, #0]
 8002e30:	4b0b      	ldr	r3, [pc, #44]	; (8002e60 <HAL_RCC_OscConfig+0x2a4>)
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	4a0a      	ldr	r2, [pc, #40]	; (8002e60 <HAL_RCC_OscConfig+0x2a4>)
 8002e36:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002e3a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	685b      	ldr	r3, [r3, #4]
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	d01c      	beq.n	8002e7e <HAL_RCC_OscConfig+0x2c2>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e44:	f7fe f83e 	bl	8000ec4 <HAL_GetTick>
 8002e48:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002e4a:	e011      	b.n	8002e70 <HAL_RCC_OscConfig+0x2b4>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002e4c:	f7fe f83a 	bl	8000ec4 <HAL_GetTick>
 8002e50:	4602      	mov	r2, r0
 8002e52:	693b      	ldr	r3, [r7, #16]
 8002e54:	1ad3      	subs	r3, r2, r3
 8002e56:	2b64      	cmp	r3, #100	; 0x64
 8002e58:	d90a      	bls.n	8002e70 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8002e5a:	2303      	movs	r3, #3
 8002e5c:	e255      	b.n	800330a <HAL_RCC_OscConfig+0x74e>
 8002e5e:	bf00      	nop
 8002e60:	40021000 	.word	0x40021000
 8002e64:	08009a48 	.word	0x08009a48
 8002e68:	20000038 	.word	0x20000038
 8002e6c:	20000000 	.word	0x20000000
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002e70:	4bae      	ldr	r3, [pc, #696]	; (800312c <HAL_RCC_OscConfig+0x570>)
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d0e7      	beq.n	8002e4c <HAL_RCC_OscConfig+0x290>
 8002e7c:	e014      	b.n	8002ea8 <HAL_RCC_OscConfig+0x2ec>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e7e:	f7fe f821 	bl	8000ec4 <HAL_GetTick>
 8002e82:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002e84:	e008      	b.n	8002e98 <HAL_RCC_OscConfig+0x2dc>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002e86:	f7fe f81d 	bl	8000ec4 <HAL_GetTick>
 8002e8a:	4602      	mov	r2, r0
 8002e8c:	693b      	ldr	r3, [r7, #16]
 8002e8e:	1ad3      	subs	r3, r2, r3
 8002e90:	2b64      	cmp	r3, #100	; 0x64
 8002e92:	d901      	bls.n	8002e98 <HAL_RCC_OscConfig+0x2dc>
          {
            return HAL_TIMEOUT;
 8002e94:	2303      	movs	r3, #3
 8002e96:	e238      	b.n	800330a <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002e98:	4ba4      	ldr	r3, [pc, #656]	; (800312c <HAL_RCC_OscConfig+0x570>)
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d1f0      	bne.n	8002e86 <HAL_RCC_OscConfig+0x2ca>
 8002ea4:	e000      	b.n	8002ea8 <HAL_RCC_OscConfig+0x2ec>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002ea6:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	f003 0302 	and.w	r3, r3, #2
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d060      	beq.n	8002f76 <HAL_RCC_OscConfig+0x3ba>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002eb4:	69bb      	ldr	r3, [r7, #24]
 8002eb6:	2b04      	cmp	r3, #4
 8002eb8:	d005      	beq.n	8002ec6 <HAL_RCC_OscConfig+0x30a>
 8002eba:	69bb      	ldr	r3, [r7, #24]
 8002ebc:	2b0c      	cmp	r3, #12
 8002ebe:	d119      	bne.n	8002ef4 <HAL_RCC_OscConfig+0x338>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002ec0:	697b      	ldr	r3, [r7, #20]
 8002ec2:	2b02      	cmp	r3, #2
 8002ec4:	d116      	bne.n	8002ef4 <HAL_RCC_OscConfig+0x338>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002ec6:	4b99      	ldr	r3, [pc, #612]	; (800312c <HAL_RCC_OscConfig+0x570>)
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d005      	beq.n	8002ede <HAL_RCC_OscConfig+0x322>
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	68db      	ldr	r3, [r3, #12]
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d101      	bne.n	8002ede <HAL_RCC_OscConfig+0x322>
      {
        return HAL_ERROR;
 8002eda:	2301      	movs	r3, #1
 8002edc:	e215      	b.n	800330a <HAL_RCC_OscConfig+0x74e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002ede:	4b93      	ldr	r3, [pc, #588]	; (800312c <HAL_RCC_OscConfig+0x570>)
 8002ee0:	685b      	ldr	r3, [r3, #4]
 8002ee2:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	691b      	ldr	r3, [r3, #16]
 8002eea:	061b      	lsls	r3, r3, #24
 8002eec:	498f      	ldr	r1, [pc, #572]	; (800312c <HAL_RCC_OscConfig+0x570>)
 8002eee:	4313      	orrs	r3, r2
 8002ef0:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002ef2:	e040      	b.n	8002f76 <HAL_RCC_OscConfig+0x3ba>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	68db      	ldr	r3, [r3, #12]
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	d023      	beq.n	8002f44 <HAL_RCC_OscConfig+0x388>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002efc:	4b8b      	ldr	r3, [pc, #556]	; (800312c <HAL_RCC_OscConfig+0x570>)
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	4a8a      	ldr	r2, [pc, #552]	; (800312c <HAL_RCC_OscConfig+0x570>)
 8002f02:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002f06:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f08:	f7fd ffdc 	bl	8000ec4 <HAL_GetTick>
 8002f0c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002f0e:	e008      	b.n	8002f22 <HAL_RCC_OscConfig+0x366>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002f10:	f7fd ffd8 	bl	8000ec4 <HAL_GetTick>
 8002f14:	4602      	mov	r2, r0
 8002f16:	693b      	ldr	r3, [r7, #16]
 8002f18:	1ad3      	subs	r3, r2, r3
 8002f1a:	2b02      	cmp	r3, #2
 8002f1c:	d901      	bls.n	8002f22 <HAL_RCC_OscConfig+0x366>
          {
            return HAL_TIMEOUT;
 8002f1e:	2303      	movs	r3, #3
 8002f20:	e1f3      	b.n	800330a <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002f22:	4b82      	ldr	r3, [pc, #520]	; (800312c <HAL_RCC_OscConfig+0x570>)
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d0f0      	beq.n	8002f10 <HAL_RCC_OscConfig+0x354>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002f2e:	4b7f      	ldr	r3, [pc, #508]	; (800312c <HAL_RCC_OscConfig+0x570>)
 8002f30:	685b      	ldr	r3, [r3, #4]
 8002f32:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	691b      	ldr	r3, [r3, #16]
 8002f3a:	061b      	lsls	r3, r3, #24
 8002f3c:	497b      	ldr	r1, [pc, #492]	; (800312c <HAL_RCC_OscConfig+0x570>)
 8002f3e:	4313      	orrs	r3, r2
 8002f40:	604b      	str	r3, [r1, #4]
 8002f42:	e018      	b.n	8002f76 <HAL_RCC_OscConfig+0x3ba>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002f44:	4b79      	ldr	r3, [pc, #484]	; (800312c <HAL_RCC_OscConfig+0x570>)
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	4a78      	ldr	r2, [pc, #480]	; (800312c <HAL_RCC_OscConfig+0x570>)
 8002f4a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002f4e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f50:	f7fd ffb8 	bl	8000ec4 <HAL_GetTick>
 8002f54:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002f56:	e008      	b.n	8002f6a <HAL_RCC_OscConfig+0x3ae>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002f58:	f7fd ffb4 	bl	8000ec4 <HAL_GetTick>
 8002f5c:	4602      	mov	r2, r0
 8002f5e:	693b      	ldr	r3, [r7, #16]
 8002f60:	1ad3      	subs	r3, r2, r3
 8002f62:	2b02      	cmp	r3, #2
 8002f64:	d901      	bls.n	8002f6a <HAL_RCC_OscConfig+0x3ae>
          {
            return HAL_TIMEOUT;
 8002f66:	2303      	movs	r3, #3
 8002f68:	e1cf      	b.n	800330a <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002f6a:	4b70      	ldr	r3, [pc, #448]	; (800312c <HAL_RCC_OscConfig+0x570>)
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d1f0      	bne.n	8002f58 <HAL_RCC_OscConfig+0x39c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	f003 0308 	and.w	r3, r3, #8
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d03c      	beq.n	8002ffc <HAL_RCC_OscConfig+0x440>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	695b      	ldr	r3, [r3, #20]
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d01c      	beq.n	8002fc4 <HAL_RCC_OscConfig+0x408>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002f8a:	4b68      	ldr	r3, [pc, #416]	; (800312c <HAL_RCC_OscConfig+0x570>)
 8002f8c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002f90:	4a66      	ldr	r2, [pc, #408]	; (800312c <HAL_RCC_OscConfig+0x570>)
 8002f92:	f043 0301 	orr.w	r3, r3, #1
 8002f96:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002f9a:	f7fd ff93 	bl	8000ec4 <HAL_GetTick>
 8002f9e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002fa0:	e008      	b.n	8002fb4 <HAL_RCC_OscConfig+0x3f8>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002fa2:	f7fd ff8f 	bl	8000ec4 <HAL_GetTick>
 8002fa6:	4602      	mov	r2, r0
 8002fa8:	693b      	ldr	r3, [r7, #16]
 8002faa:	1ad3      	subs	r3, r2, r3
 8002fac:	2b02      	cmp	r3, #2
 8002fae:	d901      	bls.n	8002fb4 <HAL_RCC_OscConfig+0x3f8>
        {
          return HAL_TIMEOUT;
 8002fb0:	2303      	movs	r3, #3
 8002fb2:	e1aa      	b.n	800330a <HAL_RCC_OscConfig+0x74e>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002fb4:	4b5d      	ldr	r3, [pc, #372]	; (800312c <HAL_RCC_OscConfig+0x570>)
 8002fb6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002fba:	f003 0302 	and.w	r3, r3, #2
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d0ef      	beq.n	8002fa2 <HAL_RCC_OscConfig+0x3e6>
 8002fc2:	e01b      	b.n	8002ffc <HAL_RCC_OscConfig+0x440>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002fc4:	4b59      	ldr	r3, [pc, #356]	; (800312c <HAL_RCC_OscConfig+0x570>)
 8002fc6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002fca:	4a58      	ldr	r2, [pc, #352]	; (800312c <HAL_RCC_OscConfig+0x570>)
 8002fcc:	f023 0301 	bic.w	r3, r3, #1
 8002fd0:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002fd4:	f7fd ff76 	bl	8000ec4 <HAL_GetTick>
 8002fd8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002fda:	e008      	b.n	8002fee <HAL_RCC_OscConfig+0x432>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002fdc:	f7fd ff72 	bl	8000ec4 <HAL_GetTick>
 8002fe0:	4602      	mov	r2, r0
 8002fe2:	693b      	ldr	r3, [r7, #16]
 8002fe4:	1ad3      	subs	r3, r2, r3
 8002fe6:	2b02      	cmp	r3, #2
 8002fe8:	d901      	bls.n	8002fee <HAL_RCC_OscConfig+0x432>
        {
          return HAL_TIMEOUT;
 8002fea:	2303      	movs	r3, #3
 8002fec:	e18d      	b.n	800330a <HAL_RCC_OscConfig+0x74e>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002fee:	4b4f      	ldr	r3, [pc, #316]	; (800312c <HAL_RCC_OscConfig+0x570>)
 8002ff0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002ff4:	f003 0302 	and.w	r3, r3, #2
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	d1ef      	bne.n	8002fdc <HAL_RCC_OscConfig+0x420>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	f003 0304 	and.w	r3, r3, #4
 8003004:	2b00      	cmp	r3, #0
 8003006:	f000 80a5 	beq.w	8003154 <HAL_RCC_OscConfig+0x598>
  {
    FlagStatus       pwrclkchanged = RESET;
 800300a:	2300      	movs	r3, #0
 800300c:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 800300e:	4b47      	ldr	r3, [pc, #284]	; (800312c <HAL_RCC_OscConfig+0x570>)
 8003010:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003012:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003016:	2b00      	cmp	r3, #0
 8003018:	d10d      	bne.n	8003036 <HAL_RCC_OscConfig+0x47a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800301a:	4b44      	ldr	r3, [pc, #272]	; (800312c <HAL_RCC_OscConfig+0x570>)
 800301c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800301e:	4a43      	ldr	r2, [pc, #268]	; (800312c <HAL_RCC_OscConfig+0x570>)
 8003020:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003024:	6593      	str	r3, [r2, #88]	; 0x58
 8003026:	4b41      	ldr	r3, [pc, #260]	; (800312c <HAL_RCC_OscConfig+0x570>)
 8003028:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800302a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800302e:	60bb      	str	r3, [r7, #8]
 8003030:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003032:	2301      	movs	r3, #1
 8003034:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003036:	4b3e      	ldr	r3, [pc, #248]	; (8003130 <HAL_RCC_OscConfig+0x574>)
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800303e:	2b00      	cmp	r3, #0
 8003040:	d118      	bne.n	8003074 <HAL_RCC_OscConfig+0x4b8>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003042:	4b3b      	ldr	r3, [pc, #236]	; (8003130 <HAL_RCC_OscConfig+0x574>)
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	4a3a      	ldr	r2, [pc, #232]	; (8003130 <HAL_RCC_OscConfig+0x574>)
 8003048:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800304c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800304e:	f7fd ff39 	bl	8000ec4 <HAL_GetTick>
 8003052:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003054:	e008      	b.n	8003068 <HAL_RCC_OscConfig+0x4ac>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003056:	f7fd ff35 	bl	8000ec4 <HAL_GetTick>
 800305a:	4602      	mov	r2, r0
 800305c:	693b      	ldr	r3, [r7, #16]
 800305e:	1ad3      	subs	r3, r2, r3
 8003060:	2b02      	cmp	r3, #2
 8003062:	d901      	bls.n	8003068 <HAL_RCC_OscConfig+0x4ac>
        {
          return HAL_TIMEOUT;
 8003064:	2303      	movs	r3, #3
 8003066:	e150      	b.n	800330a <HAL_RCC_OscConfig+0x74e>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003068:	4b31      	ldr	r3, [pc, #196]	; (8003130 <HAL_RCC_OscConfig+0x574>)
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003070:	2b00      	cmp	r3, #0
 8003072:	d0f0      	beq.n	8003056 <HAL_RCC_OscConfig+0x49a>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	689b      	ldr	r3, [r3, #8]
 8003078:	2b01      	cmp	r3, #1
 800307a:	d108      	bne.n	800308e <HAL_RCC_OscConfig+0x4d2>
 800307c:	4b2b      	ldr	r3, [pc, #172]	; (800312c <HAL_RCC_OscConfig+0x570>)
 800307e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003082:	4a2a      	ldr	r2, [pc, #168]	; (800312c <HAL_RCC_OscConfig+0x570>)
 8003084:	f043 0301 	orr.w	r3, r3, #1
 8003088:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800308c:	e024      	b.n	80030d8 <HAL_RCC_OscConfig+0x51c>
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	689b      	ldr	r3, [r3, #8]
 8003092:	2b05      	cmp	r3, #5
 8003094:	d110      	bne.n	80030b8 <HAL_RCC_OscConfig+0x4fc>
 8003096:	4b25      	ldr	r3, [pc, #148]	; (800312c <HAL_RCC_OscConfig+0x570>)
 8003098:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800309c:	4a23      	ldr	r2, [pc, #140]	; (800312c <HAL_RCC_OscConfig+0x570>)
 800309e:	f043 0304 	orr.w	r3, r3, #4
 80030a2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80030a6:	4b21      	ldr	r3, [pc, #132]	; (800312c <HAL_RCC_OscConfig+0x570>)
 80030a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80030ac:	4a1f      	ldr	r2, [pc, #124]	; (800312c <HAL_RCC_OscConfig+0x570>)
 80030ae:	f043 0301 	orr.w	r3, r3, #1
 80030b2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80030b6:	e00f      	b.n	80030d8 <HAL_RCC_OscConfig+0x51c>
 80030b8:	4b1c      	ldr	r3, [pc, #112]	; (800312c <HAL_RCC_OscConfig+0x570>)
 80030ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80030be:	4a1b      	ldr	r2, [pc, #108]	; (800312c <HAL_RCC_OscConfig+0x570>)
 80030c0:	f023 0301 	bic.w	r3, r3, #1
 80030c4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80030c8:	4b18      	ldr	r3, [pc, #96]	; (800312c <HAL_RCC_OscConfig+0x570>)
 80030ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80030ce:	4a17      	ldr	r2, [pc, #92]	; (800312c <HAL_RCC_OscConfig+0x570>)
 80030d0:	f023 0304 	bic.w	r3, r3, #4
 80030d4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	689b      	ldr	r3, [r3, #8]
 80030dc:	2b00      	cmp	r3, #0
 80030de:	d016      	beq.n	800310e <HAL_RCC_OscConfig+0x552>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80030e0:	f7fd fef0 	bl	8000ec4 <HAL_GetTick>
 80030e4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80030e6:	e00a      	b.n	80030fe <HAL_RCC_OscConfig+0x542>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80030e8:	f7fd feec 	bl	8000ec4 <HAL_GetTick>
 80030ec:	4602      	mov	r2, r0
 80030ee:	693b      	ldr	r3, [r7, #16]
 80030f0:	1ad3      	subs	r3, r2, r3
 80030f2:	f241 3288 	movw	r2, #5000	; 0x1388
 80030f6:	4293      	cmp	r3, r2
 80030f8:	d901      	bls.n	80030fe <HAL_RCC_OscConfig+0x542>
        {
          return HAL_TIMEOUT;
 80030fa:	2303      	movs	r3, #3
 80030fc:	e105      	b.n	800330a <HAL_RCC_OscConfig+0x74e>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80030fe:	4b0b      	ldr	r3, [pc, #44]	; (800312c <HAL_RCC_OscConfig+0x570>)
 8003100:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003104:	f003 0302 	and.w	r3, r3, #2
 8003108:	2b00      	cmp	r3, #0
 800310a:	d0ed      	beq.n	80030e8 <HAL_RCC_OscConfig+0x52c>
 800310c:	e019      	b.n	8003142 <HAL_RCC_OscConfig+0x586>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800310e:	f7fd fed9 	bl	8000ec4 <HAL_GetTick>
 8003112:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003114:	e00e      	b.n	8003134 <HAL_RCC_OscConfig+0x578>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003116:	f7fd fed5 	bl	8000ec4 <HAL_GetTick>
 800311a:	4602      	mov	r2, r0
 800311c:	693b      	ldr	r3, [r7, #16]
 800311e:	1ad3      	subs	r3, r2, r3
 8003120:	f241 3288 	movw	r2, #5000	; 0x1388
 8003124:	4293      	cmp	r3, r2
 8003126:	d905      	bls.n	8003134 <HAL_RCC_OscConfig+0x578>
        {
          return HAL_TIMEOUT;
 8003128:	2303      	movs	r3, #3
 800312a:	e0ee      	b.n	800330a <HAL_RCC_OscConfig+0x74e>
 800312c:	40021000 	.word	0x40021000
 8003130:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003134:	4b77      	ldr	r3, [pc, #476]	; (8003314 <HAL_RCC_OscConfig+0x758>)
 8003136:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800313a:	f003 0302 	and.w	r3, r3, #2
 800313e:	2b00      	cmp	r3, #0
 8003140:	d1e9      	bne.n	8003116 <HAL_RCC_OscConfig+0x55a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003142:	7ffb      	ldrb	r3, [r7, #31]
 8003144:	2b01      	cmp	r3, #1
 8003146:	d105      	bne.n	8003154 <HAL_RCC_OscConfig+0x598>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003148:	4b72      	ldr	r3, [pc, #456]	; (8003314 <HAL_RCC_OscConfig+0x758>)
 800314a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800314c:	4a71      	ldr	r2, [pc, #452]	; (8003314 <HAL_RCC_OscConfig+0x758>)
 800314e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003152:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003158:	2b00      	cmp	r3, #0
 800315a:	f000 80d5 	beq.w	8003308 <HAL_RCC_OscConfig+0x74c>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_CFGR_SWS_PLL)
 800315e:	69bb      	ldr	r3, [r7, #24]
 8003160:	2b0c      	cmp	r3, #12
 8003162:	f000 808e 	beq.w	8003282 <HAL_RCC_OscConfig+0x6c6>
    {
      if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800316a:	2b02      	cmp	r3, #2
 800316c:	d15b      	bne.n	8003226 <HAL_RCC_OscConfig+0x66a>
#endif /* RCC_PLLP_SUPPORT */
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800316e:	4b69      	ldr	r3, [pc, #420]	; (8003314 <HAL_RCC_OscConfig+0x758>)
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	4a68      	ldr	r2, [pc, #416]	; (8003314 <HAL_RCC_OscConfig+0x758>)
 8003174:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003178:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800317a:	f7fd fea3 	bl	8000ec4 <HAL_GetTick>
 800317e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003180:	e008      	b.n	8003194 <HAL_RCC_OscConfig+0x5d8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003182:	f7fd fe9f 	bl	8000ec4 <HAL_GetTick>
 8003186:	4602      	mov	r2, r0
 8003188:	693b      	ldr	r3, [r7, #16]
 800318a:	1ad3      	subs	r3, r2, r3
 800318c:	2b02      	cmp	r3, #2
 800318e:	d901      	bls.n	8003194 <HAL_RCC_OscConfig+0x5d8>
          {
            return HAL_TIMEOUT;
 8003190:	2303      	movs	r3, #3
 8003192:	e0ba      	b.n	800330a <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003194:	4b5f      	ldr	r3, [pc, #380]	; (8003314 <HAL_RCC_OscConfig+0x758>)
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800319c:	2b00      	cmp	r3, #0
 800319e:	d1f0      	bne.n	8003182 <HAL_RCC_OscConfig+0x5c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80031a0:	4b5c      	ldr	r3, [pc, #368]	; (8003314 <HAL_RCC_OscConfig+0x758>)
 80031a2:	68da      	ldr	r2, [r3, #12]
 80031a4:	4b5c      	ldr	r3, [pc, #368]	; (8003318 <HAL_RCC_OscConfig+0x75c>)
 80031a6:	4013      	ands	r3, r2
 80031a8:	687a      	ldr	r2, [r7, #4]
 80031aa:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80031ac:	687a      	ldr	r2, [r7, #4]
 80031ae:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80031b0:	3a01      	subs	r2, #1
 80031b2:	0112      	lsls	r2, r2, #4
 80031b4:	4311      	orrs	r1, r2
 80031b6:	687a      	ldr	r2, [r7, #4]
 80031b8:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80031ba:	0212      	lsls	r2, r2, #8
 80031bc:	4311      	orrs	r1, r2
 80031be:	687a      	ldr	r2, [r7, #4]
 80031c0:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80031c2:	0852      	lsrs	r2, r2, #1
 80031c4:	3a01      	subs	r2, #1
 80031c6:	0552      	lsls	r2, r2, #21
 80031c8:	4311      	orrs	r1, r2
 80031ca:	687a      	ldr	r2, [r7, #4]
 80031cc:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80031ce:	0852      	lsrs	r2, r2, #1
 80031d0:	3a01      	subs	r2, #1
 80031d2:	0652      	lsls	r2, r2, #25
 80031d4:	4311      	orrs	r1, r2
 80031d6:	687a      	ldr	r2, [r7, #4]
 80031d8:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80031da:	0912      	lsrs	r2, r2, #4
 80031dc:	0452      	lsls	r2, r2, #17
 80031de:	430a      	orrs	r2, r1
 80031e0:	494c      	ldr	r1, [pc, #304]	; (8003314 <HAL_RCC_OscConfig+0x758>)
 80031e2:	4313      	orrs	r3, r2
 80031e4:	60cb      	str	r3, [r1, #12]
#endif
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80031e6:	4b4b      	ldr	r3, [pc, #300]	; (8003314 <HAL_RCC_OscConfig+0x758>)
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	4a4a      	ldr	r2, [pc, #296]	; (8003314 <HAL_RCC_OscConfig+0x758>)
 80031ec:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80031f0:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80031f2:	4b48      	ldr	r3, [pc, #288]	; (8003314 <HAL_RCC_OscConfig+0x758>)
 80031f4:	68db      	ldr	r3, [r3, #12]
 80031f6:	4a47      	ldr	r2, [pc, #284]	; (8003314 <HAL_RCC_OscConfig+0x758>)
 80031f8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80031fc:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80031fe:	f7fd fe61 	bl	8000ec4 <HAL_GetTick>
 8003202:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003204:	e008      	b.n	8003218 <HAL_RCC_OscConfig+0x65c>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003206:	f7fd fe5d 	bl	8000ec4 <HAL_GetTick>
 800320a:	4602      	mov	r2, r0
 800320c:	693b      	ldr	r3, [r7, #16]
 800320e:	1ad3      	subs	r3, r2, r3
 8003210:	2b02      	cmp	r3, #2
 8003212:	d901      	bls.n	8003218 <HAL_RCC_OscConfig+0x65c>
          {
            return HAL_TIMEOUT;
 8003214:	2303      	movs	r3, #3
 8003216:	e078      	b.n	800330a <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003218:	4b3e      	ldr	r3, [pc, #248]	; (8003314 <HAL_RCC_OscConfig+0x758>)
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003220:	2b00      	cmp	r3, #0
 8003222:	d0f0      	beq.n	8003206 <HAL_RCC_OscConfig+0x64a>
 8003224:	e070      	b.n	8003308 <HAL_RCC_OscConfig+0x74c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003226:	4b3b      	ldr	r3, [pc, #236]	; (8003314 <HAL_RCC_OscConfig+0x758>)
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	4a3a      	ldr	r2, [pc, #232]	; (8003314 <HAL_RCC_OscConfig+0x758>)
 800322c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003230:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 8003232:	4b38      	ldr	r3, [pc, #224]	; (8003314 <HAL_RCC_OscConfig+0x758>)
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 800323a:	2b00      	cmp	r3, #0
 800323c:	d105      	bne.n	800324a <HAL_RCC_OscConfig+0x68e>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 800323e:	4b35      	ldr	r3, [pc, #212]	; (8003314 <HAL_RCC_OscConfig+0x758>)
 8003240:	68db      	ldr	r3, [r3, #12]
 8003242:	4a34      	ldr	r2, [pc, #208]	; (8003314 <HAL_RCC_OscConfig+0x758>)
 8003244:	f023 0303 	bic.w	r3, r3, #3
 8003248:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800324a:	4b32      	ldr	r3, [pc, #200]	; (8003314 <HAL_RCC_OscConfig+0x758>)
 800324c:	68db      	ldr	r3, [r3, #12]
 800324e:	4a31      	ldr	r2, [pc, #196]	; (8003314 <HAL_RCC_OscConfig+0x758>)
 8003250:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8003254:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003258:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800325a:	f7fd fe33 	bl	8000ec4 <HAL_GetTick>
 800325e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003260:	e008      	b.n	8003274 <HAL_RCC_OscConfig+0x6b8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003262:	f7fd fe2f 	bl	8000ec4 <HAL_GetTick>
 8003266:	4602      	mov	r2, r0
 8003268:	693b      	ldr	r3, [r7, #16]
 800326a:	1ad3      	subs	r3, r2, r3
 800326c:	2b02      	cmp	r3, #2
 800326e:	d901      	bls.n	8003274 <HAL_RCC_OscConfig+0x6b8>
          {
            return HAL_TIMEOUT;
 8003270:	2303      	movs	r3, #3
 8003272:	e04a      	b.n	800330a <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003274:	4b27      	ldr	r3, [pc, #156]	; (8003314 <HAL_RCC_OscConfig+0x758>)
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800327c:	2b00      	cmp	r3, #0
 800327e:	d1f0      	bne.n	8003262 <HAL_RCC_OscConfig+0x6a6>
 8003280:	e042      	b.n	8003308 <HAL_RCC_OscConfig+0x74c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003286:	2b01      	cmp	r3, #1
 8003288:	d101      	bne.n	800328e <HAL_RCC_OscConfig+0x6d2>
      {
        return HAL_ERROR;
 800328a:	2301      	movs	r3, #1
 800328c:	e03d      	b.n	800330a <HAL_RCC_OscConfig+0x74e>
      }
      else
      {
        pll_config = RCC->PLLCFGR;
 800328e:	4b21      	ldr	r3, [pc, #132]	; (8003314 <HAL_RCC_OscConfig+0x758>)
 8003290:	68db      	ldr	r3, [r3, #12]
 8003292:	617b      	str	r3, [r7, #20]
        /* Do not return HAL_ERROR if request repeats the current configuration */
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003294:	697b      	ldr	r3, [r7, #20]
 8003296:	f003 0203 	and.w	r2, r3, #3
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800329e:	429a      	cmp	r2, r3
 80032a0:	d130      	bne.n	8003304 <HAL_RCC_OscConfig+0x748>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80032a2:	697b      	ldr	r3, [r7, #20]
 80032a4:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032ac:	3b01      	subs	r3, #1
 80032ae:	011b      	lsls	r3, r3, #4
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80032b0:	429a      	cmp	r2, r3
 80032b2:	d127      	bne.n	8003304 <HAL_RCC_OscConfig+0x748>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80032b4:	697b      	ldr	r3, [r7, #20]
 80032b6:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80032be:	021b      	lsls	r3, r3, #8
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80032c0:	429a      	cmp	r2, r3
 80032c2:	d11f      	bne.n	8003304 <HAL_RCC_OscConfig+0x748>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80032c4:	697b      	ldr	r3, [r7, #20]
 80032c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80032ca:	687a      	ldr	r2, [r7, #4]
 80032cc:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80032ce:	2a07      	cmp	r2, #7
 80032d0:	bf14      	ite	ne
 80032d2:	2201      	movne	r2, #1
 80032d4:	2200      	moveq	r2, #0
 80032d6:	b2d2      	uxtb	r2, r2
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80032d8:	4293      	cmp	r3, r2
 80032da:	d113      	bne.n	8003304 <HAL_RCC_OscConfig+0x748>
#endif
#endif
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80032dc:	697b      	ldr	r3, [r7, #20]
 80032de:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80032e6:	085b      	lsrs	r3, r3, #1
 80032e8:	3b01      	subs	r3, #1
 80032ea:	055b      	lsls	r3, r3, #21
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80032ec:	429a      	cmp	r2, r3
 80032ee:	d109      	bne.n	8003304 <HAL_RCC_OscConfig+0x748>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80032f0:	697b      	ldr	r3, [r7, #20]
 80032f2:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032fa:	085b      	lsrs	r3, r3, #1
 80032fc:	3b01      	subs	r3, #1
 80032fe:	065b      	lsls	r3, r3, #25
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003300:	429a      	cmp	r2, r3
 8003302:	d001      	beq.n	8003308 <HAL_RCC_OscConfig+0x74c>
        {
          return HAL_ERROR;
 8003304:	2301      	movs	r3, #1
 8003306:	e000      	b.n	800330a <HAL_RCC_OscConfig+0x74e>
        }
      }
    }
  }
  return HAL_OK;
 8003308:	2300      	movs	r3, #0
}
 800330a:	4618      	mov	r0, r3
 800330c:	3720      	adds	r7, #32
 800330e:	46bd      	mov	sp, r7
 8003310:	bd80      	pop	{r7, pc}
 8003312:	bf00      	nop
 8003314:	40021000 	.word	0x40021000
 8003318:	f99d808c 	.word	0xf99d808c

0800331c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800331c:	b580      	push	{r7, lr}
 800331e:	b084      	sub	sp, #16
 8003320:	af00      	add	r7, sp, #0
 8003322:	6078      	str	r0, [r7, #4]
 8003324:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	2b00      	cmp	r3, #0
 800332a:	d101      	bne.n	8003330 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800332c:	2301      	movs	r3, #1
 800332e:	e0c8      	b.n	80034c2 <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003330:	4b66      	ldr	r3, [pc, #408]	; (80034cc <HAL_RCC_ClockConfig+0x1b0>)
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	f003 0307 	and.w	r3, r3, #7
 8003338:	683a      	ldr	r2, [r7, #0]
 800333a:	429a      	cmp	r2, r3
 800333c:	d910      	bls.n	8003360 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800333e:	4b63      	ldr	r3, [pc, #396]	; (80034cc <HAL_RCC_ClockConfig+0x1b0>)
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	f023 0207 	bic.w	r2, r3, #7
 8003346:	4961      	ldr	r1, [pc, #388]	; (80034cc <HAL_RCC_ClockConfig+0x1b0>)
 8003348:	683b      	ldr	r3, [r7, #0]
 800334a:	4313      	orrs	r3, r2
 800334c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800334e:	4b5f      	ldr	r3, [pc, #380]	; (80034cc <HAL_RCC_ClockConfig+0x1b0>)
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	f003 0307 	and.w	r3, r3, #7
 8003356:	683a      	ldr	r2, [r7, #0]
 8003358:	429a      	cmp	r2, r3
 800335a:	d001      	beq.n	8003360 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800335c:	2301      	movs	r3, #1
 800335e:	e0b0      	b.n	80034c2 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	f003 0301 	and.w	r3, r3, #1
 8003368:	2b00      	cmp	r3, #0
 800336a:	d04c      	beq.n	8003406 <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	685b      	ldr	r3, [r3, #4]
 8003370:	2b03      	cmp	r3, #3
 8003372:	d107      	bne.n	8003384 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003374:	4b56      	ldr	r3, [pc, #344]	; (80034d0 <HAL_RCC_ClockConfig+0x1b4>)
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800337c:	2b00      	cmp	r3, #0
 800337e:	d121      	bne.n	80033c4 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8003380:	2301      	movs	r3, #1
 8003382:	e09e      	b.n	80034c2 <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	685b      	ldr	r3, [r3, #4]
 8003388:	2b02      	cmp	r3, #2
 800338a:	d107      	bne.n	800339c <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800338c:	4b50      	ldr	r3, [pc, #320]	; (80034d0 <HAL_RCC_ClockConfig+0x1b4>)
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003394:	2b00      	cmp	r3, #0
 8003396:	d115      	bne.n	80033c4 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8003398:	2301      	movs	r3, #1
 800339a:	e092      	b.n	80034c2 <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	685b      	ldr	r3, [r3, #4]
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d107      	bne.n	80033b4 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80033a4:	4b4a      	ldr	r3, [pc, #296]	; (80034d0 <HAL_RCC_ClockConfig+0x1b4>)
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	f003 0302 	and.w	r3, r3, #2
 80033ac:	2b00      	cmp	r3, #0
 80033ae:	d109      	bne.n	80033c4 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 80033b0:	2301      	movs	r3, #1
 80033b2:	e086      	b.n	80034c2 <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80033b4:	4b46      	ldr	r3, [pc, #280]	; (80034d0 <HAL_RCC_ClockConfig+0x1b4>)
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d101      	bne.n	80033c4 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 80033c0:	2301      	movs	r3, #1
 80033c2:	e07e      	b.n	80034c2 <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80033c4:	4b42      	ldr	r3, [pc, #264]	; (80034d0 <HAL_RCC_ClockConfig+0x1b4>)
 80033c6:	689b      	ldr	r3, [r3, #8]
 80033c8:	f023 0203 	bic.w	r2, r3, #3
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	685b      	ldr	r3, [r3, #4]
 80033d0:	493f      	ldr	r1, [pc, #252]	; (80034d0 <HAL_RCC_ClockConfig+0x1b4>)
 80033d2:	4313      	orrs	r3, r2
 80033d4:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80033d6:	f7fd fd75 	bl	8000ec4 <HAL_GetTick>
 80033da:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80033dc:	e00a      	b.n	80033f4 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80033de:	f7fd fd71 	bl	8000ec4 <HAL_GetTick>
 80033e2:	4602      	mov	r2, r0
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	1ad3      	subs	r3, r2, r3
 80033e8:	f241 3288 	movw	r2, #5000	; 0x1388
 80033ec:	4293      	cmp	r3, r2
 80033ee:	d901      	bls.n	80033f4 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 80033f0:	2303      	movs	r3, #3
 80033f2:	e066      	b.n	80034c2 <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80033f4:	4b36      	ldr	r3, [pc, #216]	; (80034d0 <HAL_RCC_ClockConfig+0x1b4>)
 80033f6:	689b      	ldr	r3, [r3, #8]
 80033f8:	f003 020c 	and.w	r2, r3, #12
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	685b      	ldr	r3, [r3, #4]
 8003400:	009b      	lsls	r3, r3, #2
 8003402:	429a      	cmp	r2, r3
 8003404:	d1eb      	bne.n	80033de <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	f003 0302 	and.w	r3, r3, #2
 800340e:	2b00      	cmp	r3, #0
 8003410:	d008      	beq.n	8003424 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003412:	4b2f      	ldr	r3, [pc, #188]	; (80034d0 <HAL_RCC_ClockConfig+0x1b4>)
 8003414:	689b      	ldr	r3, [r3, #8]
 8003416:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	689b      	ldr	r3, [r3, #8]
 800341e:	492c      	ldr	r1, [pc, #176]	; (80034d0 <HAL_RCC_ClockConfig+0x1b4>)
 8003420:	4313      	orrs	r3, r2
 8003422:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003424:	4b29      	ldr	r3, [pc, #164]	; (80034cc <HAL_RCC_ClockConfig+0x1b0>)
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	f003 0307 	and.w	r3, r3, #7
 800342c:	683a      	ldr	r2, [r7, #0]
 800342e:	429a      	cmp	r2, r3
 8003430:	d210      	bcs.n	8003454 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003432:	4b26      	ldr	r3, [pc, #152]	; (80034cc <HAL_RCC_ClockConfig+0x1b0>)
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	f023 0207 	bic.w	r2, r3, #7
 800343a:	4924      	ldr	r1, [pc, #144]	; (80034cc <HAL_RCC_ClockConfig+0x1b0>)
 800343c:	683b      	ldr	r3, [r7, #0]
 800343e:	4313      	orrs	r3, r2
 8003440:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003442:	4b22      	ldr	r3, [pc, #136]	; (80034cc <HAL_RCC_ClockConfig+0x1b0>)
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	f003 0307 	and.w	r3, r3, #7
 800344a:	683a      	ldr	r2, [r7, #0]
 800344c:	429a      	cmp	r2, r3
 800344e:	d001      	beq.n	8003454 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 8003450:	2301      	movs	r3, #1
 8003452:	e036      	b.n	80034c2 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	f003 0304 	and.w	r3, r3, #4
 800345c:	2b00      	cmp	r3, #0
 800345e:	d008      	beq.n	8003472 <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003460:	4b1b      	ldr	r3, [pc, #108]	; (80034d0 <HAL_RCC_ClockConfig+0x1b4>)
 8003462:	689b      	ldr	r3, [r3, #8]
 8003464:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	68db      	ldr	r3, [r3, #12]
 800346c:	4918      	ldr	r1, [pc, #96]	; (80034d0 <HAL_RCC_ClockConfig+0x1b4>)
 800346e:	4313      	orrs	r3, r2
 8003470:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	f003 0308 	and.w	r3, r3, #8
 800347a:	2b00      	cmp	r3, #0
 800347c:	d009      	beq.n	8003492 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800347e:	4b14      	ldr	r3, [pc, #80]	; (80034d0 <HAL_RCC_ClockConfig+0x1b4>)
 8003480:	689b      	ldr	r3, [r3, #8]
 8003482:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	691b      	ldr	r3, [r3, #16]
 800348a:	00db      	lsls	r3, r3, #3
 800348c:	4910      	ldr	r1, [pc, #64]	; (80034d0 <HAL_RCC_ClockConfig+0x1b4>)
 800348e:	4313      	orrs	r3, r2
 8003490:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003492:	f000 f825 	bl	80034e0 <HAL_RCC_GetSysClockFreq>
 8003496:	4601      	mov	r1, r0
 8003498:	4b0d      	ldr	r3, [pc, #52]	; (80034d0 <HAL_RCC_ClockConfig+0x1b4>)
 800349a:	689b      	ldr	r3, [r3, #8]
 800349c:	091b      	lsrs	r3, r3, #4
 800349e:	f003 030f 	and.w	r3, r3, #15
 80034a2:	4a0c      	ldr	r2, [pc, #48]	; (80034d4 <HAL_RCC_ClockConfig+0x1b8>)
 80034a4:	5cd3      	ldrb	r3, [r2, r3]
 80034a6:	f003 031f 	and.w	r3, r3, #31
 80034aa:	fa21 f303 	lsr.w	r3, r1, r3
 80034ae:	4a0a      	ldr	r2, [pc, #40]	; (80034d8 <HAL_RCC_ClockConfig+0x1bc>)
 80034b0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80034b2:	4b0a      	ldr	r3, [pc, #40]	; (80034dc <HAL_RCC_ClockConfig+0x1c0>)
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	4618      	mov	r0, r3
 80034b8:	f7fd fcb8 	bl	8000e2c <HAL_InitTick>
 80034bc:	4603      	mov	r3, r0
 80034be:	72fb      	strb	r3, [r7, #11]

  return status;
 80034c0:	7afb      	ldrb	r3, [r7, #11]
}
 80034c2:	4618      	mov	r0, r3
 80034c4:	3710      	adds	r7, #16
 80034c6:	46bd      	mov	sp, r7
 80034c8:	bd80      	pop	{r7, pc}
 80034ca:	bf00      	nop
 80034cc:	40022000 	.word	0x40022000
 80034d0:	40021000 	.word	0x40021000
 80034d4:	08009a48 	.word	0x08009a48
 80034d8:	20000038 	.word	0x20000038
 80034dc:	20000000 	.word	0x20000000

080034e0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80034e0:	b480      	push	{r7}
 80034e2:	b089      	sub	sp, #36	; 0x24
 80034e4:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80034e6:	2300      	movs	r3, #0
 80034e8:	61fb      	str	r3, [r7, #28]
 80034ea:	2300      	movs	r3, #0
 80034ec:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80034ee:	4b3d      	ldr	r3, [pc, #244]	; (80035e4 <HAL_RCC_GetSysClockFreq+0x104>)
 80034f0:	689b      	ldr	r3, [r3, #8]
 80034f2:	f003 030c 	and.w	r3, r3, #12
 80034f6:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80034f8:	4b3a      	ldr	r3, [pc, #232]	; (80035e4 <HAL_RCC_GetSysClockFreq+0x104>)
 80034fa:	68db      	ldr	r3, [r3, #12]
 80034fc:	f003 0303 	and.w	r3, r3, #3
 8003500:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003502:	693b      	ldr	r3, [r7, #16]
 8003504:	2b00      	cmp	r3, #0
 8003506:	d005      	beq.n	8003514 <HAL_RCC_GetSysClockFreq+0x34>
 8003508:	693b      	ldr	r3, [r7, #16]
 800350a:	2b0c      	cmp	r3, #12
 800350c:	d121      	bne.n	8003552 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	2b01      	cmp	r3, #1
 8003512:	d11e      	bne.n	8003552 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003514:	4b33      	ldr	r3, [pc, #204]	; (80035e4 <HAL_RCC_GetSysClockFreq+0x104>)
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	f003 0308 	and.w	r3, r3, #8
 800351c:	2b00      	cmp	r3, #0
 800351e:	d107      	bne.n	8003530 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003520:	4b30      	ldr	r3, [pc, #192]	; (80035e4 <HAL_RCC_GetSysClockFreq+0x104>)
 8003522:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003526:	0a1b      	lsrs	r3, r3, #8
 8003528:	f003 030f 	and.w	r3, r3, #15
 800352c:	61fb      	str	r3, [r7, #28]
 800352e:	e005      	b.n	800353c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003530:	4b2c      	ldr	r3, [pc, #176]	; (80035e4 <HAL_RCC_GetSysClockFreq+0x104>)
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	091b      	lsrs	r3, r3, #4
 8003536:	f003 030f 	and.w	r3, r3, #15
 800353a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800353c:	4a2a      	ldr	r2, [pc, #168]	; (80035e8 <HAL_RCC_GetSysClockFreq+0x108>)
 800353e:	69fb      	ldr	r3, [r7, #28]
 8003540:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003544:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003546:	693b      	ldr	r3, [r7, #16]
 8003548:	2b00      	cmp	r3, #0
 800354a:	d10d      	bne.n	8003568 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800354c:	69fb      	ldr	r3, [r7, #28]
 800354e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003550:	e00a      	b.n	8003568 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8003552:	693b      	ldr	r3, [r7, #16]
 8003554:	2b04      	cmp	r3, #4
 8003556:	d102      	bne.n	800355e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003558:	4b24      	ldr	r3, [pc, #144]	; (80035ec <HAL_RCC_GetSysClockFreq+0x10c>)
 800355a:	61bb      	str	r3, [r7, #24]
 800355c:	e004      	b.n	8003568 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800355e:	693b      	ldr	r3, [r7, #16]
 8003560:	2b08      	cmp	r3, #8
 8003562:	d101      	bne.n	8003568 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003564:	4b22      	ldr	r3, [pc, #136]	; (80035f0 <HAL_RCC_GetSysClockFreq+0x110>)
 8003566:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003568:	693b      	ldr	r3, [r7, #16]
 800356a:	2b0c      	cmp	r3, #12
 800356c:	d133      	bne.n	80035d6 <HAL_RCC_GetSysClockFreq+0xf6>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800356e:	4b1d      	ldr	r3, [pc, #116]	; (80035e4 <HAL_RCC_GetSysClockFreq+0x104>)
 8003570:	68db      	ldr	r3, [r3, #12]
 8003572:	f003 0303 	and.w	r3, r3, #3
 8003576:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003578:	68bb      	ldr	r3, [r7, #8]
 800357a:	2b02      	cmp	r3, #2
 800357c:	d002      	beq.n	8003584 <HAL_RCC_GetSysClockFreq+0xa4>
 800357e:	2b03      	cmp	r3, #3
 8003580:	d003      	beq.n	800358a <HAL_RCC_GetSysClockFreq+0xaa>
 8003582:	e005      	b.n	8003590 <HAL_RCC_GetSysClockFreq+0xb0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8003584:	4b19      	ldr	r3, [pc, #100]	; (80035ec <HAL_RCC_GetSysClockFreq+0x10c>)
 8003586:	617b      	str	r3, [r7, #20]
      break;
 8003588:	e005      	b.n	8003596 <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800358a:	4b19      	ldr	r3, [pc, #100]	; (80035f0 <HAL_RCC_GetSysClockFreq+0x110>)
 800358c:	617b      	str	r3, [r7, #20]
      break;
 800358e:	e002      	b.n	8003596 <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8003590:	69fb      	ldr	r3, [r7, #28]
 8003592:	617b      	str	r3, [r7, #20]
      break;
 8003594:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003596:	4b13      	ldr	r3, [pc, #76]	; (80035e4 <HAL_RCC_GetSysClockFreq+0x104>)
 8003598:	68db      	ldr	r3, [r3, #12]
 800359a:	091b      	lsrs	r3, r3, #4
 800359c:	f003 0307 	and.w	r3, r3, #7
 80035a0:	3301      	adds	r3, #1
 80035a2:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80035a4:	4b0f      	ldr	r3, [pc, #60]	; (80035e4 <HAL_RCC_GetSysClockFreq+0x104>)
 80035a6:	68db      	ldr	r3, [r3, #12]
 80035a8:	0a1b      	lsrs	r3, r3, #8
 80035aa:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80035ae:	697a      	ldr	r2, [r7, #20]
 80035b0:	fb02 f203 	mul.w	r2, r2, r3
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80035ba:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80035bc:	4b09      	ldr	r3, [pc, #36]	; (80035e4 <HAL_RCC_GetSysClockFreq+0x104>)
 80035be:	68db      	ldr	r3, [r3, #12]
 80035c0:	0e5b      	lsrs	r3, r3, #25
 80035c2:	f003 0303 	and.w	r3, r3, #3
 80035c6:	3301      	adds	r3, #1
 80035c8:	005b      	lsls	r3, r3, #1
 80035ca:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80035cc:	697a      	ldr	r2, [r7, #20]
 80035ce:	683b      	ldr	r3, [r7, #0]
 80035d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80035d4:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80035d6:	69bb      	ldr	r3, [r7, #24]
}
 80035d8:	4618      	mov	r0, r3
 80035da:	3724      	adds	r7, #36	; 0x24
 80035dc:	46bd      	mov	sp, r7
 80035de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035e2:	4770      	bx	lr
 80035e4:	40021000 	.word	0x40021000
 80035e8:	08009a60 	.word	0x08009a60
 80035ec:	00f42400 	.word	0x00f42400
 80035f0:	007a1200 	.word	0x007a1200

080035f4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80035f4:	b480      	push	{r7}
 80035f6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80035f8:	4b03      	ldr	r3, [pc, #12]	; (8003608 <HAL_RCC_GetHCLKFreq+0x14>)
 80035fa:	681b      	ldr	r3, [r3, #0]
}
 80035fc:	4618      	mov	r0, r3
 80035fe:	46bd      	mov	sp, r7
 8003600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003604:	4770      	bx	lr
 8003606:	bf00      	nop
 8003608:	20000038 	.word	0x20000038

0800360c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800360c:	b580      	push	{r7, lr}
 800360e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003610:	f7ff fff0 	bl	80035f4 <HAL_RCC_GetHCLKFreq>
 8003614:	4601      	mov	r1, r0
 8003616:	4b06      	ldr	r3, [pc, #24]	; (8003630 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003618:	689b      	ldr	r3, [r3, #8]
 800361a:	0a1b      	lsrs	r3, r3, #8
 800361c:	f003 0307 	and.w	r3, r3, #7
 8003620:	4a04      	ldr	r2, [pc, #16]	; (8003634 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003622:	5cd3      	ldrb	r3, [r2, r3]
 8003624:	f003 031f 	and.w	r3, r3, #31
 8003628:	fa21 f303 	lsr.w	r3, r1, r3
}
 800362c:	4618      	mov	r0, r3
 800362e:	bd80      	pop	{r7, pc}
 8003630:	40021000 	.word	0x40021000
 8003634:	08009a58 	.word	0x08009a58

08003638 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003638:	b580      	push	{r7, lr}
 800363a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800363c:	f7ff ffda 	bl	80035f4 <HAL_RCC_GetHCLKFreq>
 8003640:	4601      	mov	r1, r0
 8003642:	4b06      	ldr	r3, [pc, #24]	; (800365c <HAL_RCC_GetPCLK2Freq+0x24>)
 8003644:	689b      	ldr	r3, [r3, #8]
 8003646:	0adb      	lsrs	r3, r3, #11
 8003648:	f003 0307 	and.w	r3, r3, #7
 800364c:	4a04      	ldr	r2, [pc, #16]	; (8003660 <HAL_RCC_GetPCLK2Freq+0x28>)
 800364e:	5cd3      	ldrb	r3, [r2, r3]
 8003650:	f003 031f 	and.w	r3, r3, #31
 8003654:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003658:	4618      	mov	r0, r3
 800365a:	bd80      	pop	{r7, pc}
 800365c:	40021000 	.word	0x40021000
 8003660:	08009a58 	.word	0x08009a58

08003664 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003664:	b580      	push	{r7, lr}
 8003666:	b086      	sub	sp, #24
 8003668:	af00      	add	r7, sp, #0
 800366a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800366c:	2300      	movs	r3, #0
 800366e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003670:	4b2a      	ldr	r3, [pc, #168]	; (800371c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003672:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003674:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003678:	2b00      	cmp	r3, #0
 800367a:	d003      	beq.n	8003684 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800367c:	f7ff fa3a 	bl	8002af4 <HAL_PWREx_GetVoltageRange>
 8003680:	6178      	str	r0, [r7, #20]
 8003682:	e014      	b.n	80036ae <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003684:	4b25      	ldr	r3, [pc, #148]	; (800371c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003686:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003688:	4a24      	ldr	r2, [pc, #144]	; (800371c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800368a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800368e:	6593      	str	r3, [r2, #88]	; 0x58
 8003690:	4b22      	ldr	r3, [pc, #136]	; (800371c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003692:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003694:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003698:	60fb      	str	r3, [r7, #12]
 800369a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800369c:	f7ff fa2a 	bl	8002af4 <HAL_PWREx_GetVoltageRange>
 80036a0:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80036a2:	4b1e      	ldr	r3, [pc, #120]	; (800371c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80036a4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80036a6:	4a1d      	ldr	r2, [pc, #116]	; (800371c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80036a8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80036ac:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80036ae:	697b      	ldr	r3, [r7, #20]
 80036b0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80036b4:	d10b      	bne.n	80036ce <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	2b80      	cmp	r3, #128	; 0x80
 80036ba:	d919      	bls.n	80036f0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	2ba0      	cmp	r3, #160	; 0xa0
 80036c0:	d902      	bls.n	80036c8 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80036c2:	2302      	movs	r3, #2
 80036c4:	613b      	str	r3, [r7, #16]
 80036c6:	e013      	b.n	80036f0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80036c8:	2301      	movs	r3, #1
 80036ca:	613b      	str	r3, [r7, #16]
 80036cc:	e010      	b.n	80036f0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	2b80      	cmp	r3, #128	; 0x80
 80036d2:	d902      	bls.n	80036da <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80036d4:	2303      	movs	r3, #3
 80036d6:	613b      	str	r3, [r7, #16]
 80036d8:	e00a      	b.n	80036f0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	2b80      	cmp	r3, #128	; 0x80
 80036de:	d102      	bne.n	80036e6 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80036e0:	2302      	movs	r3, #2
 80036e2:	613b      	str	r3, [r7, #16]
 80036e4:	e004      	b.n	80036f0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	2b70      	cmp	r3, #112	; 0x70
 80036ea:	d101      	bne.n	80036f0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80036ec:	2301      	movs	r3, #1
 80036ee:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80036f0:	4b0b      	ldr	r3, [pc, #44]	; (8003720 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	f023 0207 	bic.w	r2, r3, #7
 80036f8:	4909      	ldr	r1, [pc, #36]	; (8003720 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80036fa:	693b      	ldr	r3, [r7, #16]
 80036fc:	4313      	orrs	r3, r2
 80036fe:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003700:	4b07      	ldr	r3, [pc, #28]	; (8003720 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	f003 0307 	and.w	r3, r3, #7
 8003708:	693a      	ldr	r2, [r7, #16]
 800370a:	429a      	cmp	r2, r3
 800370c:	d001      	beq.n	8003712 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800370e:	2301      	movs	r3, #1
 8003710:	e000      	b.n	8003714 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8003712:	2300      	movs	r3, #0
}
 8003714:	4618      	mov	r0, r3
 8003716:	3718      	adds	r7, #24
 8003718:	46bd      	mov	sp, r7
 800371a:	bd80      	pop	{r7, pc}
 800371c:	40021000 	.word	0x40021000
 8003720:	40022000 	.word	0x40022000

08003724 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003724:	b580      	push	{r7, lr}
 8003726:	b086      	sub	sp, #24
 8003728:	af00      	add	r7, sp, #0
 800372a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800372c:	2300      	movs	r3, #0
 800372e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003730:	2300      	movs	r3, #0
 8003732:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800373c:	2b00      	cmp	r3, #0
 800373e:	d03f      	beq.n	80037c0 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003744:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003748:	d01c      	beq.n	8003784 <HAL_RCCEx_PeriphCLKConfig+0x60>
 800374a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800374e:	d802      	bhi.n	8003756 <HAL_RCCEx_PeriphCLKConfig+0x32>
 8003750:	2b00      	cmp	r3, #0
 8003752:	d00e      	beq.n	8003772 <HAL_RCCEx_PeriphCLKConfig+0x4e>
 8003754:	e01f      	b.n	8003796 <HAL_RCCEx_PeriphCLKConfig+0x72>
 8003756:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800375a:	d003      	beq.n	8003764 <HAL_RCCEx_PeriphCLKConfig+0x40>
 800375c:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8003760:	d01c      	beq.n	800379c <HAL_RCCEx_PeriphCLKConfig+0x78>
 8003762:	e018      	b.n	8003796 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003764:	4b85      	ldr	r3, [pc, #532]	; (800397c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003766:	68db      	ldr	r3, [r3, #12]
 8003768:	4a84      	ldr	r2, [pc, #528]	; (800397c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800376a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800376e:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003770:	e015      	b.n	800379e <HAL_RCCEx_PeriphCLKConfig+0x7a>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	3304      	adds	r3, #4
 8003776:	2100      	movs	r1, #0
 8003778:	4618      	mov	r0, r3
 800377a:	f000 fa89 	bl	8003c90 <RCCEx_PLLSAI1_Config>
 800377e:	4603      	mov	r3, r0
 8003780:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003782:	e00c      	b.n	800379e <HAL_RCCEx_PeriphCLKConfig+0x7a>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	3320      	adds	r3, #32
 8003788:	2100      	movs	r1, #0
 800378a:	4618      	mov	r0, r3
 800378c:	f000 fb70 	bl	8003e70 <RCCEx_PLLSAI2_Config>
 8003790:	4603      	mov	r3, r0
 8003792:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003794:	e003      	b.n	800379e <HAL_RCCEx_PeriphCLKConfig+0x7a>
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003796:	2301      	movs	r3, #1
 8003798:	74fb      	strb	r3, [r7, #19]
      break;
 800379a:	e000      	b.n	800379e <HAL_RCCEx_PeriphCLKConfig+0x7a>
      break;
 800379c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800379e:	7cfb      	ldrb	r3, [r7, #19]
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d10b      	bne.n	80037bc <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80037a4:	4b75      	ldr	r3, [pc, #468]	; (800397c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80037a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80037aa:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80037b2:	4972      	ldr	r1, [pc, #456]	; (800397c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80037b4:	4313      	orrs	r3, r2
 80037b6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80037ba:	e001      	b.n	80037c0 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80037bc:	7cfb      	ldrb	r3, [r7, #19]
 80037be:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d03f      	beq.n	800384c <HAL_RCCEx_PeriphCLKConfig+0x128>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80037d0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80037d4:	d01c      	beq.n	8003810 <HAL_RCCEx_PeriphCLKConfig+0xec>
 80037d6:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80037da:	d802      	bhi.n	80037e2 <HAL_RCCEx_PeriphCLKConfig+0xbe>
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d00e      	beq.n	80037fe <HAL_RCCEx_PeriphCLKConfig+0xda>
 80037e0:	e01f      	b.n	8003822 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 80037e2:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80037e6:	d003      	beq.n	80037f0 <HAL_RCCEx_PeriphCLKConfig+0xcc>
 80037e8:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80037ec:	d01c      	beq.n	8003828 <HAL_RCCEx_PeriphCLKConfig+0x104>
 80037ee:	e018      	b.n	8003822 <HAL_RCCEx_PeriphCLKConfig+0xfe>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80037f0:	4b62      	ldr	r3, [pc, #392]	; (800397c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80037f2:	68db      	ldr	r3, [r3, #12]
 80037f4:	4a61      	ldr	r2, [pc, #388]	; (800397c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80037f6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80037fa:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80037fc:	e015      	b.n	800382a <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	3304      	adds	r3, #4
 8003802:	2100      	movs	r1, #0
 8003804:	4618      	mov	r0, r3
 8003806:	f000 fa43 	bl	8003c90 <RCCEx_PLLSAI1_Config>
 800380a:	4603      	mov	r3, r0
 800380c:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800380e:	e00c      	b.n	800382a <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	3320      	adds	r3, #32
 8003814:	2100      	movs	r1, #0
 8003816:	4618      	mov	r0, r3
 8003818:	f000 fb2a 	bl	8003e70 <RCCEx_PLLSAI2_Config>
 800381c:	4603      	mov	r3, r0
 800381e:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003820:	e003      	b.n	800382a <HAL_RCCEx_PeriphCLKConfig+0x106>
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003822:	2301      	movs	r3, #1
 8003824:	74fb      	strb	r3, [r7, #19]
      break;
 8003826:	e000      	b.n	800382a <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 8003828:	bf00      	nop
    }

    if(ret == HAL_OK)
 800382a:	7cfb      	ldrb	r3, [r7, #19]
 800382c:	2b00      	cmp	r3, #0
 800382e:	d10b      	bne.n	8003848 <HAL_RCCEx_PeriphCLKConfig+0x124>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003830:	4b52      	ldr	r3, [pc, #328]	; (800397c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003832:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003836:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800383e:	494f      	ldr	r1, [pc, #316]	; (800397c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003840:	4313      	orrs	r3, r2
 8003842:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8003846:	e001      	b.n	800384c <HAL_RCCEx_PeriphCLKConfig+0x128>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003848:	7cfb      	ldrb	r3, [r7, #19]
 800384a:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003854:	2b00      	cmp	r3, #0
 8003856:	f000 80a0 	beq.w	800399a <HAL_RCCEx_PeriphCLKConfig+0x276>
  {
    FlagStatus       pwrclkchanged = RESET;
 800385a:	2300      	movs	r3, #0
 800385c:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800385e:	4b47      	ldr	r3, [pc, #284]	; (800397c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003860:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003862:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003866:	2b00      	cmp	r3, #0
 8003868:	d101      	bne.n	800386e <HAL_RCCEx_PeriphCLKConfig+0x14a>
 800386a:	2301      	movs	r3, #1
 800386c:	e000      	b.n	8003870 <HAL_RCCEx_PeriphCLKConfig+0x14c>
 800386e:	2300      	movs	r3, #0
 8003870:	2b00      	cmp	r3, #0
 8003872:	d00d      	beq.n	8003890 <HAL_RCCEx_PeriphCLKConfig+0x16c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003874:	4b41      	ldr	r3, [pc, #260]	; (800397c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003876:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003878:	4a40      	ldr	r2, [pc, #256]	; (800397c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800387a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800387e:	6593      	str	r3, [r2, #88]	; 0x58
 8003880:	4b3e      	ldr	r3, [pc, #248]	; (800397c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003882:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003884:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003888:	60bb      	str	r3, [r7, #8]
 800388a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800388c:	2301      	movs	r3, #1
 800388e:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003890:	4b3b      	ldr	r3, [pc, #236]	; (8003980 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	4a3a      	ldr	r2, [pc, #232]	; (8003980 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8003896:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800389a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800389c:	f7fd fb12 	bl	8000ec4 <HAL_GetTick>
 80038a0:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80038a2:	e009      	b.n	80038b8 <HAL_RCCEx_PeriphCLKConfig+0x194>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80038a4:	f7fd fb0e 	bl	8000ec4 <HAL_GetTick>
 80038a8:	4602      	mov	r2, r0
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	1ad3      	subs	r3, r2, r3
 80038ae:	2b02      	cmp	r3, #2
 80038b0:	d902      	bls.n	80038b8 <HAL_RCCEx_PeriphCLKConfig+0x194>
      {
        ret = HAL_TIMEOUT;
 80038b2:	2303      	movs	r3, #3
 80038b4:	74fb      	strb	r3, [r7, #19]
        break;
 80038b6:	e005      	b.n	80038c4 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80038b8:	4b31      	ldr	r3, [pc, #196]	; (8003980 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	d0ef      	beq.n	80038a4 <HAL_RCCEx_PeriphCLKConfig+0x180>
      }
    }

    if(ret == HAL_OK)
 80038c4:	7cfb      	ldrb	r3, [r7, #19]
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d15c      	bne.n	8003984 <HAL_RCCEx_PeriphCLKConfig+0x260>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80038ca:	4b2c      	ldr	r3, [pc, #176]	; (800397c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80038cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80038d0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80038d4:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80038d6:	697b      	ldr	r3, [r7, #20]
 80038d8:	2b00      	cmp	r3, #0
 80038da:	d01f      	beq.n	800391c <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80038e2:	697a      	ldr	r2, [r7, #20]
 80038e4:	429a      	cmp	r2, r3
 80038e6:	d019      	beq.n	800391c <HAL_RCCEx_PeriphCLKConfig+0x1f8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80038e8:	4b24      	ldr	r3, [pc, #144]	; (800397c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80038ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80038ee:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80038f2:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80038f4:	4b21      	ldr	r3, [pc, #132]	; (800397c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80038f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80038fa:	4a20      	ldr	r2, [pc, #128]	; (800397c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80038fc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003900:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003904:	4b1d      	ldr	r3, [pc, #116]	; (800397c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003906:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800390a:	4a1c      	ldr	r2, [pc, #112]	; (800397c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800390c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003910:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003914:	4a19      	ldr	r2, [pc, #100]	; (800397c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003916:	697b      	ldr	r3, [r7, #20]
 8003918:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800391c:	697b      	ldr	r3, [r7, #20]
 800391e:	f003 0301 	and.w	r3, r3, #1
 8003922:	2b00      	cmp	r3, #0
 8003924:	d016      	beq.n	8003954 <HAL_RCCEx_PeriphCLKConfig+0x230>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003926:	f7fd facd 	bl	8000ec4 <HAL_GetTick>
 800392a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800392c:	e00b      	b.n	8003946 <HAL_RCCEx_PeriphCLKConfig+0x222>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800392e:	f7fd fac9 	bl	8000ec4 <HAL_GetTick>
 8003932:	4602      	mov	r2, r0
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	1ad3      	subs	r3, r2, r3
 8003938:	f241 3288 	movw	r2, #5000	; 0x1388
 800393c:	4293      	cmp	r3, r2
 800393e:	d902      	bls.n	8003946 <HAL_RCCEx_PeriphCLKConfig+0x222>
          {
            ret = HAL_TIMEOUT;
 8003940:	2303      	movs	r3, #3
 8003942:	74fb      	strb	r3, [r7, #19]
            break;
 8003944:	e006      	b.n	8003954 <HAL_RCCEx_PeriphCLKConfig+0x230>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003946:	4b0d      	ldr	r3, [pc, #52]	; (800397c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003948:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800394c:	f003 0302 	and.w	r3, r3, #2
 8003950:	2b00      	cmp	r3, #0
 8003952:	d0ec      	beq.n	800392e <HAL_RCCEx_PeriphCLKConfig+0x20a>
          }
        }
      }

      if(ret == HAL_OK)
 8003954:	7cfb      	ldrb	r3, [r7, #19]
 8003956:	2b00      	cmp	r3, #0
 8003958:	d10c      	bne.n	8003974 <HAL_RCCEx_PeriphCLKConfig+0x250>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800395a:	4b08      	ldr	r3, [pc, #32]	; (800397c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800395c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003960:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800396a:	4904      	ldr	r1, [pc, #16]	; (800397c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800396c:	4313      	orrs	r3, r2
 800396e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8003972:	e009      	b.n	8003988 <HAL_RCCEx_PeriphCLKConfig+0x264>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003974:	7cfb      	ldrb	r3, [r7, #19]
 8003976:	74bb      	strb	r3, [r7, #18]
 8003978:	e006      	b.n	8003988 <HAL_RCCEx_PeriphCLKConfig+0x264>
 800397a:	bf00      	nop
 800397c:	40021000 	.word	0x40021000
 8003980:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003984:	7cfb      	ldrb	r3, [r7, #19]
 8003986:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003988:	7c7b      	ldrb	r3, [r7, #17]
 800398a:	2b01      	cmp	r3, #1
 800398c:	d105      	bne.n	800399a <HAL_RCCEx_PeriphCLKConfig+0x276>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800398e:	4ba1      	ldr	r3, [pc, #644]	; (8003c14 <HAL_RCCEx_PeriphCLKConfig+0x4f0>)
 8003990:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003992:	4aa0      	ldr	r2, [pc, #640]	; (8003c14 <HAL_RCCEx_PeriphCLKConfig+0x4f0>)
 8003994:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003998:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	f003 0301 	and.w	r3, r3, #1
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d00a      	beq.n	80039bc <HAL_RCCEx_PeriphCLKConfig+0x298>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80039a6:	4b9b      	ldr	r3, [pc, #620]	; (8003c14 <HAL_RCCEx_PeriphCLKConfig+0x4f0>)
 80039a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80039ac:	f023 0203 	bic.w	r2, r3, #3
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80039b4:	4997      	ldr	r1, [pc, #604]	; (8003c14 <HAL_RCCEx_PeriphCLKConfig+0x4f0>)
 80039b6:	4313      	orrs	r3, r2
 80039b8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	f003 0302 	and.w	r3, r3, #2
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d00a      	beq.n	80039de <HAL_RCCEx_PeriphCLKConfig+0x2ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80039c8:	4b92      	ldr	r3, [pc, #584]	; (8003c14 <HAL_RCCEx_PeriphCLKConfig+0x4f0>)
 80039ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80039ce:	f023 020c 	bic.w	r2, r3, #12
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80039d6:	498f      	ldr	r1, [pc, #572]	; (8003c14 <HAL_RCCEx_PeriphCLKConfig+0x4f0>)
 80039d8:	4313      	orrs	r3, r2
 80039da:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	f003 0304 	and.w	r3, r3, #4
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d00a      	beq.n	8003a00 <HAL_RCCEx_PeriphCLKConfig+0x2dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80039ea:	4b8a      	ldr	r3, [pc, #552]	; (8003c14 <HAL_RCCEx_PeriphCLKConfig+0x4f0>)
 80039ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80039f0:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039f8:	4986      	ldr	r1, [pc, #536]	; (8003c14 <HAL_RCCEx_PeriphCLKConfig+0x4f0>)
 80039fa:	4313      	orrs	r3, r2
 80039fc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	f003 0308 	and.w	r3, r3, #8
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d00a      	beq.n	8003a22 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003a0c:	4b81      	ldr	r3, [pc, #516]	; (8003c14 <HAL_RCCEx_PeriphCLKConfig+0x4f0>)
 8003a0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a12:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a1a:	497e      	ldr	r1, [pc, #504]	; (8003c14 <HAL_RCCEx_PeriphCLKConfig+0x4f0>)
 8003a1c:	4313      	orrs	r3, r2
 8003a1e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	f003 0310 	and.w	r3, r3, #16
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d00a      	beq.n	8003a44 <HAL_RCCEx_PeriphCLKConfig+0x320>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003a2e:	4b79      	ldr	r3, [pc, #484]	; (8003c14 <HAL_RCCEx_PeriphCLKConfig+0x4f0>)
 8003a30:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a34:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003a3c:	4975      	ldr	r1, [pc, #468]	; (8003c14 <HAL_RCCEx_PeriphCLKConfig+0x4f0>)
 8003a3e:	4313      	orrs	r3, r2
 8003a40:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	f003 0320 	and.w	r3, r3, #32
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d00a      	beq.n	8003a66 <HAL_RCCEx_PeriphCLKConfig+0x342>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003a50:	4b70      	ldr	r3, [pc, #448]	; (8003c14 <HAL_RCCEx_PeriphCLKConfig+0x4f0>)
 8003a52:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a56:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003a5e:	496d      	ldr	r1, [pc, #436]	; (8003c14 <HAL_RCCEx_PeriphCLKConfig+0x4f0>)
 8003a60:	4313      	orrs	r3, r2
 8003a62:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d00a      	beq.n	8003a88 <HAL_RCCEx_PeriphCLKConfig+0x364>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003a72:	4b68      	ldr	r3, [pc, #416]	; (8003c14 <HAL_RCCEx_PeriphCLKConfig+0x4f0>)
 8003a74:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a78:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a80:	4964      	ldr	r1, [pc, #400]	; (8003c14 <HAL_RCCEx_PeriphCLKConfig+0x4f0>)
 8003a82:	4313      	orrs	r3, r2
 8003a84:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d00a      	beq.n	8003aaa <HAL_RCCEx_PeriphCLKConfig+0x386>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003a94:	4b5f      	ldr	r3, [pc, #380]	; (8003c14 <HAL_RCCEx_PeriphCLKConfig+0x4f0>)
 8003a96:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a9a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003aa2:	495c      	ldr	r1, [pc, #368]	; (8003c14 <HAL_RCCEx_PeriphCLKConfig+0x4f0>)
 8003aa4:	4313      	orrs	r3, r2
 8003aa6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d00a      	beq.n	8003acc <HAL_RCCEx_PeriphCLKConfig+0x3a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003ab6:	4b57      	ldr	r3, [pc, #348]	; (8003c14 <HAL_RCCEx_PeriphCLKConfig+0x4f0>)
 8003ab8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003abc:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003ac4:	4953      	ldr	r1, [pc, #332]	; (8003c14 <HAL_RCCEx_PeriphCLKConfig+0x4f0>)
 8003ac6:	4313      	orrs	r3, r2
 8003ac8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d00a      	beq.n	8003aee <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003ad8:	4b4e      	ldr	r3, [pc, #312]	; (8003c14 <HAL_RCCEx_PeriphCLKConfig+0x4f0>)
 8003ada:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ade:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ae6:	494b      	ldr	r1, [pc, #300]	; (8003c14 <HAL_RCCEx_PeriphCLKConfig+0x4f0>)
 8003ae8:	4313      	orrs	r3, r2
 8003aea:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	d00a      	beq.n	8003b10 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003afa:	4b46      	ldr	r3, [pc, #280]	; (8003c14 <HAL_RCCEx_PeriphCLKConfig+0x4f0>)
 8003afc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b00:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003b08:	4942      	ldr	r1, [pc, #264]	; (8003c14 <HAL_RCCEx_PeriphCLKConfig+0x4f0>)
 8003b0a:	4313      	orrs	r3, r2
 8003b0c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	d028      	beq.n	8003b6e <HAL_RCCEx_PeriphCLKConfig+0x44a>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003b1c:	4b3d      	ldr	r3, [pc, #244]	; (8003c14 <HAL_RCCEx_PeriphCLKConfig+0x4f0>)
 8003b1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b22:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003b2a:	493a      	ldr	r1, [pc, #232]	; (8003c14 <HAL_RCCEx_PeriphCLKConfig+0x4f0>)
 8003b2c:	4313      	orrs	r3, r2
 8003b2e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003b36:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003b3a:	d106      	bne.n	8003b4a <HAL_RCCEx_PeriphCLKConfig+0x426>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003b3c:	4b35      	ldr	r3, [pc, #212]	; (8003c14 <HAL_RCCEx_PeriphCLKConfig+0x4f0>)
 8003b3e:	68db      	ldr	r3, [r3, #12]
 8003b40:	4a34      	ldr	r2, [pc, #208]	; (8003c14 <HAL_RCCEx_PeriphCLKConfig+0x4f0>)
 8003b42:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003b46:	60d3      	str	r3, [r2, #12]
 8003b48:	e011      	b.n	8003b6e <HAL_RCCEx_PeriphCLKConfig+0x44a>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003b4e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003b52:	d10c      	bne.n	8003b6e <HAL_RCCEx_PeriphCLKConfig+0x44a>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	3304      	adds	r3, #4
 8003b58:	2101      	movs	r1, #1
 8003b5a:	4618      	mov	r0, r3
 8003b5c:	f000 f898 	bl	8003c90 <RCCEx_PLLSAI1_Config>
 8003b60:	4603      	mov	r3, r0
 8003b62:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003b64:	7cfb      	ldrb	r3, [r7, #19]
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d001      	beq.n	8003b6e <HAL_RCCEx_PeriphCLKConfig+0x44a>
      {
        /* set overall return value */
        status = ret;
 8003b6a:	7cfb      	ldrb	r3, [r7, #19]
 8003b6c:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d028      	beq.n	8003bcc <HAL_RCCEx_PeriphCLKConfig+0x4a8>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003b7a:	4b26      	ldr	r3, [pc, #152]	; (8003c14 <HAL_RCCEx_PeriphCLKConfig+0x4f0>)
 8003b7c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b80:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b88:	4922      	ldr	r1, [pc, #136]	; (8003c14 <HAL_RCCEx_PeriphCLKConfig+0x4f0>)
 8003b8a:	4313      	orrs	r3, r2
 8003b8c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b94:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003b98:	d106      	bne.n	8003ba8 <HAL_RCCEx_PeriphCLKConfig+0x484>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003b9a:	4b1e      	ldr	r3, [pc, #120]	; (8003c14 <HAL_RCCEx_PeriphCLKConfig+0x4f0>)
 8003b9c:	68db      	ldr	r3, [r3, #12]
 8003b9e:	4a1d      	ldr	r2, [pc, #116]	; (8003c14 <HAL_RCCEx_PeriphCLKConfig+0x4f0>)
 8003ba0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003ba4:	60d3      	str	r3, [r2, #12]
 8003ba6:	e011      	b.n	8003bcc <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003bac:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003bb0:	d10c      	bne.n	8003bcc <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	3304      	adds	r3, #4
 8003bb6:	2101      	movs	r1, #1
 8003bb8:	4618      	mov	r0, r3
 8003bba:	f000 f869 	bl	8003c90 <RCCEx_PLLSAI1_Config>
 8003bbe:	4603      	mov	r3, r0
 8003bc0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003bc2:	7cfb      	ldrb	r3, [r7, #19]
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	d001      	beq.n	8003bcc <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* set overall return value */
        status = ret;
 8003bc8:	7cfb      	ldrb	r3, [r7, #19]
 8003bca:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	d031      	beq.n	8003c3c <HAL_RCCEx_PeriphCLKConfig+0x518>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003bd8:	4b0e      	ldr	r3, [pc, #56]	; (8003c14 <HAL_RCCEx_PeriphCLKConfig+0x4f0>)
 8003bda:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003bde:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003be6:	490b      	ldr	r1, [pc, #44]	; (8003c14 <HAL_RCCEx_PeriphCLKConfig+0x4f0>)
 8003be8:	4313      	orrs	r3, r2
 8003bea:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003bf2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003bf6:	d10f      	bne.n	8003c18 <HAL_RCCEx_PeriphCLKConfig+0x4f4>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	3304      	adds	r3, #4
 8003bfc:	2102      	movs	r1, #2
 8003bfe:	4618      	mov	r0, r3
 8003c00:	f000 f846 	bl	8003c90 <RCCEx_PLLSAI1_Config>
 8003c04:	4603      	mov	r3, r0
 8003c06:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003c08:	7cfb      	ldrb	r3, [r7, #19]
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d016      	beq.n	8003c3c <HAL_RCCEx_PeriphCLKConfig+0x518>
      {
        /* set overall return value */
        status = ret;
 8003c0e:	7cfb      	ldrb	r3, [r7, #19]
 8003c10:	74bb      	strb	r3, [r7, #18]
 8003c12:	e013      	b.n	8003c3c <HAL_RCCEx_PeriphCLKConfig+0x518>
 8003c14:	40021000 	.word	0x40021000
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003c1c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003c20:	d10c      	bne.n	8003c3c <HAL_RCCEx_PeriphCLKConfig+0x518>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	3320      	adds	r3, #32
 8003c26:	2102      	movs	r1, #2
 8003c28:	4618      	mov	r0, r3
 8003c2a:	f000 f921 	bl	8003e70 <RCCEx_PLLSAI2_Config>
 8003c2e:	4603      	mov	r3, r0
 8003c30:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003c32:	7cfb      	ldrb	r3, [r7, #19]
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d001      	beq.n	8003c3c <HAL_RCCEx_PeriphCLKConfig+0x518>
      {
        /* set overall return value */
        status = ret;
 8003c38:	7cfb      	ldrb	r3, [r7, #19]
 8003c3a:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d00a      	beq.n	8003c5e <HAL_RCCEx_PeriphCLKConfig+0x53a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003c48:	4b10      	ldr	r3, [pc, #64]	; (8003c8c <HAL_RCCEx_PeriphCLKConfig+0x568>)
 8003c4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c4e:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003c56:	490d      	ldr	r1, [pc, #52]	; (8003c8c <HAL_RCCEx_PeriphCLKConfig+0x568>)
 8003c58:	4313      	orrs	r3, r2
 8003c5a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	d00a      	beq.n	8003c80 <HAL_RCCEx_PeriphCLKConfig+0x55c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003c6a:	4b08      	ldr	r3, [pc, #32]	; (8003c8c <HAL_RCCEx_PeriphCLKConfig+0x568>)
 8003c6c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c70:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003c78:	4904      	ldr	r1, [pc, #16]	; (8003c8c <HAL_RCCEx_PeriphCLKConfig+0x568>)
 8003c7a:	4313      	orrs	r3, r2
 8003c7c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8003c80:	7cbb      	ldrb	r3, [r7, #18]
}
 8003c82:	4618      	mov	r0, r3
 8003c84:	3718      	adds	r7, #24
 8003c86:	46bd      	mov	sp, r7
 8003c88:	bd80      	pop	{r7, pc}
 8003c8a:	bf00      	nop
 8003c8c:	40021000 	.word	0x40021000

08003c90 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003c90:	b580      	push	{r7, lr}
 8003c92:	b084      	sub	sp, #16
 8003c94:	af00      	add	r7, sp, #0
 8003c96:	6078      	str	r0, [r7, #4]
 8003c98:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003c9a:	2300      	movs	r3, #0
 8003c9c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003c9e:	4b73      	ldr	r3, [pc, #460]	; (8003e6c <RCCEx_PLLSAI1_Config+0x1dc>)
 8003ca0:	68db      	ldr	r3, [r3, #12]
 8003ca2:	f003 0303 	and.w	r3, r3, #3
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d018      	beq.n	8003cdc <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8003caa:	4b70      	ldr	r3, [pc, #448]	; (8003e6c <RCCEx_PLLSAI1_Config+0x1dc>)
 8003cac:	68db      	ldr	r3, [r3, #12]
 8003cae:	f003 0203 	and.w	r2, r3, #3
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	429a      	cmp	r2, r3
 8003cb8:	d10d      	bne.n	8003cd6 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	681b      	ldr	r3, [r3, #0]
       ||
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d009      	beq.n	8003cd6 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8003cc2:	4b6a      	ldr	r3, [pc, #424]	; (8003e6c <RCCEx_PLLSAI1_Config+0x1dc>)
 8003cc4:	68db      	ldr	r3, [r3, #12]
 8003cc6:	091b      	lsrs	r3, r3, #4
 8003cc8:	f003 0307 	and.w	r3, r3, #7
 8003ccc:	1c5a      	adds	r2, r3, #1
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	685b      	ldr	r3, [r3, #4]
       ||
 8003cd2:	429a      	cmp	r2, r3
 8003cd4:	d044      	beq.n	8003d60 <RCCEx_PLLSAI1_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 8003cd6:	2301      	movs	r3, #1
 8003cd8:	73fb      	strb	r3, [r7, #15]
 8003cda:	e041      	b.n	8003d60 <RCCEx_PLLSAI1_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	2b02      	cmp	r3, #2
 8003ce2:	d00c      	beq.n	8003cfe <RCCEx_PLLSAI1_Config+0x6e>
 8003ce4:	2b03      	cmp	r3, #3
 8003ce6:	d013      	beq.n	8003d10 <RCCEx_PLLSAI1_Config+0x80>
 8003ce8:	2b01      	cmp	r3, #1
 8003cea:	d120      	bne.n	8003d2e <RCCEx_PLLSAI1_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003cec:	4b5f      	ldr	r3, [pc, #380]	; (8003e6c <RCCEx_PLLSAI1_Config+0x1dc>)
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	f003 0302 	and.w	r3, r3, #2
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d11d      	bne.n	8003d34 <RCCEx_PLLSAI1_Config+0xa4>
      {
        status = HAL_ERROR;
 8003cf8:	2301      	movs	r3, #1
 8003cfa:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003cfc:	e01a      	b.n	8003d34 <RCCEx_PLLSAI1_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003cfe:	4b5b      	ldr	r3, [pc, #364]	; (8003e6c <RCCEx_PLLSAI1_Config+0x1dc>)
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d116      	bne.n	8003d38 <RCCEx_PLLSAI1_Config+0xa8>
      {
        status = HAL_ERROR;
 8003d0a:	2301      	movs	r3, #1
 8003d0c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003d0e:	e013      	b.n	8003d38 <RCCEx_PLLSAI1_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003d10:	4b56      	ldr	r3, [pc, #344]	; (8003e6c <RCCEx_PLLSAI1_Config+0x1dc>)
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d10f      	bne.n	8003d3c <RCCEx_PLLSAI1_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003d1c:	4b53      	ldr	r3, [pc, #332]	; (8003e6c <RCCEx_PLLSAI1_Config+0x1dc>)
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	d109      	bne.n	8003d3c <RCCEx_PLLSAI1_Config+0xac>
        {
          status = HAL_ERROR;
 8003d28:	2301      	movs	r3, #1
 8003d2a:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003d2c:	e006      	b.n	8003d3c <RCCEx_PLLSAI1_Config+0xac>
    default:
      status = HAL_ERROR;
 8003d2e:	2301      	movs	r3, #1
 8003d30:	73fb      	strb	r3, [r7, #15]
      break;
 8003d32:	e004      	b.n	8003d3e <RCCEx_PLLSAI1_Config+0xae>
      break;
 8003d34:	bf00      	nop
 8003d36:	e002      	b.n	8003d3e <RCCEx_PLLSAI1_Config+0xae>
      break;
 8003d38:	bf00      	nop
 8003d3a:	e000      	b.n	8003d3e <RCCEx_PLLSAI1_Config+0xae>
      break;
 8003d3c:	bf00      	nop
    }

    if(status == HAL_OK)
 8003d3e:	7bfb      	ldrb	r3, [r7, #15]
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	d10d      	bne.n	8003d60 <RCCEx_PLLSAI1_Config+0xd0>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003d44:	4b49      	ldr	r3, [pc, #292]	; (8003e6c <RCCEx_PLLSAI1_Config+0x1dc>)
 8003d46:	68db      	ldr	r3, [r3, #12]
 8003d48:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	6819      	ldr	r1, [r3, #0]
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	685b      	ldr	r3, [r3, #4]
 8003d54:	3b01      	subs	r3, #1
 8003d56:	011b      	lsls	r3, r3, #4
 8003d58:	430b      	orrs	r3, r1
 8003d5a:	4944      	ldr	r1, [pc, #272]	; (8003e6c <RCCEx_PLLSAI1_Config+0x1dc>)
 8003d5c:	4313      	orrs	r3, r2
 8003d5e:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003d60:	7bfb      	ldrb	r3, [r7, #15]
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d17d      	bne.n	8003e62 <RCCEx_PLLSAI1_Config+0x1d2>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003d66:	4b41      	ldr	r3, [pc, #260]	; (8003e6c <RCCEx_PLLSAI1_Config+0x1dc>)
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	4a40      	ldr	r2, [pc, #256]	; (8003e6c <RCCEx_PLLSAI1_Config+0x1dc>)
 8003d6c:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8003d70:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003d72:	f7fd f8a7 	bl	8000ec4 <HAL_GetTick>
 8003d76:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003d78:	e009      	b.n	8003d8e <RCCEx_PLLSAI1_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003d7a:	f7fd f8a3 	bl	8000ec4 <HAL_GetTick>
 8003d7e:	4602      	mov	r2, r0
 8003d80:	68bb      	ldr	r3, [r7, #8]
 8003d82:	1ad3      	subs	r3, r2, r3
 8003d84:	2b02      	cmp	r3, #2
 8003d86:	d902      	bls.n	8003d8e <RCCEx_PLLSAI1_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 8003d88:	2303      	movs	r3, #3
 8003d8a:	73fb      	strb	r3, [r7, #15]
        break;
 8003d8c:	e005      	b.n	8003d9a <RCCEx_PLLSAI1_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003d8e:	4b37      	ldr	r3, [pc, #220]	; (8003e6c <RCCEx_PLLSAI1_Config+0x1dc>)
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	d1ef      	bne.n	8003d7a <RCCEx_PLLSAI1_Config+0xea>
      }
    }

    if(status == HAL_OK)
 8003d9a:	7bfb      	ldrb	r3, [r7, #15]
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	d160      	bne.n	8003e62 <RCCEx_PLLSAI1_Config+0x1d2>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003da0:	683b      	ldr	r3, [r7, #0]
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d111      	bne.n	8003dca <RCCEx_PLLSAI1_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003da6:	4b31      	ldr	r3, [pc, #196]	; (8003e6c <RCCEx_PLLSAI1_Config+0x1dc>)
 8003da8:	691b      	ldr	r3, [r3, #16]
 8003daa:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8003dae:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003db2:	687a      	ldr	r2, [r7, #4]
 8003db4:	6892      	ldr	r2, [r2, #8]
 8003db6:	0211      	lsls	r1, r2, #8
 8003db8:	687a      	ldr	r2, [r7, #4]
 8003dba:	68d2      	ldr	r2, [r2, #12]
 8003dbc:	0912      	lsrs	r2, r2, #4
 8003dbe:	0452      	lsls	r2, r2, #17
 8003dc0:	430a      	orrs	r2, r1
 8003dc2:	492a      	ldr	r1, [pc, #168]	; (8003e6c <RCCEx_PLLSAI1_Config+0x1dc>)
 8003dc4:	4313      	orrs	r3, r2
 8003dc6:	610b      	str	r3, [r1, #16]
 8003dc8:	e027      	b.n	8003e1a <RCCEx_PLLSAI1_Config+0x18a>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8003dca:	683b      	ldr	r3, [r7, #0]
 8003dcc:	2b01      	cmp	r3, #1
 8003dce:	d112      	bne.n	8003df6 <RCCEx_PLLSAI1_Config+0x166>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003dd0:	4b26      	ldr	r3, [pc, #152]	; (8003e6c <RCCEx_PLLSAI1_Config+0x1dc>)
 8003dd2:	691b      	ldr	r3, [r3, #16]
 8003dd4:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8003dd8:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003ddc:	687a      	ldr	r2, [r7, #4]
 8003dde:	6892      	ldr	r2, [r2, #8]
 8003de0:	0211      	lsls	r1, r2, #8
 8003de2:	687a      	ldr	r2, [r7, #4]
 8003de4:	6912      	ldr	r2, [r2, #16]
 8003de6:	0852      	lsrs	r2, r2, #1
 8003de8:	3a01      	subs	r2, #1
 8003dea:	0552      	lsls	r2, r2, #21
 8003dec:	430a      	orrs	r2, r1
 8003dee:	491f      	ldr	r1, [pc, #124]	; (8003e6c <RCCEx_PLLSAI1_Config+0x1dc>)
 8003df0:	4313      	orrs	r3, r2
 8003df2:	610b      	str	r3, [r1, #16]
 8003df4:	e011      	b.n	8003e1a <RCCEx_PLLSAI1_Config+0x18a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003df6:	4b1d      	ldr	r3, [pc, #116]	; (8003e6c <RCCEx_PLLSAI1_Config+0x1dc>)
 8003df8:	691b      	ldr	r3, [r3, #16]
 8003dfa:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8003dfe:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003e02:	687a      	ldr	r2, [r7, #4]
 8003e04:	6892      	ldr	r2, [r2, #8]
 8003e06:	0211      	lsls	r1, r2, #8
 8003e08:	687a      	ldr	r2, [r7, #4]
 8003e0a:	6952      	ldr	r2, [r2, #20]
 8003e0c:	0852      	lsrs	r2, r2, #1
 8003e0e:	3a01      	subs	r2, #1
 8003e10:	0652      	lsls	r2, r2, #25
 8003e12:	430a      	orrs	r2, r1
 8003e14:	4915      	ldr	r1, [pc, #84]	; (8003e6c <RCCEx_PLLSAI1_Config+0x1dc>)
 8003e16:	4313      	orrs	r3, r2
 8003e18:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003e1a:	4b14      	ldr	r3, [pc, #80]	; (8003e6c <RCCEx_PLLSAI1_Config+0x1dc>)
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	4a13      	ldr	r2, [pc, #76]	; (8003e6c <RCCEx_PLLSAI1_Config+0x1dc>)
 8003e20:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003e24:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e26:	f7fd f84d 	bl	8000ec4 <HAL_GetTick>
 8003e2a:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003e2c:	e009      	b.n	8003e42 <RCCEx_PLLSAI1_Config+0x1b2>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003e2e:	f7fd f849 	bl	8000ec4 <HAL_GetTick>
 8003e32:	4602      	mov	r2, r0
 8003e34:	68bb      	ldr	r3, [r7, #8]
 8003e36:	1ad3      	subs	r3, r2, r3
 8003e38:	2b02      	cmp	r3, #2
 8003e3a:	d902      	bls.n	8003e42 <RCCEx_PLLSAI1_Config+0x1b2>
        {
          status = HAL_TIMEOUT;
 8003e3c:	2303      	movs	r3, #3
 8003e3e:	73fb      	strb	r3, [r7, #15]
          break;
 8003e40:	e005      	b.n	8003e4e <RCCEx_PLLSAI1_Config+0x1be>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003e42:	4b0a      	ldr	r3, [pc, #40]	; (8003e6c <RCCEx_PLLSAI1_Config+0x1dc>)
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d0ef      	beq.n	8003e2e <RCCEx_PLLSAI1_Config+0x19e>
        }
      }

      if(status == HAL_OK)
 8003e4e:	7bfb      	ldrb	r3, [r7, #15]
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d106      	bne.n	8003e62 <RCCEx_PLLSAI1_Config+0x1d2>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8003e54:	4b05      	ldr	r3, [pc, #20]	; (8003e6c <RCCEx_PLLSAI1_Config+0x1dc>)
 8003e56:	691a      	ldr	r2, [r3, #16]
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	699b      	ldr	r3, [r3, #24]
 8003e5c:	4903      	ldr	r1, [pc, #12]	; (8003e6c <RCCEx_PLLSAI1_Config+0x1dc>)
 8003e5e:	4313      	orrs	r3, r2
 8003e60:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8003e62:	7bfb      	ldrb	r3, [r7, #15]
}
 8003e64:	4618      	mov	r0, r3
 8003e66:	3710      	adds	r7, #16
 8003e68:	46bd      	mov	sp, r7
 8003e6a:	bd80      	pop	{r7, pc}
 8003e6c:	40021000 	.word	0x40021000

08003e70 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8003e70:	b580      	push	{r7, lr}
 8003e72:	b084      	sub	sp, #16
 8003e74:	af00      	add	r7, sp, #0
 8003e76:	6078      	str	r0, [r7, #4]
 8003e78:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003e7a:	2300      	movs	r3, #0
 8003e7c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003e7e:	4b68      	ldr	r3, [pc, #416]	; (8004020 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003e80:	68db      	ldr	r3, [r3, #12]
 8003e82:	f003 0303 	and.w	r3, r3, #3
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d018      	beq.n	8003ebc <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8003e8a:	4b65      	ldr	r3, [pc, #404]	; (8004020 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003e8c:	68db      	ldr	r3, [r3, #12]
 8003e8e:	f003 0203 	and.w	r2, r3, #3
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	429a      	cmp	r2, r3
 8003e98:	d10d      	bne.n	8003eb6 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	681b      	ldr	r3, [r3, #0]
       ||
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d009      	beq.n	8003eb6 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8003ea2:	4b5f      	ldr	r3, [pc, #380]	; (8004020 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003ea4:	68db      	ldr	r3, [r3, #12]
 8003ea6:	091b      	lsrs	r3, r3, #4
 8003ea8:	f003 0307 	and.w	r3, r3, #7
 8003eac:	1c5a      	adds	r2, r3, #1
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	685b      	ldr	r3, [r3, #4]
       ||
 8003eb2:	429a      	cmp	r2, r3
 8003eb4:	d044      	beq.n	8003f40 <RCCEx_PLLSAI2_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 8003eb6:	2301      	movs	r3, #1
 8003eb8:	73fb      	strb	r3, [r7, #15]
 8003eba:	e041      	b.n	8003f40 <RCCEx_PLLSAI2_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	2b02      	cmp	r3, #2
 8003ec2:	d00c      	beq.n	8003ede <RCCEx_PLLSAI2_Config+0x6e>
 8003ec4:	2b03      	cmp	r3, #3
 8003ec6:	d013      	beq.n	8003ef0 <RCCEx_PLLSAI2_Config+0x80>
 8003ec8:	2b01      	cmp	r3, #1
 8003eca:	d120      	bne.n	8003f0e <RCCEx_PLLSAI2_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003ecc:	4b54      	ldr	r3, [pc, #336]	; (8004020 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	f003 0302 	and.w	r3, r3, #2
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	d11d      	bne.n	8003f14 <RCCEx_PLLSAI2_Config+0xa4>
      {
        status = HAL_ERROR;
 8003ed8:	2301      	movs	r3, #1
 8003eda:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003edc:	e01a      	b.n	8003f14 <RCCEx_PLLSAI2_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003ede:	4b50      	ldr	r3, [pc, #320]	; (8004020 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d116      	bne.n	8003f18 <RCCEx_PLLSAI2_Config+0xa8>
      {
        status = HAL_ERROR;
 8003eea:	2301      	movs	r3, #1
 8003eec:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003eee:	e013      	b.n	8003f18 <RCCEx_PLLSAI2_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003ef0:	4b4b      	ldr	r3, [pc, #300]	; (8004020 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	d10f      	bne.n	8003f1c <RCCEx_PLLSAI2_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003efc:	4b48      	ldr	r3, [pc, #288]	; (8004020 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d109      	bne.n	8003f1c <RCCEx_PLLSAI2_Config+0xac>
        {
          status = HAL_ERROR;
 8003f08:	2301      	movs	r3, #1
 8003f0a:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003f0c:	e006      	b.n	8003f1c <RCCEx_PLLSAI2_Config+0xac>
    default:
      status = HAL_ERROR;
 8003f0e:	2301      	movs	r3, #1
 8003f10:	73fb      	strb	r3, [r7, #15]
      break;
 8003f12:	e004      	b.n	8003f1e <RCCEx_PLLSAI2_Config+0xae>
      break;
 8003f14:	bf00      	nop
 8003f16:	e002      	b.n	8003f1e <RCCEx_PLLSAI2_Config+0xae>
      break;
 8003f18:	bf00      	nop
 8003f1a:	e000      	b.n	8003f1e <RCCEx_PLLSAI2_Config+0xae>
      break;
 8003f1c:	bf00      	nop
    }

    if(status == HAL_OK)
 8003f1e:	7bfb      	ldrb	r3, [r7, #15]
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	d10d      	bne.n	8003f40 <RCCEx_PLLSAI2_Config+0xd0>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003f24:	4b3e      	ldr	r3, [pc, #248]	; (8004020 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003f26:	68db      	ldr	r3, [r3, #12]
 8003f28:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	6819      	ldr	r1, [r3, #0]
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	685b      	ldr	r3, [r3, #4]
 8003f34:	3b01      	subs	r3, #1
 8003f36:	011b      	lsls	r3, r3, #4
 8003f38:	430b      	orrs	r3, r1
 8003f3a:	4939      	ldr	r1, [pc, #228]	; (8004020 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003f3c:	4313      	orrs	r3, r2
 8003f3e:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003f40:	7bfb      	ldrb	r3, [r7, #15]
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d167      	bne.n	8004016 <RCCEx_PLLSAI2_Config+0x1a6>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8003f46:	4b36      	ldr	r3, [pc, #216]	; (8004020 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	4a35      	ldr	r2, [pc, #212]	; (8004020 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003f4c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003f50:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003f52:	f7fc ffb7 	bl	8000ec4 <HAL_GetTick>
 8003f56:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003f58:	e009      	b.n	8003f6e <RCCEx_PLLSAI2_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003f5a:	f7fc ffb3 	bl	8000ec4 <HAL_GetTick>
 8003f5e:	4602      	mov	r2, r0
 8003f60:	68bb      	ldr	r3, [r7, #8]
 8003f62:	1ad3      	subs	r3, r2, r3
 8003f64:	2b02      	cmp	r3, #2
 8003f66:	d902      	bls.n	8003f6e <RCCEx_PLLSAI2_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 8003f68:	2303      	movs	r3, #3
 8003f6a:	73fb      	strb	r3, [r7, #15]
        break;
 8003f6c:	e005      	b.n	8003f7a <RCCEx_PLLSAI2_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003f6e:	4b2c      	ldr	r3, [pc, #176]	; (8004020 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d1ef      	bne.n	8003f5a <RCCEx_PLLSAI2_Config+0xea>
      }
    }

    if(status == HAL_OK)
 8003f7a:	7bfb      	ldrb	r3, [r7, #15]
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d14a      	bne.n	8004016 <RCCEx_PLLSAI2_Config+0x1a6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003f80:	683b      	ldr	r3, [r7, #0]
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d111      	bne.n	8003faa <RCCEx_PLLSAI2_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003f86:	4b26      	ldr	r3, [pc, #152]	; (8004020 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003f88:	695b      	ldr	r3, [r3, #20]
 8003f8a:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8003f8e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003f92:	687a      	ldr	r2, [r7, #4]
 8003f94:	6892      	ldr	r2, [r2, #8]
 8003f96:	0211      	lsls	r1, r2, #8
 8003f98:	687a      	ldr	r2, [r7, #4]
 8003f9a:	68d2      	ldr	r2, [r2, #12]
 8003f9c:	0912      	lsrs	r2, r2, #4
 8003f9e:	0452      	lsls	r2, r2, #17
 8003fa0:	430a      	orrs	r2, r1
 8003fa2:	491f      	ldr	r1, [pc, #124]	; (8004020 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003fa4:	4313      	orrs	r3, r2
 8003fa6:	614b      	str	r3, [r1, #20]
 8003fa8:	e011      	b.n	8003fce <RCCEx_PLLSAI2_Config+0x15e>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003faa:	4b1d      	ldr	r3, [pc, #116]	; (8004020 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003fac:	695b      	ldr	r3, [r3, #20]
 8003fae:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8003fb2:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003fb6:	687a      	ldr	r2, [r7, #4]
 8003fb8:	6892      	ldr	r2, [r2, #8]
 8003fba:	0211      	lsls	r1, r2, #8
 8003fbc:	687a      	ldr	r2, [r7, #4]
 8003fbe:	6912      	ldr	r2, [r2, #16]
 8003fc0:	0852      	lsrs	r2, r2, #1
 8003fc2:	3a01      	subs	r2, #1
 8003fc4:	0652      	lsls	r2, r2, #25
 8003fc6:	430a      	orrs	r2, r1
 8003fc8:	4915      	ldr	r1, [pc, #84]	; (8004020 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003fca:	4313      	orrs	r3, r2
 8003fcc:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8003fce:	4b14      	ldr	r3, [pc, #80]	; (8004020 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	4a13      	ldr	r2, [pc, #76]	; (8004020 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003fd4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003fd8:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003fda:	f7fc ff73 	bl	8000ec4 <HAL_GetTick>
 8003fde:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003fe0:	e009      	b.n	8003ff6 <RCCEx_PLLSAI2_Config+0x186>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003fe2:	f7fc ff6f 	bl	8000ec4 <HAL_GetTick>
 8003fe6:	4602      	mov	r2, r0
 8003fe8:	68bb      	ldr	r3, [r7, #8]
 8003fea:	1ad3      	subs	r3, r2, r3
 8003fec:	2b02      	cmp	r3, #2
 8003fee:	d902      	bls.n	8003ff6 <RCCEx_PLLSAI2_Config+0x186>
        {
          status = HAL_TIMEOUT;
 8003ff0:	2303      	movs	r3, #3
 8003ff2:	73fb      	strb	r3, [r7, #15]
          break;
 8003ff4:	e005      	b.n	8004002 <RCCEx_PLLSAI2_Config+0x192>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003ff6:	4b0a      	ldr	r3, [pc, #40]	; (8004020 <RCCEx_PLLSAI2_Config+0x1b0>)
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d0ef      	beq.n	8003fe2 <RCCEx_PLLSAI2_Config+0x172>
        }
      }

      if(status == HAL_OK)
 8004002:	7bfb      	ldrb	r3, [r7, #15]
 8004004:	2b00      	cmp	r3, #0
 8004006:	d106      	bne.n	8004016 <RCCEx_PLLSAI2_Config+0x1a6>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8004008:	4b05      	ldr	r3, [pc, #20]	; (8004020 <RCCEx_PLLSAI2_Config+0x1b0>)
 800400a:	695a      	ldr	r2, [r3, #20]
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	695b      	ldr	r3, [r3, #20]
 8004010:	4903      	ldr	r1, [pc, #12]	; (8004020 <RCCEx_PLLSAI2_Config+0x1b0>)
 8004012:	4313      	orrs	r3, r2
 8004014:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8004016:	7bfb      	ldrb	r3, [r7, #15]
}
 8004018:	4618      	mov	r0, r3
 800401a:	3710      	adds	r7, #16
 800401c:	46bd      	mov	sp, r7
 800401e:	bd80      	pop	{r7, pc}
 8004020:	40021000 	.word	0x40021000

08004024 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8004024:	b580      	push	{r7, lr}
 8004026:	b084      	sub	sp, #16
 8004028:	af00      	add	r7, sp, #0
 800402a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 800402c:	2301      	movs	r3, #1
 800402e:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	2b00      	cmp	r3, #0
 8004034:	d06f      	beq.n	8004116 <HAL_RTC_Init+0xf2>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else /* #if (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */
    if (hrtc->State == HAL_RTC_STATE_RESET)
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800403c:	b2db      	uxtb	r3, r3
 800403e:	2b00      	cmp	r3, #0
 8004040:	d106      	bne.n	8004050 <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	2200      	movs	r2, #0
 8004046:	f883 2020 	strb.w	r2, [r3, #32]

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 800404a:	6878      	ldr	r0, [r7, #4]
 800404c:	f004 fbf4 	bl	8008838 <HAL_RTC_MspInit>
#if defined(STM32L412xx) || defined(STM32L422xx)
    /* Process TAMP ip offset from RTC one */
    hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
#endif
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	2202      	movs	r2, #2
 8004054:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	22ca      	movs	r2, #202	; 0xca
 800405e:	625a      	str	r2, [r3, #36]	; 0x24
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	2253      	movs	r2, #83	; 0x53
 8004066:	625a      	str	r2, [r3, #36]	; 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 8004068:	6878      	ldr	r0, [r7, #4]
 800406a:	f000 f87f 	bl	800416c <RTC_EnterInitMode>
 800406e:	4603      	mov	r3, r0
 8004070:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 8004072:	7bfb      	ldrb	r3, [r7, #15]
 8004074:	2b00      	cmp	r3, #0
 8004076:	d14e      	bne.n	8004116 <HAL_RTC_Init+0xf2>
#if defined(STM32L412xx) || defined(STM32L422xx)
      /* Clear RTC_CR FMT, OSEL, POL and TAMPOE Bits */
      hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
#else
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL);
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	689b      	ldr	r3, [r3, #8]
 800407e:	687a      	ldr	r2, [r7, #4]
 8004080:	6812      	ldr	r2, [r2, #0]
 8004082:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8004086:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800408a:	6093      	str	r3, [r2, #8]
#endif
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	6899      	ldr	r1, [r3, #8]
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	685a      	ldr	r2, [r3, #4]
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	691b      	ldr	r3, [r3, #16]
 800409a:	431a      	orrs	r2, r3
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	699b      	ldr	r3, [r3, #24]
 80040a0:	431a      	orrs	r2, r3
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	430a      	orrs	r2, r1
 80040a8:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	687a      	ldr	r2, [r7, #4]
 80040b0:	68d2      	ldr	r2, [r2, #12]
 80040b2:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	6919      	ldr	r1, [r3, #16]
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	689b      	ldr	r3, [r3, #8]
 80040be:	041a      	lsls	r2, r3, #16
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	430a      	orrs	r2, r1
 80040c6:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 80040c8:	6878      	ldr	r0, [r7, #4]
 80040ca:	f000 f883 	bl	80041d4 <RTC_ExitInitMode>
 80040ce:	4603      	mov	r3, r0
 80040d0:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 80040d2:	7bfb      	ldrb	r3, [r7, #15]
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	d11e      	bne.n	8004116 <HAL_RTC_Init+0xf2>
      {
#if defined(STM32L412xx) || defined(STM32L422xx)
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
#else
        hrtc->Instance->OR &= ~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	f022 0203 	bic.w	r2, r2, #3
 80040e6:	64da      	str	r2, [r3, #76]	; 0x4c
        hrtc->Instance->OR |= (hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	69da      	ldr	r2, [r3, #28]
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	695b      	ldr	r3, [r3, #20]
 80040f6:	431a      	orrs	r2, r3
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	430a      	orrs	r2, r1
 80040fe:	64da      	str	r2, [r3, #76]	; 0x4c
#endif

        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	22ff      	movs	r2, #255	; 0xff
 8004106:	625a      	str	r2, [r3, #36]	; 0x24

        if (status == HAL_OK)
 8004108:	7bfb      	ldrb	r3, [r7, #15]
 800410a:	2b00      	cmp	r3, #0
 800410c:	d103      	bne.n	8004116 <HAL_RTC_Init+0xf2>
        {
          hrtc->State = HAL_RTC_STATE_READY;
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	2201      	movs	r2, #1
 8004112:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
        }
      }
    }
  }

  return status;
 8004116:	7bfb      	ldrb	r3, [r7, #15]
}
 8004118:	4618      	mov	r0, r3
 800411a:	3710      	adds	r7, #16
 800411c:	46bd      	mov	sp, r7
 800411e:	bd80      	pop	{r7, pc}

08004120 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8004120:	b580      	push	{r7, lr}
 8004122:	b084      	sub	sp, #16
 8004124:	af00      	add	r7, sp, #0
 8004126:	6078      	str	r0, [r7, #4]

  /* Clear RSF flag */
#if defined(STM32L412xx) || defined(STM32L422xx)
  hrtc->Instance->ICSR &= (uint32_t)RTC_RSF_MASK;
#else
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	68da      	ldr	r2, [r3, #12]
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8004136:	60da      	str	r2, [r3, #12]
#endif

  tickstart = HAL_GetTick();
 8004138:	f7fc fec4 	bl	8000ec4 <HAL_GetTick>
 800413c:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
#if defined(STM32L412xx) || defined(STM32L422xx)
  while ((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
#else
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800413e:	e009      	b.n	8004154 <HAL_RTC_WaitForSynchro+0x34>
#endif
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8004140:	f7fc fec0 	bl	8000ec4 <HAL_GetTick>
 8004144:	4602      	mov	r2, r0
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	1ad3      	subs	r3, r2, r3
 800414a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800414e:	d901      	bls.n	8004154 <HAL_RTC_WaitForSynchro+0x34>
    {
      return HAL_TIMEOUT;
 8004150:	2303      	movs	r3, #3
 8004152:	e007      	b.n	8004164 <HAL_RTC_WaitForSynchro+0x44>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	68db      	ldr	r3, [r3, #12]
 800415a:	f003 0320 	and.w	r3, r3, #32
 800415e:	2b00      	cmp	r3, #0
 8004160:	d0ee      	beq.n	8004140 <HAL_RTC_WaitForSynchro+0x20>
    }
  }

  return HAL_OK;
 8004162:	2300      	movs	r3, #0
}
 8004164:	4618      	mov	r0, r3
 8004166:	3710      	adds	r7, #16
 8004168:	46bd      	mov	sp, r7
 800416a:	bd80      	pop	{r7, pc}

0800416c <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800416c:	b580      	push	{r7, lr}
 800416e:	b084      	sub	sp, #16
 8004170:	af00      	add	r7, sp, #0
 8004172:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004174:	2300      	movs	r3, #0
 8004176:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
      }
    }
  }
#else /* #if defined(STM32L412xx) || defined(STM32L422xx) */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	68db      	ldr	r3, [r3, #12]
 800417e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004182:	2b00      	cmp	r3, #0
 8004184:	d120      	bne.n	80041c8 <RTC_EnterInitMode+0x5c>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	f04f 32ff 	mov.w	r2, #4294967295
 800418e:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8004190:	f7fc fe98 	bl	8000ec4 <HAL_GetTick>
 8004194:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8004196:	e00d      	b.n	80041b4 <RTC_EnterInitMode+0x48>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8004198:	f7fc fe94 	bl	8000ec4 <HAL_GetTick>
 800419c:	4602      	mov	r2, r0
 800419e:	68bb      	ldr	r3, [r7, #8]
 80041a0:	1ad3      	subs	r3, r2, r3
 80041a2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80041a6:	d905      	bls.n	80041b4 <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 80041a8:	2303      	movs	r3, #3
 80041aa:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	2203      	movs	r2, #3
 80041b0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	68db      	ldr	r3, [r3, #12]
 80041ba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d102      	bne.n	80041c8 <RTC_EnterInitMode+0x5c>
 80041c2:	7bfb      	ldrb	r3, [r7, #15]
 80041c4:	2b03      	cmp	r3, #3
 80041c6:	d1e7      	bne.n	8004198 <RTC_EnterInitMode+0x2c>
      }
    }
  }
#endif /* #if defined(STM32L412xx) || defined(STM32L422xx) */

  return status;
 80041c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80041ca:	4618      	mov	r0, r3
 80041cc:	3710      	adds	r7, #16
 80041ce:	46bd      	mov	sp, r7
 80041d0:	bd80      	pop	{r7, pc}
	...

080041d4 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 80041d4:	b580      	push	{r7, lr}
 80041d6:	b084      	sub	sp, #16
 80041d8:	af00      	add	r7, sp, #0
 80041da:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80041dc:	2300      	movs	r3, #0
 80041de:	73fb      	strb	r3, [r7, #15]
  /* Exit Initialization mode */
#if defined(STM32L412xx) || defined(STM32L422xx)
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
#else
  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ISR, RTC_ISR_INIT);
 80041e0:	4b1a      	ldr	r3, [pc, #104]	; (800424c <RTC_ExitInitMode+0x78>)
 80041e2:	68db      	ldr	r3, [r3, #12]
 80041e4:	4a19      	ldr	r2, [pc, #100]	; (800424c <RTC_ExitInitMode+0x78>)
 80041e6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80041ea:	60d3      	str	r3, [r2, #12]
#endif

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 80041ec:	4b17      	ldr	r3, [pc, #92]	; (800424c <RTC_ExitInitMode+0x78>)
 80041ee:	689b      	ldr	r3, [r3, #8]
 80041f0:	f003 0320 	and.w	r3, r3, #32
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	d10c      	bne.n	8004212 <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80041f8:	6878      	ldr	r0, [r7, #4]
 80041fa:	f7ff ff91 	bl	8004120 <HAL_RTC_WaitForSynchro>
 80041fe:	4603      	mov	r3, r0
 8004200:	2b00      	cmp	r3, #0
 8004202:	d01e      	beq.n	8004242 <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	2203      	movs	r2, #3
 8004208:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      status = HAL_TIMEOUT;
 800420c:	2303      	movs	r3, #3
 800420e:	73fb      	strb	r3, [r7, #15]
 8004210:	e017      	b.n	8004242 <RTC_ExitInitMode+0x6e>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8004212:	4b0e      	ldr	r3, [pc, #56]	; (800424c <RTC_ExitInitMode+0x78>)
 8004214:	689b      	ldr	r3, [r3, #8]
 8004216:	4a0d      	ldr	r2, [pc, #52]	; (800424c <RTC_ExitInitMode+0x78>)
 8004218:	f023 0320 	bic.w	r3, r3, #32
 800421c:	6093      	str	r3, [r2, #8]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800421e:	6878      	ldr	r0, [r7, #4]
 8004220:	f7ff ff7e 	bl	8004120 <HAL_RTC_WaitForSynchro>
 8004224:	4603      	mov	r3, r0
 8004226:	2b00      	cmp	r3, #0
 8004228:	d005      	beq.n	8004236 <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	2203      	movs	r2, #3
 800422e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      status = HAL_TIMEOUT;
 8004232:	2303      	movs	r3, #3
 8004234:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8004236:	4b05      	ldr	r3, [pc, #20]	; (800424c <RTC_ExitInitMode+0x78>)
 8004238:	689b      	ldr	r3, [r3, #8]
 800423a:	4a04      	ldr	r2, [pc, #16]	; (800424c <RTC_ExitInitMode+0x78>)
 800423c:	f043 0320 	orr.w	r3, r3, #32
 8004240:	6093      	str	r3, [r2, #8]
  }

  return status;
 8004242:	7bfb      	ldrb	r3, [r7, #15]
}
 8004244:	4618      	mov	r0, r3
 8004246:	3710      	adds	r7, #16
 8004248:	46bd      	mov	sp, r7
 800424a:	bd80      	pop	{r7, pc}
 800424c:	40002800 	.word	0x40002800

08004250 <HAL_RTCEx_SetWakeUpTimer_IT>:
#if defined(STM32L412xx) || defined(STM32L422xx)
HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer_IT(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock, uint32_t WakeUpAutoClr)
#else
HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer_IT(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock)
#endif
{
 8004250:	b580      	push	{r7, lr}
 8004252:	b086      	sub	sp, #24
 8004254:	af00      	add	r7, sp, #0
 8004256:	60f8      	str	r0, [r7, #12]
 8004258:	60b9      	str	r1, [r7, #8]
 800425a:	607a      	str	r2, [r7, #4]
  /* (0x0000<=WUTOCLR<=WUT) */
  assert_param(WakeUpAutoClr <= WakeUpCounter);
#endif

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004262:	2b01      	cmp	r3, #1
 8004264:	d101      	bne.n	800426a <HAL_RTCEx_SetWakeUpTimer_IT+0x1a>
 8004266:	2302      	movs	r3, #2
 8004268:	e07f      	b.n	800436a <HAL_RTCEx_SetWakeUpTimer_IT+0x11a>
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	2201      	movs	r2, #1
 800426e:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	2202      	movs	r2, #2
 8004276:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	22ca      	movs	r2, #202	; 0xca
 8004280:	625a      	str	r2, [r3, #36]	; 0x24
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	2253      	movs	r2, #83	; 0x53
 8004288:	625a      	str	r2, [r3, #36]	; 0x24

  /* Clear WUTE in RTC_CR to disable the wakeup timer */
  CLEAR_BIT(hrtc->Instance->CR, RTC_CR_WUTE);
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	689a      	ldr	r2, [r3, #8]
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004298:	609a      	str	r2, [r3, #8]

  /* Clear flag Wake-Up */
  __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	68db      	ldr	r3, [r3, #12]
 80042a0:	b2da      	uxtb	r2, r3
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	f462 6290 	orn	r2, r2, #1152	; 0x480
 80042aa:	60da      	str	r2, [r3, #12]
     counter and to WUCKSEL[2:0] bits is allowed. This step must be skipped in
     calendar initialization mode. */
#if defined(STM32L412xx) || defined(STM32L422xx)
  if (READ_BIT(hrtc->Instance->ICSR, RTC_ICSR_INITF) == 0U)
#else
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	68db      	ldr	r3, [r3, #12]
 80042b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d120      	bne.n	80042fc <HAL_RTCEx_SetWakeUpTimer_IT+0xac>
#endif
  {
    tickstart = HAL_GetTick();
 80042ba:	f7fc fe03 	bl	8000ec4 <HAL_GetTick>
 80042be:	6178      	str	r0, [r7, #20]
#if defined(STM32L412xx) || defined(STM32L422xx)
    while (READ_BIT(hrtc->Instance->ICSR, RTC_ICSR_WUTWF) == 0U)
#else
    while (READ_BIT(hrtc->Instance->ISR, RTC_ISR_WUTWF) == 0U)
 80042c0:	e015      	b.n	80042ee <HAL_RTCEx_SetWakeUpTimer_IT+0x9e>
#endif
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80042c2:	f7fc fdff 	bl	8000ec4 <HAL_GetTick>
 80042c6:	4602      	mov	r2, r0
 80042c8:	697b      	ldr	r3, [r7, #20]
 80042ca:	1ad3      	subs	r3, r2, r3
 80042cc:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80042d0:	d90d      	bls.n	80042ee <HAL_RTCEx_SetWakeUpTimer_IT+0x9e>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	22ff      	movs	r2, #255	; 0xff
 80042d8:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	2203      	movs	r2, #3
 80042de:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	2200      	movs	r2, #0
 80042e6:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_TIMEOUT;
 80042ea:	2303      	movs	r3, #3
 80042ec:	e03d      	b.n	800436a <HAL_RTCEx_SetWakeUpTimer_IT+0x11a>
    while (READ_BIT(hrtc->Instance->ISR, RTC_ISR_WUTWF) == 0U)
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	68db      	ldr	r3, [r3, #12]
 80042f4:	f003 0304 	and.w	r3, r3, #4
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	d0e2      	beq.n	80042c2 <HAL_RTCEx_SetWakeUpTimer_IT+0x72>
#if defined(STM32L412xx) || defined(STM32L422xx)
  /* Configure the Wakeup Timer counter and auto clear value */
  hrtc->Instance->WUTR = (uint32_t)(WakeUpCounter | (WakeUpAutoClr << RTC_WUTR_WUTOCLR_Pos));
#else
  /* Configure the Wakeup Timer counter */
  hrtc->Instance->WUTR = (uint32_t)WakeUpCounter;
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	68ba      	ldr	r2, [r7, #8]
 8004302:	615a      	str	r2, [r3, #20]
#endif

  /* Configure the clock source */
  MODIFY_REG(hrtc->Instance->CR, RTC_CR_WUCKSEL, (uint32_t)WakeUpClock);
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	689b      	ldr	r3, [r3, #8]
 800430a:	f023 0107 	bic.w	r1, r3, #7
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	687a      	ldr	r2, [r7, #4]
 8004314:	430a      	orrs	r2, r1
 8004316:	609a      	str	r2, [r3, #8]
  {
    /* RTC WakeUpTimer EXTI Configuration: Interrupt configuration */
    __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT();
  }
#else /* defined(STM32L412xx) || defined(STM32L422xx) */
  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT();
 8004318:	4b16      	ldr	r3, [pc, #88]	; (8004374 <HAL_RTCEx_SetWakeUpTimer_IT+0x124>)
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	4a15      	ldr	r2, [pc, #84]	; (8004374 <HAL_RTCEx_SetWakeUpTimer_IT+0x124>)
 800431e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004322:	6013      	str	r3, [r2, #0]
#endif /* defined(STM32L412xx) || defined(STM32L422xx) */

  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_RISING_EDGE();
 8004324:	4b13      	ldr	r3, [pc, #76]	; (8004374 <HAL_RTCEx_SetWakeUpTimer_IT+0x124>)
 8004326:	689b      	ldr	r3, [r3, #8]
 8004328:	4a12      	ldr	r2, [pc, #72]	; (8004374 <HAL_RTCEx_SetWakeUpTimer_IT+0x124>)
 800432a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800432e:	6093      	str	r3, [r2, #8]

  /* Configure the Interrupt in the RTC_CR register */
  __HAL_RTC_WAKEUPTIMER_ENABLE_IT(hrtc, RTC_IT_WUT);
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	689a      	ldr	r2, [r3, #8]
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800433e:	609a      	str	r2, [r3, #8]

  /* Enable the Wakeup Timer */
  __HAL_RTC_WAKEUPTIMER_ENABLE(hrtc);
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	689a      	ldr	r2, [r3, #8]
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800434e:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	22ff      	movs	r2, #255	; 0xff
 8004356:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	2201      	movs	r2, #1
 800435c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	2200      	movs	r2, #0
 8004364:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8004368:	2300      	movs	r3, #0
}
 800436a:	4618      	mov	r0, r3
 800436c:	3718      	adds	r7, #24
 800436e:	46bd      	mov	sp, r7
 8004370:	bd80      	pop	{r7, pc}
 8004372:	bf00      	nop
 8004374:	40010400 	.word	0x40010400

08004378 <HAL_RTCEx_WakeUpTimerIRQHandler>:
  * @brief  Handle Wake Up Timer interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTCEx_WakeUpTimerIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8004378:	b580      	push	{r7, lr}
 800437a:	b082      	sub	sp, #8
 800437c:	af00      	add	r7, sp, #0
 800437e:	6078      	str	r0, [r7, #4]
  /* Clear the EXTI's line Flag for RTC WakeUpTimer */
  __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG();
 8004380:	4b0f      	ldr	r3, [pc, #60]	; (80043c0 <HAL_RTCEx_WakeUpTimerIRQHandler+0x48>)
 8004382:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8004386:	615a      	str	r2, [r3, #20]
  {
    /* Immediately clear flags */
    hrtc->Instance->SCR = RTC_SCR_CWUTF;
#else
  /* Get the pending status of the WAKEUPTIMER Interrupt */
  if (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTF) != 0U)
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	68db      	ldr	r3, [r3, #12]
 800438e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004392:	2b00      	cmp	r3, #0
 8004394:	d00b      	beq.n	80043ae <HAL_RTCEx_WakeUpTimerIRQHandler+0x36>
  {
    /* Clear the WAKEUPTIMER interrupt pending bit */
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	68db      	ldr	r3, [r3, #12]
 800439c:	b2da      	uxtb	r2, r3
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	f462 6290 	orn	r2, r2, #1152	; 0x480
 80043a6:	60da      	str	r2, [r3, #12]
    /* WAKEUPTIMER callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call WakeUpTimerEvent registered Callback */
    hrtc->WakeUpTimerEventCallback(hrtc);
#else
    HAL_RTCEx_WakeUpTimerEventCallback(hrtc);
 80043a8:	6878      	ldr	r0, [r7, #4]
 80043aa:	f004 f8cd 	bl	8008548 <HAL_RTCEx_WakeUpTimerEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	2201      	movs	r2, #1
 80043b2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
}
 80043b6:	bf00      	nop
 80043b8:	3708      	adds	r7, #8
 80043ba:	46bd      	mov	sp, r7
 80043bc:	bd80      	pop	{r7, pc}
 80043be:	bf00      	nop
 80043c0:	40010400 	.word	0x40010400

080043c4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80043c4:	b580      	push	{r7, lr}
 80043c6:	b082      	sub	sp, #8
 80043c8:	af00      	add	r7, sp, #0
 80043ca:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d101      	bne.n	80043d6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80043d2:	2301      	movs	r3, #1
 80043d4:	e040      	b.n	8004458 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d106      	bne.n	80043ec <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	2200      	movs	r2, #0
 80043e2:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80043e6:	6878      	ldr	r0, [r7, #4]
 80043e8:	f004 f94a 	bl	8008680 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	2224      	movs	r2, #36	; 0x24
 80043f0:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	681a      	ldr	r2, [r3, #0]
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	f022 0201 	bic.w	r2, r2, #1
 8004400:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004402:	6878      	ldr	r0, [r7, #4]
 8004404:	f000 fa12 	bl	800482c <UART_SetConfig>
 8004408:	4603      	mov	r3, r0
 800440a:	2b01      	cmp	r3, #1
 800440c:	d101      	bne.n	8004412 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800440e:	2301      	movs	r3, #1
 8004410:	e022      	b.n	8004458 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004416:	2b00      	cmp	r3, #0
 8004418:	d002      	beq.n	8004420 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800441a:	6878      	ldr	r0, [r7, #4]
 800441c:	f000 fd4e 	bl	8004ebc <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	685a      	ldr	r2, [r3, #4]
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800442e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	689a      	ldr	r2, [r3, #8]
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800443e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	681a      	ldr	r2, [r3, #0]
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	f042 0201 	orr.w	r2, r2, #1
 800444e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004450:	6878      	ldr	r0, [r7, #4]
 8004452:	f000 fdd5 	bl	8005000 <UART_CheckIdleState>
 8004456:	4603      	mov	r3, r0
}
 8004458:	4618      	mov	r0, r3
 800445a:	3708      	adds	r7, #8
 800445c:	46bd      	mov	sp, r7
 800445e:	bd80      	pop	{r7, pc}

08004460 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer.
  * @param Size  Amount of data to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004460:	b480      	push	{r7}
 8004462:	b085      	sub	sp, #20
 8004464:	af00      	add	r7, sp, #0
 8004466:	60f8      	str	r0, [r7, #12]
 8004468:	60b9      	str	r1, [r7, #8]
 800446a:	4613      	mov	r3, r2
 800446c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004472:	2b20      	cmp	r3, #32
 8004474:	f040 808a 	bne.w	800458c <HAL_UART_Receive_IT+0x12c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004478:	68bb      	ldr	r3, [r7, #8]
 800447a:	2b00      	cmp	r3, #0
 800447c:	d002      	beq.n	8004484 <HAL_UART_Receive_IT+0x24>
 800447e:	88fb      	ldrh	r3, [r7, #6]
 8004480:	2b00      	cmp	r3, #0
 8004482:	d101      	bne.n	8004488 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8004484:	2301      	movs	r3, #1
 8004486:	e082      	b.n	800458e <HAL_UART_Receive_IT+0x12e>
    }

    __HAL_LOCK(huart);
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 800448e:	2b01      	cmp	r3, #1
 8004490:	d101      	bne.n	8004496 <HAL_UART_Receive_IT+0x36>
 8004492:	2302      	movs	r3, #2
 8004494:	e07b      	b.n	800458e <HAL_UART_Receive_IT+0x12e>
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	2201      	movs	r2, #1
 800449a:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->pRxBuffPtr  = pData;
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	68ba      	ldr	r2, [r7, #8]
 80044a2:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferSize  = Size;
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	88fa      	ldrh	r2, [r7, #6]
 80044a8:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	88fa      	ldrh	r2, [r7, #6]
 80044b0:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    huart->RxISR       = NULL;
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	2200      	movs	r2, #0
 80044b8:	661a      	str	r2, [r3, #96]	; 0x60

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	689b      	ldr	r3, [r3, #8]
 80044be:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80044c2:	d10e      	bne.n	80044e2 <HAL_UART_Receive_IT+0x82>
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	691b      	ldr	r3, [r3, #16]
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d105      	bne.n	80044d8 <HAL_UART_Receive_IT+0x78>
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	f240 12ff 	movw	r2, #511	; 0x1ff
 80044d2:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80044d6:	e02d      	b.n	8004534 <HAL_UART_Receive_IT+0xd4>
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	22ff      	movs	r2, #255	; 0xff
 80044dc:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80044e0:	e028      	b.n	8004534 <HAL_UART_Receive_IT+0xd4>
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	689b      	ldr	r3, [r3, #8]
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d10d      	bne.n	8004506 <HAL_UART_Receive_IT+0xa6>
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	691b      	ldr	r3, [r3, #16]
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d104      	bne.n	80044fc <HAL_UART_Receive_IT+0x9c>
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	22ff      	movs	r2, #255	; 0xff
 80044f6:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80044fa:	e01b      	b.n	8004534 <HAL_UART_Receive_IT+0xd4>
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	227f      	movs	r2, #127	; 0x7f
 8004500:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8004504:	e016      	b.n	8004534 <HAL_UART_Receive_IT+0xd4>
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	689b      	ldr	r3, [r3, #8]
 800450a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800450e:	d10d      	bne.n	800452c <HAL_UART_Receive_IT+0xcc>
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	691b      	ldr	r3, [r3, #16]
 8004514:	2b00      	cmp	r3, #0
 8004516:	d104      	bne.n	8004522 <HAL_UART_Receive_IT+0xc2>
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	227f      	movs	r2, #127	; 0x7f
 800451c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8004520:	e008      	b.n	8004534 <HAL_UART_Receive_IT+0xd4>
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	223f      	movs	r2, #63	; 0x3f
 8004526:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800452a:	e003      	b.n	8004534 <HAL_UART_Receive_IT+0xd4>
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	2200      	movs	r2, #0
 8004530:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	2200      	movs	r2, #0
 8004538:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	2222      	movs	r2, #34	; 0x22
 800453e:	679a      	str	r2, [r3, #120]	; 0x78

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	689a      	ldr	r2, [r3, #8]
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	f042 0201 	orr.w	r2, r2, #1
 800454e:	609a      	str	r2, [r3, #8]
      /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
    }
#else
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	689b      	ldr	r3, [r3, #8]
 8004554:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004558:	d107      	bne.n	800456a <HAL_UART_Receive_IT+0x10a>
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	691b      	ldr	r3, [r3, #16]
 800455e:	2b00      	cmp	r3, #0
 8004560:	d103      	bne.n	800456a <HAL_UART_Receive_IT+0x10a>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	4a0d      	ldr	r2, [pc, #52]	; (800459c <HAL_UART_Receive_IT+0x13c>)
 8004566:	661a      	str	r2, [r3, #96]	; 0x60
 8004568:	e002      	b.n	8004570 <HAL_UART_Receive_IT+0x110>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	4a0c      	ldr	r2, [pc, #48]	; (80045a0 <HAL_UART_Receive_IT+0x140>)
 800456e:	661a      	str	r2, [r3, #96]	; 0x60
    }

    __HAL_UNLOCK(huart);
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	2200      	movs	r2, #0
 8004574:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	681a      	ldr	r2, [r3, #0]
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	f442 7290 	orr.w	r2, r2, #288	; 0x120
 8004586:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */

    return HAL_OK;
 8004588:	2300      	movs	r3, #0
 800458a:	e000      	b.n	800458e <HAL_UART_Receive_IT+0x12e>
  }
  else
  {
    return HAL_BUSY;
 800458c:	2302      	movs	r3, #2
  }
}
 800458e:	4618      	mov	r0, r3
 8004590:	3714      	adds	r7, #20
 8004592:	46bd      	mov	sp, r7
 8004594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004598:	4770      	bx	lr
 800459a:	bf00      	nop
 800459c:	08005263 	.word	0x08005263
 80045a0:	080051b9 	.word	0x080051b9

080045a4 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80045a4:	b580      	push	{r7, lr}
 80045a6:	b088      	sub	sp, #32
 80045a8:	af00      	add	r7, sp, #0
 80045aa:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	69db      	ldr	r3, [r3, #28]
 80045b2:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	689b      	ldr	r3, [r3, #8]
 80045c2:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE));
 80045c4:	69fb      	ldr	r3, [r7, #28]
 80045c6:	f003 030f 	and.w	r3, r3, #15
 80045ca:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 80045cc:	693b      	ldr	r3, [r7, #16]
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d113      	bne.n	80045fa <HAL_UART_IRQHandler+0x56>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80045d2:	69fb      	ldr	r3, [r7, #28]
 80045d4:	f003 0320 	and.w	r3, r3, #32
 80045d8:	2b00      	cmp	r3, #0
 80045da:	d00e      	beq.n	80045fa <HAL_UART_IRQHandler+0x56>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80045dc:	69bb      	ldr	r3, [r7, #24]
 80045de:	f003 0320 	and.w	r3, r3, #32
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d009      	beq.n	80045fa <HAL_UART_IRQHandler+0x56>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	f000 80ff 	beq.w	80047ee <HAL_UART_IRQHandler+0x24a>
      {
        huart->RxISR(huart);
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80045f4:	6878      	ldr	r0, [r7, #4]
 80045f6:	4798      	blx	r3
      }
      return;
 80045f8:	e0f9      	b.n	80047ee <HAL_UART_IRQHandler+0x24a>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE)) != 0U))))
#else
  if ((errorflags != 0U)
 80045fa:	693b      	ldr	r3, [r7, #16]
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	f000 80c1 	beq.w	8004784 <HAL_UART_IRQHandler+0x1e0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8004602:	697b      	ldr	r3, [r7, #20]
 8004604:	f003 0301 	and.w	r3, r3, #1
 8004608:	2b00      	cmp	r3, #0
 800460a:	d105      	bne.n	8004618 <HAL_UART_IRQHandler+0x74>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != 0U)))
 800460c:	69bb      	ldr	r3, [r7, #24]
 800460e:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8004612:	2b00      	cmp	r3, #0
 8004614:	f000 80b6 	beq.w	8004784 <HAL_UART_IRQHandler+0x1e0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8004618:	69fb      	ldr	r3, [r7, #28]
 800461a:	f003 0301 	and.w	r3, r3, #1
 800461e:	2b00      	cmp	r3, #0
 8004620:	d00e      	beq.n	8004640 <HAL_UART_IRQHandler+0x9c>
 8004622:	69bb      	ldr	r3, [r7, #24]
 8004624:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004628:	2b00      	cmp	r3, #0
 800462a:	d009      	beq.n	8004640 <HAL_UART_IRQHandler+0x9c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	2201      	movs	r2, #1
 8004632:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004638:	f043 0201 	orr.w	r2, r3, #1
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004640:	69fb      	ldr	r3, [r7, #28]
 8004642:	f003 0302 	and.w	r3, r3, #2
 8004646:	2b00      	cmp	r3, #0
 8004648:	d00e      	beq.n	8004668 <HAL_UART_IRQHandler+0xc4>
 800464a:	697b      	ldr	r3, [r7, #20]
 800464c:	f003 0301 	and.w	r3, r3, #1
 8004650:	2b00      	cmp	r3, #0
 8004652:	d009      	beq.n	8004668 <HAL_UART_IRQHandler+0xc4>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	2202      	movs	r2, #2
 800465a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004660:	f043 0204 	orr.w	r2, r3, #4
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004668:	69fb      	ldr	r3, [r7, #28]
 800466a:	f003 0304 	and.w	r3, r3, #4
 800466e:	2b00      	cmp	r3, #0
 8004670:	d00e      	beq.n	8004690 <HAL_UART_IRQHandler+0xec>
 8004672:	697b      	ldr	r3, [r7, #20]
 8004674:	f003 0301 	and.w	r3, r3, #1
 8004678:	2b00      	cmp	r3, #0
 800467a:	d009      	beq.n	8004690 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	2204      	movs	r2, #4
 8004682:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004688:	f043 0202 	orr.w	r2, r3, #2
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	67da      	str	r2, [r3, #124]	; 0x7c
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8004690:	69fb      	ldr	r3, [r7, #28]
 8004692:	f003 0308 	and.w	r3, r3, #8
 8004696:	2b00      	cmp	r3, #0
 8004698:	d013      	beq.n	80046c2 <HAL_UART_IRQHandler+0x11e>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800469a:	69bb      	ldr	r3, [r7, #24]
 800469c:	f003 0320 	and.w	r3, r3, #32
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	d104      	bne.n	80046ae <HAL_UART_IRQHandler+0x10a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80046a4:	697b      	ldr	r3, [r7, #20]
 80046a6:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d009      	beq.n	80046c2 <HAL_UART_IRQHandler+0x11e>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	2208      	movs	r2, #8
 80046b4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80046ba:	f043 0208 	orr.w	r2, r3, #8
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	f000 8093 	beq.w	80047f2 <HAL_UART_IRQHandler+0x24e>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80046cc:	69fb      	ldr	r3, [r7, #28]
 80046ce:	f003 0320 	and.w	r3, r3, #32
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d00c      	beq.n	80046f0 <HAL_UART_IRQHandler+0x14c>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80046d6:	69bb      	ldr	r3, [r7, #24]
 80046d8:	f003 0320 	and.w	r3, r3, #32
 80046dc:	2b00      	cmp	r3, #0
 80046de:	d007      	beq.n	80046f0 <HAL_UART_IRQHandler+0x14c>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	d003      	beq.n	80046f0 <HAL_UART_IRQHandler+0x14c>
        {
          huart->RxISR(huart);
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80046ec:	6878      	ldr	r0, [r7, #4]
 80046ee:	4798      	blx	r3
        }
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      errorcode = huart->ErrorCode;
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80046f4:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	689b      	ldr	r3, [r3, #8]
 80046fc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004700:	2b40      	cmp	r3, #64	; 0x40
 8004702:	d004      	beq.n	800470e <HAL_UART_IRQHandler+0x16a>
          ((errorcode & HAL_UART_ERROR_ORE) != 0U))
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	f003 0308 	and.w	r3, r3, #8
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800470a:	2b00      	cmp	r3, #0
 800470c:	d031      	beq.n	8004772 <HAL_UART_IRQHandler+0x1ce>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800470e:	6878      	ldr	r0, [r7, #4]
 8004710:	f000 fd03 	bl	800511a <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	689b      	ldr	r3, [r3, #8]
 800471a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800471e:	2b40      	cmp	r3, #64	; 0x40
 8004720:	d123      	bne.n	800476a <HAL_UART_IRQHandler+0x1c6>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	689a      	ldr	r2, [r3, #8]
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004730:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004736:	2b00      	cmp	r3, #0
 8004738:	d013      	beq.n	8004762 <HAL_UART_IRQHandler+0x1be>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800473e:	4a30      	ldr	r2, [pc, #192]	; (8004800 <HAL_UART_IRQHandler+0x25c>)
 8004740:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004746:	4618      	mov	r0, r3
 8004748:	f7fd ffb9 	bl	80026be <HAL_DMA_Abort_IT>
 800474c:	4603      	mov	r3, r0
 800474e:	2b00      	cmp	r3, #0
 8004750:	d016      	beq.n	8004780 <HAL_UART_IRQHandler+0x1dc>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004756:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004758:	687a      	ldr	r2, [r7, #4]
 800475a:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 800475c:	4610      	mov	r0, r2
 800475e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004760:	e00e      	b.n	8004780 <HAL_UART_IRQHandler+0x1dc>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004762:	6878      	ldr	r0, [r7, #4]
 8004764:	f000 f858 	bl	8004818 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004768:	e00a      	b.n	8004780 <HAL_UART_IRQHandler+0x1dc>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800476a:	6878      	ldr	r0, [r7, #4]
 800476c:	f000 f854 	bl	8004818 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004770:	e006      	b.n	8004780 <HAL_UART_IRQHandler+0x1dc>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004772:	6878      	ldr	r0, [r7, #4]
 8004774:	f000 f850 	bl	8004818 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	2200      	movs	r2, #0
 800477c:	67da      	str	r2, [r3, #124]	; 0x7c
      }
    }
    return;
 800477e:	e038      	b.n	80047f2 <HAL_UART_IRQHandler+0x24e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004780:	bf00      	nop
    return;
 8004782:	e036      	b.n	80047f2 <HAL_UART_IRQHandler+0x24e>

  } /* End if some error occurs */

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8004784:	69fb      	ldr	r3, [r7, #28]
 8004786:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800478a:	2b00      	cmp	r3, #0
 800478c:	d00d      	beq.n	80047aa <HAL_UART_IRQHandler+0x206>
 800478e:	697b      	ldr	r3, [r7, #20]
 8004790:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004794:	2b00      	cmp	r3, #0
 8004796:	d008      	beq.n	80047aa <HAL_UART_IRQHandler+0x206>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80047a0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80047a2:	6878      	ldr	r0, [r7, #4]
 80047a4:	f000 fdb2 	bl	800530c <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80047a8:	e026      	b.n	80047f8 <HAL_UART_IRQHandler+0x254>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 80047aa:	69fb      	ldr	r3, [r7, #28]
 80047ac:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	d00d      	beq.n	80047d0 <HAL_UART_IRQHandler+0x22c>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80047b4:	69bb      	ldr	r3, [r7, #24]
 80047b6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d008      	beq.n	80047d0 <HAL_UART_IRQHandler+0x22c>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	d017      	beq.n	80047f6 <HAL_UART_IRQHandler+0x252>
    {
      huart->TxISR(huart);
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80047ca:	6878      	ldr	r0, [r7, #4]
 80047cc:	4798      	blx	r3
    }
    return;
 80047ce:	e012      	b.n	80047f6 <HAL_UART_IRQHandler+0x252>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80047d0:	69fb      	ldr	r3, [r7, #28]
 80047d2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	d00e      	beq.n	80047f8 <HAL_UART_IRQHandler+0x254>
 80047da:	69bb      	ldr	r3, [r7, #24]
 80047dc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	d009      	beq.n	80047f8 <HAL_UART_IRQHandler+0x254>
  {
    UART_EndTransmit_IT(huart);
 80047e4:	6878      	ldr	r0, [r7, #4]
 80047e6:	f000 fcce 	bl	8005186 <UART_EndTransmit_IT>
    return;
 80047ea:	bf00      	nop
 80047ec:	e004      	b.n	80047f8 <HAL_UART_IRQHandler+0x254>
      return;
 80047ee:	bf00      	nop
 80047f0:	e002      	b.n	80047f8 <HAL_UART_IRQHandler+0x254>
    return;
 80047f2:	bf00      	nop
 80047f4:	e000      	b.n	80047f8 <HAL_UART_IRQHandler+0x254>
    return;
 80047f6:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 80047f8:	3720      	adds	r7, #32
 80047fa:	46bd      	mov	sp, r7
 80047fc:	bd80      	pop	{r7, pc}
 80047fe:	bf00      	nop
 8004800:	0800515b 	.word	0x0800515b

08004804 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004804:	b480      	push	{r7}
 8004806:	b083      	sub	sp, #12
 8004808:	af00      	add	r7, sp, #0
 800480a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800480c:	bf00      	nop
 800480e:	370c      	adds	r7, #12
 8004810:	46bd      	mov	sp, r7
 8004812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004816:	4770      	bx	lr

08004818 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004818:	b480      	push	{r7}
 800481a:	b083      	sub	sp, #12
 800481c:	af00      	add	r7, sp, #0
 800481e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8004820:	bf00      	nop
 8004822:	370c      	adds	r7, #12
 8004824:	46bd      	mov	sp, r7
 8004826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800482a:	4770      	bx	lr

0800482c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800482c:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 8004830:	b088      	sub	sp, #32
 8004832:	af00      	add	r7, sp, #0
 8004834:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 8004836:	2300      	movs	r3, #0
 8004838:	617b      	str	r3, [r7, #20]
  HAL_StatusTypeDef ret               = HAL_OK;
 800483a:	2300      	movs	r3, #0
 800483c:	74fb      	strb	r3, [r7, #19]
  uint32_t lpuart_ker_ck_pres         = 0x00000000U;
 800483e:	2300      	movs	r3, #0
 8004840:	60fb      	str	r3, [r7, #12]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	689a      	ldr	r2, [r3, #8]
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	691b      	ldr	r3, [r3, #16]
 800484a:	431a      	orrs	r2, r3
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	695b      	ldr	r3, [r3, #20]
 8004850:	431a      	orrs	r2, r3
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	69db      	ldr	r3, [r3, #28]
 8004856:	4313      	orrs	r3, r2
 8004858:	61fb      	str	r3, [r7, #28]
#if defined(USART_CR1_FIFOEN)
  tmpreg |= (uint32_t)huart->FifoMode;
#endif /* USART_CR1_FIFOEN */
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	681a      	ldr	r2, [r3, #0]
 8004860:	4bac      	ldr	r3, [pc, #688]	; (8004b14 <UART_SetConfig+0x2e8>)
 8004862:	4013      	ands	r3, r2
 8004864:	687a      	ldr	r2, [r7, #4]
 8004866:	6812      	ldr	r2, [r2, #0]
 8004868:	69f9      	ldr	r1, [r7, #28]
 800486a:	430b      	orrs	r3, r1
 800486c:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	685b      	ldr	r3, [r3, #4]
 8004874:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	68da      	ldr	r2, [r3, #12]
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	430a      	orrs	r2, r1
 8004882:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	699b      	ldr	r3, [r3, #24]
 8004888:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	4aa2      	ldr	r2, [pc, #648]	; (8004b18 <UART_SetConfig+0x2ec>)
 8004890:	4293      	cmp	r3, r2
 8004892:	d004      	beq.n	800489e <UART_SetConfig+0x72>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	6a1b      	ldr	r3, [r3, #32]
 8004898:	69fa      	ldr	r2, [r7, #28]
 800489a:	4313      	orrs	r3, r2
 800489c:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	689b      	ldr	r3, [r3, #8]
 80048a4:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	69fa      	ldr	r2, [r7, #28]
 80048ae:	430a      	orrs	r2, r1
 80048b0:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	4a99      	ldr	r2, [pc, #612]	; (8004b1c <UART_SetConfig+0x2f0>)
 80048b8:	4293      	cmp	r3, r2
 80048ba:	d121      	bne.n	8004900 <UART_SetConfig+0xd4>
 80048bc:	4b98      	ldr	r3, [pc, #608]	; (8004b20 <UART_SetConfig+0x2f4>)
 80048be:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80048c2:	f003 0303 	and.w	r3, r3, #3
 80048c6:	2b03      	cmp	r3, #3
 80048c8:	d816      	bhi.n	80048f8 <UART_SetConfig+0xcc>
 80048ca:	a201      	add	r2, pc, #4	; (adr r2, 80048d0 <UART_SetConfig+0xa4>)
 80048cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80048d0:	080048e1 	.word	0x080048e1
 80048d4:	080048ed 	.word	0x080048ed
 80048d8:	080048e7 	.word	0x080048e7
 80048dc:	080048f3 	.word	0x080048f3
 80048e0:	2301      	movs	r3, #1
 80048e2:	76fb      	strb	r3, [r7, #27]
 80048e4:	e0e8      	b.n	8004ab8 <UART_SetConfig+0x28c>
 80048e6:	2302      	movs	r3, #2
 80048e8:	76fb      	strb	r3, [r7, #27]
 80048ea:	e0e5      	b.n	8004ab8 <UART_SetConfig+0x28c>
 80048ec:	2304      	movs	r3, #4
 80048ee:	76fb      	strb	r3, [r7, #27]
 80048f0:	e0e2      	b.n	8004ab8 <UART_SetConfig+0x28c>
 80048f2:	2308      	movs	r3, #8
 80048f4:	76fb      	strb	r3, [r7, #27]
 80048f6:	e0df      	b.n	8004ab8 <UART_SetConfig+0x28c>
 80048f8:	2310      	movs	r3, #16
 80048fa:	76fb      	strb	r3, [r7, #27]
 80048fc:	bf00      	nop
 80048fe:	e0db      	b.n	8004ab8 <UART_SetConfig+0x28c>
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	4a87      	ldr	r2, [pc, #540]	; (8004b24 <UART_SetConfig+0x2f8>)
 8004906:	4293      	cmp	r3, r2
 8004908:	d134      	bne.n	8004974 <UART_SetConfig+0x148>
 800490a:	4b85      	ldr	r3, [pc, #532]	; (8004b20 <UART_SetConfig+0x2f4>)
 800490c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004910:	f003 030c 	and.w	r3, r3, #12
 8004914:	2b0c      	cmp	r3, #12
 8004916:	d829      	bhi.n	800496c <UART_SetConfig+0x140>
 8004918:	a201      	add	r2, pc, #4	; (adr r2, 8004920 <UART_SetConfig+0xf4>)
 800491a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800491e:	bf00      	nop
 8004920:	08004955 	.word	0x08004955
 8004924:	0800496d 	.word	0x0800496d
 8004928:	0800496d 	.word	0x0800496d
 800492c:	0800496d 	.word	0x0800496d
 8004930:	08004961 	.word	0x08004961
 8004934:	0800496d 	.word	0x0800496d
 8004938:	0800496d 	.word	0x0800496d
 800493c:	0800496d 	.word	0x0800496d
 8004940:	0800495b 	.word	0x0800495b
 8004944:	0800496d 	.word	0x0800496d
 8004948:	0800496d 	.word	0x0800496d
 800494c:	0800496d 	.word	0x0800496d
 8004950:	08004967 	.word	0x08004967
 8004954:	2300      	movs	r3, #0
 8004956:	76fb      	strb	r3, [r7, #27]
 8004958:	e0ae      	b.n	8004ab8 <UART_SetConfig+0x28c>
 800495a:	2302      	movs	r3, #2
 800495c:	76fb      	strb	r3, [r7, #27]
 800495e:	e0ab      	b.n	8004ab8 <UART_SetConfig+0x28c>
 8004960:	2304      	movs	r3, #4
 8004962:	76fb      	strb	r3, [r7, #27]
 8004964:	e0a8      	b.n	8004ab8 <UART_SetConfig+0x28c>
 8004966:	2308      	movs	r3, #8
 8004968:	76fb      	strb	r3, [r7, #27]
 800496a:	e0a5      	b.n	8004ab8 <UART_SetConfig+0x28c>
 800496c:	2310      	movs	r3, #16
 800496e:	76fb      	strb	r3, [r7, #27]
 8004970:	bf00      	nop
 8004972:	e0a1      	b.n	8004ab8 <UART_SetConfig+0x28c>
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	4a6b      	ldr	r2, [pc, #428]	; (8004b28 <UART_SetConfig+0x2fc>)
 800497a:	4293      	cmp	r3, r2
 800497c:	d120      	bne.n	80049c0 <UART_SetConfig+0x194>
 800497e:	4b68      	ldr	r3, [pc, #416]	; (8004b20 <UART_SetConfig+0x2f4>)
 8004980:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004984:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8004988:	2b10      	cmp	r3, #16
 800498a:	d00f      	beq.n	80049ac <UART_SetConfig+0x180>
 800498c:	2b10      	cmp	r3, #16
 800498e:	d802      	bhi.n	8004996 <UART_SetConfig+0x16a>
 8004990:	2b00      	cmp	r3, #0
 8004992:	d005      	beq.n	80049a0 <UART_SetConfig+0x174>
 8004994:	e010      	b.n	80049b8 <UART_SetConfig+0x18c>
 8004996:	2b20      	cmp	r3, #32
 8004998:	d005      	beq.n	80049a6 <UART_SetConfig+0x17a>
 800499a:	2b30      	cmp	r3, #48	; 0x30
 800499c:	d009      	beq.n	80049b2 <UART_SetConfig+0x186>
 800499e:	e00b      	b.n	80049b8 <UART_SetConfig+0x18c>
 80049a0:	2300      	movs	r3, #0
 80049a2:	76fb      	strb	r3, [r7, #27]
 80049a4:	e088      	b.n	8004ab8 <UART_SetConfig+0x28c>
 80049a6:	2302      	movs	r3, #2
 80049a8:	76fb      	strb	r3, [r7, #27]
 80049aa:	e085      	b.n	8004ab8 <UART_SetConfig+0x28c>
 80049ac:	2304      	movs	r3, #4
 80049ae:	76fb      	strb	r3, [r7, #27]
 80049b0:	e082      	b.n	8004ab8 <UART_SetConfig+0x28c>
 80049b2:	2308      	movs	r3, #8
 80049b4:	76fb      	strb	r3, [r7, #27]
 80049b6:	e07f      	b.n	8004ab8 <UART_SetConfig+0x28c>
 80049b8:	2310      	movs	r3, #16
 80049ba:	76fb      	strb	r3, [r7, #27]
 80049bc:	bf00      	nop
 80049be:	e07b      	b.n	8004ab8 <UART_SetConfig+0x28c>
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	4a59      	ldr	r2, [pc, #356]	; (8004b2c <UART_SetConfig+0x300>)
 80049c6:	4293      	cmp	r3, r2
 80049c8:	d120      	bne.n	8004a0c <UART_SetConfig+0x1e0>
 80049ca:	4b55      	ldr	r3, [pc, #340]	; (8004b20 <UART_SetConfig+0x2f4>)
 80049cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80049d0:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80049d4:	2b40      	cmp	r3, #64	; 0x40
 80049d6:	d00f      	beq.n	80049f8 <UART_SetConfig+0x1cc>
 80049d8:	2b40      	cmp	r3, #64	; 0x40
 80049da:	d802      	bhi.n	80049e2 <UART_SetConfig+0x1b6>
 80049dc:	2b00      	cmp	r3, #0
 80049de:	d005      	beq.n	80049ec <UART_SetConfig+0x1c0>
 80049e0:	e010      	b.n	8004a04 <UART_SetConfig+0x1d8>
 80049e2:	2b80      	cmp	r3, #128	; 0x80
 80049e4:	d005      	beq.n	80049f2 <UART_SetConfig+0x1c6>
 80049e6:	2bc0      	cmp	r3, #192	; 0xc0
 80049e8:	d009      	beq.n	80049fe <UART_SetConfig+0x1d2>
 80049ea:	e00b      	b.n	8004a04 <UART_SetConfig+0x1d8>
 80049ec:	2300      	movs	r3, #0
 80049ee:	76fb      	strb	r3, [r7, #27]
 80049f0:	e062      	b.n	8004ab8 <UART_SetConfig+0x28c>
 80049f2:	2302      	movs	r3, #2
 80049f4:	76fb      	strb	r3, [r7, #27]
 80049f6:	e05f      	b.n	8004ab8 <UART_SetConfig+0x28c>
 80049f8:	2304      	movs	r3, #4
 80049fa:	76fb      	strb	r3, [r7, #27]
 80049fc:	e05c      	b.n	8004ab8 <UART_SetConfig+0x28c>
 80049fe:	2308      	movs	r3, #8
 8004a00:	76fb      	strb	r3, [r7, #27]
 8004a02:	e059      	b.n	8004ab8 <UART_SetConfig+0x28c>
 8004a04:	2310      	movs	r3, #16
 8004a06:	76fb      	strb	r3, [r7, #27]
 8004a08:	bf00      	nop
 8004a0a:	e055      	b.n	8004ab8 <UART_SetConfig+0x28c>
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	4a47      	ldr	r2, [pc, #284]	; (8004b30 <UART_SetConfig+0x304>)
 8004a12:	4293      	cmp	r3, r2
 8004a14:	d124      	bne.n	8004a60 <UART_SetConfig+0x234>
 8004a16:	4b42      	ldr	r3, [pc, #264]	; (8004b20 <UART_SetConfig+0x2f4>)
 8004a18:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a1c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004a20:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004a24:	d012      	beq.n	8004a4c <UART_SetConfig+0x220>
 8004a26:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004a2a:	d802      	bhi.n	8004a32 <UART_SetConfig+0x206>
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	d007      	beq.n	8004a40 <UART_SetConfig+0x214>
 8004a30:	e012      	b.n	8004a58 <UART_SetConfig+0x22c>
 8004a32:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004a36:	d006      	beq.n	8004a46 <UART_SetConfig+0x21a>
 8004a38:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004a3c:	d009      	beq.n	8004a52 <UART_SetConfig+0x226>
 8004a3e:	e00b      	b.n	8004a58 <UART_SetConfig+0x22c>
 8004a40:	2300      	movs	r3, #0
 8004a42:	76fb      	strb	r3, [r7, #27]
 8004a44:	e038      	b.n	8004ab8 <UART_SetConfig+0x28c>
 8004a46:	2302      	movs	r3, #2
 8004a48:	76fb      	strb	r3, [r7, #27]
 8004a4a:	e035      	b.n	8004ab8 <UART_SetConfig+0x28c>
 8004a4c:	2304      	movs	r3, #4
 8004a4e:	76fb      	strb	r3, [r7, #27]
 8004a50:	e032      	b.n	8004ab8 <UART_SetConfig+0x28c>
 8004a52:	2308      	movs	r3, #8
 8004a54:	76fb      	strb	r3, [r7, #27]
 8004a56:	e02f      	b.n	8004ab8 <UART_SetConfig+0x28c>
 8004a58:	2310      	movs	r3, #16
 8004a5a:	76fb      	strb	r3, [r7, #27]
 8004a5c:	bf00      	nop
 8004a5e:	e02b      	b.n	8004ab8 <UART_SetConfig+0x28c>
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	4a2c      	ldr	r2, [pc, #176]	; (8004b18 <UART_SetConfig+0x2ec>)
 8004a66:	4293      	cmp	r3, r2
 8004a68:	d124      	bne.n	8004ab4 <UART_SetConfig+0x288>
 8004a6a:	4b2d      	ldr	r3, [pc, #180]	; (8004b20 <UART_SetConfig+0x2f4>)
 8004a6c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004a70:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8004a74:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004a78:	d012      	beq.n	8004aa0 <UART_SetConfig+0x274>
 8004a7a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004a7e:	d802      	bhi.n	8004a86 <UART_SetConfig+0x25a>
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	d007      	beq.n	8004a94 <UART_SetConfig+0x268>
 8004a84:	e012      	b.n	8004aac <UART_SetConfig+0x280>
 8004a86:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004a8a:	d006      	beq.n	8004a9a <UART_SetConfig+0x26e>
 8004a8c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004a90:	d009      	beq.n	8004aa6 <UART_SetConfig+0x27a>
 8004a92:	e00b      	b.n	8004aac <UART_SetConfig+0x280>
 8004a94:	2300      	movs	r3, #0
 8004a96:	76fb      	strb	r3, [r7, #27]
 8004a98:	e00e      	b.n	8004ab8 <UART_SetConfig+0x28c>
 8004a9a:	2302      	movs	r3, #2
 8004a9c:	76fb      	strb	r3, [r7, #27]
 8004a9e:	e00b      	b.n	8004ab8 <UART_SetConfig+0x28c>
 8004aa0:	2304      	movs	r3, #4
 8004aa2:	76fb      	strb	r3, [r7, #27]
 8004aa4:	e008      	b.n	8004ab8 <UART_SetConfig+0x28c>
 8004aa6:	2308      	movs	r3, #8
 8004aa8:	76fb      	strb	r3, [r7, #27]
 8004aaa:	e005      	b.n	8004ab8 <UART_SetConfig+0x28c>
 8004aac:	2310      	movs	r3, #16
 8004aae:	76fb      	strb	r3, [r7, #27]
 8004ab0:	bf00      	nop
 8004ab2:	e001      	b.n	8004ab8 <UART_SetConfig+0x28c>
 8004ab4:	2310      	movs	r3, #16
 8004ab6:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	4a16      	ldr	r2, [pc, #88]	; (8004b18 <UART_SetConfig+0x2ec>)
 8004abe:	4293      	cmp	r3, r2
 8004ac0:	f040 80fa 	bne.w	8004cb8 <UART_SetConfig+0x48c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004ac4:	7efb      	ldrb	r3, [r7, #27]
 8004ac6:	2b08      	cmp	r3, #8
 8004ac8:	d836      	bhi.n	8004b38 <UART_SetConfig+0x30c>
 8004aca:	a201      	add	r2, pc, #4	; (adr r2, 8004ad0 <UART_SetConfig+0x2a4>)
 8004acc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ad0:	08004af5 	.word	0x08004af5
 8004ad4:	08004b39 	.word	0x08004b39
 8004ad8:	08004afd 	.word	0x08004afd
 8004adc:	08004b39 	.word	0x08004b39
 8004ae0:	08004b03 	.word	0x08004b03
 8004ae4:	08004b39 	.word	0x08004b39
 8004ae8:	08004b39 	.word	0x08004b39
 8004aec:	08004b39 	.word	0x08004b39
 8004af0:	08004b0b 	.word	0x08004b0b
    {
      case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = (HAL_RCC_GetPCLK1Freq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = HAL_RCC_GetPCLK1Freq();
 8004af4:	f7fe fd8a 	bl	800360c <HAL_RCC_GetPCLK1Freq>
 8004af8:	60f8      	str	r0, [r7, #12]
#endif /* USART_PRESC_PRESCALER */
        break;
 8004afa:	e020      	b.n	8004b3e <UART_SetConfig+0x312>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = ((uint32_t)HSI_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = (uint32_t)HSI_VALUE;
 8004afc:	4b0d      	ldr	r3, [pc, #52]	; (8004b34 <UART_SetConfig+0x308>)
 8004afe:	60fb      	str	r3, [r7, #12]
#endif /* USART_PRESC_PRESCALER */
        break;
 8004b00:	e01d      	b.n	8004b3e <UART_SetConfig+0x312>
      case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = (HAL_RCC_GetSysClockFreq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = HAL_RCC_GetSysClockFreq();
 8004b02:	f7fe fced 	bl	80034e0 <HAL_RCC_GetSysClockFreq>
 8004b06:	60f8      	str	r0, [r7, #12]
#endif /* USART_PRESC_PRESCALER */
        break;
 8004b08:	e019      	b.n	8004b3e <UART_SetConfig+0x312>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = ((uint32_t)LSE_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = (uint32_t)LSE_VALUE;
 8004b0a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004b0e:	60fb      	str	r3, [r7, #12]
#endif /* USART_PRESC_PRESCALER */
        break;
 8004b10:	e015      	b.n	8004b3e <UART_SetConfig+0x312>
 8004b12:	bf00      	nop
 8004b14:	efff69f3 	.word	0xefff69f3
 8004b18:	40008000 	.word	0x40008000
 8004b1c:	40013800 	.word	0x40013800
 8004b20:	40021000 	.word	0x40021000
 8004b24:	40004400 	.word	0x40004400
 8004b28:	40004800 	.word	0x40004800
 8004b2c:	40004c00 	.word	0x40004c00
 8004b30:	40005000 	.word	0x40005000
 8004b34:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8004b38:	2301      	movs	r3, #1
 8004b3a:	74fb      	strb	r3, [r7, #19]
        break;
 8004b3c:	bf00      	nop
    }

    /* if proper clock source reported */
    if (lpuart_ker_ck_pres != 0U)
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	2b00      	cmp	r3, #0
 8004b42:	f000 81ac 	beq.w	8004e9e <UART_SetConfig+0x672>
    {
      /* ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	685a      	ldr	r2, [r3, #4]
 8004b4a:	4613      	mov	r3, r2
 8004b4c:	005b      	lsls	r3, r3, #1
 8004b4e:	4413      	add	r3, r2
 8004b50:	68fa      	ldr	r2, [r7, #12]
 8004b52:	429a      	cmp	r2, r3
 8004b54:	d305      	bcc.n	8004b62 <UART_SetConfig+0x336>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	685b      	ldr	r3, [r3, #4]
 8004b5a:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004b5c:	68fa      	ldr	r2, [r7, #12]
 8004b5e:	429a      	cmp	r2, r3
 8004b60:	d902      	bls.n	8004b68 <UART_SetConfig+0x33c>
      {
        ret = HAL_ERROR;
 8004b62:	2301      	movs	r3, #1
 8004b64:	74fb      	strb	r3, [r7, #19]
 8004b66:	e19a      	b.n	8004e9e <UART_SetConfig+0x672>
      }
      else
      {
        switch (clocksource)
 8004b68:	7efb      	ldrb	r3, [r7, #27]
 8004b6a:	2b08      	cmp	r3, #8
 8004b6c:	f200 8091 	bhi.w	8004c92 <UART_SetConfig+0x466>
 8004b70:	a201      	add	r2, pc, #4	; (adr r2, 8004b78 <UART_SetConfig+0x34c>)
 8004b72:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b76:	bf00      	nop
 8004b78:	08004b9d 	.word	0x08004b9d
 8004b7c:	08004c93 	.word	0x08004c93
 8004b80:	08004be9 	.word	0x08004be9
 8004b84:	08004c93 	.word	0x08004c93
 8004b88:	08004c1d 	.word	0x08004c1d
 8004b8c:	08004c93 	.word	0x08004c93
 8004b90:	08004c93 	.word	0x08004c93
 8004b94:	08004c93 	.word	0x08004c93
 8004b98:	08004c69 	.word	0x08004c69
        {
          case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8004b9c:	f7fe fd36 	bl	800360c <HAL_RCC_GetPCLK1Freq>
 8004ba0:	4603      	mov	r3, r0
 8004ba2:	4619      	mov	r1, r3
 8004ba4:	f04f 0200 	mov.w	r2, #0
 8004ba8:	f04f 0300 	mov.w	r3, #0
 8004bac:	f04f 0400 	mov.w	r4, #0
 8004bb0:	0214      	lsls	r4, r2, #8
 8004bb2:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 8004bb6:	020b      	lsls	r3, r1, #8
 8004bb8:	687a      	ldr	r2, [r7, #4]
 8004bba:	6852      	ldr	r2, [r2, #4]
 8004bbc:	0852      	lsrs	r2, r2, #1
 8004bbe:	4611      	mov	r1, r2
 8004bc0:	f04f 0200 	mov.w	r2, #0
 8004bc4:	eb13 0b01 	adds.w	fp, r3, r1
 8004bc8:	eb44 0c02 	adc.w	ip, r4, r2
 8004bcc:	4658      	mov	r0, fp
 8004bce:	4661      	mov	r1, ip
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	685b      	ldr	r3, [r3, #4]
 8004bd4:	f04f 0400 	mov.w	r4, #0
 8004bd8:	461a      	mov	r2, r3
 8004bda:	4623      	mov	r3, r4
 8004bdc:	f7fb ff8e 	bl	8000afc <__aeabi_uldivmod>
 8004be0:	4603      	mov	r3, r0
 8004be2:	460c      	mov	r4, r1
 8004be4:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
            break;
 8004be6:	e057      	b.n	8004c98 <UART_SetConfig+0x46c>
          case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate));
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	685b      	ldr	r3, [r3, #4]
 8004bec:	085b      	lsrs	r3, r3, #1
 8004bee:	f04f 0400 	mov.w	r4, #0
 8004bf2:	49b1      	ldr	r1, [pc, #708]	; (8004eb8 <UART_SetConfig+0x68c>)
 8004bf4:	f04f 0200 	mov.w	r2, #0
 8004bf8:	eb13 0b01 	adds.w	fp, r3, r1
 8004bfc:	eb44 0c02 	adc.w	ip, r4, r2
 8004c00:	4658      	mov	r0, fp
 8004c02:	4661      	mov	r1, ip
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	685b      	ldr	r3, [r3, #4]
 8004c08:	f04f 0400 	mov.w	r4, #0
 8004c0c:	461a      	mov	r2, r3
 8004c0e:	4623      	mov	r3, r4
 8004c10:	f7fb ff74 	bl	8000afc <__aeabi_uldivmod>
 8004c14:	4603      	mov	r3, r0
 8004c16:	460c      	mov	r4, r1
 8004c18:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
            break;
 8004c1a:	e03d      	b.n	8004c98 <UART_SetConfig+0x46c>
          case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8004c1c:	f7fe fc60 	bl	80034e0 <HAL_RCC_GetSysClockFreq>
 8004c20:	4603      	mov	r3, r0
 8004c22:	4619      	mov	r1, r3
 8004c24:	f04f 0200 	mov.w	r2, #0
 8004c28:	f04f 0300 	mov.w	r3, #0
 8004c2c:	f04f 0400 	mov.w	r4, #0
 8004c30:	0214      	lsls	r4, r2, #8
 8004c32:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 8004c36:	020b      	lsls	r3, r1, #8
 8004c38:	687a      	ldr	r2, [r7, #4]
 8004c3a:	6852      	ldr	r2, [r2, #4]
 8004c3c:	0852      	lsrs	r2, r2, #1
 8004c3e:	4611      	mov	r1, r2
 8004c40:	f04f 0200 	mov.w	r2, #0
 8004c44:	eb13 0b01 	adds.w	fp, r3, r1
 8004c48:	eb44 0c02 	adc.w	ip, r4, r2
 8004c4c:	4658      	mov	r0, fp
 8004c4e:	4661      	mov	r1, ip
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	685b      	ldr	r3, [r3, #4]
 8004c54:	f04f 0400 	mov.w	r4, #0
 8004c58:	461a      	mov	r2, r3
 8004c5a:	4623      	mov	r3, r4
 8004c5c:	f7fb ff4e 	bl	8000afc <__aeabi_uldivmod>
 8004c60:	4603      	mov	r3, r0
 8004c62:	460c      	mov	r4, r1
 8004c64:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
            break;
 8004c66:	e017      	b.n	8004c98 <UART_SetConfig+0x46c>
          case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	685b      	ldr	r3, [r3, #4]
 8004c6c:	085b      	lsrs	r3, r3, #1
 8004c6e:	f04f 0400 	mov.w	r4, #0
 8004c72:	f513 0000 	adds.w	r0, r3, #8388608	; 0x800000
 8004c76:	f144 0100 	adc.w	r1, r4, #0
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	685b      	ldr	r3, [r3, #4]
 8004c7e:	f04f 0400 	mov.w	r4, #0
 8004c82:	461a      	mov	r2, r3
 8004c84:	4623      	mov	r3, r4
 8004c86:	f7fb ff39 	bl	8000afc <__aeabi_uldivmod>
 8004c8a:	4603      	mov	r3, r0
 8004c8c:	460c      	mov	r4, r1
 8004c8e:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
            break;
 8004c90:	e002      	b.n	8004c98 <UART_SetConfig+0x46c>
          case UART_CLOCKSOURCE_UNDEFINED:
          default:
            ret = HAL_ERROR;
 8004c92:	2301      	movs	r3, #1
 8004c94:	74fb      	strb	r3, [r7, #19]
            break;
 8004c96:	bf00      	nop
        }

        /* It is forbidden to write values lower than 0x300 in the LPUART_BRR register */
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004c98:	697b      	ldr	r3, [r7, #20]
 8004c9a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004c9e:	d308      	bcc.n	8004cb2 <UART_SetConfig+0x486>
 8004ca0:	697b      	ldr	r3, [r7, #20]
 8004ca2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004ca6:	d204      	bcs.n	8004cb2 <UART_SetConfig+0x486>
        {
          huart->Instance->BRR = usartdiv;
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	697a      	ldr	r2, [r7, #20]
 8004cae:	60da      	str	r2, [r3, #12]
 8004cb0:	e0f5      	b.n	8004e9e <UART_SetConfig+0x672>
        }
        else
        {
          ret = HAL_ERROR;
 8004cb2:	2301      	movs	r3, #1
 8004cb4:	74fb      	strb	r3, [r7, #19]
 8004cb6:	e0f2      	b.n	8004e9e <UART_SetConfig+0x672>
        }
      } /*   if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (lpuart_ker_ck_pres != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	69db      	ldr	r3, [r3, #28]
 8004cbc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004cc0:	d17f      	bne.n	8004dc2 <UART_SetConfig+0x596>
  {
    switch (clocksource)
 8004cc2:	7efb      	ldrb	r3, [r7, #27]
 8004cc4:	2b08      	cmp	r3, #8
 8004cc6:	d85c      	bhi.n	8004d82 <UART_SetConfig+0x556>
 8004cc8:	a201      	add	r2, pc, #4	; (adr r2, 8004cd0 <UART_SetConfig+0x4a4>)
 8004cca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004cce:	bf00      	nop
 8004cd0:	08004cf5 	.word	0x08004cf5
 8004cd4:	08004d13 	.word	0x08004d13
 8004cd8:	08004d31 	.word	0x08004d31
 8004cdc:	08004d83 	.word	0x08004d83
 8004ce0:	08004d4d 	.word	0x08004d4d
 8004ce4:	08004d83 	.word	0x08004d83
 8004ce8:	08004d83 	.word	0x08004d83
 8004cec:	08004d83 	.word	0x08004d83
 8004cf0:	08004d6b 	.word	0x08004d6b
    {
      case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8004cf4:	f7fe fc8a 	bl	800360c <HAL_RCC_GetPCLK1Freq>
 8004cf8:	4603      	mov	r3, r0
 8004cfa:	005a      	lsls	r2, r3, #1
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	685b      	ldr	r3, [r3, #4]
 8004d00:	085b      	lsrs	r3, r3, #1
 8004d02:	441a      	add	r2, r3
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	685b      	ldr	r3, [r3, #4]
 8004d08:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d0c:	b29b      	uxth	r3, r3
 8004d0e:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8004d10:	e03a      	b.n	8004d88 <UART_SetConfig+0x55c>
      case UART_CLOCKSOURCE_PCLK2:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8004d12:	f7fe fc91 	bl	8003638 <HAL_RCC_GetPCLK2Freq>
 8004d16:	4603      	mov	r3, r0
 8004d18:	005a      	lsls	r2, r3, #1
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	685b      	ldr	r3, [r3, #4]
 8004d1e:	085b      	lsrs	r3, r3, #1
 8004d20:	441a      	add	r2, r3
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	685b      	ldr	r3, [r3, #4]
 8004d26:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d2a:	b29b      	uxth	r3, r3
 8004d2c:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8004d2e:	e02b      	b.n	8004d88 <UART_SetConfig+0x55c>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	685b      	ldr	r3, [r3, #4]
 8004d34:	085b      	lsrs	r3, r3, #1
 8004d36:	f103 73f4 	add.w	r3, r3, #31981568	; 0x1e80000
 8004d3a:	f503 4390 	add.w	r3, r3, #18432	; 0x4800
 8004d3e:	687a      	ldr	r2, [r7, #4]
 8004d40:	6852      	ldr	r2, [r2, #4]
 8004d42:	fbb3 f3f2 	udiv	r3, r3, r2
 8004d46:	b29b      	uxth	r3, r3
 8004d48:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8004d4a:	e01d      	b.n	8004d88 <UART_SetConfig+0x55c>
      case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8004d4c:	f7fe fbc8 	bl	80034e0 <HAL_RCC_GetSysClockFreq>
 8004d50:	4603      	mov	r3, r0
 8004d52:	005a      	lsls	r2, r3, #1
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	685b      	ldr	r3, [r3, #4]
 8004d58:	085b      	lsrs	r3, r3, #1
 8004d5a:	441a      	add	r2, r3
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	685b      	ldr	r3, [r3, #4]
 8004d60:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d64:	b29b      	uxth	r3, r3
 8004d66:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8004d68:	e00e      	b.n	8004d88 <UART_SetConfig+0x55c>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	685b      	ldr	r3, [r3, #4]
 8004d6e:	085b      	lsrs	r3, r3, #1
 8004d70:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	685b      	ldr	r3, [r3, #4]
 8004d78:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d7c:	b29b      	uxth	r3, r3
 8004d7e:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8004d80:	e002      	b.n	8004d88 <UART_SetConfig+0x55c>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8004d82:	2301      	movs	r3, #1
 8004d84:	74fb      	strb	r3, [r7, #19]
        break;
 8004d86:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004d88:	697b      	ldr	r3, [r7, #20]
 8004d8a:	2b0f      	cmp	r3, #15
 8004d8c:	d916      	bls.n	8004dbc <UART_SetConfig+0x590>
 8004d8e:	697b      	ldr	r3, [r7, #20]
 8004d90:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004d94:	d212      	bcs.n	8004dbc <UART_SetConfig+0x590>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004d96:	697b      	ldr	r3, [r7, #20]
 8004d98:	b29b      	uxth	r3, r3
 8004d9a:	f023 030f 	bic.w	r3, r3, #15
 8004d9e:	817b      	strh	r3, [r7, #10]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004da0:	697b      	ldr	r3, [r7, #20]
 8004da2:	085b      	lsrs	r3, r3, #1
 8004da4:	b29b      	uxth	r3, r3
 8004da6:	f003 0307 	and.w	r3, r3, #7
 8004daa:	b29a      	uxth	r2, r3
 8004dac:	897b      	ldrh	r3, [r7, #10]
 8004dae:	4313      	orrs	r3, r2
 8004db0:	817b      	strh	r3, [r7, #10]
      huart->Instance->BRR = brrtemp;
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	897a      	ldrh	r2, [r7, #10]
 8004db8:	60da      	str	r2, [r3, #12]
 8004dba:	e070      	b.n	8004e9e <UART_SetConfig+0x672>
    }
    else
    {
      ret = HAL_ERROR;
 8004dbc:	2301      	movs	r3, #1
 8004dbe:	74fb      	strb	r3, [r7, #19]
 8004dc0:	e06d      	b.n	8004e9e <UART_SetConfig+0x672>
    }
  }
  else
  {
    switch (clocksource)
 8004dc2:	7efb      	ldrb	r3, [r7, #27]
 8004dc4:	2b08      	cmp	r3, #8
 8004dc6:	d859      	bhi.n	8004e7c <UART_SetConfig+0x650>
 8004dc8:	a201      	add	r2, pc, #4	; (adr r2, 8004dd0 <UART_SetConfig+0x5a4>)
 8004dca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004dce:	bf00      	nop
 8004dd0:	08004df5 	.word	0x08004df5
 8004dd4:	08004e11 	.word	0x08004e11
 8004dd8:	08004e2d 	.word	0x08004e2d
 8004ddc:	08004e7d 	.word	0x08004e7d
 8004de0:	08004e49 	.word	0x08004e49
 8004de4:	08004e7d 	.word	0x08004e7d
 8004de8:	08004e7d 	.word	0x08004e7d
 8004dec:	08004e7d 	.word	0x08004e7d
 8004df0:	08004e65 	.word	0x08004e65
    {
      case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8004df4:	f7fe fc0a 	bl	800360c <HAL_RCC_GetPCLK1Freq>
 8004df8:	4602      	mov	r2, r0
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	685b      	ldr	r3, [r3, #4]
 8004dfe:	085b      	lsrs	r3, r3, #1
 8004e00:	441a      	add	r2, r3
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	685b      	ldr	r3, [r3, #4]
 8004e06:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e0a:	b29b      	uxth	r3, r3
 8004e0c:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8004e0e:	e038      	b.n	8004e82 <UART_SetConfig+0x656>
      case UART_CLOCKSOURCE_PCLK2:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8004e10:	f7fe fc12 	bl	8003638 <HAL_RCC_GetPCLK2Freq>
 8004e14:	4602      	mov	r2, r0
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	685b      	ldr	r3, [r3, #4]
 8004e1a:	085b      	lsrs	r3, r3, #1
 8004e1c:	441a      	add	r2, r3
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	685b      	ldr	r3, [r3, #4]
 8004e22:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e26:	b29b      	uxth	r3, r3
 8004e28:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8004e2a:	e02a      	b.n	8004e82 <UART_SetConfig+0x656>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	685b      	ldr	r3, [r3, #4]
 8004e30:	085b      	lsrs	r3, r3, #1
 8004e32:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 8004e36:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 8004e3a:	687a      	ldr	r2, [r7, #4]
 8004e3c:	6852      	ldr	r2, [r2, #4]
 8004e3e:	fbb3 f3f2 	udiv	r3, r3, r2
 8004e42:	b29b      	uxth	r3, r3
 8004e44:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8004e46:	e01c      	b.n	8004e82 <UART_SetConfig+0x656>
      case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8004e48:	f7fe fb4a 	bl	80034e0 <HAL_RCC_GetSysClockFreq>
 8004e4c:	4602      	mov	r2, r0
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	685b      	ldr	r3, [r3, #4]
 8004e52:	085b      	lsrs	r3, r3, #1
 8004e54:	441a      	add	r2, r3
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	685b      	ldr	r3, [r3, #4]
 8004e5a:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e5e:	b29b      	uxth	r3, r3
 8004e60:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8004e62:	e00e      	b.n	8004e82 <UART_SetConfig+0x656>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	685b      	ldr	r3, [r3, #4]
 8004e68:	085b      	lsrs	r3, r3, #1
 8004e6a:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	685b      	ldr	r3, [r3, #4]
 8004e72:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e76:	b29b      	uxth	r3, r3
 8004e78:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8004e7a:	e002      	b.n	8004e82 <UART_SetConfig+0x656>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8004e7c:	2301      	movs	r3, #1
 8004e7e:	74fb      	strb	r3, [r7, #19]
        break;
 8004e80:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004e82:	697b      	ldr	r3, [r7, #20]
 8004e84:	2b0f      	cmp	r3, #15
 8004e86:	d908      	bls.n	8004e9a <UART_SetConfig+0x66e>
 8004e88:	697b      	ldr	r3, [r7, #20]
 8004e8a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004e8e:	d204      	bcs.n	8004e9a <UART_SetConfig+0x66e>
    {
      huart->Instance->BRR = usartdiv;
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	697a      	ldr	r2, [r7, #20]
 8004e96:	60da      	str	r2, [r3, #12]
 8004e98:	e001      	b.n	8004e9e <UART_SetConfig+0x672>
    }
    else
    {
      ret = HAL_ERROR;
 8004e9a:	2301      	movs	r3, #1
 8004e9c:	74fb      	strb	r3, [r7, #19]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	2200      	movs	r2, #0
 8004ea2:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	2200      	movs	r2, #0
 8004ea8:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 8004eaa:	7cfb      	ldrb	r3, [r7, #19]
}
 8004eac:	4618      	mov	r0, r3
 8004eae:	3720      	adds	r7, #32
 8004eb0:	46bd      	mov	sp, r7
 8004eb2:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}
 8004eb6:	bf00      	nop
 8004eb8:	f4240000 	.word	0xf4240000

08004ebc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004ebc:	b480      	push	{r7}
 8004ebe:	b083      	sub	sp, #12
 8004ec0:	af00      	add	r7, sp, #0
 8004ec2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ec8:	f003 0301 	and.w	r3, r3, #1
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	d00a      	beq.n	8004ee6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	685b      	ldr	r3, [r3, #4]
 8004ed6:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	430a      	orrs	r2, r1
 8004ee4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004eea:	f003 0302 	and.w	r3, r3, #2
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d00a      	beq.n	8004f08 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	685b      	ldr	r3, [r3, #4]
 8004ef8:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	430a      	orrs	r2, r1
 8004f06:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f0c:	f003 0304 	and.w	r3, r3, #4
 8004f10:	2b00      	cmp	r3, #0
 8004f12:	d00a      	beq.n	8004f2a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	685b      	ldr	r3, [r3, #4]
 8004f1a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	430a      	orrs	r2, r1
 8004f28:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f2e:	f003 0308 	and.w	r3, r3, #8
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	d00a      	beq.n	8004f4c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	685b      	ldr	r3, [r3, #4]
 8004f3c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	430a      	orrs	r2, r1
 8004f4a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f50:	f003 0310 	and.w	r3, r3, #16
 8004f54:	2b00      	cmp	r3, #0
 8004f56:	d00a      	beq.n	8004f6e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	689b      	ldr	r3, [r3, #8]
 8004f5e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	430a      	orrs	r2, r1
 8004f6c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f72:	f003 0320 	and.w	r3, r3, #32
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	d00a      	beq.n	8004f90 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	689b      	ldr	r3, [r3, #8]
 8004f80:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	430a      	orrs	r2, r1
 8004f8e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f94:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	d01a      	beq.n	8004fd2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	685b      	ldr	r3, [r3, #4]
 8004fa2:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	430a      	orrs	r2, r1
 8004fb0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fb6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004fba:	d10a      	bne.n	8004fd2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	685b      	ldr	r3, [r3, #4]
 8004fc2:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	430a      	orrs	r2, r1
 8004fd0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fd6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004fda:	2b00      	cmp	r3, #0
 8004fdc:	d00a      	beq.n	8004ff4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	685b      	ldr	r3, [r3, #4]
 8004fe4:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	430a      	orrs	r2, r1
 8004ff2:	605a      	str	r2, [r3, #4]
  }
}
 8004ff4:	bf00      	nop
 8004ff6:	370c      	adds	r7, #12
 8004ff8:	46bd      	mov	sp, r7
 8004ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ffe:	4770      	bx	lr

08005000 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005000:	b580      	push	{r7, lr}
 8005002:	b086      	sub	sp, #24
 8005004:	af02      	add	r7, sp, #8
 8005006:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	2200      	movs	r2, #0
 800500c:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 800500e:	f7fb ff59 	bl	8000ec4 <HAL_GetTick>
 8005012:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	f003 0308 	and.w	r3, r3, #8
 800501e:	2b08      	cmp	r3, #8
 8005020:	d10e      	bne.n	8005040 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005022:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005026:	9300      	str	r3, [sp, #0]
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	2200      	movs	r2, #0
 800502c:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8005030:	6878      	ldr	r0, [r7, #4]
 8005032:	f000 f82a 	bl	800508a <UART_WaitOnFlagUntilTimeout>
 8005036:	4603      	mov	r3, r0
 8005038:	2b00      	cmp	r3, #0
 800503a:	d001      	beq.n	8005040 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800503c:	2303      	movs	r3, #3
 800503e:	e020      	b.n	8005082 <UART_CheckIdleState+0x82>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	f003 0304 	and.w	r3, r3, #4
 800504a:	2b04      	cmp	r3, #4
 800504c:	d10e      	bne.n	800506c <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800504e:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005052:	9300      	str	r3, [sp, #0]
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	2200      	movs	r2, #0
 8005058:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800505c:	6878      	ldr	r0, [r7, #4]
 800505e:	f000 f814 	bl	800508a <UART_WaitOnFlagUntilTimeout>
 8005062:	4603      	mov	r3, r0
 8005064:	2b00      	cmp	r3, #0
 8005066:	d001      	beq.n	800506c <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005068:	2303      	movs	r3, #3
 800506a:	e00a      	b.n	8005082 <UART_CheckIdleState+0x82>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	2220      	movs	r2, #32
 8005070:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	2220      	movs	r2, #32
 8005076:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	2200      	movs	r2, #0
 800507c:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 8005080:	2300      	movs	r3, #0
}
 8005082:	4618      	mov	r0, r3
 8005084:	3710      	adds	r7, #16
 8005086:	46bd      	mov	sp, r7
 8005088:	bd80      	pop	{r7, pc}

0800508a <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800508a:	b580      	push	{r7, lr}
 800508c:	b084      	sub	sp, #16
 800508e:	af00      	add	r7, sp, #0
 8005090:	60f8      	str	r0, [r7, #12]
 8005092:	60b9      	str	r1, [r7, #8]
 8005094:	603b      	str	r3, [r7, #0]
 8005096:	4613      	mov	r3, r2
 8005098:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800509a:	e02a      	b.n	80050f2 <UART_WaitOnFlagUntilTimeout+0x68>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800509c:	69bb      	ldr	r3, [r7, #24]
 800509e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80050a2:	d026      	beq.n	80050f2 <UART_WaitOnFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80050a4:	f7fb ff0e 	bl	8000ec4 <HAL_GetTick>
 80050a8:	4602      	mov	r2, r0
 80050aa:	683b      	ldr	r3, [r7, #0]
 80050ac:	1ad3      	subs	r3, r2, r3
 80050ae:	69ba      	ldr	r2, [r7, #24]
 80050b0:	429a      	cmp	r2, r3
 80050b2:	d302      	bcc.n	80050ba <UART_WaitOnFlagUntilTimeout+0x30>
 80050b4:	69bb      	ldr	r3, [r7, #24]
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	d11b      	bne.n	80050f2 <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	681a      	ldr	r2, [r3, #0]
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80050c8:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	689a      	ldr	r2, [r3, #8]
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	f022 0201 	bic.w	r2, r2, #1
 80050d8:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	2220      	movs	r2, #32
 80050de:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	2220      	movs	r2, #32
 80050e4:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	2200      	movs	r2, #0
 80050ea:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 80050ee:	2303      	movs	r3, #3
 80050f0:	e00f      	b.n	8005112 <UART_WaitOnFlagUntilTimeout+0x88>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	69da      	ldr	r2, [r3, #28]
 80050f8:	68bb      	ldr	r3, [r7, #8]
 80050fa:	4013      	ands	r3, r2
 80050fc:	68ba      	ldr	r2, [r7, #8]
 80050fe:	429a      	cmp	r2, r3
 8005100:	bf0c      	ite	eq
 8005102:	2301      	moveq	r3, #1
 8005104:	2300      	movne	r3, #0
 8005106:	b2db      	uxtb	r3, r3
 8005108:	461a      	mov	r2, r3
 800510a:	79fb      	ldrb	r3, [r7, #7]
 800510c:	429a      	cmp	r2, r3
 800510e:	d0c5      	beq.n	800509c <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005110:	2300      	movs	r3, #0
}
 8005112:	4618      	mov	r0, r3
 8005114:	3710      	adds	r7, #16
 8005116:	46bd      	mov	sp, r7
 8005118:	bd80      	pop	{r7, pc}

0800511a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800511a:	b480      	push	{r7}
 800511c:	b083      	sub	sp, #12
 800511e:	af00      	add	r7, sp, #0
 8005120:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	681a      	ldr	r2, [r3, #0]
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8005130:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	689a      	ldr	r2, [r3, #8]
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	f022 0201 	bic.w	r2, r2, #1
 8005140:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_FIFOEN */

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	2220      	movs	r2, #32
 8005146:	679a      	str	r2, [r3, #120]	; 0x78

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	2200      	movs	r2, #0
 800514c:	661a      	str	r2, [r3, #96]	; 0x60
}
 800514e:	bf00      	nop
 8005150:	370c      	adds	r7, #12
 8005152:	46bd      	mov	sp, r7
 8005154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005158:	4770      	bx	lr

0800515a <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800515a:	b580      	push	{r7, lr}
 800515c:	b084      	sub	sp, #16
 800515e:	af00      	add	r7, sp, #0
 8005160:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005166:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	2200      	movs	r2, #0
 800516c:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	2200      	movs	r2, #0
 8005174:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005178:	68f8      	ldr	r0, [r7, #12]
 800517a:	f7ff fb4d 	bl	8004818 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800517e:	bf00      	nop
 8005180:	3710      	adds	r7, #16
 8005182:	46bd      	mov	sp, r7
 8005184:	bd80      	pop	{r7, pc}

08005186 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005186:	b580      	push	{r7, lr}
 8005188:	b082      	sub	sp, #8
 800518a:	af00      	add	r7, sp, #0
 800518c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	681a      	ldr	r2, [r3, #0]
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800519c:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	2220      	movs	r2, #32
 80051a2:	675a      	str	r2, [r3, #116]	; 0x74

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	2200      	movs	r2, #0
 80051a8:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80051aa:	6878      	ldr	r0, [r7, #4]
 80051ac:	f7ff fb2a 	bl	8004804 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80051b0:	bf00      	nop
 80051b2:	3708      	adds	r7, #8
 80051b4:	46bd      	mov	sp, r7
 80051b6:	bd80      	pop	{r7, pc}

080051b8 <UART_RxISR_8BIT>:
  * @brief RX interrrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 80051b8:	b580      	push	{r7, lr}
 80051ba:	b084      	sub	sp, #16
 80051bc:	af00      	add	r7, sp, #0
 80051be:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80051c6:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80051cc:	2b22      	cmp	r3, #34	; 0x22
 80051ce:	d13a      	bne.n	8005246 <UART_RxISR_8BIT+0x8e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80051d6:	81bb      	strh	r3, [r7, #12]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80051d8:	89bb      	ldrh	r3, [r7, #12]
 80051da:	b2d9      	uxtb	r1, r3
 80051dc:	89fb      	ldrh	r3, [r7, #14]
 80051de:	b2da      	uxtb	r2, r3
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80051e4:	400a      	ands	r2, r1
 80051e6:	b2d2      	uxtb	r2, r2
 80051e8:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80051ee:	1c5a      	adds	r2, r3, #1
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80051fa:	b29b      	uxth	r3, r3
 80051fc:	3b01      	subs	r3, #1
 80051fe:	b29a      	uxth	r2, r3
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800520c:	b29b      	uxth	r3, r3
 800520e:	2b00      	cmp	r3, #0
 8005210:	d123      	bne.n	800525a <UART_RxISR_8BIT+0xa2>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	681a      	ldr	r2, [r3, #0]
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8005220:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	689a      	ldr	r2, [r3, #8]
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	f022 0201 	bic.w	r2, r2, #1
 8005230:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	2220      	movs	r2, #32
 8005236:	679a      	str	r2, [r3, #120]	; 0x78

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	2200      	movs	r2, #0
 800523c:	661a      	str	r2, [r3, #96]	; 0x60
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 800523e:	6878      	ldr	r0, [r7, #4]
 8005240:	f000 f9e0 	bl	8005604 <HAL_UART_RxCpltCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8005244:	e009      	b.n	800525a <UART_RxISR_8BIT+0xa2>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	8b1b      	ldrh	r3, [r3, #24]
 800524c:	b29a      	uxth	r2, r3
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	f042 0208 	orr.w	r2, r2, #8
 8005256:	b292      	uxth	r2, r2
 8005258:	831a      	strh	r2, [r3, #24]
}
 800525a:	bf00      	nop
 800525c:	3710      	adds	r7, #16
 800525e:	46bd      	mov	sp, r7
 8005260:	bd80      	pop	{r7, pc}

08005262 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8005262:	b580      	push	{r7, lr}
 8005264:	b084      	sub	sp, #16
 8005266:	af00      	add	r7, sp, #0
 8005268:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8005270:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005276:	2b22      	cmp	r3, #34	; 0x22
 8005278:	d13a      	bne.n	80052f0 <UART_RxISR_16BIT+0x8e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8005280:	81bb      	strh	r3, [r7, #12]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005286:	60bb      	str	r3, [r7, #8]
    *tmp = (uint16_t)(uhdata & uhMask);
 8005288:	89ba      	ldrh	r2, [r7, #12]
 800528a:	89fb      	ldrh	r3, [r7, #14]
 800528c:	4013      	ands	r3, r2
 800528e:	b29a      	uxth	r2, r3
 8005290:	68bb      	ldr	r3, [r7, #8]
 8005292:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005298:	1c9a      	adds	r2, r3, #2
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80052a4:	b29b      	uxth	r3, r3
 80052a6:	3b01      	subs	r3, #1
 80052a8:	b29a      	uxth	r2, r3
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80052b6:	b29b      	uxth	r3, r3
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	d123      	bne.n	8005304 <UART_RxISR_16BIT+0xa2>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	681a      	ldr	r2, [r3, #0]
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80052ca:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	689a      	ldr	r2, [r3, #8]
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	f022 0201 	bic.w	r2, r2, #1
 80052da:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	2220      	movs	r2, #32
 80052e0:	679a      	str	r2, [r3, #120]	; 0x78

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	2200      	movs	r2, #0
 80052e6:	661a      	str	r2, [r3, #96]	; 0x60
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 80052e8:	6878      	ldr	r0, [r7, #4]
 80052ea:	f000 f98b 	bl	8005604 <HAL_UART_RxCpltCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80052ee:	e009      	b.n	8005304 <UART_RxISR_16BIT+0xa2>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	8b1b      	ldrh	r3, [r3, #24]
 80052f6:	b29a      	uxth	r2, r3
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	f042 0208 	orr.w	r2, r2, #8
 8005300:	b292      	uxth	r2, r2
 8005302:	831a      	strh	r2, [r3, #24]
}
 8005304:	bf00      	nop
 8005306:	3710      	adds	r7, #16
 8005308:	46bd      	mov	sp, r7
 800530a:	bd80      	pop	{r7, pc}

0800530c <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800530c:	b480      	push	{r7}
 800530e:	b083      	sub	sp, #12
 8005310:	af00      	add	r7, sp, #0
 8005312:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8005314:	bf00      	nop
 8005316:	370c      	adds	r7, #12
 8005318:	46bd      	mov	sp, r7
 800531a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800531e:	4770      	bx	lr

08005320 <RSTCtrl_Sigfox>:

UART_BufferData_t UART_RX;
UART_BufferData_t UART_RX3;


void RSTCtrl_Sigfox(uint8_t sValue){
 8005320:	b580      	push	{r7, lr}
 8005322:	b082      	sub	sp, #8
 8005324:	af00      	add	r7, sp, #0
 8005326:	4603      	mov	r3, r0
 8005328:	71fb      	strb	r3, [r7, #7]
	if(sValue) HAL_GPIO_WritePin(GPIOB, Gpio2_Bus1_Wakeup_Pin, GPIO_PIN_SET);
 800532a:	79fb      	ldrb	r3, [r7, #7]
 800532c:	2b00      	cmp	r3, #0
 800532e:	d005      	beq.n	800533c <RSTCtrl_Sigfox+0x1c>
 8005330:	2201      	movs	r2, #1
 8005332:	2140      	movs	r1, #64	; 0x40
 8005334:	4806      	ldr	r0, [pc, #24]	; (8005350 <RSTCtrl_Sigfox+0x30>)
 8005336:	f7fd fbab 	bl	8002a90 <HAL_GPIO_WritePin>
	else HAL_GPIO_WritePin(GPIOB, Gpio2_Bus1_Wakeup_Pin, GPIO_PIN_RESET);
}
 800533a:	e004      	b.n	8005346 <RSTCtrl_Sigfox+0x26>
	else HAL_GPIO_WritePin(GPIOB, Gpio2_Bus1_Wakeup_Pin, GPIO_PIN_RESET);
 800533c:	2200      	movs	r2, #0
 800533e:	2140      	movs	r1, #64	; 0x40
 8005340:	4803      	ldr	r0, [pc, #12]	; (8005350 <RSTCtrl_Sigfox+0x30>)
 8005342:	f7fd fba5 	bl	8002a90 <HAL_GPIO_WritePin>
}
 8005346:	bf00      	nop
 8005348:	3708      	adds	r7, #8
 800534a:	46bd      	mov	sp, r7
 800534c:	bd80      	pop	{r7, pc}
 800534e:	bf00      	nop
 8005350:	48000400 	.word	0x48000400

08005354 <RST2Ctrl_Sigfox>:
void RST2Ctrl_Sigfox(uint8_t sValue){
 8005354:	b580      	push	{r7, lr}
 8005356:	b082      	sub	sp, #8
 8005358:	af00      	add	r7, sp, #0
 800535a:	4603      	mov	r3, r0
 800535c:	71fb      	strb	r3, [r7, #7]
	if(sValue) HAL_GPIO_WritePin(GPIOB, Gpio3_Bus1_Rst_Pin, GPIO_PIN_SET);
 800535e:	79fb      	ldrb	r3, [r7, #7]
 8005360:	2b00      	cmp	r3, #0
 8005362:	d006      	beq.n	8005372 <RST2Ctrl_Sigfox+0x1e>
 8005364:	2201      	movs	r2, #1
 8005366:	f44f 7100 	mov.w	r1, #512	; 0x200
 800536a:	4807      	ldr	r0, [pc, #28]	; (8005388 <RST2Ctrl_Sigfox+0x34>)
 800536c:	f7fd fb90 	bl	8002a90 <HAL_GPIO_WritePin>
	else HAL_GPIO_WritePin(GPIOB, Gpio3_Bus1_Rst_Pin, GPIO_PIN_RESET);
}
 8005370:	e005      	b.n	800537e <RST2Ctrl_Sigfox+0x2a>
	else HAL_GPIO_WritePin(GPIOB, Gpio3_Bus1_Rst_Pin, GPIO_PIN_RESET);
 8005372:	2200      	movs	r2, #0
 8005374:	f44f 7100 	mov.w	r1, #512	; 0x200
 8005378:	4803      	ldr	r0, [pc, #12]	; (8005388 <RST2Ctrl_Sigfox+0x34>)
 800537a:	f7fd fb89 	bl	8002a90 <HAL_GPIO_WritePin>
}
 800537e:	bf00      	nop
 8005380:	3708      	adds	r7, #8
 8005382:	46bd      	mov	sp, r7
 8005384:	bd80      	pop	{r7, pc}
 8005386:	bf00      	nop
 8005388:	48000400 	.word	0x48000400

0800538c <PutCharWrapperUart_1>:
}



/*Transmitir uart 1 no hal*/ /*Bus 1 */
void PutCharWrapperUart_1(void *sp, const char c){
 800538c:	b480      	push	{r7}
 800538e:	b083      	sub	sp, #12
 8005390:	af00      	add	r7, sp, #0
 8005392:	6078      	str	r0, [r7, #4]
 8005394:	460b      	mov	r3, r1
 8005396:	70fb      	strb	r3, [r7, #3]
	while((__HAL_UART_GET_FLAG(&huart2, UART_FLAG_TC) ? SET : RESET) == RESET) {}
 8005398:	bf00      	nop
 800539a:	4b09      	ldr	r3, [pc, #36]	; (80053c0 <PutCharWrapperUart_1+0x34>)
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	69db      	ldr	r3, [r3, #28]
 80053a0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80053a4:	2b40      	cmp	r3, #64	; 0x40
 80053a6:	d1f8      	bne.n	800539a <PutCharWrapperUart_1+0xe>
	huart2.Instance->TDR = (c & (uint8_t)0xFFU);
 80053a8:	4b05      	ldr	r3, [pc, #20]	; (80053c0 <PutCharWrapperUart_1+0x34>)
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	78fa      	ldrb	r2, [r7, #3]
 80053ae:	b292      	uxth	r2, r2
 80053b0:	851a      	strh	r2, [r3, #40]	; 0x28
}
 80053b2:	bf00      	nop
 80053b4:	370c      	adds	r7, #12
 80053b6:	46bd      	mov	sp, r7
 80053b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053bc:	4770      	bx	lr
 80053be:	bf00      	nop
 80053c0:	200005a0 	.word	0x200005a0

080053c4 <PutCharWrapperUart_2>:

void PutCharWrapperUart_2(void *sp, const char c){
 80053c4:	b480      	push	{r7}
 80053c6:	b083      	sub	sp, #12
 80053c8:	af00      	add	r7, sp, #0
 80053ca:	6078      	str	r0, [r7, #4]
 80053cc:	460b      	mov	r3, r1
 80053ce:	70fb      	strb	r3, [r7, #3]
	while((__HAL_UART_GET_FLAG(&hlpuart1, UART_FLAG_TC) ? SET : RESET) == RESET) {}
 80053d0:	bf00      	nop
 80053d2:	4b09      	ldr	r3, [pc, #36]	; (80053f8 <PutCharWrapperUart_2+0x34>)
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	69db      	ldr	r3, [r3, #28]
 80053d8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80053dc:	2b40      	cmp	r3, #64	; 0x40
 80053de:	d1f8      	bne.n	80053d2 <PutCharWrapperUart_2+0xe>
	hlpuart1.Instance->TDR = (c & (uint8_t)0xFFU);
 80053e0:	4b05      	ldr	r3, [pc, #20]	; (80053f8 <PutCharWrapperUart_2+0x34>)
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	78fa      	ldrb	r2, [r7, #3]
 80053e6:	b292      	uxth	r2, r2
 80053e8:	851a      	strh	r2, [r3, #40]	; 0x28
}
 80053ea:	bf00      	nop
 80053ec:	370c      	adds	r7, #12
 80053ee:	46bd      	mov	sp, r7
 80053f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053f4:	4770      	bx	lr
 80053f6:	bf00      	nop
 80053f8:	20000450 	.word	0x20000450

080053fc <PutStringWrapperUart_2>:


void PutStringWrapperUart_2(void *sp, const char *s){
 80053fc:	b580      	push	{r7, lr}
 80053fe:	b082      	sub	sp, #8
 8005400:	af00      	add	r7, sp, #0
 8005402:	6078      	str	r0, [r7, #4]
 8005404:	6039      	str	r1, [r7, #0]
	while(*s){
 8005406:	e007      	b.n	8005418 <PutStringWrapperUart_2+0x1c>
		PutCharWrapperUart_2(NULL,*s++);
 8005408:	683b      	ldr	r3, [r7, #0]
 800540a:	1c5a      	adds	r2, r3, #1
 800540c:	603a      	str	r2, [r7, #0]
 800540e:	781b      	ldrb	r3, [r3, #0]
 8005410:	4619      	mov	r1, r3
 8005412:	2000      	movs	r0, #0
 8005414:	f7ff ffd6 	bl	80053c4 <PutCharWrapperUart_2>
	while(*s){
 8005418:	683b      	ldr	r3, [r7, #0]
 800541a:	781b      	ldrb	r3, [r3, #0]
 800541c:	2b00      	cmp	r3, #0
 800541e:	d1f3      	bne.n	8005408 <PutStringWrapperUart_2+0xc>
	}
}
 8005420:	bf00      	nop
 8005422:	3708      	adds	r7, #8
 8005424:	46bd      	mov	sp, r7
 8005426:	bd80      	pop	{r7, pc}

08005428 <PrintStringVar>:

/*Tipo de datos*/
tipo_t xtypes;

/*Enviar por tx Debug var ************************************************/
void PrintStringVar(UART_HandleTypeDef *huart,uint8_t *Str, uint16_t  Variable){
 8005428:	b5b0      	push	{r4, r5, r7, lr}
 800542a:	b088      	sub	sp, #32
 800542c:	af00      	add	r7, sp, #0
 800542e:	60f8      	str	r0, [r7, #12]
 8005430:	60b9      	str	r1, [r7, #8]
 8005432:	4613      	mov	r3, r2
 8005434:	80fb      	strh	r3, [r7, #6]
 8005436:	466b      	mov	r3, sp
 8005438:	461d      	mov	r5, r3
	uint8_t length;
	length = strlen((const char *)(Str) );
 800543a:	68b8      	ldr	r0, [r7, #8]
 800543c:	f7fa fec8 	bl	80001d0 <strlen>
 8005440:	4603      	mov	r3, r0
 8005442:	77fb      	strb	r3, [r7, #31]
	uint8_t Buf[length];
 8005444:	7ff8      	ldrb	r0, [r7, #31]
 8005446:	4603      	mov	r3, r0
 8005448:	3b01      	subs	r3, #1
 800544a:	61bb      	str	r3, [r7, #24]
 800544c:	b2c1      	uxtb	r1, r0
 800544e:	f04f 0200 	mov.w	r2, #0
 8005452:	f04f 0300 	mov.w	r3, #0
 8005456:	f04f 0400 	mov.w	r4, #0
 800545a:	00d4      	lsls	r4, r2, #3
 800545c:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8005460:	00cb      	lsls	r3, r1, #3
 8005462:	b2c1      	uxtb	r1, r0
 8005464:	f04f 0200 	mov.w	r2, #0
 8005468:	f04f 0300 	mov.w	r3, #0
 800546c:	f04f 0400 	mov.w	r4, #0
 8005470:	00d4      	lsls	r4, r2, #3
 8005472:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8005476:	00cb      	lsls	r3, r1, #3
 8005478:	4603      	mov	r3, r0
 800547a:	3307      	adds	r3, #7
 800547c:	08db      	lsrs	r3, r3, #3
 800547e:	00db      	lsls	r3, r3, #3
 8005480:	ebad 0d03 	sub.w	sp, sp, r3
 8005484:	466b      	mov	r3, sp
 8005486:	3300      	adds	r3, #0
 8005488:	617b      	str	r3, [r7, #20]
	memset((void *)Buf,0,sizeof(Buf));
 800548a:	697b      	ldr	r3, [r7, #20]
 800548c:	4602      	mov	r2, r0
 800548e:	2100      	movs	r1, #0
 8005490:	4618      	mov	r0, r3
 8005492:	f003 fb1f 	bl	8008ad4 <memset>
	sprintf((char *)Buf,(const char *)(Str),Variable);
 8005496:	697b      	ldr	r3, [r7, #20]
 8005498:	88fa      	ldrh	r2, [r7, #6]
 800549a:	68b9      	ldr	r1, [r7, #8]
 800549c:	4618      	mov	r0, r3
 800549e:	f003 fb21 	bl	8008ae4 <siprintf>
	PutStringWrapperUart_2(NULL, Buf);
 80054a2:	697b      	ldr	r3, [r7, #20]
 80054a4:	4619      	mov	r1, r3
 80054a6:	2000      	movs	r0, #0
 80054a8:	f7ff ffa8 	bl	80053fc <PutStringWrapperUart_2>
 80054ac:	46ad      	mov	sp, r5
	//HAL_UART_Transmit(huart,(uint8_t *)Buf,sizeof(Buf),USART_TIMEOUT);
}
 80054ae:	bf00      	nop
 80054b0:	3720      	adds	r7, #32
 80054b2:	46bd      	mov	sp, r7
 80054b4:	bdb0      	pop	{r4, r5, r7, pc}

080054b6 <PrintString>:
/** Enviar por tx Debug*****************************************************/
void PrintString(UART_HandleTypeDef *huart,uint8_t *pData){
 80054b6:	b580      	push	{r7, lr}
 80054b8:	b082      	sub	sp, #8
 80054ba:	af00      	add	r7, sp, #0
 80054bc:	6078      	str	r0, [r7, #4]
 80054be:	6039      	str	r1, [r7, #0]
	//uint8_t length;
	//length = strlen((const char *)(pData) );
	PutStringWrapperUart_2(NULL, pData);
 80054c0:	6839      	ldr	r1, [r7, #0]
 80054c2:	2000      	movs	r0, #0
 80054c4:	f7ff ff9a 	bl	80053fc <PutStringWrapperUart_2>
	//HAL_UART_Transmit(huart,pData,length,USART_TIMEOUT);
}
 80054c8:	bf00      	nop
 80054ca:	3708      	adds	r7, #8
 80054cc:	46bd      	mov	sp, r7
 80054ce:	bd80      	pop	{r7, pc}

080054d0 <DiscrimateFrameType>:


/** Funcion que decodifica la trama entrante *******************************/
WSSFM1XRX_DL_Return_t DiscrimateFrameType(WSSFM1XRXConfig_t *obj){
 80054d0:	b480      	push	{r7}
 80054d2:	b085      	sub	sp, #20
 80054d4:	af00      	add	r7, sp, #0
 80054d6:	6078      	str	r0, [r7, #4]
	uint16_t tempReg;

	/* Discriminate the frame type */
	switch(obj->DL_NumericFrame[WSSFM1XRX_DL_CTRLREG] >> 4){ /* 4 most significant bits */
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80054de:	091b      	lsrs	r3, r3, #4
 80054e0:	b2db      	uxtb	r3, r3
 80054e2:	2b05      	cmp	r3, #5
 80054e4:	d000      	beq.n	80054e8 <DiscrimateFrameType+0x18>
		}

		break;

	default:
		break;
 80054e6:	e01a      	b.n	800551e <DiscrimateFrameType+0x4e>
		tempReg = (obj->DL_NumericFrame[WSSFM1XRX_DL_TREP] << 8) | obj->DL_NumericFrame[WSSFM1XRX_DL_TREP + 1]; 	/* junto los 2 bytes en 1*/
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 80054ee:	021b      	lsls	r3, r3, #8
 80054f0:	b21a      	sxth	r2, r3
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 80054f8:	b21b      	sxth	r3, r3
 80054fa:	4313      	orrs	r3, r2
 80054fc:	b21b      	sxth	r3, r3
 80054fe:	81fb      	strh	r3, [r7, #14]
		if(tempReg >= WSSFM1XRX_DL_MIN_REPORT_TIME){
 8005500:	89fb      	ldrh	r3, [r7, #14]
 8005502:	f5b3 7f1a 	cmp.w	r3, #616	; 0x268
 8005506:	d909      	bls.n	800551c <DiscrimateFrameType+0x4c>
			if(tempReg != obj->UL_ReportTimeS){ /*Si el dato es diferente*/
 8005508:	89fa      	ldrh	r2, [r7, #14]
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	6a1b      	ldr	r3, [r3, #32]
 800550e:	429a      	cmp	r2, r3
 8005510:	d002      	beq.n	8005518 <DiscrimateFrameType+0x48>
				obj->UL_ReportTimeS = tempReg;
 8005512:	89fa      	ldrh	r2, [r7, #14]
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	621a      	str	r2, [r3, #32]
			return WSSFM1XRX_DL_TIME_OK;
 8005518:	2304      	movs	r3, #4
 800551a:	e001      	b.n	8005520 <DiscrimateFrameType+0x50>
		break;
 800551c:	bf00      	nop
	}/* End switch */

	return WSSFM1XRX_DL_SUCCESS;
 800551e:	2300      	movs	r3, #0
}
 8005520:	4618      	mov	r0, r3
 8005522:	3714      	adds	r7, #20
 8005524:	46bd      	mov	sp, r7
 8005526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800552a:	4770      	bx	lr

0800552c <get_system_reset_cause>:
}

GPIO_PinState LedColor(char color, GPIO_PinState state){}
/*======================================================================================================================*/
/*Obtener las fuentes de interrupci�n*/
void get_system_reset_cause(void){
 800552c:	b580      	push	{r7, lr}
 800552e:	b084      	sub	sp, #16
 8005530:	af02      	add	r7, sp, #8
	__HAL_RCC_PWR_CLK_ENABLE(); /*para detectar sorce*/
 8005532:	4b2e      	ldr	r3, [pc, #184]	; (80055ec <get_system_reset_cause+0xc0>)
 8005534:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005536:	4a2d      	ldr	r2, [pc, #180]	; (80055ec <get_system_reset_cause+0xc0>)
 8005538:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800553c:	6593      	str	r3, [r2, #88]	; 0x58
 800553e:	4b2b      	ldr	r3, [pc, #172]	; (80055ec <get_system_reset_cause+0xc0>)
 8005540:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005542:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005546:	607b      	str	r3, [r7, #4]
 8005548:	687b      	ldr	r3, [r7, #4]
//	if(PWR-> CSR  & PWR_FLAG_WU ){
//		qDebugMessage("Wake up Transmision Pin\r\n");
//		PWR-> CR |=  PWR_CR_CWUF;
//		DataFrame.periodic = 1;
//	}else
	if (__HAL_RCC_GET_FLAG(RCC_FLAG_SFTRST)){
 800554a:	4b28      	ldr	r3, [pc, #160]	; (80055ec <get_system_reset_cause+0xc0>)
 800554c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005550:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005554:	2b00      	cmp	r3, #0
 8005556:	d017      	beq.n	8005588 <get_system_reset_cause+0x5c>
		/*Reset por software*/
		__HAL_RCC_CLEAR_RESET_FLAGS();
 8005558:	4b24      	ldr	r3, [pc, #144]	; (80055ec <get_system_reset_cause+0xc0>)
 800555a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800555e:	4a23      	ldr	r2, [pc, #140]	; (80055ec <get_system_reset_cause+0xc0>)
 8005560:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8005564:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
		DataFrame.periodic = 0;
 8005568:	4a21      	ldr	r2, [pc, #132]	; (80055f0 <get_system_reset_cause+0xc4>)
 800556a:	7993      	ldrb	r3, [r2, #6]
 800556c:	f36f 1345 	bfc	r3, #5, #1
 8005570:	7193      	strb	r3, [r2, #6]
		qDebugMessage("SOFTWARE_RESET\r\n");
 8005572:	2300      	movs	r3, #0
 8005574:	9301      	str	r3, [sp, #4]
 8005576:	2300      	movs	r3, #0
 8005578:	9300      	str	r3, [sp, #0]
 800557a:	4b1e      	ldr	r3, [pc, #120]	; (80055f4 <get_system_reset_cause+0xc8>)
 800557c:	4a1e      	ldr	r2, [pc, #120]	; (80055f8 <get_system_reset_cause+0xcc>)
 800557e:	2100      	movs	r1, #0
 8005580:	481d      	ldr	r0, [pc, #116]	; (80055f8 <get_system_reset_cause+0xcc>)
 8005582:	f002 f83f 	bl	8007604 <__qtrace_func>
		DataFrame.periodic = 1;
		qDebugMessage("Wake up Transmision Time\r\n");

	}

}
 8005586:	e02d      	b.n	80055e4 <get_system_reset_cause+0xb8>
	else if (__HAL_RCC_GET_FLAG(RCC_FLAG_BORRST)){
 8005588:	4b18      	ldr	r3, [pc, #96]	; (80055ec <get_system_reset_cause+0xc0>)
 800558a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800558e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005592:	2b00      	cmp	r3, #0
 8005594:	d017      	beq.n	80055c6 <get_system_reset_cause+0x9a>
		qDebugMessage("POWER-ON_RESET (POR) / POWER-DOWN_RESET (PDR)\r\n");
 8005596:	2300      	movs	r3, #0
 8005598:	9301      	str	r3, [sp, #4]
 800559a:	2300      	movs	r3, #0
 800559c:	9300      	str	r3, [sp, #0]
 800559e:	4b17      	ldr	r3, [pc, #92]	; (80055fc <get_system_reset_cause+0xd0>)
 80055a0:	4a15      	ldr	r2, [pc, #84]	; (80055f8 <get_system_reset_cause+0xcc>)
 80055a2:	2100      	movs	r1, #0
 80055a4:	4814      	ldr	r0, [pc, #80]	; (80055f8 <get_system_reset_cause+0xcc>)
 80055a6:	f002 f82d 	bl	8007604 <__qtrace_func>
		DataFrame.periodic = 0;
 80055aa:	4a11      	ldr	r2, [pc, #68]	; (80055f0 <get_system_reset_cause+0xc4>)
 80055ac:	7993      	ldrb	r3, [r2, #6]
 80055ae:	f36f 1345 	bfc	r3, #5, #1
 80055b2:	7193      	strb	r3, [r2, #6]
		__HAL_RCC_CLEAR_RESET_FLAGS();
 80055b4:	4b0d      	ldr	r3, [pc, #52]	; (80055ec <get_system_reset_cause+0xc0>)
 80055b6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80055ba:	4a0c      	ldr	r2, [pc, #48]	; (80055ec <get_system_reset_cause+0xc0>)
 80055bc:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80055c0:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 80055c4:	e00e      	b.n	80055e4 <get_system_reset_cause+0xb8>
		DataFrame.periodic = 1;
 80055c6:	4a0a      	ldr	r2, [pc, #40]	; (80055f0 <get_system_reset_cause+0xc4>)
 80055c8:	7993      	ldrb	r3, [r2, #6]
 80055ca:	f043 0320 	orr.w	r3, r3, #32
 80055ce:	7193      	strb	r3, [r2, #6]
		qDebugMessage("Wake up Transmision Time\r\n");
 80055d0:	2300      	movs	r3, #0
 80055d2:	9301      	str	r3, [sp, #4]
 80055d4:	2300      	movs	r3, #0
 80055d6:	9300      	str	r3, [sp, #0]
 80055d8:	4b09      	ldr	r3, [pc, #36]	; (8005600 <get_system_reset_cause+0xd4>)
 80055da:	4a07      	ldr	r2, [pc, #28]	; (80055f8 <get_system_reset_cause+0xcc>)
 80055dc:	2100      	movs	r1, #0
 80055de:	4806      	ldr	r0, [pc, #24]	; (80055f8 <get_system_reset_cause+0xcc>)
 80055e0:	f002 f810 	bl	8007604 <__qtrace_func>
}
 80055e4:	bf00      	nop
 80055e6:	3708      	adds	r7, #8
 80055e8:	46bd      	mov	sp, r7
 80055ea:	bd80      	pop	{r7, pc}
 80055ec:	40021000 	.word	0x40021000
 80055f0:	20000590 	.word	0x20000590
 80055f4:	08009490 	.word	0x08009490
 80055f8:	080094a4 	.word	0x080094a4
 80055fc:	080094a8 	.word	0x080094a8
 8005600:	080094d8 	.word	0x080094d8

08005604 <HAL_UART_RxCpltCallback>:
/*
===================================================================================
		 	 ### Funcion recibe por interrupcion de recepcion
===================================================================================
*/
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8005604:	b580      	push	{r7, lr}
 8005606:	b082      	sub	sp, #8
 8005608:	af00      	add	r7, sp, #0
 800560a:	6078      	str	r0, [r7, #4]

	//sigfoxISRRX(&SigfoxModule, UART_RX.Data);
	//qResponseISRHandler(&ResponseObject,rxbyte);

	if(huart->Instance == USART2){
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	4a24      	ldr	r2, [pc, #144]	; (80056a4 <HAL_UART_RxCpltCallback+0xa0>)
 8005612:	4293      	cmp	r3, r2
 8005614:	d10c      	bne.n	8005630 <HAL_UART_RxCpltCallback+0x2c>
		WSSFM1XRX_ISRRX(&SigfoxModule,UART_RX.Data);  // queda almacenado en  UART_RX.Data;
 8005616:	4b24      	ldr	r3, [pc, #144]	; (80056a8 <HAL_UART_RxCpltCallback+0xa4>)
 8005618:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 800561c:	b2db      	uxtb	r3, r3
 800561e:	4619      	mov	r1, r3
 8005620:	4822      	ldr	r0, [pc, #136]	; (80056ac <HAL_UART_RxCpltCallback+0xa8>)
 8005622:	f000 fbdf 	bl	8005de4 <WSSFM1XRX_ISRRX>
		HAL_UART_Receive_IT( &huart2,(uint8_t *)&UART_RX.Data,USART_RX_AMOUNT_BYTES);
 8005626:	2201      	movs	r2, #1
 8005628:	4921      	ldr	r1, [pc, #132]	; (80056b0 <HAL_UART_RxCpltCallback+0xac>)
 800562a:	4822      	ldr	r0, [pc, #136]	; (80056b4 <HAL_UART_RxCpltCallback+0xb0>)
 800562c:	f7fe ff18 	bl	8004460 <HAL_UART_Receive_IT>
	}
	if(huart->Instance == USART3){
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	4a20      	ldr	r2, [pc, #128]	; (80056b8 <HAL_UART_RxCpltCallback+0xb4>)
 8005636:	4293      	cmp	r3, r2
 8005638:	d12f      	bne.n	800569a <HAL_UART_RxCpltCallback+0x96>
		qResponseISRHandler(&ResponseObject,UART_RX3.Data);
 800563a:	4b20      	ldr	r3, [pc, #128]	; (80056bc <HAL_UART_RxCpltCallback+0xb8>)
 800563c:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8005640:	b2db      	uxtb	r3, r3
 8005642:	4619      	mov	r1, r3
 8005644:	481e      	ldr	r0, [pc, #120]	; (80056c0 <HAL_UART_RxCpltCallback+0xbc>)
 8005646:	f001 ffa8 	bl	800759a <qResponseISRHandler>
		if(UART_RX3.Index < sizeof(UART_RX3.Buffer)-1){
 800564a:	4b1c      	ldr	r3, [pc, #112]	; (80056bc <HAL_UART_RxCpltCallback+0xb8>)
 800564c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8005650:	b2db      	uxtb	r3, r3
 8005652:	2b26      	cmp	r3, #38	; 0x26
 8005654:	d818      	bhi.n	8005688 <HAL_UART_RxCpltCallback+0x84>
			UART_RX3.Buffer[UART_RX3.Index++] = UART_RX3.Data;
 8005656:	4b19      	ldr	r3, [pc, #100]	; (80056bc <HAL_UART_RxCpltCallback+0xb8>)
 8005658:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800565c:	b2db      	uxtb	r3, r3
 800565e:	1c5a      	adds	r2, r3, #1
 8005660:	b2d1      	uxtb	r1, r2
 8005662:	4a16      	ldr	r2, [pc, #88]	; (80056bc <HAL_UART_RxCpltCallback+0xb8>)
 8005664:	f882 1028 	strb.w	r1, [r2, #40]	; 0x28
 8005668:	461a      	mov	r2, r3
 800566a:	4b14      	ldr	r3, [pc, #80]	; (80056bc <HAL_UART_RxCpltCallback+0xb8>)
 800566c:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8005670:	b2d9      	uxtb	r1, r3
 8005672:	4b12      	ldr	r3, [pc, #72]	; (80056bc <HAL_UART_RxCpltCallback+0xb8>)
 8005674:	5499      	strb	r1, [r3, r2]
			UART_RX3.Buffer[UART_RX3.Index] = '\0';
 8005676:	4b11      	ldr	r3, [pc, #68]	; (80056bc <HAL_UART_RxCpltCallback+0xb8>)
 8005678:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800567c:	b2db      	uxtb	r3, r3
 800567e:	461a      	mov	r2, r3
 8005680:	4b0e      	ldr	r3, [pc, #56]	; (80056bc <HAL_UART_RxCpltCallback+0xb8>)
 8005682:	2100      	movs	r1, #0
 8005684:	5499      	strb	r1, [r3, r2]
 8005686:	e003      	b.n	8005690 <HAL_UART_RxCpltCallback+0x8c>
		}else UART_RX3.Index = 0;
 8005688:	4b0c      	ldr	r3, [pc, #48]	; (80056bc <HAL_UART_RxCpltCallback+0xb8>)
 800568a:	2200      	movs	r2, #0
 800568c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		HAL_UART_Receive_IT(&huart3,(uint8_t *)&UART_RX3.Data,USART_RX_AMOUNT_BYTES);
 8005690:	2201      	movs	r2, #1
 8005692:	490c      	ldr	r1, [pc, #48]	; (80056c4 <HAL_UART_RxCpltCallback+0xc0>)
 8005694:	480c      	ldr	r0, [pc, #48]	; (80056c8 <HAL_UART_RxCpltCallback+0xc4>)
 8005696:	f7fe fee3 	bl	8004460 <HAL_UART_Receive_IT>
	}
}
 800569a:	bf00      	nop
 800569c:	3708      	adds	r7, #8
 800569e:	46bd      	mov	sp, r7
 80056a0:	bd80      	pop	{r7, pc}
 80056a2:	bf00      	nop
 80056a4:	40004400 	.word	0x40004400
 80056a8:	20000620 	.word	0x20000620
 80056ac:	2000064c 	.word	0x2000064c
 80056b0:	20000649 	.word	0x20000649
 80056b4:	200005a0 	.word	0x200005a0
 80056b8:	40004800 	.word	0x40004800
 80056bc:	2000030c 	.word	0x2000030c
 80056c0:	20000338 	.word	0x20000338
 80056c4:	20000335 	.word	0x20000335
 80056c8:	20000350 	.word	0x20000350

080056cc <ProjectInformation>:

void ProjectInformation(void) {
 80056cc:	b580      	push	{r7, lr}
 80056ce:	af00      	add	r7, sp, #0

	PutStringWrapperUart_2(NULL,"\r\n=========================================\r\n");
 80056d0:	490e      	ldr	r1, [pc, #56]	; (800570c <ProjectInformation+0x40>)
 80056d2:	2000      	movs	r0, #0
 80056d4:	f7ff fe92 	bl	80053fc <PutStringWrapperUart_2>
	PutStringWrapperUart_2(NULL, APP_STRING);
 80056d8:	490d      	ldr	r1, [pc, #52]	; (8005710 <ProjectInformation+0x44>)
 80056da:	2000      	movs	r0, #0
 80056dc:	f7ff fe8e 	bl	80053fc <PutStringWrapperUart_2>
	PutStringWrapperUart_2(NULL, INF_STRING);
 80056e0:	490c      	ldr	r1, [pc, #48]	; (8005714 <ProjectInformation+0x48>)
 80056e2:	2000      	movs	r0, #0
 80056e4:	f7ff fe8a 	bl	80053fc <PutStringWrapperUart_2>
	PutStringWrapperUart_2(NULL, REV_STRING);
 80056e8:	490b      	ldr	r1, [pc, #44]	; (8005718 <ProjectInformation+0x4c>)
 80056ea:	2000      	movs	r0, #0
 80056ec:	f7ff fe86 	bl	80053fc <PutStringWrapperUart_2>
	PutStringWrapperUart_2(NULL, AUT_STRING);
 80056f0:	490a      	ldr	r1, [pc, #40]	; (800571c <ProjectInformation+0x50>)
 80056f2:	2000      	movs	r0, #0
 80056f4:	f7ff fe82 	bl	80053fc <PutStringWrapperUart_2>
	PutStringWrapperUart_2(NULL, URL_STRING);
 80056f8:	4909      	ldr	r1, [pc, #36]	; (8005720 <ProjectInformation+0x54>)
 80056fa:	2000      	movs	r0, #0
 80056fc:	f7ff fe7e 	bl	80053fc <PutStringWrapperUart_2>
	PutStringWrapperUart_2(NULL,"=========================================\r\n\r\n");
 8005700:	4908      	ldr	r1, [pc, #32]	; (8005724 <ProjectInformation+0x58>)
 8005702:	2000      	movs	r0, #0
 8005704:	f7ff fe7a 	bl	80053fc <PutStringWrapperUart_2>
}
 8005708:	bf00      	nop
 800570a:	bd80      	pop	{r7, pc}
 800570c:	080094f4 	.word	0x080094f4
 8005710:	08009524 	.word	0x08009524
 8005714:	0800955c 	.word	0x0800955c
 8005718:	08009580 	.word	0x08009580
 800571c:	08009590 	.word	0x08009590
 8005720:	080095b4 	.word	0x080095b4
 8005724:	080095d8 	.word	0x080095d8

08005728 <App_ADCReadSingleChanne>:

uint32_t App_ADCReadSingleChanne(ADC_HandleTypeDef* hadc, uint32_t Channel){
 8005728:	b580      	push	{r7, lr}
 800572a:	b08a      	sub	sp, #40	; 0x28
 800572c:	af00      	add	r7, sp, #0
 800572e:	6078      	str	r0, [r7, #4]
 8005730:	6039      	str	r1, [r7, #0]
	uint32_t value = 0ul;
 8005732:	2300      	movs	r3, #0
 8005734:	627b      	str	r3, [r7, #36]	; 0x24
	ADC_ChannelConfTypeDef sConfig = {0};
 8005736:	f107 030c 	add.w	r3, r7, #12
 800573a:	2200      	movs	r2, #0
 800573c:	601a      	str	r2, [r3, #0]
 800573e:	605a      	str	r2, [r3, #4]
 8005740:	609a      	str	r2, [r3, #8]
 8005742:	60da      	str	r2, [r3, #12]
 8005744:	611a      	str	r2, [r3, #16]
 8005746:	615a      	str	r2, [r3, #20]
	sConfig.Channel = Channel << 26U;
 8005748:	683b      	ldr	r3, [r7, #0]
 800574a:	069b      	lsls	r3, r3, #26
 800574c:	60fb      	str	r3, [r7, #12]
	sConfig.Rank = ADC_REGULAR_RANK_1;
 800574e:	2306      	movs	r3, #6
 8005750:	613b      	str	r3, [r7, #16]
	sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 8005752:	2307      	movs	r3, #7
 8005754:	617b      	str	r3, [r7, #20]
	sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8005756:	237f      	movs	r3, #127	; 0x7f
 8005758:	61bb      	str	r3, [r7, #24]
	sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800575a:	2304      	movs	r3, #4
 800575c:	61fb      	str	r3, [r7, #28]
	sConfig.Offset = 0;
 800575e:	2300      	movs	r3, #0
 8005760:	623b      	str	r3, [r7, #32]

	HAL_ADC_ConfigChannel(hadc, &sConfig);
 8005762:	f107 030c 	add.w	r3, r7, #12
 8005766:	4619      	mov	r1, r3
 8005768:	6878      	ldr	r0, [r7, #4]
 800576a:	f7fc f8fb 	bl	8001964 <HAL_ADC_ConfigChannel>
	HAL_ADC_Start(hadc);
 800576e:	6878      	ldr	r0, [r7, #4]
 8005770:	f7fb ff2c 	bl	80015cc <HAL_ADC_Start>
	while( HAL_ADC_PollForConversion(hadc, 0) == HAL_OK ){}
 8005774:	bf00      	nop
 8005776:	2100      	movs	r1, #0
 8005778:	6878      	ldr	r0, [r7, #4]
 800577a:	f7fc f815 	bl	80017a8 <HAL_ADC_PollForConversion>
 800577e:	4603      	mov	r3, r0
 8005780:	2b00      	cmp	r3, #0
 8005782:	d0f8      	beq.n	8005776 <App_ADCReadSingleChanne+0x4e>
	value = HAL_ADC_GetValue(hadc);
 8005784:	6878      	ldr	r0, [r7, #4]
 8005786:	f7fc f8df 	bl	8001948 <HAL_ADC_GetValue>
 800578a:	6278      	str	r0, [r7, #36]	; 0x24
	HAL_ADC_Stop(hadc);
 800578c:	6878      	ldr	r0, [r7, #4]
 800578e:	f7fb ffd7 	bl	8001740 <HAL_ADC_Stop>
	return value;
 8005792:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8005794:	4618      	mov	r0, r3
 8005796:	3728      	adds	r7, #40	; 0x28
 8005798:	46bd      	mov	sp, r7
 800579a:	bd80      	pop	{r7, pc}

0800579c <WSSFM1XRX_Init>:
 * @note Example :
 * 		SigfoxModule.StatusFlag = WSSFM1XRX_Init(&SigfoxModule, RSTCtrl_Sigfox, RST2Ctrl_Sigfox, UART_SIGFOX_TX_STM, UART_SIGFOX_RX_STM ,WSSFM1XRX_UL_RCZ4,NULL,GetTick_ms);
 * @param obj Structure containing all data from the Sigfox module.
 * @return Operation result in the form WSSFM1XRX_Return_t.
 */
WSSFM1XRX_Return_t WSSFM1XRX_Init(WSSFM1XRXConfig_t *obj, DigitalFcn_t Reset, DigitalFcn_t Reset2, TxFnc_t Tx_Wssfm1xrx,WSSFM1XRX_FreqUL_t Frequency_Tx, WSSFM1XRX_Callback_t DownlinkCallback ,TickReadFcn_t TickRead,char* Input , uint8_t SizeInput, uint8_t MaxNumberRetries){
 800579c:	b580      	push	{r7, lr}
 800579e:	b084      	sub	sp, #16
 80057a0:	af00      	add	r7, sp, #0
 80057a2:	60f8      	str	r0, [r7, #12]
 80057a4:	60b9      	str	r1, [r7, #8]
 80057a6:	607a      	str	r2, [r7, #4]
 80057a8:	603b      	str	r3, [r7, #0]
	obj->RST=Reset;
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	68ba      	ldr	r2, [r7, #8]
 80057ae:	601a      	str	r2, [r3, #0]
	obj->RST2=Reset2;
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	687a      	ldr	r2, [r7, #4]
 80057b4:	605a      	str	r2, [r3, #4]
	obj->TX_WSSFM1XRX=Tx_Wssfm1xrx;
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	683a      	ldr	r2, [r7, #0]
 80057ba:	609a      	str	r2, [r3, #8]
	obj->CallbackDownlink = DownlinkCallback;
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	69fa      	ldr	r2, [r7, #28]
 80057c0:	611a      	str	r2, [r3, #16]
	obj->TICK_READ = TickRead;
 80057c2:	68fb      	ldr	r3, [r7, #12]
 80057c4:	6a3a      	ldr	r2, [r7, #32]
 80057c6:	60da      	str	r2, [r3, #12]
	obj->RxReady=SF_FALSE;
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	2200      	movs	r2, #0
 80057cc:	765a      	strb	r2, [r3, #25]
	obj->RxIndex=0;
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	2200      	movs	r2, #0
 80057d2:	769a      	strb	r2, [r3, #26]
	obj->Frequency=Frequency_Tx;
 80057d4:	68fb      	ldr	r3, [r7, #12]
 80057d6:	7e3a      	ldrb	r2, [r7, #24]
 80057d8:	771a      	strb	r2, [r3, #28]
	obj->RxFrame = Input; 
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80057de:	615a      	str	r2, [r3, #20]
	obj->SizeBuffRx = SizeInput;
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 80057e6:	761a      	strb	r2, [r3, #24]
	obj->State_Api = WSSFM1XRX_IDLE; /**/
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	2200      	movs	r2, #0
 80057ec:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
	obj->State_W = WSSFM1XRX_W_IDLE; /*State Idle function Wait non blocking*/
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	2202      	movs	r2, #2
 80057f4:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
	memset( (void *) obj->RxFrame,0,obj->SizeBuffRx);
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	6958      	ldr	r0, [r3, #20]
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	7e1b      	ldrb	r3, [r3, #24]
 8005800:	461a      	mov	r2, r3
 8005802:	2100      	movs	r1, #0
 8005804:	f003 f966 	bl	8008ad4 <memset>
	obj->MaxNumberRetries = MaxNumberRetries;
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 800580e:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
	return WSSFM1XRX_INIT_OK;
 8005812:	2305      	movs	r3, #5
}
 8005814:	4618      	mov	r0, r3
 8005816:	3710      	adds	r7, #16
 8005818:	46bd      	mov	sp, r7
 800581a:	bd80      	pop	{r7, pc}

0800581c <WSSFM1XRX_Wait_NonBlock>:
 * @param time in mili second.
 * @return Operation result in the form WSSFM1XRX_Return_t:
 * 			<< WSSFM1XRX_TIMEOUT >> if the time has expired
 * 			<< WSSFM1XRX_WAITING >> if the time has not expired
 */
WSSFM1XRX_Return_t WSSFM1XRX_Wait_NonBlock(WSSFM1XRXConfig_t *obj, uint32_t msec){
 800581c:	b580      	push	{r7, lr}
 800581e:	b082      	sub	sp, #8
 8005820:	af00      	add	r7, sp, #0
 8005822:	6078      	str	r0, [r7, #4]
 8005824:	6039      	str	r1, [r7, #0]
	static uint8_t RetValue;
	static uint32_t WSSFM1XRX_StartTick = 0;
	if(obj->State_W == WSSFM1XRX_W_IDLE ){
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800582c:	2b02      	cmp	r3, #2
 800582e:	d10f      	bne.n	8005850 <WSSFM1XRX_Wait_NonBlock+0x34>
		RetValue = WSSFM1XRX_WAITING ;
 8005830:	4b17      	ldr	r3, [pc, #92]	; (8005890 <WSSFM1XRX_Wait_NonBlock+0x74>)
 8005832:	2201      	movs	r2, #1
 8005834:	701a      	strb	r2, [r3, #0]
		WSSFM1XRX_StartTick = 0;
 8005836:	4b17      	ldr	r3, [pc, #92]	; (8005894 <WSSFM1XRX_Wait_NonBlock+0x78>)
 8005838:	2200      	movs	r2, #0
 800583a:	601a      	str	r2, [r3, #0]
		WSSFM1XRX_StartTick = obj->TICK_READ() ;/*tickRead_ms();*/
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	68db      	ldr	r3, [r3, #12]
 8005840:	4798      	blx	r3
 8005842:	4602      	mov	r2, r0
 8005844:	4b13      	ldr	r3, [pc, #76]	; (8005894 <WSSFM1XRX_Wait_NonBlock+0x78>)
 8005846:	601a      	str	r2, [r3, #0]
		obj->State_W = WSSFM1XRX_W_RUNNING ;
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	2203      	movs	r2, #3
 800584c:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
	}
	if( ( obj->TICK_READ() - WSSFM1XRX_StartTick) > msec ){ 
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	68db      	ldr	r3, [r3, #12]
 8005854:	4798      	blx	r3
 8005856:	4602      	mov	r2, r0
 8005858:	4b0e      	ldr	r3, [pc, #56]	; (8005894 <WSSFM1XRX_Wait_NonBlock+0x78>)
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	1ad3      	subs	r3, r2, r3
 800585e:	683a      	ldr	r2, [r7, #0]
 8005860:	429a      	cmp	r2, r3
 8005862:	d20b      	bcs.n	800587c <WSSFM1XRX_Wait_NonBlock+0x60>
		obj->State_W = WSSFM1XRX_W_IDLE;
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	2202      	movs	r2, #2
 8005868:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
		obj->State_Api = WSSFM1XRX_IDLE; /*Cuando vence el tiempo mando el comando de nuevo*/
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	2200      	movs	r2, #0
 8005870:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
		RetValue = WSSFM1XRX_TIMEOUT ;
 8005874:	4b06      	ldr	r3, [pc, #24]	; (8005890 <WSSFM1XRX_Wait_NonBlock+0x74>)
 8005876:	2200      	movs	r2, #0
 8005878:	701a      	strb	r2, [r3, #0]
 800587a:	e002      	b.n	8005882 <WSSFM1XRX_Wait_NonBlock+0x66>
	}else RetValue = WSSFM1XRX_WAITING;
 800587c:	4b04      	ldr	r3, [pc, #16]	; (8005890 <WSSFM1XRX_Wait_NonBlock+0x74>)
 800587e:	2201      	movs	r2, #1
 8005880:	701a      	strb	r2, [r3, #0]
	return RetValue;
 8005882:	4b03      	ldr	r3, [pc, #12]	; (8005890 <WSSFM1XRX_Wait_NonBlock+0x74>)
 8005884:	781b      	ldrb	r3, [r3, #0]

}
 8005886:	4618      	mov	r0, r3
 8005888:	3708      	adds	r7, #8
 800588a:	46bd      	mov	sp, r7
 800588c:	bd80      	pop	{r7, pc}
 800588e:	bf00      	nop
 8005890:	2000024f 	.word	0x2000024f
 8005894:	20000250 	.word	0x20000250

08005898 <WSSFM1XRX_Wait_Block>:
 * @param obj Structure containing all data from the Wisol module.	
 * @param time in mili second.
 * @return Operation result in the form WSSFM1XRX_Return_t:
 * 			<< WSSFM1XRX_TIMEOUT >> if the time has expired
 */
WSSFM1XRX_Return_t WSSFM1XRX_Wait_Block(WSSFM1XRXConfig_t *obj, uint32_t msec){
 8005898:	b580      	push	{r7, lr}
 800589a:	b082      	sub	sp, #8
 800589c:	af00      	add	r7, sp, #0
 800589e:	6078      	str	r0, [r7, #4]
 80058a0:	6039      	str	r1, [r7, #0]
	while( WSSFM1XRX_WAITING == WSSFM1XRX_Wait_NonBlock(obj, msec) ){
 80058a2:	bf00      	nop
 80058a4:	6839      	ldr	r1, [r7, #0]
 80058a6:	6878      	ldr	r0, [r7, #4]
 80058a8:	f7ff ffb8 	bl	800581c <WSSFM1XRX_Wait_NonBlock>
 80058ac:	4603      	mov	r3, r0
 80058ae:	2b01      	cmp	r3, #1
 80058b0:	d0f8      	beq.n	80058a4 <WSSFM1XRX_Wait_Block+0xc>
	}
	return WSSFM1XRX_TIMEOUT ;
 80058b2:	2300      	movs	r3, #0
}
 80058b4:	4618      	mov	r0, r3
 80058b6:	3708      	adds	r7, #8
 80058b8:	46bd      	mov	sp, r7
 80058ba:	bd80      	pop	{r7, pc}

080058bc <WSSFM1XRX_Sleep>:
 * @param Pointer to function delay blocking or non blocking, of type WSSFM1XRX_WaitMode_t
 * @return WSSFM1XRX_Return_t.
 * 			<< WSSFM1XRX_OK_RESPONSE >> If response expected is the correct
 * 			<< WSSFM1XRX_RSP_NOMATCH >> If response expected is not correct
 */
WSSFM1XRX_Return_t WSSFM1XRX_Sleep(WSSFM1XRXConfig_t *obj ,WSSFM1XRX_WaitMode_t Wait ){
 80058bc:	b580      	push	{r7, lr}
 80058be:	b084      	sub	sp, #16
 80058c0:	af02      	add	r7, sp, #8
 80058c2:	6078      	str	r0, [r7, #4]
 80058c4:	6039      	str	r1, [r7, #0]
	obj->RST(1);
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	2001      	movs	r0, #1
 80058cc:	4798      	blx	r3
	obj->RST2(1);
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	685b      	ldr	r3, [r3, #4]
 80058d2:	2001      	movs	r0, #1
 80058d4:	4798      	blx	r3
	return WSSFM1XRX_SendRawMessage(obj,"AT$P=2\r","OK",NULL,Wait,WSSFM1XRX_SLEEP_TIME_DELAY_RESP); 
 80058d6:	f640 33b8 	movw	r3, #3000	; 0xbb8
 80058da:	9301      	str	r3, [sp, #4]
 80058dc:	683b      	ldr	r3, [r7, #0]
 80058de:	9300      	str	r3, [sp, #0]
 80058e0:	2300      	movs	r3, #0
 80058e2:	4a05      	ldr	r2, [pc, #20]	; (80058f8 <WSSFM1XRX_Sleep+0x3c>)
 80058e4:	4905      	ldr	r1, [pc, #20]	; (80058fc <WSSFM1XRX_Sleep+0x40>)
 80058e6:	6878      	ldr	r0, [r7, #4]
 80058e8:	f000 fa24 	bl	8005d34 <WSSFM1XRX_SendRawMessage>
 80058ec:	4603      	mov	r3, r0

}
 80058ee:	4618      	mov	r0, r3
 80058f0:	3708      	adds	r7, #8
 80058f2:	46bd      	mov	sp, r7
 80058f4:	bd80      	pop	{r7, pc}
 80058f6:	bf00      	nop
 80058f8:	08009680 	.word	0x08009680
 80058fc:	08009684 	.word	0x08009684

08005900 <WSSFM1XRX_WakeUP>:
 * 		WSSFM1XRX_WakeUP(&SigfoxModule,Wait);
 * @param obj Structure containing all data from the Wisol module.
 * @param Pointer to function delay blocking or non blocking, of type WSSFM1XRX_WaitMode_t
 * @return void.
 */
WSSFM1XRX_Return_t WSSFM1XRX_WakeUP(WSSFM1XRXConfig_t *obj ,WSSFM1XRX_WaitMode_t Wait  ) {
 8005900:	b580      	push	{r7, lr}
 8005902:	b082      	sub	sp, #8
 8005904:	af00      	add	r7, sp, #0
 8005906:	6078      	str	r0, [r7, #4]
 8005908:	6039      	str	r1, [r7, #0]
	static WSSFM1XRX_Return_t RetValue = WSSFM1XRX_NONE, RetValueAux = WSSFM1XRX_NONE;  
	if( WSSFM1XRX_NONE ==  RetValueAux ) {
 800590a:	4b14      	ldr	r3, [pc, #80]	; (800595c <WSSFM1XRX_WakeUP+0x5c>)
 800590c:	781b      	ldrb	r3, [r3, #0]
 800590e:	2b04      	cmp	r3, #4
 8005910:	d106      	bne.n	8005920 <WSSFM1XRX_WakeUP+0x20>
		obj->RST(SF_FALSE);
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	2000      	movs	r0, #0
 8005918:	4798      	blx	r3
		RetValueAux = WSSFM1XRX_WAITING;
 800591a:	4b10      	ldr	r3, [pc, #64]	; (800595c <WSSFM1XRX_WakeUP+0x5c>)
 800591c:	2201      	movs	r2, #1
 800591e:	701a      	strb	r2, [r3, #0]
	}
	RetValue =  Wait(obj,WSSFM1XRX_WAKEUP_TIME_DELAY_PULSE); /*Return WAITING or TIMEOUT*/
 8005920:	683b      	ldr	r3, [r7, #0]
 8005922:	2164      	movs	r1, #100	; 0x64
 8005924:	6878      	ldr	r0, [r7, #4]
 8005926:	4798      	blx	r3
 8005928:	4603      	mov	r3, r0
 800592a:	461a      	mov	r2, r3
 800592c:	4b0c      	ldr	r3, [pc, #48]	; (8005960 <WSSFM1XRX_WakeUP+0x60>)
 800592e:	701a      	strb	r2, [r3, #0]

	if(WSSFM1XRX_TIMEOUT == RetValue) {
 8005930:	4b0b      	ldr	r3, [pc, #44]	; (8005960 <WSSFM1XRX_WakeUP+0x60>)
 8005932:	781b      	ldrb	r3, [r3, #0]
 8005934:	2b00      	cmp	r3, #0
 8005936:	d10a      	bne.n	800594e <WSSFM1XRX_WakeUP+0x4e>
		obj->RST(SF_TRUE);
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	2001      	movs	r0, #1
 800593e:	4798      	blx	r3
		obj->RST2(SF_TRUE);
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	685b      	ldr	r3, [r3, #4]
 8005944:	2001      	movs	r0, #1
 8005946:	4798      	blx	r3
		RetValueAux = WSSFM1XRX_NONE;
 8005948:	4b04      	ldr	r3, [pc, #16]	; (800595c <WSSFM1XRX_WakeUP+0x5c>)
 800594a:	2204      	movs	r2, #4
 800594c:	701a      	strb	r2, [r3, #0]
	}
	/*Wait after exit low-power mode*/
	return  RetValue;
 800594e:	4b04      	ldr	r3, [pc, #16]	; (8005960 <WSSFM1XRX_WakeUP+0x60>)
 8005950:	781b      	ldrb	r3, [r3, #0]
}
 8005952:	4618      	mov	r0, r3
 8005954:	3708      	adds	r7, #8
 8005956:	46bd      	mov	sp, r7
 8005958:	bd80      	pop	{r7, pc}
 800595a:	bf00      	nop
 800595c:	20000020 	.word	0x20000020
 8005960:	20000021 	.word	0x20000021

08005964 <WSSFM1XRX_ResetModule>:
 * 		WSSFM1XRX_ResetModule(&SigfoxModule,Wait);
 * @param obj Structure containing all data from the Wisol module.
 * @param Pointer to function delay blocking or non blocking, of type WSSFM1XRX_WaitMode_t
 * @return void.
 */
WSSFM1XRX_Return_t WSSFM1XRX_ResetModule(WSSFM1XRXConfig_t *obj ,WSSFM1XRX_WaitMode_t Wait  ){
 8005964:	b580      	push	{r7, lr}
 8005966:	b082      	sub	sp, #8
 8005968:	af00      	add	r7, sp, #0
 800596a:	6078      	str	r0, [r7, #4]
 800596c:	6039      	str	r1, [r7, #0]

	static WSSFM1XRX_Return_t RetValue = WSSFM1XRX_NONE, RetValueAux = WSSFM1XRX_NONE;
	if( WSSFM1XRX_NONE ==  RetValueAux ) {
 800596e:	4b16      	ldr	r3, [pc, #88]	; (80059c8 <WSSFM1XRX_ResetModule+0x64>)
 8005970:	781b      	ldrb	r3, [r3, #0]
 8005972:	2b04      	cmp	r3, #4
 8005974:	d109      	bne.n	800598a <WSSFM1XRX_ResetModule+0x26>
		WSSFM1XRX_ResetObject(obj);
 8005976:	6878      	ldr	r0, [r7, #4]
 8005978:	f000 fabb 	bl	8005ef2 <WSSFM1XRX_ResetObject>
 		obj->RST2(SF_FALSE);  /*Reset*/
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	685b      	ldr	r3, [r3, #4]
 8005980:	2000      	movs	r0, #0
 8005982:	4798      	blx	r3
		RetValueAux = WSSFM1XRX_WAITING;
 8005984:	4b10      	ldr	r3, [pc, #64]	; (80059c8 <WSSFM1XRX_ResetModule+0x64>)
 8005986:	2201      	movs	r2, #1
 8005988:	701a      	strb	r2, [r3, #0]
	}
	RetValue =  Wait(obj,WSSFM1XRX_SLEEP_TIME_RESET); /*Return WAITING or TIMEOUT*/
 800598a:	683b      	ldr	r3, [r7, #0]
 800598c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8005990:	6878      	ldr	r0, [r7, #4]
 8005992:	4798      	blx	r3
 8005994:	4603      	mov	r3, r0
 8005996:	461a      	mov	r2, r3
 8005998:	4b0c      	ldr	r3, [pc, #48]	; (80059cc <WSSFM1XRX_ResetModule+0x68>)
 800599a:	701a      	strb	r2, [r3, #0]

	if(WSSFM1XRX_TIMEOUT == RetValue) {
 800599c:	4b0b      	ldr	r3, [pc, #44]	; (80059cc <WSSFM1XRX_ResetModule+0x68>)
 800599e:	781b      	ldrb	r3, [r3, #0]
 80059a0:	2b00      	cmp	r3, #0
 80059a2:	d10a      	bne.n	80059ba <WSSFM1XRX_ResetModule+0x56>
		obj->RST(SF_TRUE);
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	2001      	movs	r0, #1
 80059aa:	4798      	blx	r3
		obj->RST2(SF_TRUE);
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	685b      	ldr	r3, [r3, #4]
 80059b0:	2001      	movs	r0, #1
 80059b2:	4798      	blx	r3
		RetValueAux = WSSFM1XRX_NONE;
 80059b4:	4b04      	ldr	r3, [pc, #16]	; (80059c8 <WSSFM1XRX_ResetModule+0x64>)
 80059b6:	2204      	movs	r2, #4
 80059b8:	701a      	strb	r2, [r3, #0]
	}
	/*Wait despues de salir del modo de bajo consumo*/
	return  RetValue;
 80059ba:	4b04      	ldr	r3, [pc, #16]	; (80059cc <WSSFM1XRX_ResetModule+0x68>)
 80059bc:	781b      	ldrb	r3, [r3, #0]
}
 80059be:	4618      	mov	r0, r3
 80059c0:	3708      	adds	r7, #8
 80059c2:	46bd      	mov	sp, r7
 80059c4:	bd80      	pop	{r7, pc}
 80059c6:	bf00      	nop
 80059c8:	20000022 	.word	0x20000022
 80059cc:	20000023 	.word	0x20000023

080059d0 <WSSFM1XRX_CheckModule>:
 * @param Pointer to function delay blocking or non blocking, of type WSSFM1XRX_WaitMode_t
 * @return WSSFM1XRX_Return_t.
 * 			<< WSSFM1XRX_OK_RESPONSE >> If response expected is the correct
 * 			<< WSSFM1XRX_RSP_NOMATCH >> If response expected is not correct
 */
WSSFM1XRX_Return_t WSSFM1XRX_CheckModule(WSSFM1XRXConfig_t *obj,WSSFM1XRX_WaitMode_t Wait ){
 80059d0:	b580      	push	{r7, lr}
 80059d2:	b084      	sub	sp, #16
 80059d4:	af02      	add	r7, sp, #8
 80059d6:	6078      	str	r0, [r7, #4]
 80059d8:	6039      	str	r1, [r7, #0]
	return WSSFM1XRX_SendRawMessage(obj,"AT\r","OK",NULL,Wait,WSSFM1XRX_GENERAL_TIME_DELAY_RESP); 
 80059da:	f240 53dc 	movw	r3, #1500	; 0x5dc
 80059de:	9301      	str	r3, [sp, #4]
 80059e0:	683b      	ldr	r3, [r7, #0]
 80059e2:	9300      	str	r3, [sp, #0]
 80059e4:	2300      	movs	r3, #0
 80059e6:	4a05      	ldr	r2, [pc, #20]	; (80059fc <WSSFM1XRX_CheckModule+0x2c>)
 80059e8:	4905      	ldr	r1, [pc, #20]	; (8005a00 <WSSFM1XRX_CheckModule+0x30>)
 80059ea:	6878      	ldr	r0, [r7, #4]
 80059ec:	f000 f9a2 	bl	8005d34 <WSSFM1XRX_SendRawMessage>
 80059f0:	4603      	mov	r3, r0
}
 80059f2:	4618      	mov	r0, r3
 80059f4:	3708      	adds	r7, #8
 80059f6:	46bd      	mov	sp, r7
 80059f8:	bd80      	pop	{r7, pc}
 80059fa:	bf00      	nop
 80059fc:	08009680 	.word	0x08009680
 8005a00:	0800968c 	.word	0x0800968c

08005a04 <WSSFM1XRX_GetID>:
 * @return WSSFM1XRX_Return_t
 * 			WSSFM1XRX_OK_RESPONSE
 * 			WSSFM1XRX_FAILURE
 * 			WSSFM1XRX_WAITING
 */
WSSFM1XRX_Return_t WSSFM1XRX_GetID(WSSFM1XRXConfig_t *obj,WSSFM1XRX_WaitMode_t Wait,char *IDStr){
 8005a04:	b580      	push	{r7, lr}
 8005a06:	b084      	sub	sp, #16
 8005a08:	af00      	add	r7, sp, #0
 8005a0a:	60f8      	str	r0, [r7, #12]
 8005a0c:	60b9      	str	r1, [r7, #8]
 8005a0e:	607a      	str	r2, [r7, #4]
	return 	WSSFM1XRX_GetRespNoexpected(obj,Wait,"AT$I=10\r",IDStr);
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	4a05      	ldr	r2, [pc, #20]	; (8005a28 <WSSFM1XRX_GetID+0x24>)
 8005a14:	68b9      	ldr	r1, [r7, #8]
 8005a16:	68f8      	ldr	r0, [r7, #12]
 8005a18:	f000 fb11 	bl	800603e <WSSFM1XRX_GetRespNoexpected>
 8005a1c:	4603      	mov	r3, r0

	/*return NULL;*/
}
 8005a1e:	4618      	mov	r0, r3
 8005a20:	3710      	adds	r7, #16
 8005a22:	46bd      	mov	sp, r7
 8005a24:	bd80      	pop	{r7, pc}
 8005a26:	bf00      	nop
 8005a28:	08009690 	.word	0x08009690

08005a2c <WSSFM1XRX_GetPAC>:
 * @return WSSFM1XRX_Return_t
 * 			WSSFM1XRX_OK_RESPONSE
 * 			WSSFM1XRX_FAILURE
 * 			WSSFM1XRX_WAITING
 */
WSSFM1XRX_Return_t WSSFM1XRX_GetPAC(WSSFM1XRXConfig_t *obj,WSSFM1XRX_WaitMode_t Wait,char *PACStr ){
 8005a2c:	b580      	push	{r7, lr}
 8005a2e:	b084      	sub	sp, #16
 8005a30:	af00      	add	r7, sp, #0
 8005a32:	60f8      	str	r0, [r7, #12]
 8005a34:	60b9      	str	r1, [r7, #8]
 8005a36:	607a      	str	r2, [r7, #4]
	return 	WSSFM1XRX_GetRespNoexpected(obj,Wait,"AT$I=11\r",PACStr);
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	4a05      	ldr	r2, [pc, #20]	; (8005a50 <WSSFM1XRX_GetPAC+0x24>)
 8005a3c:	68b9      	ldr	r1, [r7, #8]
 8005a3e:	68f8      	ldr	r0, [r7, #12]
 8005a40:	f000 fafd 	bl	800603e <WSSFM1XRX_GetRespNoexpected>
 8005a44:	4603      	mov	r3, r0
}
 8005a46:	4618      	mov	r0, r3
 8005a48:	3710      	adds	r7, #16
 8005a4a:	46bd      	mov	sp, r7
 8005a4c:	bd80      	pop	{r7, pc}
 8005a4e:	bf00      	nop
 8005a50:	0800969c 	.word	0x0800969c

08005a54 <WSSFM1XRX_GetVoltage>:
 * @return WSSFM1XRX_Return_t
 * 			WSSFM1XRX_OK_RESPONSE
 * 			WSSFM1XRX_FAILURE
 * 			WSSFM1XRX_WAITING
 */
WSSFM1XRX_Return_t WSSFM1XRX_GetVoltage(WSSFM1XRXConfig_t *obj, WSSFM1XRX_WaitMode_t Wait,uint16_t *mVolt ){
 8005a54:	b580      	push	{r7, lr}
 8005a56:	b088      	sub	sp, #32
 8005a58:	af00      	add	r7, sp, #0
 8005a5a:	60f8      	str	r0, [r7, #12]
 8005a5c:	60b9      	str	r1, [r7, #8]
 8005a5e:	607a      	str	r2, [r7, #4]
	char mVolStr[10]; /*Stored stringmV*/
	char *ptr = NULL;
 8005a60:	2300      	movs	r3, #0
 8005a62:	613b      	str	r3, [r7, #16]
	WSSFM1XRX_Return_t RetValue;

	RetValue =	WSSFM1XRX_GetRespNoexpected(obj,Wait,"AT$V?\r",mVolStr);
 8005a64:	f107 0314 	add.w	r3, r7, #20
 8005a68:	4a0b      	ldr	r2, [pc, #44]	; (8005a98 <WSSFM1XRX_GetVoltage+0x44>)
 8005a6a:	68b9      	ldr	r1, [r7, #8]
 8005a6c:	68f8      	ldr	r0, [r7, #12]
 8005a6e:	f000 fae6 	bl	800603e <WSSFM1XRX_GetRespNoexpected>
 8005a72:	4603      	mov	r3, r0
 8005a74:	77fb      	strb	r3, [r7, #31]
	*mVolt = strtol((const char*)mVolStr , &ptr ,BASE_DECIMAL);
 8005a76:	f107 0110 	add.w	r1, r7, #16
 8005a7a:	f107 0314 	add.w	r3, r7, #20
 8005a7e:	220a      	movs	r2, #10
 8005a80:	4618      	mov	r0, r3
 8005a82:	f003 f8f9 	bl	8008c78 <strtol>
 8005a86:	4603      	mov	r3, r0
 8005a88:	b29a      	uxth	r2, r3
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	801a      	strh	r2, [r3, #0]
	return RetValue;
 8005a8e:	7ffb      	ldrb	r3, [r7, #31]
}
 8005a90:	4618      	mov	r0, r3
 8005a92:	3720      	adds	r7, #32
 8005a94:	46bd      	mov	sp, r7
 8005a96:	bd80      	pop	{r7, pc}
 8005a98:	080096a8 	.word	0x080096a8

08005a9c <WSSFM1XRX_AskChannels>:
 * 		WSSFM1XRX_AskChannels(&SigfoxModule);
 * @param obj Structure containing all data from the Sigfox module.
 * @param Pointer to function delay blocking or non blocking, of type WSSFM1XRX_WaitMode_t
 * @return Pointer to reception buffer
 */
WSSFM1XRX_Return_t WSSFM1XRX_AskChannels(WSSFM1XRXConfig_t *obj,WSSFM1XRX_WaitMode_t Wait,Channels_t *Channels ){
 8005a9c:	b580      	push	{r7, lr}
 8005a9e:	b088      	sub	sp, #32
 8005aa0:	af02      	add	r7, sp, #8
 8005aa2:	60f8      	str	r0, [r7, #12]
 8005aa4:	60b9      	str	r1, [r7, #8]
 8005aa6:	607a      	str	r2, [r7, #4]
	WSSFM1XRX_Return_t RetVal ;
	char* rspPtr;
	RetVal = WSSFM1XRX_SendRawMessage(obj,"AT$GI?\r",NULL,NULL,Wait,WSSFM1XRX_GENERAL_TIME_DELAY_RESP);
 8005aa8:	f240 53dc 	movw	r3, #1500	; 0x5dc
 8005aac:	9301      	str	r3, [sp, #4]
 8005aae:	68bb      	ldr	r3, [r7, #8]
 8005ab0:	9300      	str	r3, [sp, #0]
 8005ab2:	2300      	movs	r3, #0
 8005ab4:	2200      	movs	r2, #0
 8005ab6:	4913      	ldr	r1, [pc, #76]	; (8005b04 <WSSFM1XRX_AskChannels+0x68>)
 8005ab8:	68f8      	ldr	r0, [r7, #12]
 8005aba:	f000 f93b 	bl	8005d34 <WSSFM1XRX_SendRawMessage>
 8005abe:	4603      	mov	r3, r0
 8005ac0:	75fb      	strb	r3, [r7, #23]

	if(WSSFM1XRX_OK_RESPONSE == RetVal){
 8005ac2:	7dfb      	ldrb	r3, [r7, #23]
 8005ac4:	2b03      	cmp	r3, #3
 8005ac6:	d117      	bne.n	8005af8 <WSSFM1XRX_AskChannels+0x5c>
		rspPtr=strchr( ((const char *)obj->RxFrame) , ',');
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	695b      	ldr	r3, [r3, #20]
 8005acc:	212c      	movs	r1, #44	; 0x2c
 8005ace:	4618      	mov	r0, r3
 8005ad0:	f003 f828 	bl	8008b24 <strchr>
 8005ad4:	6138      	str	r0, [r7, #16]
		if(rspPtr != NULL){
 8005ad6:	693b      	ldr	r3, [r7, #16]
 8005ad8:	2b00      	cmp	r3, #0
 8005ada:	d00d      	beq.n	8005af8 <WSSFM1XRX_AskChannels+0x5c>
			Channels->x = (*(rspPtr-1))-'0';
 8005adc:	693b      	ldr	r3, [r7, #16]
 8005ade:	3b01      	subs	r3, #1
 8005ae0:	781b      	ldrb	r3, [r3, #0]
 8005ae2:	3b30      	subs	r3, #48	; 0x30
 8005ae4:	b2da      	uxtb	r2, r3
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	701a      	strb	r2, [r3, #0]
			Channels->y = (*(rspPtr+1))-'0';
 8005aea:	693b      	ldr	r3, [r7, #16]
 8005aec:	3301      	adds	r3, #1
 8005aee:	781b      	ldrb	r3, [r3, #0]
 8005af0:	3b30      	subs	r3, #48	; 0x30
 8005af2:	b2da      	uxtb	r2, r3
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	705a      	strb	r2, [r3, #1]
		}
	}
	return RetVal;
 8005af8:	7dfb      	ldrb	r3, [r7, #23]
}
 8005afa:	4618      	mov	r0, r3
 8005afc:	3718      	adds	r7, #24
 8005afe:	46bd      	mov	sp, r7
 8005b00:	bd80      	pop	{r7, pc}
 8005b02:	bf00      	nop
 8005b04:	080096b0 	.word	0x080096b0

08005b08 <WSSFM1XRX_CheckChannels>:
 * @return Operation result in the form WSSFM1XRX_Return_t.
 * 			WSSFM1XRX_CHANN_NO_OK   : se debe resetear canales
 *			WSSFM1XRX_CHANN_OK      : No se resetea canales
 */
/*hacer getchannels */
WSSFM1XRX_Return_t WSSFM1XRX_CheckChannels(WSSFM1XRXConfig_t *obj,WSSFM1XRX_WaitMode_t Wait ){
 8005b08:	b580      	push	{r7, lr}
 8005b0a:	b084      	sub	sp, #16
 8005b0c:	af00      	add	r7, sp, #0
 8005b0e:	6078      	str	r0, [r7, #4]
 8005b10:	6039      	str	r1, [r7, #0]
	Channels_t Channels ={0,0};
 8005b12:	2300      	movs	r3, #0
 8005b14:	733b      	strb	r3, [r7, #12]
 8005b16:	2300      	movs	r3, #0
 8005b18:	737b      	strb	r3, [r7, #13]
	WSSFM1XRX_Return_t retval;
	retval = WSSFM1XRX_AskChannels(obj,Wait,&Channels);
 8005b1a:	f107 030c 	add.w	r3, r7, #12
 8005b1e:	461a      	mov	r2, r3
 8005b20:	6839      	ldr	r1, [r7, #0]
 8005b22:	6878      	ldr	r0, [r7, #4]
 8005b24:	f7ff ffba 	bl	8005a9c <WSSFM1XRX_AskChannels>
 8005b28:	4603      	mov	r3, r0
 8005b2a:	73fb      	strb	r3, [r7, #15]

	if(WSSFM1XRX_OK_RESPONSE == retval){
 8005b2c:	7bfb      	ldrb	r3, [r7, #15]
 8005b2e:	2b03      	cmp	r3, #3
 8005b30:	d109      	bne.n	8005b46 <WSSFM1XRX_CheckChannels+0x3e>
		retval = (Channels.x == 0 || Channels.y < 3) ? WSSFM1XRX_CHANN_NO_OK : WSSFM1XRX_CHANN_OK;
 8005b32:	7b3b      	ldrb	r3, [r7, #12]
 8005b34:	2b00      	cmp	r3, #0
 8005b36:	d002      	beq.n	8005b3e <WSSFM1XRX_CheckChannels+0x36>
 8005b38:	7b7b      	ldrb	r3, [r7, #13]
 8005b3a:	2b02      	cmp	r3, #2
 8005b3c:	d801      	bhi.n	8005b42 <WSSFM1XRX_CheckChannels+0x3a>
 8005b3e:	2308      	movs	r3, #8
 8005b40:	e000      	b.n	8005b44 <WSSFM1XRX_CheckChannels+0x3c>
 8005b42:	2307      	movs	r3, #7
 8005b44:	73fb      	strb	r3, [r7, #15]
	}
	return retval;
 8005b46:	7bfb      	ldrb	r3, [r7, #15]
}
 8005b48:	4618      	mov	r0, r3
 8005b4a:	3710      	adds	r7, #16
 8005b4c:	46bd      	mov	sp, r7
 8005b4e:	bd80      	pop	{r7, pc}

08005b50 <WSSFM1XRX_ResetChannels>:
 * @param Pointer to function delay blocking or non blocking, of type WSSFM1XRX_WaitMode_t
 * @return WSSFM1XRX_Return_t.
 * 			<< WSSFM1XRX_OK_RESPONSE >> If response expected is the correct
 * 			<< WSSFM1XRX_RSP_NOMATCH >> If response expected is not correct 
 **/
WSSFM1XRX_Return_t WSSFM1XRX_ResetChannels(WSSFM1XRXConfig_t *obj, WSSFM1XRX_WaitMode_t Wait ){
 8005b50:	b580      	push	{r7, lr}
 8005b52:	b084      	sub	sp, #16
 8005b54:	af02      	add	r7, sp, #8
 8005b56:	6078      	str	r0, [r7, #4]
 8005b58:	6039      	str	r1, [r7, #0]
	return WSSFM1XRX_SendRawMessage(obj,"AT$RC\r","OK",NULL,Wait,WSSFM1XRX_GENERAL_TIME_DELAY_RESP); 
 8005b5a:	f240 53dc 	movw	r3, #1500	; 0x5dc
 8005b5e:	9301      	str	r3, [sp, #4]
 8005b60:	683b      	ldr	r3, [r7, #0]
 8005b62:	9300      	str	r3, [sp, #0]
 8005b64:	2300      	movs	r3, #0
 8005b66:	4a05      	ldr	r2, [pc, #20]	; (8005b7c <WSSFM1XRX_ResetChannels+0x2c>)
 8005b68:	4905      	ldr	r1, [pc, #20]	; (8005b80 <WSSFM1XRX_ResetChannels+0x30>)
 8005b6a:	6878      	ldr	r0, [r7, #4]
 8005b6c:	f000 f8e2 	bl	8005d34 <WSSFM1XRX_SendRawMessage>
 8005b70:	4603      	mov	r3, r0
}
 8005b72:	4618      	mov	r0, r3
 8005b74:	3708      	adds	r7, #8
 8005b76:	46bd      	mov	sp, r7
 8005b78:	bd80      	pop	{r7, pc}
 8005b7a:	bf00      	nop
 8005b7c:	08009680 	.word	0x08009680
 8005b80:	080096b8 	.word	0x080096b8

08005b84 <WSSFM1XRX_ChangeFrequencyUL>:
 * @param Pointer to function delay blocking or non blocking, of type WSSFM1XRX_WaitMode_t
 * @return WSSFM1XRX_Return_t.
 * 			<< WSSFM1XRX_OK_RESPONSE >> If response expected is the correct
 * 			<< WSSFM1XRX_RSP_NOMATCH >> If response expected is not correct 
 * */
WSSFM1XRX_Return_t WSSFM1XRX_ChangeFrequencyUL(WSSFM1XRXConfig_t *obj,WSSFM1XRX_WaitMode_t Wait , WSSFM1XRX_FreqUL_t Frequency){	
 8005b84:	b580      	push	{r7, lr}
 8005b86:	b086      	sub	sp, #24
 8005b88:	af02      	add	r7, sp, #8
 8005b8a:	60f8      	str	r0, [r7, #12]
 8005b8c:	60b9      	str	r1, [r7, #8]
 8005b8e:	4613      	mov	r3, r2
 8005b90:	71fb      	strb	r3, [r7, #7]
	return WSSFM1XRX_SendRawMessage(obj, (char*)WSSFM1XRX_UL_FREQUENCIES[Frequency]  ,"OK",NULL,Wait,WSSFM1XRX_GENERAL_TIME_DELAY_RESP); 
 8005b92:	79fb      	ldrb	r3, [r7, #7]
 8005b94:	4a08      	ldr	r2, [pc, #32]	; (8005bb8 <WSSFM1XRX_ChangeFrequencyUL+0x34>)
 8005b96:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8005b9a:	f240 53dc 	movw	r3, #1500	; 0x5dc
 8005b9e:	9301      	str	r3, [sp, #4]
 8005ba0:	68bb      	ldr	r3, [r7, #8]
 8005ba2:	9300      	str	r3, [sp, #0]
 8005ba4:	2300      	movs	r3, #0
 8005ba6:	4a05      	ldr	r2, [pc, #20]	; (8005bbc <WSSFM1XRX_ChangeFrequencyUL+0x38>)
 8005ba8:	68f8      	ldr	r0, [r7, #12]
 8005baa:	f000 f8c3 	bl	8005d34 <WSSFM1XRX_SendRawMessage>
 8005bae:	4603      	mov	r3, r0
}
 8005bb0:	4618      	mov	r0, r3
 8005bb2:	3710      	adds	r7, #16
 8005bb4:	46bd      	mov	sp, r7
 8005bb6:	bd80      	pop	{r7, pc}
 8005bb8:	20000008 	.word	0x20000008
 8005bbc:	08009680 	.word	0x08009680

08005bc0 <WSSFM1XRX_SaveParameters>:
 * @param Pointer to function delay blocking or non blocking, of type WSSFM1XRX_WaitMode_t
 * @return WSSFM1XRX_Return_t.
 * 			<< WSSFM1XRX_OK_RESPONSE >> If response expected is the correct
 * 			<< WSSFM1XRX_RSP_NOMATCH >> If response expected is not correct 
 * */
WSSFM1XRX_Return_t WSSFM1XRX_SaveParameters(WSSFM1XRXConfig_t *obj, WSSFM1XRX_WaitMode_t Wait ){
 8005bc0:	b580      	push	{r7, lr}
 8005bc2:	b084      	sub	sp, #16
 8005bc4:	af02      	add	r7, sp, #8
 8005bc6:	6078      	str	r0, [r7, #4]
 8005bc8:	6039      	str	r1, [r7, #0]
	return WSSFM1XRX_SendRawMessage(obj,"AT$WR\r","OK",NULL,Wait,WSSFM1XRX_GENERAL_TIME_DELAY_RESP); 
 8005bca:	f240 53dc 	movw	r3, #1500	; 0x5dc
 8005bce:	9301      	str	r3, [sp, #4]
 8005bd0:	683b      	ldr	r3, [r7, #0]
 8005bd2:	9300      	str	r3, [sp, #0]
 8005bd4:	2300      	movs	r3, #0
 8005bd6:	4a05      	ldr	r2, [pc, #20]	; (8005bec <WSSFM1XRX_SaveParameters+0x2c>)
 8005bd8:	4905      	ldr	r1, [pc, #20]	; (8005bf0 <WSSFM1XRX_SaveParameters+0x30>)
 8005bda:	6878      	ldr	r0, [r7, #4]
 8005bdc:	f000 f8aa 	bl	8005d34 <WSSFM1XRX_SendRawMessage>
 8005be0:	4603      	mov	r3, r0
}
 8005be2:	4618      	mov	r0, r3
 8005be4:	3708      	adds	r7, #8
 8005be6:	46bd      	mov	sp, r7
 8005be8:	bd80      	pop	{r7, pc}
 8005bea:	bf00      	nop
 8005bec:	08009680 	.word	0x08009680
 8005bf0:	080096c8 	.word	0x080096c8

08005bf4 <WSSFM1XRX_SendMessage>:
 * @return WSSFM1XRX_Return_t.
 * 			<< WSSFM1XRX_OK_RESPONSE >> If response expected is the correct
 * 			<< WSSFM1XRX_RSP_NOMATCH >> If response expected is not correct 
 *
 */
WSSFM1XRX_Return_t WSSFM1XRX_SendMessage(WSSFM1XRXConfig_t *obj,WSSFM1XRX_WaitMode_t Wait, void* data, void * CopyDataTx ,uint8_t size, uint8_t eDownlink){
 8005bf4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005bf6:	b093      	sub	sp, #76	; 0x4c
 8005bf8:	af02      	add	r7, sp, #8
 8005bfa:	60f8      	str	r0, [r7, #12]
 8005bfc:	60b9      	str	r1, [r7, #8]
 8005bfe:	607a      	str	r2, [r7, #4]
 8005c00:	603b      	str	r3, [r7, #0]
	WSSFM1XRX_Return_t RetValue;
	uint8_t slen = 2*size + 6;
 8005c02:	f897 3058 	ldrb.w	r3, [r7, #88]	; 0x58
 8005c06:	3303      	adds	r3, #3
 8005c08:	b2db      	uxtb	r3, r3
 8005c0a:	005b      	lsls	r3, r3, #1
 8005c0c:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	char UplinkPayload[WSSFM1XRX_MAX_DATA_SIZE_WITH_DL] = "AT$SF="; /*max length frame with downlink*/
 8005c10:	4a46      	ldr	r2, [pc, #280]	; (8005d2c <WSSFM1XRX_SendMessage+0x138>)
 8005c12:	f107 0310 	add.w	r3, r7, #16
 8005c16:	e892 0003 	ldmia.w	r2, {r0, r1}
 8005c1a:	6018      	str	r0, [r3, #0]
 8005c1c:	3304      	adds	r3, #4
 8005c1e:	8019      	strh	r1, [r3, #0]
 8005c20:	3302      	adds	r3, #2
 8005c22:	0c0a      	lsrs	r2, r1, #16
 8005c24:	701a      	strb	r2, [r3, #0]
 8005c26:	f107 0317 	add.w	r3, r7, #23
 8005c2a:	221e      	movs	r2, #30
 8005c2c:	2100      	movs	r1, #0
 8005c2e:	4618      	mov	r0, r3
 8005c30:	f002 ff50 	bl	8008ad4 <memset>
	uint32_t timeWait = WSSFM1XRX_SEND_MESSAGE_TIME_DELAY_RESP;
 8005c34:	f241 7370 	movw	r3, #6000	; 0x1770
 8005c38:	63bb      	str	r3, [r7, #56]	; 0x38
	WSSFM1XRX_BuildFrame(UplinkPayload+6, data, size);
 8005c3a:	f107 0310 	add.w	r3, r7, #16
 8005c3e:	3306      	adds	r3, #6
 8005c40:	f897 2058 	ldrb.w	r2, [r7, #88]	; 0x58
 8005c44:	6879      	ldr	r1, [r7, #4]
 8005c46:	4618      	mov	r0, r3
 8005c48:	f000 f970 	bl	8005f2c <WSSFM1XRX_BuildFrame>
	if(( obj->State_Api == WSSFM1XRX_IDLE)){
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8005c52:	2b00      	cmp	r3, #0
 8005c54:	d103      	bne.n	8005c5e <WSSFM1XRX_SendMessage+0x6a>

		obj->DownLink = eDownlink;
 8005c56:	68fb      	ldr	r3, [r7, #12]
 8005c58:	f897 205c 	ldrb.w	r2, [r7, #92]	; 0x5c
 8005c5c:	775a      	strb	r2, [r3, #29]
	}
	//qTraceDecimal(obj->DownLink);
	if(obj->DownLink){
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	7f5b      	ldrb	r3, [r3, #29]
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	d021      	beq.n	8005caa <WSSFM1XRX_SendMessage+0xb6>
		UplinkPayload[slen++]=',';
 8005c66:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8005c6a:	1c5a      	adds	r2, r3, #1
 8005c6c:	f887 203f 	strb.w	r2, [r7, #63]	; 0x3f
 8005c70:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8005c74:	4413      	add	r3, r2
 8005c76:	222c      	movs	r2, #44	; 0x2c
 8005c78:	f803 2c30 	strb.w	r2, [r3, #-48]
		UplinkPayload[slen++]='1';
 8005c7c:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8005c80:	1c5a      	adds	r2, r3, #1
 8005c82:	f887 203f 	strb.w	r2, [r7, #63]	; 0x3f
 8005c86:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8005c8a:	4413      	add	r3, r2
 8005c8c:	2231      	movs	r2, #49	; 0x31
 8005c8e:	f803 2c30 	strb.w	r2, [r3, #-48]
		UplinkPayload[slen++]='\r';
 8005c92:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8005c96:	1c5a      	adds	r2, r3, #1
 8005c98:	f887 203f 	strb.w	r2, [r7, #63]	; 0x3f
 8005c9c:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8005ca0:	4413      	add	r3, r2
 8005ca2:	220d      	movs	r2, #13
 8005ca4:	f803 2c30 	strb.w	r2, [r3, #-48]
 8005ca8:	e007      	b.n	8005cba <WSSFM1XRX_SendMessage+0xc6>
	}
	else{
		UplinkPayload[slen]='\r';
 8005caa:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8005cae:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8005cb2:	4413      	add	r3, r2
 8005cb4:	220d      	movs	r2, #13
 8005cb6:	f803 2c30 	strb.w	r2, [r3, #-48]
	}
//	qTraceMessage(UplinkPayload);
	if(CopyDataTx != NULL ) memcpy(CopyDataTx,UplinkPayload,37);
 8005cba:	683b      	ldr	r3, [r7, #0]
 8005cbc:	2b00      	cmp	r3, #0
 8005cbe:	d017      	beq.n	8005cf0 <WSSFM1XRX_SendMessage+0xfc>
 8005cc0:	683b      	ldr	r3, [r7, #0]
 8005cc2:	f107 0410 	add.w	r4, r7, #16
 8005cc6:	469c      	mov	ip, r3
 8005cc8:	f104 0e20 	add.w	lr, r4, #32
 8005ccc:	4665      	mov	r5, ip
 8005cce:	4626      	mov	r6, r4
 8005cd0:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8005cd2:	6028      	str	r0, [r5, #0]
 8005cd4:	6069      	str	r1, [r5, #4]
 8005cd6:	60aa      	str	r2, [r5, #8]
 8005cd8:	60eb      	str	r3, [r5, #12]
 8005cda:	3410      	adds	r4, #16
 8005cdc:	f10c 0c10 	add.w	ip, ip, #16
 8005ce0:	4574      	cmp	r4, lr
 8005ce2:	d1f3      	bne.n	8005ccc <WSSFM1XRX_SendMessage+0xd8>
 8005ce4:	4663      	mov	r3, ip
 8005ce6:	4622      	mov	r2, r4
 8005ce8:	6810      	ldr	r0, [r2, #0]
 8005cea:	6018      	str	r0, [r3, #0]
 8005cec:	7912      	ldrb	r2, [r2, #4]
 8005cee:	711a      	strb	r2, [r3, #4]
	timeWait = eDownlink ? WSSFM1XRX_DL_TIMEOUT : WSSFM1XRX_SEND_MESSAGE_TIME_DELAY_RESP; /*WSSFM1XRX_DL_TIMEOUT*/
 8005cf0:	f897 305c 	ldrb.w	r3, [r7, #92]	; 0x5c
 8005cf4:	2b00      	cmp	r3, #0
 8005cf6:	d002      	beq.n	8005cfe <WSSFM1XRX_SendMessage+0x10a>
 8005cf8:	f64a 73c8 	movw	r3, #45000	; 0xafc8
 8005cfc:	e001      	b.n	8005d02 <WSSFM1XRX_SendMessage+0x10e>
 8005cfe:	f241 7370 	movw	r3, #6000	; 0x1770
 8005d02:	63bb      	str	r3, [r7, #56]	; 0x38
	RetValue = WSSFM1XRX_SendRawMessage(obj, UplinkPayload, "OK", NULL, Wait, timeWait);
 8005d04:	f107 0110 	add.w	r1, r7, #16
 8005d08:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005d0a:	9301      	str	r3, [sp, #4]
 8005d0c:	68bb      	ldr	r3, [r7, #8]
 8005d0e:	9300      	str	r3, [sp, #0]
 8005d10:	2300      	movs	r3, #0
 8005d12:	4a07      	ldr	r2, [pc, #28]	; (8005d30 <WSSFM1XRX_SendMessage+0x13c>)
 8005d14:	68f8      	ldr	r0, [r7, #12]
 8005d16:	f000 f80d 	bl	8005d34 <WSSFM1XRX_SendRawMessage>
 8005d1a:	4603      	mov	r3, r0
 8005d1c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	//qTraceDecimal(RetValue);
	return RetValue;
 8005d20:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
}
 8005d24:	4618      	mov	r0, r3
 8005d26:	3744      	adds	r7, #68	; 0x44
 8005d28:	46bd      	mov	sp, r7
 8005d2a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005d2c:	080096d0 	.word	0x080096d0
 8005d30:	08009680 	.word	0x08009680

08005d34 <WSSFM1XRX_SendRawMessage>:
 * @param ExpectedResponse expectedResponse expected Response from module Wisol .
 * @param Pointer to function delay blocking or non blocking, of type WSSFM1XRX_WaitMode_t
 * @return Pointer to reception buffer
 *  @Note : use only if  response expected
 */
WSSFM1XRX_Return_t WSSFM1XRX_SendRawMessage(WSSFM1XRXConfig_t *obj,char* Payload,char* ExpectedResponse,char * BuffStr,WSSFM1XRX_WaitMode_t Wait,uint32_t msec){
 8005d34:	b580      	push	{r7, lr}
 8005d36:	b086      	sub	sp, #24
 8005d38:	af00      	add	r7, sp, #0
 8005d3a:	60f8      	str	r0, [r7, #12]
 8005d3c:	60b9      	str	r1, [r7, #8]
 8005d3e:	607a      	str	r2, [r7, #4]
 8005d40:	603b      	str	r3, [r7, #0]

	WSSFM1XRX_Return_t RetValue;
	if( ( obj->State_Api == WSSFM1XRX_IDLE) ) { /*Firstentry bloqueante o no bloqueante*/
 8005d42:	68fb      	ldr	r3, [r7, #12]
 8005d44:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8005d48:	2b00      	cmp	r3, #0
 8005d4a:	d120      	bne.n	8005d8e <WSSFM1XRX_SendRawMessage+0x5a>
		WSSFM1XRX_ResetObject(obj);
 8005d4c:	68f8      	ldr	r0, [r7, #12]
 8005d4e:	f000 f8d0 	bl	8005ef2 <WSSFM1XRX_ResetObject>
		if(Payload != NULL) {
 8005d52:	68bb      	ldr	r3, [r7, #8]
 8005d54:	2b00      	cmp	r3, #0
 8005d56:	d003      	beq.n	8005d60 <WSSFM1XRX_SendRawMessage+0x2c>
			WSSFM1XRX_StringTX(obj,Payload);
 8005d58:	68b9      	ldr	r1, [r7, #8]
 8005d5a:	68f8      	ldr	r0, [r7, #12]
 8005d5c:	f000 f8b2 	bl	8005ec4 <WSSFM1XRX_StringTX>
			//qTraceMessage(Payload);
		}
		obj->State_Api = WSSFM1XRX_RUNNING;
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	2201      	movs	r2, #1
 8005d64:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

		if(obj->NumberRetries++ > obj->MaxNumberRetries) {
 8005d68:	68fb      	ldr	r3, [r7, #12]
 8005d6a:	f893 302e 	ldrb.w	r3, [r3, #46]	; 0x2e
 8005d6e:	1c5a      	adds	r2, r3, #1
 8005d70:	b2d1      	uxtb	r1, r2
 8005d72:	68fa      	ldr	r2, [r7, #12]
 8005d74:	f882 102e 	strb.w	r1, [r2, #46]	; 0x2e
 8005d78:	68fa      	ldr	r2, [r7, #12]
 8005d7a:	f892 202f 	ldrb.w	r2, [r2, #47]	; 0x2f
 8005d7e:	4293      	cmp	r3, r2
 8005d80:	d905      	bls.n	8005d8e <WSSFM1XRX_SendRawMessage+0x5a>
			obj->NumberRetries = 0;
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	2200      	movs	r2, #0
 8005d86:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
//			qTraceMessage("retires");
//			qTraceDecimal(obj->RxReady);
//			qTraceDecimal(obj->State_Api);
//			qTraceMessage(obj->RxFrame);
			return WSSFM1XRX_MAX_RETRIES_REACHED;
 8005d8a:	230b      	movs	r3, #11
 8005d8c:	e026      	b.n	8005ddc <WSSFM1XRX_SendRawMessage+0xa8>
		}

	}
	/*expected is confirmed in to WSSFM1XRX_WaitForResponse*/
	RetValue = WSSFM1XRX_WaitForResponse(obj,ExpectedResponse,Wait,msec);
 8005d8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d90:	6a3a      	ldr	r2, [r7, #32]
 8005d92:	6879      	ldr	r1, [r7, #4]
 8005d94:	68f8      	ldr	r0, [r7, #12]
 8005d96:	f000 f918 	bl	8005fca <WSSFM1XRX_WaitForResponse>
 8005d9a:	4603      	mov	r3, r0
 8005d9c:	75fb      	strb	r3, [r7, #23]

	/*para que funcione block or non block*/
	if(WSSFM1XRX_TIMEOUT == RetValue || WSSFM1XRX_OK_RESPONSE == RetValue){
 8005d9e:	7dfb      	ldrb	r3, [r7, #23]
 8005da0:	2b00      	cmp	r3, #0
 8005da2:	d002      	beq.n	8005daa <WSSFM1XRX_SendRawMessage+0x76>
 8005da4:	7dfb      	ldrb	r3, [r7, #23]
 8005da6:	2b03      	cmp	r3, #3
 8005da8:	d117      	bne.n	8005dda <WSSFM1XRX_SendRawMessage+0xa6>
		//qTraceMessage(obj->RxFrame);
		if( obj->RxReady ){
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	7e5b      	ldrb	r3, [r3, #25]
 8005dae:	b2db      	uxtb	r3, r3
 8005db0:	2b00      	cmp	r3, #0
 8005db2:	d00e      	beq.n	8005dd2 <WSSFM1XRX_SendRawMessage+0x9e>
			if(BuffStr != NULL) strcpy((char*)BuffStr, (char*)obj->RxFrame) ;
 8005db4:	683b      	ldr	r3, [r7, #0]
 8005db6:	2b00      	cmp	r3, #0
 8005db8:	d005      	beq.n	8005dc6 <WSSFM1XRX_SendRawMessage+0x92>
 8005dba:	68fb      	ldr	r3, [r7, #12]
 8005dbc:	695b      	ldr	r3, [r3, #20]
 8005dbe:	4619      	mov	r1, r3
 8005dc0:	6838      	ldr	r0, [r7, #0]
 8005dc2:	f002 febc 	bl	8008b3e <strcpy>
			RetValue = WSSFM1XRX_OK_RESPONSE;
 8005dc6:	2303      	movs	r3, #3
 8005dc8:	75fb      	strb	r3, [r7, #23]
			obj->NumberRetries = 0;
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	2200      	movs	r2, #0
 8005dce:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
		}  //14.6.19 else if(Payload != NULL)	RetValue = WSSFM1XRX_FAILURE;
		obj->State_Api = WSSFM1XRX_IDLE;
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	2200      	movs	r2, #0
 8005dd6:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
	}
	return RetValue;
 8005dda:	7dfb      	ldrb	r3, [r7, #23]
}
 8005ddc:	4618      	mov	r0, r3
 8005dde:	3718      	adds	r7, #24
 8005de0:	46bd      	mov	sp, r7
 8005de2:	bd80      	pop	{r7, pc}

08005de4 <WSSFM1XRX_ISRRX>:
 * the buffer is stored in the structure obj->RxFrame.
 * 
 * @param obj Structure containing all data from the Sigfox module.
 * @return void.
 */
void WSSFM1XRX_ISRRX(WSSFM1XRXConfig_t *obj, const char RxChar){
 8005de4:	b480      	push	{r7}
 8005de6:	b083      	sub	sp, #12
 8005de8:	af00      	add	r7, sp, #0
 8005dea:	6078      	str	r0, [r7, #4]
 8005dec:	460b      	mov	r3, r1
 8005dee:	70fb      	strb	r3, [r7, #3]
	if(RxChar < CHAR_PRINT_BELOW  || RxChar > CHAR_PRINT_ABOVE) return ;  /*Char no print*/
 8005df0:	78fb      	ldrb	r3, [r7, #3]
 8005df2:	2b09      	cmp	r3, #9
 8005df4:	d939      	bls.n	8005e6a <WSSFM1XRX_ISRRX+0x86>
 8005df6:	78fb      	ldrb	r3, [r7, #3]
 8005df8:	2b7a      	cmp	r3, #122	; 0x7a
 8005dfa:	d836      	bhi.n	8005e6a <WSSFM1XRX_ISRRX+0x86>
	if(obj->RxReady) return; /* B_uffer reveived*/
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	7e5b      	ldrb	r3, [r3, #25]
 8005e00:	b2db      	uxtb	r3, r3
 8005e02:	2b00      	cmp	r3, #0
 8005e04:	d133      	bne.n	8005e6e <WSSFM1XRX_ISRRX+0x8a>
	obj->RxFrame[obj->RxIndex++] = RxChar;
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	695a      	ldr	r2, [r3, #20]
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	7e9b      	ldrb	r3, [r3, #26]
 8005e0e:	b2db      	uxtb	r3, r3
 8005e10:	1c59      	adds	r1, r3, #1
 8005e12:	b2c8      	uxtb	r0, r1
 8005e14:	6879      	ldr	r1, [r7, #4]
 8005e16:	7688      	strb	r0, [r1, #26]
 8005e18:	4413      	add	r3, r2
 8005e1a:	78fa      	ldrb	r2, [r7, #3]
 8005e1c:	701a      	strb	r2, [r3, #0]
	if (obj->RxIndex>= obj->SizeBuffRx -1) obj->RxIndex=0;
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	7e9b      	ldrb	r3, [r3, #26]
 8005e22:	b2db      	uxtb	r3, r3
 8005e24:	461a      	mov	r2, r3
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	7e1b      	ldrb	r3, [r3, #24]
 8005e2a:	3b01      	subs	r3, #1
 8005e2c:	429a      	cmp	r2, r3
 8005e2e:	db02      	blt.n	8005e36 <WSSFM1XRX_ISRRX+0x52>
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	2200      	movs	r2, #0
 8005e34:	769a      	strb	r2, [r3, #26]
	obj->RxFrame[obj->RxIndex] = 0;
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	695b      	ldr	r3, [r3, #20]
 8005e3a:	687a      	ldr	r2, [r7, #4]
 8005e3c:	7e92      	ldrb	r2, [r2, #26]
 8005e3e:	b2d2      	uxtb	r2, r2
 8005e40:	4413      	add	r3, r2
 8005e42:	2200      	movs	r2, #0
 8005e44:	701a      	strb	r2, [r3, #0]
	if (RxChar =='\r'){
 8005e46:	78fb      	ldrb	r3, [r7, #3]
 8005e48:	2b0d      	cmp	r3, #13
 8005e4a:	d111      	bne.n	8005e70 <WSSFM1XRX_ISRRX+0x8c>
		/*  Check if there is a downlink request */
		if(!obj->DownLink){
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	7f5b      	ldrb	r3, [r3, #29]
 8005e50:	2b00      	cmp	r3, #0
 8005e52:	d106      	bne.n	8005e62 <WSSFM1XRX_ISRRX+0x7e>
			obj->RxIndex = 0;
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	2200      	movs	r2, #0
 8005e58:	769a      	strb	r2, [r3, #26]
			obj->RxReady = SF_TRUE; /* Framed completed*/
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	2201      	movs	r2, #1
 8005e5e:	765a      	strb	r2, [r3, #25]
 8005e60:	e006      	b.n	8005e70 <WSSFM1XRX_ISRRX+0x8c>
		}else
			obj->DownLink = 0; /* Clear the downlink request */
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	2200      	movs	r2, #0
 8005e66:	775a      	strb	r2, [r3, #29]
 8005e68:	e002      	b.n	8005e70 <WSSFM1XRX_ISRRX+0x8c>
	if(RxChar < CHAR_PRINT_BELOW  || RxChar > CHAR_PRINT_ABOVE) return ;  /*Char no print*/
 8005e6a:	bf00      	nop
 8005e6c:	e000      	b.n	8005e70 <WSSFM1XRX_ISRRX+0x8c>
	if(obj->RxReady) return; /* B_uffer reveived*/
 8005e6e:	bf00      	nop
	}
}
 8005e70:	370c      	adds	r7, #12
 8005e72:	46bd      	mov	sp, r7
 8005e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e78:	4770      	bx	lr

08005e7a <WSSFM1XRX_MatchResponse>:
 * @return Operation result in the form WSSFM1XRX_Return_t.
 * 			<< WSSFM1XRX_OK_RESPONSE >> If response expected is the correct
 * 			<< WSSFM1XRX_RSP_NOMATCH >> If response expected is not correct 
 */

WSSFM1XRX_Return_t WSSFM1XRX_MatchResponse(WSSFM1XRXConfig_t *obj, char *expectedResponse){
 8005e7a:	b580      	push	{r7, lr}
 8005e7c:	b084      	sub	sp, #16
 8005e7e:	af00      	add	r7, sp, #0
 8005e80:	6078      	str	r0, [r7, #4]
 8005e82:	6039      	str	r1, [r7, #0]
	uint8_t Rprocess = WSSFM1XRX_RSP_NOMATCH;
 8005e84:	2302      	movs	r3, #2
 8005e86:	73fb      	strb	r3, [r7, #15]
	if(obj->RxReady){
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	7e5b      	ldrb	r3, [r3, #25]
 8005e8c:	b2db      	uxtb	r3, r3
 8005e8e:	2b00      	cmp	r3, #0
 8005e90:	d013      	beq.n	8005eba <WSSFM1XRX_MatchResponse+0x40>
		if(expectedResponse != NULL){
 8005e92:	683b      	ldr	r3, [r7, #0]
 8005e94:	2b00      	cmp	r3, #0
 8005e96:	d00e      	beq.n	8005eb6 <WSSFM1XRX_MatchResponse+0x3c>
			if(strstr((const char *) obj->RxFrame,(char *)expectedResponse) != NULL) Rprocess = WSSFM1XRX_OK_RESPONSE;
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	695b      	ldr	r3, [r3, #20]
 8005e9c:	6839      	ldr	r1, [r7, #0]
 8005e9e:	4618      	mov	r0, r3
 8005ea0:	f002 fe55 	bl	8008b4e <strstr>
 8005ea4:	4603      	mov	r3, r0
 8005ea6:	2b00      	cmp	r3, #0
 8005ea8:	d002      	beq.n	8005eb0 <WSSFM1XRX_MatchResponse+0x36>
 8005eaa:	2303      	movs	r3, #3
 8005eac:	73fb      	strb	r3, [r7, #15]
 8005eae:	e004      	b.n	8005eba <WSSFM1XRX_MatchResponse+0x40>
			else Rprocess = WSSFM1XRX_RSP_NOMATCH;
 8005eb0:	2302      	movs	r3, #2
 8005eb2:	73fb      	strb	r3, [r7, #15]
 8005eb4:	e001      	b.n	8005eba <WSSFM1XRX_MatchResponse+0x40>
		}else Rprocess = WSSFM1XRX_OK_RESPONSE;
 8005eb6:	2303      	movs	r3, #3
 8005eb8:	73fb      	strb	r3, [r7, #15]
	}
	return Rprocess;
 8005eba:	7bfb      	ldrb	r3, [r7, #15]
}
 8005ebc:	4618      	mov	r0, r3
 8005ebe:	3710      	adds	r7, #16
 8005ec0:	46bd      	mov	sp, r7
 8005ec2:	bd80      	pop	{r7, pc}

08005ec4 <WSSFM1XRX_StringTX>:

	return ( NULL != obj->CallbackDownlink )? obj->CallbackDownlink(obj) : WSSFM1XRX_DL_DISCRIMINATE_ERROR;
}

/*Private Functions ********************************************************************************************************************************/
static void WSSFM1XRX_StringTX(WSSFM1XRXConfig_t *obj, char* WSSFM1XRX_String){
 8005ec4:	b580      	push	{r7, lr}
 8005ec6:	b082      	sub	sp, #8
 8005ec8:	af00      	add	r7, sp, #0
 8005eca:	6078      	str	r0, [r7, #4]
 8005ecc:	6039      	str	r1, [r7, #0]
	while(*WSSFM1XRX_String) obj->TX_WSSFM1XRX(NULL,*WSSFM1XRX_String++);
 8005ece:	e008      	b.n	8005ee2 <WSSFM1XRX_StringTX+0x1e>
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	689a      	ldr	r2, [r3, #8]
 8005ed4:	683b      	ldr	r3, [r7, #0]
 8005ed6:	1c59      	adds	r1, r3, #1
 8005ed8:	6039      	str	r1, [r7, #0]
 8005eda:	781b      	ldrb	r3, [r3, #0]
 8005edc:	4619      	mov	r1, r3
 8005ede:	2000      	movs	r0, #0
 8005ee0:	4790      	blx	r2
 8005ee2:	683b      	ldr	r3, [r7, #0]
 8005ee4:	781b      	ldrb	r3, [r3, #0]
 8005ee6:	2b00      	cmp	r3, #0
 8005ee8:	d1f2      	bne.n	8005ed0 <WSSFM1XRX_StringTX+0xc>
}
 8005eea:	bf00      	nop
 8005eec:	3708      	adds	r7, #8
 8005eee:	46bd      	mov	sp, r7
 8005ef0:	bd80      	pop	{r7, pc}

08005ef2 <WSSFM1XRX_ResetObject>:

/*Private Functions ***********************************************************************************************************************************************/
static void WSSFM1XRX_ResetObject(WSSFM1XRXConfig_t *obj){
 8005ef2:	b580      	push	{r7, lr}
 8005ef4:	b082      	sub	sp, #8
 8005ef6:	af00      	add	r7, sp, #0
 8005ef8:	6078      	str	r0, [r7, #4]
	memset( (void *) obj->RxFrame,0,obj->SizeBuffRx);
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	6958      	ldr	r0, [r3, #20]
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	7e1b      	ldrb	r3, [r3, #24]
 8005f02:	461a      	mov	r2, r3
 8005f04:	2100      	movs	r1, #0
 8005f06:	f002 fde5 	bl	8008ad4 <memset>
	obj->StatusFlag=WSSFM1XRX_DEFAULT;
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	2209      	movs	r2, #9
 8005f0e:	76da      	strb	r2, [r3, #27]
	obj->RxIndex=0;
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	2200      	movs	r2, #0
 8005f14:	769a      	strb	r2, [r3, #26]
	obj->RxReady=SF_FALSE;
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	2200      	movs	r2, #0
 8005f1a:	765a      	strb	r2, [r3, #25]
	obj->State_Api = WSSFM1XRX_IDLE; /*verificar*/
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	2200      	movs	r2, #0
 8005f20:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
}
 8005f24:	bf00      	nop
 8005f26:	3708      	adds	r7, #8
 8005f28:	46bd      	mov	sp, r7
 8005f2a:	bd80      	pop	{r7, pc}

08005f2c <WSSFM1XRX_BuildFrame>:
/*Private Functions*/

/**
 * @brief Function order the frame.
 */
static void WSSFM1XRX_BuildFrame(char* str, void* data, uint8_t size){
 8005f2c:	b590      	push	{r4, r7, lr}
 8005f2e:	b089      	sub	sp, #36	; 0x24
 8005f30:	af00      	add	r7, sp, #0
 8005f32:	60f8      	str	r0, [r7, #12]
 8005f34:	60b9      	str	r1, [r7, #8]
 8005f36:	4613      	mov	r3, r2
 8005f38:	71fb      	strb	r3, [r7, #7]
	int8_t  i,j;   
	uint8_t xbyte, finalsize;
	uint8_t *bdata = (uint8_t*)data;
 8005f3a:	68bb      	ldr	r3, [r7, #8]
 8005f3c:	61bb      	str	r3, [r7, #24]
	size = (size > WSSFM1XRX_MAX_BYTE_TX_FRAME )? WSSFM1XRX_MAX_BYTE_TX_FRAME : size;
 8005f3e:	79fb      	ldrb	r3, [r7, #7]
 8005f40:	2b0c      	cmp	r3, #12
 8005f42:	bf28      	it	cs
 8005f44:	230c      	movcs	r3, #12
 8005f46:	71fb      	strb	r3, [r7, #7]
	finalsize = size*2;
 8005f48:	79fb      	ldrb	r3, [r7, #7]
 8005f4a:	005b      	lsls	r3, r3, #1
 8005f4c:	75fb      	strb	r3, [r7, #23]
	str[finalsize]='\0';
 8005f4e:	7dfb      	ldrb	r3, [r7, #23]
 8005f50:	68fa      	ldr	r2, [r7, #12]
 8005f52:	4413      	add	r3, r2
 8005f54:	2200      	movs	r2, #0
 8005f56:	701a      	strb	r2, [r3, #0]

	for(i = (size-1) , j = 0; i >= 0; i--){
 8005f58:	79fb      	ldrb	r3, [r7, #7]
 8005f5a:	3b01      	subs	r3, #1
 8005f5c:	b2db      	uxtb	r3, r3
 8005f5e:	77fb      	strb	r3, [r7, #31]
 8005f60:	2300      	movs	r3, #0
 8005f62:	77bb      	strb	r3, [r7, #30]
 8005f64:	e029      	b.n	8005fba <WSSFM1XRX_BuildFrame+0x8e>
		xbyte = bdata[i];
 8005f66:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8005f6a:	69ba      	ldr	r2, [r7, #24]
 8005f6c:	4413      	add	r3, r2
 8005f6e:	781b      	ldrb	r3, [r3, #0]
 8005f70:	75bb      	strb	r3, [r7, #22]
		str[j++]=NibbletoX(xbyte>>4);
 8005f72:	7dbb      	ldrb	r3, [r7, #22]
 8005f74:	091b      	lsrs	r3, r3, #4
 8005f76:	b2d9      	uxtb	r1, r3
 8005f78:	f997 201e 	ldrsb.w	r2, [r7, #30]
 8005f7c:	b2d3      	uxtb	r3, r2
 8005f7e:	3301      	adds	r3, #1
 8005f80:	b2db      	uxtb	r3, r3
 8005f82:	77bb      	strb	r3, [r7, #30]
 8005f84:	68fb      	ldr	r3, [r7, #12]
 8005f86:	189c      	adds	r4, r3, r2
 8005f88:	4608      	mov	r0, r1
 8005f8a:	f000 f83f 	bl	800600c <NibbletoX>
 8005f8e:	4603      	mov	r3, r0
 8005f90:	7023      	strb	r3, [r4, #0]
		str[j++]=NibbletoX(xbyte);
 8005f92:	f997 201e 	ldrsb.w	r2, [r7, #30]
 8005f96:	b2d3      	uxtb	r3, r2
 8005f98:	3301      	adds	r3, #1
 8005f9a:	b2db      	uxtb	r3, r3
 8005f9c:	77bb      	strb	r3, [r7, #30]
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	189c      	adds	r4, r3, r2
 8005fa2:	7dbb      	ldrb	r3, [r7, #22]
 8005fa4:	4618      	mov	r0, r3
 8005fa6:	f000 f831 	bl	800600c <NibbletoX>
 8005faa:	4603      	mov	r3, r0
 8005fac:	7023      	strb	r3, [r4, #0]
	for(i = (size-1) , j = 0; i >= 0; i--){
 8005fae:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8005fb2:	b2db      	uxtb	r3, r3
 8005fb4:	3b01      	subs	r3, #1
 8005fb6:	b2db      	uxtb	r3, r3
 8005fb8:	77fb      	strb	r3, [r7, #31]
 8005fba:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8005fbe:	2b00      	cmp	r3, #0
 8005fc0:	dad1      	bge.n	8005f66 <WSSFM1XRX_BuildFrame+0x3a>
	}
}
 8005fc2:	bf00      	nop
 8005fc4:	3724      	adds	r7, #36	; 0x24
 8005fc6:	46bd      	mov	sp, r7
 8005fc8:	bd90      	pop	{r4, r7, pc}

08005fca <WSSFM1XRX_WaitForResponse>:

/**
 * @brief Function wait for response expected.
 */
static WSSFM1XRX_Return_t WSSFM1XRX_WaitForResponse(WSSFM1XRXConfig_t *obj , char *ExpectedResponse, WSSFM1XRX_WaitMode_t Wait ,uint32_t msec){
 8005fca:	b580      	push	{r7, lr}
 8005fcc:	b086      	sub	sp, #24
 8005fce:	af00      	add	r7, sp, #0
 8005fd0:	60f8      	str	r0, [r7, #12]
 8005fd2:	60b9      	str	r1, [r7, #8]
 8005fd4:	607a      	str	r2, [r7, #4]
 8005fd6:	603b      	str	r3, [r7, #0]
	uint8_t retvalue = WSSFM1XRX_NONE, retvalueM = WSSFM1XRX_NONE;
 8005fd8:	2304      	movs	r3, #4
 8005fda:	75fb      	strb	r3, [r7, #23]
 8005fdc:	2304      	movs	r3, #4
 8005fde:	75bb      	strb	r3, [r7, #22]
	retvalue =  Wait(obj,msec); /*Return WAITING or TIMEOUT*/
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	6839      	ldr	r1, [r7, #0]
 8005fe4:	68f8      	ldr	r0, [r7, #12]
 8005fe6:	4798      	blx	r3
 8005fe8:	4603      	mov	r3, r0
 8005fea:	75fb      	strb	r3, [r7, #23]
	retvalueM = WSSFM1XRX_MatchResponse(obj,ExpectedResponse); /*Return Response ok or No match*/
 8005fec:	68b9      	ldr	r1, [r7, #8]
 8005fee:	68f8      	ldr	r0, [r7, #12]
 8005ff0:	f7ff ff43 	bl	8005e7a <WSSFM1XRX_MatchResponse>
 8005ff4:	4603      	mov	r3, r0
 8005ff6:	75bb      	strb	r3, [r7, #22]
	return (retvalueM == WSSFM1XRX_OK_RESPONSE)? retvalueM  : retvalue  ;/*Delay NonBlocking or Non-blocking*/
 8005ff8:	7dbb      	ldrb	r3, [r7, #22]
 8005ffa:	2b03      	cmp	r3, #3
 8005ffc:	d101      	bne.n	8006002 <WSSFM1XRX_WaitForResponse+0x38>
 8005ffe:	7dbb      	ldrb	r3, [r7, #22]
 8006000:	e000      	b.n	8006004 <WSSFM1XRX_WaitForResponse+0x3a>
 8006002:	7dfb      	ldrb	r3, [r7, #23]
}
 8006004:	4618      	mov	r0, r3
 8006006:	3718      	adds	r7, #24
 8006008:	46bd      	mov	sp, r7
 800600a:	bd80      	pop	{r7, pc}

0800600c <NibbletoX>:


/*Nible(4bits) decimal to hex string***/

char NibbletoX(uint8_t value){
 800600c:	b480      	push	{r7}
 800600e:	b085      	sub	sp, #20
 8006010:	af00      	add	r7, sp, #0
 8006012:	4603      	mov	r3, r0
 8006014:	71fb      	strb	r3, [r7, #7]
	char ch;
	ch = (char)(value & 0x0F) + '0';
 8006016:	79fb      	ldrb	r3, [r7, #7]
 8006018:	f003 030f 	and.w	r3, r3, #15
 800601c:	b2db      	uxtb	r3, r3
 800601e:	3330      	adds	r3, #48	; 0x30
 8006020:	73fb      	strb	r3, [r7, #15]
	return (ch > '9')? ch+7u : ch;
 8006022:	7bfb      	ldrb	r3, [r7, #15]
 8006024:	2b39      	cmp	r3, #57	; 0x39
 8006026:	d903      	bls.n	8006030 <NibbletoX+0x24>
 8006028:	7bfb      	ldrb	r3, [r7, #15]
 800602a:	3307      	adds	r3, #7
 800602c:	b2db      	uxtb	r3, r3
 800602e:	e000      	b.n	8006032 <NibbletoX+0x26>
 8006030:	7bfb      	ldrb	r3, [r7, #15]
}
 8006032:	4618      	mov	r0, r3
 8006034:	3714      	adds	r7, #20
 8006036:	46bd      	mov	sp, r7
 8006038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800603c:	4770      	bx	lr

0800603e <WSSFM1XRX_GetRespNoexpected>:
 * 
 * @return WSSFM1XRX_Return_t.
 *
 * @Note : use only if not response expected
 */
WSSFM1XRX_Return_t WSSFM1XRX_GetRespNoexpected(WSSFM1XRXConfig_t *obj,WSSFM1XRX_WaitMode_t Wait, char * CommandStr, char *BuffStr){
 800603e:	b580      	push	{r7, lr}
 8006040:	b086      	sub	sp, #24
 8006042:	af00      	add	r7, sp, #0
 8006044:	60f8      	str	r0, [r7, #12]
 8006046:	60b9      	str	r1, [r7, #8]
 8006048:	607a      	str	r2, [r7, #4]
 800604a:	603b      	str	r3, [r7, #0]
	WSSFM1XRX_Return_t RetValue;
	if( ( obj->State_Api == WSSFM1XRX_IDLE) ) { /*Firstentry block or Nonblocking*/
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8006052:	2b00      	cmp	r3, #0
 8006054:	d10a      	bne.n	800606c <WSSFM1XRX_GetRespNoexpected+0x2e>
		WSSFM1XRX_ResetObject(obj);
 8006056:	68f8      	ldr	r0, [r7, #12]
 8006058:	f7ff ff4b 	bl	8005ef2 <WSSFM1XRX_ResetObject>
		WSSFM1XRX_StringTX(obj,CommandStr);
 800605c:	6879      	ldr	r1, [r7, #4]
 800605e:	68f8      	ldr	r0, [r7, #12]
 8006060:	f7ff ff30 	bl	8005ec4 <WSSFM1XRX_StringTX>
		obj->State_Api = WSSFM1XRX_RUNNING;
 8006064:	68fb      	ldr	r3, [r7, #12]
 8006066:	2201      	movs	r2, #1
 8006068:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
	}
	RetValue = Wait(obj,WSSFM1XRX_GENERAL_TIME_DELAY_RESP) ;
 800606c:	68bb      	ldr	r3, [r7, #8]
 800606e:	f240 51dc 	movw	r1, #1500	; 0x5dc
 8006072:	68f8      	ldr	r0, [r7, #12]
 8006074:	4798      	blx	r3
 8006076:	4603      	mov	r3, r0
 8006078:	75fb      	strb	r3, [r7, #23]

	if(WSSFM1XRX_TIMEOUT == RetValue || ((RetValue == WSSFM1XRX_WAITING) && (obj->RxReady)) ){
 800607a:	7dfb      	ldrb	r3, [r7, #23]
 800607c:	2b00      	cmp	r3, #0
 800607e:	d007      	beq.n	8006090 <WSSFM1XRX_GetRespNoexpected+0x52>
 8006080:	7dfb      	ldrb	r3, [r7, #23]
 8006082:	2b01      	cmp	r3, #1
 8006084:	d11b      	bne.n	80060be <WSSFM1XRX_GetRespNoexpected+0x80>
 8006086:	68fb      	ldr	r3, [r7, #12]
 8006088:	7e5b      	ldrb	r3, [r3, #25]
 800608a:	b2db      	uxtb	r3, r3
 800608c:	2b00      	cmp	r3, #0
 800608e:	d016      	beq.n	80060be <WSSFM1XRX_GetRespNoexpected+0x80>
		if( obj->RxReady ){  
 8006090:	68fb      	ldr	r3, [r7, #12]
 8006092:	7e5b      	ldrb	r3, [r3, #25]
 8006094:	b2db      	uxtb	r3, r3
 8006096:	2b00      	cmp	r3, #0
 8006098:	d00b      	beq.n	80060b2 <WSSFM1XRX_GetRespNoexpected+0x74>
			if(BuffStr != NULL ) strcpy((char*)BuffStr, (char*)obj->RxFrame) ; /*frame stored in RxFrame*/
 800609a:	683b      	ldr	r3, [r7, #0]
 800609c:	2b00      	cmp	r3, #0
 800609e:	d005      	beq.n	80060ac <WSSFM1XRX_GetRespNoexpected+0x6e>
 80060a0:	68fb      	ldr	r3, [r7, #12]
 80060a2:	695b      	ldr	r3, [r3, #20]
 80060a4:	4619      	mov	r1, r3
 80060a6:	6838      	ldr	r0, [r7, #0]
 80060a8:	f002 fd49 	bl	8008b3e <strcpy>
			RetValue = WSSFM1XRX_OK_RESPONSE;
 80060ac:	2303      	movs	r3, #3
 80060ae:	75fb      	strb	r3, [r7, #23]
 80060b0:	e001      	b.n	80060b6 <WSSFM1XRX_GetRespNoexpected+0x78>
		}else RetValue = WSSFM1XRX_FAILURE;
 80060b2:	230a      	movs	r3, #10
 80060b4:	75fb      	strb	r3, [r7, #23]
		obj->State_Api = WSSFM1XRX_IDLE;
 80060b6:	68fb      	ldr	r3, [r7, #12]
 80060b8:	2200      	movs	r2, #0
 80060ba:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
	}
	return RetValue;
 80060be:	7dfb      	ldrb	r3, [r7, #23]
}
 80060c0:	4618      	mov	r0, r3
 80060c2:	3718      	adds	r7, #24
 80060c4:	46bd      	mov	sp, r7
 80060c6:	bd80      	pop	{r7, pc}

080060c8 <_qScheduler_TimeDeadlineCheck>:

#define qSchedulerStartPoint                    QUARKTS.Flag.Init=qTrue; do
#define qSchedulerEndPoint                      while(!QUARKTS.Flag.ReleaseSched); _qTriggerReleaseSchedEvent()

/*============================================================================*/
qBool_t _qScheduler_TimeDeadlineCheck(qClock_t ti, qClock_t td){
 80060c8:	b580      	push	{r7, lr}
 80060ca:	b082      	sub	sp, #8
 80060cc:	af00      	add	r7, sp, #0
 80060ce:	6078      	str	r0, [r7, #4]
 80060d0:	6039      	str	r1, [r7, #0]
    return (qBool_t)((qSchedulerGetTick() - ti)>=td); 
 80060d2:	f000 fb97 	bl	8006804 <qSchedulerGetTick>
 80060d6:	4602      	mov	r2, r0
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	1ad3      	subs	r3, r2, r3
 80060dc:	683a      	ldr	r2, [r7, #0]
 80060de:	429a      	cmp	r2, r3
 80060e0:	bf94      	ite	ls
 80060e2:	2301      	movls	r3, #1
 80060e4:	2300      	movhi	r3, #0
 80060e6:	b2db      	uxtb	r3, r3
}
 80060e8:	4618      	mov	r0, r3
 80060ea:	3708      	adds	r7, #8
 80060ec:	46bd      	mov	sp, r7
 80060ee:	bd80      	pop	{r7, pc}

080060f0 <qEnterCritical>:

Enter a critical section. This function invokes the <Disabler> if available.
Please see <qSchedulerSetInterruptsED>

*/  
void qEnterCritical(void){
 80060f0:	b580      	push	{r7, lr}
 80060f2:	af00      	add	r7, sp, #0
    if(QUARKTS.I_Disable != NULL) QUARKTS.Flag.IntFlags = QUARKTS.I_Disable();
 80060f4:	4b05      	ldr	r3, [pc, #20]	; (800610c <qEnterCritical+0x1c>)
 80060f6:	69db      	ldr	r3, [r3, #28]
 80060f8:	2b00      	cmp	r3, #0
 80060fa:	d005      	beq.n	8006108 <qEnterCritical+0x18>
 80060fc:	4b03      	ldr	r3, [pc, #12]	; (800610c <qEnterCritical+0x1c>)
 80060fe:	69db      	ldr	r3, [r3, #28]
 8006100:	4798      	blx	r3
 8006102:	4602      	mov	r2, r0
 8006104:	4b01      	ldr	r3, [pc, #4]	; (800610c <qEnterCritical+0x1c>)
 8006106:	625a      	str	r2, [r3, #36]	; 0x24
}
 8006108:	bf00      	nop
 800610a:	bd80      	pop	{r7, pc}
 800610c:	20000254 	.word	0x20000254

08006110 <qExitCritical>:

Enter a critical section. This function invokes the <Enabler> if available.
Please see <qSchedulerSetInterruptsED>

*/ 
void qExitCritical(void){
 8006110:	b580      	push	{r7, lr}
 8006112:	af00      	add	r7, sp, #0
    if(QUARKTS.I_Restorer != NULL) QUARKTS.I_Restorer(QUARKTS.Flag.IntFlags);
 8006114:	4b05      	ldr	r3, [pc, #20]	; (800612c <qExitCritical+0x1c>)
 8006116:	6a1b      	ldr	r3, [r3, #32]
 8006118:	2b00      	cmp	r3, #0
 800611a:	d005      	beq.n	8006128 <qExitCritical+0x18>
 800611c:	4b03      	ldr	r3, [pc, #12]	; (800612c <qExitCritical+0x1c>)
 800611e:	6a1b      	ldr	r3, [r3, #32]
 8006120:	4a02      	ldr	r2, [pc, #8]	; (800612c <qExitCritical+0x1c>)
 8006122:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8006124:	4610      	mov	r0, r2
 8006126:	4798      	blx	r3
}
 8006128:	bf00      	nop
 800612a:	bd80      	pop	{r7, pc}
 800612c:	20000254 	.word	0x20000254

08006130 <qTime2Clock>:

Return value:

    time (t) in epochs
*/
qClock_t qTime2Clock(const qTime_t t){
 8006130:	b480      	push	{r7}
 8006132:	b083      	sub	sp, #12
 8006134:	af00      	add	r7, sp, #0
 8006136:	ed87 0a01 	vstr	s0, [r7, #4]
        return (qClock_t)t;
    #else 
        #ifdef Q_SETUP_TICK_IN_HERTZ
            return (qClock_t)(t*QUARKTS.TimmingBase);
        #else
            return (qClock_t)(t/QUARKTS.TimmingBase);
 800613a:	4b08      	ldr	r3, [pc, #32]	; (800615c <qTime2Clock+0x2c>)
 800613c:	ed93 7a05 	vldr	s14, [r3, #20]
 8006140:	edd7 6a01 	vldr	s13, [r7, #4]
 8006144:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006148:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800614c:	ee17 3a90 	vmov	r3, s15
        #endif    
    #endif
}
 8006150:	4618      	mov	r0, r3
 8006152:	370c      	adds	r7, #12
 8006154:	46bd      	mov	sp, r7
 8006156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800615a:	4770      	bx	lr
 800615c:	20000254 	.word	0x20000254

08006160 <qTaskSetState>:
Parameters:

    - Task : A pointer to the task node.
    - State : qEnabled or qDisabled 
*/
void qTaskSetState(qTask_t *Task, const qState_t State){
 8006160:	b580      	push	{r7, lr}
 8006162:	b082      	sub	sp, #8
 8006164:	af00      	add	r7, sp, #0
 8006166:	6078      	str	r0, [r7, #4]
 8006168:	460b      	mov	r3, r1
 800616a:	70fb      	strb	r3, [r7, #3]
    if(NULL==Task) return;
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	2b00      	cmp	r3, #0
 8006170:	d012      	beq.n	8006198 <qTaskSetState+0x38>
    if(State && Task->Flag[_qIndex_Enabled]) return;
 8006172:	78fb      	ldrb	r3, [r7, #3]
 8006174:	2b00      	cmp	r3, #0
 8006176:	d005      	beq.n	8006184 <qTaskSetState+0x24>
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800617e:	b2db      	uxtb	r3, r3
 8006180:	2b00      	cmp	r3, #0
 8006182:	d10b      	bne.n	800619c <qTaskSetState+0x3c>
    Task->Flag[_qIndex_Enabled] = State;
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	78fa      	ldrb	r2, [r7, #3]
 8006188:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
    Task->ClockStart = qSchedulerGetTick();
 800618c:	f000 fb3a 	bl	8006804 <qSchedulerGetTick>
 8006190:	4602      	mov	r2, r0
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	61da      	str	r2, [r3, #28]
 8006196:	e002      	b.n	800619e <qTaskSetState+0x3e>
    if(NULL==Task) return;
 8006198:	bf00      	nop
 800619a:	e000      	b.n	800619e <qTaskSetState+0x3e>
    if(State && Task->Flag[_qIndex_Enabled]) return;
 800619c:	bf00      	nop
}
 800619e:	3708      	adds	r7, #8
 80061a0:	46bd      	mov	sp, r7
 80061a2:	bd80      	pop	{r7, pc}

080061a4 <_qScheduler_PriorityQueueGet>:
    QUARKTS.I_Restorer = Restorer;
    QUARKTS.I_Disable = Disabler;
}
#ifdef Q_PRIORITY_QUEUE
/*============================================================================*/
static qTask_t* _qScheduler_PriorityQueueGet(void){
 80061a4:	b580      	push	{r7, lr}
 80061a6:	b082      	sub	sp, #8
 80061a8:	af00      	add	r7, sp, #0
    qTask_t *Task = NULL;
 80061aa:	2300      	movs	r3, #0
 80061ac:	603b      	str	r3, [r7, #0]
    uint8_t i;
    uint8_t IndexTaskToExtract = 0;
 80061ae:	2300      	movs	r3, #0
 80061b0:	71bb      	strb	r3, [r7, #6]
    qPriority_t MaxPriorityValue;
    if(QUARKTS.QueueIndex < 0) return NULL; /*Return if no elements available*/
 80061b2:	4b41      	ldr	r3, [pc, #260]	; (80062b8 <_qScheduler_PriorityQueueGet+0x114>)
 80061b4:	881b      	ldrh	r3, [r3, #0]
 80061b6:	b21b      	sxth	r3, r3
 80061b8:	2b00      	cmp	r3, #0
 80061ba:	da01      	bge.n	80061c0 <_qScheduler_PriorityQueueGet+0x1c>
 80061bc:	2300      	movs	r3, #0
 80061be:	e076      	b.n	80062ae <_qScheduler_PriorityQueueGet+0x10a>
    qEnterCritical(); 
 80061c0:	f7ff ff96 	bl	80060f0 <qEnterCritical>
    MaxPriorityValue = QUARKTS.QueueStack[0].Task->Priority;
 80061c4:	4b3c      	ldr	r3, [pc, #240]	; (80062b8 <_qScheduler_PriorityQueueGet+0x114>)
 80061c6:	685b      	ldr	r3, [r3, #4]
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80061ce:	717b      	strb	r3, [r7, #5]
    for( i=1; i<QUARKTS.QueueSize; i++){ /*Find the task with the highest priority*/
 80061d0:	2301      	movs	r3, #1
 80061d2:	71fb      	strb	r3, [r7, #7]
 80061d4:	e021      	b.n	800621a <_qScheduler_PriorityQueueGet+0x76>
        if(NULL == QUARKTS.QueueStack[i].Task ) break; /*break if the tail is reached*/
 80061d6:	4b38      	ldr	r3, [pc, #224]	; (80062b8 <_qScheduler_PriorityQueueGet+0x114>)
 80061d8:	685a      	ldr	r2, [r3, #4]
 80061da:	79fb      	ldrb	r3, [r7, #7]
 80061dc:	00db      	lsls	r3, r3, #3
 80061de:	4413      	add	r3, r2
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	2b00      	cmp	r3, #0
 80061e4:	d020      	beq.n	8006228 <_qScheduler_PriorityQueueGet+0x84>
        if(QUARKTS.QueueStack[i].Task->Priority > MaxPriorityValue){ /*check if the queued task has the max priority value*/
 80061e6:	4b34      	ldr	r3, [pc, #208]	; (80062b8 <_qScheduler_PriorityQueueGet+0x114>)
 80061e8:	685a      	ldr	r2, [r3, #4]
 80061ea:	79fb      	ldrb	r3, [r7, #7]
 80061ec:	00db      	lsls	r3, r3, #3
 80061ee:	4413      	add	r3, r2
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80061f6:	b2db      	uxtb	r3, r3
 80061f8:	797a      	ldrb	r2, [r7, #5]
 80061fa:	429a      	cmp	r2, r3
 80061fc:	d20a      	bcs.n	8006214 <_qScheduler_PriorityQueueGet+0x70>
            MaxPriorityValue = QUARKTS.QueueStack[i].Task->Priority; /*Reassign the max value*/
 80061fe:	4b2e      	ldr	r3, [pc, #184]	; (80062b8 <_qScheduler_PriorityQueueGet+0x114>)
 8006200:	685a      	ldr	r2, [r3, #4]
 8006202:	79fb      	ldrb	r3, [r7, #7]
 8006204:	00db      	lsls	r3, r3, #3
 8006206:	4413      	add	r3, r2
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800620e:	717b      	strb	r3, [r7, #5]
            IndexTaskToExtract = i;  /*save the index*/
 8006210:	79fb      	ldrb	r3, [r7, #7]
 8006212:	71bb      	strb	r3, [r7, #6]
    for( i=1; i<QUARKTS.QueueSize; i++){ /*Find the task with the highest priority*/
 8006214:	79fb      	ldrb	r3, [r7, #7]
 8006216:	3301      	adds	r3, #1
 8006218:	71fb      	strb	r3, [r7, #7]
 800621a:	4b27      	ldr	r3, [pc, #156]	; (80062b8 <_qScheduler_PriorityQueueGet+0x114>)
 800621c:	789b      	ldrb	r3, [r3, #2]
 800621e:	b2db      	uxtb	r3, r3
 8006220:	79fa      	ldrb	r2, [r7, #7]
 8006222:	429a      	cmp	r2, r3
 8006224:	d3d7      	bcc.n	80061d6 <_qScheduler_PriorityQueueGet+0x32>
 8006226:	e000      	b.n	800622a <_qScheduler_PriorityQueueGet+0x86>
        if(NULL == QUARKTS.QueueStack[i].Task ) break; /*break if the tail is reached*/
 8006228:	bf00      	nop
        }
    }   
    QUARKTS.QueueData = QUARKTS.QueueStack[IndexTaskToExtract].QueueData; /*get the data from the queue*/
 800622a:	4b23      	ldr	r3, [pc, #140]	; (80062b8 <_qScheduler_PriorityQueueGet+0x114>)
 800622c:	685a      	ldr	r2, [r3, #4]
 800622e:	79bb      	ldrb	r3, [r7, #6]
 8006230:	00db      	lsls	r3, r3, #3
 8006232:	4413      	add	r3, r2
 8006234:	685b      	ldr	r3, [r3, #4]
 8006236:	4a20      	ldr	r2, [pc, #128]	; (80062b8 <_qScheduler_PriorityQueueGet+0x114>)
 8006238:	6093      	str	r3, [r2, #8]
    Task = QUARKTS.QueueStack[IndexTaskToExtract].Task; /*assign the task to the output*/
 800623a:	4b1f      	ldr	r3, [pc, #124]	; (80062b8 <_qScheduler_PriorityQueueGet+0x114>)
 800623c:	685a      	ldr	r2, [r3, #4]
 800623e:	79bb      	ldrb	r3, [r7, #6]
 8006240:	00db      	lsls	r3, r3, #3
 8006242:	4413      	add	r3, r2
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	603b      	str	r3, [r7, #0]
    Task->State = qReady; /*set the task as ready*/
 8006248:	683b      	ldr	r3, [r7, #0]
 800624a:	2201      	movs	r2, #1
 800624c:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
    QUARKTS.QueueStack[IndexTaskToExtract].Task = NULL; /*set the position in the queue as empty*/  
 8006250:	4b19      	ldr	r3, [pc, #100]	; (80062b8 <_qScheduler_PriorityQueueGet+0x114>)
 8006252:	685a      	ldr	r2, [r3, #4]
 8006254:	79bb      	ldrb	r3, [r7, #6]
 8006256:	00db      	lsls	r3, r3, #3
 8006258:	4413      	add	r3, r2
 800625a:	2200      	movs	r2, #0
 800625c:	601a      	str	r2, [r3, #0]
    for(i=IndexTaskToExtract; i<QUARKTS.QueueIndex; i++) QUARKTS.QueueStack[i] = QUARKTS.QueueStack[i+1]; /*shift the queue*/
 800625e:	79bb      	ldrb	r3, [r7, #6]
 8006260:	71fb      	strb	r3, [r7, #7]
 8006262:	e012      	b.n	800628a <_qScheduler_PriorityQueueGet+0xe6>
 8006264:	4b14      	ldr	r3, [pc, #80]	; (80062b8 <_qScheduler_PriorityQueueGet+0x114>)
 8006266:	685a      	ldr	r2, [r3, #4]
 8006268:	79fb      	ldrb	r3, [r7, #7]
 800626a:	3301      	adds	r3, #1
 800626c:	00db      	lsls	r3, r3, #3
 800626e:	18d1      	adds	r1, r2, r3
 8006270:	4b11      	ldr	r3, [pc, #68]	; (80062b8 <_qScheduler_PriorityQueueGet+0x114>)
 8006272:	685a      	ldr	r2, [r3, #4]
 8006274:	79fb      	ldrb	r3, [r7, #7]
 8006276:	00db      	lsls	r3, r3, #3
 8006278:	4413      	add	r3, r2
 800627a:	460a      	mov	r2, r1
 800627c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8006280:	e883 0003 	stmia.w	r3, {r0, r1}
 8006284:	79fb      	ldrb	r3, [r7, #7]
 8006286:	3301      	adds	r3, #1
 8006288:	71fb      	strb	r3, [r7, #7]
 800628a:	79fb      	ldrb	r3, [r7, #7]
 800628c:	4a0a      	ldr	r2, [pc, #40]	; (80062b8 <_qScheduler_PriorityQueueGet+0x114>)
 800628e:	8812      	ldrh	r2, [r2, #0]
 8006290:	b212      	sxth	r2, r2
 8006292:	4293      	cmp	r3, r2
 8006294:	dbe6      	blt.n	8006264 <_qScheduler_PriorityQueueGet+0xc0>
    QUARKTS.QueueIndex--;    /*decrease the index*/
 8006296:	4b08      	ldr	r3, [pc, #32]	; (80062b8 <_qScheduler_PriorityQueueGet+0x114>)
 8006298:	881b      	ldrh	r3, [r3, #0]
 800629a:	b21b      	sxth	r3, r3
 800629c:	b29b      	uxth	r3, r3
 800629e:	3b01      	subs	r3, #1
 80062a0:	b29b      	uxth	r3, r3
 80062a2:	b21a      	sxth	r2, r3
 80062a4:	4b04      	ldr	r3, [pc, #16]	; (80062b8 <_qScheduler_PriorityQueueGet+0x114>)
 80062a6:	801a      	strh	r2, [r3, #0]
    qExitCritical();
 80062a8:	f7ff ff32 	bl	8006110 <qExitCritical>
    return Task;
 80062ac:	683b      	ldr	r3, [r7, #0]
}
 80062ae:	4618      	mov	r0, r3
 80062b0:	3708      	adds	r7, #8
 80062b2:	46bd      	mov	sp, r7
 80062b4:	bd80      	pop	{r7, pc}
 80062b6:	bf00      	nop
 80062b8:	20000254 	.word	0x20000254

080062bc <_qInitScheduler>:
#endif
/*============================================================================*/
#ifdef Q_SETUP_TIME_CANONICAL
    void _qInitScheduler(qGetTickFcn_t TickProvider, qTaskFcn_t IdleCallback, volatile qQueueStack_t *Q_Stack, const uint8_t Size_Q_Stack){
#else
    void _qInitScheduler(qGetTickFcn_t TickProvider, const qTimingBase_type BaseTimming, qTaskFcn_t IdleCallback, volatile qQueueStack_t *Q_Stack, const uint8_t Size_Q_Stack){
 80062bc:	b480      	push	{r7}
 80062be:	b089      	sub	sp, #36	; 0x24
 80062c0:	af00      	add	r7, sp, #0
 80062c2:	6178      	str	r0, [r7, #20]
 80062c4:	ed87 0a04 	vstr	s0, [r7, #16]
 80062c8:	60f9      	str	r1, [r7, #12]
 80062ca:	60ba      	str	r2, [r7, #8]
 80062cc:	71fb      	strb	r3, [r7, #7]
#endif
    #ifdef Q_PRIORITY_QUEUE  
        uint8_t i;
    #endif
    QUARKTS.Head = NULL;
 80062ce:	4b26      	ldr	r3, [pc, #152]	; (8006368 <_qInitScheduler+0xac>)
 80062d0:	2200      	movs	r2, #0
 80062d2:	619a      	str	r2, [r3, #24]
    #ifndef Q_SETUP_TIME_CANONICAL
        QUARKTS.TimmingBase = BaseTimming;
 80062d4:	4a24      	ldr	r2, [pc, #144]	; (8006368 <_qInitScheduler+0xac>)
 80062d6:	693b      	ldr	r3, [r7, #16]
 80062d8:	6153      	str	r3, [r2, #20]
    #endif
    QUARKTS.IDLECallback = IdleCallback;
 80062da:	4a23      	ldr	r2, [pc, #140]	; (8006368 <_qInitScheduler+0xac>)
 80062dc:	68fb      	ldr	r3, [r7, #12]
 80062de:	60d3      	str	r3, [r2, #12]
    QUARKTS.ReleaseSchedCallback = NULL;
 80062e0:	4b21      	ldr	r3, [pc, #132]	; (8006368 <_qInitScheduler+0xac>)
 80062e2:	2200      	movs	r2, #0
 80062e4:	611a      	str	r2, [r3, #16]
    #ifdef Q_PRIORITY_QUEUE    
        QUARKTS.QueueStack = (qQueueStack_t*)Q_Stack;
 80062e6:	4a20      	ldr	r2, [pc, #128]	; (8006368 <_qInitScheduler+0xac>)
 80062e8:	68bb      	ldr	r3, [r7, #8]
 80062ea:	6053      	str	r3, [r2, #4]
        QUARKTS.QueueSize = Size_Q_Stack;
 80062ec:	4a1e      	ldr	r2, [pc, #120]	; (8006368 <_qInitScheduler+0xac>)
 80062ee:	79fb      	ldrb	r3, [r7, #7]
 80062f0:	7093      	strb	r3, [r2, #2]
        for(i=0;i<QUARKTS.QueueSize;i++) QUARKTS.QueueStack[i].Task = NULL;  /*set the priority queue as empty*/  
 80062f2:	2300      	movs	r3, #0
 80062f4:	77fb      	strb	r3, [r7, #31]
 80062f6:	e009      	b.n	800630c <_qInitScheduler+0x50>
 80062f8:	4b1b      	ldr	r3, [pc, #108]	; (8006368 <_qInitScheduler+0xac>)
 80062fa:	685a      	ldr	r2, [r3, #4]
 80062fc:	7ffb      	ldrb	r3, [r7, #31]
 80062fe:	00db      	lsls	r3, r3, #3
 8006300:	4413      	add	r3, r2
 8006302:	2200      	movs	r2, #0
 8006304:	601a      	str	r2, [r3, #0]
 8006306:	7ffb      	ldrb	r3, [r7, #31]
 8006308:	3301      	adds	r3, #1
 800630a:	77fb      	strb	r3, [r7, #31]
 800630c:	4b16      	ldr	r3, [pc, #88]	; (8006368 <_qInitScheduler+0xac>)
 800630e:	789b      	ldrb	r3, [r3, #2]
 8006310:	b2db      	uxtb	r3, r3
 8006312:	7ffa      	ldrb	r2, [r7, #31]
 8006314:	429a      	cmp	r2, r3
 8006316:	d3ef      	bcc.n	80062f8 <_qInitScheduler+0x3c>
        QUARKTS.QueueIndex = -1;     
 8006318:	4b13      	ldr	r3, [pc, #76]	; (8006368 <_qInitScheduler+0xac>)
 800631a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800631e:	801a      	strh	r2, [r3, #0]
        QUARKTS.QueueData = NULL;
 8006320:	4b11      	ldr	r3, [pc, #68]	; (8006368 <_qInitScheduler+0xac>)
 8006322:	2200      	movs	r2, #0
 8006324:	609a      	str	r2, [r3, #8]
    #endif
    QUARKTS.Flag.Init = qFalse;
 8006326:	4b10      	ldr	r3, [pc, #64]	; (8006368 <_qInitScheduler+0xac>)
 8006328:	2200      	movs	r2, #0
 800632a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
    QUARKTS.Flag.ReleaseSched = qFalse;
 800632e:	4b0e      	ldr	r3, [pc, #56]	; (8006368 <_qInitScheduler+0xac>)
 8006330:	2200      	movs	r2, #0
 8006332:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
    QUARKTS.Flag.FCallReleased = qFalse;
 8006336:	4b0c      	ldr	r3, [pc, #48]	; (8006368 <_qInitScheduler+0xac>)
 8006338:	2200      	movs	r2, #0
 800633a:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
    QUARKTS.I_Restorer =  NULL;
 800633e:	4b0a      	ldr	r3, [pc, #40]	; (8006368 <_qInitScheduler+0xac>)
 8006340:	2200      	movs	r2, #0
 8006342:	621a      	str	r2, [r3, #32]
    QUARKTS.I_Disable = NULL;
 8006344:	4b08      	ldr	r3, [pc, #32]	; (8006368 <_qInitScheduler+0xac>)
 8006346:	2200      	movs	r2, #0
 8006348:	61da      	str	r2, [r3, #28]
    QUARKTS.CurrentRunningTask = NULL;
 800634a:	4b07      	ldr	r3, [pc, #28]	; (8006368 <_qInitScheduler+0xac>)
 800634c:	2200      	movs	r2, #0
 800634e:	62da      	str	r2, [r3, #44]	; 0x2c
    QUARKTS.GetSysTick = TickProvider;
 8006350:	4a05      	ldr	r2, [pc, #20]	; (8006368 <_qInitScheduler+0xac>)
 8006352:	697b      	ldr	r3, [r7, #20]
 8006354:	6313      	str	r3, [r2, #48]	; 0x30
    _qSysTick_Epochs_ = 0ul;
 8006356:	4b05      	ldr	r3, [pc, #20]	; (800636c <_qInitScheduler+0xb0>)
 8006358:	2200      	movs	r2, #0
 800635a:	601a      	str	r2, [r3, #0]
}
 800635c:	bf00      	nop
 800635e:	3724      	adds	r7, #36	; 0x24
 8006360:	46bd      	mov	sp, r7
 8006362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006366:	4770      	bx	lr
 8006368:	20000254 	.word	0x20000254
 800636c:	20000294 	.word	0x20000294

08006370 <qSchedulerAdd_Task>:

Return value:

    Returns qTrue on success, otherwise returns qFalse;
    */
qBool_t qSchedulerAdd_Task(qTask_t *Task, qTaskFcn_t CallbackFcn, qPriority_t Priority, qTime_t Time, qIteration_t nExecutions, qState_t InitialState, void* arg){
 8006370:	b580      	push	{r7, lr}
 8006372:	b084      	sub	sp, #16
 8006374:	af00      	add	r7, sp, #0
 8006376:	60f8      	str	r0, [r7, #12]
 8006378:	60b9      	str	r1, [r7, #8]
 800637a:	4611      	mov	r1, r2
 800637c:	ed87 0a00 	vstr	s0, [r7]
 8006380:	461a      	mov	r2, r3
 8006382:	460b      	mov	r3, r1
 8006384:	71fb      	strb	r3, [r7, #7]
 8006386:	4613      	mov	r3, r2
 8006388:	80bb      	strh	r3, [r7, #4]
    if(NULL==Task || NULL == CallbackFcn) return qFalse;
 800638a:	68fb      	ldr	r3, [r7, #12]
 800638c:	2b00      	cmp	r3, #0
 800638e:	d002      	beq.n	8006396 <qSchedulerAdd_Task+0x26>
 8006390:	68bb      	ldr	r3, [r7, #8]
 8006392:	2b00      	cmp	r3, #0
 8006394:	d101      	bne.n	800639a <qSchedulerAdd_Task+0x2a>
 8006396:	2300      	movs	r3, #0
 8006398:	e061      	b.n	800645e <qSchedulerAdd_Task+0xee>
    qSchedulerRemoveTask(Task); /*Remove the task if was previously added to the chain*/
 800639a:	68f8      	ldr	r0, [r7, #12]
 800639c:	f000 f8bc 	bl	8006518 <qSchedulerRemoveTask>
    Task->Callback = CallbackFcn;
 80063a0:	68fb      	ldr	r3, [r7, #12]
 80063a2:	68ba      	ldr	r2, [r7, #8]
 80063a4:	60da      	str	r2, [r3, #12]
    Task->Interval = qTime2Clock(Time);
 80063a6:	ed97 0a00 	vldr	s0, [r7]
 80063aa:	f7ff fec1 	bl	8006130 <qTime2Clock>
 80063ae:	4602      	mov	r2, r0
 80063b0:	68fb      	ldr	r3, [r7, #12]
 80063b2:	619a      	str	r2, [r3, #24]
    Task->TaskData = arg;
 80063b4:	68fb      	ldr	r3, [r7, #12]
 80063b6:	69fa      	ldr	r2, [r7, #28]
 80063b8:	605a      	str	r2, [r3, #4]
    Task->Priority = Priority;
 80063ba:	68fb      	ldr	r3, [r7, #12]
 80063bc:	79fa      	ldrb	r2, [r7, #7]
 80063be:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
    Task->Iterations = (qPeriodic==nExecutions)? qPeriodic : -nExecutions;    
 80063c2:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80063c6:	f513 4f00 	cmn.w	r3, #32768	; 0x8000
 80063ca:	d004      	beq.n	80063d6 <qSchedulerAdd_Task+0x66>
 80063cc:	88bb      	ldrh	r3, [r7, #4]
 80063ce:	425b      	negs	r3, r3
 80063d0:	b29b      	uxth	r3, r3
 80063d2:	b21a      	sxth	r2, r3
 80063d4:	e000      	b.n	80063d8 <qSchedulerAdd_Task+0x68>
 80063d6:	4a24      	ldr	r2, [pc, #144]	; (8006468 <qSchedulerAdd_Task+0xf8>)
 80063d8:	68fb      	ldr	r3, [r7, #12]
 80063da:	84da      	strh	r2, [r3, #38]	; 0x26
    Task->Flag[_qIndex_AsyncRun] = qFalse;
 80063dc:	68fb      	ldr	r3, [r7, #12]
 80063de:	2200      	movs	r2, #0
 80063e0:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
    Task->Flag[_qIndex_InitFlag] = qFalse;
 80063e4:	68fb      	ldr	r3, [r7, #12]
 80063e6:	2200      	movs	r2, #0
 80063e8:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
    Task->Flag[_qIndex_QueueReceiver] = qFalse; 
 80063ec:	68fb      	ldr	r3, [r7, #12]
 80063ee:	2200      	movs	r2, #0
 80063f0:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
    Task->Flag[_qIndex_QueueFull] = qFalse;
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	2200      	movs	r2, #0
 80063f8:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
    Task->Flag[_qIndex_QueueCount] = qFalse;
 80063fc:	68fb      	ldr	r3, [r7, #12]
 80063fe:	2200      	movs	r2, #0
 8006400:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
    Task->Flag[_qIndex_QueueEmpty] = qFalse;
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	2200      	movs	r2, #0
 8006408:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
    Task->Flag[_qIndex_Enabled] = (qBool_t)(InitialState != qFalse);
 800640c:	7e3b      	ldrb	r3, [r7, #24]
 800640e:	2b00      	cmp	r3, #0
 8006410:	bf14      	ite	ne
 8006412:	2301      	movne	r3, #1
 8006414:	2300      	moveq	r3, #0
 8006416:	b2db      	uxtb	r3, r3
 8006418:	461a      	mov	r2, r3
 800641a:	68fb      	ldr	r3, [r7, #12]
 800641c:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
    Task->Next = NULL;  
 8006420:	68fb      	ldr	r3, [r7, #12]
 8006422:	2200      	movs	r2, #0
 8006424:	601a      	str	r2, [r3, #0]
    Task->Cycles = 0;
 8006426:	68fb      	ldr	r3, [r7, #12]
 8006428:	2200      	movs	r2, #0
 800642a:	621a      	str	r2, [r3, #32]
    Task->ClockStart = qSchedulerGetTick();
 800642c:	f000 f9ea 	bl	8006804 <qSchedulerGetTick>
 8006430:	4602      	mov	r2, r0
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	61da      	str	r2, [r3, #28]
    #ifdef Q_QUEUES
        Task->Queue = NULL;
 8006436:	68fb      	ldr	r3, [r7, #12]
 8006438:	2200      	movs	r2, #0
 800643a:	615a      	str	r2, [r3, #20]
    #endif
    Task->StateMachine = NULL;
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	2200      	movs	r2, #0
 8006440:	611a      	str	r2, [r3, #16]
    Task->State = qSuspended;
 8006442:	68fb      	ldr	r3, [r7, #12]
 8006444:	2203      	movs	r2, #3
 8006446:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
    QUARKTS.Head =  _qScheduler_PriorizedInsert( QUARKTS.Head, Task ); /*put the task on the list according to its priority*/
 800644a:	4b08      	ldr	r3, [pc, #32]	; (800646c <qSchedulerAdd_Task+0xfc>)
 800644c:	699b      	ldr	r3, [r3, #24]
 800644e:	68f9      	ldr	r1, [r7, #12]
 8006450:	4618      	mov	r0, r3
 8006452:	f000 f89b 	bl	800658c <_qScheduler_PriorizedInsert>
 8006456:	4602      	mov	r2, r0
 8006458:	4b04      	ldr	r3, [pc, #16]	; (800646c <qSchedulerAdd_Task+0xfc>)
 800645a:	619a      	str	r2, [r3, #24]
    return qTrue;
 800645c:	2301      	movs	r3, #1
}
 800645e:	4618      	mov	r0, r3
 8006460:	3710      	adds	r7, #16
 8006462:	46bd      	mov	sp, r7
 8006464:	bd80      	pop	{r7, pc}
 8006466:	bf00      	nop
 8006468:	ffff8000 	.word	0xffff8000
 800646c:	20000254 	.word	0x20000254

08006470 <qSchedulerAdd_EventTask>:
     
Return value:

    Returns qTrue on success, otherwise returns qFalse;
     */
qBool_t qSchedulerAdd_EventTask(qTask_t *Task, qTaskFcn_t CallbackFcn, qPriority_t Priority, void* arg){
 8006470:	b580      	push	{r7, lr}
 8006472:	b086      	sub	sp, #24
 8006474:	af02      	add	r7, sp, #8
 8006476:	60f8      	str	r0, [r7, #12]
 8006478:	60b9      	str	r1, [r7, #8]
 800647a:	603b      	str	r3, [r7, #0]
 800647c:	4613      	mov	r3, r2
 800647e:	71fb      	strb	r3, [r7, #7]
    return qSchedulerAdd_Task(Task, CallbackFcn, Priority, qTimeImmediate, qSingleShot, qDisabled, arg);
 8006480:	79fa      	ldrb	r2, [r7, #7]
 8006482:	683b      	ldr	r3, [r7, #0]
 8006484:	9301      	str	r3, [sp, #4]
 8006486:	2300      	movs	r3, #0
 8006488:	9300      	str	r3, [sp, #0]
 800648a:	2301      	movs	r3, #1
 800648c:	ed9f 0a05 	vldr	s0, [pc, #20]	; 80064a4 <qSchedulerAdd_EventTask+0x34>
 8006490:	68b9      	ldr	r1, [r7, #8]
 8006492:	68f8      	ldr	r0, [r7, #12]
 8006494:	f7ff ff6c 	bl	8006370 <qSchedulerAdd_Task>
 8006498:	4603      	mov	r3, r0
}
 800649a:	4618      	mov	r0, r3
 800649c:	3710      	adds	r7, #16
 800649e:	46bd      	mov	sp, r7
 80064a0:	bd80      	pop	{r7, pc}
 80064a2:	bf00      	nop
 80064a4:	00000000 	.word	0x00000000

080064a8 <qSchedulerAdd_StateMachineTask>:

    Returns qTrue on success, otherwise returns qFalse;
    */
qBool_t qSchedulerAdd_StateMachineTask(qTask_t *Task, qPriority_t Priority, qTime_t Time,
                            qSM_t *StateMachine, qSM_State_t InitState, qSM_SubState_t BeforeAnyState, qSM_SubState_t SuccessState, qSM_SubState_t FailureState, qSM_SubState_t UnexpectedState,
                            qState_t InitialTaskState, void *arg){
 80064a8:	b580      	push	{r7, lr}
 80064aa:	b088      	sub	sp, #32
 80064ac:	af02      	add	r7, sp, #8
 80064ae:	6178      	str	r0, [r7, #20]
 80064b0:	ed87 0a03 	vstr	s0, [r7, #12]
 80064b4:	60ba      	str	r2, [r7, #8]
 80064b6:	607b      	str	r3, [r7, #4]
 80064b8:	460b      	mov	r3, r1
 80064ba:	74fb      	strb	r3, [r7, #19]
    if(NULL==StateMachine || NULL==InitState) return qFalse;
 80064bc:	68bb      	ldr	r3, [r7, #8]
 80064be:	2b00      	cmp	r3, #0
 80064c0:	d002      	beq.n	80064c8 <qSchedulerAdd_StateMachineTask+0x20>
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	2b00      	cmp	r3, #0
 80064c6:	d101      	bne.n	80064cc <qSchedulerAdd_StateMachineTask+0x24>
 80064c8:	2300      	movs	r3, #0
 80064ca:	e01f      	b.n	800650c <qSchedulerAdd_StateMachineTask+0x64>
    if (!qSchedulerAdd_Task(Task, __qFSMCallbackMode, Priority, Time, qPeriodic, InitialTaskState, arg)) return qFalse;    
 80064cc:	7cfa      	ldrb	r2, [r7, #19]
 80064ce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80064d0:	9301      	str	r3, [sp, #4]
 80064d2:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 80064d6:	9300      	str	r3, [sp, #0]
 80064d8:	4b0e      	ldr	r3, [pc, #56]	; (8006514 <qSchedulerAdd_StateMachineTask+0x6c>)
 80064da:	ed97 0a03 	vldr	s0, [r7, #12]
 80064de:	2101      	movs	r1, #1
 80064e0:	6978      	ldr	r0, [r7, #20]
 80064e2:	f7ff ff45 	bl	8006370 <qSchedulerAdd_Task>
 80064e6:	4603      	mov	r3, r0
 80064e8:	2b00      	cmp	r3, #0
 80064ea:	d101      	bne.n	80064f0 <qSchedulerAdd_StateMachineTask+0x48>
 80064ec:	2300      	movs	r3, #0
 80064ee:	e00d      	b.n	800650c <qSchedulerAdd_StateMachineTask+0x64>
    qStateMachine_Init(StateMachine, InitState, SuccessState, FailureState, UnexpectedState, BeforeAnyState);
 80064f0:	6a3b      	ldr	r3, [r7, #32]
 80064f2:	9301      	str	r3, [sp, #4]
 80064f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80064f6:	9300      	str	r3, [sp, #0]
 80064f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80064fa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80064fc:	6879      	ldr	r1, [r7, #4]
 80064fe:	68b8      	ldr	r0, [r7, #8]
 8006500:	f000 fbaa 	bl	8006c58 <qStateMachine_Init>
    Task->StateMachine = StateMachine;
 8006504:	697b      	ldr	r3, [r7, #20]
 8006506:	68ba      	ldr	r2, [r7, #8]
 8006508:	611a      	str	r2, [r3, #16]
    return qTrue;
 800650a:	2301      	movs	r3, #1
}
 800650c:	4618      	mov	r0, r3
 800650e:	3718      	adds	r7, #24
 8006510:	46bd      	mov	sp, r7
 8006512:	bd80      	pop	{r7, pc}
 8006514:	ffff8000 	.word	0xffff8000

08006518 <qSchedulerRemoveTask>:
     
Return value:

    Returns qTrue if success, otherwise returns qFalse.;     
    */
qBool_t qSchedulerRemoveTask(qTask_t *Task){
 8006518:	b480      	push	{r7}
 800651a:	b085      	sub	sp, #20
 800651c:	af00      	add	r7, sp, #0
 800651e:	6078      	str	r0, [r7, #4]
    qTask_t *tmp = QUARKTS.Head;
 8006520:	4b19      	ldr	r3, [pc, #100]	; (8006588 <qSchedulerRemoveTask+0x70>)
 8006522:	699b      	ldr	r3, [r3, #24]
 8006524:	60fb      	str	r3, [r7, #12]
    qTask_t *prev = NULL;
 8006526:	2300      	movs	r3, #0
 8006528:	60bb      	str	r3, [r7, #8]
    if(NULL == tmp) return qFalse;
 800652a:	68fb      	ldr	r3, [r7, #12]
 800652c:	2b00      	cmp	r3, #0
 800652e:	d106      	bne.n	800653e <qSchedulerRemoveTask+0x26>
 8006530:	2300      	movs	r3, #0
 8006532:	e022      	b.n	800657a <qSchedulerRemoveTask+0x62>
    while(tmp != Task && tmp->Next != NULL){ /*find the task to remove*/
        prev = tmp; /*keep on track the previous node*/
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	60bb      	str	r3, [r7, #8]
        tmp = tmp->Next;
 8006538:	68fb      	ldr	r3, [r7, #12]
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	60fb      	str	r3, [r7, #12]
    while(tmp != Task && tmp->Next != NULL){ /*find the task to remove*/
 800653e:	68fa      	ldr	r2, [r7, #12]
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	429a      	cmp	r2, r3
 8006544:	d003      	beq.n	800654e <qSchedulerRemoveTask+0x36>
 8006546:	68fb      	ldr	r3, [r7, #12]
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	2b00      	cmp	r3, #0
 800654c:	d1f2      	bne.n	8006534 <qSchedulerRemoveTask+0x1c>
    }
    if(tmp == Task){ /*remove the task if was found on the chain*/
 800654e:	68fa      	ldr	r2, [r7, #12]
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	429a      	cmp	r2, r3
 8006554:	d110      	bne.n	8006578 <qSchedulerRemoveTask+0x60>
        if(prev) prev->Next = tmp->Next; /*make link between adjacent nodes, this cause that the task being removed from the chain*/
 8006556:	68bb      	ldr	r3, [r7, #8]
 8006558:	2b00      	cmp	r3, #0
 800655a:	d004      	beq.n	8006566 <qSchedulerRemoveTask+0x4e>
 800655c:	68fb      	ldr	r3, [r7, #12]
 800655e:	681a      	ldr	r2, [r3, #0]
 8006560:	68bb      	ldr	r3, [r7, #8]
 8006562:	601a      	str	r2, [r3, #0]
 8006564:	e003      	b.n	800656e <qSchedulerRemoveTask+0x56>
        else QUARKTS.Head = tmp->Next; /*if the task is the head of the chain, move the head to the next node*/
 8006566:	68fb      	ldr	r3, [r7, #12]
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	4a07      	ldr	r2, [pc, #28]	; (8006588 <qSchedulerRemoveTask+0x70>)
 800656c:	6193      	str	r3, [r2, #24]
        Task->Next = NULL; /*Just in case the deleted task needs to be added later to the scheduling scheme, otherwise, this would fuck the whole chain*/
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	2200      	movs	r2, #0
 8006572:	601a      	str	r2, [r3, #0]
        return qTrue;
 8006574:	2301      	movs	r3, #1
 8006576:	e000      	b.n	800657a <qSchedulerRemoveTask+0x62>
    }
    return qFalse;
 8006578:	2300      	movs	r3, #0
}
 800657a:	4618      	mov	r0, r3
 800657c:	3714      	adds	r7, #20
 800657e:	46bd      	mov	sp, r7
 8006580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006584:	4770      	bx	lr
 8006586:	bf00      	nop
 8006588:	20000254 	.word	0x20000254

0800658c <_qScheduler_PriorizedInsert>:
/*============================================================================*/
static qTask_t* _qScheduler_PriorizedInsert(qTask_t *head, qTask_t *Task){ /*return the new head if modified*/
 800658c:	b580      	push	{r7, lr}
 800658e:	b082      	sub	sp, #8
 8006590:	af00      	add	r7, sp, #0
 8006592:	6078      	str	r0, [r7, #4]
 8006594:	6039      	str	r1, [r7, #0]
    if( (NULL == head ) || (Task->Priority > head->Priority) ){ /*Is the first task in the scheme or the task has the highest priority over all */
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	2b00      	cmp	r3, #0
 800659a:	d009      	beq.n	80065b0 <_qScheduler_PriorizedInsert+0x24>
 800659c:	683b      	ldr	r3, [r7, #0]
 800659e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80065a2:	b2da      	uxtb	r2, r3
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80065aa:	b2db      	uxtb	r3, r3
 80065ac:	429a      	cmp	r2, r3
 80065ae:	d904      	bls.n	80065ba <_qScheduler_PriorizedInsert+0x2e>
        Task->Next = head; /*move the head and just add the task node on top*/
 80065b0:	683b      	ldr	r3, [r7, #0]
 80065b2:	687a      	ldr	r2, [r7, #4]
 80065b4:	601a      	str	r2, [r3, #0]
        return Task; /*this task will be the new head*/
 80065b6:	683b      	ldr	r3, [r7, #0]
 80065b8:	e004      	b.n	80065c4 <_qScheduler_PriorizedInsert+0x38>
    }
    _qScheduler_FindPlace( head, Task);
 80065ba:	6839      	ldr	r1, [r7, #0]
 80065bc:	6878      	ldr	r0, [r7, #4]
 80065be:	f000 f805 	bl	80065cc <_qScheduler_FindPlace>
    return head; /*no change in the head, keep it*/
 80065c2:	687b      	ldr	r3, [r7, #4]
}
 80065c4:	4618      	mov	r0, r3
 80065c6:	3708      	adds	r7, #8
 80065c8:	46bd      	mov	sp, r7
 80065ca:	bd80      	pop	{r7, pc}

080065cc <_qScheduler_FindPlace>:
/*============================================================================*/
static void _qScheduler_FindPlace(qTask_t *head, qTask_t *Task){ /*find a new position for the task in the chain, when finded, put the task there*/
 80065cc:	b480      	push	{r7}
 80065ce:	b085      	sub	sp, #20
 80065d0:	af00      	add	r7, sp, #0
 80065d2:	6078      	str	r0, [r7, #4]
 80065d4:	6039      	str	r1, [r7, #0]
    qTask_t *tmp_node = NULL;
 80065d6:	2300      	movs	r3, #0
 80065d8:	60fb      	str	r3, [r7, #12]
    qPriority_t PrioTask = Task->Priority;
 80065da:	683b      	ldr	r3, [r7, #0]
 80065dc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80065e0:	72fb      	strb	r3, [r7, #11]
    tmp_node = head; /*start the head with the highest priority task*/
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	60fb      	str	r3, [r7, #12]
    while(tmp_node->Next && (PrioTask <= tmp_node->Next->Priority) ) { 
 80065e6:	e002      	b.n	80065ee <_qScheduler_FindPlace+0x22>
        tmp_node = tmp_node->Next; /*find the right place for this task according its priority*/
 80065e8:	68fb      	ldr	r3, [r7, #12]
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	60fb      	str	r3, [r7, #12]
    while(tmp_node->Next && (PrioTask <= tmp_node->Next->Priority) ) { 
 80065ee:	68fb      	ldr	r3, [r7, #12]
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	2b00      	cmp	r3, #0
 80065f4:	d007      	beq.n	8006606 <_qScheduler_FindPlace+0x3a>
 80065f6:	68fb      	ldr	r3, [r7, #12]
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80065fe:	b2db      	uxtb	r3, r3
 8006600:	7afa      	ldrb	r2, [r7, #11]
 8006602:	429a      	cmp	r2, r3
 8006604:	d9f0      	bls.n	80065e8 <_qScheduler_FindPlace+0x1c>
    }
    Task->Next = tmp_node->Next; /*the the new task  will be placed just after tmp*/
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	681a      	ldr	r2, [r3, #0]
 800660a:	683b      	ldr	r3, [r7, #0]
 800660c:	601a      	str	r2, [r3, #0]
    tmp_node->Next = Task; /*assign the task*/    
 800660e:	68fb      	ldr	r3, [r7, #12]
 8006610:	683a      	ldr	r2, [r7, #0]
 8006612:	601a      	str	r2, [r3, #0]
}
 8006614:	bf00      	nop
 8006616:	3714      	adds	r7, #20
 8006618:	46bd      	mov	sp, r7
 800661a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800661e:	4770      	bx	lr

08006620 <_qScheduler_RearrangeChain>:
#ifdef Q_AUTO_CHAINREARRANGE
/*============================================================================*/
static qTask_t* _qScheduler_RearrangeChain(qTask_t *head){ /*this method rearrange the chain according the priority of all its nodes*/
 8006620:	b580      	push	{r7, lr}
 8006622:	b086      	sub	sp, #24
 8006624:	af00      	add	r7, sp, #0
 8006626:	6078      	str	r0, [r7, #4]
    qTask_t *new_head = NULL, *tmp = head, *tmp1 = NULL;
 8006628:	2300      	movs	r3, #0
 800662a:	617b      	str	r3, [r7, #20]
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	613b      	str	r3, [r7, #16]
 8006630:	2300      	movs	r3, #0
 8006632:	60fb      	str	r3, [r7, #12]
    qEnterCritical();
 8006634:	f7ff fd5c 	bl	80060f0 <qEnterCritical>
    while(tmp){ /*start with a new head and re-insert the entire chain*/
 8006638:	e009      	b.n	800664e <_qScheduler_RearrangeChain+0x2e>
        tmp1 = tmp;
 800663a:	693b      	ldr	r3, [r7, #16]
 800663c:	60fb      	str	r3, [r7, #12]
        tmp = tmp->Next;
 800663e:	693b      	ldr	r3, [r7, #16]
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	613b      	str	r3, [r7, #16]
        new_head = _qScheduler_PriorizedInsert( new_head, tmp1);  
 8006644:	68f9      	ldr	r1, [r7, #12]
 8006646:	6978      	ldr	r0, [r7, #20]
 8006648:	f7ff ffa0 	bl	800658c <_qScheduler_PriorizedInsert>
 800664c:	6178      	str	r0, [r7, #20]
    while(tmp){ /*start with a new head and re-insert the entire chain*/
 800664e:	693b      	ldr	r3, [r7, #16]
 8006650:	2b00      	cmp	r3, #0
 8006652:	d1f2      	bne.n	800663a <_qScheduler_RearrangeChain+0x1a>
    }
    QUARKTS.Flag.Init= qTrue; /*set the initialization flag*/
 8006654:	4b05      	ldr	r3, [pc, #20]	; (800666c <_qScheduler_RearrangeChain+0x4c>)
 8006656:	2201      	movs	r2, #1
 8006658:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
    qExitCritical();
 800665c:	f7ff fd58 	bl	8006110 <qExitCritical>
    return new_head; /*return the new head*/
 8006660:	697b      	ldr	r3, [r7, #20]
}
 8006662:	4618      	mov	r0, r3
 8006664:	3718      	adds	r7, #24
 8006666:	46bd      	mov	sp, r7
 8006668:	bd80      	pop	{r7, pc}
 800666a:	bf00      	nop
 800666c:	20000254 	.word	0x20000254

08006670 <qTaskAttachQueue>:
Return value:

    Returns qTrue on success, otherwise returns qFalse;
*/
#ifdef Q_QUEUES
qBool_t qTaskAttachQueue(qTask_t *Task, qQueue_t *Queue, const qRBLinkMode_t Mode, uint8_t arg){
 8006670:	b480      	push	{r7}
 8006672:	b085      	sub	sp, #20
 8006674:	af00      	add	r7, sp, #0
 8006676:	60f8      	str	r0, [r7, #12]
 8006678:	60b9      	str	r1, [r7, #8]
 800667a:	4611      	mov	r1, r2
 800667c:	461a      	mov	r2, r3
 800667e:	460b      	mov	r3, r1
 8006680:	71fb      	strb	r3, [r7, #7]
 8006682:	4613      	mov	r3, r2
 8006684:	71bb      	strb	r3, [r7, #6]
    if(NULL==Queue || NULL==Task || Mode<qQUEUE_RECEIVER || Mode>qQUEUE_EMPTY) return qFalse;   /*Validate*/
 8006686:	68bb      	ldr	r3, [r7, #8]
 8006688:	2b00      	cmp	r3, #0
 800668a:	d008      	beq.n	800669e <qTaskAttachQueue+0x2e>
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	2b00      	cmp	r3, #0
 8006690:	d005      	beq.n	800669e <qTaskAttachQueue+0x2e>
 8006692:	79fb      	ldrb	r3, [r7, #7]
 8006694:	2b02      	cmp	r3, #2
 8006696:	d902      	bls.n	800669e <qTaskAttachQueue+0x2e>
 8006698:	79fb      	ldrb	r3, [r7, #7]
 800669a:	2b06      	cmp	r3, #6
 800669c:	d901      	bls.n	80066a2 <qTaskAttachQueue+0x32>
 800669e:	2300      	movs	r3, #0
 80066a0:	e020      	b.n	80066e4 <qTaskAttachQueue+0x74>
    if(NULL==Queue->pHead) return qFalse;    
 80066a2:	68bb      	ldr	r3, [r7, #8]
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	2b00      	cmp	r3, #0
 80066a8:	d101      	bne.n	80066ae <qTaskAttachQueue+0x3e>
 80066aa:	2300      	movs	r3, #0
 80066ac:	e01a      	b.n	80066e4 <qTaskAttachQueue+0x74>
    Task->Flag[Mode] = (qBool_t)((Mode==qQUEUE_COUNT)? arg : (arg!=qFalse)); /*if mode is qQUEUE_COUNT, use their arg value as count*/
 80066ae:	79fb      	ldrb	r3, [r7, #7]
 80066b0:	2b05      	cmp	r3, #5
 80066b2:	d007      	beq.n	80066c4 <qTaskAttachQueue+0x54>
 80066b4:	79bb      	ldrb	r3, [r7, #6]
 80066b6:	2b00      	cmp	r3, #0
 80066b8:	bf14      	ite	ne
 80066ba:	2301      	movne	r3, #1
 80066bc:	2300      	moveq	r3, #0
 80066be:	b2db      	uxtb	r3, r3
 80066c0:	4619      	mov	r1, r3
 80066c2:	e000      	b.n	80066c6 <qTaskAttachQueue+0x56>
 80066c4:	79b9      	ldrb	r1, [r7, #6]
 80066c6:	79fb      	ldrb	r3, [r7, #7]
 80066c8:	68fa      	ldr	r2, [r7, #12]
 80066ca:	4413      	add	r3, r2
 80066cc:	460a      	mov	r2, r1
 80066ce:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
    Task->Queue = (arg>0)? Queue : NULL; /*reject, no valid arg input*/
 80066d2:	79bb      	ldrb	r3, [r7, #6]
 80066d4:	2b00      	cmp	r3, #0
 80066d6:	d001      	beq.n	80066dc <qTaskAttachQueue+0x6c>
 80066d8:	68bb      	ldr	r3, [r7, #8]
 80066da:	e000      	b.n	80066de <qTaskAttachQueue+0x6e>
 80066dc:	2300      	movs	r3, #0
 80066de:	68fa      	ldr	r2, [r7, #12]
 80066e0:	6153      	str	r3, [r2, #20]
    return qTrue;
 80066e2:	2301      	movs	r3, #1
}
 80066e4:	4618      	mov	r0, r3
 80066e6:	3714      	adds	r7, #20
 80066e8:	46bd      	mov	sp, r7
 80066ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066ee:	4770      	bx	lr

080066f0 <_qCheckQueueEvents>:
/*============================================================================*/
static qTrigger_t _qCheckQueueEvents(qTask_t *Task){
 80066f0:	b580      	push	{r7, lr}
 80066f2:	b082      	sub	sp, #8
 80066f4:	af00      	add	r7, sp, #0
 80066f6:	6078      	str	r0, [r7, #4]
    if(NULL==Task) return qTriggerNULL;
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	2b00      	cmp	r3, #0
 80066fc:	d101      	bne.n	8006702 <_qCheckQueueEvents+0x12>
 80066fe:	2300      	movs	r3, #0
 8006700:	e04c      	b.n	800679c <_qCheckQueueEvents+0xac>
    if(NULL==Task->Queue) return qTriggerNULL;
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	695b      	ldr	r3, [r3, #20]
 8006706:	2b00      	cmp	r3, #0
 8006708:	d101      	bne.n	800670e <_qCheckQueueEvents+0x1e>
 800670a:	2300      	movs	r3, #0
 800670c:	e046      	b.n	800679c <_qCheckQueueEvents+0xac>
    if(Task->Flag[_qIndex_QueueFull])       if(qQueueIsFull(Task->Queue))                                       return byQueueFull;           
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	f893 302e 	ldrb.w	r3, [r3, #46]	; 0x2e
 8006714:	b2db      	uxtb	r3, r3
 8006716:	2b00      	cmp	r3, #0
 8006718:	d009      	beq.n	800672e <_qCheckQueueEvents+0x3e>
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	695b      	ldr	r3, [r3, #20]
 800671e:	4618      	mov	r0, r3
 8006720:	f000 fc29 	bl	8006f76 <qQueueIsFull>
 8006724:	4603      	mov	r3, r0
 8006726:	2b00      	cmp	r3, #0
 8006728:	d001      	beq.n	800672e <_qCheckQueueEvents+0x3e>
 800672a:	2305      	movs	r3, #5
 800672c:	e036      	b.n	800679c <_qCheckQueueEvents+0xac>
    if(Task->Flag[_qIndex_QueueCount]>0)    if(qQueueCount(Task->Queue) >= Task->Flag[_qIndex_QueueCount] )     return byQueueCount;            
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8006734:	b2db      	uxtb	r3, r3
 8006736:	2b00      	cmp	r3, #0
 8006738:	d00f      	beq.n	800675a <_qCheckQueueEvents+0x6a>
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	695b      	ldr	r3, [r3, #20]
 800673e:	4618      	mov	r0, r3
 8006740:	f000 fc05 	bl	8006f4e <qQueueCount>
 8006744:	4603      	mov	r3, r0
 8006746:	461a      	mov	r2, r3
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800674e:	b2db      	uxtb	r3, r3
 8006750:	b29b      	uxth	r3, r3
 8006752:	429a      	cmp	r2, r3
 8006754:	d301      	bcc.n	800675a <_qCheckQueueEvents+0x6a>
 8006756:	2306      	movs	r3, #6
 8006758:	e020      	b.n	800679c <_qCheckQueueEvents+0xac>
    if(Task->Flag[_qIndex_QueueReceiver])   if(qQueueCount(Task->Queue) >0)                                     return byQueueReceiver;   
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8006760:	b2db      	uxtb	r3, r3
 8006762:	2b00      	cmp	r3, #0
 8006764:	d009      	beq.n	800677a <_qCheckQueueEvents+0x8a>
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	695b      	ldr	r3, [r3, #20]
 800676a:	4618      	mov	r0, r3
 800676c:	f000 fbef 	bl	8006f4e <qQueueCount>
 8006770:	4603      	mov	r3, r0
 8006772:	2b00      	cmp	r3, #0
 8006774:	d001      	beq.n	800677a <_qCheckQueueEvents+0x8a>
 8006776:	2304      	movs	r3, #4
 8006778:	e010      	b.n	800679c <_qCheckQueueEvents+0xac>
    if(Task->Flag[_qIndex_QueueEmpty])      if(qQueueIsEmpty(Task->Queue))                                      return byQueueEmpty;       
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8006780:	b2db      	uxtb	r3, r3
 8006782:	2b00      	cmp	r3, #0
 8006784:	d009      	beq.n	800679a <_qCheckQueueEvents+0xaa>
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	695b      	ldr	r3, [r3, #20]
 800678a:	4618      	mov	r0, r3
 800678c:	f000 fbc7 	bl	8006f1e <qQueueIsEmpty>
 8006790:	4603      	mov	r3, r0
 8006792:	2b00      	cmp	r3, #0
 8006794:	d001      	beq.n	800679a <_qCheckQueueEvents+0xaa>
 8006796:	2307      	movs	r3, #7
 8006798:	e000      	b.n	800679c <_qCheckQueueEvents+0xac>
    return qTriggerNULL;
 800679a:	2300      	movs	r3, #0
}
 800679c:	4618      	mov	r0, r3
 800679e:	3708      	adds	r7, #8
 80067a0:	46bd      	mov	sp, r7
 80067a2:	bd80      	pop	{r7, pc}

080067a4 <_qTriggerReleaseSchedEvent>:
#endif
/*============================================================================*/
static void _qTriggerReleaseSchedEvent(void){
 80067a4:	b580      	push	{r7, lr}
 80067a6:	af00      	add	r7, sp, #0
    QUARKTS.Flag.Init = qFalse;
 80067a8:	4b14      	ldr	r3, [pc, #80]	; (80067fc <_qTriggerReleaseSchedEvent+0x58>)
 80067aa:	2200      	movs	r2, #0
 80067ac:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
    QUARKTS.Flag.ReleaseSched = qFalse;   
 80067b0:	4b12      	ldr	r3, [pc, #72]	; (80067fc <_qTriggerReleaseSchedEvent+0x58>)
 80067b2:	2200      	movs	r2, #0
 80067b4:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
    QUARKTS.EventInfo.FirstCall = (qBool_t)(!QUARKTS.Flag.FCallReleased);    
 80067b8:	4b10      	ldr	r3, [pc, #64]	; (80067fc <_qTriggerReleaseSchedEvent+0x58>)
 80067ba:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 80067be:	b2db      	uxtb	r3, r3
 80067c0:	2b00      	cmp	r3, #0
 80067c2:	bf0c      	ite	eq
 80067c4:	2301      	moveq	r3, #1
 80067c6:	2300      	movne	r3, #0
 80067c8:	b2db      	uxtb	r3, r3
 80067ca:	461a      	mov	r2, r3
 80067cc:	4b0b      	ldr	r3, [pc, #44]	; (80067fc <_qTriggerReleaseSchedEvent+0x58>)
 80067ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    QUARKTS.EventInfo.Trigger = bySchedulingRelease;
 80067d2:	4b0a      	ldr	r3, [pc, #40]	; (80067fc <_qTriggerReleaseSchedEvent+0x58>)
 80067d4:	2208      	movs	r2, #8
 80067d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    QUARKTS.EventInfo.TaskData = NULL;
 80067da:	4b08      	ldr	r3, [pc, #32]	; (80067fc <_qTriggerReleaseSchedEvent+0x58>)
 80067dc:	2200      	movs	r2, #0
 80067de:	635a      	str	r2, [r3, #52]	; 0x34
    if(QUARKTS.ReleaseSchedCallback!=NULL) QUARKTS.ReleaseSchedCallback((qEvent_t)&QUARKTS.EventInfo);
 80067e0:	4b06      	ldr	r3, [pc, #24]	; (80067fc <_qTriggerReleaseSchedEvent+0x58>)
 80067e2:	691b      	ldr	r3, [r3, #16]
 80067e4:	2b00      	cmp	r3, #0
 80067e6:	d003      	beq.n	80067f0 <_qTriggerReleaseSchedEvent+0x4c>
 80067e8:	4b04      	ldr	r3, [pc, #16]	; (80067fc <_qTriggerReleaseSchedEvent+0x58>)
 80067ea:	691b      	ldr	r3, [r3, #16]
 80067ec:	4804      	ldr	r0, [pc, #16]	; (8006800 <_qTriggerReleaseSchedEvent+0x5c>)
 80067ee:	4798      	blx	r3
    QUARKTS.Flag.FCallIdle = qTrue;      
 80067f0:	4b02      	ldr	r3, [pc, #8]	; (80067fc <_qTriggerReleaseSchedEvent+0x58>)
 80067f2:	2201      	movs	r2, #1
 80067f4:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
}
 80067f8:	bf00      	nop
 80067fa:	bd80      	pop	{r7, pc}
 80067fc:	20000254 	.word	0x20000254
 8006800:	20000288 	.word	0x20000288

08006804 <qSchedulerGetTick>:
Feed the scheduler system tick. If TickProviderFcn is not provided in qSchedulerSetup, this 
call is mandatory and must be called once inside the dedicated timer interrupt service routine (ISR). 
*/    
void qSchedulerSysTick(void){_qSysTick_Epochs_++;}
/*============================================================================*/
qClock_t qSchedulerGetTick(void){   
 8006804:	b580      	push	{r7, lr}
 8006806:	af00      	add	r7, sp, #0
	return ( NULL != QUARKTS.GetSysTick )? QUARKTS.GetSysTick() : _qSysTick_Epochs_;
 8006808:	4b06      	ldr	r3, [pc, #24]	; (8006824 <qSchedulerGetTick+0x20>)
 800680a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800680c:	2b00      	cmp	r3, #0
 800680e:	d004      	beq.n	800681a <qSchedulerGetTick+0x16>
 8006810:	4b04      	ldr	r3, [pc, #16]	; (8006824 <qSchedulerGetTick+0x20>)
 8006812:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006814:	4798      	blx	r3
 8006816:	4603      	mov	r3, r0
 8006818:	e001      	b.n	800681e <qSchedulerGetTick+0x1a>
 800681a:	4b03      	ldr	r3, [pc, #12]	; (8006828 <qSchedulerGetTick+0x24>)
 800681c:	681b      	ldr	r3, [r3, #0]
}
 800681e:	4618      	mov	r0, r3
 8006820:	bd80      	pop	{r7, pc}
 8006822:	bf00      	nop
 8006824:	20000254 	.word	0x20000254
 8006828:	20000294 	.word	0x20000294

0800682c <qSchedulerRun>:
Executes the task-scheduler scheme. It must be called once after the task
pool has been defined.

  Note : qScheduleRun keeps the application in an endless loop
*/
void qSchedulerRun(void){
 800682c:	b580      	push	{r7, lr}
 800682e:	b082      	sub	sp, #8
 8006830:	af00      	add	r7, sp, #0
    qTask_t *Task = NULL; /*this pointer will hold the current node from the chain and/or the top enqueue node if available*/
 8006832:	2300      	movs	r3, #0
 8006834:	607b      	str	r3, [r7, #4]
    qSchedulerStartPoint{
 8006836:	4b2d      	ldr	r3, [pc, #180]	; (80068ec <qSchedulerRun+0xc0>)
 8006838:	2201      	movs	r2, #1
 800683a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
        #ifdef Q_AUTO_CHAINREARRANGE
        if(!QUARKTS.Flag.Init) QUARKTS.Head = _qScheduler_RearrangeChain(QUARKTS.Head); /*if initial scheduling conditions changed, sort the chain by priority (init flag internally set)*/
 800683e:	4b2b      	ldr	r3, [pc, #172]	; (80068ec <qSchedulerRun+0xc0>)
 8006840:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8006844:	b2db      	uxtb	r3, r3
 8006846:	2b00      	cmp	r3, #0
 8006848:	d107      	bne.n	800685a <qSchedulerRun+0x2e>
 800684a:	4b28      	ldr	r3, [pc, #160]	; (80068ec <qSchedulerRun+0xc0>)
 800684c:	699b      	ldr	r3, [r3, #24]
 800684e:	4618      	mov	r0, r3
 8006850:	f7ff fee6 	bl	8006620 <_qScheduler_RearrangeChain>
 8006854:	4602      	mov	r2, r0
 8006856:	4b25      	ldr	r3, [pc, #148]	; (80068ec <qSchedulerRun+0xc0>)
 8006858:	619a      	str	r2, [r3, #24]
        #endif
        #ifdef Q_PRIORITY_QUEUE
        if((Task = _qScheduler_PriorityQueueGet())) Task->State = _qScheduler_Dispatch(Task, byQueueExtraction);  /*Available queueded task will be dispatched in every scheduling cycle : the queue has the higher precedence*/    
 800685a:	f7ff fca3 	bl	80061a4 <_qScheduler_PriorityQueueGet>
 800685e:	6078      	str	r0, [r7, #4]
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	2b00      	cmp	r3, #0
 8006864:	d008      	beq.n	8006878 <qSchedulerRun+0x4c>
 8006866:	2102      	movs	r1, #2
 8006868:	6878      	ldr	r0, [r7, #4]
 800686a:	f000 f869 	bl	8006940 <_qScheduler_Dispatch>
 800686e:	4603      	mov	r3, r0
 8006870:	461a      	mov	r2, r3
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
        #endif
        if(_qScheduler_ReadyTasksAvailable()){  /*Check if all the tasks from the chain fulfill the conditions to get the qReady state, if at least one gained it,  enter here*/
 8006878:	f000 f962 	bl	8006b40 <_qScheduler_ReadyTasksAvailable>
 800687c:	4603      	mov	r3, r0
 800687e:	2b00      	cmp	r3, #0
 8006880:	d01c      	beq.n	80068bc <qSchedulerRun+0x90>
            while((Task = _qScheduler_GetNodeFromChain())) /*Get node by node from the chain until no more available*/
 8006882:	e014      	b.n	80068ae <qSchedulerRun+0x82>
                Task->State = (qTaskState_t) ((qReady == Task->State) ? _qScheduler_Dispatch(Task, Task->Trigger) : qWaiting);  /*Dispatch the qReady tasks, otherwise put it in qWaiting State*/
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 800688a:	b2db      	uxtb	r3, r3
 800688c:	2b01      	cmp	r3, #1
 800688e:	d10a      	bne.n	80068a6 <qSchedulerRun+0x7a>
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8006896:	b2db      	uxtb	r3, r3
 8006898:	4619      	mov	r1, r3
 800689a:	6878      	ldr	r0, [r7, #4]
 800689c:	f000 f850 	bl	8006940 <_qScheduler_Dispatch>
 80068a0:	4603      	mov	r3, r0
 80068a2:	461a      	mov	r2, r3
 80068a4:	e000      	b.n	80068a8 <qSchedulerRun+0x7c>
 80068a6:	2200      	movs	r2, #0
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
            while((Task = _qScheduler_GetNodeFromChain())) /*Get node by node from the chain until no more available*/
 80068ae:	f000 f81f 	bl	80068f0 <_qScheduler_GetNodeFromChain>
 80068b2:	6078      	str	r0, [r7, #4]
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	2b00      	cmp	r3, #0
 80068b8:	d1e4      	bne.n	8006884 <qSchedulerRun+0x58>
 80068ba:	e00a      	b.n	80068d2 <qSchedulerRun+0xa6>
        }
        else if( NULL==Task && QUARKTS.IDLECallback) _qScheduler_Dispatch(NULL, byNoReadyTasks); /*no tasks are available for execution, run the idle task*/
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	2b00      	cmp	r3, #0
 80068c0:	d107      	bne.n	80068d2 <qSchedulerRun+0xa6>
 80068c2:	4b0a      	ldr	r3, [pc, #40]	; (80068ec <qSchedulerRun+0xc0>)
 80068c4:	68db      	ldr	r3, [r3, #12]
 80068c6:	2b00      	cmp	r3, #0
 80068c8:	d003      	beq.n	80068d2 <qSchedulerRun+0xa6>
 80068ca:	2109      	movs	r1, #9
 80068cc:	2000      	movs	r0, #0
 80068ce:	f000 f837 	bl	8006940 <_qScheduler_Dispatch>
    }qSchedulerEndPoint; /*scheduling end-point (also check for scheduling-release request)*/
 80068d2:	4b06      	ldr	r3, [pc, #24]	; (80068ec <qSchedulerRun+0xc0>)
 80068d4:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 80068d8:	b2db      	uxtb	r3, r3
 80068da:	2b00      	cmp	r3, #0
 80068dc:	d0af      	beq.n	800683e <qSchedulerRun+0x12>
 80068de:	f7ff ff61 	bl	80067a4 <_qTriggerReleaseSchedEvent>
}
 80068e2:	bf00      	nop
 80068e4:	3708      	adds	r7, #8
 80068e6:	46bd      	mov	sp, r7
 80068e8:	bd80      	pop	{r7, pc}
 80068ea:	bf00      	nop
 80068ec:	20000254 	.word	0x20000254

080068f0 <_qScheduler_GetNodeFromChain>:
/*============================================================================*/
static qTask_t* _qScheduler_GetNodeFromChain(void){ 
 80068f0:	b480      	push	{r7}
 80068f2:	b083      	sub	sp, #12
 80068f4:	af00      	add	r7, sp, #0
    static qTask_t *ChainIterator = __qChainInitializer; /*used to keep on track the current chain position*/
    qTask_t *Node;  /*used the hold the node*/
    if(__qChainInitializer == ChainIterator) ChainIterator = QUARKTS.Head; /*First call, start from the head*/
 80068f6:	4b0f      	ldr	r3, [pc, #60]	; (8006934 <_qScheduler_GetNodeFromChain+0x44>)
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	4a0f      	ldr	r2, [pc, #60]	; (8006938 <_qScheduler_GetNodeFromChain+0x48>)
 80068fc:	4293      	cmp	r3, r2
 80068fe:	d103      	bne.n	8006908 <_qScheduler_GetNodeFromChain+0x18>
 8006900:	4b0e      	ldr	r3, [pc, #56]	; (800693c <_qScheduler_GetNodeFromChain+0x4c>)
 8006902:	699b      	ldr	r3, [r3, #24]
 8006904:	4a0b      	ldr	r2, [pc, #44]	; (8006934 <_qScheduler_GetNodeFromChain+0x44>)
 8006906:	6013      	str	r3, [r2, #0]
    Node = ChainIterator; /*obtain the current node from the chain*/
 8006908:	4b0a      	ldr	r3, [pc, #40]	; (8006934 <_qScheduler_GetNodeFromChain+0x44>)
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	607b      	str	r3, [r7, #4]
    ChainIterator = (ChainIterator)? ChainIterator->Next : QUARKTS.Head; /*Tail reached, reset the iterator to the head*/
 800690e:	4b09      	ldr	r3, [pc, #36]	; (8006934 <_qScheduler_GetNodeFromChain+0x44>)
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	2b00      	cmp	r3, #0
 8006914:	d003      	beq.n	800691e <_qScheduler_GetNodeFromChain+0x2e>
 8006916:	4b07      	ldr	r3, [pc, #28]	; (8006934 <_qScheduler_GetNodeFromChain+0x44>)
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	e001      	b.n	8006922 <_qScheduler_GetNodeFromChain+0x32>
 800691e:	4b07      	ldr	r3, [pc, #28]	; (800693c <_qScheduler_GetNodeFromChain+0x4c>)
 8006920:	699b      	ldr	r3, [r3, #24]
 8006922:	4a04      	ldr	r2, [pc, #16]	; (8006934 <_qScheduler_GetNodeFromChain+0x44>)
 8006924:	6013      	str	r3, [r2, #0]
    return Node; /*return the task node at current chain position*/
 8006926:	687b      	ldr	r3, [r7, #4]
}
 8006928:	4618      	mov	r0, r3
 800692a:	370c      	adds	r7, #12
 800692c:	46bd      	mov	sp, r7
 800692e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006932:	4770      	bx	lr
 8006934:	20000024 	.word	0x20000024
 8006938:	20000294 	.word	0x20000294
 800693c:	20000254 	.word	0x20000254

08006940 <_qScheduler_Dispatch>:
/*============================================================================*/
static qTaskState_t _qScheduler_Dispatch(qTask_t *Task, const qTrigger_t Event){
 8006940:	b580      	push	{r7, lr}
 8006942:	b082      	sub	sp, #8
 8006944:	af00      	add	r7, sp, #0
 8006946:	6078      	str	r0, [r7, #4]
 8006948:	460b      	mov	r3, r1
 800694a:	70fb      	strb	r3, [r7, #3]
    switch(Event){ /*take the necessary actions before dispatching, depending on the event that triggered the task*/
 800694c:	78fb      	ldrb	r3, [r7, #3]
 800694e:	3b01      	subs	r3, #1
 8006950:	2b08      	cmp	r3, #8
 8006952:	f200 8097 	bhi.w	8006a84 <_qScheduler_Dispatch+0x144>
 8006956:	a201      	add	r2, pc, #4	; (adr r2, 800695c <_qScheduler_Dispatch+0x1c>)
 8006958:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800695c:	08006981 	.word	0x08006981
 8006960:	08006a39 	.word	0x08006a39
 8006964:	08006a0b 	.word	0x08006a0b
 8006968:	08006a1d 	.word	0x08006a1d
 800696c:	08006a2f 	.word	0x08006a2f
 8006970:	08006a2f 	.word	0x08006a2f
 8006974:	08006a2f 	.word	0x08006a2f
 8006978:	08006a85 	.word	0x08006a85
 800697c:	08006a49 	.word	0x08006a49
        case byTimeElapsed:
            /*handle the iteration value and the FirstIteration flag*/
            Task->Iterations = (QUARKTS.EventInfo.FirstIteration = (qBool_t)((Task->Iterations!=qPeriodic) && (Task->Iterations<0)))? -Task->Iterations : Task->Iterations;
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006984:	b21b      	sxth	r3, r3
 8006986:	f513 4f00 	cmn.w	r3, #32768	; 0x8000
 800698a:	d006      	beq.n	800699a <_qScheduler_Dispatch+0x5a>
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006990:	b21b      	sxth	r3, r3
 8006992:	2b00      	cmp	r3, #0
 8006994:	da01      	bge.n	800699a <_qScheduler_Dispatch+0x5a>
 8006996:	2301      	movs	r3, #1
 8006998:	e000      	b.n	800699c <_qScheduler_Dispatch+0x5c>
 800699a:	2300      	movs	r3, #0
 800699c:	b2db      	uxtb	r3, r3
 800699e:	4a66      	ldr	r2, [pc, #408]	; (8006b38 <_qScheduler_Dispatch+0x1f8>)
 80069a0:	4619      	mov	r1, r3
 80069a2:	f882 103e 	strb.w	r1, [r2, #62]	; 0x3e
 80069a6:	2b00      	cmp	r3, #0
 80069a8:	d007      	beq.n	80069ba <_qScheduler_Dispatch+0x7a>
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80069ae:	b21b      	sxth	r3, r3
 80069b0:	b29b      	uxth	r3, r3
 80069b2:	425b      	negs	r3, r3
 80069b4:	b29b      	uxth	r3, r3
 80069b6:	b21b      	sxth	r3, r3
 80069b8:	e002      	b.n	80069c0 <_qScheduler_Dispatch+0x80>
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80069be:	b21b      	sxth	r3, r3
 80069c0:	687a      	ldr	r2, [r7, #4]
 80069c2:	84d3      	strh	r3, [r2, #38]	; 0x26
            if( qPeriodic!= Task->Iterations) Task->Iterations--; /*Decrease the iteration value*/
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80069c8:	b21b      	sxth	r3, r3
 80069ca:	f513 4f00 	cmn.w	r3, #32768	; 0x8000
 80069ce:	d008      	beq.n	80069e2 <_qScheduler_Dispatch+0xa2>
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80069d4:	b21b      	sxth	r3, r3
 80069d6:	b29b      	uxth	r3, r3
 80069d8:	3b01      	subs	r3, #1
 80069da:	b29b      	uxth	r3, r3
 80069dc:	b21a      	sxth	r2, r3
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	84da      	strh	r2, [r3, #38]	; 0x26
            if( (QUARKTS.EventInfo.LastIteration = (qBool_t)(0 == Task->Iterations)) ) Task->Flag[_qIndex_Enabled] = qFalse; /*When the iteration value is reached, the task will be disabled*/            
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80069e6:	b21b      	sxth	r3, r3
 80069e8:	2b00      	cmp	r3, #0
 80069ea:	bf0c      	ite	eq
 80069ec:	2301      	moveq	r3, #1
 80069ee:	2300      	movne	r3, #0
 80069f0:	b2db      	uxtb	r3, r3
 80069f2:	461a      	mov	r2, r3
 80069f4:	4b50      	ldr	r3, [pc, #320]	; (8006b38 <_qScheduler_Dispatch+0x1f8>)
 80069f6:	4611      	mov	r1, r2
 80069f8:	f883 103f 	strb.w	r1, [r3, #63]	; 0x3f
 80069fc:	2a00      	cmp	r2, #0
 80069fe:	d043      	beq.n	8006a88 <_qScheduler_Dispatch+0x148>
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	2200      	movs	r2, #0
 8006a04:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
            break;
 8006a08:	e03e      	b.n	8006a88 <_qScheduler_Dispatch+0x148>
        case byAsyncEvent:
            QUARKTS.EventInfo.EventData = Task->AsyncData; /*Transfer async-data to the eventinfo structure*/
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	689b      	ldr	r3, [r3, #8]
 8006a0e:	4a4a      	ldr	r2, [pc, #296]	; (8006b38 <_qScheduler_Dispatch+0x1f8>)
 8006a10:	6393      	str	r3, [r2, #56]	; 0x38
            Task->Flag[_qIndex_AsyncRun] = qFalse; /*Clear the async flag*/            
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	2200      	movs	r2, #0
 8006a16:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
            break;
 8006a1a:	e036      	b.n	8006a8a <_qScheduler_Dispatch+0x14a>
        #ifdef Q_QUEUES    
        case byQueueReceiver:
            QUARKTS.EventInfo.EventData = qQueuePeek(Task->Queue); /*the EventData will point to the RBuffer front-data*/
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	695b      	ldr	r3, [r3, #20]
 8006a20:	4618      	mov	r0, r3
 8006a22:	f000 fac2 	bl	8006faa <qQueuePeek>
 8006a26:	4602      	mov	r2, r0
 8006a28:	4b43      	ldr	r3, [pc, #268]	; (8006b38 <_qScheduler_Dispatch+0x1f8>)
 8006a2a:	639a      	str	r2, [r3, #56]	; 0x38
            break;
 8006a2c:	e02d      	b.n	8006a8a <_qScheduler_Dispatch+0x14a>
        case byQueueFull: case byQueueCount: case byQueueEmpty: 
            QUARKTS.EventInfo.EventData = (void*)Task->Queue;  /*the EventData will point to the the linked RingBuffer*/
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	695b      	ldr	r3, [r3, #20]
 8006a32:	4a41      	ldr	r2, [pc, #260]	; (8006b38 <_qScheduler_Dispatch+0x1f8>)
 8006a34:	6393      	str	r3, [r2, #56]	; 0x38
            break;
 8006a36:	e028      	b.n	8006a8a <_qScheduler_Dispatch+0x14a>
        #endif
        #ifdef Q_PRIORITY_QUEUE
        case byQueueExtraction:
            QUARKTS.EventInfo.EventData = QUARKTS.QueueData; /*get the extracted data from queue*/
 8006a38:	4b3f      	ldr	r3, [pc, #252]	; (8006b38 <_qScheduler_Dispatch+0x1f8>)
 8006a3a:	689b      	ldr	r3, [r3, #8]
 8006a3c:	4a3e      	ldr	r2, [pc, #248]	; (8006b38 <_qScheduler_Dispatch+0x1f8>)
 8006a3e:	6393      	str	r3, [r2, #56]	; 0x38
            QUARKTS.QueueData = NULL;
 8006a40:	4b3d      	ldr	r3, [pc, #244]	; (8006b38 <_qScheduler_Dispatch+0x1f8>)
 8006a42:	2200      	movs	r2, #0
 8006a44:	609a      	str	r2, [r3, #8]
            break;
 8006a46:	e020      	b.n	8006a8a <_qScheduler_Dispatch+0x14a>
        #endif
        case byNoReadyTasks: /*only used for the idle task*/
            QUARKTS.EventInfo.FirstCall = (qBool_t)(!QUARKTS.Flag.FCallIdle);
 8006a48:	4b3b      	ldr	r3, [pc, #236]	; (8006b38 <_qScheduler_Dispatch+0x1f8>)
 8006a4a:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8006a4e:	b2db      	uxtb	r3, r3
 8006a50:	2b00      	cmp	r3, #0
 8006a52:	bf0c      	ite	eq
 8006a54:	2301      	moveq	r3, #1
 8006a56:	2300      	movne	r3, #0
 8006a58:	b2db      	uxtb	r3, r3
 8006a5a:	461a      	mov	r2, r3
 8006a5c:	4b36      	ldr	r3, [pc, #216]	; (8006b38 <_qScheduler_Dispatch+0x1f8>)
 8006a5e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
            QUARKTS.EventInfo.Trigger = Event;
 8006a62:	4a35      	ldr	r2, [pc, #212]	; (8006b38 <_qScheduler_Dispatch+0x1f8>)
 8006a64:	78fb      	ldrb	r3, [r7, #3]
 8006a66:	f882 303c 	strb.w	r3, [r2, #60]	; 0x3c
            QUARKTS.EventInfo.TaskData = NULL;
 8006a6a:	4b33      	ldr	r3, [pc, #204]	; (8006b38 <_qScheduler_Dispatch+0x1f8>)
 8006a6c:	2200      	movs	r2, #0
 8006a6e:	635a      	str	r2, [r3, #52]	; 0x34
            QUARKTS.IDLECallback((qEvent_t)&QUARKTS.EventInfo); /*run the idle callback*/
 8006a70:	4b31      	ldr	r3, [pc, #196]	; (8006b38 <_qScheduler_Dispatch+0x1f8>)
 8006a72:	68db      	ldr	r3, [r3, #12]
 8006a74:	4831      	ldr	r0, [pc, #196]	; (8006b3c <_qScheduler_Dispatch+0x1fc>)
 8006a76:	4798      	blx	r3
            QUARKTS.Flag.FCallIdle = qTrue;      
 8006a78:	4b2f      	ldr	r3, [pc, #188]	; (8006b38 <_qScheduler_Dispatch+0x1f8>)
 8006a7a:	2201      	movs	r2, #1
 8006a7c:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
            return qSuspended; /*No more things to do*/
 8006a80:	2303      	movs	r3, #3
 8006a82:	e055      	b.n	8006b30 <_qScheduler_Dispatch+0x1f0>
        default: break;
 8006a84:	bf00      	nop
 8006a86:	e000      	b.n	8006a8a <_qScheduler_Dispatch+0x14a>
            break;
 8006a88:	bf00      	nop
    }
    Task->State = qRunning; /*put the task in running state*/
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	2202      	movs	r2, #2
 8006a8e:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
    /*Fill the event info structure*/
    _qEvent_FillCommonFields(QUARKTS.EventInfo, Event, (qBool_t)(!Task->Flag[_qIndex_InitFlag]), Task->TaskData); /*Fill common fields of EventInfo: Trigger, FirstCall and TaskData*/ 
 8006a92:	4a29      	ldr	r2, [pc, #164]	; (8006b38 <_qScheduler_Dispatch+0x1f8>)
 8006a94:	78fb      	ldrb	r3, [r7, #3]
 8006a96:	f882 303c 	strb.w	r3, [r2, #60]	; 0x3c
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 8006aa0:	b2db      	uxtb	r3, r3
 8006aa2:	2b00      	cmp	r3, #0
 8006aa4:	bf0c      	ite	eq
 8006aa6:	2301      	moveq	r3, #1
 8006aa8:	2300      	movne	r3, #0
 8006aaa:	b2db      	uxtb	r3, r3
 8006aac:	461a      	mov	r2, r3
 8006aae:	4b22      	ldr	r3, [pc, #136]	; (8006b38 <_qScheduler_Dispatch+0x1f8>)
 8006ab0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	685b      	ldr	r3, [r3, #4]
 8006ab8:	4a1f      	ldr	r2, [pc, #124]	; (8006b38 <_qScheduler_Dispatch+0x1f8>)
 8006aba:	6353      	str	r3, [r2, #52]	; 0x34
    QUARKTS.CurrentRunningTask = Task; /*needed for qTaskSelf()*/
 8006abc:	4a1e      	ldr	r2, [pc, #120]	; (8006b38 <_qScheduler_Dispatch+0x1f8>)
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	62d3      	str	r3, [r2, #44]	; 0x2c
    if ( NULL != Task->StateMachine  && __qFSMCallbackMode==Task->Callback) qStateMachine_Run(Task->StateMachine, (void*)&QUARKTS.EventInfo);  /*If the task has a FSM attached, just run it*/  
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	691b      	ldr	r3, [r3, #16]
 8006ac6:	2b00      	cmp	r3, #0
 8006ac8:	d00a      	beq.n	8006ae0 <_qScheduler_Dispatch+0x1a0>
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	68db      	ldr	r3, [r3, #12]
 8006ace:	2b01      	cmp	r3, #1
 8006ad0:	d106      	bne.n	8006ae0 <_qScheduler_Dispatch+0x1a0>
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	691b      	ldr	r3, [r3, #16]
 8006ad6:	4919      	ldr	r1, [pc, #100]	; (8006b3c <_qScheduler_Dispatch+0x1fc>)
 8006ad8:	4618      	mov	r0, r3
 8006ada:	f000 f907 	bl	8006cec <qStateMachine_Run>
 8006ade:	e007      	b.n	8006af0 <_qScheduler_Dispatch+0x1b0>
    else if ( NULL != Task->Callback ) Task->Callback((qEvent_t)&QUARKTS.EventInfo); /*else, just launch the callback function*/        
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	68db      	ldr	r3, [r3, #12]
 8006ae4:	2b00      	cmp	r3, #0
 8006ae6:	d003      	beq.n	8006af0 <_qScheduler_Dispatch+0x1b0>
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	68db      	ldr	r3, [r3, #12]
 8006aec:	4813      	ldr	r0, [pc, #76]	; (8006b3c <_qScheduler_Dispatch+0x1fc>)
 8006aee:	4798      	blx	r3
    QUARKTS.CurrentRunningTask = NULL;
 8006af0:	4b11      	ldr	r3, [pc, #68]	; (8006b38 <_qScheduler_Dispatch+0x1f8>)
 8006af2:	2200      	movs	r2, #0
 8006af4:	62da      	str	r2, [r3, #44]	; 0x2c
    #ifdef Q_QUEUES 
        if( byQueueReceiver == Event) qQueueRemoveFront(Task->Queue);  /*remove the data from the Queue, if the event was byQueueDequeue*/
 8006af6:	78fb      	ldrb	r3, [r7, #3]
 8006af8:	2b04      	cmp	r3, #4
 8006afa:	d104      	bne.n	8006b06 <_qScheduler_Dispatch+0x1c6>
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	695b      	ldr	r3, [r3, #20]
 8006b00:	4618      	mov	r0, r3
 8006b02:	f000 fa79 	bl	8006ff8 <qQueueRemoveFront>
    #endif
    Task->Flag[_qIndex_InitFlag] = qTrue; /*clear the init flag*/
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	2201      	movs	r2, #1
 8006b0a:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
    QUARKTS.EventInfo.FirstIteration = qFalse;
 8006b0e:	4b0a      	ldr	r3, [pc, #40]	; (8006b38 <_qScheduler_Dispatch+0x1f8>)
 8006b10:	2200      	movs	r2, #0
 8006b12:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    QUARKTS.EventInfo.LastIteration =  qFalse; 
 8006b16:	4b08      	ldr	r3, [pc, #32]	; (8006b38 <_qScheduler_Dispatch+0x1f8>)
 8006b18:	2200      	movs	r2, #0
 8006b1a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
    QUARKTS.EventInfo.EventData = NULL; /*clear the eventdata*/
 8006b1e:	4b06      	ldr	r3, [pc, #24]	; (8006b38 <_qScheduler_Dispatch+0x1f8>)
 8006b20:	2200      	movs	r2, #0
 8006b22:	639a      	str	r2, [r3, #56]	; 0x38
    Task->Cycles++; /*increase the task cycles value*/
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	6a1b      	ldr	r3, [r3, #32]
 8006b28:	1c5a      	adds	r2, r3, #1
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	621a      	str	r2, [r3, #32]
    return qSuspended;
 8006b2e:	2303      	movs	r3, #3
}
 8006b30:	4618      	mov	r0, r3
 8006b32:	3708      	adds	r7, #8
 8006b34:	46bd      	mov	sp, r7
 8006b36:	bd80      	pop	{r7, pc}
 8006b38:	20000254 	.word	0x20000254
 8006b3c:	20000288 	.word	0x20000288

08006b40 <_qScheduler_ReadyTasksAvailable>:
/*============================================================================*/
static qBool_t _qScheduler_ReadyTasksAvailable(void){ /*this method checks for tasks that fulfill the conditions to get the qReady state*/
 8006b40:	b580      	push	{r7, lr}
 8006b42:	b082      	sub	sp, #8
 8006b44:	af00      	add	r7, sp, #0
    qTask_t *Task = NULL;
 8006b46:	2300      	movs	r3, #0
 8006b48:	607b      	str	r3, [r7, #4]
    #ifdef Q_QUEUES 
    qTrigger_t trg = qTriggerNULL;
 8006b4a:	2300      	movs	r3, #0
 8006b4c:	70bb      	strb	r3, [r7, #2]
    #endif
    qBool_t nTaskReady = qFalse; /*the return is to notify that at least one task gained the qReady state*/
 8006b4e:	2300      	movs	r3, #0
 8006b50:	70fb      	strb	r3, [r7, #3]
    for(Task = QUARKTS.Head; Task; Task = Task->Next){ /*loop every task in the chain : only one event will be verified by node*/
 8006b52:	4b40      	ldr	r3, [pc, #256]	; (8006c54 <_qScheduler_ReadyTasksAvailable+0x114>)
 8006b54:	699b      	ldr	r3, [r3, #24]
 8006b56:	607b      	str	r3, [r7, #4]
 8006b58:	e073      	b.n	8006c42 <_qScheduler_ReadyTasksAvailable+0x102>
        if(Task->Flag[_qIndex_Enabled]){ /*nested check for timed task, check the first requirement(the task must be enabled)*/
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8006b60:	b2db      	uxtb	r3, r3
 8006b62:	2b00      	cmp	r3, #0
 8006b64:	d042      	beq.n	8006bec <_qScheduler_ReadyTasksAvailable+0xac>
            if(_qTaskHasPendingIterations(Task)){ /*then task should be periodic or must have available iters*/
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006b6a:	b21b      	sxth	r3, r3
 8006b6c:	2b00      	cmp	r3, #0
 8006b6e:	da0c      	bge.n	8006b8a <_qScheduler_ReadyTasksAvailable+0x4a>
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006b74:	b21b      	sxth	r3, r3
 8006b76:	f513 4f00 	cmn.w	r3, #32768	; 0x8000
 8006b7a:	d006      	beq.n	8006b8a <_qScheduler_ReadyTasksAvailable+0x4a>
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006b80:	b21b      	sxth	r3, r3
 8006b82:	425b      	negs	r3, r3
 8006b84:	2b00      	cmp	r3, #0
 8006b86:	dc0b      	bgt.n	8006ba0 <_qScheduler_ReadyTasksAvailable+0x60>
 8006b88:	e004      	b.n	8006b94 <_qScheduler_ReadyTasksAvailable+0x54>
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006b8e:	b21b      	sxth	r3, r3
 8006b90:	2b00      	cmp	r3, #0
 8006b92:	dc05      	bgt.n	8006ba0 <_qScheduler_ReadyTasksAvailable+0x60>
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006b98:	b21b      	sxth	r3, r3
 8006b9a:	f513 4f00 	cmn.w	r3, #32768	; 0x8000
 8006b9e:	d125      	bne.n	8006bec <_qScheduler_ReadyTasksAvailable+0xac>
                if(_qTaskDeadlineReached(Task)){ /*finally, check the time deadline*/
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	699b      	ldr	r3, [r3, #24]
 8006ba4:	ee07 3a90 	vmov	s15, r3
 8006ba8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006bac:	eef5 7a40 	vcmp.f32	s15, #0.0
 8006bb0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006bb4:	d00a      	beq.n	8006bcc <_qScheduler_ReadyTasksAvailable+0x8c>
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	69da      	ldr	r2, [r3, #28]
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	699b      	ldr	r3, [r3, #24]
 8006bbe:	4619      	mov	r1, r3
 8006bc0:	4610      	mov	r0, r2
 8006bc2:	f7ff fa81 	bl	80060c8 <_qScheduler_TimeDeadlineCheck>
 8006bc6:	4603      	mov	r3, r0
 8006bc8:	2b00      	cmp	r3, #0
 8006bca:	d00f      	beq.n	8006bec <_qScheduler_ReadyTasksAvailable+0xac>
                    Task->ClockStart = qSchedulerGetTick(); /*Restart the task time*/
 8006bcc:	f7ff fe1a 	bl	8006804 <qSchedulerGetTick>
 8006bd0:	4602      	mov	r2, r0
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	61da      	str	r2, [r3, #28]
                    Task->State = qReady; /*Put the task in ready state*/
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	2201      	movs	r2, #1
 8006bda:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
                    Task->Trigger = byTimeElapsed; /*Set the corresponding trigger*/
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	2201      	movs	r2, #1
 8006be2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
                    nTaskReady = qTrue; /*at least one task in the chain is ready to run*/
 8006be6:	2301      	movs	r3, #1
 8006be8:	70fb      	strb	r3, [r7, #3]
                    continue; /*check the next task*/                   
 8006bea:	e027      	b.n	8006c3c <_qScheduler_ReadyTasksAvailable+0xfc>
                }
            }
        }
        #ifdef Q_QUEUES  
        if((trg=_qCheckQueueEvents(Task)) != qTriggerNULL){ /*If the deadline has not met, check if there is a RBuffer event available*/
 8006bec:	6878      	ldr	r0, [r7, #4]
 8006bee:	f7ff fd7f 	bl	80066f0 <_qCheckQueueEvents>
 8006bf2:	4603      	mov	r3, r0
 8006bf4:	70bb      	strb	r3, [r7, #2]
 8006bf6:	78bb      	ldrb	r3, [r7, #2]
 8006bf8:	2b00      	cmp	r3, #0
 8006bfa:	d00a      	beq.n	8006c12 <_qScheduler_ReadyTasksAvailable+0xd2>
            Task->State = qReady; /*Put the task in ready state*/
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	2201      	movs	r2, #1
 8006c00:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
            Task->Trigger = trg; /*If a RBuffer event exist, the flag will be available in the <trg> variable*/
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	78ba      	ldrb	r2, [r7, #2]
 8006c08:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
            nTaskReady = qTrue;  /*at least one task in the chain is ready to run*/
 8006c0c:	2301      	movs	r3, #1
 8006c0e:	70fb      	strb	r3, [r7, #3]
            continue; /*check the next task*/
 8006c10:	e014      	b.n	8006c3c <_qScheduler_ReadyTasksAvailable+0xfc>
        }
        #endif
        if( Task->Flag[_qIndex_AsyncRun]){   /*The last check will be if the task has an async event*/
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 8006c18:	b2db      	uxtb	r3, r3
 8006c1a:	2b00      	cmp	r3, #0
 8006c1c:	d00a      	beq.n	8006c34 <_qScheduler_ReadyTasksAvailable+0xf4>
            Task->State = qReady; /*Put the task in ready state*/
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	2201      	movs	r2, #1
 8006c22:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
            Task->Trigger = byAsyncEvent; /*Set the corresponding trigger*/
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	2203      	movs	r2, #3
 8006c2a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
            nTaskReady = qTrue;  /*at least one task in the chain is ready to run*/
 8006c2e:	2301      	movs	r3, #1
 8006c30:	70fb      	strb	r3, [r7, #3]
            continue; /*check the next task*/
 8006c32:	e003      	b.n	8006c3c <_qScheduler_ReadyTasksAvailable+0xfc>
        }
        Task->State = qSuspended; /*If the task has no available events, put it in a suspended state*/
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	2203      	movs	r2, #3
 8006c38:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
    for(Task = QUARKTS.Head; Task; Task = Task->Next){ /*loop every task in the chain : only one event will be verified by node*/
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	681b      	ldr	r3, [r3, #0]
 8006c40:	607b      	str	r3, [r7, #4]
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	2b00      	cmp	r3, #0
 8006c46:	d188      	bne.n	8006b5a <_qScheduler_ReadyTasksAvailable+0x1a>
    }
    return nTaskReady;
 8006c48:	78fb      	ldrb	r3, [r7, #3]
}
 8006c4a:	4618      	mov	r0, r3
 8006c4c:	3708      	adds	r7, #8
 8006c4e:	46bd      	mov	sp, r7
 8006c50:	bd80      	pop	{r7, pc}
 8006c52:	bf00      	nop
 8006c54:	20000254 	.word	0x20000254

08006c58 <qStateMachine_Init>:

Return value:

    Returns qTrue on success, otherwise returns qFalse;
*/
qBool_t qStateMachine_Init(qSM_t *obj, qSM_State_t InitState, qSM_SubState_t SuccessState, qSM_SubState_t FailureState, qSM_SubState_t UnexpectedState, qSM_SubState_t BeforeAnyState){
 8006c58:	b480      	push	{r7}
 8006c5a:	b085      	sub	sp, #20
 8006c5c:	af00      	add	r7, sp, #0
 8006c5e:	60f8      	str	r0, [r7, #12]
 8006c60:	60b9      	str	r1, [r7, #8]
 8006c62:	607a      	str	r2, [r7, #4]
 8006c64:	603b      	str	r3, [r7, #0]
    if( NULL==obj || NULL==InitState ) return qFalse;
 8006c66:	68fb      	ldr	r3, [r7, #12]
 8006c68:	2b00      	cmp	r3, #0
 8006c6a:	d002      	beq.n	8006c72 <qStateMachine_Init+0x1a>
 8006c6c:	68bb      	ldr	r3, [r7, #8]
 8006c6e:	2b00      	cmp	r3, #0
 8006c70:	d101      	bne.n	8006c76 <qStateMachine_Init+0x1e>
 8006c72:	2300      	movs	r3, #0
 8006c74:	e024      	b.n	8006cc0 <qStateMachine_Init+0x68>
    obj->NextState = InitState;
 8006c76:	68fb      	ldr	r3, [r7, #12]
 8006c78:	68ba      	ldr	r2, [r7, #8]
 8006c7a:	601a      	str	r2, [r3, #0]
    qConstField_Set(qSM_State_t, obj->PreviousState)/*obj->PreviousState*/ = NULL;
 8006c7c:	68fb      	ldr	r3, [r7, #12]
 8006c7e:	3304      	adds	r3, #4
 8006c80:	2200      	movs	r2, #0
 8006c82:	601a      	str	r2, [r3, #0]
    qConstField_Set(qBool_t, obj->StateFirstEntry)/*obj->StateFirstEntry*/ = 0;
 8006c84:	68fb      	ldr	r3, [r7, #12]
 8006c86:	330e      	adds	r3, #14
 8006c88:	2200      	movs	r2, #0
 8006c8a:	701a      	strb	r2, [r3, #0]
    qConstField_Set(qSM_Status_t, obj->PreviousReturnStatus)/*obj->PreviousReturnStatus*/ = qSM_EXIT_SUCCESS;
 8006c8c:	68fb      	ldr	r3, [r7, #12]
 8006c8e:	330c      	adds	r3, #12
 8006c90:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8006c94:	801a      	strh	r2, [r3, #0]
    qConstField_Set(qSM_SubState_t, obj->qPrivate.__Failure)/*obj->qPrivate.__Failure*/ = FailureState;
 8006c96:	68fb      	ldr	r3, [r7, #12]
 8006c98:	3314      	adds	r3, #20
 8006c9a:	683a      	ldr	r2, [r7, #0]
 8006c9c:	601a      	str	r2, [r3, #0]
    qConstField_Set(qSM_SubState_t, obj->qPrivate.__Success)/*obj->qPrivate.__Success*/ = SuccessState;
 8006c9e:	68fb      	ldr	r3, [r7, #12]
 8006ca0:	3318      	adds	r3, #24
 8006ca2:	687a      	ldr	r2, [r7, #4]
 8006ca4:	601a      	str	r2, [r3, #0]
    qConstField_Set(qSM_SubState_t, obj->qPrivate.__Unexpected)/*obj->qPrivate.__Unexpected*/ = UnexpectedState;
 8006ca6:	68fb      	ldr	r3, [r7, #12]
 8006ca8:	331c      	adds	r3, #28
 8006caa:	69ba      	ldr	r2, [r7, #24]
 8006cac:	601a      	str	r2, [r3, #0]
    qConstField_Set(qSM_SubState_t, obj->qPrivate.__BeforeAnyState)/*obj->qPrivate.__BeforeAnyState*/ = BeforeAnyState;
 8006cae:	68fb      	ldr	r3, [r7, #12]
 8006cb0:	3320      	adds	r3, #32
 8006cb2:	69fa      	ldr	r2, [r7, #28]
 8006cb4:	601a      	str	r2, [r3, #0]
    qConstField_Set(qSM_State_t, obj->LastState)/*obj->LastState*/ = NULL;
 8006cb6:	68fb      	ldr	r3, [r7, #12]
 8006cb8:	3308      	adds	r3, #8
 8006cba:	2200      	movs	r2, #0
 8006cbc:	601a      	str	r2, [r3, #0]
    return qTrue;
 8006cbe:	2301      	movs	r3, #1
}
 8006cc0:	4618      	mov	r0, r3
 8006cc2:	3714      	adds	r7, #20
 8006cc4:	46bd      	mov	sp, r7
 8006cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cca:	4770      	bx	lr

08006ccc <qStatemachine_ExecSubStateIfAvailable>:
/*============================================================================*/
static void qStatemachine_ExecSubStateIfAvailable(qSM_SubState_t substate, qSM_t* obj){
 8006ccc:	b580      	push	{r7, lr}
 8006cce:	b082      	sub	sp, #8
 8006cd0:	af00      	add	r7, sp, #0
 8006cd2:	6078      	str	r0, [r7, #4]
 8006cd4:	6039      	str	r1, [r7, #0]
    if (NULL != substate) substate(obj);
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	2b00      	cmp	r3, #0
 8006cda:	d002      	beq.n	8006ce2 <qStatemachine_ExecSubStateIfAvailable+0x16>
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	6838      	ldr	r0, [r7, #0]
 8006ce0:	4798      	blx	r3
}
 8006ce2:	bf00      	nop
 8006ce4:	3708      	adds	r7, #8
 8006ce6:	46bd      	mov	sp, r7
 8006ce8:	bd80      	pop	{r7, pc}
	...

08006cec <qStateMachine_Run>:
    - Data : Represents the FSM arguments. All arguments must be passed by 
             reference and cast to (void *). Only one argument is allowed, so,
             for multiple arguments, create a structure that contains all of 
             the arguments and pass a pointer to that structure.
*/    
void qStateMachine_Run(qSM_t *obj, void *Data){
 8006cec:	b590      	push	{r4, r7, lr}
 8006cee:	b085      	sub	sp, #20
 8006cf0:	af00      	add	r7, sp, #0
 8006cf2:	6078      	str	r0, [r7, #4]
 8006cf4:	6039      	str	r1, [r7, #0]
    qSM_State_t prev  = NULL; /*used to hold the previous state*/
 8006cf6:	2300      	movs	r3, #0
 8006cf8:	60fb      	str	r3, [r7, #12]
    if( NULL == obj ) return;
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	2b00      	cmp	r3, #0
 8006cfe:	d057      	beq.n	8006db0 <qStateMachine_Run+0xc4>
    qConstField_Set(void* ,obj->Data)/*obj->Data*/ = Data;   /*pass the data through the fsm*/
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	3310      	adds	r3, #16
 8006d04:	683a      	ldr	r2, [r7, #0]
 8006d06:	601a      	str	r2, [r3, #0]
    qStatemachine_ExecSubStateIfAvailable( obj->qPrivate.__BeforeAnyState , obj); /*eval the BeforeAnyState if available*/
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	6a1b      	ldr	r3, [r3, #32]
 8006d0c:	6879      	ldr	r1, [r7, #4]
 8006d0e:	4618      	mov	r0, r3
 8006d10:	f7ff ffdc 	bl	8006ccc <qStatemachine_ExecSubStateIfAvailable>
    if( NULL != obj->NextState ){ /*eval nextState if available*/
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	681b      	ldr	r3, [r3, #0]
 8006d18:	2b00      	cmp	r3, #0
 8006d1a:	d025      	beq.n	8006d68 <qStateMachine_Run+0x7c>
        qConstField_Set(qBool_t, obj->StateFirstEntry)/*obj->StateFirstEntry*/ = (qBool_t)(obj->LastState != obj->NextState);  /*Get the StateFirstEntry flag*/
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	689a      	ldr	r2, [r3, #8]
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	429a      	cmp	r2, r3
 8006d26:	bf14      	ite	ne
 8006d28:	2301      	movne	r3, #1
 8006d2a:	2300      	moveq	r3, #0
 8006d2c:	b2da      	uxtb	r2, r3
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	330e      	adds	r3, #14
 8006d32:	701a      	strb	r2, [r3, #0]
        if(obj->StateFirstEntry) qConstField_Set(qSM_State_t, obj->PreviousState)/*obj->PreviousState*/ = obj->LastState ; /*if StateFistEntry is set, update the PreviousState*/
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	7b9b      	ldrb	r3, [r3, #14]
 8006d38:	2b00      	cmp	r3, #0
 8006d3a:	d004      	beq.n	8006d46 <qStateMachine_Run+0x5a>
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	3304      	adds	r3, #4
 8006d40:	687a      	ldr	r2, [r7, #4]
 8006d42:	6892      	ldr	r2, [r2, #8]
 8006d44:	601a      	str	r2, [r3, #0]
        prev = obj->NextState; /*keep the next state in prev for LastState update*/
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	681b      	ldr	r3, [r3, #0]
 8006d4a:	60fb      	str	r3, [r7, #12]
        qConstField_Set(qSM_Status_t, obj->PreviousReturnStatus)/*obj->PreviousReturnStatus*/ = obj->NextState(obj); /*Eval the current state, and get their return status*/
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	687a      	ldr	r2, [r7, #4]
 8006d52:	f102 040c 	add.w	r4, r2, #12
 8006d56:	6878      	ldr	r0, [r7, #4]
 8006d58:	4798      	blx	r3
 8006d5a:	4603      	mov	r3, r0
 8006d5c:	8023      	strh	r3, [r4, #0]
        qConstField_Set(qSM_State_t, obj->LastState)/*obj->LastState*/ = prev; /*update the LastState*/
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	3308      	adds	r3, #8
 8006d62:	68fa      	ldr	r2, [r7, #12]
 8006d64:	601a      	str	r2, [r3, #0]
 8006d66:	e004      	b.n	8006d72 <qStateMachine_Run+0x86>
    }
    else    qConstField_Set(qSM_Status_t, obj->PreviousReturnStatus)/*obj->PreviousReturnStatus*/ = qSM_EXIT_FAILURE; /*otherwise jump to the failure state*/
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	330c      	adds	r3, #12
 8006d6c:	f248 0201 	movw	r2, #32769	; 0x8001
 8006d70:	801a      	strh	r2, [r3, #0]
    
    switch(obj->PreviousReturnStatus){ /*Check return status to eval extra states*/
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8006d78:	f513 4f00 	cmn.w	r3, #32768	; 0x8000
 8006d7c:	d009      	beq.n	8006d92 <qStateMachine_Run+0xa6>
 8006d7e:	4a0e      	ldr	r2, [pc, #56]	; (8006db8 <qStateMachine_Run+0xcc>)
 8006d80:	4293      	cmp	r3, r2
 8006d82:	d10d      	bne.n	8006da0 <qStateMachine_Run+0xb4>
        case qSM_EXIT_FAILURE:  qStatemachine_ExecSubStateIfAvailable( obj->qPrivate.__Failure, obj); /*Run failure state if available*/
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	695b      	ldr	r3, [r3, #20]
 8006d88:	6879      	ldr	r1, [r7, #4]
 8006d8a:	4618      	mov	r0, r3
 8006d8c:	f7ff ff9e 	bl	8006ccc <qStatemachine_ExecSubStateIfAvailable>
            break;
 8006d90:	e00f      	b.n	8006db2 <qStateMachine_Run+0xc6>
        case qSM_EXIT_SUCCESS:  qStatemachine_ExecSubStateIfAvailable( obj->qPrivate.__Success, obj); /*Run success state if available*/
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	699b      	ldr	r3, [r3, #24]
 8006d96:	6879      	ldr	r1, [r7, #4]
 8006d98:	4618      	mov	r0, r3
 8006d9a:	f7ff ff97 	bl	8006ccc <qStatemachine_ExecSubStateIfAvailable>
            break;
 8006d9e:	e008      	b.n	8006db2 <qStateMachine_Run+0xc6>
        default:                qStatemachine_ExecSubStateIfAvailable( obj->qPrivate.__Unexpected, obj ); /*Run unexpected state if available*/
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	69db      	ldr	r3, [r3, #28]
 8006da4:	6879      	ldr	r1, [r7, #4]
 8006da6:	4618      	mov	r0, r3
 8006da8:	f7ff ff90 	bl	8006ccc <qStatemachine_ExecSubStateIfAvailable>
            break;
 8006dac:	bf00      	nop
 8006dae:	e000      	b.n	8006db2 <qStateMachine_Run+0xc6>
    if( NULL == obj ) return;
 8006db0:	bf00      	nop
    }
 }
 8006db2:	3714      	adds	r7, #20
 8006db4:	46bd      	mov	sp, r7
 8006db6:	bd90      	pop	{r4, r7, pc}
 8006db8:	ffff8001 	.word	0xffff8001

08006dbc <qSTimerSet>:

Return value:

    Returns qTrue on success, otherwise, returns qFalse.
*/
qBool_t qSTimerSet(qSTimer_t *obj, const qTime_t Time){
 8006dbc:	b590      	push	{r4, r7, lr}
 8006dbe:	b083      	sub	sp, #12
 8006dc0:	af00      	add	r7, sp, #0
 8006dc2:	6078      	str	r0, [r7, #4]
 8006dc4:	ed87 0a00 	vstr	s0, [r7]
    if(NULL==obj) return qFalse;
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	2b00      	cmp	r3, #0
 8006dcc:	d101      	bne.n	8006dd2 <qSTimerSet+0x16>
 8006dce:	2300      	movs	r3, #0
 8006dd0:	e011      	b.n	8006df6 <qSTimerSet+0x3a>
    qConstField_Set(qClock_t, obj->TV)/*obj->TV*/ = qTime2Clock(Time); /*set the STimer time in epochs*/
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	1d1c      	adds	r4, r3, #4
 8006dd6:	ed97 0a00 	vldr	s0, [r7]
 8006dda:	f7ff f9a9 	bl	8006130 <qTime2Clock>
 8006dde:	4603      	mov	r3, r0
 8006de0:	6023      	str	r3, [r4, #0]
    qConstField_Set(qClock_t, obj->Start)/*obj->Start*/ = qSchedulerGetTick(); /*set the init time of the STimer with the current system epoch value*/
 8006de2:	687c      	ldr	r4, [r7, #4]
 8006de4:	f7ff fd0e 	bl	8006804 <qSchedulerGetTick>
 8006de8:	4603      	mov	r3, r0
 8006dea:	6023      	str	r3, [r4, #0]
    qConstField_Set(qBool_t, obj->SR)/*obj->SR*/ = qTrue; /*enable the STimer*/
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	3308      	adds	r3, #8
 8006df0:	2201      	movs	r2, #1
 8006df2:	701a      	strb	r2, [r3, #0]
    return qTrue;
 8006df4:	2301      	movs	r3, #1
}
 8006df6:	4618      	mov	r0, r3
 8006df8:	370c      	adds	r7, #12
 8006dfa:	46bd      	mov	sp, r7
 8006dfc:	bd90      	pop	{r4, r7, pc}

08006dfe <qSTimerExpired>:

    Returns qTrue when STimer expires, otherwise, returns qFalse.
    > Note 1: A disarmed STimer also returns false.

*/
qBool_t qSTimerExpired(const qSTimer_t *obj){
 8006dfe:	b580      	push	{r7, lr}
 8006e00:	b082      	sub	sp, #8
 8006e02:	af00      	add	r7, sp, #0
 8006e04:	6078      	str	r0, [r7, #4]
    if(NULL==obj) return qFalse;
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	2b00      	cmp	r3, #0
 8006e0a:	d101      	bne.n	8006e10 <qSTimerExpired+0x12>
 8006e0c:	2300      	movs	r3, #0
 8006e0e:	e010      	b.n	8006e32 <qSTimerExpired+0x34>
    if(!obj->SR) return qFalse; 
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	7a1b      	ldrb	r3, [r3, #8]
 8006e14:	2b00      	cmp	r3, #0
 8006e16:	d101      	bne.n	8006e1c <qSTimerExpired+0x1e>
 8006e18:	2300      	movs	r3, #0
 8006e1a:	e00a      	b.n	8006e32 <qSTimerExpired+0x34>
    return (qBool_t)(qSTimerElapsed(obj)>=obj->TV); 
 8006e1c:	6878      	ldr	r0, [r7, #4]
 8006e1e:	f000 f80c 	bl	8006e3a <qSTimerElapsed>
 8006e22:	4602      	mov	r2, r0
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	685b      	ldr	r3, [r3, #4]
 8006e28:	429a      	cmp	r2, r3
 8006e2a:	bf2c      	ite	cs
 8006e2c:	2301      	movcs	r3, #1
 8006e2e:	2300      	movcc	r3, #0
 8006e30:	b2db      	uxtb	r3, r3
}
 8006e32:	4618      	mov	r0, r3
 8006e34:	3708      	adds	r7, #8
 8006e36:	46bd      	mov	sp, r7
 8006e38:	bd80      	pop	{r7, pc}

08006e3a <qSTimerElapsed>:

Return value:

    The Elapsed time specified in epochs
*/
qClock_t qSTimerElapsed(const qSTimer_t *obj){
 8006e3a:	b580      	push	{r7, lr}
 8006e3c:	b082      	sub	sp, #8
 8006e3e:	af00      	add	r7, sp, #0
 8006e40:	6078      	str	r0, [r7, #4]
    if(NULL==obj) return 0ul;
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	2b00      	cmp	r3, #0
 8006e46:	d101      	bne.n	8006e4c <qSTimerElapsed+0x12>
 8006e48:	2300      	movs	r3, #0
 8006e4a:	e00b      	b.n	8006e64 <qSTimerElapsed+0x2a>
    if(!obj->SR) return 0;
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	7a1b      	ldrb	r3, [r3, #8]
 8006e50:	2b00      	cmp	r3, #0
 8006e52:	d101      	bne.n	8006e58 <qSTimerElapsed+0x1e>
 8006e54:	2300      	movs	r3, #0
 8006e56:	e005      	b.n	8006e64 <qSTimerElapsed+0x2a>
    return (qSchedulerGetTick()- obj->Start);
 8006e58:	f7ff fcd4 	bl	8006804 <qSchedulerGetTick>
 8006e5c:	4602      	mov	r2, r0
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	681b      	ldr	r3, [r3, #0]
 8006e62:	1ad3      	subs	r3, r2, r3
}
 8006e64:	4618      	mov	r0, r3
 8006e66:	3708      	adds	r7, #8
 8006e68:	46bd      	mov	sp, r7
 8006e6a:	bd80      	pop	{r7, pc}

08006e6c <qQueueCreate>:
    Return value:

    qTrue on success, otherwise returns qFalse.

 */
qBool_t qQueueCreate(qQueue_t *obj, void* DataArea, qSize_t ItemSize, qSize_t ItemsCount ){
 8006e6c:	b580      	push	{r7, lr}
 8006e6e:	b084      	sub	sp, #16
 8006e70:	af00      	add	r7, sp, #0
 8006e72:	60f8      	str	r0, [r7, #12]
 8006e74:	60b9      	str	r1, [r7, #8]
 8006e76:	4611      	mov	r1, r2
 8006e78:	461a      	mov	r2, r3
 8006e7a:	460b      	mov	r3, r1
 8006e7c:	80fb      	strh	r3, [r7, #6]
 8006e7e:	4613      	mov	r3, r2
 8006e80:	80bb      	strh	r3, [r7, #4]
    if( NULL == obj || NULL == DataArea || ItemsCount <= 0 || ItemsCount <= 0)  return qFalse;
 8006e82:	68fb      	ldr	r3, [r7, #12]
 8006e84:	2b00      	cmp	r3, #0
 8006e86:	d008      	beq.n	8006e9a <qQueueCreate+0x2e>
 8006e88:	68bb      	ldr	r3, [r7, #8]
 8006e8a:	2b00      	cmp	r3, #0
 8006e8c:	d005      	beq.n	8006e9a <qQueueCreate+0x2e>
 8006e8e:	88bb      	ldrh	r3, [r7, #4]
 8006e90:	2b00      	cmp	r3, #0
 8006e92:	d002      	beq.n	8006e9a <qQueueCreate+0x2e>
 8006e94:	88bb      	ldrh	r3, [r7, #4]
 8006e96:	2b00      	cmp	r3, #0
 8006e98:	d101      	bne.n	8006e9e <qQueueCreate+0x32>
 8006e9a:	2300      	movs	r3, #0
 8006e9c:	e018      	b.n	8006ed0 <qQueueCreate+0x64>
    obj->ItemsCount = ItemsCount;   /* Initialise the queue members*/
 8006e9e:	68fb      	ldr	r3, [r7, #12]
 8006ea0:	88ba      	ldrh	r2, [r7, #4]
 8006ea2:	825a      	strh	r2, [r3, #18]
    obj->ItemSize = ItemSize;
 8006ea4:	68fb      	ldr	r3, [r7, #12]
 8006ea6:	88fa      	ldrh	r2, [r7, #6]
 8006ea8:	829a      	strh	r2, [r3, #20]
    obj->pHead = DataArea;
 8006eaa:	68fb      	ldr	r3, [r7, #12]
 8006eac:	68ba      	ldr	r2, [r7, #8]
 8006eae:	601a      	str	r2, [r3, #0]
    obj->pTail = obj->pHead + (obj->ItemsCount * obj->ItemSize); 
 8006eb0:	68fb      	ldr	r3, [r7, #12]
 8006eb2:	681b      	ldr	r3, [r3, #0]
 8006eb4:	68fa      	ldr	r2, [r7, #12]
 8006eb6:	8a52      	ldrh	r2, [r2, #18]
 8006eb8:	4611      	mov	r1, r2
 8006eba:	68fa      	ldr	r2, [r7, #12]
 8006ebc:	8a92      	ldrh	r2, [r2, #20]
 8006ebe:	fb02 f201 	mul.w	r2, r2, r1
 8006ec2:	441a      	add	r2, r3
 8006ec4:	68fb      	ldr	r3, [r7, #12]
 8006ec6:	605a      	str	r2, [r3, #4]
    qQueueReset(obj);
 8006ec8:	68f8      	ldr	r0, [r7, #12]
 8006eca:	f000 f805 	bl	8006ed8 <qQueueReset>
    return qTrue;
 8006ece:	2301      	movs	r3, #1
}
 8006ed0:	4618      	mov	r0, r3
 8006ed2:	3710      	adds	r7, #16
 8006ed4:	46bd      	mov	sp, r7
 8006ed6:	bd80      	pop	{r7, pc}

08006ed8 <qQueueReset>:
 
Parameters:

    - obj : a pointer to the Queue object
*/
void qQueueReset(qQueue_t *obj){
 8006ed8:	b580      	push	{r7, lr}
 8006eda:	b082      	sub	sp, #8
 8006edc:	af00      	add	r7, sp, #0
 8006ede:	6078      	str	r0, [r7, #4]
    if(NULL == obj) return;
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	2b00      	cmp	r3, #0
 8006ee4:	d017      	beq.n	8006f16 <qQueueReset+0x3e>
    qEnterCritical();
 8006ee6:	f7ff f903 	bl	80060f0 <qEnterCritical>
    obj->ItemsWaiting = 0u;
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	2200      	movs	r2, #0
 8006eee:	821a      	strh	r2, [r3, #16]
    obj->pcWriteTo = obj->pHead;
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	681a      	ldr	r2, [r3, #0]
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	609a      	str	r2, [r3, #8]
    obj->pcReadFrom = obj->pHead + ( ( obj->ItemsCount - 1u ) * obj->ItemSize );
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	681a      	ldr	r2, [r3, #0]
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	8a5b      	ldrh	r3, [r3, #18]
 8006f00:	3b01      	subs	r3, #1
 8006f02:	6879      	ldr	r1, [r7, #4]
 8006f04:	8a89      	ldrh	r1, [r1, #20]
 8006f06:	fb01 f303 	mul.w	r3, r1, r3
 8006f0a:	441a      	add	r2, r3
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	60da      	str	r2, [r3, #12]
    qExitCritical();
 8006f10:	f7ff f8fe 	bl	8006110 <qExitCritical>
 8006f14:	e000      	b.n	8006f18 <qQueueReset+0x40>
    if(NULL == obj) return;
 8006f16:	bf00      	nop
}
 8006f18:	3708      	adds	r7, #8
 8006f1a:	46bd      	mov	sp, r7
 8006f1c:	bd80      	pop	{r7, pc}

08006f1e <qQueueIsEmpty>:
  
Return value:

    qTrue if the Queue is empty, qFalse if it is not.
 */
qBool_t qQueueIsEmpty(qQueue_t *obj){
 8006f1e:	b480      	push	{r7}
 8006f20:	b083      	sub	sp, #12
 8006f22:	af00      	add	r7, sp, #0
 8006f24:	6078      	str	r0, [r7, #4]
    return (qBool_t)(obj ?  obj->ItemsWaiting == 0u : qTrue);    
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	2b00      	cmp	r3, #0
 8006f2a:	d009      	beq.n	8006f40 <qQueueIsEmpty+0x22>
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	8a1b      	ldrh	r3, [r3, #16]
 8006f30:	b29b      	uxth	r3, r3
 8006f32:	2b00      	cmp	r3, #0
 8006f34:	bf0c      	ite	eq
 8006f36:	2301      	moveq	r3, #1
 8006f38:	2300      	movne	r3, #0
 8006f3a:	b2db      	uxtb	r3, r3
 8006f3c:	b2db      	uxtb	r3, r3
 8006f3e:	e000      	b.n	8006f42 <qQueueIsEmpty+0x24>
 8006f40:	2301      	movs	r3, #1
}
 8006f42:	4618      	mov	r0, r3
 8006f44:	370c      	adds	r7, #12
 8006f46:	46bd      	mov	sp, r7
 8006f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f4c:	4770      	bx	lr

08006f4e <qQueueCount>:
  
Return value:

    The number of elements in the queue
 */
qSize_t qQueueCount(qQueue_t *obj){
 8006f4e:	b480      	push	{r7}
 8006f50:	b083      	sub	sp, #12
 8006f52:	af00      	add	r7, sp, #0
 8006f54:	6078      	str	r0, [r7, #4]
    return (qBool_t)(obj ?  obj->ItemsWaiting : 0u);
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	2b00      	cmp	r3, #0
 8006f5a:	d005      	beq.n	8006f68 <qQueueCount+0x1a>
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	8a1b      	ldrh	r3, [r3, #16]
 8006f60:	b29b      	uxth	r3, r3
 8006f62:	b2db      	uxtb	r3, r3
 8006f64:	b29b      	uxth	r3, r3
 8006f66:	e000      	b.n	8006f6a <qQueueCount+0x1c>
 8006f68:	2300      	movs	r3, #0
}
 8006f6a:	4618      	mov	r0, r3
 8006f6c:	370c      	adds	r7, #12
 8006f6e:	46bd      	mov	sp, r7
 8006f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f74:	4770      	bx	lr

08006f76 <qQueueIsFull>:
Return value:

    qTrue if the Queue is full, qFalse if it is not.
 */
/*============================================================================*/
qBool_t qQueueIsFull(qQueue_t *obj){
 8006f76:	b480      	push	{r7}
 8006f78:	b083      	sub	sp, #12
 8006f7a:	af00      	add	r7, sp, #0
 8006f7c:	6078      	str	r0, [r7, #4]
    return (qBool_t)(obj ?  obj->ItemsWaiting == obj->ItemsCount : qFalse);  
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	2b00      	cmp	r3, #0
 8006f82:	d00b      	beq.n	8006f9c <qQueueIsFull+0x26>
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	8a1b      	ldrh	r3, [r3, #16]
 8006f88:	b29a      	uxth	r2, r3
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	8a5b      	ldrh	r3, [r3, #18]
 8006f8e:	429a      	cmp	r2, r3
 8006f90:	bf0c      	ite	eq
 8006f92:	2301      	moveq	r3, #1
 8006f94:	2300      	movne	r3, #0
 8006f96:	b2db      	uxtb	r3, r3
 8006f98:	b2db      	uxtb	r3, r3
 8006f9a:	e000      	b.n	8006f9e <qQueueIsFull+0x28>
 8006f9c:	2300      	movs	r3, #0
}
 8006f9e:	4618      	mov	r0, r3
 8006fa0:	370c      	adds	r7, #12
 8006fa2:	46bd      	mov	sp, r7
 8006fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fa8:	4770      	bx	lr

08006faa <qQueuePeek>:
  
Return value:

    Pointer to the data, or NULL if there is nothing in the queue
 */
void* qQueuePeek(qQueue_t *obj){
 8006faa:	b580      	push	{r7, lr}
 8006fac:	b084      	sub	sp, #16
 8006fae:	af00      	add	r7, sp, #0
 8006fb0:	6078      	str	r0, [r7, #4]
    uint8_t *RetValue = NULL;
 8006fb2:	2300      	movs	r3, #0
 8006fb4:	60fb      	str	r3, [r7, #12]
    if(NULL == obj) return RetValue;
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	2b00      	cmp	r3, #0
 8006fba:	d101      	bne.n	8006fc0 <qQueuePeek+0x16>
 8006fbc:	68fb      	ldr	r3, [r7, #12]
 8006fbe:	e017      	b.n	8006ff0 <qQueuePeek+0x46>
    if( obj->ItemsWaiting > 0u ){
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	8a1b      	ldrh	r3, [r3, #16]
 8006fc4:	b29b      	uxth	r3, r3
 8006fc6:	2b00      	cmp	r3, #0
 8006fc8:	d011      	beq.n	8006fee <qQueuePeek+0x44>
        qEnterCritical();
 8006fca:	f7ff f891 	bl	80060f0 <qEnterCritical>
        RetValue = (void*)(obj->pcReadFrom + obj->ItemSize);
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	68db      	ldr	r3, [r3, #12]
 8006fd2:	687a      	ldr	r2, [r7, #4]
 8006fd4:	8a92      	ldrh	r2, [r2, #20]
 8006fd6:	4413      	add	r3, r2
 8006fd8:	60fb      	str	r3, [r7, #12]
        if( RetValue >= obj->pTail ) RetValue = obj->pHead;
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	685b      	ldr	r3, [r3, #4]
 8006fde:	68fa      	ldr	r2, [r7, #12]
 8006fe0:	429a      	cmp	r2, r3
 8006fe2:	d302      	bcc.n	8006fea <qQueuePeek+0x40>
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	681b      	ldr	r3, [r3, #0]
 8006fe8:	60fb      	str	r3, [r7, #12]
        qExitCritical();
 8006fea:	f7ff f891 	bl	8006110 <qExitCritical>
    }
    return (void*)RetValue;
 8006fee:	68fb      	ldr	r3, [r7, #12]
}
 8006ff0:	4618      	mov	r0, r3
 8006ff2:	3710      	adds	r7, #16
 8006ff4:	46bd      	mov	sp, r7
 8006ff6:	bd80      	pop	{r7, pc}

08006ff8 <qQueueRemoveFront>:
  
Return value:

    qTrue if data was removed from the Queue, otherwise returns qFalse
 */
qBool_t qQueueRemoveFront(qQueue_t *obj){
 8006ff8:	b580      	push	{r7, lr}
 8006ffa:	b082      	sub	sp, #8
 8006ffc:	af00      	add	r7, sp, #0
 8006ffe:	6078      	str	r0, [r7, #4]
    if (NULL==obj) return qFalse;
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	2b00      	cmp	r3, #0
 8007004:	d101      	bne.n	800700a <qQueueRemoveFront+0x12>
 8007006:	2300      	movs	r3, #0
 8007008:	e015      	b.n	8007036 <qQueueRemoveFront+0x3e>
    if( obj->ItemsWaiting > 0u ){
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	8a1b      	ldrh	r3, [r3, #16]
 800700e:	b29b      	uxth	r3, r3
 8007010:	2b00      	cmp	r3, #0
 8007012:	d00f      	beq.n	8007034 <qQueueRemoveFront+0x3c>
        qEnterCritical();
 8007014:	f7ff f86c 	bl	80060f0 <qEnterCritical>
        qQueueMoveReader(obj);
 8007018:	6878      	ldr	r0, [r7, #4]
 800701a:	f000 f85d 	bl	80070d8 <qQueueMoveReader>
        --( obj->ItemsWaiting ); /* remove the data. */
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	8a1b      	ldrh	r3, [r3, #16]
 8007022:	b29b      	uxth	r3, r3
 8007024:	3b01      	subs	r3, #1
 8007026:	b29a      	uxth	r2, r3
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	821a      	strh	r2, [r3, #16]
        qExitCritical();
 800702c:	f7ff f870 	bl	8006110 <qExitCritical>
        return qTrue;
 8007030:	2301      	movs	r3, #1
 8007032:	e000      	b.n	8007036 <qQueueRemoveFront+0x3e>
    }
    return qFalse;
 8007034:	2300      	movs	r3, #0
}
 8007036:	4618      	mov	r0, r3
 8007038:	3708      	adds	r7, #8
 800703a:	46bd      	mov	sp, r7
 800703c:	bd80      	pop	{r7, pc}

0800703e <qQueueCopyDataToQueue>:
/*============================================================================*/
static void qQueueCopyDataToQueue(qQueue_t *obj, const void *pvItemToQueue, qBool_t xPosition){
 800703e:	b580      	push	{r7, lr}
 8007040:	b084      	sub	sp, #16
 8007042:	af00      	add	r7, sp, #0
 8007044:	60f8      	str	r0, [r7, #12]
 8007046:	60b9      	str	r1, [r7, #8]
 8007048:	4613      	mov	r3, r2
 800704a:	71fb      	strb	r3, [r7, #7]
    if( xPosition == QUEUE_SEND_TO_BACK ){
 800704c:	79fb      	ldrb	r3, [r7, #7]
 800704e:	2b00      	cmp	r3, #0
 8007050:	d119      	bne.n	8007086 <qQueueCopyDataToQueue+0x48>
        memcpy( (void*) obj->pcWriteTo, pvItemToQueue, (unsigned)obj->ItemSize );
 8007052:	68fb      	ldr	r3, [r7, #12]
 8007054:	6898      	ldr	r0, [r3, #8]
 8007056:	68fb      	ldr	r3, [r7, #12]
 8007058:	8a9b      	ldrh	r3, [r3, #20]
 800705a:	461a      	mov	r2, r3
 800705c:	68b9      	ldr	r1, [r7, #8]
 800705e:	f001 fd2e 	bl	8008abe <memcpy>
        obj->pcWriteTo += obj->ItemSize;
 8007062:	68fb      	ldr	r3, [r7, #12]
 8007064:	689b      	ldr	r3, [r3, #8]
 8007066:	68fa      	ldr	r2, [r7, #12]
 8007068:	8a92      	ldrh	r2, [r2, #20]
 800706a:	441a      	add	r2, r3
 800706c:	68fb      	ldr	r3, [r7, #12]
 800706e:	609a      	str	r2, [r3, #8]
        if( obj->pcWriteTo >= obj->pTail ) obj->pcWriteTo = obj->pHead;
 8007070:	68fb      	ldr	r3, [r7, #12]
 8007072:	689a      	ldr	r2, [r3, #8]
 8007074:	68fb      	ldr	r3, [r7, #12]
 8007076:	685b      	ldr	r3, [r3, #4]
 8007078:	429a      	cmp	r2, r3
 800707a:	d322      	bcc.n	80070c2 <qQueueCopyDataToQueue+0x84>
 800707c:	68fb      	ldr	r3, [r7, #12]
 800707e:	681a      	ldr	r2, [r3, #0]
 8007080:	68fb      	ldr	r3, [r7, #12]
 8007082:	609a      	str	r2, [r3, #8]
 8007084:	e01d      	b.n	80070c2 <qQueueCopyDataToQueue+0x84>
              
    }
    else{
        memcpy( (void*) obj->pcReadFrom, pvItemToQueue, (unsigned)obj->ItemSize );
 8007086:	68fb      	ldr	r3, [r7, #12]
 8007088:	68d8      	ldr	r0, [r3, #12]
 800708a:	68fb      	ldr	r3, [r7, #12]
 800708c:	8a9b      	ldrh	r3, [r3, #20]
 800708e:	461a      	mov	r2, r3
 8007090:	68b9      	ldr	r1, [r7, #8]
 8007092:	f001 fd14 	bl	8008abe <memcpy>
        obj->pcReadFrom -= obj->ItemSize;
 8007096:	68fb      	ldr	r3, [r7, #12]
 8007098:	68da      	ldr	r2, [r3, #12]
 800709a:	68fb      	ldr	r3, [r7, #12]
 800709c:	8a9b      	ldrh	r3, [r3, #20]
 800709e:	425b      	negs	r3, r3
 80070a0:	441a      	add	r2, r3
 80070a2:	68fb      	ldr	r3, [r7, #12]
 80070a4:	60da      	str	r2, [r3, #12]
        if( obj->pcReadFrom < obj->pHead ) obj->pcReadFrom = ( obj->pTail - obj->ItemSize );    
 80070a6:	68fb      	ldr	r3, [r7, #12]
 80070a8:	68da      	ldr	r2, [r3, #12]
 80070aa:	68fb      	ldr	r3, [r7, #12]
 80070ac:	681b      	ldr	r3, [r3, #0]
 80070ae:	429a      	cmp	r2, r3
 80070b0:	d207      	bcs.n	80070c2 <qQueueCopyDataToQueue+0x84>
 80070b2:	68fb      	ldr	r3, [r7, #12]
 80070b4:	685a      	ldr	r2, [r3, #4]
 80070b6:	68fb      	ldr	r3, [r7, #12]
 80070b8:	8a9b      	ldrh	r3, [r3, #20]
 80070ba:	425b      	negs	r3, r3
 80070bc:	441a      	add	r2, r3
 80070be:	68fb      	ldr	r3, [r7, #12]
 80070c0:	60da      	str	r2, [r3, #12]
    }
    ++( obj->ItemsWaiting );
 80070c2:	68fb      	ldr	r3, [r7, #12]
 80070c4:	8a1b      	ldrh	r3, [r3, #16]
 80070c6:	b29b      	uxth	r3, r3
 80070c8:	3301      	adds	r3, #1
 80070ca:	b29a      	uxth	r2, r3
 80070cc:	68fb      	ldr	r3, [r7, #12]
 80070ce:	821a      	strh	r2, [r3, #16]
}
 80070d0:	bf00      	nop
 80070d2:	3710      	adds	r7, #16
 80070d4:	46bd      	mov	sp, r7
 80070d6:	bd80      	pop	{r7, pc}

080070d8 <qQueueMoveReader>:
/*==================================================================================*/
static void qQueueMoveReader(qQueue_t *obj){
 80070d8:	b480      	push	{r7}
 80070da:	b083      	sub	sp, #12
 80070dc:	af00      	add	r7, sp, #0
 80070de:	6078      	str	r0, [r7, #4]
    obj->pcReadFrom += obj->ItemSize;
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	68db      	ldr	r3, [r3, #12]
 80070e4:	687a      	ldr	r2, [r7, #4]
 80070e6:	8a92      	ldrh	r2, [r2, #20]
 80070e8:	441a      	add	r2, r3
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	60da      	str	r2, [r3, #12]
    if( obj->pcReadFrom >= obj->pTail ) obj->pcReadFrom = obj->pHead;
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	68da      	ldr	r2, [r3, #12]
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	685b      	ldr	r3, [r3, #4]
 80070f6:	429a      	cmp	r2, r3
 80070f8:	d303      	bcc.n	8007102 <qQueueMoveReader+0x2a>
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	681a      	ldr	r2, [r3, #0]
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	60da      	str	r2, [r3, #12]
}
 8007102:	bf00      	nop
 8007104:	370c      	adds	r7, #12
 8007106:	46bd      	mov	sp, r7
 8007108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800710c:	4770      	bx	lr

0800710e <qQueueGenericSend>:
  
Return value:

    qTrue on successful add, qFalse if not added
*/
qBool_t qQueueGenericSend(qQueue_t *obj, void *ItemToQueue, uint8_t InsertMode){
 800710e:	b580      	push	{r7, lr}
 8007110:	b084      	sub	sp, #16
 8007112:	af00      	add	r7, sp, #0
 8007114:	60f8      	str	r0, [r7, #12]
 8007116:	60b9      	str	r1, [r7, #8]
 8007118:	4613      	mov	r3, r2
 800711a:	71fb      	strb	r3, [r7, #7]
    if( NULL==obj || InsertMode>1u) return qFalse;
 800711c:	68fb      	ldr	r3, [r7, #12]
 800711e:	2b00      	cmp	r3, #0
 8007120:	d002      	beq.n	8007128 <qQueueGenericSend+0x1a>
 8007122:	79fb      	ldrb	r3, [r7, #7]
 8007124:	2b01      	cmp	r3, #1
 8007126:	d901      	bls.n	800712c <qQueueGenericSend+0x1e>
 8007128:	2300      	movs	r3, #0
 800712a:	e013      	b.n	8007154 <qQueueGenericSend+0x46>
    if( obj->ItemsWaiting < obj->ItemsCount ){ /* Is there room on the queue?*/
 800712c:	68fb      	ldr	r3, [r7, #12]
 800712e:	8a1b      	ldrh	r3, [r3, #16]
 8007130:	b29a      	uxth	r2, r3
 8007132:	68fb      	ldr	r3, [r7, #12]
 8007134:	8a5b      	ldrh	r3, [r3, #18]
 8007136:	429a      	cmp	r2, r3
 8007138:	d20b      	bcs.n	8007152 <qQueueGenericSend+0x44>
        qEnterCritical();
 800713a:	f7fe ffd9 	bl	80060f0 <qEnterCritical>
        qQueueCopyDataToQueue( obj, ItemToQueue, InsertMode );
 800713e:	79fb      	ldrb	r3, [r7, #7]
 8007140:	461a      	mov	r2, r3
 8007142:	68b9      	ldr	r1, [r7, #8]
 8007144:	68f8      	ldr	r0, [r7, #12]
 8007146:	f7ff ff7a 	bl	800703e <qQueueCopyDataToQueue>
        qExitCritical();
 800714a:	f7fe ffe1 	bl	8006110 <qExitCritical>
        return qTrue;
 800714e:	2301      	movs	r3, #1
 8007150:	e000      	b.n	8007154 <qQueueGenericSend+0x46>
    }
    return qFalse;   
 8007152:	2300      	movs	r3, #0
}
 8007154:	4618      	mov	r0, r3
 8007156:	3710      	adds	r7, #16
 8007158:	46bd      	mov	sp, r7
 800715a:	bd80      	pop	{r7, pc}

0800715c <qSwapBytes>:

    - data : a pointer to block of data
    - n : the number of bytes to swap
*/
/*============================================================================*/
void qSwapBytes(void *data, const qSize_t n){
 800715c:	b480      	push	{r7}
 800715e:	b087      	sub	sp, #28
 8007160:	af00      	add	r7, sp, #0
 8007162:	6078      	str	r0, [r7, #4]
 8007164:	460b      	mov	r3, r1
 8007166:	807b      	strh	r3, [r7, #2]
    uint8_t *p = data, tmp;
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	613b      	str	r3, [r7, #16]
    qSize_t lo, hi;
    for(lo=0, hi=n-1; hi>lo; lo++, hi--){
 800716c:	2300      	movs	r3, #0
 800716e:	82fb      	strh	r3, [r7, #22]
 8007170:	887b      	ldrh	r3, [r7, #2]
 8007172:	3b01      	subs	r3, #1
 8007174:	82bb      	strh	r3, [r7, #20]
 8007176:	e017      	b.n	80071a8 <qSwapBytes+0x4c>
        tmp=p[lo];
 8007178:	8afb      	ldrh	r3, [r7, #22]
 800717a:	693a      	ldr	r2, [r7, #16]
 800717c:	4413      	add	r3, r2
 800717e:	781b      	ldrb	r3, [r3, #0]
 8007180:	73fb      	strb	r3, [r7, #15]
        p[lo] = p[hi];
 8007182:	8abb      	ldrh	r3, [r7, #20]
 8007184:	693a      	ldr	r2, [r7, #16]
 8007186:	441a      	add	r2, r3
 8007188:	8afb      	ldrh	r3, [r7, #22]
 800718a:	6939      	ldr	r1, [r7, #16]
 800718c:	440b      	add	r3, r1
 800718e:	7812      	ldrb	r2, [r2, #0]
 8007190:	701a      	strb	r2, [r3, #0]
        p[hi] = tmp;
 8007192:	8abb      	ldrh	r3, [r7, #20]
 8007194:	693a      	ldr	r2, [r7, #16]
 8007196:	4413      	add	r3, r2
 8007198:	7bfa      	ldrb	r2, [r7, #15]
 800719a:	701a      	strb	r2, [r3, #0]
    for(lo=0, hi=n-1; hi>lo; lo++, hi--){
 800719c:	8afb      	ldrh	r3, [r7, #22]
 800719e:	3301      	adds	r3, #1
 80071a0:	82fb      	strh	r3, [r7, #22]
 80071a2:	8abb      	ldrh	r3, [r7, #20]
 80071a4:	3b01      	subs	r3, #1
 80071a6:	82bb      	strh	r3, [r7, #20]
 80071a8:	8aba      	ldrh	r2, [r7, #20]
 80071aa:	8afb      	ldrh	r3, [r7, #22]
 80071ac:	429a      	cmp	r2, r3
 80071ae:	d8e3      	bhi.n	8007178 <qSwapBytes+0x1c>
    }
}
 80071b0:	bf00      	nop
 80071b2:	371c      	adds	r7, #28
 80071b4:	46bd      	mov	sp, r7
 80071b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071ba:	4770      	bx	lr

080071bc <qOutputString>:
    - fcn : The basic output byte function
    - pStorage : The storage pointer passed to fcn
    - s: The string to be written
    - AIP : Auto-Increment the storage-pointer
*/
void qOutputString(qPutChar_t fcn, void* pStorage, const char *s, qBool_t AIP){
 80071bc:	b580      	push	{r7, lr}
 80071be:	b086      	sub	sp, #24
 80071c0:	af00      	add	r7, sp, #0
 80071c2:	60f8      	str	r0, [r7, #12]
 80071c4:	60b9      	str	r1, [r7, #8]
 80071c6:	607a      	str	r2, [r7, #4]
 80071c8:	70fb      	strb	r3, [r7, #3]
    size_t i = 0;
 80071ca:	2300      	movs	r3, #0
 80071cc:	617b      	str	r3, [r7, #20]
    while(*s)  fcn(((AIP)? (char*)pStorage+(i++): pStorage), *s++);
 80071ce:	e010      	b.n	80071f2 <qOutputString+0x36>
 80071d0:	78fb      	ldrb	r3, [r7, #3]
 80071d2:	2b00      	cmp	r3, #0
 80071d4:	d005      	beq.n	80071e2 <qOutputString+0x26>
 80071d6:	697b      	ldr	r3, [r7, #20]
 80071d8:	1c5a      	adds	r2, r3, #1
 80071da:	617a      	str	r2, [r7, #20]
 80071dc:	68ba      	ldr	r2, [r7, #8]
 80071de:	441a      	add	r2, r3
 80071e0:	e000      	b.n	80071e4 <qOutputString+0x28>
 80071e2:	68ba      	ldr	r2, [r7, #8]
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	1c59      	adds	r1, r3, #1
 80071e8:	6079      	str	r1, [r7, #4]
 80071ea:	7819      	ldrb	r1, [r3, #0]
 80071ec:	68fb      	ldr	r3, [r7, #12]
 80071ee:	4610      	mov	r0, r2
 80071f0:	4798      	blx	r3
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	781b      	ldrb	r3, [r3, #0]
 80071f6:	2b00      	cmp	r3, #0
 80071f8:	d1ea      	bne.n	80071d0 <qOutputString+0x14>
}
 80071fa:	bf00      	nop
 80071fc:	3718      	adds	r7, #24
 80071fe:	46bd      	mov	sp, r7
 8007200:	bd80      	pop	{r7, pc}

08007202 <qNibbleToX>:
/*============================================================================*/
static char qNibbleToX(uint8_t value){
 8007202:	b480      	push	{r7}
 8007204:	b085      	sub	sp, #20
 8007206:	af00      	add	r7, sp, #0
 8007208:	4603      	mov	r3, r0
 800720a:	71fb      	strb	r3, [r7, #7]
    char ch;
    ch = (char)(value & 0x0F) + '0';
 800720c:	79fb      	ldrb	r3, [r7, #7]
 800720e:	f003 030f 	and.w	r3, r3, #15
 8007212:	b2db      	uxtb	r3, r3
 8007214:	3330      	adds	r3, #48	; 0x30
 8007216:	73fb      	strb	r3, [r7, #15]
    return (char) ((ch > '9') ? ch + 7u : ch);
 8007218:	7bfb      	ldrb	r3, [r7, #15]
 800721a:	2b39      	cmp	r3, #57	; 0x39
 800721c:	d903      	bls.n	8007226 <qNibbleToX+0x24>
 800721e:	7bfb      	ldrb	r3, [r7, #15]
 8007220:	3307      	adds	r3, #7
 8007222:	b2db      	uxtb	r3, r3
 8007224:	e000      	b.n	8007228 <qNibbleToX+0x26>
 8007226:	7bfb      	ldrb	r3, [r7, #15]
}
 8007228:	4618      	mov	r0, r3
 800722a:	3714      	adds	r7, #20
 800722c:	46bd      	mov	sp, r7
 800722e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007232:	4770      	bx	lr

08007234 <qPrintXData>:
/*============================================================================*/
void qPrintXData(qPutChar_t fcn, void* pStorage, void *data, qSize_t n){
 8007234:	b580      	push	{r7, lr}
 8007236:	b086      	sub	sp, #24
 8007238:	af00      	add	r7, sp, #0
 800723a:	60f8      	str	r0, [r7, #12]
 800723c:	60b9      	str	r1, [r7, #8]
 800723e:	607a      	str	r2, [r7, #4]
 8007240:	807b      	strh	r3, [r7, #2]
    uint8_t *pdat =(uint8_t*)data; 
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	613b      	str	r3, [r7, #16]
    int i;
    for(i=0;i<n;i++, fcn(pStorage, ' ')){
 8007246:	2300      	movs	r3, #0
 8007248:	617b      	str	r3, [r7, #20]
 800724a:	e025      	b.n	8007298 <qPrintXData+0x64>
        fcn(pStorage, qNibbleToX( qByteHighNibble(pdat[i]) ) );
 800724c:	697b      	ldr	r3, [r7, #20]
 800724e:	693a      	ldr	r2, [r7, #16]
 8007250:	4413      	add	r3, r2
 8007252:	781b      	ldrb	r3, [r3, #0]
 8007254:	091b      	lsrs	r3, r3, #4
 8007256:	b2db      	uxtb	r3, r3
 8007258:	4618      	mov	r0, r3
 800725a:	f7ff ffd2 	bl	8007202 <qNibbleToX>
 800725e:	4603      	mov	r3, r0
 8007260:	461a      	mov	r2, r3
 8007262:	68fb      	ldr	r3, [r7, #12]
 8007264:	4611      	mov	r1, r2
 8007266:	68b8      	ldr	r0, [r7, #8]
 8007268:	4798      	blx	r3
        fcn(pStorage, qNibbleToX( qByteLowNibble(pdat[i]) ) );
 800726a:	697b      	ldr	r3, [r7, #20]
 800726c:	693a      	ldr	r2, [r7, #16]
 800726e:	4413      	add	r3, r2
 8007270:	781b      	ldrb	r3, [r3, #0]
 8007272:	f003 030f 	and.w	r3, r3, #15
 8007276:	b2db      	uxtb	r3, r3
 8007278:	4618      	mov	r0, r3
 800727a:	f7ff ffc2 	bl	8007202 <qNibbleToX>
 800727e:	4603      	mov	r3, r0
 8007280:	461a      	mov	r2, r3
 8007282:	68fb      	ldr	r3, [r7, #12]
 8007284:	4611      	mov	r1, r2
 8007286:	68b8      	ldr	r0, [r7, #8]
 8007288:	4798      	blx	r3
    for(i=0;i<n;i++, fcn(pStorage, ' ')){
 800728a:	697b      	ldr	r3, [r7, #20]
 800728c:	3301      	adds	r3, #1
 800728e:	617b      	str	r3, [r7, #20]
 8007290:	68fb      	ldr	r3, [r7, #12]
 8007292:	2120      	movs	r1, #32
 8007294:	68b8      	ldr	r0, [r7, #8]
 8007296:	4798      	blx	r3
 8007298:	887b      	ldrh	r3, [r7, #2]
 800729a:	697a      	ldr	r2, [r7, #20]
 800729c:	429a      	cmp	r2, r3
 800729e:	dbd5      	blt.n	800724c <qPrintXData+0x18>
    }
    fcn(pStorage, '\r' );
 80072a0:	68fb      	ldr	r3, [r7, #12]
 80072a2:	210d      	movs	r1, #13
 80072a4:	68b8      	ldr	r0, [r7, #8]
 80072a6:	4798      	blx	r3
    fcn(pStorage, '\n' );
 80072a8:	68fb      	ldr	r3, [r7, #12]
 80072aa:	210a      	movs	r1, #10
 80072ac:	68b8      	ldr	r0, [r7, #8]
 80072ae:	4798      	blx	r3
}
 80072b0:	bf00      	nop
 80072b2:	3718      	adds	r7, #24
 80072b4:	46bd      	mov	sp, r7
 80072b6:	bd80      	pop	{r7, pc}

080072b8 <__q_revuta>:
}
/*============================================================================*/
/*this method makes the basic conversion of unsigned integer to ASCII
NULL Terminator not included
*/
static uint8_t __q_revuta(uint32_t num, char* str, uint8_t base){
 80072b8:	b580      	push	{r7, lr}
 80072ba:	b086      	sub	sp, #24
 80072bc:	af00      	add	r7, sp, #0
 80072be:	60f8      	str	r0, [r7, #12]
 80072c0:	60b9      	str	r1, [r7, #8]
 80072c2:	4613      	mov	r3, r2
 80072c4:	71fb      	strb	r3, [r7, #7]
    uint8_t i = 0;
 80072c6:	2300      	movs	r3, #0
 80072c8:	75fb      	strb	r3, [r7, #23]
    int rem;
    if (0 == num){ /* Handle 0 explicitly, otherwise empty string is printed for 0 */
 80072ca:	68fb      	ldr	r3, [r7, #12]
 80072cc:	2b00      	cmp	r3, #0
 80072ce:	d129      	bne.n	8007324 <__q_revuta+0x6c>
        str[i++] = '0';        
 80072d0:	7dfb      	ldrb	r3, [r7, #23]
 80072d2:	1c5a      	adds	r2, r3, #1
 80072d4:	75fa      	strb	r2, [r7, #23]
 80072d6:	461a      	mov	r2, r3
 80072d8:	68bb      	ldr	r3, [r7, #8]
 80072da:	4413      	add	r3, r2
 80072dc:	2230      	movs	r2, #48	; 0x30
 80072de:	701a      	strb	r2, [r3, #0]
        return i;
 80072e0:	7dfb      	ldrb	r3, [r7, #23]
 80072e2:	e029      	b.n	8007338 <__q_revuta+0x80>
    }

    while (0 != num){ /*Process individual digits*/
        rem = num % base;
 80072e4:	79fa      	ldrb	r2, [r7, #7]
 80072e6:	68fb      	ldr	r3, [r7, #12]
 80072e8:	fbb3 f1f2 	udiv	r1, r3, r2
 80072ec:	fb02 f201 	mul.w	r2, r2, r1
 80072f0:	1a9b      	subs	r3, r3, r2
 80072f2:	613b      	str	r3, [r7, #16]
        str[i++] = (rem > 9)? (char)(rem-10) + 'A' : (char)rem + '0';
 80072f4:	693b      	ldr	r3, [r7, #16]
 80072f6:	2b09      	cmp	r3, #9
 80072f8:	dd04      	ble.n	8007304 <__q_revuta+0x4c>
 80072fa:	693b      	ldr	r3, [r7, #16]
 80072fc:	b2db      	uxtb	r3, r3
 80072fe:	3337      	adds	r3, #55	; 0x37
 8007300:	b2db      	uxtb	r3, r3
 8007302:	e003      	b.n	800730c <__q_revuta+0x54>
 8007304:	693b      	ldr	r3, [r7, #16]
 8007306:	b2db      	uxtb	r3, r3
 8007308:	3330      	adds	r3, #48	; 0x30
 800730a:	b2db      	uxtb	r3, r3
 800730c:	7dfa      	ldrb	r2, [r7, #23]
 800730e:	1c51      	adds	r1, r2, #1
 8007310:	75f9      	strb	r1, [r7, #23]
 8007312:	4611      	mov	r1, r2
 8007314:	68ba      	ldr	r2, [r7, #8]
 8007316:	440a      	add	r2, r1
 8007318:	7013      	strb	r3, [r2, #0]
        num = num/base;
 800731a:	79fb      	ldrb	r3, [r7, #7]
 800731c:	68fa      	ldr	r2, [r7, #12]
 800731e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007322:	60fb      	str	r3, [r7, #12]
    while (0 != num){ /*Process individual digits*/
 8007324:	68fb      	ldr	r3, [r7, #12]
 8007326:	2b00      	cmp	r3, #0
 8007328:	d1dc      	bne.n	80072e4 <__q_revuta+0x2c>
    }
    qSwapBytes(str, (qSize_t)i);/*Reverse the string*/
 800732a:	7dfb      	ldrb	r3, [r7, #23]
 800732c:	b29b      	uxth	r3, r3
 800732e:	4619      	mov	r1, r3
 8007330:	68b8      	ldr	r0, [r7, #8]
 8007332:	f7ff ff13 	bl	800715c <qSwapBytes>
    return i;       
 8007336:	7dfb      	ldrb	r3, [r7, #23]
}
 8007338:	4618      	mov	r0, r3
 800733a:	3718      	adds	r7, #24
 800733c:	46bd      	mov	sp, r7
 800733e:	bd80      	pop	{r7, pc}

08007340 <qIsNan>:

Return value:

    qTrue is argument is NaN, otherwise qFalse
*/
qBool_t qIsNan(float f){
 8007340:	b480      	push	{r7}
 8007342:	b085      	sub	sp, #20
 8007344:	af00      	add	r7, sp, #0
 8007346:	ed87 0a01 	vstr	s0, [r7, #4]
    uint32_t u;
    void *p;
    p = &f;
 800734a:	1d3b      	adds	r3, r7, #4
 800734c:	60fb      	str	r3, [r7, #12]
    u = *(uint32_t*)p;
 800734e:	68fb      	ldr	r3, [r7, #12]
 8007350:	681b      	ldr	r3, [r3, #0]
 8007352:	60bb      	str	r3, [r7, #8]
    return (qBool_t)((qBool_t) ((u & 0x7F800000) == 0x7F800000 && (u & 0x7FFFFF)));
 8007354:	68bb      	ldr	r3, [r7, #8]
 8007356:	f003 43ff 	and.w	r3, r3, #2139095040	; 0x7f800000
 800735a:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800735e:	d106      	bne.n	800736e <qIsNan+0x2e>
 8007360:	68bb      	ldr	r3, [r7, #8]
 8007362:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8007366:	2b00      	cmp	r3, #0
 8007368:	d001      	beq.n	800736e <qIsNan+0x2e>
 800736a:	2301      	movs	r3, #1
 800736c:	e000      	b.n	8007370 <qIsNan+0x30>
 800736e:	2300      	movs	r3, #0
 8007370:	b2db      	uxtb	r3, r3
}
 8007372:	4618      	mov	r0, r3
 8007374:	3714      	adds	r7, #20
 8007376:	46bd      	mov	sp, r7
 8007378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800737c:	4770      	bx	lr

0800737e <qIsInf>:

Return value:
 
    qTrue is argument has an infinite value, otherwise qFalse
*/
qBool_t qIsInf(float f){
 800737e:	b480      	push	{r7}
 8007380:	b085      	sub	sp, #20
 8007382:	af00      	add	r7, sp, #0
 8007384:	ed87 0a01 	vstr	s0, [r7, #4]
    uint32_t u;
    void *p;
    p = &f;
 8007388:	1d3b      	adds	r3, r7, #4
 800738a:	60fb      	str	r3, [r7, #12]
    u = *(uint32_t*)p;
 800738c:	68fb      	ldr	r3, [r7, #12]
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	60bb      	str	r3, [r7, #8]
    if(0x7f800000ul == u ) return qTrue;
 8007392:	68bb      	ldr	r3, [r7, #8]
 8007394:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8007398:	d101      	bne.n	800739e <qIsInf+0x20>
 800739a:	2301      	movs	r3, #1
 800739c:	e006      	b.n	80073ac <qIsInf+0x2e>
    if(0xff800000ul == u ) return qTrue;
 800739e:	68bb      	ldr	r3, [r7, #8]
 80073a0:	f513 0f00 	cmn.w	r3, #8388608	; 0x800000
 80073a4:	d101      	bne.n	80073aa <qIsInf+0x2c>
 80073a6:	2301      	movs	r3, #1
 80073a8:	e000      	b.n	80073ac <qIsInf+0x2e>
    return qFalse;
 80073aa:	2300      	movs	r3, #0
}
 80073ac:	4618      	mov	r0, r3
 80073ae:	3714      	adds	r7, #20
 80073b0:	46bd      	mov	sp, r7
 80073b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073b6:	4770      	bx	lr

080073b8 <qFtoA>:

Return value:

  A pointer to the resulting null-terminated string, same as parameter str
*/
char* qFtoA(float num, char *str, uint8_t precision){ /*limited to precision=10*/
 80073b8:	b580      	push	{r7, lr}
 80073ba:	b086      	sub	sp, #24
 80073bc:	af00      	add	r7, sp, #0
 80073be:	ed87 0a03 	vstr	s0, [r7, #12]
 80073c2:	60b8      	str	r0, [r7, #8]
 80073c4:	460b      	mov	r3, r1
 80073c6:	71fb      	strb	r3, [r7, #7]
    char c;
    uint8_t i = 0;
 80073c8:	2300      	movs	r3, #0
 80073ca:	75fb      	strb	r3, [r7, #23]
    uint32_t intPart;
    if(NULL == str) return str;
 80073cc:	68bb      	ldr	r3, [r7, #8]
 80073ce:	2b00      	cmp	r3, #0
 80073d0:	d101      	bne.n	80073d6 <qFtoA+0x1e>
 80073d2:	68bb      	ldr	r3, [r7, #8]
 80073d4:	e0c7      	b.n	8007566 <qFtoA+0x1ae>
    if(0.0f == num){ /*handle the 0.0f*/
 80073d6:	edd7 7a03 	vldr	s15, [r7, #12]
 80073da:	eef5 7a40 	vcmp.f32	s15, #0.0
 80073de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80073e2:	d110      	bne.n	8007406 <qFtoA+0x4e>
        _qSetfStringTo_0(str);      
 80073e4:	68bb      	ldr	r3, [r7, #8]
 80073e6:	2230      	movs	r2, #48	; 0x30
 80073e8:	701a      	strb	r2, [r3, #0]
 80073ea:	68bb      	ldr	r3, [r7, #8]
 80073ec:	3301      	adds	r3, #1
 80073ee:	222e      	movs	r2, #46	; 0x2e
 80073f0:	701a      	strb	r2, [r3, #0]
 80073f2:	68bb      	ldr	r3, [r7, #8]
 80073f4:	3302      	adds	r3, #2
 80073f6:	2230      	movs	r2, #48	; 0x30
 80073f8:	701a      	strb	r2, [r3, #0]
 80073fa:	68bb      	ldr	r3, [r7, #8]
 80073fc:	3303      	adds	r3, #3
 80073fe:	2200      	movs	r2, #0
 8007400:	701a      	strb	r2, [r3, #0]
        return str;
 8007402:	68bb      	ldr	r3, [r7, #8]
 8007404:	e0af      	b.n	8007566 <qFtoA+0x1ae>
    }
    if((c = qIsInf(num))){ /*handle the infinity*/
 8007406:	ed97 0a03 	vldr	s0, [r7, #12]
 800740a:	f7ff ffb8 	bl	800737e <qIsInf>
 800740e:	4603      	mov	r3, r0
 8007410:	75bb      	strb	r3, [r7, #22]
 8007412:	7dbb      	ldrb	r3, [r7, #22]
 8007414:	2b00      	cmp	r3, #0
 8007416:	d019      	beq.n	800744c <qFtoA+0x94>
        str[0]=(c==1)?'+':'-';
 8007418:	7dbb      	ldrb	r3, [r7, #22]
 800741a:	2b01      	cmp	r3, #1
 800741c:	d101      	bne.n	8007422 <qFtoA+0x6a>
 800741e:	222b      	movs	r2, #43	; 0x2b
 8007420:	e000      	b.n	8007424 <qFtoA+0x6c>
 8007422:	222d      	movs	r2, #45	; 0x2d
 8007424:	68bb      	ldr	r3, [r7, #8]
 8007426:	701a      	strb	r2, [r3, #0]
        _qSetfStringTo_inf(str);
 8007428:	68bb      	ldr	r3, [r7, #8]
 800742a:	3301      	adds	r3, #1
 800742c:	2269      	movs	r2, #105	; 0x69
 800742e:	701a      	strb	r2, [r3, #0]
 8007430:	68bb      	ldr	r3, [r7, #8]
 8007432:	3302      	adds	r3, #2
 8007434:	226e      	movs	r2, #110	; 0x6e
 8007436:	701a      	strb	r2, [r3, #0]
 8007438:	68bb      	ldr	r3, [r7, #8]
 800743a:	3303      	adds	r3, #3
 800743c:	2266      	movs	r2, #102	; 0x66
 800743e:	701a      	strb	r2, [r3, #0]
 8007440:	68bb      	ldr	r3, [r7, #8]
 8007442:	3304      	adds	r3, #4
 8007444:	2200      	movs	r2, #0
 8007446:	701a      	strb	r2, [r3, #0]
        return str;        
 8007448:	68bb      	ldr	r3, [r7, #8]
 800744a:	e08c      	b.n	8007566 <qFtoA+0x1ae>
    }
    if(qIsNan(num)){ /*handle the NAN*/
 800744c:	ed97 0a03 	vldr	s0, [r7, #12]
 8007450:	f7ff ff76 	bl	8007340 <qIsNan>
 8007454:	4603      	mov	r3, r0
 8007456:	2b00      	cmp	r3, #0
 8007458:	d010      	beq.n	800747c <qFtoA+0xc4>
        _qSetfStringTo_nan(str);
 800745a:	68bb      	ldr	r3, [r7, #8]
 800745c:	226e      	movs	r2, #110	; 0x6e
 800745e:	701a      	strb	r2, [r3, #0]
 8007460:	68bb      	ldr	r3, [r7, #8]
 8007462:	3301      	adds	r3, #1
 8007464:	2261      	movs	r2, #97	; 0x61
 8007466:	701a      	strb	r2, [r3, #0]
 8007468:	68bb      	ldr	r3, [r7, #8]
 800746a:	3302      	adds	r3, #2
 800746c:	226e      	movs	r2, #110	; 0x6e
 800746e:	701a      	strb	r2, [r3, #0]
 8007470:	68bb      	ldr	r3, [r7, #8]
 8007472:	3303      	adds	r3, #3
 8007474:	2200      	movs	r2, #0
 8007476:	701a      	strb	r2, [r3, #0]
        return str;
 8007478:	68bb      	ldr	r3, [r7, #8]
 800747a:	e074      	b.n	8007566 <qFtoA+0x1ae>
    }
    
    if(precision > Q_MAX_FTOA_PRECISION) precision = Q_MAX_FTOA_PRECISION; /*clip the precision*/
 800747c:	79fb      	ldrb	r3, [r7, #7]
 800747e:	2b0a      	cmp	r3, #10
 8007480:	d901      	bls.n	8007486 <qFtoA+0xce>
 8007482:	230a      	movs	r3, #10
 8007484:	71fb      	strb	r3, [r7, #7]
    
    if(num < 0){ /*handle the negative numbers*/
 8007486:	edd7 7a03 	vldr	s15, [r7, #12]
 800748a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800748e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007492:	d50d      	bpl.n	80074b0 <qFtoA+0xf8>
        num = -num; /*leave it positive for the __q_revuta method*/
 8007494:	edd7 7a03 	vldr	s15, [r7, #12]
 8007498:	eef1 7a67 	vneg.f32	s15, s15
 800749c:	edc7 7a03 	vstr	s15, [r7, #12]
        str[i++] = '-'; /*add the negative sign*/
 80074a0:	7dfb      	ldrb	r3, [r7, #23]
 80074a2:	1c5a      	adds	r2, r3, #1
 80074a4:	75fa      	strb	r2, [r7, #23]
 80074a6:	461a      	mov	r2, r3
 80074a8:	68bb      	ldr	r3, [r7, #8]
 80074aa:	4413      	add	r3, r2
 80074ac:	222d      	movs	r2, #45	; 0x2d
 80074ae:	701a      	strb	r2, [r3, #0]
    }
    
    intPart = (uint32_t)num; /*get the integer parts*/
 80074b0:	edd7 7a03 	vldr	s15, [r7, #12]
 80074b4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80074b8:	ee17 3a90 	vmov	r3, s15
 80074bc:	613b      	str	r3, [r7, #16]
    num -= intPart; /*get the floating-point part subtracting the integer part from the original value*/
 80074be:	693b      	ldr	r3, [r7, #16]
 80074c0:	ee07 3a90 	vmov	s15, r3
 80074c4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80074c8:	ed97 7a03 	vldr	s14, [r7, #12]
 80074cc:	ee77 7a67 	vsub.f32	s15, s14, s15
 80074d0:	edc7 7a03 	vstr	s15, [r7, #12]
    i += __q_revuta(intPart, str+i, 10); /*convert the integer part in decimal form*/
 80074d4:	7dfb      	ldrb	r3, [r7, #23]
 80074d6:	68ba      	ldr	r2, [r7, #8]
 80074d8:	4413      	add	r3, r2
 80074da:	220a      	movs	r2, #10
 80074dc:	4619      	mov	r1, r3
 80074de:	6938      	ldr	r0, [r7, #16]
 80074e0:	f7ff feea 	bl	80072b8 <__q_revuta>
 80074e4:	4603      	mov	r3, r0
 80074e6:	461a      	mov	r2, r3
 80074e8:	7dfb      	ldrb	r3, [r7, #23]
 80074ea:	4413      	add	r3, r2
 80074ec:	75fb      	strb	r3, [r7, #23]
    if (precision){ /*decimal part*/
 80074ee:	79fb      	ldrb	r3, [r7, #7]
 80074f0:	2b00      	cmp	r3, #0
 80074f2:	d032      	beq.n	800755a <qFtoA+0x1a2>
        str[i++] = '.'; /*place decimal point*/
 80074f4:	7dfb      	ldrb	r3, [r7, #23]
 80074f6:	1c5a      	adds	r2, r3, #1
 80074f8:	75fa      	strb	r2, [r7, #23]
 80074fa:	461a      	mov	r2, r3
 80074fc:	68bb      	ldr	r3, [r7, #8]
 80074fe:	4413      	add	r3, r2
 8007500:	222e      	movs	r2, #46	; 0x2e
 8007502:	701a      	strb	r2, [r3, #0]
        while (precision--){ /*convert until precision reached*/
 8007504:	e024      	b.n	8007550 <qFtoA+0x198>
            num *= 10.0;  /*start moving the floating-point part one by one multiplying by 10*/
 8007506:	edd7 7a03 	vldr	s15, [r7, #12]
 800750a:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 800750e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007512:	edc7 7a03 	vstr	s15, [r7, #12]
            c = (char)num; /*get the bcd byte*/
 8007516:	edd7 7a03 	vldr	s15, [r7, #12]
 800751a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800751e:	edc7 7a00 	vstr	s15, [r7]
 8007522:	683b      	ldr	r3, [r7, #0]
 8007524:	75bb      	strb	r3, [r7, #22]
            str[i++] = c + '0'; /*convert to ASCII and put it inside the buffer*/
 8007526:	7dfb      	ldrb	r3, [r7, #23]
 8007528:	1c5a      	adds	r2, r3, #1
 800752a:	75fa      	strb	r2, [r7, #23]
 800752c:	461a      	mov	r2, r3
 800752e:	68bb      	ldr	r3, [r7, #8]
 8007530:	4413      	add	r3, r2
 8007532:	7dba      	ldrb	r2, [r7, #22]
 8007534:	3230      	adds	r2, #48	; 0x30
 8007536:	b2d2      	uxtb	r2, r2
 8007538:	701a      	strb	r2, [r3, #0]
            num -= c; /*Subtract the processed floating-point digit*/
 800753a:	7dbb      	ldrb	r3, [r7, #22]
 800753c:	ee07 3a90 	vmov	s15, r3
 8007540:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007544:	ed97 7a03 	vldr	s14, [r7, #12]
 8007548:	ee77 7a67 	vsub.f32	s15, s14, s15
 800754c:	edc7 7a03 	vstr	s15, [r7, #12]
        while (precision--){ /*convert until precision reached*/
 8007550:	79fb      	ldrb	r3, [r7, #7]
 8007552:	1e5a      	subs	r2, r3, #1
 8007554:	71fa      	strb	r2, [r7, #7]
 8007556:	2b00      	cmp	r3, #0
 8007558:	d1d5      	bne.n	8007506 <qFtoA+0x14e>
        }
    }
    str[i] = '\0'; /*put the null char*/
 800755a:	7dfb      	ldrb	r3, [r7, #23]
 800755c:	68ba      	ldr	r2, [r7, #8]
 800755e:	4413      	add	r3, r2
 8007560:	2200      	movs	r2, #0
 8007562:	701a      	strb	r2, [r3, #0]
    return str;
 8007564:	68bb      	ldr	r3, [r7, #8]
}
 8007566:	4618      	mov	r0, r3
 8007568:	3718      	adds	r7, #24
 800756a:	46bd      	mov	sp, r7
 800756c:	bd80      	pop	{r7, pc}

0800756e <qResponseInitialize>:
Parameters:

    - obj : A pointer to the Response Handler object
  
*/
void qResponseInitialize(qResponseHandler_t *obj){
 800756e:	b480      	push	{r7}
 8007570:	b083      	sub	sp, #12
 8007572:	af00      	add	r7, sp, #0
 8007574:	6078      	str	r0, [r7, #4]
    obj->Pattern2Match = NULL;
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	2200      	movs	r2, #0
 800757a:	601a      	str	r2, [r3, #0]
    obj->PatternLength = 0;
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	2200      	movs	r2, #0
 8007580:	809a      	strh	r2, [r3, #4]
    obj->MatchedCount = 0;
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	2200      	movs	r2, #0
 8007586:	80da      	strh	r2, [r3, #6]
    obj->ResponseReceived = qFalse;
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	2200      	movs	r2, #0
 800758c:	721a      	strb	r2, [r3, #8]
}   
 800758e:	bf00      	nop
 8007590:	370c      	adds	r7, #12
 8007592:	46bd      	mov	sp, r7
 8007594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007598:	4770      	bx	lr

0800759a <qResponseISRHandler>:

Return value:

    qTrue when the Response handler match the request from "qResponseReceived"
*/
qBool_t qResponseISRHandler(qResponseHandler_t *obj, const char rxchar){
 800759a:	b480      	push	{r7}
 800759c:	b083      	sub	sp, #12
 800759e:	af00      	add	r7, sp, #0
 80075a0:	6078      	str	r0, [r7, #4]
 80075a2:	460b      	mov	r3, r1
 80075a4:	70fb      	strb	r3, [r7, #3]
    if(qTrue == obj->ResponseReceived || NULL == obj->Pattern2Match) return qFalse; /*wait until the qResponseReceived release the flag*/
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	7a1b      	ldrb	r3, [r3, #8]
 80075aa:	b2db      	uxtb	r3, r3
 80075ac:	2b01      	cmp	r3, #1
 80075ae:	d003      	beq.n	80075b8 <qResponseISRHandler+0x1e>
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	681b      	ldr	r3, [r3, #0]
 80075b4:	2b00      	cmp	r3, #0
 80075b6:	d101      	bne.n	80075bc <qResponseISRHandler+0x22>
 80075b8:	2300      	movs	r3, #0
 80075ba:	e01d      	b.n	80075f8 <qResponseISRHandler+0x5e>
    
    if(obj->Pattern2Match[obj->MatchedCount] == rxchar){ /*if the received char match with the expected*/
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	681b      	ldr	r3, [r3, #0]
 80075c0:	687a      	ldr	r2, [r7, #4]
 80075c2:	88d2      	ldrh	r2, [r2, #6]
 80075c4:	b292      	uxth	r2, r2
 80075c6:	4413      	add	r3, r2
 80075c8:	781b      	ldrb	r3, [r3, #0]
 80075ca:	78fa      	ldrb	r2, [r7, #3]
 80075cc:	429a      	cmp	r2, r3
 80075ce:	d110      	bne.n	80075f2 <qResponseISRHandler+0x58>
        obj->MatchedCount++; /*move to the next char in the expected buffer*/
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	88db      	ldrh	r3, [r3, #6]
 80075d4:	b29b      	uxth	r3, r3
 80075d6:	3301      	adds	r3, #1
 80075d8:	b29a      	uxth	r2, r3
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	80da      	strh	r2, [r3, #6]
        if(obj->MatchedCount == obj->PatternLength)  obj->ResponseReceived = qTrue; /*if all the requested chars match, set the ready flag */
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	88db      	ldrh	r3, [r3, #6]
 80075e2:	b29a      	uxth	r2, r3
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	889b      	ldrh	r3, [r3, #4]
 80075e8:	429a      	cmp	r2, r3
 80075ea:	d102      	bne.n	80075f2 <qResponseISRHandler+0x58>
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	2201      	movs	r2, #1
 80075f0:	721a      	strb	r2, [r3, #8]
    }
    return obj->ResponseReceived; /*return the ready flag*/
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	7a1b      	ldrb	r3, [r3, #8]
 80075f6:	b2db      	uxtb	r3, r3
}
 80075f8:	4618      	mov	r0, r3
 80075fa:	370c      	adds	r7, #12
 80075fc:	46bd      	mov	sp, r7
 80075fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007602:	4770      	bx	lr

08007604 <__qtrace_func>:
    }    
    return 0;
}
/*============================================================================*/
#ifdef Q_TRACE_VARIABLES
void __qtrace_func(const char *loc, const char* fcn, const char *varname, const char* varvalue, void* Pointer, qSize_t BlockSize){
 8007604:	b580      	push	{r7, lr}
 8007606:	b084      	sub	sp, #16
 8007608:	af00      	add	r7, sp, #0
 800760a:	60f8      	str	r0, [r7, #12]
 800760c:	60b9      	str	r1, [r7, #8]
 800760e:	607a      	str	r2, [r7, #4]
 8007610:	603b      	str	r3, [r7, #0]
    if(NULL != __qDebugOutputFcn){ /*trace only if the output-function is defined*/
 8007612:	4b23      	ldr	r3, [pc, #140]	; (80076a0 <__qtrace_func+0x9c>)
 8007614:	681b      	ldr	r3, [r3, #0]
 8007616:	2b00      	cmp	r3, #0
 8007618:	d03d      	beq.n	8007696 <__qtrace_func+0x92>
        qPrintString(__qDebugOutputFcn, NULL, loc); /*print out the line location*/
 800761a:	4b21      	ldr	r3, [pc, #132]	; (80076a0 <__qtrace_func+0x9c>)
 800761c:	6818      	ldr	r0, [r3, #0]
 800761e:	2300      	movs	r3, #0
 8007620:	68fa      	ldr	r2, [r7, #12]
 8007622:	2100      	movs	r1, #0
 8007624:	f7ff fdca 	bl	80071bc <qOutputString>
        if(fcn){ /*print out the function if available*/
 8007628:	68bb      	ldr	r3, [r7, #8]
 800762a:	2b00      	cmp	r3, #0
 800762c:	d010      	beq.n	8007650 <__qtrace_func+0x4c>
            __qDebugOutputFcn(NULL, '@');
 800762e:	4b1c      	ldr	r3, [pc, #112]	; (80076a0 <__qtrace_func+0x9c>)
 8007630:	681b      	ldr	r3, [r3, #0]
 8007632:	2140      	movs	r1, #64	; 0x40
 8007634:	2000      	movs	r0, #0
 8007636:	4798      	blx	r3
            qPrintString(__qDebugOutputFcn, NULL, fcn); 
 8007638:	4b19      	ldr	r3, [pc, #100]	; (80076a0 <__qtrace_func+0x9c>)
 800763a:	6818      	ldr	r0, [r3, #0]
 800763c:	2300      	movs	r3, #0
 800763e:	68ba      	ldr	r2, [r7, #8]
 8007640:	2100      	movs	r1, #0
 8007642:	f7ff fdbb 	bl	80071bc <qOutputString>
            __qDebugOutputFcn(NULL, ' ');
 8007646:	4b16      	ldr	r3, [pc, #88]	; (80076a0 <__qtrace_func+0x9c>)
 8007648:	681b      	ldr	r3, [r3, #0]
 800764a:	2120      	movs	r1, #32
 800764c:	2000      	movs	r0, #0
 800764e:	4798      	blx	r3
        }
        qPrintString(__qDebugOutputFcn, NULL, varname);
 8007650:	4b13      	ldr	r3, [pc, #76]	; (80076a0 <__qtrace_func+0x9c>)
 8007652:	6818      	ldr	r0, [r3, #0]
 8007654:	2300      	movs	r3, #0
 8007656:	687a      	ldr	r2, [r7, #4]
 8007658:	2100      	movs	r1, #0
 800765a:	f7ff fdaf 	bl	80071bc <qOutputString>
        if(NULL == varvalue){ /*if varvalue is not defined, the call must correspond to memory tracing*/
 800765e:	683b      	ldr	r3, [r7, #0]
 8007660:	2b00      	cmp	r3, #0
 8007662:	d107      	bne.n	8007674 <__qtrace_func+0x70>
            qPrintXData(__qDebugOutputFcn, NULL, Pointer, BlockSize); /*print out the memory in hex format*/
 8007664:	4b0e      	ldr	r3, [pc, #56]	; (80076a0 <__qtrace_func+0x9c>)
 8007666:	6818      	ldr	r0, [r3, #0]
 8007668:	8bbb      	ldrh	r3, [r7, #28]
 800766a:	69ba      	ldr	r2, [r7, #24]
 800766c:	2100      	movs	r1, #0
 800766e:	f7ff fde1 	bl	8007234 <qPrintXData>
            qPrintString(__qDebugOutputFcn, NULL, varvalue);
            __qDebugOutputFcn(NULL, '\r');
            __qDebugOutputFcn(NULL, '\n');
        }
    }
}
 8007672:	e010      	b.n	8007696 <__qtrace_func+0x92>
            qPrintString(__qDebugOutputFcn, NULL, varvalue);
 8007674:	4b0a      	ldr	r3, [pc, #40]	; (80076a0 <__qtrace_func+0x9c>)
 8007676:	6818      	ldr	r0, [r3, #0]
 8007678:	2300      	movs	r3, #0
 800767a:	683a      	ldr	r2, [r7, #0]
 800767c:	2100      	movs	r1, #0
 800767e:	f7ff fd9d 	bl	80071bc <qOutputString>
            __qDebugOutputFcn(NULL, '\r');
 8007682:	4b07      	ldr	r3, [pc, #28]	; (80076a0 <__qtrace_func+0x9c>)
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	210d      	movs	r1, #13
 8007688:	2000      	movs	r0, #0
 800768a:	4798      	blx	r3
            __qDebugOutputFcn(NULL, '\n');
 800768c:	4b04      	ldr	r3, [pc, #16]	; (80076a0 <__qtrace_func+0x9c>)
 800768e:	681b      	ldr	r3, [r3, #0]
 8007690:	210a      	movs	r1, #10
 8007692:	2000      	movs	r0, #0
 8007694:	4798      	blx	r3
}
 8007696:	bf00      	nop
 8007698:	3710      	adds	r7, #16
 800769a:	46bd      	mov	sp, r7
 800769c:	bd80      	pop	{r7, pc}
 800769e:	bf00      	nop
 80076a0:	20000298 	.word	0x20000298

080076a4 <__qReg_32Bits>:
#endif

/*============================================================================*/
qBool_t __qReg_32Bits(void *Address, qBool_t PinNumber){
 80076a4:	b480      	push	{r7}
 80076a6:	b085      	sub	sp, #20
 80076a8:	af00      	add	r7, sp, #0
 80076aa:	6078      	str	r0, [r7, #4]
 80076ac:	460b      	mov	r3, r1
 80076ae:	70fb      	strb	r3, [r7, #3]
    uint32_t Register = 0;
 80076b0:	2300      	movs	r3, #0
 80076b2:	60fb      	str	r3, [r7, #12]
    Register = *((uint32_t*)Address);
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	681b      	ldr	r3, [r3, #0]
 80076b8:	60fb      	str	r3, [r7, #12]
    return qBitRead(Register, PinNumber);
 80076ba:	78fb      	ldrb	r3, [r7, #3]
 80076bc:	2201      	movs	r2, #1
 80076be:	fa02 f303 	lsl.w	r3, r2, r3
 80076c2:	461a      	mov	r2, r3
 80076c4:	68fb      	ldr	r3, [r7, #12]
 80076c6:	4013      	ands	r3, r2
 80076c8:	2b00      	cmp	r3, #0
 80076ca:	bf14      	ite	ne
 80076cc:	2301      	movne	r3, #1
 80076ce:	2300      	moveq	r3, #0
 80076d0:	b2db      	uxtb	r3, r3
}
 80076d2:	4618      	mov	r0, r3
 80076d4:	3714      	adds	r7, #20
 80076d6:	46bd      	mov	sp, r7
 80076d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076dc:	4770      	bx	lr
	...

080076e0 <qEdgeCheck_Initialize>:
  
Return value:

    qTrue on success, otherwise returns qFalse
*/
qBool_t qEdgeCheck_Initialize(qIOEdgeCheck_t *Instance, qCoreRegSize_t RegisterSize, qClock_t DebounceTime){
 80076e0:	b580      	push	{r7, lr}
 80076e2:	b084      	sub	sp, #16
 80076e4:	af00      	add	r7, sp, #0
 80076e6:	60f8      	str	r0, [r7, #12]
 80076e8:	60b9      	str	r1, [r7, #8]
 80076ea:	607a      	str	r2, [r7, #4]
    if(NULL == Instance) return qFalse;
 80076ec:	68fb      	ldr	r3, [r7, #12]
 80076ee:	2b00      	cmp	r3, #0
 80076f0:	d101      	bne.n	80076f6 <qEdgeCheck_Initialize+0x16>
 80076f2:	2300      	movs	r3, #0
 80076f4:	e016      	b.n	8007724 <qEdgeCheck_Initialize+0x44>
    Instance->Head = NULL;
 80076f6:	68fb      	ldr	r3, [r7, #12]
 80076f8:	2200      	movs	r2, #0
 80076fa:	601a      	str	r2, [r3, #0]
    Instance->DebounceTime = DebounceTime;
 80076fc:	68fb      	ldr	r3, [r7, #12]
 80076fe:	687a      	ldr	r2, [r7, #4]
 8007700:	609a      	str	r2, [r3, #8]
    Instance->Reader = (NULL==RegisterSize)? QREG_32BIT  : RegisterSize;
 8007702:	68bb      	ldr	r3, [r7, #8]
 8007704:	2b00      	cmp	r3, #0
 8007706:	d001      	beq.n	800770c <qEdgeCheck_Initialize+0x2c>
 8007708:	68bb      	ldr	r3, [r7, #8]
 800770a:	e000      	b.n	800770e <qEdgeCheck_Initialize+0x2e>
 800770c:	4b07      	ldr	r3, [pc, #28]	; (800772c <qEdgeCheck_Initialize+0x4c>)
 800770e:	68fa      	ldr	r2, [r7, #12]
 8007710:	60d3      	str	r3, [r2, #12]
    Instance->State = QEDGECHECK_CHECK;
 8007712:	68fb      	ldr	r3, [r7, #12]
 8007714:	2202      	movs	r2, #2
 8007716:	741a      	strb	r2, [r3, #16]
    Instance->Start = qSchedulerGetTick();
 8007718:	f7ff f874 	bl	8006804 <qSchedulerGetTick>
 800771c:	4602      	mov	r2, r0
 800771e:	68fb      	ldr	r3, [r7, #12]
 8007720:	605a      	str	r2, [r3, #4]
    return qTrue;
 8007722:	2301      	movs	r3, #1
}
 8007724:	4618      	mov	r0, r3
 8007726:	3710      	adds	r7, #16
 8007728:	46bd      	mov	sp, r7
 800772a:	bd80      	pop	{r7, pc}
 800772c:	080076a5 	.word	0x080076a5

08007730 <qEdgeCheck_InsertNode>:
  
Return value:

    qTrue on success, otherwise returns qFalse
*/
qBool_t qEdgeCheck_InsertNode(qIOEdgeCheck_t *Instance, qIONode_t *Node, void *PortAddress, qBool_t PinNumber){
 8007730:	b580      	push	{r7, lr}
 8007732:	b084      	sub	sp, #16
 8007734:	af00      	add	r7, sp, #0
 8007736:	60f8      	str	r0, [r7, #12]
 8007738:	60b9      	str	r1, [r7, #8]
 800773a:	607a      	str	r2, [r7, #4]
 800773c:	70fb      	strb	r3, [r7, #3]
    if(NULL == Node || NULL == Instance) return qFalse;
 800773e:	68bb      	ldr	r3, [r7, #8]
 8007740:	2b00      	cmp	r3, #0
 8007742:	d002      	beq.n	800774a <qEdgeCheck_InsertNode+0x1a>
 8007744:	68fb      	ldr	r3, [r7, #12]
 8007746:	2b00      	cmp	r3, #0
 8007748:	d101      	bne.n	800774e <qEdgeCheck_InsertNode+0x1e>
 800774a:	2300      	movs	r3, #0
 800774c:	e019      	b.n	8007782 <qEdgeCheck_InsertNode+0x52>
    Node->Port = PortAddress;
 800774e:	68bb      	ldr	r3, [r7, #8]
 8007750:	687a      	ldr	r2, [r7, #4]
 8007752:	609a      	str	r2, [r3, #8]
    Node->Pin = PinNumber;
 8007754:	68bb      	ldr	r3, [r7, #8]
 8007756:	78fa      	ldrb	r2, [r7, #3]
 8007758:	701a      	strb	r2, [r3, #0]
    Node->Next = Instance->Head;
 800775a:	68fb      	ldr	r3, [r7, #12]
 800775c:	681a      	ldr	r2, [r3, #0]
 800775e:	68bb      	ldr	r3, [r7, #8]
 8007760:	605a      	str	r2, [r3, #4]
    Node->PreviousPinValue = Instance->Reader( Node->Port, Node->Pin );
 8007762:	68fb      	ldr	r3, [r7, #12]
 8007764:	68db      	ldr	r3, [r3, #12]
 8007766:	68ba      	ldr	r2, [r7, #8]
 8007768:	6890      	ldr	r0, [r2, #8]
 800776a:	68ba      	ldr	r2, [r7, #8]
 800776c:	7812      	ldrb	r2, [r2, #0]
 800776e:	4611      	mov	r1, r2
 8007770:	4798      	blx	r3
 8007772:	4603      	mov	r3, r0
 8007774:	461a      	mov	r2, r3
 8007776:	68bb      	ldr	r3, [r7, #8]
 8007778:	705a      	strb	r2, [r3, #1]
    Instance->Head = Node;
 800777a:	68fb      	ldr	r3, [r7, #12]
 800777c:	68ba      	ldr	r2, [r7, #8]
 800777e:	601a      	str	r2, [r3, #0]
    return qTrue;
 8007780:	2301      	movs	r3, #1
}
 8007782:	4618      	mov	r0, r3
 8007784:	3710      	adds	r7, #16
 8007786:	46bd      	mov	sp, r7
 8007788:	bd80      	pop	{r7, pc}

0800778a <State_Failure>:

#include "../Inc/State/State.h"


/***********************************************************************************************/
void State_Failure(qSM_t *fsm){
 800778a:	b480      	push	{r7}
 800778c:	b083      	sub	sp, #12
 800778e:	af00      	add	r7, sp, #0
 8007790:	6078      	str	r0, [r7, #4]
}
 8007792:	bf00      	nop
 8007794:	370c      	adds	r7, #12
 8007796:	46bd      	mov	sp, r7
 8007798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800779c:	4770      	bx	lr
	...

080077a0 <State_Sleep>:

/***********************************************************************************************/
qSM_Status_t State_Sleep(qSM_t *fsm){
 80077a0:	b580      	push	{r7, lr}
 80077a2:	b086      	sub	sp, #24
 80077a4:	af02      	add	r7, sp, #8
 80077a6:	6078      	str	r0, [r7, #4]
	WSSFM1XRX_Return_t RetValue;
	int Ret;
	if(fsm->StateFirstEntry){
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	7b9b      	ldrb	r3, [r3, #14]
 80077ac:	2b00      	cmp	r3, #0
 80077ae:	d00f      	beq.n	80077d0 <State_Sleep+0x30>
		RetValue = WSSFM1XRX_WakeUP(&SigfoxModule,WSSFM1XRX_Wait_Block);
 80077b0:	4925      	ldr	r1, [pc, #148]	; (8007848 <State_Sleep+0xa8>)
 80077b2:	4826      	ldr	r0, [pc, #152]	; (800784c <State_Sleep+0xac>)
 80077b4:	f7fe f8a4 	bl	8005900 <WSSFM1XRX_WakeUP>
 80077b8:	4603      	mov	r3, r0
 80077ba:	73fb      	strb	r3, [r7, #15]
		qTraceMessage("[STATE] : State_Sleep\r\n");
 80077bc:	2300      	movs	r3, #0
 80077be:	9301      	str	r3, [sp, #4]
 80077c0:	2300      	movs	r3, #0
 80077c2:	9300      	str	r3, [sp, #0]
 80077c4:	4b22      	ldr	r3, [pc, #136]	; (8007850 <State_Sleep+0xb0>)
 80077c6:	4a23      	ldr	r2, [pc, #140]	; (8007854 <State_Sleep+0xb4>)
 80077c8:	4923      	ldr	r1, [pc, #140]	; (8007858 <State_Sleep+0xb8>)
 80077ca:	4824      	ldr	r0, [pc, #144]	; (800785c <State_Sleep+0xbc>)
 80077cc:	f7ff ff1a 	bl	8007604 <__qtrace_func>

	}

	if(SigFoxData.WilsolService_Status  == WSSFM1XRX_STATUS_MODULE_NOT_INITIALIZED || SigFoxData.WilsolService_Status  == WSSFM1XRX_STATUS_MODULE_INITIALIZED || SigFoxData.WilsolService_Status  == WSSFM1XRX_STATUS_SENT_MESSAGE)
 80077d0:	4b23      	ldr	r3, [pc, #140]	; (8007860 <State_Sleep+0xc0>)
 80077d2:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80077d6:	2b0e      	cmp	r3, #14
 80077d8:	d009      	beq.n	80077ee <State_Sleep+0x4e>
 80077da:	4b21      	ldr	r3, [pc, #132]	; (8007860 <State_Sleep+0xc0>)
 80077dc:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80077e0:	2b08      	cmp	r3, #8
 80077e2:	d004      	beq.n	80077ee <State_Sleep+0x4e>
 80077e4:	4b1e      	ldr	r3, [pc, #120]	; (8007860 <State_Sleep+0xc0>)
 80077e6:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80077ea:	2b0c      	cmp	r3, #12
 80077ec:	d127      	bne.n	800783e <State_Sleep+0x9e>
	{
		if(WSSFM1XRX_OK_RESPONSE ==  WSSFM1XRX_Sleep(&SigfoxModule,WAIT) ){
 80077ee:	491d      	ldr	r1, [pc, #116]	; (8007864 <State_Sleep+0xc4>)
 80077f0:	4816      	ldr	r0, [pc, #88]	; (800784c <State_Sleep+0xac>)
 80077f2:	f7fe f863 	bl	80058bc <WSSFM1XRX_Sleep>
 80077f6:	4603      	mov	r3, r0
 80077f8:	2b03      	cmp	r3, #3
 80077fa:	d120      	bne.n	800783e <State_Sleep+0x9e>
			HAL_GPIO_WritePin(GPIOB,GPIO_PIN_2 , GPIO_PIN_SET);
 80077fc:	2201      	movs	r2, #1
 80077fe:	2104      	movs	r1, #4
 8007800:	4819      	ldr	r0, [pc, #100]	; (8007868 <State_Sleep+0xc8>)
 8007802:	f7fb f945 	bl	8002a90 <HAL_GPIO_WritePin>
			PrintString(&hlpuart1,(uint8_t *)"-----------------------Core Sleep-------------------\r\n");
 8007806:	4919      	ldr	r1, [pc, #100]	; (800786c <State_Sleep+0xcc>)
 8007808:	4819      	ldr	r0, [pc, #100]	; (8007870 <State_Sleep+0xd0>)
 800780a:	f7fd fe54 	bl	80054b6 <PrintString>
			HAL_GPIO_WritePin(GPIOB,GPIO_PIN_2 , GPIO_PIN_SET);
 800780e:	2201      	movs	r2, #1
 8007810:	2104      	movs	r1, #4
 8007812:	4815      	ldr	r0, [pc, #84]	; (8007868 <State_Sleep+0xc8>)
 8007814:	f7fb f93c 	bl	8002a90 <HAL_GPIO_WritePin>
			 HAL_GPIO_WritePin(GPIOC, Gpio4_Bus1_Shutdown_Pin, GPIO_PIN_RESET);
 8007818:	2200      	movs	r2, #0
 800781a:	2140      	movs	r1, #64	; 0x40
 800781c:	4815      	ldr	r0, [pc, #84]	; (8007874 <State_Sleep+0xd4>)
 800781e:	f7fb f937 	bl	8002a90 <HAL_GPIO_WritePin>
			__HAL_RCC_PWR_CLK_ENABLE();
 8007822:	4b15      	ldr	r3, [pc, #84]	; (8007878 <State_Sleep+0xd8>)
 8007824:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007826:	4a14      	ldr	r2, [pc, #80]	; (8007878 <State_Sleep+0xd8>)
 8007828:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800782c:	6593      	str	r3, [r2, #88]	; 0x58
 800782e:	4b12      	ldr	r3, [pc, #72]	; (8007878 <State_Sleep+0xd8>)
 8007830:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007832:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007836:	60bb      	str	r3, [r7, #8]
 8007838:	68bb      	ldr	r3, [r7, #8]
			HAL_PWR_EnterSTANDBYMode();
 800783a:	f7fb f941 	bl	8002ac0 <HAL_PWR_EnterSTANDBYMode>
		}
	}
	return qSM_EXIT_SUCCESS;
 800783e:	4b0f      	ldr	r3, [pc, #60]	; (800787c <State_Sleep+0xdc>)
}
 8007840:	4618      	mov	r0, r3
 8007842:	3710      	adds	r7, #16
 8007844:	46bd      	mov	sp, r7
 8007846:	bd80      	pop	{r7, pc}
 8007848:	08005899 	.word	0x08005899
 800784c:	2000064c 	.word	0x2000064c
 8007850:	080096fc 	.word	0x080096fc
 8007854:	08009714 	.word	0x08009714
 8007858:	08009a30 	.word	0x08009a30
 800785c:	08009718 	.word	0x08009718
 8007860:	200003d0 	.word	0x200003d0
 8007864:	0800581d 	.word	0x0800581d
 8007868:	48000400 	.word	0x48000400
 800786c:	08009734 	.word	0x08009734
 8007870:	20000450 	.word	0x20000450
 8007874:	48000800 	.word	0x48000800
 8007878:	40021000 	.word	0x40021000
 800787c:	ffff8000 	.word	0xffff8000

08007880 <State_Init>:
/***********************************************************************************************/
qSM_Status_t State_Init(qSM_t *fsm){
 8007880:	b590      	push	{r4, r7, lr}
 8007882:	b089      	sub	sp, #36	; 0x24
 8007884:	af02      	add	r7, sp, #8
 8007886:	6078      	str	r0, [r7, #4]
	float ADC_0,ADC_1,ADC_2;

	if(fsm->StateFirstEntry){
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	7b9b      	ldrb	r3, [r3, #14]
 800788c:	2b00      	cmp	r3, #0
 800788e:	f000 8101 	beq.w	8007a94 <State_Init+0x214>
		qTraceMessage("[STATE] : State_Init\r\n");
 8007892:	2300      	movs	r3, #0
 8007894:	9301      	str	r3, [sp, #4]
 8007896:	2300      	movs	r3, #0
 8007898:	9300      	str	r3, [sp, #0]
 800789a:	4b95      	ldr	r3, [pc, #596]	; (8007af0 <State_Init+0x270>)
 800789c:	4a95      	ldr	r2, [pc, #596]	; (8007af4 <State_Init+0x274>)
 800789e:	4996      	ldr	r1, [pc, #600]	; (8007af8 <State_Init+0x278>)
 80078a0:	4896      	ldr	r0, [pc, #600]	; (8007afc <State_Init+0x27c>)
 80078a2:	f7ff feaf 	bl	8007604 <__qtrace_func>
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_2 , GPIO_PIN_SET);
 80078a6:	2201      	movs	r2, #1
 80078a8:	2104      	movs	r1, #4
 80078aa:	4895      	ldr	r0, [pc, #596]	; (8007b00 <State_Init+0x280>)
 80078ac:	f7fb f8f0 	bl	8002a90 <HAL_GPIO_WritePin>
		 HAL_GPIO_WritePin(GPIOB,GPIO_PIN_2 , GPIO_PIN_RESET);
 80078b0:	2200      	movs	r2, #0
 80078b2:	2104      	movs	r1, #4
 80078b4:	4892      	ldr	r0, [pc, #584]	; (8007b00 <State_Init+0x280>)
 80078b6:	f7fb f8eb 	bl	8002a90 <HAL_GPIO_WritePin>


		 ADC_0 = App_ADCReadSingleChanne(&hadc1, 4)*(3.3/4095.0)/0.452;
 80078ba:	2104      	movs	r1, #4
 80078bc:	4891      	ldr	r0, [pc, #580]	; (8007b04 <State_Init+0x284>)
 80078be:	f7fd ff33 	bl	8005728 <App_ADCReadSingleChanne>
 80078c2:	4603      	mov	r3, r0
 80078c4:	4618      	mov	r0, r3
 80078c6:	f7f8 fe1d 	bl	8000504 <__aeabi_ui2d>
 80078ca:	a381      	add	r3, pc, #516	; (adr r3, 8007ad0 <State_Init+0x250>)
 80078cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078d0:	f7f8 fe92 	bl	80005f8 <__aeabi_dmul>
 80078d4:	4603      	mov	r3, r0
 80078d6:	460c      	mov	r4, r1
 80078d8:	4618      	mov	r0, r3
 80078da:	4621      	mov	r1, r4
 80078dc:	a37e      	add	r3, pc, #504	; (adr r3, 8007ad8 <State_Init+0x258>)
 80078de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078e2:	f7f8 ffb3 	bl	800084c <__aeabi_ddiv>
 80078e6:	4603      	mov	r3, r0
 80078e8:	460c      	mov	r4, r1
 80078ea:	4618      	mov	r0, r3
 80078ec:	4621      	mov	r1, r4
 80078ee:	f7f9 f8b5 	bl	8000a5c <__aeabi_d2f>
 80078f2:	4603      	mov	r3, r0
 80078f4:	617b      	str	r3, [r7, #20]
		 ADC_1 = App_ADCReadSingleChanne(&hadc1, 9)*(3.3/4095.0)/0.599;
 80078f6:	2109      	movs	r1, #9
 80078f8:	4882      	ldr	r0, [pc, #520]	; (8007b04 <State_Init+0x284>)
 80078fa:	f7fd ff15 	bl	8005728 <App_ADCReadSingleChanne>
 80078fe:	4603      	mov	r3, r0
 8007900:	4618      	mov	r0, r3
 8007902:	f7f8 fdff 	bl	8000504 <__aeabi_ui2d>
 8007906:	a372      	add	r3, pc, #456	; (adr r3, 8007ad0 <State_Init+0x250>)
 8007908:	e9d3 2300 	ldrd	r2, r3, [r3]
 800790c:	f7f8 fe74 	bl	80005f8 <__aeabi_dmul>
 8007910:	4603      	mov	r3, r0
 8007912:	460c      	mov	r4, r1
 8007914:	4618      	mov	r0, r3
 8007916:	4621      	mov	r1, r4
 8007918:	a371      	add	r3, pc, #452	; (adr r3, 8007ae0 <State_Init+0x260>)
 800791a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800791e:	f7f8 ff95 	bl	800084c <__aeabi_ddiv>
 8007922:	4603      	mov	r3, r0
 8007924:	460c      	mov	r4, r1
 8007926:	4618      	mov	r0, r3
 8007928:	4621      	mov	r1, r4
 800792a:	f7f9 f897 	bl	8000a5c <__aeabi_d2f>
 800792e:	4603      	mov	r3, r0
 8007930:	613b      	str	r3, [r7, #16]
		 ADC_2 = App_ADCReadSingleChanne(&hadc1, 3)*(3.3/4095.0);
 8007932:	2103      	movs	r1, #3
 8007934:	4873      	ldr	r0, [pc, #460]	; (8007b04 <State_Init+0x284>)
 8007936:	f7fd fef7 	bl	8005728 <App_ADCReadSingleChanne>
 800793a:	4603      	mov	r3, r0
 800793c:	4618      	mov	r0, r3
 800793e:	f7f8 fde1 	bl	8000504 <__aeabi_ui2d>
 8007942:	a363      	add	r3, pc, #396	; (adr r3, 8007ad0 <State_Init+0x250>)
 8007944:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007948:	f7f8 fe56 	bl	80005f8 <__aeabi_dmul>
 800794c:	4603      	mov	r3, r0
 800794e:	460c      	mov	r4, r1
 8007950:	4618      	mov	r0, r3
 8007952:	4621      	mov	r1, r4
 8007954:	f7f9 f882 	bl	8000a5c <__aeabi_d2f>
 8007958:	4603      	mov	r3, r0
 800795a:	60fb      	str	r3, [r7, #12]
		 //AN_IN1= ADC123_IN3(CORRIENTE)  AN_IN2 = ADC123_IN4(0-10) AN_IN3 = ADC12_IN9(0-5)
		 DataFrame.ADC_0 = ADC_0*58.5 + 2340; //ADC123_IN4(0-10)
 800795c:	6978      	ldr	r0, [r7, #20]
 800795e:	f7f8 fdf3 	bl	8000548 <__aeabi_f2d>
 8007962:	f04f 0200 	mov.w	r2, #0
 8007966:	4b68      	ldr	r3, [pc, #416]	; (8007b08 <State_Init+0x288>)
 8007968:	f7f8 fe46 	bl	80005f8 <__aeabi_dmul>
 800796c:	4603      	mov	r3, r0
 800796e:	460c      	mov	r4, r1
 8007970:	4618      	mov	r0, r3
 8007972:	4621      	mov	r1, r4
 8007974:	a35c      	add	r3, pc, #368	; (adr r3, 8007ae8 <State_Init+0x268>)
 8007976:	e9d3 2300 	ldrd	r2, r3, [r3]
 800797a:	f7f8 fc87 	bl	800028c <__adddf3>
 800797e:	4603      	mov	r3, r0
 8007980:	460c      	mov	r4, r1
 8007982:	4618      	mov	r0, r3
 8007984:	4621      	mov	r1, r4
 8007986:	f7f9 f849 	bl	8000a1c <__aeabi_d2uiz>
 800798a:	4603      	mov	r3, r0
 800798c:	b299      	uxth	r1, r3
 800798e:	4a5f      	ldr	r2, [pc, #380]	; (8007b0c <State_Init+0x28c>)
 8007990:	8813      	ldrh	r3, [r2, #0]
 8007992:	f361 030b 	bfi	r3, r1, #0, #12
 8007996:	8013      	strh	r3, [r2, #0]
		 DataFrame.ADC_1 = ADC_1*58.5 + 2340; //ADC12_IN9(0-5)
 8007998:	6938      	ldr	r0, [r7, #16]
 800799a:	f7f8 fdd5 	bl	8000548 <__aeabi_f2d>
 800799e:	f04f 0200 	mov.w	r2, #0
 80079a2:	4b59      	ldr	r3, [pc, #356]	; (8007b08 <State_Init+0x288>)
 80079a4:	f7f8 fe28 	bl	80005f8 <__aeabi_dmul>
 80079a8:	4603      	mov	r3, r0
 80079aa:	460c      	mov	r4, r1
 80079ac:	4618      	mov	r0, r3
 80079ae:	4621      	mov	r1, r4
 80079b0:	a34d      	add	r3, pc, #308	; (adr r3, 8007ae8 <State_Init+0x268>)
 80079b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079b6:	f7f8 fc69 	bl	800028c <__adddf3>
 80079ba:	4603      	mov	r3, r0
 80079bc:	460c      	mov	r4, r1
 80079be:	4618      	mov	r0, r3
 80079c0:	4621      	mov	r1, r4
 80079c2:	f7f9 f82b 	bl	8000a1c <__aeabi_d2uiz>
 80079c6:	4603      	mov	r3, r0
 80079c8:	b299      	uxth	r1, r3
 80079ca:	4a50      	ldr	r2, [pc, #320]	; (8007b0c <State_Init+0x28c>)
 80079cc:	6813      	ldr	r3, [r2, #0]
 80079ce:	f361 3317 	bfi	r3, r1, #12, #12
 80079d2:	6013      	str	r3, [r2, #0]
		 DataFrame.ADC_2 = ADC_2*58.5 + 2340;
 80079d4:	68f8      	ldr	r0, [r7, #12]
 80079d6:	f7f8 fdb7 	bl	8000548 <__aeabi_f2d>
 80079da:	f04f 0200 	mov.w	r2, #0
 80079de:	4b4a      	ldr	r3, [pc, #296]	; (8007b08 <State_Init+0x288>)
 80079e0:	f7f8 fe0a 	bl	80005f8 <__aeabi_dmul>
 80079e4:	4603      	mov	r3, r0
 80079e6:	460c      	mov	r4, r1
 80079e8:	4618      	mov	r0, r3
 80079ea:	4621      	mov	r1, r4
 80079ec:	a33e      	add	r3, pc, #248	; (adr r3, 8007ae8 <State_Init+0x268>)
 80079ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079f2:	f7f8 fc4b 	bl	800028c <__adddf3>
 80079f6:	4603      	mov	r3, r0
 80079f8:	460c      	mov	r4, r1
 80079fa:	4618      	mov	r0, r3
 80079fc:	4621      	mov	r1, r4
 80079fe:	f7f9 f80d 	bl	8000a1c <__aeabi_d2uiz>
 8007a02:	4603      	mov	r3, r0
 8007a04:	b299      	uxth	r1, r3
 8007a06:	4a41      	ldr	r2, [pc, #260]	; (8007b0c <State_Init+0x28c>)
 8007a08:	8893      	ldrh	r3, [r2, #4]
 8007a0a:	f361 030b 	bfi	r3, r1, #0, #12
 8007a0e:	8093      	strh	r3, [r2, #4]

		 qDebugFloat(ADC_0);
 8007a10:	210a      	movs	r1, #10
 8007a12:	483f      	ldr	r0, [pc, #252]	; (8007b10 <State_Init+0x290>)
 8007a14:	ed97 0a05 	vldr	s0, [r7, #20]
 8007a18:	f7ff fcce 	bl	80073b8 <qFtoA>
 8007a1c:	4602      	mov	r2, r0
 8007a1e:	2300      	movs	r3, #0
 8007a20:	9301      	str	r3, [sp, #4]
 8007a22:	2300      	movs	r3, #0
 8007a24:	9300      	str	r3, [sp, #0]
 8007a26:	4613      	mov	r3, r2
 8007a28:	4a3a      	ldr	r2, [pc, #232]	; (8007b14 <State_Init+0x294>)
 8007a2a:	2100      	movs	r1, #0
 8007a2c:	4831      	ldr	r0, [pc, #196]	; (8007af4 <State_Init+0x274>)
 8007a2e:	f7ff fde9 	bl	8007604 <__qtrace_func>
		 qDebugFloat(ADC_1);
 8007a32:	210a      	movs	r1, #10
 8007a34:	4836      	ldr	r0, [pc, #216]	; (8007b10 <State_Init+0x290>)
 8007a36:	ed97 0a04 	vldr	s0, [r7, #16]
 8007a3a:	f7ff fcbd 	bl	80073b8 <qFtoA>
 8007a3e:	4602      	mov	r2, r0
 8007a40:	2300      	movs	r3, #0
 8007a42:	9301      	str	r3, [sp, #4]
 8007a44:	2300      	movs	r3, #0
 8007a46:	9300      	str	r3, [sp, #0]
 8007a48:	4613      	mov	r3, r2
 8007a4a:	4a33      	ldr	r2, [pc, #204]	; (8007b18 <State_Init+0x298>)
 8007a4c:	2100      	movs	r1, #0
 8007a4e:	4829      	ldr	r0, [pc, #164]	; (8007af4 <State_Init+0x274>)
 8007a50:	f7ff fdd8 	bl	8007604 <__qtrace_func>
		 qDebugFloat(ADC_2);
 8007a54:	210a      	movs	r1, #10
 8007a56:	482e      	ldr	r0, [pc, #184]	; (8007b10 <State_Init+0x290>)
 8007a58:	ed97 0a03 	vldr	s0, [r7, #12]
 8007a5c:	f7ff fcac 	bl	80073b8 <qFtoA>
 8007a60:	4602      	mov	r2, r0
 8007a62:	2300      	movs	r3, #0
 8007a64:	9301      	str	r3, [sp, #4]
 8007a66:	2300      	movs	r3, #0
 8007a68:	9300      	str	r3, [sp, #0]
 8007a6a:	4613      	mov	r3, r2
 8007a6c:	4a2b      	ldr	r2, [pc, #172]	; (8007b1c <State_Init+0x29c>)
 8007a6e:	2100      	movs	r1, #0
 8007a70:	4820      	ldr	r0, [pc, #128]	; (8007af4 <State_Init+0x274>)
 8007a72:	f7ff fdc7 	bl	8007604 <__qtrace_func>
		 //DataFrame.Others[6] = 0x06;
		 DataFrame.DI1=1;
 8007a76:	4a25      	ldr	r2, [pc, #148]	; (8007b0c <State_Init+0x28c>)
 8007a78:	7993      	ldrb	r3, [r2, #6]
 8007a7a:	f043 0302 	orr.w	r3, r3, #2
 8007a7e:	7193      	strb	r3, [r2, #6]
		 DataFrame.DI2=1;
 8007a80:	4a22      	ldr	r2, [pc, #136]	; (8007b0c <State_Init+0x28c>)
 8007a82:	7993      	ldrb	r3, [r2, #6]
 8007a84:	f043 0304 	orr.w	r3, r3, #4
 8007a88:	7193      	strb	r3, [r2, #6]

		 //DataFrame.periodic = 1;
		//qRBufferPush(&SigFox_UplinkQueue, &DataFrame);
		qRBufferPush(&SigFox_UplinkQueue, &DataFrame);
 8007a8a:	2200      	movs	r2, #0
 8007a8c:	491f      	ldr	r1, [pc, #124]	; (8007b0c <State_Init+0x28c>)
 8007a8e:	4824      	ldr	r0, [pc, #144]	; (8007b20 <State_Init+0x2a0>)
 8007a90:	f7ff fb3d 	bl	800710e <qQueueGenericSend>
	}


	if(qRBufferEmpty(&SigFox_UplinkQueue)){// && LoRaReadyToUplink){
 8007a94:	4822      	ldr	r0, [pc, #136]	; (8007b20 <State_Init+0x2a0>)
 8007a96:	f7ff fa42 	bl	8006f1e <qQueueIsEmpty>
 8007a9a:	4603      	mov	r3, r0
 8007a9c:	2b00      	cmp	r3, #0
 8007a9e:	d00f      	beq.n	8007ac0 <State_Init+0x240>
		//qDebugMessage("mac tx cnf 1 000000000006000000A2B9c7\r\n");  // 06 = di2 =1 di1 = 1 A2B 2603 = 4.5v  de 5    9c7 de 0-5v
		//qDebugMessage("AT$SF=000000000006000000A2B9c7\r\n");
		LoRaReadyToUplink = 0;
 8007aa0:	4b20      	ldr	r3, [pc, #128]	; (8007b24 <State_Init+0x2a4>)
 8007aa2:	2200      	movs	r2, #0
 8007aa4:	701a      	strb	r2, [r3, #0]
		qTraceMem(&DataFrame,sizeof(DataFrame));
 8007aa6:	2310      	movs	r3, #16
 8007aa8:	9301      	str	r3, [sp, #4]
 8007aaa:	4b18      	ldr	r3, [pc, #96]	; (8007b0c <State_Init+0x28c>)
 8007aac:	9300      	str	r3, [sp, #0]
 8007aae:	2300      	movs	r3, #0
 8007ab0:	4a1d      	ldr	r2, [pc, #116]	; (8007b28 <State_Init+0x2a8>)
 8007ab2:	4911      	ldr	r1, [pc, #68]	; (8007af8 <State_Init+0x278>)
 8007ab4:	481d      	ldr	r0, [pc, #116]	; (8007b2c <State_Init+0x2ac>)
 8007ab6:	f7ff fda5 	bl	8007604 <__qtrace_func>
		fsm->NextState = State_Sleep;
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	4a1c      	ldr	r2, [pc, #112]	; (8007b30 <State_Init+0x2b0>)
 8007abe:	601a      	str	r2, [r3, #0]

	}
	return qSM_EXIT_SUCCESS;
 8007ac0:	4b1c      	ldr	r3, [pc, #112]	; (8007b34 <State_Init+0x2b4>)
}
 8007ac2:	4618      	mov	r0, r3
 8007ac4:	371c      	adds	r7, #28
 8007ac6:	46bd      	mov	sp, r7
 8007ac8:	bd90      	pop	{r4, r7, pc}
 8007aca:	bf00      	nop
 8007acc:	f3af 8000 	nop.w
 8007ad0:	e734d9b4 	.word	0xe734d9b4
 8007ad4:	3f4a680c 	.word	0x3f4a680c
 8007ad8:	6872b021 	.word	0x6872b021
 8007adc:	3fdced91 	.word	0x3fdced91
 8007ae0:	0c49ba5e 	.word	0x0c49ba5e
 8007ae4:	3fe32b02 	.word	0x3fe32b02
 8007ae8:	00000000 	.word	0x00000000
 8007aec:	40a24800 	.word	0x40a24800
 8007af0:	0800976c 	.word	0x0800976c
 8007af4:	08009714 	.word	0x08009714
 8007af8:	08009a3c 	.word	0x08009a3c
 8007afc:	08009784 	.word	0x08009784
 8007b00:	48000400 	.word	0x48000400
 8007b04:	20000714 	.word	0x20000714
 8007b08:	404d4000 	.word	0x404d4000
 8007b0c:	20000590 	.word	0x20000590
 8007b10:	2000029c 	.word	0x2000029c
 8007b14:	080097a0 	.word	0x080097a0
 8007b18:	080097a8 	.word	0x080097a8
 8007b1c:	080097b0 	.word	0x080097b0
 8007b20:	20000438 	.word	0x20000438
 8007b24:	20000588 	.word	0x20000588
 8007b28:	080097b8 	.word	0x080097b8
 8007b2c:	080097c0 	.word	0x080097c0
 8007b30:	080077a1 	.word	0x080077a1
 8007b34:	ffff8000 	.word	0xffff8000

08007b38 <IdleTask_Callback>:
void Leds_Callback(qEvent_t e){
	IndicatorBlink(Color.TimeBlink,Color.OneColor);  // 300 mS
}


void IdleTask_Callback(qEvent_t e){
 8007b38:	b480      	push	{r7}
 8007b3a:	b083      	sub	sp, #12
 8007b3c:	af00      	add	r7, sp, #0
 8007b3e:	6078      	str	r0, [r7, #4]


	//	PrintStringVar(&huart2,(uint8_t*) "status = %d ", SigFoxData.WilsolService_Status);
}
 8007b40:	bf00      	nop
 8007b42:	370c      	adds	r7, #12
 8007b44:	46bd      	mov	sp, r7
 8007b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b4a:	4770      	bx	lr

08007b4c <UplinkDispatcher_Callback>:

void UplinkDispatcher_Callback(qEvent_t e){
 8007b4c:	b580      	push	{r7, lr}
 8007b4e:	b084      	sub	sp, #16
 8007b50:	af02      	add	r7, sp, #8
 8007b52:	6078      	str	r0, [r7, #4]
	static WSSFM1XRX_Return_t ret;
	qCoroutineBegin{
 8007b54:	4b4a      	ldr	r3, [pc, #296]	; (8007c80 <UplinkDispatcher_Callback+0x134>)
 8007b56:	681b      	ldr	r3, [r3, #0]
 8007b58:	2b1e      	cmp	r3, #30
 8007b5a:	d023      	beq.n	8007ba4 <UplinkDispatcher_Callback+0x58>
 8007b5c:	2b1e      	cmp	r3, #30
 8007b5e:	dc03      	bgt.n	8007b68 <UplinkDispatcher_Callback+0x1c>
 8007b60:	4a48      	ldr	r2, [pc, #288]	; (8007c84 <UplinkDispatcher_Callback+0x138>)
 8007b62:	4293      	cmp	r3, r2
 8007b64:	d005      	beq.n	8007b72 <UplinkDispatcher_Callback+0x26>
			SigFoxData.WilsolService_Status = WSSFM1XRX_STATUS_SENT_MESSAGE;
			qRBufferRemoveFront(e->EventData);
			PrintStringVar(&hlpuart1,(uint8_t*) "%d\r\n", SigFoxData.WilsolService_Status);
		}
	}qCoroutineEnd;
}
 8007b66:	e086      	b.n	8007c76 <UplinkDispatcher_Callback+0x12a>
	qCoroutineBegin{
 8007b68:	2b22      	cmp	r3, #34	; 0x22
 8007b6a:	d032      	beq.n	8007bd2 <UplinkDispatcher_Callback+0x86>
 8007b6c:	2b2c      	cmp	r3, #44	; 0x2c
 8007b6e:	d054      	beq.n	8007c1a <UplinkDispatcher_Callback+0xce>
}
 8007b70:	e081      	b.n	8007c76 <UplinkDispatcher_Callback+0x12a>
		if(e->Trigger == byRBufferCount && SigFoxData.ReadyToUplink){
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	7a1b      	ldrb	r3, [r3, #8]
 8007b76:	2b06      	cmp	r3, #6
 8007b78:	d174      	bne.n	8007c64 <UplinkDispatcher_Callback+0x118>
 8007b7a:	4b43      	ldr	r3, [pc, #268]	; (8007c88 <UplinkDispatcher_Callback+0x13c>)
 8007b7c:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8007b80:	2b00      	cmp	r3, #0
 8007b82:	d06f      	beq.n	8007c64 <UplinkDispatcher_Callback+0x118>
			SigFoxData.WilsolService_Status = WSSFM1XRX_STATUS_CHK_CHANNELS;
 8007b84:	4b40      	ldr	r3, [pc, #256]	; (8007c88 <UplinkDispatcher_Callback+0x13c>)
 8007b86:	2209      	movs	r2, #9
 8007b88:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
			PrintStringVar(&hlpuart1,(uint8_t*) "%d " , SigFoxData.WilsolService_Status);
 8007b8c:	4b3e      	ldr	r3, [pc, #248]	; (8007c88 <UplinkDispatcher_Callback+0x13c>)
 8007b8e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8007b92:	b29b      	uxth	r3, r3
 8007b94:	461a      	mov	r2, r3
 8007b96:	493d      	ldr	r1, [pc, #244]	; (8007c8c <UplinkDispatcher_Callback+0x140>)
 8007b98:	483d      	ldr	r0, [pc, #244]	; (8007c90 <UplinkDispatcher_Callback+0x144>)
 8007b9a:	f7fd fc45 	bl	8005428 <PrintStringVar>
			qCoroutineWaitUntil( (ret = WSSFM1XRX_CheckChannels(&SigfoxModule, WAIT ))  == WSSFM1XRX_CHANN_OK || ret == WSSFM1XRX_CHANN_NO_OK );
 8007b9e:	4b38      	ldr	r3, [pc, #224]	; (8007c80 <UplinkDispatcher_Callback+0x134>)
 8007ba0:	221e      	movs	r2, #30
 8007ba2:	601a      	str	r2, [r3, #0]
 8007ba4:	493b      	ldr	r1, [pc, #236]	; (8007c94 <UplinkDispatcher_Callback+0x148>)
 8007ba6:	483c      	ldr	r0, [pc, #240]	; (8007c98 <UplinkDispatcher_Callback+0x14c>)
 8007ba8:	f7fd ffae 	bl	8005b08 <WSSFM1XRX_CheckChannels>
 8007bac:	4603      	mov	r3, r0
 8007bae:	461a      	mov	r2, r3
 8007bb0:	4b3a      	ldr	r3, [pc, #232]	; (8007c9c <UplinkDispatcher_Callback+0x150>)
 8007bb2:	701a      	strb	r2, [r3, #0]
 8007bb4:	4b39      	ldr	r3, [pc, #228]	; (8007c9c <UplinkDispatcher_Callback+0x150>)
 8007bb6:	781b      	ldrb	r3, [r3, #0]
 8007bb8:	2b07      	cmp	r3, #7
 8007bba:	d003      	beq.n	8007bc4 <UplinkDispatcher_Callback+0x78>
 8007bbc:	4b37      	ldr	r3, [pc, #220]	; (8007c9c <UplinkDispatcher_Callback+0x150>)
 8007bbe:	781b      	ldrb	r3, [r3, #0]
 8007bc0:	2b08      	cmp	r3, #8
 8007bc2:	d153      	bne.n	8007c6c <UplinkDispatcher_Callback+0x120>
			if(  ret == WSSFM1XRX_CHANN_NO_OK   ){
 8007bc4:	4b35      	ldr	r3, [pc, #212]	; (8007c9c <UplinkDispatcher_Callback+0x150>)
 8007bc6:	781b      	ldrb	r3, [r3, #0]
 8007bc8:	2b08      	cmp	r3, #8
 8007bca:	d116      	bne.n	8007bfa <UplinkDispatcher_Callback+0xae>
				qCoroutineWaitUntil( WSSFM1XRX_OK_RESPONSE ==  WSSFM1XRX_ResetChannels(&SigfoxModule,WAIT) );  /*Se daña con 0.01 en task pero solo con el at$rc*/ //WSSFM1XRX_Wait_Block
 8007bcc:	4b2c      	ldr	r3, [pc, #176]	; (8007c80 <UplinkDispatcher_Callback+0x134>)
 8007bce:	2222      	movs	r2, #34	; 0x22
 8007bd0:	601a      	str	r2, [r3, #0]
 8007bd2:	4930      	ldr	r1, [pc, #192]	; (8007c94 <UplinkDispatcher_Callback+0x148>)
 8007bd4:	4830      	ldr	r0, [pc, #192]	; (8007c98 <UplinkDispatcher_Callback+0x14c>)
 8007bd6:	f7fd ffbb 	bl	8005b50 <WSSFM1XRX_ResetChannels>
 8007bda:	4603      	mov	r3, r0
 8007bdc:	2b03      	cmp	r3, #3
 8007bde:	d147      	bne.n	8007c70 <UplinkDispatcher_Callback+0x124>
				SigFoxData.WilsolService_Status = WSSFM1XRX_STATUS_RST_CHANNELS;
 8007be0:	4b29      	ldr	r3, [pc, #164]	; (8007c88 <UplinkDispatcher_Callback+0x13c>)
 8007be2:	220a      	movs	r2, #10
 8007be4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
				PrintStringVar(&hlpuart1,(uint8_t*) "%d ", SigFoxData.WilsolService_Status);
 8007be8:	4b27      	ldr	r3, [pc, #156]	; (8007c88 <UplinkDispatcher_Callback+0x13c>)
 8007bea:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8007bee:	b29b      	uxth	r3, r3
 8007bf0:	461a      	mov	r2, r3
 8007bf2:	4926      	ldr	r1, [pc, #152]	; (8007c8c <UplinkDispatcher_Callback+0x140>)
 8007bf4:	4826      	ldr	r0, [pc, #152]	; (8007c90 <UplinkDispatcher_Callback+0x144>)
 8007bf6:	f7fd fc17 	bl	8005428 <PrintStringVar>
			SigFoxData.WilsolService_Status = WSSFM1XRX_STATUS_SEND_MESSAGE;
 8007bfa:	4b23      	ldr	r3, [pc, #140]	; (8007c88 <UplinkDispatcher_Callback+0x13c>)
 8007bfc:	220b      	movs	r2, #11
 8007bfe:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
			PrintStringVar(&hlpuart1,(uint8_t*) "%d ", SigFoxData.WilsolService_Status);
 8007c02:	4b21      	ldr	r3, [pc, #132]	; (8007c88 <UplinkDispatcher_Callback+0x13c>)
 8007c04:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8007c08:	b29b      	uxth	r3, r3
 8007c0a:	461a      	mov	r2, r3
 8007c0c:	491f      	ldr	r1, [pc, #124]	; (8007c8c <UplinkDispatcher_Callback+0x140>)
 8007c0e:	4820      	ldr	r0, [pc, #128]	; (8007c90 <UplinkDispatcher_Callback+0x144>)
 8007c10:	f7fd fc0a 	bl	8005428 <PrintStringVar>
			qCoroutineWaitUntil( WSSFM1XRX_OK_RESPONSE == WSSFM1XRX_SendMessage(&SigfoxModule,WAIT,qRBufferGetFront(e->EventData) ,BufferTxFrame,MAX_SIZE_IBUTTON_DATA,SigfoxModule.DownLink) );
 8007c14:	4b1a      	ldr	r3, [pc, #104]	; (8007c80 <UplinkDispatcher_Callback+0x134>)
 8007c16:	222c      	movs	r2, #44	; 0x2c
 8007c18:	601a      	str	r2, [r3, #0]
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	685b      	ldr	r3, [r3, #4]
 8007c1e:	4618      	mov	r0, r3
 8007c20:	f7ff f9c3 	bl	8006faa <qQueuePeek>
 8007c24:	4602      	mov	r2, r0
 8007c26:	4b1c      	ldr	r3, [pc, #112]	; (8007c98 <UplinkDispatcher_Callback+0x14c>)
 8007c28:	7f5b      	ldrb	r3, [r3, #29]
 8007c2a:	9301      	str	r3, [sp, #4]
 8007c2c:	230c      	movs	r3, #12
 8007c2e:	9300      	str	r3, [sp, #0]
 8007c30:	4b1b      	ldr	r3, [pc, #108]	; (8007ca0 <UplinkDispatcher_Callback+0x154>)
 8007c32:	4918      	ldr	r1, [pc, #96]	; (8007c94 <UplinkDispatcher_Callback+0x148>)
 8007c34:	4818      	ldr	r0, [pc, #96]	; (8007c98 <UplinkDispatcher_Callback+0x14c>)
 8007c36:	f7fd ffdd 	bl	8005bf4 <WSSFM1XRX_SendMessage>
 8007c3a:	4603      	mov	r3, r0
 8007c3c:	2b03      	cmp	r3, #3
 8007c3e:	d119      	bne.n	8007c74 <UplinkDispatcher_Callback+0x128>
			SigFoxData.WilsolService_Status = WSSFM1XRX_STATUS_SENT_MESSAGE;
 8007c40:	4b11      	ldr	r3, [pc, #68]	; (8007c88 <UplinkDispatcher_Callback+0x13c>)
 8007c42:	220c      	movs	r2, #12
 8007c44:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
			qRBufferRemoveFront(e->EventData);
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	685b      	ldr	r3, [r3, #4]
 8007c4c:	4618      	mov	r0, r3
 8007c4e:	f7ff f9d3 	bl	8006ff8 <qQueueRemoveFront>
			PrintStringVar(&hlpuart1,(uint8_t*) "%d\r\n", SigFoxData.WilsolService_Status);
 8007c52:	4b0d      	ldr	r3, [pc, #52]	; (8007c88 <UplinkDispatcher_Callback+0x13c>)
 8007c54:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8007c58:	b29b      	uxth	r3, r3
 8007c5a:	461a      	mov	r2, r3
 8007c5c:	4911      	ldr	r1, [pc, #68]	; (8007ca4 <UplinkDispatcher_Callback+0x158>)
 8007c5e:	480c      	ldr	r0, [pc, #48]	; (8007c90 <UplinkDispatcher_Callback+0x144>)
 8007c60:	f7fd fbe2 	bl	8005428 <PrintStringVar>
	}qCoroutineEnd;
 8007c64:	4b06      	ldr	r3, [pc, #24]	; (8007c80 <UplinkDispatcher_Callback+0x134>)
 8007c66:	4a07      	ldr	r2, [pc, #28]	; (8007c84 <UplinkDispatcher_Callback+0x138>)
 8007c68:	601a      	str	r2, [r3, #0]
}
 8007c6a:	e004      	b.n	8007c76 <UplinkDispatcher_Callback+0x12a>
			qCoroutineWaitUntil( (ret = WSSFM1XRX_CheckChannels(&SigfoxModule, WAIT ))  == WSSFM1XRX_CHANN_OK || ret == WSSFM1XRX_CHANN_NO_OK );
 8007c6c:	bf00      	nop
 8007c6e:	e002      	b.n	8007c76 <UplinkDispatcher_Callback+0x12a>
				qCoroutineWaitUntil( WSSFM1XRX_OK_RESPONSE ==  WSSFM1XRX_ResetChannels(&SigfoxModule,WAIT) );  /*Se daña con 0.01 en task pero solo con el at$rc*/ //WSSFM1XRX_Wait_Block
 8007c70:	bf00      	nop
 8007c72:	e000      	b.n	8007c76 <UplinkDispatcher_Callback+0x12a>
			qCoroutineWaitUntil( WSSFM1XRX_OK_RESPONSE == WSSFM1XRX_SendMessage(&SigfoxModule,WAIT,qRBufferGetFront(e->EventData) ,BufferTxFrame,MAX_SIZE_IBUTTON_DATA,SigfoxModule.DownLink) );
 8007c74:	bf00      	nop
}
 8007c76:	bf00      	nop
 8007c78:	3708      	adds	r7, #8
 8007c7a:	46bd      	mov	sp, r7
 8007c7c:	bd80      	pop	{r7, pc}
 8007c7e:	bf00      	nop
 8007c80:	20000028 	.word	0x20000028
 8007c84:	ffff8002 	.word	0xffff8002
 8007c88:	200003d0 	.word	0x200003d0
 8007c8c:	080097dc 	.word	0x080097dc
 8007c90:	20000450 	.word	0x20000450
 8007c94:	0800581d 	.word	0x0800581d
 8007c98:	2000064c 	.word	0x2000064c
 8007c9c:	200002c0 	.word	0x200002c0
 8007ca0:	200006f4 	.word	0x200006f4
 8007ca4:	080097e0 	.word	0x080097e0

08007ca8 <WisolService_Callback>:

void WisolService_Callback(qEvent_t e){
 8007ca8:	b580      	push	{r7, lr}
 8007caa:	b084      	sub	sp, #16
 8007cac:	af02      	add	r7, sp, #8
 8007cae:	6078      	str	r0, [r7, #4]
	static WSSFM1XRX_Return_t ret;
	static qSTimer_t timeout;

	qCoroutineBegin{
 8007cb0:	4b9a      	ldr	r3, [pc, #616]	; (8007f1c <WisolService_Callback+0x274>)
 8007cb2:	681b      	ldr	r3, [r3, #0]
 8007cb4:	2b52      	cmp	r3, #82	; 0x52
 8007cb6:	f000 80b2 	beq.w	8007e1e <WisolService_Callback+0x176>
 8007cba:	2b52      	cmp	r3, #82	; 0x52
 8007cbc:	dc0d      	bgt.n	8007cda <WisolService_Callback+0x32>
 8007cbe:	2b44      	cmp	r3, #68	; 0x44
 8007cc0:	d051      	beq.n	8007d66 <WisolService_Callback+0xbe>
 8007cc2:	2b44      	cmp	r3, #68	; 0x44
 8007cc4:	dc03      	bgt.n	8007cce <WisolService_Callback+0x26>
 8007cc6:	4a96      	ldr	r2, [pc, #600]	; (8007f20 <WisolService_Callback+0x278>)
 8007cc8:	4293      	cmp	r3, r2
 8007cca:	d016      	beq.n	8007cfa <WisolService_Callback+0x52>
		SigFoxData.ReadyToUplink = 1;
		//qDebugMessage( SigFoxData.ID);
		qCoroutineWaitUntil( SigFoxData.WilsolService_Status == WSSFM1XRX_STATUS_IDLE  );

	}qCoroutineEnd;
}
 8007ccc:	e122      	b.n	8007f14 <WisolService_Callback+0x26c>
	qCoroutineBegin{
 8007cce:	2b47      	cmp	r3, #71	; 0x47
 8007cd0:	d060      	beq.n	8007d94 <WisolService_Callback+0xec>
 8007cd2:	2b4e      	cmp	r3, #78	; 0x4e
 8007cd4:	f000 808b 	beq.w	8007dee <WisolService_Callback+0x146>
}
 8007cd8:	e11c      	b.n	8007f14 <WisolService_Callback+0x26c>
	qCoroutineBegin{
 8007cda:	2b5a      	cmp	r3, #90	; 0x5a
 8007cdc:	f000 80ce 	beq.w	8007e7c <WisolService_Callback+0x1d4>
 8007ce0:	2b5a      	cmp	r3, #90	; 0x5a
 8007ce2:	dc03      	bgt.n	8007cec <WisolService_Callback+0x44>
 8007ce4:	2b56      	cmp	r3, #86	; 0x56
 8007ce6:	f000 80b2 	beq.w	8007e4e <WisolService_Callback+0x1a6>
}
 8007cea:	e113      	b.n	8007f14 <WisolService_Callback+0x26c>
	qCoroutineBegin{
 8007cec:	2b5e      	cmp	r3, #94	; 0x5e
 8007cee:	f000 80dd 	beq.w	8007eac <WisolService_Callback+0x204>
 8007cf2:	2b66      	cmp	r3, #102	; 0x66
 8007cf4:	f000 80f6 	beq.w	8007ee4 <WisolService_Callback+0x23c>
}
 8007cf8:	e10c      	b.n	8007f14 <WisolService_Callback+0x26c>
		HAL_GPIO_WritePin(GPIOC, Gpio4_Bus1_Shutdown_Pin, GPIO_PIN_SET);
 8007cfa:	2201      	movs	r2, #1
 8007cfc:	2140      	movs	r1, #64	; 0x40
 8007cfe:	4889      	ldr	r0, [pc, #548]	; (8007f24 <WisolService_Callback+0x27c>)
 8007d00:	f7fa fec6 	bl	8002a90 <HAL_GPIO_WritePin>
		qDebugMessage("Coroutine from Beginning Sigfox");
 8007d04:	2300      	movs	r3, #0
 8007d06:	9301      	str	r3, [sp, #4]
 8007d08:	2300      	movs	r3, #0
 8007d0a:	9300      	str	r3, [sp, #0]
 8007d0c:	4b86      	ldr	r3, [pc, #536]	; (8007f28 <WisolService_Callback+0x280>)
 8007d0e:	4a87      	ldr	r2, [pc, #540]	; (8007f2c <WisolService_Callback+0x284>)
 8007d10:	2100      	movs	r1, #0
 8007d12:	4886      	ldr	r0, [pc, #536]	; (8007f2c <WisolService_Callback+0x284>)
 8007d14:	f7ff fc76 	bl	8007604 <__qtrace_func>
		qDebugMessage("Coroutine from Beginning Lora");
 8007d18:	2300      	movs	r3, #0
 8007d1a:	9301      	str	r3, [sp, #4]
 8007d1c:	2300      	movs	r3, #0
 8007d1e:	9300      	str	r3, [sp, #0]
 8007d20:	4b83      	ldr	r3, [pc, #524]	; (8007f30 <WisolService_Callback+0x288>)
 8007d22:	4a82      	ldr	r2, [pc, #520]	; (8007f2c <WisolService_Callback+0x284>)
 8007d24:	2100      	movs	r1, #0
 8007d26:	4881      	ldr	r0, [pc, #516]	; (8007f2c <WisolService_Callback+0x284>)
 8007d28:	f7ff fc6c 	bl	8007604 <__qtrace_func>
		SigFoxData.WilsolService_Status = WSSFM1XRX_STATUS_WKUP;
 8007d2c:	4b81      	ldr	r3, [pc, #516]	; (8007f34 <WisolService_Callback+0x28c>)
 8007d2e:	2201      	movs	r2, #1
 8007d30:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		PrintStringVar(&hlpuart1,(uint8_t*) "Status = %d ", SigFoxData.WilsolService_Status);
 8007d34:	4b7f      	ldr	r3, [pc, #508]	; (8007f34 <WisolService_Callback+0x28c>)
 8007d36:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8007d3a:	b29b      	uxth	r3, r3
 8007d3c:	461a      	mov	r2, r3
 8007d3e:	497e      	ldr	r1, [pc, #504]	; (8007f38 <WisolService_Callback+0x290>)
 8007d40:	487e      	ldr	r0, [pc, #504]	; (8007f3c <WisolService_Callback+0x294>)
 8007d42:	f7fd fb71 	bl	8005428 <PrintStringVar>
		ret = WSSFM1XRX_WakeUP(&SigfoxModule,WSSFM1XRX_Wait_Block);
 8007d46:	497e      	ldr	r1, [pc, #504]	; (8007f40 <WisolService_Callback+0x298>)
 8007d48:	487e      	ldr	r0, [pc, #504]	; (8007f44 <WisolService_Callback+0x29c>)
 8007d4a:	f7fd fdd9 	bl	8005900 <WSSFM1XRX_WakeUP>
 8007d4e:	4603      	mov	r3, r0
 8007d50:	461a      	mov	r2, r3
 8007d52:	4b7d      	ldr	r3, [pc, #500]	; (8007f48 <WisolService_Callback+0x2a0>)
 8007d54:	701a      	strb	r2, [r3, #0]
		qSTimerSet(&timeout, 1.0);
 8007d56:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8007d5a:	487c      	ldr	r0, [pc, #496]	; (8007f4c <WisolService_Callback+0x2a4>)
 8007d5c:	f7ff f82e 	bl	8006dbc <qSTimerSet>
		qCoroutineWaitUntil( qSTimerExpired(&timeout) );
 8007d60:	4b6e      	ldr	r3, [pc, #440]	; (8007f1c <WisolService_Callback+0x274>)
 8007d62:	2244      	movs	r2, #68	; 0x44
 8007d64:	601a      	str	r2, [r3, #0]
 8007d66:	4879      	ldr	r0, [pc, #484]	; (8007f4c <WisolService_Callback+0x2a4>)
 8007d68:	f7ff f849 	bl	8006dfe <qSTimerExpired>
 8007d6c:	4603      	mov	r3, r0
 8007d6e:	2b00      	cmp	r3, #0
 8007d70:	f000 80c1 	beq.w	8007ef6 <WisolService_Callback+0x24e>
		SigFoxData.WilsolService_Status = WSSFM1XRX_STATUS_CHK_MODULE;
 8007d74:	4b6f      	ldr	r3, [pc, #444]	; (8007f34 <WisolService_Callback+0x28c>)
 8007d76:	2202      	movs	r2, #2
 8007d78:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		PrintStringVar(&hlpuart1,(uint8_t*) "%d ", SigFoxData.WilsolService_Status);
 8007d7c:	4b6d      	ldr	r3, [pc, #436]	; (8007f34 <WisolService_Callback+0x28c>)
 8007d7e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8007d82:	b29b      	uxth	r3, r3
 8007d84:	461a      	mov	r2, r3
 8007d86:	4972      	ldr	r1, [pc, #456]	; (8007f50 <WisolService_Callback+0x2a8>)
 8007d88:	486c      	ldr	r0, [pc, #432]	; (8007f3c <WisolService_Callback+0x294>)
 8007d8a:	f7fd fb4d 	bl	8005428 <PrintStringVar>
		qCoroutineWaitUntil( ( WSSFM1XRX_OK_RESPONSE == (ret = WSSFM1XRX_CheckModule(&SigfoxModule, WAIT)) )  || (WSSFM1XRX_MAX_RETRIES_REACHED == ret)  );
 8007d8e:	4b63      	ldr	r3, [pc, #396]	; (8007f1c <WisolService_Callback+0x274>)
 8007d90:	2247      	movs	r2, #71	; 0x47
 8007d92:	601a      	str	r2, [r3, #0]
 8007d94:	496f      	ldr	r1, [pc, #444]	; (8007f54 <WisolService_Callback+0x2ac>)
 8007d96:	486b      	ldr	r0, [pc, #428]	; (8007f44 <WisolService_Callback+0x29c>)
 8007d98:	f7fd fe1a 	bl	80059d0 <WSSFM1XRX_CheckModule>
 8007d9c:	4603      	mov	r3, r0
 8007d9e:	461a      	mov	r2, r3
 8007da0:	4b69      	ldr	r3, [pc, #420]	; (8007f48 <WisolService_Callback+0x2a0>)
 8007da2:	701a      	strb	r2, [r3, #0]
 8007da4:	4b68      	ldr	r3, [pc, #416]	; (8007f48 <WisolService_Callback+0x2a0>)
 8007da6:	781b      	ldrb	r3, [r3, #0]
 8007da8:	2b03      	cmp	r3, #3
 8007daa:	d004      	beq.n	8007db6 <WisolService_Callback+0x10e>
 8007dac:	4b66      	ldr	r3, [pc, #408]	; (8007f48 <WisolService_Callback+0x2a0>)
 8007dae:	781b      	ldrb	r3, [r3, #0]
 8007db0:	2b0b      	cmp	r3, #11
 8007db2:	f040 80a2 	bne.w	8007efa <WisolService_Callback+0x252>
		if(WSSFM1XRX_MAX_RETRIES_REACHED  == ret ){
 8007db6:	4b64      	ldr	r3, [pc, #400]	; (8007f48 <WisolService_Callback+0x2a0>)
 8007db8:	781b      	ldrb	r3, [r3, #0]
 8007dba:	2b0b      	cmp	r3, #11
 8007dbc:	d107      	bne.n	8007dce <WisolService_Callback+0x126>
			WSSFM1XRX_ResetModule(&SigfoxModule,WSSFM1XRX_Wait_Block);
 8007dbe:	4960      	ldr	r1, [pc, #384]	; (8007f40 <WisolService_Callback+0x298>)
 8007dc0:	4860      	ldr	r0, [pc, #384]	; (8007f44 <WisolService_Callback+0x29c>)
 8007dc2:	f7fd fdcf 	bl	8005964 <WSSFM1XRX_ResetModule>
			qCoroutineRestart;
 8007dc6:	4b55      	ldr	r3, [pc, #340]	; (8007f1c <WisolService_Callback+0x274>)
 8007dc8:	4a55      	ldr	r2, [pc, #340]	; (8007f20 <WisolService_Callback+0x278>)
 8007dca:	601a      	str	r2, [r3, #0]
 8007dcc:	e0a2      	b.n	8007f14 <WisolService_Callback+0x26c>
		SigFoxData.WilsolService_Status = WSSFM1XRX_STATUS_GET_VOLTAGE;
 8007dce:	4b59      	ldr	r3, [pc, #356]	; (8007f34 <WisolService_Callback+0x28c>)
 8007dd0:	2203      	movs	r2, #3
 8007dd2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		PrintStringVar(&hlpuart1,(uint8_t*) "%d ", SigFoxData.WilsolService_Status);
 8007dd6:	4b57      	ldr	r3, [pc, #348]	; (8007f34 <WisolService_Callback+0x28c>)
 8007dd8:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8007ddc:	b29b      	uxth	r3, r3
 8007dde:	461a      	mov	r2, r3
 8007de0:	495b      	ldr	r1, [pc, #364]	; (8007f50 <WisolService_Callback+0x2a8>)
 8007de2:	4856      	ldr	r0, [pc, #344]	; (8007f3c <WisolService_Callback+0x294>)
 8007de4:	f7fd fb20 	bl	8005428 <PrintStringVar>
		qCoroutineWaitUntil( WSSFM1XRX_OK_RESPONSE == WSSFM1XRX_GetVoltage(&SigfoxModule,WAIT,&SigFoxData.VBatt) );
 8007de8:	4b4c      	ldr	r3, [pc, #304]	; (8007f1c <WisolService_Callback+0x274>)
 8007dea:	224e      	movs	r2, #78	; 0x4e
 8007dec:	601a      	str	r2, [r3, #0]
 8007dee:	4a5a      	ldr	r2, [pc, #360]	; (8007f58 <WisolService_Callback+0x2b0>)
 8007df0:	4958      	ldr	r1, [pc, #352]	; (8007f54 <WisolService_Callback+0x2ac>)
 8007df2:	4854      	ldr	r0, [pc, #336]	; (8007f44 <WisolService_Callback+0x29c>)
 8007df4:	f7fd fe2e 	bl	8005a54 <WSSFM1XRX_GetVoltage>
 8007df8:	4603      	mov	r3, r0
 8007dfa:	2b03      	cmp	r3, #3
 8007dfc:	d17f      	bne.n	8007efe <WisolService_Callback+0x256>
		SigFoxData.WilsolService_Status = WSSFM1XRX_STATUS_CHANGE_FREQ_UL;
 8007dfe:	4b4d      	ldr	r3, [pc, #308]	; (8007f34 <WisolService_Callback+0x28c>)
 8007e00:	2204      	movs	r2, #4
 8007e02:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		PrintStringVar(&hlpuart1,(uint8_t*) "%d ", SigFoxData.WilsolService_Status);
 8007e06:	4b4b      	ldr	r3, [pc, #300]	; (8007f34 <WisolService_Callback+0x28c>)
 8007e08:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8007e0c:	b29b      	uxth	r3, r3
 8007e0e:	461a      	mov	r2, r3
 8007e10:	494f      	ldr	r1, [pc, #316]	; (8007f50 <WisolService_Callback+0x2a8>)
 8007e12:	484a      	ldr	r0, [pc, #296]	; (8007f3c <WisolService_Callback+0x294>)
 8007e14:	f7fd fb08 	bl	8005428 <PrintStringVar>
		qCoroutineWaitUntil( WSSFM1XRX_OK_RESPONSE == WSSFM1XRX_ChangeFrequencyUL(&SigfoxModule,WAIT,WSSFM1XRX_RCZ4)   );
 8007e18:	4b40      	ldr	r3, [pc, #256]	; (8007f1c <WisolService_Callback+0x274>)
 8007e1a:	2252      	movs	r2, #82	; 0x52
 8007e1c:	601a      	str	r2, [r3, #0]
 8007e1e:	2203      	movs	r2, #3
 8007e20:	494c      	ldr	r1, [pc, #304]	; (8007f54 <WisolService_Callback+0x2ac>)
 8007e22:	4848      	ldr	r0, [pc, #288]	; (8007f44 <WisolService_Callback+0x29c>)
 8007e24:	f7fd feae 	bl	8005b84 <WSSFM1XRX_ChangeFrequencyUL>
 8007e28:	4603      	mov	r3, r0
 8007e2a:	2b03      	cmp	r3, #3
 8007e2c:	d169      	bne.n	8007f02 <WisolService_Callback+0x25a>
		SigFoxData.WilsolService_Status = WSSFM1XRX_STATUS_SAVE_PARM;
 8007e2e:	4b41      	ldr	r3, [pc, #260]	; (8007f34 <WisolService_Callback+0x28c>)
 8007e30:	2205      	movs	r2, #5
 8007e32:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		PrintStringVar(&hlpuart1,(uint8_t*) "%d ", SigFoxData.WilsolService_Status);
 8007e36:	4b3f      	ldr	r3, [pc, #252]	; (8007f34 <WisolService_Callback+0x28c>)
 8007e38:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8007e3c:	b29b      	uxth	r3, r3
 8007e3e:	461a      	mov	r2, r3
 8007e40:	4943      	ldr	r1, [pc, #268]	; (8007f50 <WisolService_Callback+0x2a8>)
 8007e42:	483e      	ldr	r0, [pc, #248]	; (8007f3c <WisolService_Callback+0x294>)
 8007e44:	f7fd faf0 	bl	8005428 <PrintStringVar>
		qCoroutineWaitUntil( WSSFM1XRX_OK_RESPONSE == WSSFM1XRX_SaveParameters(&SigfoxModule,WAIT) );
 8007e48:	4b34      	ldr	r3, [pc, #208]	; (8007f1c <WisolService_Callback+0x274>)
 8007e4a:	2256      	movs	r2, #86	; 0x56
 8007e4c:	601a      	str	r2, [r3, #0]
 8007e4e:	4941      	ldr	r1, [pc, #260]	; (8007f54 <WisolService_Callback+0x2ac>)
 8007e50:	483c      	ldr	r0, [pc, #240]	; (8007f44 <WisolService_Callback+0x29c>)
 8007e52:	f7fd feb5 	bl	8005bc0 <WSSFM1XRX_SaveParameters>
 8007e56:	4603      	mov	r3, r0
 8007e58:	2b03      	cmp	r3, #3
 8007e5a:	d154      	bne.n	8007f06 <WisolService_Callback+0x25e>
		SigFoxData.WilsolService_Status = WSSFM1XRX_STATUS_GET_ID;
 8007e5c:	4b35      	ldr	r3, [pc, #212]	; (8007f34 <WisolService_Callback+0x28c>)
 8007e5e:	2206      	movs	r2, #6
 8007e60:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		PrintStringVar(&hlpuart1,(uint8_t*) "%d ", SigFoxData.WilsolService_Status);
 8007e64:	4b33      	ldr	r3, [pc, #204]	; (8007f34 <WisolService_Callback+0x28c>)
 8007e66:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8007e6a:	b29b      	uxth	r3, r3
 8007e6c:	461a      	mov	r2, r3
 8007e6e:	4938      	ldr	r1, [pc, #224]	; (8007f50 <WisolService_Callback+0x2a8>)
 8007e70:	4832      	ldr	r0, [pc, #200]	; (8007f3c <WisolService_Callback+0x294>)
 8007e72:	f7fd fad9 	bl	8005428 <PrintStringVar>
		qCoroutineWaitUntil( WSSFM1XRX_OK_RESPONSE == WSSFM1XRX_GetID(&SigfoxModule,WAIT,SigFoxData.ID) );
 8007e76:	4b29      	ldr	r3, [pc, #164]	; (8007f1c <WisolService_Callback+0x274>)
 8007e78:	225a      	movs	r2, #90	; 0x5a
 8007e7a:	601a      	str	r2, [r3, #0]
 8007e7c:	4a2d      	ldr	r2, [pc, #180]	; (8007f34 <WisolService_Callback+0x28c>)
 8007e7e:	4935      	ldr	r1, [pc, #212]	; (8007f54 <WisolService_Callback+0x2ac>)
 8007e80:	4830      	ldr	r0, [pc, #192]	; (8007f44 <WisolService_Callback+0x29c>)
 8007e82:	f7fd fdbf 	bl	8005a04 <WSSFM1XRX_GetID>
 8007e86:	4603      	mov	r3, r0
 8007e88:	2b03      	cmp	r3, #3
 8007e8a:	d13e      	bne.n	8007f0a <WisolService_Callback+0x262>
		SigFoxData.WilsolService_Status = WSSFM1XRX_STATUS_GET_PAC;
 8007e8c:	4b29      	ldr	r3, [pc, #164]	; (8007f34 <WisolService_Callback+0x28c>)
 8007e8e:	2207      	movs	r2, #7
 8007e90:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		PrintStringVar(&hlpuart1,(uint8_t*) "%d ", SigFoxData.WilsolService_Status);
 8007e94:	4b27      	ldr	r3, [pc, #156]	; (8007f34 <WisolService_Callback+0x28c>)
 8007e96:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8007e9a:	b29b      	uxth	r3, r3
 8007e9c:	461a      	mov	r2, r3
 8007e9e:	492c      	ldr	r1, [pc, #176]	; (8007f50 <WisolService_Callback+0x2a8>)
 8007ea0:	4826      	ldr	r0, [pc, #152]	; (8007f3c <WisolService_Callback+0x294>)
 8007ea2:	f7fd fac1 	bl	8005428 <PrintStringVar>
		qCoroutineWaitUntil( WSSFM1XRX_OK_RESPONSE == WSSFM1XRX_GetPAC(&SigfoxModule,WAIT,SigFoxData.PAC) );
 8007ea6:	4b1d      	ldr	r3, [pc, #116]	; (8007f1c <WisolService_Callback+0x274>)
 8007ea8:	225e      	movs	r2, #94	; 0x5e
 8007eaa:	601a      	str	r2, [r3, #0]
 8007eac:	4a2b      	ldr	r2, [pc, #172]	; (8007f5c <WisolService_Callback+0x2b4>)
 8007eae:	4929      	ldr	r1, [pc, #164]	; (8007f54 <WisolService_Callback+0x2ac>)
 8007eb0:	4824      	ldr	r0, [pc, #144]	; (8007f44 <WisolService_Callback+0x29c>)
 8007eb2:	f7fd fdbb 	bl	8005a2c <WSSFM1XRX_GetPAC>
 8007eb6:	4603      	mov	r3, r0
 8007eb8:	2b03      	cmp	r3, #3
 8007eba:	d128      	bne.n	8007f0e <WisolService_Callback+0x266>
		SigFoxData.WilsolService_Status = WSSFM1XRX_STATUS_MODULE_INITIALIZED;
 8007ebc:	4b1d      	ldr	r3, [pc, #116]	; (8007f34 <WisolService_Callback+0x28c>)
 8007ebe:	2208      	movs	r2, #8
 8007ec0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		PrintStringVar(&hlpuart1,(uint8_t*) "%d ", SigFoxData.WilsolService_Status);
 8007ec4:	4b1b      	ldr	r3, [pc, #108]	; (8007f34 <WisolService_Callback+0x28c>)
 8007ec6:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8007eca:	b29b      	uxth	r3, r3
 8007ecc:	461a      	mov	r2, r3
 8007ece:	4920      	ldr	r1, [pc, #128]	; (8007f50 <WisolService_Callback+0x2a8>)
 8007ed0:	481a      	ldr	r0, [pc, #104]	; (8007f3c <WisolService_Callback+0x294>)
 8007ed2:	f7fd faa9 	bl	8005428 <PrintStringVar>
		SigFoxData.ReadyToUplink = 1;
 8007ed6:	4b17      	ldr	r3, [pc, #92]	; (8007f34 <WisolService_Callback+0x28c>)
 8007ed8:	2201      	movs	r2, #1
 8007eda:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
		qCoroutineWaitUntil( SigFoxData.WilsolService_Status == WSSFM1XRX_STATUS_IDLE  );
 8007ede:	4b0f      	ldr	r3, [pc, #60]	; (8007f1c <WisolService_Callback+0x274>)
 8007ee0:	2266      	movs	r2, #102	; 0x66
 8007ee2:	601a      	str	r2, [r3, #0]
 8007ee4:	4b13      	ldr	r3, [pc, #76]	; (8007f34 <WisolService_Callback+0x28c>)
 8007ee6:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8007eea:	2b0d      	cmp	r3, #13
 8007eec:	d111      	bne.n	8007f12 <WisolService_Callback+0x26a>
	}qCoroutineEnd;
 8007eee:	4b0b      	ldr	r3, [pc, #44]	; (8007f1c <WisolService_Callback+0x274>)
 8007ef0:	4a0b      	ldr	r2, [pc, #44]	; (8007f20 <WisolService_Callback+0x278>)
 8007ef2:	601a      	str	r2, [r3, #0]
}
 8007ef4:	e00e      	b.n	8007f14 <WisolService_Callback+0x26c>
		qCoroutineWaitUntil( qSTimerExpired(&timeout) );
 8007ef6:	bf00      	nop
 8007ef8:	e00c      	b.n	8007f14 <WisolService_Callback+0x26c>
		qCoroutineWaitUntil( ( WSSFM1XRX_OK_RESPONSE == (ret = WSSFM1XRX_CheckModule(&SigfoxModule, WAIT)) )  || (WSSFM1XRX_MAX_RETRIES_REACHED == ret)  );
 8007efa:	bf00      	nop
 8007efc:	e00a      	b.n	8007f14 <WisolService_Callback+0x26c>
		qCoroutineWaitUntil( WSSFM1XRX_OK_RESPONSE == WSSFM1XRX_GetVoltage(&SigfoxModule,WAIT,&SigFoxData.VBatt) );
 8007efe:	bf00      	nop
 8007f00:	e008      	b.n	8007f14 <WisolService_Callback+0x26c>
		qCoroutineWaitUntil( WSSFM1XRX_OK_RESPONSE == WSSFM1XRX_ChangeFrequencyUL(&SigfoxModule,WAIT,WSSFM1XRX_RCZ4)   );
 8007f02:	bf00      	nop
 8007f04:	e006      	b.n	8007f14 <WisolService_Callback+0x26c>
		qCoroutineWaitUntil( WSSFM1XRX_OK_RESPONSE == WSSFM1XRX_SaveParameters(&SigfoxModule,WAIT) );
 8007f06:	bf00      	nop
 8007f08:	e004      	b.n	8007f14 <WisolService_Callback+0x26c>
		qCoroutineWaitUntil( WSSFM1XRX_OK_RESPONSE == WSSFM1XRX_GetID(&SigfoxModule,WAIT,SigFoxData.ID) );
 8007f0a:	bf00      	nop
 8007f0c:	e002      	b.n	8007f14 <WisolService_Callback+0x26c>
		qCoroutineWaitUntil( WSSFM1XRX_OK_RESPONSE == WSSFM1XRX_GetPAC(&SigfoxModule,WAIT,SigFoxData.PAC) );
 8007f0e:	bf00      	nop
 8007f10:	e000      	b.n	8007f14 <WisolService_Callback+0x26c>
		qCoroutineWaitUntil( SigFoxData.WilsolService_Status == WSSFM1XRX_STATUS_IDLE  );
 8007f12:	bf00      	nop
}
 8007f14:	bf00      	nop
 8007f16:	3708      	adds	r7, #8
 8007f18:	46bd      	mov	sp, r7
 8007f1a:	bd80      	pop	{r7, pc}
 8007f1c:	20000030 	.word	0x20000030
 8007f20:	ffff8002 	.word	0xffff8002
 8007f24:	48000800 	.word	0x48000800
 8007f28:	080097e8 	.word	0x080097e8
 8007f2c:	08009808 	.word	0x08009808
 8007f30:	0800980c 	.word	0x0800980c
 8007f34:	200003d0 	.word	0x200003d0
 8007f38:	0800982c 	.word	0x0800982c
 8007f3c:	20000450 	.word	0x20000450
 8007f40:	08005899 	.word	0x08005899
 8007f44:	2000064c 	.word	0x2000064c
 8007f48:	200002c1 	.word	0x200002c1
 8007f4c:	200002c4 	.word	0x200002c4
 8007f50:	080097dc 	.word	0x080097dc
 8007f54:	0800581d 	.word	0x0800581d
 8007f58:	200003f2 	.word	0x200003f2
 8007f5c:	200003dc 	.word	0x200003dc

08007f60 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8007f60:	b580      	push	{r7, lr}
 8007f62:	b086      	sub	sp, #24
 8007f64:	af06      	add	r7, sp, #24
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8007f66:	f7f8 ff49 	bl	8000dfc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8007f6a:	f000 f8d3 	bl	8008114 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8007f6e:	f000 fa87 	bl	8008480 <MX_GPIO_Init>
  MX_LPUART1_UART_Init();
 8007f72:	f000 f9c7 	bl	8008304 <MX_LPUART1_UART_Init>
  MX_USART3_UART_Init();
 8007f76:	f000 fa21 	bl	80083bc <MX_USART3_UART_Init>
  MX_USART2_UART_Init();
 8007f7a:	f000 f9ef 	bl	800835c <MX_USART2_UART_Init>
  MX_ADC1_Init();
 8007f7e:	f000 f94b 	bl	8008218 <MX_ADC1_Init>
  MX_RTC_Init();
 8007f82:	f000 fa4b 	bl	800841c <MX_RTC_Init>
  /* USER CODE BEGIN 2 */

	HAL_UART_Receive_IT(&huart2,(uint8_t *)&UART_RX.Data,USART_RX_AMOUNT_BYTES);
 8007f86:	2201      	movs	r2, #1
 8007f88:	4940      	ldr	r1, [pc, #256]	; (800808c <main+0x12c>)
 8007f8a:	4841      	ldr	r0, [pc, #260]	; (8008090 <main+0x130>)
 8007f8c:	f7fc fa68 	bl	8004460 <HAL_UART_Receive_IT>
	HAL_UART_Receive_IT(&huart3,(uint8_t *)&UART_RX3.Data,USART_RX_AMOUNT_BYTES);
 8007f90:	2201      	movs	r2, #1
 8007f92:	4940      	ldr	r1, [pc, #256]	; (8008094 <main+0x134>)
 8007f94:	4840      	ldr	r0, [pc, #256]	; (8008098 <main+0x138>)
 8007f96:	f7fc fa63 	bl	8004460 <HAL_UART_Receive_IT>
	SigfoxModule.StatusFlag = WSSFM1XRX_Init(&SigfoxModule, RSTCtrl_Sigfox,
 8007f9a:	2304      	movs	r3, #4
 8007f9c:	9305      	str	r3, [sp, #20]
 8007f9e:	2325      	movs	r3, #37	; 0x25
 8007fa0:	9304      	str	r3, [sp, #16]
 8007fa2:	4b3e      	ldr	r3, [pc, #248]	; (800809c <main+0x13c>)
 8007fa4:	9303      	str	r3, [sp, #12]
 8007fa6:	4b3e      	ldr	r3, [pc, #248]	; (80080a0 <main+0x140>)
 8007fa8:	9302      	str	r3, [sp, #8]
 8007faa:	4b3e      	ldr	r3, [pc, #248]	; (80080a4 <main+0x144>)
 8007fac:	9301      	str	r3, [sp, #4]
 8007fae:	2303      	movs	r3, #3
 8007fb0:	9300      	str	r3, [sp, #0]
 8007fb2:	4b3d      	ldr	r3, [pc, #244]	; (80080a8 <main+0x148>)
 8007fb4:	4a3d      	ldr	r2, [pc, #244]	; (80080ac <main+0x14c>)
 8007fb6:	493e      	ldr	r1, [pc, #248]	; (80080b0 <main+0x150>)
 8007fb8:	483e      	ldr	r0, [pc, #248]	; (80080b4 <main+0x154>)
 8007fba:	f7fd fbef 	bl	800579c <WSSFM1XRX_Init>
 8007fbe:	4603      	mov	r3, r0
 8007fc0:	461a      	mov	r2, r3
 8007fc2:	4b3c      	ldr	r3, [pc, #240]	; (80080b4 <main+0x154>)
 8007fc4:	76da      	strb	r2, [r3, #27]
			RST2Ctrl_Sigfox, PutCharWrapperUart_1,
			WSSFM1XRX_RCZ4, DiscrimateFrameType, HAL_GetTick,BufferRxFrame,
			sizeof(BufferRxFrame), 4);
	SigFoxData.ReadyToUplink = 0;
 8007fc6:	4b3c      	ldr	r3, [pc, #240]	; (80080b8 <main+0x158>)
 8007fc8:	2200      	movs	r2, #0
 8007fca:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

	SigFoxData.ReadyToUplink = 0;
 8007fce:	4b3a      	ldr	r3, [pc, #232]	; (80080b8 <main+0x158>)
 8007fd0:	2200      	movs	r2, #0
 8007fd2:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
	SigFoxData.WilsolService_Status = WSSFM1XRX_STATUS_MODULE_NOT_INITIALIZED;
 8007fd6:	4b38      	ldr	r3, [pc, #224]	; (80080b8 <main+0x158>)
 8007fd8:	220e      	movs	r2, #14
 8007fda:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

	qSetDebugFcn(UART_DEBUG);
 8007fde:	4b37      	ldr	r3, [pc, #220]	; (80080bc <main+0x15c>)
 8007fe0:	4a37      	ldr	r2, [pc, #220]	; (80080c0 <main+0x160>)
 8007fe2:	601a      	str	r2, [r3, #0]
	//HAL_PWR_EnableWakeUpPin(PWR_WAKEUP_PIN1); // quitar
	qResponseInitialize(&ResponseObject);
 8007fe4:	4837      	ldr	r0, [pc, #220]	; (80080c4 <main+0x164>)
 8007fe6:	f7ff fac2 	bl	800756e <qResponseInitialize>
	//qResponseInitialize(&ResponseObjectLora);

	ProjectInformation();
 8007fea:	f7fd fb6f 	bl	80056cc <ProjectInformation>
	get_system_reset_cause();
 8007fee:	f7fd fa9d 	bl	800552c <get_system_reset_cause>
	qSchedulerSetup(HAL_GetTick, 0.001, IdleTask_Callback, 0);
 8007ff2:	2300      	movs	r3, #0
 8007ff4:	463a      	mov	r2, r7
 8007ff6:	4934      	ldr	r1, [pc, #208]	; (80080c8 <main+0x168>)
 8007ff8:	ed9f 0a34 	vldr	s0, [pc, #208]	; 80080cc <main+0x16c>
 8007ffc:	4828      	ldr	r0, [pc, #160]	; (80080a0 <main+0x140>)
 8007ffe:	f7fe f95d 	bl	80062bc <_qInitScheduler>

	qEdgeCheck_Initialize(&InputCheck, QREG_32BIT, 100);
 8008002:	2264      	movs	r2, #100	; 0x64
 8008004:	4932      	ldr	r1, [pc, #200]	; (80080d0 <main+0x170>)
 8008006:	4833      	ldr	r0, [pc, #204]	; (80080d4 <main+0x174>)
 8008008:	f7ff fb6a 	bl	80076e0 <qEdgeCheck_Initialize>
	qEdgeCheck_InsertNode(&InputCheck, &InputButton, GPIOB_BASE, 0);
 800800c:	2300      	movs	r3, #0
 800800e:	4a32      	ldr	r2, [pc, #200]	; (80080d8 <main+0x178>)
 8008010:	4932      	ldr	r1, [pc, #200]	; (80080dc <main+0x17c>)
 8008012:	4830      	ldr	r0, [pc, #192]	; (80080d4 <main+0x174>)
 8008014:	f7ff fb8c 	bl	8007730 <qEdgeCheck_InsertNode>

	qQueueCreate(&SigFox_UplinkQueue, mQueue_Stack, sizeof(SigfoxServiceRequest_t), 2);
 8008018:	2302      	movs	r3, #2
 800801a:	220d      	movs	r2, #13
 800801c:	4930      	ldr	r1, [pc, #192]	; (80080e0 <main+0x180>)
 800801e:	4831      	ldr	r0, [pc, #196]	; (80080e4 <main+0x184>)
 8008020:	f7fe ff24 	bl	8006e6c <qQueueCreate>
	qTaskSetState(&Task_Wisol_Service,qEnabled);
 8008024:	2101      	movs	r1, #1
 8008026:	4830      	ldr	r0, [pc, #192]	; (80080e8 <main+0x188>)
 8008028:	f7fe f89a 	bl	8006160 <qTaskSetState>

	qSchedulerAddSMTask(&Task_ApplicationFSM, MEDIUM_Priority, 0.01, &StateMachine_ApplicationFSM, State_Init,NULL, NULL, State_Failure, NULL, qEnabled, NULL);
 800802c:	2300      	movs	r3, #0
 800802e:	9305      	str	r3, [sp, #20]
 8008030:	2301      	movs	r3, #1
 8008032:	9304      	str	r3, [sp, #16]
 8008034:	2300      	movs	r3, #0
 8008036:	9303      	str	r3, [sp, #12]
 8008038:	4b2c      	ldr	r3, [pc, #176]	; (80080ec <main+0x18c>)
 800803a:	9302      	str	r3, [sp, #8]
 800803c:	2300      	movs	r3, #0
 800803e:	9301      	str	r3, [sp, #4]
 8008040:	2300      	movs	r3, #0
 8008042:	9300      	str	r3, [sp, #0]
 8008044:	4b2a      	ldr	r3, [pc, #168]	; (80080f0 <main+0x190>)
 8008046:	4a2b      	ldr	r2, [pc, #172]	; (80080f4 <main+0x194>)
 8008048:	ed9f 0a2b 	vldr	s0, [pc, #172]	; 80080f8 <main+0x198>
 800804c:	217f      	movs	r1, #127	; 0x7f
 800804e:	482b      	ldr	r0, [pc, #172]	; (80080fc <main+0x19c>)
 8008050:	f7fe fa2a 	bl	80064a8 <qSchedulerAdd_StateMachineTask>
	qSchedulerAddxTask(&Task_Wisol_Service, WisolService_Callback, MEDIUM_Priority, 0.1, qPeriodic, qEnabled, NULL); /*en el mismo tiempo de la maquina de estados se pega en ATRC?? corutina??*/
 8008054:	2300      	movs	r3, #0
 8008056:	9301      	str	r3, [sp, #4]
 8008058:	2301      	movs	r3, #1
 800805a:	9300      	str	r3, [sp, #0]
 800805c:	4b28      	ldr	r3, [pc, #160]	; (8008100 <main+0x1a0>)
 800805e:	ed9f 0a29 	vldr	s0, [pc, #164]	; 8008104 <main+0x1a4>
 8008062:	227f      	movs	r2, #127	; 0x7f
 8008064:	4928      	ldr	r1, [pc, #160]	; (8008108 <main+0x1a8>)
 8008066:	4820      	ldr	r0, [pc, #128]	; (80080e8 <main+0x188>)
 8008068:	f7fe f982 	bl	8006370 <qSchedulerAdd_Task>
	//qSchedulerAddxTask(&Task_LoRaWANService, LoRaWANService_Callback, MEDIUM_Priority, 0.1, qPeriodic, qDisabled, NULL); /*en el mismo tiempo de la maquina de estados se pega en ATRC?? corutina??*/

	qSchedulerAdd_EventTask(&Task_UplinkDispatcher, UplinkDispatcher_Callback, qHigh_Priority, NULL);
 800806c:	2300      	movs	r3, #0
 800806e:	22fe      	movs	r2, #254	; 0xfe
 8008070:	4926      	ldr	r1, [pc, #152]	; (800810c <main+0x1ac>)
 8008072:	4827      	ldr	r0, [pc, #156]	; (8008110 <main+0x1b0>)
 8008074:	f7fe f9fc 	bl	8006470 <qSchedulerAdd_EventTask>
	qTaskAttachQueue(&Task_UplinkDispatcher, &SigFox_UplinkQueue, qQUEUE_COUNT, 1);
 8008078:	2301      	movs	r3, #1
 800807a:	2205      	movs	r2, #5
 800807c:	4919      	ldr	r1, [pc, #100]	; (80080e4 <main+0x184>)
 800807e:	4824      	ldr	r0, [pc, #144]	; (8008110 <main+0x1b0>)
 8008080:	f7fe faf6 	bl	8006670 <qTaskAttachQueue>

	qSchedulerRun();
 8008084:	f7fe fbd2 	bl	800682c <qSchedulerRun>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  while (1)
 8008088:	e7fe      	b.n	8008088 <main+0x128>
 800808a:	bf00      	nop
 800808c:	20000649 	.word	0x20000649
 8008090:	200005a0 	.word	0x200005a0
 8008094:	20000335 	.word	0x20000335
 8008098:	20000350 	.word	0x20000350
 800809c:	2000052c 	.word	0x2000052c
 80080a0:	08000ec5 	.word	0x08000ec5
 80080a4:	080054d1 	.word	0x080054d1
 80080a8:	0800538d 	.word	0x0800538d
 80080ac:	08005355 	.word	0x08005355
 80080b0:	08005321 	.word	0x08005321
 80080b4:	2000064c 	.word	0x2000064c
 80080b8:	200003d0 	.word	0x200003d0
 80080bc:	20000298 	.word	0x20000298
 80080c0:	080053c5 	.word	0x080053c5
 80080c4:	20000338 	.word	0x20000338
 80080c8:	08007b39 	.word	0x08007b39
 80080cc:	3a83126f 	.word	0x3a83126f
 80080d0:	080076a5 	.word	0x080076a5
 80080d4:	200004d4 	.word	0x200004d4
 80080d8:	48000400 	.word	0x48000400
 80080dc:	20000344 	.word	0x20000344
 80080e0:	20000228 	.word	0x20000228
 80080e4:	20000438 	.word	0x20000438
 80080e8:	200004e8 	.word	0x200004e8
 80080ec:	0800778b 	.word	0x0800778b
 80080f0:	08007881 	.word	0x08007881
 80080f4:	200002e0 	.word	0x200002e0
 80080f8:	3c23d70a 	.word	0x3c23d70a
 80080fc:	2000067c 	.word	0x2000067c
 8008100:	ffff8000 	.word	0xffff8000
 8008104:	3dcccccd 	.word	0x3dcccccd
 8008108:	08007ca9 	.word	0x08007ca9
 800810c:	08007b4d 	.word	0x08007b4d
 8008110:	200006c0 	.word	0x200006c0

08008114 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8008114:	b580      	push	{r7, lr}
 8008116:	b0b8      	sub	sp, #224	; 0xe0
 8008118:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800811a:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800811e:	2244      	movs	r2, #68	; 0x44
 8008120:	2100      	movs	r1, #0
 8008122:	4618      	mov	r0, r3
 8008124:	f000 fcd6 	bl	8008ad4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8008128:	f107 0388 	add.w	r3, r7, #136	; 0x88
 800812c:	2200      	movs	r2, #0
 800812e:	601a      	str	r2, [r3, #0]
 8008130:	605a      	str	r2, [r3, #4]
 8008132:	609a      	str	r2, [r3, #8]
 8008134:	60da      	str	r2, [r3, #12]
 8008136:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8008138:	1d3b      	adds	r3, r7, #4
 800813a:	2284      	movs	r2, #132	; 0x84
 800813c:	2100      	movs	r1, #0
 800813e:	4618      	mov	r0, r3
 8008140:	f000 fcc8 	bl	8008ad4 <memset>

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 8008144:	230a      	movs	r3, #10
 8008146:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800814a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800814e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8008152:	2310      	movs	r3, #16
 8008154:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8008158:	2301      	movs	r3, #1
 800815a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800815e:	2300      	movs	r3, #0
 8008160:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8008164:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8008168:	4618      	mov	r0, r3
 800816a:	f7fa fd27 	bl	8002bbc <HAL_RCC_OscConfig>
 800816e:	4603      	mov	r3, r0
 8008170:	2b00      	cmp	r3, #0
 8008172:	d001      	beq.n	8008178 <SystemClock_Config+0x64>
  {
    Error_Handler();
 8008174:	f000 fa00 	bl	8008578 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8008178:	230f      	movs	r3, #15
 800817a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800817e:	2301      	movs	r3, #1
 8008180:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8008184:	2300      	movs	r3, #0
 8008186:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800818a:	2300      	movs	r3, #0
 800818c:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8008190:	2300      	movs	r3, #0
 8008192:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8008196:	f107 0388 	add.w	r3, r7, #136	; 0x88
 800819a:	2100      	movs	r1, #0
 800819c:	4618      	mov	r0, r3
 800819e:	f7fb f8bd 	bl	800331c <HAL_RCC_ClockConfig>
 80081a2:	4603      	mov	r3, r0
 80081a4:	2b00      	cmp	r3, #0
 80081a6:	d001      	beq.n	80081ac <SystemClock_Config+0x98>
  {
    Error_Handler();
 80081a8:	f000 f9e6 	bl	8008578 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_USART2
 80081ac:	4b19      	ldr	r3, [pc, #100]	; (8008214 <SystemClock_Config+0x100>)
 80081ae:	607b      	str	r3, [r7, #4]
                              |RCC_PERIPHCLK_USART3|RCC_PERIPHCLK_LPUART1
                              |RCC_PERIPHCLK_ADC;
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80081b0:	2300      	movs	r3, #0
 80081b2:	643b      	str	r3, [r7, #64]	; 0x40
  PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 80081b4:	2300      	movs	r3, #0
 80081b6:	647b      	str	r3, [r7, #68]	; 0x44
  PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 80081b8:	2300      	movs	r3, #0
 80081ba:	653b      	str	r3, [r7, #80]	; 0x50
  PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 80081bc:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80081c0:	67bb      	str	r3, [r7, #120]	; 0x78
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 80081c2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80081c6:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
 80081ca:	2302      	movs	r3, #2
 80081cc:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 80081ce:	2301      	movs	r3, #1
 80081d0:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.PLLSAI1.PLLSAI1N = 16;
 80081d2:	2310      	movs	r3, #16
 80081d4:	613b      	str	r3, [r7, #16]
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 80081d6:	2307      	movs	r3, #7
 80081d8:	617b      	str	r3, [r7, #20]
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 80081da:	2302      	movs	r3, #2
 80081dc:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV8;
 80081de:	2308      	movs	r3, #8
 80081e0:	61fb      	str	r3, [r7, #28]
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 80081e2:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80081e6:	623b      	str	r3, [r7, #32]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80081e8:	1d3b      	adds	r3, r7, #4
 80081ea:	4618      	mov	r0, r3
 80081ec:	f7fb fa9a 	bl	8003724 <HAL_RCCEx_PeriphCLKConfig>
 80081f0:	4603      	mov	r3, r0
 80081f2:	2b00      	cmp	r3, #0
 80081f4:	d001      	beq.n	80081fa <SystemClock_Config+0xe6>
  {
    Error_Handler();
 80081f6:	f000 f9bf 	bl	8008578 <Error_Handler>
  }
  /** Configure the main internal regulator output voltage 
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80081fa:	f44f 7000 	mov.w	r0, #512	; 0x200
 80081fe:	f7fa fc87 	bl	8002b10 <HAL_PWREx_ControlVoltageScaling>
 8008202:	4603      	mov	r3, r0
 8008204:	2b00      	cmp	r3, #0
 8008206:	d001      	beq.n	800820c <SystemClock_Config+0xf8>
  {
    Error_Handler();
 8008208:	f000 f9b6 	bl	8008578 <Error_Handler>
  }
}
 800820c:	bf00      	nop
 800820e:	37e0      	adds	r7, #224	; 0xe0
 8008210:	46bd      	mov	sp, r7
 8008212:	bd80      	pop	{r7, pc}
 8008214:	00024026 	.word	0x00024026

08008218 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8008218:	b580      	push	{r7, lr}
 800821a:	b08a      	sub	sp, #40	; 0x28
 800821c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800821e:	f107 031c 	add.w	r3, r7, #28
 8008222:	2200      	movs	r2, #0
 8008224:	601a      	str	r2, [r3, #0]
 8008226:	605a      	str	r2, [r3, #4]
 8008228:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800822a:	1d3b      	adds	r3, r7, #4
 800822c:	2200      	movs	r2, #0
 800822e:	601a      	str	r2, [r3, #0]
 8008230:	605a      	str	r2, [r3, #4]
 8008232:	609a      	str	r2, [r3, #8]
 8008234:	60da      	str	r2, [r3, #12]
 8008236:	611a      	str	r2, [r3, #16]
 8008238:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config 
  */
  hadc1.Instance = ADC1;
 800823a:	4b2f      	ldr	r3, [pc, #188]	; (80082f8 <MX_ADC1_Init+0xe0>)
 800823c:	4a2f      	ldr	r2, [pc, #188]	; (80082fc <MX_ADC1_Init+0xe4>)
 800823e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8008240:	4b2d      	ldr	r3, [pc, #180]	; (80082f8 <MX_ADC1_Init+0xe0>)
 8008242:	2200      	movs	r2, #0
 8008244:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8008246:	4b2c      	ldr	r3, [pc, #176]	; (80082f8 <MX_ADC1_Init+0xe0>)
 8008248:	2200      	movs	r2, #0
 800824a:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800824c:	4b2a      	ldr	r3, [pc, #168]	; (80082f8 <MX_ADC1_Init+0xe0>)
 800824e:	2200      	movs	r2, #0
 8008250:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8008252:	4b29      	ldr	r3, [pc, #164]	; (80082f8 <MX_ADC1_Init+0xe0>)
 8008254:	2200      	movs	r2, #0
 8008256:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8008258:	4b27      	ldr	r3, [pc, #156]	; (80082f8 <MX_ADC1_Init+0xe0>)
 800825a:	2204      	movs	r2, #4
 800825c:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800825e:	4b26      	ldr	r3, [pc, #152]	; (80082f8 <MX_ADC1_Init+0xe0>)
 8008260:	2200      	movs	r2, #0
 8008262:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8008264:	4b24      	ldr	r3, [pc, #144]	; (80082f8 <MX_ADC1_Init+0xe0>)
 8008266:	2200      	movs	r2, #0
 8008268:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 800826a:	4b23      	ldr	r3, [pc, #140]	; (80082f8 <MX_ADC1_Init+0xe0>)
 800826c:	2201      	movs	r2, #1
 800826e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8008270:	4b21      	ldr	r3, [pc, #132]	; (80082f8 <MX_ADC1_Init+0xe0>)
 8008272:	2200      	movs	r2, #0
 8008274:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8008278:	4b1f      	ldr	r3, [pc, #124]	; (80082f8 <MX_ADC1_Init+0xe0>)
 800827a:	2200      	movs	r2, #0
 800827c:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800827e:	4b1e      	ldr	r3, [pc, #120]	; (80082f8 <MX_ADC1_Init+0xe0>)
 8008280:	2200      	movs	r2, #0
 8008282:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8008284:	4b1c      	ldr	r3, [pc, #112]	; (80082f8 <MX_ADC1_Init+0xe0>)
 8008286:	2200      	movs	r2, #0
 8008288:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800828c:	4b1a      	ldr	r3, [pc, #104]	; (80082f8 <MX_ADC1_Init+0xe0>)
 800828e:	2200      	movs	r2, #0
 8008290:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8008292:	4b19      	ldr	r3, [pc, #100]	; (80082f8 <MX_ADC1_Init+0xe0>)
 8008294:	2200      	movs	r2, #0
 8008296:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800829a:	4817      	ldr	r0, [pc, #92]	; (80082f8 <MX_ADC1_Init+0xe0>)
 800829c:	f7f9 f842 	bl	8001324 <HAL_ADC_Init>
 80082a0:	4603      	mov	r3, r0
 80082a2:	2b00      	cmp	r3, #0
 80082a4:	d001      	beq.n	80082aa <MX_ADC1_Init+0x92>
  {
    Error_Handler();
 80082a6:	f000 f967 	bl	8008578 <Error_Handler>
  }
  /** Configure the ADC multi-mode 
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80082aa:	2300      	movs	r3, #0
 80082ac:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80082ae:	f107 031c 	add.w	r3, r7, #28
 80082b2:	4619      	mov	r1, r3
 80082b4:	4810      	ldr	r0, [pc, #64]	; (80082f8 <MX_ADC1_Init+0xe0>)
 80082b6:	f7fa f845 	bl	8002344 <HAL_ADCEx_MultiModeConfigChannel>
 80082ba:	4603      	mov	r3, r0
 80082bc:	2b00      	cmp	r3, #0
 80082be:	d001      	beq.n	80082c4 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 80082c0:	f000 f95a 	bl	8008578 <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_9;
 80082c4:	4b0e      	ldr	r3, [pc, #56]	; (8008300 <MX_ADC1_Init+0xe8>)
 80082c6:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80082c8:	2306      	movs	r3, #6
 80082ca:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_92CYCLES_5;
 80082cc:	2305      	movs	r3, #5
 80082ce:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80082d0:	237f      	movs	r3, #127	; 0x7f
 80082d2:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80082d4:	2304      	movs	r3, #4
 80082d6:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80082d8:	2300      	movs	r3, #0
 80082da:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80082dc:	1d3b      	adds	r3, r7, #4
 80082de:	4619      	mov	r1, r3
 80082e0:	4805      	ldr	r0, [pc, #20]	; (80082f8 <MX_ADC1_Init+0xe0>)
 80082e2:	f7f9 fb3f 	bl	8001964 <HAL_ADC_ConfigChannel>
 80082e6:	4603      	mov	r3, r0
 80082e8:	2b00      	cmp	r3, #0
 80082ea:	d001      	beq.n	80082f0 <MX_ADC1_Init+0xd8>
  {
    Error_Handler();
 80082ec:	f000 f944 	bl	8008578 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80082f0:	bf00      	nop
 80082f2:	3728      	adds	r7, #40	; 0x28
 80082f4:	46bd      	mov	sp, r7
 80082f6:	bd80      	pop	{r7, pc}
 80082f8:	20000714 	.word	0x20000714
 80082fc:	50040000 	.word	0x50040000
 8008300:	25b00200 	.word	0x25b00200

08008304 <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 8008304:	b580      	push	{r7, lr}
 8008306:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8008308:	4b12      	ldr	r3, [pc, #72]	; (8008354 <MX_LPUART1_UART_Init+0x50>)
 800830a:	4a13      	ldr	r2, [pc, #76]	; (8008358 <MX_LPUART1_UART_Init+0x54>)
 800830c:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 800830e:	4b11      	ldr	r3, [pc, #68]	; (8008354 <MX_LPUART1_UART_Init+0x50>)
 8008310:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8008314:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8008316:	4b0f      	ldr	r3, [pc, #60]	; (8008354 <MX_LPUART1_UART_Init+0x50>)
 8008318:	2200      	movs	r2, #0
 800831a:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 800831c:	4b0d      	ldr	r3, [pc, #52]	; (8008354 <MX_LPUART1_UART_Init+0x50>)
 800831e:	2200      	movs	r2, #0
 8008320:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8008322:	4b0c      	ldr	r3, [pc, #48]	; (8008354 <MX_LPUART1_UART_Init+0x50>)
 8008324:	2200      	movs	r2, #0
 8008326:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8008328:	4b0a      	ldr	r3, [pc, #40]	; (8008354 <MX_LPUART1_UART_Init+0x50>)
 800832a:	220c      	movs	r2, #12
 800832c:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800832e:	4b09      	ldr	r3, [pc, #36]	; (8008354 <MX_LPUART1_UART_Init+0x50>)
 8008330:	2200      	movs	r2, #0
 8008332:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8008334:	4b07      	ldr	r3, [pc, #28]	; (8008354 <MX_LPUART1_UART_Init+0x50>)
 8008336:	2200      	movs	r2, #0
 8008338:	621a      	str	r2, [r3, #32]
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800833a:	4b06      	ldr	r3, [pc, #24]	; (8008354 <MX_LPUART1_UART_Init+0x50>)
 800833c:	2200      	movs	r2, #0
 800833e:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8008340:	4804      	ldr	r0, [pc, #16]	; (8008354 <MX_LPUART1_UART_Init+0x50>)
 8008342:	f7fc f83f 	bl	80043c4 <HAL_UART_Init>
 8008346:	4603      	mov	r3, r0
 8008348:	2b00      	cmp	r3, #0
 800834a:	d001      	beq.n	8008350 <MX_LPUART1_UART_Init+0x4c>
  {
    Error_Handler();
 800834c:	f000 f914 	bl	8008578 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8008350:	bf00      	nop
 8008352:	bd80      	pop	{r7, pc}
 8008354:	20000450 	.word	0x20000450
 8008358:	40008000 	.word	0x40008000

0800835c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800835c:	b580      	push	{r7, lr}
 800835e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8008360:	4b14      	ldr	r3, [pc, #80]	; (80083b4 <MX_USART2_UART_Init+0x58>)
 8008362:	4a15      	ldr	r2, [pc, #84]	; (80083b8 <MX_USART2_UART_Init+0x5c>)
 8008364:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8008366:	4b13      	ldr	r3, [pc, #76]	; (80083b4 <MX_USART2_UART_Init+0x58>)
 8008368:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 800836c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800836e:	4b11      	ldr	r3, [pc, #68]	; (80083b4 <MX_USART2_UART_Init+0x58>)
 8008370:	2200      	movs	r2, #0
 8008372:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8008374:	4b0f      	ldr	r3, [pc, #60]	; (80083b4 <MX_USART2_UART_Init+0x58>)
 8008376:	2200      	movs	r2, #0
 8008378:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800837a:	4b0e      	ldr	r3, [pc, #56]	; (80083b4 <MX_USART2_UART_Init+0x58>)
 800837c:	2200      	movs	r2, #0
 800837e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8008380:	4b0c      	ldr	r3, [pc, #48]	; (80083b4 <MX_USART2_UART_Init+0x58>)
 8008382:	220c      	movs	r2, #12
 8008384:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8008386:	4b0b      	ldr	r3, [pc, #44]	; (80083b4 <MX_USART2_UART_Init+0x58>)
 8008388:	2200      	movs	r2, #0
 800838a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800838c:	4b09      	ldr	r3, [pc, #36]	; (80083b4 <MX_USART2_UART_Init+0x58>)
 800838e:	2200      	movs	r2, #0
 8008390:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8008392:	4b08      	ldr	r3, [pc, #32]	; (80083b4 <MX_USART2_UART_Init+0x58>)
 8008394:	2200      	movs	r2, #0
 8008396:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8008398:	4b06      	ldr	r3, [pc, #24]	; (80083b4 <MX_USART2_UART_Init+0x58>)
 800839a:	2200      	movs	r2, #0
 800839c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800839e:	4805      	ldr	r0, [pc, #20]	; (80083b4 <MX_USART2_UART_Init+0x58>)
 80083a0:	f7fc f810 	bl	80043c4 <HAL_UART_Init>
 80083a4:	4603      	mov	r3, r0
 80083a6:	2b00      	cmp	r3, #0
 80083a8:	d001      	beq.n	80083ae <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80083aa:	f000 f8e5 	bl	8008578 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80083ae:	bf00      	nop
 80083b0:	bd80      	pop	{r7, pc}
 80083b2:	bf00      	nop
 80083b4:	200005a0 	.word	0x200005a0
 80083b8:	40004400 	.word	0x40004400

080083bc <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80083bc:	b580      	push	{r7, lr}
 80083be:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80083c0:	4b14      	ldr	r3, [pc, #80]	; (8008414 <MX_USART3_UART_Init+0x58>)
 80083c2:	4a15      	ldr	r2, [pc, #84]	; (8008418 <MX_USART3_UART_Init+0x5c>)
 80083c4:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 57600;
 80083c6:	4b13      	ldr	r3, [pc, #76]	; (8008414 <MX_USART3_UART_Init+0x58>)
 80083c8:	f44f 4261 	mov.w	r2, #57600	; 0xe100
 80083cc:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80083ce:	4b11      	ldr	r3, [pc, #68]	; (8008414 <MX_USART3_UART_Init+0x58>)
 80083d0:	2200      	movs	r2, #0
 80083d2:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80083d4:	4b0f      	ldr	r3, [pc, #60]	; (8008414 <MX_USART3_UART_Init+0x58>)
 80083d6:	2200      	movs	r2, #0
 80083d8:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80083da:	4b0e      	ldr	r3, [pc, #56]	; (8008414 <MX_USART3_UART_Init+0x58>)
 80083dc:	2200      	movs	r2, #0
 80083de:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80083e0:	4b0c      	ldr	r3, [pc, #48]	; (8008414 <MX_USART3_UART_Init+0x58>)
 80083e2:	220c      	movs	r2, #12
 80083e4:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80083e6:	4b0b      	ldr	r3, [pc, #44]	; (8008414 <MX_USART3_UART_Init+0x58>)
 80083e8:	2200      	movs	r2, #0
 80083ea:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80083ec:	4b09      	ldr	r3, [pc, #36]	; (8008414 <MX_USART3_UART_Init+0x58>)
 80083ee:	2200      	movs	r2, #0
 80083f0:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80083f2:	4b08      	ldr	r3, [pc, #32]	; (8008414 <MX_USART3_UART_Init+0x58>)
 80083f4:	2200      	movs	r2, #0
 80083f6:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80083f8:	4b06      	ldr	r3, [pc, #24]	; (8008414 <MX_USART3_UART_Init+0x58>)
 80083fa:	2200      	movs	r2, #0
 80083fc:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80083fe:	4805      	ldr	r0, [pc, #20]	; (8008414 <MX_USART3_UART_Init+0x58>)
 8008400:	f7fb ffe0 	bl	80043c4 <HAL_UART_Init>
 8008404:	4603      	mov	r3, r0
 8008406:	2b00      	cmp	r3, #0
 8008408:	d001      	beq.n	800840e <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 800840a:	f000 f8b5 	bl	8008578 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800840e:	bf00      	nop
 8008410:	bd80      	pop	{r7, pc}
 8008412:	bf00      	nop
 8008414:	20000350 	.word	0x20000350
 8008418:	40004800 	.word	0x40004800

0800841c <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 800841c:	b580      	push	{r7, lr}
 800841e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only 
  */
  hrtc.Instance = RTC;
 8008420:	4b15      	ldr	r3, [pc, #84]	; (8008478 <MX_RTC_Init+0x5c>)
 8008422:	4a16      	ldr	r2, [pc, #88]	; (800847c <MX_RTC_Init+0x60>)
 8008424:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8008426:	4b14      	ldr	r3, [pc, #80]	; (8008478 <MX_RTC_Init+0x5c>)
 8008428:	2200      	movs	r2, #0
 800842a:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 800842c:	4b12      	ldr	r3, [pc, #72]	; (8008478 <MX_RTC_Init+0x5c>)
 800842e:	227f      	movs	r2, #127	; 0x7f
 8008430:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8008432:	4b11      	ldr	r3, [pc, #68]	; (8008478 <MX_RTC_Init+0x5c>)
 8008434:	22ff      	movs	r2, #255	; 0xff
 8008436:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8008438:	4b0f      	ldr	r3, [pc, #60]	; (8008478 <MX_RTC_Init+0x5c>)
 800843a:	2200      	movs	r2, #0
 800843c:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 800843e:	4b0e      	ldr	r3, [pc, #56]	; (8008478 <MX_RTC_Init+0x5c>)
 8008440:	2200      	movs	r2, #0
 8008442:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8008444:	4b0c      	ldr	r3, [pc, #48]	; (8008478 <MX_RTC_Init+0x5c>)
 8008446:	2200      	movs	r2, #0
 8008448:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 800844a:	4b0b      	ldr	r3, [pc, #44]	; (8008478 <MX_RTC_Init+0x5c>)
 800844c:	2200      	movs	r2, #0
 800844e:	61da      	str	r2, [r3, #28]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8008450:	4809      	ldr	r0, [pc, #36]	; (8008478 <MX_RTC_Init+0x5c>)
 8008452:	f7fb fde7 	bl	8004024 <HAL_RTC_Init>
 8008456:	4603      	mov	r3, r0
 8008458:	2b00      	cmp	r3, #0
 800845a:	d001      	beq.n	8008460 <MX_RTC_Init+0x44>
  {
    Error_Handler();
 800845c:	f000 f88c 	bl	8008578 <Error_Handler>
  }
  /** Enable the WakeUp 
  */
  if (HAL_RTCEx_SetWakeUpTimer_IT(&hrtc, 30, RTC_WAKEUPCLOCK_CK_SPRE_16BITS) != HAL_OK)
 8008460:	2204      	movs	r2, #4
 8008462:	211e      	movs	r1, #30
 8008464:	4804      	ldr	r0, [pc, #16]	; (8008478 <MX_RTC_Init+0x5c>)
 8008466:	f7fb fef3 	bl	8004250 <HAL_RTCEx_SetWakeUpTimer_IT>
 800846a:	4603      	mov	r3, r0
 800846c:	2b00      	cmp	r3, #0
 800846e:	d001      	beq.n	8008474 <MX_RTC_Init+0x58>
  {
    Error_Handler();
 8008470:	f000 f882 	bl	8008578 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8008474:	bf00      	nop
 8008476:	bd80      	pop	{r7, pc}
 8008478:	20000778 	.word	0x20000778
 800847c:	40002800 	.word	0x40002800

08008480 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8008480:	b580      	push	{r7, lr}
 8008482:	b088      	sub	sp, #32
 8008484:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008486:	f107 030c 	add.w	r3, r7, #12
 800848a:	2200      	movs	r2, #0
 800848c:	601a      	str	r2, [r3, #0]
 800848e:	605a      	str	r2, [r3, #4]
 8008490:	609a      	str	r2, [r3, #8]
 8008492:	60da      	str	r2, [r3, #12]
 8008494:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8008496:	4b29      	ldr	r3, [pc, #164]	; (800853c <MX_GPIO_Init+0xbc>)
 8008498:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800849a:	4a28      	ldr	r2, [pc, #160]	; (800853c <MX_GPIO_Init+0xbc>)
 800849c:	f043 0304 	orr.w	r3, r3, #4
 80084a0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80084a2:	4b26      	ldr	r3, [pc, #152]	; (800853c <MX_GPIO_Init+0xbc>)
 80084a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80084a6:	f003 0304 	and.w	r3, r3, #4
 80084aa:	60bb      	str	r3, [r7, #8]
 80084ac:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80084ae:	4b23      	ldr	r3, [pc, #140]	; (800853c <MX_GPIO_Init+0xbc>)
 80084b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80084b2:	4a22      	ldr	r2, [pc, #136]	; (800853c <MX_GPIO_Init+0xbc>)
 80084b4:	f043 0301 	orr.w	r3, r3, #1
 80084b8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80084ba:	4b20      	ldr	r3, [pc, #128]	; (800853c <MX_GPIO_Init+0xbc>)
 80084bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80084be:	f003 0301 	and.w	r3, r3, #1
 80084c2:	607b      	str	r3, [r7, #4]
 80084c4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80084c6:	4b1d      	ldr	r3, [pc, #116]	; (800853c <MX_GPIO_Init+0xbc>)
 80084c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80084ca:	4a1c      	ldr	r2, [pc, #112]	; (800853c <MX_GPIO_Init+0xbc>)
 80084cc:	f043 0302 	orr.w	r3, r3, #2
 80084d0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80084d2:	4b1a      	ldr	r3, [pc, #104]	; (800853c <MX_GPIO_Init+0xbc>)
 80084d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80084d6:	f003 0302 	and.w	r3, r3, #2
 80084da:	603b      	str	r3, [r7, #0]
 80084dc:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2|Gpio2_Bus1_Wakeup_Pin|Gpio3_Bus1_Rst_Pin, GPIO_PIN_RESET);
 80084de:	2200      	movs	r2, #0
 80084e0:	f44f 7111 	mov.w	r1, #580	; 0x244
 80084e4:	4816      	ldr	r0, [pc, #88]	; (8008540 <MX_GPIO_Init+0xc0>)
 80084e6:	f7fa fad3 	bl	8002a90 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, Gpio4_Bus1_Shutdown_Pin|GPIO_PIN_8|Sigfox_Rst_Pin|Sigfox_shutdown_Pin, GPIO_PIN_RESET);
 80084ea:	2200      	movs	r2, #0
 80084ec:	f44f 61e8 	mov.w	r1, #1856	; 0x740
 80084f0:	4814      	ldr	r0, [pc, #80]	; (8008544 <MX_GPIO_Init+0xc4>)
 80084f2:	f7fa facd 	bl	8002a90 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PB2 Gpio2_Bus1_Wakeup_Pin Gpio3_Bus1_Rst_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_2|Gpio2_Bus1_Wakeup_Pin|Gpio3_Bus1_Rst_Pin;
 80084f6:	f44f 7311 	mov.w	r3, #580	; 0x244
 80084fa:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80084fc:	2301      	movs	r3, #1
 80084fe:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008500:	2300      	movs	r3, #0
 8008502:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008504:	2300      	movs	r3, #0
 8008506:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8008508:	f107 030c 	add.w	r3, r7, #12
 800850c:	4619      	mov	r1, r3
 800850e:	480c      	ldr	r0, [pc, #48]	; (8008540 <MX_GPIO_Init+0xc0>)
 8008510:	f7fa f916 	bl	8002740 <HAL_GPIO_Init>

  /*Configure GPIO pins : Gpio4_Bus1_Shutdown_Pin PC8 Sigfox_Rst_Pin Sigfox_shutdown_Pin */
  GPIO_InitStruct.Pin = Gpio4_Bus1_Shutdown_Pin|GPIO_PIN_8|Sigfox_Rst_Pin|Sigfox_shutdown_Pin;
 8008514:	f44f 63e8 	mov.w	r3, #1856	; 0x740
 8008518:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800851a:	2301      	movs	r3, #1
 800851c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800851e:	2300      	movs	r3, #0
 8008520:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008522:	2300      	movs	r3, #0
 8008524:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8008526:	f107 030c 	add.w	r3, r7, #12
 800852a:	4619      	mov	r1, r3
 800852c:	4805      	ldr	r0, [pc, #20]	; (8008544 <MX_GPIO_Init+0xc4>)
 800852e:	f7fa f907 	bl	8002740 <HAL_GPIO_Init>

}
 8008532:	bf00      	nop
 8008534:	3720      	adds	r7, #32
 8008536:	46bd      	mov	sp, r7
 8008538:	bd80      	pop	{r7, pc}
 800853a:	bf00      	nop
 800853c:	40021000 	.word	0x40021000
 8008540:	48000400 	.word	0x48000400
 8008544:	48000800 	.word	0x48000800

08008548 <HAL_RTCEx_WakeUpTimerEventCallback>:

/* USER CODE BEGIN 4 */


void HAL_RTCEx_WakeUpTimerEventCallback(RTC_HandleTypeDef *hrtc){
 8008548:	b580      	push	{r7, lr}
 800854a:	b082      	sub	sp, #8
 800854c:	af00      	add	r7, sp, #0
 800854e:	6078      	str	r0, [r7, #4]
	PutStringWrapperUart_2(NULL,"=========================================\r\n");
 8008550:	4907      	ldr	r1, [pc, #28]	; (8008570 <HAL_RTCEx_WakeUpTimerEventCallback+0x28>)
 8008552:	2000      	movs	r0, #0
 8008554:	f7fc ff52 	bl	80053fc <PutStringWrapperUart_2>
	PutStringWrapperUart_2(NULL, "Wakeup Time\r\n");
 8008558:	4906      	ldr	r1, [pc, #24]	; (8008574 <HAL_RTCEx_WakeUpTimerEventCallback+0x2c>)
 800855a:	2000      	movs	r0, #0
 800855c:	f7fc ff4e 	bl	80053fc <PutStringWrapperUart_2>
	PutStringWrapperUart_2(NULL,"=========================================\r\n");
 8008560:	4903      	ldr	r1, [pc, #12]	; (8008570 <HAL_RTCEx_WakeUpTimerEventCallback+0x28>)
 8008562:	2000      	movs	r0, #0
 8008564:	f7fc ff4a 	bl	80053fc <PutStringWrapperUart_2>
}
 8008568:	bf00      	nop
 800856a:	3708      	adds	r7, #8
 800856c:	46bd      	mov	sp, r7
 800856e:	bd80      	pop	{r7, pc}
 8008570:	080099f4 	.word	0x080099f4
 8008574:	08009a20 	.word	0x08009a20

08008578 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8008578:	b480      	push	{r7}
 800857a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 800857c:	bf00      	nop
 800857e:	46bd      	mov	sp, r7
 8008580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008584:	4770      	bx	lr
	...

08008588 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8008588:	b480      	push	{r7}
 800858a:	b083      	sub	sp, #12
 800858c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800858e:	4b0f      	ldr	r3, [pc, #60]	; (80085cc <HAL_MspInit+0x44>)
 8008590:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008592:	4a0e      	ldr	r2, [pc, #56]	; (80085cc <HAL_MspInit+0x44>)
 8008594:	f043 0301 	orr.w	r3, r3, #1
 8008598:	6613      	str	r3, [r2, #96]	; 0x60
 800859a:	4b0c      	ldr	r3, [pc, #48]	; (80085cc <HAL_MspInit+0x44>)
 800859c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800859e:	f003 0301 	and.w	r3, r3, #1
 80085a2:	607b      	str	r3, [r7, #4]
 80085a4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80085a6:	4b09      	ldr	r3, [pc, #36]	; (80085cc <HAL_MspInit+0x44>)
 80085a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80085aa:	4a08      	ldr	r2, [pc, #32]	; (80085cc <HAL_MspInit+0x44>)
 80085ac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80085b0:	6593      	str	r3, [r2, #88]	; 0x58
 80085b2:	4b06      	ldr	r3, [pc, #24]	; (80085cc <HAL_MspInit+0x44>)
 80085b4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80085b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80085ba:	603b      	str	r3, [r7, #0]
 80085bc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80085be:	bf00      	nop
 80085c0:	370c      	adds	r7, #12
 80085c2:	46bd      	mov	sp, r7
 80085c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085c8:	4770      	bx	lr
 80085ca:	bf00      	nop
 80085cc:	40021000 	.word	0x40021000

080085d0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80085d0:	b580      	push	{r7, lr}
 80085d2:	b08a      	sub	sp, #40	; 0x28
 80085d4:	af00      	add	r7, sp, #0
 80085d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80085d8:	f107 0314 	add.w	r3, r7, #20
 80085dc:	2200      	movs	r2, #0
 80085de:	601a      	str	r2, [r3, #0]
 80085e0:	605a      	str	r2, [r3, #4]
 80085e2:	609a      	str	r2, [r3, #8]
 80085e4:	60da      	str	r2, [r3, #12]
 80085e6:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	681b      	ldr	r3, [r3, #0]
 80085ec:	4a21      	ldr	r2, [pc, #132]	; (8008674 <HAL_ADC_MspInit+0xa4>)
 80085ee:	4293      	cmp	r3, r2
 80085f0:	d13c      	bne.n	800866c <HAL_ADC_MspInit+0x9c>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 80085f2:	4b21      	ldr	r3, [pc, #132]	; (8008678 <HAL_ADC_MspInit+0xa8>)
 80085f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80085f6:	4a20      	ldr	r2, [pc, #128]	; (8008678 <HAL_ADC_MspInit+0xa8>)
 80085f8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80085fc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80085fe:	4b1e      	ldr	r3, [pc, #120]	; (8008678 <HAL_ADC_MspInit+0xa8>)
 8008600:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008602:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8008606:	613b      	str	r3, [r7, #16]
 8008608:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800860a:	4b1b      	ldr	r3, [pc, #108]	; (8008678 <HAL_ADC_MspInit+0xa8>)
 800860c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800860e:	4a1a      	ldr	r2, [pc, #104]	; (8008678 <HAL_ADC_MspInit+0xa8>)
 8008610:	f043 0304 	orr.w	r3, r3, #4
 8008614:	64d3      	str	r3, [r2, #76]	; 0x4c
 8008616:	4b18      	ldr	r3, [pc, #96]	; (8008678 <HAL_ADC_MspInit+0xa8>)
 8008618:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800861a:	f003 0304 	and.w	r3, r3, #4
 800861e:	60fb      	str	r3, [r7, #12]
 8008620:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8008622:	4b15      	ldr	r3, [pc, #84]	; (8008678 <HAL_ADC_MspInit+0xa8>)
 8008624:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008626:	4a14      	ldr	r2, [pc, #80]	; (8008678 <HAL_ADC_MspInit+0xa8>)
 8008628:	f043 0301 	orr.w	r3, r3, #1
 800862c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800862e:	4b12      	ldr	r3, [pc, #72]	; (8008678 <HAL_ADC_MspInit+0xa8>)
 8008630:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008632:	f003 0301 	and.w	r3, r3, #1
 8008636:	60bb      	str	r3, [r7, #8]
 8008638:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration    
    PC2     ------> ADC1_IN3
    PC3     ------> ADC1_IN4
    PA4     ------> ADC1_IN9 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800863a:	230c      	movs	r3, #12
 800863c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 800863e:	230b      	movs	r3, #11
 8008640:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008642:	2300      	movs	r3, #0
 8008644:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8008646:	f107 0314 	add.w	r3, r7, #20
 800864a:	4619      	mov	r1, r3
 800864c:	480b      	ldr	r0, [pc, #44]	; (800867c <HAL_ADC_MspInit+0xac>)
 800864e:	f7fa f877 	bl	8002740 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8008652:	2310      	movs	r3, #16
 8008654:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8008656:	230b      	movs	r3, #11
 8008658:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800865a:	2300      	movs	r3, #0
 800865c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800865e:	f107 0314 	add.w	r3, r7, #20
 8008662:	4619      	mov	r1, r3
 8008664:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8008668:	f7fa f86a 	bl	8002740 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800866c:	bf00      	nop
 800866e:	3728      	adds	r7, #40	; 0x28
 8008670:	46bd      	mov	sp, r7
 8008672:	bd80      	pop	{r7, pc}
 8008674:	50040000 	.word	0x50040000
 8008678:	40021000 	.word	0x40021000
 800867c:	48000800 	.word	0x48000800

08008680 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8008680:	b580      	push	{r7, lr}
 8008682:	b08e      	sub	sp, #56	; 0x38
 8008684:	af00      	add	r7, sp, #0
 8008686:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008688:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800868c:	2200      	movs	r2, #0
 800868e:	601a      	str	r2, [r3, #0]
 8008690:	605a      	str	r2, [r3, #4]
 8008692:	609a      	str	r2, [r3, #8]
 8008694:	60da      	str	r2, [r3, #12]
 8008696:	611a      	str	r2, [r3, #16]
  if(huart->Instance==LPUART1)
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	681b      	ldr	r3, [r3, #0]
 800869c:	4a60      	ldr	r2, [pc, #384]	; (8008820 <HAL_UART_MspInit+0x1a0>)
 800869e:	4293      	cmp	r3, r2
 80086a0:	d14d      	bne.n	800873e <HAL_UART_MspInit+0xbe>
  {
  /* USER CODE BEGIN LPUART1_MspInit 0 */

  /* USER CODE END LPUART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 80086a2:	4b60      	ldr	r3, [pc, #384]	; (8008824 <HAL_UART_MspInit+0x1a4>)
 80086a4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80086a6:	4a5f      	ldr	r2, [pc, #380]	; (8008824 <HAL_UART_MspInit+0x1a4>)
 80086a8:	f043 0301 	orr.w	r3, r3, #1
 80086ac:	65d3      	str	r3, [r2, #92]	; 0x5c
 80086ae:	4b5d      	ldr	r3, [pc, #372]	; (8008824 <HAL_UART_MspInit+0x1a4>)
 80086b0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80086b2:	f003 0301 	and.w	r3, r3, #1
 80086b6:	623b      	str	r3, [r7, #32]
 80086b8:	6a3b      	ldr	r3, [r7, #32]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80086ba:	4b5a      	ldr	r3, [pc, #360]	; (8008824 <HAL_UART_MspInit+0x1a4>)
 80086bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80086be:	4a59      	ldr	r2, [pc, #356]	; (8008824 <HAL_UART_MspInit+0x1a4>)
 80086c0:	f043 0304 	orr.w	r3, r3, #4
 80086c4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80086c6:	4b57      	ldr	r3, [pc, #348]	; (8008824 <HAL_UART_MspInit+0x1a4>)
 80086c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80086ca:	f003 0304 	and.w	r3, r3, #4
 80086ce:	61fb      	str	r3, [r7, #28]
 80086d0:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80086d2:	4b54      	ldr	r3, [pc, #336]	; (8008824 <HAL_UART_MspInit+0x1a4>)
 80086d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80086d6:	4a53      	ldr	r2, [pc, #332]	; (8008824 <HAL_UART_MspInit+0x1a4>)
 80086d8:	f043 0302 	orr.w	r3, r3, #2
 80086dc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80086de:	4b51      	ldr	r3, [pc, #324]	; (8008824 <HAL_UART_MspInit+0x1a4>)
 80086e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80086e2:	f003 0302 	and.w	r3, r3, #2
 80086e6:	61bb      	str	r3, [r7, #24]
 80086e8:	69bb      	ldr	r3, [r7, #24]
    /**LPUART1 GPIO Configuration    
    PC1     ------> LPUART1_TX
    PB10     ------> LPUART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80086ea:	2302      	movs	r3, #2
 80086ec:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80086ee:	2302      	movs	r3, #2
 80086f0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80086f2:	2300      	movs	r3, #0
 80086f4:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80086f6:	2303      	movs	r3, #3
 80086f8:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 80086fa:	2308      	movs	r3, #8
 80086fc:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80086fe:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8008702:	4619      	mov	r1, r3
 8008704:	4848      	ldr	r0, [pc, #288]	; (8008828 <HAL_UART_MspInit+0x1a8>)
 8008706:	f7fa f81b 	bl	8002740 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800870a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800870e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008710:	2302      	movs	r3, #2
 8008712:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008714:	2300      	movs	r3, #0
 8008716:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8008718:	2303      	movs	r3, #3
 800871a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 800871c:	2308      	movs	r3, #8
 800871e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8008720:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8008724:	4619      	mov	r1, r3
 8008726:	4841      	ldr	r0, [pc, #260]	; (800882c <HAL_UART_MspInit+0x1ac>)
 8008728:	f7fa f80a 	bl	8002740 <HAL_GPIO_Init>

    /* LPUART1 interrupt Init */
    HAL_NVIC_SetPriority(LPUART1_IRQn, 0, 0);
 800872c:	2200      	movs	r2, #0
 800872e:	2100      	movs	r1, #0
 8008730:	2046      	movs	r0, #70	; 0x46
 8008732:	f7f9 ff8e 	bl	8002652 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPUART1_IRQn);
 8008736:	2046      	movs	r0, #70	; 0x46
 8008738:	f7f9 ffa7 	bl	800268a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 800873c:	e06b      	b.n	8008816 <HAL_UART_MspInit+0x196>
  else if(huart->Instance==USART2)
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	681b      	ldr	r3, [r3, #0]
 8008742:	4a3b      	ldr	r2, [pc, #236]	; (8008830 <HAL_UART_MspInit+0x1b0>)
 8008744:	4293      	cmp	r3, r2
 8008746:	d131      	bne.n	80087ac <HAL_UART_MspInit+0x12c>
    __HAL_RCC_USART2_CLK_ENABLE();
 8008748:	4b36      	ldr	r3, [pc, #216]	; (8008824 <HAL_UART_MspInit+0x1a4>)
 800874a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800874c:	4a35      	ldr	r2, [pc, #212]	; (8008824 <HAL_UART_MspInit+0x1a4>)
 800874e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8008752:	6593      	str	r3, [r2, #88]	; 0x58
 8008754:	4b33      	ldr	r3, [pc, #204]	; (8008824 <HAL_UART_MspInit+0x1a4>)
 8008756:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008758:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800875c:	617b      	str	r3, [r7, #20]
 800875e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8008760:	4b30      	ldr	r3, [pc, #192]	; (8008824 <HAL_UART_MspInit+0x1a4>)
 8008762:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008764:	4a2f      	ldr	r2, [pc, #188]	; (8008824 <HAL_UART_MspInit+0x1a4>)
 8008766:	f043 0301 	orr.w	r3, r3, #1
 800876a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800876c:	4b2d      	ldr	r3, [pc, #180]	; (8008824 <HAL_UART_MspInit+0x1a4>)
 800876e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008770:	f003 0301 	and.w	r3, r3, #1
 8008774:	613b      	str	r3, [r7, #16]
 8008776:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8008778:	230c      	movs	r3, #12
 800877a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800877c:	2302      	movs	r3, #2
 800877e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008780:	2300      	movs	r3, #0
 8008782:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8008784:	2303      	movs	r3, #3
 8008786:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8008788:	2307      	movs	r3, #7
 800878a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800878c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8008790:	4619      	mov	r1, r3
 8008792:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8008796:	f7f9 ffd3 	bl	8002740 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800879a:	2200      	movs	r2, #0
 800879c:	2100      	movs	r1, #0
 800879e:	2026      	movs	r0, #38	; 0x26
 80087a0:	f7f9 ff57 	bl	8002652 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80087a4:	2026      	movs	r0, #38	; 0x26
 80087a6:	f7f9 ff70 	bl	800268a <HAL_NVIC_EnableIRQ>
}
 80087aa:	e034      	b.n	8008816 <HAL_UART_MspInit+0x196>
  else if(huart->Instance==USART3)
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	681b      	ldr	r3, [r3, #0]
 80087b0:	4a20      	ldr	r2, [pc, #128]	; (8008834 <HAL_UART_MspInit+0x1b4>)
 80087b2:	4293      	cmp	r3, r2
 80087b4:	d12f      	bne.n	8008816 <HAL_UART_MspInit+0x196>
    __HAL_RCC_USART3_CLK_ENABLE();
 80087b6:	4b1b      	ldr	r3, [pc, #108]	; (8008824 <HAL_UART_MspInit+0x1a4>)
 80087b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80087ba:	4a1a      	ldr	r2, [pc, #104]	; (8008824 <HAL_UART_MspInit+0x1a4>)
 80087bc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80087c0:	6593      	str	r3, [r2, #88]	; 0x58
 80087c2:	4b18      	ldr	r3, [pc, #96]	; (8008824 <HAL_UART_MspInit+0x1a4>)
 80087c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80087c6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80087ca:	60fb      	str	r3, [r7, #12]
 80087cc:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80087ce:	4b15      	ldr	r3, [pc, #84]	; (8008824 <HAL_UART_MspInit+0x1a4>)
 80087d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80087d2:	4a14      	ldr	r2, [pc, #80]	; (8008824 <HAL_UART_MspInit+0x1a4>)
 80087d4:	f043 0304 	orr.w	r3, r3, #4
 80087d8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80087da:	4b12      	ldr	r3, [pc, #72]	; (8008824 <HAL_UART_MspInit+0x1a4>)
 80087dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80087de:	f003 0304 	and.w	r3, r3, #4
 80087e2:	60bb      	str	r3, [r7, #8]
 80087e4:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80087e6:	2330      	movs	r3, #48	; 0x30
 80087e8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80087ea:	2302      	movs	r3, #2
 80087ec:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80087ee:	2300      	movs	r3, #0
 80087f0:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80087f2:	2303      	movs	r3, #3
 80087f4:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80087f6:	2307      	movs	r3, #7
 80087f8:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80087fa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80087fe:	4619      	mov	r1, r3
 8008800:	4809      	ldr	r0, [pc, #36]	; (8008828 <HAL_UART_MspInit+0x1a8>)
 8008802:	f7f9 ff9d 	bl	8002740 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8008806:	2200      	movs	r2, #0
 8008808:	2100      	movs	r1, #0
 800880a:	2027      	movs	r0, #39	; 0x27
 800880c:	f7f9 ff21 	bl	8002652 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8008810:	2027      	movs	r0, #39	; 0x27
 8008812:	f7f9 ff3a 	bl	800268a <HAL_NVIC_EnableIRQ>
}
 8008816:	bf00      	nop
 8008818:	3738      	adds	r7, #56	; 0x38
 800881a:	46bd      	mov	sp, r7
 800881c:	bd80      	pop	{r7, pc}
 800881e:	bf00      	nop
 8008820:	40008000 	.word	0x40008000
 8008824:	40021000 	.word	0x40021000
 8008828:	48000800 	.word	0x48000800
 800882c:	48000400 	.word	0x48000400
 8008830:	40004400 	.word	0x40004400
 8008834:	40004800 	.word	0x40004800

08008838 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8008838:	b580      	push	{r7, lr}
 800883a:	b082      	sub	sp, #8
 800883c:	af00      	add	r7, sp, #0
 800883e:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	681b      	ldr	r3, [r3, #0]
 8008844:	4a0b      	ldr	r2, [pc, #44]	; (8008874 <HAL_RTC_MspInit+0x3c>)
 8008846:	4293      	cmp	r3, r2
 8008848:	d10f      	bne.n	800886a <HAL_RTC_MspInit+0x32>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 800884a:	4b0b      	ldr	r3, [pc, #44]	; (8008878 <HAL_RTC_MspInit+0x40>)
 800884c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008850:	4a09      	ldr	r2, [pc, #36]	; (8008878 <HAL_RTC_MspInit+0x40>)
 8008852:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008856:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_WKUP_IRQn, 0, 0);
 800885a:	2200      	movs	r2, #0
 800885c:	2100      	movs	r1, #0
 800885e:	2003      	movs	r0, #3
 8008860:	f7f9 fef7 	bl	8002652 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_WKUP_IRQn);
 8008864:	2003      	movs	r0, #3
 8008866:	f7f9 ff10 	bl	800268a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 800886a:	bf00      	nop
 800886c:	3708      	adds	r7, #8
 800886e:	46bd      	mov	sp, r7
 8008870:	bd80      	pop	{r7, pc}
 8008872:	bf00      	nop
 8008874:	40002800 	.word	0x40002800
 8008878:	40021000 	.word	0x40021000

0800887c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800887c:	b480      	push	{r7}
 800887e:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8008880:	bf00      	nop
 8008882:	46bd      	mov	sp, r7
 8008884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008888:	4770      	bx	lr

0800888a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800888a:	b480      	push	{r7}
 800888c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800888e:	e7fe      	b.n	800888e <HardFault_Handler+0x4>

08008890 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8008890:	b480      	push	{r7}
 8008892:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8008894:	e7fe      	b.n	8008894 <MemManage_Handler+0x4>

08008896 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8008896:	b480      	push	{r7}
 8008898:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800889a:	e7fe      	b.n	800889a <BusFault_Handler+0x4>

0800889c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800889c:	b480      	push	{r7}
 800889e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80088a0:	e7fe      	b.n	80088a0 <UsageFault_Handler+0x4>

080088a2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80088a2:	b480      	push	{r7}
 80088a4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80088a6:	bf00      	nop
 80088a8:	46bd      	mov	sp, r7
 80088aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088ae:	4770      	bx	lr

080088b0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80088b0:	b480      	push	{r7}
 80088b2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80088b4:	bf00      	nop
 80088b6:	46bd      	mov	sp, r7
 80088b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088bc:	4770      	bx	lr

080088be <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80088be:	b480      	push	{r7}
 80088c0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80088c2:	bf00      	nop
 80088c4:	46bd      	mov	sp, r7
 80088c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088ca:	4770      	bx	lr

080088cc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80088cc:	b580      	push	{r7, lr}
 80088ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80088d0:	f7f8 fae6 	bl	8000ea0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80088d4:	bf00      	nop
 80088d6:	bd80      	pop	{r7, pc}

080088d8 <RTC_WKUP_IRQHandler>:

/**
  * @brief This function handles RTC wake-up interrupt through EXTI line 20.
  */
void RTC_WKUP_IRQHandler(void)
{
 80088d8:	b580      	push	{r7, lr}
 80088da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_WKUP_IRQn 0 */

  /* USER CODE END RTC_WKUP_IRQn 0 */
  HAL_RTCEx_WakeUpTimerIRQHandler(&hrtc);
 80088dc:	4802      	ldr	r0, [pc, #8]	; (80088e8 <RTC_WKUP_IRQHandler+0x10>)
 80088de:	f7fb fd4b 	bl	8004378 <HAL_RTCEx_WakeUpTimerIRQHandler>
  /* USER CODE BEGIN RTC_WKUP_IRQn 1 */

  /* USER CODE END RTC_WKUP_IRQn 1 */
}
 80088e2:	bf00      	nop
 80088e4:	bd80      	pop	{r7, pc}
 80088e6:	bf00      	nop
 80088e8:	20000778 	.word	0x20000778

080088ec <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80088ec:	b580      	push	{r7, lr}
 80088ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80088f0:	4802      	ldr	r0, [pc, #8]	; (80088fc <USART2_IRQHandler+0x10>)
 80088f2:	f7fb fe57 	bl	80045a4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80088f6:	bf00      	nop
 80088f8:	bd80      	pop	{r7, pc}
 80088fa:	bf00      	nop
 80088fc:	200005a0 	.word	0x200005a0

08008900 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8008900:	b580      	push	{r7, lr}
 8008902:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8008904:	4802      	ldr	r0, [pc, #8]	; (8008910 <USART3_IRQHandler+0x10>)
 8008906:	f7fb fe4d 	bl	80045a4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 800890a:	bf00      	nop
 800890c:	bd80      	pop	{r7, pc}
 800890e:	bf00      	nop
 8008910:	20000350 	.word	0x20000350

08008914 <LPUART1_IRQHandler>:

/**
  * @brief This function handles LPUART1 global interrupt.
  */
void LPUART1_IRQHandler(void)
{
 8008914:	b580      	push	{r7, lr}
 8008916:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPUART1_IRQn 0 */

  /* USER CODE END LPUART1_IRQn 0 */
  HAL_UART_IRQHandler(&hlpuart1);
 8008918:	4802      	ldr	r0, [pc, #8]	; (8008924 <LPUART1_IRQHandler+0x10>)
 800891a:	f7fb fe43 	bl	80045a4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN LPUART1_IRQn 1 */

  /* USER CODE END LPUART1_IRQn 1 */
}
 800891e:	bf00      	nop
 8008920:	bd80      	pop	{r7, pc}
 8008922:	bf00      	nop
 8008924:	20000450 	.word	0x20000450

08008928 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8008928:	b580      	push	{r7, lr}
 800892a:	b084      	sub	sp, #16
 800892c:	af00      	add	r7, sp, #0
 800892e:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8008930:	4b11      	ldr	r3, [pc, #68]	; (8008978 <_sbrk+0x50>)
 8008932:	681b      	ldr	r3, [r3, #0]
 8008934:	2b00      	cmp	r3, #0
 8008936:	d102      	bne.n	800893e <_sbrk+0x16>
		heap_end = &end;
 8008938:	4b0f      	ldr	r3, [pc, #60]	; (8008978 <_sbrk+0x50>)
 800893a:	4a10      	ldr	r2, [pc, #64]	; (800897c <_sbrk+0x54>)
 800893c:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 800893e:	4b0e      	ldr	r3, [pc, #56]	; (8008978 <_sbrk+0x50>)
 8008940:	681b      	ldr	r3, [r3, #0]
 8008942:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8008944:	4b0c      	ldr	r3, [pc, #48]	; (8008978 <_sbrk+0x50>)
 8008946:	681a      	ldr	r2, [r3, #0]
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	4413      	add	r3, r2
 800894c:	466a      	mov	r2, sp
 800894e:	4293      	cmp	r3, r2
 8008950:	d907      	bls.n	8008962 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8008952:	f000 f875 	bl	8008a40 <__errno>
 8008956:	4602      	mov	r2, r0
 8008958:	230c      	movs	r3, #12
 800895a:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 800895c:	f04f 33ff 	mov.w	r3, #4294967295
 8008960:	e006      	b.n	8008970 <_sbrk+0x48>
	}

	heap_end += incr;
 8008962:	4b05      	ldr	r3, [pc, #20]	; (8008978 <_sbrk+0x50>)
 8008964:	681a      	ldr	r2, [r3, #0]
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	4413      	add	r3, r2
 800896a:	4a03      	ldr	r2, [pc, #12]	; (8008978 <_sbrk+0x50>)
 800896c:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 800896e:	68fb      	ldr	r3, [r7, #12]
}
 8008970:	4618      	mov	r0, r3
 8008972:	3710      	adds	r7, #16
 8008974:	46bd      	mov	sp, r7
 8008976:	bd80      	pop	{r7, pc}
 8008978:	200002d0 	.word	0x200002d0
 800897c:	200007a0 	.word	0x200007a0

08008980 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8008980:	b480      	push	{r7}
 8008982:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8008984:	4b17      	ldr	r3, [pc, #92]	; (80089e4 <SystemInit+0x64>)
 8008986:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800898a:	4a16      	ldr	r2, [pc, #88]	; (80089e4 <SystemInit+0x64>)
 800898c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8008990:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8008994:	4b14      	ldr	r3, [pc, #80]	; (80089e8 <SystemInit+0x68>)
 8008996:	681b      	ldr	r3, [r3, #0]
 8008998:	4a13      	ldr	r2, [pc, #76]	; (80089e8 <SystemInit+0x68>)
 800899a:	f043 0301 	orr.w	r3, r3, #1
 800899e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 80089a0:	4b11      	ldr	r3, [pc, #68]	; (80089e8 <SystemInit+0x68>)
 80089a2:	2200      	movs	r2, #0
 80089a4:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 80089a6:	4b10      	ldr	r3, [pc, #64]	; (80089e8 <SystemInit+0x68>)
 80089a8:	681b      	ldr	r3, [r3, #0]
 80089aa:	4a0f      	ldr	r2, [pc, #60]	; (80089e8 <SystemInit+0x68>)
 80089ac:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 80089b0:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 80089b4:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 80089b6:	4b0c      	ldr	r3, [pc, #48]	; (80089e8 <SystemInit+0x68>)
 80089b8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80089bc:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80089be:	4b0a      	ldr	r3, [pc, #40]	; (80089e8 <SystemInit+0x68>)
 80089c0:	681b      	ldr	r3, [r3, #0]
 80089c2:	4a09      	ldr	r2, [pc, #36]	; (80089e8 <SystemInit+0x68>)
 80089c4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80089c8:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 80089ca:	4b07      	ldr	r3, [pc, #28]	; (80089e8 <SystemInit+0x68>)
 80089cc:	2200      	movs	r2, #0
 80089ce:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80089d0:	4b04      	ldr	r3, [pc, #16]	; (80089e4 <SystemInit+0x64>)
 80089d2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80089d6:	609a      	str	r2, [r3, #8]
#endif
}
 80089d8:	bf00      	nop
 80089da:	46bd      	mov	sp, r7
 80089dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089e0:	4770      	bx	lr
 80089e2:	bf00      	nop
 80089e4:	e000ed00 	.word	0xe000ed00
 80089e8:	40021000 	.word	0x40021000

080089ec <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80089ec:	f8df d034 	ldr.w	sp, [pc, #52]	; 8008a24 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 80089f0:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 80089f2:	e003      	b.n	80089fc <LoopCopyDataInit>

080089f4 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 80089f4:	4b0c      	ldr	r3, [pc, #48]	; (8008a28 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 80089f6:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 80089f8:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 80089fa:	3104      	adds	r1, #4

080089fc <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 80089fc:	480b      	ldr	r0, [pc, #44]	; (8008a2c <LoopForever+0xa>)
	ldr	r3, =_edata
 80089fe:	4b0c      	ldr	r3, [pc, #48]	; (8008a30 <LoopForever+0xe>)
	adds	r2, r0, r1
 8008a00:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8008a02:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8008a04:	d3f6      	bcc.n	80089f4 <CopyDataInit>
	ldr	r2, =_sbss
 8008a06:	4a0b      	ldr	r2, [pc, #44]	; (8008a34 <LoopForever+0x12>)
	b	LoopFillZerobss
 8008a08:	e002      	b.n	8008a10 <LoopFillZerobss>

08008a0a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8008a0a:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8008a0c:	f842 3b04 	str.w	r3, [r2], #4

08008a10 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8008a10:	4b09      	ldr	r3, [pc, #36]	; (8008a38 <LoopForever+0x16>)
	cmp	r2, r3
 8008a12:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8008a14:	d3f9      	bcc.n	8008a0a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8008a16:	f7ff ffb3 	bl	8008980 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8008a1a:	f000 f817 	bl	8008a4c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8008a1e:	f7ff fa9f 	bl	8007f60 <main>

08008a22 <LoopForever>:

LoopForever:
    b LoopForever
 8008a22:	e7fe      	b.n	8008a22 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8008a24:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 8008a28:	08009be0 	.word	0x08009be0
	ldr	r0, =_sdata
 8008a2c:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8008a30:	2000020c 	.word	0x2000020c
	ldr	r2, =_sbss
 8008a34:	2000020c 	.word	0x2000020c
	ldr	r3, = _ebss
 8008a38:	200007a0 	.word	0x200007a0

08008a3c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8008a3c:	e7fe      	b.n	8008a3c <ADC1_2_IRQHandler>
	...

08008a40 <__errno>:
 8008a40:	4b01      	ldr	r3, [pc, #4]	; (8008a48 <__errno+0x8>)
 8008a42:	6818      	ldr	r0, [r3, #0]
 8008a44:	4770      	bx	lr
 8008a46:	bf00      	nop
 8008a48:	2000003c 	.word	0x2000003c

08008a4c <__libc_init_array>:
 8008a4c:	b570      	push	{r4, r5, r6, lr}
 8008a4e:	4e0d      	ldr	r6, [pc, #52]	; (8008a84 <__libc_init_array+0x38>)
 8008a50:	4c0d      	ldr	r4, [pc, #52]	; (8008a88 <__libc_init_array+0x3c>)
 8008a52:	1ba4      	subs	r4, r4, r6
 8008a54:	10a4      	asrs	r4, r4, #2
 8008a56:	2500      	movs	r5, #0
 8008a58:	42a5      	cmp	r5, r4
 8008a5a:	d109      	bne.n	8008a70 <__libc_init_array+0x24>
 8008a5c:	4e0b      	ldr	r6, [pc, #44]	; (8008a8c <__libc_init_array+0x40>)
 8008a5e:	4c0c      	ldr	r4, [pc, #48]	; (8008a90 <__libc_init_array+0x44>)
 8008a60:	f000 fd0a 	bl	8009478 <_init>
 8008a64:	1ba4      	subs	r4, r4, r6
 8008a66:	10a4      	asrs	r4, r4, #2
 8008a68:	2500      	movs	r5, #0
 8008a6a:	42a5      	cmp	r5, r4
 8008a6c:	d105      	bne.n	8008a7a <__libc_init_array+0x2e>
 8008a6e:	bd70      	pop	{r4, r5, r6, pc}
 8008a70:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8008a74:	4798      	blx	r3
 8008a76:	3501      	adds	r5, #1
 8008a78:	e7ee      	b.n	8008a58 <__libc_init_array+0xc>
 8008a7a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8008a7e:	4798      	blx	r3
 8008a80:	3501      	adds	r5, #1
 8008a82:	e7f2      	b.n	8008a6a <__libc_init_array+0x1e>
 8008a84:	08009bd8 	.word	0x08009bd8
 8008a88:	08009bd8 	.word	0x08009bd8
 8008a8c:	08009bd8 	.word	0x08009bd8
 8008a90:	08009bdc 	.word	0x08009bdc

08008a94 <__locale_ctype_ptr_l>:
 8008a94:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 8008a98:	4770      	bx	lr

08008a9a <__ascii_mbtowc>:
 8008a9a:	b082      	sub	sp, #8
 8008a9c:	b901      	cbnz	r1, 8008aa0 <__ascii_mbtowc+0x6>
 8008a9e:	a901      	add	r1, sp, #4
 8008aa0:	b142      	cbz	r2, 8008ab4 <__ascii_mbtowc+0x1a>
 8008aa2:	b14b      	cbz	r3, 8008ab8 <__ascii_mbtowc+0x1e>
 8008aa4:	7813      	ldrb	r3, [r2, #0]
 8008aa6:	600b      	str	r3, [r1, #0]
 8008aa8:	7812      	ldrb	r2, [r2, #0]
 8008aaa:	1c10      	adds	r0, r2, #0
 8008aac:	bf18      	it	ne
 8008aae:	2001      	movne	r0, #1
 8008ab0:	b002      	add	sp, #8
 8008ab2:	4770      	bx	lr
 8008ab4:	4610      	mov	r0, r2
 8008ab6:	e7fb      	b.n	8008ab0 <__ascii_mbtowc+0x16>
 8008ab8:	f06f 0001 	mvn.w	r0, #1
 8008abc:	e7f8      	b.n	8008ab0 <__ascii_mbtowc+0x16>

08008abe <memcpy>:
 8008abe:	b510      	push	{r4, lr}
 8008ac0:	1e43      	subs	r3, r0, #1
 8008ac2:	440a      	add	r2, r1
 8008ac4:	4291      	cmp	r1, r2
 8008ac6:	d100      	bne.n	8008aca <memcpy+0xc>
 8008ac8:	bd10      	pop	{r4, pc}
 8008aca:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008ace:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008ad2:	e7f7      	b.n	8008ac4 <memcpy+0x6>

08008ad4 <memset>:
 8008ad4:	4402      	add	r2, r0
 8008ad6:	4603      	mov	r3, r0
 8008ad8:	4293      	cmp	r3, r2
 8008ada:	d100      	bne.n	8008ade <memset+0xa>
 8008adc:	4770      	bx	lr
 8008ade:	f803 1b01 	strb.w	r1, [r3], #1
 8008ae2:	e7f9      	b.n	8008ad8 <memset+0x4>

08008ae4 <siprintf>:
 8008ae4:	b40e      	push	{r1, r2, r3}
 8008ae6:	b500      	push	{lr}
 8008ae8:	b09c      	sub	sp, #112	; 0x70
 8008aea:	ab1d      	add	r3, sp, #116	; 0x74
 8008aec:	9002      	str	r0, [sp, #8]
 8008aee:	9006      	str	r0, [sp, #24]
 8008af0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8008af4:	4809      	ldr	r0, [pc, #36]	; (8008b1c <siprintf+0x38>)
 8008af6:	9107      	str	r1, [sp, #28]
 8008af8:	9104      	str	r1, [sp, #16]
 8008afa:	4909      	ldr	r1, [pc, #36]	; (8008b20 <siprintf+0x3c>)
 8008afc:	f853 2b04 	ldr.w	r2, [r3], #4
 8008b00:	9105      	str	r1, [sp, #20]
 8008b02:	6800      	ldr	r0, [r0, #0]
 8008b04:	9301      	str	r3, [sp, #4]
 8008b06:	a902      	add	r1, sp, #8
 8008b08:	f000 f934 	bl	8008d74 <_svfiprintf_r>
 8008b0c:	9b02      	ldr	r3, [sp, #8]
 8008b0e:	2200      	movs	r2, #0
 8008b10:	701a      	strb	r2, [r3, #0]
 8008b12:	b01c      	add	sp, #112	; 0x70
 8008b14:	f85d eb04 	ldr.w	lr, [sp], #4
 8008b18:	b003      	add	sp, #12
 8008b1a:	4770      	bx	lr
 8008b1c:	2000003c 	.word	0x2000003c
 8008b20:	ffff0208 	.word	0xffff0208

08008b24 <strchr>:
 8008b24:	b2c9      	uxtb	r1, r1
 8008b26:	4603      	mov	r3, r0
 8008b28:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008b2c:	b11a      	cbz	r2, 8008b36 <strchr+0x12>
 8008b2e:	428a      	cmp	r2, r1
 8008b30:	d1f9      	bne.n	8008b26 <strchr+0x2>
 8008b32:	4618      	mov	r0, r3
 8008b34:	4770      	bx	lr
 8008b36:	2900      	cmp	r1, #0
 8008b38:	bf18      	it	ne
 8008b3a:	2300      	movne	r3, #0
 8008b3c:	e7f9      	b.n	8008b32 <strchr+0xe>

08008b3e <strcpy>:
 8008b3e:	4603      	mov	r3, r0
 8008b40:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008b44:	f803 2b01 	strb.w	r2, [r3], #1
 8008b48:	2a00      	cmp	r2, #0
 8008b4a:	d1f9      	bne.n	8008b40 <strcpy+0x2>
 8008b4c:	4770      	bx	lr

08008b4e <strstr>:
 8008b4e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008b50:	7803      	ldrb	r3, [r0, #0]
 8008b52:	b17b      	cbz	r3, 8008b74 <strstr+0x26>
 8008b54:	4604      	mov	r4, r0
 8008b56:	7823      	ldrb	r3, [r4, #0]
 8008b58:	4620      	mov	r0, r4
 8008b5a:	1c66      	adds	r6, r4, #1
 8008b5c:	b17b      	cbz	r3, 8008b7e <strstr+0x30>
 8008b5e:	1e4a      	subs	r2, r1, #1
 8008b60:	1e63      	subs	r3, r4, #1
 8008b62:	f812 5f01 	ldrb.w	r5, [r2, #1]!
 8008b66:	b14d      	cbz	r5, 8008b7c <strstr+0x2e>
 8008b68:	f813 7f01 	ldrb.w	r7, [r3, #1]!
 8008b6c:	42af      	cmp	r7, r5
 8008b6e:	4634      	mov	r4, r6
 8008b70:	d0f7      	beq.n	8008b62 <strstr+0x14>
 8008b72:	e7f0      	b.n	8008b56 <strstr+0x8>
 8008b74:	780b      	ldrb	r3, [r1, #0]
 8008b76:	2b00      	cmp	r3, #0
 8008b78:	bf18      	it	ne
 8008b7a:	2000      	movne	r0, #0
 8008b7c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008b7e:	4618      	mov	r0, r3
 8008b80:	e7fc      	b.n	8008b7c <strstr+0x2e>

08008b82 <_strtol_l.isra.0>:
 8008b82:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008b86:	4680      	mov	r8, r0
 8008b88:	4689      	mov	r9, r1
 8008b8a:	4692      	mov	sl, r2
 8008b8c:	461e      	mov	r6, r3
 8008b8e:	460f      	mov	r7, r1
 8008b90:	463d      	mov	r5, r7
 8008b92:	9808      	ldr	r0, [sp, #32]
 8008b94:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008b98:	f7ff ff7c 	bl	8008a94 <__locale_ctype_ptr_l>
 8008b9c:	4420      	add	r0, r4
 8008b9e:	7843      	ldrb	r3, [r0, #1]
 8008ba0:	f013 0308 	ands.w	r3, r3, #8
 8008ba4:	d132      	bne.n	8008c0c <_strtol_l.isra.0+0x8a>
 8008ba6:	2c2d      	cmp	r4, #45	; 0x2d
 8008ba8:	d132      	bne.n	8008c10 <_strtol_l.isra.0+0x8e>
 8008baa:	787c      	ldrb	r4, [r7, #1]
 8008bac:	1cbd      	adds	r5, r7, #2
 8008bae:	2201      	movs	r2, #1
 8008bb0:	2e00      	cmp	r6, #0
 8008bb2:	d05d      	beq.n	8008c70 <_strtol_l.isra.0+0xee>
 8008bb4:	2e10      	cmp	r6, #16
 8008bb6:	d109      	bne.n	8008bcc <_strtol_l.isra.0+0x4a>
 8008bb8:	2c30      	cmp	r4, #48	; 0x30
 8008bba:	d107      	bne.n	8008bcc <_strtol_l.isra.0+0x4a>
 8008bbc:	782b      	ldrb	r3, [r5, #0]
 8008bbe:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8008bc2:	2b58      	cmp	r3, #88	; 0x58
 8008bc4:	d14f      	bne.n	8008c66 <_strtol_l.isra.0+0xe4>
 8008bc6:	786c      	ldrb	r4, [r5, #1]
 8008bc8:	2610      	movs	r6, #16
 8008bca:	3502      	adds	r5, #2
 8008bcc:	2a00      	cmp	r2, #0
 8008bce:	bf14      	ite	ne
 8008bd0:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 8008bd4:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 8008bd8:	2700      	movs	r7, #0
 8008bda:	fbb1 fcf6 	udiv	ip, r1, r6
 8008bde:	4638      	mov	r0, r7
 8008be0:	fb06 1e1c 	mls	lr, r6, ip, r1
 8008be4:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 8008be8:	2b09      	cmp	r3, #9
 8008bea:	d817      	bhi.n	8008c1c <_strtol_l.isra.0+0x9a>
 8008bec:	461c      	mov	r4, r3
 8008bee:	42a6      	cmp	r6, r4
 8008bf0:	dd23      	ble.n	8008c3a <_strtol_l.isra.0+0xb8>
 8008bf2:	1c7b      	adds	r3, r7, #1
 8008bf4:	d007      	beq.n	8008c06 <_strtol_l.isra.0+0x84>
 8008bf6:	4584      	cmp	ip, r0
 8008bf8:	d31c      	bcc.n	8008c34 <_strtol_l.isra.0+0xb2>
 8008bfa:	d101      	bne.n	8008c00 <_strtol_l.isra.0+0x7e>
 8008bfc:	45a6      	cmp	lr, r4
 8008bfe:	db19      	blt.n	8008c34 <_strtol_l.isra.0+0xb2>
 8008c00:	fb00 4006 	mla	r0, r0, r6, r4
 8008c04:	2701      	movs	r7, #1
 8008c06:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008c0a:	e7eb      	b.n	8008be4 <_strtol_l.isra.0+0x62>
 8008c0c:	462f      	mov	r7, r5
 8008c0e:	e7bf      	b.n	8008b90 <_strtol_l.isra.0+0xe>
 8008c10:	2c2b      	cmp	r4, #43	; 0x2b
 8008c12:	bf04      	itt	eq
 8008c14:	1cbd      	addeq	r5, r7, #2
 8008c16:	787c      	ldrbeq	r4, [r7, #1]
 8008c18:	461a      	mov	r2, r3
 8008c1a:	e7c9      	b.n	8008bb0 <_strtol_l.isra.0+0x2e>
 8008c1c:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 8008c20:	2b19      	cmp	r3, #25
 8008c22:	d801      	bhi.n	8008c28 <_strtol_l.isra.0+0xa6>
 8008c24:	3c37      	subs	r4, #55	; 0x37
 8008c26:	e7e2      	b.n	8008bee <_strtol_l.isra.0+0x6c>
 8008c28:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 8008c2c:	2b19      	cmp	r3, #25
 8008c2e:	d804      	bhi.n	8008c3a <_strtol_l.isra.0+0xb8>
 8008c30:	3c57      	subs	r4, #87	; 0x57
 8008c32:	e7dc      	b.n	8008bee <_strtol_l.isra.0+0x6c>
 8008c34:	f04f 37ff 	mov.w	r7, #4294967295
 8008c38:	e7e5      	b.n	8008c06 <_strtol_l.isra.0+0x84>
 8008c3a:	1c7b      	adds	r3, r7, #1
 8008c3c:	d108      	bne.n	8008c50 <_strtol_l.isra.0+0xce>
 8008c3e:	2322      	movs	r3, #34	; 0x22
 8008c40:	f8c8 3000 	str.w	r3, [r8]
 8008c44:	4608      	mov	r0, r1
 8008c46:	f1ba 0f00 	cmp.w	sl, #0
 8008c4a:	d107      	bne.n	8008c5c <_strtol_l.isra.0+0xda>
 8008c4c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008c50:	b102      	cbz	r2, 8008c54 <_strtol_l.isra.0+0xd2>
 8008c52:	4240      	negs	r0, r0
 8008c54:	f1ba 0f00 	cmp.w	sl, #0
 8008c58:	d0f8      	beq.n	8008c4c <_strtol_l.isra.0+0xca>
 8008c5a:	b10f      	cbz	r7, 8008c60 <_strtol_l.isra.0+0xde>
 8008c5c:	f105 39ff 	add.w	r9, r5, #4294967295
 8008c60:	f8ca 9000 	str.w	r9, [sl]
 8008c64:	e7f2      	b.n	8008c4c <_strtol_l.isra.0+0xca>
 8008c66:	2430      	movs	r4, #48	; 0x30
 8008c68:	2e00      	cmp	r6, #0
 8008c6a:	d1af      	bne.n	8008bcc <_strtol_l.isra.0+0x4a>
 8008c6c:	2608      	movs	r6, #8
 8008c6e:	e7ad      	b.n	8008bcc <_strtol_l.isra.0+0x4a>
 8008c70:	2c30      	cmp	r4, #48	; 0x30
 8008c72:	d0a3      	beq.n	8008bbc <_strtol_l.isra.0+0x3a>
 8008c74:	260a      	movs	r6, #10
 8008c76:	e7a9      	b.n	8008bcc <_strtol_l.isra.0+0x4a>

08008c78 <strtol>:
 8008c78:	4b08      	ldr	r3, [pc, #32]	; (8008c9c <strtol+0x24>)
 8008c7a:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008c7c:	681c      	ldr	r4, [r3, #0]
 8008c7e:	4d08      	ldr	r5, [pc, #32]	; (8008ca0 <strtol+0x28>)
 8008c80:	6a23      	ldr	r3, [r4, #32]
 8008c82:	2b00      	cmp	r3, #0
 8008c84:	bf08      	it	eq
 8008c86:	462b      	moveq	r3, r5
 8008c88:	9300      	str	r3, [sp, #0]
 8008c8a:	4613      	mov	r3, r2
 8008c8c:	460a      	mov	r2, r1
 8008c8e:	4601      	mov	r1, r0
 8008c90:	4620      	mov	r0, r4
 8008c92:	f7ff ff76 	bl	8008b82 <_strtol_l.isra.0>
 8008c96:	b003      	add	sp, #12
 8008c98:	bd30      	pop	{r4, r5, pc}
 8008c9a:	bf00      	nop
 8008c9c:	2000003c 	.word	0x2000003c
 8008ca0:	200000a0 	.word	0x200000a0

08008ca4 <__ascii_wctomb>:
 8008ca4:	b149      	cbz	r1, 8008cba <__ascii_wctomb+0x16>
 8008ca6:	2aff      	cmp	r2, #255	; 0xff
 8008ca8:	bf85      	ittet	hi
 8008caa:	238a      	movhi	r3, #138	; 0x8a
 8008cac:	6003      	strhi	r3, [r0, #0]
 8008cae:	700a      	strbls	r2, [r1, #0]
 8008cb0:	f04f 30ff 	movhi.w	r0, #4294967295
 8008cb4:	bf98      	it	ls
 8008cb6:	2001      	movls	r0, #1
 8008cb8:	4770      	bx	lr
 8008cba:	4608      	mov	r0, r1
 8008cbc:	4770      	bx	lr

08008cbe <__ssputs_r>:
 8008cbe:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008cc2:	688e      	ldr	r6, [r1, #8]
 8008cc4:	429e      	cmp	r6, r3
 8008cc6:	4682      	mov	sl, r0
 8008cc8:	460c      	mov	r4, r1
 8008cca:	4690      	mov	r8, r2
 8008ccc:	4699      	mov	r9, r3
 8008cce:	d837      	bhi.n	8008d40 <__ssputs_r+0x82>
 8008cd0:	898a      	ldrh	r2, [r1, #12]
 8008cd2:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008cd6:	d031      	beq.n	8008d3c <__ssputs_r+0x7e>
 8008cd8:	6825      	ldr	r5, [r4, #0]
 8008cda:	6909      	ldr	r1, [r1, #16]
 8008cdc:	1a6f      	subs	r7, r5, r1
 8008cde:	6965      	ldr	r5, [r4, #20]
 8008ce0:	2302      	movs	r3, #2
 8008ce2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008ce6:	fb95 f5f3 	sdiv	r5, r5, r3
 8008cea:	f109 0301 	add.w	r3, r9, #1
 8008cee:	443b      	add	r3, r7
 8008cf0:	429d      	cmp	r5, r3
 8008cf2:	bf38      	it	cc
 8008cf4:	461d      	movcc	r5, r3
 8008cf6:	0553      	lsls	r3, r2, #21
 8008cf8:	d530      	bpl.n	8008d5c <__ssputs_r+0x9e>
 8008cfa:	4629      	mov	r1, r5
 8008cfc:	f000 fb22 	bl	8009344 <_malloc_r>
 8008d00:	4606      	mov	r6, r0
 8008d02:	b950      	cbnz	r0, 8008d1a <__ssputs_r+0x5c>
 8008d04:	230c      	movs	r3, #12
 8008d06:	f8ca 3000 	str.w	r3, [sl]
 8008d0a:	89a3      	ldrh	r3, [r4, #12]
 8008d0c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008d10:	81a3      	strh	r3, [r4, #12]
 8008d12:	f04f 30ff 	mov.w	r0, #4294967295
 8008d16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008d1a:	463a      	mov	r2, r7
 8008d1c:	6921      	ldr	r1, [r4, #16]
 8008d1e:	f7ff fece 	bl	8008abe <memcpy>
 8008d22:	89a3      	ldrh	r3, [r4, #12]
 8008d24:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8008d28:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008d2c:	81a3      	strh	r3, [r4, #12]
 8008d2e:	6126      	str	r6, [r4, #16]
 8008d30:	6165      	str	r5, [r4, #20]
 8008d32:	443e      	add	r6, r7
 8008d34:	1bed      	subs	r5, r5, r7
 8008d36:	6026      	str	r6, [r4, #0]
 8008d38:	60a5      	str	r5, [r4, #8]
 8008d3a:	464e      	mov	r6, r9
 8008d3c:	454e      	cmp	r6, r9
 8008d3e:	d900      	bls.n	8008d42 <__ssputs_r+0x84>
 8008d40:	464e      	mov	r6, r9
 8008d42:	4632      	mov	r2, r6
 8008d44:	4641      	mov	r1, r8
 8008d46:	6820      	ldr	r0, [r4, #0]
 8008d48:	f000 fa94 	bl	8009274 <memmove>
 8008d4c:	68a3      	ldr	r3, [r4, #8]
 8008d4e:	1b9b      	subs	r3, r3, r6
 8008d50:	60a3      	str	r3, [r4, #8]
 8008d52:	6823      	ldr	r3, [r4, #0]
 8008d54:	441e      	add	r6, r3
 8008d56:	6026      	str	r6, [r4, #0]
 8008d58:	2000      	movs	r0, #0
 8008d5a:	e7dc      	b.n	8008d16 <__ssputs_r+0x58>
 8008d5c:	462a      	mov	r2, r5
 8008d5e:	f000 fb4b 	bl	80093f8 <_realloc_r>
 8008d62:	4606      	mov	r6, r0
 8008d64:	2800      	cmp	r0, #0
 8008d66:	d1e2      	bne.n	8008d2e <__ssputs_r+0x70>
 8008d68:	6921      	ldr	r1, [r4, #16]
 8008d6a:	4650      	mov	r0, sl
 8008d6c:	f000 fa9c 	bl	80092a8 <_free_r>
 8008d70:	e7c8      	b.n	8008d04 <__ssputs_r+0x46>
	...

08008d74 <_svfiprintf_r>:
 8008d74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008d78:	461d      	mov	r5, r3
 8008d7a:	898b      	ldrh	r3, [r1, #12]
 8008d7c:	061f      	lsls	r7, r3, #24
 8008d7e:	b09d      	sub	sp, #116	; 0x74
 8008d80:	4680      	mov	r8, r0
 8008d82:	460c      	mov	r4, r1
 8008d84:	4616      	mov	r6, r2
 8008d86:	d50f      	bpl.n	8008da8 <_svfiprintf_r+0x34>
 8008d88:	690b      	ldr	r3, [r1, #16]
 8008d8a:	b96b      	cbnz	r3, 8008da8 <_svfiprintf_r+0x34>
 8008d8c:	2140      	movs	r1, #64	; 0x40
 8008d8e:	f000 fad9 	bl	8009344 <_malloc_r>
 8008d92:	6020      	str	r0, [r4, #0]
 8008d94:	6120      	str	r0, [r4, #16]
 8008d96:	b928      	cbnz	r0, 8008da4 <_svfiprintf_r+0x30>
 8008d98:	230c      	movs	r3, #12
 8008d9a:	f8c8 3000 	str.w	r3, [r8]
 8008d9e:	f04f 30ff 	mov.w	r0, #4294967295
 8008da2:	e0c8      	b.n	8008f36 <_svfiprintf_r+0x1c2>
 8008da4:	2340      	movs	r3, #64	; 0x40
 8008da6:	6163      	str	r3, [r4, #20]
 8008da8:	2300      	movs	r3, #0
 8008daa:	9309      	str	r3, [sp, #36]	; 0x24
 8008dac:	2320      	movs	r3, #32
 8008dae:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008db2:	2330      	movs	r3, #48	; 0x30
 8008db4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008db8:	9503      	str	r5, [sp, #12]
 8008dba:	f04f 0b01 	mov.w	fp, #1
 8008dbe:	4637      	mov	r7, r6
 8008dc0:	463d      	mov	r5, r7
 8008dc2:	f815 3b01 	ldrb.w	r3, [r5], #1
 8008dc6:	b10b      	cbz	r3, 8008dcc <_svfiprintf_r+0x58>
 8008dc8:	2b25      	cmp	r3, #37	; 0x25
 8008dca:	d13e      	bne.n	8008e4a <_svfiprintf_r+0xd6>
 8008dcc:	ebb7 0a06 	subs.w	sl, r7, r6
 8008dd0:	d00b      	beq.n	8008dea <_svfiprintf_r+0x76>
 8008dd2:	4653      	mov	r3, sl
 8008dd4:	4632      	mov	r2, r6
 8008dd6:	4621      	mov	r1, r4
 8008dd8:	4640      	mov	r0, r8
 8008dda:	f7ff ff70 	bl	8008cbe <__ssputs_r>
 8008dde:	3001      	adds	r0, #1
 8008de0:	f000 80a4 	beq.w	8008f2c <_svfiprintf_r+0x1b8>
 8008de4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008de6:	4453      	add	r3, sl
 8008de8:	9309      	str	r3, [sp, #36]	; 0x24
 8008dea:	783b      	ldrb	r3, [r7, #0]
 8008dec:	2b00      	cmp	r3, #0
 8008dee:	f000 809d 	beq.w	8008f2c <_svfiprintf_r+0x1b8>
 8008df2:	2300      	movs	r3, #0
 8008df4:	f04f 32ff 	mov.w	r2, #4294967295
 8008df8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008dfc:	9304      	str	r3, [sp, #16]
 8008dfe:	9307      	str	r3, [sp, #28]
 8008e00:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008e04:	931a      	str	r3, [sp, #104]	; 0x68
 8008e06:	462f      	mov	r7, r5
 8008e08:	2205      	movs	r2, #5
 8008e0a:	f817 1b01 	ldrb.w	r1, [r7], #1
 8008e0e:	4850      	ldr	r0, [pc, #320]	; (8008f50 <_svfiprintf_r+0x1dc>)
 8008e10:	f7f7 f9e6 	bl	80001e0 <memchr>
 8008e14:	9b04      	ldr	r3, [sp, #16]
 8008e16:	b9d0      	cbnz	r0, 8008e4e <_svfiprintf_r+0xda>
 8008e18:	06d9      	lsls	r1, r3, #27
 8008e1a:	bf44      	itt	mi
 8008e1c:	2220      	movmi	r2, #32
 8008e1e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8008e22:	071a      	lsls	r2, r3, #28
 8008e24:	bf44      	itt	mi
 8008e26:	222b      	movmi	r2, #43	; 0x2b
 8008e28:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8008e2c:	782a      	ldrb	r2, [r5, #0]
 8008e2e:	2a2a      	cmp	r2, #42	; 0x2a
 8008e30:	d015      	beq.n	8008e5e <_svfiprintf_r+0xea>
 8008e32:	9a07      	ldr	r2, [sp, #28]
 8008e34:	462f      	mov	r7, r5
 8008e36:	2000      	movs	r0, #0
 8008e38:	250a      	movs	r5, #10
 8008e3a:	4639      	mov	r1, r7
 8008e3c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008e40:	3b30      	subs	r3, #48	; 0x30
 8008e42:	2b09      	cmp	r3, #9
 8008e44:	d94d      	bls.n	8008ee2 <_svfiprintf_r+0x16e>
 8008e46:	b1b8      	cbz	r0, 8008e78 <_svfiprintf_r+0x104>
 8008e48:	e00f      	b.n	8008e6a <_svfiprintf_r+0xf6>
 8008e4a:	462f      	mov	r7, r5
 8008e4c:	e7b8      	b.n	8008dc0 <_svfiprintf_r+0x4c>
 8008e4e:	4a40      	ldr	r2, [pc, #256]	; (8008f50 <_svfiprintf_r+0x1dc>)
 8008e50:	1a80      	subs	r0, r0, r2
 8008e52:	fa0b f000 	lsl.w	r0, fp, r0
 8008e56:	4318      	orrs	r0, r3
 8008e58:	9004      	str	r0, [sp, #16]
 8008e5a:	463d      	mov	r5, r7
 8008e5c:	e7d3      	b.n	8008e06 <_svfiprintf_r+0x92>
 8008e5e:	9a03      	ldr	r2, [sp, #12]
 8008e60:	1d11      	adds	r1, r2, #4
 8008e62:	6812      	ldr	r2, [r2, #0]
 8008e64:	9103      	str	r1, [sp, #12]
 8008e66:	2a00      	cmp	r2, #0
 8008e68:	db01      	blt.n	8008e6e <_svfiprintf_r+0xfa>
 8008e6a:	9207      	str	r2, [sp, #28]
 8008e6c:	e004      	b.n	8008e78 <_svfiprintf_r+0x104>
 8008e6e:	4252      	negs	r2, r2
 8008e70:	f043 0302 	orr.w	r3, r3, #2
 8008e74:	9207      	str	r2, [sp, #28]
 8008e76:	9304      	str	r3, [sp, #16]
 8008e78:	783b      	ldrb	r3, [r7, #0]
 8008e7a:	2b2e      	cmp	r3, #46	; 0x2e
 8008e7c:	d10c      	bne.n	8008e98 <_svfiprintf_r+0x124>
 8008e7e:	787b      	ldrb	r3, [r7, #1]
 8008e80:	2b2a      	cmp	r3, #42	; 0x2a
 8008e82:	d133      	bne.n	8008eec <_svfiprintf_r+0x178>
 8008e84:	9b03      	ldr	r3, [sp, #12]
 8008e86:	1d1a      	adds	r2, r3, #4
 8008e88:	681b      	ldr	r3, [r3, #0]
 8008e8a:	9203      	str	r2, [sp, #12]
 8008e8c:	2b00      	cmp	r3, #0
 8008e8e:	bfb8      	it	lt
 8008e90:	f04f 33ff 	movlt.w	r3, #4294967295
 8008e94:	3702      	adds	r7, #2
 8008e96:	9305      	str	r3, [sp, #20]
 8008e98:	4d2e      	ldr	r5, [pc, #184]	; (8008f54 <_svfiprintf_r+0x1e0>)
 8008e9a:	7839      	ldrb	r1, [r7, #0]
 8008e9c:	2203      	movs	r2, #3
 8008e9e:	4628      	mov	r0, r5
 8008ea0:	f7f7 f99e 	bl	80001e0 <memchr>
 8008ea4:	b138      	cbz	r0, 8008eb6 <_svfiprintf_r+0x142>
 8008ea6:	2340      	movs	r3, #64	; 0x40
 8008ea8:	1b40      	subs	r0, r0, r5
 8008eaa:	fa03 f000 	lsl.w	r0, r3, r0
 8008eae:	9b04      	ldr	r3, [sp, #16]
 8008eb0:	4303      	orrs	r3, r0
 8008eb2:	3701      	adds	r7, #1
 8008eb4:	9304      	str	r3, [sp, #16]
 8008eb6:	7839      	ldrb	r1, [r7, #0]
 8008eb8:	4827      	ldr	r0, [pc, #156]	; (8008f58 <_svfiprintf_r+0x1e4>)
 8008eba:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008ebe:	2206      	movs	r2, #6
 8008ec0:	1c7e      	adds	r6, r7, #1
 8008ec2:	f7f7 f98d 	bl	80001e0 <memchr>
 8008ec6:	2800      	cmp	r0, #0
 8008ec8:	d038      	beq.n	8008f3c <_svfiprintf_r+0x1c8>
 8008eca:	4b24      	ldr	r3, [pc, #144]	; (8008f5c <_svfiprintf_r+0x1e8>)
 8008ecc:	bb13      	cbnz	r3, 8008f14 <_svfiprintf_r+0x1a0>
 8008ece:	9b03      	ldr	r3, [sp, #12]
 8008ed0:	3307      	adds	r3, #7
 8008ed2:	f023 0307 	bic.w	r3, r3, #7
 8008ed6:	3308      	adds	r3, #8
 8008ed8:	9303      	str	r3, [sp, #12]
 8008eda:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008edc:	444b      	add	r3, r9
 8008ede:	9309      	str	r3, [sp, #36]	; 0x24
 8008ee0:	e76d      	b.n	8008dbe <_svfiprintf_r+0x4a>
 8008ee2:	fb05 3202 	mla	r2, r5, r2, r3
 8008ee6:	2001      	movs	r0, #1
 8008ee8:	460f      	mov	r7, r1
 8008eea:	e7a6      	b.n	8008e3a <_svfiprintf_r+0xc6>
 8008eec:	2300      	movs	r3, #0
 8008eee:	3701      	adds	r7, #1
 8008ef0:	9305      	str	r3, [sp, #20]
 8008ef2:	4619      	mov	r1, r3
 8008ef4:	250a      	movs	r5, #10
 8008ef6:	4638      	mov	r0, r7
 8008ef8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008efc:	3a30      	subs	r2, #48	; 0x30
 8008efe:	2a09      	cmp	r2, #9
 8008f00:	d903      	bls.n	8008f0a <_svfiprintf_r+0x196>
 8008f02:	2b00      	cmp	r3, #0
 8008f04:	d0c8      	beq.n	8008e98 <_svfiprintf_r+0x124>
 8008f06:	9105      	str	r1, [sp, #20]
 8008f08:	e7c6      	b.n	8008e98 <_svfiprintf_r+0x124>
 8008f0a:	fb05 2101 	mla	r1, r5, r1, r2
 8008f0e:	2301      	movs	r3, #1
 8008f10:	4607      	mov	r7, r0
 8008f12:	e7f0      	b.n	8008ef6 <_svfiprintf_r+0x182>
 8008f14:	ab03      	add	r3, sp, #12
 8008f16:	9300      	str	r3, [sp, #0]
 8008f18:	4622      	mov	r2, r4
 8008f1a:	4b11      	ldr	r3, [pc, #68]	; (8008f60 <_svfiprintf_r+0x1ec>)
 8008f1c:	a904      	add	r1, sp, #16
 8008f1e:	4640      	mov	r0, r8
 8008f20:	f3af 8000 	nop.w
 8008f24:	f1b0 3fff 	cmp.w	r0, #4294967295
 8008f28:	4681      	mov	r9, r0
 8008f2a:	d1d6      	bne.n	8008eda <_svfiprintf_r+0x166>
 8008f2c:	89a3      	ldrh	r3, [r4, #12]
 8008f2e:	065b      	lsls	r3, r3, #25
 8008f30:	f53f af35 	bmi.w	8008d9e <_svfiprintf_r+0x2a>
 8008f34:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008f36:	b01d      	add	sp, #116	; 0x74
 8008f38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008f3c:	ab03      	add	r3, sp, #12
 8008f3e:	9300      	str	r3, [sp, #0]
 8008f40:	4622      	mov	r2, r4
 8008f42:	4b07      	ldr	r3, [pc, #28]	; (8008f60 <_svfiprintf_r+0x1ec>)
 8008f44:	a904      	add	r1, sp, #16
 8008f46:	4640      	mov	r0, r8
 8008f48:	f000 f882 	bl	8009050 <_printf_i>
 8008f4c:	e7ea      	b.n	8008f24 <_svfiprintf_r+0x1b0>
 8008f4e:	bf00      	nop
 8008f50:	08009b9b 	.word	0x08009b9b
 8008f54:	08009ba1 	.word	0x08009ba1
 8008f58:	08009ba5 	.word	0x08009ba5
 8008f5c:	00000000 	.word	0x00000000
 8008f60:	08008cbf 	.word	0x08008cbf

08008f64 <_printf_common>:
 8008f64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008f68:	4691      	mov	r9, r2
 8008f6a:	461f      	mov	r7, r3
 8008f6c:	688a      	ldr	r2, [r1, #8]
 8008f6e:	690b      	ldr	r3, [r1, #16]
 8008f70:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008f74:	4293      	cmp	r3, r2
 8008f76:	bfb8      	it	lt
 8008f78:	4613      	movlt	r3, r2
 8008f7a:	f8c9 3000 	str.w	r3, [r9]
 8008f7e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008f82:	4606      	mov	r6, r0
 8008f84:	460c      	mov	r4, r1
 8008f86:	b112      	cbz	r2, 8008f8e <_printf_common+0x2a>
 8008f88:	3301      	adds	r3, #1
 8008f8a:	f8c9 3000 	str.w	r3, [r9]
 8008f8e:	6823      	ldr	r3, [r4, #0]
 8008f90:	0699      	lsls	r1, r3, #26
 8008f92:	bf42      	ittt	mi
 8008f94:	f8d9 3000 	ldrmi.w	r3, [r9]
 8008f98:	3302      	addmi	r3, #2
 8008f9a:	f8c9 3000 	strmi.w	r3, [r9]
 8008f9e:	6825      	ldr	r5, [r4, #0]
 8008fa0:	f015 0506 	ands.w	r5, r5, #6
 8008fa4:	d107      	bne.n	8008fb6 <_printf_common+0x52>
 8008fa6:	f104 0a19 	add.w	sl, r4, #25
 8008faa:	68e3      	ldr	r3, [r4, #12]
 8008fac:	f8d9 2000 	ldr.w	r2, [r9]
 8008fb0:	1a9b      	subs	r3, r3, r2
 8008fb2:	42ab      	cmp	r3, r5
 8008fb4:	dc28      	bgt.n	8009008 <_printf_common+0xa4>
 8008fb6:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8008fba:	6822      	ldr	r2, [r4, #0]
 8008fbc:	3300      	adds	r3, #0
 8008fbe:	bf18      	it	ne
 8008fc0:	2301      	movne	r3, #1
 8008fc2:	0692      	lsls	r2, r2, #26
 8008fc4:	d42d      	bmi.n	8009022 <_printf_common+0xbe>
 8008fc6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008fca:	4639      	mov	r1, r7
 8008fcc:	4630      	mov	r0, r6
 8008fce:	47c0      	blx	r8
 8008fd0:	3001      	adds	r0, #1
 8008fd2:	d020      	beq.n	8009016 <_printf_common+0xb2>
 8008fd4:	6823      	ldr	r3, [r4, #0]
 8008fd6:	68e5      	ldr	r5, [r4, #12]
 8008fd8:	f8d9 2000 	ldr.w	r2, [r9]
 8008fdc:	f003 0306 	and.w	r3, r3, #6
 8008fe0:	2b04      	cmp	r3, #4
 8008fe2:	bf08      	it	eq
 8008fe4:	1aad      	subeq	r5, r5, r2
 8008fe6:	68a3      	ldr	r3, [r4, #8]
 8008fe8:	6922      	ldr	r2, [r4, #16]
 8008fea:	bf0c      	ite	eq
 8008fec:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008ff0:	2500      	movne	r5, #0
 8008ff2:	4293      	cmp	r3, r2
 8008ff4:	bfc4      	itt	gt
 8008ff6:	1a9b      	subgt	r3, r3, r2
 8008ff8:	18ed      	addgt	r5, r5, r3
 8008ffa:	f04f 0900 	mov.w	r9, #0
 8008ffe:	341a      	adds	r4, #26
 8009000:	454d      	cmp	r5, r9
 8009002:	d11a      	bne.n	800903a <_printf_common+0xd6>
 8009004:	2000      	movs	r0, #0
 8009006:	e008      	b.n	800901a <_printf_common+0xb6>
 8009008:	2301      	movs	r3, #1
 800900a:	4652      	mov	r2, sl
 800900c:	4639      	mov	r1, r7
 800900e:	4630      	mov	r0, r6
 8009010:	47c0      	blx	r8
 8009012:	3001      	adds	r0, #1
 8009014:	d103      	bne.n	800901e <_printf_common+0xba>
 8009016:	f04f 30ff 	mov.w	r0, #4294967295
 800901a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800901e:	3501      	adds	r5, #1
 8009020:	e7c3      	b.n	8008faa <_printf_common+0x46>
 8009022:	18e1      	adds	r1, r4, r3
 8009024:	1c5a      	adds	r2, r3, #1
 8009026:	2030      	movs	r0, #48	; 0x30
 8009028:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800902c:	4422      	add	r2, r4
 800902e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8009032:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8009036:	3302      	adds	r3, #2
 8009038:	e7c5      	b.n	8008fc6 <_printf_common+0x62>
 800903a:	2301      	movs	r3, #1
 800903c:	4622      	mov	r2, r4
 800903e:	4639      	mov	r1, r7
 8009040:	4630      	mov	r0, r6
 8009042:	47c0      	blx	r8
 8009044:	3001      	adds	r0, #1
 8009046:	d0e6      	beq.n	8009016 <_printf_common+0xb2>
 8009048:	f109 0901 	add.w	r9, r9, #1
 800904c:	e7d8      	b.n	8009000 <_printf_common+0x9c>
	...

08009050 <_printf_i>:
 8009050:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009054:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8009058:	460c      	mov	r4, r1
 800905a:	7e09      	ldrb	r1, [r1, #24]
 800905c:	b085      	sub	sp, #20
 800905e:	296e      	cmp	r1, #110	; 0x6e
 8009060:	4617      	mov	r7, r2
 8009062:	4606      	mov	r6, r0
 8009064:	4698      	mov	r8, r3
 8009066:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009068:	f000 80b3 	beq.w	80091d2 <_printf_i+0x182>
 800906c:	d822      	bhi.n	80090b4 <_printf_i+0x64>
 800906e:	2963      	cmp	r1, #99	; 0x63
 8009070:	d036      	beq.n	80090e0 <_printf_i+0x90>
 8009072:	d80a      	bhi.n	800908a <_printf_i+0x3a>
 8009074:	2900      	cmp	r1, #0
 8009076:	f000 80b9 	beq.w	80091ec <_printf_i+0x19c>
 800907a:	2958      	cmp	r1, #88	; 0x58
 800907c:	f000 8083 	beq.w	8009186 <_printf_i+0x136>
 8009080:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009084:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8009088:	e032      	b.n	80090f0 <_printf_i+0xa0>
 800908a:	2964      	cmp	r1, #100	; 0x64
 800908c:	d001      	beq.n	8009092 <_printf_i+0x42>
 800908e:	2969      	cmp	r1, #105	; 0x69
 8009090:	d1f6      	bne.n	8009080 <_printf_i+0x30>
 8009092:	6820      	ldr	r0, [r4, #0]
 8009094:	6813      	ldr	r3, [r2, #0]
 8009096:	0605      	lsls	r5, r0, #24
 8009098:	f103 0104 	add.w	r1, r3, #4
 800909c:	d52a      	bpl.n	80090f4 <_printf_i+0xa4>
 800909e:	681b      	ldr	r3, [r3, #0]
 80090a0:	6011      	str	r1, [r2, #0]
 80090a2:	2b00      	cmp	r3, #0
 80090a4:	da03      	bge.n	80090ae <_printf_i+0x5e>
 80090a6:	222d      	movs	r2, #45	; 0x2d
 80090a8:	425b      	negs	r3, r3
 80090aa:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80090ae:	486f      	ldr	r0, [pc, #444]	; (800926c <_printf_i+0x21c>)
 80090b0:	220a      	movs	r2, #10
 80090b2:	e039      	b.n	8009128 <_printf_i+0xd8>
 80090b4:	2973      	cmp	r1, #115	; 0x73
 80090b6:	f000 809d 	beq.w	80091f4 <_printf_i+0x1a4>
 80090ba:	d808      	bhi.n	80090ce <_printf_i+0x7e>
 80090bc:	296f      	cmp	r1, #111	; 0x6f
 80090be:	d020      	beq.n	8009102 <_printf_i+0xb2>
 80090c0:	2970      	cmp	r1, #112	; 0x70
 80090c2:	d1dd      	bne.n	8009080 <_printf_i+0x30>
 80090c4:	6823      	ldr	r3, [r4, #0]
 80090c6:	f043 0320 	orr.w	r3, r3, #32
 80090ca:	6023      	str	r3, [r4, #0]
 80090cc:	e003      	b.n	80090d6 <_printf_i+0x86>
 80090ce:	2975      	cmp	r1, #117	; 0x75
 80090d0:	d017      	beq.n	8009102 <_printf_i+0xb2>
 80090d2:	2978      	cmp	r1, #120	; 0x78
 80090d4:	d1d4      	bne.n	8009080 <_printf_i+0x30>
 80090d6:	2378      	movs	r3, #120	; 0x78
 80090d8:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80090dc:	4864      	ldr	r0, [pc, #400]	; (8009270 <_printf_i+0x220>)
 80090de:	e055      	b.n	800918c <_printf_i+0x13c>
 80090e0:	6813      	ldr	r3, [r2, #0]
 80090e2:	1d19      	adds	r1, r3, #4
 80090e4:	681b      	ldr	r3, [r3, #0]
 80090e6:	6011      	str	r1, [r2, #0]
 80090e8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80090ec:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80090f0:	2301      	movs	r3, #1
 80090f2:	e08c      	b.n	800920e <_printf_i+0x1be>
 80090f4:	681b      	ldr	r3, [r3, #0]
 80090f6:	6011      	str	r1, [r2, #0]
 80090f8:	f010 0f40 	tst.w	r0, #64	; 0x40
 80090fc:	bf18      	it	ne
 80090fe:	b21b      	sxthne	r3, r3
 8009100:	e7cf      	b.n	80090a2 <_printf_i+0x52>
 8009102:	6813      	ldr	r3, [r2, #0]
 8009104:	6825      	ldr	r5, [r4, #0]
 8009106:	1d18      	adds	r0, r3, #4
 8009108:	6010      	str	r0, [r2, #0]
 800910a:	0628      	lsls	r0, r5, #24
 800910c:	d501      	bpl.n	8009112 <_printf_i+0xc2>
 800910e:	681b      	ldr	r3, [r3, #0]
 8009110:	e002      	b.n	8009118 <_printf_i+0xc8>
 8009112:	0668      	lsls	r0, r5, #25
 8009114:	d5fb      	bpl.n	800910e <_printf_i+0xbe>
 8009116:	881b      	ldrh	r3, [r3, #0]
 8009118:	4854      	ldr	r0, [pc, #336]	; (800926c <_printf_i+0x21c>)
 800911a:	296f      	cmp	r1, #111	; 0x6f
 800911c:	bf14      	ite	ne
 800911e:	220a      	movne	r2, #10
 8009120:	2208      	moveq	r2, #8
 8009122:	2100      	movs	r1, #0
 8009124:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8009128:	6865      	ldr	r5, [r4, #4]
 800912a:	60a5      	str	r5, [r4, #8]
 800912c:	2d00      	cmp	r5, #0
 800912e:	f2c0 8095 	blt.w	800925c <_printf_i+0x20c>
 8009132:	6821      	ldr	r1, [r4, #0]
 8009134:	f021 0104 	bic.w	r1, r1, #4
 8009138:	6021      	str	r1, [r4, #0]
 800913a:	2b00      	cmp	r3, #0
 800913c:	d13d      	bne.n	80091ba <_printf_i+0x16a>
 800913e:	2d00      	cmp	r5, #0
 8009140:	f040 808e 	bne.w	8009260 <_printf_i+0x210>
 8009144:	4665      	mov	r5, ip
 8009146:	2a08      	cmp	r2, #8
 8009148:	d10b      	bne.n	8009162 <_printf_i+0x112>
 800914a:	6823      	ldr	r3, [r4, #0]
 800914c:	07db      	lsls	r3, r3, #31
 800914e:	d508      	bpl.n	8009162 <_printf_i+0x112>
 8009150:	6923      	ldr	r3, [r4, #16]
 8009152:	6862      	ldr	r2, [r4, #4]
 8009154:	429a      	cmp	r2, r3
 8009156:	bfde      	ittt	le
 8009158:	2330      	movle	r3, #48	; 0x30
 800915a:	f805 3c01 	strble.w	r3, [r5, #-1]
 800915e:	f105 35ff 	addle.w	r5, r5, #4294967295
 8009162:	ebac 0305 	sub.w	r3, ip, r5
 8009166:	6123      	str	r3, [r4, #16]
 8009168:	f8cd 8000 	str.w	r8, [sp]
 800916c:	463b      	mov	r3, r7
 800916e:	aa03      	add	r2, sp, #12
 8009170:	4621      	mov	r1, r4
 8009172:	4630      	mov	r0, r6
 8009174:	f7ff fef6 	bl	8008f64 <_printf_common>
 8009178:	3001      	adds	r0, #1
 800917a:	d14d      	bne.n	8009218 <_printf_i+0x1c8>
 800917c:	f04f 30ff 	mov.w	r0, #4294967295
 8009180:	b005      	add	sp, #20
 8009182:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009186:	4839      	ldr	r0, [pc, #228]	; (800926c <_printf_i+0x21c>)
 8009188:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800918c:	6813      	ldr	r3, [r2, #0]
 800918e:	6821      	ldr	r1, [r4, #0]
 8009190:	1d1d      	adds	r5, r3, #4
 8009192:	681b      	ldr	r3, [r3, #0]
 8009194:	6015      	str	r5, [r2, #0]
 8009196:	060a      	lsls	r2, r1, #24
 8009198:	d50b      	bpl.n	80091b2 <_printf_i+0x162>
 800919a:	07ca      	lsls	r2, r1, #31
 800919c:	bf44      	itt	mi
 800919e:	f041 0120 	orrmi.w	r1, r1, #32
 80091a2:	6021      	strmi	r1, [r4, #0]
 80091a4:	b91b      	cbnz	r3, 80091ae <_printf_i+0x15e>
 80091a6:	6822      	ldr	r2, [r4, #0]
 80091a8:	f022 0220 	bic.w	r2, r2, #32
 80091ac:	6022      	str	r2, [r4, #0]
 80091ae:	2210      	movs	r2, #16
 80091b0:	e7b7      	b.n	8009122 <_printf_i+0xd2>
 80091b2:	064d      	lsls	r5, r1, #25
 80091b4:	bf48      	it	mi
 80091b6:	b29b      	uxthmi	r3, r3
 80091b8:	e7ef      	b.n	800919a <_printf_i+0x14a>
 80091ba:	4665      	mov	r5, ip
 80091bc:	fbb3 f1f2 	udiv	r1, r3, r2
 80091c0:	fb02 3311 	mls	r3, r2, r1, r3
 80091c4:	5cc3      	ldrb	r3, [r0, r3]
 80091c6:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80091ca:	460b      	mov	r3, r1
 80091cc:	2900      	cmp	r1, #0
 80091ce:	d1f5      	bne.n	80091bc <_printf_i+0x16c>
 80091d0:	e7b9      	b.n	8009146 <_printf_i+0xf6>
 80091d2:	6813      	ldr	r3, [r2, #0]
 80091d4:	6825      	ldr	r5, [r4, #0]
 80091d6:	6961      	ldr	r1, [r4, #20]
 80091d8:	1d18      	adds	r0, r3, #4
 80091da:	6010      	str	r0, [r2, #0]
 80091dc:	0628      	lsls	r0, r5, #24
 80091de:	681b      	ldr	r3, [r3, #0]
 80091e0:	d501      	bpl.n	80091e6 <_printf_i+0x196>
 80091e2:	6019      	str	r1, [r3, #0]
 80091e4:	e002      	b.n	80091ec <_printf_i+0x19c>
 80091e6:	066a      	lsls	r2, r5, #25
 80091e8:	d5fb      	bpl.n	80091e2 <_printf_i+0x192>
 80091ea:	8019      	strh	r1, [r3, #0]
 80091ec:	2300      	movs	r3, #0
 80091ee:	6123      	str	r3, [r4, #16]
 80091f0:	4665      	mov	r5, ip
 80091f2:	e7b9      	b.n	8009168 <_printf_i+0x118>
 80091f4:	6813      	ldr	r3, [r2, #0]
 80091f6:	1d19      	adds	r1, r3, #4
 80091f8:	6011      	str	r1, [r2, #0]
 80091fa:	681d      	ldr	r5, [r3, #0]
 80091fc:	6862      	ldr	r2, [r4, #4]
 80091fe:	2100      	movs	r1, #0
 8009200:	4628      	mov	r0, r5
 8009202:	f7f6 ffed 	bl	80001e0 <memchr>
 8009206:	b108      	cbz	r0, 800920c <_printf_i+0x1bc>
 8009208:	1b40      	subs	r0, r0, r5
 800920a:	6060      	str	r0, [r4, #4]
 800920c:	6863      	ldr	r3, [r4, #4]
 800920e:	6123      	str	r3, [r4, #16]
 8009210:	2300      	movs	r3, #0
 8009212:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009216:	e7a7      	b.n	8009168 <_printf_i+0x118>
 8009218:	6923      	ldr	r3, [r4, #16]
 800921a:	462a      	mov	r2, r5
 800921c:	4639      	mov	r1, r7
 800921e:	4630      	mov	r0, r6
 8009220:	47c0      	blx	r8
 8009222:	3001      	adds	r0, #1
 8009224:	d0aa      	beq.n	800917c <_printf_i+0x12c>
 8009226:	6823      	ldr	r3, [r4, #0]
 8009228:	079b      	lsls	r3, r3, #30
 800922a:	d413      	bmi.n	8009254 <_printf_i+0x204>
 800922c:	68e0      	ldr	r0, [r4, #12]
 800922e:	9b03      	ldr	r3, [sp, #12]
 8009230:	4298      	cmp	r0, r3
 8009232:	bfb8      	it	lt
 8009234:	4618      	movlt	r0, r3
 8009236:	e7a3      	b.n	8009180 <_printf_i+0x130>
 8009238:	2301      	movs	r3, #1
 800923a:	464a      	mov	r2, r9
 800923c:	4639      	mov	r1, r7
 800923e:	4630      	mov	r0, r6
 8009240:	47c0      	blx	r8
 8009242:	3001      	adds	r0, #1
 8009244:	d09a      	beq.n	800917c <_printf_i+0x12c>
 8009246:	3501      	adds	r5, #1
 8009248:	68e3      	ldr	r3, [r4, #12]
 800924a:	9a03      	ldr	r2, [sp, #12]
 800924c:	1a9b      	subs	r3, r3, r2
 800924e:	42ab      	cmp	r3, r5
 8009250:	dcf2      	bgt.n	8009238 <_printf_i+0x1e8>
 8009252:	e7eb      	b.n	800922c <_printf_i+0x1dc>
 8009254:	2500      	movs	r5, #0
 8009256:	f104 0919 	add.w	r9, r4, #25
 800925a:	e7f5      	b.n	8009248 <_printf_i+0x1f8>
 800925c:	2b00      	cmp	r3, #0
 800925e:	d1ac      	bne.n	80091ba <_printf_i+0x16a>
 8009260:	7803      	ldrb	r3, [r0, #0]
 8009262:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009266:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800926a:	e76c      	b.n	8009146 <_printf_i+0xf6>
 800926c:	08009bac 	.word	0x08009bac
 8009270:	08009bbd 	.word	0x08009bbd

08009274 <memmove>:
 8009274:	4288      	cmp	r0, r1
 8009276:	b510      	push	{r4, lr}
 8009278:	eb01 0302 	add.w	r3, r1, r2
 800927c:	d807      	bhi.n	800928e <memmove+0x1a>
 800927e:	1e42      	subs	r2, r0, #1
 8009280:	4299      	cmp	r1, r3
 8009282:	d00a      	beq.n	800929a <memmove+0x26>
 8009284:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009288:	f802 4f01 	strb.w	r4, [r2, #1]!
 800928c:	e7f8      	b.n	8009280 <memmove+0xc>
 800928e:	4283      	cmp	r3, r0
 8009290:	d9f5      	bls.n	800927e <memmove+0xa>
 8009292:	1881      	adds	r1, r0, r2
 8009294:	1ad2      	subs	r2, r2, r3
 8009296:	42d3      	cmn	r3, r2
 8009298:	d100      	bne.n	800929c <memmove+0x28>
 800929a:	bd10      	pop	{r4, pc}
 800929c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80092a0:	f801 4d01 	strb.w	r4, [r1, #-1]!
 80092a4:	e7f7      	b.n	8009296 <memmove+0x22>
	...

080092a8 <_free_r>:
 80092a8:	b538      	push	{r3, r4, r5, lr}
 80092aa:	4605      	mov	r5, r0
 80092ac:	2900      	cmp	r1, #0
 80092ae:	d045      	beq.n	800933c <_free_r+0x94>
 80092b0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80092b4:	1f0c      	subs	r4, r1, #4
 80092b6:	2b00      	cmp	r3, #0
 80092b8:	bfb8      	it	lt
 80092ba:	18e4      	addlt	r4, r4, r3
 80092bc:	f000 f8d2 	bl	8009464 <__malloc_lock>
 80092c0:	4a1f      	ldr	r2, [pc, #124]	; (8009340 <_free_r+0x98>)
 80092c2:	6813      	ldr	r3, [r2, #0]
 80092c4:	4610      	mov	r0, r2
 80092c6:	b933      	cbnz	r3, 80092d6 <_free_r+0x2e>
 80092c8:	6063      	str	r3, [r4, #4]
 80092ca:	6014      	str	r4, [r2, #0]
 80092cc:	4628      	mov	r0, r5
 80092ce:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80092d2:	f000 b8c8 	b.w	8009466 <__malloc_unlock>
 80092d6:	42a3      	cmp	r3, r4
 80092d8:	d90c      	bls.n	80092f4 <_free_r+0x4c>
 80092da:	6821      	ldr	r1, [r4, #0]
 80092dc:	1862      	adds	r2, r4, r1
 80092de:	4293      	cmp	r3, r2
 80092e0:	bf04      	itt	eq
 80092e2:	681a      	ldreq	r2, [r3, #0]
 80092e4:	685b      	ldreq	r3, [r3, #4]
 80092e6:	6063      	str	r3, [r4, #4]
 80092e8:	bf04      	itt	eq
 80092ea:	1852      	addeq	r2, r2, r1
 80092ec:	6022      	streq	r2, [r4, #0]
 80092ee:	6004      	str	r4, [r0, #0]
 80092f0:	e7ec      	b.n	80092cc <_free_r+0x24>
 80092f2:	4613      	mov	r3, r2
 80092f4:	685a      	ldr	r2, [r3, #4]
 80092f6:	b10a      	cbz	r2, 80092fc <_free_r+0x54>
 80092f8:	42a2      	cmp	r2, r4
 80092fa:	d9fa      	bls.n	80092f2 <_free_r+0x4a>
 80092fc:	6819      	ldr	r1, [r3, #0]
 80092fe:	1858      	adds	r0, r3, r1
 8009300:	42a0      	cmp	r0, r4
 8009302:	d10b      	bne.n	800931c <_free_r+0x74>
 8009304:	6820      	ldr	r0, [r4, #0]
 8009306:	4401      	add	r1, r0
 8009308:	1858      	adds	r0, r3, r1
 800930a:	4282      	cmp	r2, r0
 800930c:	6019      	str	r1, [r3, #0]
 800930e:	d1dd      	bne.n	80092cc <_free_r+0x24>
 8009310:	6810      	ldr	r0, [r2, #0]
 8009312:	6852      	ldr	r2, [r2, #4]
 8009314:	605a      	str	r2, [r3, #4]
 8009316:	4401      	add	r1, r0
 8009318:	6019      	str	r1, [r3, #0]
 800931a:	e7d7      	b.n	80092cc <_free_r+0x24>
 800931c:	d902      	bls.n	8009324 <_free_r+0x7c>
 800931e:	230c      	movs	r3, #12
 8009320:	602b      	str	r3, [r5, #0]
 8009322:	e7d3      	b.n	80092cc <_free_r+0x24>
 8009324:	6820      	ldr	r0, [r4, #0]
 8009326:	1821      	adds	r1, r4, r0
 8009328:	428a      	cmp	r2, r1
 800932a:	bf04      	itt	eq
 800932c:	6811      	ldreq	r1, [r2, #0]
 800932e:	6852      	ldreq	r2, [r2, #4]
 8009330:	6062      	str	r2, [r4, #4]
 8009332:	bf04      	itt	eq
 8009334:	1809      	addeq	r1, r1, r0
 8009336:	6021      	streq	r1, [r4, #0]
 8009338:	605c      	str	r4, [r3, #4]
 800933a:	e7c7      	b.n	80092cc <_free_r+0x24>
 800933c:	bd38      	pop	{r3, r4, r5, pc}
 800933e:	bf00      	nop
 8009340:	200002d4 	.word	0x200002d4

08009344 <_malloc_r>:
 8009344:	b570      	push	{r4, r5, r6, lr}
 8009346:	1ccd      	adds	r5, r1, #3
 8009348:	f025 0503 	bic.w	r5, r5, #3
 800934c:	3508      	adds	r5, #8
 800934e:	2d0c      	cmp	r5, #12
 8009350:	bf38      	it	cc
 8009352:	250c      	movcc	r5, #12
 8009354:	2d00      	cmp	r5, #0
 8009356:	4606      	mov	r6, r0
 8009358:	db01      	blt.n	800935e <_malloc_r+0x1a>
 800935a:	42a9      	cmp	r1, r5
 800935c:	d903      	bls.n	8009366 <_malloc_r+0x22>
 800935e:	230c      	movs	r3, #12
 8009360:	6033      	str	r3, [r6, #0]
 8009362:	2000      	movs	r0, #0
 8009364:	bd70      	pop	{r4, r5, r6, pc}
 8009366:	f000 f87d 	bl	8009464 <__malloc_lock>
 800936a:	4a21      	ldr	r2, [pc, #132]	; (80093f0 <_malloc_r+0xac>)
 800936c:	6814      	ldr	r4, [r2, #0]
 800936e:	4621      	mov	r1, r4
 8009370:	b991      	cbnz	r1, 8009398 <_malloc_r+0x54>
 8009372:	4c20      	ldr	r4, [pc, #128]	; (80093f4 <_malloc_r+0xb0>)
 8009374:	6823      	ldr	r3, [r4, #0]
 8009376:	b91b      	cbnz	r3, 8009380 <_malloc_r+0x3c>
 8009378:	4630      	mov	r0, r6
 800937a:	f000 f863 	bl	8009444 <_sbrk_r>
 800937e:	6020      	str	r0, [r4, #0]
 8009380:	4629      	mov	r1, r5
 8009382:	4630      	mov	r0, r6
 8009384:	f000 f85e 	bl	8009444 <_sbrk_r>
 8009388:	1c43      	adds	r3, r0, #1
 800938a:	d124      	bne.n	80093d6 <_malloc_r+0x92>
 800938c:	230c      	movs	r3, #12
 800938e:	6033      	str	r3, [r6, #0]
 8009390:	4630      	mov	r0, r6
 8009392:	f000 f868 	bl	8009466 <__malloc_unlock>
 8009396:	e7e4      	b.n	8009362 <_malloc_r+0x1e>
 8009398:	680b      	ldr	r3, [r1, #0]
 800939a:	1b5b      	subs	r3, r3, r5
 800939c:	d418      	bmi.n	80093d0 <_malloc_r+0x8c>
 800939e:	2b0b      	cmp	r3, #11
 80093a0:	d90f      	bls.n	80093c2 <_malloc_r+0x7e>
 80093a2:	600b      	str	r3, [r1, #0]
 80093a4:	50cd      	str	r5, [r1, r3]
 80093a6:	18cc      	adds	r4, r1, r3
 80093a8:	4630      	mov	r0, r6
 80093aa:	f000 f85c 	bl	8009466 <__malloc_unlock>
 80093ae:	f104 000b 	add.w	r0, r4, #11
 80093b2:	1d23      	adds	r3, r4, #4
 80093b4:	f020 0007 	bic.w	r0, r0, #7
 80093b8:	1ac3      	subs	r3, r0, r3
 80093ba:	d0d3      	beq.n	8009364 <_malloc_r+0x20>
 80093bc:	425a      	negs	r2, r3
 80093be:	50e2      	str	r2, [r4, r3]
 80093c0:	e7d0      	b.n	8009364 <_malloc_r+0x20>
 80093c2:	428c      	cmp	r4, r1
 80093c4:	684b      	ldr	r3, [r1, #4]
 80093c6:	bf16      	itet	ne
 80093c8:	6063      	strne	r3, [r4, #4]
 80093ca:	6013      	streq	r3, [r2, #0]
 80093cc:	460c      	movne	r4, r1
 80093ce:	e7eb      	b.n	80093a8 <_malloc_r+0x64>
 80093d0:	460c      	mov	r4, r1
 80093d2:	6849      	ldr	r1, [r1, #4]
 80093d4:	e7cc      	b.n	8009370 <_malloc_r+0x2c>
 80093d6:	1cc4      	adds	r4, r0, #3
 80093d8:	f024 0403 	bic.w	r4, r4, #3
 80093dc:	42a0      	cmp	r0, r4
 80093de:	d005      	beq.n	80093ec <_malloc_r+0xa8>
 80093e0:	1a21      	subs	r1, r4, r0
 80093e2:	4630      	mov	r0, r6
 80093e4:	f000 f82e 	bl	8009444 <_sbrk_r>
 80093e8:	3001      	adds	r0, #1
 80093ea:	d0cf      	beq.n	800938c <_malloc_r+0x48>
 80093ec:	6025      	str	r5, [r4, #0]
 80093ee:	e7db      	b.n	80093a8 <_malloc_r+0x64>
 80093f0:	200002d4 	.word	0x200002d4
 80093f4:	200002d8 	.word	0x200002d8

080093f8 <_realloc_r>:
 80093f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80093fa:	4607      	mov	r7, r0
 80093fc:	4614      	mov	r4, r2
 80093fe:	460e      	mov	r6, r1
 8009400:	b921      	cbnz	r1, 800940c <_realloc_r+0x14>
 8009402:	4611      	mov	r1, r2
 8009404:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8009408:	f7ff bf9c 	b.w	8009344 <_malloc_r>
 800940c:	b922      	cbnz	r2, 8009418 <_realloc_r+0x20>
 800940e:	f7ff ff4b 	bl	80092a8 <_free_r>
 8009412:	4625      	mov	r5, r4
 8009414:	4628      	mov	r0, r5
 8009416:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009418:	f000 f826 	bl	8009468 <_malloc_usable_size_r>
 800941c:	42a0      	cmp	r0, r4
 800941e:	d20f      	bcs.n	8009440 <_realloc_r+0x48>
 8009420:	4621      	mov	r1, r4
 8009422:	4638      	mov	r0, r7
 8009424:	f7ff ff8e 	bl	8009344 <_malloc_r>
 8009428:	4605      	mov	r5, r0
 800942a:	2800      	cmp	r0, #0
 800942c:	d0f2      	beq.n	8009414 <_realloc_r+0x1c>
 800942e:	4631      	mov	r1, r6
 8009430:	4622      	mov	r2, r4
 8009432:	f7ff fb44 	bl	8008abe <memcpy>
 8009436:	4631      	mov	r1, r6
 8009438:	4638      	mov	r0, r7
 800943a:	f7ff ff35 	bl	80092a8 <_free_r>
 800943e:	e7e9      	b.n	8009414 <_realloc_r+0x1c>
 8009440:	4635      	mov	r5, r6
 8009442:	e7e7      	b.n	8009414 <_realloc_r+0x1c>

08009444 <_sbrk_r>:
 8009444:	b538      	push	{r3, r4, r5, lr}
 8009446:	4c06      	ldr	r4, [pc, #24]	; (8009460 <_sbrk_r+0x1c>)
 8009448:	2300      	movs	r3, #0
 800944a:	4605      	mov	r5, r0
 800944c:	4608      	mov	r0, r1
 800944e:	6023      	str	r3, [r4, #0]
 8009450:	f7ff fa6a 	bl	8008928 <_sbrk>
 8009454:	1c43      	adds	r3, r0, #1
 8009456:	d102      	bne.n	800945e <_sbrk_r+0x1a>
 8009458:	6823      	ldr	r3, [r4, #0]
 800945a:	b103      	cbz	r3, 800945e <_sbrk_r+0x1a>
 800945c:	602b      	str	r3, [r5, #0]
 800945e:	bd38      	pop	{r3, r4, r5, pc}
 8009460:	2000079c 	.word	0x2000079c

08009464 <__malloc_lock>:
 8009464:	4770      	bx	lr

08009466 <__malloc_unlock>:
 8009466:	4770      	bx	lr

08009468 <_malloc_usable_size_r>:
 8009468:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800946c:	1f18      	subs	r0, r3, #4
 800946e:	2b00      	cmp	r3, #0
 8009470:	bfbc      	itt	lt
 8009472:	580b      	ldrlt	r3, [r1, r0]
 8009474:	18c0      	addlt	r0, r0, r3
 8009476:	4770      	bx	lr

08009478 <_init>:
 8009478:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800947a:	bf00      	nop
 800947c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800947e:	bc08      	pop	{r3}
 8009480:	469e      	mov	lr, r3
 8009482:	4770      	bx	lr

08009484 <_fini>:
 8009484:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009486:	bf00      	nop
 8009488:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800948a:	bc08      	pop	{r3}
 800948c:	469e      	mov	lr, r3
 800948e:	4770      	bx	lr
