#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Mar 26 20:17:42 2024
# Process ID: 26068
# Current directory: C:/ECE532/git-version/ECE532-project/Trumpet_project/project_1/project_1.runs/design_1_audio_preprocessor_0_0_synth_1
# Command line: vivado.exe -log design_1_audio_preprocessor_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_audio_preprocessor_0_0.tcl
# Log file: C:/ECE532/git-version/ECE532-project/Trumpet_project/project_1/project_1.runs/design_1_audio_preprocessor_0_0_synth_1/design_1_audio_preprocessor_0_0.vds
# Journal file: C:/ECE532/git-version/ECE532-project/Trumpet_project/project_1/project_1.runs/design_1_audio_preprocessor_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_audio_preprocessor_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/ECE532/m2_mod_dsp/pre_processing/pre_processing'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/ECE532/new_fft_design/fft_package'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/ECE532/git-version/ECE532-project/preprocessor'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/ECE532/git-version/ECE532-project/Trumpet_project/ip_repo/AXI_I2S_driver_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/ECE532/git-version/ECE532-project/Trumpet_project/project_1/project_1.cache/ip 
Command: synth_design -top design_1_audio_preprocessor_0_0 -part xc7a200tsbg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 56268 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 493.633 ; gain = 99.723
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_audio_preprocessor_0_0' [c:/ECE532/git-version/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_audio_preprocessor_0_0/synth/design_1_audio_preprocessor_0_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'audio_preprocessor' [c:/ECE532/git-version/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/ECE532/git-version/ECE532-project/preprocessor/rtl/audio_preprocessor.sv:25]
	Parameter weight_num bound to: 17 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element accummulate_reg was removed.  [c:/ECE532/git-version/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/ECE532/git-version/ECE532-project/preprocessor/rtl/audio_preprocessor.sv:100]
WARNING: [Synth 8-6014] Unused sequential element product_reg was removed.  [c:/ECE532/git-version/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/ECE532/git-version/ECE532-project/preprocessor/rtl/audio_preprocessor.sv:132]
WARNING: [Synth 8-5788] Register delay_line_reg[0] in module audio_preprocessor is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/ECE532/git-version/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/ECE532/git-version/ECE532-project/preprocessor/rtl/audio_preprocessor.sv:102]
WARNING: [Synth 8-5788] Register delay_line_reg[1] in module audio_preprocessor is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/ECE532/git-version/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/ECE532/git-version/ECE532-project/preprocessor/rtl/audio_preprocessor.sv:102]
WARNING: [Synth 8-5788] Register delay_line_reg[2] in module audio_preprocessor is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/ECE532/git-version/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/ECE532/git-version/ECE532-project/preprocessor/rtl/audio_preprocessor.sv:102]
WARNING: [Synth 8-5788] Register delay_line_reg[3] in module audio_preprocessor is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/ECE532/git-version/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/ECE532/git-version/ECE532-project/preprocessor/rtl/audio_preprocessor.sv:102]
WARNING: [Synth 8-5788] Register delay_line_reg[4] in module audio_preprocessor is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/ECE532/git-version/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/ECE532/git-version/ECE532-project/preprocessor/rtl/audio_preprocessor.sv:102]
WARNING: [Synth 8-5788] Register delay_line_reg[5] in module audio_preprocessor is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/ECE532/git-version/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/ECE532/git-version/ECE532-project/preprocessor/rtl/audio_preprocessor.sv:102]
WARNING: [Synth 8-5788] Register delay_line_reg[6] in module audio_preprocessor is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/ECE532/git-version/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/ECE532/git-version/ECE532-project/preprocessor/rtl/audio_preprocessor.sv:102]
WARNING: [Synth 8-5788] Register delay_line_reg[7] in module audio_preprocessor is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/ECE532/git-version/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/ECE532/git-version/ECE532-project/preprocessor/rtl/audio_preprocessor.sv:102]
WARNING: [Synth 8-5788] Register delay_line_reg[8] in module audio_preprocessor is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/ECE532/git-version/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/ECE532/git-version/ECE532-project/preprocessor/rtl/audio_preprocessor.sv:102]
WARNING: [Synth 8-5788] Register delay_line_reg[9] in module audio_preprocessor is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/ECE532/git-version/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/ECE532/git-version/ECE532-project/preprocessor/rtl/audio_preprocessor.sv:102]
WARNING: [Synth 8-5788] Register delay_line_reg[10] in module audio_preprocessor is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/ECE532/git-version/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/ECE532/git-version/ECE532-project/preprocessor/rtl/audio_preprocessor.sv:102]
WARNING: [Synth 8-5788] Register delay_line_reg[11] in module audio_preprocessor is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/ECE532/git-version/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/ECE532/git-version/ECE532-project/preprocessor/rtl/audio_preprocessor.sv:102]
WARNING: [Synth 8-5788] Register delay_line_reg[12] in module audio_preprocessor is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/ECE532/git-version/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/ECE532/git-version/ECE532-project/preprocessor/rtl/audio_preprocessor.sv:102]
WARNING: [Synth 8-5788] Register delay_line_reg[13] in module audio_preprocessor is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/ECE532/git-version/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/ECE532/git-version/ECE532-project/preprocessor/rtl/audio_preprocessor.sv:102]
WARNING: [Synth 8-5788] Register delay_line_reg[14] in module audio_preprocessor is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/ECE532/git-version/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/ECE532/git-version/ECE532-project/preprocessor/rtl/audio_preprocessor.sv:102]
WARNING: [Synth 8-5788] Register delay_line_reg[15] in module audio_preprocessor is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/ECE532/git-version/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/ECE532/git-version/ECE532-project/preprocessor/rtl/audio_preprocessor.sv:102]
WARNING: [Synth 8-5788] Register delay_line_reg[16] in module audio_preprocessor is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/ECE532/git-version/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/ECE532/git-version/ECE532-project/preprocessor/rtl/audio_preprocessor.sv:102]
WARNING: [Synth 8-5788] Register filtered_audio_out_reg in module audio_preprocessor is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/ECE532/git-version/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/ECE532/git-version/ECE532-project/preprocessor/rtl/audio_preprocessor.sv:135]
INFO: [Synth 8-6155] done synthesizing module 'audio_preprocessor' (1#1) [c:/ECE532/git-version/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/ECE532/git-version/ECE532-project/preprocessor/rtl/audio_preprocessor.sv:25]
WARNING: [Synth 8-689] width (12) of port connection 'filtered_audio_out' does not match port width (16) of module 'audio_preprocessor' [c:/ECE532/git-version/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_audio_preprocessor_0_0/synth/design_1_audio_preprocessor_0_0.sv:80]
INFO: [Synth 8-6155] done synthesizing module 'design_1_audio_preprocessor_0_0' (2#1) [c:/ECE532/git-version/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_audio_preprocessor_0_0/synth/design_1_audio_preprocessor_0_0.sv:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 549.418 ; gain = 155.508
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 549.418 ; gain = 155.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 549.418 ; gain = 155.508
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 920.336 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 920.336 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 922.598 ; gain = 2.262
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 922.598 ; gain = 528.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tsbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 922.598 ; gain = 528.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 922.598 ; gain = 528.688
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "delay_line" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 922.598 ; gain = 528.688
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	  17 Input     32 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 18    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module audio_preprocessor 
Detailed RTL Component Info : 
+---Adders : 
	  17 Input     32 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 18    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
DSP Report: Generating DSP inst/filtered_audio_out17, operation Mode is: A*(B:0x3c92).
DSP Report: operator inst/filtered_audio_out17 is absorbed into DSP inst/filtered_audio_out17.
DSP Report: Generating DSP inst/filtered_audio_out16, operation Mode is: A*(B:0x3946).
DSP Report: operator inst/filtered_audio_out16 is absorbed into DSP inst/filtered_audio_out16.
DSP Report: Generating DSP inst/filtered_audio_out15, operation Mode is: A*(B:0x34ba).
DSP Report: operator inst/filtered_audio_out15 is absorbed into DSP inst/filtered_audio_out15.
DSP Report: Generating DSP inst/filtered_audio_out14, operation Mode is: A*(B:0x2f3c).
DSP Report: operator inst/filtered_audio_out14 is absorbed into DSP inst/filtered_audio_out14.
DSP Report: Generating DSP inst/filtered_audio_out13, operation Mode is: A*(B:0x29e3).
DSP Report: operator inst/filtered_audio_out13 is absorbed into DSP inst/filtered_audio_out13.
DSP Report: Generating DSP inst/filtered_audio_out12, operation Mode is: A*(B:0x24e5).
DSP Report: operator inst/filtered_audio_out12 is absorbed into DSP inst/filtered_audio_out12.
DSP Report: Generating DSP inst/filtered_audio_out11, operation Mode is: A*(B:0x205d).
DSP Report: operator inst/filtered_audio_out11 is absorbed into DSP inst/filtered_audio_out11.
DSP Report: Generating DSP inst/filtered_audio_out10, operation Mode is: A*(B:0x1c5a).
DSP Report: operator inst/filtered_audio_out10 is absorbed into DSP inst/filtered_audio_out10.
DSP Report: Generating DSP inst/filtered_audio_out9, operation Mode is: A*(B:0x18ef).
DSP Report: operator inst/filtered_audio_out9 is absorbed into DSP inst/filtered_audio_out9.
DSP Report: Generating DSP inst/filtered_audio_out8, operation Mode is: A*(B:0x161f).
DSP Report: operator inst/filtered_audio_out8 is absorbed into DSP inst/filtered_audio_out8.
DSP Report: Generating DSP inst/filtered_audio_out7, operation Mode is: A*(B:0x13ed).
DSP Report: operator inst/filtered_audio_out7 is absorbed into DSP inst/filtered_audio_out7.
DSP Report: Generating DSP inst/filtered_audio_out6, operation Mode is: A*(B:0x1261).
DSP Report: operator inst/filtered_audio_out6 is absorbed into DSP inst/filtered_audio_out6.
DSP Report: Generating DSP inst/filtered_audio_out5, operation Mode is: A*(B:0x1172).
DSP Report: operator inst/filtered_audio_out5 is absorbed into DSP inst/filtered_audio_out5.
DSP Report: Generating DSP inst/filtered_audio_out4, operation Mode is: A*(B:0x111e).
DSP Report: operator inst/filtered_audio_out4 is absorbed into DSP inst/filtered_audio_out4.
DSP Report: Generating DSP inst/filtered_audio_out3, operation Mode is: A*(B:0x1167).
DSP Report: operator inst/filtered_audio_out3 is absorbed into DSP inst/filtered_audio_out3.
DSP Report: Generating DSP inst/filtered_audio_out2, operation Mode is: A*(B:0x1242).
DSP Report: operator inst/filtered_audio_out2 is absorbed into DSP inst/filtered_audio_out2.
DSP Report: Generating DSP inst/filtered_audio_out17, operation Mode is: A*(B:0x3fff).
DSP Report: operator inst/filtered_audio_out17 is absorbed into DSP inst/filtered_audio_out17.
INFO: [Synth 8-3886] merging instance 'inst/delay_line_reg[0][12]' (FDC) to 'inst/delay_line_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'inst/delay_line_reg[0][13]' (FDC) to 'inst/delay_line_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'inst/delay_line_reg[0][14]' (FDC) to 'inst/delay_line_reg[0][15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/delay_line_reg[0][15] )
INFO: [Synth 8-3886] merging instance 'inst/delay_line_reg[2][12]' (FDC) to 'inst/delay_line_reg[2][15]'
INFO: [Synth 8-3886] merging instance 'inst/delay_line_reg[0][15]' (FDC) to 'inst/delay_line_reg[2][15]'
INFO: [Synth 8-3886] merging instance 'inst/delay_line_reg[1][12]' (FDC) to 'inst/delay_line_reg[2][15]'
INFO: [Synth 8-3886] merging instance 'inst/delay_line_reg[1][13]' (FDC) to 'inst/delay_line_reg[2][15]'
INFO: [Synth 8-3886] merging instance 'inst/delay_line_reg[1][14]' (FDC) to 'inst/delay_line_reg[2][15]'
INFO: [Synth 8-3886] merging instance 'inst/delay_line_reg[1][15]' (FDC) to 'inst/delay_line_reg[2][15]'
INFO: [Synth 8-3886] merging instance 'inst/delay_line_reg[2][13]' (FDC) to 'inst/delay_line_reg[2][15]'
INFO: [Synth 8-3886] merging instance 'inst/delay_line_reg[2][14]' (FDC) to 'inst/delay_line_reg[2][15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/delay_line_reg[2][15] )
INFO: [Synth 8-3886] merging instance 'inst/delay_line_reg[4][12]' (FDC) to 'inst/delay_line_reg[4][15]'
INFO: [Synth 8-3886] merging instance 'inst/delay_line_reg[2][15]' (FDC) to 'inst/delay_line_reg[4][15]'
INFO: [Synth 8-3886] merging instance 'inst/delay_line_reg[3][12]' (FDC) to 'inst/delay_line_reg[4][15]'
INFO: [Synth 8-3886] merging instance 'inst/delay_line_reg[3][13]' (FDC) to 'inst/delay_line_reg[4][15]'
INFO: [Synth 8-3886] merging instance 'inst/delay_line_reg[3][14]' (FDC) to 'inst/delay_line_reg[4][15]'
INFO: [Synth 8-3886] merging instance 'inst/delay_line_reg[3][15]' (FDC) to 'inst/delay_line_reg[4][15]'
INFO: [Synth 8-3886] merging instance 'inst/delay_line_reg[4][13]' (FDC) to 'inst/delay_line_reg[4][15]'
INFO: [Synth 8-3886] merging instance 'inst/delay_line_reg[4][14]' (FDC) to 'inst/delay_line_reg[4][15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/delay_line_reg[4][15] )
INFO: [Synth 8-3886] merging instance 'inst/delay_line_reg[6][15]' (FDC) to 'inst/delay_line_reg[7][12]'
INFO: [Synth 8-3886] merging instance 'inst/delay_line_reg[6][14]' (FDC) to 'inst/delay_line_reg[7][12]'
INFO: [Synth 8-3886] merging instance 'inst/delay_line_reg[6][13]' (FDC) to 'inst/delay_line_reg[7][12]'
INFO: [Synth 8-3886] merging instance 'inst/delay_line_reg[6][12]' (FDC) to 'inst/delay_line_reg[7][12]'
INFO: [Synth 8-3886] merging instance 'inst/delay_line_reg[4][15]' (FDC) to 'inst/delay_line_reg[7][12]'
INFO: [Synth 8-3886] merging instance 'inst/delay_line_reg[5][12]' (FDC) to 'inst/delay_line_reg[7][12]'
INFO: [Synth 8-3886] merging instance 'inst/delay_line_reg[5][13]' (FDC) to 'inst/delay_line_reg[7][12]'
INFO: [Synth 8-3886] merging instance 'inst/delay_line_reg[5][14]' (FDC) to 'inst/delay_line_reg[7][12]'
INFO: [Synth 8-3886] merging instance 'inst/delay_line_reg[5][15]' (FDC) to 'inst/delay_line_reg[7][12]'
INFO: [Synth 8-3886] merging instance 'inst/delay_line_reg[7][12]' (FDC) to 'inst/delay_line_reg[7][13]'
INFO: [Synth 8-3886] merging instance 'inst/delay_line_reg[7][13]' (FDC) to 'inst/delay_line_reg[7][14]'
INFO: [Synth 8-3886] merging instance 'inst/delay_line_reg[7][14]' (FDC) to 'inst/delay_line_reg[7][15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/delay_line_reg[7][15] )
INFO: [Synth 8-3886] merging instance 'inst/delay_line_reg[8][15]' (FDC) to 'inst/delay_line_reg[9][12]'
INFO: [Synth 8-3886] merging instance 'inst/delay_line_reg[8][14]' (FDC) to 'inst/delay_line_reg[9][12]'
INFO: [Synth 8-3886] merging instance 'inst/delay_line_reg[8][13]' (FDC) to 'inst/delay_line_reg[9][12]'
INFO: [Synth 8-3886] merging instance 'inst/delay_line_reg[8][12]' (FDC) to 'inst/delay_line_reg[9][12]'
INFO: [Synth 8-3886] merging instance 'inst/delay_line_reg[7][15]' (FDC) to 'inst/delay_line_reg[9][12]'
INFO: [Synth 8-3886] merging instance 'inst/delay_line_reg[9][12]' (FDC) to 'inst/delay_line_reg[9][13]'
INFO: [Synth 8-3886] merging instance 'inst/delay_line_reg[9][13]' (FDC) to 'inst/delay_line_reg[9][14]'
INFO: [Synth 8-3886] merging instance 'inst/delay_line_reg[9][14]' (FDC) to 'inst/delay_line_reg[9][15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/delay_line_reg[9][15] )
INFO: [Synth 8-3886] merging instance 'inst/delay_line_reg[10][15]' (FDC) to 'inst/delay_line_reg[11][12]'
INFO: [Synth 8-3886] merging instance 'inst/delay_line_reg[10][14]' (FDC) to 'inst/delay_line_reg[11][12]'
INFO: [Synth 8-3886] merging instance 'inst/delay_line_reg[10][13]' (FDC) to 'inst/delay_line_reg[11][12]'
INFO: [Synth 8-3886] merging instance 'inst/delay_line_reg[10][12]' (FDC) to 'inst/delay_line_reg[11][12]'
INFO: [Synth 8-3886] merging instance 'inst/delay_line_reg[9][15]' (FDC) to 'inst/delay_line_reg[11][12]'
INFO: [Synth 8-3886] merging instance 'inst/delay_line_reg[11][12]' (FDC) to 'inst/delay_line_reg[11][13]'
INFO: [Synth 8-3886] merging instance 'inst/delay_line_reg[11][13]' (FDC) to 'inst/delay_line_reg[11][14]'
INFO: [Synth 8-3886] merging instance 'inst/delay_line_reg[11][14]' (FDC) to 'inst/delay_line_reg[11][15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/delay_line_reg[11][15] )
INFO: [Synth 8-3886] merging instance 'inst/delay_line_reg[12][15]' (FDC) to 'inst/delay_line_reg[13][12]'
INFO: [Synth 8-3886] merging instance 'inst/delay_line_reg[12][14]' (FDC) to 'inst/delay_line_reg[13][12]'
INFO: [Synth 8-3886] merging instance 'inst/delay_line_reg[12][13]' (FDC) to 'inst/delay_line_reg[13][12]'
INFO: [Synth 8-3886] merging instance 'inst/delay_line_reg[12][12]' (FDC) to 'inst/delay_line_reg[13][12]'
INFO: [Synth 8-3886] merging instance 'inst/delay_line_reg[11][15]' (FDC) to 'inst/delay_line_reg[13][12]'
INFO: [Synth 8-3886] merging instance 'inst/delay_line_reg[13][12]' (FDC) to 'inst/delay_line_reg[13][13]'
INFO: [Synth 8-3886] merging instance 'inst/delay_line_reg[13][13]' (FDC) to 'inst/delay_line_reg[13][14]'
INFO: [Synth 8-3886] merging instance 'inst/delay_line_reg[13][14]' (FDC) to 'inst/delay_line_reg[13][15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/delay_line_reg[13][15] )
INFO: [Synth 8-3886] merging instance 'inst/delay_line_reg[14][15]' (FDC) to 'inst/delay_line_reg[15][12]'
INFO: [Synth 8-3886] merging instance 'inst/delay_line_reg[14][14]' (FDC) to 'inst/delay_line_reg[15][12]'
INFO: [Synth 8-3886] merging instance 'inst/delay_line_reg[14][13]' (FDC) to 'inst/delay_line_reg[15][12]'
INFO: [Synth 8-3886] merging instance 'inst/delay_line_reg[14][12]' (FDC) to 'inst/delay_line_reg[15][12]'
INFO: [Synth 8-3886] merging instance 'inst/delay_line_reg[13][15]' (FDC) to 'inst/delay_line_reg[15][12]'
INFO: [Synth 8-3886] merging instance 'inst/delay_line_reg[15][12]' (FDC) to 'inst/delay_line_reg[15][13]'
INFO: [Synth 8-3886] merging instance 'inst/delay_line_reg[15][13]' (FDC) to 'inst/delay_line_reg[15][14]'
INFO: [Synth 8-3886] merging instance 'inst/delay_line_reg[15][14]' (FDC) to 'inst/delay_line_reg[15][15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/delay_line_reg[15][15] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 922.598 ; gain = 528.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+-------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name        | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|audio_preprocessor | A*(B:0x3c92) | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|audio_preprocessor | A*(B:0x3946) | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|audio_preprocessor | A*(B:0x34ba) | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|audio_preprocessor | A*(B:0x2f3c) | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|audio_preprocessor | A*(B:0x29e3) | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|audio_preprocessor | A*(B:0x24e5) | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|audio_preprocessor | A*(B:0x205d) | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|audio_preprocessor | A*(B:0x1c5a) | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|audio_preprocessor | A*(B:0x18ef) | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|audio_preprocessor | A*(B:0x161f) | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|audio_preprocessor | A*(B:0x13ed) | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|audio_preprocessor | A*(B:0x1261) | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|audio_preprocessor | A*(B:0x1172) | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|audio_preprocessor | A*(B:0x111e) | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|audio_preprocessor | A*(B:0x1167) | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|audio_preprocessor | A*(B:0x1242) | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|audio_preprocessor | A*(B:0x3fff) | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+-------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/ECE532/git-version/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/ECE532/git-version/ECE532-project/preprocessor/rtl/audio_preprocessor.sv:102]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/ECE532/git-version/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/ECE532/git-version/ECE532-project/preprocessor/rtl/audio_preprocessor.sv:102]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/ECE532/git-version/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/ECE532/git-version/ECE532-project/preprocessor/rtl/audio_preprocessor.sv:102]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/ECE532/git-version/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/ECE532/git-version/ECE532-project/preprocessor/rtl/audio_preprocessor.sv:102]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/ECE532/git-version/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/ECE532/git-version/ECE532-project/preprocessor/rtl/audio_preprocessor.sv:102]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/ECE532/git-version/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/ECE532/git-version/ECE532-project/preprocessor/rtl/audio_preprocessor.sv:102]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/ECE532/git-version/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/ECE532/git-version/ECE532-project/preprocessor/rtl/audio_preprocessor.sv:102]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/ECE532/git-version/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/ECE532/git-version/ECE532-project/preprocessor/rtl/audio_preprocessor.sv:102]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/ECE532/git-version/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/ECE532/git-version/ECE532-project/preprocessor/rtl/audio_preprocessor.sv:102]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/ECE532/git-version/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/ECE532/git-version/ECE532-project/preprocessor/rtl/audio_preprocessor.sv:102]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/ECE532/git-version/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/ECE532/git-version/ECE532-project/preprocessor/rtl/audio_preprocessor.sv:102]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/ECE532/git-version/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/ECE532/git-version/ECE532-project/preprocessor/rtl/audio_preprocessor.sv:102]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/ECE532/git-version/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/ECE532/git-version/ECE532-project/preprocessor/rtl/audio_preprocessor.sv:102]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/ECE532/git-version/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/ECE532/git-version/ECE532-project/preprocessor/rtl/audio_preprocessor.sv:102]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/ECE532/git-version/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/ECE532/git-version/ECE532-project/preprocessor/rtl/audio_preprocessor.sv:102]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/ECE532/git-version/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/ECE532/git-version/ECE532-project/preprocessor/rtl/audio_preprocessor.sv:102]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/ECE532/git-version/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/ECE532/git-version/ECE532-project/preprocessor/rtl/audio_preprocessor.sv:102]

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 961.977 ; gain = 568.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 962.801 ; gain = 568.891
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/ECE532/git-version/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/ECE532/git-version/ECE532-project/preprocessor/rtl/audio_preprocessor.sv:102]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/ECE532/git-version/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/ECE532/git-version/ECE532-project/preprocessor/rtl/audio_preprocessor.sv:102]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/ECE532/git-version/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/ECE532/git-version/ECE532-project/preprocessor/rtl/audio_preprocessor.sv:102]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/ECE532/git-version/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/ECE532/git-version/ECE532-project/preprocessor/rtl/audio_preprocessor.sv:102]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/ECE532/git-version/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/ECE532/git-version/ECE532-project/preprocessor/rtl/audio_preprocessor.sv:102]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/ECE532/git-version/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/ECE532/git-version/ECE532-project/preprocessor/rtl/audio_preprocessor.sv:102]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/ECE532/git-version/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/ECE532/git-version/ECE532-project/preprocessor/rtl/audio_preprocessor.sv:102]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/ECE532/git-version/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/ECE532/git-version/ECE532-project/preprocessor/rtl/audio_preprocessor.sv:102]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/ECE532/git-version/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/ECE532/git-version/ECE532-project/preprocessor/rtl/audio_preprocessor.sv:102]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/ECE532/git-version/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/ECE532/git-version/ECE532-project/preprocessor/rtl/audio_preprocessor.sv:102]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/ECE532/git-version/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/ECE532/git-version/ECE532-project/preprocessor/rtl/audio_preprocessor.sv:102]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/ECE532/git-version/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/ECE532/git-version/ECE532-project/preprocessor/rtl/audio_preprocessor.sv:102]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/ECE532/git-version/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/ECE532/git-version/ECE532-project/preprocessor/rtl/audio_preprocessor.sv:102]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/ECE532/git-version/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/ECE532/git-version/ECE532-project/preprocessor/rtl/audio_preprocessor.sv:102]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/ECE532/git-version/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/ECE532/git-version/ECE532-project/preprocessor/rtl/audio_preprocessor.sv:102]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/ECE532/git-version/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/ECE532/git-version/ECE532-project/preprocessor/rtl/audio_preprocessor.sv:102]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [c:/ECE532/git-version/ECE532-project/Trumpet_project/project_1/project_1.srcs/sources_1/ECE532/git-version/ECE532-project/preprocessor/rtl/audio_preprocessor.sv:102]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 974.680 ; gain = 580.770
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:07 ; elapsed = 00:00:18 . Memory (MB): peak = 974.680 ; gain = 580.770
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:07 ; elapsed = 00:00:18 . Memory (MB): peak = 974.680 ; gain = 580.770
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 974.680 ; gain = 580.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 974.680 ; gain = 580.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 974.680 ; gain = 580.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 974.680 ; gain = 580.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |    56|
|2     |DSP48E1 |    17|
|3     |LUT1    |     1|
|4     |LUT3    |   208|
|5     |LUT4    |   200|
|6     |LUT6    |     8|
|7     |FDCE    |   204|
|8     |FDRE    |    12|
+------+--------+------+

Report Instance Areas: 
+------+---------+-------------------+------+
|      |Instance |Module             |Cells |
+------+---------+-------------------+------+
|1     |top      |                   |   706|
|2     |  inst   |audio_preprocessor |   706|
+------+---------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 974.680 ; gain = 580.770
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 974.680 ; gain = 207.590
Synthesis Optimization Complete : Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 974.680 ; gain = 580.770
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 73 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 974.680 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
126 Infos, 24 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:20 . Memory (MB): peak = 974.680 ; gain = 592.293
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 974.680 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/ECE532/git-version/ECE532-project/Trumpet_project/project_1/project_1.runs/design_1_audio_preprocessor_0_0_synth_1/design_1_audio_preprocessor_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_audio_preprocessor_0_0, cache-ID = 25d9b649121e6349
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 974.680 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/ECE532/git-version/ECE532-project/Trumpet_project/project_1/project_1.runs/design_1_audio_preprocessor_0_0_synth_1/design_1_audio_preprocessor_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_audio_preprocessor_0_0_utilization_synth.rpt -pb design_1_audio_preprocessor_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Mar 26 20:18:08 2024...
