Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.2 (lin64) Build 932637 Wed Jun 11 13:08:52 MDT 2014
| Date         : Wed Dec  2 23:32:21 2015
| Host         : amdpool-03.ece.cornell.edu running 64-bit Red Hat Enterprise Linux Server release 5.11 (Tikanga)
| Command      : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
| Design       : system_wrapper
| Device       : xc7z020
------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    70 |
| Minimum Number of register sites lost to control set restrictions |   155 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             186 |           78 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             214 |           66 |
| Yes          | No                    | No                     |             640 |          180 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             253 |           66 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                  Clock Signal                 |                                                                 Enable Signal                                                                |                                                             Set/Reset Signal                                                            | Slice Load Count | Bel Load Count |
+-----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                              | system_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                     |                1 |              1 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel        |                                                                                                                                         |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O11     | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O2 |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O11     |                                                                                                                                         |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                              | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/p_2_out                                                                       |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O9[0]   |                                                                                                                                         |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                              | system_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/p_2_out                                                                 |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O9      |                                                                                                                                         |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O9      | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O2 |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O11[0]  |                                                                                                                                         |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_ser/n_2_FSM_onehot_iis_state[5]_i_1__0                                                    |                                                                                                                                         |                2 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/fir_right/inst/fir_fir_io_s_axi_U/ar_hs                                                                                             |                                                                                                                                         |                2 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/bit_rdy                                                                             | system_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/n_2_bit_cntr[4]_i_1                                                            |                1 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/fir_right/inst/fir_fir_io_s_axi_U/waddr                                                                                             |                                                                                                                                         |                3 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/fir_left/inst/fir_fir_io_s_axi_U/ar_hs                                                                                              |                                                                                                                                         |                2 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/O6[0]                                                                               | system_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_ser/n_2_bit_cntr[4]_i_1__0                                                           |                1 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/fir_left/inst/fir_fir_io_s_axi_U/waddr                                                                                              |                                                                                                                                         |                3 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                              | system_i/rst_processing_system7_0_100M/U0/EXT_LPF/lpf_int                                                                               |                3 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/start                                                              | system_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                     |                2 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/fir_left/inst/shift_reg_U/fir_shift_reg_ram_U/O2                                                                                    | system_i/fir_left/inst/n_2_i_reg_115[5]_i_1                                                                                             |                4 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/fir_right/inst/shift_reg_U/fir_shift_reg_ram_U/O2                                                                                   | system_i/fir_right/inst/n_2_i_reg_115[5]_i_1                                                                                            |                2 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/rst_processing_system7_0_100M/U0/SEQ/seq_cnt_en                                                                                     | system_i/rst_processing_system7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                         |                1 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/n_2_FSM_onehot_iis_state[7]_i_1                                                     |                                                                                                                                         |                3 |              7 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r          | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0] |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                              | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/SR[0]             |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/fir_right/inst/fir_fir_io_s_axi_U/ar_hs                                                                                             | system_i/fir_right/inst/fir_fir_io_s_axi_U/n_2_rdata[15]_i_1                                                                            |                3 |             11 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/fir_left/inst/fir_fir_io_s_axi_U/ar_hs                                                                                              | system_i/fir_left/inst/fir_fir_io_s_axi_U/n_2_rdata[15]_i_1                                                                             |                2 |             11 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/fir_right/inst/i_1_reg_2470                                                                                                         |                                                                                                                                         |                5 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O12     |                                                                                                                                         |                3 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]    |                                                                                                                                         |                5 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O10[0]  |                                                                                                                                         |                4 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                              | system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                     |                5 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]    |                                                                                                                                         |                4 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O10[0]  |                                                                                                                                         |                4 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O13     |                                                                                                                                         |                3 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/fir_left/inst/i_1_reg_2470                                                                                                          |                                                                                                                                         |                5 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r              |                                                                                                                                         |                4 |             13 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/O2                     |                                                                                                                                         |                2 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                 |                                                                                                                                         |                2 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                              | system_i/fir_left/inst/fir_fir_io_s_axi_U/SS[0]                                                                                         |                8 |             15 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                              | system_i/fir_right/inst/fir_fir_io_s_axi_U/SS[0]                                                                                        |                6 |             15 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                              | system_i/axi_gpio_0/U0/bus2ip_reset                                                                                                     |                7 |             15 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/fir_left/inst/fir_fir_io_s_axi_U/int_ap_start                                                                                       | system_i/fir_left/inst/fir_fir_io_s_axi_U/SS[0]                                                                                         |                6 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/fir_right/inst/fir_fir_io_s_axi_U/E[0]                                                                                              |                                                                                                                                         |                6 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/fir_left/inst/fir_fir_io_s_axi_U/n_2_int_x[15]_i_1                                                                                  |                                                                                                                                         |                3 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/fir_left/inst/fir_fir_io_s_axi_U/E[0]                                                                                               |                                                                                                                                         |                6 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/fir_right/inst/fir_fir_io_s_axi_U/n_2_int_x[15]_i_1                                                                                 |                                                                                                                                         |                4 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/fir_right/inst/fir_fir_io_s_axi_U/int_ap_start                                                                                      | system_i/fir_right/inst/fir_fir_io_s_axi_U/SS[0]                                                                                        |                3 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O3      |                                                                                                                                         |                3 |             20 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                     | system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                     |                7 |             22 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_ser/n_2_rdata_reg[23]_i_2__0                                                              | system_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_ser/n_2_rdata_reg[23]_i_1__0                                                         |                4 |             24 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/fir_left/inst/shift_reg_U/fir_shift_reg_ram_U/p_0_in                                                                                |                                                                                                                                         |                6 |             24 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_ser/n_2_ldata_reg[23]_i_1__0                                                              | system_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_ser/n_2_rdata_reg[23]_i_1__0                                                         |                3 |             24 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/rdata_reg0                                                                          | system_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/n_2_ldata_reg[23]_i_1                                                          |                5 |             24 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/ldata_reg0                                                                          | system_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/n_2_ldata_reg[23]_i_1                                                          |                6 |             24 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/fir_right/inst/shift_reg_U/fir_shift_reg_ram_U/p_0_in                                                                               |                                                                                                                                         |                6 |             24 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/n_2_s_axi_rdata_i[31]_i_1                                                    | system_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                     |               10 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0 |                                                                                                                                         |                9 |             34 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                           |                                                                                                                                         |                8 |             35 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                            |                                                                                                                                         |               12 |             35 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/O2                     |                                                                                                                                         |               10 |             47 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                 |                                                                                                                                         |                9 |             47 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O13[0]  |                                                                                                                                         |               15 |             48 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O14[0]  |                                                                                                                                         |               12 |             48 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/O2                    |                                                                                                                                         |               16 |             48 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/Inst_iis_deser/E[0]                                                                                |                                                                                                                                         |               10 |             48 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/O2                    |                                                                                                                                         |               12 |             48 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                              | system_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/O1                                                                                            |               15 |             65 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                              | system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                       |               16 |             70 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                              |                                                                                                                                         |               79 |            187 |
+-----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


