# ALU
## Introduction
This is the implementation of ALU in Verilog with following functionality :

1. 32 bit signed input and output

2. ADD, SUBTRACT, AND, XOR are supported

3. There is no use of {+,-,&,^}. All the modules are written from the scratch.

