/********************************************************************************
 * Broadcom Proprietary and Confidential. (c)2016 Broadcom. All rights reserved.
 *
 * This program is the proprietary software of Broadcom and/or its
 * licensors, and may only be used, duplicated, modified or distributed pursuant
 * to the terms and conditions of a separate, written license agreement executed
 * between you and Broadcom (an "Authorized License").  Except as set forth in
 * an Authorized License, Broadcom grants no license (express or implied), right
 * to use, or waiver of any kind with respect to the Software, and Broadcom
 * expressly reserves all rights in and to the Software and all intellectual
 * property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE, THEN YOU
 * HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD IMMEDIATELY
 * NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
 *
 * Except as expressly set forth in the Authorized License,
 *
 * 1. This program, including its structure, sequence and organization,
 *    constitutes the valuable trade secrets of Broadcom, and you shall use all
 *    reasonable efforts to protect the confidentiality thereof, and to use
 *    this information only in connection with your use of Broadcom integrated
 *    circuit products.
 *
 * 2. TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
 *    AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
 *    WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT
 *    TO THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL IMPLIED
 *    WARRANTIES OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A
 *    PARTICULAR PURPOSE, LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET
 *    ENJOYMENT, QUIET POSSESSION OR CORRESPONDENCE TO DESCRIPTION. YOU ASSUME
 *    THE ENTIRE RISK ARISING OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 *
 * 3. TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR ITS
 *    LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL, INDIRECT,
 *    OR EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY RELATING TO
 *    YOUR USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN
 *    ADVISED OF THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS
 *    OF THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1, WHICHEVER
 *    IS GREATER. THESE LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF
 *    ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Fri Feb 26 13:24:10 2016
 *                 Full Compile MD5 Checksum  1560bfee4f086d6e1d49e6bd3406a38d
 *                     (minus title and desc)
 *                 MD5 Checksum               8d7264bb382089f88abd2b1abb2a6340
 *
 * lock_release:   n/a
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     823
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *                 Script Source              /home/pntruong/sbin/combo_header.pl
 *                 DVTSWVER                   n/a
 *
 *
********************************************************************************/

#ifndef BCHP_AUD_FMM_IOP_IN_I2S_0_H__
#define BCHP_AUD_FMM_IOP_IN_I2S_0_H__

/***************************************************************************
 *AUD_FMM_IOP_IN_I2S_0
 ***************************************************************************/
#define BCHP_AUD_FMM_IOP_IN_I2S_0_CAP_STREAM_CFG_0 0x20cb2800 /* [RW] Capture Stream configuration */
#define BCHP_AUD_FMM_IOP_IN_I2S_0_I2S_IN_CFG     0x20cb2804 /* [RW] I2S Input Cnfiguration */
#define BCHP_AUD_FMM_IOP_IN_I2S_0_MCLK_CFG_0     0x20cb2808 /* [RW] I2S MCLK configuration */
#define BCHP_AUD_FMM_IOP_IN_I2S_0_CAPTURE_FCI_ID_TABLE 0x20cb280c /* [RO] I2S_MULTI_INPUT Capture FCI_ID table */
#define BCHP_AUD_FMM_IOP_IN_I2S_0_I2S_LEGACY     0x20cb2818 /* [RW] Legacy Slave Mode I2S Receiver */
#define BCHP_AUD_FMM_IOP_IN_I2S_0_ESR_STATUS     0x20cb2820 /* [RO] Error Status Register */
#define BCHP_AUD_FMM_IOP_IN_I2S_0_ESR_STATUS_SET 0x20cb2824 /* [WO] Error Set Register */
#define BCHP_AUD_FMM_IOP_IN_I2S_0_ESR_STATUS_CLEAR 0x20cb2828 /* [WO] Error Clear Register */
#define BCHP_AUD_FMM_IOP_IN_I2S_0_ESR_MASK       0x20cb282c /* [RO] Mask Status Register */
#define BCHP_AUD_FMM_IOP_IN_I2S_0_ESR_MASK_SET   0x20cb2830 /* [WO] Mask Set Register */
#define BCHP_AUD_FMM_IOP_IN_I2S_0_ESR_MASK_CLEAR 0x20cb2834 /* [WO] Mask Clear Register */

/***************************************************************************
 *CAP_STREAM_CFG_0 - Capture Stream configuration
 ***************************************************************************/
/* AUD_FMM_IOP_IN_I2S_0 :: CAP_STREAM_CFG_0 :: CAP_ENA [31:31] */
#define BCHP_AUD_FMM_IOP_IN_I2S_0_CAP_STREAM_CFG_0_CAP_ENA_MASK    0x80000000
#define BCHP_AUD_FMM_IOP_IN_I2S_0_CAP_STREAM_CFG_0_CAP_ENA_SHIFT   31
#define BCHP_AUD_FMM_IOP_IN_I2S_0_CAP_STREAM_CFG_0_CAP_ENA_DEFAULT 0x00000000

/* AUD_FMM_IOP_IN_I2S_0 :: CAP_STREAM_CFG_0 :: reserved0 [30:08] */
#define BCHP_AUD_FMM_IOP_IN_I2S_0_CAP_STREAM_CFG_0_reserved0_MASK  0x7fffff00
#define BCHP_AUD_FMM_IOP_IN_I2S_0_CAP_STREAM_CFG_0_reserved0_SHIFT 8

/* AUD_FMM_IOP_IN_I2S_0 :: CAP_STREAM_CFG_0 :: CAP_GROUP_ID [07:04] */
#define BCHP_AUD_FMM_IOP_IN_I2S_0_CAP_STREAM_CFG_0_CAP_GROUP_ID_MASK 0x000000f0
#define BCHP_AUD_FMM_IOP_IN_I2S_0_CAP_STREAM_CFG_0_CAP_GROUP_ID_SHIFT 4
#define BCHP_AUD_FMM_IOP_IN_I2S_0_CAP_STREAM_CFG_0_CAP_GROUP_ID_DEFAULT 0x00000000

/* AUD_FMM_IOP_IN_I2S_0 :: CAP_STREAM_CFG_0 :: reserved1 [03:01] */
#define BCHP_AUD_FMM_IOP_IN_I2S_0_CAP_STREAM_CFG_0_reserved1_MASK  0x0000000e
#define BCHP_AUD_FMM_IOP_IN_I2S_0_CAP_STREAM_CFG_0_reserved1_SHIFT 1

/* AUD_FMM_IOP_IN_I2S_0 :: CAP_STREAM_CFG_0 :: IGNORE_FIRST_OVERFLOW [00:00] */
#define BCHP_AUD_FMM_IOP_IN_I2S_0_CAP_STREAM_CFG_0_IGNORE_FIRST_OVERFLOW_MASK 0x00000001
#define BCHP_AUD_FMM_IOP_IN_I2S_0_CAP_STREAM_CFG_0_IGNORE_FIRST_OVERFLOW_SHIFT 0
#define BCHP_AUD_FMM_IOP_IN_I2S_0_CAP_STREAM_CFG_0_IGNORE_FIRST_OVERFLOW_DEFAULT 0x00000001
#define BCHP_AUD_FMM_IOP_IN_I2S_0_CAP_STREAM_CFG_0_IGNORE_FIRST_OVERFLOW_Ignore 1
#define BCHP_AUD_FMM_IOP_IN_I2S_0_CAP_STREAM_CFG_0_IGNORE_FIRST_OVERFLOW_Dont_ignore 0

/***************************************************************************
 *I2S_IN_CFG - I2S Input Cnfiguration
 ***************************************************************************/
/* AUD_FMM_IOP_IN_I2S_0 :: I2S_IN_CFG :: TDM_MODE [31:31] */
#define BCHP_AUD_FMM_IOP_IN_I2S_0_I2S_IN_CFG_TDM_MODE_MASK         0x80000000
#define BCHP_AUD_FMM_IOP_IN_I2S_0_I2S_IN_CFG_TDM_MODE_SHIFT        31
#define BCHP_AUD_FMM_IOP_IN_I2S_0_I2S_IN_CFG_TDM_MODE_DEFAULT      0x00000000
#define BCHP_AUD_FMM_IOP_IN_I2S_0_I2S_IN_CFG_TDM_MODE_TDM_MODE     1
#define BCHP_AUD_FMM_IOP_IN_I2S_0_I2S_IN_CFG_TDM_MODE_I2S_MODE     0

/* AUD_FMM_IOP_IN_I2S_0 :: I2S_IN_CFG :: SLAVE_MODE [30:30] */
#define BCHP_AUD_FMM_IOP_IN_I2S_0_I2S_IN_CFG_SLAVE_MODE_MASK       0x40000000
#define BCHP_AUD_FMM_IOP_IN_I2S_0_I2S_IN_CFG_SLAVE_MODE_SHIFT      30
#define BCHP_AUD_FMM_IOP_IN_I2S_0_I2S_IN_CFG_SLAVE_MODE_DEFAULT    0x00000001
#define BCHP_AUD_FMM_IOP_IN_I2S_0_I2S_IN_CFG_SLAVE_MODE_SLAVE_MODE 1
#define BCHP_AUD_FMM_IOP_IN_I2S_0_I2S_IN_CFG_SLAVE_MODE_MASTER_MODE 0

/* AUD_FMM_IOP_IN_I2S_0 :: I2S_IN_CFG :: SCLKS_PER_1FS_DIV32 [29:26] */
#define BCHP_AUD_FMM_IOP_IN_I2S_0_I2S_IN_CFG_SCLKS_PER_1FS_DIV32_MASK 0x3c000000
#define BCHP_AUD_FMM_IOP_IN_I2S_0_I2S_IN_CFG_SCLKS_PER_1FS_DIV32_SHIFT 26
#define BCHP_AUD_FMM_IOP_IN_I2S_0_I2S_IN_CFG_SCLKS_PER_1FS_DIV32_DEFAULT 0x00000002
#define BCHP_AUD_FMM_IOP_IN_I2S_0_I2S_IN_CFG_SCLKS_PER_1FS_DIV32_512_SCLK 0
#define BCHP_AUD_FMM_IOP_IN_I2S_0_I2S_IN_CFG_SCLKS_PER_1FS_DIV32_384_SCLK 12
#define BCHP_AUD_FMM_IOP_IN_I2S_0_I2S_IN_CFG_SCLKS_PER_1FS_DIV32_256_SCLK 8
#define BCHP_AUD_FMM_IOP_IN_I2S_0_I2S_IN_CFG_SCLKS_PER_1FS_DIV32_128_SCLK 4
#define BCHP_AUD_FMM_IOP_IN_I2S_0_I2S_IN_CFG_SCLKS_PER_1FS_DIV32_64_SCLK 2
#define BCHP_AUD_FMM_IOP_IN_I2S_0_I2S_IN_CFG_SCLKS_PER_1FS_DIV32_32_SCLK 1

/* AUD_FMM_IOP_IN_I2S_0 :: I2S_IN_CFG :: FSYNC_WIDTH [25:18] */
#define BCHP_AUD_FMM_IOP_IN_I2S_0_I2S_IN_CFG_FSYNC_WIDTH_MASK      0x03fc0000
#define BCHP_AUD_FMM_IOP_IN_I2S_0_I2S_IN_CFG_FSYNC_WIDTH_SHIFT     18
#define BCHP_AUD_FMM_IOP_IN_I2S_0_I2S_IN_CFG_FSYNC_WIDTH_DEFAULT   0x00000001
#define BCHP_AUD_FMM_IOP_IN_I2S_0_I2S_IN_CFG_FSYNC_WIDTH_256_SCLK  0
#define BCHP_AUD_FMM_IOP_IN_I2S_0_I2S_IN_CFG_FSYNC_WIDTH_255_SCLK  255
#define BCHP_AUD_FMM_IOP_IN_I2S_0_I2S_IN_CFG_FSYNC_WIDTH_254_SCLK  254
#define BCHP_AUD_FMM_IOP_IN_I2S_0_I2S_IN_CFG_FSYNC_WIDTH_2_SCLK    2
#define BCHP_AUD_FMM_IOP_IN_I2S_0_I2S_IN_CFG_FSYNC_WIDTH_1_SCLK    1

/* AUD_FMM_IOP_IN_I2S_0 :: I2S_IN_CFG :: VALID_SLOT [17:14] */
#define BCHP_AUD_FMM_IOP_IN_I2S_0_I2S_IN_CFG_VALID_SLOT_MASK       0x0003c000
#define BCHP_AUD_FMM_IOP_IN_I2S_0_I2S_IN_CFG_VALID_SLOT_SHIFT      14
#define BCHP_AUD_FMM_IOP_IN_I2S_0_I2S_IN_CFG_VALID_SLOT_DEFAULT    0x00000001
#define BCHP_AUD_FMM_IOP_IN_I2S_0_I2S_IN_CFG_VALID_SLOT_32_Slots   0
#define BCHP_AUD_FMM_IOP_IN_I2S_0_I2S_IN_CFG_VALID_SLOT_30_Slots   15
#define BCHP_AUD_FMM_IOP_IN_I2S_0_I2S_IN_CFG_VALID_SLOT_28_Slots   14
#define BCHP_AUD_FMM_IOP_IN_I2S_0_I2S_IN_CFG_VALID_SLOT_26_Slots   13
#define BCHP_AUD_FMM_IOP_IN_I2S_0_I2S_IN_CFG_VALID_SLOT_10_Slots   5
#define BCHP_AUD_FMM_IOP_IN_I2S_0_I2S_IN_CFG_VALID_SLOT_8_Slots    4
#define BCHP_AUD_FMM_IOP_IN_I2S_0_I2S_IN_CFG_VALID_SLOT_6_Slots    3
#define BCHP_AUD_FMM_IOP_IN_I2S_0_I2S_IN_CFG_VALID_SLOT_4_Slots    2
#define BCHP_AUD_FMM_IOP_IN_I2S_0_I2S_IN_CFG_VALID_SLOT_2_Slots    1

/* AUD_FMM_IOP_IN_I2S_0 :: I2S_IN_CFG :: BITS_PER_SLOT [13:13] */
#define BCHP_AUD_FMM_IOP_IN_I2S_0_I2S_IN_CFG_BITS_PER_SLOT_MASK    0x00002000
#define BCHP_AUD_FMM_IOP_IN_I2S_0_I2S_IN_CFG_BITS_PER_SLOT_SHIFT   13
#define BCHP_AUD_FMM_IOP_IN_I2S_0_I2S_IN_CFG_BITS_PER_SLOT_DEFAULT 0x00000000
#define BCHP_AUD_FMM_IOP_IN_I2S_0_I2S_IN_CFG_BITS_PER_SLOT_16_Bits 1
#define BCHP_AUD_FMM_IOP_IN_I2S_0_I2S_IN_CFG_BITS_PER_SLOT_32_Bits 0

/* AUD_FMM_IOP_IN_I2S_0 :: I2S_IN_CFG :: BITS_PER_SAMPLE [12:08] */
#define BCHP_AUD_FMM_IOP_IN_I2S_0_I2S_IN_CFG_BITS_PER_SAMPLE_MASK  0x00001f00
#define BCHP_AUD_FMM_IOP_IN_I2S_0_I2S_IN_CFG_BITS_PER_SAMPLE_SHIFT 8
#define BCHP_AUD_FMM_IOP_IN_I2S_0_I2S_IN_CFG_BITS_PER_SAMPLE_DEFAULT 0x00000018
#define BCHP_AUD_FMM_IOP_IN_I2S_0_I2S_IN_CFG_BITS_PER_SAMPLE_Bitwidth24 24
#define BCHP_AUD_FMM_IOP_IN_I2S_0_I2S_IN_CFG_BITS_PER_SAMPLE_Bitwidth20 20
#define BCHP_AUD_FMM_IOP_IN_I2S_0_I2S_IN_CFG_BITS_PER_SAMPLE_Bitwidth18 18
#define BCHP_AUD_FMM_IOP_IN_I2S_0_I2S_IN_CFG_BITS_PER_SAMPLE_Bitwidth16 16
#define BCHP_AUD_FMM_IOP_IN_I2S_0_I2S_IN_CFG_BITS_PER_SAMPLE_Bitwidth12 12
#define BCHP_AUD_FMM_IOP_IN_I2S_0_I2S_IN_CFG_BITS_PER_SAMPLE_Bitwidth01 1

/* AUD_FMM_IOP_IN_I2S_0 :: I2S_IN_CFG :: DATA_JUSTIFICATION [07:07] */
#define BCHP_AUD_FMM_IOP_IN_I2S_0_I2S_IN_CFG_DATA_JUSTIFICATION_MASK 0x00000080
#define BCHP_AUD_FMM_IOP_IN_I2S_0_I2S_IN_CFG_DATA_JUSTIFICATION_SHIFT 7
#define BCHP_AUD_FMM_IOP_IN_I2S_0_I2S_IN_CFG_DATA_JUSTIFICATION_DEFAULT 0x00000000
#define BCHP_AUD_FMM_IOP_IN_I2S_0_I2S_IN_CFG_DATA_JUSTIFICATION_LSB 1
#define BCHP_AUD_FMM_IOP_IN_I2S_0_I2S_IN_CFG_DATA_JUSTIFICATION_MSB 0

/* AUD_FMM_IOP_IN_I2S_0 :: I2S_IN_CFG :: DATA_ALIGNMENT [06:06] */
#define BCHP_AUD_FMM_IOP_IN_I2S_0_I2S_IN_CFG_DATA_ALIGNMENT_MASK   0x00000040
#define BCHP_AUD_FMM_IOP_IN_I2S_0_I2S_IN_CFG_DATA_ALIGNMENT_SHIFT  6
#define BCHP_AUD_FMM_IOP_IN_I2S_0_I2S_IN_CFG_DATA_ALIGNMENT_DEFAULT 0x00000001
#define BCHP_AUD_FMM_IOP_IN_I2S_0_I2S_IN_CFG_DATA_ALIGNMENT_Delayed 1
#define BCHP_AUD_FMM_IOP_IN_I2S_0_I2S_IN_CFG_DATA_ALIGNMENT_Aligned 0

/* AUD_FMM_IOP_IN_I2S_0 :: I2S_IN_CFG :: SCLK_POLARITY [05:05] */
#define BCHP_AUD_FMM_IOP_IN_I2S_0_I2S_IN_CFG_SCLK_POLARITY_MASK    0x00000020
#define BCHP_AUD_FMM_IOP_IN_I2S_0_I2S_IN_CFG_SCLK_POLARITY_SHIFT   5
#define BCHP_AUD_FMM_IOP_IN_I2S_0_I2S_IN_CFG_SCLK_POLARITY_DEFAULT 0x00000000
#define BCHP_AUD_FMM_IOP_IN_I2S_0_I2S_IN_CFG_SCLK_POLARITY_Rising_aligned_with_sdata 1
#define BCHP_AUD_FMM_IOP_IN_I2S_0_I2S_IN_CFG_SCLK_POLARITY_Falling_aligned_with_sdata 0

/* AUD_FMM_IOP_IN_I2S_0 :: I2S_IN_CFG :: LRCK_POLARITY [04:04] */
#define BCHP_AUD_FMM_IOP_IN_I2S_0_I2S_IN_CFG_LRCK_POLARITY_MASK    0x00000010
#define BCHP_AUD_FMM_IOP_IN_I2S_0_I2S_IN_CFG_LRCK_POLARITY_SHIFT   4
#define BCHP_AUD_FMM_IOP_IN_I2S_0_I2S_IN_CFG_LRCK_POLARITY_DEFAULT 0x00000000
#define BCHP_AUD_FMM_IOP_IN_I2S_0_I2S_IN_CFG_LRCK_POLARITY_High_for_left 1
#define BCHP_AUD_FMM_IOP_IN_I2S_0_I2S_IN_CFG_LRCK_POLARITY_Low_for_left 0

/* AUD_FMM_IOP_IN_I2S_0 :: I2S_IN_CFG :: reserved0 [03:01] */
#define BCHP_AUD_FMM_IOP_IN_I2S_0_I2S_IN_CFG_reserved0_MASK        0x0000000e
#define BCHP_AUD_FMM_IOP_IN_I2S_0_I2S_IN_CFG_reserved0_SHIFT       1

/* AUD_FMM_IOP_IN_I2S_0 :: I2S_IN_CFG :: CLOCK_ENABLE [00:00] */
#define BCHP_AUD_FMM_IOP_IN_I2S_0_I2S_IN_CFG_CLOCK_ENABLE_MASK     0x00000001
#define BCHP_AUD_FMM_IOP_IN_I2S_0_I2S_IN_CFG_CLOCK_ENABLE_SHIFT    0
#define BCHP_AUD_FMM_IOP_IN_I2S_0_I2S_IN_CFG_CLOCK_ENABLE_DEFAULT  0x00000000
#define BCHP_AUD_FMM_IOP_IN_I2S_0_I2S_IN_CFG_CLOCK_ENABLE_Enable   1
#define BCHP_AUD_FMM_IOP_IN_I2S_0_I2S_IN_CFG_CLOCK_ENABLE_Disable  0

/***************************************************************************
 *MCLK_CFG_0 - I2S MCLK configuration
 ***************************************************************************/
/* AUD_FMM_IOP_IN_I2S_0 :: MCLK_CFG_0 :: reserved0 [31:20] */
#define BCHP_AUD_FMM_IOP_IN_I2S_0_MCLK_CFG_0_reserved0_MASK        0xfff00000
#define BCHP_AUD_FMM_IOP_IN_I2S_0_MCLK_CFG_0_reserved0_SHIFT       20

/* AUD_FMM_IOP_IN_I2S_0 :: MCLK_CFG_0 :: MCLK_RATE [19:16] */
#define BCHP_AUD_FMM_IOP_IN_I2S_0_MCLK_CFG_0_MCLK_RATE_MASK        0x000f0000
#define BCHP_AUD_FMM_IOP_IN_I2S_0_MCLK_CFG_0_MCLK_RATE_SHIFT       16
#define BCHP_AUD_FMM_IOP_IN_I2S_0_MCLK_CFG_0_MCLK_RATE_DEFAULT     0x00000002
#define BCHP_AUD_FMM_IOP_IN_I2S_0_MCLK_CFG_0_MCLK_RATE_Divide_By_32 0
#define BCHP_AUD_FMM_IOP_IN_I2S_0_MCLK_CFG_0_MCLK_RATE_Divide_By_30 15
#define BCHP_AUD_FMM_IOP_IN_I2S_0_MCLK_CFG_0_MCLK_RATE_Divide_By_28 14
#define BCHP_AUD_FMM_IOP_IN_I2S_0_MCLK_CFG_0_MCLK_RATE_Divide_By_8 4
#define BCHP_AUD_FMM_IOP_IN_I2S_0_MCLK_CFG_0_MCLK_RATE_Divide_By_6 3
#define BCHP_AUD_FMM_IOP_IN_I2S_0_MCLK_CFG_0_MCLK_RATE_Divide_By_4 2
#define BCHP_AUD_FMM_IOP_IN_I2S_0_MCLK_CFG_0_MCLK_RATE_Divide_By_2 1

/* AUD_FMM_IOP_IN_I2S_0 :: MCLK_CFG_0 :: reserved1 [15:04] */
#define BCHP_AUD_FMM_IOP_IN_I2S_0_MCLK_CFG_0_reserved1_MASK        0x0000fff0
#define BCHP_AUD_FMM_IOP_IN_I2S_0_MCLK_CFG_0_reserved1_SHIFT       4

/* AUD_FMM_IOP_IN_I2S_0 :: MCLK_CFG_0 :: PLLCLKSEL [03:00] */
#define BCHP_AUD_FMM_IOP_IN_I2S_0_MCLK_CFG_0_PLLCLKSEL_MASK        0x0000000f
#define BCHP_AUD_FMM_IOP_IN_I2S_0_MCLK_CFG_0_PLLCLKSEL_SHIFT       0
#define BCHP_AUD_FMM_IOP_IN_I2S_0_MCLK_CFG_0_PLLCLKSEL_DEFAULT     0x00000001
#define BCHP_AUD_FMM_IOP_IN_I2S_0_MCLK_CFG_0_PLLCLKSEL_PLL0_ch1    0
#define BCHP_AUD_FMM_IOP_IN_I2S_0_MCLK_CFG_0_PLLCLKSEL_PLL0_ch2    1
#define BCHP_AUD_FMM_IOP_IN_I2S_0_MCLK_CFG_0_PLLCLKSEL_PLL0_ch3    2
#define BCHP_AUD_FMM_IOP_IN_I2S_0_MCLK_CFG_0_PLLCLKSEL_PLL1_ch1    3
#define BCHP_AUD_FMM_IOP_IN_I2S_0_MCLK_CFG_0_PLLCLKSEL_PLL1_ch2    4
#define BCHP_AUD_FMM_IOP_IN_I2S_0_MCLK_CFG_0_PLLCLKSEL_PLL1_ch3    5
#define BCHP_AUD_FMM_IOP_IN_I2S_0_MCLK_CFG_0_PLLCLKSEL_Mclk_gen0   6
#define BCHP_AUD_FMM_IOP_IN_I2S_0_MCLK_CFG_0_PLLCLKSEL_Mclk_gen1   7
#define BCHP_AUD_FMM_IOP_IN_I2S_0_MCLK_CFG_0_PLLCLKSEL_Mclk_gen2   8
#define BCHP_AUD_FMM_IOP_IN_I2S_0_MCLK_CFG_0_PLLCLKSEL_Mclk_gen3   9
#define BCHP_AUD_FMM_IOP_IN_I2S_0_MCLK_CFG_0_PLLCLKSEL_Mclk_gen4   10

/***************************************************************************
 *CAPTURE_FCI_ID_TABLE - I2S_MULTI_INPUT Capture FCI_ID table
 ***************************************************************************/
/* AUD_FMM_IOP_IN_I2S_0 :: CAPTURE_FCI_ID_TABLE :: reserved0 [31:20] */
#define BCHP_AUD_FMM_IOP_IN_I2S_0_CAPTURE_FCI_ID_TABLE_reserved0_MASK 0xfff00000
#define BCHP_AUD_FMM_IOP_IN_I2S_0_CAPTURE_FCI_ID_TABLE_reserved0_SHIFT 20

/* AUD_FMM_IOP_IN_I2S_0 :: CAPTURE_FCI_ID_TABLE :: NUM_CAP_CHANNELS [19:16] */
#define BCHP_AUD_FMM_IOP_IN_I2S_0_CAPTURE_FCI_ID_TABLE_NUM_CAP_CHANNELS_MASK 0x000f0000
#define BCHP_AUD_FMM_IOP_IN_I2S_0_CAPTURE_FCI_ID_TABLE_NUM_CAP_CHANNELS_SHIFT 16
#define BCHP_AUD_FMM_IOP_IN_I2S_0_CAPTURE_FCI_ID_TABLE_NUM_CAP_CHANNELS_DEFAULT 0x00000001

/* AUD_FMM_IOP_IN_I2S_0 :: CAPTURE_FCI_ID_TABLE :: reserved1 [15:10] */
#define BCHP_AUD_FMM_IOP_IN_I2S_0_CAPTURE_FCI_ID_TABLE_reserved1_MASK 0x0000fc00
#define BCHP_AUD_FMM_IOP_IN_I2S_0_CAPTURE_FCI_ID_TABLE_reserved1_SHIFT 10

/* AUD_FMM_IOP_IN_I2S_0 :: CAPTURE_FCI_ID_TABLE :: START_FCI_ID [09:00] */
#define BCHP_AUD_FMM_IOP_IN_I2S_0_CAPTURE_FCI_ID_TABLE_START_FCI_ID_MASK 0x000003ff
#define BCHP_AUD_FMM_IOP_IN_I2S_0_CAPTURE_FCI_ID_TABLE_START_FCI_ID_SHIFT 0
#define BCHP_AUD_FMM_IOP_IN_I2S_0_CAPTURE_FCI_ID_TABLE_START_FCI_ID_DEFAULT 0x0000018a

/***************************************************************************
 *I2S_LEGACY - Legacy Slave Mode I2S Receiver
 ***************************************************************************/
/* AUD_FMM_IOP_IN_I2S_0 :: I2S_LEGACY :: reserved0 [31:01] */
#define BCHP_AUD_FMM_IOP_IN_I2S_0_I2S_LEGACY_reserved0_MASK        0xfffffffe
#define BCHP_AUD_FMM_IOP_IN_I2S_0_I2S_LEGACY_reserved0_SHIFT       1

/* AUD_FMM_IOP_IN_I2S_0 :: I2S_LEGACY :: EN_LEGACY_I2S [00:00] */
#define BCHP_AUD_FMM_IOP_IN_I2S_0_I2S_LEGACY_EN_LEGACY_I2S_MASK    0x00000001
#define BCHP_AUD_FMM_IOP_IN_I2S_0_I2S_LEGACY_EN_LEGACY_I2S_SHIFT   0
#define BCHP_AUD_FMM_IOP_IN_I2S_0_I2S_LEGACY_EN_LEGACY_I2S_DEFAULT 0x00000001
#define BCHP_AUD_FMM_IOP_IN_I2S_0_I2S_LEGACY_EN_LEGACY_I2S_Enable  1
#define BCHP_AUD_FMM_IOP_IN_I2S_0_I2S_LEGACY_EN_LEGACY_I2S_Disable 0

/***************************************************************************
 *ESR_STATUS - Error Status Register
 ***************************************************************************/
/* AUD_FMM_IOP_IN_I2S_0 :: ESR_STATUS :: reserved0 [31:01] */
#define BCHP_AUD_FMM_IOP_IN_I2S_0_ESR_STATUS_reserved0_MASK        0xfffffffe
#define BCHP_AUD_FMM_IOP_IN_I2S_0_ESR_STATUS_reserved0_SHIFT       1

/* AUD_FMM_IOP_IN_I2S_0 :: ESR_STATUS :: STREAM_OVERFLOW [00:00] */
#define BCHP_AUD_FMM_IOP_IN_I2S_0_ESR_STATUS_STREAM_OVERFLOW_MASK  0x00000001
#define BCHP_AUD_FMM_IOP_IN_I2S_0_ESR_STATUS_STREAM_OVERFLOW_SHIFT 0
#define BCHP_AUD_FMM_IOP_IN_I2S_0_ESR_STATUS_STREAM_OVERFLOW_DEFAULT 0x00000000

/***************************************************************************
 *ESR_STATUS_SET - Error Set Register
 ***************************************************************************/
/* AUD_FMM_IOP_IN_I2S_0 :: ESR_STATUS_SET :: reserved0 [31:01] */
#define BCHP_AUD_FMM_IOP_IN_I2S_0_ESR_STATUS_SET_reserved0_MASK    0xfffffffe
#define BCHP_AUD_FMM_IOP_IN_I2S_0_ESR_STATUS_SET_reserved0_SHIFT   1

/* AUD_FMM_IOP_IN_I2S_0 :: ESR_STATUS_SET :: STREAM_OVERFLOW [00:00] */
#define BCHP_AUD_FMM_IOP_IN_I2S_0_ESR_STATUS_SET_STREAM_OVERFLOW_MASK 0x00000001
#define BCHP_AUD_FMM_IOP_IN_I2S_0_ESR_STATUS_SET_STREAM_OVERFLOW_SHIFT 0
#define BCHP_AUD_FMM_IOP_IN_I2S_0_ESR_STATUS_SET_STREAM_OVERFLOW_DEFAULT 0x00000000

/***************************************************************************
 *ESR_STATUS_CLEAR - Error Clear Register
 ***************************************************************************/
/* AUD_FMM_IOP_IN_I2S_0 :: ESR_STATUS_CLEAR :: reserved0 [31:01] */
#define BCHP_AUD_FMM_IOP_IN_I2S_0_ESR_STATUS_CLEAR_reserved0_MASK  0xfffffffe
#define BCHP_AUD_FMM_IOP_IN_I2S_0_ESR_STATUS_CLEAR_reserved0_SHIFT 1

/* AUD_FMM_IOP_IN_I2S_0 :: ESR_STATUS_CLEAR :: STREAM_OVERFLOW [00:00] */
#define BCHP_AUD_FMM_IOP_IN_I2S_0_ESR_STATUS_CLEAR_STREAM_OVERFLOW_MASK 0x00000001
#define BCHP_AUD_FMM_IOP_IN_I2S_0_ESR_STATUS_CLEAR_STREAM_OVERFLOW_SHIFT 0
#define BCHP_AUD_FMM_IOP_IN_I2S_0_ESR_STATUS_CLEAR_STREAM_OVERFLOW_DEFAULT 0x00000000

/***************************************************************************
 *ESR_MASK - Mask Status Register
 ***************************************************************************/
/* AUD_FMM_IOP_IN_I2S_0 :: ESR_MASK :: reserved0 [31:01] */
#define BCHP_AUD_FMM_IOP_IN_I2S_0_ESR_MASK_reserved0_MASK          0xfffffffe
#define BCHP_AUD_FMM_IOP_IN_I2S_0_ESR_MASK_reserved0_SHIFT         1

/* AUD_FMM_IOP_IN_I2S_0 :: ESR_MASK :: STREAM_OVERFLOW [00:00] */
#define BCHP_AUD_FMM_IOP_IN_I2S_0_ESR_MASK_STREAM_OVERFLOW_MASK    0x00000001
#define BCHP_AUD_FMM_IOP_IN_I2S_0_ESR_MASK_STREAM_OVERFLOW_SHIFT   0
#define BCHP_AUD_FMM_IOP_IN_I2S_0_ESR_MASK_STREAM_OVERFLOW_DEFAULT 0x00000001

/***************************************************************************
 *ESR_MASK_SET - Mask Set Register
 ***************************************************************************/
/* AUD_FMM_IOP_IN_I2S_0 :: ESR_MASK_SET :: reserved0 [31:01] */
#define BCHP_AUD_FMM_IOP_IN_I2S_0_ESR_MASK_SET_reserved0_MASK      0xfffffffe
#define BCHP_AUD_FMM_IOP_IN_I2S_0_ESR_MASK_SET_reserved0_SHIFT     1

/* AUD_FMM_IOP_IN_I2S_0 :: ESR_MASK_SET :: STREAM_OVERFLOW [00:00] */
#define BCHP_AUD_FMM_IOP_IN_I2S_0_ESR_MASK_SET_STREAM_OVERFLOW_MASK 0x00000001
#define BCHP_AUD_FMM_IOP_IN_I2S_0_ESR_MASK_SET_STREAM_OVERFLOW_SHIFT 0
#define BCHP_AUD_FMM_IOP_IN_I2S_0_ESR_MASK_SET_STREAM_OVERFLOW_DEFAULT 0x00000001

/***************************************************************************
 *ESR_MASK_CLEAR - Mask Clear Register
 ***************************************************************************/
/* AUD_FMM_IOP_IN_I2S_0 :: ESR_MASK_CLEAR :: reserved0 [31:01] */
#define BCHP_AUD_FMM_IOP_IN_I2S_0_ESR_MASK_CLEAR_reserved0_MASK    0xfffffffe
#define BCHP_AUD_FMM_IOP_IN_I2S_0_ESR_MASK_CLEAR_reserved0_SHIFT   1

/* AUD_FMM_IOP_IN_I2S_0 :: ESR_MASK_CLEAR :: STREAM_OVERFLOW [00:00] */
#define BCHP_AUD_FMM_IOP_IN_I2S_0_ESR_MASK_CLEAR_STREAM_OVERFLOW_MASK 0x00000001
#define BCHP_AUD_FMM_IOP_IN_I2S_0_ESR_MASK_CLEAR_STREAM_OVERFLOW_SHIFT 0
#define BCHP_AUD_FMM_IOP_IN_I2S_0_ESR_MASK_CLEAR_STREAM_OVERFLOW_DEFAULT 0x00000001

#endif /* #ifndef BCHP_AUD_FMM_IOP_IN_I2S_0_H__ */

/* End of File */
