// Seed: 4075909701
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  assign module_1.id_8 = 0;
  wire [-1 : -1] id_3;
  assign id_3 = 1;
  logic id_4 = id_3++;
endmodule
module module_1 (
    input wire id_0,
    input supply0 id_1,
    output tri id_2,
    input wire id_3,
    output tri0 id_4,
    output wand id_5,
    output supply0 id_6,
    input uwire id_7,
    inout supply1 id_8,
    input tri0 id_9
);
  wire id_11;
  module_0 modCall_1 (
      id_11,
      id_11
  );
  logic id_12;
  ;
endmodule
