Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 34c58cfb6f9c4779b0ef439e8a22a580 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sys_tb_behav xil_defaultlib.sys_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.UARTcomponent [\UARTcomponent(baud_rate_g=32)\]
Compiling architecture structural of entity xil_defaultlib.nodoA [\nodoA(baud_rate_g=32)\]
Compiling architecture behavioral of entity xil_defaultlib.UARTcomponent [\UARTcomponent(baud_divide_g=2)\]
Compiling architecture structural of entity xil_defaultlib.nodoB [\nodoB(baud_divide_g=2)\]
Compiling architecture structural of entity xil_defaultlib.sys [\sys(baud_divide_g=2)\]
Compiling architecture behavioral of entity xil_defaultlib.sys_tb
Built simulation snapshot sys_tb_behav
