{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1560748646234 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1560748646246 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 17 13:17:26 2019 " "Processing started: Mon Jun 17 13:17:26 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1560748646246 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560748646246 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off distance -c distance " "Command: quartus_map --read_settings_files=on --write_settings_files=off distance -c distance" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560748646246 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1560748647561 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1560748647561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/calc_distance/ip/mod10/mod10.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/calc_distance/ip/mod10/mod10.v" { { "Info" "ISGN_ENTITY_NAME" "1 mod10 " "Found entity 1: mod10" {  } { { "../ip/mod10/mod10.v" "" { Text "E:/work/calc_distance/ip/mod10/mod10.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560748655542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560748655542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/calc_distance/ip/grid_ram/grid_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/calc_distance/ip/grid_ram/grid_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 grid_ram " "Found entity 1: grid_ram" {  } { { "../ip/grid_ram/grid_ram.v" "" { Text "E:/work/calc_distance/ip/grid_ram/grid_ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560748655546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560748655546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/calc_distance/hdl/max_value.v 0 0 " "Found 0 design units, including 0 entities, in source file /work/calc_distance/hdl/max_value.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560748655548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/calc_distance/hdl/grid_statistical.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/calc_distance/hdl/grid_statistical.v" { { "Info" "ISGN_ENTITY_NAME" "1 grid_statistical " "Found entity 1: grid_statistical" {  } { { "../hdl/grid_statistical.v" "" { Text "E:/work/calc_distance/hdl/grid_statistical.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560748655551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560748655551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/calc_distance/hdl/grid_division.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/calc_distance/hdl/grid_division.v" { { "Info" "ISGN_ENTITY_NAME" "1 grid_division " "Found entity 1: grid_division" {  } { { "../hdl/grid_division.v" "" { Text "E:/work/calc_distance/hdl/grid_division.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560748655554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560748655554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/work/calc_distance/hdl/calc_distance_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /work/calc_distance/hdl/calc_distance_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 calc_distance_top " "Found entity 1: calc_distance_top" {  } { { "../hdl/calc_distance_top.v" "" { Text "E:/work/calc_distance/hdl/calc_distance_top.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560748655557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560748655557 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "grid_wren grid_division.v(69) " "Verilog HDL Implicit Net warning at grid_division.v(69): created implicit net for \"grid_wren\"" {  } { { "../hdl/grid_division.v" "" { Text "E:/work/calc_distance/hdl/grid_division.v" 69 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560748655557 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "calc_distance_top " "Elaborating entity \"calc_distance_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1560748655723 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "target_gray calc_distance_top.v(22) " "Output port \"target_gray\" at calc_distance_top.v(22) has no driver" {  } { { "../hdl/calc_distance_top.v" "" { Text "E:/work/calc_distance/hdl/calc_distance_top.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1560748655724 "|calc_distance_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "grid_division grid_division:grid_divisionEx01 " "Elaborating entity \"grid_division\" for hierarchy \"grid_division:grid_divisionEx01\"" {  } { { "../hdl/calc_distance_top.v" "grid_divisionEx01" { Text "E:/work/calc_distance/hdl/calc_distance_top.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560748655732 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "grid_wren grid_division.v(69) " "Verilog HDL or VHDL warning at grid_division.v(69): object \"grid_wren\" assigned a value but never read" {  } { { "../hdl/grid_division.v" "" { Text "E:/work/calc_distance/hdl/grid_division.v" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1560748655734 "|calc_distance_top|grid_division:grid_divisionEx01"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 grid_division.v(273) " "Verilog HDL assignment warning at grid_division.v(273): truncated value with size 32 to match size of target (8)" {  } { { "../hdl/grid_division.v" "" { Text "E:/work/calc_distance/hdl/grid_division.v" 273 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560748655734 "|calc_distance_top|grid_division:grid_divisionEx01"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 grid_division.v(278) " "Verilog HDL assignment warning at grid_division.v(278): truncated value with size 32 to match size of target (8)" {  } { { "../hdl/grid_division.v" "" { Text "E:/work/calc_distance/hdl/grid_division.v" 278 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560748655734 "|calc_distance_top|grid_division:grid_divisionEx01"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mod10 grid_division:grid_divisionEx01\|mod10:mod10Ex01 " "Elaborating entity \"mod10\" for hierarchy \"grid_division:grid_divisionEx01\|mod10:mod10Ex01\"" {  } { { "../hdl/grid_division.v" "mod10Ex01" { Text "E:/work/calc_distance/hdl/grid_division.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560748655735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide grid_division:grid_divisionEx01\|mod10:mod10Ex01\|lpm_divide:LPM_DIVIDE_component " "Elaborating entity \"lpm_divide\" for hierarchy \"grid_division:grid_divisionEx01\|mod10:mod10Ex01\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "../ip/mod10/mod10.v" "LPM_DIVIDE_component" { Text "E:/work/calc_distance/ip/mod10/mod10.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560748655813 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "grid_division:grid_divisionEx01\|mod10:mod10Ex01\|lpm_divide:LPM_DIVIDE_component " "Elaborated megafunction instantiation \"grid_division:grid_divisionEx01\|mod10:mod10Ex01\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "../ip/mod10/mod10.v" "" { Text "E:/work/calc_distance/ip/mod10/mod10.v" 64 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560748655814 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "grid_division:grid_divisionEx01\|mod10:mod10Ex01\|lpm_divide:LPM_DIVIDE_component " "Instantiated megafunction \"grid_division:grid_divisionEx01\|mod10:mod10Ex01\|lpm_divide:LPM_DIVIDE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_drepresentation UNSIGNED " "Parameter \"lpm_drepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560748655814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint LPM_REMAINDERPOSITIVE=TRUE " "Parameter \"lpm_hint\" = \"LPM_REMAINDERPOSITIVE=TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560748655814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_nrepresentation UNSIGNED " "Parameter \"lpm_nrepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560748655814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 8 " "Parameter \"lpm_pipeline\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560748655814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DIVIDE " "Parameter \"lpm_type\" = \"LPM_DIVIDE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560748655814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthd 9 " "Parameter \"lpm_widthd\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560748655814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthn 24 " "Parameter \"lpm_widthn\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560748655814 ""}  } { { "../ip/mod10/mod10.v" "" { Text "E:/work/calc_distance/ip/mod10/mod10.v" 64 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1560748655814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_lrt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_lrt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_lrt " "Found entity 1: lpm_divide_lrt" {  } { { "db/lpm_divide_lrt.tdf" "" { Text "E:/work/calc_distance/fpga_project/db/lpm_divide_lrt.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560748655872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560748655872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide_lrt grid_division:grid_divisionEx01\|mod10:mod10Ex01\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_lrt:auto_generated " "Elaborating entity \"lpm_divide_lrt\" for hierarchy \"grid_division:grid_divisionEx01\|mod10:mod10Ex01\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_lrt:auto_generated\"" {  } { { "lpm_divide.tdf" "auto_generated" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_divide.tdf" 147 9 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560748655872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_j7i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_j7i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_j7i " "Found entity 1: sign_div_unsign_j7i" {  } { { "db/sign_div_unsign_j7i.tdf" "" { Text "E:/work/calc_distance/fpga_project/db/sign_div_unsign_j7i.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560748655907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560748655907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_div_unsign_j7i grid_division:grid_divisionEx01\|mod10:mod10Ex01\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_lrt:auto_generated\|sign_div_unsign_j7i:divider " "Elaborating entity \"sign_div_unsign_j7i\" for hierarchy \"grid_division:grid_divisionEx01\|mod10:mod10Ex01\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_lrt:auto_generated\|sign_div_unsign_j7i:divider\"" {  } { { "db/lpm_divide_lrt.tdf" "divider" { Text "E:/work/calc_distance/fpga_project/db/lpm_divide_lrt.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560748655907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_vsf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_vsf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_vsf " "Found entity 1: alt_u_div_vsf" {  } { { "db/alt_u_div_vsf.tdf" "" { Text "E:/work/calc_distance/fpga_project/db/alt_u_div_vsf.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560748655959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560748655959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_u_div_vsf grid_division:grid_divisionEx01\|mod10:mod10Ex01\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_lrt:auto_generated\|sign_div_unsign_j7i:divider\|alt_u_div_vsf:divider " "Elaborating entity \"alt_u_div_vsf\" for hierarchy \"grid_division:grid_divisionEx01\|mod10:mod10Ex01\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_lrt:auto_generated\|sign_div_unsign_j7i:divider\|alt_u_div_vsf:divider\"" {  } { { "db/sign_div_unsign_j7i.tdf" "divider" { Text "E:/work/calc_distance/fpga_project/db/sign_div_unsign_j7i.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560748655959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_1tc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_1tc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_1tc " "Found entity 1: add_sub_1tc" {  } { { "db/add_sub_1tc.tdf" "" { Text "E:/work/calc_distance/fpga_project/db/add_sub_1tc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560748656025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560748656025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_1tc grid_division:grid_divisionEx01\|mod10:mod10Ex01\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_lrt:auto_generated\|sign_div_unsign_j7i:divider\|alt_u_div_vsf:divider\|add_sub_1tc:add_sub_0 " "Elaborating entity \"add_sub_1tc\" for hierarchy \"grid_division:grid_divisionEx01\|mod10:mod10Ex01\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_lrt:auto_generated\|sign_div_unsign_j7i:divider\|alt_u_div_vsf:divider\|add_sub_1tc:add_sub_0\"" {  } { { "db/alt_u_div_vsf.tdf" "add_sub_0" { Text "E:/work/calc_distance/fpga_project/db/alt_u_div_vsf.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560748656025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_2tc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_2tc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_2tc " "Found entity 1: add_sub_2tc" {  } { { "db/add_sub_2tc.tdf" "" { Text "E:/work/calc_distance/fpga_project/db/add_sub_2tc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560748656083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560748656083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_2tc grid_division:grid_divisionEx01\|mod10:mod10Ex01\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_lrt:auto_generated\|sign_div_unsign_j7i:divider\|alt_u_div_vsf:divider\|add_sub_2tc:add_sub_1 " "Elaborating entity \"add_sub_2tc\" for hierarchy \"grid_division:grid_divisionEx01\|mod10:mod10Ex01\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_lrt:auto_generated\|sign_div_unsign_j7i:divider\|alt_u_div_vsf:divider\|add_sub_2tc:add_sub_1\"" {  } { { "db/alt_u_div_vsf.tdf" "add_sub_1" { Text "E:/work/calc_distance/fpga_project/db/alt_u_div_vsf.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560748656083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "grid_ram grid_ram:grid_ramEx01 " "Elaborating entity \"grid_ram\" for hierarchy \"grid_ram:grid_ramEx01\"" {  } { { "../hdl/calc_distance_top.v" "grid_ramEx01" { Text "E:/work/calc_distance/hdl/calc_distance_top.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560748656088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram grid_ram:grid_ramEx01\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"grid_ram:grid_ramEx01\|altsyncram:altsyncram_component\"" {  } { { "../ip/grid_ram/grid_ram.v" "altsyncram_component" { Text "E:/work/calc_distance/ip/grid_ram/grid_ram.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560748656195 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "grid_ram:grid_ramEx01\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"grid_ram:grid_ramEx01\|altsyncram:altsyncram_component\"" {  } { { "../ip/grid_ram/grid_ram.v" "" { Text "E:/work/calc_distance/ip/grid_ram/grid_ram.v" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560748656197 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "grid_ram:grid_ramEx01\|altsyncram:altsyncram_component " "Instantiated megafunction \"grid_ram:grid_ramEx01\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560748656198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560748656198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560748656198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560748656198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560748656198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560748656198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560748656198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560748656198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560748656198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560748656198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560748656198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560748656198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560748656198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560748656198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560748656198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560748656198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560748656198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560748656198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560748656198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560748656198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560748656198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560748656198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560748656198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560748656198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560748656198 ""}  } { { "../ip/grid_ram/grid_ram.v" "" { Text "E:/work/calc_distance/ip/grid_ram/grid_ram.v" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1560748656198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ddd2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ddd2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ddd2 " "Found entity 1: altsyncram_ddd2" {  } { { "db/altsyncram_ddd2.tdf" "" { Text "E:/work/calc_distance/fpga_project/db/altsyncram_ddd2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560748656263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560748656263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ddd2 grid_ram:grid_ramEx01\|altsyncram:altsyncram_component\|altsyncram_ddd2:auto_generated " "Elaborating entity \"altsyncram_ddd2\" for hierarchy \"grid_ram:grid_ramEx01\|altsyncram:altsyncram_component\|altsyncram_ddd2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560748656263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "grid_statistical grid_statistical:grid_statisticalEx01 " "Elaborating entity \"grid_statistical\" for hierarchy \"grid_statistical:grid_statisticalEx01\"" {  } { { "../hdl/calc_distance_top.v" "grid_statisticalEx01" { Text "E:/work/calc_distance/hdl/calc_distance_top.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560748656291 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 9 grid_statistical.v(221) " "Verilog HDL assignment warning at grid_statistical.v(221): truncated value with size 16 to match size of target (9)" {  } { { "../hdl/grid_statistical.v" "" { Text "E:/work/calc_distance/hdl/grid_statistical.v" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560748656294 "|calc_distance_top|grid_statistical:grid_statisticalEx01"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 grid_statistical.v(223) " "Verilog HDL assignment warning at grid_statistical.v(223): truncated value with size 32 to match size of target (9)" {  } { { "../hdl/grid_statistical.v" "" { Text "E:/work/calc_distance/hdl/grid_statistical.v" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560748656294 "|calc_distance_top|grid_statistical:grid_statisticalEx01"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 9 grid_statistical.v(225) " "Verilog HDL assignment warning at grid_statistical.v(225): truncated value with size 16 to match size of target (9)" {  } { { "../hdl/grid_statistical.v" "" { Text "E:/work/calc_distance/hdl/grid_statistical.v" 225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560748656294 "|calc_distance_top|grid_statistical:grid_statisticalEx01"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 9 grid_statistical.v(254) " "Verilog HDL assignment warning at grid_statistical.v(254): truncated value with size 16 to match size of target (9)" {  } { { "../hdl/grid_statistical.v" "" { Text "E:/work/calc_distance/hdl/grid_statistical.v" 254 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560748656294 "|calc_distance_top|grid_statistical:grid_statisticalEx01"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 grid_statistical.v(256) " "Verilog HDL assignment warning at grid_statistical.v(256): truncated value with size 32 to match size of target (9)" {  } { { "../hdl/grid_statistical.v" "" { Text "E:/work/calc_distance/hdl/grid_statistical.v" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560748656294 "|calc_distance_top|grid_statistical:grid_statisticalEx01"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 9 grid_statistical.v(258) " "Verilog HDL assignment warning at grid_statistical.v(258): truncated value with size 16 to match size of target (9)" {  } { { "../hdl/grid_statistical.v" "" { Text "E:/work/calc_distance/hdl/grid_statistical.v" 258 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1560748656294 "|calc_distance_top|grid_statistical:grid_statisticalEx01"}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "grid_statistical:grid_statisticalEx01\|mod10:mod10Ex01\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_lrt:auto_generated\|sign_div_unsign_j7i:divider\|alt_u_div_vsf:divider\|DFFNumerator_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"grid_statistical:grid_statisticalEx01\|mod10:mod10Ex01\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_lrt:auto_generated\|sign_div_unsign_j7i:divider\|alt_u_div_vsf:divider\|DFFNumerator_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1560748656983 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 6 " "Parameter TAP_DISTANCE set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1560748656983 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 6 " "Parameter WIDTH set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1560748656983 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1560748656983 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "grid_statistical:grid_statisticalEx01\|mod10:mod10Ex01\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_lrt:auto_generated\|sign_div_unsign_j7i:divider\|alt_u_div_vsf:divider\|DFFQuotient_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"grid_statistical:grid_statisticalEx01\|mod10:mod10Ex01\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_lrt:auto_generated\|sign_div_unsign_j7i:divider\|alt_u_div_vsf:divider\|DFFQuotient_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1560748656983 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 4 " "Parameter TAP_DISTANCE set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1560748656983 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 9 " "Parameter WIDTH set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1560748656983 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1560748656983 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1560748656983 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "grid_statistical:grid_statisticalEx01\|mod10:mod10Ex01\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_lrt:auto_generated\|sign_div_unsign_j7i:divider\|alt_u_div_vsf:divider\|altshift_taps:DFFNumerator_rtl_0 " "Elaborated megafunction instantiation \"grid_statistical:grid_statisticalEx01\|mod10:mod10Ex01\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_lrt:auto_generated\|sign_div_unsign_j7i:divider\|alt_u_div_vsf:divider\|altshift_taps:DFFNumerator_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560748657174 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "grid_statistical:grid_statisticalEx01\|mod10:mod10Ex01\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_lrt:auto_generated\|sign_div_unsign_j7i:divider\|alt_u_div_vsf:divider\|altshift_taps:DFFNumerator_rtl_0 " "Instantiated megafunction \"grid_statistical:grid_statisticalEx01\|mod10:mod10Ex01\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_lrt:auto_generated\|sign_div_unsign_j7i:divider\|alt_u_div_vsf:divider\|altshift_taps:DFFNumerator_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560748657174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 6 " "Parameter \"TAP_DISTANCE\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560748657174 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 6 " "Parameter \"WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560748657174 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1560748657174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_3vp.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_3vp.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_3vp " "Found entity 1: shift_taps_3vp" {  } { { "db/shift_taps_3vp.tdf" "" { Text "E:/work/calc_distance/fpga_project/db/shift_taps_3vp.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560748657238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560748657238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_se81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_se81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_se81 " "Found entity 1: altsyncram_se81" {  } { { "db/altsyncram_se81.tdf" "" { Text "E:/work/calc_distance/fpga_project/db/altsyncram_se81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560748657299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560748657299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1tf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1tf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1tf " "Found entity 1: cntr_1tf" {  } { { "db/cntr_1tf.tdf" "" { Text "E:/work/calc_distance/fpga_project/db/cntr_1tf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560748657364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560748657364 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "grid_statistical:grid_statisticalEx01\|mod10:mod10Ex01\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_lrt:auto_generated\|sign_div_unsign_j7i:divider\|alt_u_div_vsf:divider\|altshift_taps:DFFQuotient_rtl_0 " "Elaborated megafunction instantiation \"grid_statistical:grid_statisticalEx01\|mod10:mod10Ex01\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_lrt:auto_generated\|sign_div_unsign_j7i:divider\|alt_u_div_vsf:divider\|altshift_taps:DFFQuotient_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560748657457 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "grid_statistical:grid_statisticalEx01\|mod10:mod10Ex01\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_lrt:auto_generated\|sign_div_unsign_j7i:divider\|alt_u_div_vsf:divider\|altshift_taps:DFFQuotient_rtl_0 " "Instantiated megafunction \"grid_statistical:grid_statisticalEx01\|mod10:mod10Ex01\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_lrt:auto_generated\|sign_div_unsign_j7i:divider\|alt_u_div_vsf:divider\|altshift_taps:DFFQuotient_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560748657457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 4 " "Parameter \"TAP_DISTANCE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560748657457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 9 " "Parameter \"WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560748657457 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1560748657457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_4vp.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_4vp.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_4vp " "Found entity 1: shift_taps_4vp" {  } { { "db/shift_taps_4vp.tdf" "" { Text "E:/work/calc_distance/fpga_project/db/shift_taps_4vp.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560748657520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560748657520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_te81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_te81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_te81 " "Found entity 1: altsyncram_te81" {  } { { "db/altsyncram_te81.tdf" "" { Text "E:/work/calc_distance/fpga_project/db/altsyncram_te81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560748657582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560748657582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_usf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_usf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_usf " "Found entity 1: cntr_usf" {  } { { "db/cntr_usf.tdf" "" { Text "E:/work/calc_distance/fpga_project/db/cntr_usf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560748657645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560748657645 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1560748657930 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../hdl/grid_statistical.v" "" { Text "E:/work/calc_distance/hdl/grid_statistical.v" 84 -1 0 } } { "../hdl/grid_division.v" "" { Text "E:/work/calc_distance/hdl/grid_division.v" 106 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1560748657952 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1560748657952 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "target_gray\[0\] GND " "Pin \"target_gray\[0\]\" is stuck at GND" {  } { { "../hdl/calc_distance_top.v" "" { Text "E:/work/calc_distance/hdl/calc_distance_top.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560748658112 "|calc_distance_top|target_gray[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "target_gray\[1\] GND " "Pin \"target_gray\[1\]\" is stuck at GND" {  } { { "../hdl/calc_distance_top.v" "" { Text "E:/work/calc_distance/hdl/calc_distance_top.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560748658112 "|calc_distance_top|target_gray[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "target_gray\[2\] GND " "Pin \"target_gray\[2\]\" is stuck at GND" {  } { { "../hdl/calc_distance_top.v" "" { Text "E:/work/calc_distance/hdl/calc_distance_top.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560748658112 "|calc_distance_top|target_gray[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "target_gray\[3\] GND " "Pin \"target_gray\[3\]\" is stuck at GND" {  } { { "../hdl/calc_distance_top.v" "" { Text "E:/work/calc_distance/hdl/calc_distance_top.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560748658112 "|calc_distance_top|target_gray[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "target_gray\[4\] GND " "Pin \"target_gray\[4\]\" is stuck at GND" {  } { { "../hdl/calc_distance_top.v" "" { Text "E:/work/calc_distance/hdl/calc_distance_top.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560748658112 "|calc_distance_top|target_gray[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "target_gray\[5\] GND " "Pin \"target_gray\[5\]\" is stuck at GND" {  } { { "../hdl/calc_distance_top.v" "" { Text "E:/work/calc_distance/hdl/calc_distance_top.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560748658112 "|calc_distance_top|target_gray[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "target_gray\[6\] GND " "Pin \"target_gray\[6\]\" is stuck at GND" {  } { { "../hdl/calc_distance_top.v" "" { Text "E:/work/calc_distance/hdl/calc_distance_top.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560748658112 "|calc_distance_top|target_gray[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "target_gray\[7\] GND " "Pin \"target_gray\[7\]\" is stuck at GND" {  } { { "../hdl/calc_distance_top.v" "" { Text "E:/work/calc_distance/hdl/calc_distance_top.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560748658112 "|calc_distance_top|target_gray[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "target_gray\[8\] GND " "Pin \"target_gray\[8\]\" is stuck at GND" {  } { { "../hdl/calc_distance_top.v" "" { Text "E:/work/calc_distance/hdl/calc_distance_top.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560748658112 "|calc_distance_top|target_gray[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "target_gray\[9\] GND " "Pin \"target_gray\[9\]\" is stuck at GND" {  } { { "../hdl/calc_distance_top.v" "" { Text "E:/work/calc_distance/hdl/calc_distance_top.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560748658112 "|calc_distance_top|target_gray[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "target_gray\[10\] GND " "Pin \"target_gray\[10\]\" is stuck at GND" {  } { { "../hdl/calc_distance_top.v" "" { Text "E:/work/calc_distance/hdl/calc_distance_top.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560748658112 "|calc_distance_top|target_gray[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "target_gray\[11\] GND " "Pin \"target_gray\[11\]\" is stuck at GND" {  } { { "../hdl/calc_distance_top.v" "" { Text "E:/work/calc_distance/hdl/calc_distance_top.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560748658112 "|calc_distance_top|target_gray[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "target_gray\[12\] GND " "Pin \"target_gray\[12\]\" is stuck at GND" {  } { { "../hdl/calc_distance_top.v" "" { Text "E:/work/calc_distance/hdl/calc_distance_top.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560748658112 "|calc_distance_top|target_gray[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "target_gray\[13\] GND " "Pin \"target_gray\[13\]\" is stuck at GND" {  } { { "../hdl/calc_distance_top.v" "" { Text "E:/work/calc_distance/hdl/calc_distance_top.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560748658112 "|calc_distance_top|target_gray[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "target_gray\[14\] GND " "Pin \"target_gray\[14\]\" is stuck at GND" {  } { { "../hdl/calc_distance_top.v" "" { Text "E:/work/calc_distance/hdl/calc_distance_top.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560748658112 "|calc_distance_top|target_gray[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "target_gray\[15\] GND " "Pin \"target_gray\[15\]\" is stuck at GND" {  } { { "../hdl/calc_distance_top.v" "" { Text "E:/work/calc_distance/hdl/calc_distance_top.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1560748658112 "|calc_distance_top|target_gray[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1560748658112 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1560748658223 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "grid_division:grid_divisionEx01\|mod10:mod10Ex01\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_lrt:auto_generated\|sign_div_unsign_j7i:divider\|alt_u_div_vsf:divider\|DFFStage\[52\]~6 " "Logic cell \"grid_division:grid_divisionEx01\|mod10:mod10Ex01\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_lrt:auto_generated\|sign_div_unsign_j7i:divider\|alt_u_div_vsf:divider\|DFFStage\[52\]~6\"" {  } { { "db/alt_u_div_vsf.tdf" "DFFStage\[52\]~6" { Text "E:/work/calc_distance/fpga_project/db/alt_u_div_vsf.tdf" 47 10 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1560748658719 ""} { "Info" "ISCL_SCL_CELL_NAME" "grid_division:grid_divisionEx01\|mod10:mod10Ex01\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_lrt:auto_generated\|sign_div_unsign_j7i:divider\|alt_u_div_vsf:divider\|DFFStage\[51\]~15 " "Logic cell \"grid_division:grid_divisionEx01\|mod10:mod10Ex01\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_lrt:auto_generated\|sign_div_unsign_j7i:divider\|alt_u_div_vsf:divider\|DFFStage\[51\]~15\"" {  } { { "db/alt_u_div_vsf.tdf" "DFFStage\[51\]~15" { Text "E:/work/calc_distance/fpga_project/db/alt_u_div_vsf.tdf" 47 10 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1560748658719 ""} { "Info" "ISCL_SCL_CELL_NAME" "grid_division:grid_divisionEx01\|mod10:mod10Ex01\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_lrt:auto_generated\|sign_div_unsign_j7i:divider\|alt_u_div_vsf:divider\|DFFStage\[58\]~14 " "Logic cell \"grid_division:grid_divisionEx01\|mod10:mod10Ex01\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_lrt:auto_generated\|sign_div_unsign_j7i:divider\|alt_u_div_vsf:divider\|DFFStage\[58\]~14\"" {  } { { "db/alt_u_div_vsf.tdf" "DFFStage\[58\]~14" { Text "E:/work/calc_distance/fpga_project/db/alt_u_div_vsf.tdf" 47 10 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1560748658719 ""} { "Info" "ISCL_SCL_CELL_NAME" "grid_division:grid_divisionEx01\|mod10:mod10Ex01\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_lrt:auto_generated\|sign_div_unsign_j7i:divider\|alt_u_div_vsf:divider\|DFFStage\[57\]~13 " "Logic cell \"grid_division:grid_divisionEx01\|mod10:mod10Ex01\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_lrt:auto_generated\|sign_div_unsign_j7i:divider\|alt_u_div_vsf:divider\|DFFStage\[57\]~13\"" {  } { { "db/alt_u_div_vsf.tdf" "DFFStage\[57\]~13" { Text "E:/work/calc_distance/fpga_project/db/alt_u_div_vsf.tdf" 47 10 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1560748658719 ""} { "Info" "ISCL_SCL_CELL_NAME" "grid_division:grid_divisionEx01\|mod10:mod10Ex01\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_lrt:auto_generated\|sign_div_unsign_j7i:divider\|alt_u_div_vsf:divider\|DFFStage\[56\]~12 " "Logic cell \"grid_division:grid_divisionEx01\|mod10:mod10Ex01\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_lrt:auto_generated\|sign_div_unsign_j7i:divider\|alt_u_div_vsf:divider\|DFFStage\[56\]~12\"" {  } { { "db/alt_u_div_vsf.tdf" "DFFStage\[56\]~12" { Text "E:/work/calc_distance/fpga_project/db/alt_u_div_vsf.tdf" 47 10 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1560748658719 ""} { "Info" "ISCL_SCL_CELL_NAME" "grid_division:grid_divisionEx01\|mod10:mod10Ex01\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_lrt:auto_generated\|sign_div_unsign_j7i:divider\|alt_u_div_vsf:divider\|DFFStage\[55\]~11 " "Logic cell \"grid_division:grid_divisionEx01\|mod10:mod10Ex01\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_lrt:auto_generated\|sign_div_unsign_j7i:divider\|alt_u_div_vsf:divider\|DFFStage\[55\]~11\"" {  } { { "db/alt_u_div_vsf.tdf" "DFFStage\[55\]~11" { Text "E:/work/calc_distance/fpga_project/db/alt_u_div_vsf.tdf" 47 10 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1560748658719 ""} { "Info" "ISCL_SCL_CELL_NAME" "grid_division:grid_divisionEx01\|mod10:mod10Ex01\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_lrt:auto_generated\|sign_div_unsign_j7i:divider\|alt_u_div_vsf:divider\|DFFStage\[54\]~10 " "Logic cell \"grid_division:grid_divisionEx01\|mod10:mod10Ex01\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_lrt:auto_generated\|sign_div_unsign_j7i:divider\|alt_u_div_vsf:divider\|DFFStage\[54\]~10\"" {  } { { "db/alt_u_div_vsf.tdf" "DFFStage\[54\]~10" { Text "E:/work/calc_distance/fpga_project/db/alt_u_div_vsf.tdf" 47 10 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1560748658719 ""} { "Info" "ISCL_SCL_CELL_NAME" "grid_division:grid_divisionEx01\|mod10:mod10Ex01\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_lrt:auto_generated\|sign_div_unsign_j7i:divider\|alt_u_div_vsf:divider\|DFFStage\[53\]~9 " "Logic cell \"grid_division:grid_divisionEx01\|mod10:mod10Ex01\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_lrt:auto_generated\|sign_div_unsign_j7i:divider\|alt_u_div_vsf:divider\|DFFStage\[53\]~9\"" {  } { { "db/alt_u_div_vsf.tdf" "DFFStage\[53\]~9" { Text "E:/work/calc_distance/fpga_project/db/alt_u_div_vsf.tdf" 47 10 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1560748658719 ""} { "Info" "ISCL_SCL_CELL_NAME" "grid_division:grid_divisionEx01\|mod10:mod10Ex01\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_lrt:auto_generated\|sign_div_unsign_j7i:divider\|alt_u_div_vsf:divider\|DFFStage\[45\]~22 " "Logic cell \"grid_division:grid_divisionEx01\|mod10:mod10Ex01\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_lrt:auto_generated\|sign_div_unsign_j7i:divider\|alt_u_div_vsf:divider\|DFFStage\[45\]~22\"" {  } { { "db/alt_u_div_vsf.tdf" "DFFStage\[45\]~22" { Text "E:/work/calc_distance/fpga_project/db/alt_u_div_vsf.tdf" 47 10 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1560748658719 ""} { "Info" "ISCL_SCL_CELL_NAME" "grid_division:grid_divisionEx01\|mod10:mod10Ex01\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_lrt:auto_generated\|sign_div_unsign_j7i:divider\|alt_u_div_vsf:divider\|DFFStage\[44\]~21 " "Logic cell \"grid_division:grid_divisionEx01\|mod10:mod10Ex01\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_lrt:auto_generated\|sign_div_unsign_j7i:divider\|alt_u_div_vsf:divider\|DFFStage\[44\]~21\"" {  } { { "db/alt_u_div_vsf.tdf" "DFFStage\[44\]~21" { Text "E:/work/calc_distance/fpga_project/db/alt_u_div_vsf.tdf" 47 10 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1560748658719 ""} { "Info" "ISCL_SCL_CELL_NAME" "grid_division:grid_divisionEx01\|mod10:mod10Ex01\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_lrt:auto_generated\|sign_div_unsign_j7i:divider\|alt_u_div_vsf:divider\|DFFStage\[43\]~20 " "Logic cell \"grid_division:grid_divisionEx01\|mod10:mod10Ex01\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_lrt:auto_generated\|sign_div_unsign_j7i:divider\|alt_u_div_vsf:divider\|DFFStage\[43\]~20\"" {  } { { "db/alt_u_div_vsf.tdf" "DFFStage\[43\]~20" { Text "E:/work/calc_distance/fpga_project/db/alt_u_div_vsf.tdf" 47 10 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1560748658719 ""} { "Info" "ISCL_SCL_CELL_NAME" "grid_division:grid_divisionEx01\|mod10:mod10Ex01\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_lrt:auto_generated\|sign_div_unsign_j7i:divider\|alt_u_div_vsf:divider\|DFFStage\[42\]~19 " "Logic cell \"grid_division:grid_divisionEx01\|mod10:mod10Ex01\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_lrt:auto_generated\|sign_div_unsign_j7i:divider\|alt_u_div_vsf:divider\|DFFStage\[42\]~19\"" {  } { { "db/alt_u_div_vsf.tdf" "DFFStage\[42\]~19" { Text "E:/work/calc_distance/fpga_project/db/alt_u_div_vsf.tdf" 47 10 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1560748658719 ""} { "Info" "ISCL_SCL_CELL_NAME" "grid_division:grid_divisionEx01\|mod10:mod10Ex01\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_lrt:auto_generated\|sign_div_unsign_j7i:divider\|alt_u_div_vsf:divider\|DFFStage\[41\]~18 " "Logic cell \"grid_division:grid_divisionEx01\|mod10:mod10Ex01\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_lrt:auto_generated\|sign_div_unsign_j7i:divider\|alt_u_div_vsf:divider\|DFFStage\[41\]~18\"" {  } { { "db/alt_u_div_vsf.tdf" "DFFStage\[41\]~18" { Text "E:/work/calc_distance/fpga_project/db/alt_u_div_vsf.tdf" 47 10 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1560748658719 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1560748658719 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1560748658920 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560748658920 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "16 " "Design contains 16 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gray_in\[0\] " "No output dependent on input pin \"gray_in\[0\]\"" {  } { { "../hdl/calc_distance_top.v" "" { Text "E:/work/calc_distance/hdl/calc_distance_top.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560748659091 "|calc_distance_top|gray_in[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gray_in\[1\] " "No output dependent on input pin \"gray_in\[1\]\"" {  } { { "../hdl/calc_distance_top.v" "" { Text "E:/work/calc_distance/hdl/calc_distance_top.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560748659091 "|calc_distance_top|gray_in[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gray_in\[2\] " "No output dependent on input pin \"gray_in\[2\]\"" {  } { { "../hdl/calc_distance_top.v" "" { Text "E:/work/calc_distance/hdl/calc_distance_top.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560748659091 "|calc_distance_top|gray_in[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gray_in\[3\] " "No output dependent on input pin \"gray_in\[3\]\"" {  } { { "../hdl/calc_distance_top.v" "" { Text "E:/work/calc_distance/hdl/calc_distance_top.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560748659091 "|calc_distance_top|gray_in[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gray_in\[4\] " "No output dependent on input pin \"gray_in\[4\]\"" {  } { { "../hdl/calc_distance_top.v" "" { Text "E:/work/calc_distance/hdl/calc_distance_top.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560748659091 "|calc_distance_top|gray_in[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gray_in\[5\] " "No output dependent on input pin \"gray_in\[5\]\"" {  } { { "../hdl/calc_distance_top.v" "" { Text "E:/work/calc_distance/hdl/calc_distance_top.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560748659091 "|calc_distance_top|gray_in[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gray_in\[6\] " "No output dependent on input pin \"gray_in\[6\]\"" {  } { { "../hdl/calc_distance_top.v" "" { Text "E:/work/calc_distance/hdl/calc_distance_top.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560748659091 "|calc_distance_top|gray_in[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gray_in\[7\] " "No output dependent on input pin \"gray_in\[7\]\"" {  } { { "../hdl/calc_distance_top.v" "" { Text "E:/work/calc_distance/hdl/calc_distance_top.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560748659091 "|calc_distance_top|gray_in[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gray_in\[8\] " "No output dependent on input pin \"gray_in\[8\]\"" {  } { { "../hdl/calc_distance_top.v" "" { Text "E:/work/calc_distance/hdl/calc_distance_top.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560748659091 "|calc_distance_top|gray_in[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gray_in\[9\] " "No output dependent on input pin \"gray_in\[9\]\"" {  } { { "../hdl/calc_distance_top.v" "" { Text "E:/work/calc_distance/hdl/calc_distance_top.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560748659091 "|calc_distance_top|gray_in[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gray_in\[10\] " "No output dependent on input pin \"gray_in\[10\]\"" {  } { { "../hdl/calc_distance_top.v" "" { Text "E:/work/calc_distance/hdl/calc_distance_top.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560748659091 "|calc_distance_top|gray_in[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gray_in\[11\] " "No output dependent on input pin \"gray_in\[11\]\"" {  } { { "../hdl/calc_distance_top.v" "" { Text "E:/work/calc_distance/hdl/calc_distance_top.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560748659091 "|calc_distance_top|gray_in[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gray_in\[12\] " "No output dependent on input pin \"gray_in\[12\]\"" {  } { { "../hdl/calc_distance_top.v" "" { Text "E:/work/calc_distance/hdl/calc_distance_top.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560748659091 "|calc_distance_top|gray_in[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gray_in\[13\] " "No output dependent on input pin \"gray_in\[13\]\"" {  } { { "../hdl/calc_distance_top.v" "" { Text "E:/work/calc_distance/hdl/calc_distance_top.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560748659091 "|calc_distance_top|gray_in[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gray_in\[14\] " "No output dependent on input pin \"gray_in\[14\]\"" {  } { { "../hdl/calc_distance_top.v" "" { Text "E:/work/calc_distance/hdl/calc_distance_top.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560748659091 "|calc_distance_top|gray_in[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gray_in\[15\] " "No output dependent on input pin \"gray_in\[15\]\"" {  } { { "../hdl/calc_distance_top.v" "" { Text "E:/work/calc_distance/hdl/calc_distance_top.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560748659091 "|calc_distance_top|gray_in[15]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1560748659091 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1637 " "Implemented 1637 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "54 " "Implemented 54 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1560748659091 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1560748659091 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1471 " "Implemented 1471 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1560748659091 ""} { "Info" "ICUT_CUT_TM_RAMS" "79 " "Implemented 79 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1560748659091 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1560748659091 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 47 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 47 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4894 " "Peak virtual memory: 4894 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1560748659110 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 17 13:17:39 2019 " "Processing ended: Mon Jun 17 13:17:39 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1560748659110 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1560748659110 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1560748659110 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1560748659110 ""}
