5 18 101 4 *
8 /Users/trevorw/projects/stable/covered/diags/verilog 2 -t (main) 2 -vcd (not1.vcd) 2 -o (not1.cdd) 2 -v (not1.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 not1.v 11 37 1
2 1 3d 16 8000c 1 5002 0 0 1 18 0 1 0 0 0 0 $u0
1 a 1 13 107000b 1 0 39 0 40 17 0 ffffffff 0 0 0 0 0 ff 0 0 0 0
1 b 2 14 107000b 1 0 0 0 1 17 0 1 0 1 0 0
1 c 3 14 107000e 1 0 0 0 1 17 0 1 0 0 0 0
4 1 16 8 1 0 0 1
3 1 main.$u0 "main.$u0" 0 not1.v 0 28 1
2 2 0 17 50009 1 61004 0 0 40 16 0 0 0 0
2 3 1 17 10001 0 1410 0 0 40 1 a
2 4 37 17 10009 1 16 2 3
2 5 0 18 c000f 1 21004 0 0 1 16 0 0
2 6 1 18 80008 0 1410 0 0 1 1 b
2 7 37 18 8000f 1 16 5 6
2 8 0 19 c000f 1 21004 0 0 1 16 0 0
2 9 1 19 80008 0 1410 0 0 1 1 c
2 10 37 19 8000f 1 16 8 9
2 11 1 20 60006 1 1014 0 0 40 1 a
2 12 1d 20 50005 1 1028 11 0 1 18 0 1 0 1 0 0
2 13 39 20 10008 1 2a 12 0
2 14 0 22 20002 1 1008 0 0 32 48 5 0
2 15 2c 22 10002 2 900a 14 0 32 18 0 ffffffff 0 0 0 0
2 16 0 23 9000c 1 21000 0 0 1 16 1 1
2 17 0 23 30004 1 1408 0 0 32 48 a 0
2 18 23 23 10005 0 1410 0 17 1 18 0 1 0 0 0 0 a
2 19 37 23 1000c 1 12 16 18
2 20 1 24 60006 1 1000 0 0 40 1 a
2 21 1d 24 50005 1 1000 20 0 1 18 0 1 0 0 0 0
2 22 39 24 10008 1 2 21 0
2 23 0 26 20002 1 1008 0 0 32 48 5 0
2 24 2c 26 10002 2 900a 23 0 32 18 0 ffffffff 0 0 0 0
2 25 5a 0 0 1 1002 0 0 1 18 0 1 0 0 0 0
2 26 0 25 7000a 0 21010 0 0 1 16 1 0
2 27 1 25 30003 0 1410 0 0 1 1 c
2 28 37 25 3000a 0 32 26 27
2 29 0 21 7000a 1 21008 0 0 1 16 1 0
2 30 1 21 30003 0 1410 0 0 1 1 b
2 31 37 21 3000a 1 1a 29 30
4 4 17 1 11 7 7 4
4 7 18 8 0 10 10 4
4 10 19 8 0 13 13 4
4 13 20 1 0 31 15 4
4 31 21 3 6 15 15 4
4 15 22 1 0 19 0 4
4 19 23 1 0 22 22 4
4 22 24 1 0 28 24 4
4 28 25 3 6 24 24 4
4 24 26 1 0 25 0 4
4 25 27 0 0 0 0 4
3 1 main.$u1 "main.$u1" 0 not1.v 0 35 1
