INTSTYLE=ise
INFILE=C:\Users\Zahraa\Documents\FPGA\fourthExp\TCL_TOP_MODULE.ncd
OUTFILE=C:\Users\Zahraa\Documents\FPGA\fourthExp\TCL_TOP_MODULE.bit
FAMILY=Artix7
PART=xc7a100t-3csg324
WORKINGDIR=C:\Users\Zahraa\Documents\FPGA\fourthExp
LICENSE=WebPack
USER_INFO=__0_0_0
