 
****************************************
Report : timing
        -path full
        -delay min
        -nworst 10
        -max_paths 10
Design : khu_sensor_pad
Version: L-2016.03-SP5-5
Date   : Sat Nov 14 08:54:24 2020
****************************************

Information: Some cells in the design are using inferred operating conditions.

 * Some/all delay information is back-annotated.

 # A fanout number of 1000 was used for high fanout net computations.
Wire Load Model Mode: top

  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_1/o_Z_reg[14]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/o_Y_DATA_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00      
  clock network delay (ideal)                             0.75       0.75      
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/o_Z_reg[14]/CK (DFFHQX1MTR)
                                                          0.00 #     0.75 r    1.08
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/o_Z_reg[14]/Q (DFFHQX1MTR)
                                                          0.27       1.02 f    1.08
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/o_Z[14] (float_multiplier_5)
                                                          0.00       1.02 f    
  khu_sensor_top/ads1292_filter/iir_lpf/U325/Y (AOI22X1MTH)
                                                          0.07       1.10 r    1.08
  khu_sensor_top/ads1292_filter/iir_lpf/U324/Y (OAI21X1MTH)
                                                          0.07       1.17 f    1.08
  khu_sensor_top/ads1292_filter/iir_lpf/o_Y_DATA_reg[14]/D (DFFRQX2MTH)
                                                          0.00       1.17 f    1.08
  data arrival time                                                  1.17      

  clock clk (rise edge)                                   0.00       0.00      
  clock network delay (ideal)                             0.75       0.75      
  khu_sensor_top/ads1292_filter/iir_lpf/o_Y_DATA_reg[14]/CK (DFFRQX2MTH)
                                                          0.00       0.75 r    
  library hold time                                       0.32       1.07      
  data required time                                                 1.07      
  ------------------------------------------------------------------------------------
  data required time                                                 1.07      
  data arrival time                                                 -1.17      
  ------------------------------------------------------------------------------------
  slack (MET)                                                        0.09      


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_1/o_Z_reg[12]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/o_Y_DATA_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00      
  clock network delay (ideal)                             0.75       0.75      
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/o_Z_reg[12]/CK (DFFHQX1MTR)
                                                          0.00 #     0.75 r    1.08
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/o_Z_reg[12]/Q (DFFHQX1MTR)
                                                          0.27       1.02 f    1.08
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/o_Z[12] (float_multiplier_5)
                                                          0.00       1.02 f    
  khu_sensor_top/ads1292_filter/iir_lpf/U329/Y (AOI22X1MTH)
                                                          0.07       1.10 r    1.08
  khu_sensor_top/ads1292_filter/iir_lpf/U328/Y (OAI21X1MTH)
                                                          0.07       1.17 f    1.08
  khu_sensor_top/ads1292_filter/iir_lpf/o_Y_DATA_reg[12]/D (DFFRQX2MTH)
                                                          0.00       1.17 f    1.08
  data arrival time                                                  1.17      

  clock clk (rise edge)                                   0.00       0.00      
  clock network delay (ideal)                             0.75       0.75      
  khu_sensor_top/ads1292_filter/iir_lpf/o_Y_DATA_reg[12]/CK (DFFRQX2MTH)
                                                          0.00       0.75 r    
  library hold time                                       0.32       1.07      
  data required time                                                 1.07      
  ------------------------------------------------------------------------------------
  data required time                                                 1.07      
  data arrival time                                                 -1.17      
  ------------------------------------------------------------------------------------
  slack (MET)                                                        0.09      


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_1/o_Z_reg[10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/o_Y_DATA_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00      
  clock network delay (ideal)                             0.75       0.75      
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/o_Z_reg[10]/CK (DFFHQX1MTR)
                                                          0.00 #     0.75 r    1.08
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/o_Z_reg[10]/Q (DFFHQX1MTR)
                                                          0.27       1.02 f    1.08
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/o_Z[10] (float_multiplier_5)
                                                          0.00       1.02 f    
  khu_sensor_top/ads1292_filter/iir_lpf/U333/Y (AOI22X1MTH)
                                                          0.07       1.10 r    1.08
  khu_sensor_top/ads1292_filter/iir_lpf/U332/Y (OAI21X1MTH)
                                                          0.07       1.17 f    1.08
  khu_sensor_top/ads1292_filter/iir_lpf/o_Y_DATA_reg[10]/D (DFFRQX2MTH)
                                                          0.00       1.17 f    1.08
  data arrival time                                                  1.17      

  clock clk (rise edge)                                   0.00       0.00      
  clock network delay (ideal)                             0.75       0.75      
  khu_sensor_top/ads1292_filter/iir_lpf/o_Y_DATA_reg[10]/CK (DFFRQX2MTH)
                                                          0.00       0.75 r    
  library hold time                                       0.32       1.07      
  data required time                                                 1.07      
  ------------------------------------------------------------------------------------
  data required time                                                 1.07      
  data arrival time                                                 -1.17      
  ------------------------------------------------------------------------------------
  slack (MET)                                                        0.09      


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_1/o_Z_reg[9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/o_Y_DATA_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00      
  clock network delay (ideal)                             0.75       0.75      
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/o_Z_reg[9]/CK (DFFHQX1MTR)
                                                          0.00 #     0.75 r    1.08
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/o_Z_reg[9]/Q (DFFHQX1MTR)
                                                          0.27       1.02 f    1.08
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/o_Z[9] (float_multiplier_5)
                                                          0.00       1.02 f    
  khu_sensor_top/ads1292_filter/iir_lpf/U335/Y (AOI22X1MTH)
                                                          0.07       1.10 r    1.08
  khu_sensor_top/ads1292_filter/iir_lpf/U334/Y (OAI21X1MTH)
                                                          0.07       1.17 f    1.08
  khu_sensor_top/ads1292_filter/iir_lpf/o_Y_DATA_reg[9]/D (DFFRQX2MTH)
                                                          0.00       1.17 f    1.08
  data arrival time                                                  1.17      

  clock clk (rise edge)                                   0.00       0.00      
  clock network delay (ideal)                             0.75       0.75      
  khu_sensor_top/ads1292_filter/iir_lpf/o_Y_DATA_reg[9]/CK (DFFRQX2MTH)
                                                          0.00       0.75 r    
  library hold time                                       0.32       1.07      
  data required time                                                 1.07      
  ------------------------------------------------------------------------------------
  data required time                                                 1.07      
  data arrival time                                                 -1.17      
  ------------------------------------------------------------------------------------
  slack (MET)                                                        0.09      


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_1/o_Z_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/o_Y_DATA_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00      
  clock network delay (ideal)                             0.75       0.75      
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/o_Z_reg[7]/CK (DFFHQX1MTR)
                                                          0.00 #     0.75 r    1.08
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/o_Z_reg[7]/Q (DFFHQX1MTR)
                                                          0.27       1.02 f    1.08
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/o_Z[7] (float_multiplier_5)
                                                          0.00       1.02 f    
  khu_sensor_top/ads1292_filter/iir_lpf/U339/Y (AOI22X1MTH)
                                                          0.07       1.10 r    1.08
  khu_sensor_top/ads1292_filter/iir_lpf/U338/Y (OAI21X1MTH)
                                                          0.07       1.17 f    1.08
  khu_sensor_top/ads1292_filter/iir_lpf/o_Y_DATA_reg[7]/D (DFFRQX2MTH)
                                                          0.00       1.17 f    1.08
  data arrival time                                                  1.17      

  clock clk (rise edge)                                   0.00       0.00      
  clock network delay (ideal)                             0.75       0.75      
  khu_sensor_top/ads1292_filter/iir_lpf/o_Y_DATA_reg[7]/CK (DFFRQX2MTH)
                                                          0.00       0.75 r    
  library hold time                                       0.32       1.07      
  data required time                                                 1.07      
  ------------------------------------------------------------------------------------
  data required time                                                 1.07      
  data arrival time                                                 -1.17      
  ------------------------------------------------------------------------------------
  slack (MET)                                                        0.09      


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_1/o_Z_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/o_Y_DATA_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00      
  clock network delay (ideal)                             0.75       0.75      
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/o_Z_reg[6]/CK (DFFHQX1MTR)
                                                          0.00 #     0.75 r    1.08
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/o_Z_reg[6]/Q (DFFHQX1MTR)
                                                          0.27       1.02 f    1.08
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/o_Z[6] (float_multiplier_5)
                                                          0.00       1.02 f    
  khu_sensor_top/ads1292_filter/iir_lpf/U341/Y (AOI22X1MTH)
                                                          0.07       1.10 r    1.08
  khu_sensor_top/ads1292_filter/iir_lpf/U340/Y (OAI21X1MTH)
                                                          0.07       1.17 f    1.08
  khu_sensor_top/ads1292_filter/iir_lpf/o_Y_DATA_reg[6]/D (DFFRQX2MTH)
                                                          0.00       1.17 f    1.08
  data arrival time                                                  1.17      

  clock clk (rise edge)                                   0.00       0.00      
  clock network delay (ideal)                             0.75       0.75      
  khu_sensor_top/ads1292_filter/iir_lpf/o_Y_DATA_reg[6]/CK (DFFRQX2MTH)
                                                          0.00       0.75 r    
  library hold time                                       0.32       1.07      
  data required time                                                 1.07      
  ------------------------------------------------------------------------------------
  data required time                                                 1.07      
  data arrival time                                                 -1.17      
  ------------------------------------------------------------------------------------
  slack (MET)                                                        0.09      


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_1/o_Z_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/o_Y_DATA_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00      
  clock network delay (ideal)                             0.75       0.75      
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/o_Z_reg[4]/CK (DFFHQX1MTR)
                                                          0.00 #     0.75 r    1.08
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/o_Z_reg[4]/Q (DFFHQX1MTR)
                                                          0.27       1.02 f    1.08
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/o_Z[4] (float_multiplier_5)
                                                          0.00       1.02 f    
  khu_sensor_top/ads1292_filter/iir_lpf/U345/Y (AOI22X1MTH)
                                                          0.07       1.10 r    1.08
  khu_sensor_top/ads1292_filter/iir_lpf/U344/Y (OAI21X1MTH)
                                                          0.07       1.17 f    1.08
  khu_sensor_top/ads1292_filter/iir_lpf/o_Y_DATA_reg[4]/D (DFFRQX2MTH)
                                                          0.00       1.17 f    1.08
  data arrival time                                                  1.17      

  clock clk (rise edge)                                   0.00       0.00      
  clock network delay (ideal)                             0.75       0.75      
  khu_sensor_top/ads1292_filter/iir_lpf/o_Y_DATA_reg[4]/CK (DFFRQX2MTH)
                                                          0.00       0.75 r    
  library hold time                                       0.32       1.07      
  data required time                                                 1.07      
  ------------------------------------------------------------------------------------
  data required time                                                 1.07      
  data arrival time                                                 -1.17      
  ------------------------------------------------------------------------------------
  slack (MET)                                                        0.09      


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_1/o_Z_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/o_Y_DATA_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00      
  clock network delay (ideal)                             0.75       0.75      
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/o_Z_reg[3]/CK (DFFHQX1MTR)
                                                          0.00 #     0.75 r    1.08
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/o_Z_reg[3]/Q (DFFHQX1MTR)
                                                          0.27       1.02 f    1.08
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/o_Z[3] (float_multiplier_5)
                                                          0.00       1.02 f    
  khu_sensor_top/ads1292_filter/iir_lpf/U347/Y (AOI22X1MTH)
                                                          0.07       1.10 r    1.08
  khu_sensor_top/ads1292_filter/iir_lpf/U346/Y (OAI21X1MTH)
                                                          0.07       1.17 f    1.08
  khu_sensor_top/ads1292_filter/iir_lpf/o_Y_DATA_reg[3]/D (DFFRQX2MTH)
                                                          0.00       1.17 f    1.08
  data arrival time                                                  1.17      

  clock clk (rise edge)                                   0.00       0.00      
  clock network delay (ideal)                             0.75       0.75      
  khu_sensor_top/ads1292_filter/iir_lpf/o_Y_DATA_reg[3]/CK (DFFRQX2MTH)
                                                          0.00       0.75 r    
  library hold time                                       0.32       1.07      
  data required time                                                 1.07      
  ------------------------------------------------------------------------------------
  data required time                                                 1.07      
  data arrival time                                                 -1.17      
  ------------------------------------------------------------------------------------
  slack (MET)                                                        0.09      


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_1/o_Z_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/o_Y_DATA_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00      
  clock network delay (ideal)                             0.75       0.75      
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/o_Z_reg[2]/CK (DFFHQX1MTR)
                                                          0.00 #     0.75 r    1.08
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/o_Z_reg[2]/Q (DFFHQX1MTR)
                                                          0.27       1.02 f    1.08
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/o_Z[2] (float_multiplier_5)
                                                          0.00       1.02 f    
  khu_sensor_top/ads1292_filter/iir_lpf/U349/Y (AOI22X1MTH)
                                                          0.07       1.10 r    1.08
  khu_sensor_top/ads1292_filter/iir_lpf/U348/Y (OAI21X1MTH)
                                                          0.07       1.17 f    1.08
  khu_sensor_top/ads1292_filter/iir_lpf/o_Y_DATA_reg[2]/D (DFFRQX2MTH)
                                                          0.00       1.17 f    1.08
  data arrival time                                                  1.17      

  clock clk (rise edge)                                   0.00       0.00      
  clock network delay (ideal)                             0.75       0.75      
  khu_sensor_top/ads1292_filter/iir_lpf/o_Y_DATA_reg[2]/CK (DFFRQX2MTH)
                                                          0.00       0.75 r    
  library hold time                                       0.32       1.07      
  data required time                                                 1.07      
  ------------------------------------------------------------------------------------
  data required time                                                 1.07      
  data arrival time                                                 -1.17      
  ------------------------------------------------------------------------------------
  slack (MET)                                                        0.09      


  Startpoint: khu_sensor_top/ads1292_filter/iir_lpf/mult_1/o_Z_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_lpf/o_Y_DATA_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00      
  clock network delay (ideal)                             0.75       0.75      
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/o_Z_reg[1]/CK (DFFHQX1MTR)
                                                          0.00 #     0.75 r    1.08
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/o_Z_reg[1]/Q (DFFHQX1MTR)
                                                          0.27       1.02 f    1.08
  khu_sensor_top/ads1292_filter/iir_lpf/mult_1/o_Z[1] (float_multiplier_5)
                                                          0.00       1.02 f    
  khu_sensor_top/ads1292_filter/iir_lpf/U351/Y (AOI22X1MTH)
                                                          0.07       1.10 r    1.08
  khu_sensor_top/ads1292_filter/iir_lpf/U350/Y (OAI21X1MTH)
                                                          0.07       1.17 f    1.08
  khu_sensor_top/ads1292_filter/iir_lpf/o_Y_DATA_reg[1]/D (DFFRQX2MTH)
                                                          0.00       1.17 f    1.08
  data arrival time                                                  1.17      

  clock clk (rise edge)                                   0.00       0.00      
  clock network delay (ideal)                             0.75       0.75      
  khu_sensor_top/ads1292_filter/iir_lpf/o_Y_DATA_reg[1]/CK (DFFRQX2MTH)
                                                          0.00       0.75 r    
  library hold time                                       0.32       1.07      
  data required time                                                 1.07      
  ------------------------------------------------------------------------------------
  data required time                                                 1.07      
  data arrival time                                                 -1.17      
  ------------------------------------------------------------------------------------
  slack (MET)                                                        0.09      


  Startpoint: khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_R_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_reg
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clk_half (rise edge)                              0.00       0.00      
  clock network delay (ideal)                             0.75       0.75      
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_R_reg/CK (DFFSQX1MTH)
                                                          0.00       0.75 r    1.08
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_R_reg/Q (DFFSQX1MTH)
                                                          0.53       1.28 f    1.08
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_reg/D (DFFSQX1MTH)
                                                          0.00       1.28 f    1.08
  data arrival time                                                  1.28      

  clock clk_half (rise edge)                              0.00       0.00      
  clock network delay (ideal)                             0.75       0.75      
  khu_sensor_top/uart_controller/uart_rx/r_Rx_Data_reg/CK (DFFSQX1MTH)
                                                          0.00       0.75 r    
  library hold time                                       0.32       1.07      
  data required time                                                 1.07      
  ------------------------------------------------------------------------------------
  data required time                                                 1.07      
  data arrival time                                                 -1.28      
  ------------------------------------------------------------------------------------
  slack (MET)                                                        0.21      


  Startpoint: khu_sensor_top/sensor_core/r_uart_clk_counter_reg[2]
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_uart_clk_counter_reg[2]
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clk_half (rise edge)                              0.00       0.00      
  clock network delay (ideal)                             0.75       0.75      
  khu_sensor_top/sensor_core/r_uart_clk_counter_reg[2]/CK (DFFRQX4MTH)
                                                          0.00       0.75 r    1.08
  khu_sensor_top/sensor_core/r_uart_clk_counter_reg[2]/Q (DFFRQX4MTH)
                                                          0.53       1.28 r    1.08
  khu_sensor_top/sensor_core/U513/Y (XOR2X1MTH)           0.06       1.34 f    1.08
  khu_sensor_top/sensor_core/r_uart_clk_counter_reg[2]/D (DFFRQX4MTH)
                                                          0.00       1.34 f    1.08
  data arrival time                                                  1.34      

  clock clk_half (rise edge)                              0.00       0.00      
  clock network delay (ideal)                             0.75       0.75      
  khu_sensor_top/sensor_core/r_uart_clk_counter_reg[2]/CK (DFFRQX4MTH)
                                                          0.00       0.75 r    
  library hold time                                       0.33       1.08      
  data required time                                                 1.08      
  ------------------------------------------------------------------------------------
  data required time                                                 1.08      
  data arrival time                                                 -1.34      
  ------------------------------------------------------------------------------------
  slack (MET)                                                        0.26      


  Startpoint: khu_sensor_top/uart_controller/r_data_counter_reg[0]
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_data_counter_reg[0]
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clk_half (rise edge)                              0.00       0.00      
  clock network delay (ideal)                             0.75       0.75      
  khu_sensor_top/uart_controller/r_data_counter_reg[0]/CK (DFFRQX4MTH)
                                                          0.00       0.75 r    1.08
  khu_sensor_top/uart_controller/r_data_counter_reg[0]/Q (DFFRQX4MTH)
                                                          0.52       1.27 r    1.08
  khu_sensor_top/uart_controller/U20/Y (OAI32X1MTH)       0.07       1.34 f    1.08
  khu_sensor_top/uart_controller/r_data_counter_reg[0]/D (DFFRQX4MTH)
                                                          0.00       1.34 f    1.08
  data arrival time                                                  1.34      

  clock clk_half (rise edge)                              0.00       0.00      
  clock network delay (ideal)                             0.75       0.75      
  khu_sensor_top/uart_controller/r_data_counter_reg[0]/CK (DFFRQX4MTH)
                                                          0.00       0.75 r    
  library hold time                                       0.33       1.08      
  data required time                                                 1.08      
  ------------------------------------------------------------------------------------
  data required time                                                 1.08      
  data arrival time                                                 -1.34      
  ------------------------------------------------------------------------------------
  slack (MET)                                                        0.26      


  Startpoint: khu_sensor_top/uart_controller/r_data_counter_reg[0]
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_data_counter_reg[0]
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clk_half (rise edge)                              0.00       0.00      
  clock network delay (ideal)                             0.75       0.75      
  khu_sensor_top/uart_controller/r_data_counter_reg[0]/CK (DFFRQX4MTH)
                                                          0.00       0.75 r    1.08
  khu_sensor_top/uart_controller/r_data_counter_reg[0]/Q (DFFRQX4MTH)
                                                          0.52       1.27 r    1.08
  khu_sensor_top/uart_controller/U20/Y (OAI32X1MTH)       0.07       1.35 f    1.08
  khu_sensor_top/uart_controller/r_data_counter_reg[0]/D (DFFRQX4MTH)
                                                          0.00       1.35 f    1.08
  data arrival time                                                  1.35      

  clock clk_half (rise edge)                              0.00       0.00      
  clock network delay (ideal)                             0.75       0.75      
  khu_sensor_top/uart_controller/r_data_counter_reg[0]/CK (DFFRQX4MTH)
                                                          0.00       0.75 r    
  library hold time                                       0.33       1.08      
  data required time                                                 1.08      
  ------------------------------------------------------------------------------------
  data required time                                                 1.08      
  data arrival time                                                 -1.35      
  ------------------------------------------------------------------------------------
  slack (MET)                                                        0.27      


  Startpoint: khu_sensor_top/uart_controller/r_data_counter_reg[0]
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_data_counter_reg[0]
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clk_half (rise edge)                              0.00       0.00      
  clock network delay (ideal)                             0.75       0.75      
  khu_sensor_top/uart_controller/r_data_counter_reg[0]/CK (DFFRQX4MTH)
                                                          0.00       0.75 r    1.08
  khu_sensor_top/uart_controller/r_data_counter_reg[0]/Q (DFFRQX4MTH)
                                                          0.52       1.27 r    1.08
  khu_sensor_top/uart_controller/U20/Y (OAI32X1MTH)       0.07       1.35 f    1.08
  khu_sensor_top/uart_controller/r_data_counter_reg[0]/D (DFFRQX4MTH)
                                                          0.00       1.35 f    1.08
  data arrival time                                                  1.35      

  clock clk_half (rise edge)                              0.00       0.00      
  clock network delay (ideal)                             0.75       0.75      
  khu_sensor_top/uart_controller/r_data_counter_reg[0]/CK (DFFRQX4MTH)
                                                          0.00       0.75 r    
  library hold time                                       0.33       1.08      
  data required time                                                 1.08      
  ------------------------------------------------------------------------------------
  data required time                                                 1.08      
  data arrival time                                                 -1.35      
  ------------------------------------------------------------------------------------
  slack (MET)                                                        0.27      


  Startpoint: khu_sensor_top/uart_controller/r_data_counter_reg[0]
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_data_counter_reg[0]
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clk_half (rise edge)                              0.00       0.00      
  clock network delay (ideal)                             0.75       0.75      
  khu_sensor_top/uart_controller/r_data_counter_reg[0]/CK (DFFRQX4MTH)
                                                          0.00       0.75 r    1.08
  khu_sensor_top/uart_controller/r_data_counter_reg[0]/Q (DFFRQX4MTH)
                                                          0.52       1.27 r    1.08
  khu_sensor_top/uart_controller/U20/Y (OAI32X1MTH)       0.08       1.36 f    1.08
  khu_sensor_top/uart_controller/r_data_counter_reg[0]/D (DFFRQX4MTH)
                                                          0.00       1.36 f    1.08
  data arrival time                                                  1.36      

  clock clk_half (rise edge)                              0.00       0.00      
  clock network delay (ideal)                             0.75       0.75      
  khu_sensor_top/uart_controller/r_data_counter_reg[0]/CK (DFFRQX4MTH)
                                                          0.00       0.75 r    
  library hold time                                       0.33       1.08      
  data required time                                                 1.08      
  ------------------------------------------------------------------------------------
  data required time                                                 1.08      
  data arrival time                                                 -1.36      
  ------------------------------------------------------------------------------------
  slack (MET)                                                        0.28      


  Startpoint: khu_sensor_top/uart_controller/r_data_counter_reg[0]
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/uart_controller/r_data_counter_reg[0]
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clk_half (rise edge)                              0.00       0.00      
  clock network delay (ideal)                             0.75       0.75      
  khu_sensor_top/uart_controller/r_data_counter_reg[0]/CK (DFFRQX4MTH)
                                                          0.00       0.75 r    1.08
  khu_sensor_top/uart_controller/r_data_counter_reg[0]/Q (DFFRQX4MTH)
                                                          0.52       1.27 r    1.08
  khu_sensor_top/uart_controller/U20/Y (OAI32X1MTH)       0.08       1.36 f    1.08
  khu_sensor_top/uart_controller/r_data_counter_reg[0]/D (DFFRQX4MTH)
                                                          0.00       1.36 f    1.08
  data arrival time                                                  1.36      

  clock clk_half (rise edge)                              0.00       0.00      
  clock network delay (ideal)                             0.75       0.75      
  khu_sensor_top/uart_controller/r_data_counter_reg[0]/CK (DFFRQX4MTH)
                                                          0.00       0.75 r    
  library hold time                                       0.33       1.08      
  data required time                                                 1.08      
  ------------------------------------------------------------------------------------
  data required time                                                 1.08      
  data arrival time                                                 -1.36      
  ------------------------------------------------------------------------------------
  slack (MET)                                                        0.28      


  Startpoint: khu_sensor_top/sensor_core/r_ads_chip_set_done_reg
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_ads_chip_set_reg
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clk_half (rise edge)                              0.00       0.00      
  clock network delay (ideal)                             0.75       0.75      
  khu_sensor_top/sensor_core/r_ads_chip_set_done_reg/CK (DFFRQX4MTH)
                                                          0.00       0.75 r    1.08
  khu_sensor_top/sensor_core/r_ads_chip_set_done_reg/Q (DFFRQX4MTH)
                                                          0.52       1.27 r    1.08
  khu_sensor_top/sensor_core/U173/Y (OAI2B2X1MTH)         0.09       1.36 f    1.08
  khu_sensor_top/sensor_core/r_ads_chip_set_reg/D (DFFRQX4MTH)
                                                          0.00       1.36 f    1.08
  data arrival time                                                  1.36      

  clock clk_half (rise edge)                              0.00       0.00      
  clock network delay (ideal)                             0.75       0.75      
  khu_sensor_top/sensor_core/r_ads_chip_set_reg/CK (DFFRQX4MTH)
                                                          0.00       0.75 r    
  library hold time                                       0.33       1.08      
  data required time                                                 1.08      
  ------------------------------------------------------------------------------------
  data required time                                                 1.08      
  data arrival time                                                 -1.36      
  ------------------------------------------------------------------------------------
  slack (MET)                                                        0.28      


  Startpoint: khu_sensor_top/sensor_core/r_mpr_clk_counter_reg[1]
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_clk_counter_reg[1]
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clk_half (rise edge)                              0.00       0.00      
  clock network delay (ideal)                             0.75       0.75      
  khu_sensor_top/sensor_core/r_mpr_clk_counter_reg[1]/CK (DFFRQX4MTH)
                                                          0.00       0.75 r    1.08
  khu_sensor_top/sensor_core/r_mpr_clk_counter_reg[1]/Q (DFFRQX4MTH)
                                                          0.52       1.27 r    1.08
  khu_sensor_top/sensor_core/U459/Y (AOI22X1MTH)          0.08       1.36 f    1.08
  khu_sensor_top/sensor_core/r_mpr_clk_counter_reg[1]/D (DFFRQX4MTH)
                                                          0.00       1.36 f    1.08
  data arrival time                                                  1.36      

  clock clk_half (rise edge)                              0.00       0.00      
  clock network delay (ideal)                             0.75       0.75      
  khu_sensor_top/sensor_core/r_mpr_clk_counter_reg[1]/CK (DFFRQX4MTH)
                                                          0.00       0.75 r    
  library hold time                                       0.32       1.07      
  data required time                                                 1.07      
  ------------------------------------------------------------------------------------
  data required time                                                 1.07      
  data arrival time                                                 -1.36      
  ------------------------------------------------------------------------------------
  slack (MET)                                                        0.28      


  Startpoint: khu_sensor_top/sensor_core/r_mpr_clk_counter_reg[1]
              (rising edge-triggered flip-flop clocked by clk_half)
  Endpoint: khu_sensor_top/sensor_core/r_mpr_clk_counter_reg[1]
            (rising edge-triggered flip-flop clocked by clk_half)
  Path Group: clk_half
  Path Type: min

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clk_half (rise edge)                              0.00       0.00      
  clock network delay (ideal)                             0.75       0.75      
  khu_sensor_top/sensor_core/r_mpr_clk_counter_reg[1]/CK (DFFRQX4MTH)
                                                          0.00       0.75 r    1.08
  khu_sensor_top/sensor_core/r_mpr_clk_counter_reg[1]/Q (DFFRQX4MTH)
                                                          0.52       1.27 r    1.08
  khu_sensor_top/sensor_core/U459/Y (AOI22X1MTH)          0.08       1.36 f    1.08
  khu_sensor_top/sensor_core/r_mpr_clk_counter_reg[1]/D (DFFRQX4MTH)
                                                          0.00       1.36 f    1.08
  data arrival time                                                  1.36      

  clock clk_half (rise edge)                              0.00       0.00      
  clock network delay (ideal)                             0.75       0.75      
  khu_sensor_top/sensor_core/r_mpr_clk_counter_reg[1]/CK (DFFRQX4MTH)
                                                          0.00       0.75 r    
  library hold time                                       0.32       1.07      
  data required time                                                 1.07      
  ------------------------------------------------------------------------------------
  data required time                                                 1.07      
  data arrival time                                                 -1.36      
  ------------------------------------------------------------------------------------
  slack (MET)                                                        0.28      


1
