# 0 "arch/arm64/boot/dts/qcom/sm4450-qrd.dts"
# 0 "<built-in>"
# 0 "<command-line>"
# 1 "arch/arm64/boot/dts/qcom/sm4450-qrd.dts"





/dts-v1/;

# 1 "arch/arm64/boot/dts/qcom/sm4450.dtsi" 1





# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/qcom,rpmh.h" 1
# 7 "arch/arm64/boot/dts/qcom/sm4450.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/qcom,sm4450-camcc.h" 1
# 8 "arch/arm64/boot/dts/qcom/sm4450.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/qcom,sm4450-dispcc.h" 1
# 9 "arch/arm64/boot/dts/qcom/sm4450.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/qcom,sm4450-gcc.h" 1
# 10 "arch/arm64/boot/dts/qcom/sm4450.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/qcom,sm4450-gpucc.h" 1
# 11 "arch/arm64/boot/dts/qcom/sm4450.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h" 1
# 12 "arch/arm64/boot/dts/qcom/sm4450.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 1
# 9 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
# 10 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 2
# 13 "arch/arm64/boot/dts/qcom/sm4450.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/power/qcom,rpmhpd.h" 1
# 14 "arch/arm64/boot/dts/qcom/sm4450.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/power/qcom-rpmpd.h" 1
# 15 "arch/arm64/boot/dts/qcom/sm4450.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/soc/qcom,rpmh-rsc.h" 1
# 16 "arch/arm64/boot/dts/qcom/sm4450.dtsi" 2

/ {
 interrupt-parent = <&intc>;

 #address-cells = <2>;
 #size-cells = <2>;

 chosen { };

 clocks {
  xo_board: xo-board {
   compatible = "fixed-clock";
   clock-frequency = <76800000>;
   #clock-cells = <0>;
  };

  sleep_clk: sleep-clk {
   compatible = "fixed-clock";
   clock-frequency = <32764>;
   #clock-cells = <0>;
  };

  bi_tcxo_div2: bi-tcxo-div2-clk {
   #clock-cells = <0>;
   compatible = "fixed-factor-clock";
   clocks = <&rpmhcc 0>;
   clock-mult = <1>;
   clock-div = <2>;
  };
 };

 cpus {
  #address-cells = <2>;
  #size-cells = <0>;

  cpu0: cpu@0 {
   device_type = "cpu";
   compatible = "arm,cortex-a55";
   reg = <0x0 0x0>;
   clocks = <&cpufreq_hw 0>;
   enable-method = "psci";
   next-level-cache = <&l2_0>;
   power-domains = <&cpu_pd0>;
   power-domain-names = "psci";
   qcom,freq-domain = <&cpufreq_hw 0>;
   #cooling-cells = <2>;

   l2_0: l2-cache {
    compatible = "cache";
    cache-level = <2>;
    cache-unified;
    next-level-cache = <&l3_0>;

    l3_0: l3-cache {
     compatible = "cache";
     cache-level = <3>;
     cache-unified;
    };
   };
  };

  cpu1: cpu@100 {
   device_type = "cpu";
   compatible = "arm,cortex-a55";
   reg = <0x0 0x100>;
   clocks = <&cpufreq_hw 0>;
   enable-method = "psci";
   next-level-cache = <&l2_100>;
   power-domains = <&cpu_pd0>;
   power-domain-names = "psci";
   qcom,freq-domain = <&cpufreq_hw 0>;
   #cooling-cells = <2>;

   l2_100: l2-cache {
    compatible = "cache";
    cache-level = <2>;
    cache-unified;
    next-level-cache = <&l3_0>;
   };
  };

  cpu2: cpu@200 {
   device_type = "cpu";
   compatible = "arm,cortex-a55";
   reg = <0x0 0x200>;
   clocks = <&cpufreq_hw 0>;
   enable-method = "psci";
   next-level-cache = <&l2_200>;
   power-domains = <&cpu_pd0>;
   power-domain-names = "psci";
   qcom,freq-domain = <&cpufreq_hw 0>;
   #cooling-cells = <2>;

   l2_200: l2-cache {
    compatible = "cache";
    cache-level = <2>;
    cache-unified;
    next-level-cache = <&l3_0>;
   };
  };

  cpu3: cpu@300 {
   device_type = "cpu";
   compatible = "arm,cortex-a55";
   reg = <0x0 0x300>;
   clocks = <&cpufreq_hw 0>;
   enable-method = "psci";
   next-level-cache = <&l2_300>;
   power-domains = <&cpu_pd0>;
   power-domain-names = "psci";
   qcom,freq-domain = <&cpufreq_hw 0>;
   #cooling-cells = <2>;

   l2_300: l2-cache {
    compatible = "cache";
    cache-level = <2>;
    cache-unified;
    next-level-cache = <&l3_0>;
   };
  };

  cpu4: cpu@400 {
   device_type = "cpu";
   compatible = "arm,cortex-a55";
   reg = <0x0 0x400>;
   clocks = <&cpufreq_hw 0>;
   enable-method = "psci";
   next-level-cache = <&l2_400>;
   power-domains = <&cpu_pd0>;
   power-domain-names = "psci";
   qcom,freq-domain = <&cpufreq_hw 0>;
   #cooling-cells = <2>;

   l2_400: l2-cache {
    compatible = "cache";
    cache-level = <2>;
    cache-unified;
    next-level-cache = <&l3_0>;
   };
  };

  cpu5: cpu@500 {
   device_type = "cpu";
   compatible = "arm,cortex-a55";
   reg = <0x0 0x500>;
   clocks = <&cpufreq_hw 0>;
   enable-method = "psci";
   next-level-cache = <&l2_500>;
   power-domains = <&cpu_pd0>;
   power-domain-names = "psci";
   qcom,freq-domain = <&cpufreq_hw 0>;
   #cooling-cells = <2>;

   l2_500: l2-cache {
    compatible = "cache";
    cache-level = <2>;
    cache-unified;
    next-level-cache = <&l3_0>;
   };
  };

  cpu6: cpu@600 {
   device_type = "cpu";
   compatible = "arm,cortex-a78";
   reg = <0x0 0x600>;
   clocks = <&cpufreq_hw 1>;
   enable-method = "psci";
   next-level-cache = <&l2_600>;
   power-domains = <&cpu_pd0>;
   power-domain-names = "psci";
   qcom,freq-domain = <&cpufreq_hw 1>;
   #cooling-cells = <2>;

   l2_600: l2-cache {
    compatible = "cache";
    cache-level = <2>;
    cache-unified;
    next-level-cache = <&l3_0>;
   };
  };

  cpu7: cpu@700 {
   device_type = "cpu";
   compatible = "arm,cortex-a78";
   reg = <0x0 0x700>;
   clocks = <&cpufreq_hw 1>;
   enable-method = "psci";
   next-level-cache = <&l2_700>;
   power-domains = <&cpu_pd0>;
   power-domain-names = "psci";
   qcom,freq-domain = <&cpufreq_hw 1>;
   #cooling-cells = <2>;

   l2_700: l2-cache {
    compatible = "cache";
    cache-level = <2>;
    cache-unified;
    next-level-cache = <&l3_0>;
   };
  };

  cpu-map {
   cluster0 {
    core0 {
     cpu = <&cpu0>;
    };

    core1 {
     cpu = <&cpu1>;
    };

    core2 {
     cpu = <&cpu2>;
    };

    core3 {
     cpu = <&cpu3>;
    };

    core4 {
     cpu = <&cpu4>;
    };

    core5 {
     cpu = <&cpu5>;
    };

    core6 {
     cpu = <&cpu6>;
    };

    core7 {
     cpu = <&cpu7>;
    };
   };
  };

  idle-states {
   entry-method = "psci";

   little_cpu_sleep_0: cpu-sleep-0-0 {
    compatible = "arm,idle-state";
    arm,psci-suspend-param = <0x40000004>;
    entry-latency-us = <800>;
    exit-latency-us = <750>;
    min-residency-us = <4090>;
    local-timer-stop;
   };

   big_cpu_sleep_0: cpu-sleep-1-0 {
    compatible = "arm,idle-state";
    arm,psci-suspend-param = <0x40000004>;
    entry-latency-us = <600>;
    exit-latency-us = <1550>;
    min-residency-us = <4791>;
    local-timer-stop;
   };
  };

  domain-idle-states {
   cluster_sleep_0: cluster-sleep-0 {
    compatible = "domain-idle-state";
    arm,psci-suspend-param = <0x41000044>;
    entry-latency-us = <1050>;
    exit-latency-us = <2500>;
    min-residency-us = <5309>;
   };

   cluster_sleep_1: cluster-sleep-1 {
    compatible = "domain-idle-state";
    arm,psci-suspend-param = <0x41003344>;
    entry-latency-us = <1561>;
    exit-latency-us = <2801>;
    min-residency-us = <8550>;
   };
  };
 };

 memory@a0000000 {
  device_type = "memory";

  reg = <0x0 0xa0000000 0x0 0x0>;
 };

 pmu-a55 {
  compatible = "arm,cortex-a55-pmu";
  interrupts = <1 7 8>;
 };

 pmu-a78 {
  compatible = "arm,cortex-a78-pmu";
  interrupts = <1 7 8>;
 };

 psci {
  compatible = "arm,psci-1.0";
  method = "smc";

  cpu_pd0: power-domain-cpu0 {
   #power-domain-cells = <0>;
   power-domains = <&cluster_pd>;
   domain-idle-states = <&little_cpu_sleep_0>;
  };

  cpu_pd1: power-domain-cpu1 {
   #power-domain-cells = <0>;
   power-domains = <&cluster_pd>;
   domain-idle-states = <&little_cpu_sleep_0>;
  };

  cpu_pd2: power-domain-cpu2 {
   #power-domain-cells = <0>;
   power-domains = <&cluster_pd>;
   domain-idle-states = <&little_cpu_sleep_0>;
  };

  cpu_pd3: power-domain-cpu3 {
   #power-domain-cells = <0>;
   power-domains = <&cluster_pd>;
   domain-idle-states = <&little_cpu_sleep_0>;
  };

  cpu_pd4: power-domain-cpu4 {
   #power-domain-cells = <0>;
   power-domains = <&cluster_pd>;
   domain-idle-states = <&big_cpu_sleep_0>;
  };

  cpu_pd5: power-domain-cpu5 {
   #power-domain-cells = <0>;
   power-domains = <&cluster_pd>;
   domain-idle-states = <&big_cpu_sleep_0>;
  };

  cpu_pd6: power-domain-cpu6 {
   #power-domain-cells = <0>;
   power-domains = <&cluster_pd>;
   domain-idle-states = <&big_cpu_sleep_0>;
  };

  cpu_pd7: power-domain-cpu7 {
   #power-domain-cells = <0>;
   power-domains = <&cluster_pd>;
   domain-idle-states = <&big_cpu_sleep_0>;
  };

  cluster_pd: power-domain-cpu-cluster0 {
   #power-domain-cells = <0>;
   domain-idle-states = <&cluster_sleep_0>, <&cluster_sleep_1>;
  };
 };

 reserved_memory: reserved-memory {
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;

  aop_cmd_db_mem: cmd-db@80860000 {
   compatible = "qcom,cmd-db";
   reg = <0x0 0x80860000 0x0 0x20000>;
   no-map;
  };
 };

 soc: soc@0 {
  #address-cells = <2>;
  #size-cells = <2>;
  ranges = <0 0 0 0 0x10 0>;
  dma-ranges = <0 0 0 0 0x10 0>;
  compatible = "simple-bus";

  gcc: clock-controller@100000 {
   compatible = "qcom,sm4450-gcc";
   reg = <0x0 0x00100000 0x0 0x1f4200>;
   #clock-cells = <1>;
   #reset-cells = <1>;
   #power-domain-cells = <1>;
   clocks = <&rpmhcc 0>,
     <&sleep_clk>,
     <0>,
     <0>,
     <0>,
     <0>;
  };

  qupv3_id_0: geniqup@ac0000 {
   compatible = "qcom,geni-se-qup";
   reg = <0x0 0x00ac0000 0x0 0x2000>;
   ranges;
   clocks = <&gcc 92>,
     <&gcc 93>;
   clock-names = "m-ahb", "s-ahb";
   #address-cells = <2>;
   #size-cells = <2>;
   status = "disabled";

   uart7: serial@a88000 {
    compatible = "qcom,geni-debug-uart";
    reg = <0x0 0x00a88000 0x0 0x4000>;
    clocks = <&gcc 86>;
    clock-names = "se";
    interrupts = <0 355 4>;
    pinctrl-0 = <&qup_uart7_tx>, <&qup_uart7_rx>;
    pinctrl-names = "default";
    status = "disabled";
   };
  };

  tcsr_mutex: hwlock@1f40000 {
   compatible = "qcom,tcsr-mutex";
   reg = <0x0 0x01f40000 0x0 0x40000>;
   #hwlock-cells = <1>;
  };

  gpucc: clock-controller@3d90000 {
   compatible = "qcom,sm4450-gpucc";
   reg = <0x0 0x03d90000 0x0 0xa000>;
   clocks = <&rpmhcc 0>,
     <&gcc 33>,
     <&gcc 34>;
   #clock-cells = <1>;
   #reset-cells = <1>;
   #power-domain-cells = <1>;
  };

  camcc: clock-controller@ade0000 {
   compatible = "qcom,sm4450-camcc";
   reg = <0x0 0x0ade0000 0x0 0x20000>;
   clocks = <&rpmhcc 0>,
     <&gcc 5>;
   #clock-cells = <1>;
   #reset-cells = <1>;
   #power-domain-cells = <1>;
  };

  dispcc: clock-controller@af00000 {
   compatible = "qcom,sm4450-dispcc";
   reg = <0x0 0x0af00000 0x0 0x20000>;
   clocks = <&rpmhcc 0>,
     <&rpmhcc 1>,
     <&gcc 14>,
     <&sleep_clk>,
     <0>,
     <0>;
   #clock-cells = <1>;
   #reset-cells = <1>;
   #power-domain-cells = <1>;
  };

  pdc: interrupt-controller@b220000 {
   compatible = "qcom,sm4450-pdc", "qcom,pdc";
   reg = <0 0x0b220000 0 0x30000>, <0 0x174000f0 0 0x64>;
   qcom,pdc-ranges = <0 480 94>, <94 494 31>,
       <125 63 1>;
   #interrupt-cells = <2>;
   interrupt-parent = <&intc>;
   interrupt-controller;
  };

  tlmm: pinctrl@f100000 {
   compatible = "qcom,sm4450-tlmm";
   reg = <0x0 0x0f100000 0x0 0x300000>;
   interrupts = <0 208 4>;
   gpio-controller;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
   gpio-ranges = <&tlmm 0 0 137>;
   wakeup-parent = <&pdc>;

   qup_uart7_rx: qup-uart7-rx-state {
    pins = "gpio23";
    function = "qup1_se2_l2";
    drive-strength = <2>;
    bias-disable;
   };

   qup_uart7_tx: qup-uart7-tx-state {
    pins = "gpio22";
    function = "qup1_se2_l2";
    drive-strength = <2>;
    bias-disable;
   };
  };

  intc: interrupt-controller@17200000 {
   compatible = "arm,gic-v3";
   reg = <0x0 0x17200000 0x0 0x10000>,
         <0x0 0x17260000 0x0 0x100000>;
   interrupts = <1 9 8>;
   #interrupt-cells = <3>;
   interrupt-controller;
   #redistributor-regions = <1>;
   redistributor-stride = <0x0 0x20000>;
  };

  timer@17420000 {
   compatible = "arm,armv7-timer-mem";
   reg = <0x0 0x17420000 0x0 0x1000>;
   ranges = <0 0 0 0x20000000>;
   #address-cells = <1>;
   #size-cells = <1>;

   frame@17421000 {
    reg = <0x17421000 0x1000>,
          <0x17422000 0x1000>;
    frame-number = <0>;
    interrupts = <0 8 4>,
          <0 6 4>;
   };

   frame@17423000 {
    reg = <0x17423000 0x1000>;
    frame-number = <1>;
    interrupts = <0 9 4>;
    status = "disabled";
   };

   frame@17425000 {
    reg = <0x17425000 0x1000>;
    frame-number = <2>;
    interrupts = <0 10 4>;
    status = "disabled";
   };

   frame@17427000 {
    reg = <0x17427000 0x1000>;
    frame-number = <3>;
    interrupts = <0 11 4>;
    status = "disabled";
   };

   frame@17429000 {
    reg = <0x17429000 0x1000>;
    frame-number = <4>;
    interrupts = <0 12 4>;
    status = "disabled";
   };

   frame@1742b000 {
    reg = <0x1742b000 0x1000>;
    frame-number = <5>;
    interrupts = <0 13 4>;
    status = "disabled";
   };

   frame@1742d000 {
    reg = <0x1742d000 0x1000>;
    frame-number = <6>;
    interrupts = <0 14 4>;
    status = "disabled";
   };
  };

  apps_rsc: rsc@17a00000 {
   compatible = "qcom,rpmh-rsc";
   reg = <0x0 0x17a00000 0x0 0x10000>,
         <0x0 0x17a10000 0x0 0x10000>,
         <0x0 0x17a20000 0x0 0x10000>;
   reg-names = "drv-0", "drv-1", "drv-2";
   interrupts = <0 3 4>,
         <0 4 4>,
         <0 5 4>;
   label = "apps_rsc";
   qcom,tcs-offset = <0xd00>;
   qcom,drv-id = <2>;
   qcom,tcs-config = <2 2>, <0 3>,
       <1 3>, <3 0>;
   power-domains = <&cluster_pd>;

   apps_bcm_voter: bcm-voter {
    compatible = "qcom,bcm-voter";
   };

   rpmhcc: clock-controller {
    compatible = "qcom,sm4450-rpmh-clk";
    #clock-cells = <1>;
    clocks = <&xo_board>;
    clock-names = "xo";
   };

   rpmhpd: power-controller {
    compatible = "qcom,sm4450-rpmhpd";
    #power-domain-cells = <1>;
    operating-points-v2 = <&rpmhpd_opp_table>;

    rpmhpd_opp_table: opp-table {
     compatible = "operating-points-v2";

     rpmhpd_opp_ret: opp-16 {
      opp-level = <16>;
     };

     rpmhpd_opp_min_svs: opp-48 {
      opp-level = <48>;
     };

     rpmhpd_opp_low_svs_d1: opp-56 {
      opp-level = <56>;
     };

     rpmhpd_opp_low_svs: opp-64 {
      opp-level = <64>;
     };

     rpmhpd_opp_low_svs_l1: opp-80 {
      opp-level = <80>;
     };

     rpmhpd_opp_low_svs_l2: opp-96 {
      opp-level = <96>;
     };

     rpmhpd_opp_svs: opp-128 {
      opp-level = <128>;
     };

     rpmhpd_opp_svs_l1: opp-192 {
      opp-level = <192>;
     };

     rpmhpd_opp_svs_l2: opp-224 {
      opp-level = <224>;
     };

     rpmhpd_opp_nom: opp-256 {
      opp-level = <256>;
     };

     rpmhpd_opp_nom_l1: opp-320 {
      opp-level = <320>;
     };

     rpmhpd_opp_nom_l2: opp-336 {
      opp-level = <336>;
     };

     rpmhpd_opp_turbo: opp-384 {
      opp-level = <384>;
     };

     rpmhpd_opp_turbo_l1: opp-416 {
      opp-level = <416>;
     };
    };
   };
  };

  cpufreq_hw: cpufreq@17d91000 {
   compatible = "qcom,sm4450-cpufreq-epss", "qcom,cpufreq-epss";
   reg = <0 0x17d91000 0 0x1000>,
         <0 0x17d92000 0 0x1000>;
   reg-names = "freq-domain0", "freq-domain1";
   clocks = <&bi_tcxo_div2>, <&gcc 24>;
   clock-names = "xo", "alternate";
   interrupts = <0 30 4>,
         <0 31 4>;
   interrupt-names = "dcvsh-irq-0", "dcvsh-irq-1";
   #freq-domain-cells = <1>;
   #clock-cells = <1>;
  };
 };

 timer {
  compatible = "arm,armv8-timer";
  interrupts = <1 13 ((((1 << (8)) - 1) << 8) | 8)>,
        <1 14 ((((1 << (8)) - 1) << 8) | 8)>,
        <1 11 ((((1 << (8)) - 1) << 8) | 8)>,
        <1 10 ((((1 << (8)) - 1) << 8) | 8)>;
 };
};
# 9 "arch/arm64/boot/dts/qcom/sm4450-qrd.dts" 2
/ {
 model = "Qualcomm Technologies, Inc. SM4450 QRD";
 compatible = "qcom,sm4450-qrd", "qcom,sm4450";

 aliases {
  serial0 = &uart7;
 };

 chosen {
  stdout-path = "serial0:115200n8";
 };
};

&qupv3_id_0 {
 status = "okay";
};

&tlmm {
 gpio-reserved-ranges = <0 4>;
};

&uart7 {
 status = "okay";
};
