# vsim -debugDB -l test_adder.log -voptargs="+acc" -assertdebug -c test_bench -do "log -r /*;run -all;" 
# Start time: 18:52:48 on Oct 21,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 linux_x86_64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading work.test_bench(fast)
# Loading work.delay_ff(fast)
# ** Note: (vsim-8716) Reusing existing debug database vsim.dbg.
# log -r /*
# run -all
# t=       125 first posedge clk : a = 1 b = 0 c = 0
# t=       175 second posedge clk: a = 0 b = 1 c = 0
# t=       225 third posedge clk : a = 0 b = 0 c = 1
# t=       275 fourth posedge clk: a = 0 b = 0 c = 0
# ** Note: $finish    : ../tb/test_bench.v(33)
#    Time: 375 ns  Iteration: 0  Instance: /test_bench
# End time: 18:52:48 on Oct 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
