{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1555309454050 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition " "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1555309454050 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 15 08:24:13 2019 " "Processing started: Mon Apr 15 08:24:13 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1555309454050 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1555309454050 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off multiplex -c multiplex " "Command: quartus_map --read_settings_files=on --write_settings_files=off multiplex -c multiplex" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1555309454050 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1555309454408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/holge/onedrive/aau - elektronik og it/4. semester/p4/ifttt-cpu/test_benches/tb_multiplex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/holge/onedrive/aau - elektronik og it/4. semester/p4/ifttt-cpu/test_benches/tb_multiplex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_multiplex-tb_multiplex_arch " "Found design unit 1: tb_multiplex-tb_multiplex_arch" {  } { { "../../test_benches/tb_multiplex.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/test_benches/tb_multiplex.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555309455043 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_multiplex " "Found entity 1: tb_multiplex" {  } { { "../../test_benches/tb_multiplex.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/test_benches/tb_multiplex.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555309455043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555309455043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/holge/onedrive/aau - elektronik og it/4. semester/p4/ifttt-cpu/src/multiplex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/holge/onedrive/aau - elektronik og it/4. semester/p4/ifttt-cpu/src/multiplex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplex-RTL " "Found design unit 1: multiplex-RTL" {  } { { "../../src/multiplex.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/multiplex.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555309455043 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplex " "Found entity 1: multiplex" {  } { { "../../src/multiplex.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/multiplex.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555309455043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555309455043 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "multiplex " "Elaborating entity \"multiplex\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1555309455093 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_B0 multiplex.vhd(17) " "VHDL Process Statement warning at multiplex.vhd(17): inferring latch(es) for signal or variable \"o_B0\", which holds its previous value in one or more paths through the process" {  } { { "../../src/multiplex.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/multiplex.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1555309455093 "|multiplex"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_B1 multiplex.vhd(17) " "VHDL Process Statement warning at multiplex.vhd(17): inferring latch(es) for signal or variable \"o_B1\", which holds its previous value in one or more paths through the process" {  } { { "../../src/multiplex.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/multiplex.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1555309455093 "|multiplex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_B1\[0\] multiplex.vhd(17) " "Inferred latch for \"o_B1\[0\]\" at multiplex.vhd(17)" {  } { { "../../src/multiplex.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/multiplex.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555309455093 "|multiplex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_B1\[1\] multiplex.vhd(17) " "Inferred latch for \"o_B1\[1\]\" at multiplex.vhd(17)" {  } { { "../../src/multiplex.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/multiplex.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555309455093 "|multiplex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_B1\[2\] multiplex.vhd(17) " "Inferred latch for \"o_B1\[2\]\" at multiplex.vhd(17)" {  } { { "../../src/multiplex.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/multiplex.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555309455093 "|multiplex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_B1\[3\] multiplex.vhd(17) " "Inferred latch for \"o_B1\[3\]\" at multiplex.vhd(17)" {  } { { "../../src/multiplex.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/multiplex.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555309455093 "|multiplex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_B1\[4\] multiplex.vhd(17) " "Inferred latch for \"o_B1\[4\]\" at multiplex.vhd(17)" {  } { { "../../src/multiplex.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/multiplex.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555309455093 "|multiplex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_B1\[5\] multiplex.vhd(17) " "Inferred latch for \"o_B1\[5\]\" at multiplex.vhd(17)" {  } { { "../../src/multiplex.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/multiplex.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555309455093 "|multiplex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_B1\[6\] multiplex.vhd(17) " "Inferred latch for \"o_B1\[6\]\" at multiplex.vhd(17)" {  } { { "../../src/multiplex.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/multiplex.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555309455093 "|multiplex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_B1\[7\] multiplex.vhd(17) " "Inferred latch for \"o_B1\[7\]\" at multiplex.vhd(17)" {  } { { "../../src/multiplex.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/multiplex.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555309455093 "|multiplex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_B0\[0\] multiplex.vhd(17) " "Inferred latch for \"o_B0\[0\]\" at multiplex.vhd(17)" {  } { { "../../src/multiplex.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/multiplex.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555309455093 "|multiplex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_B0\[1\] multiplex.vhd(17) " "Inferred latch for \"o_B0\[1\]\" at multiplex.vhd(17)" {  } { { "../../src/multiplex.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/multiplex.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555309455093 "|multiplex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_B0\[2\] multiplex.vhd(17) " "Inferred latch for \"o_B0\[2\]\" at multiplex.vhd(17)" {  } { { "../../src/multiplex.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/multiplex.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555309455093 "|multiplex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_B0\[3\] multiplex.vhd(17) " "Inferred latch for \"o_B0\[3\]\" at multiplex.vhd(17)" {  } { { "../../src/multiplex.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/multiplex.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555309455093 "|multiplex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_B0\[4\] multiplex.vhd(17) " "Inferred latch for \"o_B0\[4\]\" at multiplex.vhd(17)" {  } { { "../../src/multiplex.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/multiplex.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555309455093 "|multiplex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_B0\[5\] multiplex.vhd(17) " "Inferred latch for \"o_B0\[5\]\" at multiplex.vhd(17)" {  } { { "../../src/multiplex.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/multiplex.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555309455093 "|multiplex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_B0\[6\] multiplex.vhd(17) " "Inferred latch for \"o_B0\[6\]\" at multiplex.vhd(17)" {  } { { "../../src/multiplex.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/multiplex.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555309455093 "|multiplex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_B0\[7\] multiplex.vhd(17) " "Inferred latch for \"o_B0\[7\]\" at multiplex.vhd(17)" {  } { { "../../src/multiplex.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/4. semester/P4/ifttt-cpu/src/multiplex.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555309455093 "|multiplex"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1555309455734 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1555309456079 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555309456079 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "58 " "Implemented 58 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1555309456210 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1555309456210 ""} { "Info" "ICUT_CUT_TM_LCELLS" "24 " "Implemented 24 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1555309456210 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1555309456210 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4680 " "Peak virtual memory: 4680 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1555309456226 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 15 08:24:16 2019 " "Processing ended: Mon Apr 15 08:24:16 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1555309456226 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1555309456226 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1555309456226 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1555309456226 ""}
