#add_file options
add_file -verilog "D:/Study/LiberoProjects/J3122008883_SLC/smartgen/counter/counter.v"
add_file -verilog "D:/Study/LiberoProjects/J3122008883_SLC/hdl/cyq_slc.v"
add_file -verilog "D:/Study/LiberoProjects/J3122008883_SLC/component/work/cyq_SSD1/cyq_SSD1.v"
set_option -top_module cyq_SSD1

#device options
set_option -technology ProASIC3
set_option -part A3P060
set_option -package VQFP100
set_option -speed_grade STD
set_option -vlog_std v2001
set_option -write_verilog 0

set_option -retiming 0
#compilation/mapping options
set_option -symbolic_fsm_compiler true

#compilation/mapping options
set_option -frequency 100.000

#simulation options
impl -active "synthesis"
project -result_file "D:/Study/LiberoProjects/J3122008883_SLC/synthesis/cyq_SSD1.edn"
