# 100DaysofRTL
Collection of basic and essential RTL Design and Verification codes

Collection of Basic and essentials RTL Design and verification codes.

The Design modules will be implemented in all possible modelling styles of Verilog.

Tools used:

  - Modelsim 
  
  - Questasim 
  
  - Xilinx Vivado 
  
  - Altera Quartus Prime 
  
  - EDA Playground

## Verilog

[[DAY 01](https://github.com/c0dE3P/100DaysofRTL/tree/main/DAY%2001)]: Half Adder, Full Adder and Ripple Carry Adder.

[[DAY 02](https://github.com/c0dE3P/100DaysofRTL/tree/main/DAY%2002)]: Adder/Subtractor, 2:1 Multiplexer, 4:1 Multiplexer using 2:1 Multiplexers, 8:1 Multiplexer using 4:1 Multiplexers and 16:1 Multiplexer

[[DAY 03](https://github.com/c0dE3P/100DaysofRTL/tree/main/DAY%2003)]: JK Flipflop, D Flipflop and T Flipflop

[[DAY 04](https://github.com/c0dE3P/100DaysofRTL/tree/main/DAY%2004)]: 4-bit Synchronous Loadable Up Counter, 4-bit Synchronous Loadable Modulus-12 Up Counter and 4-bit Binary Up/Down Counter with Synchronous Reset

[[DAY 05](https://github.com/c0dE3P/100DaysofRTL/tree/main/DAY%2005)]: 16X8 Dual Port Synchronous RAM

[[DAY 06](https://github.com/c0dE3P/100DaysofRTL/tree/main/DAY%2006)]: Bi-directional Buffer and Tri-state Buffer

[[DAY 07](https://github.com/c0dE3P/100DaysofRTL/tree/main/DAY%2007)]: 2-to-4 Decoder and 3-to-8 Decoder

[[DAY 08](https://github.com/c0dE3P/100DaysofRTL/tree/main/DAY%2008)]: Arithmetic and Logic Unit (ALU)

[[DAY 09](https://github.com/c0dE3P/100DaysofRTL/tree/main/DAY%2009)]: 3-to-8 Priority Encoder

[[DAY 10](https://github.com/c0dE3P/100DaysofRTL/tree/main/DAY%2010)]: 4-bit Comparator

[[DAY 11](https://github.com/c0dE3P/100DaysofRTL/tree/main/DAY%2011)]: SR Latch using gate level modelling

[[DAY 12](https://github.com/c0dE3P/100DaysofRTL/tree/main/DAY%2012)]: 4-bit Up/Down Counter with Asynchronous Reset

[[DAY 13](https://github.com/c0dE3P/100DaysofRTL/tree/main/DAY%2013)]: User Defined Synchronous Up Counter to count from 01100 to 11100

[[DAY 14](https://github.com/c0dE3P/100DaysofRTL/tree/main/DAY%2014)]: Odd and Even Counter

[[DAY 15](https://github.com/c0dE3P/100DaysofRTL/tree/main/DAY%2015)]: 4-bit Ring Counter using D Flip-flop

[[DAY 16](https://github.com/c0dE3P/100DaysofRTL/tree/main/DAY%2016)]: 4-bit Even and Odd Parity Generator

[[DAY 17](https://github.com/c0dE3P/100DaysofRTL/tree/main/DAY%2017)]: Custom clock generator based on frequency and duty cycle

[[DAY 18](https://github.com/c0dE3P/100DaysofRTL/tree/main/DAY%2018)]: BCD counter that displays time in 24-hr format with 1Hz input clock frequency

[[DAY 19](https://github.com/c0dE3P/100DaysofRTL/tree/main/DAY%2019)]: Frequency Divide By N, where can be odd, even and fraction viz., 4.5

[[DAY 20](https://github.com/c0dE3P/100DaysofRTL/tree/main/DAY%2020)]: BCD to Excess-3 code converter using 4 to 10 decoder with active high inputs and a minimum number of basic gate primitives

[[DAY 21](https://github.com/c0dE3P/100DaysofRTL/tree/main/DAY%2021)]: Signal Detector Circuit

[[DAY 22](https://github.com/c0dE3P/100DaysofRTL/tree/main/DAY%2022)]: Sequence Detector to detect 010110 using Mealy FSM

## SystemVerilog

[[DAY 41](https://github.com/c0dE3P/100DaysofRTL/tree/main/DAY%2041)]: Write SV constraint to generate two 8-bit random variables such that both contain exact five 1s and both are unique.

[[DAY 42](https://github.com/c0dE3P/100DaysofRTL/tree/main/DAY%2042)]: Constraints to find out odd and even numbers less than 100 

[[DAY 43](https://github.com/c0dE3P/100DaysofRTL/tree/main/DAY%2043)]: Constraint to find out perfect numbers less than 100

[[DAY 44](https://github.com/c0dE3P/100DaysofRTL/tree/main/DAY%2044)]: Constraint to find Fibonacci series

[[DAY 45](https://github.com/c0dE3P/100DaysofRTL/tree/main/DAY%2045)]: Constraint for the pattern 122333444455555

[[DAY 46](https://github.com/c0dE3P/100DaysofRTL/tree/main/DAY%2046)]: Constraint for a pattern of numbers ending with 9 (0 19 29 39 ... 99)

[[DAY 47](https://github.com/c0dE3P/100DaysofRTL/tree/main/DAY%2047)]: Constraint for finding numbers divisible by 5

[[DAY 48](https://github.com/c0dE3P/100DaysofRTL/tree/main/DAY%2048)]: Constraint for palindrome

[[DAY 49](https://github.com/c0dE3P/100DaysofRTL/tree/main/DAY%2049)]: Datatypes in SV - Dynamic Array, Queue and String

[[DAY 50](https://github.com/c0dE3P/100DaysofRTL/tree/main/DAY%2050)]: Function and Task in SV

[[DAY 51](https://github.com/c0dE3P/100DaysofRTL/tree/main/DAY%2051)]: Communication between 2 components using Mailbox

## SystemVerilog Assertions
