// Seed: 2821848554
`timescale 1ps / 1ps `timescale 1ps / 1 ps `timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input id_5;
  input id_4;
  input id_3;
  inout id_2;
  inout id_1;
  assign id_1 = 1;
  assign id_2 = 1;
  type_7(
      1, id_5, 1, 1, id_5
  );
  logic id_5;
  logic id_6;
endmodule
