{
    "full/ansiportlist_2/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/ansiportlist_2/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "ansiportlist_2.blif",
        "max_rss(MiB)": 8.4,
        "exec_time(ms)": 31.6,
        "techmap_time(ms)": 12.4,
        "Pi": 8,
        "Po": 60,
        "logic element": 110,
        "Adder": 10,
        "Multiplier": 1,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 3,
        "Estimated LUTs": 110,
        "Total Node": 121
    },
    "full/ansiportlist_2/k6_N10_mem32K_40nm": {
        "test_name": "full/ansiportlist_2/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "ansiportlist_2.blif",
        "max_rss(MiB)": 7.6,
        "exec_time(ms)": 29.2,
        "techmap_time(ms)": 11.7,
        "Pi": 8,
        "Po": 60,
        "logic element": 124,
        "Multiplier": 1,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 3,
        "Estimated LUTs": 124,
        "Total Node": 125
    },
    "full/ansiportlist/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/ansiportlist/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "ansiportlist.blif",
        "max_rss(MiB)": 7.7,
        "exec_time(ms)": 30.4,
        "techmap_time(ms)": 11.7,
        "Pi": 8,
        "Po": 60,
        "logic element": 110,
        "Adder": 10,
        "Multiplier": 1,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 3,
        "Estimated LUTs": 110,
        "Total Node": 121
    },
    "full/ansiportlist/k6_N10_mem32K_40nm": {
        "test_name": "full/ansiportlist/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "ansiportlist.blif",
        "max_rss(MiB)": 7.6,
        "exec_time(ms)": 29.2,
        "techmap_time(ms)": 11.7,
        "Pi": 8,
        "Po": 60,
        "logic element": 124,
        "Multiplier": 1,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 3,
        "Estimated LUTs": 124,
        "Total Node": 125
    },
    "full/binops/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/binops/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "binops.blif",
        "max_rss(MiB)": 8.3,
        "exec_time(ms)": 30.6,
        "techmap_time(ms)": 12,
        "Pi": 8,
        "Po": 60,
        "logic element": 110,
        "Adder": 10,
        "Multiplier": 1,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 3,
        "Estimated LUTs": 110,
        "Total Node": 121
    },
    "full/binops/k6_N10_mem32K_40nm": {
        "test_name": "full/binops/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "binops.blif",
        "max_rss(MiB)": 7.6,
        "exec_time(ms)": 29.7,
        "techmap_time(ms)": 12.3,
        "Pi": 8,
        "Po": 60,
        "logic element": 124,
        "Multiplier": 1,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 3,
        "Estimated LUTs": 124,
        "Total Node": 125
    },
    "full/blob_merge/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/blob_merge/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "blob_merge.blif",
        "max_rss(MiB)": 64.4,
        "exec_time(ms)": 1623.3,
        "techmap_time(ms)": 1604.6,
        "Latch Drivers": 1,
        "Pi": 35,
        "Po": 100,
        "logic element": 17895,
        "latch": 532,
        "Adder": 3476,
        "generic logic size": 4,
        "Longest Path": 308,
        "Average Path": 4,
        "Estimated LUTs": 19287,
        "Total Node": 21904
    },
    "full/blob_merge/k6_N10_mem32K_40nm": {
        "test_name": "full/blob_merge/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "blob_merge.blif",
        "max_rss(MiB)": 66.5,
        "exec_time(ms)": 1677.9,
        "techmap_time(ms)": 1660,
        "Latch Drivers": 1,
        "Pi": 35,
        "Po": 100,
        "logic element": 23992,
        "latch": 532,
        "generic logic size": 6,
        "Longest Path": 308,
        "Average Path": 4,
        "Estimated LUTs": 24849,
        "Total Node": 24525
    },
    "full/bm_base_memory/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/bm_base_memory/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_base_memory.blif",
        "max_rss(MiB)": 7.7,
        "exec_time(ms)": 23.2,
        "techmap_time(ms)": 4.5,
        "Latch Drivers": 1,
        "Pi": 13,
        "Po": 12,
        "logic element": 4,
        "latch": 8,
        "Memory": 4,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 17
    },
    "full/bm_base_memory/k6_N10_mem32K_40nm": {
        "test_name": "full/bm_base_memory/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_base_memory.blif",
        "max_rss(MiB)": 7.7,
        "exec_time(ms)": 21.8,
        "techmap_time(ms)": 4.4,
        "Latch Drivers": 1,
        "Pi": 13,
        "Po": 12,
        "logic element": 4,
        "latch": 8,
        "Memory": 4,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 17
    },
    "full/bm_DL_four_bit_adder_continuous_assign_using_vectors/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/bm_DL_four_bit_adder_continuous_assign_using_vectors/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_DL_four_bit_adder_continuous_assign_using_vectors.blif",
        "max_rss(MiB)": 7.7,
        "exec_time(ms)": 22.7,
        "techmap_time(ms)": 4,
        "Pi": 9,
        "Po": 5,
        "logic element": 44,
        "generic logic size": 4,
        "Longest Path": 14,
        "Average Path": 6,
        "Estimated LUTs": 44,
        "Total Node": 44
    },
    "full/bm_DL_four_bit_adder_continuous_assign_using_vectors/k6_N10_mem32K_40nm": {
        "test_name": "full/bm_DL_four_bit_adder_continuous_assign_using_vectors/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_DL_four_bit_adder_continuous_assign_using_vectors.blif",
        "max_rss(MiB)": 7.7,
        "exec_time(ms)": 21.4,
        "techmap_time(ms)": 3.9,
        "Pi": 9,
        "Po": 5,
        "logic element": 44,
        "generic logic size": 6,
        "Longest Path": 14,
        "Average Path": 6,
        "Estimated LUTs": 44,
        "Total Node": 44
    },
    "full/bm_sfifo_rtl/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/bm_sfifo_rtl/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_sfifo_rtl.blif",
        "max_rss(MiB)": 7.7,
        "exec_time(ms)": 34.1,
        "techmap_time(ms)": 15.6,
        "Latch Drivers": 1,
        "Pi": 11,
        "Po": 11,
        "logic element": 69,
        "latch": 20,
        "Adder": 15,
        "Memory": 8,
        "generic logic size": 4,
        "Longest Path": 20,
        "Average Path": 4,
        "Estimated LUTs": 69,
        "Total Node": 113
    },
    "full/bm_sfifo_rtl/k6_N10_mem32K_40nm": {
        "test_name": "full/bm_sfifo_rtl/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "bm_sfifo_rtl.blif",
        "max_rss(MiB)": 8,
        "exec_time(ms)": 33.1,
        "techmap_time(ms)": 15.4,
        "Latch Drivers": 1,
        "Pi": 11,
        "Po": 11,
        "logic element": 90,
        "latch": 20,
        "Memory": 8,
        "generic logic size": 6,
        "Longest Path": 29,
        "Average Path": 4,
        "Estimated LUTs": 90,
        "Total Node": 119
    },
    "full/cf_cordic_v_18_18_18/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/cf_cordic_v_18_18_18/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "cf_cordic_v_18_18_18.blif",
        "max_rss(MiB)": 34.6,
        "exec_time(ms)": 268.3,
        "techmap_time(ms)": 249.8,
        "Latch Drivers": 1,
        "Pi": 56,
        "Po": 54,
        "logic element": 7433,
        "latch": 2052,
        "Adder": 1711,
        "generic logic size": 4,
        "Longest Path": 857,
        "Average Path": 4,
        "Estimated LUTs": 7685,
        "Total Node": 11197
    },
    "full/cf_cordic_v_18_18_18/k6_N10_mem32K_40nm": {
        "test_name": "full/cf_cordic_v_18_18_18/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "cf_cordic_v_18_18_18.blif",
        "max_rss(MiB)": 31.7,
        "exec_time(ms)": 263.3,
        "techmap_time(ms)": 245.8,
        "Latch Drivers": 1,
        "Pi": 56,
        "Po": 54,
        "logic element": 10582,
        "latch": 2052,
        "generic logic size": 6,
        "Longest Path": 857,
        "Average Path": 4,
        "Estimated LUTs": 10690,
        "Total Node": 12635
    },
    "full/cf_cordic_v_8_8_8/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/cf_cordic_v_8_8_8/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "cf_cordic_v_8_8_8.blif",
        "max_rss(MiB)": 12.1,
        "exec_time(ms)": 74.7,
        "techmap_time(ms)": 55.7,
        "Latch Drivers": 1,
        "Pi": 26,
        "Po": 24,
        "logic element": 1542,
        "latch": 432,
        "Adder": 360,
        "generic logic size": 4,
        "Longest Path": 227,
        "Average Path": 4,
        "Estimated LUTs": 1574,
        "Total Node": 2335
    },
    "full/cf_cordic_v_8_8_8/k6_N10_mem32K_40nm": {
        "test_name": "full/cf_cordic_v_8_8_8/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "cf_cordic_v_8_8_8.blif",
        "max_rss(MiB)": 11.5,
        "exec_time(ms)": 74.3,
        "techmap_time(ms)": 56.8,
        "Latch Drivers": 1,
        "Pi": 26,
        "Po": 24,
        "logic element": 2139,
        "latch": 432,
        "generic logic size": 6,
        "Longest Path": 227,
        "Average Path": 4,
        "Estimated LUTs": 2171,
        "Total Node": 2572
    },
    "full/cf_fft_256_8/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/cf_fft_256_8/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "cf_fft_256_8.blif",
        "max_rss(MiB)": 33.4,
        "exec_time(ms)": 513.1,
        "techmap_time(ms)": 494.4,
        "Latch Drivers": 1,
        "Pi": 35,
        "Po": 33,
        "logic element": 9242,
        "latch": 2631,
        "Adder": 549,
        "Multiplier": 30,
        "generic logic size": 4,
        "Longest Path": 308,
        "Average Path": 6,
        "Estimated LUTs": 9862,
        "Total Node": 12453
    },
    "full/cf_fft_256_8/k6_N10_mem32K_40nm": {
        "test_name": "full/cf_fft_256_8/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "cf_fft_256_8.blif",
        "max_rss(MiB)": 33.3,
        "exec_time(ms)": 513.8,
        "techmap_time(ms)": 496.2,
        "Latch Drivers": 1,
        "Pi": 35,
        "Po": 33,
        "logic element": 10148,
        "latch": 2631,
        "Multiplier": 30,
        "generic logic size": 6,
        "Longest Path": 596,
        "Average Path": 6,
        "Estimated LUTs": 10486,
        "Total Node": 12810
    },
    "full/cf_fir_24_16_16/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/cf_fir_24_16_16/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "cf_fir_24_16_16.blif",
        "max_rss(MiB)": 44.6,
        "exec_time(ms)": 420.7,
        "techmap_time(ms)": 402,
        "Latch Drivers": 1,
        "Pi": 417,
        "Po": 37,
        "logic element": 400,
        "latch": 2116,
        "Adder": 838,
        "Multiplier": 25,
        "generic logic size": 4,
        "Longest Path": 98,
        "Average Path": 5,
        "Estimated LUTs": 400,
        "Total Node": 3380
    },
    "full/cf_fir_24_16_16/k6_N10_mem32K_40nm": {
        "test_name": "full/cf_fir_24_16_16/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "cf_fir_24_16_16.blif",
        "max_rss(MiB)": 44.2,
        "exec_time(ms)": 418.6,
        "techmap_time(ms)": 401.1,
        "Latch Drivers": 1,
        "Pi": 417,
        "Po": 37,
        "logic element": 2004,
        "latch": 2116,
        "Multiplier": 25,
        "generic logic size": 6,
        "Longest Path": 98,
        "Average Path": 5,
        "Estimated LUTs": 2004,
        "Total Node": 4146
    },
    "full/cf_fir_3_8_8/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/cf_fir_3_8_8/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "cf_fir_3_8_8.blif",
        "max_rss(MiB)": 8.7,
        "exec_time(ms)": 44.5,
        "techmap_time(ms)": 26,
        "Latch Drivers": 1,
        "Pi": 41,
        "Po": 18,
        "logic element": 32,
        "latch": 148,
        "Adder": 55,
        "Multiplier": 4,
        "generic logic size": 4,
        "Longest Path": 33,
        "Average Path": 5,
        "Estimated LUTs": 32,
        "Total Node": 240
    },
    "full/cf_fir_3_8_8/k6_N10_mem32K_40nm": {
        "test_name": "full/cf_fir_3_8_8/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "cf_fir_3_8_8.blif",
        "max_rss(MiB)": 8.6,
        "exec_time(ms)": 42.4,
        "techmap_time(ms)": 25.4,
        "Latch Drivers": 1,
        "Pi": 41,
        "Po": 18,
        "logic element": 133,
        "latch": 148,
        "Multiplier": 4,
        "generic logic size": 6,
        "Longest Path": 33,
        "Average Path": 5,
        "Estimated LUTs": 133,
        "Total Node": 286
    },
    "full/ch_intrinsics/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/ch_intrinsics/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "ch_intrinsics.blif",
        "max_rss(MiB)": 8.8,
        "exec_time(ms)": 63.7,
        "techmap_time(ms)": 45.1,
        "Latch Drivers": 1,
        "Pi": 98,
        "Po": 130,
        "logic element": 445,
        "latch": 293,
        "Memory": 8,
        "generic logic size": 4,
        "Longest Path": 54,
        "Average Path": 4,
        "Estimated LUTs": 490,
        "Total Node": 747
    },
    "full/ch_intrinsics/k6_N10_mem32K_40nm": {
        "test_name": "full/ch_intrinsics/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "ch_intrinsics.blif",
        "max_rss(MiB)": 8.8,
        "exec_time(ms)": 63.6,
        "techmap_time(ms)": 46,
        "Latch Drivers": 1,
        "Pi": 98,
        "Po": 130,
        "logic element": 445,
        "latch": 293,
        "Memory": 8,
        "generic logic size": 6,
        "Longest Path": 54,
        "Average Path": 4,
        "Estimated LUTs": 471,
        "Total Node": 747
    },
    "full/CRC33_D264/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/CRC33_D264/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "CRC33_D264.blif",
        "max_rss(MiB)": 9.1,
        "exec_time(ms)": 64.4,
        "techmap_time(ms)": 45.6,
        "Pi": 297,
        "Po": 33,
        "logic element": 1656,
        "generic logic size": 4,
        "Longest Path": 36,
        "Average Path": 6,
        "Estimated LUTs": 1656,
        "Total Node": 1656
    },
    "full/CRC33_D264/k6_N10_mem32K_40nm": {
        "test_name": "full/CRC33_D264/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "CRC33_D264.blif",
        "max_rss(MiB)": 9.2,
        "exec_time(ms)": 61.5,
        "techmap_time(ms)": 44.5,
        "Pi": 297,
        "Po": 33,
        "logic element": 1656,
        "generic logic size": 6,
        "Longest Path": 36,
        "Average Path": 6,
        "Estimated LUTs": 1656,
        "Total Node": 1656
    },
    "full/diffeq1/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/diffeq1/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "diffeq1.blif",
        "max_rss(MiB)": 8.9,
        "exec_time(ms)": 60.1,
        "techmap_time(ms)": 41.5,
        "Latch Drivers": 1,
        "Pi": 161,
        "Po": 96,
        "logic element": 551,
        "latch": 193,
        "Adder": 132,
        "Multiplier": 5,
        "generic logic size": 4,
        "Longest Path": 126,
        "Average Path": 4,
        "Estimated LUTs": 561,
        "Total Node": 882
    },
    "full/diffeq1/k6_N10_mem32K_40nm": {
        "test_name": "full/diffeq1/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "diffeq1.blif",
        "max_rss(MiB)": 8.8,
        "exec_time(ms)": 59.3,
        "techmap_time(ms)": 42,
        "Latch Drivers": 1,
        "Pi": 161,
        "Po": 96,
        "logic element": 803,
        "latch": 193,
        "Multiplier": 5,
        "generic logic size": 6,
        "Longest Path": 646,
        "Average Path": 4,
        "Estimated LUTs": 809,
        "Total Node": 1002
    },
    "full/diffeq2/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/diffeq2/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "diffeq2.blif",
        "max_rss(MiB)": 8.8,
        "exec_time(ms)": 46.5,
        "techmap_time(ms)": 28.3,
        "Latch Drivers": 1,
        "Pi": 65,
        "Po": 96,
        "logic element": 351,
        "latch": 96,
        "Adder": 132,
        "Multiplier": 5,
        "generic logic size": 4,
        "Longest Path": 119,
        "Average Path": 4,
        "Estimated LUTs": 361,
        "Total Node": 585
    },
    "full/diffeq2/k6_N10_mem32K_40nm": {
        "test_name": "full/diffeq2/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "diffeq2.blif",
        "max_rss(MiB)": 8.8,
        "exec_time(ms)": 45.5,
        "techmap_time(ms)": 28,
        "Latch Drivers": 1,
        "Pi": 65,
        "Po": 96,
        "logic element": 603,
        "latch": 96,
        "Multiplier": 5,
        "generic logic size": 6,
        "Longest Path": 542,
        "Average Path": 4,
        "Estimated LUTs": 609,
        "Total Node": 705
    },
    "full/fir_scu_rtl_restructured_for_cmm_exp/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/fir_scu_rtl_restructured_for_cmm_exp/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "fir_scu_rtl_restructured_for_cmm_exp.blif",
        "max_rss(MiB)": 8.7,
        "exec_time(ms)": 72.1,
        "techmap_time(ms)": 53.5,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 10,
        "logic element": 731,
        "latch": 202,
        "Adder": 20,
        "Multiplier": 15,
        "generic logic size": 4,
        "Longest Path": 128,
        "Average Path": 4,
        "Estimated LUTs": 802,
        "Total Node": 969
    },
    "full/fir_scu_rtl_restructured_for_cmm_exp/k6_N10_mem32K_40nm": {
        "test_name": "full/fir_scu_rtl_restructured_for_cmm_exp/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "fir_scu_rtl_restructured_for_cmm_exp.blif",
        "max_rss(MiB)": 8.9,
        "exec_time(ms)": 70.1,
        "techmap_time(ms)": 53.1,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 10,
        "logic element": 768,
        "latch": 202,
        "Multiplier": 15,
        "generic logic size": 6,
        "Longest Path": 214,
        "Average Path": 4,
        "Estimated LUTs": 809,
        "Total Node": 986
    },
    "full/iir1/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/iir1/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "iir1.blif",
        "max_rss(MiB)": 9.3,
        "exec_time(ms)": 75.9,
        "techmap_time(ms)": 57.3,
        "Latch Drivers": 2,
        "Pi": 32,
        "Po": 25,
        "logic element": 778,
        "latch": 188,
        "Adder": 173,
        "Multiplier": 5,
        "generic logic size": 4,
        "Longest Path": 106,
        "Average Path": 5,
        "Estimated LUTs": 782,
        "Total Node": 1146
    },
    "full/iir1/k6_N10_mem32K_40nm": {
        "test_name": "full/iir1/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "iir1.blif",
        "max_rss(MiB)": 9.2,
        "exec_time(ms)": 74.2,
        "techmap_time(ms)": 56.9,
        "Latch Drivers": 2,
        "Pi": 32,
        "Po": 25,
        "logic element": 1077,
        "latch": 188,
        "Multiplier": 5,
        "generic logic size": 6,
        "Longest Path": 127,
        "Average Path": 5,
        "Estimated LUTs": 1077,
        "Total Node": 1272
    },
    "full/iir_no_combinational/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/iir_no_combinational/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "iir_no_combinational.blif",
        "max_rss(MiB)": 8.5,
        "exec_time(ms)": 36.3,
        "techmap_time(ms)": 18,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 10,
        "logic element": 25,
        "latch": 8,
        "Adder": 8,
        "generic logic size": 4,
        "Longest Path": 18,
        "Average Path": 3,
        "Estimated LUTs": 27,
        "Total Node": 42
    },
    "full/iir_no_combinational/k6_N10_mem32K_40nm": {
        "test_name": "full/iir_no_combinational/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "iir_no_combinational.blif",
        "max_rss(MiB)": 8.5,
        "exec_time(ms)": 35.8,
        "techmap_time(ms)": 18.4,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 10,
        "logic element": 38,
        "latch": 8,
        "generic logic size": 6,
        "Longest Path": 41,
        "Average Path": 3,
        "Estimated LUTs": 40,
        "Total Node": 47
    },
    "full/LU8PEEng/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/LU8PEEng/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "LU8PEEng.blif",
        "max_rss(MiB)": 247,
        "exec_time(ms)": 11014.8,
        "techmap_time(ms)": 10996.3,
        "Latch Drivers": 1,
        "Pi": 113,
        "Po": 102,
        "logic element": 53046,
        "latch": 7877,
        "Adder": 4749,
        "Multiplier": 8,
        "Memory": 1409,
        "generic logic size": 4,
        "Longest Path": 5146,
        "Average Path": 4,
        "Estimated LUTs": 56403,
        "Total Node": 67090
    },
    "full/LU8PEEng/k6_N10_mem32K_40nm": {
        "test_name": "full/LU8PEEng/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "LU8PEEng.blif",
        "max_rss(MiB)": 241.5,
        "exec_time(ms)": 12778.3,
        "techmap_time(ms)": 12760.8,
        "Latch Drivers": 1,
        "Pi": 113,
        "Po": 102,
        "logic element": 61295,
        "latch": 7877,
        "Multiplier": 8,
        "Memory": 1409,
        "generic logic size": 6,
        "Longest Path": 7073,
        "Average Path": 4,
        "Estimated LUTs": 62916,
        "Total Node": 70590
    },
    "full/matmul/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/matmul/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "matmul.blif",
        "max_rss(MiB)": 6402.7,
        "exec_time(ms)": 44721.1,
        "techmap_time(ms)": 44702.5,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 7,
        "logic element": 2359314,
        "latch": 7,
        "Adder": 77,
        "Memory": 262144,
        "generic logic size": 4,
        "Longest Path": 77,
        "Average Path": 4,
        "Estimated LUTs": 2359314,
        "Total Node": 2621543
    },
    "full/matmul/k6_N10_mem32K_40nm": {
        "test_name": "full/matmul/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "matmul.blif",
        "max_rss(MiB)": 6403.2,
        "exec_time(ms)": 46552.6,
        "techmap_time(ms)": 46535.1,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 7,
        "logic element": 2359453,
        "latch": 7,
        "Memory": 262144,
        "generic logic size": 6,
        "Longest Path": 87,
        "Average Path": 4,
        "Estimated LUTs": 2359453,
        "Total Node": 2621605
    },
    "full/mcml/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/mcml/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "mcml.blif",
        "max_rss(MiB)": 654.8,
        "exec_time(ms)": 32516.9,
        "techmap_time(ms)": 32498.6,
        "Latch Drivers": 1,
        "Pi": 35,
        "Po": 356,
        "logic element": 184107,
        "latch": 51903,
        "Adder": 27358,
        "Multiplier": 27,
        "Memory": 348,
        "generic logic size": 4,
        "Longest Path": 19909,
        "Average Path": 4,
        "Estimated LUTs": 192917,
        "Total Node": 263744
    },
    "full/mcml/k6_N10_mem32K_40nm": {
        "test_name": "full/mcml/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "mcml.blif",
        "max_rss(MiB)": 658.1,
        "exec_time(ms)": 54071.5,
        "techmap_time(ms)": 54054.1,
        "Latch Drivers": 1,
        "Pi": 35,
        "Po": 356,
        "logic element": 236831,
        "latch": 51903,
        "Multiplier": 27,
        "Memory": 348,
        "generic logic size": 6,
        "Longest Path": 32047,
        "Average Path": 4,
        "Estimated LUTs": 242258,
        "Total Node": 289110
    },
    "full/memory_controller/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/memory_controller/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "memory_controller.blif",
        "max_rss(MiB)": 7.7,
        "exec_time(ms)": 25.8,
        "techmap_time(ms)": 7.2,
        "Latch Drivers": 1,
        "Pi": 18,
        "Po": 12,
        "latch": 24,
        "Memory": 8,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Total Node": 33
    },
    "full/memory_controller/k6_N10_mem32K_40nm": {
        "test_name": "full/memory_controller/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "memory_controller.blif",
        "max_rss(MiB)": 7.6,
        "exec_time(ms)": 24.6,
        "techmap_time(ms)": 7.1,
        "Latch Drivers": 1,
        "Pi": 18,
        "Po": 12,
        "latch": 24,
        "Memory": 8,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 4,
        "Total Node": 33
    },
    "full/mkPktMerge/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/mkPktMerge/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "mkPktMerge.blif",
        "max_rss(MiB)": 22.1,
        "exec_time(ms)": 236.1,
        "techmap_time(ms)": 217.3,
        "Latch Drivers": 1,
        "Pi": 310,
        "Po": 156,
        "logic element": 515,
        "latch": 495,
        "Adder": 42,
        "Memory": 459,
        "generic logic size": 4,
        "Longest Path": 98,
        "Average Path": 4,
        "Estimated LUTs": 515,
        "Total Node": 1512
    },
    "full/mkPktMerge/k6_N10_mem32K_40nm": {
        "test_name": "full/mkPktMerge/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "mkPktMerge.blif",
        "max_rss(MiB)": 22.1,
        "exec_time(ms)": 239.6,
        "techmap_time(ms)": 221.5,
        "Latch Drivers": 1,
        "Pi": 310,
        "Po": 156,
        "logic element": 572,
        "latch": 495,
        "Memory": 459,
        "generic logic size": 6,
        "Longest Path": 109,
        "Average Path": 4,
        "Estimated LUTs": 572,
        "Total Node": 1527
    },
    "full/oc54_cpu/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/oc54_cpu/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "oc54_cpu.blif",
        "max_rss(MiB)": 16.8,
        "exec_time(ms)": 296.8,
        "techmap_time(ms)": 278,
        "Latch Drivers": 1,
        "Pi": 99,
        "Po": 40,
        "logic element": 4002,
        "latch": 461,
        "Adder": 499,
        "Multiplier": 1,
        "generic logic size": 4,
        "Longest Path": 1075,
        "Average Path": 4,
        "Estimated LUTs": 4206,
        "Total Node": 4964
    },
    "full/oc54_cpu/k6_N10_mem32K_40nm": {
        "test_name": "full/oc54_cpu/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "oc54_cpu.blif",
        "max_rss(MiB)": 17.1,
        "exec_time(ms)": 294.9,
        "techmap_time(ms)": 277.5,
        "Latch Drivers": 1,
        "Pi": 99,
        "Po": 40,
        "logic element": 4965,
        "latch": 461,
        "Multiplier": 1,
        "generic logic size": 6,
        "Longest Path": 1293,
        "Average Path": 4,
        "Estimated LUTs": 5120,
        "Total Node": 5428
    },
    "full/paj_framebuftop_hierarchy_no_mem_no_combinational/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/paj_framebuftop_hierarchy_no_mem_no_combinational/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "paj_framebuftop_hierarchy_no_mem_no_combinational.blif",
        "max_rss(MiB)": 11.1,
        "exec_time(ms)": 105.9,
        "techmap_time(ms)": 87.3,
        "Latch Drivers": 1,
        "Pi": 67,
        "Po": 35,
        "logic element": 1586,
        "latch": 599,
        "Adder": 142,
        "generic logic size": 4,
        "Longest Path": 90,
        "Average Path": 4,
        "Estimated LUTs": 1633,
        "Total Node": 2328
    },
    "full/paj_framebuftop_hierarchy_no_mem_no_combinational/k6_N10_mem32K_40nm": {
        "test_name": "full/paj_framebuftop_hierarchy_no_mem_no_combinational/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "paj_framebuftop_hierarchy_no_mem_no_combinational.blif",
        "max_rss(MiB)": 11,
        "exec_time(ms)": 106.3,
        "techmap_time(ms)": 88.9,
        "Latch Drivers": 1,
        "Pi": 67,
        "Po": 35,
        "logic element": 1819,
        "latch": 599,
        "generic logic size": 6,
        "Longest Path": 177,
        "Average Path": 4,
        "Estimated LUTs": 1849,
        "Total Node": 2419
    },
    "full/sha/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/sha/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "sha.blif",
        "max_rss(MiB)": 16.3,
        "exec_time(ms)": 159.7,
        "techmap_time(ms)": 140.9,
        "Latch Drivers": 1,
        "Pi": 37,
        "Po": 36,
        "logic element": 4838,
        "latch": 910,
        "Adder": 309,
        "generic logic size": 4,
        "Longest Path": 2427,
        "Average Path": 4,
        "Estimated LUTs": 5061,
        "Total Node": 6058
    },
    "full/sha/k6_N10_mem32K_40nm": {
        "test_name": "full/sha/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "sha.blif",
        "max_rss(MiB)": 16.3,
        "exec_time(ms)": 160.3,
        "techmap_time(ms)": 142.8,
        "Latch Drivers": 1,
        "Pi": 37,
        "Po": 36,
        "logic element": 5423,
        "latch": 910,
        "generic logic size": 6,
        "Longest Path": 3204,
        "Average Path": 4,
        "Estimated LUTs": 5628,
        "Total Node": 6334
    },
    "full/stereovision0/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/stereovision0/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "stereovision0.blif",
        "max_rss(MiB)": 68.7,
        "exec_time(ms)": 2914.4,
        "techmap_time(ms)": 2896,
        "Latch Drivers": 1,
        "Pi": 104,
        "Po": 104,
        "logic element": 11063,
        "latch": 12336,
        "Adder": 2815,
        "Memory": 1024,
        "generic logic size": 4,
        "Longest Path": 184,
        "Average Path": 4,
        "Estimated LUTs": 11207,
        "Total Node": 27239
    },
    "full/stereovision0/k6_N10_mem32K_40nm": {
        "test_name": "full/stereovision0/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "stereovision0.blif",
        "max_rss(MiB)": 65.6,
        "exec_time(ms)": 2919.7,
        "techmap_time(ms)": 2902.4,
        "Latch Drivers": 1,
        "Pi": 104,
        "Po": 104,
        "logic element": 15760,
        "latch": 12336,
        "Memory": 1024,
        "generic logic size": 6,
        "Longest Path": 184,
        "Average Path": 4,
        "Estimated LUTs": 15858,
        "Total Node": 29121
    },
    "full/stereovision1/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/stereovision1/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "stereovision1.blif",
        "max_rss(MiB)": 89.5,
        "exec_time(ms)": 1587.3,
        "techmap_time(ms)": 1568.7,
        "Latch Drivers": 1,
        "Pi": 132,
        "Po": 145,
        "logic element": 11231,
        "latch": 11449,
        "Adder": 2356,
        "Multiplier": 152,
        "generic logic size": 4,
        "Longest Path": 200,
        "Average Path": 4,
        "Estimated LUTs": 11258,
        "Total Node": 25189
    },
    "full/stereovision1/k6_N10_mem32K_40nm": {
        "test_name": "full/stereovision1/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "stereovision1.blif",
        "max_rss(MiB)": 86.2,
        "exec_time(ms)": 1869.8,
        "techmap_time(ms)": 1852,
        "Latch Drivers": 1,
        "Pi": 132,
        "Po": 145,
        "logic element": 14849,
        "latch": 11449,
        "Multiplier": 152,
        "generic logic size": 6,
        "Longest Path": 215,
        "Average Path": 4,
        "Estimated LUTs": 14864,
        "Total Node": 26451
    },
    "full/stereovision2/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/stereovision2/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "stereovision2.blif",
        "max_rss(MiB)": 108,
        "exec_time(ms)": 1696.1,
        "techmap_time(ms)": 1677.5,
        "Latch Drivers": 1,
        "Pi": 148,
        "Po": 182,
        "logic element": 10247,
        "latch": 16281,
        "Adder": 12873,
        "Multiplier": 468,
        "generic logic size": 4,
        "Longest Path": 138,
        "Average Path": 4,
        "Estimated LUTs": 10261,
        "Total Node": 39870
    },
    "full/stereovision2/k6_N10_mem32K_40nm": {
        "test_name": "full/stereovision2/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "stereovision2.blif",
        "max_rss(MiB)": 106.7,
        "exec_time(ms)": 1725.3,
        "techmap_time(ms)": 1707.9,
        "Latch Drivers": 1,
        "Pi": 148,
        "Po": 182,
        "logic element": 33947,
        "latch": 16281,
        "Multiplier": 468,
        "generic logic size": 6,
        "Longest Path": 138,
        "Average Path": 4,
        "Estimated LUTs": 33951,
        "Total Node": 50697
    },
    "full/stereovision3/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/stereovision3/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "stereovision3.blif",
        "max_rss(MiB)": 9.8,
        "exec_time(ms)": 100.6,
        "techmap_time(ms)": 82,
        "Latch Drivers": 2,
        "Pi": 9,
        "Po": 30,
        "logic element": 1185,
        "latch": 118,
        "Adder": 28,
        "generic logic size": 4,
        "Longest Path": 87,
        "Average Path": 4,
        "Estimated LUTs": 1481,
        "Total Node": 1333
    },
    "full/stereovision3/k6_N10_mem32K_40nm": {
        "test_name": "full/stereovision3/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "stereovision3.blif",
        "max_rss(MiB)": 9.7,
        "exec_time(ms)": 100.8,
        "techmap_time(ms)": 83.2,
        "Latch Drivers": 2,
        "Pi": 9,
        "Po": 30,
        "logic element": 1232,
        "latch": 118,
        "generic logic size": 6,
        "Longest Path": 98,
        "Average Path": 4,
        "Estimated LUTs": 1439,
        "Total Node": 1352
    },
    "DEFAULT": {
        "test_name": "n/a",
        "architecture": "n/a",
        "input_blif": "n/a",
        "exit": 0,
        "leaks": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "techmap_time(ms)": -1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 0,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 0,
        "Average Path": 0,
        "Estimated LUTs": 0,
        "Total Node": 0
    }
}
