---
title: "USB PD Controller"
company: "Cypress Semiconductor"
country: "United States"
selling_price: 1.50
inputs:
  - name: "Silicon Wafer"
    cost: 0.20
    link: "silicon-wafer"
  - name: "Photomask Set"
    cost: 0.15
    link: "photomask-set"
  - name: "Package Substrate"
    cost: 0.20
    link: "package-substrate"
  - name: "Bond Wire"
    cost: 0.10
    link: "bond-wire"
  - name: "Molding Compound"
    cost: 0.08
    link: "molding-compound"
value_created: 0.77
lead_time_days: 33
minimum_order_quantity: 5000
transportation_method: "truck"
geopolitical_risk: "medium"
price_volatility: "medium"

certifications:
  - "ISO9001"
  - "ISO14001"
data_quality: "estimated"
---

1. Receive 300mm diameter P-type silicon wafer with <100> crystal orientation and 10-20 ohm-cm resistivity
2. Perform incoming wafer inspection using optical microscopy to verify surface quality and absence of defects
3. Clean wafer in sulfuric acid-hydrogen peroxide mixture (piranha solution) at 120°C for 10 minutes
4. Rinse wafer with deionized water cascade for 5 minutes achieving 18.2 megohm-cm resistivity
5. Spin dry wafer at 2000 RPM for 60 seconds in nitrogen atmosphere
6. Grow thermal oxide layer by placing wafer in oxidation furnace at 1000°C in oxygen atmosphere
7. Maintain oxidation for 45 minutes to achieve 500 angstrom thick silicon dioxide layer
8. Measure oxide thickness using ellipsometry at nine points across wafer surface
9. Apply hexamethyldisilazane (HMDS) primer by vapor deposition to improve photoresist adhesion
10. Dispense 3mL of positive photoresist onto wafer center while spinning at 500 RPM
11. Accelerate spin speed to 3000 RPM for 30 seconds to achieve 1.2 micron uniform resist thickness
12. Soft bake photoresist on hotplate at 95°C for 90 seconds to remove solvents
13. Cool wafer to room temperature on vacuum chuck for 30 seconds
14. Load wafer into deep ultraviolet (DUV) lithography stepper with 193nm ArF excimer laser
15. Align wafer using automated pattern recognition of alignment marks
16. Position first photomask defining shallow trench isolation (STI) pattern over wafer
17. Expose photoresist through mask using 25 millijoules per square centimeter dose
18. Step and repeat exposure across entire wafer surface in 26x33mm die pattern
19. Perform post-exposure bake at 110°C for 60 seconds to complete photochemical reaction
20. Develop exposed photoresist in 0.26N tetramethylammonium hydroxide (TMAH) for 60 seconds
21. Rinse wafer with deionized water and inspect pattern using optical microscope
22. Hard bake patterned resist at 120°C for 90 seconds to improve etch resistance
23. Load wafer into reactive ion etcher (RIE) with CF4 and CHF3 gas mixture
24. Etch silicon dioxide at 150 watts RF power for 2 minutes removing oxide in exposed areas
25. Switch to deep silicon etch using Bosch process with SF6 and C4F8 alternating cycles
26. Etch trenches 400nm deep into silicon substrate at 30 second intervals for 15 cycles
27. Clean etch residues using oxygen plasma ash at 300 watts for 5 minutes
28. Strip photoresist in heated n-methyl-2-pyrrolidone (NMP) at 80°C for 10 minutes
29. Grow thermal oxide liner in trenches at 900°C for 20 minutes achieving 100 angstrom thickness
30. Deposit silicon dioxide trench fill using high-density plasma chemical vapor deposition
31. Fill trenches completely with oxide using 400°C process temperature and TEOS precursor
32. Perform chemical mechanical polishing (CMP) to planarize surface and remove excess oxide
33. Polish for 90 seconds using silica slurry at 6 PSI downforce achieving 300nm per minute removal
34. Clean wafer post-CMP using megasonic bath with SC-1 solution (NH4OH:H2O2:H2O)
35. Inspect STI formation using atomic force microscopy to verify planarity within 5nm
36. Implant P-well regions by coating wafer with photoresist and patterning well mask
37. Ion implant boron at 180 keV energy with 3x10^13 atoms per square centimeter dose
38. Strip photoresist and apply new resist layer for N-well patterning
39. Expose and develop N-well mask pattern using same lithography process
40. Ion implant phosphorus at 360 keV energy with 2x10^13 atoms per square centimeter dose
41. Strip photoresist completely using oxygen plasma and wet clean
42. Perform drive-in diffusion anneal at 1050°C for 60 minutes in nitrogen atmosphere
43. Activate implanted dopants and distribute wells to 2 micron depth
44. Grow sacrificial oxide layer at 850°C for 15 minutes to getter mobile ions
45. Strip sacrificial oxide in buffered hydrofluoric acid (BHF) for 60 seconds
46. Rinse thoroughly and perform RCA clean sequence (SC-1 and SC-2)
47. Load wafer into gate oxidation furnace with ultra-high purity oxygen
48. Grow gate oxide at 950°C for 12 minutes achieving 45 angstrom thickness critical for performance
49. Measure gate oxide thickness and uniformity using spectroscopic ellipsometry
50. Verify oxide breakdown voltage exceeds 8 megavolts per centimeter
51. Deposit polysilicon gate layer using low-pressure chemical vapor deposition (LPCVD)
52. Maintain furnace at 620°C with silane gas flow producing 180nm thick polysilicon film
53. Dope polysilicon with phosphorus using POCl3 diffusion at 900°C for 30 minutes
54. Measure polysilicon sheet resistance confirming 20-30 ohms per square
55. Pattern photoresist for gate electrode definition using high-resolution mask
56. Expose gate pattern with reduced exposure dose for critical dimension control
57. Develop and inspect gate patterns confirming 130nm minimum feature size
58. Etch polysilicon gates using chlorine-based reactive ion etch with endpoint detection
59. Etch for 90 seconds at 250 watts maintaining 45 degree sidewall angle
60. Strip gate photoresist and clean wafer using oxygen plasma and wet chemistry
61. Implant lightly doped drain (LDD) regions for NMOS transistors
62. Pattern LDD mask and implant arsenic at 15 keV with 5x10^13 atoms per square centimeter
63. Pattern PMOS LDD mask and implant boron difluoride at 8 keV with dose of 3x10^13
64. Deposit silicon dioxide or silicon nitride spacer layer using PECVD at 400°C
65. Deposit 80nm conformal film using silane and nitrous oxide precursors
66. Anisotropically etch spacer layer using fluorine chemistry to form sidewall spacers
67. Leave spacers on gate sidewalls while removing film from horizontal surfaces
68. Implant NMOS source-drain regions through gate and spacer mask
69. Ion implant arsenic at 40 keV with 5x10^15 atoms per square centimeter creating N+ regions
70. Pattern PMOS source-drain mask and implant boron at 25 keV with 3x10^15 dose
71. Perform rapid thermal anneal (RTA) at 1050°C for 5 seconds to activate dopants
72. Minimize dopant diffusion while achieving electrical activation above 90 percent
73. Deposit cobalt silicide or nickel silicide for low-resistance contacts
74. Sputter deposit 12nm cobalt layer over entire wafer surface
75. Perform first rapid thermal processing at 550°C for 30 seconds forming CoSi
76. Selectively etch unreacted cobalt using sulfuric acid-hydrogen peroxide mixture
77. Perform second RTP at 750°C for 30 seconds converting to low-resistance CoSi2 phase
78. Achieve silicide sheet resistance below 5 ohms per square on source-drain regions
79. Deposit pre-metal dielectric layer using plasma-enhanced chemical vapor deposition
80. Deposit 600nm silicon dioxide doped with phosphorus and boron (PSG/BPSG)
81. Perform dielectric reflow at 850°C for 30 minutes to smooth surface topology
82. Chemical mechanical polish dielectric layer to achieve global planarity for metal layers
83. Pattern contact via mask defining holes to underlying silicon and polysilicon
84. Etch contact vias using high-density plasma etch with CF4 and CHF3 chemistry
85. Etch through 600nm dielectric stopping on silicide layer using laser endpoint detection
86. Clean via bottoms using dilute hydrofluoric acid dip removing native oxide
87. Deposit titanium barrier layer by physical vapor deposition (PVD) at 15nm thickness
88. Deposit titanium nitride adhesion layer by reactive sputtering at 25nm thickness
89. Fill contact vias with tungsten using chemical vapor deposition
90. Deposit tungsten from WF6 and hydrogen precursors at 400°C filling all vias
91. Chemical mechanical polish tungsten plugs stopping on titanium nitride
92. Verify via resistance below 10 ohms using four-point probe measurement
93. Deposit first metal layer (Metal-1) using aluminum-copper alloy sputter deposition
94. Sputter deposit 500nm of Al-0.5%Cu alloy at 350°C substrate temperature
95. Pattern Metal-1 using photolithography with metal mask alignment
96. Develop photoresist and inspect metal line patterns for opens and shorts
97. Etch aluminum using chlorine-based plasma in inductively coupled plasma (ICP) etcher
98. Etch for 120 seconds achieving vertical sidewalls and complete metal removal
99. Strip metal photoresist and inspect metallization layer using SEM imaging
100. Deposit inter-metal dielectric (IMD) layer using PECVD silicon dioxide
101. Deposit 800nm IMD at 400°C using TEOS precursor for good gap fill
102. Chemical mechanical polish IMD surface to prepare for next metal layer
103. Pattern via-1 mask defining connections between Metal-1 and Metal-2 layers
104. Etch via-1 openings through IMD using fluorine-based plasma chemistry
105. Clean via bottoms and deposit barrier layer of tantalum and tantalum nitride
106. Sputter deposit 15nm Ta followed by 15nm TaN as copper diffusion barrier
107. Deposit copper seed layer by physical vapor deposition at 100nm thickness
108. Electroplate copper into vias and over surface using acid copper sulfate bath
109. Plate at 2 amps per square decimeter for 8 minutes achieving 600nm overburden
110. Anneal copper at 250°C for 2 hours to improve grain structure and reduce resistivity
111. Chemical mechanical polish copper using selective slurry stopping on barrier layer
112. Polish barrier layer using second slurry step exposing underlying dielectric
113. Pattern Metal-2 layer using damascene process with trench mask
114. Etch trenches in second dielectric layer for copper wiring
115. Deposit barrier layer and copper seed in trenches using same process
116. Electroplate copper filling trenches and creating metal interconnect layer
117. CMP copper Metal-2 achieving smooth surface for subsequent layers
118. Deposit third inter-metal dielectric and repeat via and trench formation
119. Build Metal-3 layer using dual-damascene copper process
120. Pattern via-2 and Metal-3 trenches simultaneously in same dielectric layer
121. Deposit barriers, seed layer, and electroplate copper in single fill step
122. Chemical mechanical polish completing third metallization layer
123. Deposit passivation layer stack of silicon dioxide and silicon nitride
124. Deposit 500nm oxide followed by 800nm nitride using PECVD at 350°C
125. Pattern pad opening mask defining bond pad locations for wire bonding
126. Etch passivation stack using RIE exposing aluminum pads
127. Inspect wafer using automated optical inspection (AOI) system
128. Perform electrical wafer sort testing using probe card contacting all die
129. Test basic functionality including digital logic, analog circuits, and I/O cells
130. Apply digital test patterns measuring propagation delays and power consumption
131. Test analog circuits including voltage references, comparators, and ADC performance
132. Verify USB PD protocol state machine operation through boundary scan testing
133. Measure current consumption in active and sleep modes confirming specification
134. Test communication interfaces including I2C, SPI, and GPIO functionality
135. Ink failed die with automated marking system for rejection during dicing
136. Back-grind wafer to reduce thickness from 775 microns to 300 microns
137. Mount wafer face-down on backing tape and vacuum chuck
138. Grind wafer backside using diamond grinding wheel with 4 micron grit
139. Polish backside using chemical mechanical polishing for smooth finish
140. Inspect wafer for cracks or damage from grinding process
141. Mount wafer on dicing tape with UV-release adhesive
142. Load wafer into automatic dicing saw with 30 micron blade width
143. Dice wafer along scribe lines separating individual die at 4x4mm size
144. Cut at 30,000 RPM spindle speed with 5mm per second traverse rate
145. Rinse die with deionized water removing particles from dicing process
146. Expand dicing tape separating die for easy pickup by die bonder
147. Perform die sort using pick-and-place machine rejecting inked failures
148. Transfer known good die to waffle pack or gel pak for packaging
149. Prepare package substrates with pre-plated copper leads and die attach pad
150. Dispense silver-filled epoxy die attach adhesive onto substrate pad
151. Pick die from waffle pack using vacuum collet on die bonder
152. Place die onto substrate with 50 micron placement accuracy
153. Cure die attach adhesive in convection oven at 175°C for 60 minutes
154. Load packaged units into automatic wire bonder with 25 micron gold wire
155. Thread wire through capillary and form first bond on die pad using thermosonic energy
156. Apply 40 grams force with ultrasonic frequency and 230°C temperature
157. Loop wire to corresponding substrate lead with precise trajectory control
158. Form second bond on substrate lead using wedge bonding technique
159. Break wire and index to next bond pad repeating for all connections
160. Bond 48 connections between die and substrate for complete USB PD controller
161. Perform wire pull test on sample units confirming bond strength exceeds 8 grams
162. Inspect wire bonds using automated optical inspection checking for proper formation
163. Dispense liquid molding compound into transfer mold cavity
164. Load wire-bonded substrate into mold chase and close mold
165. Heat mold to 175°C and apply 1000 PSI pressure transferring compound
166. Encapsulate die and wire bonds completely in 90 seconds cure time
167. Open mold and eject molded package with flash around perimeter
168. Deflash packages using abrasive media blast or chemical deflashing
169. Cure molding compound fully in post-mold cure oven at 175°C for 6 hours
170. Trim and form package leads using precision stamping die
171. Separate individual packages from substrate strip by shearing tie bars
172. Electroplate package leads with tin or tin-silver alloy for solderability
173. Plate at 10 amp per square foot for 3 minutes achieving 8 micron tin thickness
174. Bake packages at 150°C for 8 hours to drive out moisture before testing
175. Load packages into automated test handler with temperature control
176. Insert packages into test socket making electrical connection to all pins
177. Apply power and execute functional test program on ATE system
178. Download firmware to embedded flash memory using serial programming interface
179. Program USB PD protocol stack firmware including state machine code
180. Configure voltage and current negotiation parameters in non-volatile memory
181. Program device identification registers including vendor and product IDs
182. Test power negotiation functionality with simulated USB PD source
183. Verify controller correctly negotiates 5V, 9V, 15V, and 20V power profiles
184. Test current capability detection and reporting up to 5 amperes
185. Verify GPIO control signals for external FET switching and protection
186. Test overcurrent protection triggering at programmed threshold levels
187. Verify I2C communication interface at 100 kHz and 400 kHz operation
188. Test thermal shutdown circuitry activating at 150°C junction temperature
189. Measure quiescent current consumption below 500 microamps specification
190. Test package for hermeticity using fine and gross leak testing methods
191. Sort tested packages into bins based on performance characteristics
192. Mark packages with part number, date code, and lot traceability using laser
193. Tape and reel packages in carrier tape with 4000 units per reel
194. Apply moisture barrier bag with desiccant and humidity indicator card
195. Vacuum seal packages and label with static-sensitive device warnings for shipment to cable manufacturers
