;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 6.7.2018. 12:26:44
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0xFFFC2000  	536936444
0x0004	0x205D0000  	8285
0x0008	0x207D0000  	8317
0x000C	0x207D0000  	8317
0x0010	0x207D0000  	8317
0x0014	0x207D0000  	8317
0x0018	0x207D0000  	8317
0x001C	0x207D0000  	8317
0x0020	0x207D0000  	8317
0x0024	0x207D0000  	8317
0x0028	0x207D0000  	8317
0x002C	0x207D0000  	8317
0x0030	0x207D0000  	8317
0x0034	0x207D0000  	8317
0x0038	0x207D0000  	8317
0x003C	0x207D0000  	8317
0x0040	0x207D0000  	8317
0x0044	0x207D0000  	8317
0x0048	0x207D0000  	8317
0x004C	0x207D0000  	8317
0x0050	0x207D0000  	8317
0x0054	0x207D0000  	8317
0x0058	0x207D0000  	8317
0x005C	0x207D0000  	8317
0x0060	0x207D0000  	8317
0x0064	0x207D0000  	8317
0x0068	0x207D0000  	8317
0x006C	0x207D0000  	8317
0x0070	0x207D0000  	8317
0x0074	0x207D0000  	8317
0x0078	0x207D0000  	8317
0x007C	0x207D0000  	8317
0x0080	0x207D0000  	8317
0x0084	0x207D0000  	8317
0x0088	0x207D0000  	8317
0x008C	0x207D0000  	8317
0x0090	0x207D0000  	8317
0x0094	0x207D0000  	8317
0x0098	0x207D0000  	8317
0x009C	0x207D0000  	8317
0x00A0	0x207D0000  	8317
0x00A4	0x207D0000  	8317
0x00A8	0x207D0000  	8317
0x00AC	0x207D0000  	8317
0x00B0	0x203D0000  	8253
0x00B4	0x207D0000  	8317
0x00B8	0x207D0000  	8317
0x00BC	0x207D0000  	8317
0x00C0	0x207D0000  	8317
0x00C4	0x207D0000  	8317
0x00C8	0x207D0000  	8317
0x00CC	0x207D0000  	8317
0x00D0	0x207D0000  	8317
0x00D4	0x207D0000  	8317
0x00D8	0x207D0000  	8317
0x00DC	0x207D0000  	8317
0x00E0	0x207D0000  	8317
0x00E4	0x207D0000  	8317
0x00E8	0x207D0000  	8317
0x00EC	0x207D0000  	8317
0x00F0	0x207D0000  	8317
0x00F4	0x207D0000  	8317
0x00F8	0x207D0000  	8317
0x00FC	0x207D0000  	8317
0x0100	0x207D0000  	8317
0x0104	0x207D0000  	8317
0x0108	0x207D0000  	8317
0x010C	0x207D0000  	8317
0x0110	0x207D0000  	8317
0x0114	0x207D0000  	8317
0x0118	0x207D0000  	8317
0x011C	0x207D0000  	8317
0x0120	0x207D0000  	8317
0x0124	0x207D0000  	8317
0x0128	0x207D0000  	8317
0x012C	0x207D0000  	8317
0x0130	0x207D0000  	8317
0x0134	0x207D0000  	8317
0x0138	0x207D0000  	8317
0x013C	0x207D0000  	8317
0x0140	0x207D0000  	8317
0x0144	0x207D0000  	8317
0x0148	0x207D0000  	8317
0x014C	0x207D0000  	8317
; end of ____SysVT
_main:
;Click_LTE_IoT2_STM.c, 138 :: 		void main()
0x205C	0xF000F812  BL	8324
0x2060	0xF000FAD8  BL	9748
0x2064	0xF000F8B0  BL	8648
0x2068	0xF000FA94  BL	9620
;Click_LTE_IoT2_STM.c, 140 :: 		systemInit();
0x206C	0xF7FFFF08  BL	_systemInit+0
;Click_LTE_IoT2_STM.c, 141 :: 		applicationInit();
0x2070	0xF7FFFF38  BL	_applicationInit+0
;Click_LTE_IoT2_STM.c, 143 :: 		while (1)
L_main2:
;Click_LTE_IoT2_STM.c, 145 :: 		applicationTask();
0x2074	0xF7FFFE5C  BL	_applicationTask+0
;Click_LTE_IoT2_STM.c, 146 :: 		}
0x2078	0xE7FC    B	L_main2
;Click_LTE_IoT2_STM.c, 147 :: 		}
L_end_main:
L__main_end_loop:
0x207A	0xE7FE    B	L__main_end_loop
; end of _main
___CC2DW:
;__Lib_System_105_107.c, 28 :: 		
0x1E6C	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 30 :: 		
L_loopDW:
;__Lib_System_105_107.c, 31 :: 		
0x1E6E	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System_105_107.c, 32 :: 		
0x1E72	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System_105_107.c, 33 :: 		
0x1E76	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_105_107.c, 34 :: 		
0x1E7A	0xD1F8    BNE	L_loopDW
;__Lib_System_105_107.c, 36 :: 		
L_end___CC2DW:
0x1E7C	0xB001    ADD	SP, SP, #4
0x1E7E	0x4770    BX	LR
; end of ___CC2DW
___FillZeros:
;__Lib_System_105_107.c, 70 :: 		
0x2000	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 72 :: 		
0x2002	0xF04F0900  MOV	R9, #0
;__Lib_System_105_107.c, 73 :: 		
0x2006	0xF04F0C00  MOV	R12, #0
;__Lib_System_105_107.c, 74 :: 		
0x200A	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System_105_107.c, 75 :: 		
0x200E	0xDC04    BGT	L_loopFZs
;__Lib_System_105_107.c, 76 :: 		
0x2010	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System_105_107.c, 77 :: 		
0x2014	0xDB01    BLT	L_loopFZs
;__Lib_System_105_107.c, 78 :: 		
0x2016	0x46D4    MOV	R12, R10
;__Lib_System_105_107.c, 79 :: 		
0x2018	0x46EA    MOV	R10, SP
;__Lib_System_105_107.c, 80 :: 		
L_loopFZs:
;__Lib_System_105_107.c, 81 :: 		
0x201A	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System_105_107.c, 82 :: 		
0x201E	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_105_107.c, 83 :: 		
0x2022	0xD1FA    BNE	L_loopFZs
;__Lib_System_105_107.c, 84 :: 		
0x2024	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System_105_107.c, 85 :: 		
0x2028	0xDD05    BLE	L_norep
;__Lib_System_105_107.c, 86 :: 		
0x202A	0x46E2    MOV	R10, R12
;__Lib_System_105_107.c, 87 :: 		
0x202C	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System_105_107.c, 88 :: 		
0x2030	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System_105_107.c, 89 :: 		
0x2034	0xE7F1    B	L_loopFZs
;__Lib_System_105_107.c, 90 :: 		
L_norep:
;__Lib_System_105_107.c, 92 :: 		
L_end___FillZeros:
0x2036	0xB001    ADD	SP, SP, #4
0x2038	0x4770    BX	LR
; end of ___FillZeros
_systemInit:
;Click_LTE_IoT2_STM.c, 56 :: 		void systemInit()
0x1E80	0xB081    SUB	SP, SP, #4
0x1E82	0xF8CDE000  STR	LR, [SP, #0]
;Click_LTE_IoT2_STM.c, 58 :: 		mikrobus_gpioInit( _MIKROBUS1, _MIKROBUS_AN_PIN, _GPIO_INPUT );
0x1E86	0x2201    MOVS	R2, #1
0x1E88	0x2100    MOVS	R1, #0
0x1E8A	0x2000    MOVS	R0, #0
0x1E8C	0xF7FFFD94  BL	_mikrobus_gpioInit+0
;Click_LTE_IoT2_STM.c, 59 :: 		mikrobus_gpioInit( _MIKROBUS1, _MIKROBUS_PWM_PIN, _GPIO_INPUT );
0x1E90	0x2201    MOVS	R2, #1
0x1E92	0x2106    MOVS	R1, #6
0x1E94	0x2000    MOVS	R0, #0
0x1E96	0xF7FFFD8F  BL	_mikrobus_gpioInit+0
;Click_LTE_IoT2_STM.c, 60 :: 		mikrobus_gpioInit( _MIKROBUS1, _MIKROBUS_INT_PIN, _GPIO_INPUT );
0x1E9A	0x2201    MOVS	R2, #1
0x1E9C	0x2107    MOVS	R1, #7
0x1E9E	0x2000    MOVS	R0, #0
0x1EA0	0xF7FFFD8A  BL	_mikrobus_gpioInit+0
;Click_LTE_IoT2_STM.c, 61 :: 		mikrobus_gpioInit( _MIKROBUS1, _MIKROBUS_RST_PIN, _GPIO_OUTPUT );
0x1EA4	0x2200    MOVS	R2, #0
0x1EA6	0x2101    MOVS	R1, #1
0x1EA8	0x2000    MOVS	R0, #0
0x1EAA	0xF7FFFD85  BL	_mikrobus_gpioInit+0
;Click_LTE_IoT2_STM.c, 62 :: 		mikrobus_gpioInit( _MIKROBUS1, _MIKROBUS_CS_PIN, _GPIO_OUTPUT );
0x1EAE	0x2200    MOVS	R2, #0
0x1EB0	0x2102    MOVS	R1, #2
0x1EB2	0x2000    MOVS	R0, #0
0x1EB4	0xF7FFFD80  BL	_mikrobus_gpioInit+0
;Click_LTE_IoT2_STM.c, 63 :: 		mikrobus_uartInit( _MIKROBUS1, &_LTEIOT2_UART_CFG[0] );
0x1EB8	0x4808    LDR	R0, [PC, #32]
0x1EBA	0x4601    MOV	R1, R0
0x1EBC	0x2000    MOVS	R0, #0
0x1EBE	0xF7FFFD9D  BL	_mikrobus_uartInit+0
;Click_LTE_IoT2_STM.c, 64 :: 		mikrobus_logInit( _LOG_USBUART_B, 115200 );
0x1EC2	0xF44F31E1  MOV	R1, #115200
0x1EC6	0x2030    MOVS	R0, #48
0x1EC8	0xF7FFFEE0  BL	_mikrobus_logInit+0
;Click_LTE_IoT2_STM.c, 65 :: 		mikrobus_logWrite(" --- System init --- ", _LOG_LINE );
0x1ECC	0x4804    LDR	R0, [PC, #16]
0x1ECE	0x2102    MOVS	R1, #2
0x1ED0	0xF7FFFEA4  BL	_mikrobus_logWrite+0
;Click_LTE_IoT2_STM.c, 66 :: 		}
L_end_systemInit:
0x1ED4	0xF8DDE000  LDR	LR, [SP, #0]
0x1ED8	0xB001    ADD	SP, SP, #4
0x1EDA	0x4770    BX	LR
0x1EDC	0x25680000  	__LTEIOT2_UART_CFG+0
0x1EE0	0x00002000  	?lstr1_Click_LTE_IoT2_STM+0
; end of _systemInit
_mikrobus_gpioInit:
;easymx_v7_STM32F107VC.c, 162 :: 		T_mikrobus_ret mikrobus_gpioInit(T_mikrobus_soc bus, T_mikrobus_pin pin, T_gpio_dir direction)
; direction start address is: 8 (R2)
; pin start address is: 4 (R1)
; bus start address is: 0 (R0)
0x19B8	0xB081    SUB	SP, SP, #4
0x19BA	0xF8CDE000  STR	LR, [SP, #0]
0x19BE	0xFA5FF981  UXTB	R9, R1
0x19C2	0xFA5FFA82  UXTB	R10, R2
; direction end address is: 8 (R2)
; pin end address is: 4 (R1)
; bus end address is: 0 (R0)
; bus start address is: 0 (R0)
; pin start address is: 36 (R9)
; direction start address is: 40 (R10)
;easymx_v7_STM32F107VC.c, 164 :: 		switch( bus )
0x19C6	0xE00F    B	L_mikrobus_gpioInit78
; bus end address is: 0 (R0)
;easymx_v7_STM32F107VC.c, 167 :: 		case _MIKROBUS1 : return _gpioInit_1(pin, direction);
L_mikrobus_gpioInit80:
0x19C8	0xFA5FF18A  UXTB	R1, R10
; direction end address is: 40 (R10)
0x19CC	0xFA5FF089  UXTB	R0, R9
; pin end address is: 36 (R9)
0x19D0	0xF7FFFBFE  BL	easymx_v7_STM32F107VC__gpioInit_1+0
0x19D4	0xE00D    B	L_end_mikrobus_gpioInit
;easymx_v7_STM32F107VC.c, 170 :: 		case _MIKROBUS2 : return _gpioInit_2(pin, direction);
L_mikrobus_gpioInit81:
; direction start address is: 40 (R10)
; pin start address is: 36 (R9)
0x19D6	0xFA5FF18A  UXTB	R1, R10
; direction end address is: 40 (R10)
0x19DA	0xFA5FF089  UXTB	R0, R9
; pin end address is: 36 (R9)
0x19DE	0xF7FFFF07  BL	easymx_v7_STM32F107VC__gpioInit_2+0
0x19E2	0xE006    B	L_end_mikrobus_gpioInit
;easymx_v7_STM32F107VC.c, 184 :: 		default : return _MIKROBUS_ERR_BUS;
L_mikrobus_gpioInit82:
0x19E4	0x2001    MOVS	R0, #1
0x19E6	0xE004    B	L_end_mikrobus_gpioInit
;easymx_v7_STM32F107VC.c, 185 :: 		}
L_mikrobus_gpioInit78:
; direction start address is: 40 (R10)
; pin start address is: 36 (R9)
; bus start address is: 0 (R0)
0x19E8	0x2800    CMP	R0, #0
0x19EA	0xD0ED    BEQ	L_mikrobus_gpioInit80
0x19EC	0x2801    CMP	R0, #1
0x19EE	0xD0F2    BEQ	L_mikrobus_gpioInit81
; bus end address is: 0 (R0)
; pin end address is: 36 (R9)
; direction end address is: 40 (R10)
0x19F0	0xE7F8    B	L_mikrobus_gpioInit82
;easymx_v7_STM32F107VC.c, 187 :: 		}
L_end_mikrobus_gpioInit:
0x19F2	0xF8DDE000  LDR	LR, [SP, #0]
0x19F6	0xB001    ADD	SP, SP, #4
0x19F8	0x4770    BX	LR
; end of _mikrobus_gpioInit
easymx_v7_STM32F107VC__gpioInit_1:
;__em_f107vc_gpio.c, 81 :: 		static T_mikrobus_ret _gpioInit_1(T_mikrobus_pin pin, T_gpio_dir dir)
; dir start address is: 4 (R1)
; pin start address is: 0 (R0)
0x11D0	0xB081    SUB	SP, SP, #4
0x11D2	0xF8CDE000  STR	LR, [SP, #0]
; dir end address is: 4 (R1)
; pin end address is: 0 (R0)
; pin start address is: 0 (R0)
; dir start address is: 4 (R1)
;__em_f107vc_gpio.c, 83 :: 		switch( pin )
0x11D6	0xE0A9    B	L_easymx_v7_STM32F107VC__gpioInit_10
; pin end address is: 0 (R0)
;__em_f107vc_gpio.c, 85 :: 		case _MIKROBUS_AN_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOA_BASE, _GPIO_PINMASK_4 ); else GPIO_Digital_Output(&GPIOA_BASE, _GPIO_PINMASK_4 ); break;
L_easymx_v7_STM32F107VC__gpioInit_12:
0x11D8	0x2901    CMP	R1, #1
0x11DA	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_13
; dir end address is: 4 (R1)
0x11DC	0xF2400110  MOVW	R1, #16
0x11E0	0x4865    LDR	R0, [PC, #404]
0x11E2	0xF7FFFF6D  BL	_GPIO_Digital_Input+0
0x11E6	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_14
L_easymx_v7_STM32F107VC__gpioInit_13:
0x11E8	0xF2400110  MOVW	R1, #16
0x11EC	0x4862    LDR	R0, [PC, #392]
0x11EE	0xF7FFFF25  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_14:
0x11F2	0xE0BB    B	L_easymx_v7_STM32F107VC__gpioInit_11
;__em_f107vc_gpio.c, 86 :: 		case _MIKROBUS_RST_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOC_BASE, _GPIO_PINMASK_2 ); else GPIO_Digital_Output(&GPIOC_BASE, _GPIO_PINMASK_2 ); break;
L_easymx_v7_STM32F107VC__gpioInit_15:
; dir start address is: 4 (R1)
0x11F4	0x2901    CMP	R1, #1
0x11F6	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_16
; dir end address is: 4 (R1)
0x11F8	0xF2400104  MOVW	R1, #4
0x11FC	0x485F    LDR	R0, [PC, #380]
0x11FE	0xF7FFFF5F  BL	_GPIO_Digital_Input+0
0x1202	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_17
L_easymx_v7_STM32F107VC__gpioInit_16:
0x1204	0xF2400104  MOVW	R1, #4
0x1208	0x485C    LDR	R0, [PC, #368]
0x120A	0xF7FFFF17  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_17:
0x120E	0xE0AD    B	L_easymx_v7_STM32F107VC__gpioInit_11
;__em_f107vc_gpio.c, 87 :: 		case _MIKROBUS_CS_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOD_BASE, _GPIO_PINMASK_13); else GPIO_Digital_Output(&GPIOD_BASE, _GPIO_PINMASK_13); break;
L_easymx_v7_STM32F107VC__gpioInit_18:
; dir start address is: 4 (R1)
0x1210	0x2901    CMP	R1, #1
0x1212	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_19
; dir end address is: 4 (R1)
0x1214	0xF2420100  MOVW	R1, #8192
0x1218	0x4859    LDR	R0, [PC, #356]
0x121A	0xF7FFFF51  BL	_GPIO_Digital_Input+0
0x121E	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_110
L_easymx_v7_STM32F107VC__gpioInit_19:
0x1220	0xF2420100  MOVW	R1, #8192
0x1224	0x4856    LDR	R0, [PC, #344]
0x1226	0xF7FFFF09  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_110:
0x122A	0xE09F    B	L_easymx_v7_STM32F107VC__gpioInit_11
;__em_f107vc_gpio.c, 88 :: 		case _MIKROBUS_SCK_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOC_BASE, _GPIO_PINMASK_10); else GPIO_Digital_Output(&GPIOC_BASE, _GPIO_PINMASK_10); break;
L_easymx_v7_STM32F107VC__gpioInit_111:
; dir start address is: 4 (R1)
0x122C	0x2901    CMP	R1, #1
0x122E	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_112
; dir end address is: 4 (R1)
0x1230	0xF2404100  MOVW	R1, #1024
0x1234	0x4851    LDR	R0, [PC, #324]
0x1236	0xF7FFFF43  BL	_GPIO_Digital_Input+0
0x123A	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_113
L_easymx_v7_STM32F107VC__gpioInit_112:
0x123C	0xF2404100  MOVW	R1, #1024
0x1240	0x484E    LDR	R0, [PC, #312]
0x1242	0xF7FFFEFB  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_113:
0x1246	0xE091    B	L_easymx_v7_STM32F107VC__gpioInit_11
;__em_f107vc_gpio.c, 89 :: 		case _MIKROBUS_MISO_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOC_BASE, _GPIO_PINMASK_11); else GPIO_Digital_Output(&GPIOC_BASE, _GPIO_PINMASK_11); break;
L_easymx_v7_STM32F107VC__gpioInit_114:
; dir start address is: 4 (R1)
0x1248	0x2901    CMP	R1, #1
0x124A	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_115
; dir end address is: 4 (R1)
0x124C	0xF6400100  MOVW	R1, #2048
0x1250	0x484A    LDR	R0, [PC, #296]
0x1252	0xF7FFFF35  BL	_GPIO_Digital_Input+0
0x1256	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_116
L_easymx_v7_STM32F107VC__gpioInit_115:
0x1258	0xF6400100  MOVW	R1, #2048
0x125C	0x4847    LDR	R0, [PC, #284]
0x125E	0xF7FFFEED  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_116:
0x1262	0xE083    B	L_easymx_v7_STM32F107VC__gpioInit_11
;__em_f107vc_gpio.c, 90 :: 		case _MIKROBUS_MOSI_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOC_BASE, _GPIO_PINMASK_12); else GPIO_Digital_Output(&GPIOC_BASE, _GPIO_PINMASK_12); break;
L_easymx_v7_STM32F107VC__gpioInit_117:
; dir start address is: 4 (R1)
0x1264	0x2901    CMP	R1, #1
0x1266	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_118
; dir end address is: 4 (R1)
0x1268	0xF2410100  MOVW	R1, #4096
0x126C	0x4843    LDR	R0, [PC, #268]
0x126E	0xF7FFFF27  BL	_GPIO_Digital_Input+0
0x1272	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_119
L_easymx_v7_STM32F107VC__gpioInit_118:
0x1274	0xF2410100  MOVW	R1, #4096
0x1278	0x4840    LDR	R0, [PC, #256]
0x127A	0xF7FFFEDF  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_119:
0x127E	0xE075    B	L_easymx_v7_STM32F107VC__gpioInit_11
;__em_f107vc_gpio.c, 91 :: 		case _MIKROBUS_PWM_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOA_BASE, _GPIO_PINMASK_0 ); else GPIO_Digital_Output(&GPIOA_BASE, _GPIO_PINMASK_0 ); break;
L_easymx_v7_STM32F107VC__gpioInit_120:
; dir start address is: 4 (R1)
0x1280	0x2901    CMP	R1, #1
0x1282	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_121
; dir end address is: 4 (R1)
0x1284	0xF2400101  MOVW	R1, #1
0x1288	0x483B    LDR	R0, [PC, #236]
0x128A	0xF7FFFF19  BL	_GPIO_Digital_Input+0
0x128E	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_122
L_easymx_v7_STM32F107VC__gpioInit_121:
0x1290	0xF2400101  MOVW	R1, #1
0x1294	0x4838    LDR	R0, [PC, #224]
0x1296	0xF7FFFED1  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_122:
0x129A	0xE067    B	L_easymx_v7_STM32F107VC__gpioInit_11
;__em_f107vc_gpio.c, 92 :: 		case _MIKROBUS_INT_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOD_BASE, _GPIO_PINMASK_10); else GPIO_Digital_Output(&GPIOD_BASE, _GPIO_PINMASK_10); break;
L_easymx_v7_STM32F107VC__gpioInit_123:
; dir start address is: 4 (R1)
0x129C	0x2901    CMP	R1, #1
0x129E	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_124
; dir end address is: 4 (R1)
0x12A0	0xF2404100  MOVW	R1, #1024
0x12A4	0x4836    LDR	R0, [PC, #216]
0x12A6	0xF7FFFF0B  BL	_GPIO_Digital_Input+0
0x12AA	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_125
L_easymx_v7_STM32F107VC__gpioInit_124:
0x12AC	0xF2404100  MOVW	R1, #1024
0x12B0	0x4833    LDR	R0, [PC, #204]
0x12B2	0xF7FFFEC3  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_125:
0x12B6	0xE059    B	L_easymx_v7_STM32F107VC__gpioInit_11
;__em_f107vc_gpio.c, 93 :: 		case _MIKROBUS_RX_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOD_BASE, _GPIO_PINMASK_9 ); else GPIO_Digital_Output(&GPIOD_BASE, _GPIO_PINMASK_9 ); break;
L_easymx_v7_STM32F107VC__gpioInit_126:
; dir start address is: 4 (R1)
0x12B8	0x2901    CMP	R1, #1
0x12BA	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_127
; dir end address is: 4 (R1)
0x12BC	0xF2402100  MOVW	R1, #512
0x12C0	0x482F    LDR	R0, [PC, #188]
0x12C2	0xF7FFFEFD  BL	_GPIO_Digital_Input+0
0x12C6	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_128
L_easymx_v7_STM32F107VC__gpioInit_127:
0x12C8	0xF2402100  MOVW	R1, #512
0x12CC	0x482C    LDR	R0, [PC, #176]
0x12CE	0xF7FFFEB5  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_128:
0x12D2	0xE04B    B	L_easymx_v7_STM32F107VC__gpioInit_11
;__em_f107vc_gpio.c, 94 :: 		case _MIKROBUS_TX_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOD_BASE, _GPIO_PINMASK_8 ); else GPIO_Digital_Output(&GPIOD_BASE, _GPIO_PINMASK_8 ); break;
L_easymx_v7_STM32F107VC__gpioInit_129:
; dir start address is: 4 (R1)
0x12D4	0x2901    CMP	R1, #1
0x12D6	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_130
; dir end address is: 4 (R1)
0x12D8	0xF2401100  MOVW	R1, #256
0x12DC	0x4828    LDR	R0, [PC, #160]
0x12DE	0xF7FFFEEF  BL	_GPIO_Digital_Input+0
0x12E2	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_131
L_easymx_v7_STM32F107VC__gpioInit_130:
0x12E4	0xF2401100  MOVW	R1, #256
0x12E8	0x4825    LDR	R0, [PC, #148]
0x12EA	0xF7FFFEA7  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_131:
0x12EE	0xE03D    B	L_easymx_v7_STM32F107VC__gpioInit_11
;__em_f107vc_gpio.c, 95 :: 		case _MIKROBUS_SCL_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOB_BASE, _GPIO_PINMASK_6 ); else GPIO_Digital_Output(&GPIOB_BASE, _GPIO_PINMASK_6 ); break;
L_easymx_v7_STM32F107VC__gpioInit_132:
; dir start address is: 4 (R1)
0x12F0	0x2901    CMP	R1, #1
0x12F2	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_133
; dir end address is: 4 (R1)
0x12F4	0xF2400140  MOVW	R1, #64
0x12F8	0x4822    LDR	R0, [PC, #136]
0x12FA	0xF7FFFEE1  BL	_GPIO_Digital_Input+0
0x12FE	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_134
L_easymx_v7_STM32F107VC__gpioInit_133:
0x1300	0xF2400140  MOVW	R1, #64
0x1304	0x481F    LDR	R0, [PC, #124]
0x1306	0xF7FFFE99  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_134:
0x130A	0xE02F    B	L_easymx_v7_STM32F107VC__gpioInit_11
;__em_f107vc_gpio.c, 96 :: 		case _MIKROBUS_SDA_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOB_BASE, _GPIO_PINMASK_7 ); else GPIO_Digital_Output(&GPIOB_BASE, _GPIO_PINMASK_7 ); break;
L_easymx_v7_STM32F107VC__gpioInit_135:
; dir start address is: 4 (R1)
0x130C	0x2901    CMP	R1, #1
0x130E	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_136
; dir end address is: 4 (R1)
0x1310	0xF2400180  MOVW	R1, #128
0x1314	0x481B    LDR	R0, [PC, #108]
0x1316	0xF7FFFED3  BL	_GPIO_Digital_Input+0
0x131A	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_137
L_easymx_v7_STM32F107VC__gpioInit_136:
0x131C	0xF2400180  MOVW	R1, #128
0x1320	0x4818    LDR	R0, [PC, #96]
0x1322	0xF7FFFE8B  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_137:
0x1326	0xE021    B	L_easymx_v7_STM32F107VC__gpioInit_11
;__em_f107vc_gpio.c, 97 :: 		default                  : return _MIKROBUS_ERR_PIN;
L_easymx_v7_STM32F107VC__gpioInit_138:
0x1328	0x2001    MOVS	R0, #1
0x132A	0xE020    B	L_end__gpioInit_1
;__em_f107vc_gpio.c, 98 :: 		}
L_easymx_v7_STM32F107VC__gpioInit_10:
; dir start address is: 4 (R1)
; pin start address is: 0 (R0)
0x132C	0x2800    CMP	R0, #0
0x132E	0xF43FAF53  BEQ	L_easymx_v7_STM32F107VC__gpioInit_12
0x1332	0x2801    CMP	R0, #1
0x1334	0xF43FAF5E  BEQ	L_easymx_v7_STM32F107VC__gpioInit_15
0x1338	0x2802    CMP	R0, #2
0x133A	0xF43FAF69  BEQ	L_easymx_v7_STM32F107VC__gpioInit_18
0x133E	0x2803    CMP	R0, #3
0x1340	0xF43FAF74  BEQ	L_easymx_v7_STM32F107VC__gpioInit_111
0x1344	0x2804    CMP	R0, #4
0x1346	0xF43FAF7F  BEQ	L_easymx_v7_STM32F107VC__gpioInit_114
0x134A	0x2805    CMP	R0, #5
0x134C	0xF43FAF8A  BEQ	L_easymx_v7_STM32F107VC__gpioInit_117
0x1350	0x2806    CMP	R0, #6
0x1352	0xF43FAF95  BEQ	L_easymx_v7_STM32F107VC__gpioInit_120
0x1356	0x2807    CMP	R0, #7
0x1358	0xD0A0    BEQ	L_easymx_v7_STM32F107VC__gpioInit_123
0x135A	0x2808    CMP	R0, #8
0x135C	0xD0AC    BEQ	L_easymx_v7_STM32F107VC__gpioInit_126
0x135E	0x2809    CMP	R0, #9
0x1360	0xD0B8    BEQ	L_easymx_v7_STM32F107VC__gpioInit_129
0x1362	0x280A    CMP	R0, #10
0x1364	0xD0C4    BEQ	L_easymx_v7_STM32F107VC__gpioInit_132
0x1366	0x280B    CMP	R0, #11
0x1368	0xD0D0    BEQ	L_easymx_v7_STM32F107VC__gpioInit_135
; pin end address is: 0 (R0)
; dir end address is: 4 (R1)
0x136A	0xE7DD    B	L_easymx_v7_STM32F107VC__gpioInit_138
L_easymx_v7_STM32F107VC__gpioInit_11:
;__em_f107vc_gpio.c, 99 :: 		return _MIKROBUS_OK;
0x136C	0x2000    MOVS	R0, __MIKROBUS_OK
;__em_f107vc_gpio.c, 100 :: 		}
L_end__gpioInit_1:
0x136E	0xF8DDE000  LDR	LR, [SP, #0]
0x1372	0xB001    ADD	SP, SP, #4
0x1374	0x4770    BX	LR
0x1376	0xBF00    NOP
0x1378	0x08004001  	GPIOA_BASE+0
0x137C	0x10004001  	GPIOC_BASE+0
0x1380	0x14004001  	GPIOD_BASE+0
0x1384	0x0C004001  	GPIOB_BASE+0
; end of easymx_v7_STM32F107VC__gpioInit_1
_GPIO_Digital_Input:
;__Lib_GPIO_32F10x.c, 369 :: 		
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x10C0	0xB081    SUB	SP, SP, #4
0x10C2	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 370 :: 		
0x10C6	0xF04F0242  MOV	R2, #66
0x10CA	0xB289    UXTH	R1, R1
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
0x10CC	0xF7FFFCE0  BL	_GPIO_Config+0
;__Lib_GPIO_32F10x.c, 371 :: 		
L_end_GPIO_Digital_Input:
0x10D0	0xF8DDE000  LDR	LR, [SP, #0]
0x10D4	0xB001    ADD	SP, SP, #4
0x10D6	0x4770    BX	LR
; end of _GPIO_Digital_Input
_GPIO_Config:
;__Lib_GPIO_32F10x.c, 124 :: 		
; config start address is: 8 (R2)
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x0A90	0xB081    SUB	SP, SP, #4
0x0A92	0xF8CDE000  STR	LR, [SP, #0]
0x0A96	0xB28C    UXTH	R4, R1
0x0A98	0x4615    MOV	R5, R2
; config end address is: 8 (R2)
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 16 (R4)
; config start address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 129 :: 		
0x0A9A	0x4B77    LDR	R3, [PC, #476]
0x0A9C	0xEA000303  AND	R3, R0, R3, LSL #0
; port end address is: 0 (R0)
; port start address is: 24 (R6)
0x0AA0	0x461E    MOV	R6, R3
;__Lib_GPIO_32F10x.c, 131 :: 		
0x0AA2	0x4618    MOV	R0, R3
0x0AA4	0xF7FFFBA6  BL	_GPIO_Clk_Enable+0
;__Lib_GPIO_32F10x.c, 134 :: 		
0x0AA8	0xF1B40FFF  CMP	R4, #255
0x0AAC	0xD10C    BNE	L_GPIO_Config18
;__Lib_GPIO_32F10x.c, 135 :: 		
0x0AAE	0x4B73    LDR	R3, [PC, #460]
0x0AB0	0x429D    CMP	R5, R3
0x0AB2	0xD103    BNE	L_GPIO_Config19
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 136 :: 		
0x0AB4	0xF04F3333  MOV	R3, #858993459
0x0AB8	0x6033    STR	R3, [R6, #0]
; port end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 137 :: 		
0x0ABA	0xE0D9    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 138 :: 		
L_GPIO_Config19:
;__Lib_GPIO_32F10x.c, 139 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
0x0ABC	0x2D42    CMP	R5, #66
0x0ABE	0xD103    BNE	L_GPIO_Config20
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 140 :: 		
0x0AC0	0xF04F3344  MOV	R3, #1145324612
0x0AC4	0x6033    STR	R3, [R6, #0]
; port end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 141 :: 		
0x0AC6	0xE0D3    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 142 :: 		
L_GPIO_Config20:
;__Lib_GPIO_32F10x.c, 143 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
L_GPIO_Config18:
;__Lib_GPIO_32F10x.c, 145 :: 		
0x0AC8	0xF64F73FF  MOVW	R3, #65535
0x0ACC	0x429C    CMP	R4, R3
0x0ACE	0xD114    BNE	L_GPIO_Config21
;__Lib_GPIO_32F10x.c, 146 :: 		
0x0AD0	0x4B6A    LDR	R3, [PC, #424]
0x0AD2	0x429D    CMP	R5, R3
0x0AD4	0xD107    BNE	L_GPIO_Config22
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 147 :: 		
0x0AD6	0xF04F3333  MOV	R3, #858993459
0x0ADA	0x6033    STR	R3, [R6, #0]
;__Lib_GPIO_32F10x.c, 148 :: 		
0x0ADC	0x1D34    ADDS	R4, R6, #4
; port end address is: 24 (R6)
0x0ADE	0xF04F3333  MOV	R3, #858993459
0x0AE2	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 149 :: 		
0x0AE4	0xE0C4    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 150 :: 		
L_GPIO_Config22:
;__Lib_GPIO_32F10x.c, 151 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
0x0AE6	0x2D42    CMP	R5, #66
0x0AE8	0xD107    BNE	L_GPIO_Config23
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 152 :: 		
0x0AEA	0xF04F3344  MOV	R3, #1145324612
0x0AEE	0x6033    STR	R3, [R6, #0]
;__Lib_GPIO_32F10x.c, 153 :: 		
0x0AF0	0x1D34    ADDS	R4, R6, #4
; port end address is: 24 (R6)
0x0AF2	0xF04F3344  MOV	R3, #1145324612
0x0AF6	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 154 :: 		
0x0AF8	0xE0BA    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 155 :: 		
L_GPIO_Config23:
;__Lib_GPIO_32F10x.c, 156 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
L_GPIO_Config21:
;__Lib_GPIO_32F10x.c, 158 :: 		
; currentmode start address is: 4 (R1)
0x0AFA	0x2100    MOVS	R1, #0
;__Lib_GPIO_32F10x.c, 159 :: 		
; speed start address is: 0 (R0)
0x0AFC	0x2000    MOVS	R0, #0
;__Lib_GPIO_32F10x.c, 161 :: 		
0x0AFE	0xF0050301  AND	R3, R5, #1
0x0B02	0xB10B    CBZ	R3, L_GPIO_Config24
;__Lib_GPIO_32F10x.c, 162 :: 		
0x0B04	0x2100    MOVS	R1, #0
0x0B06	0xE01D    B	L_GPIO_Config25
L_GPIO_Config24:
;__Lib_GPIO_32F10x.c, 163 :: 		
0x0B08	0xF0050302  AND	R3, R5, #2
0x0B0C	0xB133    CBZ	R3, L_GPIO_Config26
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 164 :: 		
0x0B0E	0xF40573C0  AND	R3, R5, #384
0x0B12	0xB10B    CBZ	R3, L_GPIO_Config27
;__Lib_GPIO_32F10x.c, 165 :: 		
; currentmode start address is: 4 (R1)
0x0B14	0x2108    MOVS	R1, #8
; currentmode end address is: 4 (R1)
0x0B16	0xE000    B	L_GPIO_Config28
L_GPIO_Config27:
;__Lib_GPIO_32F10x.c, 167 :: 		
; currentmode start address is: 4 (R1)
0x0B18	0x2104    MOVS	R1, #4
; currentmode end address is: 4 (R1)
L_GPIO_Config28:
;__Lib_GPIO_32F10x.c, 168 :: 		
; currentmode start address is: 4 (R1)
0x0B1A	0xE013    B	L_GPIO_Config29
L_GPIO_Config26:
;__Lib_GPIO_32F10x.c, 169 :: 		
0x0B1C	0xF0050304  AND	R3, R5, #4
0x0B20	0xB133    CBZ	R3, L_GPIO_Config30
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 170 :: 		
0x0B22	0xF0050320  AND	R3, R5, #32
0x0B26	0xB10B    CBZ	R3, L_GPIO_Config31
;__Lib_GPIO_32F10x.c, 171 :: 		
; currentmode start address is: 4 (R1)
0x0B28	0x2104    MOVS	R1, #4
; currentmode end address is: 4 (R1)
0x0B2A	0xE000    B	L_GPIO_Config32
L_GPIO_Config31:
;__Lib_GPIO_32F10x.c, 173 :: 		
; currentmode start address is: 4 (R1)
0x0B2C	0x2100    MOVS	R1, #0
; currentmode end address is: 4 (R1)
L_GPIO_Config32:
;__Lib_GPIO_32F10x.c, 174 :: 		
; currentmode start address is: 4 (R1)
0x0B2E	0xE009    B	L_GPIO_Config33
L_GPIO_Config30:
;__Lib_GPIO_32F10x.c, 175 :: 		
0x0B30	0xF0050308  AND	R3, R5, #8
0x0B34	0xB133    CBZ	R3, L__GPIO_Config100
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 176 :: 		
0x0B36	0xF0050320  AND	R3, R5, #32
0x0B3A	0xB10B    CBZ	R3, L_GPIO_Config35
;__Lib_GPIO_32F10x.c, 177 :: 		
; currentmode start address is: 4 (R1)
0x0B3C	0x210C    MOVS	R1, #12
; currentmode end address is: 4 (R1)
0x0B3E	0xE000    B	L_GPIO_Config36
L_GPIO_Config35:
;__Lib_GPIO_32F10x.c, 179 :: 		
; currentmode start address is: 4 (R1)
0x0B40	0x2108    MOVS	R1, #8
; currentmode end address is: 4 (R1)
L_GPIO_Config36:
;__Lib_GPIO_32F10x.c, 180 :: 		
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
0x0B42	0xE7FF    B	L_GPIO_Config34
L__GPIO_Config100:
;__Lib_GPIO_32F10x.c, 175 :: 		
;__Lib_GPIO_32F10x.c, 180 :: 		
L_GPIO_Config34:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config33:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config29:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config25:
;__Lib_GPIO_32F10x.c, 182 :: 		
; currentmode start address is: 4 (R1)
0x0B44	0x4B4E    LDR	R3, [PC, #312]
0x0B46	0xEA050303  AND	R3, R5, R3, LSL #0
0x0B4A	0xB10B    CBZ	R3, L_GPIO_Config37
;__Lib_GPIO_32F10x.c, 183 :: 		
0x0B4C	0x2003    MOVS	R0, #3
0x0B4E	0xE009    B	L_GPIO_Config38
L_GPIO_Config37:
;__Lib_GPIO_32F10x.c, 184 :: 		
0x0B50	0xF4057300  AND	R3, R5, #512
0x0B54	0xB10B    CBZ	R3, L_GPIO_Config39
;__Lib_GPIO_32F10x.c, 185 :: 		
0x0B56	0x2002    MOVS	R0, #2
0x0B58	0xE004    B	L_GPIO_Config40
L_GPIO_Config39:
;__Lib_GPIO_32F10x.c, 186 :: 		
0x0B5A	0xF4056380  AND	R3, R5, #1024
0x0B5E	0xB10B    CBZ	R3, L__GPIO_Config101
;__Lib_GPIO_32F10x.c, 187 :: 		
0x0B60	0x2001    MOVS	R0, #1
; speed end address is: 0 (R0)
0x0B62	0xE7FF    B	L_GPIO_Config41
L__GPIO_Config101:
;__Lib_GPIO_32F10x.c, 186 :: 		
;__Lib_GPIO_32F10x.c, 187 :: 		
L_GPIO_Config41:
; speed start address is: 0 (R0)
; speed end address is: 0 (R0)
L_GPIO_Config40:
; speed start address is: 0 (R0)
; speed end address is: 0 (R0)
L_GPIO_Config38:
;__Lib_GPIO_32F10x.c, 189 :: 		
; speed start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 195 :: 		
0x0B64	0xF005030C  AND	R3, R5, #12
0x0B68	0xB10B    CBZ	R3, L__GPIO_Config102
;__Lib_GPIO_32F10x.c, 198 :: 		
0x0B6A	0x4301    ORRS	R1, R0
; speed end address is: 0 (R0)
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 199 :: 		
0x0B6C	0xE7FF    B	L_GPIO_Config42
L__GPIO_Config102:
;__Lib_GPIO_32F10x.c, 195 :: 		
;__Lib_GPIO_32F10x.c, 199 :: 		
L_GPIO_Config42:
;__Lib_GPIO_32F10x.c, 201 :: 		
; currentmode start address is: 4 (R1)
0x0B6E	0xF00403FF  AND	R3, R4, #255
0x0B72	0xB29B    UXTH	R3, R3
0x0B74	0x2B00    CMP	R3, #0
0x0B76	0xD03B    BEQ	L__GPIO_Config104
;__Lib_GPIO_32F10x.c, 202 :: 		
0x0B78	0x6837    LDR	R7, [R6, #0]
; tmpreg start address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 204 :: 		
; pinpos start address is: 0 (R0)
0x0B7A	0x2000    MOVS	R0, #0
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
; currentmode end address is: 4 (R1)
; tmpreg end address is: 28 (R7)
; pinpos end address is: 0 (R0)
; port end address is: 24 (R6)
0x0B7C	0xFA1FF884  UXTH	R8, R4
0x0B80	0x4632    MOV	R2, R6
0x0B82	0x462E    MOV	R6, R5
L_GPIO_Config44:
; pinpos start address is: 0 (R0)
; tmpreg start address is: 28 (R7)
; currentmode start address is: 4 (R1)
; port start address is: 8 (R2)
; config start address is: 24 (R6)
; pin_mask start address is: 32 (R8)
0x0B84	0x2808    CMP	R0, #8
0x0B86	0xD22C    BCS	L_GPIO_Config45
;__Lib_GPIO_32F10x.c, 206 :: 		
0x0B88	0xF04F0301  MOV	R3, #1
0x0B8C	0xFA03F400  LSL	R4, R3, R0
;__Lib_GPIO_32F10x.c, 208 :: 		
0x0B90	0xEA080304  AND	R3, R8, R4, LSL #0
;__Lib_GPIO_32F10x.c, 210 :: 		
0x0B94	0x42A3    CMP	R3, R4
0x0B96	0xD122    BNE	L__GPIO_Config103
;__Lib_GPIO_32F10x.c, 212 :: 		
0x0B98	0x0085    LSLS	R5, R0, #2
;__Lib_GPIO_32F10x.c, 214 :: 		
0x0B9A	0xF04F030F  MOV	R3, #15
0x0B9E	0x40AB    LSLS	R3, R5
;__Lib_GPIO_32F10x.c, 215 :: 		
0x0BA0	0x43DB    MVN	R3, R3
0x0BA2	0xEA070403  AND	R4, R7, R3, LSL #0
; tmpreg end address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 218 :: 		
0x0BA6	0xFA01F305  LSL	R3, R1, R5
0x0BAA	0xEA440303  ORR	R3, R4, R3, LSL #0
; tmpreg start address is: 20 (R5)
0x0BAE	0x461D    MOV	R5, R3
;__Lib_GPIO_32F10x.c, 221 :: 		
0x0BB0	0xF4067381  AND	R3, R6, #258
0x0BB4	0xF5B37F81  CMP	R3, #258
0x0BB8	0xD105    BNE	L_GPIO_Config48
;__Lib_GPIO_32F10x.c, 223 :: 		
0x0BBA	0xF2020414  ADDW	R4, R2, #20
0x0BBE	0xF04F0301  MOV	R3, #1
0x0BC2	0x4083    LSLS	R3, R0
0x0BC4	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 224 :: 		
L_GPIO_Config48:
;__Lib_GPIO_32F10x.c, 226 :: 		
0x0BC6	0xF0060382  AND	R3, R6, #130
0x0BCA	0x2B82    CMP	R3, #130
0x0BCC	0xD105    BNE	L_GPIO_Config49
;__Lib_GPIO_32F10x.c, 228 :: 		
0x0BCE	0xF2020410  ADDW	R4, R2, #16
0x0BD2	0xF04F0301  MOV	R3, #1
0x0BD6	0x4083    LSLS	R3, R0
0x0BD8	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 229 :: 		
L_GPIO_Config49:
;__Lib_GPIO_32F10x.c, 230 :: 		
0x0BDA	0x462F    MOV	R7, R5
0x0BDC	0xE7FF    B	L_GPIO_Config47
; tmpreg end address is: 20 (R5)
L__GPIO_Config103:
;__Lib_GPIO_32F10x.c, 210 :: 		
;__Lib_GPIO_32F10x.c, 230 :: 		
L_GPIO_Config47:
;__Lib_GPIO_32F10x.c, 204 :: 		
; tmpreg start address is: 28 (R7)
0x0BDE	0x1C40    ADDS	R0, R0, #1
;__Lib_GPIO_32F10x.c, 231 :: 		
; pinpos end address is: 0 (R0)
0x0BE0	0xE7D0    B	L_GPIO_Config44
L_GPIO_Config45:
;__Lib_GPIO_32F10x.c, 232 :: 		
0x0BE2	0x6017    STR	R7, [R2, #0]
; currentmode end address is: 4 (R1)
; port end address is: 8 (R2)
; config end address is: 24 (R6)
; pin_mask end address is: 32 (R8)
; tmpreg end address is: 28 (R7)
0x0BE4	0xFA1FF088  UXTH	R0, R8
0x0BE8	0x460F    MOV	R7, R1
0x0BEA	0x4631    MOV	R1, R6
0x0BEC	0x4616    MOV	R6, R2
;__Lib_GPIO_32F10x.c, 234 :: 		
0x0BEE	0xE002    B	L_GPIO_Config43
L__GPIO_Config104:
;__Lib_GPIO_32F10x.c, 201 :: 		
0x0BF0	0x460F    MOV	R7, R1
0x0BF2	0x4629    MOV	R1, R5
0x0BF4	0xB2A0    UXTH	R0, R4
;__Lib_GPIO_32F10x.c, 234 :: 		
L_GPIO_Config43:
;__Lib_GPIO_32F10x.c, 238 :: 		
; currentmode start address is: 28 (R7)
; port start address is: 24 (R6)
; config start address is: 4 (R1)
; pin_mask start address is: 0 (R0)
0x0BF6	0xF1B00FFF  CMP	R0, #255
0x0BFA	0xD939    BLS	L_GPIO_Config50
;__Lib_GPIO_32F10x.c, 240 :: 		
0x0BFC	0x1D33    ADDS	R3, R6, #4
0x0BFE	0xF8D38000  LDR	R8, [R3, #0]
; tmpreg start address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 241 :: 		
; pinpos start address is: 8 (R2)
0x0C02	0x2200    MOVS	R2, #0
; port end address is: 24 (R6)
; tmpreg end address is: 32 (R8)
; pinpos end address is: 8 (R2)
L_GPIO_Config51:
; pinpos start address is: 8 (R2)
; tmpreg start address is: 32 (R8)
; pin_mask start address is: 0 (R0)
; pin_mask end address is: 0 (R0)
; config start address is: 4 (R1)
; config end address is: 4 (R1)
; port start address is: 24 (R6)
; currentmode start address is: 28 (R7)
; currentmode end address is: 28 (R7)
0x0C04	0x2A08    CMP	R2, #8
0x0C06	0xD230    BCS	L_GPIO_Config52
; pin_mask end address is: 0 (R0)
; config end address is: 4 (R1)
; currentmode end address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 243 :: 		
; currentmode start address is: 28 (R7)
; config start address is: 4 (R1)
; pin_mask start address is: 0 (R0)
0x0C08	0xF2020408  ADDW	R4, R2, #8
0x0C0C	0xF04F0301  MOV	R3, #1
0x0C10	0xFA03F404  LSL	R4, R3, R4
;__Lib_GPIO_32F10x.c, 245 :: 		
0x0C14	0xEA000304  AND	R3, R0, R4, LSL #0
;__Lib_GPIO_32F10x.c, 246 :: 		
0x0C18	0x42A3    CMP	R3, R4
0x0C1A	0xD124    BNE	L__GPIO_Config105
;__Lib_GPIO_32F10x.c, 248 :: 		
0x0C1C	0x0095    LSLS	R5, R2, #2
;__Lib_GPIO_32F10x.c, 250 :: 		
0x0C1E	0xF04F030F  MOV	R3, #15
0x0C22	0x40AB    LSLS	R3, R5
;__Lib_GPIO_32F10x.c, 251 :: 		
0x0C24	0x43DB    MVN	R3, R3
0x0C26	0xEA080803  AND	R8, R8, R3, LSL #0
; tmpreg end address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 254 :: 		
0x0C2A	0xFA07F305  LSL	R3, R7, R5
0x0C2E	0xEA480803  ORR	R8, R8, R3, LSL #0
; tmpreg start address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 257 :: 		
0x0C32	0xF4017381  AND	R3, R1, #258
0x0C36	0xF5B37F81  CMP	R3, #258
0x0C3A	0xD107    BNE	L_GPIO_Config55
;__Lib_GPIO_32F10x.c, 259 :: 		
0x0C3C	0xF2060514  ADDW	R5, R6, #20
0x0C40	0xF2020408  ADDW	R4, R2, #8
0x0C44	0xF04F0301  MOV	R3, #1
0x0C48	0x40A3    LSLS	R3, R4
0x0C4A	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F10x.c, 260 :: 		
L_GPIO_Config55:
;__Lib_GPIO_32F10x.c, 262 :: 		
0x0C4C	0xF0010382  AND	R3, R1, #130
0x0C50	0x2B82    CMP	R3, #130
0x0C52	0xD107    BNE	L_GPIO_Config56
;__Lib_GPIO_32F10x.c, 264 :: 		
0x0C54	0xF2060510  ADDW	R5, R6, #16
0x0C58	0xF2020408  ADDW	R4, R2, #8
0x0C5C	0xF04F0301  MOV	R3, #1
0x0C60	0x40A3    LSLS	R3, R4
0x0C62	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F10x.c, 265 :: 		
L_GPIO_Config56:
;__Lib_GPIO_32F10x.c, 266 :: 		
0x0C64	0xE7FF    B	L_GPIO_Config54
; tmpreg end address is: 32 (R8)
L__GPIO_Config105:
;__Lib_GPIO_32F10x.c, 246 :: 		
;__Lib_GPIO_32F10x.c, 266 :: 		
L_GPIO_Config54:
;__Lib_GPIO_32F10x.c, 241 :: 		
; tmpreg start address is: 32 (R8)
0x0C66	0x1C52    ADDS	R2, R2, #1
;__Lib_GPIO_32F10x.c, 267 :: 		
; pin_mask end address is: 0 (R0)
; config end address is: 4 (R1)
; currentmode end address is: 28 (R7)
; pinpos end address is: 8 (R2)
0x0C68	0xE7CC    B	L_GPIO_Config51
L_GPIO_Config52:
;__Lib_GPIO_32F10x.c, 268 :: 		
0x0C6A	0x1D33    ADDS	R3, R6, #4
; port end address is: 24 (R6)
0x0C6C	0xF8C38000  STR	R8, [R3, #0]
; tmpreg end address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 269 :: 		
L_GPIO_Config50:
;__Lib_GPIO_32F10x.c, 270 :: 		
L_end_GPIO_Config:
0x0C70	0xF8DDE000  LDR	LR, [SP, #0]
0x0C74	0xB001    ADD	SP, SP, #4
0x0C76	0x4770    BX	LR
0x0C78	0xFC00FFFF  	#-1024
0x0C7C	0x00140008  	#524308
0x0C80	0x08000008  	#526336
; end of _GPIO_Config
_GPIO_Clk_Enable:
;__Lib_GPIO_32F10x.c, 83 :: 		
; gpio_port start address is: 0 (R0)
0x01F4	0xB081    SUB	SP, SP, #4
; gpio_port end address is: 0 (R0)
; gpio_port start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 85 :: 		
0x01F6	0x4919    LDR	R1, [PC, #100]
0x01F8	0xEA000101  AND	R1, R0, R1, LSL #0
; gpio_port end address is: 0 (R0)
; prt start address is: 0 (R0)
0x01FC	0x4608    MOV	R0, R1
;__Lib_GPIO_32F10x.c, 86 :: 		
; pos start address is: 8 (R2)
0x01FE	0x2200    MOVS	R2, #0
;__Lib_GPIO_32F10x.c, 87 :: 		
0x0200	0xE00E    B	L_GPIO_Clk_Enable0
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 88 :: 		
L_GPIO_Clk_Enable2:
; pos start address is: 0 (R0)
0x0202	0x2004    MOVS	R0, #4
; pos end address is: 0 (R0)
0x0204	0xE022    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 89 :: 		
L_GPIO_Clk_Enable3:
; pos start address is: 0 (R0)
0x0206	0x2008    MOVS	R0, #8
; pos end address is: 0 (R0)
0x0208	0xE020    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 90 :: 		
L_GPIO_Clk_Enable4:
; pos start address is: 0 (R0)
0x020A	0x2010    MOVS	R0, #16
; pos end address is: 0 (R0)
0x020C	0xE01E    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 91 :: 		
L_GPIO_Clk_Enable5:
; pos start address is: 0 (R0)
0x020E	0x2020    MOVS	R0, #32
; pos end address is: 0 (R0)
0x0210	0xE01C    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 92 :: 		
L_GPIO_Clk_Enable6:
; pos start address is: 0 (R0)
0x0212	0x2040    MOVS	R0, #64
; pos end address is: 0 (R0)
0x0214	0xE01A    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 93 :: 		
L_GPIO_Clk_Enable7:
; pos start address is: 0 (R0)
0x0216	0x2080    MOVS	R0, #128
; pos end address is: 0 (R0)
0x0218	0xE018    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 94 :: 		
L_GPIO_Clk_Enable8:
; pos start address is: 0 (R0)
0x021A	0xF2401000  MOVW	R0, #256
; pos end address is: 0 (R0)
0x021E	0xE015    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 95 :: 		
L_GPIO_Clk_Enable0:
; pos start address is: 8 (R2)
; prt start address is: 0 (R0)
0x0220	0x490F    LDR	R1, [PC, #60]
0x0222	0x4288    CMP	R0, R1
0x0224	0xD0ED    BEQ	L_GPIO_Clk_Enable2
0x0226	0x490F    LDR	R1, [PC, #60]
0x0228	0x4288    CMP	R0, R1
0x022A	0xD0EC    BEQ	L_GPIO_Clk_Enable3
0x022C	0x490E    LDR	R1, [PC, #56]
0x022E	0x4288    CMP	R0, R1
0x0230	0xD0EB    BEQ	L_GPIO_Clk_Enable4
0x0232	0x490E    LDR	R1, [PC, #56]
0x0234	0x4288    CMP	R0, R1
0x0236	0xD0EA    BEQ	L_GPIO_Clk_Enable5
0x0238	0x490D    LDR	R1, [PC, #52]
0x023A	0x4288    CMP	R0, R1
0x023C	0xD0E9    BEQ	L_GPIO_Clk_Enable6
0x023E	0x490D    LDR	R1, [PC, #52]
0x0240	0x4288    CMP	R0, R1
0x0242	0xD0E8    BEQ	L_GPIO_Clk_Enable7
0x0244	0x490C    LDR	R1, [PC, #48]
0x0246	0x4288    CMP	R0, R1
0x0248	0xD0E7    BEQ	L_GPIO_Clk_Enable8
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
0x024A	0x4610    MOV	R0, R2
L_GPIO_Clk_Enable1:
;__Lib_GPIO_32F10x.c, 97 :: 		
; pos start address is: 0 (R0)
0x024C	0x490B    LDR	R1, [PC, #44]
0x024E	0x6809    LDR	R1, [R1, #0]
0x0250	0xEA410200  ORR	R2, R1, R0, LSL #0
; pos end address is: 0 (R0)
0x0254	0x4909    LDR	R1, [PC, #36]
0x0256	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 98 :: 		
L_end_GPIO_Clk_Enable:
0x0258	0xB001    ADD	SP, SP, #4
0x025A	0x4770    BX	LR
0x025C	0xFC00FFFF  	#-1024
0x0260	0x08004001  	#1073809408
0x0264	0x0C004001  	#1073810432
0x0268	0x10004001  	#1073811456
0x026C	0x14004001  	#1073812480
0x0270	0x18004001  	#1073813504
0x0274	0x1C004001  	#1073814528
0x0278	0x20004001  	#1073815552
0x027C	0x10184002  	RCC_APB2ENR+0
; end of _GPIO_Clk_Enable
_GPIO_Digital_Output:
;__Lib_GPIO_32F10x.c, 365 :: 		
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x103C	0xB081    SUB	SP, SP, #4
0x103E	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 366 :: 		
0x1042	0x4A04    LDR	R2, [PC, #16]
0x1044	0xB289    UXTH	R1, R1
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
0x1046	0xF7FFFD23  BL	_GPIO_Config+0
;__Lib_GPIO_32F10x.c, 367 :: 		
L_end_GPIO_Digital_Output:
0x104A	0xF8DDE000  LDR	LR, [SP, #0]
0x104E	0xB001    ADD	SP, SP, #4
0x1050	0x4770    BX	LR
0x1052	0xBF00    NOP
0x1054	0x00140008  	#524308
; end of _GPIO_Digital_Output
easymx_v7_STM32F107VC__gpioInit_2:
;__em_f107vc_gpio.c, 102 :: 		static T_mikrobus_ret _gpioInit_2(T_mikrobus_pin pin, T_gpio_dir dir)
; dir start address is: 4 (R1)
; pin start address is: 0 (R0)
0x17F0	0xB081    SUB	SP, SP, #4
0x17F2	0xF8CDE000  STR	LR, [SP, #0]
; dir end address is: 4 (R1)
; pin end address is: 0 (R0)
; pin start address is: 0 (R0)
; dir start address is: 4 (R1)
;__em_f107vc_gpio.c, 104 :: 		switch( pin )
0x17F6	0xE0A9    B	L_easymx_v7_STM32F107VC__gpioInit_239
; pin end address is: 0 (R0)
;__em_f107vc_gpio.c, 106 :: 		case _MIKROBUS_AN_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOA_BASE, _GPIO_PINMASK_5 ); else GPIO_Digital_Output(&GPIOA_BASE, _GPIO_PINMASK_5 ); break;
L_easymx_v7_STM32F107VC__gpioInit_241:
0x17F8	0x2901    CMP	R1, #1
0x17FA	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_242
; dir end address is: 4 (R1)
0x17FC	0xF2400120  MOVW	R1, #32
0x1800	0x4865    LDR	R0, [PC, #404]
0x1802	0xF7FFFC5D  BL	_GPIO_Digital_Input+0
0x1806	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_243
L_easymx_v7_STM32F107VC__gpioInit_242:
0x1808	0xF2400120  MOVW	R1, #32
0x180C	0x4862    LDR	R0, [PC, #392]
0x180E	0xF7FFFC15  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_243:
0x1812	0xE0BB    B	L_easymx_v7_STM32F107VC__gpioInit_240
;__em_f107vc_gpio.c, 107 :: 		case _MIKROBUS_RST_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOC_BASE, _GPIO_PINMASK_3 ); else GPIO_Digital_Output(&GPIOC_BASE, _GPIO_PINMASK_3 ); break;
L_easymx_v7_STM32F107VC__gpioInit_244:
; dir start address is: 4 (R1)
0x1814	0x2901    CMP	R1, #1
0x1816	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_245
; dir end address is: 4 (R1)
0x1818	0xF2400108  MOVW	R1, #8
0x181C	0x485F    LDR	R0, [PC, #380]
0x181E	0xF7FFFC4F  BL	_GPIO_Digital_Input+0
0x1822	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_246
L_easymx_v7_STM32F107VC__gpioInit_245:
0x1824	0xF2400108  MOVW	R1, #8
0x1828	0x485C    LDR	R0, [PC, #368]
0x182A	0xF7FFFC07  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_246:
0x182E	0xE0AD    B	L_easymx_v7_STM32F107VC__gpioInit_240
;__em_f107vc_gpio.c, 108 :: 		case _MIKROBUS_CS_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOD_BASE, _GPIO_PINMASK_14); else GPIO_Digital_Output(&GPIOD_BASE, _GPIO_PINMASK_14); break;
L_easymx_v7_STM32F107VC__gpioInit_247:
; dir start address is: 4 (R1)
0x1830	0x2901    CMP	R1, #1
0x1832	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_248
; dir end address is: 4 (R1)
0x1834	0xF2440100  MOVW	R1, #16384
0x1838	0x4859    LDR	R0, [PC, #356]
0x183A	0xF7FFFC41  BL	_GPIO_Digital_Input+0
0x183E	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_249
L_easymx_v7_STM32F107VC__gpioInit_248:
0x1840	0xF2440100  MOVW	R1, #16384
0x1844	0x4856    LDR	R0, [PC, #344]
0x1846	0xF7FFFBF9  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_249:
0x184A	0xE09F    B	L_easymx_v7_STM32F107VC__gpioInit_240
;__em_f107vc_gpio.c, 109 :: 		case _MIKROBUS_SCK_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOC_BASE, _GPIO_PINMASK_10); else GPIO_Digital_Output(&GPIOC_BASE, _GPIO_PINMASK_10); break;
L_easymx_v7_STM32F107VC__gpioInit_250:
; dir start address is: 4 (R1)
0x184C	0x2901    CMP	R1, #1
0x184E	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_251
; dir end address is: 4 (R1)
0x1850	0xF2404100  MOVW	R1, #1024
0x1854	0x4851    LDR	R0, [PC, #324]
0x1856	0xF7FFFC33  BL	_GPIO_Digital_Input+0
0x185A	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_252
L_easymx_v7_STM32F107VC__gpioInit_251:
0x185C	0xF2404100  MOVW	R1, #1024
0x1860	0x484E    LDR	R0, [PC, #312]
0x1862	0xF7FFFBEB  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_252:
0x1866	0xE091    B	L_easymx_v7_STM32F107VC__gpioInit_240
;__em_f107vc_gpio.c, 110 :: 		case _MIKROBUS_MISO_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOC_BASE, _GPIO_PINMASK_11); else GPIO_Digital_Output(&GPIOC_BASE, _GPIO_PINMASK_11); break;
L_easymx_v7_STM32F107VC__gpioInit_253:
; dir start address is: 4 (R1)
0x1868	0x2901    CMP	R1, #1
0x186A	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_254
; dir end address is: 4 (R1)
0x186C	0xF6400100  MOVW	R1, #2048
0x1870	0x484A    LDR	R0, [PC, #296]
0x1872	0xF7FFFC25  BL	_GPIO_Digital_Input+0
0x1876	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_255
L_easymx_v7_STM32F107VC__gpioInit_254:
0x1878	0xF6400100  MOVW	R1, #2048
0x187C	0x4847    LDR	R0, [PC, #284]
0x187E	0xF7FFFBDD  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_255:
0x1882	0xE083    B	L_easymx_v7_STM32F107VC__gpioInit_240
;__em_f107vc_gpio.c, 111 :: 		case _MIKROBUS_MOSI_PIN  : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOC_BASE, _GPIO_PINMASK_12); else GPIO_Digital_Output(&GPIOC_BASE, _GPIO_PINMASK_12); break;
L_easymx_v7_STM32F107VC__gpioInit_256:
; dir start address is: 4 (R1)
0x1884	0x2901    CMP	R1, #1
0x1886	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_257
; dir end address is: 4 (R1)
0x1888	0xF2410100  MOVW	R1, #4096
0x188C	0x4843    LDR	R0, [PC, #268]
0x188E	0xF7FFFC17  BL	_GPIO_Digital_Input+0
0x1892	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_258
L_easymx_v7_STM32F107VC__gpioInit_257:
0x1894	0xF2410100  MOVW	R1, #4096
0x1898	0x4840    LDR	R0, [PC, #256]
0x189A	0xF7FFFBCF  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_258:
0x189E	0xE075    B	L_easymx_v7_STM32F107VC__gpioInit_240
;__em_f107vc_gpio.c, 112 :: 		case _MIKROBUS_PWM_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOD_BASE, _GPIO_PINMASK_12); else GPIO_Digital_Output(&GPIOD_BASE, _GPIO_PINMASK_12); break;
L_easymx_v7_STM32F107VC__gpioInit_259:
; dir start address is: 4 (R1)
0x18A0	0x2901    CMP	R1, #1
0x18A2	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_260
; dir end address is: 4 (R1)
0x18A4	0xF2410100  MOVW	R1, #4096
0x18A8	0x483D    LDR	R0, [PC, #244]
0x18AA	0xF7FFFC09  BL	_GPIO_Digital_Input+0
0x18AE	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_261
L_easymx_v7_STM32F107VC__gpioInit_260:
0x18B0	0xF2410100  MOVW	R1, #4096
0x18B4	0x483A    LDR	R0, [PC, #232]
0x18B6	0xF7FFFBC1  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_261:
0x18BA	0xE067    B	L_easymx_v7_STM32F107VC__gpioInit_240
;__em_f107vc_gpio.c, 113 :: 		case _MIKROBUS_INT_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOD_BASE, _GPIO_PINMASK_11); else GPIO_Digital_Output(&GPIOD_BASE, _GPIO_PINMASK_11); break;
L_easymx_v7_STM32F107VC__gpioInit_262:
; dir start address is: 4 (R1)
0x18BC	0x2901    CMP	R1, #1
0x18BE	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_263
; dir end address is: 4 (R1)
0x18C0	0xF6400100  MOVW	R1, #2048
0x18C4	0x4836    LDR	R0, [PC, #216]
0x18C6	0xF7FFFBFB  BL	_GPIO_Digital_Input+0
0x18CA	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_264
L_easymx_v7_STM32F107VC__gpioInit_263:
0x18CC	0xF6400100  MOVW	R1, #2048
0x18D0	0x4833    LDR	R0, [PC, #204]
0x18D2	0xF7FFFBB3  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_264:
0x18D6	0xE059    B	L_easymx_v7_STM32F107VC__gpioInit_240
;__em_f107vc_gpio.c, 114 :: 		case _MIKROBUS_RX_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOD_BASE, _GPIO_PINMASK_6 ); else GPIO_Digital_Output(&GPIOD_BASE, _GPIO_PINMASK_6 ); break;
L_easymx_v7_STM32F107VC__gpioInit_265:
; dir start address is: 4 (R1)
0x18D8	0x2901    CMP	R1, #1
0x18DA	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_266
; dir end address is: 4 (R1)
0x18DC	0xF2400140  MOVW	R1, #64
0x18E0	0x482F    LDR	R0, [PC, #188]
0x18E2	0xF7FFFBED  BL	_GPIO_Digital_Input+0
0x18E6	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_267
L_easymx_v7_STM32F107VC__gpioInit_266:
0x18E8	0xF2400140  MOVW	R1, #64
0x18EC	0x482C    LDR	R0, [PC, #176]
0x18EE	0xF7FFFBA5  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_267:
0x18F2	0xE04B    B	L_easymx_v7_STM32F107VC__gpioInit_240
;__em_f107vc_gpio.c, 115 :: 		case _MIKROBUS_TX_PIN    : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOD_BASE, _GPIO_PINMASK_5 ); else GPIO_Digital_Output(&GPIOD_BASE, _GPIO_PINMASK_5 ); break;
L_easymx_v7_STM32F107VC__gpioInit_268:
; dir start address is: 4 (R1)
0x18F4	0x2901    CMP	R1, #1
0x18F6	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_269
; dir end address is: 4 (R1)
0x18F8	0xF2400120  MOVW	R1, #32
0x18FC	0x4828    LDR	R0, [PC, #160]
0x18FE	0xF7FFFBDF  BL	_GPIO_Digital_Input+0
0x1902	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_270
L_easymx_v7_STM32F107VC__gpioInit_269:
0x1904	0xF2400120  MOVW	R1, #32
0x1908	0x4825    LDR	R0, [PC, #148]
0x190A	0xF7FFFB97  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_270:
0x190E	0xE03D    B	L_easymx_v7_STM32F107VC__gpioInit_240
;__em_f107vc_gpio.c, 116 :: 		case _MIKROBUS_SCL_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOB_BASE, _GPIO_PINMASK_6 ); else GPIO_Digital_Output(&GPIOB_BASE, _GPIO_PINMASK_6 ); break;
L_easymx_v7_STM32F107VC__gpioInit_271:
; dir start address is: 4 (R1)
0x1910	0x2901    CMP	R1, #1
0x1912	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_272
; dir end address is: 4 (R1)
0x1914	0xF2400140  MOVW	R1, #64
0x1918	0x4822    LDR	R0, [PC, #136]
0x191A	0xF7FFFBD1  BL	_GPIO_Digital_Input+0
0x191E	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_273
L_easymx_v7_STM32F107VC__gpioInit_272:
0x1920	0xF2400140  MOVW	R1, #64
0x1924	0x481F    LDR	R0, [PC, #124]
0x1926	0xF7FFFB89  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_273:
0x192A	0xE02F    B	L_easymx_v7_STM32F107VC__gpioInit_240
;__em_f107vc_gpio.c, 117 :: 		case _MIKROBUS_SDA_PIN   : if(dir == _GPIO_INPUT) GPIO_Digital_Input(&GPIOB_BASE, _GPIO_PINMASK_7 ); else GPIO_Digital_Output(&GPIOB_BASE, _GPIO_PINMASK_7 ); break;
L_easymx_v7_STM32F107VC__gpioInit_274:
; dir start address is: 4 (R1)
0x192C	0x2901    CMP	R1, #1
0x192E	0xD105    BNE	L_easymx_v7_STM32F107VC__gpioInit_275
; dir end address is: 4 (R1)
0x1930	0xF2400180  MOVW	R1, #128
0x1934	0x481B    LDR	R0, [PC, #108]
0x1936	0xF7FFFBC3  BL	_GPIO_Digital_Input+0
0x193A	0xE004    B	L_easymx_v7_STM32F107VC__gpioInit_276
L_easymx_v7_STM32F107VC__gpioInit_275:
0x193C	0xF2400180  MOVW	R1, #128
0x1940	0x4818    LDR	R0, [PC, #96]
0x1942	0xF7FFFB7B  BL	_GPIO_Digital_Output+0
L_easymx_v7_STM32F107VC__gpioInit_276:
0x1946	0xE021    B	L_easymx_v7_STM32F107VC__gpioInit_240
;__em_f107vc_gpio.c, 118 :: 		default                  : return _MIKROBUS_ERR_PIN;
L_easymx_v7_STM32F107VC__gpioInit_277:
0x1948	0x2001    MOVS	R0, #1
0x194A	0xE020    B	L_end__gpioInit_2
;__em_f107vc_gpio.c, 119 :: 		}
L_easymx_v7_STM32F107VC__gpioInit_239:
; dir start address is: 4 (R1)
; pin start address is: 0 (R0)
0x194C	0x2800    CMP	R0, #0
0x194E	0xF43FAF53  BEQ	L_easymx_v7_STM32F107VC__gpioInit_241
0x1952	0x2801    CMP	R0, #1
0x1954	0xF43FAF5E  BEQ	L_easymx_v7_STM32F107VC__gpioInit_244
0x1958	0x2802    CMP	R0, #2
0x195A	0xF43FAF69  BEQ	L_easymx_v7_STM32F107VC__gpioInit_247
0x195E	0x2803    CMP	R0, #3
0x1960	0xF43FAF74  BEQ	L_easymx_v7_STM32F107VC__gpioInit_250
0x1964	0x2804    CMP	R0, #4
0x1966	0xF43FAF7F  BEQ	L_easymx_v7_STM32F107VC__gpioInit_253
0x196A	0x2805    CMP	R0, #5
0x196C	0xF43FAF8A  BEQ	L_easymx_v7_STM32F107VC__gpioInit_256
0x1970	0x2806    CMP	R0, #6
0x1972	0xF43FAF95  BEQ	L_easymx_v7_STM32F107VC__gpioInit_259
0x1976	0x2807    CMP	R0, #7
0x1978	0xD0A0    BEQ	L_easymx_v7_STM32F107VC__gpioInit_262
0x197A	0x2808    CMP	R0, #8
0x197C	0xD0AC    BEQ	L_easymx_v7_STM32F107VC__gpioInit_265
0x197E	0x2809    CMP	R0, #9
0x1980	0xD0B8    BEQ	L_easymx_v7_STM32F107VC__gpioInit_268
0x1982	0x280A    CMP	R0, #10
0x1984	0xD0C4    BEQ	L_easymx_v7_STM32F107VC__gpioInit_271
0x1986	0x280B    CMP	R0, #11
0x1988	0xD0D0    BEQ	L_easymx_v7_STM32F107VC__gpioInit_274
; pin end address is: 0 (R0)
; dir end address is: 4 (R1)
0x198A	0xE7DD    B	L_easymx_v7_STM32F107VC__gpioInit_277
L_easymx_v7_STM32F107VC__gpioInit_240:
;__em_f107vc_gpio.c, 120 :: 		return _MIKROBUS_OK;
0x198C	0x2000    MOVS	R0, __MIKROBUS_OK
;__em_f107vc_gpio.c, 121 :: 		}
L_end__gpioInit_2:
0x198E	0xF8DDE000  LDR	LR, [SP, #0]
0x1992	0xB001    ADD	SP, SP, #4
0x1994	0x4770    BX	LR
0x1996	0xBF00    NOP
0x1998	0x08004001  	GPIOA_BASE+0
0x199C	0x10004001  	GPIOC_BASE+0
0x19A0	0x14004001  	GPIOD_BASE+0
0x19A4	0x0C004001  	GPIOB_BASE+0
; end of easymx_v7_STM32F107VC__gpioInit_2
_mikrobus_uartInit:
;easymx_v7_STM32F107VC.c, 253 :: 		T_mikrobus_ret mikrobus_uartInit(T_mikrobus_soc bus, const uint32_t *cfg)
; cfg start address is: 4 (R1)
; bus start address is: 0 (R0)
0x19FC	0xB081    SUB	SP, SP, #4
0x19FE	0xF8CDE000  STR	LR, [SP, #0]
; cfg end address is: 4 (R1)
; bus end address is: 0 (R0)
; bus start address is: 0 (R0)
; cfg start address is: 4 (R1)
;easymx_v7_STM32F107VC.c, 255 :: 		switch( bus )
0x1A02	0xE009    B	L_mikrobus_uartInit83
; bus end address is: 0 (R0)
;easymx_v7_STM32F107VC.c, 258 :: 		case _MIKROBUS1 : return _uartInit_1( cfg );
L_mikrobus_uartInit85:
0x1A04	0x4608    MOV	R0, R1
; cfg end address is: 4 (R1)
0x1A06	0xF7FFFE9B  BL	easymx_v7_STM32F107VC__uartInit_1+0
0x1A0A	0xE00A    B	L_end_mikrobus_uartInit
;easymx_v7_STM32F107VC.c, 261 :: 		case _MIKROBUS2 : return _uartInit_2( cfg );
L_mikrobus_uartInit86:
; cfg start address is: 4 (R1)
0x1A0C	0x4608    MOV	R0, R1
; cfg end address is: 4 (R1)
0x1A0E	0xF7FFFCD7  BL	easymx_v7_STM32F107VC__uartInit_2+0
0x1A12	0xE006    B	L_end_mikrobus_uartInit
;easymx_v7_STM32F107VC.c, 275 :: 		default : return _MIKROBUS_ERR_BUS;
L_mikrobus_uartInit87:
0x1A14	0x2001    MOVS	R0, #1
0x1A16	0xE004    B	L_end_mikrobus_uartInit
;easymx_v7_STM32F107VC.c, 276 :: 		}
L_mikrobus_uartInit83:
; cfg start address is: 4 (R1)
; bus start address is: 0 (R0)
0x1A18	0x2800    CMP	R0, #0
0x1A1A	0xD0F3    BEQ	L_mikrobus_uartInit85
0x1A1C	0x2801    CMP	R0, #1
0x1A1E	0xD0F5    BEQ	L_mikrobus_uartInit86
; bus end address is: 0 (R0)
; cfg end address is: 4 (R1)
0x1A20	0xE7F8    B	L_mikrobus_uartInit87
;easymx_v7_STM32F107VC.c, 278 :: 		}
L_end_mikrobus_uartInit:
0x1A22	0xF8DDE000  LDR	LR, [SP, #0]
0x1A26	0xB001    ADD	SP, SP, #4
0x1A28	0x4770    BX	LR
; end of _mikrobus_uartInit
easymx_v7_STM32F107VC__uartInit_1:
;__em_f107vc_uart.c, 29 :: 		static T_mikrobus_ret _uartInit_1(const uint32_t* cfg)
; cfg start address is: 0 (R0)
0x1740	0xB081    SUB	SP, SP, #4
0x1742	0xF8CDE000  STR	LR, [SP, #0]
; cfg end address is: 0 (R0)
; cfg start address is: 0 (R0)
;__em_f107vc_uart.c, 31 :: 		UART3_Init_Advanced( (unsigned long) cfg[0], (unsigned int) cfg[1], (unsigned int) cfg[2], (unsigned int)cfg[3], &_GPIO_MODULE_USART3_PD89);
0x1746	0x4D0B    LDR	R5, [PC, #44]
0x1748	0xF200010C  ADDW	R1, R0, #12
0x174C	0x680C    LDR	R4, [R1, #0]
0x174E	0xF2000108  ADDW	R1, R0, #8
0x1752	0x680B    LDR	R3, [R1, #0]
0x1754	0x1D01    ADDS	R1, R0, #4
0x1756	0x680A    LDR	R2, [R1, #0]
0x1758	0x6801    LDR	R1, [R0, #0]
; cfg end address is: 0 (R0)
0x175A	0x4608    MOV	R0, R1
0x175C	0xB291    UXTH	R1, R2
0x175E	0xB29A    UXTH	R2, R3
0x1760	0xB2A3    UXTH	R3, R4
0x1762	0xB420    PUSH	(R5)
0x1764	0xF7FFFC04  BL	_UART3_Init_Advanced+0
0x1768	0xB001    ADD	SP, SP, #4
;__em_f107vc_uart.c, 32 :: 		return _MIKROBUS_OK;
0x176A	0x2000    MOVS	R0, __MIKROBUS_OK
;__em_f107vc_uart.c, 33 :: 		}
L_end__uartInit_1:
0x176C	0xF8DDE000  LDR	LR, [SP, #0]
0x1770	0xB001    ADD	SP, SP, #4
0x1772	0x4770    BX	LR
0x1774	0x24880000  	__GPIO_MODULE_USART3_PD89+0
; end of easymx_v7_STM32F107VC__uartInit_1
_UART3_Init_Advanced:
;__Lib_UART_123_45.c, 384 :: 		
; stop_bits start address is: 12 (R3)
; parity start address is: 8 (R2)
; data_bits start address is: 4 (R1)
; baud_rate start address is: 0 (R0)
0x0F70	0xB081    SUB	SP, SP, #4
0x0F72	0xF8CDE000  STR	LR, [SP, #0]
; stop_bits end address is: 12 (R3)
; parity end address is: 8 (R2)
; data_bits end address is: 4 (R1)
; baud_rate end address is: 0 (R0)
; baud_rate start address is: 0 (R0)
; data_bits start address is: 4 (R1)
; parity start address is: 8 (R2)
; stop_bits start address is: 12 (R3)
; module start address is: 20 (R5)
0x0F76	0x9D01    LDR	R5, [SP, #4]
;__Lib_UART_123_45.c, 386 :: 		
0x0F78	0x462C    MOV	R4, R5
; module end address is: 20 (R5)
0x0F7A	0xB410    PUSH	(R4)
; parity end address is: 8 (R2)
0x0F7C	0xB408    PUSH	(R3)
0x0F7E	0xB293    UXTH	R3, R2
0x0F80	0xB28A    UXTH	R2, R1
; data_bits end address is: 4 (R1)
0x0F82	0x4601    MOV	R1, R0
; baud_rate end address is: 0 (R0)
0x0F84	0x4803    LDR	R0, [PC, #12]
; stop_bits end address is: 12 (R3)
0x0F86	0xF7FFFC43  BL	__Lib_UART_123_45_UARTx_Init_Advanced+0
0x0F8A	0xB002    ADD	SP, SP, #8
;__Lib_UART_123_45.c, 387 :: 		
L_end_UART3_Init_Advanced:
0x0F8C	0xF8DDE000  LDR	LR, [SP, #0]
0x0F90	0xB001    ADD	SP, SP, #4
0x0F92	0x4770    BX	LR
0x0F94	0x48004000  	USART3_SR+0
; end of _UART3_Init_Advanced
__Lib_UART_123_45_UARTx_Init_Advanced:
;__Lib_UART_123_45.c, 294 :: 		
; parity start address is: 12 (R3)
; baud_rate start address is: 4 (R1)
; UART_Base start address is: 0 (R0)
0x0810	0xB089    SUB	SP, SP, #36
0x0812	0xF8CDE000  STR	LR, [SP, #0]
0x0816	0x4683    MOV	R11, R0
0x0818	0xB298    UXTH	R0, R3
0x081A	0x468C    MOV	R12, R1
; parity end address is: 12 (R3)
; baud_rate end address is: 4 (R1)
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 44 (R11)
; baud_rate start address is: 48 (R12)
; parity start address is: 0 (R0)
; stop_bits start address is: 4 (R1)
0x081C	0xF8BD1024  LDRH	R1, [SP, #36]
; module start address is: 24 (R6)
0x0820	0x9E0A    LDR	R6, [SP, #40]
;__Lib_UART_123_45.c, 298 :: 		
0x0822	0xAC04    ADD	R4, SP, #16
0x0824	0xF8AD1004  STRH	R1, [SP, #4]
0x0828	0xF8AD0008  STRH	R0, [SP, #8]
0x082C	0x4620    MOV	R0, R4
0x082E	0xF7FFFDEF  BL	_RCC_GetClocksFrequency+0
0x0832	0xF8BD0008  LDRH	R0, [SP, #8]
0x0836	0xF8BD1004  LDRH	R1, [SP, #4]
;__Lib_UART_123_45.c, 301 :: 		
0x083A	0x4C64    LDR	R4, [PC, #400]
0x083C	0x45A3    CMP	R11, R4
0x083E	0xD112    BNE	L___Lib_UART_123_45_UARTx_Init_Advanced15
;__Lib_UART_123_45.c, 302 :: 		
0x0840	0x2501    MOVS	R5, #1
0x0842	0xB26D    SXTB	R5, R5
0x0844	0x4C62    LDR	R4, [PC, #392]
0x0846	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 303 :: 		
0x0848	0x4D62    LDR	R5, [PC, #392]
0x084A	0x4C63    LDR	R4, [PC, #396]
0x084C	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 304 :: 		
0x084E	0x4D63    LDR	R5, [PC, #396]
0x0850	0x4C63    LDR	R4, [PC, #396]
0x0852	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 305 :: 		
0x0854	0x4D63    LDR	R5, [PC, #396]
0x0856	0x4C64    LDR	R4, [PC, #400]
0x0858	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 306 :: 		
0x085A	0x4D64    LDR	R5, [PC, #400]
0x085C	0x4C64    LDR	R4, [PC, #400]
0x085E	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 307 :: 		
0x0860	0x9C07    LDR	R4, [SP, #28]
0x0862	0x9403    STR	R4, [SP, #12]
;__Lib_UART_123_45.c, 308 :: 		
0x0864	0xE056    B	L___Lib_UART_123_45_UARTx_Init_Advanced16
L___Lib_UART_123_45_UARTx_Init_Advanced15:
;__Lib_UART_123_45.c, 309 :: 		
0x0866	0x4C63    LDR	R4, [PC, #396]
0x0868	0x45A3    CMP	R11, R4
0x086A	0xD112    BNE	L___Lib_UART_123_45_UARTx_Init_Advanced17
;__Lib_UART_123_45.c, 310 :: 		
0x086C	0x2501    MOVS	R5, #1
0x086E	0xB26D    SXTB	R5, R5
0x0870	0x4C61    LDR	R4, [PC, #388]
0x0872	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 311 :: 		
0x0874	0x4D61    LDR	R5, [PC, #388]
0x0876	0x4C58    LDR	R4, [PC, #352]
0x0878	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 312 :: 		
0x087A	0x4D61    LDR	R5, [PC, #388]
0x087C	0x4C58    LDR	R4, [PC, #352]
0x087E	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 313 :: 		
0x0880	0x4D60    LDR	R5, [PC, #384]
0x0882	0x4C59    LDR	R4, [PC, #356]
0x0884	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 314 :: 		
0x0886	0x4D60    LDR	R5, [PC, #384]
0x0888	0x4C59    LDR	R4, [PC, #356]
0x088A	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 315 :: 		
0x088C	0x9C06    LDR	R4, [SP, #24]
0x088E	0x9403    STR	R4, [SP, #12]
;__Lib_UART_123_45.c, 316 :: 		
0x0890	0xE040    B	L___Lib_UART_123_45_UARTx_Init_Advanced18
L___Lib_UART_123_45_UARTx_Init_Advanced17:
;__Lib_UART_123_45.c, 317 :: 		
0x0892	0x4C5E    LDR	R4, [PC, #376]
0x0894	0x45A3    CMP	R11, R4
0x0896	0xD112    BNE	L___Lib_UART_123_45_UARTx_Init_Advanced19
;__Lib_UART_123_45.c, 318 :: 		
0x0898	0x2501    MOVS	R5, #1
0x089A	0xB26D    SXTB	R5, R5
0x089C	0x4C5C    LDR	R4, [PC, #368]
0x089E	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 319 :: 		
0x08A0	0x4D5C    LDR	R5, [PC, #368]
0x08A2	0x4C4D    LDR	R4, [PC, #308]
0x08A4	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 320 :: 		
0x08A6	0x4D5C    LDR	R5, [PC, #368]
0x08A8	0x4C4D    LDR	R4, [PC, #308]
0x08AA	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 321 :: 		
0x08AC	0x4D5B    LDR	R5, [PC, #364]
0x08AE	0x4C4E    LDR	R4, [PC, #312]
0x08B0	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 322 :: 		
0x08B2	0x4D5B    LDR	R5, [PC, #364]
0x08B4	0x4C4E    LDR	R4, [PC, #312]
0x08B6	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 323 :: 		
0x08B8	0x9C06    LDR	R4, [SP, #24]
0x08BA	0x9403    STR	R4, [SP, #12]
;__Lib_UART_123_45.c, 324 :: 		
0x08BC	0xE02A    B	L___Lib_UART_123_45_UARTx_Init_Advanced20
L___Lib_UART_123_45_UARTx_Init_Advanced19:
;__Lib_UART_123_45.c, 325 :: 		
0x08BE	0x4C59    LDR	R4, [PC, #356]
0x08C0	0x45A3    CMP	R11, R4
0x08C2	0xD112    BNE	L___Lib_UART_123_45_UARTx_Init_Advanced21
;__Lib_UART_123_45.c, 326 :: 		
0x08C4	0x2501    MOVS	R5, #1
0x08C6	0xB26D    SXTB	R5, R5
0x08C8	0x4C57    LDR	R4, [PC, #348]
0x08CA	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 327 :: 		
0x08CC	0x4D57    LDR	R5, [PC, #348]
0x08CE	0x4C42    LDR	R4, [PC, #264]
0x08D0	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 328 :: 		
0x08D2	0x4D57    LDR	R5, [PC, #348]
0x08D4	0x4C42    LDR	R4, [PC, #264]
0x08D6	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 329 :: 		
0x08D8	0x4D56    LDR	R5, [PC, #344]
0x08DA	0x4C43    LDR	R4, [PC, #268]
0x08DC	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 330 :: 		
0x08DE	0x4D56    LDR	R5, [PC, #344]
0x08E0	0x4C43    LDR	R4, [PC, #268]
0x08E2	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 331 :: 		
0x08E4	0x9C06    LDR	R4, [SP, #24]
0x08E6	0x9403    STR	R4, [SP, #12]
;__Lib_UART_123_45.c, 332 :: 		
0x08E8	0xE014    B	L___Lib_UART_123_45_UARTx_Init_Advanced22
L___Lib_UART_123_45_UARTx_Init_Advanced21:
;__Lib_UART_123_45.c, 333 :: 		
0x08EA	0x4C54    LDR	R4, [PC, #336]
0x08EC	0x45A3    CMP	R11, R4
0x08EE	0xD111    BNE	L___Lib_UART_123_45_UARTx_Init_Advanced23
;__Lib_UART_123_45.c, 334 :: 		
0x08F0	0x2501    MOVS	R5, #1
0x08F2	0xB26D    SXTB	R5, R5
0x08F4	0x4C52    LDR	R4, [PC, #328]
0x08F6	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 335 :: 		
0x08F8	0x4D52    LDR	R5, [PC, #328]
0x08FA	0x4C37    LDR	R4, [PC, #220]
0x08FC	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 336 :: 		
0x08FE	0x4D52    LDR	R5, [PC, #328]
0x0900	0x4C37    LDR	R4, [PC, #220]
0x0902	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 337 :: 		
0x0904	0x4D51    LDR	R5, [PC, #324]
0x0906	0x4C38    LDR	R4, [PC, #224]
0x0908	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 338 :: 		
0x090A	0x4D51    LDR	R5, [PC, #324]
0x090C	0x4C38    LDR	R4, [PC, #224]
0x090E	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 339 :: 		
0x0910	0x9C06    LDR	R4, [SP, #24]
0x0912	0x9403    STR	R4, [SP, #12]
;__Lib_UART_123_45.c, 340 :: 		
L___Lib_UART_123_45_UARTx_Init_Advanced23:
L___Lib_UART_123_45_UARTx_Init_Advanced22:
L___Lib_UART_123_45_UARTx_Init_Advanced20:
L___Lib_UART_123_45_UARTx_Init_Advanced18:
L___Lib_UART_123_45_UARTx_Init_Advanced16:
;__Lib_UART_123_45.c, 342 :: 		
0x0914	0xF8AD1004  STRH	R1, [SP, #4]
; module end address is: 24 (R6)
0x0918	0xF8AD0008  STRH	R0, [SP, #8]
0x091C	0x4630    MOV	R0, R6
0x091E	0xF7FFFCEF  BL	_GPIO_Alternate_Function_Enable+0
0x0922	0xF8BD0008  LDRH	R0, [SP, #8]
0x0926	0xF8BD1004  LDRH	R1, [SP, #4]
;__Lib_UART_123_45.c, 344 :: 		
0x092A	0xF10B0510  ADD	R5, R11, #16
0x092E	0x2400    MOVS	R4, #0
0x0930	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 345 :: 		
0x0932	0xF10B0510  ADD	R5, R11, #16
0x0936	0x682C    LDR	R4, [R5, #0]
0x0938	0x430C    ORRS	R4, R1
; stop_bits end address is: 4 (R1)
0x093A	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 346 :: 		
0x093C	0xF10B050C  ADD	R5, R11, #12
0x0940	0x2400    MOVS	R4, #0
0x0942	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 348 :: 		
0x0944	0xB118    CBZ	R0, L___Lib_UART_123_45_UARTx_Init_Advanced38
;__Lib_UART_123_45.c, 349 :: 		
0x0946	0xF4406080  ORR	R0, R0, #1024
0x094A	0xB280    UXTH	R0, R0
; parity end address is: 0 (R0)
;__Lib_UART_123_45.c, 350 :: 		
0x094C	0xE7FF    B	L___Lib_UART_123_45_UARTx_Init_Advanced24
L___Lib_UART_123_45_UARTx_Init_Advanced38:
;__Lib_UART_123_45.c, 348 :: 		
;__Lib_UART_123_45.c, 350 :: 		
L___Lib_UART_123_45_UARTx_Init_Advanced24:
;__Lib_UART_123_45.c, 352 :: 		
; parity start address is: 0 (R0)
0x094E	0xF10B050C  ADD	R5, R11, #12
0x0952	0x682C    LDR	R4, [R5, #0]
0x0954	0x4304    ORRS	R4, R0
; parity end address is: 0 (R0)
0x0956	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 354 :: 		
0x0958	0xF10B060C  ADD	R6, R11, #12
0x095C	0x2501    MOVS	R5, #1
0x095E	0x6834    LDR	R4, [R6, #0]
0x0960	0xF365344D  BFI	R4, R5, #13, #1
0x0964	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123_45.c, 355 :: 		
0x0966	0xF10B060C  ADD	R6, R11, #12
0x096A	0x2501    MOVS	R5, #1
0x096C	0x6834    LDR	R4, [R6, #0]
0x096E	0xF36504C3  BFI	R4, R5, #3, #1
0x0972	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123_45.c, 356 :: 		
0x0974	0xF10B060C  ADD	R6, R11, #12
0x0978	0x2501    MOVS	R5, #1
0x097A	0x6834    LDR	R4, [R6, #0]
0x097C	0xF3650482  BFI	R4, R5, #2, #1
0x0980	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123_45.c, 357 :: 		
0x0982	0xF10B0514  ADD	R5, R11, #20
0x0986	0x2400    MOVS	R4, #0
0x0988	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 362 :: 		
0x098A	0x9D03    LDR	R5, [SP, #12]
0x098C	0x2419    MOVS	R4, #25
0x098E	0x4365    MULS	R5, R4, R5
0x0990	0xEA4F048C  LSL	R4, R12, #2
; baud_rate end address is: 48 (R12)
0x0994	0xFBB5F7F4  UDIV	R7, R5, R4
;__Lib_UART_123_45.c, 363 :: 		
0x0998	0x2464    MOVS	R4, #100
0x099A	0xFBB7F4F4  UDIV	R4, R7, R4
0x099E	0x0126    LSLS	R6, R4, #4
;__Lib_UART_123_45.c, 365 :: 		
0x09A0	0x0935    LSRS	R5, R6, #4
0x09A2	0x2464    MOVS	R4, #100
0x09A4	0x436C    MULS	R4, R5, R4
0x09A6	0x1B3C    SUB	R4, R7, R4
;__Lib_UART_123_45.c, 366 :: 		
0x09A8	0x0124    LSLS	R4, R4, #4
0x09AA	0xF2040532  ADDW	R5, R4, #50
0x09AE	0x2464    MOVS	R4, #100
0x09B0	0xFBB5F4F4  UDIV	R4, R5, R4
0x09B4	0xF004040F  AND	R4, R4, #15
0x09B8	0xEA460404  ORR	R4, R6, R4, LSL #0
;__Lib_UART_123_45.c, 368 :: 		
0x09BC	0xF10B0508  ADD	R5, R11, #8
; UART_Base end address is: 44 (R11)
0x09C0	0xB2A4    UXTH	R4, R4
0x09C2	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 369 :: 		
L_end_UARTx_Init_Advanced:
0x09C4	0xF8DDE000  LDR	LR, [SP, #0]
0x09C8	0xB009    ADD	SP, SP, #36
0x09CA	0x4770    BX	LR
0x09CC	0x38004001  	USART1_SR+0
0x09D0	0x03384242  	RCC_APB2ENR+0
0x09D4	0x0F990000  	_UART1_Write+0
0x09D8	0x01DC2000  	_UART_Wr_Ptr+0
0x09DC	0x06F50000  	_UART1_Read+0
0x09E0	0x01E02000  	_UART_Rd_Ptr+0
0x09E4	0x070D0000  	_UART1_Data_Ready+0
0x09E8	0x01E42000  	_UART_Rdy_Ptr+0
0x09EC	0x06DD0000  	_UART1_Tx_Idle+0
0x09F0	0x01E82000  	_UART_Tx_Idle_Ptr+0
0x09F4	0x44004000  	USART2_SR+0
0x09F8	0x03C44242  	RCC_APB1ENR+0
0x09FC	0x10050000  	_UART2_Write+0
0x0A00	0x06AD0000  	_UART2_Read+0
0x0A04	0x06C50000  	_UART2_Data_Ready+0
0x0A08	0x07250000  	_UART2_Tx_Idle+0
0x0A0C	0x48004000  	USART3_SR+0
0x0A10	0x03C84242  	RCC_APB1ENR+0
0x0A14	0x10590000  	_UART3_Write+0
0x0A18	0x07850000  	_UART3_Read+0
0x0A1C	0x079D0000  	_UART3_Data_Ready+0
0x0A20	0x076D0000  	_UART3_Tx_Idle+0
0x0A24	0x4C004000  	UART4_SR+0
0x0A28	0x03CC4242  	RCC_APB1ENR+0
0x0A2C	0x10750000  	_UART4_Write+0
0x0A30	0x073D0000  	_UART4_Read+0
0x0A34	0x07550000  	_UART4_Data_Ready+0
0x0A38	0x04E90000  	_UART4_Tx_Idle+0
0x0A3C	0x50004000  	UART5_SR+0
0x0A40	0x03D04242  	RCC_APB1ENR+0
0x0A44	0x10210000  	_UART5_Write+0
0x0A48	0x05190000  	_UART5_Read+0
0x0A4C	0x067D0000  	_UART5_Data_Ready+0
0x0A50	0x06950000  	_UART5_Tx_Idle+0
; end of __Lib_UART_123_45_UARTx_Init_Advanced
_RCC_GetClocksFrequency:
;__Lib_System_105_107.c, 452 :: 		
; RCC_Clocks start address is: 0 (R0)
0x0410	0xB082    SUB	SP, SP, #8
0x0412	0xF8CDE000  STR	LR, [SP, #0]
0x0416	0x4603    MOV	R3, R0
; RCC_Clocks end address is: 0 (R0)
; RCC_Clocks start address is: 12 (R3)
;__Lib_System_105_107.c, 455 :: 		
0x0418	0x4619    MOV	R1, R3
0x041A	0x9101    STR	R1, [SP, #4]
0x041C	0xF7FFFE98  BL	_Get_Fosc_kHz+0
0x0420	0xF24031E8  MOVW	R1, #1000
0x0424	0xFB00F201  MUL	R2, R0, R1
0x0428	0x9901    LDR	R1, [SP, #4]
0x042A	0x600A    STR	R2, [R1, #0]
;__Lib_System_105_107.c, 458 :: 		
0x042C	0x491F    LDR	R1, [PC, #124]
0x042E	0x7809    LDRB	R1, [R1, #0]
0x0430	0xF3C11103  UBFX	R1, R1, #4, #4
; tmp start address is: 0 (R0)
0x0434	0xB2C8    UXTB	R0, R1
;__Lib_System_105_107.c, 459 :: 		
0x0436	0x491E    LDR	R1, [PC, #120]
0x0438	0x1809    ADDS	R1, R1, R0
; tmp end address is: 0 (R0)
0x043A	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x043C	0xB2C0    UXTB	R0, R0
;__Lib_System_105_107.c, 461 :: 		
0x043E	0x1D1A    ADDS	R2, R3, #4
0x0440	0x6819    LDR	R1, [R3, #0]
0x0442	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x0444	0x6011    STR	R1, [R2, #0]
;__Lib_System_105_107.c, 463 :: 		
0x0446	0x4919    LDR	R1, [PC, #100]
0x0448	0x8809    LDRH	R1, [R1, #0]
0x044A	0xF3C12102  UBFX	R1, R1, #8, #3
; tmp start address is: 0 (R0)
0x044E	0xB288    UXTH	R0, R1
;__Lib_System_105_107.c, 464 :: 		
0x0450	0x4917    LDR	R1, [PC, #92]
0x0452	0x1809    ADDS	R1, R1, R0
; tmp end address is: 0 (R0)
0x0454	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x0456	0xB2C0    UXTB	R0, R0
;__Lib_System_105_107.c, 466 :: 		
0x0458	0xF2030208  ADDW	R2, R3, #8
0x045C	0x1D19    ADDS	R1, R3, #4
0x045E	0x6809    LDR	R1, [R1, #0]
0x0460	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x0462	0x6011    STR	R1, [R2, #0]
;__Lib_System_105_107.c, 468 :: 		
0x0464	0x4911    LDR	R1, [PC, #68]
0x0466	0x8809    LDRH	R1, [R1, #0]
0x0468	0xF3C121C2  UBFX	R1, R1, #11, #3
; tmp start address is: 0 (R0)
0x046C	0xB288    UXTH	R0, R1
;__Lib_System_105_107.c, 469 :: 		
0x046E	0x4910    LDR	R1, [PC, #64]
0x0470	0x1809    ADDS	R1, R1, R0
; tmp end address is: 0 (R0)
0x0472	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x0474	0xB2C0    UXTB	R0, R0
;__Lib_System_105_107.c, 471 :: 		
0x0476	0xF203020C  ADDW	R2, R3, #12
0x047A	0x1D19    ADDS	R1, R3, #4
0x047C	0x6809    LDR	R1, [R1, #0]
0x047E	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x0480	0x6011    STR	R1, [R2, #0]
;__Lib_System_105_107.c, 473 :: 		
0x0482	0x490A    LDR	R1, [PC, #40]
0x0484	0x8809    LDRH	R1, [R1, #0]
0x0486	0xF3C13181  UBFX	R1, R1, #14, #2
; tmp start address is: 0 (R0)
0x048A	0xB288    UXTH	R0, R1
;__Lib_System_105_107.c, 474 :: 		
0x048C	0x4909    LDR	R1, [PC, #36]
0x048E	0x1809    ADDS	R1, R1, R0
; tmp end address is: 0 (R0)
0x0490	0x7809    LDRB	R1, [R1, #0]
; presc start address is: 0 (R0)
0x0492	0xB2C8    UXTB	R0, R1
;__Lib_System_105_107.c, 476 :: 		
0x0494	0xF2030210  ADDW	R2, R3, #16
0x0498	0xF203010C  ADDW	R1, R3, #12
; RCC_Clocks end address is: 12 (R3)
0x049C	0x6809    LDR	R1, [R1, #0]
0x049E	0xFBB1F1F0  UDIV	R1, R1, R0
; presc end address is: 0 (R0)
0x04A2	0x6011    STR	R1, [R2, #0]
;__Lib_System_105_107.c, 477 :: 		
L_end_RCC_GetClocksFrequency:
0x04A4	0xF8DDE000  LDR	LR, [SP, #0]
0x04A8	0xB002    ADD	SP, SP, #8
0x04AA	0x4770    BX	LR
0x04AC	0x10044002  	RCC_CFGRbits+0
0x04B0	0x25780000  	__Lib_System_105_107_APBAHBPrescTable+0
0x04B4	0x11B40000  	__Lib_System_105_107_ADCPrescTable+0
; end of _RCC_GetClocksFrequency
_Get_Fosc_kHz:
;__Lib_Delays.c, 9 :: 		unsigned long Get_Fosc_kHz(){
;__Lib_Delays.c, 10 :: 		return __System_CLOCK_IN_KHZ;
0x0150	0x4801    LDR	R0, [PC, #4]
0x0152	0x6800    LDR	R0, [R0, #0]
;__Lib_Delays.c, 11 :: 		}
L_end_Get_Fosc_kHz:
0x0154	0x4770    BX	LR
0x0156	0xBF00    NOP
0x0158	0x01D82000  	___System_CLOCK_IN_KHZ+0
; end of _Get_Fosc_kHz
_GPIO_Alternate_Function_Enable:
;__Lib_GPIO_32F10x.c, 303 :: 		
; module start address is: 0 (R0)
0x0300	0xB081    SUB	SP, SP, #4
0x0302	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 0 (R0)
; module start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 304 :: 		
;__Lib_GPIO_32F10x.c, 305 :: 		
;__Lib_GPIO_32F10x.c, 307 :: 		
0x0306	0x2201    MOVS	R2, #1
0x0308	0xB252    SXTB	R2, R2
0x030A	0x493E    LDR	R1, [PC, #248]
0x030C	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 309 :: 		
0x030E	0xF2000168  ADDW	R1, R0, #104
0x0312	0x680B    LDR	R3, [R1, #0]
0x0314	0xF06F6100  MVN	R1, #134217728
0x0318	0xEA030201  AND	R2, R3, R1, LSL #0
; gpio_remap start address is: 16 (R4)
0x031C	0x4614    MOV	R4, R2
;__Lib_GPIO_32F10x.c, 310 :: 		
0x031E	0xF0036100  AND	R1, R3, #134217728
0x0322	0x0EC9    LSRS	R1, R1, #27
; newstate start address is: 12 (R3)
0x0324	0x460B    MOV	R3, R1
;__Lib_GPIO_32F10x.c, 312 :: 		
0x0326	0xF0024100  AND	R1, R2, #-2147483648
0x032A	0xF1B14F00  CMP	R1, #-2147483648
0x032E	0xD102    BNE	L_GPIO_Alternate_Function_Enable66
;__Lib_GPIO_32F10x.c, 314 :: 		
0x0330	0x4935    LDR	R1, [PC, #212]
; tmpreg start address is: 8 (R2)
0x0332	0x680A    LDR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 315 :: 		
; tmpreg end address is: 8 (R2)
0x0334	0xE001    B	L_GPIO_Alternate_Function_Enable67
L_GPIO_Alternate_Function_Enable66:
;__Lib_GPIO_32F10x.c, 318 :: 		
0x0336	0x4935    LDR	R1, [PC, #212]
; tmpreg start address is: 8 (R2)
0x0338	0x680A    LDR	R2, [R1, #0]
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 319 :: 		
L_GPIO_Alternate_Function_Enable67:
;__Lib_GPIO_32F10x.c, 321 :: 		
; tmpreg start address is: 8 (R2)
0x033A	0xF4042170  AND	R1, R4, #983040
0x033E	0x0C09    LSRS	R1, R1, #16
; tmpmask start address is: 24 (R6)
0x0340	0x460E    MOV	R6, R1
;__Lib_GPIO_32F10x.c, 322 :: 		
0x0342	0xF64F71FF  MOVW	R1, #65535
0x0346	0xEA040101  AND	R1, R4, R1, LSL #0
; tmp start address is: 20 (R5)
0x034A	0x460D    MOV	R5, R1
;__Lib_GPIO_32F10x.c, 324 :: 		
0x034C	0xF4041140  AND	R1, R4, #3145728
0x0350	0xF5B11F40  CMP	R1, #3145728
0x0354	0xD10D    BNE	L_GPIO_Alternate_Function_Enable68
; tmpmask end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 326 :: 		
0x0356	0xF06F6170  MVN	R1, #251658240
0x035A	0xEA020101  AND	R1, R2, R1, LSL #0
; tmpreg end address is: 8 (R2)
; tmpreg start address is: 24 (R6)
0x035E	0x460E    MOV	R6, R1
;__Lib_GPIO_32F10x.c, 327 :: 		
0x0360	0x492A    LDR	R1, [PC, #168]
0x0362	0x680A    LDR	R2, [R1, #0]
0x0364	0xF06F6170  MVN	R1, #251658240
0x0368	0x400A    ANDS	R2, R1
0x036A	0x4928    LDR	R1, [PC, #160]
0x036C	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 328 :: 		
0x036E	0x4632    MOV	R2, R6
; tmpreg end address is: 24 (R6)
0x0370	0xE016    B	L_GPIO_Alternate_Function_Enable69
L_GPIO_Alternate_Function_Enable68:
;__Lib_GPIO_32F10x.c, 329 :: 		
; tmpreg start address is: 8 (R2)
; tmpmask start address is: 24 (R6)
0x0372	0xF4041180  AND	R1, R4, #1048576
0x0376	0xF5B11F80  CMP	R1, #1048576
0x037A	0xD109    BNE	L_GPIO_Alternate_Function_Enable70
;__Lib_GPIO_32F10x.c, 331 :: 		
0x037C	0xF04F0103  MOV	R1, #3
0x0380	0x40B1    LSLS	R1, R6
; tmpmask end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 332 :: 		
0x0382	0x43C9    MVN	R1, R1
0x0384	0xEA020101  AND	R1, R2, R1, LSL #0
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 333 :: 		
0x0388	0xF0416170  ORR	R1, R1, #251658240
; tmpreg start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 334 :: 		
0x038C	0x460A    MOV	R2, R1
; tmpreg end address is: 4 (R1)
0x038E	0xE007    B	L_GPIO_Alternate_Function_Enable71
L_GPIO_Alternate_Function_Enable70:
;__Lib_GPIO_32F10x.c, 337 :: 		
; tmpreg start address is: 8 (R2)
0x0390	0x0D61    LSRS	R1, R4, #21
0x0392	0x0109    LSLS	R1, R1, #4
0x0394	0xFA05F101  LSL	R1, R5, R1
0x0398	0x43C9    MVN	R1, R1
0x039A	0x400A    ANDS	R2, R1
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 338 :: 		
0x039C	0xF0426270  ORR	R2, R2, #251658240
; tmpreg start address is: 8 (R2)
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 339 :: 		
L_GPIO_Alternate_Function_Enable71:
; tmpreg start address is: 8 (R2)
; tmpreg end address is: 8 (R2)
L_GPIO_Alternate_Function_Enable69:
;__Lib_GPIO_32F10x.c, 341 :: 		
; tmpreg start address is: 8 (R2)
0x03A0	0xB12B    CBZ	R3, L__GPIO_Alternate_Function_Enable106
; newstate end address is: 12 (R3)
;__Lib_GPIO_32F10x.c, 343 :: 		
0x03A2	0x0D61    LSRS	R1, R4, #21
0x03A4	0x0109    LSLS	R1, R1, #4
0x03A6	0xFA05F101  LSL	R1, R5, R1
; tmp end address is: 20 (R5)
0x03AA	0x430A    ORRS	R2, R1
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 344 :: 		
0x03AC	0xE7FF    B	L_GPIO_Alternate_Function_Enable72
L__GPIO_Alternate_Function_Enable106:
;__Lib_GPIO_32F10x.c, 341 :: 		
;__Lib_GPIO_32F10x.c, 344 :: 		
L_GPIO_Alternate_Function_Enable72:
;__Lib_GPIO_32F10x.c, 346 :: 		
; tmpreg start address is: 8 (R2)
0x03AE	0xF0044100  AND	R1, R4, #-2147483648
; gpio_remap end address is: 16 (R4)
0x03B2	0xF1B14F00  CMP	R1, #-2147483648
0x03B6	0xD102    BNE	L_GPIO_Alternate_Function_Enable73
;__Lib_GPIO_32F10x.c, 348 :: 		
0x03B8	0x4913    LDR	R1, [PC, #76]
0x03BA	0x600A    STR	R2, [R1, #0]
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 349 :: 		
0x03BC	0xE001    B	L_GPIO_Alternate_Function_Enable74
L_GPIO_Alternate_Function_Enable73:
;__Lib_GPIO_32F10x.c, 352 :: 		
; tmpreg start address is: 8 (R2)
0x03BE	0x4913    LDR	R1, [PC, #76]
0x03C0	0x600A    STR	R2, [R1, #0]
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 353 :: 		
L_GPIO_Alternate_Function_Enable74:
;__Lib_GPIO_32F10x.c, 356 :: 		
; i start address is: 40 (R10)
0x03C2	0xF2400A00  MOVW	R10, #0
; module end address is: 0 (R0)
; i end address is: 40 (R10)
0x03C6	0x4681    MOV	R9, R0
;__Lib_GPIO_32F10x.c, 357 :: 		
L_GPIO_Alternate_Function_Enable75:
; i start address is: 40 (R10)
; module start address is: 36 (R9)
0x03C8	0xEA4F018A  LSL	R1, R10, #2
0x03CC	0xEB090101  ADD	R1, R9, R1, LSL #0
0x03D0	0x6809    LDR	R1, [R1, #0]
0x03D2	0xF1B13FFF  CMP	R1, #-1
0x03D6	0xD010    BEQ	L_GPIO_Alternate_Function_Enable76
;__Lib_GPIO_32F10x.c, 358 :: 		
0x03D8	0xF1090134  ADD	R1, R9, #52
0x03DC	0xEA4F038A  LSL	R3, R10, #2
0x03E0	0x18C9    ADDS	R1, R1, R3
0x03E2	0x6809    LDR	R1, [R1, #0]
0x03E4	0x460A    MOV	R2, R1
0x03E6	0xEB090103  ADD	R1, R9, R3, LSL #0
0x03EA	0x6809    LDR	R1, [R1, #0]
0x03EC	0x4608    MOV	R0, R1
0x03EE	0x4611    MOV	R1, R2
0x03F0	0xF7FFFEB4  BL	__Lib_GPIO_32F10x_GPIO_Configure_Pin+0
;__Lib_GPIO_32F10x.c, 359 :: 		
0x03F4	0xF10A0A01  ADD	R10, R10, #1
;__Lib_GPIO_32F10x.c, 360 :: 		
; module end address is: 36 (R9)
; i end address is: 40 (R10)
0x03F8	0xE7E6    B	L_GPIO_Alternate_Function_Enable75
L_GPIO_Alternate_Function_Enable76:
;__Lib_GPIO_32F10x.c, 363 :: 		
L_end_GPIO_Alternate_Function_Enable:
0x03FA	0xF8DDE000  LDR	LR, [SP, #0]
0x03FE	0xB001    ADD	SP, SP, #4
0x0400	0x4770    BX	LR
0x0402	0xBF00    NOP
0x0404	0x03004242  	RCC_APB2ENRbits+0
0x0408	0x001C4001  	AFIO_MAPR2+0
0x040C	0x00044001  	AFIO_MAPR+0
; end of _GPIO_Alternate_Function_Enable
__Lib_GPIO_32F10x_GPIO_Configure_Pin:
;__Lib_GPIO_32F10x.c, 282 :: 		
; config start address is: 4 (R1)
; af_pin start address is: 0 (R0)
0x015C	0xB083    SUB	SP, SP, #12
0x015E	0xF8CDE000  STR	LR, [SP, #0]
; config end address is: 4 (R1)
; af_pin end address is: 0 (R0)
; af_pin start address is: 0 (R0)
; config start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 286 :: 		
0x0162	0xF00003FF  AND	R3, R0, #255
; af_pin end address is: 0 (R0)
0x0166	0x091A    LSRS	R2, R3, #4
; port start address is: 0 (R0)
0x0168	0x4610    MOV	R0, R2
;__Lib_GPIO_32F10x.c, 287 :: 		
0x016A	0xF003020F  AND	R2, R3, #15
; pin start address is: 12 (R3)
0x016E	0x4613    MOV	R3, R2
;__Lib_GPIO_32F10x.c, 290 :: 		
0x0170	0xE014    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin57
; port end address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 291 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin59:
0x0172	0x4A19    LDR	R2, [PC, #100]
0x0174	0x9202    STR	R2, [SP, #8]
0x0176	0xE01F    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 292 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin60:
0x0178	0x4A18    LDR	R2, [PC, #96]
0x017A	0x9202    STR	R2, [SP, #8]
0x017C	0xE01C    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 293 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin61:
0x017E	0x4A18    LDR	R2, [PC, #96]
0x0180	0x9202    STR	R2, [SP, #8]
0x0182	0xE019    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 294 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin62:
0x0184	0x4A17    LDR	R2, [PC, #92]
0x0186	0x9202    STR	R2, [SP, #8]
0x0188	0xE016    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 295 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin63:
0x018A	0x4A17    LDR	R2, [PC, #92]
0x018C	0x9202    STR	R2, [SP, #8]
0x018E	0xE013    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 296 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin64:
0x0190	0x4A16    LDR	R2, [PC, #88]
0x0192	0x9202    STR	R2, [SP, #8]
0x0194	0xE010    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 297 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin65:
0x0196	0x4A16    LDR	R2, [PC, #88]
0x0198	0x9202    STR	R2, [SP, #8]
0x019A	0xE00D    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 298 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin57:
; port start address is: 0 (R0)
0x019C	0x2800    CMP	R0, #0
0x019E	0xD0E8    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin59
0x01A0	0x2801    CMP	R0, #1
0x01A2	0xD0E9    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin60
0x01A4	0x2802    CMP	R0, #2
0x01A6	0xD0EA    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin61
0x01A8	0x2803    CMP	R0, #3
0x01AA	0xD0EB    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin62
0x01AC	0x2804    CMP	R0, #4
0x01AE	0xD0EC    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin63
0x01B0	0x2805    CMP	R0, #5
0x01B2	0xD0ED    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin64
0x01B4	0x2806    CMP	R0, #6
0x01B6	0xD0EE    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin65
; port end address is: 0 (R0)
L___Lib_GPIO_32F10x_GPIO_Configure_Pin58:
;__Lib_GPIO_32F10x.c, 300 :: 		
0x01B8	0x2201    MOVS	R2, #1
0x01BA	0xB212    SXTH	R2, R2
0x01BC	0x409A    LSLS	R2, R3
; pin end address is: 12 (R3)
0x01BE	0xF8AD2004  STRH	R2, [SP, #4]
; config end address is: 4 (R1)
0x01C2	0x9802    LDR	R0, [SP, #8]
0x01C4	0x460A    MOV	R2, R1
0x01C6	0xF8BD1004  LDRH	R1, [SP, #4]
0x01CA	0xF000FC61  BL	_GPIO_Config+0
;__Lib_GPIO_32F10x.c, 301 :: 		
L_end_GPIO_Configure_Pin:
0x01CE	0xF8DDE000  LDR	LR, [SP, #0]
0x01D2	0xB003    ADD	SP, SP, #12
0x01D4	0x4770    BX	LR
0x01D6	0xBF00    NOP
0x01D8	0x08004001  	#1073809408
0x01DC	0x0C004001  	#1073810432
0x01E0	0x10004001  	#1073811456
0x01E4	0x14004001  	#1073812480
0x01E8	0x18004001  	#1073813504
0x01EC	0x1C004001  	#1073814528
0x01F0	0x20004001  	#1073815552
; end of __Lib_GPIO_32F10x_GPIO_Configure_Pin
easymx_v7_STM32F107VC__uartInit_2:
;__em_f107vc_uart.c, 35 :: 		static T_mikrobus_ret _uartInit_2(const uint32_t* cfg)
; cfg start address is: 0 (R0)
0x13C0	0xB081    SUB	SP, SP, #4
0x13C2	0xF8CDE000  STR	LR, [SP, #0]
; cfg end address is: 0 (R0)
; cfg start address is: 0 (R0)
;__em_f107vc_uart.c, 37 :: 		UART2_Init_Advanced( (unsigned long) cfg[0], (unsigned int) cfg[1], (unsigned int) cfg[2], (unsigned int)cfg[3], &_GPIO_MODULE_USART2_PD56);
0x13C6	0x4D0B    LDR	R5, [PC, #44]
0x13C8	0xF200010C  ADDW	R1, R0, #12
0x13CC	0x680C    LDR	R4, [R1, #0]
0x13CE	0xF2000108  ADDW	R1, R0, #8
0x13D2	0x680B    LDR	R3, [R1, #0]
0x13D4	0x1D01    ADDS	R1, R0, #4
0x13D6	0x680A    LDR	R2, [R1, #0]
0x13D8	0x6801    LDR	R1, [R0, #0]
; cfg end address is: 0 (R0)
0x13DA	0x4608    MOV	R0, R1
0x13DC	0xB291    UXTH	R1, R2
0x13DE	0xB29A    UXTH	R2, R3
0x13E0	0xB2A3    UXTH	R3, R4
0x13E2	0xB420    PUSH	(R5)
0x13E4	0xF7FFFDE6  BL	_UART2_Init_Advanced+0
0x13E8	0xB001    ADD	SP, SP, #4
;__em_f107vc_uart.c, 38 :: 		return _MIKROBUS_OK;
0x13EA	0x2000    MOVS	R0, __MIKROBUS_OK
;__em_f107vc_uart.c, 39 :: 		}
L_end__uartInit_2:
0x13EC	0xF8DDE000  LDR	LR, [SP, #0]
0x13F0	0xB001    ADD	SP, SP, #4
0x13F2	0x4770    BX	LR
0x13F4	0x23B00000  	__GPIO_MODULE_USART2_PD56+0
; end of easymx_v7_STM32F107VC__uartInit_2
_UART2_Init_Advanced:
;__Lib_UART_123_45.c, 378 :: 		
; stop_bits start address is: 12 (R3)
; parity start address is: 8 (R2)
; data_bits start address is: 4 (R1)
; baud_rate start address is: 0 (R0)
0x0FB4	0xB081    SUB	SP, SP, #4
0x0FB6	0xF8CDE000  STR	LR, [SP, #0]
; stop_bits end address is: 12 (R3)
; parity end address is: 8 (R2)
; data_bits end address is: 4 (R1)
; baud_rate end address is: 0 (R0)
; baud_rate start address is: 0 (R0)
; data_bits start address is: 4 (R1)
; parity start address is: 8 (R2)
; stop_bits start address is: 12 (R3)
; module start address is: 20 (R5)
0x0FBA	0x9D01    LDR	R5, [SP, #4]
;__Lib_UART_123_45.c, 380 :: 		
0x0FBC	0x462C    MOV	R4, R5
; module end address is: 20 (R5)
0x0FBE	0xB410    PUSH	(R4)
; parity end address is: 8 (R2)
0x0FC0	0xB408    PUSH	(R3)
0x0FC2	0xB293    UXTH	R3, R2
0x0FC4	0xB28A    UXTH	R2, R1
; data_bits end address is: 4 (R1)
0x0FC6	0x4601    MOV	R1, R0
; baud_rate end address is: 0 (R0)
0x0FC8	0x4803    LDR	R0, [PC, #12]
; stop_bits end address is: 12 (R3)
0x0FCA	0xF7FFFC21  BL	__Lib_UART_123_45_UARTx_Init_Advanced+0
0x0FCE	0xB002    ADD	SP, SP, #8
;__Lib_UART_123_45.c, 381 :: 		
L_end_UART2_Init_Advanced:
0x0FD0	0xF8DDE000  LDR	LR, [SP, #0]
0x0FD4	0xB001    ADD	SP, SP, #4
0x0FD6	0x4770    BX	LR
0x0FD8	0x44004000  	USART2_SR+0
; end of _UART2_Init_Advanced
_mikrobus_logInit:
;easymx_v7_STM32F107VC.c, 283 :: 		T_mikrobus_ret mikrobus_logInit(T_log_bus port, const uint32_t baud)
; baud start address is: 4 (R1)
; port start address is: 0 (R0)
0x1C8C	0xB081    SUB	SP, SP, #4
0x1C8E	0xF8CDE000  STR	LR, [SP, #0]
; baud end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; baud start address is: 4 (R1)
;easymx_v7_STM32F107VC.c, 285 :: 		switch( port )
0x1C92	0xE011    B	L_mikrobus_logInit88
; port end address is: 0 (R0)
;easymx_v7_STM32F107VC.c, 288 :: 		case _MIKROBUS1 : return _log_init1( baud );
L_mikrobus_logInit90:
0x1C94	0x4608    MOV	R0, R1
; baud end address is: 4 (R1)
0x1C96	0xF7FFFB77  BL	easymx_v7_STM32F107VC__log_init1+0
0x1C9A	0xE016    B	L_end_mikrobus_logInit
;easymx_v7_STM32F107VC.c, 291 :: 		case _MIKROBUS2: return _log_init2( baud );
L_mikrobus_logInit91:
; baud start address is: 4 (R1)
0x1C9C	0x4608    MOV	R0, R1
; baud end address is: 4 (R1)
0x1C9E	0xF7FFFBAB  BL	easymx_v7_STM32F107VC__log_init2+0
0x1CA2	0xE012    B	L_end_mikrobus_logInit
;easymx_v7_STM32F107VC.c, 309 :: 		case _LOG_USBUART_A : return _log_initUartA( baud );
L_mikrobus_logInit92:
; baud start address is: 4 (R1)
0x1CA4	0x4608    MOV	R0, R1
; baud end address is: 4 (R1)
0x1CA6	0xF7FFFBDF  BL	easymx_v7_STM32F107VC__log_initUartA+0
0x1CAA	0xE00E    B	L_end_mikrobus_logInit
;easymx_v7_STM32F107VC.c, 312 :: 		case _LOG_USBUART_B : return _log_initUartB( baud );
L_mikrobus_logInit93:
; baud start address is: 4 (R1)
0x1CAC	0x4608    MOV	R0, R1
; baud end address is: 4 (R1)
0x1CAE	0xF7FFFBBF  BL	easymx_v7_STM32F107VC__log_initUartB+0
0x1CB2	0xE00A    B	L_end_mikrobus_logInit
;easymx_v7_STM32F107VC.c, 314 :: 		default : return _MIKROBUS_ERR_BUS;
L_mikrobus_logInit94:
0x1CB4	0x2001    MOVS	R0, #1
0x1CB6	0xE008    B	L_end_mikrobus_logInit
;easymx_v7_STM32F107VC.c, 315 :: 		}
L_mikrobus_logInit88:
; baud start address is: 4 (R1)
; port start address is: 0 (R0)
0x1CB8	0x2800    CMP	R0, #0
0x1CBA	0xD0EB    BEQ	L_mikrobus_logInit90
0x1CBC	0x2801    CMP	R0, #1
0x1CBE	0xD0ED    BEQ	L_mikrobus_logInit91
0x1CC0	0x2820    CMP	R0, #32
0x1CC2	0xD0EF    BEQ	L_mikrobus_logInit92
0x1CC4	0x2830    CMP	R0, #48
0x1CC6	0xD0F1    BEQ	L_mikrobus_logInit93
; port end address is: 0 (R0)
; baud end address is: 4 (R1)
0x1CC8	0xE7F4    B	L_mikrobus_logInit94
;easymx_v7_STM32F107VC.c, 317 :: 		}
L_end_mikrobus_logInit:
0x1CCA	0xF8DDE000  LDR	LR, [SP, #0]
0x1CCE	0xB001    ADD	SP, SP, #4
0x1CD0	0x4770    BX	LR
; end of _mikrobus_logInit
easymx_v7_STM32F107VC__log_init1:
;__em_f107vc_log.c, 23 :: 		static T_mikrobus_ret _log_init1(uint32_t baud)
; baud start address is: 0 (R0)
0x1388	0xB081    SUB	SP, SP, #4
0x138A	0xF8CDE000  STR	LR, [SP, #0]
; baud end address is: 0 (R0)
; baud start address is: 0 (R0)
;__em_f107vc_log.c, 25 :: 		UART3_Init_Advanced(baud, _UART_8_BIT_DATA, _UART_NOPARITY, _UART_ONE_STOPBIT, &_GPIO_MODULE_USART3_PD89);
0x138E	0x4909    LDR	R1, [PC, #36]
0x1390	0xB402    PUSH	(R1)
0x1392	0xF2400300  MOVW	R3, #0
0x1396	0xF2400200  MOVW	R2, #0
0x139A	0xF2400100  MOVW	R1, #0
; baud end address is: 0 (R0)
0x139E	0xF7FFFDE7  BL	_UART3_Init_Advanced+0
0x13A2	0xB001    ADD	SP, SP, #4
;__em_f107vc_log.c, 26 :: 		logger = UART3_Write;
0x13A4	0x4A04    LDR	R2, [PC, #16]
0x13A6	0x4905    LDR	R1, [PC, #20]
0x13A8	0x600A    STR	R2, [R1, #0]
;__em_f107vc_log.c, 27 :: 		return 0;
0x13AA	0x2000    MOVS	R0, #0
;__em_f107vc_log.c, 28 :: 		}
L_end__log_init1:
0x13AC	0xF8DDE000  LDR	LR, [SP, #0]
0x13B0	0xB001    ADD	SP, SP, #4
0x13B2	0x4770    BX	LR
0x13B4	0x24880000  	__GPIO_MODULE_USART3_PD89+0
0x13B8	0x10590000  	_UART3_Write+0
0x13BC	0x01D42000  	_logger+0
; end of easymx_v7_STM32F107VC__log_init1
easymx_v7_STM32F107VC__log_init2:
;__em_f107vc_log.c, 30 :: 		static T_mikrobus_ret _log_init2(uint32_t baud)
; baud start address is: 0 (R0)
0x13F8	0xB081    SUB	SP, SP, #4
0x13FA	0xF8CDE000  STR	LR, [SP, #0]
; baud end address is: 0 (R0)
; baud start address is: 0 (R0)
;__em_f107vc_log.c, 32 :: 		UART2_Init_Advanced(baud, _UART_8_BIT_DATA, _UART_NOPARITY, _UART_ONE_STOPBIT, &_GPIO_MODULE_USART2_PD56);
0x13FE	0x4909    LDR	R1, [PC, #36]
0x1400	0xB402    PUSH	(R1)
0x1402	0xF2400300  MOVW	R3, #0
0x1406	0xF2400200  MOVW	R2, #0
0x140A	0xF2400100  MOVW	R1, #0
; baud end address is: 0 (R0)
0x140E	0xF7FFFDD1  BL	_UART2_Init_Advanced+0
0x1412	0xB001    ADD	SP, SP, #4
;__em_f107vc_log.c, 33 :: 		logger = UART2_Write;
0x1414	0x4A04    LDR	R2, [PC, #16]
0x1416	0x4905    LDR	R1, [PC, #20]
0x1418	0x600A    STR	R2, [R1, #0]
;__em_f107vc_log.c, 34 :: 		return 0;
0x141A	0x2000    MOVS	R0, #0
;__em_f107vc_log.c, 35 :: 		}
L_end__log_init2:
0x141C	0xF8DDE000  LDR	LR, [SP, #0]
0x1420	0xB001    ADD	SP, SP, #4
0x1422	0x4770    BX	LR
0x1424	0x23B00000  	__GPIO_MODULE_USART2_PD56+0
0x1428	0x10050000  	_UART2_Write+0
0x142C	0x01D42000  	_logger+0
; end of easymx_v7_STM32F107VC__log_init2
easymx_v7_STM32F107VC__log_initUartA:
;__em_f107vc_log.c, 37 :: 		static T_mikrobus_ret _log_initUartA(uint32_t baud)
; baud start address is: 0 (R0)
0x1468	0xB081    SUB	SP, SP, #4
0x146A	0xF8CDE000  STR	LR, [SP, #0]
; baud end address is: 0 (R0)
; baud start address is: 0 (R0)
;__em_f107vc_log.c, 39 :: 		UART1_Init_Advanced(baud, _UART_8_BIT_DATA, _UART_NOPARITY, _UART_ONE_STOPBIT, &_GPIO_MODULE_USART1_PA9_10);
0x146E	0x4909    LDR	R1, [PC, #36]
0x1470	0xB402    PUSH	(R1)
0x1472	0xF2400300  MOVW	R3, #0
0x1476	0xF2400200  MOVW	R2, #0
0x147A	0xF2400100  MOVW	R1, #0
; baud end address is: 0 (R0)
0x147E	0xF7FFFDAD  BL	_UART1_Init_Advanced+0
0x1482	0xB001    ADD	SP, SP, #4
;__em_f107vc_log.c, 40 :: 		logger = UART1_Write;
0x1484	0x4A04    LDR	R2, [PC, #16]
0x1486	0x4905    LDR	R1, [PC, #20]
0x1488	0x600A    STR	R2, [R1, #0]
;__em_f107vc_log.c, 41 :: 		return 0;
0x148A	0x2000    MOVS	R0, #0
;__em_f107vc_log.c, 42 :: 		}
L_end__log_initUartA:
0x148C	0xF8DDE000  LDR	LR, [SP, #0]
0x1490	0xB001    ADD	SP, SP, #4
0x1492	0x4770    BX	LR
0x1494	0x241C0000  	__GPIO_MODULE_USART1_PA9_10+0
0x1498	0x0F990000  	_UART1_Write+0
0x149C	0x01D42000  	_logger+0
; end of easymx_v7_STM32F107VC__log_initUartA
_UART1_Init_Advanced:
;__Lib_UART_123_45.c, 372 :: 		
; stop_bits start address is: 12 (R3)
; parity start address is: 8 (R2)
; data_bits start address is: 4 (R1)
; baud_rate start address is: 0 (R0)
0x0FDC	0xB081    SUB	SP, SP, #4
0x0FDE	0xF8CDE000  STR	LR, [SP, #0]
; stop_bits end address is: 12 (R3)
; parity end address is: 8 (R2)
; data_bits end address is: 4 (R1)
; baud_rate end address is: 0 (R0)
; baud_rate start address is: 0 (R0)
; data_bits start address is: 4 (R1)
; parity start address is: 8 (R2)
; stop_bits start address is: 12 (R3)
; module start address is: 20 (R5)
0x0FE2	0x9D01    LDR	R5, [SP, #4]
;__Lib_UART_123_45.c, 374 :: 		
0x0FE4	0x462C    MOV	R4, R5
; module end address is: 20 (R5)
0x0FE6	0xB410    PUSH	(R4)
; parity end address is: 8 (R2)
0x0FE8	0xB408    PUSH	(R3)
0x0FEA	0xB293    UXTH	R3, R2
0x0FEC	0xB28A    UXTH	R2, R1
; data_bits end address is: 4 (R1)
0x0FEE	0x4601    MOV	R1, R0
; baud_rate end address is: 0 (R0)
0x0FF0	0x4803    LDR	R0, [PC, #12]
; stop_bits end address is: 12 (R3)
0x0FF2	0xF7FFFC0D  BL	__Lib_UART_123_45_UARTx_Init_Advanced+0
0x0FF6	0xB002    ADD	SP, SP, #8
;__Lib_UART_123_45.c, 375 :: 		
L_end_UART1_Init_Advanced:
0x0FF8	0xF8DDE000  LDR	LR, [SP, #0]
0x0FFC	0xB001    ADD	SP, SP, #4
0x0FFE	0x4770    BX	LR
0x1000	0x38004001  	USART1_SR+0
; end of _UART1_Init_Advanced
easymx_v7_STM32F107VC__log_initUartB:
;__em_f107vc_log.c, 44 :: 		static T_mikrobus_ret _log_initUartB(uint32_t baud)
; baud start address is: 0 (R0)
0x1430	0xB081    SUB	SP, SP, #4
0x1432	0xF8CDE000  STR	LR, [SP, #0]
; baud end address is: 0 (R0)
; baud start address is: 0 (R0)
;__em_f107vc_log.c, 46 :: 		UART2_Init_Advanced(baud, _UART_8_BIT_DATA, _UART_NOPARITY, _UART_ONE_STOPBIT, &_GPIO_MODULE_USART2_PD56);
0x1436	0x4909    LDR	R1, [PC, #36]
0x1438	0xB402    PUSH	(R1)
0x143A	0xF2400300  MOVW	R3, #0
0x143E	0xF2400200  MOVW	R2, #0
0x1442	0xF2400100  MOVW	R1, #0
; baud end address is: 0 (R0)
0x1446	0xF7FFFDB5  BL	_UART2_Init_Advanced+0
0x144A	0xB001    ADD	SP, SP, #4
;__em_f107vc_log.c, 47 :: 		logger = UART2_Write;
0x144C	0x4A04    LDR	R2, [PC, #16]
0x144E	0x4905    LDR	R1, [PC, #20]
0x1450	0x600A    STR	R2, [R1, #0]
;__em_f107vc_log.c, 48 :: 		return 0;
0x1452	0x2000    MOVS	R0, #0
;__em_f107vc_log.c, 49 :: 		}
L_end__log_initUartB:
0x1454	0xF8DDE000  LDR	LR, [SP, #0]
0x1458	0xB001    ADD	SP, SP, #4
0x145A	0x4770    BX	LR
0x145C	0x23B00000  	__GPIO_MODULE_USART2_PD56+0
0x1460	0x10050000  	_UART2_Write+0
0x1464	0x01D42000  	_logger+0
; end of easymx_v7_STM32F107VC__log_initUartB
_mikrobus_logWrite:
;easymx_v7_STM32F107VC.c, 319 :: 		T_mikrobus_ret mikrobus_logWrite(uint8_t* data_, T_log_format format)
; format start address is: 4 (R1)
; data_ start address is: 0 (R0)
0x1C1C	0xB083    SUB	SP, SP, #12
0x1C1E	0xF8CDE000  STR	LR, [SP, #0]
0x1C22	0x4602    MOV	R2, R0
; format end address is: 4 (R1)
; data_ end address is: 0 (R0)
; data_ start address is: 8 (R2)
; format start address is: 4 (R1)
;easymx_v7_STM32F107VC.c, 321 :: 		uint8_t *ptr = data_;
; ptr start address is: 0 (R0)
0x1C24	0x4610    MOV	R0, R2
; data_ end address is: 8 (R2)
;easymx_v7_STM32F107VC.c, 322 :: 		uint8_t row = 13;
0x1C26	0x220D    MOVS	R2, #13
0x1C28	0xF88D2008  STRB	R2, [SP, #8]
0x1C2C	0x220A    MOVS	R2, #10
0x1C2E	0xF88D2009  STRB	R2, [SP, #9]
;easymx_v7_STM32F107VC.c, 323 :: 		uint8_t line = 10;
;easymx_v7_STM32F107VC.c, 324 :: 		switch( format )
0x1C32	0xE01F    B	L_mikrobus_logWrite95
; format end address is: 4 (R1)
;easymx_v7_STM32F107VC.c, 326 :: 		case _LOG_BYTE :
L_mikrobus_logWrite97:
;easymx_v7_STM32F107VC.c, 327 :: 		_log_write( ptr );
; ptr end address is: 0 (R0)
0x1C34	0xF7FFFA7A  BL	easymx_v7_STM32F107VC__log_write+0
;easymx_v7_STM32F107VC.c, 328 :: 		break;
0x1C38	0xE023    B	L_mikrobus_logWrite96
;easymx_v7_STM32F107VC.c, 329 :: 		case _LOG_TEXT :
L_mikrobus_logWrite98:
;easymx_v7_STM32F107VC.c, 330 :: 		while( *ptr )
; ptr start address is: 0 (R0)
L_mikrobus_logWrite99:
; ptr end address is: 0 (R0)
; ptr start address is: 0 (R0)
0x1C3A	0x7802    LDRB	R2, [R0, #0]
0x1C3C	0xB12A    CBZ	R2, L_mikrobus_logWrite100
;easymx_v7_STM32F107VC.c, 332 :: 		_log_write( ptr );
0x1C3E	0x9001    STR	R0, [SP, #4]
0x1C40	0xF7FFFA74  BL	easymx_v7_STM32F107VC__log_write+0
0x1C44	0x9801    LDR	R0, [SP, #4]
;easymx_v7_STM32F107VC.c, 333 :: 		ptr++;
0x1C46	0x1C40    ADDS	R0, R0, #1
;easymx_v7_STM32F107VC.c, 334 :: 		}
; ptr end address is: 0 (R0)
0x1C48	0xE7F7    B	L_mikrobus_logWrite99
L_mikrobus_logWrite100:
;easymx_v7_STM32F107VC.c, 335 :: 		break;
0x1C4A	0xE01A    B	L_mikrobus_logWrite96
;easymx_v7_STM32F107VC.c, 336 :: 		case _LOG_LINE :
L_mikrobus_logWrite101:
;easymx_v7_STM32F107VC.c, 337 :: 		while( *ptr )
; ptr start address is: 0 (R0)
L_mikrobus_logWrite102:
; ptr end address is: 0 (R0)
; ptr start address is: 0 (R0)
0x1C4C	0x7802    LDRB	R2, [R0, #0]
0x1C4E	0xB12A    CBZ	R2, L_mikrobus_logWrite103
;easymx_v7_STM32F107VC.c, 339 :: 		_log_write( ptr );
0x1C50	0x9001    STR	R0, [SP, #4]
0x1C52	0xF7FFFA6B  BL	easymx_v7_STM32F107VC__log_write+0
0x1C56	0x9801    LDR	R0, [SP, #4]
;easymx_v7_STM32F107VC.c, 340 :: 		ptr++;
0x1C58	0x1C40    ADDS	R0, R0, #1
;easymx_v7_STM32F107VC.c, 341 :: 		}
; ptr end address is: 0 (R0)
0x1C5A	0xE7F7    B	L_mikrobus_logWrite102
L_mikrobus_logWrite103:
;easymx_v7_STM32F107VC.c, 342 :: 		_log_write( &row );
0x1C5C	0xAA02    ADD	R2, SP, #8
0x1C5E	0x4610    MOV	R0, R2
0x1C60	0xF7FFFA64  BL	easymx_v7_STM32F107VC__log_write+0
;easymx_v7_STM32F107VC.c, 343 :: 		_log_write( &line );
0x1C64	0xF10D0209  ADD	R2, SP, #9
0x1C68	0x4610    MOV	R0, R2
0x1C6A	0xF7FFFA5F  BL	easymx_v7_STM32F107VC__log_write+0
;easymx_v7_STM32F107VC.c, 344 :: 		break;
0x1C6E	0xE008    B	L_mikrobus_logWrite96
;easymx_v7_STM32F107VC.c, 345 :: 		default :
L_mikrobus_logWrite104:
;easymx_v7_STM32F107VC.c, 346 :: 		return _MIKROBUS_ERR_LOG;
0x1C70	0x2006    MOVS	R0, #6
0x1C72	0xE007    B	L_end_mikrobus_logWrite
;easymx_v7_STM32F107VC.c, 347 :: 		}
L_mikrobus_logWrite95:
; ptr start address is: 0 (R0)
; format start address is: 4 (R1)
0x1C74	0x2900    CMP	R1, #0
0x1C76	0xD0DD    BEQ	L_mikrobus_logWrite97
0x1C78	0x2901    CMP	R1, #1
0x1C7A	0xD0DE    BEQ	L_mikrobus_logWrite98
0x1C7C	0x2902    CMP	R1, #2
0x1C7E	0xD0E5    BEQ	L_mikrobus_logWrite101
; format end address is: 4 (R1)
; ptr end address is: 0 (R0)
0x1C80	0xE7F6    B	L_mikrobus_logWrite104
L_mikrobus_logWrite96:
;easymx_v7_STM32F107VC.c, 348 :: 		return 0;
0x1C82	0x2000    MOVS	R0, #0
;easymx_v7_STM32F107VC.c, 349 :: 		}
L_end_mikrobus_logWrite:
0x1C84	0xF8DDE000  LDR	LR, [SP, #0]
0x1C88	0xB003    ADD	SP, SP, #12
0x1C8A	0x4770    BX	LR
; end of _mikrobus_logWrite
easymx_v7_STM32F107VC__log_write:
;__em_f107vc_log.c, 17 :: 		static T_mikrobus_ret _log_write(uint8_t *data_)
; data_ start address is: 0 (R0)
0x112C	0xB081    SUB	SP, SP, #4
0x112E	0xF8CDE000  STR	LR, [SP, #0]
; data_ end address is: 0 (R0)
; data_ start address is: 0 (R0)
;__em_f107vc_log.c, 19 :: 		logger( *data_ );
0x1132	0x7801    LDRB	R1, [R0, #0]
; data_ end address is: 0 (R0)
0x1134	0xB2CC    UXTB	R4, R1
0x1136	0xB2A0    UXTH	R0, R4
0x1138	0x4C03    LDR	R4, [PC, #12]
0x113A	0x6824    LDR	R4, [R4, #0]
0x113C	0x47A0    BLX	R4
;__em_f107vc_log.c, 20 :: 		return 0;
0x113E	0x2000    MOVS	R0, #0
;__em_f107vc_log.c, 21 :: 		}
L_end__log_write:
0x1140	0xF8DDE000  LDR	LR, [SP, #0]
0x1144	0xB001    ADD	SP, SP, #4
0x1146	0x4770    BX	LR
0x1148	0x01D42000  	_logger+0
; end of easymx_v7_STM32F107VC__log_write
_UART1_Write:
;__Lib_UART_123_45.c, 41 :: 		
; _data start address is: 0 (R0)
0x0F98	0xB081    SUB	SP, SP, #4
0x0F9A	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45.c, 42 :: 		
0x0F9E	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x0FA0	0x4803    LDR	R0, [PC, #12]
0x0FA2	0xF7FFFC07  BL	__Lib_UART_123_45_UARTx_Write+0
;__Lib_UART_123_45.c, 43 :: 		
L_end_UART1_Write:
0x0FA6	0xF8DDE000  LDR	LR, [SP, #0]
0x0FAA	0xB001    ADD	SP, SP, #4
0x0FAC	0x4770    BX	LR
0x0FAE	0xBF00    NOP
0x0FB0	0x38004001  	USART1_SR+0
; end of _UART1_Write
__Lib_UART_123_45_UARTx_Write:
;__Lib_UART_123_45.c, 35 :: 		
; _data start address is: 4 (R1)
; UART_Base start address is: 0 (R0)
0x07B4	0xB081    SUB	SP, SP, #4
; _data end address is: 4 (R1)
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
; _data start address is: 4 (R1)
0x07B6	0xF8AD1000  STRH	R1, [SP, #0]
; UART_Base end address is: 0 (R0)
; _data end address is: 4 (R1)
0x07BA	0x4601    MOV	R1, R0
0x07BC	0xF8BD0000  LDRH	R0, [SP, #0]
;__Lib_UART_123_45.c, 36 :: 		
L___Lib_UART_123_45_UARTx_Write0:
; _data start address is: 0 (R0)
; UART_Base start address is: 4 (R1)
0x07C0	0x680B    LDR	R3, [R1, #0]
0x07C2	0xF3C312C0  UBFX	R2, R3, #7, #1
0x07C6	0xB902    CBNZ	R2, L___Lib_UART_123_45_UARTx_Write1
;__Lib_UART_123_45.c, 37 :: 		
0x07C8	0xE7FA    B	L___Lib_UART_123_45_UARTx_Write0
L___Lib_UART_123_45_UARTx_Write1:
;__Lib_UART_123_45.c, 38 :: 		
0x07CA	0x1D0A    ADDS	R2, R1, #4
; UART_Base end address is: 4 (R1)
0x07CC	0x6010    STR	R0, [R2, #0]
; _data end address is: 0 (R0)
;__Lib_UART_123_45.c, 39 :: 		
L_end_UARTx_Write:
0x07CE	0xB001    ADD	SP, SP, #4
0x07D0	0x4770    BX	LR
; end of __Lib_UART_123_45_UARTx_Write
_UART2_Write:
;__Lib_UART_123_45.c, 45 :: 		
; _data start address is: 0 (R0)
0x1004	0xB081    SUB	SP, SP, #4
0x1006	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45.c, 46 :: 		
0x100A	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x100C	0x4803    LDR	R0, [PC, #12]
0x100E	0xF7FFFBD1  BL	__Lib_UART_123_45_UARTx_Write+0
;__Lib_UART_123_45.c, 47 :: 		
L_end_UART2_Write:
0x1012	0xF8DDE000  LDR	LR, [SP, #0]
0x1016	0xB001    ADD	SP, SP, #4
0x1018	0x4770    BX	LR
0x101A	0xBF00    NOP
0x101C	0x44004000  	USART2_SR+0
; end of _UART2_Write
_UART3_Write:
;__Lib_UART_123_45.c, 49 :: 		
; _data start address is: 0 (R0)
0x1058	0xB081    SUB	SP, SP, #4
0x105A	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45.c, 50 :: 		
0x105E	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x1060	0x4803    LDR	R0, [PC, #12]
0x1062	0xF7FFFBA7  BL	__Lib_UART_123_45_UARTx_Write+0
;__Lib_UART_123_45.c, 51 :: 		
L_end_UART3_Write:
0x1066	0xF8DDE000  LDR	LR, [SP, #0]
0x106A	0xB001    ADD	SP, SP, #4
0x106C	0x4770    BX	LR
0x106E	0xBF00    NOP
0x1070	0x48004000  	USART3_SR+0
; end of _UART3_Write
_UART4_Write:
;__Lib_UART_123_45.c, 53 :: 		
; _data start address is: 0 (R0)
0x1074	0xB081    SUB	SP, SP, #4
0x1076	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45.c, 54 :: 		
0x107A	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x107C	0x4803    LDR	R0, [PC, #12]
0x107E	0xF7FFFB99  BL	__Lib_UART_123_45_UARTx_Write+0
;__Lib_UART_123_45.c, 55 :: 		
L_end_UART4_Write:
0x1082	0xF8DDE000  LDR	LR, [SP, #0]
0x1086	0xB001    ADD	SP, SP, #4
0x1088	0x4770    BX	LR
0x108A	0xBF00    NOP
0x108C	0x4C004000  	UART4_SR+0
; end of _UART4_Write
_UART5_Write:
;__Lib_UART_123_45.c, 57 :: 		
; _data start address is: 0 (R0)
0x1020	0xB081    SUB	SP, SP, #4
0x1022	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45.c, 58 :: 		
0x1026	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x1028	0x4803    LDR	R0, [PC, #12]
0x102A	0xF7FFFBC3  BL	__Lib_UART_123_45_UARTx_Write+0
;__Lib_UART_123_45.c, 59 :: 		
L_end_UART5_Write:
0x102E	0xF8DDE000  LDR	LR, [SP, #0]
0x1032	0xB001    ADD	SP, SP, #4
0x1034	0x4770    BX	LR
0x1036	0xBF00    NOP
0x1038	0x50004000  	UART5_SR+0
; end of _UART5_Write
_applicationInit:
;Click_LTE_IoT2_STM.c, 68 :: 		void applicationInit()
0x1EE4	0xB081    SUB	SP, SP, #4
0x1EE6	0xF8CDE000  STR	LR, [SP, #0]
;Click_LTE_IoT2_STM.c, 71 :: 		lteiot2_configTimer();
0x1EEA	0xF7FFFEF3  BL	Click_LTE_IoT2_STM_lteiot2_configTimer+0
;Click_LTE_IoT2_STM.c, 74 :: 		lteiot2_uartDriverInit((T_LTEIOT2_P)&_MIKROBUS1_GPIO, (T_LTEIOT2_P)&_MIKROBUS1_UART);
0x1EEE	0x4931    LDR	R1, [PC, #196]
0x1EF0	0x4831    LDR	R0, [PC, #196]
0x1EF2	0xF7FFFE85  BL	_lteiot2_uartDriverInit+0
;Click_LTE_IoT2_STM.c, 75 :: 		lteiot2_coreInit( lteiot2_default_handler, 1500 );
0x1EF6	0x4831    LDR	R0, [PC, #196]
0x1EF8	0xF24051DC  MOVW	R1, #1500
0x1EFC	0xF7FFFDE2  BL	_lteiot2_coreInit+0
;Click_LTE_IoT2_STM.c, 78 :: 		lteiot2_hfcEnable( true );
0x1F00	0x2001    MOVS	R0, #1
0x1F02	0xF7FFFE55  BL	_lteiot2_hfcEnable+0
;Click_LTE_IoT2_STM.c, 79 :: 		lteiot2_modulePower( true );
0x1F06	0x2001    MOVS	R0, #1
0x1F08	0xF7FFFE58  BL	_lteiot2_modulePower+0
;Click_LTE_IoT2_STM.c, 83 :: 		lteiot2_cmdSingle( &ATI[0] );
0x1F0C	0x482C    LDR	R0, [PC, #176]
0x1F0E	0xF7FFFD8D  BL	_lteiot2_cmdSingle+0
;Click_LTE_IoT2_STM.c, 84 :: 		Delay_1sec();
0x1F12	0xF7FFFC09  BL	_Delay_1sec+0
;Click_LTE_IoT2_STM.c, 86 :: 		lteiot2_cmdSingle( &AT_IPR[0] );
0x1F16	0x482B    LDR	R0, [PC, #172]
0x1F18	0xF7FFFD88  BL	_lteiot2_cmdSingle+0
;Click_LTE_IoT2_STM.c, 87 :: 		Delay_1sec();
0x1F1C	0xF7FFFC04  BL	_Delay_1sec+0
;Click_LTE_IoT2_STM.c, 89 :: 		lteiot2_cmdSingle( &AT_QCFG_1[0] );
0x1F20	0x4829    LDR	R0, [PC, #164]
0x1F22	0xF7FFFD83  BL	_lteiot2_cmdSingle+0
;Click_LTE_IoT2_STM.c, 90 :: 		Delay_1sec();
0x1F26	0xF7FFFBFF  BL	_Delay_1sec+0
;Click_LTE_IoT2_STM.c, 92 :: 		lteiot2_cmdSingle( &AT_QCFG_2[0] );
0x1F2A	0x4828    LDR	R0, [PC, #160]
0x1F2C	0xF7FFFD7E  BL	_lteiot2_cmdSingle+0
;Click_LTE_IoT2_STM.c, 93 :: 		Delay_1sec();
0x1F30	0xF7FFFBFA  BL	_Delay_1sec+0
;Click_LTE_IoT2_STM.c, 95 :: 		lteiot2_cmdSingle( &AT_QCFG_3[0] );
0x1F34	0x4826    LDR	R0, [PC, #152]
0x1F36	0xF7FFFD79  BL	_lteiot2_cmdSingle+0
;Click_LTE_IoT2_STM.c, 96 :: 		Delay_1sec();
0x1F3A	0xF7FFFBF5  BL	_Delay_1sec+0
;Click_LTE_IoT2_STM.c, 98 :: 		lteiot2_cmdSingle( &AT_QCFG_4[0] );
0x1F3E	0x4825    LDR	R0, [PC, #148]
0x1F40	0xF7FFFD74  BL	_lteiot2_cmdSingle+0
;Click_LTE_IoT2_STM.c, 99 :: 		Delay_1sec();
0x1F44	0xF7FFFBF0  BL	_Delay_1sec+0
;Click_LTE_IoT2_STM.c, 101 :: 		lteiot2_cmdSingle( &AT_QCFG_5[0] );
0x1F48	0x4823    LDR	R0, [PC, #140]
0x1F4A	0xF7FFFD6F  BL	_lteiot2_cmdSingle+0
;Click_LTE_IoT2_STM.c, 102 :: 		Delay_1sec();
0x1F4E	0xF7FFFBEB  BL	_Delay_1sec+0
;Click_LTE_IoT2_STM.c, 104 :: 		lteiot2_cmdSingle( &AT_QCFG_6[0] );
0x1F52	0x4822    LDR	R0, [PC, #136]
0x1F54	0xF7FFFD6A  BL	_lteiot2_cmdSingle+0
;Click_LTE_IoT2_STM.c, 105 :: 		Delay_1sec();
0x1F58	0xF7FFFBE6  BL	_Delay_1sec+0
;Click_LTE_IoT2_STM.c, 107 :: 		lteiot2_cmdSingle( &AT_CGDCONT[0] );
0x1F5C	0x4820    LDR	R0, [PC, #128]
0x1F5E	0xF7FFFD65  BL	_lteiot2_cmdSingle+0
;Click_LTE_IoT2_STM.c, 108 :: 		Delay_1sec();
0x1F62	0xF7FFFBE1  BL	_Delay_1sec+0
;Click_LTE_IoT2_STM.c, 110 :: 		lteiot2_cmdSingle( &AT_CFUN[0] );
0x1F66	0x481F    LDR	R0, [PC, #124]
0x1F68	0xF7FFFD60  BL	_lteiot2_cmdSingle+0
;Click_LTE_IoT2_STM.c, 111 :: 		Delay_1sec();
0x1F6C	0xF7FFFBDC  BL	_Delay_1sec+0
;Click_LTE_IoT2_STM.c, 113 :: 		lteiot2_cmdSingle( &AT_COPS[0] );
0x1F70	0x481D    LDR	R0, [PC, #116]
0x1F72	0xF7FFFD5B  BL	_lteiot2_cmdSingle+0
;Click_LTE_IoT2_STM.c, 114 :: 		Delay_1sec();
0x1F76	0xF7FFFBD7  BL	_Delay_1sec+0
;Click_LTE_IoT2_STM.c, 115 :: 		lteiot2_cmdSingle( &AT_CGATT[0] );
0x1F7A	0x481C    LDR	R0, [PC, #112]
0x1F7C	0xF7FFFD56  BL	_lteiot2_cmdSingle+0
;Click_LTE_IoT2_STM.c, 116 :: 		Delay_1sec();
0x1F80	0xF7FFFBD2  BL	_Delay_1sec+0
;Click_LTE_IoT2_STM.c, 117 :: 		lteiot2_cmdSingle( &AT_CEREG[0] );
0x1F84	0x481A    LDR	R0, [PC, #104]
0x1F86	0xF7FFFD51  BL	_lteiot2_cmdSingle+0
;Click_LTE_IoT2_STM.c, 118 :: 		Delay_1sec();
0x1F8A	0xF7FFFBCD  BL	_Delay_1sec+0
;Click_LTE_IoT2_STM.c, 120 :: 		lteiot2_cmdSingle( &AT_QIACT[0] );
0x1F8E	0x4819    LDR	R0, [PC, #100]
0x1F90	0xF7FFFD4C  BL	_lteiot2_cmdSingle+0
;Click_LTE_IoT2_STM.c, 121 :: 		Delay_1sec();
0x1F94	0xF7FFFBC8  BL	_Delay_1sec+0
;Click_LTE_IoT2_STM.c, 123 :: 		lteiot2_cmdSingle( &AT_QIOPEN[0] );
0x1F98	0x4817    LDR	R0, [PC, #92]
0x1F9A	0xF7FFFD47  BL	_lteiot2_cmdSingle+0
;Click_LTE_IoT2_STM.c, 124 :: 		Delay_1sec();
0x1F9E	0xF7FFFBC3  BL	_Delay_1sec+0
;Click_LTE_IoT2_STM.c, 126 :: 		lteiot2_cmdSingle( &AT_QISENDEX[0] );
0x1FA2	0x4816    LDR	R0, [PC, #88]
0x1FA4	0xF7FFFD42  BL	_lteiot2_cmdSingle+0
;Click_LTE_IoT2_STM.c, 127 :: 		Delay_1sec();
0x1FA8	0xF7FFFBBE  BL	_Delay_1sec+0
;Click_LTE_IoT2_STM.c, 128 :: 		}
L_end_applicationInit:
0x1FAC	0xF8DDE000  LDR	LR, [SP, #0]
0x1FB0	0xB001    ADD	SP, SP, #4
0x1FB2	0x4770    BX	LR
0x1FB4	0x25880000  	__MIKROBUS1_UART+0
0x1FB8	0x24F40000  	__MIKROBUS1_GPIO+0
0x1FBC	0x17110000  	_lteiot2_default_handler+0
0x1FC0	0x00162000  	_ATI+0
0x1FC4	0x001B2000  	_AT_IPR+0
0x1FC8	0x00392000  	_AT_QCFG_1+0
0x1FCC	0x00572000  	_AT_QCFG_2+0
0x1FD0	0x00752000  	_AT_QCFG_3+0
0x1FD4	0x00932000  	_AT_QCFG_4+0
0x1FD8	0x00B12000  	_AT_QCFG_5+0
0x1FDC	0x00CF2000  	_AT_QCFG_6+0
0x1FE0	0x00ED2000  	_AT_CGDCONT+0
0x1FE4	0x010B2000  	_AT_CFUN+0
0x1FE8	0x01152000  	_AT_COPS+0
0x1FEC	0x01332000  	_AT_CGATT+0
0x1FF0	0x013D2000  	_AT_CEREG+0
0x1FF4	0x01472000  	_AT_QIACT+0
0x1FF8	0x015B2000  	_AT_QIOPEN+0
0x1FFC	0x018D2000  	_AT_QISENDEX+0
; end of _applicationInit
Click_LTE_IoT2_STM_lteiot2_configTimer:
;click_lte_iot2_timer.h, 15 :: 		static void lteiot2_configTimer()
0x1CD4	0xB081    SUB	SP, SP, #4
0x1CD6	0xF8CDE000  STR	LR, [SP, #0]
;click_lte_iot2_timer.h, 17 :: 		RCC_APB1ENR.TIM2EN = 1;
0x1CDA	0x2101    MOVS	R1, #1
0x1CDC	0xB249    SXTB	R1, R1
0x1CDE	0x480E    LDR	R0, [PC, #56]
0x1CE0	0x6001    STR	R1, [R0, #0]
;click_lte_iot2_timer.h, 18 :: 		TIM2_CR1.CEN = 0;
0x1CE2	0x2100    MOVS	R1, #0
0x1CE4	0xB249    SXTB	R1, R1
0x1CE6	0x480D    LDR	R0, [PC, #52]
0x1CE8	0x6001    STR	R1, [R0, #0]
;click_lte_iot2_timer.h, 19 :: 		TIM2_PSC = 1;
0x1CEA	0x2101    MOVS	R1, #1
0x1CEC	0x480C    LDR	R0, [PC, #48]
0x1CEE	0x6001    STR	R1, [R0, #0]
;click_lte_iot2_timer.h, 20 :: 		TIM2_ARR = 35999;
0x1CF0	0xF648419F  MOVW	R1, #35999
0x1CF4	0x480B    LDR	R0, [PC, #44]
0x1CF6	0x6001    STR	R1, [R0, #0]
;click_lte_iot2_timer.h, 21 :: 		NVIC_IntEnable(IVT_INT_TIM2);
0x1CF8	0xF240002C  MOVW	R0, #44
0x1CFC	0xF7FFFD3C  BL	_NVIC_IntEnable+0
;click_lte_iot2_timer.h, 22 :: 		TIM2_DIER.UIE = 1;
0x1D00	0x2101    MOVS	R1, #1
0x1D02	0xB249    SXTB	R1, R1
0x1D04	0x4808    LDR	R0, [PC, #32]
0x1D06	0x6001    STR	R1, [R0, #0]
;click_lte_iot2_timer.h, 23 :: 		TIM2_CR1.CEN = 1;
0x1D08	0x4804    LDR	R0, [PC, #16]
0x1D0A	0x6001    STR	R1, [R0, #0]
;click_lte_iot2_timer.h, 24 :: 		EnableInterrupts();
0x1D0C	0xF7FFFE4C  BL	_EnableInterrupts+0
;click_lte_iot2_timer.h, 25 :: 		}
L_end_lteiot2_configTimer:
0x1D10	0xF8DDE000  LDR	LR, [SP, #0]
0x1D14	0xB001    ADD	SP, SP, #4
0x1D16	0x4770    BX	LR
0x1D18	0x03804242  	RCC_APB1ENR+0
0x1D1C	0x00004200  	TIM2_CR1+0
0x1D20	0x00284000  	TIM2_PSC+0
0x1D24	0x002C4000  	TIM2_ARR+0
0x1D28	0x01804200  	TIM2_DIER+0
; end of Click_LTE_IoT2_STM_lteiot2_configTimer
_NVIC_IntEnable:
;__Lib_System_105_107.c, 156 :: 		
; ivt start address is: 0 (R0)
0x1778	0xB081    SUB	SP, SP, #4
; ivt end address is: 0 (R0)
; ivt start address is: 0 (R0)
;__Lib_System_105_107.c, 168 :: 		
0x177A	0x2804    CMP	R0, #4
0x177C	0xD106    BNE	L_NVIC_IntEnable6
; ivt end address is: 0 (R0)
;__Lib_System_105_107.c, 173 :: 		
0x177E	0x4919    LDR	R1, [PC, #100]
0x1780	0x6809    LDR	R1, [R1, #0]
0x1782	0xF4413280  ORR	R2, R1, #65536
0x1786	0x4917    LDR	R1, [PC, #92]
0x1788	0x600A    STR	R2, [R1, #0]
;__Lib_System_105_107.c, 174 :: 		
0x178A	0xE028    B	L_NVIC_IntEnable7
L_NVIC_IntEnable6:
;__Lib_System_105_107.c, 175 :: 		
; ivt start address is: 0 (R0)
0x178C	0x2805    CMP	R0, #5
0x178E	0xD106    BNE	L_NVIC_IntEnable8
; ivt end address is: 0 (R0)
;__Lib_System_105_107.c, 180 :: 		
0x1790	0x4914    LDR	R1, [PC, #80]
0x1792	0x6809    LDR	R1, [R1, #0]
0x1794	0xF4413200  ORR	R2, R1, #131072
0x1798	0x4912    LDR	R1, [PC, #72]
0x179A	0x600A    STR	R2, [R1, #0]
;__Lib_System_105_107.c, 181 :: 		
0x179C	0xE01F    B	L_NVIC_IntEnable9
L_NVIC_IntEnable8:
;__Lib_System_105_107.c, 182 :: 		
; ivt start address is: 0 (R0)
0x179E	0x2806    CMP	R0, #6
0x17A0	0xD106    BNE	L_NVIC_IntEnable10
; ivt end address is: 0 (R0)
;__Lib_System_105_107.c, 187 :: 		
0x17A2	0x4910    LDR	R1, [PC, #64]
0x17A4	0x6809    LDR	R1, [R1, #0]
0x17A6	0xF4412280  ORR	R2, R1, #262144
0x17AA	0x490E    LDR	R1, [PC, #56]
0x17AC	0x600A    STR	R2, [R1, #0]
;__Lib_System_105_107.c, 188 :: 		
0x17AE	0xE016    B	L_NVIC_IntEnable11
L_NVIC_IntEnable10:
;__Lib_System_105_107.c, 189 :: 		
; ivt start address is: 0 (R0)
0x17B0	0x280F    CMP	R0, #15
0x17B2	0xD106    BNE	L_NVIC_IntEnable12
; ivt end address is: 0 (R0)
;__Lib_System_105_107.c, 194 :: 		
0x17B4	0x490C    LDR	R1, [PC, #48]
0x17B6	0x6809    LDR	R1, [R1, #0]
0x17B8	0xF0410202  ORR	R2, R1, #2
0x17BC	0x490A    LDR	R1, [PC, #40]
0x17BE	0x600A    STR	R2, [R1, #0]
;__Lib_System_105_107.c, 195 :: 		
0x17C0	0xE00D    B	L_NVIC_IntEnable13
L_NVIC_IntEnable12:
;__Lib_System_105_107.c, 196 :: 		
; ivt start address is: 0 (R0)
0x17C2	0x2810    CMP	R0, #16
0x17C4	0xD30B    BCC	L_NVIC_IntEnable14
;__Lib_System_105_107.c, 201 :: 		
0x17C6	0xF2A00410  SUBW	R4, R0, #16
; ivt end address is: 0 (R0)
0x17CA	0x0961    LSRS	R1, R4, #5
0x17CC	0x008A    LSLS	R2, R1, #2
0x17CE	0x4907    LDR	R1, [PC, #28]
0x17D0	0x188B    ADDS	R3, R1, R2
;__Lib_System_105_107.c, 202 :: 		
0x17D2	0xF004021F  AND	R2, R4, #31
0x17D6	0xF04F0101  MOV	R1, #1
0x17DA	0x4091    LSLS	R1, R2
0x17DC	0x6019    STR	R1, [R3, #0]
;__Lib_System_105_107.c, 203 :: 		
L_NVIC_IntEnable14:
L_NVIC_IntEnable13:
L_NVIC_IntEnable11:
L_NVIC_IntEnable9:
L_NVIC_IntEnable7:
;__Lib_System_105_107.c, 204 :: 		
L_end_NVIC_IntEnable:
0x17DE	0xB001    ADD	SP, SP, #4
0x17E0	0x4770    BX	LR
0x17E2	0xBF00    NOP
0x17E4	0xED24E000  	SCB_SHCRS+0
0x17E8	0xE010E000  	STK_CTRL+0
0x17EC	0xE100E000  	NVIC_ISER0+0
; end of _NVIC_IntEnable
_EnableInterrupts:
;__Lib_System_105_107.c, 107 :: 		
0x19A8	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 110 :: 		
0x19AA	0xF3EF8C10  MRS	R12, #16
0x19AE	0x4660    MOV	R0, R12
; result start address is: 0 (R0)
;__Lib_System_105_107.c, 111 :: 		
0x19B0	0xB662    CPSIE	i
;__Lib_System_105_107.c, 113 :: 		
; result end address is: 0 (R0)
;__Lib_System_105_107.c, 114 :: 		
L_end_EnableInterrupts:
0x19B2	0xB001    ADD	SP, SP, #4
0x19B4	0x4770    BX	LR
; end of _EnableInterrupts
_lteiot2_uartDriverInit:
;__lteiot2_driver.c, 539 :: 		void lteiot2_uartDriverInit(T_LTEIOT2_P gpioObj, T_LTEIOT2_P uartObj)
; uartObj start address is: 4 (R1)
; gpioObj start address is: 0 (R0)
0x1C00	0xB081    SUB	SP, SP, #4
0x1C02	0xF8CDE000  STR	LR, [SP, #0]
0x1C06	0x4603    MOV	R3, R0
; uartObj end address is: 4 (R1)
; gpioObj end address is: 0 (R0)
; gpioObj start address is: 12 (R3)
; uartObj start address is: 4 (R1)
;__lteiot2_driver.c, 541 :: 		hal_uartMap( (T_HAL_P)uartObj );
0x1C08	0x4608    MOV	R0, R1
; uartObj end address is: 4 (R1)
0x1C0A	0xF7FFFC77  BL	__lteiot2_driver_hal_uartMap+0
;__lteiot2_driver.c, 542 :: 		hal_gpioMap( (T_HAL_P)gpioObj );
0x1C0E	0x4618    MOV	R0, R3
; gpioObj end address is: 12 (R3)
0x1C10	0xF7FFFC5E  BL	__lteiot2_driver_hal_gpioMap+0
;__lteiot2_driver.c, 543 :: 		}
L_end_lteiot2_uartDriverInit:
0x1C14	0xF8DDE000  LDR	LR, [SP, #0]
0x1C18	0xB001    ADD	SP, SP, #4
0x1C1A	0x4770    BX	LR
; end of _lteiot2_uartDriverInit
__lteiot2_driver_hal_uartMap:
;__hal_stm32.c, 133 :: 		static void hal_uartMap(T_HAL_P uartObj)
; uartObj start address is: 0 (R0)
; uartObj end address is: 0 (R0)
; uartObj start address is: 0 (R0)
;__hal_stm32.c, 137 :: 		fp_uartWrite = tmp->uartWrite;
0x14FC	0x6802    LDR	R2, [R0, #0]
0x14FE	0x4906    LDR	R1, [PC, #24]
0x1500	0x600A    STR	R2, [R1, #0]
;__hal_stm32.c, 138 :: 		fp_uartRead  = tmp->uartRead;
0x1502	0x1D01    ADDS	R1, R0, #4
0x1504	0x680A    LDR	R2, [R1, #0]
0x1506	0x4905    LDR	R1, [PC, #20]
0x1508	0x600A    STR	R2, [R1, #0]
;__hal_stm32.c, 139 :: 		fp_uartReady = tmp->uartReady;
0x150A	0xF2000108  ADDW	R1, R0, #8
; uartObj end address is: 0 (R0)
0x150E	0x680A    LDR	R2, [R1, #0]
0x1510	0x4903    LDR	R1, [PC, #12]
0x1512	0x600A    STR	R2, [R1, #0]
;__hal_stm32.c, 140 :: 		}
L_end_hal_uartMap:
0x1514	0x4770    BX	LR
0x1516	0xBF00    NOP
0x1518	0x05082000  	__lteiot2_driver_fp_uartWrite+0
0x151C	0x04FC2000  	__lteiot2_driver_fp_uartRead+0
0x1520	0x050C2000  	__lteiot2_driver_fp_uartReady+0
; end of __lteiot2_driver_hal_uartMap
__lteiot2_driver_hal_gpioMap:
;__lteiot2_hal.c, 215 :: 		static void hal_gpioMap(T_HAL_P gpioObj)
; gpioObj start address is: 0 (R0)
; gpioObj end address is: 0 (R0)
; gpioObj start address is: 0 (R0)
;__lteiot2_hal.c, 241 :: 		hal_gpio_intGet = tmp->gpioGet[ __INT_PIN_INPUT__ ];
0x14D0	0xF2000130  ADDW	R1, R0, #48
0x14D4	0x311C    ADDS	R1, #28
0x14D6	0x680A    LDR	R2, [R1, #0]
0x14D8	0x4905    LDR	R1, [PC, #20]
0x14DA	0x600A    STR	R2, [R1, #0]
;__lteiot2_hal.c, 259 :: 		hal_gpio_csSet = tmp->gpioSet[ __CS_PIN_OUTPUT__ ];
0x14DC	0xF2000108  ADDW	R1, R0, #8
0x14E0	0x680A    LDR	R2, [R1, #0]
0x14E2	0x4904    LDR	R1, [PC, #16]
0x14E4	0x600A    STR	R2, [R1, #0]
;__lteiot2_hal.c, 262 :: 		hal_gpio_rstSet = tmp->gpioSet[ __RST_PIN_OUTPUT__ ];
0x14E6	0x1D01    ADDS	R1, R0, #4
; gpioObj end address is: 0 (R0)
0x14E8	0x680A    LDR	R2, [R1, #0]
0x14EA	0x4903    LDR	R1, [PC, #12]
0x14EC	0x600A    STR	R2, [R1, #0]
;__lteiot2_hal.c, 291 :: 		}
L_end_hal_gpioMap:
0x14EE	0x4770    BX	LR
0x14F0	0x05102000  	__lteiot2_driver_hal_gpio_intGet+0
0x14F4	0x05042000  	__lteiot2_driver_hal_gpio_csSet+0
0x14F8	0x05142000  	__lteiot2_driver_hal_gpio_rstSet+0
; end of __lteiot2_driver_hal_gpioMap
_lteiot2_coreInit:
;__lteiot2_driver.c, 548 :: 		void lteiot2_coreInit(T_lteiot2_handler defaultHdl, uint32_t defaultWdog)
; defaultWdog start address is: 4 (R1)
; defaultHdl start address is: 0 (R0)
0x1AC4	0xB081    SUB	SP, SP, #4
0x1AC6	0xF8CDE000  STR	LR, [SP, #0]
; defaultWdog end address is: 4 (R1)
; defaultHdl end address is: 0 (R0)
; defaultHdl start address is: 0 (R0)
; defaultWdog start address is: 4 (R1)
;__lteiot2_driver.c, 550 :: 		f_sequence_active          = false;
0x1ACA	0x2300    MOVS	R3, #0
0x1ACC	0x4A27    LDR	R2, [PC, #156]
0x1ACE	0x7013    STRB	R3, [R2, #0]
;__lteiot2_driver.c, 551 :: 		f_buffer_warning           = false;
0x1AD0	0x2300    MOVS	R3, #0
0x1AD2	0x4A27    LDR	R2, [PC, #156]
0x1AD4	0x7013    STRB	R3, [R2, #0]
;__lteiot2_driver.c, 552 :: 		f_response_ready           = false;
0x1AD6	0x2300    MOVS	R3, #0
0x1AD8	0x4A26    LDR	R2, [PC, #152]
0x1ADA	0x7013    STRB	R3, [R2, #0]
;__lteiot2_driver.c, 553 :: 		f_wdog_timeout             = false;
0x1ADC	0x2300    MOVS	R3, #0
0x1ADE	0x4A26    LDR	R2, [PC, #152]
0x1AE0	0x7013    STRB	R3, [R2, #0]
;__lteiot2_driver.c, 556 :: 		hdlBuff.storage[0].handler = defaultHdl;
0x1AE2	0x4A26    LDR	R2, [PC, #152]
0x1AE4	0x6010    STR	R0, [R2, #0]
; defaultHdl end address is: 0 (R0)
;__lteiot2_driver.c, 557 :: 		hdlBuff.storage[0].timeout = defaultWdog;
0x1AE6	0x4A26    LDR	R2, [PC, #152]
0x1AE8	0x6011    STR	R1, [R2, #0]
; defaultWdog end address is: 4 (R1)
;__lteiot2_driver.c, 558 :: 		hdlBuff.storage[0].hash    = generateHash("");
0x1AEA	0x4A26    LDR	R2, [PC, #152]
0x1AEC	0x4610    MOV	R0, R2
0x1AEE	0xF7FFFCD7  BL	__lteiot2_driver_generateHash+0
0x1AF2	0x4A25    LDR	R2, [PC, #148]
0x1AF4	0x6010    STR	R0, [R2, #0]
;__lteiot2_driver.c, 559 :: 		hdlBuff.storage[0].len     = 0;
0x1AF6	0x2300    MOVS	R3, #0
0x1AF8	0x4A24    LDR	R2, [PC, #144]
0x1AFA	0x8013    STRH	R3, [R2, #0]
;__lteiot2_driver.c, 560 :: 		hdlBuff.idx                = 1;
0x1AFC	0x2301    MOVS	R3, #1
0x1AFE	0x4A24    LDR	R2, [PC, #144]
0x1B00	0x8013    STRH	R3, [R2, #0]
;__lteiot2_driver.c, 563 :: 		CORE_CLEAN_RX();
0x1B02	0x2300    MOVS	R3, #0
0x1B04	0x4A23    LDR	R2, [PC, #140]
0x1B06	0x8013    STRH	R3, [R2, #0]
0x1B08	0x2300    MOVS	R3, #0
0x1B0A	0x4A23    LDR	R2, [PC, #140]
0x1B0C	0x7013    STRB	R3, [R2, #0]
;__lteiot2_driver.c, 564 :: 		CORE_BLOCK();
0x1B0E	0x2300    MOVS	R3, #0
0x1B10	0x4A19    LDR	R2, [PC, #100]
0x1B12	0x7013    STRB	R3, [R2, #0]
0x1B14	0x2300    MOVS	R3, #0
0x1B16	0x4A17    LDR	R2, [PC, #92]
0x1B18	0x7013    STRB	R3, [R2, #0]
0x1B1A	0x2301    MOVS	R3, #1
0x1B1C	0x4A13    LDR	R2, [PC, #76]
0x1B1E	0x7013    STRB	R3, [R2, #0]
;__lteiot2_driver.c, 565 :: 		CORE_UNBLOCK();
0x1B20	0x2300    MOVS	R3, #0
0x1B22	0x4A15    LDR	R2, [PC, #84]
0x1B24	0x7013    STRB	R3, [R2, #0]
0x1B26	0x2300    MOVS	R3, #0
0x1B28	0x4A12    LDR	R2, [PC, #72]
0x1B2A	0x7013    STRB	R3, [R2, #0]
0x1B2C	0x2300    MOVS	R3, #0
0x1B2E	0x4A0F    LDR	R2, [PC, #60]
0x1B30	0x7013    STRB	R3, [R2, #0]
;__lteiot2_driver.c, 566 :: 		WATCHDOG_START();
0x1B32	0x2300    MOVS	R3, #0
0x1B34	0x4A19    LDR	R2, [PC, #100]
0x1B36	0x6013    STR	R3, [R2, #0]
0x1B38	0x2301    MOVS	R3, #1
0x1B3A	0x4A19    LDR	R2, [PC, #100]
0x1B3C	0x7013    STRB	R3, [R2, #0]
;__lteiot2_driver.c, 567 :: 		WATCHDOG_STOP();
0x1B3E	0x2300    MOVS	R3, #0
0x1B40	0x4A17    LDR	R2, [PC, #92]
0x1B42	0x7013    STRB	R3, [R2, #0]
;__lteiot2_driver.c, 568 :: 		TIMER_START();
0x1B44	0x2300    MOVS	R3, #0
0x1B46	0x4A17    LDR	R2, [PC, #92]
0x1B48	0x6013    STR	R3, [R2, #0]
0x1B4A	0x2301    MOVS	R3, #1
0x1B4C	0x4A16    LDR	R2, [PC, #88]
0x1B4E	0x7013    STRB	R3, [R2, #0]
;__lteiot2_driver.c, 569 :: 		TIMER_STOP();
0x1B50	0x2300    MOVS	R3, #0
0x1B52	0x4A15    LDR	R2, [PC, #84]
0x1B54	0x7013    STRB	R3, [R2, #0]
;__lteiot2_driver.c, 570 :: 		CORE_SET_FREE();
0x1B56	0x4A15    LDR	R2, [PC, #84]
0x1B58	0x7812    LDRB	R2, [R2, #0]
0x1B5A	0xB112    CBZ	R2, L_lteiot2_coreInit49
0x1B5C	0x2001    MOVS	R0, #1
0x1B5E	0xF7FFFCE1  BL	__lteiot2_driver_DTE_setState+0
L_lteiot2_coreInit49:
;__lteiot2_driver.c, 571 :: 		}
L_end_lteiot2_coreInit:
0x1B62	0xF8DDE000  LDR	LR, [SP, #0]
0x1B66	0xB001    ADD	SP, SP, #4
0x1B68	0x4770    BX	LR
0x1B6A	0xBF00    NOP
0x1B6C	0x03F12000  	__lteiot2_driver_f_sequence_active+0
0x1B70	0x03F32000  	__lteiot2_driver_f_buffer_warning+0
0x1B74	0x03F02000  	__lteiot2_driver_f_response_ready+0
0x1B78	0x01D32000  	__lteiot2_driver_f_wdog_timeout+0
0x1B7C	0x01FC2000  	__lteiot2_driver_hdlBuff+16
0x1B80	0x01F82000  	__lteiot2_driver_hdlBuff+12
0x1B84	0x01D22000  	?lstr1___lteiot2_driver+0
0x1B88	0x01F42000  	__lteiot2_driver_hdlBuff+8
0x1B8C	0x01F02000  	__lteiot2_driver_hdlBuff+4
0x1B90	0x01EC2000  	__lteiot2_driver_hdlBuff+0
0x1B94	0x03F82000  	__lteiot2_driver_rxBuff+0
0x1B98	0x03FA2000  	__lteiot2_driver_rxBuff+2
0x1B9C	0x05002000  	__lteiot2_driver_c_watchdog_timer+0
0x1BA0	0x04FA2000  	__lteiot2_driver_f_watchdog_active+0
0x1BA4	0x03F42000  	__lteiot2_driver_c_timer+0
0x1BA8	0x03F22000  	__lteiot2_driver_f_timer_active+0
0x1BAC	0x04FB2000  	__lteiot2_driver_f_hfc_active+0
; end of _lteiot2_coreInit
__lteiot2_driver_generateHash:
;__lteiot2_driver.c, 432 :: 		static uint32_t generateHash( char *pCmd )
; pCmd start address is: 0 (R0)
; pCmd end address is: 0 (R0)
; pCmd start address is: 0 (R0)
;__lteiot2_driver.c, 434 :: 		uint8_t  cnt  = 0;
; cnt start address is: 4 (R1)
0x14A0	0x2100    MOVS	R1, #0
;__lteiot2_driver.c, 435 :: 		uint16_t ch   = 0;
;__lteiot2_driver.c, 436 :: 		uint32_t hash = 5;
; hash start address is: 16 (R4)
0x14A2	0xF04F0405  MOV	R4, #5
; pCmd end address is: 0 (R0)
; cnt end address is: 4 (R1)
; hash end address is: 16 (R4)
0x14A6	0x4603    MOV	R3, R0
0x14A8	0xB2C8    UXTB	R0, R1
;__lteiot2_driver.c, 438 :: 		while ( ch = *pCmd++ )
L___lteiot2_driver_generateHash30:
; hash start address is: 16 (R4)
; pCmd start address is: 12 (R3)
; cnt start address is: 0 (R0)
; pCmd start address is: 12 (R3)
0x14AA	0x461A    MOV	R2, R3
0x14AC	0x1C59    ADDS	R1, R3, #1
0x14AE	0x460B    MOV	R3, R1
; pCmd end address is: 12 (R3)
0x14B0	0x7811    LDRB	R1, [R2, #0]
; ch start address is: 8 (R2)
0x14B2	0xB2CA    UXTB	R2, R1
0x14B4	0xB14A    CBZ	R2, L___lteiot2_driver_generateHash31
; pCmd end address is: 12 (R3)
;__lteiot2_driver.c, 440 :: 		hash += (ch << (cnt % 8));
; pCmd start address is: 12 (R3)
0x14B6	0xF0000107  AND	R1, R0, #7
0x14BA	0xB2C9    UXTB	R1, R1
0x14BC	0xFA02F101  LSL	R1, R2, R1
0x14C0	0xB289    UXTH	R1, R1
0x14C2	0x1864    ADDS	R4, R4, R1
;__lteiot2_driver.c, 441 :: 		cnt++;
0x14C4	0x1C40    ADDS	R0, R0, #1
0x14C6	0xB2C0    UXTB	R0, R0
;__lteiot2_driver.c, 442 :: 		}
; pCmd end address is: 12 (R3)
; ch end address is: 8 (R2)
; cnt end address is: 0 (R0)
0x14C8	0xE7EF    B	L___lteiot2_driver_generateHash30
L___lteiot2_driver_generateHash31:
;__lteiot2_driver.c, 443 :: 		return hash;
0x14CA	0x4620    MOV	R0, R4
; hash end address is: 16 (R4)
;__lteiot2_driver.c, 444 :: 		}
L_end_generateHash:
0x14CC	0x4770    BX	LR
; end of __lteiot2_driver_generateHash
__lteiot2_driver_DTE_setState:
;__lteiot2_driver.c, 152 :: 		static void DTE_setState(bool state)
; state start address is: 0 (R0)
0x1524	0xB081    SUB	SP, SP, #4
0x1526	0xF8CDE000  STR	LR, [SP, #0]
; state end address is: 0 (R0)
; state start address is: 0 (R0)
;__lteiot2_driver.c, 155 :: 		if (true == state)
0x152A	0x2801    CMP	R0, #1
0x152C	0xD104    BNE	L___lteiot2_driver_DTE_setState0
; state end address is: 0 (R0)
;__lteiot2_driver.c, 157 :: 		hal_gpio_csSet( 0 );
0x152E	0x2000    MOVS	R0, #0
0x1530	0x4C05    LDR	R4, [PC, #20]
0x1532	0x6824    LDR	R4, [R4, #0]
0x1534	0x47A0    BLX	R4
;__lteiot2_driver.c, 158 :: 		}
0x1536	0xE003    B	L___lteiot2_driver_DTE_setState1
L___lteiot2_driver_DTE_setState0:
;__lteiot2_driver.c, 161 :: 		hal_gpio_csSet( 1 );
0x1538	0x2001    MOVS	R0, #1
0x153A	0x4C03    LDR	R4, [PC, #12]
0x153C	0x6824    LDR	R4, [R4, #0]
0x153E	0x47A0    BLX	R4
;__lteiot2_driver.c, 162 :: 		}
L___lteiot2_driver_DTE_setState1:
;__lteiot2_driver.c, 164 :: 		}
L_end_DTE_setState:
0x1540	0xF8DDE000  LDR	LR, [SP, #0]
0x1544	0xB001    ADD	SP, SP, #4
0x1546	0x4770    BX	LR
0x1548	0x05042000  	__lteiot2_driver_hal_gpio_csSet+0
; end of __lteiot2_driver_DTE_setState
easymx_v7_STM32F107VC__setAN_1:
;__em_f107vc_gpio.c, 43 :: 		static void _setAN_1  (uint8_t value) 	{ GPIOA_ODR.B4  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0F1C	0x4901    LDR	R1, [PC, #4]
0x0F1E	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setAN_1:
0x0F20	0x4770    BX	LR
0x0F22	0xBF00    NOP
0x0F24	0x01904221  	GPIOA_ODR+0
; end of easymx_v7_STM32F107VC__setAN_1
easymx_v7_STM32F107VC__setRST_1:
;__em_f107vc_gpio.c, 44 :: 		static void _setRST_1 (uint8_t value) 	{ GPIOC_ODR.B2  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0F28	0x4901    LDR	R1, [PC, #4]
0x0F2A	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setRST_1:
0x0F2C	0x4770    BX	LR
0x0F2E	0xBF00    NOP
0x0F30	0x01884222  	GPIOC_ODR+0
; end of easymx_v7_STM32F107VC__setRST_1
easymx_v7_STM32F107VC__setCS_1:
;__em_f107vc_gpio.c, 45 :: 		static void _setCS_1  (uint8_t value) 	{ GPIOD_ODR.B13 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0F04	0x4901    LDR	R1, [PC, #4]
0x0F06	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setCS_1:
0x0F08	0x4770    BX	LR
0x0F0A	0xBF00    NOP
0x0F0C	0x81B44222  	GPIOD_ODR+0
; end of easymx_v7_STM32F107VC__setCS_1
easymx_v7_STM32F107VC__setSCK_1:
;__em_f107vc_gpio.c, 46 :: 		static void _setSCK_1 (uint8_t value) 	{ GPIOC_ODR.B10 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0F10	0x4901    LDR	R1, [PC, #4]
0x0F12	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSCK_1:
0x0F14	0x4770    BX	LR
0x0F16	0xBF00    NOP
0x0F18	0x01A84222  	GPIOC_ODR+0
; end of easymx_v7_STM32F107VC__setSCK_1
easymx_v7_STM32F107VC__setMISO_1:
;__em_f107vc_gpio.c, 47 :: 		static void _setMISO_1(uint8_t value) 	{ GPIOC_ODR.B11 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0F34	0x4901    LDR	R1, [PC, #4]
0x0F36	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setMISO_1:
0x0F38	0x4770    BX	LR
0x0F3A	0xBF00    NOP
0x0F3C	0x01AC4222  	GPIOC_ODR+0
; end of easymx_v7_STM32F107VC__setMISO_1
easymx_v7_STM32F107VC__setMOSI_1:
;__em_f107vc_gpio.c, 48 :: 		static void _setMOSI_1(uint8_t value) 	{ GPIOC_ODR.B12 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0F58	0x4901    LDR	R1, [PC, #4]
0x0F5A	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setMOSI_1:
0x0F5C	0x4770    BX	LR
0x0F5E	0xBF00    NOP
0x0F60	0x01B04222  	GPIOC_ODR+0
; end of easymx_v7_STM32F107VC__setMOSI_1
easymx_v7_STM32F107VC__setPWM_1:
;__em_f107vc_gpio.c, 49 :: 		static void _setPWM_1 (uint8_t value) 	{ GPIOA_ODR.B0  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0F64	0x4901    LDR	R1, [PC, #4]
0x0F66	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setPWM_1:
0x0F68	0x4770    BX	LR
0x0F6A	0xBF00    NOP
0x0F6C	0x01804221  	GPIOA_ODR+0
; end of easymx_v7_STM32F107VC__setPWM_1
easymx_v7_STM32F107VC__setINT_1:
;__em_f107vc_gpio.c, 50 :: 		static void _setINT_1 (uint8_t value) 	{ GPIOD_ODR.B10 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0F40	0x4901    LDR	R1, [PC, #4]
0x0F42	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setINT_1:
0x0F44	0x4770    BX	LR
0x0F46	0xBF00    NOP
0x0F48	0x81A84222  	GPIOD_ODR+0
; end of easymx_v7_STM32F107VC__setINT_1
easymx_v7_STM32F107VC__setRX_1:
;__em_f107vc_gpio.c, 51 :: 		static void _setRX_1  (uint8_t value) 	{ GPIOD_ODR.B9  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0F4C	0x4901    LDR	R1, [PC, #4]
0x0F4E	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setRX_1:
0x0F50	0x4770    BX	LR
0x0F52	0xBF00    NOP
0x0F54	0x81A44222  	GPIOD_ODR+0
; end of easymx_v7_STM32F107VC__setRX_1
easymx_v7_STM32F107VC__setTX_1:
;__em_f107vc_gpio.c, 52 :: 		static void _setTX_1  (uint8_t value) 	{ GPIOD_ODR.B8  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1090	0x4901    LDR	R1, [PC, #4]
0x1092	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setTX_1:
0x1094	0x4770    BX	LR
0x1096	0xBF00    NOP
0x1098	0x81A04222  	GPIOD_ODR+0
; end of easymx_v7_STM32F107VC__setTX_1
easymx_v7_STM32F107VC__setSCL_1:
;__em_f107vc_gpio.c, 53 :: 		static void _setSCL_1 (uint8_t value) 	{ GPIOB_ODR.B6  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1108	0x4901    LDR	R1, [PC, #4]
0x110A	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSCL_1:
0x110C	0x4770    BX	LR
0x110E	0xBF00    NOP
0x1110	0x81984221  	GPIOB_ODR+0
; end of easymx_v7_STM32F107VC__setSCL_1
easymx_v7_STM32F107VC__setSDA_1:
;__em_f107vc_gpio.c, 54 :: 		static void _setSDA_1 (uint8_t value) 	{ GPIOB_ODR.B7  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x10FC	0x4901    LDR	R1, [PC, #4]
0x10FE	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSDA_1:
0x1100	0x4770    BX	LR
0x1102	0xBF00    NOP
0x1104	0x819C4221  	GPIOB_ODR+0
; end of easymx_v7_STM32F107VC__setSDA_1
easymx_v7_STM32F107VC__setAN_2:
;__em_f107vc_gpio.c, 68 :: 		static void _setAN_2  (uint8_t value)   { GPIOA_ODR.B5  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x10F0	0x4901    LDR	R1, [PC, #4]
0x10F2	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setAN_2:
0x10F4	0x4770    BX	LR
0x10F6	0xBF00    NOP
0x10F8	0x01944221  	GPIOA_ODR+0
; end of easymx_v7_STM32F107VC__setAN_2
easymx_v7_STM32F107VC__setRST_2:
;__em_f107vc_gpio.c, 69 :: 		static void _setRST_2 (uint8_t value)   { GPIOC_ODR.B3  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1120	0x4901    LDR	R1, [PC, #4]
0x1122	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setRST_2:
0x1124	0x4770    BX	LR
0x1126	0xBF00    NOP
0x1128	0x018C4222  	GPIOC_ODR+0
; end of easymx_v7_STM32F107VC__setRST_2
easymx_v7_STM32F107VC__setCS_2:
;__em_f107vc_gpio.c, 70 :: 		static void _setCS_2  (uint8_t value)   { GPIOD_ODR.B14 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x1114	0x4901    LDR	R1, [PC, #4]
0x1116	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setCS_2:
0x1118	0x4770    BX	LR
0x111A	0xBF00    NOP
0x111C	0x81B84222  	GPIOD_ODR+0
; end of easymx_v7_STM32F107VC__setCS_2
easymx_v7_STM32F107VC__setSCK_2:
;__em_f107vc_gpio.c, 71 :: 		static void _setSCK_2 (uint8_t value)   { GPIOC_ODR.B10 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x10E4	0x4901    LDR	R1, [PC, #4]
0x10E6	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSCK_2:
0x10E8	0x4770    BX	LR
0x10EA	0xBF00    NOP
0x10EC	0x01A84222  	GPIOC_ODR+0
; end of easymx_v7_STM32F107VC__setSCK_2
easymx_v7_STM32F107VC__setMISO_2:
;__em_f107vc_gpio.c, 72 :: 		static void _setMISO_2(uint8_t value)   { GPIOC_ODR.B11 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x10D8	0x4901    LDR	R1, [PC, #4]
0x10DA	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setMISO_2:
0x10DC	0x4770    BX	LR
0x10DE	0xBF00    NOP
0x10E0	0x01AC4222  	GPIOC_ODR+0
; end of easymx_v7_STM32F107VC__setMISO_2
easymx_v7_STM32F107VC__setMOSI_2:
;__em_f107vc_gpio.c, 73 :: 		static void _setMOSI_2(uint8_t value)   { GPIOC_ODR.B12 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x109C	0x4901    LDR	R1, [PC, #4]
0x109E	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setMOSI_2:
0x10A0	0x4770    BX	LR
0x10A2	0xBF00    NOP
0x10A4	0x01B04222  	GPIOC_ODR+0
; end of easymx_v7_STM32F107VC__setMOSI_2
easymx_v7_STM32F107VC__setPWM_2:
;__em_f107vc_gpio.c, 74 :: 		static void _setPWM_2 (uint8_t value)   { GPIOD_ODR.B12 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x10B4	0x4901    LDR	R1, [PC, #4]
0x10B6	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setPWM_2:
0x10B8	0x4770    BX	LR
0x10BA	0xBF00    NOP
0x10BC	0x81B04222  	GPIOD_ODR+0
; end of easymx_v7_STM32F107VC__setPWM_2
easymx_v7_STM32F107VC__setINT_2:
;__em_f107vc_gpio.c, 75 :: 		static void _setINT_2 (uint8_t value)   { GPIOD_ODR.B12 = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x10A8	0x4901    LDR	R1, [PC, #4]
0x10AA	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setINT_2:
0x10AC	0x4770    BX	LR
0x10AE	0xBF00    NOP
0x10B0	0x81B04222  	GPIOD_ODR+0
; end of easymx_v7_STM32F107VC__setINT_2
easymx_v7_STM32F107VC__setRX_2:
;__em_f107vc_gpio.c, 76 :: 		static void _setRX_2  (uint8_t value)   { GPIOD_ODR.B6  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0D48	0x4901    LDR	R1, [PC, #4]
0x0D4A	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setRX_2:
0x0D4C	0x4770    BX	LR
0x0D4E	0xBF00    NOP
0x0D50	0x81984222  	GPIOD_ODR+0
; end of easymx_v7_STM32F107VC__setRX_2
easymx_v7_STM32F107VC__setTX_2:
;__em_f107vc_gpio.c, 77 :: 		static void _setTX_2  (uint8_t value)   { GPIOD_ODR.B5  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0D54	0x4901    LDR	R1, [PC, #4]
0x0D56	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setTX_2:
0x0D58	0x4770    BX	LR
0x0D5A	0xBF00    NOP
0x0D5C	0x81944222  	GPIOD_ODR+0
; end of easymx_v7_STM32F107VC__setTX_2
easymx_v7_STM32F107VC__setSCL_2:
;__em_f107vc_gpio.c, 78 :: 		static void _setSCL_2 (uint8_t value)   { GPIOB_ODR.B6  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0D3C	0x4901    LDR	R1, [PC, #4]
0x0D3E	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSCL_2:
0x0D40	0x4770    BX	LR
0x0D42	0xBF00    NOP
0x0D44	0x81984221  	GPIOB_ODR+0
; end of easymx_v7_STM32F107VC__setSCL_2
easymx_v7_STM32F107VC__setSDA_2:
;__em_f107vc_gpio.c, 79 :: 		static void _setSDA_2 (uint8_t value)   { GPIOB_ODR.B7  = value; }
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
0x0D14	0x4901    LDR	R1, [PC, #4]
0x0D16	0x6008    STR	R0, [R1, #0]
; value end address is: 0 (R0)
L_end__setSDA_2:
0x0D18	0x4770    BX	LR
0x0D1A	0xBF00    NOP
0x0D1C	0x819C4221  	GPIOB_ODR+0
; end of easymx_v7_STM32F107VC__setSDA_2
_lteiot2_hfcEnable:
;__lteiot2_driver.c, 573 :: 		void lteiot2_hfcEnable( bool hfcState )
; hfcState start address is: 0 (R0)
; hfcState end address is: 0 (R0)
; hfcState start address is: 0 (R0)
;__lteiot2_driver.c, 575 :: 		f_hfc_active = hfcState;
0x1BB0	0x4901    LDR	R1, [PC, #4]
0x1BB2	0x7008    STRB	R0, [R1, #0]
; hfcState end address is: 0 (R0)
;__lteiot2_driver.c, 576 :: 		}
L_end_lteiot2_hfcEnable:
0x1BB4	0x4770    BX	LR
0x1BB6	0xBF00    NOP
0x1BB8	0x04FB2000  	__lteiot2_driver_f_hfc_active+0
; end of _lteiot2_hfcEnable
_lteiot2_modulePower:
;__lteiot2_driver.c, 180 :: 		void lteiot2_modulePower( bool powerState )
; powerState start address is: 0 (R0)
0x1BBC	0xB081    SUB	SP, SP, #4
0x1BBE	0xF8CDE000  STR	LR, [SP, #0]
; powerState end address is: 0 (R0)
; powerState start address is: 0 (R0)
;__lteiot2_driver.c, 182 :: 		if (0 != powerState)
0x1BC2	0xB1B0    CBZ	R0, L_lteiot2_modulePower4
; powerState end address is: 0 (R0)
;__lteiot2_driver.c, 184 :: 		hal_gpio_rstSet(0);
0x1BC4	0x2000    MOVS	R0, #0
0x1BC6	0x4C0D    LDR	R4, [PC, #52]
0x1BC8	0x6824    LDR	R4, [R4, #0]
0x1BCA	0x47A0    BLX	R4
;__lteiot2_driver.c, 185 :: 		Delay_100ms();
0x1BCC	0xF7FFFAF4  BL	_Delay_100ms+0
;__lteiot2_driver.c, 186 :: 		hal_gpio_rstSet(1);
0x1BD0	0x2001    MOVS	R0, #1
0x1BD2	0x4C0A    LDR	R4, [PC, #40]
0x1BD4	0x6824    LDR	R4, [R4, #0]
0x1BD6	0x47A0    BLX	R4
;__lteiot2_driver.c, 187 :: 		Delay_1sec();
0x1BD8	0xF7FFFDA6  BL	_Delay_1sec+0
;__lteiot2_driver.c, 188 :: 		hal_gpio_rstSet(0);
0x1BDC	0x2000    MOVS	R0, #0
0x1BDE	0x4C07    LDR	R4, [PC, #28]
0x1BE0	0x6824    LDR	R4, [R4, #0]
0x1BE2	0x47A0    BLX	R4
;__lteiot2_driver.c, 189 :: 		Delay_1sec();
0x1BE4	0xF7FFFDA0  BL	_Delay_1sec+0
;__lteiot2_driver.c, 190 :: 		Delay_1sec();
0x1BE8	0xF7FFFD9E  BL	_Delay_1sec+0
;__lteiot2_driver.c, 191 :: 		Delay_1sec();
0x1BEC	0xF7FFFD9C  BL	_Delay_1sec+0
;__lteiot2_driver.c, 192 :: 		}
0x1BF0	0xE7FF    B	L_lteiot2_modulePower5
L_lteiot2_modulePower4:
;__lteiot2_driver.c, 198 :: 		}
L_lteiot2_modulePower5:
;__lteiot2_driver.c, 199 :: 		}
L_end_lteiot2_modulePower:
0x1BF2	0xF8DDE000  LDR	LR, [SP, #0]
0x1BF6	0xB001    ADD	SP, SP, #4
0x1BF8	0x4770    BX	LR
0x1BFA	0xBF00    NOP
0x1BFC	0x05142000  	__lteiot2_driver_hal_gpio_rstSet+0
; end of _lteiot2_modulePower
_Delay_100ms:
;__Lib_Delays.c, 53 :: 		void Delay_100ms() {
;__Lib_Delays.c, 54 :: 		Delay_ms(100);
0x11B8	0xF644777F  MOVW	R7, #20351
0x11BC	0xF2C00712  MOVT	R7, #18
L_Delay_100ms20:
0x11C0	0x1E7F    SUBS	R7, R7, #1
0x11C2	0xD1FD    BNE	L_Delay_100ms20
0x11C4	0xBF00    NOP
0x11C6	0xBF00    NOP
0x11C8	0xBF00    NOP
0x11CA	0xBF00    NOP
0x11CC	0xBF00    NOP
;__Lib_Delays.c, 55 :: 		}
L_end_Delay_100ms:
0x11CE	0x4770    BX	LR
; end of _Delay_100ms
_Delay_1sec:
;__Lib_Delays.c, 62 :: 		void Delay_1sec() {
;__Lib_Delays.c, 63 :: 		Delay_ms(1000);
0x1728	0xF64127FF  MOVW	R7, #6911
0x172C	0xF2C007B7  MOVT	R7, #183
L_Delay_1sec24:
0x1730	0x1E7F    SUBS	R7, R7, #1
0x1732	0xD1FD    BNE	L_Delay_1sec24
0x1734	0xBF00    NOP
0x1736	0xBF00    NOP
0x1738	0xBF00    NOP
0x173A	0xBF00    NOP
0x173C	0xBF00    NOP
;__Lib_Delays.c, 64 :: 		}
L_end_Delay_1sec:
0x173E	0x4770    BX	LR
; end of _Delay_1sec
_lteiot2_cmdSingle:
;__lteiot2_driver.c, 660 :: 		void lteiot2_cmdSingle( uint8_t *pCmd )
0x1A2C	0xB082    SUB	SP, SP, #8
0x1A2E	0xF8CDE000  STR	LR, [SP, #0]
0x1A32	0x9001    STR	R0, [SP, #4]
;__lteiot2_driver.c, 662 :: 		_strcpy( txBuff, pCmd );
0x1A34	0x9901    LDR	R1, [SP, #4]
0x1A36	0x481A    LDR	R0, [PC, #104]
0x1A38	0xF7FFFE52  BL	__lteiot2_driver__strcpy+0
;__lteiot2_driver.c, 664 :: 		CORE_SEQUENCE();
L_lteiot2_cmdSingle63:
0x1A3C	0x4919    LDR	R1, [PC, #100]
0x1A3E	0x7809    LDRB	R1, [R1, #0]
0x1A40	0xB111    CBZ	R1, L_lteiot2_cmdSingle64
0x1A42	0xF7FFFD83  BL	_lteiot2_process+0
0x1A46	0xE7F9    B	L_lteiot2_cmdSingle63
L_lteiot2_cmdSingle64:
;__lteiot2_driver.c, 665 :: 		createEvent(pCmd, &currentEv);
0x1A48	0x4917    LDR	R1, [PC, #92]
0x1A4A	0x9801    LDR	R0, [SP, #4]
0x1A4C	0xF7FFF9F0  BL	__lteiot2_driver_createEvent+0
;__lteiot2_driver.c, 667 :: 		transmitCommand(pCmd, TERMINATION_CHAR);
0x1A50	0x210D    MOVS	R1, #13
0x1A52	0x9801    LDR	R0, [SP, #4]
0x1A54	0xF7FFFB7A  BL	__lteiot2_driver_transmitCommand+0
;__lteiot2_driver.c, 668 :: 		EXEC_CALLBACK();
0x1A58	0x2100    MOVS	R1, #0
0x1A5A	0x2900    CMP	R1, __LTEIOT2_CALLBACK_ENABLE
0x1A5C	0xD007    BEQ	L_lteiot2_cmdSingle65
0x1A5E	0x2204    MOVS	R2, #4
0x1A60	0x4912    LDR	R1, [PC, #72]
0x1A62	0x700A    STRB	R2, [R1, #0]
0x1A64	0x4912    LDR	R1, [PC, #72]
0x1A66	0x480E    LDR	R0, [PC, #56]
0x1A68	0x4C0F    LDR	R4, [PC, #60]
0x1A6A	0x6824    LDR	R4, [R4, #0]
0x1A6C	0x47A0    BLX	R4
L_lteiot2_cmdSingle65:
;__lteiot2_driver.c, 670 :: 		CORE_BLOCK();
0x1A6E	0x2200    MOVS	R2, #0
0x1A70	0x4910    LDR	R1, [PC, #64]
0x1A72	0x700A    STRB	R2, [R1, #0]
0x1A74	0x2200    MOVS	R2, #0
0x1A76	0x4910    LDR	R1, [PC, #64]
0x1A78	0x700A    STRB	R2, [R1, #0]
0x1A7A	0x2201    MOVS	R2, #1
0x1A7C	0x4909    LDR	R1, [PC, #36]
0x1A7E	0x700A    STRB	R2, [R1, #0]
;__lteiot2_driver.c, 671 :: 		WATCHDOG_START();
0x1A80	0x2200    MOVS	R2, #0
0x1A82	0x490E    LDR	R1, [PC, #56]
0x1A84	0x600A    STR	R2, [R1, #0]
0x1A86	0x2201    MOVS	R2, #1
0x1A88	0x490D    LDR	R1, [PC, #52]
0x1A8A	0x700A    STRB	R2, [R1, #0]
;__lteiot2_driver.c, 672 :: 		CORE_SEQUENCE();
L_lteiot2_cmdSingle66:
0x1A8C	0x4905    LDR	R1, [PC, #20]
0x1A8E	0x7809    LDRB	R1, [R1, #0]
0x1A90	0xB111    CBZ	R1, L_lteiot2_cmdSingle67
0x1A92	0xF7FFFD5B  BL	_lteiot2_process+0
0x1A96	0xE7F9    B	L_lteiot2_cmdSingle66
L_lteiot2_cmdSingle67:
;__lteiot2_driver.c, 673 :: 		}
L_end_lteiot2_cmdSingle:
0x1A98	0xF8DDE000  LDR	LR, [SP, #0]
0x1A9C	0xB002    ADD	SP, SP, #8
0x1A9E	0x4770    BX	LR
0x1AA0	0x05182000  	__lteiot2_driver_txBuff+0
0x1AA4	0x03F12000  	__lteiot2_driver_f_sequence_active+0
0x1AA8	0x06182000  	__lteiot2_driver_currentEv+0
0x1AAC	0x06222000  	__lteiot2_driver_currentEv+10
0x1AB0	0x06202000  	__lteiot2_driver_currentEv+8
0x1AB4	0x01D32000  	__lteiot2_driver_f_wdog_timeout+0
0x1AB8	0x03F02000  	__lteiot2_driver_f_response_ready+0
0x1ABC	0x05002000  	__lteiot2_driver_c_watchdog_timer+0
0x1AC0	0x04FA2000  	__lteiot2_driver_f_watchdog_active+0
; end of _lteiot2_cmdSingle
_lteiot2_default_handler:
;Click_LTE_IoT2_STM.c, 51 :: 		void lteiot2_default_handler( uint8_t *rsp, uint8_t *evArgs )
; rsp start address is: 0 (R0)
0x1710	0xB081    SUB	SP, SP, #4
0x1712	0xF8CDE000  STR	LR, [SP, #0]
; rsp end address is: 0 (R0)
; rsp start address is: 0 (R0)
;Click_LTE_IoT2_STM.c, 53 :: 		mikrobus_logWrite( rsp, _LOG_TEXT );
0x1716	0x2101    MOVS	R1, #1
; rsp end address is: 0 (R0)
0x1718	0xF000FA80  BL	_mikrobus_logWrite+0
;Click_LTE_IoT2_STM.c, 54 :: 		}
L_end_lteiot2_default_handler:
0x171C	0xF8DDE000  LDR	LR, [SP, #0]
0x1720	0xB001    ADD	SP, SP, #4
0x1722	0x4770    BX	LR
; end of _lteiot2_default_handler
__lteiot2_driver__strcpy:
;__lteiot2_driver.c, 322 :: 		static void _strcpy(uint8_t *dest, uint8_t *src)
; src start address is: 4 (R1)
; dest start address is: 0 (R0)
0x16E0	0x460A    MOV	R2, R1
0x16E2	0x4601    MOV	R1, R0
; src end address is: 4 (R1)
; dest end address is: 0 (R0)
; dest start address is: 4 (R1)
; src start address is: 8 (R2)
;__lteiot2_driver.c, 326 :: 		uint16_t i = 0;
; i start address is: 16 (R4)
0x16E4	0xF2400400  MOVW	R4, #0
;__lteiot2_driver.c, 327 :: 		uint16_t j = 0;
; j start address is: 0 (R0)
0x16E8	0xF2400000  MOVW	R0, #0
; src end address is: 8 (R2)
; j end address is: 0 (R0)
; i end address is: 16 (R4)
; dest end address is: 4 (R1)
0x16EC	0xB286    UXTH	R6, R0
0x16EE	0x4610    MOV	R0, R2
;__lteiot2_driver.c, 329 :: 		while ((dest[i++] = src[j++]) != '\0')
L___lteiot2_driver__strcpy15:
; j start address is: 24 (R6)
; j start address is: 24 (R6)
; i start address is: 20 (R5)
; i start address is: 16 (R4)
; src start address is: 0 (R0)
; dest start address is: 4 (R1)
0x16F0	0xB2A3    UXTH	R3, R4
0x16F2	0x1C62    ADDS	R2, R4, #1
; i end address is: 16 (R4)
; i start address is: 20 (R5)
0x16F4	0xB295    UXTH	R5, R2
; i end address is: 20 (R5)
0x16F6	0x18CC    ADDS	R4, R1, R3
0x16F8	0xB2B3    UXTH	R3, R6
0x16FA	0x1C72    ADDS	R2, R6, #1
0x16FC	0xB296    UXTH	R6, R2
; j end address is: 24 (R6)
0x16FE	0x18C2    ADDS	R2, R0, R3
0x1700	0x7812    LDRB	R2, [R2, #0]
0x1702	0x7022    STRB	R2, [R4, #0]
0x1704	0x7822    LDRB	R2, [R4, #0]
0x1706	0xB10A    CBZ	R2, L___lteiot2_driver__strcpy16
; i end address is: 20 (R5)
; j end address is: 24 (R6)
;__lteiot2_driver.c, 330 :: 		;
; j start address is: 24 (R6)
; i start address is: 20 (R5)
; src end address is: 0 (R0)
; dest end address is: 4 (R1)
; i end address is: 20 (R5)
; j end address is: 24 (R6)
0x1708	0xB2AC    UXTH	R4, R5
0x170A	0xE7F1    B	L___lteiot2_driver__strcpy15
L___lteiot2_driver__strcpy16:
;__lteiot2_driver.c, 331 :: 		}
L_end__strcpy:
0x170C	0x4770    BX	LR
; end of __lteiot2_driver__strcpy
_lteiot2_process:
;__lteiot2_driver.c, 726 :: 		void lteiot2_process()
0x154C	0xB081    SUB	SP, SP, #4
0x154E	0xF8CDE000  STR	LR, [SP, #0]
;__lteiot2_driver.c, 729 :: 		if (0 != _LTEIOT2_POLL_ENABLE)
0x1552	0x2000    MOVS	R0, #0
0x1554	0x2801    CMP	R0, __LTEIOT2_POLL_ENABLE
0x1556	0xD006    BEQ	L_lteiot2_process84
;__lteiot2_driver.c, 731 :: 		if (0 != hal_uartReady())
0x1558	0xF7FFFBE2  BL	__lteiot2_driver_hal_uartReady+0
0x155C	0xB118    CBZ	R0, L_lteiot2_process85
;__lteiot2_driver.c, 733 :: 		char tmp = hal_uartRead();
0x155E	0xF7FFFC0F  BL	__lteiot2_driver_hal_uartRead+0
;__lteiot2_driver.c, 734 :: 		lteiot2_putc( tmp );
0x1562	0xF7FFFC1B  BL	_lteiot2_putc+0
;__lteiot2_driver.c, 735 :: 		}
L_lteiot2_process85:
;__lteiot2_driver.c, 736 :: 		}
L_lteiot2_process84:
;__lteiot2_driver.c, 739 :: 		if (f_buffer_warning)
0x1566	0x4852    LDR	R0, [PC, #328]
0x1568	0x7800    LDRB	R0, [R0, #0]
0x156A	0x2800    CMP	R0, #0
0x156C	0xF000803A  BEQ	L_lteiot2_process86
;__lteiot2_driver.c, 741 :: 		CORE_SET_BUSY();
0x1570	0x4850    LDR	R0, [PC, #320]
0x1572	0x7800    LDRB	R0, [R0, #0]
0x1574	0xB110    CBZ	R0, L_lteiot2_process87
0x1576	0x2000    MOVS	R0, #0
0x1578	0xF7FFFFD4  BL	__lteiot2_driver_DTE_setState+0
L_lteiot2_process87:
;__lteiot2_driver.c, 742 :: 		TIMER_STOP();
0x157C	0x2100    MOVS	R1, #0
0x157E	0x484E    LDR	R0, [PC, #312]
0x1580	0x7001    STRB	R1, [R0, #0]
;__lteiot2_driver.c, 743 :: 		WATCHDOG_STOP();
0x1582	0x2100    MOVS	R1, #0
0x1584	0x484D    LDR	R0, [PC, #308]
0x1586	0x7001    STRB	R1, [R0, #0]
;__lteiot2_driver.c, 746 :: 		if (_LTEIOT2_EVENT_BUFFER_OUT == currentEv.evArg[_LTEIOT2_EVARG_EVENT_T])
0x1588	0x484D    LDR	R0, [PC, #308]
0x158A	0x7800    LDRB	R0, [R0, #0]
0x158C	0x2802    CMP	R0, #2
0x158E	0xD105    BNE	L_lteiot2_process88
;__lteiot2_driver.c, 749 :: 		currentEv.fpHdl(rxBuff.storage, currentEv.evArg);
0x1590	0x494C    LDR	R1, [PC, #304]
0x1592	0x484D    LDR	R0, [PC, #308]
0x1594	0x4C4D    LDR	R4, [PC, #308]
0x1596	0x6824    LDR	R4, [R4, #0]
0x1598	0x47A0    BLX	R4
;__lteiot2_driver.c, 750 :: 		}
0x159A	0xE00B    B	L_lteiot2_process89
L_lteiot2_process88:
;__lteiot2_driver.c, 754 :: 		createEvent(rxBuff.storage, &currentEv);
0x159C	0x494B    LDR	R1, [PC, #300]
0x159E	0x484A    LDR	R0, [PC, #296]
0x15A0	0xF7FFFC46  BL	__lteiot2_driver_createEvent+0
;__lteiot2_driver.c, 755 :: 		EXEC_EVENT(_LTEIOT2_EVENT_BUFFER_OUT);
0x15A4	0x2102    MOVS	R1, #2
0x15A6	0x4846    LDR	R0, [PC, #280]
0x15A8	0x7001    STRB	R1, [R0, #0]
0x15AA	0x4946    LDR	R1, [PC, #280]
0x15AC	0x4846    LDR	R0, [PC, #280]
0x15AE	0x4C47    LDR	R4, [PC, #284]
0x15B0	0x6824    LDR	R4, [R4, #0]
0x15B2	0x47A0    BLX	R4
;__lteiot2_driver.c, 756 :: 		}
L_lteiot2_process89:
;__lteiot2_driver.c, 757 :: 		f_buffer_warning = false;
0x15B4	0x2100    MOVS	R1, #0
0x15B6	0x483E    LDR	R0, [PC, #248]
0x15B8	0x7001    STRB	R1, [R0, #0]
;__lteiot2_driver.c, 759 :: 		CORE_CLEAN_RX();
0x15BA	0x2100    MOVS	R1, #0
0x15BC	0x4844    LDR	R0, [PC, #272]
0x15BE	0x8001    STRH	R1, [R0, #0]
0x15C0	0x2100    MOVS	R1, #0
0x15C2	0x4841    LDR	R0, [PC, #260]
0x15C4	0x7001    STRB	R1, [R0, #0]
;__lteiot2_driver.c, 760 :: 		CORE_UNBLOCK();
0x15C6	0x2100    MOVS	R1, #0
0x15C8	0x4842    LDR	R0, [PC, #264]
0x15CA	0x7001    STRB	R1, [R0, #0]
0x15CC	0x2100    MOVS	R1, #0
0x15CE	0x4842    LDR	R0, [PC, #264]
0x15D0	0x7001    STRB	R1, [R0, #0]
0x15D2	0x2100    MOVS	R1, #0
0x15D4	0x4841    LDR	R0, [PC, #260]
0x15D6	0x7001    STRB	R1, [R0, #0]
;__lteiot2_driver.c, 761 :: 		CORE_SET_FREE();
0x15D8	0x4836    LDR	R0, [PC, #216]
0x15DA	0x7800    LDRB	R0, [R0, #0]
0x15DC	0xB110    CBZ	R0, L_lteiot2_process90
0x15DE	0x2001    MOVS	R0, #1
0x15E0	0xF7FFFFA0  BL	__lteiot2_driver_DTE_setState+0
L_lteiot2_process90:
;__lteiot2_driver.c, 762 :: 		}
L_lteiot2_process86:
;__lteiot2_driver.c, 765 :: 		if (f_response_ready)
0x15E4	0x483C    LDR	R0, [PC, #240]
0x15E6	0x7800    LDRB	R0, [R0, #0]
0x15E8	0x2800    CMP	R0, #0
0x15EA	0xD02C    BEQ	L_lteiot2_process91
;__lteiot2_driver.c, 767 :: 		CORE_SET_BUSY();
0x15EC	0x4831    LDR	R0, [PC, #196]
0x15EE	0x7800    LDRB	R0, [R0, #0]
0x15F0	0xB110    CBZ	R0, L_lteiot2_process92
0x15F2	0x2000    MOVS	R0, #0
0x15F4	0xF7FFFF96  BL	__lteiot2_driver_DTE_setState+0
L_lteiot2_process92:
;__lteiot2_driver.c, 768 :: 		TIMER_STOP();
0x15F8	0x2100    MOVS	R1, #0
0x15FA	0x482F    LDR	R0, [PC, #188]
0x15FC	0x7001    STRB	R1, [R0, #0]
;__lteiot2_driver.c, 769 :: 		WATCHDOG_STOP();
0x15FE	0x2100    MOVS	R1, #0
0x1600	0x482E    LDR	R0, [PC, #184]
0x1602	0x7001    STRB	R1, [R0, #0]
;__lteiot2_driver.c, 771 :: 		createEvent(rxBuff.storage, &currentEv);
0x1604	0x4931    LDR	R1, [PC, #196]
0x1606	0x4830    LDR	R0, [PC, #192]
0x1608	0xF7FFFC12  BL	__lteiot2_driver_createEvent+0
;__lteiot2_driver.c, 772 :: 		EXEC_EVENT(_LTEIOT2_EVENT_RESPONSE);
0x160C	0x2100    MOVS	R1, #0
0x160E	0x482C    LDR	R0, [PC, #176]
0x1610	0x7001    STRB	R1, [R0, #0]
0x1612	0x492C    LDR	R1, [PC, #176]
0x1614	0x482C    LDR	R0, [PC, #176]
0x1616	0x4C2D    LDR	R4, [PC, #180]
0x1618	0x6824    LDR	R4, [R4, #0]
0x161A	0x47A0    BLX	R4
;__lteiot2_driver.c, 774 :: 		CORE_CLEAN_RX();
0x161C	0x2100    MOVS	R1, #0
0x161E	0x482C    LDR	R0, [PC, #176]
0x1620	0x8001    STRH	R1, [R0, #0]
0x1622	0x2100    MOVS	R1, #0
0x1624	0x4828    LDR	R0, [PC, #160]
0x1626	0x7001    STRB	R1, [R0, #0]
;__lteiot2_driver.c, 775 :: 		CORE_UNBLOCK();
0x1628	0x2100    MOVS	R1, #0
0x162A	0x482A    LDR	R0, [PC, #168]
0x162C	0x7001    STRB	R1, [R0, #0]
0x162E	0x2100    MOVS	R1, #0
0x1630	0x4829    LDR	R0, [PC, #164]
0x1632	0x7001    STRB	R1, [R0, #0]
0x1634	0x2100    MOVS	R1, #0
0x1636	0x4829    LDR	R0, [PC, #164]
0x1638	0x7001    STRB	R1, [R0, #0]
;__lteiot2_driver.c, 776 :: 		CORE_SET_FREE();
0x163A	0x481E    LDR	R0, [PC, #120]
0x163C	0x7800    LDRB	R0, [R0, #0]
0x163E	0xB110    CBZ	R0, L_lteiot2_process93
0x1640	0x2001    MOVS	R0, #1
0x1642	0xF7FFFF6F  BL	__lteiot2_driver_DTE_setState+0
L_lteiot2_process93:
;__lteiot2_driver.c, 777 :: 		}
L_lteiot2_process91:
;__lteiot2_driver.c, 780 :: 		if (f_wdog_timeout)
0x1646	0x4823    LDR	R0, [PC, #140]
0x1648	0x7800    LDRB	R0, [R0, #0]
0x164A	0x2800    CMP	R0, #0
0x164C	0xD02C    BEQ	L_lteiot2_process94
;__lteiot2_driver.c, 782 :: 		CORE_SET_BUSY();
0x164E	0x4819    LDR	R0, [PC, #100]
0x1650	0x7800    LDRB	R0, [R0, #0]
0x1652	0xB110    CBZ	R0, L_lteiot2_process95
0x1654	0x2000    MOVS	R0, #0
0x1656	0xF7FFFF65  BL	__lteiot2_driver_DTE_setState+0
L_lteiot2_process95:
;__lteiot2_driver.c, 783 :: 		TIMER_STOP();
0x165A	0x2100    MOVS	R1, #0
0x165C	0x4816    LDR	R0, [PC, #88]
0x165E	0x7001    STRB	R1, [R0, #0]
;__lteiot2_driver.c, 784 :: 		WATCHDOG_STOP();
0x1660	0x2100    MOVS	R1, #0
0x1662	0x4816    LDR	R0, [PC, #88]
0x1664	0x7001    STRB	R1, [R0, #0]
;__lteiot2_driver.c, 786 :: 		createEvent(rxBuff.storage, &currentEv);
0x1666	0x4919    LDR	R1, [PC, #100]
0x1668	0x4817    LDR	R0, [PC, #92]
0x166A	0xF7FFFBE1  BL	__lteiot2_driver_createEvent+0
;__lteiot2_driver.c, 787 :: 		EXEC_EVENT(_LTEIOT2_EVENT_TIMEOUT);
0x166E	0x2101    MOVS	R1, #1
0x1670	0x4813    LDR	R0, [PC, #76]
0x1672	0x7001    STRB	R1, [R0, #0]
0x1674	0x4913    LDR	R1, [PC, #76]
0x1676	0x4814    LDR	R0, [PC, #80]
0x1678	0x4C14    LDR	R4, [PC, #80]
0x167A	0x6824    LDR	R4, [R4, #0]
0x167C	0x47A0    BLX	R4
;__lteiot2_driver.c, 789 :: 		CORE_CLEAN_RX();
0x167E	0x2100    MOVS	R1, #0
0x1680	0x4813    LDR	R0, [PC, #76]
0x1682	0x8001    STRH	R1, [R0, #0]
0x1684	0x2100    MOVS	R1, #0
0x1686	0x4810    LDR	R0, [PC, #64]
0x1688	0x7001    STRB	R1, [R0, #0]
;__lteiot2_driver.c, 790 :: 		CORE_UNBLOCK();
0x168A	0x2100    MOVS	R1, #0
0x168C	0x4811    LDR	R0, [PC, #68]
0x168E	0x7001    STRB	R1, [R0, #0]
0x1690	0x2100    MOVS	R1, #0
0x1692	0x4811    LDR	R0, [PC, #68]
0x1694	0x7001    STRB	R1, [R0, #0]
0x1696	0x2100    MOVS	R1, #0
0x1698	0x4810    LDR	R0, [PC, #64]
0x169A	0x7001    STRB	R1, [R0, #0]
;__lteiot2_driver.c, 791 :: 		CORE_SET_FREE();
0x169C	0x4805    LDR	R0, [PC, #20]
0x169E	0x7800    LDRB	R0, [R0, #0]
0x16A0	0xB110    CBZ	R0, L_lteiot2_process96
0x16A2	0x2001    MOVS	R0, #1
0x16A4	0xF7FFFF3E  BL	__lteiot2_driver_DTE_setState+0
L_lteiot2_process96:
;__lteiot2_driver.c, 792 :: 		}
L_lteiot2_process94:
;__lteiot2_driver.c, 793 :: 		}
L_end_lteiot2_process:
0x16A8	0xF8DDE000  LDR	LR, [SP, #0]
0x16AC	0xB001    ADD	SP, SP, #4
0x16AE	0x4770    BX	LR
0x16B0	0x03F32000  	__lteiot2_driver_f_buffer_warning+0
0x16B4	0x04FB2000  	__lteiot2_driver_f_hfc_active+0
0x16B8	0x03F22000  	__lteiot2_driver_f_timer_active+0
0x16BC	0x04FA2000  	__lteiot2_driver_f_watchdog_active+0
0x16C0	0x06222000  	__lteiot2_driver_currentEv+10
0x16C4	0x06202000  	__lteiot2_driver_currentEv+8
0x16C8	0x03FA2000  	__lteiot2_driver_rxBuff+2
0x16CC	0x06182000  	__lteiot2_driver_currentEv+0
0x16D0	0x03F82000  	__lteiot2_driver_rxBuff+0
0x16D4	0x01D32000  	__lteiot2_driver_f_wdog_timeout+0
0x16D8	0x03F02000  	__lteiot2_driver_f_response_ready+0
0x16DC	0x03F12000  	__lteiot2_driver_f_sequence_active+0
; end of _lteiot2_process
__lteiot2_driver_hal_uartReady:
;__hal_stm32.c, 152 :: 		static uint8_t hal_uartReady()
0x0D20	0xB081    SUB	SP, SP, #4
0x0D22	0xF8CDE000  STR	LR, [SP, #0]
;__hal_stm32.c, 154 :: 		return ( uint8_t )fp_uartReady();
0x0D26	0x4C04    LDR	R4, [PC, #16]
0x0D28	0x6824    LDR	R4, [R4, #0]
0x0D2A	0x47A0    BLX	R4
0x0D2C	0xB2C0    UXTB	R0, R0
;__hal_stm32.c, 155 :: 		}
L_end_hal_uartReady:
0x0D2E	0xF8DDE000  LDR	LR, [SP, #0]
0x0D32	0xB001    ADD	SP, SP, #4
0x0D34	0x4770    BX	LR
0x0D36	0xBF00    NOP
0x0D38	0x050C2000  	__lteiot2_driver_fp_uartReady+0
; end of __lteiot2_driver_hal_uartReady
_UART1_Read:
;__Lib_UART_123_45.c, 104 :: 		
0x06F4	0xB081    SUB	SP, SP, #4
0x06F6	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45.c, 105 :: 		
0x06FA	0x4803    LDR	R0, [PC, #12]
0x06FC	0xF7FFFEDC  BL	__Lib_UART_123_45_UARTx_Read+0
;__Lib_UART_123_45.c, 106 :: 		
L_end_UART1_Read:
0x0700	0xF8DDE000  LDR	LR, [SP, #0]
0x0704	0xB001    ADD	SP, SP, #4
0x0706	0x4770    BX	LR
0x0708	0x38004001  	USART1_SR+0
; end of _UART1_Read
__Lib_UART_123_45_UARTx_Read:
;__Lib_UART_123_45.c, 96 :: 		
; UART_Base start address is: 0 (R0)
0x04B8	0xB081    SUB	SP, SP, #4
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
; UART_Base end address is: 0 (R0)
;__Lib_UART_123_45.c, 98 :: 		
L___Lib_UART_123_45_UARTx_Read4:
; UART_Base start address is: 0 (R0)
0x04BA	0x6802    LDR	R2, [R0, #0]
0x04BC	0xF3C21140  UBFX	R1, R2, #5, #1
0x04C0	0xB901    CBNZ	R1, L___Lib_UART_123_45_UARTx_Read5
0x04C2	0xE7FA    B	L___Lib_UART_123_45_UARTx_Read4
L___Lib_UART_123_45_UARTx_Read5:
;__Lib_UART_123_45.c, 101 :: 		
0x04C4	0x1D01    ADDS	R1, R0, #4
; UART_Base end address is: 0 (R0)
0x04C6	0x6809    LDR	R1, [R1, #0]
0x04C8	0xB288    UXTH	R0, R1
;__Lib_UART_123_45.c, 102 :: 		
L_end_UARTx_Read:
0x04CA	0xB001    ADD	SP, SP, #4
0x04CC	0x4770    BX	LR
; end of __Lib_UART_123_45_UARTx_Read
_UART1_Data_Ready:
;__Lib_UART_123_45.c, 131 :: 		
0x070C	0xB081    SUB	SP, SP, #4
0x070E	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45.c, 132 :: 		
0x0712	0x4803    LDR	R0, [PC, #12]
0x0714	0xF7FFFEDC  BL	__Lib_UART_123_45_UARTx_Data_Ready+0
;__Lib_UART_123_45.c, 133 :: 		
L_end_UART1_Data_Ready:
0x0718	0xF8DDE000  LDR	LR, [SP, #0]
0x071C	0xB001    ADD	SP, SP, #4
0x071E	0x4770    BX	LR
0x0720	0x38004001  	USART1_SR+0
; end of _UART1_Data_Ready
__Lib_UART_123_45_UARTx_Data_Ready:
;__Lib_UART_123_45.c, 126 :: 		
; UART_Base start address is: 0 (R0)
0x04D0	0xB081    SUB	SP, SP, #4
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
;__Lib_UART_123_45.c, 128 :: 		
0x04D2	0x6801    LDR	R1, [R0, #0]
; UART_Base end address is: 0 (R0)
0x04D4	0xF3C11040  UBFX	R0, R1, #5, #1
;__Lib_UART_123_45.c, 129 :: 		
L_end_UARTx_Data_Ready:
0x04D8	0xB001    ADD	SP, SP, #4
0x04DA	0x4770    BX	LR
; end of __Lib_UART_123_45_UARTx_Data_Ready
_UART1_Tx_Idle:
;__Lib_UART_123_45.c, 212 :: 		
0x06DC	0xB081    SUB	SP, SP, #4
0x06DE	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45.c, 213 :: 		
0x06E2	0x4803    LDR	R0, [PC, #12]
0x06E4	0xF7FFFEFA  BL	__Lib_UART_123_45_UARTx_Tx_Idle+0
;__Lib_UART_123_45.c, 214 :: 		
L_end_UART1_Tx_Idle:
0x06E8	0xF8DDE000  LDR	LR, [SP, #0]
0x06EC	0xB001    ADD	SP, SP, #4
0x06EE	0x4770    BX	LR
0x06F0	0x38004001  	USART1_SR+0
; end of _UART1_Tx_Idle
__Lib_UART_123_45_UARTx_Tx_Idle:
;__Lib_UART_123_45.c, 208 :: 		
; UART_Base start address is: 0 (R0)
0x04DC	0xB081    SUB	SP, SP, #4
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
;__Lib_UART_123_45.c, 209 :: 		
0x04DE	0x6801    LDR	R1, [R0, #0]
; UART_Base end address is: 0 (R0)
0x04E0	0xF3C11080  UBFX	R0, R1, #6, #1
;__Lib_UART_123_45.c, 210 :: 		
L_end_UARTx_Tx_Idle:
0x04E4	0xB001    ADD	SP, SP, #4
0x04E6	0x4770    BX	LR
; end of __Lib_UART_123_45_UARTx_Tx_Idle
_UART2_Read:
;__Lib_UART_123_45.c, 108 :: 		
0x06AC	0xB081    SUB	SP, SP, #4
0x06AE	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45.c, 109 :: 		
0x06B2	0x4803    LDR	R0, [PC, #12]
0x06B4	0xF7FFFF00  BL	__Lib_UART_123_45_UARTx_Read+0
;__Lib_UART_123_45.c, 110 :: 		
L_end_UART2_Read:
0x06B8	0xF8DDE000  LDR	LR, [SP, #0]
0x06BC	0xB001    ADD	SP, SP, #4
0x06BE	0x4770    BX	LR
0x06C0	0x44004000  	USART2_SR+0
; end of _UART2_Read
_UART2_Data_Ready:
;__Lib_UART_123_45.c, 135 :: 		
0x06C4	0xB081    SUB	SP, SP, #4
0x06C6	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45.c, 136 :: 		
0x06CA	0x4803    LDR	R0, [PC, #12]
0x06CC	0xF7FFFF00  BL	__Lib_UART_123_45_UARTx_Data_Ready+0
;__Lib_UART_123_45.c, 137 :: 		
L_end_UART2_Data_Ready:
0x06D0	0xF8DDE000  LDR	LR, [SP, #0]
0x06D4	0xB001    ADD	SP, SP, #4
0x06D6	0x4770    BX	LR
0x06D8	0x44004000  	USART2_SR+0
; end of _UART2_Data_Ready
_UART2_Tx_Idle:
;__Lib_UART_123_45.c, 216 :: 		
0x0724	0xB081    SUB	SP, SP, #4
0x0726	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45.c, 217 :: 		
0x072A	0x4803    LDR	R0, [PC, #12]
0x072C	0xF7FFFED6  BL	__Lib_UART_123_45_UARTx_Tx_Idle+0
;__Lib_UART_123_45.c, 218 :: 		
L_end_UART2_Tx_Idle:
0x0730	0xF8DDE000  LDR	LR, [SP, #0]
0x0734	0xB001    ADD	SP, SP, #4
0x0736	0x4770    BX	LR
0x0738	0x44004000  	USART2_SR+0
; end of _UART2_Tx_Idle
_UART3_Read:
;__Lib_UART_123_45.c, 112 :: 		
0x0784	0xB081    SUB	SP, SP, #4
0x0786	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45.c, 113 :: 		
0x078A	0x4803    LDR	R0, [PC, #12]
0x078C	0xF7FFFE94  BL	__Lib_UART_123_45_UARTx_Read+0
;__Lib_UART_123_45.c, 114 :: 		
L_end_UART3_Read:
0x0790	0xF8DDE000  LDR	LR, [SP, #0]
0x0794	0xB001    ADD	SP, SP, #4
0x0796	0x4770    BX	LR
0x0798	0x48004000  	USART3_SR+0
; end of _UART3_Read
_UART3_Data_Ready:
;__Lib_UART_123_45.c, 139 :: 		
0x079C	0xB081    SUB	SP, SP, #4
0x079E	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45.c, 140 :: 		
0x07A2	0x4803    LDR	R0, [PC, #12]
0x07A4	0xF7FFFE94  BL	__Lib_UART_123_45_UARTx_Data_Ready+0
;__Lib_UART_123_45.c, 141 :: 		
L_end_UART3_Data_Ready:
0x07A8	0xF8DDE000  LDR	LR, [SP, #0]
0x07AC	0xB001    ADD	SP, SP, #4
0x07AE	0x4770    BX	LR
0x07B0	0x48004000  	USART3_SR+0
; end of _UART3_Data_Ready
_UART3_Tx_Idle:
;__Lib_UART_123_45.c, 220 :: 		
0x076C	0xB081    SUB	SP, SP, #4
0x076E	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45.c, 221 :: 		
0x0772	0x4803    LDR	R0, [PC, #12]
0x0774	0xF7FFFEB2  BL	__Lib_UART_123_45_UARTx_Tx_Idle+0
;__Lib_UART_123_45.c, 222 :: 		
L_end_UART3_Tx_Idle:
0x0778	0xF8DDE000  LDR	LR, [SP, #0]
0x077C	0xB001    ADD	SP, SP, #4
0x077E	0x4770    BX	LR
0x0780	0x48004000  	USART3_SR+0
; end of _UART3_Tx_Idle
_UART4_Read:
;__Lib_UART_123_45.c, 116 :: 		
0x073C	0xB081    SUB	SP, SP, #4
0x073E	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45.c, 117 :: 		
0x0742	0x4803    LDR	R0, [PC, #12]
0x0744	0xF7FFFEB8  BL	__Lib_UART_123_45_UARTx_Read+0
;__Lib_UART_123_45.c, 118 :: 		
L_end_UART4_Read:
0x0748	0xF8DDE000  LDR	LR, [SP, #0]
0x074C	0xB001    ADD	SP, SP, #4
0x074E	0x4770    BX	LR
0x0750	0x4C004000  	UART4_SR+0
; end of _UART4_Read
_UART4_Data_Ready:
;__Lib_UART_123_45.c, 143 :: 		
0x0754	0xB081    SUB	SP, SP, #4
0x0756	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45.c, 144 :: 		
0x075A	0x4803    LDR	R0, [PC, #12]
0x075C	0xF7FFFEB8  BL	__Lib_UART_123_45_UARTx_Data_Ready+0
;__Lib_UART_123_45.c, 145 :: 		
L_end_UART4_Data_Ready:
0x0760	0xF8DDE000  LDR	LR, [SP, #0]
0x0764	0xB001    ADD	SP, SP, #4
0x0766	0x4770    BX	LR
0x0768	0x4C004000  	UART4_SR+0
; end of _UART4_Data_Ready
_UART4_Tx_Idle:
;__Lib_UART_123_45.c, 224 :: 		
0x04E8	0xB081    SUB	SP, SP, #4
0x04EA	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45.c, 225 :: 		
0x04EE	0x4803    LDR	R0, [PC, #12]
0x04F0	0xF7FFFFF4  BL	__Lib_UART_123_45_UARTx_Tx_Idle+0
;__Lib_UART_123_45.c, 226 :: 		
L_end_UART4_Tx_Idle:
0x04F4	0xF8DDE000  LDR	LR, [SP, #0]
0x04F8	0xB001    ADD	SP, SP, #4
0x04FA	0x4770    BX	LR
0x04FC	0x4C004000  	UART4_SR+0
; end of _UART4_Tx_Idle
_UART5_Read:
;__Lib_UART_123_45.c, 120 :: 		
0x0518	0xB081    SUB	SP, SP, #4
0x051A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45.c, 121 :: 		
0x051E	0x4803    LDR	R0, [PC, #12]
0x0520	0xF7FFFFCA  BL	__Lib_UART_123_45_UARTx_Read+0
;__Lib_UART_123_45.c, 122 :: 		
L_end_UART5_Read:
0x0524	0xF8DDE000  LDR	LR, [SP, #0]
0x0528	0xB001    ADD	SP, SP, #4
0x052A	0x4770    BX	LR
0x052C	0x50004000  	UART5_SR+0
; end of _UART5_Read
_UART5_Data_Ready:
;__Lib_UART_123_45.c, 147 :: 		
0x067C	0xB081    SUB	SP, SP, #4
0x067E	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45.c, 148 :: 		
0x0682	0x4803    LDR	R0, [PC, #12]
0x0684	0xF7FFFF24  BL	__Lib_UART_123_45_UARTx_Data_Ready+0
;__Lib_UART_123_45.c, 149 :: 		
L_end_UART5_Data_Ready:
0x0688	0xF8DDE000  LDR	LR, [SP, #0]
0x068C	0xB001    ADD	SP, SP, #4
0x068E	0x4770    BX	LR
0x0690	0x50004000  	UART5_SR+0
; end of _UART5_Data_Ready
_UART5_Tx_Idle:
;__Lib_UART_123_45.c, 228 :: 		
0x0694	0xB081    SUB	SP, SP, #4
0x0696	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45.c, 229 :: 		
0x069A	0x4803    LDR	R0, [PC, #12]
0x069C	0xF7FFFF1E  BL	__Lib_UART_123_45_UARTx_Tx_Idle+0
;__Lib_UART_123_45.c, 230 :: 		
L_end_UART5_Tx_Idle:
0x06A0	0xF8DDE000  LDR	LR, [SP, #0]
0x06A4	0xB001    ADD	SP, SP, #4
0x06A6	0x4770    BX	LR
0x06A8	0x50004000  	UART5_SR+0
; end of _UART5_Tx_Idle
__lteiot2_driver_hal_uartRead:
;__hal_stm32.c, 147 :: 		static uint8_t hal_uartRead()
0x0D80	0xB081    SUB	SP, SP, #4
0x0D82	0xF8CDE000  STR	LR, [SP, #0]
;__hal_stm32.c, 149 :: 		return ( uint8_t )fp_uartRead();
0x0D86	0x4C04    LDR	R4, [PC, #16]
0x0D88	0x6824    LDR	R4, [R4, #0]
0x0D8A	0x47A0    BLX	R4
0x0D8C	0xB2C0    UXTB	R0, R0
;__hal_stm32.c, 150 :: 		}
L_end_hal_uartRead:
0x0D8E	0xF8DDE000  LDR	LR, [SP, #0]
0x0D92	0xB001    ADD	SP, SP, #4
0x0D94	0x4770    BX	LR
0x0D96	0xBF00    NOP
0x0D98	0x04FC2000  	__lteiot2_driver_fp_uartRead+0
; end of __lteiot2_driver_hal_uartRead
_lteiot2_putc:
;__lteiot2_driver.c, 578 :: 		void lteiot2_putc( uint8_t rxInput )
; rxInput start address is: 0 (R0)
; rxInput end address is: 0 (R0)
; rxInput start address is: 0 (R0)
;__lteiot2_driver.c, 580 :: 		CORE_BLOCK();
0x0D9C	0x2200    MOVS	R2, #0
0x0D9E	0x4915    LDR	R1, [PC, #84]
0x0DA0	0x700A    STRB	R2, [R1, #0]
0x0DA2	0x2200    MOVS	R2, #0
0x0DA4	0x4914    LDR	R1, [PC, #80]
0x0DA6	0x700A    STRB	R2, [R1, #0]
0x0DA8	0x2201    MOVS	R2, #1
0x0DAA	0x4914    LDR	R1, [PC, #80]
0x0DAC	0x700A    STRB	R2, [R1, #0]
;__lteiot2_driver.c, 581 :: 		TIMER_START();
0x0DAE	0x2200    MOVS	R2, #0
0x0DB0	0x4913    LDR	R1, [PC, #76]
0x0DB2	0x600A    STR	R2, [R1, #0]
0x0DB4	0x2201    MOVS	R2, #1
0x0DB6	0x4913    LDR	R1, [PC, #76]
0x0DB8	0x700A    STRB	R2, [R1, #0]
;__lteiot2_driver.c, 582 :: 		rxBuff.storage[rxBuff.idx++] = rxInput;
0x0DBA	0x4913    LDR	R1, [PC, #76]
0x0DBC	0x880A    LDRH	R2, [R1, #0]
0x0DBE	0x4913    LDR	R1, [PC, #76]
0x0DC0	0x1889    ADDS	R1, R1, R2
0x0DC2	0x7008    STRB	R0, [R1, #0]
; rxInput end address is: 0 (R0)
0x0DC4	0x4910    LDR	R1, [PC, #64]
0x0DC6	0x8809    LDRH	R1, [R1, #0]
0x0DC8	0x1C4A    ADDS	R2, R1, #1
0x0DCA	0x490F    LDR	R1, [PC, #60]
0x0DCC	0x800A    STRH	R2, [R1, #0]
;__lteiot2_driver.c, 584 :: 		if (_LTEIOT2_BUF_WARNING <= rxBuff.idx)
0x0DCE	0x490E    LDR	R1, [PC, #56]
0x0DD0	0x880A    LDRH	R2, [R1, #0]
0x0DD2	0x490F    LDR	R1, [PC, #60]
0x0DD4	0x428A    CMP	R2, R1
0x0DD6	0xD302    BCC	L_lteiot2_putc50
;__lteiot2_driver.c, 586 :: 		f_buffer_warning = true;
0x0DD8	0x2201    MOVS	R2, #1
0x0DDA	0x490E    LDR	R1, [PC, #56]
0x0DDC	0x700A    STRB	R2, [R1, #0]
;__lteiot2_driver.c, 587 :: 		}
L_lteiot2_putc50:
;__lteiot2_driver.c, 589 :: 		if((_LTEIOT2_BUF_SIZE - 1) == rxBuff.idx)
0x0DDE	0x490A    LDR	R1, [PC, #40]
0x0DE0	0x8809    LDRH	R1, [R1, #0]
0x0DE2	0xF1B10FFF  CMP	R1, #255
0x0DE6	0xD104    BNE	L_lteiot2_putc51
;__lteiot2_driver.c, 591 :: 		rxBuff.idx--;
0x0DE8	0x4907    LDR	R1, [PC, #28]
0x0DEA	0x8809    LDRH	R1, [R1, #0]
0x0DEC	0x1E4A    SUBS	R2, R1, #1
0x0DEE	0x4906    LDR	R1, [PC, #24]
0x0DF0	0x800A    STRH	R2, [R1, #0]
;__lteiot2_driver.c, 592 :: 		}
L_lteiot2_putc51:
;__lteiot2_driver.c, 593 :: 		}
L_end_lteiot2_putc:
0x0DF2	0x4770    BX	LR
0x0DF4	0x01D32000  	__lteiot2_driver_f_wdog_timeout+0
0x0DF8	0x03F02000  	__lteiot2_driver_f_response_ready+0
0x0DFC	0x03F12000  	__lteiot2_driver_f_sequence_active+0
0x0E00	0x03F42000  	__lteiot2_driver_c_timer+0
0x0E04	0x03F22000  	__lteiot2_driver_f_timer_active+0
0x0E08	0x03F82000  	__lteiot2_driver_rxBuff+0
0x0E0C	0x03FA2000  	__lteiot2_driver_rxBuff+2
0x0E10	0x00C00000  	__LTEIOT2_BUF_WARNING
0x0E14	0x03F32000  	__lteiot2_driver_f_buffer_warning+0
; end of _lteiot2_putc
__lteiot2_driver_createEvent:
;__lteiot2_driver.c, 507 :: 		static void createEvent( char *pInput, T_CORE_event *pEvent )
0x0E30	0xB089    SUB	SP, SP, #36
0x0E32	0xF8CDE000  STR	LR, [SP, #0]
0x0E36	0x9006    STR	R0, [SP, #24]
0x0E38	0x9107    STR	R1, [SP, #28]
;__lteiot2_driver.c, 509 :: 		uint8_t hIdx     = 0;
;__lteiot2_driver.c, 510 :: 		uint8_t startIdx = 0;
;__lteiot2_driver.c, 511 :: 		uint8_t startOff = 0;
;__lteiot2_driver.c, 512 :: 		uint8_t endIdx   = 0;
;__lteiot2_driver.c, 513 :: 		uint8_t endOff   = 0;
;__lteiot2_driver.c, 515 :: 		char tmp[_LTEIOT2_CMD_MAXSIZE + 1] = { 0 };
0x0E3A	0xF10D0B04  ADD	R11, SP, #4
0x0E3E	0xF10B0A11  ADD	R10, R11, #17
0x0E42	0xF8DFC0B0  LDR	R12, [PC, #176]
0x0E46	0xF001F811  BL	___CC2DW+0
;__lteiot2_driver.c, 518 :: 		startIdx = searchLut(pInput, LUT_START_MARK, LUT_START_MARK_SIZE, SEARCH_IDX);
0x0E4A	0x2300    MOVS	R3, #0
0x0E4C	0x2207    MOVS	R2, #7
0x0E4E	0x492A    LDR	R1, [PC, #168]
0x0E50	0x9806    LDR	R0, [SP, #24]
0x0E52	0xF7FFFBB3  BL	__lteiot2_driver_searchLut+0
0x0E56	0xF88D0020  STRB	R0, [SP, #32]
;__lteiot2_driver.c, 519 :: 		startOff = searchLut(pInput, LUT_START_MARK, LUT_START_MARK_SIZE, SEARCH_OFFSET);
0x0E5A	0x2301    MOVS	R3, #1
0x0E5C	0x2207    MOVS	R2, #7
0x0E5E	0x4926    LDR	R1, [PC, #152]
0x0E60	0x9806    LDR	R0, [SP, #24]
0x0E62	0xF7FFFBAB  BL	__lteiot2_driver_searchLut+0
0x0E66	0xF88D0021  STRB	R0, [SP, #33]
;__lteiot2_driver.c, 520 :: 		endIdx = searchLut(pInput, LUT_END_MARK, LUT_END_MARK_SIZE, SEARCH_IDX);
0x0E6A	0x2300    MOVS	R3, #0
0x0E6C	0x2206    MOVS	R2, #6
0x0E6E	0x4923    LDR	R1, [PC, #140]
0x0E70	0x9806    LDR	R0, [SP, #24]
0x0E72	0xF7FFFBA3  BL	__lteiot2_driver_searchLut+0
0x0E76	0xF88D0022  STRB	R0, [SP, #34]
;__lteiot2_driver.c, 521 :: 		endOff = searchLut(pInput, LUT_END_MARK, LUT_END_MARK_SIZE, SEARCH_OFFSET);
0x0E7A	0x2301    MOVS	R3, #1
0x0E7C	0x2206    MOVS	R2, #6
0x0E7E	0x491F    LDR	R1, [PC, #124]
0x0E80	0x9806    LDR	R0, [SP, #24]
0x0E82	0xF7FFFB9B  BL	__lteiot2_driver_searchLut+0
; endOff start address is: 4 (R1)
0x0E86	0xB2C1    UXTB	R1, R0
;__lteiot2_driver.c, 523 :: 		if (0 == endOff)
0x0E88	0xB908    CBNZ	R0, L___lteiot2_driver_createEvent98
; endOff end address is: 4 (R1)
;__lteiot2_driver.c, 525 :: 		endOff = _LTEIOT2_CMD_MAXSIZE;
; endOff start address is: 0 (R0)
0x0E8A	0x2010    MOVS	R0, #16
; endOff end address is: 0 (R0)
;__lteiot2_driver.c, 526 :: 		}
0x0E8C	0xE000    B	L___lteiot2_driver_createEvent48
L___lteiot2_driver_createEvent98:
;__lteiot2_driver.c, 523 :: 		if (0 == endOff)
0x0E8E	0xB2C8    UXTB	R0, R1
;__lteiot2_driver.c, 526 :: 		}
L___lteiot2_driver_createEvent48:
;__lteiot2_driver.c, 529 :: 		_strncpy(tmp, pInput + startOff, endOff - startOff);
; endOff start address is: 0 (R0)
0x0E90	0xF89D2021  LDRB	R2, [SP, #33]
0x0E94	0x1A84    SUB	R4, R0, R2
; endOff end address is: 0 (R0)
0x0E96	0xF89D3021  LDRB	R3, [SP, #33]
0x0E9A	0x9A06    LDR	R2, [SP, #24]
0x0E9C	0x18D3    ADDS	R3, R2, R3
0x0E9E	0xAA01    ADD	R2, SP, #4
0x0EA0	0x4619    MOV	R1, R3
0x0EA2	0x4610    MOV	R0, R2
0x0EA4	0xB2A2    UXTH	R2, R4
0x0EA6	0xF7FFFB6F  BL	__lteiot2_driver__strncpy+0
;__lteiot2_driver.c, 530 :: 		hIdx                         = locateHandler(tmp);
0x0EAA	0xAA01    ADD	R2, SP, #4
0x0EAC	0x4610    MOV	R0, R2
0x0EAE	0xF7FFFB3F  BL	__lteiot2_driver_locateHandler+0
; hIdx start address is: 4 (R1)
0x0EB2	0xB2C1    UXTB	R1, R0
;__lteiot2_driver.c, 531 :: 		pEvent->fpHdl                = hdlBuff.storage[hIdx].handler;
0x0EB4	0xB2C2    UXTB	R2, R0
0x0EB6	0x0113    LSLS	R3, R2, #4
0x0EB8	0x4A11    LDR	R2, [PC, #68]
0x0EBA	0x18D2    ADDS	R2, R2, R3
0x0EBC	0x320C    ADDS	R2, #12
0x0EBE	0x6813    LDR	R3, [R2, #0]
0x0EC0	0x9A07    LDR	R2, [SP, #28]
0x0EC2	0x6013    STR	R3, [R2, #0]
;__lteiot2_driver.c, 532 :: 		pEvent->wDogLimit            = hdlBuff.storage[hIdx].timeout;
0x0EC4	0x9A07    LDR	R2, [SP, #28]
0x0EC6	0x1D14    ADDS	R4, R2, #4
0x0EC8	0x010B    LSLS	R3, R1, #4
; hIdx end address is: 4 (R1)
0x0ECA	0x4A0D    LDR	R2, [PC, #52]
0x0ECC	0x18D2    ADDS	R2, R2, R3
0x0ECE	0x3208    ADDS	R2, #8
0x0ED0	0x6812    LDR	R2, [R2, #0]
0x0ED2	0x6022    STR	R2, [R4, #0]
;__lteiot2_driver.c, 533 :: 		pEvent->evArg[_LTEIOT2_EVARG_START_T]  = startIdx;
0x0ED4	0x9A07    LDR	R2, [SP, #28]
0x0ED6	0xF2020308  ADDW	R3, R2, #8
0x0EDA	0xF89D2020  LDRB	R2, [SP, #32]
0x0EDE	0x701A    STRB	R2, [R3, #0]
;__lteiot2_driver.c, 534 :: 		pEvent->evArg[_LTEIOT2_EVARG_END_T]    = endIdx;
0x0EE0	0x9A07    LDR	R2, [SP, #28]
0x0EE2	0x3208    ADDS	R2, #8
0x0EE4	0x1C53    ADDS	R3, R2, #1
0x0EE6	0xF89D2022  LDRB	R2, [SP, #34]
0x0EEA	0x701A    STRB	R2, [R3, #0]
;__lteiot2_driver.c, 535 :: 		}
L_end_createEvent:
0x0EEC	0xF8DDE000  LDR	LR, [SP, #0]
0x0EF0	0xB009    ADD	SP, SP, #36
0x0EF2	0x4770    BX	LR
0x0EF4	0x25540000  	?ICS__lteiot2_driver_createEvent_tmp_L0+0
0x0EF8	0x01AB2000  	__lteiot2_driver_LUT_START_MARK+0
0x0EFC	0x01C02000  	__lteiot2_driver_LUT_END_MARK+0
0x0F00	0x01F02000  	__lteiot2_driver_hdlBuff+4
; end of __lteiot2_driver_createEvent
__lteiot2_driver_searchLut:
;__lteiot2_driver.c, 473 :: 		static uint8_t searchLut( char* pInput, char (*pLut)[ LUTS_WIDTH ], uint8_t lutSize, uint8_t flag )
; pInput start address is: 0 (R0)
0x05BC	0xB085    SUB	SP, SP, #20
0x05BE	0xF8CDE000  STR	LR, [SP, #0]
0x05C2	0x4682    MOV	R10, R0
0x05C4	0x9102    STR	R1, [SP, #8]
0x05C6	0xF88D200C  STRB	R2, [SP, #12]
0x05CA	0xF88D3010  STRB	R3, [SP, #16]
; pInput end address is: 0 (R0)
; pInput start address is: 40 (R10)
;__lteiot2_driver.c, 475 :: 		uint8_t     inLen    = 0;
;__lteiot2_driver.c, 476 :: 		uint8_t     inOff    = 0;
;__lteiot2_driver.c, 477 :: 		uint8_t     lutLen   = 0;
;__lteiot2_driver.c, 478 :: 		uint8_t     lutIdx   = 0;
;__lteiot2_driver.c, 480 :: 		if (_LTEIOT2_CMD_MAXSIZE < (inLen = _strlen(pInput)))
0x05CE	0x4650    MOV	R0, R10
0x05D0	0xF7FFFE84  BL	__lteiot2_driver__strlen+0
0x05D4	0xF88D0011  STRB	R0, [SP, #17]
0x05D8	0xB2C4    UXTB	R4, R0
0x05DA	0x2C10    CMP	R4, #16
0x05DC	0xD902    BLS	L___lteiot2_driver_searchLut37
;__lteiot2_driver.c, 482 :: 		inLen = _LTEIOT2_CMD_MAXSIZE;
0x05DE	0x2410    MOVS	R4, #16
0x05E0	0xF88D4011  STRB	R4, [SP, #17]
;__lteiot2_driver.c, 483 :: 		}
L___lteiot2_driver_searchLut37:
;__lteiot2_driver.c, 485 :: 		for (lutIdx = 1; lutIdx < lutSize; lutIdx++)
; lutIdx start address is: 28 (R7)
0x05E4	0x2701    MOVS	R7, #1
; lutIdx end address is: 28 (R7)
; pInput end address is: 40 (R10)
0x05E6	0x4651    MOV	R1, R10
L___lteiot2_driver_searchLut38:
; lutIdx start address is: 28 (R7)
; pInput start address is: 4 (R1)
0x05E8	0xF89D400C  LDRB	R4, [SP, #12]
0x05EC	0x42A7    CMP	R7, R4
0x05EE	0xD23F    BCS	L___lteiot2_driver_searchLut39
;__lteiot2_driver.c, 487 :: 		lutLen = _strlen(pLut[lutIdx]);
0x05F0	0x2403    MOVS	R4, #3
0x05F2	0xFB04F507  MUL	R5, R4, R7
0x05F6	0x9C02    LDR	R4, [SP, #8]
0x05F8	0x1964    ADDS	R4, R4, R5
0x05FA	0x9101    STR	R1, [SP, #4]
0x05FC	0x4620    MOV	R0, R4
0x05FE	0xF7FFFE6D  BL	__lteiot2_driver__strlen+0
0x0602	0x9901    LDR	R1, [SP, #4]
; lutLen start address is: 8 (R2)
0x0604	0xB2C2    UXTB	R2, R0
;__lteiot2_driver.c, 489 :: 		for (inOff = 0; inOff < inLen; inOff++)
; inOff start address is: 48 (R12)
0x0606	0xF2400C00  MOVW	R12, #0
; lutIdx end address is: 28 (R7)
; pInput end address is: 4 (R1)
; lutLen end address is: 8 (R2)
; inOff end address is: 48 (R12)
0x060A	0x468A    MOV	R10, R1
0x060C	0xB2F9    UXTB	R1, R7
0x060E	0xFA5FFB8C  UXTB	R11, R12
0x0612	0xFA5FFC82  UXTB	R12, R2
L___lteiot2_driver_searchLut41:
; lutLen start address is: 48 (R12)
; inOff start address is: 44 (R11)
; lutLen start address is: 48 (R12)
; lutLen end address is: 48 (R12)
; pInput start address is: 40 (R10)
; lutIdx start address is: 4 (R1)
0x0616	0xF89D4011  LDRB	R4, [SP, #17]
0x061A	0x45A3    CMP	R11, R4
0x061C	0xD223    BCS	L___lteiot2_driver_searchLut42
; lutLen end address is: 48 (R12)
;__lteiot2_driver.c, 491 :: 		if (!_strncmp(pLut[lutIdx], pInput + inOff, lutLen))
; lutLen start address is: 48 (R12)
0x061E	0xEB0A060B  ADD	R6, R10, R11, LSL #0
0x0622	0x2403    MOVS	R4, #3
0x0624	0xFB04F501  MUL	R5, R4, R1
0x0628	0x9C02    LDR	R4, [SP, #8]
0x062A	0x1964    ADDS	R4, R4, R5
0x062C	0xF88D1004  STRB	R1, [SP, #4]
0x0630	0xFA5FF28C  UXTB	R2, R12
0x0634	0x4631    MOV	R1, R6
0x0636	0x4620    MOV	R0, R4
0x0638	0xF7FFFE22  BL	__lteiot2_driver__strncmp+0
0x063C	0xF89D1004  LDRB	R1, [SP, #4]
0x0640	0xB958    CBNZ	R0, L___lteiot2_driver_searchLut44
;__lteiot2_driver.c, 493 :: 		if (SEARCH_IDX == flag)
0x0642	0xF89D4010  LDRB	R4, [SP, #16]
0x0646	0xB90C    CBNZ	R4, L___lteiot2_driver_searchLut45
; inOff end address is: 44 (R11)
; lutLen end address is: 48 (R12)
; pInput end address is: 40 (R10)
;__lteiot2_driver.c, 495 :: 		return lutIdx;
0x0648	0xB2C8    UXTB	R0, R1
; lutIdx end address is: 4 (R1)
0x064A	0xE012    B	L_end_searchLut
;__lteiot2_driver.c, 496 :: 		}
L___lteiot2_driver_searchLut45:
;__lteiot2_driver.c, 497 :: 		else if (SEARCH_OFFSET == flag)
; lutIdx start address is: 4 (R1)
; pInput start address is: 40 (R10)
; lutLen start address is: 48 (R12)
; inOff start address is: 44 (R11)
0x064C	0xF89D4010  LDRB	R4, [SP, #16]
0x0650	0x2C01    CMP	R4, #1
0x0652	0xD102    BNE	L___lteiot2_driver_searchLut47
; lutLen end address is: 48 (R12)
; pInput end address is: 40 (R10)
; lutIdx end address is: 4 (R1)
;__lteiot2_driver.c, 499 :: 		return inOff;
0x0654	0xFA5FF08B  UXTB	R0, R11
; inOff end address is: 44 (R11)
0x0658	0xE00B    B	L_end_searchLut
;__lteiot2_driver.c, 500 :: 		}
L___lteiot2_driver_searchLut47:
;__lteiot2_driver.c, 501 :: 		}
; lutIdx start address is: 4 (R1)
; pInput start address is: 40 (R10)
; lutLen start address is: 48 (R12)
; inOff start address is: 44 (R11)
L___lteiot2_driver_searchLut44:
;__lteiot2_driver.c, 489 :: 		for (inOff = 0; inOff < inLen; inOff++)
0x065A	0xF10B0401  ADD	R4, R11, #1
; inOff end address is: 44 (R11)
; inOff start address is: 0 (R0)
0x065E	0xB2E0    UXTB	R0, R4
;__lteiot2_driver.c, 502 :: 		}
; lutLen end address is: 48 (R12)
; inOff end address is: 0 (R0)
0x0660	0xFA5FFB80  UXTB	R11, R0
0x0664	0xE7D7    B	L___lteiot2_driver_searchLut41
L___lteiot2_driver_searchLut42:
;__lteiot2_driver.c, 485 :: 		for (lutIdx = 1; lutIdx < lutSize; lutIdx++)
0x0666	0x1C4C    ADDS	R4, R1, #1
; lutIdx end address is: 4 (R1)
; lutIdx start address is: 20 (R5)
0x0668	0xB2E5    UXTB	R5, R4
;__lteiot2_driver.c, 503 :: 		}
0x066A	0x4651    MOV	R1, R10
; pInput end address is: 40 (R10)
; lutIdx end address is: 20 (R5)
0x066C	0xB2EF    UXTB	R7, R5
0x066E	0xE7BB    B	L___lteiot2_driver_searchLut38
L___lteiot2_driver_searchLut39:
;__lteiot2_driver.c, 504 :: 		return 0;
0x0670	0x2000    MOVS	R0, #0
;__lteiot2_driver.c, 505 :: 		}
L_end_searchLut:
0x0672	0xF8DDE000  LDR	LR, [SP, #0]
0x0676	0xB005    ADD	SP, SP, #20
0x0678	0x4770    BX	LR
; end of __lteiot2_driver_searchLut
__lteiot2_driver__strlen:
;__lteiot2_driver.c, 348 :: 		static uint16_t _strlen(uint8_t *s)
; s start address is: 0 (R0)
0x02DC	0x4601    MOV	R1, R0
; s end address is: 0 (R0)
; s start address is: 4 (R1)
;__lteiot2_driver.c, 350 :: 		uint16_t i = 0;
; i start address is: 12 (R3)
0x02DE	0xF2400300  MOVW	R3, #0
;__lteiot2_driver.c, 351 :: 		uint16_t c = 0;
; c start address is: 0 (R0)
0x02E2	0xF2400000  MOVW	R0, #0
; s end address is: 4 (R1)
; c end address is: 0 (R0)
; i end address is: 12 (R3)
0x02E6	0xB282    UXTH	R2, R0
0x02E8	0x4608    MOV	R0, R1
;__lteiot2_driver.c, 353 :: 		while (0 != s[i])
L___lteiot2_driver__strlen21:
; c start address is: 8 (R2)
; i start address is: 12 (R3)
; s start address is: 0 (R0)
0x02EA	0x18C1    ADDS	R1, R0, R3
0x02EC	0x7809    LDRB	R1, [R1, #0]
0x02EE	0xB121    CBZ	R1, L___lteiot2_driver__strlen22
;__lteiot2_driver.c, 355 :: 		i++;
0x02F0	0x1C5B    ADDS	R3, R3, #1
0x02F2	0xB29B    UXTH	R3, R3
;__lteiot2_driver.c, 356 :: 		c++;
0x02F4	0x1C52    ADDS	R2, R2, #1
0x02F6	0xB292    UXTH	R2, R2
;__lteiot2_driver.c, 357 :: 		}
; s end address is: 0 (R0)
; i end address is: 12 (R3)
0x02F8	0xE7F7    B	L___lteiot2_driver__strlen21
L___lteiot2_driver__strlen22:
;__lteiot2_driver.c, 359 :: 		return c;
0x02FA	0xB290    UXTH	R0, R2
; c end address is: 8 (R2)
;__lteiot2_driver.c, 360 :: 		}
L_end__strlen:
0x02FC	0x4770    BX	LR
; end of __lteiot2_driver__strlen
__lteiot2_driver__strncmp:
;__lteiot2_driver.c, 280 :: 		static int8_t _strncmp(uint8_t *cs, uint8_t *ct, uint16_t count)
; count start address is: 8 (R2)
; ct start address is: 4 (R1)
; cs start address is: 0 (R0)
0x0280	0xB293    UXTH	R3, R2
0x0282	0x460A    MOV	R2, R1
0x0284	0x4601    MOV	R1, R0
; count end address is: 8 (R2)
; ct end address is: 4 (R1)
; cs end address is: 0 (R0)
; cs start address is: 4 (R1)
; ct start address is: 8 (R2)
; count start address is: 12 (R3)
;__lteiot2_driver.c, 284 :: 		uint16_t i = 0;
; i start address is: 16 (R4)
0x0286	0xF2400400  MOVW	R4, #0
;__lteiot2_driver.c, 285 :: 		uint16_t j = 0;
; j start address is: 0 (R0)
0x028A	0xF2400000  MOVW	R0, #0
; ct end address is: 8 (R2)
; count end address is: 12 (R3)
; j end address is: 0 (R0)
; i end address is: 16 (R4)
0x028E	0xFA1FF880  UXTH	R8, R0
0x0292	0x4610    MOV	R0, R2
0x0294	0xB29A    UXTH	R2, R3
;__lteiot2_driver.c, 287 :: 		while (0 != count)
L___lteiot2_driver__strncmp6:
; j start address is: 32 (R8)
; ct start address is: 0 (R0)
; i start address is: 16 (R4)
; count start address is: 8 (R2)
; ct start address is: 0 (R0)
; ct end address is: 0 (R0)
; cs start address is: 4 (R1)
; cs end address is: 4 (R1)
0x0296	0xB1EA    CBZ	R2, L___lteiot2_driver__strncmp7
; ct end address is: 0 (R0)
; cs end address is: 4 (R1)
;__lteiot2_driver.c, 289 :: 		c1 = cs[i++];
; cs start address is: 4 (R1)
; ct start address is: 0 (R0)
0x0298	0x190B    ADDS	R3, R1, R4
0x029A	0x781D    LDRB	R5, [R3, #0]
; c1 start address is: 24 (R6)
0x029C	0xB2EE    UXTB	R6, R5
0x029E	0x1C63    ADDS	R3, R4, #1
; i end address is: 16 (R4)
; i start address is: 28 (R7)
0x02A0	0xB29F    UXTH	R7, R3
;__lteiot2_driver.c, 290 :: 		c2 = ct[j++];
0x02A2	0xEB000308  ADD	R3, R0, R8, LSL #0
0x02A6	0x781C    LDRB	R4, [R3, #0]
; c2 start address is: 36 (R9)
0x02A8	0xFA5FF984  UXTB	R9, R4
0x02AC	0xF1080801  ADD	R8, R8, #1
0x02B0	0xFA1FF888  UXTH	R8, R8
;__lteiot2_driver.c, 292 :: 		if (c1 != c2)
0x02B4	0x42A5    CMP	R5, R4
0x02B6	0xD007    BEQ	L___lteiot2_driver__strncmp8
; ct end address is: 0 (R0)
; cs end address is: 4 (R1)
; i end address is: 28 (R7)
; j end address is: 32 (R8)
; count end address is: 8 (R2)
;__lteiot2_driver.c, 294 :: 		return c1 < c2 ? -1 : 1;
0x02B8	0x454E    CMP	R6, R9
0x02BA	0xD202    BCS	L___lteiot2_driver__strncmp9
; c1 end address is: 24 (R6)
; c2 end address is: 36 (R9)
; ?FLOC____lteiot2_driver__strncmp?T54 start address is: 0 (R0)
0x02BC	0x20FF    MOVS	R0, #-1
0x02BE	0xB240    SXTB	R0, R0
; ?FLOC____lteiot2_driver__strncmp?T54 end address is: 0 (R0)
0x02C0	0xE001    B	L___lteiot2_driver__strncmp10
L___lteiot2_driver__strncmp9:
; ?FLOC____lteiot2_driver__strncmp?T54 start address is: 0 (R0)
0x02C2	0x2001    MOVS	R0, #1
0x02C4	0xB240    SXTB	R0, R0
; ?FLOC____lteiot2_driver__strncmp?T54 end address is: 0 (R0)
L___lteiot2_driver__strncmp10:
; ?FLOC____lteiot2_driver__strncmp?T54 start address is: 0 (R0)
; ?FLOC____lteiot2_driver__strncmp?T54 end address is: 0 (R0)
0x02C6	0xE007    B	L_end__strncmp
;__lteiot2_driver.c, 295 :: 		}
L___lteiot2_driver__strncmp8:
;__lteiot2_driver.c, 296 :: 		if (0 == c1)
; count start address is: 8 (R2)
; j start address is: 32 (R8)
; i start address is: 28 (R7)
; c1 start address is: 24 (R6)
; cs start address is: 4 (R1)
; ct start address is: 0 (R0)
0x02C8	0xB906    CBNZ	R6, L___lteiot2_driver__strncmp11
; ct end address is: 0 (R0)
; cs end address is: 4 (R1)
; c1 end address is: 24 (R6)
; i end address is: 28 (R7)
; j end address is: 32 (R8)
; count end address is: 8 (R2)
;__lteiot2_driver.c, 298 :: 		break;
0x02CA	0xE003    B	L___lteiot2_driver__strncmp7
;__lteiot2_driver.c, 299 :: 		}
L___lteiot2_driver__strncmp11:
;__lteiot2_driver.c, 300 :: 		count--;
; count start address is: 8 (R2)
; j start address is: 32 (R8)
; i start address is: 28 (R7)
; cs start address is: 4 (R1)
; ct start address is: 0 (R0)
0x02CC	0x1E52    SUBS	R2, R2, #1
0x02CE	0xB292    UXTH	R2, R2
;__lteiot2_driver.c, 301 :: 		}
; ct end address is: 0 (R0)
; cs end address is: 4 (R1)
; i end address is: 28 (R7)
; j end address is: 32 (R8)
; count end address is: 8 (R2)
0x02D0	0xB2BC    UXTH	R4, R7
0x02D2	0xE7E0    B	L___lteiot2_driver__strncmp6
L___lteiot2_driver__strncmp7:
;__lteiot2_driver.c, 302 :: 		return 0;
0x02D4	0x2000    MOVS	R0, #0
0x02D6	0xB240    SXTB	R0, R0
;__lteiot2_driver.c, 303 :: 		}
L_end__strncmp:
0x02D8	0x4770    BX	LR
; end of __lteiot2_driver__strncmp
__lteiot2_driver__strncpy:
;__lteiot2_driver.c, 305 :: 		static void _strncpy(uint8_t *dest, uint8_t *src, uint16_t count)
; count start address is: 8 (R2)
; src start address is: 4 (R1)
; dest start address is: 0 (R0)
0x0588	0xB081    SUB	SP, SP, #4
; count end address is: 8 (R2)
; src end address is: 4 (R1)
; dest end address is: 0 (R0)
; dest start address is: 0 (R0)
; src start address is: 4 (R1)
; count start address is: 8 (R2)
;__lteiot2_driver.c, 307 :: 		char *tmp  = dest;
; tmp start address is: 16 (R4)
0x058A	0x4604    MOV	R4, R0
; dest end address is: 0 (R0)
;__lteiot2_driver.c, 309 :: 		uint16_t i = 0;
; i start address is: 0 (R0)
0x058C	0xF2400000  MOVW	R0, #0
; src end address is: 4 (R1)
; count end address is: 8 (R2)
; i end address is: 0 (R0)
; tmp end address is: 16 (R4)
0x0590	0xF8AD2000  STRH	R2, [SP, #0]
0x0594	0xB282    UXTH	R2, R0
0x0596	0x4608    MOV	R0, R1
0x0598	0xF8BD1000  LDRH	R1, [SP, #0]
;__lteiot2_driver.c, 311 :: 		while (0 != count)
L___lteiot2_driver__strncpy12:
; i start address is: 8 (R2)
; src start address is: 0 (R0)
; tmp start address is: 16 (R4)
; count start address is: 4 (R1)
; src start address is: 0 (R0)
; src end address is: 0 (R0)
0x059C	0xB159    CBZ	R1, L___lteiot2_driver__strncpy13
; src end address is: 0 (R0)
;__lteiot2_driver.c, 313 :: 		if (0 != (*tmp = src[i]))
; src start address is: 0 (R0)
0x059E	0x1883    ADDS	R3, R0, R2
0x05A0	0x781B    LDRB	R3, [R3, #0]
0x05A2	0x7023    STRB	R3, [R4, #0]
0x05A4	0x7823    LDRB	R3, [R4, #0]
0x05A6	0xB113    CBZ	R3, L___lteiot2_driver__strncpy97
;__lteiot2_driver.c, 315 :: 		i++;
0x05A8	0x1C52    ADDS	R2, R2, #1
0x05AA	0xB292    UXTH	R2, R2
; i end address is: 8 (R2)
;__lteiot2_driver.c, 316 :: 		}
0x05AC	0xE7FF    B	L___lteiot2_driver__strncpy14
L___lteiot2_driver__strncpy97:
;__lteiot2_driver.c, 313 :: 		if (0 != (*tmp = src[i]))
;__lteiot2_driver.c, 316 :: 		}
L___lteiot2_driver__strncpy14:
;__lteiot2_driver.c, 317 :: 		tmp++;
; i start address is: 8 (R2)
0x05AE	0x1C64    ADDS	R4, R4, #1
;__lteiot2_driver.c, 318 :: 		count--;
0x05B0	0x1E49    SUBS	R1, R1, #1
0x05B2	0xB289    UXTH	R1, R1
;__lteiot2_driver.c, 319 :: 		}
; src end address is: 0 (R0)
; i end address is: 8 (R2)
; tmp end address is: 16 (R4)
; count end address is: 4 (R1)
0x05B4	0xE7F2    B	L___lteiot2_driver__strncpy12
L___lteiot2_driver__strncpy13:
;__lteiot2_driver.c, 320 :: 		}
L_end__strncpy:
0x05B6	0xB001    ADD	SP, SP, #4
0x05B8	0x4770    BX	LR
; end of __lteiot2_driver__strncpy
__lteiot2_driver_locateHandler:
;__lteiot2_driver.c, 446 :: 		static uint16_t locateHandler( char* pCmd )
; pCmd start address is: 0 (R0)
0x0530	0xB081    SUB	SP, SP, #4
0x0532	0xF8CDE000  STR	LR, [SP, #0]
0x0536	0x4604    MOV	R4, R0
; pCmd end address is: 0 (R0)
; pCmd start address is: 16 (R4)
;__lteiot2_driver.c, 453 :: 		len = _strlen(pCmd);
0x0538	0x4620    MOV	R0, R4
0x053A	0xF7FFFECF  BL	__lteiot2_driver__strlen+0
; len start address is: 20 (R5)
0x053E	0xB2C5    UXTB	R5, R0
;__lteiot2_driver.c, 454 :: 		hash = generateHash(pCmd);
0x0540	0x4620    MOV	R0, R4
; pCmd end address is: 16 (R4)
0x0542	0xF000FFAD  BL	__lteiot2_driver_generateHash+0
; hash start address is: 0 (R0)
;__lteiot2_driver.c, 456 :: 		for (idx = 1; idx < hdlBuff.idx; idx++)
; idx start address is: 16 (R4)
0x0546	0x2401    MOVS	R4, #1
; len end address is: 20 (R5)
; idx end address is: 16 (R4)
0x0548	0xB2EB    UXTB	R3, R5
L___lteiot2_driver_locateHandler32:
; idx start address is: 16 (R4)
; len start address is: 12 (R3)
; hash start address is: 0 (R0)
; hash end address is: 0 (R0)
; len start address is: 12 (R3)
; len end address is: 12 (R3)
0x054A	0x490D    LDR	R1, [PC, #52]
0x054C	0x8809    LDRH	R1, [R1, #0]
0x054E	0x428C    CMP	R4, R1
0x0550	0xD211    BCS	L___lteiot2_driver_locateHandler33
; hash end address is: 0 (R0)
; len end address is: 12 (R3)
;__lteiot2_driver.c, 458 :: 		if (hdlBuff.storage[idx].len == len)
; len start address is: 12 (R3)
; hash start address is: 0 (R0)
0x0552	0x0122    LSLS	R2, R4, #4
0x0554	0x490B    LDR	R1, [PC, #44]
0x0556	0x1889    ADDS	R1, R1, R2
0x0558	0x8809    LDRH	R1, [R1, #0]
0x055A	0x4299    CMP	R1, R3
0x055C	0xD108    BNE	L___lteiot2_driver_locateHandler35
;__lteiot2_driver.c, 460 :: 		if (hdlBuff.storage[idx].hash == hash)
0x055E	0x0122    LSLS	R2, R4, #4
0x0560	0x4908    LDR	R1, [PC, #32]
0x0562	0x1889    ADDS	R1, R1, R2
0x0564	0x1D09    ADDS	R1, R1, #4
0x0566	0x6809    LDR	R1, [R1, #0]
0x0568	0x4281    CMP	R1, R0
0x056A	0xD101    BNE	L___lteiot2_driver_locateHandler36
; hash end address is: 0 (R0)
; len end address is: 12 (R3)
;__lteiot2_driver.c, 462 :: 		return idx;
0x056C	0xB2A0    UXTH	R0, R4
; idx end address is: 16 (R4)
0x056E	0xE003    B	L_end_locateHandler
;__lteiot2_driver.c, 463 :: 		}
L___lteiot2_driver_locateHandler36:
;__lteiot2_driver.c, 464 :: 		}
; idx start address is: 16 (R4)
; len start address is: 12 (R3)
; hash start address is: 0 (R0)
L___lteiot2_driver_locateHandler35:
;__lteiot2_driver.c, 456 :: 		for (idx = 1; idx < hdlBuff.idx; idx++)
0x0570	0x1C64    ADDS	R4, R4, #1
0x0572	0xB2A4    UXTH	R4, R4
;__lteiot2_driver.c, 465 :: 		}
; hash end address is: 0 (R0)
; len end address is: 12 (R3)
; idx end address is: 16 (R4)
0x0574	0xE7E9    B	L___lteiot2_driver_locateHandler32
L___lteiot2_driver_locateHandler33:
;__lteiot2_driver.c, 467 :: 		return 0;
0x0576	0x2000    MOVS	R0, #0
;__lteiot2_driver.c, 468 :: 		}
L_end_locateHandler:
0x0578	0xF8DDE000  LDR	LR, [SP, #0]
0x057C	0xB001    ADD	SP, SP, #4
0x057E	0x4770    BX	LR
0x0580	0x01EC2000  	__lteiot2_driver_hdlBuff+0
0x0584	0x01F02000  	__lteiot2_driver_hdlBuff+4
; end of __lteiot2_driver_locateHandler
__lteiot2_driver_transmitCommand:
;__lteiot2_driver.c, 415 :: 		static void transmitCommand( uint8_t *pInput, uint8_t delimiter )
0x114C	0xB084    SUB	SP, SP, #16
0x114E	0xF8CDE000  STR	LR, [SP, #0]
0x1152	0x9002    STR	R0, [SP, #8]
0x1154	0xF88D100C  STRB	R1, [SP, #12]
;__lteiot2_driver.c, 417 :: 		while (0 != *pInput)
L___lteiot2_driver_transmitCommand23:
0x1158	0x9A02    LDR	R2, [SP, #8]
0x115A	0x7812    LDRB	R2, [R2, #0]
0x115C	0xB1E2    CBZ	R2, L___lteiot2_driver_transmitCommand24
;__lteiot2_driver.c, 419 :: 		if (0!= f_hfc_active)
0x115E	0x4A14    LDR	R2, [PC, #80]
0x1160	0x7812    LDRB	R2, [R2, #0]
0x1162	0xB182    CBZ	R2, L___lteiot2_driver_transmitCommand25
;__lteiot2_driver.c, 421 :: 		while (MODULE_BUSY())
L___lteiot2_driver_transmitCommand26:
0x1164	0xF7FFFDFC  BL	__lteiot2_driver_DCE_getState+0
0x1168	0xB120    CBZ	R0, L___lteiot2_driver_transmitCommand28
0x116A	0x2200    MOVS	R2, #0
0x116C	0xB252    SXTB	R2, R2
0x116E	0xF88D2004  STRB	R2, [SP, #4]
0x1172	0xE003    B	L___lteiot2_driver_transmitCommand29
L___lteiot2_driver_transmitCommand28:
0x1174	0x2201    MOVS	R2, #1
0x1176	0xB252    SXTB	R2, R2
0x1178	0xF88D2004  STRB	R2, [SP, #4]
L___lteiot2_driver_transmitCommand29:
0x117C	0xF99D2004  LDRSB	R2, [SP, #4]
0x1180	0xB10A    CBZ	R2, L___lteiot2_driver_transmitCommand27
;__lteiot2_driver.c, 423 :: 		asm nop;
0x1182	0xBF00    NOP
;__lteiot2_driver.c, 424 :: 		}
0x1184	0xE7EE    B	L___lteiot2_driver_transmitCommand26
L___lteiot2_driver_transmitCommand27:
;__lteiot2_driver.c, 425 :: 		}
L___lteiot2_driver_transmitCommand25:
;__lteiot2_driver.c, 426 :: 		hal_uartWrite(*pInput++);
0x1186	0x9A02    LDR	R2, [SP, #8]
0x1188	0x7812    LDRB	R2, [R2, #0]
0x118A	0xB2D0    UXTB	R0, R2
0x118C	0xF7FFFE44  BL	__lteiot2_driver_hal_uartWrite+0
0x1190	0x9A02    LDR	R2, [SP, #8]
0x1192	0x1C52    ADDS	R2, R2, #1
0x1194	0x9202    STR	R2, [SP, #8]
;__lteiot2_driver.c, 427 :: 		}
0x1196	0xE7DF    B	L___lteiot2_driver_transmitCommand23
L___lteiot2_driver_transmitCommand24:
;__lteiot2_driver.c, 428 :: 		hal_uartWrite(delimiter);
0x1198	0xF89D000C  LDRB	R0, [SP, #12]
0x119C	0xF7FFFE3C  BL	__lteiot2_driver_hal_uartWrite+0
;__lteiot2_driver.c, 429 :: 		hal_uartWrite('\n');
0x11A0	0x200A    MOVS	R0, #10
0x11A2	0xF7FFFE39  BL	__lteiot2_driver_hal_uartWrite+0
;__lteiot2_driver.c, 430 :: 		}
L_end_transmitCommand:
0x11A6	0xF8DDE000  LDR	LR, [SP, #0]
0x11AA	0xB004    ADD	SP, SP, #16
0x11AC	0x4770    BX	LR
0x11AE	0xBF00    NOP
0x11B0	0x04FB2000  	__lteiot2_driver_f_hfc_active+0
; end of __lteiot2_driver_transmitCommand
__lteiot2_driver_DCE_getState:
;__lteiot2_driver.c, 166 :: 		static bool DCE_getState()
0x0D60	0xB081    SUB	SP, SP, #4
0x0D62	0xF8CDE000  STR	LR, [SP, #0]
;__lteiot2_driver.c, 169 :: 		if (0 != hal_gpio_intGet())
0x0D66	0x4C05    LDR	R4, [PC, #20]
0x0D68	0x6824    LDR	R4, [R4, #0]
0x0D6A	0x47A0    BLX	R4
0x0D6C	0xB108    CBZ	R0, L___lteiot2_driver_DCE_getState2
;__lteiot2_driver.c, 171 :: 		return false;
0x0D6E	0x2000    MOVS	R0, #0
0x0D70	0xE000    B	L_end_DCE_getState
;__lteiot2_driver.c, 172 :: 		}
L___lteiot2_driver_DCE_getState2:
;__lteiot2_driver.c, 175 :: 		return true;
0x0D72	0x2001    MOVS	R0, #1
;__lteiot2_driver.c, 178 :: 		}
L_end_DCE_getState:
0x0D74	0xF8DDE000  LDR	LR, [SP, #0]
0x0D78	0xB001    ADD	SP, SP, #4
0x0D7A	0x4770    BX	LR
0x0D7C	0x05102000  	__lteiot2_driver_hal_gpio_intGet+0
; end of __lteiot2_driver_DCE_getState
easymx_v7_STM32F107VC__getAN_1:
;__em_f107vc_gpio.c, 31 :: 		static uint8_t _getAN_1  () 			{ return GPIOA_IDR.B4 ;  }
0x050C	0x4801    LDR	R0, [PC, #4]
0x050E	0x6800    LDR	R0, [R0, #0]
L_end__getAN_1:
0x0510	0x4770    BX	LR
0x0512	0xBF00    NOP
0x0514	0x01104221  	GPIOA_IDR+0
; end of easymx_v7_STM32F107VC__getAN_1
easymx_v7_STM32F107VC__getRST_1:
;__em_f107vc_gpio.c, 32 :: 		static uint8_t _getRST_1 () 			{ return GPIOC_IDR.B2 ;  }
0x0500	0x4801    LDR	R0, [PC, #4]
0x0502	0x6800    LDR	R0, [R0, #0]
L_end__getRST_1:
0x0504	0x4770    BX	LR
0x0506	0xBF00    NOP
0x0508	0x01084222  	GPIOC_IDR+0
; end of easymx_v7_STM32F107VC__getRST_1
easymx_v7_STM32F107VC__getCS_1:
;__em_f107vc_gpio.c, 33 :: 		static uint8_t _getCS_1  () 			{ return GPIOD_IDR.B13;  }
0x0CC0	0x4801    LDR	R0, [PC, #4]
0x0CC2	0x6800    LDR	R0, [R0, #0]
L_end__getCS_1:
0x0CC4	0x4770    BX	LR
0x0CC6	0xBF00    NOP
0x0CC8	0x81344222  	GPIOD_IDR+0
; end of easymx_v7_STM32F107VC__getCS_1
easymx_v7_STM32F107VC__getSCK_1:
;__em_f107vc_gpio.c, 34 :: 		static uint8_t _getSCK_1 () 			{ return GPIOC_IDR.B10;  }
0x0CCC	0x4801    LDR	R0, [PC, #4]
0x0CCE	0x6800    LDR	R0, [R0, #0]
L_end__getSCK_1:
0x0CD0	0x4770    BX	LR
0x0CD2	0xBF00    NOP
0x0CD4	0x01284222  	GPIOC_IDR+0
; end of easymx_v7_STM32F107VC__getSCK_1
easymx_v7_STM32F107VC__getMISO_1:
;__em_f107vc_gpio.c, 35 :: 		static uint8_t _getMISO_1() 			{ return GPIOC_IDR.B11;  }
0x0CD8	0x4801    LDR	R0, [PC, #4]
0x0CDA	0x6800    LDR	R0, [R0, #0]
L_end__getMISO_1:
0x0CDC	0x4770    BX	LR
0x0CDE	0xBF00    NOP
0x0CE0	0x012C4222  	GPIOC_IDR+0
; end of easymx_v7_STM32F107VC__getMISO_1
easymx_v7_STM32F107VC__getMOSI_1:
;__em_f107vc_gpio.c, 36 :: 		static uint8_t _getMOSI_1() 			{ return GPIOC_IDR.B12;  }
0x0C9C	0x4801    LDR	R0, [PC, #4]
0x0C9E	0x6800    LDR	R0, [R0, #0]
L_end__getMOSI_1:
0x0CA0	0x4770    BX	LR
0x0CA2	0xBF00    NOP
0x0CA4	0x01304222  	GPIOC_IDR+0
; end of easymx_v7_STM32F107VC__getMOSI_1
easymx_v7_STM32F107VC__getPWM_1:
;__em_f107vc_gpio.c, 37 :: 		static uint8_t _getPWM_1 () 			{ return GPIOA_IDR.B0 ;  }
0x0CA8	0x4801    LDR	R0, [PC, #4]
0x0CAA	0x6800    LDR	R0, [R0, #0]
L_end__getPWM_1:
0x0CAC	0x4770    BX	LR
0x0CAE	0xBF00    NOP
0x0CB0	0x01004221  	GPIOA_IDR+0
; end of easymx_v7_STM32F107VC__getPWM_1
easymx_v7_STM32F107VC__getINT_1:
;__em_f107vc_gpio.c, 38 :: 		static uint8_t _getINT_1 () 			{ return GPIOD_IDR.B10;  }
0x0CB4	0x4801    LDR	R0, [PC, #4]
0x0CB6	0x6800    LDR	R0, [R0, #0]
L_end__getINT_1:
0x0CB8	0x4770    BX	LR
0x0CBA	0xBF00    NOP
0x0CBC	0x81284222  	GPIOD_IDR+0
; end of easymx_v7_STM32F107VC__getINT_1
easymx_v7_STM32F107VC__getRX_1:
;__em_f107vc_gpio.c, 39 :: 		static uint8_t _getRX_1  () 			{ return GPIOD_IDR.B9 ;  }
0x0CE4	0x4801    LDR	R0, [PC, #4]
0x0CE6	0x6800    LDR	R0, [R0, #0]
L_end__getRX_1:
0x0CE8	0x4770    BX	LR
0x0CEA	0xBF00    NOP
0x0CEC	0x81244222  	GPIOD_IDR+0
; end of easymx_v7_STM32F107VC__getRX_1
easymx_v7_STM32F107VC__getTX_1:
;__em_f107vc_gpio.c, 40 :: 		static uint8_t _getTX_1  () 			{ return GPIOD_IDR.B8 ;  }
0x0CF0	0x4801    LDR	R0, [PC, #4]
0x0CF2	0x6800    LDR	R0, [R0, #0]
L_end__getTX_1:
0x0CF4	0x4770    BX	LR
0x0CF6	0xBF00    NOP
0x0CF8	0x81204222  	GPIOD_IDR+0
; end of easymx_v7_STM32F107VC__getTX_1
easymx_v7_STM32F107VC__getSCL_1:
;__em_f107vc_gpio.c, 41 :: 		static uint8_t _getSCL_1 () 			{ return GPIOB_IDR.B6 ;  }
0x0CFC	0x4801    LDR	R0, [PC, #4]
0x0CFE	0x6800    LDR	R0, [R0, #0]
L_end__getSCL_1:
0x0D00	0x4770    BX	LR
0x0D02	0xBF00    NOP
0x0D04	0x81184221  	GPIOB_IDR+0
; end of easymx_v7_STM32F107VC__getSCL_1
easymx_v7_STM32F107VC__getSDA_1:
;__em_f107vc_gpio.c, 42 :: 		static uint8_t _getSDA_1 () 			{ return GPIOB_IDR.B7 ;  }
0x0D08	0x4801    LDR	R0, [PC, #4]
0x0D0A	0x6800    LDR	R0, [R0, #0]
L_end__getSDA_1:
0x0D0C	0x4770    BX	LR
0x0D0E	0xBF00    NOP
0x0D10	0x811C4221  	GPIOB_IDR+0
; end of easymx_v7_STM32F107VC__getSDA_1
easymx_v7_STM32F107VC__getAN_2:
;__em_f107vc_gpio.c, 56 :: 		static uint8_t _getAN_2  ()             { return GPIOA_IDR.B5 ;  }
0x0804	0x4801    LDR	R0, [PC, #4]
0x0806	0x6800    LDR	R0, [R0, #0]
L_end__getAN_2:
0x0808	0x4770    BX	LR
0x080A	0xBF00    NOP
0x080C	0x01144221  	GPIOA_IDR+0
; end of easymx_v7_STM32F107VC__getAN_2
easymx_v7_STM32F107VC__getRST_2:
;__em_f107vc_gpio.c, 57 :: 		static uint8_t _getRST_2 ()             { return GPIOC_IDR.B3 ;  }
0x0A54	0x4801    LDR	R0, [PC, #4]
0x0A56	0x6800    LDR	R0, [R0, #0]
L_end__getRST_2:
0x0A58	0x4770    BX	LR
0x0A5A	0xBF00    NOP
0x0A5C	0x010C4222  	GPIOC_IDR+0
; end of easymx_v7_STM32F107VC__getRST_2
easymx_v7_STM32F107VC__getCS_2:
;__em_f107vc_gpio.c, 58 :: 		static uint8_t _getCS_2  ()             { return GPIOD_IDR.B14;  }
0x07F8	0x4801    LDR	R0, [PC, #4]
0x07FA	0x6800    LDR	R0, [R0, #0]
L_end__getCS_2:
0x07FC	0x4770    BX	LR
0x07FE	0xBF00    NOP
0x0800	0x81384222  	GPIOD_IDR+0
; end of easymx_v7_STM32F107VC__getCS_2
easymx_v7_STM32F107VC__getSCK_2:
;__em_f107vc_gpio.c, 59 :: 		static uint8_t _getSCK_2 ()             { return GPIOC_IDR.B10;  }
0x07D4	0x4801    LDR	R0, [PC, #4]
0x07D6	0x6800    LDR	R0, [R0, #0]
L_end__getSCK_2:
0x07D8	0x4770    BX	LR
0x07DA	0xBF00    NOP
0x07DC	0x01284222  	GPIOC_IDR+0
; end of easymx_v7_STM32F107VC__getSCK_2
easymx_v7_STM32F107VC__getMISO_2:
;__em_f107vc_gpio.c, 60 :: 		static uint8_t _getMISO_2()             { return GPIOC_IDR.B11;  }
0x07E0	0x4801    LDR	R0, [PC, #4]
0x07E2	0x6800    LDR	R0, [R0, #0]
L_end__getMISO_2:
0x07E4	0x4770    BX	LR
0x07E6	0xBF00    NOP
0x07E8	0x012C4222  	GPIOC_IDR+0
; end of easymx_v7_STM32F107VC__getMISO_2
easymx_v7_STM32F107VC__getMOSI_2:
;__em_f107vc_gpio.c, 61 :: 		static uint8_t _getMOSI_2()             { return GPIOC_IDR.B12;  }
0x07EC	0x4801    LDR	R0, [PC, #4]
0x07EE	0x6800    LDR	R0, [R0, #0]
L_end__getMOSI_2:
0x07F0	0x4770    BX	LR
0x07F2	0xBF00    NOP
0x07F4	0x01304222  	GPIOC_IDR+0
; end of easymx_v7_STM32F107VC__getMOSI_2
easymx_v7_STM32F107VC__getPWM_2:
;__em_f107vc_gpio.c, 62 :: 		static uint8_t _getPWM_2 ()             { return GPIOD_IDR.B12;  }
0x0C84	0x4801    LDR	R0, [PC, #4]
0x0C86	0x6800    LDR	R0, [R0, #0]
L_end__getPWM_2:
0x0C88	0x4770    BX	LR
0x0C8A	0xBF00    NOP
0x0C8C	0x81304222  	GPIOD_IDR+0
; end of easymx_v7_STM32F107VC__getPWM_2
easymx_v7_STM32F107VC__getINT_2:
;__em_f107vc_gpio.c, 63 :: 		static uint8_t _getINT_2 ()             { return GPIOD_IDR.B12;  }
0x0C90	0x4801    LDR	R0, [PC, #4]
0x0C92	0x6800    LDR	R0, [R0, #0]
L_end__getINT_2:
0x0C94	0x4770    BX	LR
0x0C96	0xBF00    NOP
0x0C98	0x81304222  	GPIOD_IDR+0
; end of easymx_v7_STM32F107VC__getINT_2
easymx_v7_STM32F107VC__getRX_2:
;__em_f107vc_gpio.c, 64 :: 		static uint8_t _getRX_2  ()             { return GPIOD_IDR.B6 ;  }
0x0A84	0x4801    LDR	R0, [PC, #4]
0x0A86	0x6800    LDR	R0, [R0, #0]
L_end__getRX_2:
0x0A88	0x4770    BX	LR
0x0A8A	0xBF00    NOP
0x0A8C	0x81184222  	GPIOD_IDR+0
; end of easymx_v7_STM32F107VC__getRX_2
easymx_v7_STM32F107VC__getTX_2:
;__em_f107vc_gpio.c, 65 :: 		static uint8_t _getTX_2  ()             { return GPIOD_IDR.B5 ;  }
0x0A60	0x4801    LDR	R0, [PC, #4]
0x0A62	0x6800    LDR	R0, [R0, #0]
L_end__getTX_2:
0x0A64	0x4770    BX	LR
0x0A66	0xBF00    NOP
0x0A68	0x81144222  	GPIOD_IDR+0
; end of easymx_v7_STM32F107VC__getTX_2
easymx_v7_STM32F107VC__getSCL_2:
;__em_f107vc_gpio.c, 66 :: 		static uint8_t _getSCL_2 ()             { return GPIOB_IDR.B6 ;  }
0x0A6C	0x4801    LDR	R0, [PC, #4]
0x0A6E	0x6800    LDR	R0, [R0, #0]
L_end__getSCL_2:
0x0A70	0x4770    BX	LR
0x0A72	0xBF00    NOP
0x0A74	0x81184221  	GPIOB_IDR+0
; end of easymx_v7_STM32F107VC__getSCL_2
easymx_v7_STM32F107VC__getSDA_2:
;__em_f107vc_gpio.c, 67 :: 		static uint8_t _getSDA_2 ()             { return GPIOB_IDR.B7 ;  }
0x0A78	0x4801    LDR	R0, [PC, #4]
0x0A7A	0x6800    LDR	R0, [R0, #0]
L_end__getSDA_2:
0x0A7C	0x4770    BX	LR
0x0A7E	0xBF00    NOP
0x0A80	0x811C4221  	GPIOB_IDR+0
; end of easymx_v7_STM32F107VC__getSDA_2
__lteiot2_driver_hal_uartWrite:
;__hal_stm32.c, 142 :: 		static void hal_uartWrite(uint8_t input)
; input start address is: 0 (R0)
0x0E18	0xB081    SUB	SP, SP, #4
0x0E1A	0xF8CDE000  STR	LR, [SP, #0]
; input end address is: 0 (R0)
; input start address is: 0 (R0)
;__hal_stm32.c, 144 :: 		fp_uartWrite(input);
; input end address is: 0 (R0)
0x0E1E	0x4C03    LDR	R4, [PC, #12]
0x0E20	0x6824    LDR	R4, [R4, #0]
0x0E22	0x47A0    BLX	R4
;__hal_stm32.c, 145 :: 		}
L_end_hal_uartWrite:
0x0E24	0xF8DDE000  LDR	LR, [SP, #0]
0x0E28	0xB001    ADD	SP, SP, #4
0x0E2A	0x4770    BX	LR
0x0E2C	0x05082000  	__lteiot2_driver_fp_uartWrite+0
; end of __lteiot2_driver_hal_uartWrite
_applicationTask:
;Click_LTE_IoT2_STM.c, 130 :: 		void applicationTask()
0x1D30	0xB081    SUB	SP, SP, #4
0x1D32	0xF8CDE000  STR	LR, [SP, #0]
;Click_LTE_IoT2_STM.c, 132 :: 		lteiot2_process();
0x1D36	0xF7FFFC09  BL	_lteiot2_process+0
;Click_LTE_IoT2_STM.c, 134 :: 		lteiot2_cmdSingle( &AT_QISENDEX[0] );
0x1D3A	0x4809    LDR	R0, [PC, #36]
0x1D3C	0xF7FFFE76  BL	_lteiot2_cmdSingle+0
;Click_LTE_IoT2_STM.c, 135 :: 		Delay_ms(5000);
0x1D40	0xF24867FF  MOVW	R7, #34559
0x1D44	0xF2C03793  MOVT	R7, #915
L_applicationTask0:
0x1D48	0x1E7F    SUBS	R7, R7, #1
0x1D4A	0xD1FD    BNE	L_applicationTask0
0x1D4C	0xBF00    NOP
0x1D4E	0xBF00    NOP
0x1D50	0xBF00    NOP
0x1D52	0xBF00    NOP
0x1D54	0xBF00    NOP
;Click_LTE_IoT2_STM.c, 136 :: 		}
L_end_applicationTask:
0x1D56	0xF8DDE000  LDR	LR, [SP, #0]
0x1D5A	0xB001    ADD	SP, SP, #4
0x1D5C	0x4770    BX	LR
0x1D5E	0xBF00    NOP
0x1D60	0x018D2000  	_AT_QISENDEX+0
; end of _applicationTask
__Lib_System_105_107_InitialSetUpRCCRCC2:
;__Lib_System_105_107.c, 383 :: 		
0x2084	0xB081    SUB	SP, SP, #4
0x2086	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_System_105_107.c, 386 :: 		
; ulRCC_CR start address is: 8 (R2)
0x208A	0x4A46    LDR	R2, [PC, #280]
;__Lib_System_105_107.c, 387 :: 		
; ulRCC_CFGR start address is: 12 (R3)
0x208C	0x4B46    LDR	R3, [PC, #280]
;__Lib_System_105_107.c, 388 :: 		
; ulRCC_CFGR2 start address is: 16 (R4)
0x208E	0x4C47    LDR	R4, [PC, #284]
;__Lib_System_105_107.c, 389 :: 		
; Fosc_kHz start address is: 4 (R1)
0x2090	0x4947    LDR	R1, [PC, #284]
;__Lib_System_105_107.c, 396 :: 		
0x2092	0xF64B3080  MOVW	R0, #48000
0x2096	0x4281    CMP	R1, R0
0x2098	0xD906    BLS	L___Lib_System_105_107_InitialSetUpRCCRCC232
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_105_107.c, 397 :: 		
0x209A	0x4846    LDR	R0, [PC, #280]
0x209C	0x6800    LDR	R0, [R0, #0]
0x209E	0xF0400102  ORR	R1, R0, #2
0x20A2	0x4844    LDR	R0, [PC, #272]
0x20A4	0x6001    STR	R1, [R0, #0]
0x20A6	0xE011    B	L___Lib_System_105_107_InitialSetUpRCCRCC233
L___Lib_System_105_107_InitialSetUpRCCRCC232:
;__Lib_System_105_107.c, 398 :: 		
; Fosc_kHz start address is: 4 (R1)
0x20A8	0xF64550C0  MOVW	R0, #24000
0x20AC	0x4281    CMP	R1, R0
0x20AE	0xD906    BLS	L___Lib_System_105_107_InitialSetUpRCCRCC234
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_105_107.c, 399 :: 		
0x20B0	0x4840    LDR	R0, [PC, #256]
0x20B2	0x6800    LDR	R0, [R0, #0]
0x20B4	0xF0400101  ORR	R1, R0, #1
0x20B8	0x483E    LDR	R0, [PC, #248]
0x20BA	0x6001    STR	R1, [R0, #0]
0x20BC	0xE006    B	L___Lib_System_105_107_InitialSetUpRCCRCC235
L___Lib_System_105_107_InitialSetUpRCCRCC234:
;__Lib_System_105_107.c, 401 :: 		
0x20BE	0x483D    LDR	R0, [PC, #244]
0x20C0	0x6801    LDR	R1, [R0, #0]
0x20C2	0xF06F0007  MVN	R0, #7
0x20C6	0x4001    ANDS	R1, R0
0x20C8	0x483A    LDR	R0, [PC, #232]
0x20CA	0x6001    STR	R1, [R0, #0]
L___Lib_System_105_107_InitialSetUpRCCRCC235:
L___Lib_System_105_107_InitialSetUpRCCRCC233:
;__Lib_System_105_107.c, 403 :: 		
0x20CC	0xF7FFFE4A  BL	__Lib_System_105_107_SystemClockSetDefault+0
;__Lib_System_105_107.c, 405 :: 		
0x20D0	0x4839    LDR	R0, [PC, #228]
0x20D2	0x6003    STR	R3, [R0, #0]
;__Lib_System_105_107.c, 406 :: 		
0x20D4	0x4839    LDR	R0, [PC, #228]
0x20D6	0x6004    STR	R4, [R0, #0]
; ulRCC_CFGR2 end address is: 16 (R4)
;__Lib_System_105_107.c, 407 :: 		
0x20D8	0x4839    LDR	R0, [PC, #228]
0x20DA	0xEA020100  AND	R1, R2, R0, LSL #0
0x20DE	0x4839    LDR	R0, [PC, #228]
0x20E0	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 409 :: 		
0x20E2	0xF0020001  AND	R0, R2, #1
0x20E6	0xB140    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC253
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
0x20E8	0x4619    MOV	R1, R3
;__Lib_System_105_107.c, 410 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC237:
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x20EA	0x4836    LDR	R0, [PC, #216]
0x20EC	0x6800    LDR	R0, [R0, #0]
0x20EE	0xF0000002  AND	R0, R0, #2
0x20F2	0x2800    CMP	R0, #0
0x20F4	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC238
;__Lib_System_105_107.c, 411 :: 		
0x20F6	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC237
L___Lib_System_105_107_InitialSetUpRCCRCC238:
;__Lib_System_105_107.c, 412 :: 		
; ulRCC_CFGR end address is: 4 (R1)
0x20F8	0xE000    B	L___Lib_System_105_107_InitialSetUpRCCRCC236
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_105_107_InitialSetUpRCCRCC253:
;__Lib_System_105_107.c, 409 :: 		
0x20FA	0x4619    MOV	R1, R3
;__Lib_System_105_107.c, 412 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC236:
;__Lib_System_105_107.c, 414 :: 		
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x20FC	0xF4023080  AND	R0, R2, #65536
0x2100	0xB140    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC254
; ulRCC_CR end address is: 8 (R2)
; ulRCC_CFGR end address is: 4 (R1)
0x2102	0x460B    MOV	R3, R1
;__Lib_System_105_107.c, 415 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC240:
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 12 (R3)
0x2104	0x482F    LDR	R0, [PC, #188]
0x2106	0x6800    LDR	R0, [R0, #0]
0x2108	0xF4003000  AND	R0, R0, #131072
0x210C	0x2800    CMP	R0, #0
0x210E	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC241
;__Lib_System_105_107.c, 416 :: 		
0x2110	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC240
L___Lib_System_105_107_InitialSetUpRCCRCC241:
;__Lib_System_105_107.c, 417 :: 		
; ulRCC_CR end address is: 8 (R2)
0x2112	0xE000    B	L___Lib_System_105_107_InitialSetUpRCCRCC239
; ulRCC_CFGR end address is: 12 (R3)
L___Lib_System_105_107_InitialSetUpRCCRCC254:
;__Lib_System_105_107.c, 414 :: 		
0x2114	0x460B    MOV	R3, R1
;__Lib_System_105_107.c, 417 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC239:
;__Lib_System_105_107.c, 419 :: 		
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 12 (R3)
0x2116	0xF0025080  AND	R0, R2, #268435456
0x211A	0xB168    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC255
;__Lib_System_105_107.c, 420 :: 		
0x211C	0x4829    LDR	R0, [PC, #164]
0x211E	0x6800    LDR	R0, [R0, #0]
0x2120	0xF0405180  ORR	R1, R0, #268435456
0x2124	0x4827    LDR	R0, [PC, #156]
0x2126	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
;__Lib_System_105_107.c, 421 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC243:
; ulRCC_CFGR start address is: 12 (R3)
; ulRCC_CR start address is: 8 (R2)
0x2128	0x4826    LDR	R0, [PC, #152]
0x212A	0x6800    LDR	R0, [R0, #0]
0x212C	0xF0005000  AND	R0, R0, #536870912
0x2130	0x2800    CMP	R0, #0
0x2132	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC244
;__Lib_System_105_107.c, 422 :: 		
0x2134	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC243
L___Lib_System_105_107_InitialSetUpRCCRCC244:
;__Lib_System_105_107.c, 423 :: 		
; ulRCC_CR end address is: 8 (R2)
0x2136	0xE7FF    B	L___Lib_System_105_107_InitialSetUpRCCRCC242
; ulRCC_CFGR end address is: 12 (R3)
L___Lib_System_105_107_InitialSetUpRCCRCC255:
;__Lib_System_105_107.c, 419 :: 		
;__Lib_System_105_107.c, 423 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC242:
;__Lib_System_105_107.c, 425 :: 		
; ulRCC_CFGR start address is: 12 (R3)
; ulRCC_CR start address is: 8 (R2)
0x2138	0xF0026080  AND	R0, R2, #67108864
0x213C	0xB178    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC256
;__Lib_System_105_107.c, 426 :: 		
0x213E	0x4821    LDR	R0, [PC, #132]
0x2140	0x6800    LDR	R0, [R0, #0]
0x2142	0xF0406180  ORR	R1, R0, #67108864
0x2146	0x481F    LDR	R0, [PC, #124]
0x2148	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
0x214A	0x4611    MOV	R1, R2
0x214C	0x461A    MOV	R2, R3
;__Lib_System_105_107.c, 427 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC246:
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x214E	0x481D    LDR	R0, [PC, #116]
0x2150	0x6800    LDR	R0, [R0, #0]
0x2152	0xF0006000  AND	R0, R0, #134217728
0x2156	0x2800    CMP	R0, #0
0x2158	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC247
;__Lib_System_105_107.c, 428 :: 		
0x215A	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC246
L___Lib_System_105_107_InitialSetUpRCCRCC247:
;__Lib_System_105_107.c, 429 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x215C	0xE001    B	L___Lib_System_105_107_InitialSetUpRCCRCC245
; ulRCC_CR end address is: 4 (R1)
L___Lib_System_105_107_InitialSetUpRCCRCC256:
;__Lib_System_105_107.c, 425 :: 		
0x215E	0x4611    MOV	R1, R2
0x2160	0x461A    MOV	R2, R3
;__Lib_System_105_107.c, 429 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC245:
;__Lib_System_105_107.c, 431 :: 		
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x2162	0xF0017080  AND	R0, R1, #16777216
; ulRCC_CR end address is: 4 (R1)
0x2166	0xB170    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC257
;__Lib_System_105_107.c, 432 :: 		
0x2168	0x4816    LDR	R0, [PC, #88]
0x216A	0x6800    LDR	R0, [R0, #0]
0x216C	0xF0407180  ORR	R1, R0, #16777216
0x2170	0x4814    LDR	R0, [PC, #80]
0x2172	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 8 (R2)
0x2174	0x4611    MOV	R1, R2
;__Lib_System_105_107.c, 433 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC249:
; ulRCC_CFGR start address is: 4 (R1)
0x2176	0x4813    LDR	R0, [PC, #76]
0x2178	0x6800    LDR	R0, [R0, #0]
0x217A	0xF0007000  AND	R0, R0, #33554432
0x217E	0xB900    CBNZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC250
;__Lib_System_105_107.c, 434 :: 		
0x2180	0xE7F9    B	L___Lib_System_105_107_InitialSetUpRCCRCC249
L___Lib_System_105_107_InitialSetUpRCCRCC250:
;__Lib_System_105_107.c, 435 :: 		
0x2182	0x460A    MOV	R2, R1
0x2184	0xE7FF    B	L___Lib_System_105_107_InitialSetUpRCCRCC248
; ulRCC_CFGR end address is: 4 (R1)
L___Lib_System_105_107_InitialSetUpRCCRCC257:
;__Lib_System_105_107.c, 431 :: 		
;__Lib_System_105_107.c, 435 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC248:
;__Lib_System_105_107.c, 439 :: 		
; ulRCC_CFGR start address is: 8 (R2)
; ulRCC_CFGR end address is: 8 (R2)
L___Lib_System_105_107_InitialSetUpRCCRCC251:
; ulRCC_CFGR start address is: 8 (R2)
0x2186	0x480C    LDR	R0, [PC, #48]
0x2188	0x6800    LDR	R0, [R0, #0]
0x218A	0xF000010C  AND	R1, R0, #12
0x218E	0x0090    LSLS	R0, R2, #2
0x2190	0xF000000C  AND	R0, R0, #12
0x2194	0x4281    CMP	R1, R0
0x2196	0xD000    BEQ	L___Lib_System_105_107_InitialSetUpRCCRCC252
;__Lib_System_105_107.c, 440 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x2198	0xE7F5    B	L___Lib_System_105_107_InitialSetUpRCCRCC251
L___Lib_System_105_107_InitialSetUpRCCRCC252:
;__Lib_System_105_107.c, 441 :: 		
L_end_InitialSetUpRCCRCC2:
0x219A	0xF8DDE000  LDR	LR, [SP, #0]
0x219E	0xB001    ADD	SP, SP, #4
0x21A0	0x4770    BX	LR
0x21A2	0xBF00    NOP
0x21A4	0x00810501  	#83951745
0x21A8	0x8402001D  	#1934338
0x21AC	0x06440001  	#67140
0x21B0	0x19400001  	#72000
0x21B4	0x20004002  	FLASH_ACR+0
0x21B8	0x10044002  	RCC_CFGR+0
0x21BC	0x102C4002  	RCC_CFGR2+0
0x21C0	0xFFFF000F  	#1048575
0x21C4	0x10004002  	RCC_CR+0
; end of __Lib_System_105_107_InitialSetUpRCCRCC2
__Lib_System_105_107_SystemClockSetDefault:
;__Lib_System_105_107.c, 356 :: 		
0x1D64	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 359 :: 		
0x1D66	0x4815    LDR	R0, [PC, #84]
0x1D68	0x6800    LDR	R0, [R0, #0]
0x1D6A	0xF0400101  ORR	R1, R0, #1
0x1D6E	0x4813    LDR	R0, [PC, #76]
0x1D70	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 362 :: 		
0x1D72	0x4913    LDR	R1, [PC, #76]
0x1D74	0x4813    LDR	R0, [PC, #76]
0x1D76	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 365 :: 		
0x1D78	0x4810    LDR	R0, [PC, #64]
0x1D7A	0x6801    LDR	R1, [R0, #0]
0x1D7C	0x4812    LDR	R0, [PC, #72]
0x1D7E	0x4001    ANDS	R1, R0
0x1D80	0x480E    LDR	R0, [PC, #56]
0x1D82	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 368 :: 		
0x1D84	0x480D    LDR	R0, [PC, #52]
0x1D86	0x6801    LDR	R1, [R0, #0]
0x1D88	0xF46F2080  MVN	R0, #262144
0x1D8C	0x4001    ANDS	R1, R0
0x1D8E	0x480B    LDR	R0, [PC, #44]
0x1D90	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 371 :: 		
0x1D92	0x480C    LDR	R0, [PC, #48]
0x1D94	0x6801    LDR	R1, [R0, #0]
0x1D96	0xF46F00FE  MVN	R0, #8323072
0x1D9A	0x4001    ANDS	R1, R0
0x1D9C	0x4809    LDR	R0, [PC, #36]
0x1D9E	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 374 :: 		
0x1DA0	0x4806    LDR	R0, [PC, #24]
0x1DA2	0x6801    LDR	R1, [R0, #0]
0x1DA4	0xF06F50A0  MVN	R0, #335544320
0x1DA8	0x4001    ANDS	R1, R0
0x1DAA	0x4804    LDR	R0, [PC, #16]
0x1DAC	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 377 :: 		
0x1DAE	0xF04F0100  MOV	R1, #0
0x1DB2	0x4806    LDR	R0, [PC, #24]
0x1DB4	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 381 :: 		
L_end_SystemClockSetDefault:
0x1DB6	0xB001    ADD	SP, SP, #4
0x1DB8	0x4770    BX	LR
0x1DBA	0xBF00    NOP
0x1DBC	0x10004002  	RCC_CR+0
0x1DC0	0x0000F0FF  	#-251723776
0x1DC4	0x10044002  	RCC_CFGR+0
0x1DC8	0xFFFFFEF6  	#-17367041
0x1DCC	0x102C4002  	RCC_CFGR2+0
; end of __Lib_System_105_107_SystemClockSetDefault
__Lib_System_105_107_InitialSetUpFosc:
;__Lib_System_105_107.c, 443 :: 		
0x21C8	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 444 :: 		
0x21CA	0x4902    LDR	R1, [PC, #8]
0x21CC	0x4802    LDR	R0, [PC, #8]
0x21CE	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 445 :: 		
L_end_InitialSetUpFosc:
0x21D0	0xB001    ADD	SP, SP, #4
0x21D2	0x4770    BX	LR
0x21D4	0x19400001  	#72000
0x21D8	0x01D82000  	___System_CLOCK_IN_KHZ+0
; end of __Lib_System_105_107_InitialSetUpFosc
___GenExcept:
;__Lib_System_105_107.c, 307 :: 		
0x207C	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 308 :: 		
L___GenExcept28:
0x207E	0xE7FE    B	L___GenExcept28
;__Lib_System_105_107.c, 309 :: 		
L_end___GenExcept:
0x2080	0xB001    ADD	SP, SP, #4
0x2082	0x4770    BX	LR
; end of ___GenExcept
0x2594	0xB500    PUSH	(R14)
0x2596	0xF8DFB014  LDR	R11, [PC, #20]
0x259A	0xF8DFA014  LDR	R10, [PC, #20]
0x259E	0xF8DFC014  LDR	R12, [PC, #20]
0x25A2	0xF7FFFC63  BL	7788
0x25A6	0xBD00    POP	(R15)
0x25A8	0x4770    BX	LR
0x25AA	0xBF00    NOP
0x25AC	0x00002000  	#536870912
0x25B0	0x01D32000  	#536871379
0x25B4	0x21DC0000  	#8668
0x2614	0xB500    PUSH	(R14)
0x2616	0xF8DFB010  LDR	R11, [PC, #16]
0x261A	0xF8DFA010  LDR	R10, [PC, #16]
0x261E	0xF7FFFCEF  BL	8192
0x2622	0xBD00    POP	(R15)
0x2624	0x4770    BX	LR
0x2626	0xBF00    NOP
0x2628	0x00002000  	#536870912
0x262C	0x06242000  	#536872484
_Timer_interrupt:
;click_lte_iot2_timer.h, 27 :: 		void Timer_interrupt() iv IVT_INT_TIM2
0x203C	0xB081    SUB	SP, SP, #4
0x203E	0xF8CDE000  STR	LR, [SP, #0]
;click_lte_iot2_timer.h, 29 :: 		lteiot2_tick();
0x2042	0xF7FFFEC5  BL	_lteiot2_tick+0
;click_lte_iot2_timer.h, 30 :: 		TIM2_SR.UIF = 0;
0x2046	0x2100    MOVS	R1, #0
0x2048	0xB249    SXTB	R1, R1
0x204A	0x4803    LDR	R0, [PC, #12]
0x204C	0x6001    STR	R1, [R0, #0]
;click_lte_iot2_timer.h, 31 :: 		}
L_end_Timer_interrupt:
0x204E	0xF8DDE000  LDR	LR, [SP, #0]
0x2052	0xB001    ADD	SP, SP, #4
0x2054	0x4770    BX	LR
0x2056	0xBF00    NOP
0x2058	0x02004200  	TIM2_SR+0
; end of _Timer_interrupt
_lteiot2_tick:
;__lteiot2_driver.c, 595 :: 		void lteiot2_tick()
;__lteiot2_driver.c, 597 :: 		if (f_watchdog_active)
0x1DD0	0x481C    LDR	R0, [PC, #112]
0x1DD2	0x7800    LDRB	R0, [R0, #0]
0x1DD4	0xB1C8    CBZ	R0, L_lteiot2_tick52
;__lteiot2_driver.c, 599 :: 		if (c_watchdog_timer++ > currentEv.wDogLimit)
0x1DD6	0x481C    LDR	R0, [PC, #112]
0x1DD8	0x6802    LDR	R2, [R0, #0]
0x1DDA	0x481B    LDR	R0, [PC, #108]
0x1DDC	0x6800    LDR	R0, [R0, #0]
0x1DDE	0x1C41    ADDS	R1, R0, #1
0x1DE0	0x4819    LDR	R0, [PC, #100]
0x1DE2	0x6001    STR	R1, [R0, #0]
0x1DE4	0x4819    LDR	R0, [PC, #100]
0x1DE6	0x6800    LDR	R0, [R0, #0]
0x1DE8	0x4282    CMP	R2, R0
0x1DEA	0xD90E    BLS	L_lteiot2_tick53
;__lteiot2_driver.c, 601 :: 		f_watchdog_active = false;
0x1DEC	0x2100    MOVS	R1, #0
0x1DEE	0x4815    LDR	R0, [PC, #84]
0x1DF0	0x7001    STRB	R1, [R0, #0]
;__lteiot2_driver.c, 602 :: 		c_watchdog_timer = 0;
0x1DF2	0x2100    MOVS	R1, #0
0x1DF4	0x4814    LDR	R0, [PC, #80]
0x1DF6	0x6001    STR	R1, [R0, #0]
;__lteiot2_driver.c, 603 :: 		rxBuff.storage[rxBuff.idx] = 0;
0x1DF8	0x4815    LDR	R0, [PC, #84]
0x1DFA	0x8801    LDRH	R1, [R0, #0]
0x1DFC	0x4815    LDR	R0, [PC, #84]
0x1DFE	0x1841    ADDS	R1, R0, R1
0x1E00	0x2000    MOVS	R0, #0
0x1E02	0x7008    STRB	R0, [R1, #0]
;__lteiot2_driver.c, 604 :: 		f_wdog_timeout = true;
0x1E04	0x2101    MOVS	R1, #1
0x1E06	0x4814    LDR	R0, [PC, #80]
0x1E08	0x7001    STRB	R1, [R0, #0]
;__lteiot2_driver.c, 605 :: 		}
L_lteiot2_tick53:
;__lteiot2_driver.c, 606 :: 		}
L_lteiot2_tick52:
;__lteiot2_driver.c, 607 :: 		if (f_timer_active)
0x1E0A	0x4814    LDR	R0, [PC, #80]
0x1E0C	0x7800    LDRB	R0, [R0, #0]
0x1E0E	0xB1C0    CBZ	R0, L_lteiot2_tick54
;__lteiot2_driver.c, 609 :: 		if (c_timer++ > _LTEIOT2_TIMER_LIMIT)
0x1E10	0x4813    LDR	R0, [PC, #76]
0x1E12	0x6802    LDR	R2, [R0, #0]
0x1E14	0x4812    LDR	R0, [PC, #72]
0x1E16	0x6800    LDR	R0, [R0, #0]
0x1E18	0x1C41    ADDS	R1, R0, #1
0x1E1A	0x4811    LDR	R0, [PC, #68]
0x1E1C	0x6001    STR	R1, [R0, #0]
0x1E1E	0x4811    LDR	R0, [PC, #68]
0x1E20	0x4282    CMP	R2, R0
0x1E22	0xD90E    BLS	L_lteiot2_tick55
;__lteiot2_driver.c, 611 :: 		f_timer_active = false;
0x1E24	0x2100    MOVS	R1, #0
0x1E26	0x480D    LDR	R0, [PC, #52]
0x1E28	0x7001    STRB	R1, [R0, #0]
;__lteiot2_driver.c, 612 :: 		c_timer = 0;
0x1E2A	0x2100    MOVS	R1, #0
0x1E2C	0x480C    LDR	R0, [PC, #48]
0x1E2E	0x6001    STR	R1, [R0, #0]
;__lteiot2_driver.c, 613 :: 		rxBuff.storage[rxBuff.idx] = 0;
0x1E30	0x4807    LDR	R0, [PC, #28]
0x1E32	0x8801    LDRH	R1, [R0, #0]
0x1E34	0x4807    LDR	R0, [PC, #28]
0x1E36	0x1841    ADDS	R1, R0, R1
0x1E38	0x2000    MOVS	R0, #0
0x1E3A	0x7008    STRB	R0, [R1, #0]
;__lteiot2_driver.c, 614 :: 		f_response_ready = true;
0x1E3C	0x2101    MOVS	R1, #1
0x1E3E	0x480A    LDR	R0, [PC, #40]
0x1E40	0x7001    STRB	R1, [R0, #0]
;__lteiot2_driver.c, 615 :: 		}
L_lteiot2_tick55:
;__lteiot2_driver.c, 616 :: 		}
L_lteiot2_tick54:
;__lteiot2_driver.c, 617 :: 		}
L_end_lteiot2_tick:
0x1E42	0x4770    BX	LR
0x1E44	0x04FA2000  	__lteiot2_driver_f_watchdog_active+0
0x1E48	0x05002000  	__lteiot2_driver_c_watchdog_timer+0
0x1E4C	0x061C2000  	__lteiot2_driver_currentEv+4
0x1E50	0x03F82000  	__lteiot2_driver_rxBuff+0
0x1E54	0x03FA2000  	__lteiot2_driver_rxBuff+2
0x1E58	0x01D32000  	__lteiot2_driver_f_wdog_timeout+0
0x1E5C	0x03F22000  	__lteiot2_driver_f_timer_active+0
0x1E60	0x03F42000  	__lteiot2_driver_c_timer+0
0x1E64	0x00050000  	__LTEIOT2_TIMER_LIMIT
0x1E68	0x03F02000  	__lteiot2_driver_f_response_ready+0
; end of _lteiot2_tick
;__Lib_System_105_107.c,448 :: __Lib_System_105_107_ADCPrescTable [4]
0x11B4	0x08060402 ;__Lib_System_105_107_ADCPrescTable+0
; end of __Lib_System_105_107_ADCPrescTable
;Click_LTE_IoT2_STM.c,0 :: ?ICS?lstr1_Click_LTE_IoT2_STM [22]
0x21DC	0x2D2D2D20 ;?ICS?lstr1_Click_LTE_IoT2_STM+0
0x21E0	0x73795320 ;?ICS?lstr1_Click_LTE_IoT2_STM+4
0x21E4	0x206D6574 ;?ICS?lstr1_Click_LTE_IoT2_STM+8
0x21E8	0x74696E69 ;?ICS?lstr1_Click_LTE_IoT2_STM+12
0x21EC	0x2D2D2D20 ;?ICS?lstr1_Click_LTE_IoT2_STM+16
0x21F0	0x0020 ;?ICS?lstr1_Click_LTE_IoT2_STM+20
; end of ?ICS?lstr1_Click_LTE_IoT2_STM
;,0 :: _initBlock_2 [426]
; Containing: ?ICS_ATI [5]
;             ?ICS_AT_IPR [30]
;             ?ICS_AT_QCFG_1 [30]
;             ?ICS_AT_QCFG_2 [30]
;             ?ICS_AT_QCFG_3 [30]
;             ?ICS_AT_QCFG_4 [30]
;             ?ICS_AT_QCFG_5 [30]
;             ?ICS_AT_QCFG_6 [30]
;             ?ICS_AT_CGDCONT [30]
;             ?ICS_AT_CFUN [10]
;             ?ICS_AT_COPS [30]
;             ?ICS_AT_CGATT [10]
;             ?ICS_AT_CEREG [10]
;             ?ICS_AT_QIACT [20]
;             ?ICS_AT_QIOPEN [50]
;             ?ICS_AT_QISENDEX [30]
;             ?ICS__lteiot2_driver_LUT_START_MARK [21]
0x21F2	0x00495441 ;_initBlock_2+0 : ?ICS_ATI at 0x21F2
0x21F6	0x2B544100 ;_initBlock_2+4 : ?ICS_AT_IPR at 0x21F7
0x21FA	0x3D525049 ;_initBlock_2+8
0x21FE	0x32353131 ;_initBlock_2+12
0x2202	0x263B3030 ;_initBlock_2+16
0x2206	0x00000057 ;_initBlock_2+20
0x220A	0x00000000 ;_initBlock_2+24
0x220E	0x00000000 ;_initBlock_2+28
0x2212	0x41000000 ;_initBlock_2+32 : ?ICS_AT_QCFG_1 at 0x2215
0x2216	0x43512B54 ;_initBlock_2+36
0x221A	0x223D4746 ;_initBlock_2+40
0x221E	0x6973626E ;_initBlock_2+44
0x2222	0x72637362 ;_initBlock_2+48
0x2226	0x6C626D61 ;_initBlock_2+52
0x222A	0x302C2265 ;_initBlock_2+56
0x222E	0x00000000 ;_initBlock_2+60
0x2232	0x2B544100 ;_initBlock_2+64 : ?ICS_AT_QCFG_2 at 0x2233
0x2236	0x47464351 ;_initBlock_2+68
0x223A	0x6162223D ;_initBlock_2+72
0x223E	0x2C22646E ;_initBlock_2+76
0x2242	0x2C302C30 ;_initBlock_2+80
0x2246	0x312C3038 ;_initBlock_2+84
0x224A	0x00000000 ;_initBlock_2+88
0x224E	0x41000000 ;_initBlock_2+92 : ?ICS_AT_QCFG_3 at 0x2251
0x2252	0x43512B54 ;_initBlock_2+96
0x2256	0x223D4746 ;_initBlock_2+100
0x225A	0x6373776E ;_initBlock_2+104
0x225E	0x6F6D6E61 ;_initBlock_2+108
0x2262	0x2C226564 ;_initBlock_2+112
0x2266	0x00312C33 ;_initBlock_2+116
0x226A	0x00000000 ;_initBlock_2+120
0x226E	0x2B544100 ;_initBlock_2+124 : ?ICS_AT_QCFG_4 at 0x226F
0x2272	0x47464351 ;_initBlock_2+128
0x2276	0x776E223D ;_initBlock_2+132
0x227A	0x6E616373 ;_initBlock_2+136
0x227E	0x22716573 ;_initBlock_2+140
0x2282	0x3033302C ;_initBlock_2+144
0x2286	0x2C313032 ;_initBlock_2+148
0x228A	0x41000031 ;_initBlock_2+152 : ?ICS_AT_QCFG_5 at 0x228D
0x228E	0x43512B54 ;_initBlock_2+156
0x2292	0x223D4746 ;_initBlock_2+160
0x2296	0x6F746F69 ;_initBlock_2+164
0x229A	0x646F6D70 ;_initBlock_2+168
0x229E	0x312C2265 ;_initBlock_2+172
0x22A2	0x0000312C ;_initBlock_2+176
0x22A6	0x00000000 ;_initBlock_2+180
0x22AA	0x2B544100 ;_initBlock_2+184 : ?ICS_AT_QCFG_6 at 0x22AB
0x22AE	0x47464351 ;_initBlock_2+188
0x22B2	0x6573223D ;_initBlock_2+192
0x22B6	0x63697672 ;_initBlock_2+196
0x22BA	0x6D6F6465 ;_initBlock_2+200
0x22BE	0x226E6961 ;_initBlock_2+204
0x22C2	0x312C312C ;_initBlock_2+208
0x22C6	0x41000000 ;_initBlock_2+212 : ?ICS_AT_CGDCONT at 0x22C9
0x22CA	0x47432B54 ;_initBlock_2+216
0x22CE	0x4E4F4344 ;_initBlock_2+220
0x22D2	0x2C313D54 ;_initBlock_2+224
0x22D6	0x22504922 ;_initBlock_2+228
0x22DA	0x6E69222C ;_initBlock_2+232
0x22DE	0x6E726574 ;_initBlock_2+236
0x22E2	0x00227465 ;_initBlock_2+240
0x22E6	0x2B544100 ;_initBlock_2+244 : ?ICS_AT_CFUN at 0x22E7
0x22EA	0x4E554643 ;_initBlock_2+248
0x22EE	0x4100313D ;_initBlock_2+252 : ?ICS_AT_COPS at 0x22F1
0x22F2	0x4F432B54 ;_initBlock_2+256
0x22F6	0x313D5350 ;_initBlock_2+260
0x22FA	0x222C322C ;_initBlock_2+264
0x22FE	0x30303232 ;_initBlock_2+268
0x2302	0x302C2231 ;_initBlock_2+272
0x2306	0x00000000 ;_initBlock_2+276
0x230A	0x00000000 ;_initBlock_2+280
0x230E	0x2B544100 ;_initBlock_2+284 : ?ICS_AT_CGATT at 0x230F
0x2312	0x54414743 ;_initBlock_2+288
0x2316	0x41003F54 ;_initBlock_2+292 : ?ICS_AT_CEREG at 0x2319
0x231A	0x45432B54 ;_initBlock_2+296
0x231E	0x3F474552 ;_initBlock_2+300
0x2322	0x2B544100 ;_initBlock_2+304 : ?ICS_AT_QIACT at 0x2323
0x2326	0x43414951 ;_initBlock_2+308
0x232A	0x00313D54 ;_initBlock_2+312
0x232E	0x00000000 ;_initBlock_2+316
0x2332	0x00000000 ;_initBlock_2+320
0x2336	0x2B544100 ;_initBlock_2+324 : ?ICS_AT_QIOPEN at 0x2337
0x233A	0x504F4951 ;_initBlock_2+328
0x233E	0x313D4E45 ;_initBlock_2+332
0x2342	0x222C302C ;_initBlock_2+336
0x2346	0x22504455 ;_initBlock_2+340
0x234A	0x3937222C ;_initBlock_2+344
0x234E	0x3431312E ;_initBlock_2+348
0x2352	0x2E33382E ;_initBlock_2+352
0x2356	0x22363131 ;_initBlock_2+356
0x235A	0x3636312C ;_initBlock_2+360
0x235E	0x00003636 ;_initBlock_2+364
0x2362	0x00000000 ;_initBlock_2+368
0x2366	0x41000000 ;_initBlock_2+372 : ?ICS_AT_QISENDEX at 0x2369
0x236A	0x49512B54 ;_initBlock_2+376
0x236E	0x444E4553 ;_initBlock_2+380
0x2372	0x303D5845 ;_initBlock_2+384
0x2376	0x3834222C ;_initBlock_2+388
0x237A	0x43363536 ;_initBlock_2+392
0x237E	0x46364336 ;_initBlock_2+396
0x2382	0x00000022 ;_initBlock_2+400
0x2386	0x00000000 ;_initBlock_2+404 : ?ICS__lteiot2_driver_LUT_START_MARK at 0x2387
0x238A	0x2300002B ;_initBlock_2+408
0x238E	0x00240000 ;_initBlock_2+412
0x2392	0x005C2500 ;_initBlock_2+416
0x2396	0x00000026 ;_initBlock_2+420
0x239A	0x0000 ;_initBlock_2+424
; end of _initBlock_2
;__lteiot2_driver.c,0 :: ?ICS__lteiot2_driver_LUT_END_MARK [18]
0x239C	0x3D000000 ;?ICS__lteiot2_driver_LUT_END_MARK+0
0x23A0	0x003F003F ;?ICS__lteiot2_driver_LUT_END_MARK+4
0x23A4	0x00003D00 ;?ICS__lteiot2_driver_LUT_END_MARK+8
0x23A8	0x0D00003A ;?ICS__lteiot2_driver_LUT_END_MARK+12
0x23AC	0x0000 ;?ICS__lteiot2_driver_LUT_END_MARK+16
; end of ?ICS__lteiot2_driver_LUT_END_MARK
;__lteiot2_driver.c,0 :: ?ICS?lstr1___lteiot2_driver [1]
0x23AE	0x00 ;?ICS?lstr1___lteiot2_driver+0
; end of ?ICS?lstr1___lteiot2_driver
;__Lib_GPIO_32F10x_Defs.c,711 :: __GPIO_MODULE_USART2_PD56 [108]
0x23B0	0x00000035 ;__GPIO_MODULE_USART2_PD56+0
0x23B4	0x00000036 ;__GPIO_MODULE_USART2_PD56+4
0x23B8	0xFFFFFFFF ;__GPIO_MODULE_USART2_PD56+8
0x23BC	0x00000000 ;__GPIO_MODULE_USART2_PD56+12
0x23C0	0x00000000 ;__GPIO_MODULE_USART2_PD56+16
0x23C4	0x00000000 ;__GPIO_MODULE_USART2_PD56+20
0x23C8	0x00000000 ;__GPIO_MODULE_USART2_PD56+24
0x23CC	0x00000000 ;__GPIO_MODULE_USART2_PD56+28
0x23D0	0x00000000 ;__GPIO_MODULE_USART2_PD56+32
0x23D4	0x00000000 ;__GPIO_MODULE_USART2_PD56+36
0x23D8	0x00000000 ;__GPIO_MODULE_USART2_PD56+40
0x23DC	0x00000000 ;__GPIO_MODULE_USART2_PD56+44
0x23E0	0x00000000 ;__GPIO_MODULE_USART2_PD56+48
0x23E4	0x00000818 ;__GPIO_MODULE_USART2_PD56+52
0x23E8	0x00000018 ;__GPIO_MODULE_USART2_PD56+56
0x23EC	0x00000000 ;__GPIO_MODULE_USART2_PD56+60
0x23F0	0x00000000 ;__GPIO_MODULE_USART2_PD56+64
0x23F4	0x00000000 ;__GPIO_MODULE_USART2_PD56+68
0x23F8	0x00000000 ;__GPIO_MODULE_USART2_PD56+72
0x23FC	0x00000000 ;__GPIO_MODULE_USART2_PD56+76
0x2400	0x00000000 ;__GPIO_MODULE_USART2_PD56+80
0x2404	0x00000000 ;__GPIO_MODULE_USART2_PD56+84
0x2408	0x00000000 ;__GPIO_MODULE_USART2_PD56+88
0x240C	0x00000000 ;__GPIO_MODULE_USART2_PD56+92
0x2410	0x00000000 ;__GPIO_MODULE_USART2_PD56+96
0x2414	0x00000000 ;__GPIO_MODULE_USART2_PD56+100
0x2418	0x08000008 ;__GPIO_MODULE_USART2_PD56+104
; end of __GPIO_MODULE_USART2_PD56
;__Lib_GPIO_32F10x_Defs.c,696 :: __GPIO_MODULE_USART1_PA9_10 [108]
0x241C	0x00000009 ;__GPIO_MODULE_USART1_PA9_10+0
0x2420	0x0000000A ;__GPIO_MODULE_USART1_PA9_10+4
0x2424	0xFFFFFFFF ;__GPIO_MODULE_USART1_PA9_10+8
0x2428	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+12
0x242C	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+16
0x2430	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+20
0x2434	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+24
0x2438	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+28
0x243C	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+32
0x2440	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+36
0x2444	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+40
0x2448	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+44
0x244C	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+48
0x2450	0x00000818 ;__GPIO_MODULE_USART1_PA9_10+52
0x2454	0x00000018 ;__GPIO_MODULE_USART1_PA9_10+56
0x2458	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+60
0x245C	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+64
0x2460	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+68
0x2464	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+72
0x2468	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+76
0x246C	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+80
0x2470	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+84
0x2474	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+88
0x2478	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+92
0x247C	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+96
0x2480	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+100
0x2484	0x00000004 ;__GPIO_MODULE_USART1_PA9_10+104
; end of __GPIO_MODULE_USART1_PA9_10
;__Lib_GPIO_32F10x_Defs.c,726 :: __GPIO_MODULE_USART3_PD89 [108]
0x2488	0x00000038 ;__GPIO_MODULE_USART3_PD89+0
0x248C	0x00000039 ;__GPIO_MODULE_USART3_PD89+4
0x2490	0xFFFFFFFF ;__GPIO_MODULE_USART3_PD89+8
0x2494	0x00000000 ;__GPIO_MODULE_USART3_PD89+12
0x2498	0x00000000 ;__GPIO_MODULE_USART3_PD89+16
0x249C	0x00000000 ;__GPIO_MODULE_USART3_PD89+20
0x24A0	0x00000000 ;__GPIO_MODULE_USART3_PD89+24
0x24A4	0x00000000 ;__GPIO_MODULE_USART3_PD89+28
0x24A8	0x00000000 ;__GPIO_MODULE_USART3_PD89+32
0x24AC	0x00000000 ;__GPIO_MODULE_USART3_PD89+36
0x24B0	0x00000000 ;__GPIO_MODULE_USART3_PD89+40
0x24B4	0x00000000 ;__GPIO_MODULE_USART3_PD89+44
0x24B8	0x00000000 ;__GPIO_MODULE_USART3_PD89+48
0x24BC	0x00000818 ;__GPIO_MODULE_USART3_PD89+52
0x24C0	0x00000018 ;__GPIO_MODULE_USART3_PD89+56
0x24C4	0x00000000 ;__GPIO_MODULE_USART3_PD89+60
0x24C8	0x00000000 ;__GPIO_MODULE_USART3_PD89+64
0x24CC	0x00000000 ;__GPIO_MODULE_USART3_PD89+68
0x24D0	0x00000000 ;__GPIO_MODULE_USART3_PD89+72
0x24D4	0x00000000 ;__GPIO_MODULE_USART3_PD89+76
0x24D8	0x00000000 ;__GPIO_MODULE_USART3_PD89+80
0x24DC	0x00000000 ;__GPIO_MODULE_USART3_PD89+84
0x24E0	0x00000000 ;__GPIO_MODULE_USART3_PD89+88
0x24E4	0x00000000 ;__GPIO_MODULE_USART3_PD89+92
0x24E8	0x00000000 ;__GPIO_MODULE_USART3_PD89+96
0x24EC	0x00000000 ;__GPIO_MODULE_USART3_PD89+100
0x24F0	0x08140030 ;__GPIO_MODULE_USART3_PD89+104
; end of __GPIO_MODULE_USART3_PD89
;easymx_v7_STM32F107VC.c,47 :: __MIKROBUS1_GPIO [96]
0x24F4	0x00000F1D ;__MIKROBUS1_GPIO+0
0x24F8	0x00000F29 ;__MIKROBUS1_GPIO+4
0x24FC	0x00000F05 ;__MIKROBUS1_GPIO+8
0x2500	0x00000F11 ;__MIKROBUS1_GPIO+12
0x2504	0x00000F35 ;__MIKROBUS1_GPIO+16
0x2508	0x00000F59 ;__MIKROBUS1_GPIO+20
0x250C	0x00000F65 ;__MIKROBUS1_GPIO+24
0x2510	0x00000F41 ;__MIKROBUS1_GPIO+28
0x2514	0x00000F4D ;__MIKROBUS1_GPIO+32
0x2518	0x00001091 ;__MIKROBUS1_GPIO+36
0x251C	0x00001109 ;__MIKROBUS1_GPIO+40
0x2520	0x000010FD ;__MIKROBUS1_GPIO+44
0x2524	0x0000050D ;__MIKROBUS1_GPIO+48
0x2528	0x00000501 ;__MIKROBUS1_GPIO+52
0x252C	0x00000CC1 ;__MIKROBUS1_GPIO+56
0x2530	0x00000CCD ;__MIKROBUS1_GPIO+60
0x2534	0x00000CD9 ;__MIKROBUS1_GPIO+64
0x2538	0x00000C9D ;__MIKROBUS1_GPIO+68
0x253C	0x00000CA9 ;__MIKROBUS1_GPIO+72
0x2540	0x00000CB5 ;__MIKROBUS1_GPIO+76
0x2544	0x00000CE5 ;__MIKROBUS1_GPIO+80
0x2548	0x00000CF1 ;__MIKROBUS1_GPIO+84
0x254C	0x00000CFD ;__MIKROBUS1_GPIO+88
0x2550	0x00000D09 ;__MIKROBUS1_GPIO+92
; end of __MIKROBUS1_GPIO
;__lteiot2_driver.c,0 :: ?ICS__lteiot2_driver_createEvent_tmp_L0 [17]
0x2554	0x00000000 ;?ICS__lteiot2_driver_createEvent_tmp_L0+0
0x2558	0x00000000 ;?ICS__lteiot2_driver_createEvent_tmp_L0+4
0x255C	0x00000000 ;?ICS__lteiot2_driver_createEvent_tmp_L0+8
0x2560	0x00000000 ;?ICS__lteiot2_driver_createEvent_tmp_L0+12
0x2564	0x00 ;?ICS__lteiot2_driver_createEvent_tmp_L0+16
; end of ?ICS__lteiot2_driver_createEvent_tmp_L0
;Click_LTE_IoT2_STM.c,8 :: __LTEIOT2_UART_CFG [16]
0x2568	0x0001C200 ;__LTEIOT2_UART_CFG+0
0x256C	0x00000000 ;__LTEIOT2_UART_CFG+4
0x2570	0x00000000 ;__LTEIOT2_UART_CFG+8
0x2574	0x00000000 ;__LTEIOT2_UART_CFG+12
; end of __LTEIOT2_UART_CFG
;__Lib_System_105_107.c,447 :: __Lib_System_105_107_APBAHBPrescTable [16]
0x2578	0x00000000 ;__Lib_System_105_107_APBAHBPrescTable+0
0x257C	0x04030201 ;__Lib_System_105_107_APBAHBPrescTable+4
0x2580	0x04030201 ;__Lib_System_105_107_APBAHBPrescTable+8
0x2584	0x09080706 ;__Lib_System_105_107_APBAHBPrescTable+12
; end of __Lib_System_105_107_APBAHBPrescTable
;easymx_v7_STM32F107VC.c,15 :: __MIKROBUS1_UART [12]
0x2588	0x00001059 ;__MIKROBUS1_UART+0
0x258C	0x00000785 ;__MIKROBUS1_UART+4
0x2590	0x0000079D ;__MIKROBUS1_UART+8
; end of __MIKROBUS1_UART
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0150      [12]    _Get_Fosc_kHz
0x015C     [152]    __Lib_GPIO_32F10x_GPIO_Configure_Pin
0x01F4     [140]    _GPIO_Clk_Enable
0x0280      [90]    __lteiot2_driver__strncmp
0x02DC      [34]    __lteiot2_driver__strlen
0x0300     [272]    _GPIO_Alternate_Function_Enable
0x0410     [168]    _RCC_GetClocksFrequency
0x04B8      [22]    __Lib_UART_123_45_UARTx_Read
0x04D0      [12]    __Lib_UART_123_45_UARTx_Data_Ready
0x04DC      [12]    __Lib_UART_123_45_UARTx_Tx_Idle
0x04E8      [24]    _UART4_Tx_Idle
0x0500      [12]    easymx_v7_STM32F107VC__getRST_1
0x050C      [12]    easymx_v7_STM32F107VC__getAN_1
0x0518      [24]    _UART5_Read
0x0530      [88]    __lteiot2_driver_locateHandler
0x0588      [50]    __lteiot2_driver__strncpy
0x05BC     [190]    __lteiot2_driver_searchLut
0x067C      [24]    _UART5_Data_Ready
0x0694      [24]    _UART5_Tx_Idle
0x06AC      [24]    _UART2_Read
0x06C4      [24]    _UART2_Data_Ready
0x06DC      [24]    _UART1_Tx_Idle
0x06F4      [24]    _UART1_Read
0x070C      [24]    _UART1_Data_Ready
0x0724      [24]    _UART2_Tx_Idle
0x073C      [24]    _UART4_Read
0x0754      [24]    _UART4_Data_Ready
0x076C      [24]    _UART3_Tx_Idle
0x0784      [24]    _UART3_Read
0x079C      [24]    _UART3_Data_Ready
0x07B4      [30]    __Lib_UART_123_45_UARTx_Write
0x07D4      [12]    easymx_v7_STM32F107VC__getSCK_2
0x07E0      [12]    easymx_v7_STM32F107VC__getMISO_2
0x07EC      [12]    easymx_v7_STM32F107VC__getMOSI_2
0x07F8      [12]    easymx_v7_STM32F107VC__getCS_2
0x0804      [12]    easymx_v7_STM32F107VC__getAN_2
0x0810     [580]    __Lib_UART_123_45_UARTx_Init_Advanced
0x0A54      [12]    easymx_v7_STM32F107VC__getRST_2
0x0A60      [12]    easymx_v7_STM32F107VC__getTX_2
0x0A6C      [12]    easymx_v7_STM32F107VC__getSCL_2
0x0A78      [12]    easymx_v7_STM32F107VC__getSDA_2
0x0A84      [12]    easymx_v7_STM32F107VC__getRX_2
0x0A90     [500]    _GPIO_Config
0x0C84      [12]    easymx_v7_STM32F107VC__getPWM_2
0x0C90      [12]    easymx_v7_STM32F107VC__getINT_2
0x0C9C      [12]    easymx_v7_STM32F107VC__getMOSI_1
0x0CA8      [12]    easymx_v7_STM32F107VC__getPWM_1
0x0CB4      [12]    easymx_v7_STM32F107VC__getINT_1
0x0CC0      [12]    easymx_v7_STM32F107VC__getCS_1
0x0CCC      [12]    easymx_v7_STM32F107VC__getSCK_1
0x0CD8      [12]    easymx_v7_STM32F107VC__getMISO_1
0x0CE4      [12]    easymx_v7_STM32F107VC__getRX_1
0x0CF0      [12]    easymx_v7_STM32F107VC__getTX_1
0x0CFC      [12]    easymx_v7_STM32F107VC__getSCL_1
0x0D08      [12]    easymx_v7_STM32F107VC__getSDA_1
0x0D14      [12]    easymx_v7_STM32F107VC__setSDA_2
0x0D20      [28]    __lteiot2_driver_hal_uartReady
0x0D3C      [12]    easymx_v7_STM32F107VC__setSCL_2
0x0D48      [12]    easymx_v7_STM32F107VC__setRX_2
0x0D54      [12]    easymx_v7_STM32F107VC__setTX_2
0x0D60      [32]    __lteiot2_driver_DCE_getState
0x0D80      [28]    __lteiot2_driver_hal_uartRead
0x0D9C     [124]    _lteiot2_putc
0x0E18      [24]    __lteiot2_driver_hal_uartWrite
0x0E30     [212]    __lteiot2_driver_createEvent
0x0F04      [12]    easymx_v7_STM32F107VC__setCS_1
0x0F10      [12]    easymx_v7_STM32F107VC__setSCK_1
0x0F1C      [12]    easymx_v7_STM32F107VC__setAN_1
0x0F28      [12]    easymx_v7_STM32F107VC__setRST_1
0x0F34      [12]    easymx_v7_STM32F107VC__setMISO_1
0x0F40      [12]    easymx_v7_STM32F107VC__setINT_1
0x0F4C      [12]    easymx_v7_STM32F107VC__setRX_1
0x0F58      [12]    easymx_v7_STM32F107VC__setMOSI_1
0x0F64      [12]    easymx_v7_STM32F107VC__setPWM_1
0x0F70      [40]    _UART3_Init_Advanced
0x0F98      [28]    _UART1_Write
0x0FB4      [40]    _UART2_Init_Advanced
0x0FDC      [40]    _UART1_Init_Advanced
0x1004      [28]    _UART2_Write
0x1020      [28]    _UART5_Write
0x103C      [28]    _GPIO_Digital_Output
0x1058      [28]    _UART3_Write
0x1074      [28]    _UART4_Write
0x1090      [12]    easymx_v7_STM32F107VC__setTX_1
0x109C      [12]    easymx_v7_STM32F107VC__setMOSI_2
0x10A8      [12]    easymx_v7_STM32F107VC__setINT_2
0x10B4      [12]    easymx_v7_STM32F107VC__setPWM_2
0x10C0      [24]    _GPIO_Digital_Input
0x10D8      [12]    easymx_v7_STM32F107VC__setMISO_2
0x10E4      [12]    easymx_v7_STM32F107VC__setSCK_2
0x10F0      [12]    easymx_v7_STM32F107VC__setAN_2
0x10FC      [12]    easymx_v7_STM32F107VC__setSDA_1
0x1108      [12]    easymx_v7_STM32F107VC__setSCL_1
0x1114      [12]    easymx_v7_STM32F107VC__setCS_2
0x1120      [12]    easymx_v7_STM32F107VC__setRST_2
0x112C      [32]    easymx_v7_STM32F107VC__log_write
0x114C     [104]    __lteiot2_driver_transmitCommand
0x11B8      [24]    _Delay_100ms
0x11D0     [440]    easymx_v7_STM32F107VC__gpioInit_1
0x1388      [56]    easymx_v7_STM32F107VC__log_init1
0x13C0      [56]    easymx_v7_STM32F107VC__uartInit_2
0x13F8      [56]    easymx_v7_STM32F107VC__log_init2
0x1430      [56]    easymx_v7_STM32F107VC__log_initUartB
0x1468      [56]    easymx_v7_STM32F107VC__log_initUartA
0x14A0      [46]    __lteiot2_driver_generateHash
0x14D0      [44]    __lteiot2_driver_hal_gpioMap
0x14FC      [40]    __lteiot2_driver_hal_uartMap
0x1524      [40]    __lteiot2_driver_DTE_setState
0x154C     [404]    _lteiot2_process
0x16E0      [46]    __lteiot2_driver__strcpy
0x1710      [20]    _lteiot2_default_handler
0x1728      [24]    _Delay_1sec
0x1740      [56]    easymx_v7_STM32F107VC__uartInit_1
0x1778     [120]    _NVIC_IntEnable
0x17F0     [440]    easymx_v7_STM32F107VC__gpioInit_2
0x19A8      [14]    _EnableInterrupts
0x19B8      [66]    _mikrobus_gpioInit
0x19FC      [46]    _mikrobus_uartInit
0x1A2C     [152]    _lteiot2_cmdSingle
0x1AC4     [236]    _lteiot2_coreInit
0x1BB0      [12]    _lteiot2_hfcEnable
0x1BBC      [68]    _lteiot2_modulePower
0x1C00      [28]    _lteiot2_uartDriverInit
0x1C1C     [112]    _mikrobus_logWrite
0x1C8C      [70]    _mikrobus_logInit
0x1CD4      [88]    Click_LTE_IoT2_STM_lteiot2_configTimer
0x1D30      [52]    _applicationTask
0x1D64     [108]    __Lib_System_105_107_SystemClockSetDefault
0x1DD0     [156]    _lteiot2_tick
0x1E6C      [20]    ___CC2DW
0x1E80     [100]    _systemInit
0x1EE4     [284]    _applicationInit
0x2000      [58]    ___FillZeros
0x203C      [32]    _Timer_interrupt
0x205C      [32]    _main
0x207C       [8]    ___GenExcept
0x2084     [324]    __Lib_System_105_107_InitialSetUpRCCRCC2
0x21C8      [20]    __Lib_System_105_107_InitialSetUpFosc
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x20000000      [22]    ?lstr1_Click_LTE_IoT2_STM
0x20000016       [5]    _ATI
0x2000001B      [30]    _AT_IPR
0x20000039      [30]    _AT_QCFG_1
0x20000057      [30]    _AT_QCFG_2
0x20000075      [30]    _AT_QCFG_3
0x20000093      [30]    _AT_QCFG_4
0x200000B1      [30]    _AT_QCFG_5
0x200000CF      [30]    _AT_QCFG_6
0x200000ED      [30]    _AT_CGDCONT
0x2000010B      [10]    _AT_CFUN
0x20000115      [30]    _AT_COPS
0x20000133      [10]    _AT_CGATT
0x2000013D      [10]    _AT_CEREG
0x20000147      [20]    _AT_QIACT
0x2000015B      [50]    _AT_QIOPEN
0x2000018D      [30]    _AT_QISENDEX
0x200001AB      [21]    __lteiot2_driver_LUT_START_MARK
0x200001C0      [18]    __lteiot2_driver_LUT_END_MARK
0x200001D2       [1]    ?lstr1___lteiot2_driver
0x200001D3       [1]    __lteiot2_driver_f_wdog_timeout
0x200001D4       [4]    _logger
0x200001D8       [4]    ___System_CLOCK_IN_KHZ
0x200001DC       [4]    _UART_Wr_Ptr
0x200001E0       [4]    _UART_Rd_Ptr
0x200001E4       [4]    _UART_Rdy_Ptr
0x200001E8       [4]    _UART_Tx_Idle_Ptr
0x200001EC     [516]    __lteiot2_driver_hdlBuff
0x200003F0       [1]    __lteiot2_driver_f_response_ready
0x200003F1       [1]    __lteiot2_driver_f_sequence_active
0x200003F2       [1]    __lteiot2_driver_f_timer_active
0x200003F3       [1]    __lteiot2_driver_f_buffer_warning
0x200003F4       [4]    __lteiot2_driver_c_timer
0x200003F8     [258]    __lteiot2_driver_rxBuff
0x200004FA       [1]    __lteiot2_driver_f_watchdog_active
0x200004FB       [1]    __lteiot2_driver_f_hfc_active
0x200004FC       [4]    __lteiot2_driver_fp_uartRead
0x20000500       [4]    __lteiot2_driver_c_watchdog_timer
0x20000504       [4]    __lteiot2_driver_hal_gpio_csSet
0x20000508       [4]    __lteiot2_driver_fp_uartWrite
0x2000050C       [4]    __lteiot2_driver_fp_uartReady
0x20000510       [4]    __lteiot2_driver_hal_gpio_intGet
0x20000514       [4]    __lteiot2_driver_hal_gpio_rstSet
0x20000518     [256]    __lteiot2_driver_txBuff
0x20000618      [12]    __lteiot2_driver_currentEv
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x11B4       [4]    __Lib_System_105_107_ADCPrescTable
0x21DC      [22]    ?ICS?lstr1_Click_LTE_IoT2_STM
0x21F2       [5]    ?ICS_ATI
0x21F7      [30]    ?ICS_AT_IPR
0x2215      [30]    ?ICS_AT_QCFG_1
0x2233      [30]    ?ICS_AT_QCFG_2
0x2251      [30]    ?ICS_AT_QCFG_3
0x226F      [30]    ?ICS_AT_QCFG_4
0x228D      [30]    ?ICS_AT_QCFG_5
0x22AB      [30]    ?ICS_AT_QCFG_6
0x22C9      [30]    ?ICS_AT_CGDCONT
0x22E7      [10]    ?ICS_AT_CFUN
0x22F1      [30]    ?ICS_AT_COPS
0x230F      [10]    ?ICS_AT_CGATT
0x2319      [10]    ?ICS_AT_CEREG
0x2323      [20]    ?ICS_AT_QIACT
0x2337      [50]    ?ICS_AT_QIOPEN
0x2369      [30]    ?ICS_AT_QISENDEX
0x2387      [21]    ?ICS__lteiot2_driver_LUT_START_MARK
0x239C      [18]    ?ICS__lteiot2_driver_LUT_END_MARK
0x23AE       [1]    ?ICS?lstr1___lteiot2_driver
0x23B0     [108]    __GPIO_MODULE_USART2_PD56
0x241C     [108]    __GPIO_MODULE_USART1_PA9_10
0x2488     [108]    __GPIO_MODULE_USART3_PD89
0x24F4      [96]    __MIKROBUS1_GPIO
0x2554      [17]    ?ICS__lteiot2_driver_createEvent_tmp_L0
0x2568      [16]    __LTEIOT2_UART_CFG
0x2578      [16]    __Lib_System_105_107_APBAHBPrescTable
0x2588      [12]    __MIKROBUS1_UART
