# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# OpenFile {D:/Fall 99_courses/Memari/project/prozhe 4/Verilog_codes/mux4to1_32b.v}
