`include "Question4_D.vl"

module Question4_D_tb;
reg A,B;
wire Y;
integer i;

Question4_D Instance(.Y(Y), .A(A),.B(B));

initial
begin
    for(i=0; i<4; i=i+1) begin
        $monitor("%t| A=%b B=%b | Y=%b", $time,A,B,Y);
        {A,B} = i;
        #1;
    end
end
endmodule