0.6
2016.4
Dec 14 2016
22:58:16
C:/Users/CSE.CAL/Desktop/MS4_with_FPGA/MS4_with_FPGA/MS4/MS4.sim/sim_1/behav/glbl.v,1481753704,verilog,,,,glbl,,,,,,,,
C:/Users/CSE.CAL/Desktop/MS4_with_FPGA/MS4_with_FPGA/MS4/MS4.srcs/sim_1/new/RISCVHandler_tb.v,1606057768,verilog,,,,RISCVHandler_tb,,,,,,,,
C:/Users/CSE.CAL/Desktop/MS4_with_FPGA/MS4_with_FPGA/MS4/MS4.srcs/sources_1/new/ALU_control_unit.v,1605751496,verilog,,,,ALU_control_unit,,,,,,,,
C:/Users/CSE.CAL/Desktop/MS4_with_FPGA/MS4_with_FPGA/MS4/MS4.srcs/sources_1/new/Four_Digit_Seven_Segment_Driver_Optimized.v,1606078430,verilog,,,,BCD;Four_Digit_Seven_Segment_Driver_Optimized;negate_num,,,,,,,,
C:/Users/CSE.CAL/Desktop/MS4_with_FPGA/MS4_with_FPGA/MS4/MS4.srcs/sources_1/new/N_bit_register.v,1605614280,verilog,,,,N_bit_register,,,,,,,,
C:/Users/CSE.CAL/Desktop/MS4_with_FPGA/MS4_with_FPGA/MS4/MS4.srcs/sources_1/new/PC_register.v,1605614374,verilog,,,,PC_register,,,,,,,,
C:/Users/CSE.CAL/Desktop/MS4_with_FPGA/MS4_with_FPGA/MS4/MS4.srcs/sources_1/new/RISCVHandler.v,1606172115,verilog,,,,RISCVHandler,,,,,,,,
C:/Users/CSE.CAL/Desktop/MS4_with_FPGA/MS4_with_FPGA/MS4/MS4.srcs/sources_1/new/RegFile.v,1605615115,verilog,,,,RegFile,,,,,,,,
C:/Users/CSE.CAL/Desktop/MS4_with_FPGA/MS4_with_FPGA/MS4/MS4.srcs/sources_1/new/RippleCarryAdder.v,1605615092,verilog,,,,FullAdder;RippleCarryAdder,,,,,,,,
C:/Users/CSE.CAL/Desktop/MS4_with_FPGA/MS4_with_FPGA/MS4/MS4.srcs/sources_1/new/UART_receiver_switch.v,1606072692,verilog,,,,UART_receiver_switch,,,,,,,,
C:/Users/CSE.CAL/Desktop/MS4_with_FPGA/MS4_with_FPGA/MS4/MS4.srcs/sources_1/new/branchOutput.v,1605614336,verilog,,,C:/Users/CSE.CAL/Desktop/MS4_with_FPGA/MS4_with_FPGA/MS4/MS4.srcs/sources_1/new/defines.v,branchOutput,,,,,,,,
C:/Users/CSE.CAL/Desktop/MS4_with_FPGA/MS4_with_FPGA/MS4/MS4.srcs/sources_1/new/control_unit.v,1606011203,verilog,,,,control_unit,,,,,,,,
C:/Users/CSE.CAL/Desktop/MS4_with_FPGA/MS4_with_FPGA/MS4/MS4.srcs/sources_1/new/decoder32.v,1605614757,verilog,,,,decoder32,,,,,,,,
C:/Users/CSE.CAL/Desktop/MS4_with_FPGA/MS4_with_FPGA/MS4/MS4.srcs/sources_1/new/defines.v,1605614307,verilog,,,,,,,,,,,,
C:/Users/CSE.CAL/Desktop/MS4_with_FPGA/MS4_with_FPGA/MS4/MS4.srcs/sources_1/new/dflipflop.v,1605614225,verilog,,,,dflipflop,,,,,,,,
C:/Users/CSE.CAL/Desktop/MS4_with_FPGA/MS4_with_FPGA/MS4/MS4.srcs/sources_1/new/forwardingUnit.v,1606078745,verilog,,,,forwardingUnit,,,,,,,,
C:/Users/CSE.CAL/Desktop/MS4_with_FPGA/MS4_with_FPGA/MS4/MS4.srcs/sources_1/new/multiple_keys.v,1606072335,verilog,,,,UART_receiver_multiple_Keys,,,,,,,,
C:/Users/CSE.CAL/Desktop/MS4_with_FPGA/MS4_with_FPGA/MS4/MS4.srcs/sources_1/new/mux2.v,1605615308,verilog,,,,mux2,,,,,,,,
C:/Users/CSE.CAL/Desktop/MS4_with_FPGA/MS4_with_FPGA/MS4/MS4.srcs/sources_1/new/mux_4x1.v,1606007531,verilog,,,,mux_4x1,,,,,,,,
C:/Users/CSE.CAL/Desktop/MS4_with_FPGA/MS4_with_FPGA/MS4/MS4.srcs/sources_1/new/mux_4x1_four.v,1605895294,verilog,,,,mux_4x1_four,,,,,,,,
C:/Users/CSE.CAL/Desktop/MS4_with_FPGA/MS4_with_FPGA/MS4/MS4.srcs/sources_1/new/muxarray.v,1605614212,verilog,,,,muxarray,,,,,,,,
C:/Users/CSE.CAL/Desktop/MS4_with_FPGA/MS4_with_FPGA/MS4/MS4.srcs/sources_1/new/prv32_ALU.v,1606009098,verilog,,,,prv32_ALU,,,,,,,,
C:/Users/CSE.CAL/Desktop/MS4_with_FPGA/MS4_with_FPGA/MS4/MS4.srcs/sources_1/new/rv32_ImmGen.v,1605615318,verilog,,,C:/Users/CSE.CAL/Desktop/MS4_with_FPGA/MS4_with_FPGA/MS4/MS4.srcs/sources_1/new/defines.v,rv32_ImmGen,,,,,,,,
C:/Users/CSE.CAL/Desktop/MS4_with_FPGA/MS4_with_FPGA/MS4/MS4.srcs/sources_1/new/shift_one.v,1605615131,verilog,,,,shift_one,,,,,,,,
C:/Users/CSE.CAL/Desktop/MS4_with_FPGA/MS4_with_FPGA/MS4/MS4.srcs/sources_1/new/shifter.v,1605614780,verilog,,,C:/Users/CSE.CAL/Desktop/MS4_with_FPGA/MS4_with_FPGA/MS4/MS4.srcs/sources_1/new/defines.v,shifter,,,,,,,,
C:/Users/CSE.CAL/Desktop/MS4_with_FPGA/MS4_with_FPGA/MS4/MS4.srcs/sources_1/new/single_memory.v,1606172146,verilog,,,,single_memory,,,,,,,,
