INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/FoersterGame/Documents/GitHub/ENES247/lab1-mux/lab1_1_mux2-1-2bitwide/lab1_1_mux2-1-2bitwide.srcs/sources_1/imports/lab1_1_mux2-1-2bitwide/mux_2bit_2_to_1_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2bit_2_to_1_gate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/FoersterGame/Documents/GitHub/ENES247/lab1-mux/lab1_1_mux2-1-2bitwide/lab1_1_mux2-1-2bitwide.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
