## Folder Organisation

Lab2 is organised in the following folders:

- material: the directory containing all the provided material

- src: the directory containing the VHDL files of the multiplier

- tb: the directory containing the VHDL and the verilog files of the test-bench

- sim: the directory containing the project files created by modelsim and the simulation scripts

- syn: the directory containing the synthesis scripts and the working files produced by the logic synthesizer

- netlist: the directory containing the verilog output netlists of the synthesis

- vcd: the directory containing the vcd files (record switching activity from modelsim)
