<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p122" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_122{left:110px;bottom:1129px;letter-spacing:-0.17px;}
#t2_122{left:418px;bottom:1129px;letter-spacing:-0.19px;word-spacing:1.45px;}
#t3_122{left:184px;bottom:1084px;letter-spacing:-0.14px;word-spacing:1.38px;}
#t4_122{left:309px;bottom:1084px;letter-spacing:-0.17px;word-spacing:1.39px;}
#t5_122{left:228px;bottom:1063px;letter-spacing:-0.17px;}
#t6_122{left:309px;bottom:1063px;letter-spacing:-0.16px;word-spacing:1.39px;}
#t7_122{left:225px;bottom:1042px;letter-spacing:-0.24px;}
#t8_122{left:309px;bottom:1042px;letter-spacing:-0.16px;word-spacing:1.39px;}
#t9_122{left:229px;bottom:1021px;letter-spacing:-0.15px;}
#ta_122{left:309px;bottom:1021px;letter-spacing:-0.16px;word-spacing:1.39px;}
#tb_122{left:226px;bottom:1000px;letter-spacing:-0.22px;}
#tc_122{left:309px;bottom:1000px;letter-spacing:-0.16px;word-spacing:1.39px;}
#td_122{left:110px;bottom:957px;letter-spacing:-0.18px;word-spacing:2.46px;}
#te_122{left:110px;bottom:937px;letter-spacing:-0.13px;word-spacing:1.33px;}
#tf_122{left:110px;bottom:890px;letter-spacing:-0.19px;word-spacing:2.42px;}
#tg_122{left:110px;bottom:869px;letter-spacing:-0.14px;}
#th_122{left:211px;bottom:869px;letter-spacing:-0.2px;word-spacing:4.79px;}
#ti_122{left:782px;bottom:869px;letter-spacing:-0.22px;}
#tj_122{left:110px;bottom:848px;letter-spacing:-0.2px;word-spacing:2.94px;}
#tk_122{left:110px;bottom:827px;letter-spacing:-0.17px;word-spacing:1.61px;}
#tl_122{left:110px;bottom:792px;letter-spacing:-0.14px;word-spacing:-0.02px;}
#tm_122{left:110px;bottom:771px;letter-spacing:-0.15px;}
#tn_122{left:162px;bottom:771px;letter-spacing:-0.17px;}
#to_122{left:229px;bottom:771px;letter-spacing:-0.17px;word-spacing:1.44px;}
#tp_122{left:110px;bottom:735px;letter-spacing:-0.13px;word-spacing:1.1px;}
#tq_122{left:110px;bottom:714px;letter-spacing:-0.15px;word-spacing:1.38px;}
#tr_122{left:196px;bottom:714px;letter-spacing:-0.17px;}
#ts_122{left:263px;bottom:714px;letter-spacing:-0.17px;word-spacing:1.44px;}
#tt_122{left:110px;bottom:678px;letter-spacing:-0.15px;word-spacing:2.27px;}
#tu_122{left:110px;bottom:658px;letter-spacing:-0.13px;word-spacing:1.98px;}
#tv_122{left:354px;bottom:658px;letter-spacing:-0.17px;}
#tw_122{left:421px;bottom:658px;letter-spacing:-0.17px;word-spacing:1.44px;}
#tx_122{left:110px;bottom:622px;letter-spacing:-0.2px;word-spacing:0.8px;}
#ty_122{left:266px;bottom:622px;letter-spacing:-0.17px;}
#tz_122{left:332px;bottom:622px;letter-spacing:-0.16px;word-spacing:0.84px;}
#t10_122{left:613px;bottom:622px;letter-spacing:-0.18px;}
#t11_122{left:679px;bottom:622px;letter-spacing:-0.19px;word-spacing:0.8px;}
#t12_122{left:110px;bottom:601px;letter-spacing:-0.23px;word-spacing:1.59px;}
#t13_122{left:362px;bottom:601px;letter-spacing:-0.18px;}
#t14_122{left:437px;bottom:601px;letter-spacing:-0.16px;word-spacing:1.49px;}
#t15_122{left:110px;bottom:580px;letter-spacing:-0.15px;word-spacing:4.79px;}
#t16_122{left:285px;bottom:580px;letter-spacing:-0.17px;}
#t17_122{left:355px;bottom:580px;letter-spacing:-0.2px;word-spacing:4.78px;}
#t18_122{left:523px;bottom:580px;letter-spacing:-0.15px;}
#t19_122{left:591px;bottom:580px;letter-spacing:-0.18px;}
#t1a_122{left:670px;bottom:580px;letter-spacing:-0.12px;word-spacing:4.71px;}
#t1b_122{left:110px;bottom:560px;letter-spacing:-0.21px;}
#t1c_122{left:110px;bottom:499px;letter-spacing:0.12px;}
#t1d_122{left:173px;bottom:499px;letter-spacing:0.14px;word-spacing:2.28px;}
#t1e_122{left:517px;bottom:499px;letter-spacing:0.14px;}
#t1f_122{left:611px;bottom:499px;}
#t1g_122{left:110px;bottom:453px;letter-spacing:-0.17px;word-spacing:3.25px;}
#t1h_122{left:321px;bottom:453px;letter-spacing:-0.17px;}
#t1i_122{left:416px;bottom:453px;letter-spacing:-0.2px;word-spacing:3.32px;}
#t1j_122{left:110px;bottom:432px;letter-spacing:-0.17px;word-spacing:1.43px;}
#t1k_122{left:146px;bottom:401px;letter-spacing:0.09px;}
#t1l_122{left:206px;bottom:401px;letter-spacing:0.09px;}
#t1m_122{left:266px;bottom:401px;letter-spacing:0.09px;}
#t1n_122{left:313px;bottom:401px;letter-spacing:0.09px;}
#t1o_122{left:544px;bottom:401px;}
#t1p_122{left:580px;bottom:401px;}
#t1q_122{left:633px;bottom:401px;}
#t1r_122{left:686px;bottom:401px;}
#t1s_122{left:726px;bottom:401px;}
#t1t_122{left:758px;bottom:401px;}
#t1u_122{left:793px;bottom:401px;}
#t1v_122{left:129px;bottom:383px;letter-spacing:-0.21px;}
#t1w_122{left:189px;bottom:383px;letter-spacing:-0.21px;}
#t1x_122{left:249px;bottom:383px;letter-spacing:-0.21px;}
#t1y_122{left:423px;bottom:383px;letter-spacing:-0.09px;}
#t1z_122{left:563px;bottom:383px;letter-spacing:-0.22px;}
#t20_122{left:616px;bottom:383px;letter-spacing:-0.22px;}
#t21_122{left:668px;bottom:383px;letter-spacing:-0.22px;}
#t22_122{left:721px;bottom:383px;letter-spacing:-0.17px;}
#t23_122{left:750px;bottom:383px;letter-spacing:-0.25px;}
#t24_122{left:785px;bottom:383px;letter-spacing:-0.23px;}
#t25_122{left:149px;bottom:366px;}
#t26_122{left:209px;bottom:366px;}
#t27_122{left:269px;bottom:366px;}
#t28_122{left:423px;bottom:366px;letter-spacing:-0.15px;}
#t29_122{left:580px;bottom:366px;}
#t2a_122{left:632px;bottom:366px;}
#t2b_122{left:685px;bottom:366px;}
#t2c_122{left:726px;bottom:366px;}
#t2d_122{left:758px;bottom:366px;}
#t2e_122{left:793px;bottom:366px;}
#t2f_122{left:240px;bottom:323px;letter-spacing:-0.15px;word-spacing:1.76px;}
#t2g_122{left:597px;bottom:323px;letter-spacing:-0.18px;}
#t2h_122{left:684px;bottom:323px;letter-spacing:-0.11px;}
#t2i_122{left:110px;bottom:283px;letter-spacing:-0.18px;word-spacing:2.76px;}
#t2j_122{left:356px;bottom:283px;}
#t2k_122{left:372px;bottom:283px;letter-spacing:-0.14px;word-spacing:2.76px;}
#t2l_122{left:450px;bottom:283px;letter-spacing:-0.18px;}
#t2m_122{left:545px;bottom:283px;letter-spacing:-0.14px;word-spacing:2.82px;}
#t2n_122{left:110px;bottom:262px;letter-spacing:-0.17px;}
#t2o_122{left:154px;bottom:262px;}
#t2p_122{left:163px;bottom:262px;letter-spacing:-0.17px;}
#t2q_122{left:198px;bottom:262px;}
#t2r_122{left:207px;bottom:262px;letter-spacing:-0.17px;}
#t2s_122{left:268px;bottom:262px;letter-spacing:-0.12px;word-spacing:0.22px;}
#t2t_122{left:296px;bottom:262px;letter-spacing:-0.17px;}
#t2u_122{left:383px;bottom:262px;}
#t2v_122{left:397px;bottom:262px;letter-spacing:-0.14px;word-spacing:-0.08px;}
#t2w_122{left:110px;bottom:242px;letter-spacing:-0.13px;word-spacing:-0.07px;}
#t2x_122{left:234px;bottom:242px;letter-spacing:-0.17px;}
#t2y_122{left:325px;bottom:242px;letter-spacing:-0.13px;word-spacing:0.15px;}
#t2z_122{left:110px;bottom:221px;letter-spacing:-0.17px;word-spacing:2.76px;}
#t30_122{left:603px;bottom:221px;letter-spacing:-0.16px;word-spacing:2.77px;}
#t31_122{left:110px;bottom:200px;letter-spacing:-0.13px;word-spacing:1.37px;}
#t32_122{left:479px;bottom:200px;letter-spacing:-0.18px;}
#t33_122{left:572px;bottom:200px;letter-spacing:-0.18px;}
#t34_122{left:604px;bottom:200px;letter-spacing:-0.18px;}
#t35_122{left:691px;bottom:200px;}
#t36_122{left:110px;bottom:164px;letter-spacing:-0.17px;}
#t37_122{left:205px;bottom:164px;letter-spacing:-0.2px;word-spacing:3.05px;}
#t38_122{left:382px;bottom:164px;letter-spacing:-0.2px;word-spacing:3.18px;}
#t39_122{left:110px;bottom:144px;letter-spacing:-0.16px;word-spacing:1.58px;}
#t3a_122{left:110px;bottom:123px;letter-spacing:-1px;}
#t3b_122{left:174px;bottom:123px;letter-spacing:-0.14px;}

.s1_122{font-size:17px;font-family:CMR10_1fw;color:#000;}
.s2_122{font-size:17px;font-family:CMSL10_1g7;color:#000;}
.s3_122{font-size:17px;font-family:CMTT10_1gl;color:#000;}
.s4_122{font-size:18px;font-family:CMBX12_1fi;color:#000;}
.s5_122{font-size:18px;font-family:CMTT12_1gn;color:#000;}
.s6_122{font-size:12px;font-family:CMR8_1g3;color:#000;}
.s7_122{font-size:14px;font-family:CMR9_1g5;color:#000;}
.s8_122{font-size:17px;font-family:CMTI10_1gf;color:#000;}
.s9_122{font-size:17px;font-family:CMBX10_1fg;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts122" type="text/css" >

@font-face {
	font-family: CMBX10_1fg;
	src: url("fonts/CMBX10_1fg.woff") format("woff");
}

@font-face {
	font-family: CMBX12_1fi;
	src: url("fonts/CMBX12_1fi.woff") format("woff");
}

@font-face {
	font-family: CMR10_1fw;
	src: url("fonts/CMR10_1fw.woff") format("woff");
}

@font-face {
	font-family: CMR8_1g3;
	src: url("fonts/CMR8_1g3.woff") format("woff");
}

@font-face {
	font-family: CMR9_1g5;
	src: url("fonts/CMR9_1g5.woff") format("woff");
}

@font-face {
	font-family: CMSL10_1g7;
	src: url("fonts/CMSL10_1g7.woff") format("woff");
}

@font-face {
	font-family: CMTI10_1gf;
	src: url("fonts/CMTI10_1gf.woff") format("woff");
}

@font-face {
	font-family: CMTT10_1gl;
	src: url("fonts/CMTT10_1gl.woff") format("woff");
}

@font-face {
	font-family: CMTT12_1gn;
	src: url("fonts/CMTT12_1gn.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg122Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg122" style="-webkit-user-select: none;"><object width="935" height="1210" data="122/122.svg" type="image/svg+xml" id="pdf122" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_122" class="t s1_122">108 </span><span id="t2_122" class="t s2_122">Volume II: RISC-V Privileged Architectures V20211203 </span>
<span id="t3_122" class="t s1_122">Instruction bit </span><span id="t4_122" class="t s1_122">Meaning when set </span>
<span id="t5_122" class="t s1_122">PI </span><span id="t6_122" class="t s1_122">Predecessor device input and memory reads (PR implied) </span>
<span id="t7_122" class="t s1_122">PO </span><span id="t8_122" class="t s1_122">Predecessor device output and memory writes (PW implied) </span>
<span id="t9_122" class="t s1_122">SI </span><span id="ta_122" class="t s1_122">Successor device input and memory reads (SR implied) </span>
<span id="tb_122" class="t s1_122">SO </span><span id="tc_122" class="t s1_122">Successor device output and memory writes (SW implied) </span>
<span id="td_122" class="t s1_122" data-mappings='[[15,"fi"]]'>Table 8.3: Modiﬁed interpretation of FENCE predecessor and successor sets when FIOM=1 and </span>
<span id="te_122" class="t s1_122">virtualization mode V=1. </span>
<span id="tf_122" class="t s1_122">The PBMTE bit controls whether the Svpbmt extension is available for use in VS-stage address </span>
<span id="tg_122" class="t s1_122">translation. </span><span id="th_122" class="t s1_122">When PBMTE=1, Svpbmt is available for VS-stage address translation. </span><span id="ti_122" class="t s1_122">When </span>
<span id="tj_122" class="t s1_122">PBMTE=0, the implementation behaves as though Svpbmt were not implemented for VS-stage </span>
<span id="tk_122" class="t s1_122">address translation. If Svpbmt is not implemented, PBMTE is read-only zero. </span>
<span id="tl_122" class="t s1_122" data-mappings='[[6,"fi"],[27,"fi"]]'>The deﬁnition of the VSTCE ﬁeld will be furnished by the forthcoming Sstc extension. Its allocation </span>
<span id="tm_122" class="t s1_122">within </span><span id="tn_122" class="t s3_122">henvcfg </span><span id="to_122" class="t s1_122" data-mappings='[[28,"fi"]]'>may change prior to the ratiﬁcation of that extension. </span>
<span id="tp_122" class="t s1_122" data-mappings='[[6,"fi"],[26,"fi"]]'>The deﬁnition of the CBZE ﬁeld will be furnished by the forthcoming Zicboz extension. Its alloca- </span>
<span id="tq_122" class="t s1_122">tion within </span><span id="tr_122" class="t s3_122">henvcfg </span><span id="ts_122" class="t s1_122" data-mappings='[[28,"fi"]]'>may change prior to the ratiﬁcation of that extension. </span>
<span id="tt_122" class="t s1_122" data-mappings='[[6,"fi"],[37,"fi"]]'>The deﬁnitions of the CBCFE and CBIE ﬁelds will be furnished by the forthcoming Zicbom ex- </span>
<span id="tu_122" class="t s1_122">tension. Their allocations within </span><span id="tv_122" class="t s3_122">henvcfg </span><span id="tw_122" class="t s1_122" data-mappings='[[28,"fi"]]'>may change prior to the ratiﬁcation of that extension. </span>
<span id="tx_122" class="t s1_122">When HSXLEN=32, </span><span id="ty_122" class="t s3_122">henvcfg </span><span id="tz_122" class="t s1_122" data-mappings='[[18,"fi"]]'>contains the same ﬁelds as bits 31:0 of </span><span id="t10_122" class="t s3_122">henvcfg </span><span id="t11_122" class="t s1_122">when HSXLEN=64. </span>
<span id="t12_122" class="t s1_122">Additionally, when HSXLEN=32, </span><span id="t13_122" class="t s3_122">henvcfgh </span><span id="t14_122" class="t s1_122">is a 32-bit read/write register that contains the same </span>
<span id="t15_122" class="t s1_122" data-mappings='[[0,"fi"]]'>ﬁelds as bits 63:32 of </span><span id="t16_122" class="t s3_122">henvcfg </span><span id="t17_122" class="t s1_122">when HSXLEN=64. </span><span id="t18_122" class="t s1_122">Register </span><span id="t19_122" class="t s3_122">henvcfgh </span><span id="t1a_122" class="t s1_122">does not exist when </span>
<span id="t1b_122" class="t s1_122">HSXLEN=64. </span>
<span id="t1c_122" class="t s4_122">8.2.6 </span><span id="t1d_122" class="t s4_122">Hypervisor Counter-Enable Register (</span><span id="t1e_122" class="t s5_122">hcounteren</span><span id="t1f_122" class="t s4_122">) </span>
<span id="t1g_122" class="t s1_122">The counter-enable register </span><span id="t1h_122" class="t s3_122">hcounteren </span><span id="t1i_122" class="t s1_122">is a 32-bit register that controls the availability of the </span>
<span id="t1j_122" class="t s1_122">hardware performance monitoring counters to the guest virtual machine. </span>
<span id="t1k_122" class="t s6_122">31 </span><span id="t1l_122" class="t s6_122">30 </span><span id="t1m_122" class="t s6_122">29 </span><span id="t1n_122" class="t s6_122">28 </span><span id="t1o_122" class="t s6_122">6 </span><span id="t1p_122" class="t s6_122">5 </span><span id="t1q_122" class="t s6_122">4 </span><span id="t1r_122" class="t s6_122">3 </span><span id="t1s_122" class="t s6_122">2 </span><span id="t1t_122" class="t s6_122">1 </span><span id="t1u_122" class="t s6_122">0 </span>
<span id="t1v_122" class="t s7_122">HPM31 </span><span id="t1w_122" class="t s7_122">HPM30 </span><span id="t1x_122" class="t s7_122">HPM29 </span><span id="t1y_122" class="t s7_122">... </span><span id="t1z_122" class="t s7_122">HPM5 </span><span id="t20_122" class="t s7_122">HPM4 </span><span id="t21_122" class="t s7_122">HPM3 </span><span id="t22_122" class="t s7_122">IR </span><span id="t23_122" class="t s7_122">TM </span><span id="t24_122" class="t s7_122">CY </span>
<span id="t25_122" class="t s7_122">1 </span><span id="t26_122" class="t s7_122">1 </span><span id="t27_122" class="t s7_122">1 </span><span id="t28_122" class="t s7_122">23 </span><span id="t29_122" class="t s7_122">1 </span><span id="t2a_122" class="t s7_122">1 </span><span id="t2b_122" class="t s7_122">1 </span><span id="t2c_122" class="t s7_122">1 </span><span id="t2d_122" class="t s7_122">1 </span><span id="t2e_122" class="t s7_122">1 </span>
<span id="t2f_122" class="t s1_122">Figure 8.14: Hypervisor counter-enable register (</span><span id="t2g_122" class="t s3_122">hcounteren</span><span id="t2h_122" class="t s1_122">). </span>
<span id="t2i_122" class="t s1_122">When the CY, TM, IR, or HPM</span><span id="t2j_122" class="t s8_122">n </span><span id="t2k_122" class="t s1_122">bit in the </span><span id="t2l_122" class="t s3_122">hcounteren </span><span id="t2m_122" class="t s1_122">register is clear, attempts to read the </span>
<span id="t2n_122" class="t s3_122">cycle</span><span id="t2o_122" class="t s1_122">, </span><span id="t2p_122" class="t s3_122">time</span><span id="t2q_122" class="t s1_122">, </span><span id="t2r_122" class="t s3_122">instret</span><span id="t2s_122" class="t s1_122">, or </span><span id="t2t_122" class="t s3_122">hpmcounter</span><span id="t2u_122" class="t s8_122">n </span><span id="t2v_122" class="t s1_122">register while V=1 will cause a virtual instruction exception </span>
<span id="t2w_122" class="t s1_122">if the same bit in </span><span id="t2x_122" class="t s3_122">mcounteren </span><span id="t2y_122" class="t s1_122">is 1. When one of these bits is set, access to the corresponding register </span>
<span id="t2z_122" class="t s1_122">is permitted when V=1, unless prevented for some other reason. </span><span id="t30_122" class="t s1_122">In VU-mode, a counter is not </span>
<span id="t31_122" class="t s1_122">readable unless the applicable bits are set in both </span><span id="t32_122" class="t s3_122">hcounteren </span><span id="t33_122" class="t s1_122">and </span><span id="t34_122" class="t s3_122">scounteren</span><span id="t35_122" class="t s1_122">. </span>
<span id="t36_122" class="t s3_122">hcounteren </span><span id="t37_122" class="t s1_122">must be implemented. </span><span id="t38_122" class="t s1_122">However, any of the bits may be read-only zero, indicating </span>
<span id="t39_122" class="t s1_122" data-mappings='[[86,"ff"]]'>reads to the corresponding counter will cause an exception when V=1. Hence, they are eﬀectively </span>
<span id="t3a_122" class="t s9_122">WARL </span><span id="t3b_122" class="t s1_122" data-mappings='[[0,"fi"]]'>ﬁelds. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
