// Seed: 3288155569
module module_0 (
    output wire id_0,
    input wire id_1,
    input tri id_2,
    output wand id_3,
    input wand id_4,
    input supply0 id_5,
    input supply1 id_6,
    input wand id_7,
    output wand id_8,
    output tri id_9,
    input tri0 id_10,
    input tri1 id_11,
    input tri1 id_12,
    output tri0 id_13
);
endmodule
module module_1 (
    output wor id_0,
    input logic id_1,
    input supply0 id_2,
    output logic id_3
);
  id_5(
      .id_0(1), .id_1(id_3), .id_2(id_2 * id_2 * 1), .id_3(1'b0), .id_4(1)
  );
  always_comb id_3 <= id_1;
  module_0(
      id_0, id_2, id_2, id_0, id_2, id_2, id_2, id_2, id_0, id_0, id_2, id_2, id_2, id_0
  );
endmodule
