5 18 101 3 main
8 /Users/trevorw/projects/stable/covered/diags/verilog 2 -t (bar) 2 -i (main.m2) 2 -vcd (merge8.vcd) 2 -o (merge8b.cdd) 2 -v (merge8b.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
15 main 0
3 0 bar "main.m2" 0 merge8b.v 41 47 1
2 1 1 45 a000a 1 1008 0 0 1 1 a
2 2 1b 45 90009 1 1004 1 0 1 18 0 1 1 0 0 0
2 3 1 45 50005 0 1410 0 0 1 1 b
2 4 36 45 5000a 2 6 2 3
1 a 1 42 d 1 0 0 0 1 17 1 1 0 0 0 0
1 b 2 45 60005 1 0 0 0 1 17 1 1 0 0 0 0
4 4 45 5 f 4 4 4
