// Seed: 481312164
module module_0 (
    input wor id_0,
    input supply1 id_1,
    input supply0 id_2
);
  assign id_4 = -1'h0;
  wire id_5, id_6;
  logic [7:0][1] id_7 (
      .id_0(-1),
      .id_1(),
      .id_2(id_4)
  );
  wire id_8;
  wire id_9;
  wire id_10;
endmodule
module module_1 (
    input wire id_0,
    output supply0 id_1,
    output tri id_2,
    input wire id_3,
    output tri id_4,
    input wor id_5,
    input uwire id_6,
    output tri id_7
);
  assign id_2 = 1;
  or primCall (id_4, id_6, id_3, id_0);
  module_0 modCall_1 (
      id_6,
      id_5,
      id_5
  );
  assign modCall_1.id_0 = 0;
endmodule
