<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="ultra96v2_oob_PWM_w_Int_0_0_synth_1" LaunchDir="/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2019_1/ultra96v2_oob.runs/ultra96v2_oob_PWM_w_Int_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="ultra96v2_oob_axi_gpio_2_0_synth_1" LaunchDir="/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2019_1/ultra96v2_oob.runs/ultra96v2_oob_axi_gpio_2_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="ultra96v2_oob_axi_gpio_1_0_synth_1" LaunchDir="/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2019_1/ultra96v2_oob.runs/ultra96v2_oob_axi_gpio_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="ultra96v2_oob_axi_gpio_0_0_synth_1" LaunchDir="/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2019_1/ultra96v2_oob.runs/ultra96v2_oob_axi_gpio_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="ultra96v2_oob_axi_uart16550_1_0_synth_1" LaunchDir="/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2019_1/ultra96v2_oob.runs/ultra96v2_oob_axi_uart16550_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="ultra96v2_oob_axi_uart16550_0_0_synth_1" LaunchDir="/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2019_1/ultra96v2_oob.runs/ultra96v2_oob_axi_uart16550_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado" IsOrderedIPRun="true">
		<Parent Id="ultra96v2_oob_axi_uart16550_1_0_synth_1"/>
	</Run>
	<Run Id="ultra96v2_oob_blk_mem_gen_0_0_synth_1" LaunchDir="/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2019_1/ultra96v2_oob.runs/ultra96v2_oob_blk_mem_gen_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="ultra96v2_oob_axi_bram_ctrl_0_0_synth_1" LaunchDir="/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2019_1/ultra96v2_oob.runs/ultra96v2_oob_axi_bram_ctrl_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2019_1/ultra96v2_oob.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="ultra96v2_oob_PWM_w_Int_0_0_synth_1"/>
		<Parent Id="ultra96v2_oob_axi_gpio_2_0_synth_1"/>
		<Parent Id="ultra96v2_oob_axi_gpio_1_0_synth_1"/>
		<Parent Id="ultra96v2_oob_axi_gpio_0_0_synth_1"/>
		<Parent Id="ultra96v2_oob_axi_uart16550_1_0_synth_1"/>
		<Parent Id="ultra96v2_oob_axi_uart16550_0_0_synth_1"/>
		<Parent Id="ultra96v2_oob_blk_mem_gen_0_0_synth_1"/>
		<Parent Id="ultra96v2_oob_axi_bram_ctrl_0_0_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="/home/training/git/avnet/hdl/Projects/ultra96v2_oob/ULTRA96V2_2019_1/ultra96v2_oob.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_1"/>
		<Parent Id="ultra96v2_oob_PWM_w_Int_0_0_synth_1"/>
		<Parent Id="ultra96v2_oob_axi_gpio_2_0_synth_1"/>
		<Parent Id="ultra96v2_oob_axi_gpio_1_0_synth_1"/>
		<Parent Id="ultra96v2_oob_axi_gpio_0_0_synth_1"/>
		<Parent Id="ultra96v2_oob_axi_uart16550_1_0_synth_1"/>
		<Parent Id="ultra96v2_oob_axi_uart16550_0_0_synth_1"/>
		<Parent Id="ultra96v2_oob_blk_mem_gen_0_0_synth_1"/>
		<Parent Id="ultra96v2_oob_axi_bram_ctrl_0_0_synth_1"/>
	</Run>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
	</Parameters>
</Runs>

