`timescale 1ns / 1ps

module top_soc (
    // --- Các Nguồn Xung Nhịp ---
    input  wire        clk_core,   // 400 MHz
    input  wire        clk_axi,    // 200 MHz
    input  wire        clk_apb,    // 100 MHz
    input  wire        clk_sdram_ext,  // 200 MHz (LỆCH PHA - cấp riêng cho chip RAM ngoài)
    input  wire        uart_clk,   
    input  wire        spi_clk,    
    input  wire        i2c_clk,    
    input  wire        rtc_clk,    // 32.768 kHz

    input  wire        rst_n,

    // JTAG
    input  wire        tck,
    input  wire        trst_n,
    input  wire        tms,
    input  wire        tdi,
    output wire        tdo,

    // Ngoại vi
    input  wire        uart_rx,
    output wire        uart_tx,

    input  wire [31:0] gpio_in,
    output wire [31:0] gpio_out,
    output wire [31:0] gpio_oe,
    output wire        pwm_out,

    output wire        spi_sck,
    output wire        spi_mosi,
    input  wire        spi_miso,
    output wire        spi_ss,

    input  wire        i2c_scl_i,
    output wire        i2c_scl_o,
    output wire        i2c_scl_oe,
    input  wire        i2c_sda_i,
    output wire        i2c_sda_o,
    output wire        i2c_sda_oe,

    output wire        flash_sck,
    output wire        flash_cs_n,
    input  wire [3:0]  flash_io_i,
    output wire [3:0]  flash_io_o,
    output wire [3:0]  flash_io_oe,

    output wire        sdram_clk,
    output wire        sdram_cke,
    output wire        sdram_cs_n,
    output wire        sdram_ras_n,
    output wire        sdram_cas_n,
    output wire        sdram_we_n,
    output wire [1:0]  sdram_ba,
    output wire [12:0] sdram_addr,
    input  wire [15:0] sdram_dq_i,
    output wire [15:0] sdram_dq_o,
    output wire        sdram_dq_oe,
    output wire [1:0]  sdram_dqm
);
    assign sdram_clk = clk_sdram_ext;

    // =========================================================================
    // 1. RESET SYNCHRONIZERS
    // =========================================================================
    wire wdt_rst;
    wire ndmreset_req;

    // -------------------------------------------------------------------------
    // BO DIEU KHIEN RESET
    //
    // Ban cu:  wire reset_sys_n_raw = rst_n & ~ndmreset_req & ~wdt_rst;
    //
    // Hai loi trong mot dong:
    //
    // 1. VONG PHAN HOI QUA CHINH CAY RESET. `wdt_rst` la mot flop o mien rtc_clk
    //    duoc reset boi rtc_rst_n, ma rtc_rst_n lai DAN XUAT TU reset_sys_n_raw.
    //    Nen: wdt_rst len -> reset he thong -> reset watchdog -> wdt_rst tu xoa
    //    -> reset nha. Do rong xung reset khong xac dinh, phu thuoc do tre cay
    //    clock, va co the qua ngan de reset dut diem mien 400 MHz. `ndmreset_req`
    //    dinh y het: no reset chinh Debug Module da phat ra no, nen lenh
    //    `reset halt` cua OpenOCD tu huy giua chung.
    //
    // 2. HAI TIN HIEU O HAI MIEN CLOCK KHAC NHAU (rtc_clk 32.768 kHz va clk_dbg
    //    200 MHz) duoc AND to hop roi dua thang vao chan reset BAT DONG BO toan
    //    chip. Mot xung glitch tren duong do reset ca chip.
    //
    // Cach sua: mot bo keo dai chay bang clk_apb va CHI reset boi chan rst_n
    // NGOAI - no khong nam trong mien ma no reset, nen khong the tu xoa minh.
    // Hai nguon deu duoc dong bo 2FF vao clk_apb truoc khi dung.
    //
    // Hai duong ra rieng biet:
    //   sysrst_n_q : co ndmreset    -> reset lo, bus, ngoai vi (tat ca tru DM)
    //   dmrst_n_q  : KHONG ndmreset -> reset Debug Module
    // Dac ta RISC-V Debug noi ro: ndmreset reset "moi thu TRU Debug Module".
    // Neu DM tu reset minh thi thanh ghi dmcontrol bi xoa ngay giua lenh reset.
    // -------------------------------------------------------------------------
    wire wdt_rst_apb;
    wire ndmreset_apb;
    cdc_sync_bit u_sync_wdt_rst (.clk_dst(clk_apb), .rst_dst_n(rst_n),
                                 .d_in(wdt_rst),      .q_out(wdt_rst_apb));
    cdc_sync_bit u_sync_ndmrst  (.clk_dst(clk_apb), .rst_dst_n(rst_n),
                                 .d_in(ndmreset_req), .q_out(ndmreset_apb));

    // 64 chu ky clk_apb = 640 ns = 256 chu ky clk_core. Du de reset dut diem moi
    // mien, ke ca rtc_clk 32.768 kHz (mien nay bat reset bang duong bat dong bo).
    localparam [5:0] RST_STRETCH = 6'd63;

    reg [5:0] sysrst_cnt;
    reg       sysrst_n_q;
    reg [5:0] dmrst_cnt;
    reg       dmrst_n_q;

    always @(posedge clk_apb or negedge rst_n) begin
        if (!rst_n) begin
            sysrst_cnt <= RST_STRETCH;
            sysrst_n_q <= 1'b0;
            dmrst_cnt  <= RST_STRETCH;
            dmrst_n_q  <= 1'b0;
        end else begin
            // --- reset he thong: watchdog HOAC ndmreset ---
            if (wdt_rst_apb | ndmreset_apb) begin
                sysrst_cnt <= RST_STRETCH;
                sysrst_n_q <= 1'b0;
            end else if (sysrst_cnt != 6'd0) begin
                sysrst_cnt <= sysrst_cnt - 6'd1;
                sysrst_n_q <= 1'b0;
            end else begin
                sysrst_n_q <= 1'b1;
            end

            // --- reset Debug Module: CHI watchdog, khong co ndmreset ---
            if (wdt_rst_apb) begin
                dmrst_cnt <= RST_STRETCH;
                dmrst_n_q <= 1'b0;
            end else if (dmrst_cnt != 6'd0) begin
                dmrst_cnt <= dmrst_cnt - 6'd1;
                dmrst_n_q <= 1'b0;
            end else begin
                dmrst_n_q <= 1'b1;
            end
        end
    end

    wire reset_sys_n_raw = rst_n & sysrst_n_q;
    wire reset_dm_n_raw  = rst_n & dmrst_n_q;

    wire reset_core_n_sync;
    wire reset_axi_n_sync;
    wire reset_apb_n_sync;
    wire reset_dbg_n_sync;

    reset_sync u_core_rst_sync (.clk(clk_core), .rst_in_n(reset_sys_n_raw), .rst_out_n(reset_core_n_sync));
    reset_sync u_axi_rst_sync  (.clk(clk_axi),  .rst_in_n(reset_sys_n_raw), .rst_out_n(reset_axi_n_sync));
    reset_sync u_apb_rst_sync  (.clk(clk_apb),  .rst_in_n(reset_sys_n_raw), .rst_out_n(reset_apb_n_sync));
    // Debug Module: song sot qua ndmreset (xem ghi chu tren).
    reset_sync u_dbg_rst_sync  (.clk(clk_axi),  .rst_in_n(reset_dm_n_raw),  .rst_out_n(reset_dbg_n_sync));

    // -------------------------------------------------------------------------
    // Reset RIENG cho tung mien clock ngoai vi.
    //
    // Truoc day uart_clk / spi_clk / i2c_clk / rtc_clk deu nhan
    // `reset_apb_n_sync` - mot tin hieu duoc DONG BO THEO clk_apb. Canh NHA cua
    // no khong co quan he pha nao voi cac clock kia, nen moi flop trong nhung
    // mien do deu vi pham recovery/removal khi thoat reset. Day la lop loi chi
    // hien ra thanh "thinh thoang boot hong" tren silicon.
    // -------------------------------------------------------------------------
    wire reset_uart_n_sync;
    wire reset_spi_n_sync;
    wire reset_i2c_n_sync;
    wire reset_rtc_n_sync;

    reset_sync u_uart_rst_sync (.clk(uart_clk), .rst_in_n(reset_sys_n_raw), .rst_out_n(reset_uart_n_sync));
    reset_sync u_spi_rst_sync  (.clk(spi_clk),  .rst_in_n(reset_sys_n_raw), .rst_out_n(reset_spi_n_sync));
    reset_sync u_i2c_rst_sync  (.clk(i2c_clk),  .rst_in_n(reset_sys_n_raw), .rst_out_n(reset_i2c_n_sync));
    reset_sync u_rtc_rst_sync  (.clk(rtc_clk),  .rst_in_n(reset_sys_n_raw), .rst_out_n(reset_rtc_n_sync));

    // =========================================================================
    // 2. CLOCK GATING NETWORK (ĐÃ PHỤC HỒI 100%)
    // =========================================================================
    wire clk_en_cpu, clk_en_dbg, clk_en_pwm, clk_en_uart;
    wire clk_en_spi, clk_en_i2c, clk_en_gpio, clk_en_acc;

    wire clk_cpu, clk_dbg, clk_pwm, clk_gpio, clk_cordic;
    wire clk_uart_gated, clk_spi_gated, clk_i2c_gated;

    // -------------------------------------------------------------------------
    // CDC cho tin hieu ENABLE cua clock gate.
    //
    // Moi `clk_en_*` deu sinh ra tu thanh ghi CLK_GATE_CTRL trong apb_syscon -
    // tuc mien clk_apb 100 MHz. Truoc day chung duoc noi THANG vao chan `en` cua
    // cac ICG dang gate clk_core 400 MHz, clk_axi 200 MHz, uart_clk, spi_clk,
    // i2c_clk.
    //
    // clock_gate la latch trong suot khi clock THAP. Mot `en` thay doi bat dong
    // bo ngay gan canh len cua clock dich se vi pham setup/hold cua latch do ->
    // XEN DOI mot xung clock, hoac cho ra gia tri a. Voi clk_cpu 400 MHz day la
    // nguyen nhan "chip treo ngau nhien" dien hinh, va no khong the hien ra
    // trong mo phong RTL (latch ly tuong).
    //
    // Dong bo 2FF vao mien dich (ban CHUA gate cua chinh clock do) truoc khi vao
    // ICG. Gia: 2 flop moi duong.
    // -------------------------------------------------------------------------
    wire clk_en_cpu_s, clk_en_dbg_s, clk_en_uart_s, clk_en_spi_s, clk_en_i2c_s;
    cdc_sync_bit u_sync_cg_cpu  (.clk_dst(clk_core), .rst_dst_n(reset_core_n_sync),
                                 .d_in(clk_en_cpu),  .q_out(clk_en_cpu_s));
    cdc_sync_bit u_sync_cg_dbg  (.clk_dst(clk_axi),  .rst_dst_n(reset_axi_n_sync),
                                 .d_in(clk_en_dbg),  .q_out(clk_en_dbg_s));
    cdc_sync_bit u_sync_cg_uart (.clk_dst(uart_clk), .rst_dst_n(reset_uart_n_sync),
                                 .d_in(clk_en_uart), .q_out(clk_en_uart_s));
    cdc_sync_bit u_sync_cg_spi  (.clk_dst(spi_clk),  .rst_dst_n(reset_spi_n_sync),
                                 .d_in(clk_en_spi),  .q_out(clk_en_spi_s));
    cdc_sync_bit u_sync_cg_i2c  (.clk_dst(i2c_clk),  .rst_dst_n(reset_i2c_n_sync),
                                 .d_in(clk_en_i2c),  .q_out(clk_en_i2c_s));

    // -------------------------------------------------------------------------
    // GIU CLOCK MO KHI NGOAI VI DANG BI TRUY CAP.
    //
    // apb_gpio / apb_pwm / apb_cordic dat CA giao dien thanh ghi APB len clock DA
    // GATE (.pclk(clk_gpio) ...), va CLK_GATE_CTRL reset ve 7'b1000011 - tuc GPIO
    // (bit 4) va CORDIC (bit 5) TAT ngay sau reset.
    //
    // Hau qua: `pready` cua chung la flop tren clock da dung -> khong bao gio len
    // 1. apb_interconnect chon slave theo dia chi roi CHO VO HAN (default-slave
    // chi cuu duoc khi KHONG match dia chi nao). APB treo -> axi_to_apb_bridge
    // treo -> D-cache treo -> CPU treo VINH VIEN. Truy cap GPIO dau tien sau
    // reset la du de chet chip.
    //
    // Sua ma VAN GIU duoc gating: mo cong bat cu khi nao ngoai vi do dang duoc
    // chon. `*_clk_req` keo dai them 2 chu ky sau khi PSEL ha, vi `pready` la
    // flop - neu cat clock ngay khi PSEL ha thi pready DONG BANG o 1, va giao
    // dich KE TIEP se bi interconnect coi la xong ngay o pha SETUP.
    //
    // Khong can CDC o day: nguon (psel) va dich (clk_apb) cung mot mien.
    //
    // UART / SPI / I2C KHONG can cach nay vi chung da lam dung: .pclk(clk_apb)
    // luon song, chi loi ngoai vi chay tren clock da gate.
    // -------------------------------------------------------------------------
    wire gpio_clk_req;
    wire pwm_clk_req;
    wire cordic_clk_req;

    // Gating cho Core (từ clk_core)
    clock_gate cg_cpu   (.clk_in(clk_core), .en(clk_en_cpu_s),  .test_en(1'b0), .clk_out(clk_cpu));
    // Gating cho Debug (từ clk_axi)
    clock_gate cg_dbg   (.clk_in(clk_axi),  .en(clk_en_dbg_s),  .test_en(1'b0), .clk_out(clk_dbg));
    // Gating cho APB Peripherals (từ clk_apb) - mo cong khi dang bi truy cap
    clock_gate cg_pwm   (.clk_in(clk_apb),  .en(clk_en_pwm  | pwm_clk_req),    .test_en(1'b0), .clk_out(clk_pwm));
    clock_gate cg_gpio  (.clk_in(clk_apb),  .en(clk_en_gpio | gpio_clk_req),   .test_en(1'b0), .clk_out(clk_gpio));
    clock_gate cg_cordic(.clk_in(clk_apb),  .en(clk_en_acc  | cordic_clk_req), .test_en(1'b0), .clk_out(clk_cordic));
    // Gating cho Lõi ngoại vi độc lập (Dual-Clock Cores)
    clock_gate cg_uart  (.clk_in(uart_clk), .en(clk_en_uart_s), .test_en(1'b0), .clk_out(clk_uart_gated));
    clock_gate cg_spi   (.clk_in(spi_clk),  .en(clk_en_spi_s),  .test_en(1'b0), .clk_out(clk_spi_gated));
    clock_gate cg_i2c   (.clk_in(i2c_clk),  .en(clk_en_i2c_s),  .test_en(1'b0), .clk_out(clk_i2c_gated));

    // =========================================================================
    // 3. TÍN HIỆU NGẮT VÀ CDC
    // =========================================================================
    wire [0:0] cpu_msip_raw;
    wire [0:0] cpu_mtip_raw;
    wire       cpu_meip_raw;

    // Đồng bộ Ngắt vào CPU (vào clk_cpu)
    wire cpu_meip_sync, cpu_mtip_sync, cpu_msip_sync;
    cdc_sync_bit u_sync_meip (.clk_dst(clk_cpu), .rst_dst_n(reset_core_n_sync), .d_in(cpu_meip_raw),   .q_out(cpu_meip_sync));
    cdc_sync_bit u_sync_mtip (.clk_dst(clk_cpu), .rst_dst_n(reset_core_n_sync), .d_in(cpu_mtip_raw[0]),.q_out(cpu_mtip_sync));
    cdc_sync_bit u_sync_msip (.clk_dst(clk_cpu), .rst_dst_n(reset_core_n_sync), .d_in(cpu_msip_raw[0]),.q_out(cpu_msip_sync));

    wire cpu_mtip_apb_sync, cpu_msip_apb_sync;
    cdc_sync_bit u_sync_mtip_wake (.clk_dst(clk_apb), .rst_dst_n(reset_apb_n_sync), .d_in(cpu_mtip_raw[0]), .q_out(cpu_mtip_apb_sync));
    cdc_sync_bit u_sync_msip_wake (.clk_dst(clk_apb), .rst_dst_n(reset_apb_n_sync), .d_in(cpu_msip_raw[0]), .q_out(cpu_msip_apb_sync));
    wire cpu_irq_wake_apb = cpu_meip_raw | cpu_mtip_apb_sync | cpu_msip_apb_sync;

    wire uart_irq_raw, gpio_irq_raw, spi_irq_raw, i2c_irq_raw, wdt_irq_raw;
    wire uart_dma_tx_raw, uart_dma_rx_raw, spi_dma_tx_raw, spi_dma_rx_raw, i2c_dma_tx_raw, i2c_dma_rx_raw;

    // Đồng bộ Ngắt ngoại vi về clk_apb (cho PLIC)
    wire uart_irq, gpio_irq, spi_irq, i2c_irq, wdt_irq;
    cdc_sync_bit u_sync_uart_irq (.clk_dst(clk_apb), .rst_dst_n(reset_apb_n_sync), .d_in(uart_irq_raw), .q_out(uart_irq));
    cdc_sync_bit u_sync_gpio_irq (.clk_dst(clk_apb), .rst_dst_n(reset_apb_n_sync), .d_in(gpio_irq_raw), .q_out(gpio_irq));
    cdc_sync_bit u_sync_spi_irq  (.clk_dst(clk_apb), .rst_dst_n(reset_apb_n_sync), .d_in(spi_irq_raw),  .q_out(spi_irq));
    cdc_sync_bit u_sync_i2c_irq  (.clk_dst(clk_apb), .rst_dst_n(reset_apb_n_sync), .d_in(i2c_irq_raw),  .q_out(i2c_irq));
    cdc_sync_bit u_sync_wdt_irq  (.clk_dst(clk_apb), .rst_dst_n(reset_apb_n_sync), .d_in(wdt_irq_raw),  .q_out(wdt_irq));

    // Đồng bộ DMA Req về clk_axi (cho DMA Controller)
    wire uart_dma_tx, uart_dma_rx, spi_dma_tx, spi_dma_rx, i2c_dma_tx, i2c_dma_rx;
    cdc_sync_bit u_sync_utx (.clk_dst(clk_axi), .rst_dst_n(reset_axi_n_sync), .d_in(uart_dma_tx_raw), .q_out(uart_dma_tx));
    cdc_sync_bit u_sync_urx (.clk_dst(clk_axi), .rst_dst_n(reset_axi_n_sync), .d_in(uart_dma_rx_raw), .q_out(uart_dma_rx));
    cdc_sync_bit u_sync_stx (.clk_dst(clk_axi), .rst_dst_n(reset_axi_n_sync), .d_in(spi_dma_tx_raw),  .q_out(spi_dma_tx));
    cdc_sync_bit u_sync_srx (.clk_dst(clk_axi), .rst_dst_n(reset_axi_n_sync), .d_in(spi_dma_rx_raw),  .q_out(spi_dma_rx));
    cdc_sync_bit u_sync_itx (.clk_dst(clk_axi), .rst_dst_n(reset_axi_n_sync), .d_in(i2c_dma_tx_raw),  .q_out(i2c_dma_tx));
    cdc_sync_bit u_sync_irx (.clk_dst(clk_axi), .rst_dst_n(reset_axi_n_sync), .d_in(i2c_dma_rx_raw),  .q_out(i2c_dma_rx));

    wire [3:0] dma_irq; 
    wire dma_irq_sync;
    cdc_sync_bit u_sync_dma_irq (.clk_dst(clk_apb), .rst_dst_n(reset_apb_n_sync), .d_in(|dma_irq), .q_out(dma_irq_sync));

    wire [31:1] periph_dma_req = { 25'd0, i2c_dma_rx, i2c_dma_tx, spi_dma_rx, spi_dma_tx, uart_dma_rx, uart_dma_tx };
    wire [31:1] periph_dma_clr;
    wire [31:0] plic_irq_src = { 25'd0, dma_irq_sync, wdt_irq, i2c_irq, spi_irq, gpio_irq, uart_irq, 1'b0 };

    wire [31:0] syscon_reset_vector;
    // -------------------------------------------------------------------------
    // WFI chi duoc phep TAT CLOCK khi bus da rong.
    //
    // Truoc day `wfi_sleep_state` di thang toi syscon -> clk_en_cpu -> tat
    // clk_cpu. Nhung `wfi_sleep_state` len ngay khi tang ID giai ma duoc lenh
    // WFI, KHONG he biet I-cache hay D-cache co dang giu mot giao dich AXI do
    // dang hay khong. Va I-cache thi phat yeu cau lien tuc, nen kha nang do rat
    // cao.
    //
    // Neu clk_cpu dung giua mot burst doc: I-cache khong bao gio dua RREADY len
    // nua -> slot ROB trong axi_interconnect bi giu VINH VIEN, va cac master
    // khac (DMA, debug) don lai phia sau cho toi khi treo ca bus.
    //
    // `*_stall` cua hai cache len trong suot moi giao dich va chi ha khi giao
    // dich xong, nen `~stall` chinh la dieu kien "khong con gi outstanding".
    // Chot lai bang mot flop chay bang clk_cpu (tuc no tu dong bang khi clock
    // tat, va cap nhat lai ngay khi clock quay lai luc thuc day).
    // -------------------------------------------------------------------------
    wire        wfi_sleep_state;
    wire        wfi_sleep_apb_sync;

    // Khoi always dat o muc 4, sau khi cpu_inst_stall / cpu_data_stall duoc khai bao.
    reg  wfi_sleep_q;

    cdc_sync_bit u_sync_wfi_sleep (.clk_dst(clk_apb), .rst_dst_n(reset_apb_n_sync), .d_in(wfi_sleep_q), .q_out(wfi_sleep_apb_sync));

    // =========================================================================
    // 4. LÕI CPU VÀ CACHES (Chạy bằng clk_cpu đã qua Gating)
    // =========================================================================
    wire [31:0] cpu_inst_addr, cpu_inst_data, cpu_data_addr, cpu_data_wdata, cpu_data_rdata;
    wire cpu_inst_req, cpu_inst_hit, cpu_inst_stall, cpu_data_rd_req, cpu_data_wr_req, cpu_data_hit, cpu_data_stall, cpu_data_unsigned;
    wire [1:0] cpu_data_size;
    wire dbg_halt_req, dbg_resume_req, dbg_halted, dbg_reg_write_en;
    wire [15:0] dbg_reg_read_addr, dbg_reg_write_addr;
    wire [31:0] dbg_reg_read_data, dbg_reg_write_data;

    // WFI chi duoc phep tat clock khi ca hai cache da rong - xem ghi chu day du
    // o cho khai bao wfi_sleep_q (muc 3).
    always @(posedge clk_cpu or negedge reset_core_n_sync) begin
        if (!reset_core_n_sync) wfi_sleep_q <= 1'b0;
        else wfi_sleep_q <= wfi_sleep_state & ~cpu_inst_stall & ~cpu_data_stall;
    end

    // --- Kênh từ Debug Module (200MHz) sang CPU (400MHz) ---
    wire dbg_halt_req_raw, dbg_resume_req_raw;
    wire dbg_halt_req_sync, dbg_resume_req_sync;

    cdc_sync_bit u_sync_halt (
        .clk_dst    (clk_cpu),           // Miền đích CPU
        .rst_dst_n  (reset_core_n_sync),
        .d_in       (dbg_halt_req_raw),  // Xuất phát từ DM
        .q_out      (dbg_halt_req_sync)  // Đã sync để đưa vào CPU
    );

    cdc_sync_bit u_sync_resume (
        .clk_dst    (clk_cpu),
        .rst_dst_n  (reset_core_n_sync),
        .d_in       (dbg_resume_req_raw),
        .q_out      (dbg_resume_req_sync)
    );

    // --- Kênh báo trạng thái từ CPU (400MHz) ngược về DM (200MHz) ---
    wire dbg_halted_raw;
    wire dbg_halted_sync;

    cdc_sync_bit u_sync_halted (
        .clk_dst    (clk_dbg),           // Miền đích DM
        .rst_dst_n  (reset_axi_n_sync),
        .d_in       (dbg_halted_raw),    // Xuất phát từ CPU
        .q_out      (dbg_halted_sync)    // Đã sync để đưa về DM
    );

    // -------------------------------------------------------------------------
    // CDC cho duong GHI thanh ghi qua Debug Module.
    //
    // halt / resume / halted da duoc dong bo can than, nhung duong TRUY CAP
    // THANH GHI thi khong: {dbg_reg_write_en, dbg_reg_write_addr[15:0],
    // dbg_reg_write_data[31:0]} di THANG tu clk_dbg (200 MHz) sang clk_cpu
    // (400 MHz).
    //
    // `dbg_reg_write_en` la nguy hiem nhat. Vi clk_cpu nhanh gap doi, mot xung
    // enable rong mot chu ky clk_dbg se duoc lay mau HAI LAN o mien CPU -> GHI
    // DOI. Voi mot thanh ghi thuong thi vo hai, nhung voi CSR co tac dung phu
    // (hoac voi bo dem) thi sai. Va bat ky lan lay mau nao cung co the roi dung
    // vao thoi diem chuyen muc -> a chay vao logic dieu khien.
    //
    // Sua: dong bo 2FF roi BAT CANH LEN -> dung mot xung 1 chu ky clk_cpu.
    //
    // Hai bus addr/data KHONG duoc dong bo, va do la CO CHU DICH: chung la
    // TUA-TINH. Debug Module dat dia chi + du lieu roi moi keo write_en len o
    // chu ky sau, va giu ca ba on dinh cho toi khi giao dich abstract-command
    // ket thuc - tuc nhieu chu ky clk_dbg. Xung enable da dong bo den SAU khi
    // hai bus da on dinh it nhat 2 chu ky clk_cpu, nen day la mau chuan
    // "bus du lieu + tin hieu chot da dong bo".
    //
    // RANG BUOC PHAI GIU: neu sau nay doi rv_debug_module_sba de no thay doi
    // addr/data TRONG CUNG chu ky voi write_en, mau nay hong. Khi do phai
    // chuyen sang cdc_handshake (da co san trong utils/cdc_bridge.v).
    //
    // Duong DOC (dbg_reg_read_data) cung dua vao tinh tua-tinh: CPU dang halt
    // nen tep thanh ghi khong doi, va DM cho vai chu ky sau khi dat dia chi moi
    // lay mau.
    // -------------------------------------------------------------------------
    wire dbg_reg_write_en_raw;
    wire dbg_reg_write_en_lvl;
    reg  dbg_reg_write_en_d;

    cdc_sync_bit u_sync_dbg_we (
        .clk_dst    (clk_cpu),
        .rst_dst_n  (reset_core_n_sync),
        .d_in       (dbg_reg_write_en_raw),
        .q_out      (dbg_reg_write_en_lvl)
    );

    always @(posedge clk_cpu or negedge reset_core_n_sync) begin
        if (!reset_core_n_sync) dbg_reg_write_en_d <= 1'b0;
        else                    dbg_reg_write_en_d <= dbg_reg_write_en_lvl;
    end

    // Xung dung MOT chu ky clk_cpu tren canh len.
    assign dbg_reg_write_en = dbg_reg_write_en_lvl & ~dbg_reg_write_en_d;

    riscv_pipeline u_core (
        .clk                (clk_cpu),
        .reset_n            (reset_core_n_sync),
        .riscv_start        (1'b1),
        .meip_i             (cpu_meip_sync),
        .msip_i             (cpu_msip_sync),
        .mtip_i             (cpu_mtip_sync),
        .reset_vector_in    (syscon_reset_vector),
        .riscv_done         (),
        .icache_read_req    (cpu_inst_req),
        .icache_addr        (cpu_inst_addr),
        .icache_read_data   (cpu_inst_data),
        .icache_hit         (cpu_inst_hit),
        .icache_stall       (cpu_inst_stall),
        .icache_read_req_lane1(),
        .icache_addr_lane1  (),
        .icache_read_data_lane1(32'b0),
        .icache_hit_lane1   (1'b0),
        .icache_stall_lane1 (1'b0),
        .dcache_read_req    (cpu_data_rd_req),
        .dcache_write_req   (cpu_data_wr_req),
        .dcache_addr        (cpu_data_addr),
        .dcache_write_data  (cpu_data_wdata),
        .dcache_read_data   (cpu_data_rdata),
        .dcache_hit         (cpu_data_hit),
        .dcache_stall       (cpu_data_stall),
        .mem_size_top       (cpu_data_size),
        .mem_unsigned_top   (cpu_data_unsigned),
        .wfi_sleep_out      (wfi_sleep_state),
        .dbg_halt_req       (dbg_halt_req_sync), // Dùng tín hiệu đã qua CDC
        .dbg_resume_req     (dbg_resume_req_sync),
        .dbg_halted         (dbg_halted_raw),    // Đưa tín hiệu thô ra để vào CDC
        .dbg_reg_read_addr  (dbg_reg_read_addr),
        .dbg_reg_read_data  (dbg_reg_read_data),
        .dbg_reg_write_en   (dbg_reg_write_en),
        .dbg_reg_write_addr (dbg_reg_write_addr),
        .dbg_reg_write_data (dbg_reg_write_data)
    );

    // =========================================================================
    // 5. KHAI BÁO CÁC KÊNH AXI CHI TIẾT (Không viết tắt)
    // =========================================================================
    localparam MST_AMT = 4;
    localparam SLV_AMT = 6;
    localparam MST_ID_WIDTH = 5;
    // Số read burst outstanding tối đa mà interconnect theo dõi cho mỗi master.
    // Ràng buộc thật của hệ thống: DMA read master có CMD_DEPTH = 4
    // (interrupt/dma/dma_axi_master.v); icache, dcache và debug-DTM chỉ phát
    // 1 outstanding read. Giá trị cũ (8) làm ROB và các FIFO outstanding to
    // gấp đôi mà không thêm băng thông.
    // Tham số này cũng quyết định ROB_TAG_WIDTH -> ROB_ID_WIDTH -> SLV_ID_WIDTH,
    // nên ID phía slave hẹp đi theo (8 -> 4 cho ID rộng 10 -> 9 bit).
    localparam AXI_OUTSTANDING_AMT = 4;
    localparam ROB_TAG_WIDTH = $clog2(AXI_OUTSTANDING_AMT);
    localparam ROB_ID_WIDTH = ROB_TAG_WIDTH + MST_ID_WIDTH;
    localparam SLV_ID_WIDTH = ROB_ID_WIDTH + $clog2(MST_AMT);

    wire [MST_AMT*5-1:0]  m_axi_awid;   wire [MST_AMT*32-1:0] m_axi_awaddr; wire [MST_AMT*8-1:0]  m_axi_awlen;
    wire [MST_AMT*3-1:0]  m_axi_awsize; wire [MST_AMT*2-1:0]  m_axi_awburst; wire [MST_AMT*3-1:0]  m_axi_awprot;
    wire [MST_AMT-1:0]    m_axi_awvalid; wire [MST_AMT-1:0]    m_axi_awready; wire [MST_AMT*32-1:0] m_axi_wdata;
    wire [MST_AMT*4-1:0]  m_axi_wstrb;  wire [MST_AMT-1:0]    m_axi_wlast;  wire [MST_AMT-1:0]    m_axi_wvalid;
    wire [MST_AMT-1:0]    m_axi_wready; wire [MST_AMT*5-1:0]  m_axi_bid;    wire [MST_AMT*2-1:0]  m_axi_bresp;
    wire [MST_AMT-1:0]    m_axi_bvalid; wire [MST_AMT-1:0]    m_axi_bready; wire [MST_AMT*5-1:0]  m_axi_arid;
    wire [MST_AMT*32-1:0] m_axi_araddr; wire [MST_AMT*8-1:0]  m_axi_arlen;  wire [MST_AMT*3-1:0]  m_axi_arsize;
    wire [MST_AMT*2-1:0]  m_axi_arburst; wire [MST_AMT*3-1:0]  m_axi_arprot; wire [MST_AMT-1:0]    m_axi_arvalid;
    wire [MST_AMT-1:0]    m_axi_arready; wire [MST_AMT*5-1:0]  m_axi_rid;    wire [MST_AMT*32-1:0] m_axi_rdata;
    wire [MST_AMT*2-1:0]  m_axi_rresp;  wire [MST_AMT-1:0]    m_axi_rlast;  wire [MST_AMT-1:0]    m_axi_rvalid;
    wire [MST_AMT-1:0]    m_axi_rready;

    // Master 0: ICache
    wire [4:0]  m0_awid;    wire [31:0] m0_awaddr;  wire [7:0]  m0_awlen;   wire [2:0]  m0_awsize;  wire [1:0]  m0_awburst; wire [2:0]  m0_awprot;  wire m0_awvalid; wire m0_awready;
    wire [31:0] m0_wdata;   wire [3:0]  m0_wstrb;   wire        m0_wlast;   wire        m0_wvalid;  wire m0_wready;
    wire [4:0]  m0_bid;     wire [1:0]  m0_bresp;   wire        m0_bvalid;  wire        m0_bready;
    wire [4:0]  m0_arid;    wire [31:0] m0_araddr;  wire [7:0]  m0_arlen;   wire [2:0]  m0_arsize;  wire [1:0]  m0_arburst; wire [2:0]  m0_arprot;  wire m0_arvalid; wire m0_arready;
    wire [4:0]  m0_rid;     wire [31:0] m0_rdata;   wire [1:0]  m0_rresp;   wire        m0_rlast;   wire m0_rvalid; wire m0_rready;

    // Master 1: DCache
    wire [4:0]  m1_awid;    wire [31:0] m1_awaddr;  wire [7:0]  m1_awlen;   wire [2:0]  m1_awsize;  wire [1:0]  m1_awburst; wire [2:0]  m1_awprot;  wire m1_awvalid; wire m1_awready;
    wire [31:0] m1_wdata;   wire [3:0]  m1_wstrb;   wire        m1_wlast;   wire        m1_wvalid;  wire m1_wready;
    wire [4:0]  m1_bid;     wire [1:0]  m1_bresp;   wire        m1_bvalid;  wire        m1_bready;
    wire [4:0]  m1_arid;    wire [31:0] m1_araddr;  wire [7:0]  m1_arlen;   wire [2:0]  m1_arsize;  wire [1:0]  m1_arburst; wire [2:0]  m1_arprot;  wire m1_arvalid; wire m1_arready;
    wire [4:0]  m1_rid;     wire [31:0] m1_rdata;   wire [1:0]  m1_rresp;   wire        m1_rlast;   wire m1_rvalid; wire m1_rready;

    // Master 2: DTM (Debug)
    wire [4:0]  m2_awid;    wire [31:0] m2_awaddr;  wire [7:0]  m2_awlen;   wire [2:0]  m2_awsize;  wire [1:0]  m2_awburst; wire [2:0]  m2_awprot;  wire m2_awvalid; wire m2_awready;
    wire [31:0] m2_wdata;   wire [3:0]  m2_wstrb;   wire        m2_wlast;   wire        m2_wvalid;  wire m2_wready;
    wire [4:0]  m2_bid;     wire [1:0]  m2_bresp;   wire        m2_bvalid;  wire        m2_bready;
    wire [4:0]  m2_arid;    wire [31:0] m2_araddr;  wire [7:0]  m2_arlen;   wire [2:0]  m2_arsize;  wire [1:0]  m2_arburst; wire [2:0]  m2_arprot;  wire m2_arvalid; wire m2_arready;
    wire [4:0]  m2_rid;     wire [31:0] m2_rdata;   wire [1:0]  m2_rresp;   wire        m2_rlast;   wire m2_rvalid; wire m2_rready;
    wire m2_awlock_unused, m2_arlock_unused;
    wire [3:0] m2_awcache_unused, m2_awqos_unused, m2_awregion_unused;
    wire [3:0] m2_arcache_unused, m2_arqos_unused, m2_arregion_unused;

    // Master 3: DMA
    wire [4:0]  m3_awid;    wire [31:0] m3_awaddr;  wire [7:0]  m3_awlen;   wire [2:0]  m3_awsize;  wire [1:0]  m3_awburst; wire [2:0]  m3_awprot;  wire m3_awvalid; wire m3_awready;
    wire [31:0] m3_wdata;   wire [3:0]  m3_wstrb;   wire        m3_wlast;   wire        m3_wvalid;  wire m3_wready;
    wire [4:0]  m3_bid;     wire [1:0]  m3_bresp;   wire        m3_bvalid;  wire        m3_bready;
    wire [4:0]  m3_arid;    wire [31:0] m3_araddr;  wire [7:0]  m3_arlen;   wire [2:0]  m3_arsize;  wire [1:0]  m3_arburst; wire [2:0]  m3_arprot;  wire m3_arvalid; wire m3_arready;
    wire [4:0]  m3_rid;     wire [31:0] m3_rdata;   wire [1:0]  m3_rresp;   wire        m3_rlast;   wire m3_rvalid; wire m3_rready;

    assign m_axi_awid    = {m3_awid, m2_awid, m1_awid, m0_awid};
    assign m_axi_awaddr  = {m3_awaddr, m2_awaddr, m1_awaddr, m0_awaddr};
    assign m_axi_awlen   = {m3_awlen, m2_awlen, m1_awlen, m0_awlen};
    assign m_axi_awsize  = {m3_awsize, m2_awsize, m1_awsize, m0_awsize};
    assign m_axi_awburst = {m3_awburst, m2_awburst, m1_awburst, m0_awburst};
    assign m_axi_awprot  = {m3_awprot, m2_awprot, m1_awprot, m0_awprot};
    assign m_axi_awvalid = {m3_awvalid, m2_awvalid, m1_awvalid, m0_awvalid};
    assign {m3_awready, m2_awready, m1_awready, m0_awready} = m_axi_awready;

    assign m_axi_wdata   = {m3_wdata, m2_wdata, m1_wdata, m0_wdata};
    assign m_axi_wstrb   = {m3_wstrb, m2_wstrb, m1_wstrb, m0_wstrb};
    assign m_axi_wlast   = {m3_wlast, m2_wlast, m1_wlast, m0_wlast};
    assign m_axi_wvalid  = {m3_wvalid, m2_wvalid, m1_wvalid, m0_wvalid};
    assign {m3_wready, m2_wready, m1_wready, m0_wready} = m_axi_wready;

    assign m_axi_bready  = {m3_bready, m2_bready, m1_bready, m0_bready};
    assign {m3_bid, m2_bid, m1_bid, m0_bid}             = m_axi_bid;
    assign {m3_bresp, m2_bresp, m1_bresp, m0_bresp}       = m_axi_bresp;
    assign {m3_bvalid, m2_bvalid, m1_bvalid, m0_bvalid}    = m_axi_bvalid;

    assign m_axi_arid    = {m3_arid, m2_arid, m1_arid, m0_arid};
    assign m_axi_araddr  = {m3_araddr, m2_araddr, m1_araddr, m0_araddr};
    assign m_axi_arlen   = {m3_arlen, m2_arlen, m1_arlen, m0_arlen};
    assign m_axi_arsize  = {m3_arsize, m2_arsize, m1_arsize, m0_arsize};
    assign m_axi_arburst = {m3_arburst, m2_arburst, m1_arburst, m0_arburst};
    assign m_axi_arprot  = {m3_arprot, m2_arprot, m1_arprot, m0_arprot};
    assign m_axi_arvalid = {m3_arvalid, m2_arvalid, m1_arvalid, m0_arvalid};
    assign {m3_arready, m2_arready, m1_arready, m0_arready} = m_axi_arready;

    assign m_axi_rready  = {m3_rready, m2_rready, m1_rready, m0_rready};
    assign {m3_rid, m2_rid, m1_rid, m0_rid}             = m_axi_rid;
    assign {m3_rdata, m2_rdata, m1_rdata, m0_rdata}       = m_axi_rdata;
    assign {m3_rresp, m2_rresp, m1_rresp, m0_rresp}       = m_axi_rresp;
    assign {m3_rlast, m2_rlast, m1_rlast, m0_rlast}       = m_axi_rlast;
    assign {m3_rvalid, m2_rvalid, m1_rvalid, m0_rvalid}    = m_axi_rvalid;

    // Slaves Arrays
    wire [SLV_AMT*SLV_ID_WIDTH-1:0]  s_axi_awid;   wire [SLV_AMT*32-1:0] s_axi_awaddr; wire [SLV_AMT*8-1:0]  s_axi_awlen;
    wire [SLV_AMT*3-1:0]  s_axi_awsize; wire [SLV_AMT*2-1:0]  s_axi_awburst; wire [SLV_AMT*3-1:0]  s_axi_awprot;
    wire [SLV_AMT-1:0]    s_axi_awlock; wire [SLV_AMT*4-1:0]  s_axi_awcache; wire [SLV_AMT*4-1:0]  s_axi_awqos; wire [SLV_AMT*4-1:0] s_axi_awregion;
    wire [SLV_AMT-1:0]    s_axi_awvalid; wire [SLV_AMT-1:0]    s_axi_awready; wire [SLV_AMT*32-1:0] s_axi_wdata;
    wire [SLV_AMT*4-1:0]  s_axi_wstrb;  wire [SLV_AMT-1:0]    s_axi_wlast;  wire [SLV_AMT-1:0]    s_axi_wvalid;
    wire [SLV_AMT-1:0]    s_axi_wready; wire [SLV_AMT*SLV_ID_WIDTH-1:0]  s_axi_bid;    wire [SLV_AMT*2-1:0]  s_axi_bresp;
    wire [SLV_AMT-1:0]    s_axi_bvalid; wire [SLV_AMT-1:0]    s_axi_bready; wire [SLV_AMT*SLV_ID_WIDTH-1:0]  s_axi_arid;
    wire [SLV_AMT*32-1:0] s_axi_araddr; wire [SLV_AMT*8-1:0]  s_axi_arlen;  wire [SLV_AMT*3-1:0]  s_axi_arsize;
    wire [SLV_AMT*2-1:0]  s_axi_arburst; wire [SLV_AMT*3-1:0]  s_axi_arprot; wire [SLV_AMT-1:0]    s_axi_arvalid;
    wire [SLV_AMT-1:0]    s_axi_arlock; wire [SLV_AMT*4-1:0]  s_axi_arcache; wire [SLV_AMT*4-1:0]  s_axi_arqos; wire [SLV_AMT*4-1:0] s_axi_arregion;
    wire [SLV_AMT-1:0]    s_axi_arready; wire [SLV_AMT*SLV_ID_WIDTH-1:0]  s_axi_rid;    wire [SLV_AMT*32-1:0] s_axi_rdata;
    wire [SLV_AMT*2-1:0]  s_axi_rresp;  wire [SLV_AMT-1:0]    s_axi_rlast;  wire [SLV_AMT-1:0]    s_axi_rvalid;
    wire [SLV_AMT-1:0]    s_axi_rready;

    // Từng Slave đơn lẻ
    wire [SLV_ID_WIDTH-1:0] s0_awid; wire [31:0] s0_awaddr; wire [7:0] s0_awlen; wire [2:0] s0_awsize; wire [1:0] s0_awburst; wire [2:0] s0_awprot; wire s0_awvalid; wire s0_awready;
    wire [31:0] s0_wdata; wire [3:0] s0_wstrb; wire s0_wlast; wire s0_wvalid; wire s0_wready;
    wire [SLV_ID_WIDTH-1:0] s0_bid; wire [1:0] s0_bresp; wire s0_bvalid; wire s0_bready;
    wire [SLV_ID_WIDTH-1:0] s0_arid; wire [31:0] s0_araddr; wire [7:0] s0_arlen; wire [2:0] s0_arsize; wire [1:0] s0_arburst; wire [2:0] s0_arprot; wire s0_arvalid; wire s0_arready;
    wire [SLV_ID_WIDTH-1:0] s0_rid; wire [31:0] s0_rdata; wire [1:0] s0_rresp; wire s0_rlast; wire s0_rvalid; wire s0_rready;

    wire [SLV_ID_WIDTH-1:0] s1_awid; wire [31:0] s1_awaddr; wire [7:0] s1_awlen; wire [2:0] s1_awsize; wire [1:0] s1_awburst; wire [2:0] s1_awprot; wire s1_awvalid; wire s1_awready;
    wire [31:0] s1_wdata; wire [3:0] s1_wstrb; wire s1_wlast; wire s1_wvalid; wire s1_wready;
    wire [SLV_ID_WIDTH-1:0] s1_bid; wire [1:0] s1_bresp; wire s1_bvalid; wire s1_bready;
    wire [SLV_ID_WIDTH-1:0] s1_arid; wire [31:0] s1_araddr; wire [7:0] s1_arlen; wire [2:0] s1_arsize; wire [1:0] s1_arburst; wire [2:0] s1_arprot; wire s1_arvalid; wire s1_arready;
    wire [SLV_ID_WIDTH-1:0] s1_rid; wire [31:0] s1_rdata; wire [1:0] s1_rresp; wire s1_rlast; wire s1_rvalid; wire s1_rready;

    wire [SLV_ID_WIDTH-1:0] s2_awid; wire [31:0] s2_awaddr; wire [7:0] s2_awlen; wire [2:0] s2_awsize; wire [1:0] s2_awburst; wire [2:0] s2_awprot; wire s2_awvalid; wire s2_awready;
    wire [31:0] s2_wdata; wire [3:0] s2_wstrb; wire s2_wlast; wire s2_wvalid; wire s2_wready;
    wire [SLV_ID_WIDTH-1:0] s2_bid; wire [1:0] s2_bresp; wire s2_bvalid; wire s2_bready;
    wire [SLV_ID_WIDTH-1:0] s2_arid; wire [31:0] s2_araddr; wire [7:0] s2_arlen; wire [2:0] s2_arsize; wire [1:0] s2_arburst; wire [2:0] s2_arprot; wire s2_arvalid; wire s2_arready;
    wire [SLV_ID_WIDTH-1:0] s2_rid; wire [31:0] s2_rdata; wire [1:0] s2_rresp; wire s2_rlast; wire s2_rvalid; wire s2_rready;

    wire [SLV_ID_WIDTH-1:0] s3_awid; wire [31:0] s3_awaddr; wire [7:0] s3_awlen; wire [2:0] s3_awsize; wire [1:0] s3_awburst; wire [2:0] s3_awprot; wire s3_awvalid; wire s3_awready;
    wire [31:0] s3_wdata; wire [3:0] s3_wstrb; wire s3_wlast; wire s3_wvalid; wire s3_wready;
    wire [SLV_ID_WIDTH-1:0] s3_bid; wire [1:0] s3_bresp; wire s3_bvalid; wire s3_bready;
    wire [SLV_ID_WIDTH-1:0] s3_arid; wire [31:0] s3_araddr; wire [7:0] s3_arlen; wire [2:0] s3_arsize; wire [1:0] s3_arburst; wire [2:0] s3_arprot; wire s3_arvalid; wire s3_arready;
    wire [SLV_ID_WIDTH-1:0] s3_rid; wire [31:0] s3_rdata; wire [1:0] s3_rresp; wire s3_rlast; wire s3_rvalid; wire s3_rready;

    wire [SLV_ID_WIDTH-1:0] s4_awid; wire [31:0] s4_awaddr; wire [7:0] s4_awlen; wire [2:0] s4_awsize; wire [1:0] s4_awburst; wire [2:0] s4_awprot; wire s4_awvalid; wire s4_awready;
    wire [31:0] s4_wdata; wire [3:0] s4_wstrb; wire s4_wlast; wire s4_wvalid; wire s4_wready;
    wire [SLV_ID_WIDTH-1:0] s4_bid; wire [1:0] s4_bresp; wire s4_bvalid; wire s4_bready;
    wire [SLV_ID_WIDTH-1:0] s4_arid; wire [31:0] s4_araddr; wire [7:0] s4_arlen; wire [2:0] s4_arsize; wire [1:0] s4_arburst; wire [2:0] s4_arprot; wire s4_arvalid; wire s4_arready;
    wire [SLV_ID_WIDTH-1:0] s4_rid; wire [31:0] s4_rdata; wire [1:0] s4_rresp; wire s4_rlast; wire s4_rvalid; wire s4_rready;

    wire [SLV_ID_WIDTH-1:0] s5_awid; wire [31:0] s5_awaddr; wire [7:0] s5_awlen; wire [2:0] s5_awsize; wire [1:0] s5_awburst; wire [2:0] s5_awprot; wire s5_awvalid; wire s5_awready;
    wire [31:0] s5_wdata; wire [3:0] s5_wstrb; wire s5_wlast; wire s5_wvalid; wire s5_wready;
    wire [SLV_ID_WIDTH-1:0] s5_bid; wire [1:0] s5_bresp; wire s5_bvalid; wire s5_bready;
    wire [SLV_ID_WIDTH-1:0] s5_arid; wire [31:0] s5_araddr; wire [7:0] s5_arlen; wire [2:0] s5_arsize; wire [1:0] s5_arburst; wire [2:0] s5_arprot; wire s5_arvalid; wire s5_arready;
    wire [SLV_ID_WIDTH-1:0] s5_rid; wire [31:0] s5_rdata; wire [1:0] s5_rresp; wire s5_rlast; wire s5_rvalid; wire s5_rready;

    wire s0_awlock, s1_awlock, s2_awlock, s3_awlock, s4_awlock, s5_awlock;
    wire [3:0] s0_awcache, s1_awcache, s2_awcache, s3_awcache, s4_awcache, s5_awcache;
    wire [3:0] s0_awqos, s1_awqos, s2_awqos, s3_awqos, s4_awqos, s5_awqos;
    wire [3:0] s0_awregion, s1_awregion, s2_awregion, s3_awregion, s4_awregion, s5_awregion;
    wire s0_arlock, s1_arlock, s2_arlock, s3_arlock, s4_arlock, s5_arlock;
    wire [3:0] s0_arcache, s1_arcache, s2_arcache, s3_arcache, s4_arcache, s5_arcache;
    wire [3:0] s0_arqos, s1_arqos, s2_arqos, s3_arqos, s4_arqos, s5_arqos;
    wire [3:0] s0_arregion, s1_arregion, s2_arregion, s3_arregion, s4_arregion, s5_arregion;

      // --- KÊNH WRITE ADDRESS ---
    assign s_axi_awready = {s5_awready, s4_awready, s3_awready, s2_awready, s1_awready, s0_awready};
    assign {s5_awid, s4_awid, s3_awid, s2_awid, s1_awid, s0_awid}       = s_axi_awid;
    assign {s5_awaddr, s4_awaddr, s3_awaddr, s2_awaddr, s1_awaddr, s0_awaddr} = s_axi_awaddr;
    assign {s5_awlen, s4_awlen, s3_awlen, s2_awlen, s1_awlen, s0_awlen}   = s_axi_awlen;
    assign {s5_awsize, s4_awsize, s3_awsize, s2_awsize, s1_awsize, s0_awsize} = s_axi_awsize;
    assign {s5_awburst, s4_awburst, s3_awburst, s2_awburst, s1_awburst, s0_awburst} = s_axi_awburst;
    assign {s5_awlock, s4_awlock, s3_awlock, s2_awlock, s1_awlock, s0_awlock} = s_axi_awlock;
    assign {s5_awcache, s4_awcache, s3_awcache, s2_awcache, s1_awcache, s0_awcache} = s_axi_awcache;
    assign {s5_awprot, s4_awprot, s3_awprot, s2_awprot, s1_awprot, s0_awprot} = s_axi_awprot;
    assign {s5_awqos, s4_awqos, s3_awqos, s2_awqos, s1_awqos, s0_awqos} = s_axi_awqos;
    assign {s5_awregion, s4_awregion, s3_awregion, s2_awregion, s1_awregion, s0_awregion} = s_axi_awregion;
    assign {s5_awvalid, s4_awvalid, s3_awvalid, s2_awvalid, s1_awvalid, s0_awvalid} = s_axi_awvalid;

    // --- KÊNH WRITE DATA ---
    assign s_axi_wready  = {s5_wready, s4_wready, s3_wready, s2_wready, s1_wready, s0_wready};
    assign {s5_wdata, s4_wdata, s3_wdata, s2_wdata, s1_wdata, s0_wdata}   = s_axi_wdata;
    assign {s5_wstrb, s4_wstrb, s3_wstrb, s2_wstrb, s1_wstrb, s0_wstrb}   = s_axi_wstrb;
    assign {s5_wlast, s4_wlast, s3_wlast, s2_wlast, s1_wlast, s0_wlast}   = s_axi_wlast;
    assign {s5_wvalid, s4_wvalid, s3_wvalid, s2_wvalid, s1_wvalid, s0_wvalid} = s_axi_wvalid;

    // --- KÊNH WRITE RESPONSE ---
    assign {s5_bready, s4_bready, s3_bready, s2_bready, s1_bready, s0_bready} = s_axi_bready;
    assign s_axi_bid     = {s5_bid, s4_bid, s3_bid, s2_bid, s1_bid, s0_bid};
    assign s_axi_bresp   = {s5_bresp, s4_bresp, s3_bresp, s2_bresp, s1_bresp, s0_bresp};
    assign s_axi_bvalid  = {s5_bvalid, s4_bvalid, s3_bvalid, s2_bvalid, s1_bvalid, s0_bvalid};

    // --- KÊNH READ ADDRESS ---
    assign s_axi_arready = {s5_arready, s4_arready, s3_arready, s2_arready, s1_arready, s0_arready};
    assign {s5_arid, s4_arid, s3_arid, s2_arid, s1_arid, s0_arid}       = s_axi_arid;
    assign {s5_araddr, s4_araddr, s3_araddr, s2_araddr, s1_araddr, s0_araddr} = s_axi_araddr;
    assign {s5_arlen, s4_arlen, s3_arlen, s2_arlen, s1_arlen, s0_arlen}   = s_axi_arlen;
    assign {s5_arsize, s4_arsize, s3_arsize, s2_arsize, s1_arsize, s0_arsize} = s_axi_arsize;
    assign {s5_arburst, s4_arburst, s3_arburst, s2_arburst, s1_arburst, s0_arburst} = s_axi_arburst;
    assign {s5_arlock, s4_arlock, s3_arlock, s2_arlock, s1_arlock, s0_arlock} = s_axi_arlock;
    assign {s5_arcache, s4_arcache, s3_arcache, s2_arcache, s1_arcache, s0_arcache} = s_axi_arcache;
    assign {s5_arprot, s4_arprot, s3_arprot, s2_arprot, s1_arprot, s0_arprot} = s_axi_arprot;
    assign {s5_arqos, s4_arqos, s3_arqos, s2_arqos, s1_arqos, s0_arqos} = s_axi_arqos;
    assign {s5_arregion, s4_arregion, s3_arregion, s2_arregion, s1_arregion, s0_arregion} = s_axi_arregion;
    assign {s5_arvalid, s4_arvalid, s3_arvalid, s2_arvalid, s1_arvalid, s0_arvalid} = s_axi_arvalid;

    // --- KÊNH READ DATA ---
    assign {s5_rready, s4_rready, s3_rready, s2_rready, s1_rready, s0_rready} = s_axi_rready;
    assign s_axi_rid     = {s5_rid, s4_rid, s3_rid, s2_rid, s1_rid, s0_rid};
    assign s_axi_rdata   = {s5_rdata, s4_rdata, s3_rdata, s2_rdata, s1_rdata, s0_rdata};
    assign s_axi_rresp   = {s5_rresp, s4_rresp, s3_rresp, s2_rresp, s1_rresp, s0_rresp};
    assign s_axi_rlast   = {s5_rlast, s4_rlast, s3_rlast, s2_rlast, s1_rlast, s0_rlast};
    assign s_axi_rvalid  = {s5_rvalid, s4_rvalid, s3_rvalid, s2_rvalid, s1_rvalid, s0_rvalid};
    // =========================================================================
    // 6. INSTANTIATE CÁC MASTER MODULES
    // =========================================================================    
// --- KHAI BÁO DÂY LÕI (CHẠY clk_cpu 400MHz) ---
    wire [4:0]  ic_arid;    wire [31:0] ic_araddr;  wire [7:0]  ic_arlen;   
    wire [2:0]  ic_arsize;  wire [1:0]  ic_arburst; wire [2:0]  ic_arprot;  
    wire        ic_arvalid; wire        ic_arready; wire [4:0]  ic_rid;     
    wire [31:0] ic_rdata;   wire [1:0]  ic_rresp;   wire        ic_rlast;   
    wire        ic_rvalid;  wire        ic_rready;

    // --- M0. ICACHE ---
<<<<<<< HEAD
    wire ic_uncache_en = (cpu_inst_addr >= 32'h4000_0000 && cpu_inst_addr <= 32'h47FF_FFFF);
    instruction_cache #(
        .C_CACHE_SIZE (32768),   // 32 KiB
        .C_BLOCK_SIZE (16),
        .C_WAYS       (2)
    ) u_icache (
=======
    // =========================================================================
    // PMA - vung KHONG duoc cache
    //
    // Ban cu chi liet ke cua so APB:
    //     (addr >= 32'h4000_0000 && addr <= 32'h47FF_FFFF)
    // va BO SOT CLINT o 0x0200_0000. Hau qua tren D-cache la mot loi chan boot:
    //
    //   D-cache la write-through nen GHI mtimecmp van toi noi. Nhung DOC `mtime`
    //   thi HIT cache va tra ve gia tri cu VINH VIEN (mtime la bo dem chay lien
    //   tuc trong CLINT, khong ai lam dong cache line do dirty hay invalid).
    //   Moi vong `while (mtime < deadline)` khong bao gio thoat; toan bo
    //   timekeeping va tick cua RTOS chet.
    //
    // Cac cua so con lai deu DUOC cache va dung nhu vay: ROM 0x0001_0000, SRAM
    // 0x2000_0000, QSPI flash 0x3000_0000, SDRAM 0x8000_0000.
    //
    // Viet bang mat na bit thay vi so sanh >= / <= : re hon ve dien tich va khop
    // 1:1 voi SLV_BASE_ADDR / SLV_ADDR_MASK cua axi_interconnect ben duoi, nen
    // hai bang dia chi khong the lech nhau ma khong ai thay.
    //
    //   0x4000_0000 mask 0xF800_0000 -> cua so APB   (slave 4, 128 MB)
    //   0x0200_0000 mask 0xFFFF_0000 -> CLINT        (slave 5, 64 KB)
    // =========================================================================
    `define SOC_IS_UNCACHED(a) ( ((a) & 32'hF800_0000) == 32'h4000_0000 || \
                                 ((a) & 32'hFFFF_0000) == 32'h0200_0000 )

    wire ic_uncache_en = `SOC_IS_UNCACHED(cpu_inst_addr);
    instruction_cache u_icache (
>>>>>>> c5b8921ce3aaa314b1f2dff37d2ef4ea0934d092
        .clk             (clk_cpu),              // clk_cpu (400MHz)
        .rst_n           (reset_core_n_sync),
        .cpu_read_req    (cpu_inst_req),
        .cpu_addr        (cpu_inst_addr),
        .uncache_en_i    (ic_uncache_en),
        .cpu_read_data   (cpu_inst_data),
        .icache_hit      (cpu_inst_hit),
        .icache_stall    (cpu_inst_stall),
        
        // Nối vào dây lõi ICache (400MHz)
        .m_axi_awready   (1'b0),      .m_axi_wready  (1'b0),
        .m_axi_bid       (5'b0),      .m_axi_bresp   (2'b00),     .m_axi_bvalid  (1'b0),
        .m_axi_arid      (ic_arid),   .m_axi_araddr  (ic_araddr), .m_axi_arlen   (ic_arlen),
        .m_axi_arsize    (ic_arsize), .m_axi_arburst (ic_arburst),.m_axi_arprot  (ic_arprot), .m_axi_arvalid (ic_arvalid),
        .m_axi_arready   (ic_arready),.m_axi_rdata   (ic_rdata),  .m_axi_rresp   (ic_rresp),
        .m_axi_rid       (ic_rid),    .m_axi_rlast   (ic_rlast),  .m_axi_rvalid  (ic_rvalid), .m_axi_rready  (ic_rready)
    );

    // --- CẦU NỐI ICACHE (400MHz) -> AXI INTERCONNECT M0 (200MHz) ---
    axi_async_bridge u_ic_axi_bridge (
        .s_clk(clk_cpu), .s_rst_n(reset_core_n_sync),
        
        // Kênh Write Slave: Ép cứng bằng 0 vì ICache không bao giờ ghi
        .s_axi_awid(5'b0), .s_axi_awaddr(32'b0), .s_axi_awlen(8'b0), .s_axi_awsize(3'b0), .s_axi_awburst(2'b0), .s_axi_awprot(3'b0), .s_axi_awvalid(1'b0), .s_axi_awready(),
        .s_axi_wdata(32'b0), .s_axi_wstrb(4'b0), .s_axi_wlast(1'b0), .s_axi_wvalid(1'b0), .s_axi_wready(),
        .s_axi_bid(), .s_axi_bresp(), .s_axi_bvalid(), .s_axi_bready(1'b1),
        
        // Kênh Read Slave: Nhận từ ICache
        .s_axi_arid(ic_arid), .s_axi_araddr(ic_araddr), .s_axi_arlen(ic_arlen), .s_axi_arsize(ic_arsize), .s_axi_arburst(ic_arburst), .s_axi_arprot(ic_arprot), .s_axi_arvalid(ic_arvalid), .s_axi_arready(ic_arready),
        .s_axi_rid(ic_rid), .s_axi_rdata(ic_rdata), .s_axi_rresp(ic_rresp), .s_axi_rlast(ic_rlast), .s_axi_rvalid(ic_rvalid), .s_axi_rready(ic_rready),
        
        .m_clk(clk_axi), .m_rst_n(reset_axi_n_sync),
        // Nối ra dây m0* (200MHz) đi vào AXI Interconnect
        .m_axi_awid(m0_awid), .m_axi_awaddr(m0_awaddr), .m_axi_awlen(m0_awlen), .m_axi_awsize(m0_awsize), .m_axi_awburst(m0_awburst), .m_axi_awprot(m0_awprot), .m_axi_awvalid(m0_awvalid), .m_axi_awready(m0_awready),
        .m_axi_wdata(m0_wdata), .m_axi_wstrb(m0_wstrb), .m_axi_wlast(m0_wlast), .m_axi_wvalid(m0_wvalid), .m_axi_wready(m0_wready),
        .m_axi_bid(m0_bid), .m_axi_bresp(m0_bresp), .m_axi_bvalid(m0_bvalid), .m_axi_bready(m0_bready),
        .m_axi_arid(m0_arid), .m_axi_araddr(m0_araddr), .m_axi_arlen(m0_arlen), .m_axi_arsize(m0_arsize), .m_axi_arburst(m0_arburst), .m_axi_arprot(m0_arprot), .m_axi_arvalid(m0_arvalid), .m_axi_arready(m0_arready),
        .m_axi_rid(m0_rid), .m_axi_rdata(m0_rdata), .m_axi_rresp(m0_rresp), .m_axi_rlast(m0_rlast), .m_axi_rvalid(m0_rvalid), .m_axi_rready(m0_rready)
    );

    // --- KHAI BÁO DÂY LÕI DCACHE (CHẠY clk_cpu 400MHz) ---
    wire [4:0]  dc_awid;    wire [31:0] dc_awaddr;  wire [7:0]  dc_awlen;   wire [2:0]  dc_awsize;  wire [1:0]  dc_awburst; wire [2:0]  dc_awprot;  wire dc_awvalid; wire dc_awready;
    wire [31:0] dc_wdata;   wire [3:0]  dc_wstrb;   wire        dc_wlast;   wire        dc_wvalid;  wire dc_wready;
    wire [4:0]  dc_bid;     wire [1:0]  dc_bresp;   wire        dc_bvalid;  wire        dc_bready;
    wire [4:0]  dc_arid;    wire [31:0] dc_araddr;  wire [7:0]  dc_arlen;   wire [2:0]  dc_arsize;  wire [1:0]  dc_arburst; wire [2:0]  dc_arprot;  wire dc_arvalid; wire dc_arready;
    wire [4:0]  dc_rid;     wire [31:0] dc_rdata;   wire [1:0]  dc_rresp;   wire        dc_rlast;   wire dc_rvalid; wire dc_rready;

    // --- M1. DCACHE ---
<<<<<<< HEAD
    wire dc_uncache_en = (cpu_data_addr >= 32'h4000_0000 && cpu_data_addr <= 32'h47FF_FFFF);
    data_cache #(
        .C_CACHE_SIZE (32768),   // 32 KiB
        .C_BLOCK_SIZE (16),
        .C_WAYS       (4)
    ) u_dcache (
=======
    // Cung mot dinh nghia PMA voi I-cache - xem ghi chu o `SOC_IS_UNCACHED tren.
    // Day la duong QUAN TRONG: thieu CLINT o day thi `mtime` bi cache va chet.
    wire dc_uncache_en = `SOC_IS_UNCACHED(cpu_data_addr);
    data_cache u_dcache (
>>>>>>> c5b8921ce3aaa314b1f2dff37d2ef4ea0934d092
        .clk             (clk_cpu),              // clk_cpu (400MHz)
        .rst_n           (reset_core_n_sync),
        .cpu_read_req    (cpu_data_rd_req),
        .cpu_write_req   (cpu_data_wr_req),
        .cpu_addr        (cpu_data_addr),
        .cpu_write_data  (cpu_data_wdata),
        .mem_unsigned    (cpu_data_unsigned),
        .mem_size        (cpu_data_size),
        .uncache_en_i    (dc_uncache_en),
        .cpu_read_data   (cpu_data_rdata),
        .dcache_hit      (cpu_data_hit),
        .dcache_stall    (cpu_data_stall),
        
        // Nối vào dây lõi DCache (400MHz)
        .m_axi_awid      (dc_awid),   .m_axi_awaddr  (dc_awaddr), .m_axi_awlen   (dc_awlen),
        .m_axi_awsize    (dc_awsize), .m_axi_awburst (dc_awburst),.m_axi_awprot  (dc_awprot),
        .m_axi_awvalid   (dc_awvalid), .m_axi_awready (dc_awready),
        .m_axi_wdata     (dc_wdata),  .m_axi_wstrb   (dc_wstrb),  .m_axi_wlast   (dc_wlast),  .m_axi_wvalid  (dc_wvalid), .m_axi_wready (dc_wready),
        .m_axi_bid       (dc_bid),    .m_axi_bresp   (dc_bresp),  .m_axi_bvalid  (dc_bvalid), .m_axi_bready  (dc_bready),
        .m_axi_arid      (dc_arid),   .m_axi_araddr  (dc_araddr), .m_axi_arlen   (dc_arlen),
        .m_axi_arsize    (dc_arsize), .m_axi_arburst (dc_arburst),.m_axi_arprot  (dc_arprot),
        .m_axi_arvalid   (dc_arvalid), .m_axi_arready (dc_arready),
        .m_axi_rid       (dc_rid),    .m_axi_rdata   (dc_rdata),  .m_axi_rresp   (dc_rresp),  .m_axi_rlast   (dc_rlast),  .m_axi_rvalid  (dc_rvalid), .m_axi_rready (dc_rready)
    );

    // --- CẦU NỐI DCACHE (400MHz) -> AXI INTERCONNECT M1 (200MHz) ---
    axi_async_bridge u_dc_axi_bridge (
        .s_clk(clk_cpu), .s_rst_n(reset_core_n_sync),
        .s_axi_awid(dc_awid), .s_axi_awaddr(dc_awaddr), .s_axi_awlen(dc_awlen), .s_axi_awsize(dc_awsize), .s_axi_awburst(dc_awburst), .s_axi_awprot(dc_awprot), .s_axi_awvalid(dc_awvalid), .s_axi_awready(dc_awready),
        .s_axi_wdata(dc_wdata), .s_axi_wstrb(dc_wstrb), .s_axi_wlast(dc_wlast), .s_axi_wvalid(dc_wvalid), .s_axi_wready(dc_wready),
        .s_axi_bid(dc_bid), .s_axi_bresp(dc_bresp), .s_axi_bvalid(dc_bvalid), .s_axi_bready(dc_bready),
        .s_axi_arid(dc_arid), .s_axi_araddr(dc_araddr), .s_axi_arlen(dc_arlen), .s_axi_arsize(dc_arsize), .s_axi_arburst(dc_arburst), .s_axi_arprot(dc_arprot), .s_axi_arvalid(dc_arvalid), .s_axi_arready(dc_arready),
        .s_axi_rid(dc_rid), .s_axi_rdata(dc_rdata), .s_axi_rresp(dc_rresp), .s_axi_rlast(dc_rlast), .s_axi_rvalid(dc_rvalid), .s_axi_rready(dc_rready),
        
        .m_clk(clk_axi), .m_rst_n(reset_axi_n_sync),
        // Nối ra dây m1_* (200MHz) đi vào AXI Interconnect
        .m_axi_awid(m1_awid), .m_axi_awaddr(m1_awaddr), .m_axi_awlen(m1_awlen), .m_axi_awsize(m1_awsize), .m_axi_awburst(m1_awburst), .m_axi_awprot(m1_awprot), .m_axi_awvalid(m1_awvalid), .m_axi_awready(m1_awready),
        .m_axi_wdata(m1_wdata), .m_axi_wstrb(m1_wstrb), .m_axi_wlast(m1_wlast), .m_axi_wvalid(m1_wvalid), .m_axi_wready(m1_wready),
        .m_axi_bid(m1_bid), .m_axi_bresp(m1_bresp), .m_axi_bvalid(m1_bvalid), .m_axi_bready(m1_bready),
        .m_axi_arid(m1_arid), .m_axi_araddr(m1_araddr), .m_axi_arlen(m1_arlen), .m_axi_arsize(m1_arsize), .m_axi_arburst(m1_arburst), .m_axi_arprot(m1_arprot), .m_axi_arvalid(m1_arvalid), .m_axi_arready(m1_arready),
        .m_axi_rid(m1_rid), .m_axi_rdata(m1_rdata), .m_axi_rresp(m1_rresp), .m_axi_rlast(m1_rlast), .m_axi_rvalid(m1_rvalid), .m_axi_rready(m1_rready)
    );

    // M2: Debug Module (JTAG + DTM AXI Master)
    wire dmi_req_valid, dmi_resp_valid, dmi_resp_ready;
    wire [6:0] dmi_req_addr; wire [31:0] dmi_req_data, dmi_resp_data; wire [1:0] dmi_req_op, dmi_resp_op;

    rv_jtag_dtm u_jtag_dtm (
        .tck(tck), .trst_n(trst_n), .tms(tms), .tdi(tdi), .tdo(tdo),
        .dmi_req_valid(dmi_req_valid), .dmi_req_addr(dmi_req_addr), .dmi_req_data(dmi_req_data), .dmi_req_op(dmi_req_op),
        .dmi_resp_ready(dmi_resp_ready), .dmi_resp_valid(dmi_resp_valid), .dmi_resp_data(dmi_resp_data), .dmi_resp_op(dmi_resp_op)
    );

    wire sba_req, sba_ack;
    wire [1:0] sba_op, sba_size, sba_resp;
    wire [31:0] sba_addr, sba_wdata, sba_rdata;

    rv_debug_module_sba u_debug_module (
        .clk_sys            (clk_dbg), // Dùng clk_dbg (gated clk_axi)
        // Dac ta RISC-V Debug: ndmreset reset "moi thu TRU Debug Module". Truoc
        // day DM dung reset_axi_n_sync - tuc chinh no bi reset boi ndmreset ma no
        // phat ra, nen dmcontrol tu xoa giua chung va `reset halt` cua OpenOCD
        // khong bao gio hoan tat. reset_dbg_n_sync chi chua rst_n va watchdog.
        //
        // Luu y: dtm_axi_master ben duoi VAN dung reset_axi_n_sync - no la mot AXI
        // master, phai reset cung bus de khong bo lai giao dich do dang. An toan
        // vi OpenOCD phat ndmreset bang mot lenh DMI rieng, khong nam giua mot
        // burst SBA.
        .rst_sys_n          (reset_dbg_n_sync),
        .dmi_req_valid      (dmi_req_valid), .dmi_req_addr(dmi_req_addr), .dmi_req_data(dmi_req_data), .dmi_req_op(dmi_req_op),
        .dmi_resp_ready     (dmi_resp_ready), .dmi_resp_valid(dmi_resp_valid), .dmi_resp_data(dmi_resp_data), .dmi_resp_op(dmi_resp_op),
        .axi_req            (sba_req), .axi_op(sba_op), .axi_size(sba_size), .axi_addr(sba_addr), .axi_wdata(sba_wdata), .axi_ack(sba_ack), .axi_rdata(sba_rdata), .axi_resp(sba_resp),
        .cpu_halt_req       (dbg_halt_req_raw), .cpu_resume_req (dbg_resume_req_raw), .cpu_halted (dbg_halted_sync),
        .cpu_reg_read_addr  (dbg_reg_read_addr), .cpu_reg_read_data(dbg_reg_read_data), .cpu_reg_write_en(dbg_reg_write_en_raw), .cpu_reg_write_addr(dbg_reg_write_addr), .cpu_reg_write_data(dbg_reg_write_data),
        .ndmreset_req       (ndmreset_req)
    );

    dtm_axi_master u_dtm_axi (
        .clk_sys         (clk_dbg), // Dùng clk_dbg
        .rst_sys_n       (reset_axi_n_sync),
        .i_req           (sba_req), .i_op(sba_op), .i_size(sba_size), .i_addr(sba_addr), .i_wdata(sba_wdata), .o_ack(sba_ack), .o_resp(sba_resp), .o_rdata(sba_rdata),
        .m_axi_awid      (m2_awid), .m_axi_awaddr(m2_awaddr), .m_axi_awlen(m2_awlen), .m_axi_awsize(m2_awsize), .m_axi_awburst(m2_awburst), .m_axi_awlock(m2_awlock_unused), .m_axi_awcache(m2_awcache_unused), .m_axi_awprot(m2_awprot), .m_axi_awqos(m2_awqos_unused), .m_axi_awregion(m2_awregion_unused), .m_axi_awvalid(m2_awvalid), .m_axi_awready(m2_awready),
        .m_axi_wdata     (m2_wdata), .m_axi_wstrb(m2_wstrb), .m_axi_wlast(m2_wlast), .m_axi_wvalid(m2_wvalid), .m_axi_wready(m2_wready),
        .m_axi_bid       (m2_bid), .m_axi_bresp(m2_bresp), .m_axi_bvalid(m2_bvalid), .m_axi_bready(m2_bready),
        .m_axi_arid      (m2_arid), .m_axi_araddr(m2_araddr), .m_axi_arlen(m2_arlen), .m_axi_arsize(m2_arsize), .m_axi_arburst(m2_arburst), .m_axi_arlock(m2_arlock_unused), .m_axi_arcache(m2_arcache_unused), .m_axi_arprot(m2_arprot), .m_axi_arqos(m2_arqos_unused), .m_axi_arregion(m2_arregion_unused), .m_axi_arvalid(m2_arvalid), .m_axi_arready(m2_arready),
        .m_axi_rid       (m2_rid), .m_axi_rdata(m2_rdata), .m_axi_rresp(m2_rresp), .m_axi_rlast(m2_rlast), .m_axi_rvalid(m2_rvalid), .m_axi_rready(m2_rready)
    );

    // =========================================================================
    // 7. AXI INTERCONNECT
    // =========================================================================
    axi_interconnect #(
        .MST_AMT(MST_AMT), .SLV_AMT(SLV_AMT),
        .OUTSTANDING_AMT(AXI_OUTSTANDING_AMT),
        .TRANS_MST_ID_W(MST_ID_WIDTH), .ROB_TAG_W(ROB_TAG_WIDTH), .ROB_ID_WIDTH(ROB_ID_WIDTH), .TRANS_SLV_ID_W(SLV_ID_WIDTH),
        .MST_WEIGHT (128'h00000005_00000004_00000003_00000001),
        .SLV_BASE_ADDR (192'h0200_0000_4000_0000_8000_0000_3000_0000_2000_0000_0001_0000),
        .SLV_ADDR_MASK (192'hFFFF_0000_F800_0000_FC00_0000_FF00_0000_FFFC_0000_FFFF_0000)
    ) u_axi_interconnect (
        .ACLK_i          (clk_axi), // AXI Bus chạy clk_axi (luôn sống)
        .ARESETn_i       (reset_axi_n_sync),
        .m_AWID_i(m_axi_awid), .m_AWADDR_i(m_axi_awaddr), .m_AWBURST_i(m_axi_awburst), .m_AWLEN_i(m_axi_awlen), .m_AWSIZE_i(m_axi_awsize), .m_AWLOCK_i({MST_AMT{1'b0}}), .m_AWCACHE_i({MST_AMT{4'b0011}}), .m_AWPROT_i(m_axi_awprot), .m_AWQOS_i({MST_AMT{4'b0000}}), .m_AWREGION_i({MST_AMT{4'b0000}}), .m_AWVALID_i(m_axi_awvalid), .m_AWREADY_o(m_axi_awready),
        .m_WDATA_i(m_axi_wdata), .m_WSTRB_i(m_axi_wstrb), .m_WLAST_i(m_axi_wlast), .m_WVALID_i(m_axi_wvalid), .m_WREADY_o(m_axi_wready),
        .m_BID_o(m_axi_bid), .m_BRESP_o(m_axi_bresp), .m_BVALID_o(m_axi_bvalid), .m_BREADY_i(m_axi_bready),
        .m_ARID_i(m_axi_arid), .m_ARADDR_i(m_axi_araddr), .m_ARBURST_i(m_axi_arburst), .m_ARLEN_i(m_axi_arlen), .m_ARSIZE_i(m_axi_arsize), .m_ARLOCK_i({MST_AMT{1'b0}}), .m_ARCACHE_i({MST_AMT{4'b0011}}), .m_ARPROT_i(m_axi_arprot), .m_ARQOS_i({MST_AMT{4'b0000}}), .m_ARREGION_i({MST_AMT{4'b0000}}), .m_ARVALID_i(m_axi_arvalid), .m_ARREADY_o(m_axi_arready),
        .m_RID_o(m_axi_rid), .m_RDATA_o(m_axi_rdata), .m_RRESP_o(m_axi_rresp), .m_RLAST_o(m_axi_rlast), .m_RVALID_o(m_axi_rvalid), .m_RREADY_i(m_axi_rready),
        .s_AWID_o(s_axi_awid), .s_AWADDR_o(s_axi_awaddr), .s_AWBURST_o(s_axi_awburst), .s_AWLEN_o(s_axi_awlen), .s_AWSIZE_o(s_axi_awsize), .s_AWLOCK_o(s_axi_awlock), .s_AWCACHE_o(s_axi_awcache), .s_AWPROT_o(s_axi_awprot), .s_AWQOS_o(s_axi_awqos), .s_AWREGION_o(s_axi_awregion), .s_AWVALID_o(s_axi_awvalid), .s_AWREADY_i(s_axi_awready),
        .s_WDATA_o(s_axi_wdata), .s_WSTRB_o(s_axi_wstrb), .s_WLAST_o(s_axi_wlast), .s_WVALID_o(s_axi_wvalid), .s_WREADY_i(s_axi_wready),
        .s_BID_i(s_axi_bid), .s_BRESP_i(s_axi_bresp), .s_BVALID_i(s_axi_bvalid), .s_BREADY_o(s_axi_bready),
        .s_ARID_o(s_axi_arid), .s_ARADDR_o(s_axi_araddr), .s_ARBURST_o(s_axi_arburst), .s_ARLEN_o(s_axi_arlen), .s_ARSIZE_o(s_axi_arsize), .s_ARLOCK_o(s_axi_arlock), .s_ARCACHE_o(s_axi_arcache), .s_ARPROT_o(s_axi_arprot), .s_ARQOS_o(s_axi_arqos), .s_ARREGION_o(s_axi_arregion), .s_ARVALID_o(s_axi_arvalid), .s_ARREADY_i(s_axi_arready),
        .s_RID_i(s_axi_rid), .s_RDATA_i(s_axi_rdata), .s_RRESP_i(s_axi_rresp), .s_RLAST_i(s_axi_rlast), .s_RVALID_i(s_axi_rvalid), .s_RREADY_o(s_axi_rready)
    );

    // =========================================================================
    // 8. KHỞI TẠO CÁC AXI SLAVES
    // =========================================================================
    axi_rom #(
        .ID_WIDTH(SLV_ID_WIDTH),
        .ADDR_MASK(32'h0000_FFFF),
        .MEM_DEPTH(16384),
        // genus.tcl always changes directory to mcu/genus before elaborate.
        .INIT_FILE("rtl/memory/boot.mem")
    ) u_axi_rom (
        .clk(clk_axi), .rst_n(reset_axi_n_sync),
        .s_axi_awid(s0_awid), .s_axi_awaddr(s0_awaddr), .s_axi_awlen(s0_awlen), .s_axi_awsize(s0_awsize), .s_axi_awburst(s0_awburst), .s_axi_awlock(s0_awlock), .s_axi_awcache(s0_awcache), .s_axi_awprot(s0_awprot), .s_axi_awqos(s0_awqos), .s_axi_awregion(s0_awregion), .s_axi_awvalid(s0_awvalid), .s_axi_awready(s0_awready),
        .s_axi_wdata(s0_wdata), .s_axi_wstrb(s0_wstrb), .s_axi_wlast(s0_wlast), .s_axi_wvalid(s0_wvalid), .s_axi_wready(s0_wready),
        .s_axi_bid(s0_bid), .s_axi_bresp(s0_bresp), .s_axi_bvalid(s0_bvalid), .s_axi_bready(s0_bready),
        .s_axi_arid(s0_arid), .s_axi_araddr(s0_araddr), .s_axi_arlen(s0_arlen), .s_axi_arsize(s0_arsize), .s_axi_arburst(s0_arburst), .s_axi_arlock(s0_arlock), .s_axi_arcache(s0_arcache), .s_axi_arprot(s0_arprot), .s_axi_arqos(s0_arqos), .s_axi_arregion(s0_arregion), .s_axi_arvalid(s0_arvalid), .s_axi_arready(s0_arready),
        .s_axi_rid(s0_rid), .s_axi_rdata(s0_rdata), .s_axi_rresp(s0_rresp), .s_axi_rlast(s0_rlast), .s_axi_rvalid(s0_rvalid), .s_axi_rready(s0_rready)
    );

    axi_ram #(
        .ID_WIDTH(SLV_ID_WIDTH),
        .ADDR_MASK(32'h0003_FFFF),
        .MEM_DEPTH(65536)
    ) u_axi_ram (
        .clk(clk_axi), .rst_n(reset_axi_n_sync),
        .s_axi_awid(s1_awid), .s_axi_awaddr(s1_awaddr), .s_axi_awlen(s1_awlen), .s_axi_awsize(s1_awsize), .s_axi_awburst(s1_awburst), .s_axi_awlock(s1_awlock), .s_axi_awcache(s1_awcache), .s_axi_awprot(s1_awprot), .s_axi_awqos(s1_awqos), .s_axi_awregion(s1_awregion), .s_axi_awvalid(s1_awvalid), .s_axi_awready(s1_awready),
        .s_axi_wdata(s1_wdata), .s_axi_wstrb(s1_wstrb), .s_axi_wlast(s1_wlast), .s_axi_wvalid(s1_wvalid), .s_axi_wready(s1_wready),
        .s_axi_bid(s1_bid), .s_axi_bresp(s1_bresp), .s_axi_bvalid(s1_bvalid), .s_axi_bready(s1_bready),
        .s_axi_arid(s1_arid), .s_axi_araddr(s1_araddr), .s_axi_arlen(s1_arlen), .s_axi_arsize(s1_arsize), .s_axi_arburst(s1_arburst), .s_axi_arlock(s1_arlock), .s_axi_arcache(s1_arcache), .s_axi_arprot(s1_arprot), .s_axi_arqos(s1_arqos), .s_axi_arregion(s1_arregion), .s_axi_arvalid(s1_arvalid), .s_axi_arready(s1_arready),
        .s_axi_rid(s1_rid), .s_axi_rdata(s1_rdata), .s_axi_rresp(s1_rresp), .s_axi_rlast(s1_rlast), .s_axi_rvalid(s1_rvalid), .s_axi_rready(s1_rready)
    );

    axi_spi_flash #(
        .ID_WIDTH(SLV_ID_WIDTH)
    ) u_axi_flash (
        .clk(clk_axi), .rst_n(reset_axi_n_sync),
        
        // Giao diện Quad SPI vật lý
        .spi_clk_o  (flash_sck), 
        .spi_cs_n_o (flash_cs_n), 
        .spi_io0_o  (flash_io_o[0]), .spi_io0_i  (flash_io_i[0]), .spi_io0_oe (flash_io_oe[0]),
        .spi_io1_o  (flash_io_o[1]), .spi_io1_i  (flash_io_i[1]), .spi_io1_oe (flash_io_oe[1]),
        .spi_io2_o  (flash_io_o[2]), .spi_io2_i  (flash_io_i[2]), .spi_io2_oe (flash_io_oe[2]),
        .spi_io3_o  (flash_io_o[3]), .spi_io3_i  (flash_io_i[3]), .spi_io3_oe (flash_io_oe[3]),

        // Các kênh AXI giữ nguyên
        .s_axi_arid   (s2_arid),    .s_axi_araddr (s2_araddr), 
        .s_axi_arlen  (s2_arlen),   .s_axi_arsize (s2_arsize), 
        .s_axi_arburst(s2_arburst), .s_axi_arvalid(s2_arvalid), 
        .s_axi_arready(s2_arready),
        .s_axi_rid    (s2_rid),     .s_axi_rdata  (s2_rdata), 
        .s_axi_rresp  (s2_rresp),   .s_axi_rlast  (s2_rlast), 
        .s_axi_rvalid (s2_rvalid),  .s_axi_rready (s2_rready),
        
        // Cắm cứng kênh Ghi bằng 0 vì module bạn chặn kênh Ghi rồi (Hoặc nối vào s2_*)
        .s_axi_awid(s2_awid), .s_axi_awaddr(s2_awaddr), .s_axi_awlen(s2_awlen), .s_axi_awsize(s2_awsize), .s_axi_awburst(s2_awburst), .s_axi_awvalid(s2_awvalid), .s_axi_awready(s2_awready),
        .s_axi_wdata(s2_wdata), .s_axi_wstrb(s2_wstrb), .s_axi_wlast(s2_wlast), .s_axi_wvalid(s2_wvalid), .s_axi_wready(s2_wready),
        .s_axi_bid(s2_bid), .s_axi_bresp(s2_bresp), .s_axi_bvalid(s2_bvalid), .s_axi_bready(s2_bready)
    );

    axi_sdram_controller #(
        .ID_WIDTH(SLV_ID_WIDTH),
        .SDRAM_DATA_WIDTH(16)
    ) u_axi_sdram (
        .clk(clk_axi), .rst_n(reset_axi_n_sync),
        .sdram_clk(), .sdram_cke(sdram_cke), .sdram_cs_n(sdram_cs_n), .sdram_ras_n(sdram_ras_n),
        .sdram_cas_n(sdram_cas_n), .sdram_we_n(sdram_we_n), .sdram_ba(sdram_ba), .sdram_addr(sdram_addr),
        .sdram_dqm(sdram_dqm), .sdram_dq_i(sdram_dq_i), .sdram_dq_o(sdram_dq_o), .sdram_dq_oe(sdram_dq_oe),
        .s_axi_awid(s3_awid), .s_axi_awaddr(s3_awaddr), .s_axi_awlen(s3_awlen), .s_axi_awsize(s3_awsize), .s_axi_awburst(s3_awburst), .s_axi_awvalid(s3_awvalid), .s_axi_awready(s3_awready),
        .s_axi_wdata(s3_wdata), .s_axi_wstrb(s3_wstrb), .s_axi_wlast(s3_wlast), .s_axi_wvalid(s3_wvalid), .s_axi_wready(s3_wready),
        .s_axi_bid(s3_bid), .s_axi_bresp(s3_bresp), .s_axi_bvalid(s3_bvalid), .s_axi_bready(s3_bready),
        .s_axi_arid(s3_arid), .s_axi_araddr(s3_araddr), .s_axi_arlen(s3_arlen), .s_axi_arsize(s3_arsize), .s_axi_arburst(s3_arburst), .s_axi_arvalid(s3_arvalid), .s_axi_arready(s3_arready),
        .s_axi_rid(s3_rid), .s_axi_rdata(s3_rdata), .s_axi_rresp(s3_rresp), .s_axi_rlast(s3_rlast), .s_axi_rvalid(s3_rvalid), .s_axi_rready(s3_rready)
    );

    wire [31:0] apb_paddr, apb_pwdata, apb_prdata; wire [3:0] apb_pstrb; wire [2:0] apb_pprot;
    wire apb_psel, apb_penable, apb_pwrite, apb_pready, apb_pslverr;
    axi_to_apb_bridge #(
        .ID_WIDTH(SLV_ID_WIDTH)
    ) u_axi_to_apb (
        .clk_axi(clk_axi), .clk_apb(clk_apb), .rst_axi_n(reset_axi_n_sync), .rst_apb_n(reset_apb_n_sync),
        .s_axi_awid(s4_awid), .s_axi_awaddr(s4_awaddr), .s_axi_awlen(s4_awlen), .s_axi_awsize(s4_awsize), .s_axi_awburst(s4_awburst), .s_axi_awprot(s4_awprot), .s_axi_awvalid(s4_awvalid), .s_axi_awready(s4_awready),
        .s_axi_wdata(s4_wdata), .s_axi_wstrb(s4_wstrb), .s_axi_wlast(s4_wlast), .s_axi_wvalid(s4_wvalid), .s_axi_wready(s4_wready),
        .s_axi_bid(s4_bid), .s_axi_bresp(s4_bresp), .s_axi_bvalid(s4_bvalid), .s_axi_bready(s4_bready),
        .s_axi_arid(s4_arid), .s_axi_araddr(s4_araddr), .s_axi_arlen(s4_arlen), .s_axi_arsize(s4_arsize), .s_axi_arburst(s4_arburst), .s_axi_arprot(s4_arprot), .s_axi_arvalid(s4_arvalid), .s_axi_arready(s4_arready),
        .s_axi_rid(s4_rid), .s_axi_rdata(s4_rdata), .s_axi_rresp(s4_rresp), .s_axi_rlast(s4_rlast), .s_axi_rvalid(s4_rvalid), .s_axi_rready(s4_rready),
        .m_apb_paddr(apb_paddr), .m_apb_psel(apb_psel), .m_apb_penable(apb_penable), .m_apb_pwrite(apb_pwrite), .m_apb_pwdata(apb_pwdata), .m_apb_pstrb(apb_pstrb), .m_apb_pprot(apb_pprot),
        .m_apb_pready(apb_pready), .m_apb_prdata(apb_prdata), .m_apb_pslverr(apb_pslverr)
    );

    // S5: CLINT
    axi_clint #(
        .NUM_HARTS      (1),
        .HART_IDX_W     (1),
        .AXI_ADDR_WIDTH (32),
        .AXI_ID_WIDTH   (SLV_ID_WIDTH),     // = ROB_TAG_WIDTH + MST_ID_WIDTH + $clog2(MST_AMT)
        .PIPELINE_IRQ   (1)
    ) u_clint (
        // Clocks & Reset
        .clk_i          (clk_axi),
        .rst_ni         (reset_axi_n_sync),
        .rtc_clk_i      (rtc_clk),
        
        // AXI Write Address Channel
        .s_axi_awid     (s5_awid), 
        .s_axi_awaddr   (s5_awaddr), 
        .s_axi_awlen    (s5_awlen), 
        .s_axi_awsize   (s5_awsize), 
        .s_axi_awburst  (s5_awburst), 
        .s_axi_awlock   (s5_awlock),
        .s_axi_awcache  (s5_awcache),
        .s_axi_awprot   (s5_awprot), 
        .s_axi_awqos    (s5_awqos),
        .s_axi_awregion (s5_awregion),
        .s_axi_awvalid  (s5_awvalid), 
        .s_axi_awready  (s5_awready),    
        
        // AXI Write Data Channel
        .s_axi_wdata    (s5_wdata), 
        .s_axi_wstrb    (s5_wstrb), 
        .s_axi_wlast    (s5_wlast), 
        .s_axi_wvalid   (s5_wvalid), 
        .s_axi_wready   (s5_wready),
        
        // AXI Write Response Channel
        .s_axi_bid      (s5_bid), 
        .s_axi_bresp    (s5_bresp), 
        .s_axi_bvalid   (s5_bvalid), 
        .s_axi_bready   (s5_bready),
        
        // AXI Read Address Channel
        .s_axi_arid     (s5_arid), 
        .s_axi_araddr   (s5_araddr), 
        .s_axi_arlen    (s5_arlen), 
        .s_axi_arsize   (s5_arsize), 
        .s_axi_arburst  (s5_arburst), 
        .s_axi_arlock   (s5_arlock),
        .s_axi_arcache  (s5_arcache),
        .s_axi_arprot   (s5_arprot), 
        .s_axi_arqos    (s5_arqos),
        .s_axi_arregion (s5_arregion),
        .s_axi_arvalid  (s5_arvalid), 
        .s_axi_arready  (s5_arready),     
        
        // AXI Read Data Channel
        .s_axi_rid      (s5_rid), 
        .s_axi_rdata    (s5_rdata), 
        .s_axi_rresp    (s5_rresp), 
        .s_axi_rlast    (s5_rlast), 
        .s_axi_rvalid   (s5_rvalid), 
        .s_axi_rready   (s5_rready),
        
        // Interrupt Outputs (Nối vào tín hiệu raw đã được tạo, sẽ qua Sync bọc lại sau)
        .msip_o         (cpu_msip_raw),
        .mtip_o         (cpu_mtip_raw)
    );

    // =========================================================================
    // 9. APB INTERCONNECT VÀ CÁC NGOẠI VI
    // =========================================================================
    wire [31:0] paddr_0, paddr_1, paddr_2, paddr_3, paddr_4, paddr_5, paddr_6, paddr_7, paddr_8, paddr_9;
    wire [31:0] pwdata_0, pwdata_1, pwdata_2, pwdata_3, pwdata_4, pwdata_5, pwdata_6, pwdata_7, pwdata_8, pwdata_9;
    wire [31:0] prdata_0, prdata_1, prdata_2, prdata_3, prdata_4, prdata_5, prdata_6, prdata_7, prdata_8, prdata_9;
    wire [3:0] pstrb_0, pstrb_1, pstrb_2, pstrb_3, pstrb_4, pstrb_5, pstrb_6, pstrb_7;
    wire [2:0] pprot_0, pprot_1, pprot_2, pprot_3, pprot_4, pprot_5, pprot_6, pprot_7;
    wire psel_0, psel_1, psel_2, psel_3, psel_4, psel_5, psel_6, psel_7, psel_8, psel_9;
    wire penable_0, penable_1, penable_2, penable_3, penable_4, penable_5, penable_6, penable_7, penable_8, penable_9;
    wire pwrite_0, pwrite_1, pwrite_2, pwrite_3, pwrite_4, pwrite_5, pwrite_6, pwrite_7, pwrite_8, pwrite_9;
    wire pready_0, pready_1, pready_2, pready_3, pready_4, pready_5, pready_6, pready_7, pready_8, pready_9;
    wire pslverr_0, pslverr_1, pslverr_2, pslverr_3, pslverr_4, pslverr_5, pslverr_6, pslverr_7, pslverr_8, pslverr_9;

    apb_interconnect u_apb_interconnect (
        .clk(clk_apb), .rst_n(reset_apb_n_sync),
        .m_paddr(apb_paddr), .m_psel(apb_psel), .m_penable(apb_penable), .m_pwrite(apb_pwrite), .m_pwdata(apb_pwdata), .m_pstrb(apb_pstrb), .m_pprot(apb_pprot), .m_pready(apb_pready), .m_prdata(apb_prdata), .m_pslverr(apb_pslverr),
        .s0_paddr(paddr_0), .s0_psel(psel_0), .s0_penable(penable_0), .s0_pwrite(pwrite_0), .s0_pwdata(pwdata_0), .s0_pstrb(pstrb_0), .s0_pprot(pprot_0), .s0_pready(pready_0), .s0_prdata(prdata_0), .s0_pslverr(pslverr_0),
        .s1_paddr(paddr_1), .s1_psel(psel_1), .s1_penable(penable_1), .s1_pwrite(pwrite_1), .s1_pwdata(pwdata_1), .s1_pstrb(pstrb_1), .s1_pprot(pprot_1), .s1_pready(pready_1), .s1_prdata(prdata_1), .s1_pslverr(pslverr_1),
        .s2_paddr(paddr_2), .s2_psel(psel_2), .s2_penable(penable_2), .s2_pwrite(pwrite_2), .s2_pwdata(pwdata_2), .s2_pstrb(pstrb_2), .s2_pprot(pprot_2), .s2_pready(pready_2), .s2_prdata(prdata_2), .s2_pslverr(pslverr_2),
        .s3_paddr(paddr_3), .s3_psel(psel_3), .s3_penable(penable_3), .s3_pwrite(pwrite_3), .s3_pwdata(pwdata_3), .s3_pstrb(pstrb_3), .s3_pprot(pprot_3), .s3_pready(pready_3), .s3_prdata(prdata_3), .s3_pslverr(pslverr_3),
        .s4_paddr(paddr_4), .s4_psel(psel_4), .s4_penable(penable_4), .s4_pwrite(pwrite_4), .s4_pwdata(pwdata_4), .s4_pstrb(pstrb_4), .s4_pprot(pprot_4), .s4_pready(pready_4), .s4_prdata(prdata_4), .s4_pslverr(pslverr_4),
        .s5_paddr(paddr_5), .s5_psel(psel_5), .s5_penable(penable_5), .s5_pwrite(pwrite_5), .s5_pwdata(pwdata_5), .s5_pstrb(pstrb_5), .s5_pprot(pprot_5), .s5_pready(pready_5), .s5_prdata(prdata_5), .s5_pslverr(pslverr_5),
        .s6_paddr(paddr_6), .s6_psel(psel_6), .s6_penable(penable_6), .s6_pwrite(pwrite_6), .s6_pwdata(pwdata_6), .s6_pstrb(pstrb_6), .s6_pprot(pprot_6), .s6_pready(pready_6), .s6_prdata(prdata_6), .s6_pslverr(pslverr_6),
        .s7_paddr(paddr_7), .s7_psel(psel_7), .s7_penable(penable_7), .s7_pwrite(pwrite_7), .s7_pwdata(pwdata_7), .s7_pstrb(pstrb_7), .s7_pprot(pprot_7), .s7_pready(pready_7), .s7_prdata(prdata_7), .s7_pslverr(pslverr_7),
        .s8_paddr(paddr_8), .s8_psel(psel_8), .s8_penable(penable_8), .s8_pwrite(pwrite_8), .s8_pwdata(pwdata_8), .s8_pready(pready_8), .s8_prdata(prdata_8), .s8_pslverr(pslverr_8),
        .s9_paddr(paddr_9), .s9_psel(psel_9), .s9_penable(penable_9), .s9_pwrite(pwrite_9), .s9_pwdata(pwdata_9), .s9_pready(pready_9), .s9_prdata(prdata_9), .s9_pslverr(pslverr_9)
    );

    // -------------------------------------------------------------------------
    // Keo dai yeu cau clock cua ba ngoai vi dat thanh ghi tren clock da gate.
    // Xem ghi chu day du o muc 2 (CLOCK GATING NETWORK).
    //
    // Hai chu ky la du: `pready <= psel && penable` la mot tang flop duy nhat,
    // nen no can DUNG mot canh sau khi psel ha de tro ve 0.
    // -------------------------------------------------------------------------
    reg [1:0] psel_gpio_ext, psel_pwm_ext, psel_cordic_ext;
    always @(posedge clk_apb or negedge reset_apb_n_sync) begin
        if (!reset_apb_n_sync) begin
            psel_gpio_ext   <= 2'b00;
            psel_pwm_ext    <= 2'b00;
            psel_cordic_ext <= 2'b00;
        end else begin
            psel_gpio_ext   <= {psel_gpio_ext[0],   psel_1};
            psel_pwm_ext    <= {psel_pwm_ext[0],    psel_2};
            psel_cordic_ext <= {psel_cordic_ext[0], psel_6};
        end
    end
    assign gpio_clk_req   = psel_1 | (|psel_gpio_ext);
    assign pwm_clk_req    = psel_2 | (|psel_pwm_ext);
    assign cordic_clk_req = psel_6 | (|psel_cordic_ext);

    // S0: UART
    apb_uart u_apb_uart (
        .pclk(clk_apb), .presetn(reset_apb_n_sync),
        .psel(psel_0), .penable(penable_0), .pwrite(pwrite_0), .paddr(paddr_0[11:0]), .pwdata(pwdata_0), .prdata(prdata_0), .pready(pready_0), .pslverr(pslverr_0),
        // Reset RIENG cua mien uart_clk - khong dung reset dong bo theo clk_apb.
        .uart_clk(clk_uart_gated), .uart_rst_n(reset_uart_n_sync),
        .rxd(uart_rx), .txd(uart_tx),
        .uart_irq(uart_irq_raw), .dma_tx_req(uart_dma_tx_raw), .dma_rx_req(uart_dma_rx_raw)
    );

    // S1: GPIO (Dùng nguyên bản gốc)
    apb_gpio u_apb_gpio (
        .pclk(clk_gpio), .presetn(reset_apb_n_sync),
        .psel(psel_1), .penable(penable_1), .pwrite(pwrite_1), .paddr(paddr_1[11:0]), .pwdata(pwdata_1), .prdata(prdata_1), .pready(pready_1), .pslverr(pslverr_1),
        .gpio_in(gpio_in), .gpio_out(gpio_out), .gpio_dir(gpio_oe), 
        .gpio_irq(gpio_irq_raw)
    );

    // S2: PWM
    apb_pwm u_apb_pwm (
        .pclk(clk_pwm), .presetn(reset_apb_n_sync),
        .psel(psel_2), .penable(penable_2), .pwrite(pwrite_2), .paddr(paddr_2[11:0]), .pwdata(pwdata_2), .pstrb(pstrb_2), .prdata(prdata_2), .pready(pready_2), .pslverr(pslverr_2),
        .pwm_out(pwm_out)
    );

    // S3: SPI
    apb_spi u_apb_spi (
        .pclk(clk_apb), .presetn(reset_apb_n_sync),
        .psel(psel_3), .penable(penable_3), .pwrite(pwrite_3), .paddr(paddr_3[11:0]), .pwdata(pwdata_3), .pstrb(pstrb_3), .prdata(prdata_3), .pready(pready_3), .pslverr(pslverr_3),
        .spi_clk(clk_spi_gated), .spi_rst_n(reset_spi_n_sync), // reset rieng mien spi_clk
        .sclk(spi_sck), .mosi(spi_mosi), .miso(spi_miso), .cs_n(spi_ss),
        .spi_irq(spi_irq_raw), .dma_tx_req(spi_dma_tx_raw), .dma_rx_req(spi_dma_rx_raw)
    );

    // S4: I2C
    wire i2c_scl_oen;
    wire i2c_sda_oen;
    // apb_i2c exposes active-low OEN signals; convert them to the active-high
    // output enables expected by the chip I/O wrapper/pad ring.
    assign i2c_scl_oe = ~i2c_scl_oen;
    assign i2c_sda_oe = ~i2c_sda_oen;
    apb_i2c u_apb_i2c (
        .pclk(clk_apb), .presetn(reset_apb_n_sync),
        .psel(psel_4), .penable(penable_4), .pwrite(pwrite_4), .paddr(paddr_4[11:0]), .pwdata(pwdata_4), .pstrb(pstrb_4), .prdata(prdata_4), .pready(pready_4), .pslverr(pslverr_4),
        .i2c_clk(clk_i2c_gated), .i2c_rst_n(reset_i2c_n_sync), // reset rieng mien i2c_clk
        .scl_o(i2c_scl_o), .scl_oen(i2c_scl_oen), .scl_i(i2c_scl_i), .sda_o(i2c_sda_o), .sda_oen(i2c_sda_oen), .sda_i(i2c_sda_i),
        .i2c_irq(i2c_irq_raw), .dma_tx_req(i2c_dma_tx_raw), .dma_rx_req(i2c_dma_rx_raw)
    );

    // S5: Watchdog (Đã hỗ trợ rtc_clk)
    apb_watchdog u_apb_watchdog (
        .pclk(clk_apb), .presetn(reset_apb_n_sync),
        .psel(psel_5), .penable(penable_5), .pwrite(pwrite_5), .paddr(paddr_5[11:0]), .pwdata(pwdata_5), .pstrb(pstrb_5), .prdata(prdata_5), .pready(pready_5), .pslverr(pslverr_5),
        // Reset RIENG cua mien rtc_clk. Truoc day dung reset dong bo theo clk_apb,
        // vi pham recovery/removal cho moi flop chay bang rtc_clk 32.768 kHz.
        .rtc_clk(rtc_clk), .rtc_rst_n(reset_rtc_n_sync),
        .wdt_irq(wdt_irq_raw), .wdt_rst(wdt_rst)
    );

    // S6: CORDIC
    apb_cordic u_apb_cordic (
        .pclk(clk_cordic), .presetn(reset_apb_n_sync),
        .psel(psel_6), .penable(penable_6), .pwrite(pwrite_6), .paddr(paddr_6[11:0]), .pwdata(pwdata_6), .pstrb(pstrb_6), .prdata(prdata_6), .pready(pready_6), .pslverr(pslverr_6)
    );

    // S7: Syscon
    apb_syscon u_apb_syscon (
        .pclk(clk_apb), .presetn(reset_apb_n_sync),
        .psel(psel_7), .penable(penable_7), .pwrite(pwrite_7), .paddr(paddr_7[11:0]), .pwdata(pwdata_7), .prdata(prdata_7), .pready(pready_7), .pslverr(pslverr_7),
        .o_reset_vector(syscon_reset_vector), .i_wfi_sleep(wfi_sleep_apb_sync), .i_ext_irq(cpu_irq_wake_apb),
        .o_cpu_clk_en  (clk_en_cpu), 
        .o_dbg_clk_en  (clk_en_dbg),
        .o_pwm_clk_en  (clk_en_pwm),
        .o_urt_clk_en  (clk_en_uart),
        .o_spi_clk_en  (clk_en_spi),
        .o_i2c_clk_en  (clk_en_i2c),
        .o_gpo_clk_en  (clk_en_gpio),
        .o_acc_clk_en  (clk_en_acc)
    );

    // S8: PLIC
    apb_plic #(.ALGORITHM("BINARY_TREE")) u_apb_plic (
        .clk_i(clk_apb), .rst_ni(reset_apb_n_sync),
        .paddr(paddr_8), .psel(psel_8), .penable(penable_8), .pwrite(pwrite_8), .pwdata(pwdata_8), .pready(pready_8), .prdata(prdata_8), .pslverr(pslverr_8),
        .irq_src_i(plic_irq_src), .irq_o(cpu_meip_raw)
    );

    // =========================================================================
    // 10. DMA CONTROLLER VÀ APB ASYNC BRIDGE
    // =========================================================================
    // Các dây nối chạy ở tần số clk_axi (200MHz)
    wire [13:0] dma_paddr;
    wire [31:0] dma_pwdata, dma_prdata; 
    wire        dma_psel, dma_penable, dma_pwrite, dma_pready, dma_pslverr;

    // Cầu CDC: Chuyển lệnh cấu hình từ clk_apb (100MHz) sang clk_axi (200MHz)
    apb_async_bridge #(
        .ADDR_WIDTH(14),
        .DATA_WIDTH(32)
    ) u_apb_cdc_dma (
        .s_clk          (clk_apb),            // Nguồn 100MHz
        .s_rst_n        (reset_apb_n_sync),
        .s_apb_psel     (psel_9), 
        .s_apb_penable  (penable_9), 
        .s_apb_pwrite   (pwrite_9), 
        .s_apb_paddr    (paddr_9[13:0]), 
        .s_apb_pwdata   (pwdata_9), 
        .s_apb_prdata   (prdata_9), 
        .s_apb_pslverr  (pslverr_9), 
        .s_apb_pready   (pready_9),

        .m_clk          (clk_axi),            // Đích 200MHz
        .m_rst_n        (reset_axi_n_sync),
        .m_apb_psel     (dma_psel), 
        .m_apb_penable  (dma_penable), 
        .m_apb_pwrite   (dma_pwrite), 
        .m_apb_paddr    (dma_paddr), 
        .m_apb_pwdata   (dma_pwdata), 
        .m_apb_prdata   (dma_prdata), 
        .m_apb_pslverr  (dma_pslverr), 
        .m_apb_pready   (dma_pready)
    );

    wire [3:0] dma_axi_awid, dma_axi_awlen, dma_axi_bid;
    wire [3:0] dma_axi_arid, dma_axi_arlen, dma_axi_rid;

    assign m3_awid     = {1'b0, dma_axi_awid};
    assign m3_awlen    = {4'b0000, dma_axi_awlen};
    assign dma_axi_bid = m3_bid[3:0];
    assign m3_arid     = {1'b0, dma_axi_arid};
    assign m3_arlen    = {4'b0000, dma_axi_arlen};
    assign dma_axi_rid = m3_rid[3:0];
    assign m3_awprot   = 3'b000;
    assign m3_arprot   = 3'b000;

    // Module DMA giữ nguyên ruột, chạy hoàn toàn bằng clk_axi
    axi_apb_dma u_axi_apb_dma (
        .clk_bus        (clk_axi),          // Toàn bộ logic DMA chạy 200MHz
        .rst_bus_n      (reset_axi_n_sync),
        
        // Giao tiếp APB Slave (Nối vào đầu ra của cầu CDC)
        .s_apb_psel     (dma_psel), 
        .s_apb_penable  (dma_penable), 
        .s_apb_pwrite   (dma_pwrite), 
        .s_apb_paddr    (dma_paddr), 
        .s_apb_pwdata   (dma_pwdata), 
        .s_apb_prdata   (dma_prdata), 
        .s_apb_pslverr  (dma_pslverr), 
        .s_apb_pready   (dma_pready),

        // Ngắt và DMA Request từ ngoại vi (đã được đồng bộ clk_axi ở các bước trước)
        .dma_irq        (dma_irq), 
        .periph_dma_req (periph_dma_req), 
        .periph_dma_clr (periph_dma_clr),

        // M-AXI Interface
        // Write Address Channel
        .m_axi_awid     (dma_axi_awid),
        .m_axi_awaddr   (m3_awaddr),
        .m_axi_awlen    (dma_axi_awlen),
        .m_axi_awsize   (m3_awsize),
        .m_axi_awburst  (m3_awburst),
        .m_axi_awvalid  (m3_awvalid),
        .m_axi_awready  (m3_awready),

        // Write Data Channel
        .m_axi_wdata    (m3_wdata),
        .m_axi_wstrb    (m3_wstrb),
        .m_axi_wlast    (m3_wlast),
        .m_axi_wvalid   (m3_wvalid),
        .m_axi_wready   (m3_wready),

        // Write Response Channel
        .m_axi_bid      (dma_axi_bid),
        .m_axi_bresp    (m3_bresp),
        .m_axi_bvalid   (m3_bvalid),
        .m_axi_bready   (m3_bready),

        // Read Address Channel
        .m_axi_arid     (dma_axi_arid),
        .m_axi_araddr   (m3_araddr),
        .m_axi_arlen    (dma_axi_arlen),
        .m_axi_arsize   (m3_arsize),
        .m_axi_arburst  (m3_arburst),
        .m_axi_arvalid  (m3_arvalid),
        .m_axi_arready  (m3_arready),

        // Read Data Channel
        .m_axi_rid      (dma_axi_rid),
        .m_axi_rdata    (m3_rdata),
        .m_axi_rresp    (m3_rresp),
        .m_axi_rlast    (m3_rlast),
        .m_axi_rvalid   (m3_rvalid),
        .m_axi_rready   (m3_rready)
    );

endmodule
