
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//lsns_clang_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004022c0 <.init>:
  4022c0:	stp	x29, x30, [sp, #-16]!
  4022c4:	mov	x29, sp
  4022c8:	bl	402a10 <ferror@plt+0x60>
  4022cc:	ldp	x29, x30, [sp], #16
  4022d0:	ret

Disassembly of section .plt:

00000000004022e0 <memcpy@plt-0x20>:
  4022e0:	stp	x16, x30, [sp, #-16]!
  4022e4:	adrp	x16, 418000 <ferror@plt+0x15650>
  4022e8:	ldr	x17, [x16, #4088]
  4022ec:	add	x16, x16, #0xff8
  4022f0:	br	x17
  4022f4:	nop
  4022f8:	nop
  4022fc:	nop

0000000000402300 <memcpy@plt>:
  402300:	adrp	x16, 419000 <ferror@plt+0x16650>
  402304:	ldr	x17, [x16]
  402308:	add	x16, x16, #0x0
  40230c:	br	x17

0000000000402310 <scols_column_set_json_type@plt>:
  402310:	adrp	x16, 419000 <ferror@plt+0x16650>
  402314:	ldr	x17, [x16, #8]
  402318:	add	x16, x16, #0x8
  40231c:	br	x17

0000000000402320 <_exit@plt>:
  402320:	adrp	x16, 419000 <ferror@plt+0x16650>
  402324:	ldr	x17, [x16, #16]
  402328:	add	x16, x16, #0x10
  40232c:	br	x17

0000000000402330 <strtoul@plt>:
  402330:	adrp	x16, 419000 <ferror@plt+0x16650>
  402334:	ldr	x17, [x16, #24]
  402338:	add	x16, x16, #0x18
  40233c:	br	x17

0000000000402340 <strlen@plt>:
  402340:	adrp	x16, 419000 <ferror@plt+0x16650>
  402344:	ldr	x17, [x16, #32]
  402348:	add	x16, x16, #0x20
  40234c:	br	x17

0000000000402350 <fputs@plt>:
  402350:	adrp	x16, 419000 <ferror@plt+0x16650>
  402354:	ldr	x17, [x16, #40]
  402358:	add	x16, x16, #0x28
  40235c:	br	x17

0000000000402360 <mbstowcs@plt>:
  402360:	adrp	x16, 419000 <ferror@plt+0x16650>
  402364:	ldr	x17, [x16, #48]
  402368:	add	x16, x16, #0x30
  40236c:	br	x17

0000000000402370 <exit@plt>:
  402370:	adrp	x16, 419000 <ferror@plt+0x16650>
  402374:	ldr	x17, [x16, #56]
  402378:	add	x16, x16, #0x38
  40237c:	br	x17

0000000000402380 <dup@plt>:
  402380:	adrp	x16, 419000 <ferror@plt+0x16650>
  402384:	ldr	x17, [x16, #64]
  402388:	add	x16, x16, #0x40
  40238c:	br	x17

0000000000402390 <scols_line_refer_data@plt>:
  402390:	adrp	x16, 419000 <ferror@plt+0x16650>
  402394:	ldr	x17, [x16, #72]
  402398:	add	x16, x16, #0x48
  40239c:	br	x17

00000000004023a0 <mnt_new_table_from_file@plt>:
  4023a0:	adrp	x16, 419000 <ferror@plt+0x16650>
  4023a4:	ldr	x17, [x16, #80]
  4023a8:	add	x16, x16, #0x50
  4023ac:	br	x17

00000000004023b0 <strtoimax@plt>:
  4023b0:	adrp	x16, 419000 <ferror@plt+0x16650>
  4023b4:	ldr	x17, [x16, #88]
  4023b8:	add	x16, x16, #0x58
  4023bc:	br	x17

00000000004023c0 <getegid@plt>:
  4023c0:	adrp	x16, 419000 <ferror@plt+0x16650>
  4023c4:	ldr	x17, [x16, #96]
  4023c8:	add	x16, x16, #0x60
  4023cc:	br	x17

00000000004023d0 <scols_table_set_name@plt>:
  4023d0:	adrp	x16, 419000 <ferror@plt+0x16650>
  4023d4:	ldr	x17, [x16, #104]
  4023d8:	add	x16, x16, #0x68
  4023dc:	br	x17

00000000004023e0 <strtod@plt>:
  4023e0:	adrp	x16, 419000 <ferror@plt+0x16650>
  4023e4:	ldr	x17, [x16, #112]
  4023e8:	add	x16, x16, #0x70
  4023ec:	br	x17

00000000004023f0 <geteuid@plt>:
  4023f0:	adrp	x16, 419000 <ferror@plt+0x16650>
  4023f4:	ldr	x17, [x16, #120]
  4023f8:	add	x16, x16, #0x78
  4023fc:	br	x17

0000000000402400 <scols_table_enable_noheadings@plt>:
  402400:	adrp	x16, 419000 <ferror@plt+0x16650>
  402404:	ldr	x17, [x16, #128]
  402408:	add	x16, x16, #0x80
  40240c:	br	x17

0000000000402410 <scols_table_new_column@plt>:
  402410:	adrp	x16, 419000 <ferror@plt+0x16650>
  402414:	ldr	x17, [x16, #136]
  402418:	add	x16, x16, #0x88
  40241c:	br	x17

0000000000402420 <sprintf@plt>:
  402420:	adrp	x16, 419000 <ferror@plt+0x16650>
  402424:	ldr	x17, [x16, #144]
  402428:	add	x16, x16, #0x90
  40242c:	br	x17

0000000000402430 <getuid@plt>:
  402430:	adrp	x16, 419000 <ferror@plt+0x16650>
  402434:	ldr	x17, [x16, #152]
  402438:	add	x16, x16, #0x98
  40243c:	br	x17

0000000000402440 <opendir@plt>:
  402440:	adrp	x16, 419000 <ferror@plt+0x16650>
  402444:	ldr	x17, [x16, #160]
  402448:	add	x16, x16, #0xa0
  40244c:	br	x17

0000000000402450 <__cxa_atexit@plt>:
  402450:	adrp	x16, 419000 <ferror@plt+0x16650>
  402454:	ldr	x17, [x16, #168]
  402458:	add	x16, x16, #0xa8
  40245c:	br	x17

0000000000402460 <fputc@plt>:
  402460:	adrp	x16, 419000 <ferror@plt+0x16650>
  402464:	ldr	x17, [x16, #176]
  402468:	add	x16, x16, #0xb0
  40246c:	br	x17

0000000000402470 <scols_table_enable_raw@plt>:
  402470:	adrp	x16, 419000 <ferror@plt+0x16650>
  402474:	ldr	x17, [x16, #184]
  402478:	add	x16, x16, #0xb8
  40247c:	br	x17

0000000000402480 <asprintf@plt>:
  402480:	adrp	x16, 419000 <ferror@plt+0x16650>
  402484:	ldr	x17, [x16, #192]
  402488:	add	x16, x16, #0xc0
  40248c:	br	x17

0000000000402490 <mnt_new_iter@plt>:
  402490:	adrp	x16, 419000 <ferror@plt+0x16650>
  402494:	ldr	x17, [x16, #200]
  402498:	add	x16, x16, #0xc8
  40249c:	br	x17

00000000004024a0 <snprintf@plt>:
  4024a0:	adrp	x16, 419000 <ferror@plt+0x16650>
  4024a4:	ldr	x17, [x16, #208]
  4024a8:	add	x16, x16, #0xd0
  4024ac:	br	x17

00000000004024b0 <localeconv@plt>:
  4024b0:	adrp	x16, 419000 <ferror@plt+0x16650>
  4024b4:	ldr	x17, [x16, #216]
  4024b8:	add	x16, x16, #0xd8
  4024bc:	br	x17

00000000004024c0 <fileno@plt>:
  4024c0:	adrp	x16, 419000 <ferror@plt+0x16650>
  4024c4:	ldr	x17, [x16, #224]
  4024c8:	add	x16, x16, #0xe0
  4024cc:	br	x17

00000000004024d0 <scols_wrapnl_chunksize@plt>:
  4024d0:	adrp	x16, 419000 <ferror@plt+0x16650>
  4024d4:	ldr	x17, [x16, #232]
  4024d8:	add	x16, x16, #0xe8
  4024dc:	br	x17

00000000004024e0 <fclose@plt>:
  4024e0:	adrp	x16, 419000 <ferror@plt+0x16650>
  4024e4:	ldr	x17, [x16, #240]
  4024e8:	add	x16, x16, #0xf0
  4024ec:	br	x17

00000000004024f0 <getpid@plt>:
  4024f0:	adrp	x16, 419000 <ferror@plt+0x16650>
  4024f4:	ldr	x17, [x16, #248]
  4024f8:	add	x16, x16, #0xf8
  4024fc:	br	x17

0000000000402500 <malloc@plt>:
  402500:	adrp	x16, 419000 <ferror@plt+0x16650>
  402504:	ldr	x17, [x16, #256]
  402508:	add	x16, x16, #0x100
  40250c:	br	x17

0000000000402510 <open@plt>:
  402510:	adrp	x16, 419000 <ferror@plt+0x16650>
  402514:	ldr	x17, [x16, #264]
  402518:	add	x16, x16, #0x108
  40251c:	br	x17

0000000000402520 <wcswidth@plt>:
  402520:	adrp	x16, 419000 <ferror@plt+0x16650>
  402524:	ldr	x17, [x16, #272]
  402528:	add	x16, x16, #0x110
  40252c:	br	x17

0000000000402530 <strncmp@plt>:
  402530:	adrp	x16, 419000 <ferror@plt+0x16650>
  402534:	ldr	x17, [x16, #280]
  402538:	add	x16, x16, #0x118
  40253c:	br	x17

0000000000402540 <bindtextdomain@plt>:
  402540:	adrp	x16, 419000 <ferror@plt+0x16650>
  402544:	ldr	x17, [x16, #288]
  402548:	add	x16, x16, #0x120
  40254c:	br	x17

0000000000402550 <__libc_start_main@plt>:
  402550:	adrp	x16, 419000 <ferror@plt+0x16650>
  402554:	ldr	x17, [x16, #296]
  402558:	add	x16, x16, #0x128
  40255c:	br	x17

0000000000402560 <fgetc@plt>:
  402560:	adrp	x16, 419000 <ferror@plt+0x16650>
  402564:	ldr	x17, [x16, #304]
  402568:	add	x16, x16, #0x130
  40256c:	br	x17

0000000000402570 <memset@plt>:
  402570:	adrp	x16, 419000 <ferror@plt+0x16650>
  402574:	ldr	x17, [x16, #312]
  402578:	add	x16, x16, #0x138
  40257c:	br	x17

0000000000402580 <fdopen@plt>:
  402580:	adrp	x16, 419000 <ferror@plt+0x16650>
  402584:	ldr	x17, [x16, #320]
  402588:	add	x16, x16, #0x140
  40258c:	br	x17

0000000000402590 <scols_new_table@plt>:
  402590:	adrp	x16, 419000 <ferror@plt+0x16650>
  402594:	ldr	x17, [x16, #328]
  402598:	add	x16, x16, #0x148
  40259c:	br	x17

00000000004025a0 <scols_wrapnl_nextchunk@plt>:
  4025a0:	adrp	x16, 419000 <ferror@plt+0x16650>
  4025a4:	ldr	x17, [x16, #336]
  4025a8:	add	x16, x16, #0x150
  4025ac:	br	x17

00000000004025b0 <calloc@plt>:
  4025b0:	adrp	x16, 419000 <ferror@plt+0x16650>
  4025b4:	ldr	x17, [x16, #344]
  4025b8:	add	x16, x16, #0x158
  4025bc:	br	x17

00000000004025c0 <mnt_fs_get_target@plt>:
  4025c0:	adrp	x16, 419000 <ferror@plt+0x16650>
  4025c4:	ldr	x17, [x16, #352]
  4025c8:	add	x16, x16, #0x160
  4025cc:	br	x17

00000000004025d0 <mnt_fs_get_root@plt>:
  4025d0:	adrp	x16, 419000 <ferror@plt+0x16650>
  4025d4:	ldr	x17, [x16, #360]
  4025d8:	add	x16, x16, #0x168
  4025dc:	br	x17

00000000004025e0 <readdir@plt>:
  4025e0:	adrp	x16, 419000 <ferror@plt+0x16650>
  4025e4:	ldr	x17, [x16, #368]
  4025e8:	add	x16, x16, #0x170
  4025ec:	br	x17

00000000004025f0 <strdup@plt>:
  4025f0:	adrp	x16, 419000 <ferror@plt+0x16650>
  4025f4:	ldr	x17, [x16, #376]
  4025f8:	add	x16, x16, #0x178
  4025fc:	br	x17

0000000000402600 <scols_table_new_line@plt>:
  402600:	adrp	x16, 419000 <ferror@plt+0x16650>
  402604:	ldr	x17, [x16, #384]
  402608:	add	x16, x16, #0x180
  40260c:	br	x17

0000000000402610 <closedir@plt>:
  402610:	adrp	x16, 419000 <ferror@plt+0x16650>
  402614:	ldr	x17, [x16, #392]
  402618:	add	x16, x16, #0x188
  40261c:	br	x17

0000000000402620 <scols_unref_table@plt>:
  402620:	adrp	x16, 419000 <ferror@plt+0x16650>
  402624:	ldr	x17, [x16, #400]
  402628:	add	x16, x16, #0x190
  40262c:	br	x17

0000000000402630 <close@plt>:
  402630:	adrp	x16, 419000 <ferror@plt+0x16650>
  402634:	ldr	x17, [x16, #408]
  402638:	add	x16, x16, #0x198
  40263c:	br	x17

0000000000402640 <strrchr@plt>:
  402640:	adrp	x16, 419000 <ferror@plt+0x16650>
  402644:	ldr	x17, [x16, #416]
  402648:	add	x16, x16, #0x1a0
  40264c:	br	x17

0000000000402650 <recv@plt>:
  402650:	adrp	x16, 419000 <ferror@plt+0x16650>
  402654:	ldr	x17, [x16, #424]
  402658:	add	x16, x16, #0x1a8
  40265c:	br	x17

0000000000402660 <__gmon_start__@plt>:
  402660:	adrp	x16, 419000 <ferror@plt+0x16650>
  402664:	ldr	x17, [x16, #432]
  402668:	add	x16, x16, #0x1b0
  40266c:	br	x17

0000000000402670 <strtoumax@plt>:
  402670:	adrp	x16, 419000 <ferror@plt+0x16650>
  402674:	ldr	x17, [x16, #440]
  402678:	add	x16, x16, #0x1b8
  40267c:	br	x17

0000000000402680 <abort@plt>:
  402680:	adrp	x16, 419000 <ferror@plt+0x16650>
  402684:	ldr	x17, [x16, #448]
  402688:	add	x16, x16, #0x1c0
  40268c:	br	x17

0000000000402690 <textdomain@plt>:
  402690:	adrp	x16, 419000 <ferror@plt+0x16650>
  402694:	ldr	x17, [x16, #456]
  402698:	add	x16, x16, #0x1c8
  40269c:	br	x17

00000000004026a0 <getopt_long@plt>:
  4026a0:	adrp	x16, 419000 <ferror@plt+0x16650>
  4026a4:	ldr	x17, [x16, #464]
  4026a8:	add	x16, x16, #0x1d0
  4026ac:	br	x17

00000000004026b0 <strcmp@plt>:
  4026b0:	adrp	x16, 419000 <ferror@plt+0x16650>
  4026b4:	ldr	x17, [x16, #472]
  4026b8:	add	x16, x16, #0x1d8
  4026bc:	br	x17

00000000004026c0 <getpwuid@plt>:
  4026c0:	adrp	x16, 419000 <ferror@plt+0x16650>
  4026c4:	ldr	x17, [x16, #480]
  4026c8:	add	x16, x16, #0x1e0
  4026cc:	br	x17

00000000004026d0 <warn@plt>:
  4026d0:	adrp	x16, 419000 <ferror@plt+0x16650>
  4026d4:	ldr	x17, [x16, #488]
  4026d8:	add	x16, x16, #0x1e8
  4026dc:	br	x17

00000000004026e0 <__ctype_b_loc@plt>:
  4026e0:	adrp	x16, 419000 <ferror@plt+0x16650>
  4026e4:	ldr	x17, [x16, #496]
  4026e8:	add	x16, x16, #0x1f0
  4026ec:	br	x17

00000000004026f0 <strtol@plt>:
  4026f0:	adrp	x16, 419000 <ferror@plt+0x16650>
  4026f4:	ldr	x17, [x16, #504]
  4026f8:	add	x16, x16, #0x1f8
  4026fc:	br	x17

0000000000402700 <getline@plt>:
  402700:	adrp	x16, 419000 <ferror@plt+0x16650>
  402704:	ldr	x17, [x16, #512]
  402708:	add	x16, x16, #0x200
  40270c:	br	x17

0000000000402710 <mnt_free_iter@plt>:
  402710:	adrp	x16, 419000 <ferror@plt+0x16650>
  402714:	ldr	x17, [x16, #520]
  402718:	add	x16, x16, #0x208
  40271c:	br	x17

0000000000402720 <free@plt>:
  402720:	adrp	x16, 419000 <ferror@plt+0x16650>
  402724:	ldr	x17, [x16, #528]
  402728:	add	x16, x16, #0x210
  40272c:	br	x17

0000000000402730 <getgid@plt>:
  402730:	adrp	x16, 419000 <ferror@plt+0x16650>
  402734:	ldr	x17, [x16, #536]
  402738:	add	x16, x16, #0x218
  40273c:	br	x17

0000000000402740 <mnt_table_find_next_fs@plt>:
  402740:	adrp	x16, 419000 <ferror@plt+0x16650>
  402744:	ldr	x17, [x16, #544]
  402748:	add	x16, x16, #0x220
  40274c:	br	x17

0000000000402750 <scols_table_enable_json@plt>:
  402750:	adrp	x16, 419000 <ferror@plt+0x16650>
  402754:	ldr	x17, [x16, #552]
  402758:	add	x16, x16, #0x228
  40275c:	br	x17

0000000000402760 <strncasecmp@plt>:
  402760:	adrp	x16, 419000 <ferror@plt+0x16650>
  402764:	ldr	x17, [x16, #560]
  402768:	add	x16, x16, #0x230
  40276c:	br	x17

0000000000402770 <nanosleep@plt>:
  402770:	adrp	x16, 419000 <ferror@plt+0x16650>
  402774:	ldr	x17, [x16, #568]
  402778:	add	x16, x16, #0x238
  40277c:	br	x17

0000000000402780 <vasprintf@plt>:
  402780:	adrp	x16, 419000 <ferror@plt+0x16650>
  402784:	ldr	x17, [x16, #576]
  402788:	add	x16, x16, #0x240
  40278c:	br	x17

0000000000402790 <send@plt>:
  402790:	adrp	x16, 419000 <ferror@plt+0x16650>
  402794:	ldr	x17, [x16, #584]
  402798:	add	x16, x16, #0x248
  40279c:	br	x17

00000000004027a0 <strndup@plt>:
  4027a0:	adrp	x16, 419000 <ferror@plt+0x16650>
  4027a4:	ldr	x17, [x16, #592]
  4027a8:	add	x16, x16, #0x250
  4027ac:	br	x17

00000000004027b0 <strspn@plt>:
  4027b0:	adrp	x16, 419000 <ferror@plt+0x16650>
  4027b4:	ldr	x17, [x16, #600]
  4027b8:	add	x16, x16, #0x258
  4027bc:	br	x17

00000000004027c0 <strchr@plt>:
  4027c0:	adrp	x16, 419000 <ferror@plt+0x16650>
  4027c4:	ldr	x17, [x16, #608]
  4027c8:	add	x16, x16, #0x260
  4027cc:	br	x17

00000000004027d0 <mnt_fs_match_fstype@plt>:
  4027d0:	adrp	x16, 419000 <ferror@plt+0x16650>
  4027d4:	ldr	x17, [x16, #616]
  4027d8:	add	x16, x16, #0x268
  4027dc:	br	x17

00000000004027e0 <socket@plt>:
  4027e0:	adrp	x16, 419000 <ferror@plt+0x16650>
  4027e4:	ldr	x17, [x16, #624]
  4027e8:	add	x16, x16, #0x270
  4027ec:	br	x17

00000000004027f0 <fflush@plt>:
  4027f0:	adrp	x16, 419000 <ferror@plt+0x16650>
  4027f4:	ldr	x17, [x16, #632]
  4027f8:	add	x16, x16, #0x278
  4027fc:	br	x17

0000000000402800 <dirfd@plt>:
  402800:	adrp	x16, 419000 <ferror@plt+0x16650>
  402804:	ldr	x17, [x16, #640]
  402808:	add	x16, x16, #0x280
  40280c:	br	x17

0000000000402810 <scols_print_table@plt>:
  402810:	adrp	x16, 419000 <ferror@plt+0x16650>
  402814:	ldr	x17, [x16, #648]
  402818:	add	x16, x16, #0x288
  40281c:	br	x17

0000000000402820 <warnx@plt>:
  402820:	adrp	x16, 419000 <ferror@plt+0x16650>
  402824:	ldr	x17, [x16, #656]
  402828:	add	x16, x16, #0x290
  40282c:	br	x17

0000000000402830 <read@plt>:
  402830:	adrp	x16, 419000 <ferror@plt+0x16650>
  402834:	ldr	x17, [x16, #664]
  402838:	add	x16, x16, #0x298
  40283c:	br	x17

0000000000402840 <memchr@plt>:
  402840:	adrp	x16, 419000 <ferror@plt+0x16650>
  402844:	ldr	x17, [x16, #672]
  402848:	add	x16, x16, #0x2a0
  40284c:	br	x17

0000000000402850 <scols_column_set_wrapfunc@plt>:
  402850:	adrp	x16, 419000 <ferror@plt+0x16650>
  402854:	ldr	x17, [x16, #680]
  402858:	add	x16, x16, #0x2a8
  40285c:	br	x17

0000000000402860 <__fxstat@plt>:
  402860:	adrp	x16, 419000 <ferror@plt+0x16650>
  402864:	ldr	x17, [x16, #688]
  402868:	add	x16, x16, #0x2b0
  40286c:	br	x17

0000000000402870 <strstr@plt>:
  402870:	adrp	x16, 419000 <ferror@plt+0x16650>
  402874:	ldr	x17, [x16, #696]
  402878:	add	x16, x16, #0x2b8
  40287c:	br	x17

0000000000402880 <dcgettext@plt>:
  402880:	adrp	x16, 419000 <ferror@plt+0x16650>
  402884:	ldr	x17, [x16, #704]
  402888:	add	x16, x16, #0x2c0
  40288c:	br	x17

0000000000402890 <__isoc99_sscanf@plt>:
  402890:	adrp	x16, 419000 <ferror@plt+0x16650>
  402894:	ldr	x17, [x16, #712]
  402898:	add	x16, x16, #0x2c8
  40289c:	br	x17

00000000004028a0 <scols_column_set_safechars@plt>:
  4028a0:	adrp	x16, 419000 <ferror@plt+0x16650>
  4028a4:	ldr	x17, [x16, #720]
  4028a8:	add	x16, x16, #0x2d0
  4028ac:	br	x17

00000000004028b0 <errx@plt>:
  4028b0:	adrp	x16, 419000 <ferror@plt+0x16650>
  4028b4:	ldr	x17, [x16, #728]
  4028b8:	add	x16, x16, #0x2d8
  4028bc:	br	x17

00000000004028c0 <strcspn@plt>:
  4028c0:	adrp	x16, 419000 <ferror@plt+0x16650>
  4028c4:	ldr	x17, [x16, #736]
  4028c8:	add	x16, x16, #0x2e0
  4028cc:	br	x17

00000000004028d0 <vfprintf@plt>:
  4028d0:	adrp	x16, 419000 <ferror@plt+0x16650>
  4028d4:	ldr	x17, [x16, #744]
  4028d8:	add	x16, x16, #0x2e8
  4028dc:	br	x17

00000000004028e0 <openat@plt>:
  4028e0:	adrp	x16, 419000 <ferror@plt+0x16650>
  4028e4:	ldr	x17, [x16, #752]
  4028e8:	add	x16, x16, #0x2f0
  4028ec:	br	x17

00000000004028f0 <printf@plt>:
  4028f0:	adrp	x16, 419000 <ferror@plt+0x16650>
  4028f4:	ldr	x17, [x16, #760]
  4028f8:	add	x16, x16, #0x2f8
  4028fc:	br	x17

0000000000402900 <__assert_fail@plt>:
  402900:	adrp	x16, 419000 <ferror@plt+0x16650>
  402904:	ldr	x17, [x16, #768]
  402908:	add	x16, x16, #0x300
  40290c:	br	x17

0000000000402910 <__errno_location@plt>:
  402910:	adrp	x16, 419000 <ferror@plt+0x16650>
  402914:	ldr	x17, [x16, #776]
  402918:	add	x16, x16, #0x308
  40291c:	br	x17

0000000000402920 <mnt_free_table@plt>:
  402920:	adrp	x16, 419000 <ferror@plt+0x16650>
  402924:	ldr	x17, [x16, #784]
  402928:	add	x16, x16, #0x310
  40292c:	br	x17

0000000000402930 <getenv@plt>:
  402930:	adrp	x16, 419000 <ferror@plt+0x16650>
  402934:	ldr	x17, [x16, #792]
  402938:	add	x16, x16, #0x318
  40293c:	br	x17

0000000000402940 <getgrgid@plt>:
  402940:	adrp	x16, 419000 <ferror@plt+0x16650>
  402944:	ldr	x17, [x16, #800]
  402948:	add	x16, x16, #0x320
  40294c:	br	x17

0000000000402950 <fprintf@plt>:
  402950:	adrp	x16, 419000 <ferror@plt+0x16650>
  402954:	ldr	x17, [x16, #808]
  402958:	add	x16, x16, #0x328
  40295c:	br	x17

0000000000402960 <fgets@plt>:
  402960:	adrp	x16, 419000 <ferror@plt+0x16650>
  402964:	ldr	x17, [x16, #816]
  402968:	add	x16, x16, #0x330
  40296c:	br	x17

0000000000402970 <scols_init_debug@plt>:
  402970:	adrp	x16, 419000 <ferror@plt+0x16650>
  402974:	ldr	x17, [x16, #824]
  402978:	add	x16, x16, #0x338
  40297c:	br	x17

0000000000402980 <err@plt>:
  402980:	adrp	x16, 419000 <ferror@plt+0x16650>
  402984:	ldr	x17, [x16, #832]
  402988:	add	x16, x16, #0x340
  40298c:	br	x17

0000000000402990 <setlocale@plt>:
  402990:	adrp	x16, 419000 <ferror@plt+0x16650>
  402994:	ldr	x17, [x16, #840]
  402998:	add	x16, x16, #0x348
  40299c:	br	x17

00000000004029a0 <__fxstatat@plt>:
  4029a0:	adrp	x16, 419000 <ferror@plt+0x16650>
  4029a4:	ldr	x17, [x16, #848]
  4029a8:	add	x16, x16, #0x350
  4029ac:	br	x17

00000000004029b0 <ferror@plt>:
  4029b0:	adrp	x16, 419000 <ferror@plt+0x16650>
  4029b4:	ldr	x17, [x16, #856]
  4029b8:	add	x16, x16, #0x358
  4029bc:	br	x17

Disassembly of section .text:

00000000004029c0 <.text>:
  4029c0:	mov	x29, #0x0                   	// #0
  4029c4:	mov	x30, #0x0                   	// #0
  4029c8:	mov	x5, x0
  4029cc:	ldr	x1, [sp]
  4029d0:	add	x2, sp, #0x8
  4029d4:	mov	x6, sp
  4029d8:	movz	x0, #0x0, lsl #48
  4029dc:	movk	x0, #0x0, lsl #32
  4029e0:	movk	x0, #0x40, lsl #16
  4029e4:	movk	x0, #0x2b10
  4029e8:	movz	x3, #0x0, lsl #48
  4029ec:	movk	x3, #0x0, lsl #32
  4029f0:	movk	x3, #0x40, lsl #16
  4029f4:	movk	x3, #0x73b0
  4029f8:	movz	x4, #0x0, lsl #48
  4029fc:	movk	x4, #0x0, lsl #32
  402a00:	movk	x4, #0x40, lsl #16
  402a04:	movk	x4, #0x7430
  402a08:	bl	402550 <__libc_start_main@plt>
  402a0c:	bl	402680 <abort@plt>
  402a10:	adrp	x0, 418000 <ferror@plt+0x15650>
  402a14:	ldr	x0, [x0, #4064]
  402a18:	cbz	x0, 402a20 <ferror@plt+0x70>
  402a1c:	b	402660 <__gmon_start__@plt>
  402a20:	ret
  402a24:	adrp	x0, 419000 <ferror@plt+0x16650>
  402a28:	add	x0, x0, #0x378
  402a2c:	adrp	x1, 419000 <ferror@plt+0x16650>
  402a30:	add	x1, x1, #0x378
  402a34:	cmp	x0, x1
  402a38:	b.eq	402a6c <ferror@plt+0xbc>  // b.none
  402a3c:	stp	x29, x30, [sp, #-32]!
  402a40:	mov	x29, sp
  402a44:	adrp	x0, 407000 <ferror@plt+0x4650>
  402a48:	ldr	x0, [x0, #1168]
  402a4c:	str	x0, [sp, #24]
  402a50:	mov	x1, x0
  402a54:	cbz	x1, 402a64 <ferror@plt+0xb4>
  402a58:	adrp	x0, 419000 <ferror@plt+0x16650>
  402a5c:	add	x0, x0, #0x378
  402a60:	blr	x1
  402a64:	ldp	x29, x30, [sp], #32
  402a68:	ret
  402a6c:	ret
  402a70:	adrp	x0, 419000 <ferror@plt+0x16650>
  402a74:	add	x0, x0, #0x378
  402a78:	adrp	x1, 419000 <ferror@plt+0x16650>
  402a7c:	add	x1, x1, #0x378
  402a80:	sub	x0, x0, x1
  402a84:	lsr	x1, x0, #63
  402a88:	add	x0, x1, x0, asr #3
  402a8c:	cmp	xzr, x0, asr #1
  402a90:	b.eq	402ac8 <ferror@plt+0x118>  // b.none
  402a94:	stp	x29, x30, [sp, #-32]!
  402a98:	mov	x29, sp
  402a9c:	asr	x1, x0, #1
  402aa0:	adrp	x0, 407000 <ferror@plt+0x4650>
  402aa4:	ldr	x0, [x0, #1176]
  402aa8:	str	x0, [sp, #24]
  402aac:	mov	x2, x0
  402ab0:	cbz	x2, 402ac0 <ferror@plt+0x110>
  402ab4:	adrp	x0, 419000 <ferror@plt+0x16650>
  402ab8:	add	x0, x0, #0x378
  402abc:	blr	x2
  402ac0:	ldp	x29, x30, [sp], #32
  402ac4:	ret
  402ac8:	ret
  402acc:	adrp	x0, 419000 <ferror@plt+0x16650>
  402ad0:	ldrb	w0, [x0, #928]
  402ad4:	cbnz	w0, 402af8 <ferror@plt+0x148>
  402ad8:	stp	x29, x30, [sp, #-16]!
  402adc:	mov	x29, sp
  402ae0:	bl	402a24 <ferror@plt+0x74>
  402ae4:	adrp	x0, 419000 <ferror@plt+0x16650>
  402ae8:	mov	w1, #0x1                   	// #1
  402aec:	strb	w1, [x0, #928]
  402af0:	ldp	x29, x30, [sp], #16
  402af4:	ret
  402af8:	ret
  402afc:	stp	x29, x30, [sp, #-16]!
  402b00:	mov	x29, sp
  402b04:	bl	402a70 <ferror@plt+0xc0>
  402b08:	ldp	x29, x30, [sp], #16
  402b0c:	ret
  402b10:	sub	sp, sp, #0xd0
  402b14:	stp	x20, x19, [sp, #192]
  402b18:	mov	x20, x1
  402b1c:	adrp	x1, 407000 <ferror@plt+0x4650>
  402b20:	stp	x22, x21, [sp, #176]
  402b24:	mov	w21, w0
  402b28:	add	x1, x1, #0xd87
  402b2c:	mov	w0, #0x6                   	// #6
  402b30:	stp	x29, x30, [sp, #112]
  402b34:	stp	x28, x27, [sp, #128]
  402b38:	stp	x26, x25, [sp, #144]
  402b3c:	stp	x24, x23, [sp, #160]
  402b40:	add	x29, sp, #0x70
  402b44:	str	xzr, [sp, #8]
  402b48:	bl	402990 <setlocale@plt>
  402b4c:	adrp	x19, 407000 <ferror@plt+0x4650>
  402b50:	add	x19, x19, #0x938
  402b54:	adrp	x1, 407000 <ferror@plt+0x4650>
  402b58:	add	x1, x1, #0x943
  402b5c:	mov	x0, x19
  402b60:	bl	402540 <bindtextdomain@plt>
  402b64:	mov	x0, x19
  402b68:	bl	402690 <textdomain@plt>
  402b6c:	bl	403088 <ferror@plt+0x6d8>
  402b70:	bl	4030a4 <ferror@plt+0x6f4>
  402b74:	add	x9, sp, #0x10
  402b78:	movi	v0.2d, #0x0
  402b7c:	add	x8, x9, #0x10
  402b80:	stp	q0, q0, [sp, #16]
  402b84:	stp	x8, x8, [sp, #32]
  402b88:	adrp	x8, 419000 <ferror@plt+0x16650>
  402b8c:	adrp	x2, 407000 <ferror@plt+0x4650>
  402b90:	adrp	x3, 407000 <ferror@plt+0x4650>
  402b94:	add	x8, x8, #0x3a8
  402b98:	add	x2, x2, #0x955
  402b9c:	add	x3, x3, #0x4e8
  402ba0:	mov	w0, w21
  402ba4:	mov	x1, x20
  402ba8:	mov	x4, xzr
  402bac:	stp	q0, q0, [sp, #80]
  402bb0:	stp	q0, q0, [sp, #48]
  402bb4:	stp	x9, x9, [sp, #16]
  402bb8:	stp	x8, x8, [x8]
  402bbc:	bl	4026a0 <getopt_long@plt>
  402bc0:	cmn	w0, #0x1
  402bc4:	b.eq	402d20 <ferror@plt+0x370>  // b.none
  402bc8:	adrp	x26, 407000 <ferror@plt+0x4650>
  402bcc:	adrp	x22, 407000 <ferror@plt+0x4650>
  402bd0:	adrp	x23, 407000 <ferror@plt+0x4650>
  402bd4:	adrp	x28, 419000 <ferror@plt+0x16650>
  402bd8:	mov	w25, w0
  402bdc:	mov	w27, wzr
  402be0:	mov	x19, xzr
  402be4:	add	x26, x26, #0x4a0
  402be8:	add	x22, x22, #0x955
  402bec:	add	x23, x23, #0x4e8
  402bf0:	adrp	x24, 419000 <ferror@plt+0x16650>
  402bf4:	add	x28, x28, #0x3c0
  402bf8:	b	402c30 <ferror@plt+0x280>
  402bfc:	ldrb	w8, [sp, #96]
  402c00:	mov	w9, #0x41                  	// #65
  402c04:	orr	w8, w8, w9
  402c08:	strb	w8, [sp, #96]
  402c0c:	mov	w0, w21
  402c10:	mov	x1, x20
  402c14:	mov	x2, x22
  402c18:	mov	x3, x23
  402c1c:	mov	x4, xzr
  402c20:	bl	4026a0 <getopt_long@plt>
  402c24:	mov	w25, w0
  402c28:	cmn	w0, #0x1
  402c2c:	b.eq	402d28 <ferror@plt+0x378>  // b.none
  402c30:	add	x1, sp, #0x8
  402c34:	mov	w0, w25
  402c38:	bl	403154 <ferror@plt+0x7a4>
  402c3c:	sub	w8, w25, #0x4a
  402c40:	cmp	w8, #0x36
  402c44:	b.hi	402f80 <ferror@plt+0x5d0>  // b.pmore
  402c48:	adr	x9, 402bfc <ferror@plt+0x24c>
  402c4c:	ldrb	w10, [x26, x8]
  402c50:	add	x9, x9, x10, lsl #2
  402c54:	br	x9
  402c58:	ldrb	w8, [sp, #96]
  402c5c:	orr	w8, w8, #0x2
  402c60:	b	402c08 <ferror@plt+0x258>
  402c64:	mov	x8, xzr
  402c68:	adrp	x9, 419000 <ferror@plt+0x16650>
  402c6c:	str	xzr, [x9, #952]
  402c70:	str	w8, [x28, x8, lsl #2]
  402c74:	add	x8, x8, #0x1
  402c78:	cmp	x8, #0xb
  402c7c:	b.ne	402c70 <ferror@plt+0x2c0>  // b.any
  402c80:	str	x8, [x9, #952]
  402c84:	b	402c0c <ferror@plt+0x25c>
  402c88:	ldr	x0, [x24, #896]
  402c8c:	bl	403270 <ferror@plt+0x8c0>
  402c90:	tbnz	w0, #31, 402fec <ferror@plt+0x63c>
  402c94:	add	x8, sp, #0x10
  402c98:	add	x8, x8, w0, sxtw #2
  402c9c:	mov	w9, #0x1                   	// #1
  402ca0:	str	w9, [x8, #48]
  402ca4:	ldr	w8, [sp, #92]
  402ca8:	cmp	w0, #0x1
  402cac:	csinc	w27, w27, wzr, ne  // ne = any
  402cb0:	add	w8, w8, #0x1
  402cb4:	str	w8, [sp, #92]
  402cb8:	b	402c0c <ferror@plt+0x25c>
  402cbc:	ldr	x25, [x24, #896]
  402cc0:	adrp	x1, 407000 <ferror@plt+0x4650>
  402cc4:	mov	w2, #0x5                   	// #5
  402cc8:	mov	x0, xzr
  402ccc:	add	x1, x1, #0x964
  402cd0:	bl	402880 <dcgettext@plt>
  402cd4:	mov	x1, x0
  402cd8:	mov	x0, x25
  402cdc:	bl	405aa0 <ferror@plt+0x30f0>
  402ce0:	str	w0, [sp, #48]
  402ce4:	b	402c0c <ferror@plt+0x25c>
  402ce8:	ldrb	w8, [sp, #96]
  402cec:	orr	w8, w8, #0x10
  402cf0:	b	402c08 <ferror@plt+0x258>
  402cf4:	ldrb	w8, [sp, #96]
  402cf8:	orr	w8, w8, #0x40
  402cfc:	b	402c08 <ferror@plt+0x258>
  402d00:	ldrb	w8, [sp, #96]
  402d04:	orr	w8, w8, #0x20
  402d08:	b	402c08 <ferror@plt+0x258>
  402d0c:	ldrb	w8, [sp, #96]
  402d10:	orr	w8, w8, #0x8
  402d14:	b	402c08 <ferror@plt+0x258>
  402d18:	ldr	x19, [x24, #896]
  402d1c:	b	402c0c <ferror@plt+0x25c>
  402d20:	mov	x19, xzr
  402d24:	mov	w27, wzr
  402d28:	ldr	w8, [sp, #92]
  402d2c:	cbnz	w8, 402d50 <ferror@plt+0x3a0>
  402d30:	add	x9, sp, #0x10
  402d34:	mov	x8, xzr
  402d38:	add	x9, x9, #0x30
  402d3c:	mov	w10, #0x1                   	// #1
  402d40:	str	w10, [x9, x8]
  402d44:	add	x8, x8, #0x4
  402d48:	cmp	x8, #0x1c
  402d4c:	b.ne	402d40 <ferror@plt+0x390>  // b.any
  402d50:	adrp	x8, 419000 <ferror@plt+0x16650>
  402d54:	ldrsw	x8, [x8, #904]
  402d58:	cmp	w8, w21
  402d5c:	adrp	x21, 419000 <ferror@plt+0x16650>
  402d60:	b.ge	402db8 <ferror@plt+0x408>  // b.tcont
  402d64:	ldr	w9, [sp, #48]
  402d68:	cbnz	w9, 40302c <ferror@plt+0x67c>
  402d6c:	ldr	x20, [x20, x8, lsl #3]
  402d70:	adrp	x1, 407000 <ferror@plt+0x4650>
  402d74:	add	x1, x1, #0xa07
  402d78:	mov	w2, #0x5                   	// #5
  402d7c:	mov	x0, xzr
  402d80:	bl	402880 <dcgettext@plt>
  402d84:	mov	x1, x0
  402d88:	mov	x0, x20
  402d8c:	bl	405c9c <ferror@plt+0x32ec>
  402d90:	ldrb	w8, [sp, #96]
  402d94:	ldr	x9, [x21, #952]
  402d98:	str	x0, [sp, #56]
  402d9c:	lsr	w10, w8, #1
  402da0:	and	w10, w10, #0x4
  402da4:	and	w8, w8, #0xfffffffb
  402da8:	orr	w8, w10, w8
  402dac:	eor	w8, w8, #0x4
  402db0:	strb	w8, [sp, #96]
  402db4:	cbz	x9, 402dc8 <ferror@plt+0x418>
  402db8:	ldr	x8, [x21, #952]
  402dbc:	cbz	x8, 402df4 <ferror@plt+0x444>
  402dc0:	cbnz	x19, 402e58 <ferror@plt+0x4a8>
  402dc4:	b	402e80 <ferror@plt+0x4d0>
  402dc8:	adrp	x8, 419000 <ferror@plt+0x16650>
  402dcc:	mov	x9, #0x4                   	// #4
  402dd0:	mov	x10, #0x8                   	// #8
  402dd4:	add	x8, x8, #0x3c0
  402dd8:	movk	x9, #0x5, lsl #32
  402ddc:	movk	x10, #0x6, lsl #32
  402de0:	mov	w11, #0x4                   	// #4
  402de4:	stp	x9, x10, [x8]
  402de8:	str	x11, [x21, #952]
  402dec:	ldr	x8, [x21, #952]
  402df0:	cbnz	x8, 402dc0 <ferror@plt+0x410>
  402df4:	adrp	x8, 419000 <ferror@plt+0x16650>
  402df8:	mov	x9, #0x1                   	// #1
  402dfc:	mov	x10, #0x4                   	// #4
  402e00:	add	x8, x8, #0x3c0
  402e04:	movk	x9, #0x3, lsl #32
  402e08:	movk	x10, #0x8, lsl #32
  402e0c:	mov	w11, #0x5                   	// #5
  402e10:	str	wzr, [x8]
  402e14:	stur	x9, [x8, #4]
  402e18:	stur	x10, [x8, #12]
  402e1c:	str	x11, [x21, #952]
  402e20:	cbz	w27, 402e40 <ferror@plt+0x490>
  402e24:	adrp	x9, 419000 <ferror@plt+0x16650>
  402e28:	mov	x10, #0x9                   	// #9
  402e2c:	add	x9, x9, #0x3d4
  402e30:	movk	x10, #0xa, lsl #32
  402e34:	mov	w11, #0x7                   	// #7
  402e38:	str	x10, [x9]
  402e3c:	str	x11, [x21, #952]
  402e40:	ldr	x9, [x21, #952]
  402e44:	mov	w10, #0x6                   	// #6
  402e48:	add	x11, x9, #0x1
  402e4c:	str	x11, [x21, #952]
  402e50:	str	w10, [x8, x9, lsl #2]
  402e54:	cbz	x19, 402e80 <ferror@plt+0x4d0>
  402e58:	adrp	x1, 419000 <ferror@plt+0x16650>
  402e5c:	adrp	x3, 419000 <ferror@plt+0x16650>
  402e60:	adrp	x4, 403000 <ferror@plt+0x650>
  402e64:	add	x1, x1, #0x3c0
  402e68:	add	x3, x3, #0x3b8
  402e6c:	add	x4, x4, #0x56c
  402e70:	mov	w2, #0x16                  	// #22
  402e74:	mov	x0, x19
  402e78:	bl	406460 <ferror@plt+0x3ab0>
  402e7c:	tbnz	w0, #31, 402f28 <ferror@plt+0x578>
  402e80:	mov	w0, wzr
  402e84:	bl	402970 <scols_init_debug@plt>
  402e88:	bl	405184 <ferror@plt+0x27d4>
  402e8c:	adrp	x20, 419000 <ferror@plt+0x16650>
  402e90:	str	x0, [x20, #1048]
  402e94:	cbz	x0, 403010 <ferror@plt+0x660>
  402e98:	mov	w0, #0x9                   	// #9
  402e9c:	bl	40363c <ferror@plt+0xc8c>
  402ea0:	adrp	x21, 419000 <ferror@plt+0x16650>
  402ea4:	cbz	w0, 402ebc <ferror@plt+0x50c>
  402ea8:	mov	w0, #0x10                  	// #16
  402eac:	mov	w1, #0x3                   	// #3
  402eb0:	mov	w2, wzr
  402eb4:	bl	4027e0 <socket@plt>
  402eb8:	str	w0, [x21, #880]
  402ebc:	mov	w0, #0xa                   	// #10
  402ec0:	bl	40363c <ferror@plt+0xc8c>
  402ec4:	cbz	w0, 402edc <ferror@plt+0x52c>
  402ec8:	adrp	x0, 407000 <ferror@plt+0x4650>
  402ecc:	add	x0, x0, #0xa3f
  402ed0:	bl	4023a0 <mnt_new_table_from_file@plt>
  402ed4:	str	x0, [sp, #104]
  402ed8:	cbz	x0, 40304c <ferror@plt+0x69c>
  402edc:	add	x0, sp, #0x10
  402ee0:	bl	403680 <ferror@plt+0xcd0>
  402ee4:	mov	w19, w0
  402ee8:	cbz	w0, 402ef4 <ferror@plt+0x544>
  402eec:	cbnz	w19, 402f3c <ferror@plt+0x58c>
  402ef0:	b	402f04 <ferror@plt+0x554>
  402ef4:	add	x0, sp, #0x10
  402ef8:	bl	4037c8 <ferror@plt+0xe18>
  402efc:	mov	w19, w0
  402f00:	cbnz	w19, 402f3c <ferror@plt+0x58c>
  402f04:	ldr	x1, [sp, #56]
  402f08:	cbz	x1, 402f30 <ferror@plt+0x580>
  402f0c:	add	x0, sp, #0x10
  402f10:	bl	4038bc <ferror@plt+0xf0c>
  402f14:	cbz	x0, 403070 <ferror@plt+0x6c0>
  402f18:	mov	x1, x0
  402f1c:	add	x0, sp, #0x10
  402f20:	bl	4038f0 <ferror@plt+0xf40>
  402f24:	b	402f38 <ferror@plt+0x588>
  402f28:	mov	w0, #0x1                   	// #1
  402f2c:	b	402f60 <ferror@plt+0x5b0>
  402f30:	add	x0, sp, #0x10
  402f34:	bl	403988 <ferror@plt+0xfd8>
  402f38:	mov	w19, w0
  402f3c:	ldr	x0, [sp, #104]
  402f40:	bl	402920 <mnt_free_table@plt>
  402f44:	ldr	w0, [x21, #880]
  402f48:	tbnz	w0, #31, 402f50 <ferror@plt+0x5a0>
  402f4c:	bl	402630 <close@plt>
  402f50:	ldr	x0, [x20, #1048]
  402f54:	bl	4051a0 <ferror@plt+0x27f0>
  402f58:	cmp	w19, #0x0
  402f5c:	cset	w0, ne  // ne = any
  402f60:	ldp	x20, x19, [sp, #192]
  402f64:	ldp	x22, x21, [sp, #176]
  402f68:	ldp	x24, x23, [sp, #160]
  402f6c:	ldp	x26, x25, [sp, #144]
  402f70:	ldp	x28, x27, [sp, #128]
  402f74:	ldp	x29, x30, [sp, #112]
  402f78:	add	sp, sp, #0xd0
  402f7c:	ret
  402f80:	adrp	x8, 419000 <ferror@plt+0x16650>
  402f84:	ldr	x19, [x8, #888]
  402f88:	adrp	x1, 407000 <ferror@plt+0x4650>
  402f8c:	add	x1, x1, #0x9b2
  402f90:	mov	w2, #0x5                   	// #5
  402f94:	mov	x0, xzr
  402f98:	bl	402880 <dcgettext@plt>
  402f9c:	adrp	x8, 419000 <ferror@plt+0x16650>
  402fa0:	ldr	x2, [x8, #920]
  402fa4:	mov	x1, x0
  402fa8:	mov	x0, x19
  402fac:	bl	402950 <fprintf@plt>
  402fb0:	mov	w0, #0x1                   	// #1
  402fb4:	bl	402370 <exit@plt>
  402fb8:	adrp	x1, 407000 <ferror@plt+0x4650>
  402fbc:	add	x1, x1, #0x994
  402fc0:	mov	w2, #0x5                   	// #5
  402fc4:	mov	x0, xzr
  402fc8:	bl	402880 <dcgettext@plt>
  402fcc:	adrp	x8, 419000 <ferror@plt+0x16650>
  402fd0:	ldr	x1, [x8, #920]
  402fd4:	adrp	x2, 407000 <ferror@plt+0x4650>
  402fd8:	add	x2, x2, #0x9a0
  402fdc:	bl	4028f0 <printf@plt>
  402fe0:	mov	w0, wzr
  402fe4:	bl	402370 <exit@plt>
  402fe8:	bl	4032c4 <ferror@plt+0x914>
  402fec:	adrp	x1, 407000 <ferror@plt+0x4650>
  402ff0:	add	x1, x1, #0x979
  402ff4:	mov	w2, #0x5                   	// #5
  402ff8:	mov	x0, xzr
  402ffc:	bl	402880 <dcgettext@plt>
  403000:	ldr	x2, [x24, #896]
  403004:	mov	x1, x0
  403008:	mov	w0, #0x1                   	// #1
  40300c:	bl	4028b0 <errx@plt>
  403010:	adrp	x1, 407000 <ferror@plt+0x4650>
  403014:	add	x1, x1, #0xa22
  403018:	mov	w2, #0x5                   	// #5
  40301c:	bl	402880 <dcgettext@plt>
  403020:	mov	x1, x0
  403024:	mov	w0, #0x1                   	// #1
  403028:	bl	402980 <err@plt>
  40302c:	adrp	x1, 407000 <ferror@plt+0x4650>
  403030:	add	x1, x1, #0x9d9
  403034:	mov	w2, #0x5                   	// #5
  403038:	mov	x0, xzr
  40303c:	bl	402880 <dcgettext@plt>
  403040:	mov	x1, x0
  403044:	mov	w0, #0x1                   	// #1
  403048:	bl	4028b0 <errx@plt>
  40304c:	adrp	x1, 407000 <ferror@plt+0x4650>
  403050:	add	x1, x1, #0xa54
  403054:	mov	w2, #0x5                   	// #5
  403058:	bl	402880 <dcgettext@plt>
  40305c:	adrp	x2, 407000 <ferror@plt+0x4650>
  403060:	mov	x1, x0
  403064:	add	x2, x2, #0xa3f
  403068:	mov	w0, #0x20                  	// #32
  40306c:	bl	402980 <err@plt>
  403070:	adrp	x1, 407000 <ferror@plt+0x4650>
  403074:	add	x1, x1, #0xa67
  403078:	mov	w2, #0x5                   	// #5
  40307c:	bl	402880 <dcgettext@plt>
  403080:	ldr	x2, [sp, #56]
  403084:	b	403004 <ferror@plt+0x654>
  403088:	stp	x29, x30, [sp, #-16]!
  40308c:	adrp	x0, 403000 <ferror@plt+0x650>
  403090:	add	x0, x0, #0xa24
  403094:	mov	x29, sp
  403098:	bl	407438 <ferror@plt+0x4a88>
  40309c:	ldp	x29, x30, [sp], #16
  4030a0:	ret
  4030a4:	stp	x29, x30, [sp, #-32]!
  4030a8:	adrp	x0, 407000 <ferror@plt+0x4650>
  4030ac:	add	x0, x0, #0xa8c
  4030b0:	stp	x20, x19, [sp, #16]
  4030b4:	mov	x29, sp
  4030b8:	bl	402930 <getenv@plt>
  4030bc:	adrp	x20, 419000 <ferror@plt+0x16650>
  4030c0:	ldrb	w8, [x20, #1056]
  4030c4:	tbnz	w8, #1, 4030d4 <ferror@plt+0x724>
  4030c8:	cbz	x0, 4030d0 <ferror@plt+0x720>
  4030cc:	bl	403b0c <ferror@plt+0x115c>
  4030d0:	str	w0, [x20, #1056]
  4030d4:	ldr	w8, [x20, #1056]
  4030d8:	cbz	w8, 403104 <ferror@plt+0x754>
  4030dc:	bl	402430 <getuid@plt>
  4030e0:	mov	w19, w0
  4030e4:	bl	4023f0 <geteuid@plt>
  4030e8:	cmp	w19, w0
  4030ec:	b.ne	40311c <ferror@plt+0x76c>  // b.any
  4030f0:	bl	402730 <getgid@plt>
  4030f4:	mov	w19, w0
  4030f8:	bl	4023c0 <getegid@plt>
  4030fc:	cmp	w19, w0
  403100:	b.ne	40311c <ferror@plt+0x76c>  // b.any
  403104:	ldr	w8, [x20, #1056]
  403108:	orr	w8, w8, #0x2
  40310c:	str	w8, [x20, #1056]
  403110:	ldp	x20, x19, [sp, #16]
  403114:	ldp	x29, x30, [sp], #32
  403118:	ret
  40311c:	ldr	w8, [x20, #1056]
  403120:	adrp	x9, 419000 <ferror@plt+0x16650>
  403124:	ldr	x19, [x9, #888]
  403128:	orr	w8, w8, #0x1000000
  40312c:	str	w8, [x20, #1056]
  403130:	bl	4024f0 <getpid@plt>
  403134:	adrp	x1, 407000 <ferror@plt+0x4650>
  403138:	adrp	x3, 407000 <ferror@plt+0x4650>
  40313c:	mov	w2, w0
  403140:	add	x1, x1, #0xa97
  403144:	add	x3, x3, #0xad0
  403148:	mov	x0, x19
  40314c:	bl	402950 <fprintf@plt>
  403150:	b	403104 <ferror@plt+0x754>
  403154:	stp	x29, x30, [sp, #-64]!
  403158:	cmp	w0, #0x4a
  40315c:	stp	x24, x23, [sp, #16]
  403160:	stp	x22, x21, [sp, #32]
  403164:	stp	x20, x19, [sp, #48]
  403168:	mov	x29, sp
  40316c:	b.lt	40325c <ferror@plt+0x8ac>  // b.tstop
  403170:	adrp	x8, 407000 <ferror@plt+0x4650>
  403174:	mov	w9, #0x4a                  	// #74
  403178:	add	x8, x8, #0x68c
  40317c:	cmp	w9, w0
  403180:	b.eq	403198 <ferror@plt+0x7e8>  // b.none
  403184:	ldr	w9, [x8], #4
  403188:	cbz	w9, 40325c <ferror@plt+0x8ac>
  40318c:	cmp	w9, w0
  403190:	b.le	40317c <ferror@plt+0x7cc>
  403194:	b	40325c <ferror@plt+0x8ac>
  403198:	ldr	w8, [x1]
  40319c:	cbz	w8, 403258 <ferror@plt+0x8a8>
  4031a0:	cmp	w8, w0
  4031a4:	b.eq	40325c <ferror@plt+0x8ac>  // b.none
  4031a8:	adrp	x22, 419000 <ferror@plt+0x16650>
  4031ac:	ldr	x19, [x22, #888]
  4031b0:	adrp	x1, 407000 <ferror@plt+0x4650>
  4031b4:	add	x1, x1, #0xad5
  4031b8:	mov	w2, #0x5                   	// #5
  4031bc:	mov	x0, xzr
  4031c0:	bl	402880 <dcgettext@plt>
  4031c4:	adrp	x8, 419000 <ferror@plt+0x16650>
  4031c8:	ldr	x2, [x8, #920]
  4031cc:	mov	x1, x0
  4031d0:	mov	x0, x19
  4031d4:	bl	402950 <fprintf@plt>
  4031d8:	adrp	x24, 407000 <ferror@plt+0x4650>
  4031dc:	adrp	x19, 407000 <ferror@plt+0x4650>
  4031e0:	adrp	x20, 407000 <ferror@plt+0x4650>
  4031e4:	mov	x23, xzr
  4031e8:	add	x24, x24, #0x688
  4031ec:	add	x19, x19, #0xafd
  4031f0:	add	x20, x20, #0xaf7
  4031f4:	ldr	w21, [x24, x23]
  4031f8:	cbz	w21, 403244 <ferror@plt+0x894>
  4031fc:	mov	w0, w21
  403200:	bl	403b5c <ferror@plt+0x11ac>
  403204:	cbnz	x0, 403228 <ferror@plt+0x878>
  403208:	mov	w0, w21
  40320c:	bl	403b98 <ferror@plt+0x11e8>
  403210:	cbz	w0, 403238 <ferror@plt+0x888>
  403214:	ldr	x0, [x22, #888]
  403218:	mov	x1, x19
  40321c:	mov	w2, w21
  403220:	bl	402950 <fprintf@plt>
  403224:	b	403238 <ferror@plt+0x888>
  403228:	mov	x2, x0
  40322c:	ldr	x0, [x22, #888]
  403230:	mov	x1, x20
  403234:	bl	402950 <fprintf@plt>
  403238:	add	x23, x23, #0x4
  40323c:	cmp	x23, #0x3c
  403240:	b.ne	4031f4 <ferror@plt+0x844>  // b.any
  403244:	ldr	x1, [x22, #888]
  403248:	mov	w0, #0xa                   	// #10
  40324c:	bl	402460 <fputc@plt>
  403250:	mov	w0, #0x1                   	// #1
  403254:	bl	402370 <exit@plt>
  403258:	str	w0, [x1]
  40325c:	ldp	x20, x19, [sp, #48]
  403260:	ldp	x22, x21, [sp, #32]
  403264:	ldp	x24, x23, [sp, #16]
  403268:	ldp	x29, x30, [sp], #64
  40326c:	ret
  403270:	stp	x29, x30, [sp, #-48]!
  403274:	str	x21, [sp, #16]
  403278:	adrp	x21, 407000 <ferror@plt+0x4650>
  40327c:	stp	x20, x19, [sp, #32]
  403280:	mov	x20, x0
  403284:	mov	x19, xzr
  403288:	add	x21, x21, #0x708
  40328c:	mov	x29, sp
  403290:	ldr	x0, [x21, x19, lsl #3]
  403294:	mov	x1, x20
  403298:	bl	4026b0 <strcmp@plt>
  40329c:	cbz	w0, 4032b0 <ferror@plt+0x900>
  4032a0:	add	x19, x19, #0x1
  4032a4:	cmp	x19, #0x7
  4032a8:	b.ne	403290 <ferror@plt+0x8e0>  // b.any
  4032ac:	mov	w19, #0xffffffff            	// #-1
  4032b0:	mov	w0, w19
  4032b4:	ldp	x20, x19, [sp, #32]
  4032b8:	ldr	x21, [sp, #16]
  4032bc:	ldp	x29, x30, [sp], #48
  4032c0:	ret
  4032c4:	stp	x29, x30, [sp, #-64]!
  4032c8:	adrp	x8, 419000 <ferror@plt+0x16650>
  4032cc:	stp	x20, x19, [sp, #48]
  4032d0:	ldr	x19, [x8, #912]
  4032d4:	adrp	x1, 407000 <ferror@plt+0x4650>
  4032d8:	add	x1, x1, #0xb1e
  4032dc:	mov	w2, #0x5                   	// #5
  4032e0:	mov	x0, xzr
  4032e4:	str	x23, [sp, #16]
  4032e8:	stp	x22, x21, [sp, #32]
  4032ec:	mov	x29, sp
  4032f0:	bl	402880 <dcgettext@plt>
  4032f4:	mov	x1, x19
  4032f8:	bl	402350 <fputs@plt>
  4032fc:	adrp	x1, 407000 <ferror@plt+0x4650>
  403300:	add	x1, x1, #0xb27
  403304:	mov	w2, #0x5                   	// #5
  403308:	mov	x0, xzr
  40330c:	bl	402880 <dcgettext@plt>
  403310:	adrp	x8, 419000 <ferror@plt+0x16650>
  403314:	ldr	x2, [x8, #920]
  403318:	mov	x1, x0
  40331c:	mov	x0, x19
  403320:	bl	402950 <fprintf@plt>
  403324:	mov	w0, #0xa                   	// #10
  403328:	mov	x1, x19
  40332c:	bl	402460 <fputc@plt>
  403330:	adrp	x1, 407000 <ferror@plt+0x4650>
  403334:	add	x1, x1, #0xb44
  403338:	mov	w2, #0x5                   	// #5
  40333c:	mov	x0, xzr
  403340:	bl	402880 <dcgettext@plt>
  403344:	mov	x1, x19
  403348:	bl	402350 <fputs@plt>
  40334c:	adrp	x1, 407000 <ferror@plt+0x4650>
  403350:	add	x1, x1, #0xb5d
  403354:	mov	w2, #0x5                   	// #5
  403358:	mov	x0, xzr
  40335c:	bl	402880 <dcgettext@plt>
  403360:	mov	x1, x19
  403364:	bl	402350 <fputs@plt>
  403368:	adrp	x1, 407000 <ferror@plt+0x4650>
  40336c:	add	x1, x1, #0xb68
  403370:	mov	w2, #0x5                   	// #5
  403374:	mov	x0, xzr
  403378:	bl	402880 <dcgettext@plt>
  40337c:	mov	x1, x19
  403380:	bl	402350 <fputs@plt>
  403384:	adrp	x1, 407000 <ferror@plt+0x4650>
  403388:	add	x1, x1, #0xb98
  40338c:	mov	w2, #0x5                   	// #5
  403390:	mov	x0, xzr
  403394:	bl	402880 <dcgettext@plt>
  403398:	mov	x1, x19
  40339c:	bl	402350 <fputs@plt>
  4033a0:	adrp	x1, 407000 <ferror@plt+0x4650>
  4033a4:	add	x1, x1, #0xbc8
  4033a8:	mov	w2, #0x5                   	// #5
  4033ac:	mov	x0, xzr
  4033b0:	bl	402880 <dcgettext@plt>
  4033b4:	mov	x1, x19
  4033b8:	bl	402350 <fputs@plt>
  4033bc:	adrp	x1, 407000 <ferror@plt+0x4650>
  4033c0:	add	x1, x1, #0xbf6
  4033c4:	mov	w2, #0x5                   	// #5
  4033c8:	mov	x0, xzr
  4033cc:	bl	402880 <dcgettext@plt>
  4033d0:	mov	x1, x19
  4033d4:	bl	402350 <fputs@plt>
  4033d8:	adrp	x1, 407000 <ferror@plt+0x4650>
  4033dc:	add	x1, x1, #0xc32
  4033e0:	mov	w2, #0x5                   	// #5
  4033e4:	mov	x0, xzr
  4033e8:	bl	402880 <dcgettext@plt>
  4033ec:	mov	x1, x19
  4033f0:	bl	402350 <fputs@plt>
  4033f4:	adrp	x1, 407000 <ferror@plt+0x4650>
  4033f8:	add	x1, x1, #0xc5e
  4033fc:	mov	w2, #0x5                   	// #5
  403400:	mov	x0, xzr
  403404:	bl	402880 <dcgettext@plt>
  403408:	mov	x1, x19
  40340c:	bl	402350 <fputs@plt>
  403410:	adrp	x1, 407000 <ferror@plt+0x4650>
  403414:	add	x1, x1, #0xc90
  403418:	mov	w2, #0x5                   	// #5
  40341c:	mov	x0, xzr
  403420:	bl	402880 <dcgettext@plt>
  403424:	mov	x1, x19
  403428:	bl	402350 <fputs@plt>
  40342c:	adrp	x1, 407000 <ferror@plt+0x4650>
  403430:	add	x1, x1, #0xcc3
  403434:	mov	w2, #0x5                   	// #5
  403438:	mov	x0, xzr
  40343c:	bl	402880 <dcgettext@plt>
  403440:	mov	x1, x19
  403444:	bl	402350 <fputs@plt>
  403448:	adrp	x1, 407000 <ferror@plt+0x4650>
  40344c:	add	x1, x1, #0xcfb
  403450:	mov	w2, #0x5                   	// #5
  403454:	mov	x0, xzr
  403458:	bl	402880 <dcgettext@plt>
  40345c:	mov	x1, x19
  403460:	bl	402350 <fputs@plt>
  403464:	adrp	x1, 407000 <ferror@plt+0x4650>
  403468:	add	x1, x1, #0xd38
  40346c:	mov	w2, #0x5                   	// #5
  403470:	mov	x0, xzr
  403474:	bl	402880 <dcgettext@plt>
  403478:	mov	x1, x19
  40347c:	bl	402350 <fputs@plt>
  403480:	mov	w0, #0xa                   	// #10
  403484:	mov	x1, x19
  403488:	bl	402460 <fputc@plt>
  40348c:	adrp	x1, 407000 <ferror@plt+0x4650>
  403490:	add	x1, x1, #0xda5
  403494:	mov	w2, #0x5                   	// #5
  403498:	mov	x0, xzr
  40349c:	bl	402880 <dcgettext@plt>
  4034a0:	adrp	x1, 407000 <ferror@plt+0x4650>
  4034a4:	mov	x20, x0
  4034a8:	add	x1, x1, #0xdc6
  4034ac:	mov	w2, #0x5                   	// #5
  4034b0:	mov	x0, xzr
  4034b4:	bl	402880 <dcgettext@plt>
  4034b8:	mov	x4, x0
  4034bc:	adrp	x0, 407000 <ferror@plt+0x4650>
  4034c0:	adrp	x1, 407000 <ferror@plt+0x4650>
  4034c4:	adrp	x3, 407000 <ferror@plt+0x4650>
  4034c8:	add	x0, x0, #0xd88
  4034cc:	add	x1, x1, #0xd99
  4034d0:	add	x3, x3, #0xdb7
  4034d4:	mov	x2, x20
  4034d8:	bl	4028f0 <printf@plt>
  4034dc:	adrp	x1, 407000 <ferror@plt+0x4650>
  4034e0:	add	x1, x1, #0xdd6
  4034e4:	mov	w2, #0x5                   	// #5
  4034e8:	mov	x0, xzr
  4034ec:	bl	402880 <dcgettext@plt>
  4034f0:	mov	x1, x19
  4034f4:	bl	402350 <fputs@plt>
  4034f8:	adrp	x23, 407000 <ferror@plt+0x4650>
  4034fc:	adrp	x20, 407000 <ferror@plt+0x4650>
  403500:	mov	x22, xzr
  403504:	add	x23, x23, #0x740
  403508:	add	x20, x20, #0xdf2
  40350c:	add	x8, x23, x22
  403510:	ldr	x1, [x8, #24]
  403514:	ldr	x21, [x8]
  403518:	mov	w2, #0x5                   	// #5
  40351c:	mov	x0, xzr
  403520:	bl	402880 <dcgettext@plt>
  403524:	mov	x3, x0
  403528:	mov	x0, x19
  40352c:	mov	x1, x20
  403530:	mov	x2, x21
  403534:	bl	402950 <fprintf@plt>
  403538:	add	x22, x22, #0x28
  40353c:	cmp	x22, #0x1b8
  403540:	b.ne	40350c <ferror@plt+0xb5c>  // b.any
  403544:	adrp	x1, 407000 <ferror@plt+0x4650>
  403548:	add	x1, x1, #0xdfd
  40354c:	mov	w2, #0x5                   	// #5
  403550:	mov	x0, xzr
  403554:	bl	402880 <dcgettext@plt>
  403558:	adrp	x1, 407000 <ferror@plt+0x4650>
  40355c:	add	x1, x1, #0xe18
  403560:	bl	4028f0 <printf@plt>
  403564:	mov	w0, wzr
  403568:	bl	402370 <exit@plt>
  40356c:	stp	x29, x30, [sp, #-64]!
  403570:	stp	x24, x23, [sp, #16]
  403574:	stp	x22, x21, [sp, #32]
  403578:	stp	x20, x19, [sp, #48]
  40357c:	mov	x29, sp
  403580:	cbz	x0, 40361c <ferror@plt+0xc6c>
  403584:	adrp	x24, 407000 <ferror@plt+0x4650>
  403588:	mov	x20, x1
  40358c:	mov	x19, x0
  403590:	mov	x23, xzr
  403594:	add	x24, x24, #0x740
  403598:	b	4035c0 <ferror@plt+0xc10>
  40359c:	ldrb	w8, [x22, x20]
  4035a0:	cmp	w8, #0x0
  4035a4:	cset	w8, ne  // ne = any
  4035a8:	csel	w21, w23, w21, eq  // eq = none
  4035ac:	tbz	w8, #0, 403604 <ferror@plt+0xc54>
  4035b0:	add	x23, x23, #0x1
  4035b4:	cmp	x23, #0xb
  4035b8:	add	x24, x24, #0x28
  4035bc:	b.eq	4035e4 <ferror@plt+0xc34>  // b.none
  4035c0:	ldr	x22, [x24]
  4035c4:	mov	x0, x19
  4035c8:	mov	x2, x20
  4035cc:	mov	x1, x22
  4035d0:	bl	402760 <strncasecmp@plt>
  4035d4:	cbz	w0, 40359c <ferror@plt+0xbec>
  4035d8:	mov	w8, #0x1                   	// #1
  4035dc:	tbnz	w8, #0, 4035b0 <ferror@plt+0xc00>
  4035e0:	b	403604 <ferror@plt+0xc54>
  4035e4:	adrp	x1, 407000 <ferror@plt+0x4650>
  4035e8:	add	x1, x1, #0xfcc
  4035ec:	mov	w2, #0x5                   	// #5
  4035f0:	mov	x0, xzr
  4035f4:	bl	402880 <dcgettext@plt>
  4035f8:	mov	x1, x19
  4035fc:	bl	402820 <warnx@plt>
  403600:	mov	w21, #0xffffffff            	// #-1
  403604:	mov	w0, w21
  403608:	ldp	x20, x19, [sp, #48]
  40360c:	ldp	x22, x21, [sp, #32]
  403610:	ldp	x24, x23, [sp, #16]
  403614:	ldp	x29, x30, [sp], #64
  403618:	ret
  40361c:	adrp	x0, 407000 <ferror@plt+0x4650>
  403620:	adrp	x1, 407000 <ferror@plt+0x4650>
  403624:	adrp	x3, 407000 <ferror@plt+0x4650>
  403628:	add	x0, x0, #0xf8a
  40362c:	add	x1, x1, #0xf8f
  403630:	add	x3, x3, #0xfa0
  403634:	mov	w2, #0xd7                  	// #215
  403638:	bl	402900 <__assert_fail@plt>
  40363c:	adrp	x9, 419000 <ferror@plt+0x16650>
  403640:	ldr	x8, [x9, #952]
  403644:	cbz	x8, 403670 <ferror@plt+0xcc0>
  403648:	ldr	x9, [x9, #952]
  40364c:	adrp	x10, 419000 <ferror@plt+0x16650>
  403650:	mov	x8, xzr
  403654:	add	x10, x10, #0x3c0
  403658:	ldr	w11, [x10, x8, lsl #2]
  40365c:	cmp	w11, w0
  403660:	b.eq	403678 <ferror@plt+0xcc8>  // b.none
  403664:	add	x8, x8, #0x1
  403668:	cmp	x8, x9
  40366c:	b.cc	403658 <ferror@plt+0xca8>  // b.lo, b.ul, b.last
  403670:	mov	w0, wzr
  403674:	ret
  403678:	mov	w0, #0x1                   	// #1
  40367c:	ret
  403680:	sub	sp, sp, #0x50
  403684:	stp	x22, x21, [sp, #48]
  403688:	adrp	x22, 419000 <ferror@plt+0x16650>
  40368c:	ldrb	w8, [x22, #1056]
  403690:	stp	x20, x19, [sp, #64]
  403694:	mov	x20, x0
  403698:	stp	x29, x30, [sp, #16]
  40369c:	stp	x24, x23, [sp, #32]
  4036a0:	add	x29, sp, #0x10
  4036a4:	tbnz	w8, #2, 403788 <ferror@plt+0xdd8>
  4036a8:	bl	406fd8 <ferror@plt+0x4628>
  4036ac:	mov	x19, x0
  4036b0:	cbz	x0, 403734 <ferror@plt+0xd84>
  4036b4:	sub	x1, x29, #0x4
  4036b8:	mov	x0, x19
  4036bc:	bl	407090 <ferror@plt+0x46e0>
  4036c0:	cbnz	w0, 403704 <ferror@plt+0xd54>
  4036c4:	mov	w23, #0x1                   	// #1
  4036c8:	mov	w24, #0x2801                	// #10241
  4036cc:	ldur	w1, [x29, #-4]
  4036d0:	mov	x0, x20
  4036d4:	bl	403c38 <ferror@plt+0x1288>
  4036d8:	add	w8, w0, #0xd
  4036dc:	mov	w21, w0
  4036e0:	cmp	w8, #0xd
  4036e4:	b.hi	403708 <ferror@plt+0xd58>  // b.pmore
  4036e8:	lsl	w8, w23, w8
  4036ec:	tst	w8, w24
  4036f0:	b.eq	403708 <ferror@plt+0xd58>  // b.none
  4036f4:	sub	x1, x29, #0x4
  4036f8:	mov	x0, x19
  4036fc:	bl	407090 <ferror@plt+0x46e0>
  403700:	cbz	w0, 4036cc <ferror@plt+0xd1c>
  403704:	mov	w21, wzr
  403708:	ldrb	w8, [x22, #1056]
  40370c:	tbnz	w8, #2, 403748 <ferror@plt+0xd98>
  403710:	mov	x0, x19
  403714:	bl	407028 <ferror@plt+0x4678>
  403718:	mov	w0, w21
  40371c:	ldp	x20, x19, [sp, #64]
  403720:	ldp	x22, x21, [sp, #48]
  403724:	ldp	x24, x23, [sp, #32]
  403728:	ldp	x29, x30, [sp, #16]
  40372c:	add	sp, sp, #0x50
  403730:	ret
  403734:	bl	402910 <__errno_location@plt>
  403738:	ldr	w8, [x0]
  40373c:	neg	w21, w8
  403740:	ldrb	w8, [x22, #1056]
  403744:	tbz	w8, #2, 403710 <ferror@plt+0xd60>
  403748:	adrp	x8, 419000 <ferror@plt+0x16650>
  40374c:	ldr	x20, [x8, #888]
  403750:	bl	4024f0 <getpid@plt>
  403754:	adrp	x1, 407000 <ferror@plt+0x4650>
  403758:	adrp	x3, 407000 <ferror@plt+0x4650>
  40375c:	adrp	x4, 407000 <ferror@plt+0x4650>
  403760:	mov	w2, w0
  403764:	add	x1, x1, #0xfdf
  403768:	add	x3, x3, #0xad0
  40376c:	add	x4, x4, #0xfed
  403770:	mov	x0, x20
  403774:	bl	402950 <fprintf@plt>
  403778:	adrp	x0, 408000 <ferror@plt+0x5650>
  40377c:	add	x0, x0, #0x0
  403780:	bl	403ba8 <ferror@plt+0x11f8>
  403784:	b	403710 <ferror@plt+0xd60>
  403788:	adrp	x8, 419000 <ferror@plt+0x16650>
  40378c:	ldr	x19, [x8, #888]
  403790:	bl	4024f0 <getpid@plt>
  403794:	adrp	x1, 407000 <ferror@plt+0x4650>
  403798:	adrp	x3, 407000 <ferror@plt+0x4650>
  40379c:	adrp	x4, 407000 <ferror@plt+0x4650>
  4037a0:	mov	w2, w0
  4037a4:	add	x1, x1, #0xfdf
  4037a8:	add	x3, x3, #0xad0
  4037ac:	add	x4, x4, #0xfed
  4037b0:	mov	x0, x19
  4037b4:	bl	402950 <fprintf@plt>
  4037b8:	adrp	x0, 407000 <ferror@plt+0x4650>
  4037bc:	add	x0, x0, #0xff2
  4037c0:	bl	403ba8 <ferror@plt+0x11f8>
  4037c4:	b	4036a8 <ferror@plt+0xcf8>
  4037c8:	stp	x29, x30, [sp, #-64]!
  4037cc:	adrp	x8, 419000 <ferror@plt+0x16650>
  4037d0:	ldrb	w8, [x8, #1056]
  4037d4:	stp	x20, x19, [sp, #48]
  4037d8:	mov	x19, x0
  4037dc:	stp	x24, x23, [sp, #16]
  4037e0:	stp	x22, x21, [sp, #32]
  4037e4:	mov	x29, sp
  4037e8:	tbnz	w8, #3, 40387c <ferror@plt+0xecc>
  4037ec:	ldr	x23, [x19]
  4037f0:	b	4037f8 <ferror@plt+0xe48>
  4037f4:	ldr	x23, [x23]
  4037f8:	cmp	x23, x19
  4037fc:	b.eq	40385c <ferror@plt+0xeac>  // b.none
  403800:	mov	x20, xzr
  403804:	sub	x21, x23, #0xc0
  403808:	sub	x24, x23, #0xa8
  40380c:	b	403828 <ferror@plt+0xe78>
  403810:	mov	x0, x19
  403814:	mov	x2, x21
  403818:	bl	404498 <ferror@plt+0x1ae8>
  40381c:	add	x20, x20, #0x1
  403820:	cmp	x20, #0x7
  403824:	b.eq	4037f4 <ferror@plt+0xe44>  // b.none
  403828:	ldr	x22, [x24, x20, lsl #3]
  40382c:	cbz	x22, 40381c <ferror@plt+0xe6c>
  403830:	mov	x0, x19
  403834:	mov	x1, x22
  403838:	bl	4038bc <ferror@plt+0xf0c>
  40383c:	mov	x1, x0
  403840:	cbnz	x0, 403810 <ferror@plt+0xe60>
  403844:	mov	x0, x19
  403848:	mov	w1, w20
  40384c:	mov	x2, x22
  403850:	bl	4043d4 <ferror@plt+0x1a24>
  403854:	mov	x1, x0
  403858:	b	403810 <ferror@plt+0xe60>
  40385c:	add	x0, x19, #0x10
  403860:	bl	4045b8 <ferror@plt+0x1c08>
  403864:	ldp	x20, x19, [sp, #48]
  403868:	ldp	x22, x21, [sp, #32]
  40386c:	ldp	x24, x23, [sp, #16]
  403870:	mov	w0, wzr
  403874:	ldp	x29, x30, [sp], #64
  403878:	ret
  40387c:	adrp	x8, 419000 <ferror@plt+0x16650>
  403880:	ldr	x20, [x8, #888]
  403884:	bl	4024f0 <getpid@plt>
  403888:	adrp	x1, 407000 <ferror@plt+0x4650>
  40388c:	adrp	x3, 407000 <ferror@plt+0x4650>
  403890:	adrp	x4, 407000 <ferror@plt+0x4650>
  403894:	mov	w2, w0
  403898:	add	x1, x1, #0xfdf
  40389c:	add	x3, x3, #0xad0
  4038a0:	add	x4, x4, #0xe20
  4038a4:	mov	x0, x20
  4038a8:	bl	402950 <fprintf@plt>
  4038ac:	adrp	x0, 408000 <ferror@plt+0x5650>
  4038b0:	add	x0, x0, #0x67
  4038b4:	bl	403ba8 <ferror@plt+0x11f8>
  4038b8:	b	4037ec <ferror@plt+0xe3c>
  4038bc:	add	x8, x0, #0x10
  4038c0:	mov	x9, x8
  4038c4:	ldr	x9, [x9]
  4038c8:	cmp	x9, x8
  4038cc:	b.eq	4038e8 <ferror@plt+0xf38>  // b.none
  4038d0:	mov	x10, x9
  4038d4:	ldr	x11, [x10, #-32]!
  4038d8:	cmp	x11, x1
  4038dc:	csel	x0, x10, x0, eq  // eq = none
  4038e0:	b.ne	4038c4 <ferror@plt+0xf14>  // b.any
  4038e4:	ret
  4038e8:	mov	x0, xzr
  4038ec:	ret
  4038f0:	stp	x29, x30, [sp, #-64]!
  4038f4:	str	x23, [sp, #16]
  4038f8:	stp	x22, x21, [sp, #32]
  4038fc:	stp	x20, x19, [sp, #48]
  403900:	mov	x29, sp
  403904:	mov	x20, x1
  403908:	mov	x21, x0
  40390c:	bl	404840 <ferror@plt+0x1e90>
  403910:	cbz	x0, 403970 <ferror@plt+0xfc0>
  403914:	mov	x22, x20
  403918:	ldr	x23, [x22, #48]!
  40391c:	mov	x19, x0
  403920:	b	403928 <ferror@plt+0xf78>
  403924:	ldr	x23, [x23]
  403928:	cmp	x23, x22
  40392c:	b.eq	403958 <ferror@plt+0xfa8>  // b.none
  403930:	ldrsw	x8, [x20, #8]
  403934:	sub	x8, x23, x8, lsl #4
  403938:	ldr	x9, [x8, #128]
  40393c:	cbnz	x9, 403924 <ferror@plt+0xf74>
  403940:	sub	x2, x8, #0x50
  403944:	mov	x0, x21
  403948:	mov	x1, x19
  40394c:	mov	x3, x20
  403950:	bl	404a14 <ferror@plt+0x2064>
  403954:	b	403924 <ferror@plt+0xf74>
  403958:	mov	x0, x19
  40395c:	bl	402810 <scols_print_table@plt>
  403960:	mov	x0, x19
  403964:	bl	402620 <scols_unref_table@plt>
  403968:	mov	w0, wzr
  40396c:	b	403974 <ferror@plt+0xfc4>
  403970:	mov	w0, #0xfffffff4            	// #-12
  403974:	ldp	x20, x19, [sp, #48]
  403978:	ldp	x22, x21, [sp, #32]
  40397c:	ldr	x23, [sp, #16]
  403980:	ldp	x29, x30, [sp], #64
  403984:	ret
  403988:	stp	x29, x30, [sp, #-64]!
  40398c:	str	x23, [sp, #16]
  403990:	stp	x22, x21, [sp, #32]
  403994:	stp	x20, x19, [sp, #48]
  403998:	mov	x29, sp
  40399c:	mov	x20, x0
  4039a0:	bl	404840 <ferror@plt+0x1e90>
  4039a4:	cbz	x0, 403a0c <ferror@plt+0x105c>
  4039a8:	mov	x22, x20
  4039ac:	ldr	x23, [x22, #16]!
  4039b0:	mov	x19, x0
  4039b4:	b	4039d0 <ferror@plt+0x1020>
  4039b8:	ldur	x3, [x23, #-8]
  4039bc:	mov	x0, x20
  4039c0:	mov	x1, x19
  4039c4:	mov	x2, x21
  4039c8:	bl	404b60 <ferror@plt+0x21b0>
  4039cc:	ldr	x23, [x23]
  4039d0:	cmp	x23, x22
  4039d4:	b.eq	4039f4 <ferror@plt+0x1044>  // b.none
  4039d8:	ldr	w1, [x20, #32]
  4039dc:	sub	x21, x23, #0x20
  4039e0:	cbz	w1, 4039b8 <ferror@plt+0x1008>
  4039e4:	mov	x0, x21
  4039e8:	bl	405128 <ferror@plt+0x2778>
  4039ec:	cbnz	w0, 4039b8 <ferror@plt+0x1008>
  4039f0:	b	4039cc <ferror@plt+0x101c>
  4039f4:	mov	x0, x19
  4039f8:	bl	402810 <scols_print_table@plt>
  4039fc:	mov	x0, x19
  403a00:	bl	402620 <scols_unref_table@plt>
  403a04:	mov	w0, wzr
  403a08:	b	403a10 <ferror@plt+0x1060>
  403a0c:	mov	w0, #0xfffffff4            	// #-12
  403a10:	ldp	x20, x19, [sp, #48]
  403a14:	ldp	x22, x21, [sp, #32]
  403a18:	ldr	x23, [sp, #16]
  403a1c:	ldp	x29, x30, [sp], #64
  403a20:	ret
  403a24:	stp	x29, x30, [sp, #-32]!
  403a28:	adrp	x8, 419000 <ferror@plt+0x16650>
  403a2c:	ldr	x0, [x8, #912]
  403a30:	str	x19, [sp, #16]
  403a34:	mov	x29, sp
  403a38:	bl	403aa0 <ferror@plt+0x10f0>
  403a3c:	cbz	w0, 403a50 <ferror@plt+0x10a0>
  403a40:	bl	402910 <__errno_location@plt>
  403a44:	ldr	w8, [x0]
  403a48:	cmp	w8, #0x20
  403a4c:	b.ne	403a6c <ferror@plt+0x10bc>  // b.any
  403a50:	adrp	x8, 419000 <ferror@plt+0x16650>
  403a54:	ldr	x0, [x8, #888]
  403a58:	bl	403aa0 <ferror@plt+0x10f0>
  403a5c:	cbnz	w0, 403a8c <ferror@plt+0x10dc>
  403a60:	ldr	x19, [sp, #16]
  403a64:	ldp	x29, x30, [sp], #32
  403a68:	ret
  403a6c:	adrp	x1, 407000 <ferror@plt+0x4650>
  403a70:	add	x1, x1, #0xa80
  403a74:	mov	w2, #0x5                   	// #5
  403a78:	mov	x0, xzr
  403a7c:	mov	w19, w8
  403a80:	bl	402880 <dcgettext@plt>
  403a84:	cbnz	w19, 403a94 <ferror@plt+0x10e4>
  403a88:	bl	402820 <warnx@plt>
  403a8c:	mov	w0, #0x1                   	// #1
  403a90:	bl	402320 <_exit@plt>
  403a94:	bl	4026d0 <warn@plt>
  403a98:	mov	w0, #0x1                   	// #1
  403a9c:	bl	402320 <_exit@plt>
  403aa0:	stp	x29, x30, [sp, #-32]!
  403aa4:	stp	x20, x19, [sp, #16]
  403aa8:	mov	x29, sp
  403aac:	mov	x20, x0
  403ab0:	bl	402910 <__errno_location@plt>
  403ab4:	mov	x19, x0
  403ab8:	str	wzr, [x0]
  403abc:	mov	x0, x20
  403ac0:	bl	4029b0 <ferror@plt>
  403ac4:	cbnz	w0, 403ad4 <ferror@plt+0x1124>
  403ac8:	mov	x0, x20
  403acc:	bl	4027f0 <fflush@plt>
  403ad0:	cbz	w0, 403aec <ferror@plt+0x113c>
  403ad4:	ldr	w8, [x19]
  403ad8:	cmp	w8, #0x9
  403adc:	csetm	w0, ne  // ne = any
  403ae0:	ldp	x20, x19, [sp, #16]
  403ae4:	ldp	x29, x30, [sp], #32
  403ae8:	ret
  403aec:	mov	x0, x20
  403af0:	bl	4024c0 <fileno@plt>
  403af4:	tbnz	w0, #31, 403ad4 <ferror@plt+0x1124>
  403af8:	bl	402380 <dup@plt>
  403afc:	tbnz	w0, #31, 403ad4 <ferror@plt+0x1124>
  403b00:	bl	402630 <close@plt>
  403b04:	cbnz	w0, 403ad4 <ferror@plt+0x1124>
  403b08:	b	403ae0 <ferror@plt+0x1130>
  403b0c:	stp	x29, x30, [sp, #-32]!
  403b10:	mov	x29, sp
  403b14:	add	x1, x29, #0x18
  403b18:	mov	w2, wzr
  403b1c:	str	x19, [sp, #16]
  403b20:	bl	402330 <strtoul@plt>
  403b24:	ldr	x8, [x29, #24]
  403b28:	mov	x19, x0
  403b2c:	cbz	x8, 403b4c <ferror@plt+0x119c>
  403b30:	adrp	x1, 407000 <ferror@plt+0x4650>
  403b34:	add	x1, x1, #0x909
  403b38:	mov	x0, x8
  403b3c:	bl	4026b0 <strcmp@plt>
  403b40:	cmp	w0, #0x0
  403b44:	mov	w8, #0xffff                	// #65535
  403b48:	csel	w19, w8, w19, eq  // eq = none
  403b4c:	mov	w0, w19
  403b50:	ldr	x19, [sp, #16]
  403b54:	ldp	x29, x30, [sp], #32
  403b58:	ret
  403b5c:	cmp	w0, #0x4a
  403b60:	b.ne	403b70 <ferror@plt+0x11c0>  // b.any
  403b64:	adrp	x0, 407000 <ferror@plt+0x4650>
  403b68:	add	x0, x0, #0x8f8
  403b6c:	ret
  403b70:	adrp	x9, 407000 <ferror@plt+0x4650>
  403b74:	mov	w8, w0
  403b78:	add	x9, x9, #0x508
  403b7c:	ldr	x0, [x9]
  403b80:	cbz	x0, 403b94 <ferror@plt+0x11e4>
  403b84:	ldr	w10, [x9, #24]
  403b88:	add	x9, x9, #0x20
  403b8c:	cmp	w10, w8
  403b90:	b.ne	403b7c <ferror@plt+0x11cc>  // b.any
  403b94:	ret
  403b98:	sub	w8, w0, #0x21
  403b9c:	cmp	w8, #0x5e
  403ba0:	cset	w0, cc  // cc = lo, ul, last
  403ba4:	ret
  403ba8:	sub	sp, sp, #0x120
  403bac:	stp	x29, x30, [sp, #256]
  403bb0:	add	x29, sp, #0x100
  403bb4:	mov	x9, #0xffffffffffffffc8    	// #-56
  403bb8:	mov	x10, sp
  403bbc:	sub	x11, x29, #0x78
  403bc0:	movk	x9, #0xff80, lsl #32
  403bc4:	add	x12, x29, #0x20
  403bc8:	add	x10, x10, #0x80
  403bcc:	add	x11, x11, #0x38
  403bd0:	stp	x28, x19, [sp, #272]
  403bd4:	adrp	x19, 419000 <ferror@plt+0x16650>
  403bd8:	stp	x10, x9, [x29, #-16]
  403bdc:	stp	x12, x11, [x29, #-32]
  403be0:	mov	x8, x0
  403be4:	stp	x1, x2, [x29, #-120]
  403be8:	stp	x3, x4, [x29, #-104]
  403bec:	stp	x5, x6, [x29, #-88]
  403bf0:	stur	x7, [x29, #-72]
  403bf4:	stp	q0, q1, [sp]
  403bf8:	ldr	x0, [x19, #888]
  403bfc:	ldp	q0, q1, [x29, #-32]
  403c00:	sub	x2, x29, #0x40
  403c04:	mov	x1, x8
  403c08:	stp	q2, q3, [sp, #32]
  403c0c:	stp	q4, q5, [sp, #64]
  403c10:	stp	q6, q7, [sp, #96]
  403c14:	stp	q0, q1, [x29, #-64]
  403c18:	bl	4028d0 <vfprintf@plt>
  403c1c:	ldr	x1, [x19, #888]
  403c20:	mov	w0, #0xa                   	// #10
  403c24:	bl	402460 <fputc@plt>
  403c28:	ldp	x28, x19, [sp, #272]
  403c2c:	ldp	x29, x30, [sp, #256]
  403c30:	add	sp, sp, #0x120
  403c34:	ret
  403c38:	stp	x29, x30, [sp, #-96]!
  403c3c:	stp	x28, x27, [sp, #16]
  403c40:	stp	x26, x25, [sp, #32]
  403c44:	stp	x24, x23, [sp, #48]
  403c48:	stp	x22, x21, [sp, #64]
  403c4c:	stp	x20, x19, [sp, #80]
  403c50:	mov	x29, sp
  403c54:	sub	sp, sp, #0x2, lsl #12
  403c58:	sub	sp, sp, #0x90
  403c5c:	adrp	x8, 419000 <ferror@plt+0x16650>
  403c60:	ldrb	w8, [x8, #1056]
  403c64:	mov	w19, w1
  403c68:	mov	x21, x0
  403c6c:	tbnz	w8, #2, 403e60 <ferror@plt+0x14b0>
  403c70:	adrp	x2, 408000 <ferror@plt+0x5650>
  403c74:	add	x2, x2, #0x19
  403c78:	add	x0, sp, #0x88
  403c7c:	mov	w1, #0x2000                	// #8192
  403c80:	mov	w3, w19
  403c84:	bl	4024a0 <snprintf@plt>
  403c88:	add	x0, sp, #0x88
  403c8c:	bl	402440 <opendir@plt>
  403c90:	cbz	x0, 403dc0 <ferror@plt+0x1410>
  403c94:	mov	x19, x0
  403c98:	mov	w0, #0xe8                  	// #232
  403c9c:	bl	403eec <ferror@plt+0x153c>
  403ca0:	mov	w8, #0xfffffffe            	// #-2
  403ca4:	mov	x20, x0
  403ca8:	str	w8, [x0, #224]
  403cac:	mov	x0, x19
  403cb0:	bl	402800 <dirfd@plt>
  403cb4:	add	x1, sp, #0x8
  403cb8:	bl	407448 <ferror@plt+0x4a98>
  403cbc:	cbnz	w0, 403cd4 <ferror@plt+0x1324>
  403cc0:	adrp	x8, 419000 <ferror@plt+0x16650>
  403cc4:	ldr	w1, [sp, #32]
  403cc8:	ldr	x0, [x8, #1048]
  403ccc:	str	w1, [x20, #16]
  403cd0:	bl	4051ec <ferror@plt+0x283c>
  403cd4:	mov	x0, x19
  403cd8:	bl	402800 <dirfd@plt>
  403cdc:	adrp	x1, 408000 <ferror@plt+0x5650>
  403ce0:	add	x1, x1, #0x2a8
  403ce4:	mov	w2, wzr
  403ce8:	bl	4028e0 <openat@plt>
  403cec:	tbnz	w0, #31, 403dd0 <ferror@plt+0x1420>
  403cf0:	adrp	x1, 407000 <ferror@plt+0x4650>
  403cf4:	add	x1, x1, #0xb15
  403cf8:	bl	402580 <fdopen@plt>
  403cfc:	mov	x22, x0
  403d00:	cbz	x0, 403ddc <ferror@plt+0x142c>
  403d04:	add	x2, x20, #0xc
  403d08:	add	x3, x20, #0x4
  403d0c:	mov	x0, x22
  403d10:	mov	x1, x20
  403d14:	bl	403f2c <ferror@plt+0x157c>
  403d18:	tbnz	w0, #31, 403e58 <ferror@plt+0x14a8>
  403d1c:	adrp	x25, 407000 <ferror@plt+0x4650>
  403d20:	mov	x26, xzr
  403d24:	str	x21, [sp]
  403d28:	add	x27, x21, #0x30
  403d2c:	mov	w28, #0x18                  	// #24
  403d30:	add	x25, x25, #0x708
  403d34:	mov	w21, #0x2801                	// #10241
  403d38:	b	403d50 <ferror@plt+0x13a0>
  403d3c:	add	x28, x28, #0x8
  403d40:	add	x26, x26, #0x10
  403d44:	cmp	x28, #0x50
  403d48:	add	x27, x27, #0x4
  403d4c:	b.eq	403e30 <ferror@plt+0x1480>  // b.none
  403d50:	add	x8, x20, x26
  403d54:	add	x9, x8, #0x50
  403d58:	stp	x9, x9, [x8, #80]
  403d5c:	ldr	w8, [x27]
  403d60:	cbz	w8, 403d3c <ferror@plt+0x138c>
  403d64:	mov	x0, x19
  403d68:	bl	402800 <dirfd@plt>
  403d6c:	add	x8, x25, x28
  403d70:	ldur	x1, [x8, #-24]
  403d74:	add	x24, x20, x28
  403d78:	mov	x2, x24
  403d7c:	bl	404000 <ferror@plt+0x1650>
  403d80:	add	w8, w0, #0xd
  403d84:	mov	w23, w0
  403d88:	cmp	w8, #0xd
  403d8c:	b.hi	403de8 <ferror@plt+0x1438>  // b.pmore
  403d90:	mov	w9, #0x1                   	// #1
  403d94:	lsl	w8, w9, w8
  403d98:	tst	w8, w21
  403d9c:	b.eq	403de8 <ferror@plt+0x1438>  // b.none
  403da0:	cmp	x28, #0x20
  403da4:	b.ne	403d3c <ferror@plt+0x138c>  // b.any
  403da8:	mov	x0, x19
  403dac:	bl	402800 <dirfd@plt>
  403db0:	ldr	x1, [x24]
  403db4:	bl	404070 <ferror@plt+0x16c0>
  403db8:	str	w0, [x20, #224]
  403dbc:	b	403d3c <ferror@plt+0x138c>
  403dc0:	bl	402910 <__errno_location@plt>
  403dc4:	ldr	w8, [x0]
  403dc8:	neg	w23, w8
  403dcc:	b	403e08 <ferror@plt+0x1458>
  403dd0:	bl	402910 <__errno_location@plt>
  403dd4:	mov	x22, xzr
  403dd8:	b	403de0 <ferror@plt+0x1430>
  403ddc:	bl	402910 <__errno_location@plt>
  403de0:	ldr	w8, [x0]
  403de4:	neg	w23, w8
  403de8:	cbz	x22, 403df4 <ferror@plt+0x1444>
  403dec:	mov	x0, x22
  403df0:	bl	4024e0 <fclose@plt>
  403df4:	mov	x0, x19
  403df8:	bl	402610 <closedir@plt>
  403dfc:	cbz	w23, 403e08 <ferror@plt+0x1458>
  403e00:	mov	x0, x20
  403e04:	bl	402720 <free@plt>
  403e08:	mov	w0, w23
  403e0c:	add	sp, sp, #0x2, lsl #12
  403e10:	add	sp, sp, #0x90
  403e14:	ldp	x20, x19, [sp, #80]
  403e18:	ldp	x22, x21, [sp, #64]
  403e1c:	ldp	x24, x23, [sp, #48]
  403e20:	ldp	x26, x25, [sp, #32]
  403e24:	ldp	x28, x27, [sp, #16]
  403e28:	ldp	x29, x30, [sp], #96
  403e2c:	ret
  403e30:	adrp	x8, 419000 <ferror@plt+0x16650>
  403e34:	ldrb	w8, [x8, #1056]
  403e38:	add	x23, x20, #0xc0
  403e3c:	stp	x23, x23, [x20, #192]
  403e40:	tbnz	w8, #2, 403ea4 <ferror@plt+0x14f4>
  403e44:	ldr	x1, [sp]
  403e48:	mov	x0, x23
  403e4c:	bl	404184 <ferror@plt+0x17d4>
  403e50:	mov	w23, wzr
  403e54:	b	403de8 <ferror@plt+0x1438>
  403e58:	mov	w23, w0
  403e5c:	b	403de8 <ferror@plt+0x1438>
  403e60:	adrp	x8, 419000 <ferror@plt+0x16650>
  403e64:	ldr	x20, [x8, #888]
  403e68:	bl	4024f0 <getpid@plt>
  403e6c:	adrp	x1, 407000 <ferror@plt+0x4650>
  403e70:	adrp	x3, 407000 <ferror@plt+0x4650>
  403e74:	adrp	x4, 407000 <ferror@plt+0x4650>
  403e78:	mov	w2, w0
  403e7c:	add	x1, x1, #0xfdf
  403e80:	add	x3, x3, #0xad0
  403e84:	add	x4, x4, #0xfed
  403e88:	mov	x0, x20
  403e8c:	bl	402950 <fprintf@plt>
  403e90:	adrp	x0, 408000 <ferror@plt+0x5650>
  403e94:	add	x0, x0, #0xe
  403e98:	mov	w1, w19
  403e9c:	bl	403ba8 <ferror@plt+0x11f8>
  403ea0:	b	403c70 <ferror@plt+0x12c0>
  403ea4:	adrp	x8, 419000 <ferror@plt+0x16650>
  403ea8:	ldr	x24, [x8, #888]
  403eac:	bl	4024f0 <getpid@plt>
  403eb0:	adrp	x1, 407000 <ferror@plt+0x4650>
  403eb4:	adrp	x3, 407000 <ferror@plt+0x4650>
  403eb8:	adrp	x4, 407000 <ferror@plt+0x4650>
  403ebc:	mov	w2, w0
  403ec0:	add	x1, x1, #0xfdf
  403ec4:	add	x3, x3, #0xad0
  403ec8:	add	x4, x4, #0xfed
  403ecc:	mov	x0, x24
  403ed0:	bl	402950 <fprintf@plt>
  403ed4:	ldr	w2, [x20]
  403ed8:	adrp	x1, 408000 <ferror@plt+0x5650>
  403edc:	add	x1, x1, #0x22
  403ee0:	mov	x0, x20
  403ee4:	bl	4040c4 <ferror@plt+0x1714>
  403ee8:	b	403e44 <ferror@plt+0x1494>
  403eec:	stp	x29, x30, [sp, #-32]!
  403ef0:	str	x19, [sp, #16]
  403ef4:	mov	x19, x0
  403ef8:	mov	w0, #0x1                   	// #1
  403efc:	mov	x1, x19
  403f00:	mov	x29, sp
  403f04:	bl	4025b0 <calloc@plt>
  403f08:	cbz	x0, 403f18 <ferror@plt+0x1568>
  403f0c:	ldr	x19, [sp, #16]
  403f10:	ldp	x29, x30, [sp], #32
  403f14:	ret
  403f18:	adrp	x1, 408000 <ferror@plt+0x5650>
  403f1c:	add	x1, x1, #0x2d
  403f20:	mov	w0, #0x1                   	// #1
  403f24:	mov	x2, x19
  403f28:	bl	402980 <err@plt>
  403f2c:	sub	sp, sp, #0x50
  403f30:	stp	x29, x30, [sp, #16]
  403f34:	add	x29, sp, #0x10
  403f38:	stp	x22, x21, [sp, #48]
  403f3c:	stp	x20, x19, [sp, #64]
  403f40:	mov	x20, x2
  403f44:	mov	x21, x1
  403f48:	mov	x2, x0
  403f4c:	add	x0, x29, #0x18
  403f50:	add	x1, sp, #0x8
  403f54:	str	x23, [sp, #32]
  403f58:	mov	x19, x3
  403f5c:	str	xzr, [x29, #24]
  403f60:	str	xzr, [sp, #8]
  403f64:	bl	402700 <getline@plt>
  403f68:	tbnz	x0, #63, 403fc8 <ferror@plt+0x1618>
  403f6c:	ldr	x23, [x29, #24]
  403f70:	mov	w1, #0x29                  	// #41
  403f74:	mov	x0, x23
  403f78:	bl	402640 <strrchr@plt>
  403f7c:	cbz	x0, 403fd8 <ferror@plt+0x1628>
  403f80:	adrp	x1, 408000 <ferror@plt+0x5650>
  403f84:	mov	x22, x0
  403f88:	add	x1, x1, #0x47
  403f8c:	mov	x0, x23
  403f90:	mov	x2, x21
  403f94:	bl	402890 <__isoc99_sscanf@plt>
  403f98:	cmp	w0, #0x1
  403f9c:	mov	w21, #0xffffffea            	// #-22
  403fa0:	b.ne	403fdc <ferror@plt+0x162c>  // b.any
  403fa4:	adrp	x1, 408000 <ferror@plt+0x5650>
  403fa8:	add	x1, x1, #0x4c
  403fac:	mov	x0, x22
  403fb0:	mov	x2, x20
  403fb4:	mov	x3, x19
  403fb8:	bl	402890 <__isoc99_sscanf@plt>
  403fbc:	cmp	w0, #0x2
  403fc0:	csel	w21, wzr, w21, eq  // eq = none
  403fc4:	b	403fdc <ferror@plt+0x162c>
  403fc8:	bl	402910 <__errno_location@plt>
  403fcc:	ldr	w8, [x0]
  403fd0:	neg	w21, w8
  403fd4:	b	403fdc <ferror@plt+0x162c>
  403fd8:	mov	w21, #0xffffffea            	// #-22
  403fdc:	ldr	x0, [x29, #24]
  403fe0:	bl	402720 <free@plt>
  403fe4:	mov	w0, w21
  403fe8:	ldp	x20, x19, [sp, #64]
  403fec:	ldp	x22, x21, [sp, #48]
  403ff0:	ldr	x23, [sp, #32]
  403ff4:	ldp	x29, x30, [sp, #16]
  403ff8:	add	sp, sp, #0x50
  403ffc:	ret
  404000:	sub	sp, sp, #0xb0
  404004:	stp	x20, x19, [sp, #160]
  404008:	mov	x19, x2
  40400c:	adrp	x2, 408000 <ferror@plt+0x5650>
  404010:	mov	x3, x1
  404014:	mov	w20, w0
  404018:	add	x2, x2, #0x1e9
  40401c:	mov	x0, sp
  404020:	mov	w1, #0x10                  	// #16
  404024:	stp	x29, x30, [sp, #144]
  404028:	add	x29, sp, #0x90
  40402c:	bl	4024a0 <snprintf@plt>
  404030:	mov	x1, sp
  404034:	add	x2, sp, #0x10
  404038:	mov	w0, w20
  40403c:	mov	w3, wzr
  404040:	bl	407458 <ferror@plt+0x4aa8>
  404044:	cbz	w0, 404058 <ferror@plt+0x16a8>
  404048:	bl	402910 <__errno_location@plt>
  40404c:	ldr	w8, [x0]
  404050:	neg	w0, w8
  404054:	b	404060 <ferror@plt+0x16b0>
  404058:	ldr	x8, [sp, #24]
  40405c:	str	x8, [x19]
  404060:	ldp	x20, x19, [sp, #160]
  404064:	ldp	x29, x30, [sp, #144]
  404068:	add	sp, sp, #0xb0
  40406c:	ret
  404070:	sub	sp, sp, #0x30
  404074:	stp	x29, x30, [sp, #16]
  404078:	stp	x20, x19, [sp, #32]
  40407c:	add	x29, sp, #0x10
  404080:	mov	x19, x1
  404084:	mov	w20, w0
  404088:	sub	x1, x29, #0x4
  40408c:	mov	x0, x19
  404090:	bl	4041a0 <ferror@plt+0x17f0>
  404094:	cbnz	w0, 4040b0 <ferror@plt+0x1700>
  404098:	mov	w0, w20
  40409c:	bl	4041e4 <ferror@plt+0x1834>
  4040a0:	mov	w1, w0
  4040a4:	stur	w0, [x29, #-4]
  4040a8:	mov	x0, x19
  4040ac:	bl	404250 <ferror@plt+0x18a0>
  4040b0:	ldur	w0, [x29, #-4]
  4040b4:	ldp	x20, x19, [sp, #32]
  4040b8:	ldp	x29, x30, [sp, #16]
  4040bc:	add	sp, sp, #0x30
  4040c0:	ret
  4040c4:	sub	sp, sp, #0x120
  4040c8:	stp	x29, x30, [sp, #240]
  4040cc:	stp	x20, x19, [sp, #272]
  4040d0:	add	x29, sp, #0xf0
  4040d4:	mov	x19, x1
  4040d8:	adrp	x20, 419000 <ferror@plt+0x16650>
  4040dc:	str	x28, [sp, #256]
  4040e0:	stp	x2, x3, [x29, #-112]
  4040e4:	stp	x4, x5, [x29, #-96]
  4040e8:	stp	x6, x7, [x29, #-80]
  4040ec:	stp	q1, q2, [sp, #16]
  4040f0:	stp	q3, q4, [sp, #48]
  4040f4:	str	q0, [sp]
  4040f8:	stp	q5, q6, [sp, #80]
  4040fc:	str	q7, [sp, #112]
  404100:	cbz	x0, 404128 <ferror@plt+0x1778>
  404104:	adrp	x9, 419000 <ferror@plt+0x16650>
  404108:	ldrb	w9, [x9, #1059]
  40410c:	tbnz	w9, #0, 404128 <ferror@plt+0x1778>
  404110:	mov	x8, x0
  404114:	ldr	x0, [x20, #888]
  404118:	adrp	x1, 408000 <ferror@plt+0x5650>
  40411c:	add	x1, x1, #0x60
  404120:	mov	x2, x8
  404124:	bl	402950 <fprintf@plt>
  404128:	mov	x8, #0xffffffffffffffd0    	// #-48
  40412c:	mov	x10, sp
  404130:	sub	x11, x29, #0x70
  404134:	movk	x8, #0xff80, lsl #32
  404138:	add	x9, x29, #0x30
  40413c:	add	x10, x10, #0x80
  404140:	add	x11, x11, #0x30
  404144:	stp	x10, x8, [x29, #-16]
  404148:	stp	x9, x11, [x29, #-32]
  40414c:	ldp	q0, q1, [x29, #-32]
  404150:	ldr	x0, [x20, #888]
  404154:	sub	x2, x29, #0x40
  404158:	mov	x1, x19
  40415c:	stp	q0, q1, [x29, #-64]
  404160:	bl	4028d0 <vfprintf@plt>
  404164:	ldr	x1, [x20, #888]
  404168:	mov	w0, #0xa                   	// #10
  40416c:	bl	402460 <fputc@plt>
  404170:	ldp	x20, x19, [sp, #272]
  404174:	ldr	x28, [sp, #256]
  404178:	ldp	x29, x30, [sp, #240]
  40417c:	add	sp, sp, #0x120
  404180:	ret
  404184:	stp	x29, x30, [sp, #-16]!
  404188:	mov	x2, x1
  40418c:	ldr	x1, [x1, #8]
  404190:	mov	x29, sp
  404194:	bl	4043c4 <ferror@plt+0x1a14>
  404198:	ldp	x29, x30, [sp], #16
  40419c:	ret
  4041a0:	adrp	x9, 419000 <ferror@plt+0x16650>
  4041a4:	add	x9, x9, #0x3a8
  4041a8:	ldr	x8, [x9]
  4041ac:	cmp	x8, x9
  4041b0:	b.eq	4041cc <ferror@plt+0x181c>  // b.none
  4041b4:	ldur	x10, [x8, #-16]
  4041b8:	cmp	x10, x0
  4041bc:	b.eq	4041d4 <ferror@plt+0x1824>  // b.none
  4041c0:	ldr	x8, [x8]
  4041c4:	cmp	x8, x9
  4041c8:	b.ne	4041b4 <ferror@plt+0x1804>  // b.any
  4041cc:	mov	w0, wzr
  4041d0:	ret
  4041d4:	ldur	w8, [x8, #-8]
  4041d8:	mov	w0, #0x1                   	// #1
  4041dc:	str	w8, [x1]
  4041e0:	ret
  4041e4:	stp	x29, x30, [sp, #-32]!
  4041e8:	adrp	x8, 419000 <ferror@plt+0x16650>
  4041ec:	ldr	w8, [x8, #880]
  4041f0:	str	x19, [sp, #16]
  4041f4:	mov	x29, sp
  4041f8:	tbnz	w8, #31, 404240 <ferror@plt+0x1890>
  4041fc:	adrp	x1, 408000 <ferror@plt+0x5650>
  404200:	add	x1, x1, #0x59
  404204:	mov	w2, wzr
  404208:	bl	4028e0 <openat@plt>
  40420c:	tbnz	w0, #31, 404240 <ferror@plt+0x1890>
  404210:	mov	w19, w0
  404214:	bl	404290 <ferror@plt+0x18e0>
  404218:	tbnz	w0, #31, 404228 <ferror@plt+0x1878>
  40421c:	add	x0, x29, #0x1c
  404220:	bl	4042e8 <ferror@plt+0x1938>
  404224:	tbz	w0, #31, 404230 <ferror@plt+0x1880>
  404228:	mov	w8, #0xfffffffe            	// #-2
  40422c:	str	w8, [x29, #28]
  404230:	mov	w0, w19
  404234:	bl	402630 <close@plt>
  404238:	ldr	w0, [x29, #28]
  40423c:	b	404244 <ferror@plt+0x1894>
  404240:	mov	w0, #0xfffffffe            	// #-2
  404244:	ldr	x19, [sp, #16]
  404248:	ldp	x29, x30, [sp], #32
  40424c:	ret
  404250:	stp	x29, x30, [sp, #-32]!
  404254:	stp	x20, x19, [sp, #16]
  404258:	mov	x20, x0
  40425c:	mov	w0, #0x20                  	// #32
  404260:	mov	x29, sp
  404264:	mov	w19, w1
  404268:	bl	403eec <ferror@plt+0x153c>
  40426c:	add	x8, x0, #0x10
  404270:	str	x20, [x0]
  404274:	str	w19, [x0, #8]
  404278:	stp	x8, x8, [x0, #16]
  40427c:	mov	x0, x8
  404280:	bl	4043a4 <ferror@plt+0x19f4>
  404284:	ldp	x20, x19, [sp, #16]
  404288:	ldp	x29, x30, [sp], #32
  40428c:	ret
  404290:	sub	sp, sp, #0x30
  404294:	mov	x8, #0x1c                  	// #28
  404298:	movk	x8, #0x5a, lsl #32
  40429c:	movk	x8, #0x1, lsl #48
  4042a0:	adrp	x9, 419000 <ferror@plt+0x16650>
  4042a4:	stur	x8, [sp, #4]
  4042a8:	ldr	w8, [x9, #880]
  4042ac:	mov	w9, #0x8                   	// #8
  4042b0:	movk	w9, #0x3, lsl #16
  4042b4:	stp	w9, w0, [sp, #24]
  4042b8:	add	x1, sp, #0x4
  4042bc:	mov	w2, #0x1c                  	// #28
  4042c0:	mov	w0, w8
  4042c4:	mov	w3, wzr
  4042c8:	stp	x29, x30, [sp, #32]
  4042cc:	add	x29, sp, #0x20
  4042d0:	strb	wzr, [sp, #20]
  4042d4:	bl	402790 <send@plt>
  4042d8:	ldp	x29, x30, [sp, #32]
  4042dc:	asr	x0, x0, #63
  4042e0:	add	sp, sp, #0x30
  4042e4:	ret
  4042e8:	sub	sp, sp, #0x50
  4042ec:	adrp	x8, 419000 <ferror@plt+0x16650>
  4042f0:	ldr	w8, [x8, #880]
  4042f4:	str	x19, [sp, #64]
  4042f8:	mov	x19, x0
  4042fc:	add	x1, sp, #0x4
  404300:	mov	w2, #0x2c                  	// #44
  404304:	mov	w0, w8
  404308:	mov	w3, wzr
  40430c:	stp	x29, x30, [sp, #48]
  404310:	add	x29, sp, #0x30
  404314:	bl	402650 <recv@plt>
  404318:	mov	x8, x0
  40431c:	mov	w0, #0xffffffff            	// #-1
  404320:	tbnz	x8, #63, 404394 <ferror@plt+0x19e4>
  404324:	cmp	x8, #0x10
  404328:	b.cc	404394 <ferror@plt+0x19e4>  // b.lo, b.ul, b.last
  40432c:	ldr	w9, [sp, #4]
  404330:	mov	w0, #0xffffffff            	// #-1
  404334:	cmp	w9, #0x10
  404338:	b.cc	404394 <ferror@plt+0x19e4>  // b.lo, b.ul, b.last
  40433c:	cmp	x8, x9
  404340:	b.cc	404394 <ferror@plt+0x19e4>  // b.lo, b.ul, b.last
  404344:	ldrh	w8, [sp, #8]
  404348:	cmp	w8, #0x58
  40434c:	b.ne	404390 <ferror@plt+0x19e0>  // b.any
  404350:	sub	w8, w9, #0x14
  404354:	cmp	w8, #0x4
  404358:	b.lt	404390 <ferror@plt+0x19e0>  // b.tstop
  40435c:	ldrh	w9, [sp, #24]
  404360:	mov	w0, #0xffffffff            	// #-1
  404364:	cmp	w9, #0x4
  404368:	b.cc	404394 <ferror@plt+0x19e4>  // b.lo, b.ul, b.last
  40436c:	cmp	w8, w9
  404370:	b.lt	404394 <ferror@plt+0x19e4>  // b.tstop
  404374:	ldrh	w8, [sp, #26]
  404378:	cmp	w8, #0x1
  40437c:	b.ne	404390 <ferror@plt+0x19e0>  // b.any
  404380:	ldr	w8, [sp, #28]
  404384:	mov	w0, wzr
  404388:	str	w8, [x19]
  40438c:	b	404394 <ferror@plt+0x19e4>
  404390:	mov	w0, #0xffffffff            	// #-1
  404394:	ldr	x19, [sp, #64]
  404398:	ldp	x29, x30, [sp, #48]
  40439c:	add	sp, sp, #0x50
  4043a0:	ret
  4043a4:	stp	x29, x30, [sp, #-16]!
  4043a8:	adrp	x1, 419000 <ferror@plt+0x16650>
  4043ac:	add	x1, x1, #0x3a8
  4043b0:	ldr	x2, [x1]
  4043b4:	mov	x29, sp
  4043b8:	bl	4043c4 <ferror@plt+0x1a14>
  4043bc:	ldp	x29, x30, [sp], #16
  4043c0:	ret
  4043c4:	str	x0, [x2, #8]
  4043c8:	stp	x2, x1, [x0]
  4043cc:	str	x0, [x1]
  4043d0:	ret
  4043d4:	stp	x29, x30, [sp, #-64]!
  4043d8:	stp	x20, x19, [sp, #48]
  4043dc:	mov	x19, x0
  4043e0:	mov	w0, #0x40                  	// #64
  4043e4:	str	x23, [sp, #16]
  4043e8:	stp	x22, x21, [sp, #32]
  4043ec:	mov	x29, sp
  4043f0:	mov	x20, x2
  4043f4:	mov	w21, w1
  4043f8:	bl	403eec <ferror@plt+0x153c>
  4043fc:	adrp	x8, 419000 <ferror@plt+0x16650>
  404400:	ldrb	w8, [x8, #1056]
  404404:	mov	x22, x0
  404408:	tbnz	w8, #3, 404444 <ferror@plt+0x1a94>
  40440c:	add	x8, x22, #0x30
  404410:	add	x0, x22, #0x20
  404414:	add	x1, x19, #0x10
  404418:	str	w21, [x22, #8]
  40441c:	str	x20, [x22]
  404420:	stp	x8, x8, [x22, #48]
  404424:	stp	x0, x0, [x22, #32]
  404428:	bl	404184 <ferror@plt+0x17d4>
  40442c:	mov	x0, x22
  404430:	ldp	x20, x19, [sp, #48]
  404434:	ldp	x22, x21, [sp, #32]
  404438:	ldr	x23, [sp, #16]
  40443c:	ldp	x29, x30, [sp], #64
  404440:	ret
  404444:	adrp	x8, 419000 <ferror@plt+0x16650>
  404448:	ldr	x23, [x8, #888]
  40444c:	bl	4024f0 <getpid@plt>
  404450:	adrp	x1, 407000 <ferror@plt+0x4650>
  404454:	adrp	x3, 407000 <ferror@plt+0x4650>
  404458:	adrp	x4, 407000 <ferror@plt+0x4650>
  40445c:	mov	w2, w0
  404460:	add	x1, x1, #0xfdf
  404464:	add	x3, x3, #0xad0
  404468:	add	x4, x4, #0xe20
  40446c:	mov	x0, x23
  404470:	bl	402950 <fprintf@plt>
  404474:	adrp	x8, 407000 <ferror@plt+0x4650>
  404478:	add	x8, x8, #0x708
  40447c:	ldr	x2, [x8, w21, sxtw #3]
  404480:	adrp	x1, 408000 <ferror@plt+0x5650>
  404484:	add	x1, x1, #0x79
  404488:	mov	x0, x22
  40448c:	mov	x3, x20
  404490:	bl	4040c4 <ferror@plt+0x1714>
  404494:	b	40440c <ferror@plt+0x1a5c>
  404498:	stp	x29, x30, [sp, #-48]!
  40449c:	adrp	x8, 419000 <ferror@plt+0x16650>
  4044a0:	ldrb	w8, [x8, #1056]
  4044a4:	stp	x22, x21, [sp, #16]
  4044a8:	stp	x20, x19, [sp, #32]
  4044ac:	mov	x19, x2
  4044b0:	mov	x20, x1
  4044b4:	mov	x21, x0
  4044b8:	mov	x29, sp
  4044bc:	tbnz	w8, #3, 404558 <ferror@plt+0x1ba8>
  4044c0:	ldr	x8, [x21]
  4044c4:	cmp	x8, x21
  4044c8:	b.eq	40450c <ferror@plt+0x1b5c>  // b.none
  4044cc:	ldr	w9, [x19, #4]
  4044d0:	b	4044e4 <ferror@plt+0x1b34>
  4044d4:	str	x10, [x19, #216]
  4044d8:	ldr	x8, [x8]
  4044dc:	cmp	x8, x21
  4044e0:	b.eq	40450c <ferror@plt+0x1b5c>  // b.none
  4044e4:	mov	x10, x8
  4044e8:	ldr	w11, [x10, #-192]!
  4044ec:	cmp	w11, w9
  4044f0:	b.eq	4044d4 <ferror@plt+0x1b24>  // b.none
  4044f4:	ldr	w10, [x10, #4]
  4044f8:	ldr	w11, [x19]
  4044fc:	cmp	w10, w11
  404500:	b.ne	4044d8 <ferror@plt+0x1b28>  // b.any
  404504:	str	x19, [x8, #24]
  404508:	b	4044d8 <ferror@plt+0x1b28>
  40450c:	ldrsw	x8, [x20, #8]
  404510:	add	x1, x20, #0x30
  404514:	add	x8, x19, x8, lsl #4
  404518:	add	x0, x8, #0x50
  40451c:	bl	404184 <ferror@plt+0x17d4>
  404520:	ldr	w9, [x20, #12]
  404524:	ldr	x8, [x20, #24]
  404528:	add	w9, w9, #0x1
  40452c:	str	w9, [x20, #12]
  404530:	cbz	x8, 404544 <ferror@plt+0x1b94>
  404534:	ldr	w8, [x8]
  404538:	ldr	w9, [x19]
  40453c:	cmp	w8, w9
  404540:	b.le	404548 <ferror@plt+0x1b98>
  404544:	str	x19, [x20, #24]
  404548:	ldp	x20, x19, [sp, #32]
  40454c:	ldp	x22, x21, [sp, #16]
  404550:	ldp	x29, x30, [sp], #48
  404554:	ret
  404558:	adrp	x8, 419000 <ferror@plt+0x16650>
  40455c:	ldr	x22, [x8, #888]
  404560:	bl	4024f0 <getpid@plt>
  404564:	adrp	x1, 407000 <ferror@plt+0x4650>
  404568:	adrp	x3, 407000 <ferror@plt+0x4650>
  40456c:	adrp	x4, 407000 <ferror@plt+0x4650>
  404570:	mov	w2, w0
  404574:	add	x1, x1, #0xfdf
  404578:	add	x3, x3, #0xad0
  40457c:	add	x4, x4, #0xe20
  404580:	mov	x0, x22
  404584:	bl	402950 <fprintf@plt>
  404588:	ldrsw	x8, [x20, #8]
  40458c:	adrp	x9, 407000 <ferror@plt+0x4650>
  404590:	add	x9, x9, #0x708
  404594:	ldr	w3, [x19]
  404598:	ldr	x4, [x9, x8, lsl #3]
  40459c:	ldr	x5, [x20]
  4045a0:	adrp	x1, 408000 <ferror@plt+0x5650>
  4045a4:	add	x1, x1, #0x85
  4045a8:	mov	x0, x20
  4045ac:	mov	x2, x19
  4045b0:	bl	4040c4 <ferror@plt+0x1714>
  4045b4:	b	4044c0 <ferror@plt+0x1b10>
  4045b8:	sub	sp, sp, #0xf0
  4045bc:	stp	x29, x30, [sp, #176]
  4045c0:	stp	x24, x23, [sp, #192]
  4045c4:	stp	x22, x21, [sp, #208]
  4045c8:	stp	x20, x19, [sp, #224]
  4045cc:	add	x29, sp, #0xb0
  4045d0:	mov	x19, x0
  4045d4:	bl	4046f0 <ferror@plt+0x1d40>
  4045d8:	cbnz	w0, 4046bc <ferror@plt+0x1d0c>
  4045dc:	movi	v0.2d, #0x0
  4045e0:	str	xzr, [sp, #160]
  4045e4:	stp	q0, q0, [sp, #128]
  4045e8:	stp	q0, q0, [sp, #96]
  4045ec:	stp	q0, q0, [sp, #64]
  4045f0:	stp	q0, q0, [sp, #32]
  4045f4:	stp	q0, q0, [sp]
  4045f8:	ldr	x8, [x19, #8]
  4045fc:	str	xzr, [x8]
  404600:	ldr	x1, [x19]
  404604:	cbz	x1, 404670 <ferror@plt+0x1cc0>
  404608:	mov	x20, xzr
  40460c:	mov	x21, sp
  404610:	b	40463c <ferror@plt+0x1c8c>
  404614:	mov	x23, xzr
  404618:	cmp	x23, #0x13
  40461c:	cset	w8, hi  // hi = pmore
  404620:	cmp	x23, x20
  404624:	sub	x8, x23, x8
  404628:	csel	x9, x8, x23, hi  // hi = pmore
  40462c:	csel	x20, x8, x20, hi  // hi = pmore
  404630:	str	x1, [x21, x9, lsl #3]
  404634:	mov	x1, x22
  404638:	cbz	x22, 404674 <ferror@plt+0x1cc4>
  40463c:	ldr	x22, [x1]
  404640:	str	xzr, [x1]
  404644:	ldr	x0, [sp]
  404648:	cbz	x0, 404614 <ferror@plt+0x1c64>
  40464c:	mov	x23, xzr
  404650:	add	x24, x21, x23, lsl #3
  404654:	bl	404700 <ferror@plt+0x1d50>
  404658:	mov	x1, x0
  40465c:	ldr	x0, [x24, #8]
  404660:	add	x23, x23, #0x1
  404664:	str	xzr, [x24]
  404668:	cbnz	x0, 404650 <ferror@plt+0x1ca0>
  40466c:	b	404618 <ferror@plt+0x1c68>
  404670:	mov	x20, xzr
  404674:	mov	x2, xzr
  404678:	cbz	x20, 4046ac <ferror@plt+0x1cfc>
  40467c:	mov	x21, sp
  404680:	mov	x22, x20
  404684:	b	404694 <ferror@plt+0x1ce4>
  404688:	subs	x22, x22, #0x1
  40468c:	add	x21, x21, #0x8
  404690:	b.eq	4046ac <ferror@plt+0x1cfc>  // b.none
  404694:	ldr	x0, [x21]
  404698:	cbz	x0, 404688 <ferror@plt+0x1cd8>
  40469c:	mov	x1, x2
  4046a0:	bl	404700 <ferror@plt+0x1d50>
  4046a4:	mov	x2, x0
  4046a8:	b	404688 <ferror@plt+0x1cd8>
  4046ac:	mov	x8, sp
  4046b0:	ldr	x1, [x8, x20, lsl #3]
  4046b4:	mov	x0, x19
  4046b8:	bl	404790 <ferror@plt+0x1de0>
  4046bc:	ldp	x20, x19, [sp, #224]
  4046c0:	ldp	x22, x21, [sp, #208]
  4046c4:	ldp	x24, x23, [sp, #192]
  4046c8:	ldp	x29, x30, [sp, #176]
  4046cc:	add	sp, sp, #0xf0
  4046d0:	ret
  4046d4:	ldur	x8, [x0, #-32]
  4046d8:	ldur	x9, [x1, #-32]
  4046dc:	cmp	x8, x9
  4046e0:	mov	w8, #0x1                   	// #1
  4046e4:	cneg	w8, w8, ls  // ls = plast
  4046e8:	csel	w0, wzr, w8, eq  // eq = none
  4046ec:	ret
  4046f0:	ldr	x8, [x0]
  4046f4:	cmp	x8, x0
  4046f8:	cset	w0, eq  // eq = none
  4046fc:	ret
  404700:	stp	x29, x30, [sp, #-48]!
  404704:	mov	x29, sp
  404708:	cmp	x0, #0x0
  40470c:	str	x21, [sp, #16]
  404710:	stp	x20, x19, [sp, #32]
  404714:	mov	x19, x1
  404718:	mov	x20, x0
  40471c:	add	x21, x29, #0x18
  404720:	cset	w8, ne  // ne = any
  404724:	cbz	x0, 404770 <ferror@plt+0x1dc0>
  404728:	cbz	x19, 404770 <ferror@plt+0x1dc0>
  40472c:	add	x21, x29, #0x18
  404730:	mov	x0, x20
  404734:	mov	x1, x19
  404738:	mov	x2, xzr
  40473c:	bl	4046d4 <ferror@plt+0x1d24>
  404740:	cmp	w0, #0x0
  404744:	b.le	404754 <ferror@plt+0x1da4>
  404748:	str	x19, [x21]
  40474c:	ldr	x19, [x19]
  404750:	b	40475c <ferror@plt+0x1dac>
  404754:	str	x20, [x21]
  404758:	ldr	x20, [x20]
  40475c:	ldr	x21, [x21]
  404760:	cmp	x20, #0x0
  404764:	cset	w8, ne  // ne = any
  404768:	cbz	x20, 404770 <ferror@plt+0x1dc0>
  40476c:	cbnz	x19, 404730 <ferror@plt+0x1d80>
  404770:	cmp	w8, #0x0
  404774:	csel	x8, x20, x19, ne  // ne = any
  404778:	str	x8, [x21]
  40477c:	ldr	x0, [x29, #24]
  404780:	ldp	x20, x19, [sp, #32]
  404784:	ldr	x21, [sp, #16]
  404788:	ldp	x29, x30, [sp], #48
  40478c:	ret
  404790:	stp	x29, x30, [sp, #-48]!
  404794:	cmp	x1, #0x0
  404798:	stp	x22, x21, [sp, #16]
  40479c:	stp	x20, x19, [sp, #32]
  4047a0:	mov	x20, x2
  4047a4:	mov	x21, x1
  4047a8:	mov	x19, x0
  4047ac:	cset	w8, ne  // ne = any
  4047b0:	mov	x22, x0
  4047b4:	mov	x29, sp
  4047b8:	cbz	x1, 404808 <ferror@plt+0x1e58>
  4047bc:	cbz	x20, 404808 <ferror@plt+0x1e58>
  4047c0:	mov	x0, x21
  4047c4:	mov	x1, x20
  4047c8:	mov	x2, xzr
  4047cc:	bl	4046d4 <ferror@plt+0x1d24>
  4047d0:	cmp	w0, #0x0
  4047d4:	b.le	4047e8 <ferror@plt+0x1e38>
  4047d8:	str	x20, [x22]
  4047dc:	str	x22, [x20, #8]
  4047e0:	ldr	x20, [x20]
  4047e4:	b	4047f4 <ferror@plt+0x1e44>
  4047e8:	str	x21, [x22]
  4047ec:	str	x22, [x21, #8]
  4047f0:	ldr	x21, [x21]
  4047f4:	ldr	x22, [x22]
  4047f8:	cmp	x21, #0x0
  4047fc:	cset	w8, ne  // ne = any
  404800:	cbz	x21, 404808 <ferror@plt+0x1e58>
  404804:	cbnz	x20, 4047c0 <ferror@plt+0x1e10>
  404808:	cmp	w8, #0x0
  40480c:	csel	x8, x21, x20, ne  // ne = any
  404810:	str	x8, [x22]
  404814:	mov	x8, x22
  404818:	ldr	x22, [x22]
  40481c:	ldr	x9, [x22]
  404820:	str	x8, [x22, #8]
  404824:	cbnz	x9, 404814 <ferror@plt+0x1e64>
  404828:	str	x19, [x22]
  40482c:	str	x22, [x19, #8]
  404830:	ldp	x20, x19, [sp, #32]
  404834:	ldp	x22, x21, [sp, #16]
  404838:	ldp	x29, x30, [sp], #48
  40483c:	ret
  404840:	stp	x29, x30, [sp, #-96]!
  404844:	stp	x28, x27, [sp, #16]
  404848:	stp	x26, x25, [sp, #32]
  40484c:	stp	x24, x23, [sp, #48]
  404850:	stp	x22, x21, [sp, #64]
  404854:	stp	x20, x19, [sp, #80]
  404858:	mov	x29, sp
  40485c:	mov	x20, x0
  404860:	bl	402590 <scols_new_table@plt>
  404864:	mov	x19, x0
  404868:	cbz	x0, 4049c8 <ferror@plt+0x2018>
  40486c:	ldrb	w8, [x20, #80]
  404870:	mov	x0, x19
  404874:	and	w1, w8, #0x1
  404878:	bl	402470 <scols_table_enable_raw@plt>
  40487c:	ldrb	w8, [x20, #80]
  404880:	mov	x0, x19
  404884:	ubfx	w1, w8, #1, #1
  404888:	bl	402750 <scols_table_enable_json@plt>
  40488c:	ldrb	w8, [x20, #80]
  404890:	mov	x0, x19
  404894:	ubfx	w1, w8, #5, #1
  404898:	bl	402400 <scols_table_enable_noheadings@plt>
  40489c:	ldrb	w8, [x20, #80]
  4048a0:	tbz	w8, #1, 4048b4 <ferror@plt+0x1f04>
  4048a4:	adrp	x1, 408000 <ferror@plt+0x5650>
  4048a8:	add	x1, x1, #0xca
  4048ac:	mov	x0, x19
  4048b0:	bl	4023d0 <scols_table_set_name@plt>
  4048b4:	adrp	x28, 419000 <ferror@plt+0x16650>
  4048b8:	ldr	x8, [x28, #952]
  4048bc:	cbz	x8, 4049dc <ferror@plt+0x202c>
  4048c0:	adrp	x22, 408000 <ferror@plt+0x5650>
  4048c4:	adrp	x23, 402000 <memcpy@plt-0x300>
  4048c8:	adrp	x24, 402000 <memcpy@plt-0x300>
  4048cc:	adrp	x25, 407000 <ferror@plt+0x4650>
  4048d0:	mov	x21, xzr
  4048d4:	add	x22, x22, #0xd5
  4048d8:	add	x23, x23, #0x4d0
  4048dc:	add	x24, x24, #0x5a0
  4048e0:	add	x25, x25, #0xd86
  4048e4:	mov	w0, w21
  4048e8:	bl	404aa0 <ferror@plt+0x20f0>
  4048ec:	ldr	w8, [x0, #16]
  4048f0:	ldrb	w9, [x20, #80]
  4048f4:	mov	x26, x0
  4048f8:	and	w10, w8, #0xfffffffe
  4048fc:	tst	w9, #0x10
  404900:	csel	w27, w8, w10, eq  // eq = none
  404904:	tbz	w9, #2, 40491c <ferror@plt+0x1f6c>
  404908:	mov	w0, w21
  40490c:	bl	404ac4 <ferror@plt+0x2114>
  404910:	orr	w8, w27, #0x2
  404914:	cmp	w0, #0x6
  404918:	csel	w27, w8, w27, eq  // eq = none
  40491c:	ldrb	w8, [x20, #80]
  404920:	ldr	x1, [x26]
  404924:	ldr	d0, [x26, #8]
  404928:	and	w9, w27, #0xffffffbf
  40492c:	tst	w8, #0x40
  404930:	csel	w2, w27, w9, eq  // eq = none
  404934:	mov	x0, x19
  404938:	bl	402410 <scols_table_new_column@plt>
  40493c:	cbz	x0, 40499c <ferror@plt+0x1fec>
  404940:	ldrb	w8, [x20, #80]
  404944:	mov	x27, x0
  404948:	tbz	w8, #1, 404958 <ferror@plt+0x1fa8>
  40494c:	ldr	w1, [x26, #32]
  404950:	mov	x0, x27
  404954:	bl	402310 <scols_column_set_json_type@plt>
  404958:	ldrb	w8, [x20, #80]
  40495c:	tbnz	w8, #6, 404990 <ferror@plt+0x1fe0>
  404960:	mov	w0, w21
  404964:	bl	404ac4 <ferror@plt+0x2114>
  404968:	cmp	w0, #0xa
  40496c:	b.ne	404990 <ferror@plt+0x1fe0>  // b.any
  404970:	mov	x0, x27
  404974:	mov	x1, x23
  404978:	mov	x2, x24
  40497c:	mov	x3, xzr
  404980:	bl	402850 <scols_column_set_wrapfunc@plt>
  404984:	mov	x0, x27
  404988:	mov	x1, x25
  40498c:	bl	4028a0 <scols_column_set_safechars@plt>
  404990:	mov	w26, wzr
  404994:	cbz	w26, 4049b4 <ferror@plt+0x2004>
  404998:	b	4049fc <ferror@plt+0x204c>
  40499c:	mov	w2, #0x5                   	// #5
  4049a0:	mov	x1, x22
  4049a4:	mov	w26, #0x5                   	// #5
  4049a8:	bl	402880 <dcgettext@plt>
  4049ac:	bl	402820 <warnx@plt>
  4049b0:	cbnz	w26, 4049fc <ferror@plt+0x204c>
  4049b4:	ldr	x8, [x28, #952]
  4049b8:	add	x21, x21, #0x1
  4049bc:	cmp	x21, x8
  4049c0:	b.cc	4048e4 <ferror@plt+0x1f34>  // b.lo, b.ul, b.last
  4049c4:	b	4049dc <ferror@plt+0x202c>
  4049c8:	adrp	x1, 408000 <ferror@plt+0x5650>
  4049cc:	add	x1, x1, #0xa8
  4049d0:	mov	w2, #0x5                   	// #5
  4049d4:	bl	402880 <dcgettext@plt>
  4049d8:	bl	4026d0 <warn@plt>
  4049dc:	mov	x0, x19
  4049e0:	ldp	x20, x19, [sp, #80]
  4049e4:	ldp	x22, x21, [sp, #64]
  4049e8:	ldp	x24, x23, [sp, #48]
  4049ec:	ldp	x26, x25, [sp, #32]
  4049f0:	ldp	x28, x27, [sp, #16]
  4049f4:	ldp	x29, x30, [sp], #96
  4049f8:	ret
  4049fc:	cmp	w26, #0x5
  404a00:	b.ne	4049dc <ferror@plt+0x202c>  // b.any
  404a04:	mov	x0, x19
  404a08:	bl	402620 <scols_unref_table@plt>
  404a0c:	mov	x19, xzr
  404a10:	b	4049dc <ferror@plt+0x202c>
  404a14:	stp	x29, x30, [sp, #-48]!
  404a18:	stp	x22, x21, [sp, #16]
  404a1c:	stp	x20, x19, [sp, #32]
  404a20:	ldrb	w8, [x0, #80]
  404a24:	mov	x20, x3
  404a28:	mov	x19, x2
  404a2c:	mov	x21, x0
  404a30:	mov	x22, x1
  404a34:	mov	x29, sp
  404a38:	tbz	w8, #2, 404a7c <ferror@plt+0x20cc>
  404a3c:	ldr	x2, [x19, #216]
  404a40:	cbz	x2, 404a7c <ferror@plt+0x20cc>
  404a44:	ldr	x8, [x2, #208]
  404a48:	cbnz	x8, 404a7c <ferror@plt+0x20cc>
  404a4c:	ldrsw	x8, [x20, #8]
  404a50:	lsl	x8, x8, #3
  404a54:	add	x9, x2, x8
  404a58:	add	x8, x19, x8
  404a5c:	ldr	x9, [x9, #24]
  404a60:	ldr	x8, [x8, #24]
  404a64:	cmp	x9, x8
  404a68:	b.ne	404a7c <ferror@plt+0x20cc>  // b.any
  404a6c:	mov	x0, x21
  404a70:	mov	x1, x22
  404a74:	mov	x3, x20
  404a78:	bl	404a14 <ferror@plt+0x2064>
  404a7c:	mov	x0, x21
  404a80:	mov	x1, x22
  404a84:	mov	x2, x20
  404a88:	mov	x3, x19
  404a8c:	bl	404b60 <ferror@plt+0x21b0>
  404a90:	ldp	x20, x19, [sp, #32]
  404a94:	ldp	x22, x21, [sp, #16]
  404a98:	ldp	x29, x30, [sp], #48
  404a9c:	ret
  404aa0:	stp	x29, x30, [sp, #-16]!
  404aa4:	mov	x29, sp
  404aa8:	bl	404ac4 <ferror@plt+0x2114>
  404aac:	adrp	x8, 407000 <ferror@plt+0x4650>
  404ab0:	add	x8, x8, #0x740
  404ab4:	mov	w9, #0x28                  	// #40
  404ab8:	smaddl	x0, w0, w9, x8
  404abc:	ldp	x29, x30, [sp], #16
  404ac0:	ret
  404ac4:	stp	x29, x30, [sp, #-16]!
  404ac8:	mov	x29, sp
  404acc:	tbnz	w0, #31, 404b00 <ferror@plt+0x2150>
  404ad0:	adrp	x8, 419000 <ferror@plt+0x16650>
  404ad4:	ldr	x9, [x8, #952]
  404ad8:	sxtw	x8, w0
  404adc:	cmp	x9, x8
  404ae0:	b.ls	404b20 <ferror@plt+0x2170>  // b.plast
  404ae4:	adrp	x9, 419000 <ferror@plt+0x16650>
  404ae8:	add	x9, x9, #0x3c0
  404aec:	ldr	w0, [x9, x8, lsl #2]
  404af0:	cmp	w0, #0xb
  404af4:	b.ge	404b40 <ferror@plt+0x2190>  // b.tcont
  404af8:	ldp	x29, x30, [sp], #16
  404afc:	ret
  404b00:	adrp	x0, 408000 <ferror@plt+0x5650>
  404b04:	adrp	x1, 407000 <ferror@plt+0x4650>
  404b08:	adrp	x3, 408000 <ferror@plt+0x5650>
  404b0c:	add	x0, x0, #0xf8
  404b10:	add	x1, x1, #0xf8f
  404b14:	add	x3, x3, #0x101
  404b18:	mov	w2, #0xf0                  	// #240
  404b1c:	bl	402900 <__assert_fail@plt>
  404b20:	adrp	x0, 408000 <ferror@plt+0x5650>
  404b24:	adrp	x1, 407000 <ferror@plt+0x4650>
  404b28:	adrp	x3, 408000 <ferror@plt+0x5650>
  404b2c:	add	x0, x0, #0x118
  404b30:	add	x1, x1, #0xf8f
  404b34:	add	x3, x3, #0x101
  404b38:	mov	w2, #0xf1                  	// #241
  404b3c:	bl	402900 <__assert_fail@plt>
  404b40:	adrp	x0, 408000 <ferror@plt+0x5650>
  404b44:	adrp	x1, 407000 <ferror@plt+0x4650>
  404b48:	adrp	x3, 408000 <ferror@plt+0x5650>
  404b4c:	add	x0, x0, #0x130
  404b50:	add	x1, x1, #0xf8f
  404b54:	add	x3, x3, #0x101
  404b58:	mov	w2, #0xf2                  	// #242
  404b5c:	bl	402900 <__assert_fail@plt>
  404b60:	sub	sp, sp, #0x70
  404b64:	stp	x29, x30, [sp, #16]
  404b68:	stp	x28, x27, [sp, #32]
  404b6c:	stp	x26, x25, [sp, #48]
  404b70:	stp	x24, x23, [sp, #64]
  404b74:	stp	x22, x21, [sp, #80]
  404b78:	stp	x20, x19, [sp, #96]
  404b7c:	add	x29, sp, #0x10
  404b80:	cbz	x2, 404db0 <ferror@plt+0x2400>
  404b84:	mov	x8, x1
  404b88:	cbz	x1, 404dd0 <ferror@plt+0x2420>
  404b8c:	ldrb	w9, [x0, #80]
  404b90:	mov	x19, x3
  404b94:	mov	x20, x2
  404b98:	mov	x21, x0
  404b9c:	tbz	w9, #2, 404bb0 <ferror@plt+0x2200>
  404ba0:	ldr	x9, [x19, #216]
  404ba4:	cbz	x9, 404bb0 <ferror@plt+0x2200>
  404ba8:	ldr	x1, [x9, #208]
  404bac:	b	404bb4 <ferror@plt+0x2204>
  404bb0:	mov	x1, xzr
  404bb4:	mov	x0, x8
  404bb8:	bl	402600 <scols_table_new_line@plt>
  404bbc:	cbz	x0, 404d78 <ferror@plt+0x23c8>
  404bc0:	adrp	x28, 419000 <ferror@plt+0x16650>
  404bc4:	ldr	x8, [x28, #952]
  404bc8:	mov	x22, x0
  404bcc:	cbz	x8, 404d70 <ferror@plt+0x23c0>
  404bd0:	adrp	x24, 407000 <ferror@plt+0x4650>
  404bd4:	adrp	x26, 407000 <ferror@plt+0x4650>
  404bd8:	adrp	x25, 407000 <ferror@plt+0x4650>
  404bdc:	adrp	x27, 408000 <ferror@plt+0x5650>
  404be0:	mov	x23, xzr
  404be4:	add	x24, x24, #0x4d7
  404be8:	add	x26, x26, #0x708
  404bec:	add	x25, x25, #0x991
  404bf0:	add	x27, x27, #0x16
  404bf4:	b	404c08 <ferror@plt+0x2258>
  404bf8:	ldr	x8, [x28, #952]
  404bfc:	add	x23, x23, #0x1
  404c00:	cmp	x23, x8
  404c04:	b.cs	404d70 <ferror@plt+0x23c0>  // b.hs, b.nlast
  404c08:	mov	w0, w23
  404c0c:	str	xzr, [sp, #8]
  404c10:	bl	404ac4 <ferror@plt+0x2114>
  404c14:	cmp	w0, #0xa
  404c18:	b.hi	404d24 <ferror@plt+0x2374>  // b.pmore
  404c1c:	mov	w8, w0
  404c20:	adr	x9, 404c30 <ferror@plt+0x2280>
  404c24:	ldrb	w10, [x24, x8]
  404c28:	add	x9, x9, x10, lsl #2
  404c2c:	br	x9
  404c30:	ldr	x2, [x20]
  404c34:	adrp	x1, 407000 <ferror@plt+0x4650>
  404c38:	add	x0, sp, #0x8
  404c3c:	add	x1, x1, #0xa7c
  404c40:	bl	404df0 <ferror@plt+0x2440>
  404c44:	ldr	x2, [sp, #8]
  404c48:	cbnz	x2, 404d2c <ferror@plt+0x237c>
  404c4c:	b	404bf8 <ferror@plt+0x2248>
  404c50:	ldr	w2, [x19]
  404c54:	b	404cc4 <ferror@plt+0x2314>
  404c58:	ldr	w8, [x20, #8]
  404c5c:	cmp	w8, #0x1
  404c60:	b.ne	404d24 <ferror@plt+0x2374>  // b.any
  404c64:	ldr	w1, [x19, #224]
  404c68:	add	x0, sp, #0x8
  404c6c:	bl	404e70 <ferror@plt+0x24c0>
  404c70:	ldr	x2, [sp, #8]
  404c74:	cbnz	x2, 404d2c <ferror@plt+0x237c>
  404c78:	b	404bf8 <ferror@plt+0x2248>
  404c7c:	ldrsw	x8, [x20, #8]
  404c80:	ldr	w2, [x19]
  404c84:	adrp	x1, 408000 <ferror@plt+0x5650>
  404c88:	add	x0, sp, #0x8
  404c8c:	ldr	x3, [x26, x8, lsl #3]
  404c90:	add	x1, x1, #0x1e0
  404c94:	bl	404df0 <ferror@plt+0x2440>
  404c98:	ldr	x2, [sp, #8]
  404c9c:	cbnz	x2, 404d2c <ferror@plt+0x237c>
  404ca0:	b	404bf8 <ferror@plt+0x2248>
  404ca4:	ldr	w2, [x20, #12]
  404ca8:	b	404cc4 <ferror@plt+0x2314>
  404cac:	ldr	w2, [x19, #16]
  404cb0:	b	404cc4 <ferror@plt+0x2314>
  404cb4:	ldrsw	x8, [x20, #8]
  404cb8:	ldr	x2, [x26, x8, lsl #3]
  404cbc:	b	404d18 <ferror@plt+0x2368>
  404cc0:	ldr	w2, [x19, #4]
  404cc4:	add	x0, sp, #0x8
  404cc8:	mov	x1, x27
  404ccc:	bl	404df0 <ferror@plt+0x2440>
  404cd0:	ldr	x2, [sp, #8]
  404cd4:	cbnz	x2, 404d2c <ferror@plt+0x237c>
  404cd8:	b	404bf8 <ferror@plt+0x2248>
  404cdc:	ldr	w0, [x19]
  404ce0:	bl	406ed4 <ferror@plt+0x4524>
  404ce4:	str	x0, [sp, #8]
  404ce8:	cbnz	x0, 404d24 <ferror@plt+0x2374>
  404cec:	ldr	w0, [x19]
  404cf0:	bl	406fbc <ferror@plt+0x460c>
  404cf4:	str	x0, [sp, #8]
  404cf8:	ldr	x2, [sp, #8]
  404cfc:	cbnz	x2, 404d2c <ferror@plt+0x237c>
  404d00:	b	404bf8 <ferror@plt+0x2248>
  404d04:	adrp	x8, 419000 <ferror@plt+0x16650>
  404d08:	ldr	x0, [x8, #1048]
  404d0c:	ldr	w1, [x19, #16]
  404d10:	bl	405160 <ferror@plt+0x27b0>
  404d14:	ldr	x2, [x0, #8]
  404d18:	add	x0, sp, #0x8
  404d1c:	mov	x1, x25
  404d20:	bl	404df0 <ferror@plt+0x2440>
  404d24:	ldr	x2, [sp, #8]
  404d28:	cbz	x2, 404bf8 <ferror@plt+0x2248>
  404d2c:	mov	x0, x22
  404d30:	mov	x1, x23
  404d34:	bl	402390 <scols_line_refer_data@plt>
  404d38:	cbz	w0, 404bf8 <ferror@plt+0x2248>
  404d3c:	b	404dac <ferror@plt+0x23fc>
  404d40:	ldrb	w8, [x21, #80]
  404d44:	ldr	x2, [x21, #88]
  404d48:	mov	w9, #0xa                   	// #10
  404d4c:	add	x0, sp, #0x8
  404d50:	tst	w8, #0x40
  404d54:	mov	w8, #0x2c                  	// #44
  404d58:	csel	w3, w9, w8, eq  // eq = none
  404d5c:	mov	x1, x20
  404d60:	bl	404ec0 <ferror@plt+0x2510>
  404d64:	ldr	x2, [sp, #8]
  404d68:	cbnz	x2, 404d2c <ferror@plt+0x237c>
  404d6c:	b	404bf8 <ferror@plt+0x2248>
  404d70:	str	x22, [x19, #208]
  404d74:	b	404d8c <ferror@plt+0x23dc>
  404d78:	adrp	x1, 408000 <ferror@plt+0x5650>
  404d7c:	add	x1, x1, #0x1c3
  404d80:	mov	w2, #0x5                   	// #5
  404d84:	bl	402880 <dcgettext@plt>
  404d88:	bl	4026d0 <warn@plt>
  404d8c:	ldp	x20, x19, [sp, #96]
  404d90:	ldp	x22, x21, [sp, #80]
  404d94:	ldp	x24, x23, [sp, #64]
  404d98:	ldp	x26, x25, [sp, #48]
  404d9c:	ldp	x28, x27, [sp, #32]
  404da0:	ldp	x29, x30, [sp, #16]
  404da4:	add	sp, sp, #0x70
  404da8:	ret
  404dac:	bl	40501c <ferror@plt+0x266c>
  404db0:	adrp	x0, 408000 <ferror@plt+0x5650>
  404db4:	adrp	x1, 407000 <ferror@plt+0x4650>
  404db8:	adrp	x3, 408000 <ferror@plt+0x5650>
  404dbc:	add	x0, x0, #0x12d
  404dc0:	add	x1, x1, #0xf8f
  404dc4:	add	x3, x3, #0x157
  404dc8:	mov	w2, #0x2c9                 	// #713
  404dcc:	bl	402900 <__assert_fail@plt>
  404dd0:	adrp	x0, 408000 <ferror@plt+0x5650>
  404dd4:	adrp	x1, 407000 <ferror@plt+0x4650>
  404dd8:	adrp	x3, 408000 <ferror@plt+0x5650>
  404ddc:	add	x0, x0, #0xc4
  404de0:	add	x1, x1, #0xf8f
  404de4:	add	x3, x3, #0x157
  404de8:	mov	w2, #0x2ca                 	// #714
  404dec:	bl	402900 <__assert_fail@plt>
  404df0:	sub	sp, sp, #0x100
  404df4:	stp	x29, x30, [sp, #240]
  404df8:	add	x29, sp, #0xf0
  404dfc:	mov	x8, #0xffffffffffffffd0    	// #-48
  404e00:	mov	x9, sp
  404e04:	sub	x10, x29, #0x70
  404e08:	movk	x8, #0xff80, lsl #32
  404e0c:	add	x11, x29, #0x10
  404e10:	add	x9, x9, #0x80
  404e14:	add	x10, x10, #0x30
  404e18:	stp	x9, x8, [x29, #-16]
  404e1c:	stp	x11, x10, [x29, #-32]
  404e20:	stp	x2, x3, [x29, #-112]
  404e24:	stp	x4, x5, [x29, #-96]
  404e28:	stp	x6, x7, [x29, #-80]
  404e2c:	stp	q1, q2, [sp, #16]
  404e30:	str	q0, [sp]
  404e34:	ldp	q0, q1, [x29, #-32]
  404e38:	sub	x2, x29, #0x40
  404e3c:	stp	q3, q4, [sp, #48]
  404e40:	stp	q5, q6, [sp, #80]
  404e44:	str	q7, [sp, #112]
  404e48:	stp	q0, q1, [x29, #-64]
  404e4c:	bl	402780 <vasprintf@plt>
  404e50:	tbnz	w0, #31, 404e60 <ferror@plt+0x24b0>
  404e54:	ldp	x29, x30, [sp, #240]
  404e58:	add	sp, sp, #0x100
  404e5c:	ret
  404e60:	adrp	x1, 408000 <ferror@plt+0x5650>
  404e64:	add	x1, x1, #0x1ef
  404e68:	mov	w0, #0x1                   	// #1
  404e6c:	bl	402980 <err@plt>
  404e70:	stp	x29, x30, [sp, #-16]!
  404e74:	mov	w2, w1
  404e78:	mov	x29, sp
  404e7c:	tbnz	w1, #31, 404e94 <ferror@plt+0x24e4>
  404e80:	adrp	x1, 408000 <ferror@plt+0x5650>
  404e84:	add	x1, x1, #0x16
  404e88:	bl	404df0 <ferror@plt+0x2440>
  404e8c:	ldp	x29, x30, [sp], #16
  404e90:	ret
  404e94:	cmn	w2, #0x1
  404e98:	b.eq	404ea4 <ferror@plt+0x24f4>  // b.none
  404e9c:	ldp	x29, x30, [sp], #16
  404ea0:	ret
  404ea4:	adrp	x1, 407000 <ferror@plt+0x4650>
  404ea8:	adrp	x2, 408000 <ferror@plt+0x5650>
  404eac:	add	x1, x1, #0x991
  404eb0:	add	x2, x2, #0x206
  404eb4:	bl	404df0 <ferror@plt+0x2440>
  404eb8:	ldp	x29, x30, [sp], #16
  404ebc:	ret
  404ec0:	sub	sp, sp, #0x80
  404ec4:	stp	x22, x21, [sp, #96]
  404ec8:	mov	x21, x0
  404ecc:	mov	w0, wzr
  404ed0:	stp	x29, x30, [sp, #32]
  404ed4:	stp	x28, x27, [sp, #48]
  404ed8:	stp	x26, x25, [sp, #64]
  404edc:	stp	x24, x23, [sp, #80]
  404ee0:	stp	x20, x19, [sp, #112]
  404ee4:	add	x29, sp, #0x20
  404ee8:	mov	w19, w3
  404eec:	mov	x20, x2
  404ef0:	mov	x22, x1
  404ef4:	bl	402490 <mnt_new_iter@plt>
  404ef8:	str	xzr, [sp, #16]
  404efc:	ldrsw	x8, [x22, #8]
  404f00:	adrp	x9, 407000 <ferror@plt+0x4650>
  404f04:	add	x9, x9, #0x708
  404f08:	ldr	x3, [x22]
  404f0c:	ldr	x2, [x9, x8, lsl #3]
  404f10:	adrp	x1, 408000 <ferror@plt+0x5650>
  404f14:	mov	x22, x0
  404f18:	add	x1, x1, #0x211
  404f1c:	sub	x0, x29, #0x8
  404f20:	bl	404df0 <ferror@plt+0x2440>
  404f24:	str	xzr, [x21]
  404f28:	ldur	x3, [x29, #-8]
  404f2c:	adrp	x2, 405000 <ferror@plt+0x2650>
  404f30:	add	x2, x2, #0x40
  404f34:	add	x4, sp, #0x10
  404f38:	mov	x0, x20
  404f3c:	mov	x1, x22
  404f40:	bl	402740 <mnt_table_find_next_fs@plt>
  404f44:	cbz	w0, 404f78 <ferror@plt+0x25c8>
  404f48:	ldur	x0, [x29, #-8]
  404f4c:	bl	402720 <free@plt>
  404f50:	mov	x0, x22
  404f54:	bl	402710 <mnt_free_iter@plt>
  404f58:	ldp	x20, x19, [sp, #112]
  404f5c:	ldp	x22, x21, [sp, #96]
  404f60:	ldp	x24, x23, [sp, #80]
  404f64:	ldp	x26, x25, [sp, #64]
  404f68:	ldp	x28, x27, [sp, #48]
  404f6c:	ldp	x29, x30, [sp, #32]
  404f70:	add	sp, sp, #0x80
  404f74:	ret
  404f78:	adrp	x24, 407000 <ferror@plt+0x4650>
  404f7c:	adrp	x25, 405000 <ferror@plt+0x2650>
  404f80:	adrp	x26, 408000 <ferror@plt+0x5650>
  404f84:	sxtb	w23, w19
  404f88:	add	x24, x24, #0x991
  404f8c:	add	x25, x25, #0x40
  404f90:	add	x26, x26, #0x21a
  404f94:	b	404fc4 <ferror@plt+0x2614>
  404f98:	mov	x0, x21
  404f9c:	mov	x1, x24
  404fa0:	mov	x2, x27
  404fa4:	bl	404df0 <ferror@plt+0x2440>
  404fa8:	ldur	x3, [x29, #-8]
  404fac:	add	x4, sp, #0x10
  404fb0:	mov	x0, x20
  404fb4:	mov	x1, x22
  404fb8:	mov	x2, x25
  404fbc:	bl	402740 <mnt_table_find_next_fs@plt>
  404fc0:	cbnz	w0, 404f48 <ferror@plt+0x2598>
  404fc4:	ldr	x0, [sp, #16]
  404fc8:	bl	4025c0 <mnt_fs_get_target@plt>
  404fcc:	ldr	x28, [x21]
  404fd0:	mov	x27, x0
  404fd4:	cbz	x28, 404f98 <ferror@plt+0x25e8>
  404fd8:	mov	x0, x28
  404fdc:	mov	x1, x27
  404fe0:	mov	w2, w19
  404fe4:	bl	405094 <ferror@plt+0x26e4>
  404fe8:	cbnz	w0, 404fa8 <ferror@plt+0x25f8>
  404fec:	add	x0, sp, #0x8
  404ff0:	mov	x1, x26
  404ff4:	mov	x2, x28
  404ff8:	mov	w3, w23
  404ffc:	mov	x4, x27
  405000:	str	xzr, [sp, #8]
  405004:	bl	404df0 <ferror@plt+0x2440>
  405008:	ldr	x0, [x21]
  40500c:	bl	402720 <free@plt>
  405010:	ldr	x8, [sp, #8]
  405014:	str	x8, [x21]
  405018:	b	404fa8 <ferror@plt+0x25f8>
  40501c:	stp	x29, x30, [sp, #-16]!
  405020:	adrp	x1, 408000 <ferror@plt+0x5650>
  405024:	adrp	x2, 407000 <ferror@plt+0x4650>
  405028:	add	x1, x1, #0x226
  40502c:	add	x2, x2, #0xf8f
  405030:	mov	w0, #0x1                   	// #1
  405034:	mov	w3, #0x300                 	// #768
  405038:	mov	x29, sp
  40503c:	bl	402980 <err@plt>
  405040:	stp	x29, x30, [sp, #-32]!
  405044:	stp	x20, x19, [sp, #16]
  405048:	mov	x19, x1
  40504c:	adrp	x1, 408000 <ferror@plt+0x5650>
  405050:	add	x1, x1, #0x221
  405054:	mov	x29, sp
  405058:	mov	x20, x0
  40505c:	bl	4027d0 <mnt_fs_match_fstype@plt>
  405060:	cbz	w0, 405088 <ferror@plt+0x26d8>
  405064:	mov	x0, x20
  405068:	bl	4025d0 <mnt_fs_get_root@plt>
  40506c:	cbz	x0, 405088 <ferror@plt+0x26d8>
  405070:	mov	x0, x20
  405074:	bl	4025d0 <mnt_fs_get_root@plt>
  405078:	mov	x1, x19
  40507c:	bl	4026b0 <strcmp@plt>
  405080:	cmp	w0, #0x0
  405084:	cset	w0, eq  // eq = none
  405088:	ldp	x20, x19, [sp, #16]
  40508c:	ldp	x29, x30, [sp], #32
  405090:	ret
  405094:	stp	x29, x30, [sp, #-48]!
  405098:	stp	x22, x21, [sp, #16]
  40509c:	stp	x20, x19, [sp, #32]
  4050a0:	mov	x29, sp
  4050a4:	mov	w19, w2
  4050a8:	mov	x22, x1
  4050ac:	mov	x21, x0
  4050b0:	bl	402870 <strstr@plt>
  4050b4:	cbz	x0, 405118 <ferror@plt+0x2768>
  4050b8:	mov	x20, x0
  4050bc:	mov	x0, x22
  4050c0:	bl	402340 <strlen@plt>
  4050c4:	cmp	x20, x21
  4050c8:	mov	x22, x0
  4050cc:	b.eq	4050f8 <ferror@plt+0x2748>  // b.none
  4050d0:	ldurb	w8, [x20, #-1]
  4050d4:	cmp	w8, w19, uxtb
  4050d8:	b.ne	4050f0 <ferror@plt+0x2740>  // b.any
  4050dc:	ldrb	w8, [x20, x22]
  4050e0:	mov	w0, #0x1                   	// #1
  4050e4:	cmp	w8, w19, uxtb
  4050e8:	b.eq	405118 <ferror@plt+0x2768>  // b.none
  4050ec:	cbz	w8, 405118 <ferror@plt+0x2768>
  4050f0:	mov	w0, wzr
  4050f4:	b	405118 <ferror@plt+0x2768>
  4050f8:	mov	x0, x21
  4050fc:	bl	402340 <strlen@plt>
  405100:	cmp	x0, x22
  405104:	b.eq	405114 <ferror@plt+0x2764>  // b.none
  405108:	ldrb	w8, [x21, x22]
  40510c:	cmp	w8, w19, uxtb
  405110:	b.ne	4050d0 <ferror@plt+0x2720>  // b.any
  405114:	mov	w0, #0x1                   	// #1
  405118:	ldp	x20, x19, [sp, #32]
  40511c:	ldp	x22, x21, [sp, #16]
  405120:	ldp	x29, x30, [sp], #48
  405124:	ret
  405128:	add	x8, x0, #0x30
  40512c:	mov	x9, x8
  405130:	ldr	x9, [x9]
  405134:	cmp	x9, x8
  405138:	b.eq	405158 <ferror@plt+0x27a8>  // b.none
  40513c:	ldrsw	x10, [x0, #8]
  405140:	sub	x10, x9, x10, lsl #4
  405144:	ldur	w10, [x10, #-80]
  405148:	cmp	w10, w1
  40514c:	b.ne	405130 <ferror@plt+0x2780>  // b.any
  405150:	mov	w0, #0x1                   	// #1
  405154:	ret
  405158:	mov	w0, wzr
  40515c:	ret
  405160:	cbz	x0, 405180 <ferror@plt+0x27d0>
  405164:	ldr	x0, [x0]
  405168:	cbz	x0, 405180 <ferror@plt+0x27d0>
  40516c:	ldr	x8, [x0]
  405170:	cmp	x8, x1
  405174:	b.eq	405180 <ferror@plt+0x27d0>  // b.none
  405178:	ldr	x0, [x0, #16]
  40517c:	cbnz	x0, 40516c <ferror@plt+0x27bc>
  405180:	ret
  405184:	stp	x29, x30, [sp, #-16]!
  405188:	mov	w0, #0x1                   	// #1
  40518c:	mov	w1, #0x10                  	// #16
  405190:	mov	x29, sp
  405194:	bl	4025b0 <calloc@plt>
  405198:	ldp	x29, x30, [sp], #16
  40519c:	ret
  4051a0:	stp	x29, x30, [sp, #-48]!
  4051a4:	stp	x20, x19, [sp, #32]
  4051a8:	ldr	x20, [x0]
  4051ac:	mov	x19, x0
  4051b0:	str	x21, [sp, #16]
  4051b4:	mov	x29, sp
  4051b8:	cbz	x20, 4051d4 <ferror@plt+0x2824>
  4051bc:	ldp	x0, x21, [x20, #8]
  4051c0:	bl	402720 <free@plt>
  4051c4:	mov	x0, x20
  4051c8:	bl	402720 <free@plt>
  4051cc:	mov	x20, x21
  4051d0:	cbnz	x21, 4051bc <ferror@plt+0x280c>
  4051d4:	mov	x0, x19
  4051d8:	bl	402720 <free@plt>
  4051dc:	ldp	x20, x19, [sp, #32]
  4051e0:	ldr	x21, [sp, #16]
  4051e4:	ldp	x29, x30, [sp], #48
  4051e8:	ret
  4051ec:	stp	x29, x30, [sp, #-32]!
  4051f0:	stp	x20, x19, [sp, #16]
  4051f4:	mov	x29, sp
  4051f8:	mov	x19, x1
  4051fc:	mov	x20, x0
  405200:	bl	405160 <ferror@plt+0x27b0>
  405204:	cbnz	x0, 40522c <ferror@plt+0x287c>
  405208:	mov	w0, w19
  40520c:	bl	4026c0 <getpwuid@plt>
  405210:	cbz	x0, 40521c <ferror@plt+0x286c>
  405214:	ldr	x1, [x0]
  405218:	b	405220 <ferror@plt+0x2870>
  40521c:	mov	x1, xzr
  405220:	mov	x0, x20
  405224:	mov	x2, x19
  405228:	bl	405238 <ferror@plt+0x2888>
  40522c:	ldp	x20, x19, [sp, #16]
  405230:	ldp	x29, x30, [sp], #32
  405234:	ret
  405238:	stp	x29, x30, [sp, #-64]!
  40523c:	stp	x28, x23, [sp, #16]
  405240:	stp	x22, x21, [sp, #32]
  405244:	stp	x20, x19, [sp, #48]
  405248:	mov	x29, sp
  40524c:	sub	sp, sp, #0x410
  405250:	mov	x23, x1
  405254:	mov	x19, x0
  405258:	mov	w0, #0x1                   	// #1
  40525c:	mov	w1, #0x18                  	// #24
  405260:	mov	x22, x2
  405264:	bl	4025b0 <calloc@plt>
  405268:	cbz	x0, 405354 <ferror@plt+0x29a4>
  40526c:	mov	x20, x0
  405270:	str	x22, [x0]
  405274:	cbz	x23, 4052ac <ferror@plt+0x28fc>
  405278:	add	x0, sp, #0xc
  40527c:	mov	w2, #0x100                 	// #256
  405280:	mov	x1, x23
  405284:	bl	402360 <mbstowcs@plt>
  405288:	cbz	x0, 405308 <ferror@plt+0x2958>
  40528c:	add	x0, sp, #0xc
  405290:	mov	w1, #0x100                 	// #256
  405294:	str	wzr, [sp, #1036]
  405298:	bl	402520 <wcswidth@plt>
  40529c:	mov	w21, w0
  4052a0:	cmp	w21, #0x1
  4052a4:	b.ge	4052b8 <ferror@plt+0x2908>  // b.tcont
  4052a8:	b	40531c <ferror@plt+0x296c>
  4052ac:	mov	w21, wzr
  4052b0:	cmp	w21, #0x1
  4052b4:	b.lt	40531c <ferror@plt+0x296c>  // b.tstop
  4052b8:	mov	x0, x23
  4052bc:	bl	4025f0 <strdup@plt>
  4052c0:	str	x0, [x20, #8]
  4052c4:	cbz	x0, 405334 <ferror@plt+0x2984>
  4052c8:	ldr	x9, [x19]
  4052cc:	cbz	x9, 4052e4 <ferror@plt+0x2934>
  4052d0:	mov	x8, x9
  4052d4:	ldr	x9, [x9, #16]
  4052d8:	cbnz	x9, 4052cc <ferror@plt+0x291c>
  4052dc:	add	x8, x8, #0x10
  4052e0:	b	4052e8 <ferror@plt+0x2938>
  4052e4:	mov	x8, x19
  4052e8:	cmp	w21, #0x0
  4052ec:	str	x20, [x8]
  4052f0:	b.gt	405344 <ferror@plt+0x2994>
  4052f4:	ldr	x0, [x20, #8]
  4052f8:	cbz	x0, 405340 <ferror@plt+0x2990>
  4052fc:	bl	402340 <strlen@plt>
  405300:	mov	x21, x0
  405304:	b	405344 <ferror@plt+0x2994>
  405308:	mov	x0, x23
  40530c:	bl	402340 <strlen@plt>
  405310:	mov	x21, x0
  405314:	cmp	w21, #0x1
  405318:	b.ge	4052b8 <ferror@plt+0x2908>  // b.tcont
  40531c:	adrp	x1, 408000 <ferror@plt+0x5650>
  405320:	add	x0, x20, #0x8
  405324:	add	x1, x1, #0x245
  405328:	mov	x2, x22
  40532c:	bl	402480 <asprintf@plt>
  405330:	tbz	w0, #31, 4052c8 <ferror@plt+0x2918>
  405334:	mov	x0, x20
  405338:	bl	402720 <free@plt>
  40533c:	b	405354 <ferror@plt+0x29a4>
  405340:	mov	w21, wzr
  405344:	ldr	w8, [x19, #8]
  405348:	cmp	w8, w21
  40534c:	csel	w8, w21, w8, lt  // lt = tstop
  405350:	str	w8, [x19, #8]
  405354:	add	sp, sp, #0x410
  405358:	ldp	x20, x19, [sp, #48]
  40535c:	ldp	x22, x21, [sp, #32]
  405360:	ldp	x28, x23, [sp, #16]
  405364:	ldp	x29, x30, [sp], #64
  405368:	ret
  40536c:	stp	x29, x30, [sp, #-32]!
  405370:	stp	x20, x19, [sp, #16]
  405374:	mov	x29, sp
  405378:	mov	x19, x1
  40537c:	mov	x20, x0
  405380:	bl	405160 <ferror@plt+0x27b0>
  405384:	cbnz	x0, 4053ac <ferror@plt+0x29fc>
  405388:	mov	w0, w19
  40538c:	bl	402940 <getgrgid@plt>
  405390:	cbz	x0, 40539c <ferror@plt+0x29ec>
  405394:	ldr	x1, [x0]
  405398:	b	4053a0 <ferror@plt+0x29f0>
  40539c:	mov	x1, xzr
  4053a0:	mov	x0, x20
  4053a4:	mov	x2, x19
  4053a8:	bl	405238 <ferror@plt+0x2888>
  4053ac:	ldp	x20, x19, [sp, #16]
  4053b0:	ldp	x29, x30, [sp], #32
  4053b4:	ret
  4053b8:	adrp	x8, 419000 <ferror@plt+0x16650>
  4053bc:	str	w0, [x8, #884]
  4053c0:	ret
  4053c4:	sub	sp, sp, #0x80
  4053c8:	stp	x29, x30, [sp, #32]
  4053cc:	stp	x28, x27, [sp, #48]
  4053d0:	stp	x26, x25, [sp, #64]
  4053d4:	stp	x24, x23, [sp, #80]
  4053d8:	stp	x22, x21, [sp, #96]
  4053dc:	stp	x20, x19, [sp, #112]
  4053e0:	add	x29, sp, #0x20
  4053e4:	str	xzr, [x1]
  4053e8:	cbz	x0, 405424 <ferror@plt+0x2a74>
  4053ec:	ldrb	w8, [x0]
  4053f0:	mov	x21, x0
  4053f4:	cbz	w8, 405424 <ferror@plt+0x2a74>
  4053f8:	mov	x20, x2
  4053fc:	mov	x19, x1
  405400:	bl	4026e0 <__ctype_b_loc@plt>
  405404:	ldr	x8, [x0]
  405408:	mov	x23, x0
  40540c:	mov	x9, x21
  405410:	ldrb	w10, [x9], #1
  405414:	ldrh	w11, [x8, x10, lsl #1]
  405418:	tbnz	w11, #13, 405410 <ferror@plt+0x2a60>
  40541c:	cmp	w10, #0x2d
  405420:	b.ne	40543c <ferror@plt+0x2a8c>  // b.any
  405424:	mov	w21, #0xffffffea            	// #-22
  405428:	tbz	w21, #31, 405668 <ferror@plt+0x2cb8>
  40542c:	neg	w19, w21
  405430:	bl	402910 <__errno_location@plt>
  405434:	str	w19, [x0]
  405438:	b	405668 <ferror@plt+0x2cb8>
  40543c:	bl	402910 <__errno_location@plt>
  405440:	mov	x25, x0
  405444:	str	wzr, [x0]
  405448:	sub	x1, x29, #0x8
  40544c:	mov	x0, x21
  405450:	mov	w2, wzr
  405454:	stur	xzr, [x29, #-8]
  405458:	bl	402670 <strtoumax@plt>
  40545c:	ldur	x24, [x29, #-8]
  405460:	str	x0, [sp, #16]
  405464:	cmp	x24, x21
  405468:	b.eq	405480 <ferror@plt+0x2ad0>  // b.none
  40546c:	add	x8, x0, #0x1
  405470:	cmp	x8, #0x1
  405474:	b.hi	405498 <ferror@plt+0x2ae8>  // b.pmore
  405478:	ldr	w8, [x25]
  40547c:	cbz	w8, 405498 <ferror@plt+0x2ae8>
  405480:	ldr	w8, [x25]
  405484:	mov	w9, #0xffffffea            	// #-22
  405488:	cmp	w8, #0x0
  40548c:	csneg	w21, w9, w8, eq  // eq = none
  405490:	tbz	w21, #31, 405668 <ferror@plt+0x2cb8>
  405494:	b	40542c <ferror@plt+0x2a7c>
  405498:	cbz	x24, 405658 <ferror@plt+0x2ca8>
  40549c:	ldrb	w8, [x24]
  4054a0:	cbz	w8, 405658 <ferror@plt+0x2ca8>
  4054a4:	mov	w28, wzr
  4054a8:	mov	w21, wzr
  4054ac:	mov	x22, xzr
  4054b0:	b	4054c8 <ferror@plt+0x2b18>
  4054b4:	mov	x27, xzr
  4054b8:	cbz	x22, 405550 <ferror@plt+0x2ba0>
  4054bc:	mov	w21, #0xffffffea            	// #-22
  4054c0:	mov	w8, wzr
  4054c4:	tbz	wzr, #0, 405664 <ferror@plt+0x2cb4>
  4054c8:	ldrb	w8, [x24, #1]
  4054cc:	cmp	w8, #0x61
  4054d0:	b.le	405510 <ferror@plt+0x2b60>
  4054d4:	cmp	w8, #0x62
  4054d8:	b.eq	405518 <ferror@plt+0x2b68>  // b.none
  4054dc:	cmp	w8, #0x69
  4054e0:	b.ne	405524 <ferror@plt+0x2b74>  // b.any
  4054e4:	ldrb	w9, [x24, #2]
  4054e8:	orr	w9, w9, #0x20
  4054ec:	cmp	w9, #0x62
  4054f0:	b.ne	4054fc <ferror@plt+0x2b4c>  // b.any
  4054f4:	ldrb	w9, [x24, #3]
  4054f8:	cbz	w9, 40568c <ferror@plt+0x2cdc>
  4054fc:	cmp	w8, #0x42
  405500:	b.eq	405518 <ferror@plt+0x2b68>  // b.none
  405504:	cmp	w8, #0x62
  405508:	b.ne	405520 <ferror@plt+0x2b70>  // b.any
  40550c:	b	405518 <ferror@plt+0x2b68>
  405510:	cmp	w8, #0x42
  405514:	b.ne	405520 <ferror@plt+0x2b70>  // b.any
  405518:	ldrb	w9, [x24, #2]
  40551c:	cbz	w9, 405694 <ferror@plt+0x2ce4>
  405520:	cbz	w8, 40568c <ferror@plt+0x2cdc>
  405524:	bl	4024b0 <localeconv@plt>
  405528:	cbz	x0, 405538 <ferror@plt+0x2b88>
  40552c:	ldr	x26, [x0]
  405530:	cbnz	x26, 405540 <ferror@plt+0x2b90>
  405534:	b	4054b4 <ferror@plt+0x2b04>
  405538:	mov	x26, xzr
  40553c:	cbz	x26, 4054b4 <ferror@plt+0x2b04>
  405540:	mov	x0, x26
  405544:	bl	402340 <strlen@plt>
  405548:	mov	x27, x0
  40554c:	cbnz	x22, 4054bc <ferror@plt+0x2b0c>
  405550:	mov	w8, wzr
  405554:	cbz	x26, 4055d0 <ferror@plt+0x2c20>
  405558:	ldrb	w9, [x24]
  40555c:	cbz	w9, 4055dc <ferror@plt+0x2c2c>
  405560:	mov	x0, x26
  405564:	mov	x1, x24
  405568:	mov	x2, x27
  40556c:	bl	402530 <strncmp@plt>
  405570:	cbnz	w0, 4054bc <ferror@plt+0x2b0c>
  405574:	add	x24, x24, x27
  405578:	ldrb	w8, [x24]
  40557c:	cmp	w8, #0x30
  405580:	b.ne	405594 <ferror@plt+0x2be4>  // b.any
  405584:	ldrb	w8, [x24, #1]!
  405588:	add	w28, w28, #0x1
  40558c:	cmp	w8, #0x30
  405590:	b.eq	405584 <ferror@plt+0x2bd4>  // b.none
  405594:	ldr	x9, [x23]
  405598:	sxtb	x8, w8
  40559c:	ldrh	w8, [x9, x8, lsl #1]
  4055a0:	tbnz	w8, #11, 4055e8 <ferror@plt+0x2c38>
  4055a4:	mov	x22, xzr
  4055a8:	stur	x24, [x29, #-8]
  4055ac:	cbz	x22, 4055c0 <ferror@plt+0x2c10>
  4055b0:	ldur	x8, [x29, #-8]
  4055b4:	cbz	x8, 405640 <ferror@plt+0x2c90>
  4055b8:	ldrb	w8, [x8]
  4055bc:	cbz	w8, 40564c <ferror@plt+0x2c9c>
  4055c0:	ldur	x24, [x29, #-8]
  4055c4:	mov	w8, #0x1                   	// #1
  4055c8:	tbnz	w8, #0, 4054c8 <ferror@plt+0x2b18>
  4055cc:	b	405664 <ferror@plt+0x2cb4>
  4055d0:	mov	w21, #0xffffffea            	// #-22
  4055d4:	tbnz	w8, #0, 4054c8 <ferror@plt+0x2b18>
  4055d8:	b	405664 <ferror@plt+0x2cb4>
  4055dc:	mov	w21, #0xffffffea            	// #-22
  4055e0:	tbnz	w8, #0, 4054c8 <ferror@plt+0x2b18>
  4055e4:	b	405664 <ferror@plt+0x2cb4>
  4055e8:	sub	x1, x29, #0x8
  4055ec:	mov	x0, x24
  4055f0:	mov	w2, wzr
  4055f4:	str	wzr, [x25]
  4055f8:	stur	xzr, [x29, #-8]
  4055fc:	bl	402670 <strtoumax@plt>
  405600:	ldur	x8, [x29, #-8]
  405604:	mov	x22, x0
  405608:	cmp	x8, x24
  40560c:	b.eq	405624 <ferror@plt+0x2c74>  // b.none
  405610:	add	x8, x22, #0x1
  405614:	cmp	x8, #0x1
  405618:	b.hi	4055ac <ferror@plt+0x2bfc>  // b.pmore
  40561c:	ldr	w8, [x25]
  405620:	cbz	w8, 4055ac <ferror@plt+0x2bfc>
  405624:	ldr	w9, [x25]
  405628:	mov	w10, #0xffffffea            	// #-22
  40562c:	mov	w8, wzr
  405630:	cmp	w9, #0x0
  405634:	csneg	w21, w10, w9, eq  // eq = none
  405638:	tbnz	w8, #0, 4054c8 <ferror@plt+0x2b18>
  40563c:	b	405664 <ferror@plt+0x2cb4>
  405640:	mov	w21, #0xffffffea            	// #-22
  405644:	tbnz	w8, #0, 4054c8 <ferror@plt+0x2b18>
  405648:	b	405664 <ferror@plt+0x2cb4>
  40564c:	mov	w21, #0xffffffea            	// #-22
  405650:	tbnz	w8, #0, 4054c8 <ferror@plt+0x2b18>
  405654:	b	405664 <ferror@plt+0x2cb4>
  405658:	mov	w21, wzr
  40565c:	ldr	x8, [sp, #16]
  405660:	str	x8, [x19]
  405664:	tbnz	w21, #31, 40542c <ferror@plt+0x2a7c>
  405668:	mov	w0, w21
  40566c:	ldp	x20, x19, [sp, #112]
  405670:	ldp	x22, x21, [sp, #96]
  405674:	ldp	x24, x23, [sp, #80]
  405678:	ldp	x26, x25, [sp, #64]
  40567c:	ldp	x28, x27, [sp, #48]
  405680:	ldp	x29, x30, [sp, #32]
  405684:	add	sp, sp, #0x80
  405688:	ret
  40568c:	mov	w23, #0x400                 	// #1024
  405690:	b	405698 <ferror@plt+0x2ce8>
  405694:	mov	w23, #0x3e8                 	// #1000
  405698:	ldrsb	w24, [x24]
  40569c:	adrp	x21, 408000 <ferror@plt+0x5650>
  4056a0:	add	x21, x21, #0x255
  4056a4:	mov	w2, #0x9                   	// #9
  4056a8:	mov	x0, x21
  4056ac:	mov	w1, w24
  4056b0:	bl	402840 <memchr@plt>
  4056b4:	cbnz	x0, 4056d4 <ferror@plt+0x2d24>
  4056b8:	adrp	x21, 408000 <ferror@plt+0x5650>
  4056bc:	add	x21, x21, #0x25e
  4056c0:	mov	w2, #0x9                   	// #9
  4056c4:	mov	x0, x21
  4056c8:	mov	w1, w24
  4056cc:	bl	402840 <memchr@plt>
  4056d0:	cbz	x0, 405424 <ferror@plt+0x2a74>
  4056d4:	sub	w8, w0, w21
  4056d8:	add	w24, w8, #0x1
  4056dc:	add	x0, sp, #0x10
  4056e0:	mov	w1, w23
  4056e4:	mov	w2, w24
  4056e8:	bl	4057a8 <ferror@plt+0x2df8>
  4056ec:	mov	w21, w0
  4056f0:	cbz	x20, 4056f8 <ferror@plt+0x2d48>
  4056f4:	str	w24, [x20]
  4056f8:	cbz	x22, 40565c <ferror@plt+0x2cac>
  4056fc:	cbz	w24, 40565c <ferror@plt+0x2cac>
  405700:	mov	w8, #0x1                   	// #1
  405704:	add	x0, sp, #0x8
  405708:	mov	w1, w23
  40570c:	mov	w2, w24
  405710:	str	x8, [sp, #8]
  405714:	bl	4057a8 <ferror@plt+0x2df8>
  405718:	mov	w8, #0xa                   	// #10
  40571c:	cmp	x22, #0xb
  405720:	b.cc	405734 <ferror@plt+0x2d84>  // b.lo, b.ul, b.last
  405724:	add	x8, x8, x8, lsl #2
  405728:	lsl	x8, x8, #1
  40572c:	cmp	x8, x22
  405730:	b.cc	405724 <ferror@plt+0x2d74>  // b.lo, b.ul, b.last
  405734:	cmp	w28, #0x1
  405738:	b.lt	40574c <ferror@plt+0x2d9c>  // b.tstop
  40573c:	add	x8, x8, x8, lsl #2
  405740:	subs	w28, w28, #0x1
  405744:	lsl	x8, x8, #1
  405748:	b.ne	40573c <ferror@plt+0x2d8c>  // b.any
  40574c:	ldp	x10, x9, [sp, #8]
  405750:	mov	x11, #0xcccccccccccccccc    	// #-3689348814741910324
  405754:	mov	w13, #0x1                   	// #1
  405758:	movk	x11, #0xcccd
  40575c:	mov	w12, #0xa                   	// #10
  405760:	b	405774 <ferror@plt+0x2dc4>
  405764:	cmp	x22, #0x9
  405768:	mov	x22, x14
  40576c:	mov	x13, x15
  405770:	b.ls	4057a0 <ferror@plt+0x2df0>  // b.plast
  405774:	umulh	x14, x22, x11
  405778:	lsr	x14, x14, #3
  40577c:	add	x15, x13, x13, lsl #2
  405780:	msub	x16, x14, x12, x22
  405784:	lsl	x15, x15, #1
  405788:	cbz	x16, 405764 <ferror@plt+0x2db4>
  40578c:	udiv	x13, x8, x13
  405790:	udiv	x13, x13, x16
  405794:	udiv	x13, x10, x13
  405798:	add	x9, x9, x13
  40579c:	b	405764 <ferror@plt+0x2db4>
  4057a0:	str	x9, [sp, #16]
  4057a4:	b	40565c <ferror@plt+0x2cac>
  4057a8:	cbz	w2, 4057d0 <ferror@plt+0x2e20>
  4057ac:	sxtw	x8, w1
  4057b0:	ldr	x9, [x0]
  4057b4:	umulh	x10, x8, x9
  4057b8:	cmp	xzr, x10
  4057bc:	b.ne	4057d8 <ferror@plt+0x2e28>  // b.any
  4057c0:	sub	w2, w2, #0x1
  4057c4:	mul	x9, x9, x8
  4057c8:	str	x9, [x0]
  4057cc:	cbnz	w2, 4057b0 <ferror@plt+0x2e00>
  4057d0:	mov	w0, wzr
  4057d4:	ret
  4057d8:	mov	w0, #0xffffffde            	// #-34
  4057dc:	ret
  4057e0:	stp	x29, x30, [sp, #-16]!
  4057e4:	mov	x2, xzr
  4057e8:	mov	x29, sp
  4057ec:	bl	4053c4 <ferror@plt+0x2a14>
  4057f0:	ldp	x29, x30, [sp], #16
  4057f4:	ret
  4057f8:	stp	x29, x30, [sp, #-48]!
  4057fc:	stp	x22, x21, [sp, #16]
  405800:	stp	x20, x19, [sp, #32]
  405804:	mov	x20, x1
  405808:	mov	x19, x0
  40580c:	mov	x21, x0
  405810:	mov	x29, sp
  405814:	cbz	x0, 405844 <ferror@plt+0x2e94>
  405818:	ldrb	w22, [x19]
  40581c:	mov	x21, x19
  405820:	cbz	w22, 405844 <ferror@plt+0x2e94>
  405824:	mov	x21, x19
  405828:	bl	4026e0 <__ctype_b_loc@plt>
  40582c:	ldr	x8, [x0]
  405830:	and	x9, x22, #0xff
  405834:	ldrh	w8, [x8, x9, lsl #1]
  405838:	tbz	w8, #11, 405844 <ferror@plt+0x2e94>
  40583c:	ldrb	w22, [x21, #1]!
  405840:	cbnz	w22, 405828 <ferror@plt+0x2e78>
  405844:	cbz	x20, 40584c <ferror@plt+0x2e9c>
  405848:	str	x21, [x20]
  40584c:	cmp	x21, x19
  405850:	b.ls	405864 <ferror@plt+0x2eb4>  // b.plast
  405854:	ldrb	w8, [x21]
  405858:	cmp	w8, #0x0
  40585c:	cset	w0, eq  // eq = none
  405860:	b	405868 <ferror@plt+0x2eb8>
  405864:	mov	w0, wzr
  405868:	ldp	x20, x19, [sp, #32]
  40586c:	ldp	x22, x21, [sp, #16]
  405870:	ldp	x29, x30, [sp], #48
  405874:	ret
  405878:	stp	x29, x30, [sp, #-48]!
  40587c:	stp	x22, x21, [sp, #16]
  405880:	stp	x20, x19, [sp, #32]
  405884:	mov	x20, x1
  405888:	mov	x19, x0
  40588c:	mov	x21, x0
  405890:	mov	x29, sp
  405894:	cbz	x0, 4058c4 <ferror@plt+0x2f14>
  405898:	ldrb	w22, [x19]
  40589c:	mov	x21, x19
  4058a0:	cbz	w22, 4058c4 <ferror@plt+0x2f14>
  4058a4:	mov	x21, x19
  4058a8:	bl	4026e0 <__ctype_b_loc@plt>
  4058ac:	ldr	x8, [x0]
  4058b0:	and	x9, x22, #0xff
  4058b4:	ldrh	w8, [x8, x9, lsl #1]
  4058b8:	tbz	w8, #12, 4058c4 <ferror@plt+0x2f14>
  4058bc:	ldrb	w22, [x21, #1]!
  4058c0:	cbnz	w22, 4058a8 <ferror@plt+0x2ef8>
  4058c4:	cbz	x20, 4058cc <ferror@plt+0x2f1c>
  4058c8:	str	x21, [x20]
  4058cc:	cmp	x21, x19
  4058d0:	b.ls	4058e4 <ferror@plt+0x2f34>  // b.plast
  4058d4:	ldrb	w8, [x21]
  4058d8:	cmp	w8, #0x0
  4058dc:	cset	w0, eq  // eq = none
  4058e0:	b	4058e8 <ferror@plt+0x2f38>
  4058e4:	mov	w0, wzr
  4058e8:	ldp	x20, x19, [sp, #32]
  4058ec:	ldp	x22, x21, [sp, #16]
  4058f0:	ldp	x29, x30, [sp], #48
  4058f4:	ret
  4058f8:	sub	sp, sp, #0x100
  4058fc:	stp	x29, x30, [sp, #208]
  405900:	add	x29, sp, #0xd0
  405904:	mov	x8, #0xffffffffffffffd0    	// #-48
  405908:	mov	x9, sp
  40590c:	sub	x10, x29, #0x50
  405910:	stp	x22, x21, [sp, #224]
  405914:	stp	x20, x19, [sp, #240]
  405918:	mov	x20, x1
  40591c:	mov	x19, x0
  405920:	movk	x8, #0xff80, lsl #32
  405924:	add	x11, x29, #0x30
  405928:	add	x9, x9, #0x80
  40592c:	add	x22, x10, #0x30
  405930:	stp	x2, x3, [x29, #-80]
  405934:	stp	x4, x5, [x29, #-64]
  405938:	stp	x6, x7, [x29, #-48]
  40593c:	stp	q1, q2, [sp, #16]
  405940:	stp	q3, q4, [sp, #48]
  405944:	str	q0, [sp]
  405948:	stp	q5, q6, [sp, #80]
  40594c:	str	q7, [sp, #112]
  405950:	stp	x9, x8, [x29, #-16]
  405954:	stp	x11, x22, [x29, #-32]
  405958:	ldursw	x8, [x29, #-8]
  40595c:	tbz	w8, #31, 405970 <ferror@plt+0x2fc0>
  405960:	add	w9, w8, #0x8
  405964:	cmp	w9, #0x0
  405968:	stur	w9, [x29, #-8]
  40596c:	b.le	4059d0 <ferror@plt+0x3020>
  405970:	ldur	x8, [x29, #-32]
  405974:	add	x9, x8, #0x8
  405978:	stur	x9, [x29, #-32]
  40597c:	ldr	x1, [x8]
  405980:	cbz	x1, 4059ec <ferror@plt+0x303c>
  405984:	ldursw	x8, [x29, #-8]
  405988:	tbz	w8, #31, 40599c <ferror@plt+0x2fec>
  40598c:	add	w9, w8, #0x8
  405990:	cmp	w9, #0x0
  405994:	stur	w9, [x29, #-8]
  405998:	b.le	4059e0 <ferror@plt+0x3030>
  40599c:	ldur	x8, [x29, #-32]
  4059a0:	add	x9, x8, #0x8
  4059a4:	stur	x9, [x29, #-32]
  4059a8:	ldr	x21, [x8]
  4059ac:	cbz	x21, 4059ec <ferror@plt+0x303c>
  4059b0:	mov	x0, x19
  4059b4:	bl	4026b0 <strcmp@plt>
  4059b8:	cbz	w0, 405a08 <ferror@plt+0x3058>
  4059bc:	mov	x0, x19
  4059c0:	mov	x1, x21
  4059c4:	bl	4026b0 <strcmp@plt>
  4059c8:	cbnz	w0, 405958 <ferror@plt+0x2fa8>
  4059cc:	b	405a0c <ferror@plt+0x305c>
  4059d0:	add	x8, x22, x8
  4059d4:	ldr	x1, [x8]
  4059d8:	cbnz	x1, 405984 <ferror@plt+0x2fd4>
  4059dc:	b	4059ec <ferror@plt+0x303c>
  4059e0:	add	x8, x22, x8
  4059e4:	ldr	x21, [x8]
  4059e8:	cbnz	x21, 4059b0 <ferror@plt+0x3000>
  4059ec:	adrp	x8, 419000 <ferror@plt+0x16650>
  4059f0:	ldr	w0, [x8, #884]
  4059f4:	adrp	x1, 408000 <ferror@plt+0x5650>
  4059f8:	add	x1, x1, #0x267
  4059fc:	mov	x2, x20
  405a00:	mov	x3, x19
  405a04:	bl	4028b0 <errx@plt>
  405a08:	mov	w0, #0x1                   	// #1
  405a0c:	ldp	x20, x19, [sp, #240]
  405a10:	ldp	x22, x21, [sp, #224]
  405a14:	ldp	x29, x30, [sp, #208]
  405a18:	add	sp, sp, #0x100
  405a1c:	ret
  405a20:	cbz	x1, 405a44 <ferror@plt+0x3094>
  405a24:	sxtb	w8, w2
  405a28:	ldrsb	w9, [x0]
  405a2c:	cbz	w9, 405a44 <ferror@plt+0x3094>
  405a30:	cmp	w8, w9
  405a34:	b.eq	405a48 <ferror@plt+0x3098>  // b.none
  405a38:	sub	x1, x1, #0x1
  405a3c:	add	x0, x0, #0x1
  405a40:	cbnz	x1, 405a28 <ferror@plt+0x3078>
  405a44:	mov	x0, xzr
  405a48:	ret
  405a4c:	stp	x29, x30, [sp, #-32]!
  405a50:	stp	x20, x19, [sp, #16]
  405a54:	mov	x29, sp
  405a58:	mov	x20, x1
  405a5c:	mov	x19, x0
  405a60:	bl	405aa0 <ferror@plt+0x30f0>
  405a64:	cmp	w0, w0, sxth
  405a68:	b.ne	405a78 <ferror@plt+0x30c8>  // b.any
  405a6c:	ldp	x20, x19, [sp, #16]
  405a70:	ldp	x29, x30, [sp], #32
  405a74:	ret
  405a78:	bl	402910 <__errno_location@plt>
  405a7c:	mov	w8, #0x22                  	// #34
  405a80:	str	w8, [x0]
  405a84:	adrp	x8, 419000 <ferror@plt+0x16650>
  405a88:	ldr	w0, [x8, #884]
  405a8c:	adrp	x1, 408000 <ferror@plt+0x5650>
  405a90:	add	x1, x1, #0x267
  405a94:	mov	x2, x20
  405a98:	mov	x3, x19
  405a9c:	bl	402980 <err@plt>
  405aa0:	stp	x29, x30, [sp, #-32]!
  405aa4:	stp	x20, x19, [sp, #16]
  405aa8:	mov	x29, sp
  405aac:	mov	x20, x1
  405ab0:	mov	x19, x0
  405ab4:	bl	405b78 <ferror@plt+0x31c8>
  405ab8:	cmp	x0, w0, sxtw
  405abc:	b.ne	405acc <ferror@plt+0x311c>  // b.any
  405ac0:	ldp	x20, x19, [sp, #16]
  405ac4:	ldp	x29, x30, [sp], #32
  405ac8:	ret
  405acc:	bl	402910 <__errno_location@plt>
  405ad0:	mov	w8, #0x22                  	// #34
  405ad4:	str	w8, [x0]
  405ad8:	adrp	x8, 419000 <ferror@plt+0x16650>
  405adc:	ldr	w0, [x8, #884]
  405ae0:	adrp	x1, 408000 <ferror@plt+0x5650>
  405ae4:	add	x1, x1, #0x267
  405ae8:	mov	x2, x20
  405aec:	mov	x3, x19
  405af0:	bl	402980 <err@plt>
  405af4:	stp	x29, x30, [sp, #-16]!
  405af8:	mov	w2, #0xa                   	// #10
  405afc:	mov	x29, sp
  405b00:	bl	405b0c <ferror@plt+0x315c>
  405b04:	ldp	x29, x30, [sp], #16
  405b08:	ret
  405b0c:	stp	x29, x30, [sp, #-32]!
  405b10:	stp	x20, x19, [sp, #16]
  405b14:	mov	x29, sp
  405b18:	mov	x20, x1
  405b1c:	mov	x19, x0
  405b20:	bl	405c30 <ferror@plt+0x3280>
  405b24:	cmp	w0, #0x10, lsl #12
  405b28:	b.cs	405b38 <ferror@plt+0x3188>  // b.hs, b.nlast
  405b2c:	ldp	x20, x19, [sp, #16]
  405b30:	ldp	x29, x30, [sp], #32
  405b34:	ret
  405b38:	bl	402910 <__errno_location@plt>
  405b3c:	mov	w8, #0x22                  	// #34
  405b40:	str	w8, [x0]
  405b44:	adrp	x8, 419000 <ferror@plt+0x16650>
  405b48:	ldr	w0, [x8, #884]
  405b4c:	adrp	x1, 408000 <ferror@plt+0x5650>
  405b50:	add	x1, x1, #0x267
  405b54:	mov	x2, x20
  405b58:	mov	x3, x19
  405b5c:	bl	402980 <err@plt>
  405b60:	stp	x29, x30, [sp, #-16]!
  405b64:	mov	w2, #0x10                  	// #16
  405b68:	mov	x29, sp
  405b6c:	bl	405b0c <ferror@plt+0x315c>
  405b70:	ldp	x29, x30, [sp], #16
  405b74:	ret
  405b78:	stp	x29, x30, [sp, #-48]!
  405b7c:	mov	x29, sp
  405b80:	str	x21, [sp, #16]
  405b84:	stp	x20, x19, [sp, #32]
  405b88:	mov	x20, x1
  405b8c:	mov	x19, x0
  405b90:	str	xzr, [x29, #24]
  405b94:	bl	402910 <__errno_location@plt>
  405b98:	mov	x21, x0
  405b9c:	str	wzr, [x0]
  405ba0:	cbz	x19, 405bec <ferror@plt+0x323c>
  405ba4:	ldrb	w8, [x19]
  405ba8:	cbz	w8, 405bec <ferror@plt+0x323c>
  405bac:	add	x1, x29, #0x18
  405bb0:	mov	w2, #0xa                   	// #10
  405bb4:	mov	x0, x19
  405bb8:	bl	4023b0 <strtoimax@plt>
  405bbc:	ldr	w8, [x21]
  405bc0:	cbnz	w8, 405bec <ferror@plt+0x323c>
  405bc4:	ldr	x8, [x29, #24]
  405bc8:	cmp	x8, x19
  405bcc:	b.eq	405bec <ferror@plt+0x323c>  // b.none
  405bd0:	cbz	x8, 405bdc <ferror@plt+0x322c>
  405bd4:	ldrb	w8, [x8]
  405bd8:	cbnz	w8, 405bec <ferror@plt+0x323c>
  405bdc:	ldp	x20, x19, [sp, #32]
  405be0:	ldr	x21, [sp, #16]
  405be4:	ldp	x29, x30, [sp], #48
  405be8:	ret
  405bec:	ldr	w8, [x21]
  405bf0:	adrp	x9, 419000 <ferror@plt+0x16650>
  405bf4:	ldr	w0, [x9, #884]
  405bf8:	adrp	x1, 408000 <ferror@plt+0x5650>
  405bfc:	add	x1, x1, #0x267
  405c00:	mov	x2, x20
  405c04:	mov	x3, x19
  405c08:	cmp	w8, #0x22
  405c0c:	b.ne	405c14 <ferror@plt+0x3264>  // b.any
  405c10:	bl	402980 <err@plt>
  405c14:	bl	4028b0 <errx@plt>
  405c18:	stp	x29, x30, [sp, #-16]!
  405c1c:	mov	w2, #0xa                   	// #10
  405c20:	mov	x29, sp
  405c24:	bl	405c30 <ferror@plt+0x3280>
  405c28:	ldp	x29, x30, [sp], #16
  405c2c:	ret
  405c30:	stp	x29, x30, [sp, #-32]!
  405c34:	stp	x20, x19, [sp, #16]
  405c38:	mov	x29, sp
  405c3c:	mov	x20, x1
  405c40:	mov	x19, x0
  405c44:	bl	405cb4 <ferror@plt+0x3304>
  405c48:	lsr	x8, x0, #32
  405c4c:	cbnz	x8, 405c5c <ferror@plt+0x32ac>
  405c50:	ldp	x20, x19, [sp, #16]
  405c54:	ldp	x29, x30, [sp], #32
  405c58:	ret
  405c5c:	bl	402910 <__errno_location@plt>
  405c60:	mov	w8, #0x22                  	// #34
  405c64:	str	w8, [x0]
  405c68:	adrp	x8, 419000 <ferror@plt+0x16650>
  405c6c:	ldr	w0, [x8, #884]
  405c70:	adrp	x1, 408000 <ferror@plt+0x5650>
  405c74:	add	x1, x1, #0x267
  405c78:	mov	x2, x20
  405c7c:	mov	x3, x19
  405c80:	bl	402980 <err@plt>
  405c84:	stp	x29, x30, [sp, #-16]!
  405c88:	mov	w2, #0x10                  	// #16
  405c8c:	mov	x29, sp
  405c90:	bl	405c30 <ferror@plt+0x3280>
  405c94:	ldp	x29, x30, [sp], #16
  405c98:	ret
  405c9c:	stp	x29, x30, [sp, #-16]!
  405ca0:	mov	w2, #0xa                   	// #10
  405ca4:	mov	x29, sp
  405ca8:	bl	405cb4 <ferror@plt+0x3304>
  405cac:	ldp	x29, x30, [sp], #16
  405cb0:	ret
  405cb4:	sub	sp, sp, #0x40
  405cb8:	stp	x29, x30, [sp, #16]
  405cbc:	stp	x22, x21, [sp, #32]
  405cc0:	stp	x20, x19, [sp, #48]
  405cc4:	add	x29, sp, #0x10
  405cc8:	mov	w22, w2
  405ccc:	mov	x20, x1
  405cd0:	mov	x19, x0
  405cd4:	str	xzr, [sp, #8]
  405cd8:	bl	402910 <__errno_location@plt>
  405cdc:	mov	x21, x0
  405ce0:	str	wzr, [x0]
  405ce4:	cbz	x19, 405d34 <ferror@plt+0x3384>
  405ce8:	ldrb	w8, [x19]
  405cec:	cbz	w8, 405d34 <ferror@plt+0x3384>
  405cf0:	add	x1, sp, #0x8
  405cf4:	mov	x0, x19
  405cf8:	mov	w2, w22
  405cfc:	bl	402670 <strtoumax@plt>
  405d00:	ldr	w8, [x21]
  405d04:	cbnz	w8, 405d34 <ferror@plt+0x3384>
  405d08:	ldr	x8, [sp, #8]
  405d0c:	cmp	x8, x19
  405d10:	b.eq	405d34 <ferror@plt+0x3384>  // b.none
  405d14:	cbz	x8, 405d20 <ferror@plt+0x3370>
  405d18:	ldrb	w8, [x8]
  405d1c:	cbnz	w8, 405d34 <ferror@plt+0x3384>
  405d20:	ldp	x20, x19, [sp, #48]
  405d24:	ldp	x22, x21, [sp, #32]
  405d28:	ldp	x29, x30, [sp, #16]
  405d2c:	add	sp, sp, #0x40
  405d30:	ret
  405d34:	ldr	w8, [x21]
  405d38:	adrp	x9, 419000 <ferror@plt+0x16650>
  405d3c:	ldr	w0, [x9, #884]
  405d40:	adrp	x1, 408000 <ferror@plt+0x5650>
  405d44:	add	x1, x1, #0x267
  405d48:	mov	x2, x20
  405d4c:	mov	x3, x19
  405d50:	cmp	w8, #0x22
  405d54:	b.ne	405d5c <ferror@plt+0x33ac>  // b.any
  405d58:	bl	402980 <err@plt>
  405d5c:	bl	4028b0 <errx@plt>
  405d60:	stp	x29, x30, [sp, #-16]!
  405d64:	mov	w2, #0x10                  	// #16
  405d68:	mov	x29, sp
  405d6c:	bl	405cb4 <ferror@plt+0x3304>
  405d70:	ldp	x29, x30, [sp], #16
  405d74:	ret
  405d78:	stp	x29, x30, [sp, #-48]!
  405d7c:	mov	x29, sp
  405d80:	str	x21, [sp, #16]
  405d84:	stp	x20, x19, [sp, #32]
  405d88:	mov	x20, x1
  405d8c:	mov	x19, x0
  405d90:	str	xzr, [x29, #24]
  405d94:	bl	402910 <__errno_location@plt>
  405d98:	mov	x21, x0
  405d9c:	str	wzr, [x0]
  405da0:	cbz	x19, 405de8 <ferror@plt+0x3438>
  405da4:	ldrb	w8, [x19]
  405da8:	cbz	w8, 405de8 <ferror@plt+0x3438>
  405dac:	add	x1, x29, #0x18
  405db0:	mov	x0, x19
  405db4:	bl	4023e0 <strtod@plt>
  405db8:	ldr	w8, [x21]
  405dbc:	cbnz	w8, 405de8 <ferror@plt+0x3438>
  405dc0:	ldr	x8, [x29, #24]
  405dc4:	cmp	x8, x19
  405dc8:	b.eq	405de8 <ferror@plt+0x3438>  // b.none
  405dcc:	cbz	x8, 405dd8 <ferror@plt+0x3428>
  405dd0:	ldrb	w8, [x8]
  405dd4:	cbnz	w8, 405de8 <ferror@plt+0x3438>
  405dd8:	ldp	x20, x19, [sp, #32]
  405ddc:	ldr	x21, [sp, #16]
  405de0:	ldp	x29, x30, [sp], #48
  405de4:	ret
  405de8:	ldr	w8, [x21]
  405dec:	adrp	x9, 419000 <ferror@plt+0x16650>
  405df0:	ldr	w0, [x9, #884]
  405df4:	adrp	x1, 408000 <ferror@plt+0x5650>
  405df8:	add	x1, x1, #0x267
  405dfc:	mov	x2, x20
  405e00:	mov	x3, x19
  405e04:	cmp	w8, #0x22
  405e08:	b.ne	405e10 <ferror@plt+0x3460>  // b.any
  405e0c:	bl	402980 <err@plt>
  405e10:	bl	4028b0 <errx@plt>
  405e14:	stp	x29, x30, [sp, #-48]!
  405e18:	mov	x29, sp
  405e1c:	str	x21, [sp, #16]
  405e20:	stp	x20, x19, [sp, #32]
  405e24:	mov	x20, x1
  405e28:	mov	x19, x0
  405e2c:	str	xzr, [x29, #24]
  405e30:	bl	402910 <__errno_location@plt>
  405e34:	mov	x21, x0
  405e38:	str	wzr, [x0]
  405e3c:	cbz	x19, 405e88 <ferror@plt+0x34d8>
  405e40:	ldrb	w8, [x19]
  405e44:	cbz	w8, 405e88 <ferror@plt+0x34d8>
  405e48:	add	x1, x29, #0x18
  405e4c:	mov	w2, #0xa                   	// #10
  405e50:	mov	x0, x19
  405e54:	bl	4026f0 <strtol@plt>
  405e58:	ldr	w8, [x21]
  405e5c:	cbnz	w8, 405e88 <ferror@plt+0x34d8>
  405e60:	ldr	x8, [x29, #24]
  405e64:	cmp	x8, x19
  405e68:	b.eq	405e88 <ferror@plt+0x34d8>  // b.none
  405e6c:	cbz	x8, 405e78 <ferror@plt+0x34c8>
  405e70:	ldrb	w8, [x8]
  405e74:	cbnz	w8, 405e88 <ferror@plt+0x34d8>
  405e78:	ldp	x20, x19, [sp, #32]
  405e7c:	ldr	x21, [sp, #16]
  405e80:	ldp	x29, x30, [sp], #48
  405e84:	ret
  405e88:	ldr	w8, [x21]
  405e8c:	adrp	x9, 419000 <ferror@plt+0x16650>
  405e90:	ldr	w0, [x9, #884]
  405e94:	adrp	x1, 408000 <ferror@plt+0x5650>
  405e98:	add	x1, x1, #0x267
  405e9c:	mov	x2, x20
  405ea0:	mov	x3, x19
  405ea4:	cmp	w8, #0x22
  405ea8:	b.ne	405eb0 <ferror@plt+0x3500>  // b.any
  405eac:	bl	402980 <err@plt>
  405eb0:	bl	4028b0 <errx@plt>
  405eb4:	stp	x29, x30, [sp, #-48]!
  405eb8:	mov	x29, sp
  405ebc:	str	x21, [sp, #16]
  405ec0:	stp	x20, x19, [sp, #32]
  405ec4:	mov	x20, x1
  405ec8:	mov	x19, x0
  405ecc:	str	xzr, [x29, #24]
  405ed0:	bl	402910 <__errno_location@plt>
  405ed4:	mov	x21, x0
  405ed8:	str	wzr, [x0]
  405edc:	cbz	x19, 405f28 <ferror@plt+0x3578>
  405ee0:	ldrb	w8, [x19]
  405ee4:	cbz	w8, 405f28 <ferror@plt+0x3578>
  405ee8:	add	x1, x29, #0x18
  405eec:	mov	w2, #0xa                   	// #10
  405ef0:	mov	x0, x19
  405ef4:	bl	402330 <strtoul@plt>
  405ef8:	ldr	w8, [x21]
  405efc:	cbnz	w8, 405f28 <ferror@plt+0x3578>
  405f00:	ldr	x8, [x29, #24]
  405f04:	cmp	x8, x19
  405f08:	b.eq	405f28 <ferror@plt+0x3578>  // b.none
  405f0c:	cbz	x8, 405f18 <ferror@plt+0x3568>
  405f10:	ldrb	w8, [x8]
  405f14:	cbnz	w8, 405f28 <ferror@plt+0x3578>
  405f18:	ldp	x20, x19, [sp, #32]
  405f1c:	ldr	x21, [sp, #16]
  405f20:	ldp	x29, x30, [sp], #48
  405f24:	ret
  405f28:	ldr	w8, [x21]
  405f2c:	adrp	x9, 419000 <ferror@plt+0x16650>
  405f30:	ldr	w0, [x9, #884]
  405f34:	adrp	x1, 408000 <ferror@plt+0x5650>
  405f38:	add	x1, x1, #0x267
  405f3c:	mov	x2, x20
  405f40:	mov	x3, x19
  405f44:	cmp	w8, #0x22
  405f48:	b.ne	405f50 <ferror@plt+0x35a0>  // b.any
  405f4c:	bl	402980 <err@plt>
  405f50:	bl	4028b0 <errx@plt>
  405f54:	sub	sp, sp, #0x30
  405f58:	stp	x20, x19, [sp, #32]
  405f5c:	mov	x20, x1
  405f60:	add	x1, sp, #0x8
  405f64:	stp	x29, x30, [sp, #16]
  405f68:	add	x29, sp, #0x10
  405f6c:	mov	x19, x0
  405f70:	bl	4057e0 <ferror@plt+0x2e30>
  405f74:	cbnz	w0, 405f8c <ferror@plt+0x35dc>
  405f78:	ldr	x0, [sp, #8]
  405f7c:	ldp	x20, x19, [sp, #32]
  405f80:	ldp	x29, x30, [sp, #16]
  405f84:	add	sp, sp, #0x30
  405f88:	ret
  405f8c:	bl	402910 <__errno_location@plt>
  405f90:	adrp	x9, 419000 <ferror@plt+0x16650>
  405f94:	ldr	w8, [x0]
  405f98:	ldr	w0, [x9, #884]
  405f9c:	adrp	x1, 408000 <ferror@plt+0x5650>
  405fa0:	add	x1, x1, #0x267
  405fa4:	mov	x2, x20
  405fa8:	mov	x3, x19
  405fac:	cbnz	w8, 405fb4 <ferror@plt+0x3604>
  405fb0:	bl	4028b0 <errx@plt>
  405fb4:	bl	402980 <err@plt>
  405fb8:	stp	x29, x30, [sp, #-32]!
  405fbc:	str	x19, [sp, #16]
  405fc0:	mov	x19, x1
  405fc4:	mov	x1, x2
  405fc8:	mov	x29, sp
  405fcc:	bl	405d78 <ferror@plt+0x33c8>
  405fd0:	fcvtzs	x8, d0
  405fd4:	mov	x9, #0x848000000000        	// #145685290680320
  405fd8:	movk	x9, #0x412e, lsl #48
  405fdc:	scvtf	d1, x8
  405fe0:	fmov	d2, x9
  405fe4:	fsub	d0, d0, d1
  405fe8:	fmul	d0, d0, d2
  405fec:	fcvtzs	x9, d0
  405ff0:	stp	x8, x9, [x19]
  405ff4:	ldr	x19, [sp, #16]
  405ff8:	ldp	x29, x30, [sp], #32
  405ffc:	ret
  406000:	and	w8, w0, #0xf000
  406004:	sub	w8, w8, #0x1, lsl #12
  406008:	lsr	w9, w8, #12
  40600c:	cmp	w9, #0xb
  406010:	mov	w8, wzr
  406014:	b.hi	406068 <ferror@plt+0x36b8>  // b.pmore
  406018:	adrp	x10, 408000 <ferror@plt+0x5650>
  40601c:	add	x10, x10, #0x249
  406020:	adr	x11, 406034 <ferror@plt+0x3684>
  406024:	ldrb	w12, [x10, x9]
  406028:	add	x11, x11, x12, lsl #2
  40602c:	mov	w9, #0x64                  	// #100
  406030:	br	x11
  406034:	mov	w9, #0x70                  	// #112
  406038:	b	406060 <ferror@plt+0x36b0>
  40603c:	mov	w9, #0x63                  	// #99
  406040:	b	406060 <ferror@plt+0x36b0>
  406044:	mov	w9, #0x62                  	// #98
  406048:	b	406060 <ferror@plt+0x36b0>
  40604c:	mov	w9, #0x6c                  	// #108
  406050:	b	406060 <ferror@plt+0x36b0>
  406054:	mov	w9, #0x73                  	// #115
  406058:	b	406060 <ferror@plt+0x36b0>
  40605c:	mov	w9, #0x2d                  	// #45
  406060:	mov	w8, #0x1                   	// #1
  406064:	strb	w9, [x1]
  406068:	tst	w0, #0x100
  40606c:	mov	w9, #0x72                  	// #114
  406070:	mov	w10, #0x2d                  	// #45
  406074:	add	x11, x1, x8
  406078:	mov	w12, #0x77                  	// #119
  40607c:	csel	w17, w10, w9, eq  // eq = none
  406080:	tst	w0, #0x80
  406084:	mov	w14, #0x53                  	// #83
  406088:	mov	w15, #0x73                  	// #115
  40608c:	mov	w16, #0x78                  	// #120
  406090:	strb	w17, [x11]
  406094:	csel	w17, w10, w12, eq  // eq = none
  406098:	tst	w0, #0x40
  40609c:	orr	x13, x8, #0x2
  4060a0:	strb	w17, [x11, #1]
  4060a4:	csel	w11, w15, w14, ne  // ne = any
  4060a8:	csel	w17, w16, w10, ne  // ne = any
  4060ac:	tst	w0, #0x800
  4060b0:	csel	w11, w17, w11, eq  // eq = none
  4060b4:	add	x13, x13, x1
  4060b8:	tst	w0, #0x20
  4060bc:	strb	w11, [x13]
  4060c0:	csel	w11, w10, w9, eq  // eq = none
  4060c4:	tst	w0, #0x10
  4060c8:	strb	w11, [x13, #1]
  4060cc:	csel	w11, w10, w12, eq  // eq = none
  4060d0:	tst	w0, #0x8
  4060d4:	csel	w14, w15, w14, ne  // ne = any
  4060d8:	csel	w15, w16, w10, ne  // ne = any
  4060dc:	tst	w0, #0x400
  4060e0:	orr	x8, x8, #0x6
  4060e4:	csel	w14, w15, w14, eq  // eq = none
  4060e8:	tst	w0, #0x4
  4060ec:	add	x8, x8, x1
  4060f0:	csel	w9, w10, w9, eq  // eq = none
  4060f4:	tst	w0, #0x2
  4060f8:	mov	w17, #0x54                  	// #84
  4060fc:	strb	w11, [x13, #2]
  406100:	mov	w11, #0x74                  	// #116
  406104:	strb	w14, [x13, #3]
  406108:	strb	w9, [x8]
  40610c:	csel	w9, w10, w12, eq  // eq = none
  406110:	tst	w0, #0x1
  406114:	strb	w9, [x8, #1]
  406118:	csel	w9, w11, w17, ne  // ne = any
  40611c:	csel	w10, w16, w10, ne  // ne = any
  406120:	tst	w0, #0x200
  406124:	csel	w9, w10, w9, eq  // eq = none
  406128:	mov	x0, x1
  40612c:	strb	w9, [x8, #2]
  406130:	strb	wzr, [x8, #3]
  406134:	ret
  406138:	sub	sp, sp, #0x60
  40613c:	stp	x22, x21, [sp, #64]
  406140:	stp	x20, x19, [sp, #80]
  406144:	mov	x21, x1
  406148:	mov	w20, w0
  40614c:	add	x22, sp, #0x8
  406150:	stp	x29, x30, [sp, #48]
  406154:	add	x29, sp, #0x30
  406158:	tbz	w0, #1, 406168 <ferror@plt+0x37b8>
  40615c:	orr	x22, x22, #0x1
  406160:	mov	w8, #0x20                  	// #32
  406164:	strb	w8, [sp, #8]
  406168:	mov	x0, x21
  40616c:	bl	406308 <ferror@plt+0x3958>
  406170:	cbz	w0, 406194 <ferror@plt+0x37e4>
  406174:	mov	w8, #0x6667                	// #26215
  406178:	movk	w8, #0x6666, lsl #16
  40617c:	smull	x8, w0, w8
  406180:	lsr	x9, x8, #63
  406184:	asr	x8, x8, #34
  406188:	add	w8, w8, w9
  40618c:	sxtw	x9, w8
  406190:	b	406198 <ferror@plt+0x37e8>
  406194:	mov	x9, xzr
  406198:	adrp	x8, 408000 <ferror@plt+0x5650>
  40619c:	add	x8, x8, #0x270
  4061a0:	ldrb	w11, [x8, x9]
  4061a4:	mov	x10, #0xffffffffffffffff    	// #-1
  4061a8:	lsl	x8, x10, x0
  4061ac:	bic	x8, x21, x8
  4061b0:	cmp	w0, #0x0
  4061b4:	mov	x10, x22
  4061b8:	lsr	x19, x21, x0
  4061bc:	csel	x8, x8, xzr, ne  // ne = any
  4061c0:	strb	w11, [x10], #1
  4061c4:	tbz	w20, #0, 4061d8 <ferror@plt+0x3828>
  4061c8:	cbz	x9, 4061d8 <ferror@plt+0x3828>
  4061cc:	mov	w9, #0x4269                	// #17001
  4061d0:	add	x10, x22, #0x3
  4061d4:	sturh	w9, [x22, #1]
  4061d8:	strb	wzr, [x10]
  4061dc:	cbz	x8, 406224 <ferror@plt+0x3874>
  4061e0:	sub	w9, w0, #0xa
  4061e4:	lsr	x8, x8, x9
  4061e8:	tbnz	w20, #2, 406230 <ferror@plt+0x3880>
  4061ec:	mov	x10, #0xf5c3                	// #62915
  4061f0:	movk	x10, #0x5c28, lsl #16
  4061f4:	add	x9, x8, #0x32
  4061f8:	movk	x10, #0xc28f, lsl #32
  4061fc:	movk	x10, #0x28f5, lsl #48
  406200:	sub	x8, x8, #0x3b6
  406204:	lsr	x9, x9, #2
  406208:	cmp	x8, #0x64
  40620c:	umulh	x8, x9, x10
  406210:	lsr	x8, x8, #2
  406214:	csel	x20, xzr, x8, cc  // cc = lo, ul, last
  406218:	cinc	w19, w19, cc  // cc = lo, ul, last
  40621c:	cbnz	x20, 406260 <ferror@plt+0x38b0>
  406220:	b	4062d0 <ferror@plt+0x3920>
  406224:	mov	x20, xzr
  406228:	cbnz	x20, 406260 <ferror@plt+0x38b0>
  40622c:	b	4062d0 <ferror@plt+0x3920>
  406230:	mov	x9, #0xcccccccccccccccc    	// #-3689348814741910324
  406234:	add	x8, x8, #0x5
  406238:	movk	x9, #0xcccd
  40623c:	umulh	x10, x8, x9
  406240:	lsr	x20, x10, #3
  406244:	mul	x9, x20, x9
  406248:	mov	x10, #0x9999999999999999    	// #-7378697629483820647
  40624c:	ror	x9, x9, #1
  406250:	movk	x10, #0x1999, lsl #48
  406254:	cmp	x9, x10
  406258:	b.ls	4062b0 <ferror@plt+0x3900>  // b.plast
  40625c:	cbz	x20, 4062d0 <ferror@plt+0x3920>
  406260:	bl	4024b0 <localeconv@plt>
  406264:	cbz	x0, 406274 <ferror@plt+0x38c4>
  406268:	ldr	x4, [x0]
  40626c:	cbnz	x4, 40627c <ferror@plt+0x38cc>
  406270:	b	406284 <ferror@plt+0x38d4>
  406274:	mov	x4, xzr
  406278:	cbz	x4, 406284 <ferror@plt+0x38d4>
  40627c:	ldrb	w8, [x4]
  406280:	cbnz	w8, 40628c <ferror@plt+0x38dc>
  406284:	adrp	x4, 408000 <ferror@plt+0x5650>
  406288:	add	x4, x4, #0x278
  40628c:	adrp	x2, 408000 <ferror@plt+0x5650>
  406290:	add	x2, x2, #0x27a
  406294:	add	x0, sp, #0x10
  406298:	add	x6, sp, #0x8
  40629c:	mov	w1, #0x20                  	// #32
  4062a0:	mov	w3, w19
  4062a4:	mov	x5, x20
  4062a8:	bl	4024a0 <snprintf@plt>
  4062ac:	b	4062ec <ferror@plt+0x393c>
  4062b0:	mov	x9, #0xf5c3                	// #62915
  4062b4:	movk	x9, #0x5c28, lsl #16
  4062b8:	movk	x9, #0xc28f, lsl #32
  4062bc:	lsr	x8, x8, #2
  4062c0:	movk	x9, #0x28f5, lsl #48
  4062c4:	umulh	x8, x8, x9
  4062c8:	lsr	x20, x8, #2
  4062cc:	cbnz	x20, 406260 <ferror@plt+0x38b0>
  4062d0:	adrp	x2, 408000 <ferror@plt+0x5650>
  4062d4:	add	x2, x2, #0x284
  4062d8:	add	x0, sp, #0x10
  4062dc:	add	x4, sp, #0x8
  4062e0:	mov	w1, #0x20                  	// #32
  4062e4:	mov	w3, w19
  4062e8:	bl	4024a0 <snprintf@plt>
  4062ec:	add	x0, sp, #0x10
  4062f0:	bl	4025f0 <strdup@plt>
  4062f4:	ldp	x20, x19, [sp, #80]
  4062f8:	ldp	x22, x21, [sp, #64]
  4062fc:	ldp	x29, x30, [sp, #48]
  406300:	add	sp, sp, #0x60
  406304:	ret
  406308:	mov	w8, #0xa                   	// #10
  40630c:	lsr	x9, x0, x8
  406310:	cbz	x9, 406324 <ferror@plt+0x3974>
  406314:	cmp	x8, #0x33
  406318:	add	x8, x8, #0xa
  40631c:	b.cc	40630c <ferror@plt+0x395c>  // b.lo, b.ul, b.last
  406320:	mov	w8, #0x46                  	// #70
  406324:	sub	w0, w8, #0xa
  406328:	ret
  40632c:	stp	x29, x30, [sp, #-80]!
  406330:	stp	x26, x25, [sp, #16]
  406334:	stp	x24, x23, [sp, #32]
  406338:	stp	x22, x21, [sp, #48]
  40633c:	stp	x20, x19, [sp, #64]
  406340:	mov	x29, sp
  406344:	cbz	x0, 406428 <ferror@plt+0x3a78>
  406348:	mov	x20, x3
  40634c:	mov	w19, #0xffffffff            	// #-1
  406350:	cbz	x3, 406444 <ferror@plt+0x3a94>
  406354:	mov	x21, x2
  406358:	cbz	x2, 406444 <ferror@plt+0x3a94>
  40635c:	mov	x22, x1
  406360:	cbz	x1, 406444 <ferror@plt+0x3a94>
  406364:	ldrb	w8, [x0]
  406368:	cbz	w8, 406444 <ferror@plt+0x3a94>
  40636c:	ldrb	w8, [x0]
  406370:	cbz	w8, 406430 <ferror@plt+0x3a80>
  406374:	mov	x24, xzr
  406378:	mov	x23, xzr
  40637c:	add	x25, x0, #0x1
  406380:	b	40638c <ferror@plt+0x39dc>
  406384:	ldrb	w8, [x25], #1
  406388:	cbz	w8, 406440 <ferror@plt+0x3a90>
  40638c:	cmp	x24, x21
  406390:	b.cs	406400 <ferror@plt+0x3a50>  // b.hs, b.nlast
  406394:	ldrb	w10, [x25]
  406398:	sub	x9, x25, #0x1
  40639c:	cmp	x23, #0x0
  4063a0:	and	w8, w8, #0xff
  4063a4:	csel	x23, x9, x23, eq  // eq = none
  4063a8:	cmp	w8, #0x2c
  4063ac:	csel	x8, x9, xzr, eq  // eq = none
  4063b0:	cmp	w10, #0x0
  4063b4:	csel	x26, x25, x8, eq  // eq = none
  4063b8:	mov	w8, #0x4                   	// #4
  4063bc:	cbz	x23, 406408 <ferror@plt+0x3a58>
  4063c0:	cbz	x26, 406408 <ferror@plt+0x3a58>
  4063c4:	subs	x1, x26, x23
  4063c8:	b.ls	406418 <ferror@plt+0x3a68>  // b.plast
  4063cc:	mov	x0, x23
  4063d0:	blr	x20
  4063d4:	cmn	w0, #0x1
  4063d8:	b.eq	406418 <ferror@plt+0x3a68>  // b.none
  4063dc:	str	w0, [x22, x24, lsl #2]
  4063e0:	ldrb	w8, [x26]
  4063e4:	mov	x23, xzr
  4063e8:	add	x24, x24, #0x1
  4063ec:	cmp	w8, #0x0
  4063f0:	cset	w8, eq  // eq = none
  4063f4:	lsl	w8, w8, #1
  4063f8:	cbnz	w8, 40640c <ferror@plt+0x3a5c>
  4063fc:	b	406384 <ferror@plt+0x39d4>
  406400:	mov	w19, #0xfffffffe            	// #-2
  406404:	mov	w8, #0x1                   	// #1
  406408:	cbz	w8, 406384 <ferror@plt+0x39d4>
  40640c:	cmp	w8, #0x4
  406410:	b.eq	406384 <ferror@plt+0x39d4>  // b.none
  406414:	b	406438 <ferror@plt+0x3a88>
  406418:	mov	w19, #0xffffffff            	// #-1
  40641c:	mov	w8, #0x1                   	// #1
  406420:	cbnz	w8, 40640c <ferror@plt+0x3a5c>
  406424:	b	406384 <ferror@plt+0x39d4>
  406428:	mov	w19, #0xffffffff            	// #-1
  40642c:	b	406444 <ferror@plt+0x3a94>
  406430:	mov	x24, xzr
  406434:	b	406440 <ferror@plt+0x3a90>
  406438:	cmp	w8, #0x2
  40643c:	b.ne	406444 <ferror@plt+0x3a94>  // b.any
  406440:	mov	w19, w24
  406444:	mov	w0, w19
  406448:	ldp	x20, x19, [sp, #64]
  40644c:	ldp	x22, x21, [sp, #48]
  406450:	ldp	x24, x23, [sp, #32]
  406454:	ldp	x26, x25, [sp, #16]
  406458:	ldp	x29, x30, [sp], #80
  40645c:	ret
  406460:	stp	x29, x30, [sp, #-32]!
  406464:	str	x19, [sp, #16]
  406468:	mov	x29, sp
  40646c:	cbz	x0, 406490 <ferror@plt+0x3ae0>
  406470:	mov	x19, x3
  406474:	mov	w8, #0xffffffff            	// #-1
  406478:	cbz	x3, 406494 <ferror@plt+0x3ae4>
  40647c:	ldrb	w9, [x0]
  406480:	cbz	w9, 406494 <ferror@plt+0x3ae4>
  406484:	ldr	x8, [x19]
  406488:	cmp	x8, x2
  40648c:	b.ls	4064a4 <ferror@plt+0x3af4>  // b.plast
  406490:	mov	w8, #0xffffffff            	// #-1
  406494:	ldr	x19, [sp, #16]
  406498:	mov	w0, w8
  40649c:	ldp	x29, x30, [sp], #32
  4064a0:	ret
  4064a4:	cmp	w9, #0x2b
  4064a8:	b.ne	4064b4 <ferror@plt+0x3b04>  // b.any
  4064ac:	add	x0, x0, #0x1
  4064b0:	b	4064b8 <ferror@plt+0x3b08>
  4064b4:	str	xzr, [x19]
  4064b8:	ldr	x8, [x19]
  4064bc:	mov	x3, x4
  4064c0:	add	x1, x1, x8, lsl #2
  4064c4:	sub	x2, x2, x8
  4064c8:	bl	40632c <ferror@plt+0x397c>
  4064cc:	mov	w8, w0
  4064d0:	cmp	w0, #0x1
  4064d4:	b.lt	406494 <ferror@plt+0x3ae4>  // b.tstop
  4064d8:	ldr	x9, [x19]
  4064dc:	add	x9, x9, w8, sxtw
  4064e0:	str	x9, [x19]
  4064e4:	b	406494 <ferror@plt+0x3ae4>
  4064e8:	stp	x29, x30, [sp, #-80]!
  4064ec:	stp	x22, x21, [sp, #48]
  4064f0:	mov	w21, #0xffffffea            	// #-22
  4064f4:	str	x25, [sp, #16]
  4064f8:	stp	x24, x23, [sp, #32]
  4064fc:	stp	x20, x19, [sp, #64]
  406500:	mov	x29, sp
  406504:	cbz	x1, 4065f0 <ferror@plt+0x3c40>
  406508:	cbz	x0, 4065f0 <ferror@plt+0x3c40>
  40650c:	mov	x19, x2
  406510:	cbz	x2, 4065f0 <ferror@plt+0x3c40>
  406514:	ldrb	w8, [x0]
  406518:	cbz	w8, 4065ec <ferror@plt+0x3c3c>
  40651c:	mov	x20, x1
  406520:	mov	x22, xzr
  406524:	add	x23, x0, #0x1
  406528:	mov	w24, #0x1                   	// #1
  40652c:	b	406538 <ferror@plt+0x3b88>
  406530:	ldrb	w8, [x23], #1
  406534:	cbz	w8, 4065ec <ferror@plt+0x3c3c>
  406538:	mov	x9, x23
  40653c:	ldrb	w10, [x9], #-1
  406540:	cmp	x22, #0x0
  406544:	and	w8, w8, #0xff
  406548:	csel	x22, x9, x22, eq  // eq = none
  40654c:	cmp	w8, #0x2c
  406550:	csel	x8, x9, xzr, eq  // eq = none
  406554:	cmp	w10, #0x0
  406558:	csel	x25, x23, x8, eq  // eq = none
  40655c:	mov	w8, #0x4                   	// #4
  406560:	cbz	x22, 4065c4 <ferror@plt+0x3c14>
  406564:	cbz	x25, 4065c4 <ferror@plt+0x3c14>
  406568:	subs	x1, x25, x22
  40656c:	b.ls	4065bc <ferror@plt+0x3c0c>  // b.plast
  406570:	mov	x0, x22
  406574:	blr	x19
  406578:	tbnz	w0, #31, 4065d4 <ferror@plt+0x3c24>
  40657c:	add	w8, w0, #0x7
  406580:	cmp	w0, #0x0
  406584:	csel	w8, w8, w0, lt  // lt = tstop
  406588:	sbfx	x8, x8, #3, #29
  40658c:	ldrb	w9, [x20, x8]
  406590:	and	w10, w0, #0x7
  406594:	lsl	w10, w24, w10
  406598:	mov	x22, xzr
  40659c:	orr	w9, w9, w10
  4065a0:	strb	w9, [x20, x8]
  4065a4:	ldrb	w8, [x25]
  4065a8:	cmp	w8, #0x0
  4065ac:	cset	w8, eq  // eq = none
  4065b0:	lsl	w8, w8, #1
  4065b4:	cbnz	w8, 4065c8 <ferror@plt+0x3c18>
  4065b8:	b	406530 <ferror@plt+0x3b80>
  4065bc:	mov	w21, #0xffffffff            	// #-1
  4065c0:	mov	w8, #0x1                   	// #1
  4065c4:	cbz	w8, 406530 <ferror@plt+0x3b80>
  4065c8:	cmp	w8, #0x4
  4065cc:	b.eq	406530 <ferror@plt+0x3b80>  // b.none
  4065d0:	b	4065e4 <ferror@plt+0x3c34>
  4065d4:	mov	w8, #0x1                   	// #1
  4065d8:	mov	w21, w0
  4065dc:	cbnz	w8, 4065c8 <ferror@plt+0x3c18>
  4065e0:	b	406530 <ferror@plt+0x3b80>
  4065e4:	cmp	w8, #0x2
  4065e8:	b.ne	4065f0 <ferror@plt+0x3c40>  // b.any
  4065ec:	mov	w21, wzr
  4065f0:	mov	w0, w21
  4065f4:	ldp	x20, x19, [sp, #64]
  4065f8:	ldp	x22, x21, [sp, #48]
  4065fc:	ldp	x24, x23, [sp, #32]
  406600:	ldr	x25, [sp, #16]
  406604:	ldp	x29, x30, [sp], #80
  406608:	ret
  40660c:	stp	x29, x30, [sp, #-64]!
  406610:	stp	x22, x21, [sp, #32]
  406614:	mov	w21, #0xffffffea            	// #-22
  406618:	stp	x24, x23, [sp, #16]
  40661c:	stp	x20, x19, [sp, #48]
  406620:	mov	x29, sp
  406624:	cbz	x1, 4066f4 <ferror@plt+0x3d44>
  406628:	cbz	x0, 4066f4 <ferror@plt+0x3d44>
  40662c:	mov	x19, x2
  406630:	cbz	x2, 4066f4 <ferror@plt+0x3d44>
  406634:	ldrb	w8, [x0]
  406638:	cbz	w8, 4066f0 <ferror@plt+0x3d40>
  40663c:	mov	x20, x1
  406640:	mov	x22, xzr
  406644:	add	x23, x0, #0x1
  406648:	b	406654 <ferror@plt+0x3ca4>
  40664c:	ldrb	w8, [x23], #1
  406650:	cbz	w8, 4066f0 <ferror@plt+0x3d40>
  406654:	mov	x9, x23
  406658:	ldrb	w10, [x9], #-1
  40665c:	cmp	x22, #0x0
  406660:	and	w8, w8, #0xff
  406664:	csel	x22, x9, x22, eq  // eq = none
  406668:	cmp	w8, #0x2c
  40666c:	csel	x8, x9, xzr, eq  // eq = none
  406670:	cmp	w10, #0x0
  406674:	csel	x24, x23, x8, eq  // eq = none
  406678:	mov	w8, #0x4                   	// #4
  40667c:	cbz	x22, 4066c8 <ferror@plt+0x3d18>
  406680:	cbz	x24, 4066c8 <ferror@plt+0x3d18>
  406684:	subs	x1, x24, x22
  406688:	b.ls	4066c0 <ferror@plt+0x3d10>  // b.plast
  40668c:	mov	x0, x22
  406690:	blr	x19
  406694:	tbnz	x0, #63, 4066d8 <ferror@plt+0x3d28>
  406698:	ldr	x8, [x20]
  40669c:	mov	x22, xzr
  4066a0:	orr	x8, x8, x0
  4066a4:	str	x8, [x20]
  4066a8:	ldrb	w8, [x24]
  4066ac:	cmp	w8, #0x0
  4066b0:	cset	w8, eq  // eq = none
  4066b4:	lsl	w8, w8, #1
  4066b8:	cbnz	w8, 4066cc <ferror@plt+0x3d1c>
  4066bc:	b	40664c <ferror@plt+0x3c9c>
  4066c0:	mov	w21, #0xffffffff            	// #-1
  4066c4:	mov	w8, #0x1                   	// #1
  4066c8:	cbz	w8, 40664c <ferror@plt+0x3c9c>
  4066cc:	cmp	w8, #0x4
  4066d0:	b.eq	40664c <ferror@plt+0x3c9c>  // b.none
  4066d4:	b	4066e8 <ferror@plt+0x3d38>
  4066d8:	mov	w8, #0x1                   	// #1
  4066dc:	mov	w21, w0
  4066e0:	cbnz	w8, 4066cc <ferror@plt+0x3d1c>
  4066e4:	b	40664c <ferror@plt+0x3c9c>
  4066e8:	cmp	w8, #0x2
  4066ec:	b.ne	4066f4 <ferror@plt+0x3d44>  // b.any
  4066f0:	mov	w21, wzr
  4066f4:	mov	w0, w21
  4066f8:	ldp	x20, x19, [sp, #48]
  4066fc:	ldp	x22, x21, [sp, #32]
  406700:	ldp	x24, x23, [sp, #16]
  406704:	ldp	x29, x30, [sp], #64
  406708:	ret
  40670c:	stp	x29, x30, [sp, #-64]!
  406710:	mov	x29, sp
  406714:	str	x23, [sp, #16]
  406718:	stp	x22, x21, [sp, #32]
  40671c:	stp	x20, x19, [sp, #48]
  406720:	str	xzr, [x29, #24]
  406724:	cbz	x0, 406814 <ferror@plt+0x3e64>
  406728:	mov	w21, w3
  40672c:	mov	x19, x2
  406730:	mov	x23, x1
  406734:	mov	x22, x0
  406738:	str	w3, [x1]
  40673c:	str	w3, [x2]
  406740:	bl	402910 <__errno_location@plt>
  406744:	str	wzr, [x0]
  406748:	ldrb	w8, [x22]
  40674c:	mov	x20, x0
  406750:	cmp	w8, #0x3a
  406754:	b.ne	40679c <ferror@plt+0x3dec>  // b.any
  406758:	add	x21, x22, #0x1
  40675c:	add	x1, x29, #0x18
  406760:	mov	w2, #0xa                   	// #10
  406764:	mov	x0, x21
  406768:	bl	4026f0 <strtol@plt>
  40676c:	str	w0, [x19]
  406770:	ldr	w8, [x20]
  406774:	mov	w0, #0xffffffff            	// #-1
  406778:	cbnz	w8, 406814 <ferror@plt+0x3e64>
  40677c:	ldr	x8, [x29, #24]
  406780:	cbz	x8, 406814 <ferror@plt+0x3e64>
  406784:	cmp	x8, x21
  406788:	mov	w0, #0xffffffff            	// #-1
  40678c:	b.eq	406814 <ferror@plt+0x3e64>  // b.none
  406790:	ldrb	w8, [x8]
  406794:	cbz	w8, 406810 <ferror@plt+0x3e60>
  406798:	b	406814 <ferror@plt+0x3e64>
  40679c:	add	x1, x29, #0x18
  4067a0:	mov	w2, #0xa                   	// #10
  4067a4:	mov	x0, x22
  4067a8:	bl	4026f0 <strtol@plt>
  4067ac:	str	w0, [x23]
  4067b0:	str	w0, [x19]
  4067b4:	ldr	x8, [x29, #24]
  4067b8:	mov	w0, #0xffffffff            	// #-1
  4067bc:	cmp	x8, x22
  4067c0:	b.eq	406814 <ferror@plt+0x3e64>  // b.none
  4067c4:	ldr	w9, [x20]
  4067c8:	cbnz	w9, 406814 <ferror@plt+0x3e64>
  4067cc:	cbz	x8, 406814 <ferror@plt+0x3e64>
  4067d0:	ldrb	w9, [x8]
  4067d4:	cmp	w9, #0x2d
  4067d8:	b.eq	4067fc <ferror@plt+0x3e4c>  // b.none
  4067dc:	cmp	w9, #0x3a
  4067e0:	b.ne	406810 <ferror@plt+0x3e60>  // b.any
  4067e4:	ldrb	w10, [x8, #1]
  4067e8:	cbz	w10, 40680c <ferror@plt+0x3e5c>
  4067ec:	cmp	w9, #0x3a
  4067f0:	b.eq	4067fc <ferror@plt+0x3e4c>  // b.none
  4067f4:	cmp	w9, #0x2d
  4067f8:	b.ne	406810 <ferror@plt+0x3e60>  // b.any
  4067fc:	add	x21, x8, #0x1
  406800:	str	xzr, [x29, #24]
  406804:	str	wzr, [x20]
  406808:	b	40675c <ferror@plt+0x3dac>
  40680c:	str	w21, [x19]
  406810:	mov	w0, wzr
  406814:	ldp	x20, x19, [sp, #48]
  406818:	ldp	x22, x21, [sp, #32]
  40681c:	ldr	x23, [sp, #16]
  406820:	ldp	x29, x30, [sp], #64
  406824:	ret
  406828:	sub	sp, sp, #0x50
  40682c:	stp	x20, x19, [sp, #64]
  406830:	mov	x20, x1
  406834:	mov	x19, x0
  406838:	stp	x29, x30, [sp, #16]
  40683c:	stp	x24, x23, [sp, #32]
  406840:	stp	x22, x21, [sp, #48]
  406844:	add	x29, sp, #0x10
  406848:	mov	w0, wzr
  40684c:	cbz	x20, 406918 <ferror@plt+0x3f68>
  406850:	cbz	x19, 406918 <ferror@plt+0x3f68>
  406854:	add	x1, sp, #0x8
  406858:	mov	x0, x19
  40685c:	bl	406930 <ferror@plt+0x3f80>
  406860:	mov	x21, x0
  406864:	mov	x1, sp
  406868:	mov	x0, x20
  40686c:	bl	406930 <ferror@plt+0x3f80>
  406870:	ldp	x24, x22, [sp]
  406874:	adds	x8, x24, x22
  406878:	b.eq	4068a4 <ferror@plt+0x3ef4>  // b.none
  40687c:	mov	x23, x0
  406880:	cmp	x8, #0x1
  406884:	b.ne	4068cc <ferror@plt+0x3f1c>  // b.any
  406888:	cbz	x21, 4068b0 <ferror@plt+0x3f00>
  40688c:	ldrb	w8, [x21]
  406890:	cmp	w8, #0x2f
  406894:	b.ne	4068b0 <ferror@plt+0x3f00>  // b.any
  406898:	mov	w0, #0x1                   	// #1
  40689c:	cbnz	w0, 40690c <ferror@plt+0x3f5c>
  4068a0:	b	406848 <ferror@plt+0x3e98>
  4068a4:	mov	w0, #0x1                   	// #1
  4068a8:	cbnz	w0, 40690c <ferror@plt+0x3f5c>
  4068ac:	b	406848 <ferror@plt+0x3e98>
  4068b0:	cbz	x23, 4068cc <ferror@plt+0x3f1c>
  4068b4:	ldrb	w8, [x23]
  4068b8:	cmp	w8, #0x2f
  4068bc:	b.ne	4068cc <ferror@plt+0x3f1c>  // b.any
  4068c0:	mov	w0, #0x1                   	// #1
  4068c4:	cbnz	w0, 40690c <ferror@plt+0x3f5c>
  4068c8:	b	406848 <ferror@plt+0x3e98>
  4068cc:	mov	w0, #0x3                   	// #3
  4068d0:	cbz	x21, 4068f8 <ferror@plt+0x3f48>
  4068d4:	cbz	x23, 4068f8 <ferror@plt+0x3f48>
  4068d8:	cmp	x22, x24
  4068dc:	b.ne	4068f8 <ferror@plt+0x3f48>  // b.any
  4068e0:	mov	x0, x21
  4068e4:	mov	x1, x23
  4068e8:	mov	x2, x22
  4068ec:	bl	402530 <strncmp@plt>
  4068f0:	cbz	w0, 406900 <ferror@plt+0x3f50>
  4068f4:	mov	w0, #0x3                   	// #3
  4068f8:	cbnz	w0, 40690c <ferror@plt+0x3f5c>
  4068fc:	b	406848 <ferror@plt+0x3e98>
  406900:	add	x19, x21, x22
  406904:	add	x20, x23, x24
  406908:	cbz	w0, 406848 <ferror@plt+0x3e98>
  40690c:	cmp	w0, #0x3
  406910:	b.ne	406918 <ferror@plt+0x3f68>  // b.any
  406914:	mov	w0, wzr
  406918:	ldp	x20, x19, [sp, #64]
  40691c:	ldp	x22, x21, [sp, #48]
  406920:	ldp	x24, x23, [sp, #32]
  406924:	ldp	x29, x30, [sp, #16]
  406928:	add	sp, sp, #0x50
  40692c:	ret
  406930:	mov	x8, x0
  406934:	str	xzr, [x1]
  406938:	mov	x0, x8
  40693c:	cbz	x8, 406984 <ferror@plt+0x3fd4>
  406940:	ldrb	w9, [x0]
  406944:	cmp	w9, #0x2f
  406948:	b.ne	40695c <ferror@plt+0x3fac>  // b.any
  40694c:	mov	x8, x0
  406950:	ldrb	w10, [x8, #1]!
  406954:	cmp	w10, #0x2f
  406958:	b.eq	406938 <ferror@plt+0x3f88>  // b.none
  40695c:	cbz	w9, 406980 <ferror@plt+0x3fd0>
  406960:	mov	w8, #0x1                   	// #1
  406964:	str	x8, [x1]
  406968:	ldrb	w9, [x0, x8]
  40696c:	cbz	w9, 406984 <ferror@plt+0x3fd4>
  406970:	cmp	w9, #0x2f
  406974:	b.eq	406984 <ferror@plt+0x3fd4>  // b.none
  406978:	add	x8, x8, #0x1
  40697c:	b	406964 <ferror@plt+0x3fb4>
  406980:	mov	x0, xzr
  406984:	ret
  406988:	stp	x29, x30, [sp, #-64]!
  40698c:	orr	x8, x0, x1
  406990:	stp	x24, x23, [sp, #16]
  406994:	stp	x22, x21, [sp, #32]
  406998:	stp	x20, x19, [sp, #48]
  40699c:	mov	x29, sp
  4069a0:	cbz	x8, 4069d4 <ferror@plt+0x4024>
  4069a4:	mov	x19, x1
  4069a8:	mov	x22, x0
  4069ac:	mov	x20, x2
  4069b0:	cbz	x0, 4069e8 <ferror@plt+0x4038>
  4069b4:	cbz	x19, 4069fc <ferror@plt+0x404c>
  4069b8:	mov	x0, x22
  4069bc:	bl	402340 <strlen@plt>
  4069c0:	mvn	x8, x0
  4069c4:	cmp	x8, x20
  4069c8:	b.cs	406a04 <ferror@plt+0x4054>  // b.hs, b.nlast
  4069cc:	mov	x21, xzr
  4069d0:	b	406a40 <ferror@plt+0x4090>
  4069d4:	adrp	x0, 407000 <ferror@plt+0x4650>
  4069d8:	add	x0, x0, #0xd87
  4069dc:	bl	4025f0 <strdup@plt>
  4069e0:	mov	x21, x0
  4069e4:	b	406a40 <ferror@plt+0x4090>
  4069e8:	mov	x0, x19
  4069ec:	mov	x1, x20
  4069f0:	bl	4027a0 <strndup@plt>
  4069f4:	mov	x21, x0
  4069f8:	b	406a40 <ferror@plt+0x4090>
  4069fc:	mov	x0, x22
  406a00:	b	4069dc <ferror@plt+0x402c>
  406a04:	add	x24, x0, x20
  406a08:	mov	x23, x0
  406a0c:	add	x0, x24, #0x1
  406a10:	bl	402500 <malloc@plt>
  406a14:	mov	x21, x0
  406a18:	cbz	x0, 406a40 <ferror@plt+0x4090>
  406a1c:	mov	x0, x21
  406a20:	mov	x1, x22
  406a24:	mov	x2, x23
  406a28:	bl	402300 <memcpy@plt>
  406a2c:	add	x0, x21, x23
  406a30:	mov	x1, x19
  406a34:	mov	x2, x20
  406a38:	bl	402300 <memcpy@plt>
  406a3c:	strb	wzr, [x21, x24]
  406a40:	mov	x0, x21
  406a44:	ldp	x20, x19, [sp, #48]
  406a48:	ldp	x22, x21, [sp, #32]
  406a4c:	ldp	x24, x23, [sp, #16]
  406a50:	ldp	x29, x30, [sp], #64
  406a54:	ret
  406a58:	stp	x29, x30, [sp, #-32]!
  406a5c:	stp	x20, x19, [sp, #16]
  406a60:	mov	x19, x1
  406a64:	mov	x20, x0
  406a68:	mov	x29, sp
  406a6c:	cbz	x1, 406a80 <ferror@plt+0x40d0>
  406a70:	mov	x0, x19
  406a74:	bl	402340 <strlen@plt>
  406a78:	mov	x2, x0
  406a7c:	b	406a84 <ferror@plt+0x40d4>
  406a80:	mov	x2, xzr
  406a84:	mov	x0, x20
  406a88:	mov	x1, x19
  406a8c:	bl	406988 <ferror@plt+0x3fd8>
  406a90:	ldp	x20, x19, [sp, #16]
  406a94:	ldp	x29, x30, [sp], #32
  406a98:	ret
  406a9c:	sub	sp, sp, #0x120
  406aa0:	stp	x29, x30, [sp, #256]
  406aa4:	add	x29, sp, #0x100
  406aa8:	add	x9, sp, #0x80
  406aac:	mov	x10, sp
  406ab0:	mov	x11, #0xffffffffffffffd0    	// #-48
  406ab4:	add	x8, x29, #0x20
  406ab8:	movk	x11, #0xff80, lsl #32
  406abc:	add	x9, x9, #0x30
  406ac0:	add	x10, x10, #0x80
  406ac4:	stp	x8, x9, [x29, #-32]
  406ac8:	stp	x10, x11, [x29, #-16]
  406acc:	stp	q1, q2, [sp, #16]
  406ad0:	str	q0, [sp]
  406ad4:	ldp	q0, q1, [x29, #-32]
  406ad8:	stp	x28, x19, [sp, #272]
  406adc:	mov	x19, x0
  406ae0:	stp	x2, x3, [sp, #128]
  406ae4:	sub	x0, x29, #0x28
  406ae8:	sub	x2, x29, #0x50
  406aec:	stp	x4, x5, [sp, #144]
  406af0:	stp	x6, x7, [sp, #160]
  406af4:	stp	q3, q4, [sp, #48]
  406af8:	stp	q5, q6, [sp, #80]
  406afc:	str	q7, [sp, #112]
  406b00:	stp	q0, q1, [x29, #-80]
  406b04:	bl	402780 <vasprintf@plt>
  406b08:	tbnz	w0, #31, 406b30 <ferror@plt+0x4180>
  406b0c:	ldur	x1, [x29, #-40]
  406b10:	sxtw	x2, w0
  406b14:	mov	x0, x19
  406b18:	bl	406988 <ferror@plt+0x3fd8>
  406b1c:	ldur	x8, [x29, #-40]
  406b20:	mov	x19, x0
  406b24:	mov	x0, x8
  406b28:	bl	402720 <free@plt>
  406b2c:	b	406b34 <ferror@plt+0x4184>
  406b30:	mov	x19, xzr
  406b34:	mov	x0, x19
  406b38:	ldp	x28, x19, [sp, #272]
  406b3c:	ldp	x29, x30, [sp, #256]
  406b40:	add	sp, sp, #0x120
  406b44:	ret
  406b48:	stp	x29, x30, [sp, #-80]!
  406b4c:	stp	x24, x23, [sp, #32]
  406b50:	stp	x22, x21, [sp, #48]
  406b54:	stp	x20, x19, [sp, #64]
  406b58:	ldr	x19, [x0]
  406b5c:	str	x25, [sp, #16]
  406b60:	mov	x29, sp
  406b64:	ldrb	w8, [x19]
  406b68:	cbz	w8, 406c68 <ferror@plt+0x42b8>
  406b6c:	mov	x20, x0
  406b70:	mov	x22, x1
  406b74:	mov	x0, x19
  406b78:	mov	x1, x2
  406b7c:	mov	w23, w3
  406b80:	mov	x21, x2
  406b84:	bl	4027b0 <strspn@plt>
  406b88:	add	x19, x19, x0
  406b8c:	ldrb	w8, [x19]
  406b90:	cbz	x8, 406c64 <ferror@plt+0x42b4>
  406b94:	cbz	w23, 406c1c <ferror@plt+0x426c>
  406b98:	cmp	w8, #0x3f
  406b9c:	b.hi	406c34 <ferror@plt+0x4284>  // b.pmore
  406ba0:	mov	w9, #0x1                   	// #1
  406ba4:	lsl	x8, x9, x8
  406ba8:	mov	x9, #0x1                   	// #1
  406bac:	movk	x9, #0x84, lsl #32
  406bb0:	and	x8, x8, x9
  406bb4:	cbz	x8, 406c34 <ferror@plt+0x4284>
  406bb8:	mov	x23, x19
  406bbc:	ldrb	w25, [x23], #1
  406bc0:	add	x1, x29, #0x1c
  406bc4:	strb	wzr, [x29, #29]
  406bc8:	mov	x0, x23
  406bcc:	strb	w25, [x29, #28]
  406bd0:	bl	406ca0 <ferror@plt+0x42f0>
  406bd4:	str	x0, [x22]
  406bd8:	add	x8, x0, x19
  406bdc:	ldrb	w9, [x8, #1]
  406be0:	mov	w8, wzr
  406be4:	cbz	w9, 406c8c <ferror@plt+0x42dc>
  406be8:	cmp	w9, w25
  406bec:	b.ne	406c8c <ferror@plt+0x42dc>  // b.any
  406bf0:	add	x8, x0, x19
  406bf4:	ldrsb	w1, [x8, #2]
  406bf8:	mov	x24, x0
  406bfc:	cbz	w1, 406c0c <ferror@plt+0x425c>
  406c00:	mov	x0, x21
  406c04:	bl	4027c0 <strchr@plt>
  406c08:	cbz	x0, 406c88 <ferror@plt+0x42d8>
  406c0c:	add	x8, x19, x24
  406c10:	add	x19, x8, #0x2
  406c14:	mov	w8, #0x1                   	// #1
  406c18:	b	406c90 <ferror@plt+0x42e0>
  406c1c:	mov	x0, x19
  406c20:	mov	x1, x21
  406c24:	bl	4028c0 <strcspn@plt>
  406c28:	str	x0, [x22]
  406c2c:	add	x22, x19, x0
  406c30:	b	406c5c <ferror@plt+0x42ac>
  406c34:	mov	x0, x19
  406c38:	mov	x1, x21
  406c3c:	bl	406ca0 <ferror@plt+0x42f0>
  406c40:	str	x0, [x22]
  406c44:	add	x22, x19, x0
  406c48:	ldrsb	w1, [x22]
  406c4c:	cbz	w1, 406c5c <ferror@plt+0x42ac>
  406c50:	mov	x0, x21
  406c54:	bl	4027c0 <strchr@plt>
  406c58:	cbz	x0, 406c64 <ferror@plt+0x42b4>
  406c5c:	str	x22, [x20]
  406c60:	b	406c6c <ferror@plt+0x42bc>
  406c64:	str	x19, [x20]
  406c68:	mov	x19, xzr
  406c6c:	mov	x0, x19
  406c70:	ldp	x20, x19, [sp, #64]
  406c74:	ldp	x22, x21, [sp, #48]
  406c78:	ldp	x24, x23, [sp, #32]
  406c7c:	ldr	x25, [sp, #16]
  406c80:	ldp	x29, x30, [sp], #80
  406c84:	ret
  406c88:	mov	w8, wzr
  406c8c:	mov	x23, x19
  406c90:	str	x19, [x20]
  406c94:	mov	x19, x23
  406c98:	tbz	w8, #0, 406c68 <ferror@plt+0x42b8>
  406c9c:	b	406c6c <ferror@plt+0x42bc>
  406ca0:	stp	x29, x30, [sp, #-48]!
  406ca4:	stp	x22, x21, [sp, #16]
  406ca8:	stp	x20, x19, [sp, #32]
  406cac:	ldrb	w8, [x0]
  406cb0:	mov	x29, sp
  406cb4:	cbz	w8, 406d04 <ferror@plt+0x4354>
  406cb8:	mov	x19, x1
  406cbc:	mov	x22, xzr
  406cc0:	mov	w20, wzr
  406cc4:	add	x21, x0, #0x1
  406cc8:	b	406cec <ferror@plt+0x433c>
  406ccc:	sxtb	w1, w8
  406cd0:	mov	x0, x19
  406cd4:	bl	4027c0 <strchr@plt>
  406cd8:	cbnz	x0, 406d10 <ferror@plt+0x4360>
  406cdc:	mov	w20, wzr
  406ce0:	ldrb	w8, [x21, x22]
  406ce4:	add	x22, x22, #0x1
  406ce8:	cbz	w8, 406d10 <ferror@plt+0x4360>
  406cec:	cbnz	w20, 406cdc <ferror@plt+0x432c>
  406cf0:	and	w9, w8, #0xff
  406cf4:	cmp	w9, #0x5c
  406cf8:	b.ne	406ccc <ferror@plt+0x431c>  // b.any
  406cfc:	mov	w20, #0x1                   	// #1
  406d00:	b	406ce0 <ferror@plt+0x4330>
  406d04:	mov	w20, wzr
  406d08:	mov	w22, wzr
  406d0c:	b	406d10 <ferror@plt+0x4360>
  406d10:	sub	w8, w22, w20
  406d14:	ldp	x20, x19, [sp, #32]
  406d18:	ldp	x22, x21, [sp, #16]
  406d1c:	sxtw	x0, w8
  406d20:	ldp	x29, x30, [sp], #48
  406d24:	ret
  406d28:	stp	x29, x30, [sp, #-32]!
  406d2c:	str	x19, [sp, #16]
  406d30:	mov	x19, x0
  406d34:	mov	x29, sp
  406d38:	mov	x0, x19
  406d3c:	bl	402560 <fgetc@plt>
  406d40:	cmn	w0, #0x1
  406d44:	b.eq	406d58 <ferror@plt+0x43a8>  // b.none
  406d48:	cmp	w0, #0xa
  406d4c:	b.ne	406d38 <ferror@plt+0x4388>  // b.any
  406d50:	mov	w0, wzr
  406d54:	b	406d5c <ferror@plt+0x43ac>
  406d58:	mov	w0, #0x1                   	// #1
  406d5c:	ldr	x19, [sp, #16]
  406d60:	ldp	x29, x30, [sp], #32
  406d64:	ret
  406d68:	stp	x29, x30, [sp, #-32]!
  406d6c:	stp	x28, x19, [sp, #16]
  406d70:	mov	x29, sp
  406d74:	sub	sp, sp, #0x1, lsl #12
  406d78:	adrp	x1, 408000 <ferror@plt+0x5650>
  406d7c:	mov	w2, w0
  406d80:	add	x1, x1, #0x289
  406d84:	mov	x0, sp
  406d88:	bl	402420 <sprintf@plt>
  406d8c:	mov	w0, #0x8                   	// #8
  406d90:	bl	402500 <malloc@plt>
  406d94:	mov	x19, x0
  406d98:	cbz	x0, 406dac <ferror@plt+0x43fc>
  406d9c:	mov	x0, sp
  406da0:	bl	402440 <opendir@plt>
  406da4:	str	x0, [x19]
  406da8:	cbnz	x0, 406db8 <ferror@plt+0x4408>
  406dac:	mov	x0, x19
  406db0:	bl	402720 <free@plt>
  406db4:	mov	x19, xzr
  406db8:	mov	x0, x19
  406dbc:	add	sp, sp, #0x1, lsl #12
  406dc0:	ldp	x28, x19, [sp, #16]
  406dc4:	ldp	x29, x30, [sp], #32
  406dc8:	ret
  406dcc:	stp	x29, x30, [sp, #-32]!
  406dd0:	str	x19, [sp, #16]
  406dd4:	mov	x19, x0
  406dd8:	mov	x29, sp
  406ddc:	cbz	x0, 406dec <ferror@plt+0x443c>
  406de0:	ldr	x0, [x19]
  406de4:	cbz	x0, 406dec <ferror@plt+0x443c>
  406de8:	bl	402610 <closedir@plt>
  406dec:	mov	x0, x19
  406df0:	bl	402720 <free@plt>
  406df4:	ldr	x19, [sp, #16]
  406df8:	ldp	x29, x30, [sp], #32
  406dfc:	ret
  406e00:	sub	sp, sp, #0x40
  406e04:	stp	x20, x19, [sp, #48]
  406e08:	mov	x20, x0
  406e0c:	mov	w0, #0xffffffea            	// #-22
  406e10:	stp	x29, x30, [sp, #16]
  406e14:	stp	x22, x21, [sp, #32]
  406e18:	add	x29, sp, #0x10
  406e1c:	cbz	x20, 406ec0 <ferror@plt+0x4510>
  406e20:	mov	x19, x1
  406e24:	cbz	x1, 406ec0 <ferror@plt+0x4510>
  406e28:	str	wzr, [x19]
  406e2c:	bl	402910 <__errno_location@plt>
  406e30:	mov	x21, x0
  406e34:	str	wzr, [x0]
  406e38:	b	406e44 <ferror@plt+0x4494>
  406e3c:	ldr	w8, [x19]
  406e40:	cbnz	w8, 406ebc <ferror@plt+0x450c>
  406e44:	ldr	x0, [x20]
  406e48:	bl	4025e0 <readdir@plt>
  406e4c:	cbz	x0, 406ea8 <ferror@plt+0x44f8>
  406e50:	mov	x22, x0
  406e54:	bl	4026e0 <__ctype_b_loc@plt>
  406e58:	ldr	x8, [x0]
  406e5c:	ldrb	w9, [x22, #19]!
  406e60:	ldrh	w8, [x8, x9, lsl #1]
  406e64:	tbz	w8, #11, 406e3c <ferror@plt+0x448c>
  406e68:	add	x1, sp, #0x8
  406e6c:	mov	w2, #0xa                   	// #10
  406e70:	mov	x0, x22
  406e74:	str	wzr, [x21]
  406e78:	bl	4026f0 <strtol@plt>
  406e7c:	str	w0, [x19]
  406e80:	ldr	w8, [x21]
  406e84:	cbnz	w8, 406ea0 <ferror@plt+0x44f0>
  406e88:	ldr	x8, [sp, #8]
  406e8c:	cmp	x22, x8
  406e90:	b.eq	406ea0 <ferror@plt+0x44f0>  // b.none
  406e94:	cbz	x8, 406e3c <ferror@plt+0x448c>
  406e98:	ldrb	w8, [x8]
  406e9c:	cbz	w8, 406e3c <ferror@plt+0x448c>
  406ea0:	mov	w0, #0xffffffff            	// #-1
  406ea4:	b	406ec0 <ferror@plt+0x4510>
  406ea8:	ldr	w8, [x21]
  406eac:	cmp	w8, #0x0
  406eb0:	mov	w8, #0x1                   	// #1
  406eb4:	cneg	w0, w8, ne  // ne = any
  406eb8:	b	406ec0 <ferror@plt+0x4510>
  406ebc:	mov	w0, wzr
  406ec0:	ldp	x20, x19, [sp, #48]
  406ec4:	ldp	x22, x21, [sp, #32]
  406ec8:	ldp	x29, x30, [sp, #16]
  406ecc:	add	sp, sp, #0x40
  406ed0:	ret
  406ed4:	stp	x29, x30, [sp, #-16]!
  406ed8:	adrp	x1, 408000 <ferror@plt+0x5650>
  406edc:	add	x1, x1, #0x298
  406ee0:	mov	x29, sp
  406ee4:	bl	406ef0 <ferror@plt+0x4540>
  406ee8:	ldp	x29, x30, [sp], #16
  406eec:	ret
  406ef0:	stp	x29, x30, [sp, #-48]!
  406ef4:	str	x28, [sp, #16]
  406ef8:	stp	x20, x19, [sp, #32]
  406efc:	mov	x29, sp
  406f00:	sub	sp, sp, #0x2, lsl #12
  406f04:	adrp	x2, 408000 <ferror@plt+0x5650>
  406f08:	mov	x4, x1
  406f0c:	mov	w3, w0
  406f10:	add	x2, x2, #0x2bc
  406f14:	mov	x0, sp
  406f18:	mov	w1, #0x2000                	// #8192
  406f1c:	bl	4024a0 <snprintf@plt>
  406f20:	mov	x0, sp
  406f24:	mov	w1, wzr
  406f28:	bl	402510 <open@plt>
  406f2c:	mov	w19, w0
  406f30:	tbnz	w0, #31, 406f74 <ferror@plt+0x45c4>
  406f34:	mov	x1, sp
  406f38:	mov	w0, w19
  406f3c:	bl	4072c4 <ferror@plt+0x4914>
  406f40:	cmp	x0, #0x1
  406f44:	b.lt	406f74 <ferror@plt+0x45c4>  // b.tstop
  406f48:	mov	x8, sp
  406f4c:	mov	w9, #0x20                  	// #32
  406f50:	mov	x10, x0
  406f54:	b	406f64 <ferror@plt+0x45b4>
  406f58:	subs	x10, x10, #0x1
  406f5c:	add	x8, x8, #0x1
  406f60:	b.eq	406f9c <ferror@plt+0x45ec>  // b.none
  406f64:	ldrb	w11, [x8]
  406f68:	cbnz	w11, 406f58 <ferror@plt+0x45a8>
  406f6c:	strb	w9, [x8]
  406f70:	b	406f58 <ferror@plt+0x45a8>
  406f74:	mov	x20, xzr
  406f78:	tbnz	w19, #31, 406f84 <ferror@plt+0x45d4>
  406f7c:	mov	w0, w19
  406f80:	bl	402630 <close@plt>
  406f84:	mov	x0, x20
  406f88:	add	sp, sp, #0x2, lsl #12
  406f8c:	ldp	x20, x19, [sp, #32]
  406f90:	ldr	x28, [sp, #16]
  406f94:	ldp	x29, x30, [sp], #48
  406f98:	ret
  406f9c:	mov	x8, sp
  406fa0:	add	x8, x0, x8
  406fa4:	mov	x0, sp
  406fa8:	sturb	wzr, [x8, #-1]
  406fac:	bl	4025f0 <strdup@plt>
  406fb0:	mov	x20, x0
  406fb4:	tbz	w19, #31, 406f7c <ferror@plt+0x45cc>
  406fb8:	b	406f84 <ferror@plt+0x45d4>
  406fbc:	stp	x29, x30, [sp, #-16]!
  406fc0:	adrp	x1, 408000 <ferror@plt+0x5650>
  406fc4:	add	x1, x1, #0x2a0
  406fc8:	mov	x29, sp
  406fcc:	bl	406ef0 <ferror@plt+0x4540>
  406fd0:	ldp	x29, x30, [sp], #16
  406fd4:	ret
  406fd8:	stp	x29, x30, [sp, #-32]!
  406fdc:	mov	w0, #0x1                   	// #1
  406fe0:	mov	w1, #0x18                  	// #24
  406fe4:	str	x19, [sp, #16]
  406fe8:	mov	x29, sp
  406fec:	bl	4025b0 <calloc@plt>
  406ff0:	mov	x19, x0
  406ff4:	cbz	x0, 40700c <ferror@plt+0x465c>
  406ff8:	adrp	x0, 407000 <ferror@plt+0x4650>
  406ffc:	add	x0, x0, #0xffa
  407000:	bl	402440 <opendir@plt>
  407004:	str	x0, [x19]
  407008:	cbnz	x0, 407018 <ferror@plt+0x4668>
  40700c:	mov	x0, x19
  407010:	bl	402720 <free@plt>
  407014:	mov	x19, xzr
  407018:	mov	x0, x19
  40701c:	ldr	x19, [sp, #16]
  407020:	ldp	x29, x30, [sp], #32
  407024:	ret
  407028:	stp	x29, x30, [sp, #-32]!
  40702c:	str	x19, [sp, #16]
  407030:	mov	x19, x0
  407034:	mov	x29, sp
  407038:	cbz	x0, 407048 <ferror@plt+0x4698>
  40703c:	ldr	x0, [x19]
  407040:	cbz	x0, 407048 <ferror@plt+0x4698>
  407044:	bl	402610 <closedir@plt>
  407048:	mov	x0, x19
  40704c:	bl	402720 <free@plt>
  407050:	ldr	x19, [sp, #16]
  407054:	ldp	x29, x30, [sp], #32
  407058:	ret
  40705c:	ldrb	w8, [x0, #20]
  407060:	cmp	x1, #0x0
  407064:	cset	w9, ne  // ne = any
  407068:	str	x1, [x0, #8]
  40706c:	and	w8, w8, #0xfe
  407070:	orr	w8, w8, w9
  407074:	strb	w8, [x0, #20]
  407078:	ret
  40707c:	ldrb	w8, [x0, #20]
  407080:	str	w1, [x0, #16]
  407084:	orr	w8, w8, #0x2
  407088:	strb	w8, [x0, #20]
  40708c:	ret
  407090:	stp	x29, x30, [sp, #-96]!
  407094:	stp	x28, x27, [sp, #16]
  407098:	stp	x26, x25, [sp, #32]
  40709c:	stp	x24, x23, [sp, #48]
  4070a0:	stp	x22, x21, [sp, #64]
  4070a4:	stp	x20, x19, [sp, #80]
  4070a8:	mov	x29, sp
  4070ac:	sub	sp, sp, #0x2, lsl #12
  4070b0:	sub	sp, sp, #0x110
  4070b4:	mov	w24, #0xffffffea            	// #-22
  4070b8:	cbz	x0, 407268 <ferror@plt+0x48b8>
  4070bc:	mov	x19, x1
  4070c0:	cbz	x1, 407268 <ferror@plt+0x48b8>
  4070c4:	mov	x20, x0
  4070c8:	str	wzr, [x19]
  4070cc:	bl	402910 <__errno_location@plt>
  4070d0:	adrp	x22, 408000 <ferror@plt+0x5650>
  4070d4:	mov	x21, x0
  4070d8:	mov	w28, #0xffffffff            	// #-1
  4070dc:	add	x22, x22, #0x2a5
  4070e0:	mov	w23, #0x3                   	// #3
  4070e4:	str	wzr, [x0]
  4070e8:	b	407104 <ferror@plt+0x4754>
  4070ec:	ldr	w8, [x21]
  4070f0:	cmp	w8, #0x0
  4070f4:	mov	w8, #0x1                   	// #1
  4070f8:	cneg	w24, w8, ne  // ne = any
  4070fc:	cmp	w8, #0x3
  407100:	b.ne	407268 <ferror@plt+0x48b8>  // b.any
  407104:	str	wzr, [x21]
  407108:	ldr	x0, [x20]
  40710c:	bl	4025e0 <readdir@plt>
  407110:	cbz	x0, 4070ec <ferror@plt+0x473c>
  407114:	mov	x25, x0
  407118:	bl	4026e0 <__ctype_b_loc@plt>
  40711c:	ldr	x8, [x0]
  407120:	ldrb	w9, [x25, #19]!
  407124:	ldrh	w8, [x8, x9, lsl #1]
  407128:	tbnz	w8, #11, 407134 <ferror@plt+0x4784>
  40712c:	mov	w8, #0x3                   	// #3
  407130:	b	4070fc <ferror@plt+0x474c>
  407134:	ldrb	w8, [x20, #20]
  407138:	tbnz	w8, #1, 4071cc <ferror@plt+0x481c>
  40713c:	ldrb	w8, [x20, #20]
  407140:	tbz	w8, #0, 4071fc <ferror@plt+0x484c>
  407144:	add	x0, sp, #0x108
  407148:	mov	w1, #0x2000                	// #8192
  40714c:	mov	x2, x22
  407150:	mov	x3, x25
  407154:	bl	4024a0 <snprintf@plt>
  407158:	ldr	x0, [x20]
  40715c:	bl	402800 <dirfd@plt>
  407160:	add	x1, sp, #0x108
  407164:	bl	407290 <ferror@plt+0x48e0>
  407168:	cbz	x0, 4071f4 <ferror@plt+0x4844>
  40716c:	mov	x26, x0
  407170:	add	x0, sp, #0x108
  407174:	mov	w1, #0x2000                	// #8192
  407178:	mov	x2, x26
  40717c:	bl	402960 <fgets@plt>
  407180:	mov	x27, x0
  407184:	str	x0, [sp, #256]
  407188:	mov	x0, x26
  40718c:	bl	4024e0 <fclose@plt>
  407190:	cbz	x27, 4071f4 <ferror@plt+0x4844>
  407194:	adrp	x1, 408000 <ferror@plt+0x5650>
  407198:	add	x0, sp, #0x108
  40719c:	mov	x2, sp
  4071a0:	add	x1, x1, #0x2ad
  4071a4:	bl	402890 <__isoc99_sscanf@plt>
  4071a8:	cmp	w0, #0x1
  4071ac:	b.ne	4071f4 <ferror@plt+0x4844>  // b.any
  4071b0:	ldr	x1, [x20, #8]
  4071b4:	mov	x0, sp
  4071b8:	bl	4026b0 <strcmp@plt>
  4071bc:	cmp	w0, #0x0
  4071c0:	csel	w8, wzr, w23, eq  // eq = none
  4071c4:	cbnz	w8, 4070fc <ferror@plt+0x474c>
  4071c8:	b	4071fc <ferror@plt+0x484c>
  4071cc:	ldr	x0, [x20]
  4071d0:	bl	402800 <dirfd@plt>
  4071d4:	add	x2, sp, #0x108
  4071d8:	mov	x1, x25
  4071dc:	mov	w3, wzr
  4071e0:	bl	407458 <ferror@plt+0x4aa8>
  4071e4:	cbz	w0, 407230 <ferror@plt+0x4880>
  4071e8:	mov	w8, #0x3                   	// #3
  4071ec:	cbnz	w8, 4070fc <ferror@plt+0x474c>
  4071f0:	b	40713c <ferror@plt+0x478c>
  4071f4:	mov	w8, #0x3                   	// #3
  4071f8:	cbnz	w8, 4070fc <ferror@plt+0x474c>
  4071fc:	add	x1, sp, #0x100
  407200:	mov	w2, #0xa                   	// #10
  407204:	mov	x0, x25
  407208:	str	xzr, [sp, #256]
  40720c:	str	wzr, [x21]
  407210:	bl	4026f0 <strtol@plt>
  407214:	str	w0, [x19]
  407218:	ldr	w8, [x21]
  40721c:	cbz	w8, 407248 <ferror@plt+0x4898>
  407220:	cmp	w8, #0x0
  407224:	csneg	w24, w28, w8, eq  // eq = none
  407228:	mov	w8, #0x1                   	// #1
  40722c:	b	4070fc <ferror@plt+0x474c>
  407230:	ldr	w8, [x20, #16]
  407234:	ldr	w9, [sp, #288]
  407238:	cmp	w8, w9
  40723c:	csel	w8, wzr, w23, eq  // eq = none
  407240:	cbnz	w8, 4070fc <ferror@plt+0x474c>
  407244:	b	40713c <ferror@plt+0x478c>
  407248:	ldr	x9, [sp, #256]
  40724c:	cmp	x25, x9
  407250:	b.eq	407220 <ferror@plt+0x4870>  // b.none
  407254:	cbz	x9, 407260 <ferror@plt+0x48b0>
  407258:	ldrb	w9, [x9]
  40725c:	cbnz	w9, 407220 <ferror@plt+0x4870>
  407260:	mov	w24, wzr
  407264:	b	407228 <ferror@plt+0x4878>
  407268:	mov	w0, w24
  40726c:	add	sp, sp, #0x2, lsl #12
  407270:	add	sp, sp, #0x110
  407274:	ldp	x20, x19, [sp, #80]
  407278:	ldp	x22, x21, [sp, #64]
  40727c:	ldp	x24, x23, [sp, #48]
  407280:	ldp	x26, x25, [sp, #32]
  407284:	ldp	x28, x27, [sp, #16]
  407288:	ldp	x29, x30, [sp], #96
  40728c:	ret
  407290:	stp	x29, x30, [sp, #-16]!
  407294:	mov	w2, #0x80000               	// #524288
  407298:	mov	x29, sp
  40729c:	bl	4028e0 <openat@plt>
  4072a0:	tbnz	w0, #31, 4072b8 <ferror@plt+0x4908>
  4072a4:	adrp	x1, 407000 <ferror@plt+0x4650>
  4072a8:	add	x1, x1, #0xb15
  4072ac:	bl	402580 <fdopen@plt>
  4072b0:	ldp	x29, x30, [sp], #16
  4072b4:	ret
  4072b8:	mov	x0, xzr
  4072bc:	ldp	x29, x30, [sp], #16
  4072c0:	ret
  4072c4:	stp	x29, x30, [sp, #-64]!
  4072c8:	stp	x20, x19, [sp, #48]
  4072cc:	mov	x19, x1
  4072d0:	mov	w20, w0
  4072d4:	mov	w2, #0x2000                	// #8192
  4072d8:	mov	x0, x1
  4072dc:	mov	w1, wzr
  4072e0:	stp	x24, x23, [sp, #16]
  4072e4:	stp	x22, x21, [sp, #32]
  4072e8:	mov	x29, sp
  4072ec:	mov	w22, #0x2000                	// #8192
  4072f0:	bl	402570 <memset@plt>
  4072f4:	mov	w23, wzr
  4072f8:	mov	x21, xzr
  4072fc:	mov	w24, #0x6                   	// #6
  407300:	mov	w0, w20
  407304:	mov	x1, x19
  407308:	mov	x2, x22
  40730c:	bl	402830 <read@plt>
  407310:	cmp	x0, #0x0
  407314:	b.gt	407348 <ferror@plt+0x4998>
  407318:	tbz	x0, #63, 407360 <ferror@plt+0x49b0>
  40731c:	bl	402910 <__errno_location@plt>
  407320:	ldr	w8, [x0]
  407324:	cmp	w8, #0xb
  407328:	b.eq	407334 <ferror@plt+0x4984>  // b.none
  40732c:	cmp	w8, #0x4
  407330:	b.ne	407360 <ferror@plt+0x49b0>  // b.any
  407334:	subs	w24, w24, #0x1
  407338:	b.eq	407360 <ferror@plt+0x49b0>  // b.none
  40733c:	bl	407380 <ferror@plt+0x49d0>
  407340:	tbz	w23, #0, 407300 <ferror@plt+0x4950>
  407344:	b	407368 <ferror@plt+0x49b8>
  407348:	subs	x22, x22, x0
  40734c:	add	x19, x19, x0
  407350:	add	x21, x0, x21
  407354:	cset	w23, eq  // eq = none
  407358:	cbnz	x22, 4072fc <ferror@plt+0x494c>
  40735c:	b	407368 <ferror@plt+0x49b8>
  407360:	cmp	x21, #0x0
  407364:	csinv	x21, x21, xzr, ne  // ne = any
  407368:	mov	x0, x21
  40736c:	ldp	x20, x19, [sp, #48]
  407370:	ldp	x22, x21, [sp, #32]
  407374:	ldp	x24, x23, [sp, #16]
  407378:	ldp	x29, x30, [sp], #64
  40737c:	ret
  407380:	sub	sp, sp, #0x20
  407384:	mov	w8, #0xb280                	// #45696
  407388:	movk	w8, #0xee6, lsl #16
  40738c:	mov	x0, sp
  407390:	mov	x1, xzr
  407394:	stp	x29, x30, [sp, #16]
  407398:	add	x29, sp, #0x10
  40739c:	stp	xzr, x8, [sp]
  4073a0:	bl	402770 <nanosleep@plt>
  4073a4:	ldp	x29, x30, [sp, #16]
  4073a8:	add	sp, sp, #0x20
  4073ac:	ret
  4073b0:	stp	x29, x30, [sp, #-64]!
  4073b4:	mov	x29, sp
  4073b8:	stp	x19, x20, [sp, #16]
  4073bc:	adrp	x20, 418000 <ferror@plt+0x15650>
  4073c0:	add	x20, x20, #0xdb0
  4073c4:	stp	x21, x22, [sp, #32]
  4073c8:	adrp	x21, 418000 <ferror@plt+0x15650>
  4073cc:	add	x21, x21, #0xda8
  4073d0:	sub	x20, x20, x21
  4073d4:	mov	w22, w0
  4073d8:	stp	x23, x24, [sp, #48]
  4073dc:	mov	x23, x1
  4073e0:	mov	x24, x2
  4073e4:	bl	4022c0 <memcpy@plt-0x40>
  4073e8:	cmp	xzr, x20, asr #3
  4073ec:	b.eq	407418 <ferror@plt+0x4a68>  // b.none
  4073f0:	asr	x20, x20, #3
  4073f4:	mov	x19, #0x0                   	// #0
  4073f8:	ldr	x3, [x21, x19, lsl #3]
  4073fc:	mov	x2, x24
  407400:	add	x19, x19, #0x1
  407404:	mov	x1, x23
  407408:	mov	w0, w22
  40740c:	blr	x3
  407410:	cmp	x20, x19
  407414:	b.ne	4073f8 <ferror@plt+0x4a48>  // b.any
  407418:	ldp	x19, x20, [sp, #16]
  40741c:	ldp	x21, x22, [sp, #32]
  407420:	ldp	x23, x24, [sp, #48]
  407424:	ldp	x29, x30, [sp], #64
  407428:	ret
  40742c:	nop
  407430:	ret
  407434:	nop
  407438:	adrp	x2, 419000 <ferror@plt+0x16650>
  40743c:	mov	x1, #0x0                   	// #0
  407440:	ldr	x2, [x2, #872]
  407444:	b	402450 <__cxa_atexit@plt>
  407448:	mov	x2, x1
  40744c:	mov	w1, w0
  407450:	mov	w0, #0x0                   	// #0
  407454:	b	402860 <__fxstat@plt>
  407458:	mov	x4, x1
  40745c:	mov	x5, x2
  407460:	mov	w1, w0
  407464:	mov	x2, x4
  407468:	mov	w0, #0x0                   	// #0
  40746c:	mov	w4, w3
  407470:	mov	x3, x5
  407474:	b	4029a0 <__fxstatat@plt>

Disassembly of section .fini:

0000000000407478 <.fini>:
  407478:	stp	x29, x30, [sp, #-16]!
  40747c:	mov	x29, sp
  407480:	ldp	x29, x30, [sp], #16
  407484:	ret
