{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 157 04/27/2011 SJ Web Edition " "Info: Version 11.0 Build 157 04/27/2011 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 26 15:53:39 2012 " "Info: Processing started: Sun Feb 26 15:53:39 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PC8001 -c PC8001 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off PC8001 -c PC8001" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning: Parallel compilation is not licensed and has been disabled" {  } {  } 0 0 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ukprom.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file rtl/ukprom.v" { { "Info" "ISGN_ENTITY_NAME" "1 ukprom " "Info: Found entity 1: ukprom" {  } { { "rtl/ukprom.v" "" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/ukprom.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ukp.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file rtl/ukp.v" { { "Info" "ISGN_ENTITY_NAME" "1 ukp " "Info: Found entity 1: ukp" {  } { { "rtl/ukp.v" "" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/ukp.v" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 keymap " "Info: Found entity 2: keymap" {  } { { "rtl/ukp.v" "" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/ukp.v" 212 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/switch.v 0 0 " "Info: Found 0 design units, including 0 entities, in source file rtl/switch.v" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/rtc.v 8 8 " "Info: Found 8 design units, including 8 entities, in source file rtl/rtc.v" { { "Info" "ISGN_ENTITY_NAME" "1 rtc " "Info: Found entity 1: rtc" {  } { { "rtl/rtc.v" "" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/rtc.v" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 count10c " "Info: Found entity 2: count10c" {  } { { "rtl/rtc.v" "" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/rtc.v" 83 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 count101 " "Info: Found entity 3: count101" {  } { { "rtl/rtc.v" "" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/rtc.v" 99 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 count10 " "Info: Found entity 4: count10" {  } { { "rtl/rtc.v" "" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/rtc.v" 115 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 count3c " "Info: Found entity 5: count3c" {  } { { "rtl/rtc.v" "" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/rtc.v" 130 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 count4c " "Info: Found entity 6: count4c" {  } { { "rtl/rtc.v" "" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/rtc.v" 142 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 count6 " "Info: Found entity 7: count6" {  } { { "rtl/rtc.v" "" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/rtc.v" 154 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "8 count121 " "Info: Found entity 8: count121" {  } { { "rtl/rtc.v" "" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/rtc.v" 169 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/pc.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file rtl/pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc8001 " "Info: Found entity 1: pc8001" {  } { { "rtl/pc.v" "" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/pc.v" 51 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/crtc.v 3 3 " "Info: Found 3 design units, including 3 entities, in source file rtl/crtc.v" { { "Info" "ISGN_ENTITY_NAME" "1 crtc " "Info: Found entity 1: crtc" {  } { { "rtl/crtc.v" "" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/crtc.v" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 colordata " "Info: Found entity 2: colordata" {  } { { "rtl/crtc.v" "" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/crtc.v" 288 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 cg " "Info: Found entity 3: cg" {  } { { "rtl/crtc.v" "" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/crtc.v" 319 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/clockgen.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file rtl/clockgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 clockgen " "Info: Found entity 1: clockgen" {  } { { "rtl/clockgen.v" "" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/clockgen.v" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ata_data ATA_DATA boot.v(20) " "Info (10281): Verilog HDL Declaration information at boot.v(20): object \"ata_data\" differs only in case from object \"ATA_DATA\" in the same scope" {  } { { "rtl/boot.v" "" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/boot.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/boot.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file rtl/boot.v" { { "Info" "ISGN_ENTITY_NAME" "1 boot " "Info: Found entity 1: boot" {  } { { "rtl/boot.v" "" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/boot.v" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "logic fz80.v(286) " "Warning (10463): Verilog HDL Declaration warning at fz80.v(286): \"logic\" is SystemVerilog-2005 keyword" {  } { { "rtl/fz80/fz80.v" "" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/fz80/fz80.v" 286 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "s_if2 S_IF2 fz80.v(883) " "Info (10281): Verilog HDL Declaration information at fz80.v(883): object \"s_if2\" differs only in case from object \"S_IF2\" in the same scope" {  } { { "rtl/fz80/fz80.v" "" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/fz80/fz80.v" 883 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "s_imm1 S_IMM1 fz80.v(883) " "Info (10281): Verilog HDL Declaration information at fz80.v(883): object \"s_imm1\" differs only in case from object \"S_IMM1\" in the same scope" {  } { { "rtl/fz80/fz80.v" "" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/fz80/fz80.v" 883 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "s_imm2 S_IMM2 fz80.v(883) " "Info (10281): Verilog HDL Declaration information at fz80.v(883): object \"s_imm2\" differs only in case from object \"S_IMM2\" in the same scope" {  } { { "rtl/fz80/fz80.v" "" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/fz80/fz80.v" 883 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "s_mr1 S_MR1 fz80.v(883) " "Info (10281): Verilog HDL Declaration information at fz80.v(883): object \"s_mr1\" differs only in case from object \"S_MR1\" in the same scope" {  } { { "rtl/fz80/fz80.v" "" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/fz80/fz80.v" 883 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "s_mr2 S_MR2 fz80.v(883) " "Info (10281): Verilog HDL Declaration information at fz80.v(883): object \"s_mr2\" differs only in case from object \"S_MR2\" in the same scope" {  } { { "rtl/fz80/fz80.v" "" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/fz80/fz80.v" 883 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "s_disp S_DISP fz80.v(883) " "Info (10281): Verilog HDL Declaration information at fz80.v(883): object \"s_disp\" differs only in case from object \"S_DISP\" in the same scope" {  } { { "rtl/fz80/fz80.v" "" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/fz80/fz80.v" 883 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "s_in S_IN fz80.v(883) " "Info (10281): Verilog HDL Declaration information at fz80.v(883): object \"s_in\" differs only in case from object \"S_IN\" in the same scope" {  } { { "rtl/fz80/fz80.v" "" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/fz80/fz80.v" 883 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "s_iack S_IACK fz80.v(883) " "Info (10281): Verilog HDL Declaration information at fz80.v(883): object \"s_iack\" differs only in case from object \"S_IACK\" in the same scope" {  } { { "rtl/fz80/fz80.v" "" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/fz80/fz80.v" 883 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "s_mw1 S_MW1 fz80.v(883) " "Info (10281): Verilog HDL Declaration information at fz80.v(883): object \"s_mw1\" differs only in case from object \"S_MW1\" in the same scope" {  } { { "rtl/fz80/fz80.v" "" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/fz80/fz80.v" 883 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "s_mw2 S_MW2 fz80.v(883) " "Info (10281): Verilog HDL Declaration information at fz80.v(883): object \"s_mw2\" differs only in case from object \"S_MW2\" in the same scope" {  } { { "rtl/fz80/fz80.v" "" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/fz80/fz80.v" 883 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "s_out S_OUT fz80.v(883) " "Info (10281): Verilog HDL Declaration information at fz80.v(883): object \"s_out\" differs only in case from object \"S_OUT\" in the same scope" {  } { { "rtl/fz80/fz80.v" "" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/fz80/fz80.v" 883 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/fz80/fz80.v 15 15 " "Info: Found 15 design units, including 15 entities, in source file rtl/fz80/fz80.v" { { "Info" "ISGN_ENTITY_NAME" "1 fz80 " "Info: Found entity 1: fz80" {  } { { "rtl/fz80/fz80.v" "" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/fz80/fz80.v" 12 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 seq " "Info: Found entity 2: seq" {  } { { "rtl/fz80/fz80.v" "" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/fz80/fz80.v" 862 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 asu " "Info: Found entity 3: asu" {  } { { "rtl/fz80/fz80.v" "" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/fz80/fz80.v" 1113 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 alu " "Info: Found entity 4: alu" {  } { { "rtl/fz80/fz80.v" "" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/fz80/fz80.v" 1201 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 reg_a " "Info: Found entity 5: reg_a" {  } { { "rtl/fz80/fz80.v" "" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/fz80/fz80.v" 1287 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 reg_f " "Info: Found entity 6: reg_f" {  } { { "rtl/fz80/fz80.v" "" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/fz80/fz80.v" 1306 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 reg_simple " "Info: Found entity 7: reg_simple" {  } { { "rtl/fz80/fz80.v" "" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/fz80/fz80.v" 1325 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "8 reg_simplec " "Info: Found entity 8: reg_simplec" {  } { { "rtl/fz80/fz80.v" "" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/fz80/fz80.v" 1337 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "9 reg_dual2 " "Info: Found entity 9: reg_dual2" {  } { { "rtl/fz80/fz80.v" "" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/fz80/fz80.v" 1350 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "10 reg_2 " "Info: Found entity 10: reg_2" {  } { { "rtl/fz80/fz80.v" "" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/fz80/fz80.v" 1368 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "11 reg_2s " "Info: Found entity 11: reg_2s" {  } { { "rtl/fz80/fz80.v" "" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/fz80/fz80.v" 1381 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "12 reg_quad3 " "Info: Found entity 12: reg_quad3" {  } { { "rtl/fz80/fz80.v" "" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/fz80/fz80.v" 1395 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "13 reg_pch " "Info: Found entity 13: reg_pch" {  } { { "rtl/fz80/fz80.v" "" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/fz80/fz80.v" 1434 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "14 reg_pcl " "Info: Found entity 14: reg_pcl" {  } { { "rtl/fz80/fz80.v" "" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/fz80/fz80.v" 1455 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "15 reg_r " "Info: Found entity 15: reg_r" {  } { { "rtl/fz80/fz80.v" "" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/fz80/fz80.v" 1488 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ip/aramb4_s8_s8.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file rtl/ip/aramb4_s8_s8.v" { { "Info" "ISGN_ENTITY_NAME" "1 ARAMB4_S8_S8 " "Info: Found entity 1: ARAMB4_S8_S8" {  } { { "rtl/ip/ARAMB4_S8_S8.v" "" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/ip/ARAMB4_S8_S8.v" 37 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ip/aramb4_s4_s8.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file rtl/ip/aramb4_s4_s8.v" { { "Info" "ISGN_ENTITY_NAME" "1 ARAMB4_S4_S8 " "Info: Found entity 1: ARAMB4_S4_S8" {  } { { "rtl/ip/ARAMB4_S4_S8.v" "" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/ip/ARAMB4_S4_S8.v" 37 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ip/aramb4_s4.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file rtl/ip/aramb4_s4.v" { { "Info" "ISGN_ENTITY_NAME" "1 ARAMB4_S4 " "Info: Found entity 1: ARAMB4_S4" {  } { { "rtl/ip/ARAMB4_S4.v" "" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/ip/ARAMB4_S4.v" 37 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/altip/altip_inside_rom.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file rtl/altip/altip_inside_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 altip_inside_rom " "Info: Found entity 1: altip_inside_rom" {  } { { "rtl/altip/altip_inside_rom.v" "" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/altip/altip_inside_rom.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/altip/altip_inside_ram_32kb.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file rtl/altip/altip_inside_ram_32kb.v" { { "Info" "ISGN_ENTITY_NAME" "1 altip_inside_ram_32KB " "Info: Found entity 1: altip_inside_ram_32KB" {  } { { "rtl/altip/altip_inside_ram_32KB.v" "" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/altip/altip_inside_ram_32KB.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cnt_cy rtc.v(21) " "Warning (10236): Verilog HDL Implicit Net warning at rtc.v(21): created implicit net for \"cnt_cy\"" {  } { { "rtl/rtc.v" "" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/rtc.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk pc.v(212) " "Warning (10236): Verilog HDL Implicit Net warning at pc.v(212): created implicit net for \"clk\"" {  } { { "rtl/pc.v" "" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/pc.v" 212 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "m1 pc.v(419) " "Warning (10236): Verilog HDL Implicit Net warning at pc.v(419): created implicit net for \"m1\"" {  } { { "rtl/pc.v" "" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/pc.v" 419 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "full_a clockgen.v(14) " "Warning (10236): Verilog HDL Implicit Net warning at clockgen.v(14): created implicit net for \"full_a\"" {  } { { "rtl/clockgen.v" "" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/clockgen.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "full_b clockgen.v(15) " "Warning (10236): Verilog HDL Implicit Net warning at clockgen.v(15): created implicit net for \"full_b\"" {  } { { "rtl/clockgen.v" "" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/clockgen.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "iff2 fz80.v(662) " "Warning (10236): Verilog HDL Implicit Net warning at fz80.v(662): created implicit net for \"iff2\"" {  } { { "rtl/fz80/fz80.v" "" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/fz80/fz80.v" 662 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "co_pc fz80.v(819) " "Warning (10236): Verilog HDL Implicit Net warning at fz80.v(819): created implicit net for \"co_pc\"" {  } { { "rtl/fz80/fz80.v" "" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/fz80/fz80.v" 819 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "pc8001 " "Info: Elaborating entity \"pc8001\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_i_sw_0 pc.v(194) " "Warning (10036): Verilog HDL or VHDL warning at pc.v(194): object \"w_i_sw_0\" assigned a value but never read" {  } { { "rtl/pc.v" "" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/pc.v" 194 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_i_sw_1 pc.v(197) " "Warning (10036): Verilog HDL or VHDL warning at pc.v(197): object \"w_i_sw_1\" assigned a value but never read" {  } { { "rtl/pc.v" "" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/pc.v" 197 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "porte0h pc.v(290) " "Warning (10036): Verilog HDL or VHDL warning at pc.v(290): object \"porte0h\" assigned a value but never read" {  } { { "rtl/pc.v" "" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/pc.v" 290 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "portefh pc.v(291) " "Warning (10036): Verilog HDL or VHDL warning at pc.v(291): object \"portefh\" assigned a value but never read" {  } { { "rtl/pc.v" "" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/pc.v" 291 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "narrow_wr pc.v(532) " "Warning (10036): Verilog HDL or VHDL warning at pc.v(532): object \"narrow_wr\" assigned a value but never read" {  } { { "rtl/pc.v" "" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/pc.v" 532 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 pc.v(266) " "Warning (10230): Verilog HDL assignment warning at pc.v(266): truncated value with size 32 to match size of target (5)" {  } { { "rtl/pc.v" "" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/pc.v" 266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 pc.v(359) " "Warning (10230): Verilog HDL assignment warning at pc.v(359): truncated value with size 32 to match size of target (6)" {  } { { "rtl/pc.v" "" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/pc.v" 359 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 pc.v(613) " "Warning (10230): Verilog HDL assignment warning at pc.v(613): truncated value with size 32 to match size of target (12)" {  } { { "rtl/pc.v" "" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/pc.v" 613 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "debug pc.v(88) " "Warning (10034): Output port \"debug\" at pc.v(88) has no driver" {  } { { "rtl/pc.v" "" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/pc.v" 88 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fz80 fz80:Z80 " "Info: Elaborating entity \"fz80\" for hierarchy \"fz80:Z80\"" {  } { { "rtl/pc.v" "Z80" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/pc.v" 424 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "fz80.v(82) " "Info (10264): Verilog HDL Case Statement information at fz80.v(82): all case item expressions in this case statement are onehot" {  } { { "rtl/fz80/fz80.v" "" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/fz80/fz80.v" 82 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "fz80.v(154) " "Info (10264): Verilog HDL Case Statement information at fz80.v(154): all case item expressions in this case statement are onehot" {  } { { "rtl/fz80/fz80.v" "" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/fz80/fz80.v" 154 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu fz80:Z80\|alu:alu " "Info: Elaborating entity \"alu\" for hierarchy \"fz80:Z80\|alu:alu\"" {  } { { "rtl/fz80/fz80.v" "alu" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/fz80/fz80.v" 571 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asu fz80:Z80\|asu:asu " "Info: Elaborating entity \"asu\" for hierarchy \"fz80:Z80\|asu:asu\"" {  } { { "rtl/fz80/fz80.v" "asu" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/fz80/fz80.v" 619 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 fz80.v(1122) " "Warning (10230): Verilog HDL assignment warning at fz80.v(1122): truncated value with size 16 to match size of target (8)" {  } { { "rtl/fz80/fz80.v" "" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/fz80/fz80.v" 1122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 fz80.v(1165) " "Warning (10230): Verilog HDL assignment warning at fz80.v(1165): truncated value with size 8 to match size of target (7)" {  } { { "rtl/fz80/fz80.v" "" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/fz80/fz80.v" 1165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 fz80.v(1166) " "Warning (10230): Verilog HDL assignment warning at fz80.v(1166): truncated value with size 8 to match size of target (7)" {  } { { "rtl/fz80/fz80.v" "" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/fz80/fz80.v" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seq fz80:Z80\|seq:seq " "Info: Elaborating entity \"seq\" for hierarchy \"fz80:Z80\|seq:seq\"" {  } { { "rtl/fz80/fz80.v" "seq" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/fz80/fz80.v" 674 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_a fz80:Z80\|reg_a:reg_a " "Info: Elaborating entity \"reg_a\" for hierarchy \"fz80:Z80\|reg_a:reg_a\"" {  } { { "rtl/fz80/fz80.v" "reg_a" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/fz80/fz80.v" 779 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_f fz80:Z80\|reg_f:reg_f " "Info: Elaborating entity \"reg_f\" for hierarchy \"fz80:Z80\|reg_f:reg_f\"" {  } { { "rtl/fz80/fz80.v" "reg_f" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/fz80/fz80.v" 782 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_dual2 fz80:Z80\|reg_dual2:reg_b " "Info: Elaborating entity \"reg_dual2\" for hierarchy \"fz80:Z80\|reg_dual2:reg_b\"" {  } { { "rtl/fz80/fz80.v" "reg_b" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/fz80/fz80.v" 785 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_quad3 fz80:Z80\|reg_quad3:reg_h " "Info: Elaborating entity \"reg_quad3\" for hierarchy \"fz80:Z80\|reg_quad3:reg_h\"" {  } { { "rtl/fz80/fz80.v" "reg_h" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/fz80/fz80.v" 803 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_2s fz80:Z80\|reg_2s:reg_sph " "Info: Elaborating entity \"reg_2s\" for hierarchy \"fz80:Z80\|reg_2s:reg_sph\"" {  } { { "rtl/fz80/fz80.v" "reg_sph" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/fz80/fz80.v" 812 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_pch fz80:Z80\|reg_pch:reg_pch " "Info: Elaborating entity \"reg_pch\" for hierarchy \"fz80:Z80\|reg_pch:reg_pch\"" {  } { { "rtl/fz80/fz80.v" "reg_pch" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/fz80/fz80.v" 822 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_pcl fz80:Z80\|reg_pcl:reg_pcl " "Info: Elaborating entity \"reg_pcl\" for hierarchy \"fz80:Z80\|reg_pcl:reg_pcl\"" {  } { { "rtl/fz80/fz80.v" "reg_pcl" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/fz80/fz80.v" 827 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_2 fz80:Z80\|reg_2:reg_adrh " "Info: Elaborating entity \"reg_2\" for hierarchy \"fz80:Z80\|reg_2:reg_adrh\"" {  } { { "rtl/fz80/fz80.v" "reg_adrh" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/fz80/fz80.v" 831 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_r fz80:Z80\|reg_r:reg_r " "Info: Elaborating entity \"reg_r\" for hierarchy \"fz80:Z80\|reg_r:reg_r\"" {  } { { "rtl/fz80/fz80.v" "reg_r" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/fz80/fz80.v" 841 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_simplec fz80:Z80\|reg_simplec:reg_i " "Info: Elaborating entity \"reg_simplec\" for hierarchy \"fz80:Z80\|reg_simplec:reg_i\"" {  } { { "rtl/fz80/fz80.v" "reg_i" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/fz80/fz80.v" 846 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_simple fz80:Z80\|reg_simple:reg_data " "Info: Elaborating entity \"reg_simple\" for hierarchy \"fz80:Z80\|reg_simple:reg_data\"" {  } { { "rtl/fz80/fz80.v" "reg_data" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/fz80/fz80.v" 850 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altip_inside_rom altip_inside_rom:beeprom " "Info: Elaborating entity \"altip_inside_rom\" for hierarchy \"altip_inside_rom:beeprom\"" {  } { { "rtl/pc.v" "beeprom" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/pc.v" 459 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram altip_inside_rom:beeprom\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"altip_inside_rom:beeprom\|altsyncram:altsyncram_component\"" {  } { { "rtl/altip/altip_inside_rom.v" "altsyncram_component" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/altip/altip_inside_rom.v" 84 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "altip_inside_rom:beeprom\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"altip_inside_rom:beeprom\|altsyncram:altsyncram_component\"" {  } { { "rtl/altip/altip_inside_rom.v" "" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/altip/altip_inside_rom.v" 84 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altip_inside_rom:beeprom\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"altip_inside_rom:beeprom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Info: Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file main.hex " "Info: Parameter \"init_file\" = \"main.hex\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone " "Info: Parameter \"intended_device_family\" = \"Cyclone\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Info: Parameter \"numwords_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Info: Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Info: Parameter \"widthad_a\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Info: Parameter \"width_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "rtl/altip/altip_inside_rom.v" "" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/altip/altip_inside_rom.v" 84 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lj31.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_lj31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lj31 " "Info: Found entity 1: altsyncram_lj31" {  } { { "db/altsyncram_lj31.tdf" "" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/db/altsyncram_lj31.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lj31 altip_inside_rom:beeprom\|altsyncram:altsyncram_component\|altsyncram_lj31:auto_generated " "Info: Elaborating entity \"altsyncram_lj31\" for hierarchy \"altip_inside_rom:beeprom\|altsyncram:altsyncram_component\|altsyncram_lj31:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altip_inside_ram_32KB altip_inside_ram_32KB:inside_ram " "Info: Elaborating entity \"altip_inside_ram_32KB\" for hierarchy \"altip_inside_ram_32KB:inside_ram\"" {  } { { "rtl/pc.v" "inside_ram" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/pc.v" 475 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram altip_inside_ram_32KB:inside_ram\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"altip_inside_ram_32KB:inside_ram\|altsyncram:altsyncram_component\"" {  } { { "rtl/altip/altip_inside_ram_32KB.v" "altsyncram_component" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/altip/altip_inside_ram_32KB.v" 88 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "altip_inside_ram_32KB:inside_ram\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"altip_inside_ram_32KB:inside_ram\|altsyncram:altsyncram_component\"" {  } { { "rtl/altip/altip_inside_ram_32KB.v" "" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/altip/altip_inside_ram_32KB.v" 88 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altip_inside_ram_32KB:inside_ram\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"altip_inside_ram_32KB:inside_ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Info: Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Info: Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone " "Info: Parameter \"intended_device_family\" = \"Cyclone\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Info: Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Info: Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Info: Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Info: Parameter \"widthad_a\" = \"15\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Info: Parameter \"width_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Info: Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "rtl/altip/altip_inside_ram_32KB.v" "" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/altip/altip_inside_ram_32KB.v" 88 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_16b1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_16b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_16b1 " "Info: Found entity 1: altsyncram_16b1" {  } { { "db/altsyncram_16b1.tdf" "" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/db/altsyncram_16b1.tdf" 31 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_16b1 altip_inside_ram_32KB:inside_ram\|altsyncram:altsyncram_component\|altsyncram_16b1:auto_generated " "Info: Elaborating entity \"altsyncram_16b1\" for hierarchy \"altip_inside_ram_32KB:inside_ram\|altsyncram:altsyncram_component\|altsyncram_16b1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_nga.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_nga.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_nga " "Info: Found entity 1: decode_nga" {  } { { "db/decode_nga.tdf" "" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/db/decode_nga.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_nga altip_inside_ram_32KB:inside_ram\|altsyncram:altsyncram_component\|altsyncram_16b1:auto_generated\|decode_nga:decode3 " "Info: Elaborating entity \"decode_nga\" for hierarchy \"altip_inside_ram_32KB:inside_ram\|altsyncram:altsyncram_component\|altsyncram_16b1:auto_generated\|decode_nga:decode3\"" {  } { { "db/altsyncram_16b1.tdf" "decode3" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/db/altsyncram_16b1.tdf" 43 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_7bb.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_7bb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_7bb " "Info: Found entity 1: mux_7bb" {  } { { "db/mux_7bb.tdf" "" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/db/mux_7bb.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_7bb altip_inside_ram_32KB:inside_ram\|altsyncram:altsyncram_component\|altsyncram_16b1:auto_generated\|mux_7bb:mux2 " "Info: Elaborating entity \"mux_7bb\" for hierarchy \"altip_inside_ram_32KB:inside_ram\|altsyncram:altsyncram_component\|altsyncram_16b1:auto_generated\|mux_7bb:mux2\"" {  } { { "db/altsyncram_16b1.tdf" "mux2" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/db/altsyncram_16b1.tdf" 44 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crtc crtc:crtc " "Info: Elaborating entity \"crtc\" for hierarchy \"crtc:crtc\"" {  } { { "rtl/pc.v" "crtc" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/pc.v" 524 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 crtc.v(93) " "Warning (10230): Verilog HDL assignment warning at crtc.v(93): truncated value with size 32 to match size of target (3)" {  } { { "rtl/crtc.v" "" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/crtc.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 crtc.v(103) " "Warning (10230): Verilog HDL assignment warning at crtc.v(103): truncated value with size 32 to match size of target (7)" {  } { { "rtl/crtc.v" "" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/crtc.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 crtc.v(107) " "Warning (10230): Verilog HDL assignment warning at crtc.v(107): truncated value with size 32 to match size of target (4)" {  } { { "rtl/crtc.v" "" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/crtc.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 crtc.v(108) " "Warning (10230): Verilog HDL assignment warning at crtc.v(108): truncated value with size 32 to match size of target (9)" {  } { { "rtl/crtc.v" "" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/crtc.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 crtc.v(111) " "Warning (10230): Verilog HDL assignment warning at crtc.v(111): truncated value with size 32 to match size of target (10)" {  } { { "rtl/crtc.v" "" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/crtc.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 crtc.v(128) " "Warning (10230): Verilog HDL assignment warning at crtc.v(128): truncated value with size 32 to match size of target (12)" {  } { { "rtl/crtc.v" "" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/crtc.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 crtc.v(129) " "Warning (10230): Verilog HDL assignment warning at crtc.v(129): truncated value with size 32 to match size of target (7)" {  } { { "rtl/crtc.v" "" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/crtc.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 crtc.v(142) " "Warning (10230): Verilog HDL assignment warning at crtc.v(142): truncated value with size 32 to match size of target (7)" {  } { { "rtl/crtc.v" "" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/crtc.v" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 crtc.v(143) " "Warning (10230): Verilog HDL assignment warning at crtc.v(143): truncated value with size 32 to match size of target (7)" {  } { { "rtl/crtc.v" "" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/crtc.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 crtc.v(157) " "Warning (10230): Verilog HDL assignment warning at crtc.v(157): truncated value with size 32 to match size of target (6)" {  } { { "rtl/crtc.v" "" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/crtc.v" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 crtc.v(170) " "Warning (10230): Verilog HDL assignment warning at crtc.v(170): truncated value with size 32 to match size of target (5)" {  } { { "rtl/crtc.v" "" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/crtc.v" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "colordata crtc:crtc\|colordata:colordata " "Info: Elaborating entity \"colordata\" for hierarchy \"crtc:crtc\|colordata:colordata\"" {  } { { "rtl/crtc.v" "colordata" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/crtc.v" 193 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ARAMB4_S8_S8 crtc:crtc\|ARAMB4_S8_S8:rowbuf " "Info: Elaborating entity \"ARAMB4_S8_S8\" for hierarchy \"crtc:crtc\|ARAMB4_S8_S8:rowbuf\"" {  } { { "rtl/crtc.v" "rowbuf" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/crtc.v" 238 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram crtc:crtc\|ARAMB4_S8_S8:rowbuf\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"crtc:crtc\|ARAMB4_S8_S8:rowbuf\|altsyncram:altsyncram_component\"" {  } { { "rtl/ip/ARAMB4_S8_S8.v" "altsyncram_component" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/ip/ARAMB4_S8_S8.v" 87 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "crtc:crtc\|ARAMB4_S8_S8:rowbuf\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"crtc:crtc\|ARAMB4_S8_S8:rowbuf\|altsyncram:altsyncram_component\"" {  } { { "rtl/ip/ARAMB4_S8_S8.v" "" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/ip/ARAMB4_S8_S8.v" 87 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "crtc:crtc\|ARAMB4_S8_S8:rowbuf\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"crtc:crtc\|ARAMB4_S8_S8:rowbuf\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Info: Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Info: Parameter \"width_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Info: Parameter \"widthad_a\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Info: Parameter \"numwords_a\" = \"512\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Info: Parameter \"width_b\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Info: Parameter \"widthad_b\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Info: Parameter \"numwords_b\" = \"512\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Info: Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a CLEAR0 " "Info: Parameter \"indata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a CLEAR0 " "Info: Parameter \"wrcontrol_aclr_a\" = \"CLEAR0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a CLEAR0 " "Info: Parameter \"address_aclr_a\" = \"CLEAR0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Info: Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Info: Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Info: Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b CLEAR1 " "Info: Parameter \"indata_aclr_b\" = \"CLEAR1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b CLEAR1 " "Info: Parameter \"wrcontrol_aclr_b\" = \"CLEAR1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b CLEAR1 " "Info: Parameter \"address_aclr_b\" = \"CLEAR1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info: Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Info: Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix " "Info: Parameter \"intended_device_family\" = \"Stratix\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "rtl/ip/ARAMB4_S8_S8.v" "" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/ip/ARAMB4_S8_S8.v" 87 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hh52.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_hh52.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hh52 " "Info: Found entity 1: altsyncram_hh52" {  } { { "db/altsyncram_hh52.tdf" "" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/db/altsyncram_hh52.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hh52 crtc:crtc\|ARAMB4_S8_S8:rowbuf\|altsyncram:altsyncram_component\|altsyncram_hh52:auto_generated " "Info: Elaborating entity \"altsyncram_hh52\" for hierarchy \"crtc:crtc\|ARAMB4_S8_S8:rowbuf\|altsyncram:altsyncram_component\|altsyncram_hh52:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cg crtc:crtc\|cg:cg " "Info: Elaborating entity \"cg\" for hierarchy \"crtc:crtc\|cg:cg\"" {  } { { "rtl/crtc.v" "cg" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/crtc.v" 245 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ukp ukp:ukp " "Info: Elaborating entity \"ukp\" for hierarchy \"ukp:ukp\"" {  } { { "rtl/pc.v" "ukp" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/pc.v" 586 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ukp.v(92) " "Warning (10230): Verilog HDL assignment warning at ukp.v(92): truncated value with size 32 to match size of target (8)" {  } { { "rtl/ukp.v" "" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/ukp.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ukp.v(108) " "Warning (10230): Verilog HDL assignment warning at ukp.v(108): truncated value with size 32 to match size of target (10)" {  } { { "rtl/ukp.v" "" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/ukp.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 ukp.v(118) " "Warning (10230): Verilog HDL assignment warning at ukp.v(118): truncated value with size 32 to match size of target (3)" {  } { { "rtl/ukp.v" "" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/ukp.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ukp.v(124) " "Warning (10230): Verilog HDL assignment warning at ukp.v(124): truncated value with size 32 to match size of target (6)" {  } { { "rtl/ukp.v" "" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/ukp.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 ukp.v(126) " "Warning (10230): Verilog HDL assignment warning at ukp.v(126): truncated value with size 32 to match size of target (14)" {  } { { "rtl/ukp.v" "" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/ukp.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clockgen ukp:ukp\|clockgen:clockgen " "Info: Elaborating entity \"clockgen\" for hierarchy \"ukp:ukp\|clockgen:clockgen\"" {  } { { "rtl/ukp.v" "clockgen" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/ukp.v" 65 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 clockgen.v(17) " "Warning (10230): Verilog HDL assignment warning at clockgen.v(17): truncated value with size 32 to match size of target (5)" {  } { { "rtl/clockgen.v" "" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/clockgen.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 clockgen.v(21) " "Warning (10230): Verilog HDL assignment warning at clockgen.v(21): truncated value with size 32 to match size of target (6)" {  } { { "rtl/clockgen.v" "" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/clockgen.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 clockgen.v(25) " "Warning (10230): Verilog HDL assignment warning at clockgen.v(25): truncated value with size 32 to match size of target (2)" {  } { { "rtl/clockgen.v" "" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/clockgen.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ukprom ukp:ukp\|ukprom:ukprom " "Info: Elaborating entity \"ukprom\" for hierarchy \"ukp:ukp\|ukprom:ukprom\"" {  } { { "rtl/ukp.v" "ukprom" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/ukp.v" 66 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keymap ukp:ukp\|keymap:keymap " "Info: Elaborating entity \"keymap\" for hierarchy \"ukp:ukp\|keymap:keymap\"" {  } { { "rtl/ukp.v" "keymap" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/ukp.v" 154 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ARAMB4_S4_S8 ukp:ukp\|ARAMB4_S4_S8:keyboard " "Info: Elaborating entity \"ARAMB4_S4_S8\" for hierarchy \"ukp:ukp\|ARAMB4_S4_S8:keyboard\"" {  } { { "rtl/ukp.v" "keyboard" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/ukp.v" 206 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ukp:ukp\|ARAMB4_S4_S8:keyboard\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"ukp:ukp\|ARAMB4_S4_S8:keyboard\|altsyncram:altsyncram_component\"" {  } { { "rtl/ip/ARAMB4_S4_S8.v" "altsyncram_component" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/ip/ARAMB4_S4_S8.v" 87 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ukp:ukp\|ARAMB4_S4_S8:keyboard\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"ukp:ukp\|ARAMB4_S4_S8:keyboard\|altsyncram:altsyncram_component\"" {  } { { "rtl/ip/ARAMB4_S4_S8.v" "" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/ip/ARAMB4_S4_S8.v" 87 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ukp:ukp\|ARAMB4_S4_S8:keyboard\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"ukp:ukp\|ARAMB4_S4_S8:keyboard\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Info: Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 4 " "Info: Parameter \"width_a\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Info: Parameter \"widthad_a\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Info: Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Info: Parameter \"width_b\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Info: Parameter \"widthad_b\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Info: Parameter \"numwords_b\" = \"512\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Info: Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a CLEAR0 " "Info: Parameter \"indata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a CLEAR0 " "Info: Parameter \"wrcontrol_aclr_a\" = \"CLEAR0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a CLEAR0 " "Info: Parameter \"address_aclr_a\" = \"CLEAR0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Info: Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Info: Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Info: Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b CLEAR1 " "Info: Parameter \"indata_aclr_b\" = \"CLEAR1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b CLEAR1 " "Info: Parameter \"wrcontrol_aclr_b\" = \"CLEAR1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b CLEAR1 " "Info: Parameter \"address_aclr_b\" = \"CLEAR1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info: Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Info: Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix " "Info: Parameter \"intended_device_family\" = \"Stratix\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "rtl/ip/ARAMB4_S4_S8.v" "" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/ip/ARAMB4_S4_S8.v" 87 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4k52.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_4k52.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4k52 " "Info: Found entity 1: altsyncram_4k52" {  } { { "db/altsyncram_4k52.tdf" "" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/db/altsyncram_4k52.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4k52 ukp:ukp\|ARAMB4_S4_S8:keyboard\|altsyncram:altsyncram_component\|altsyncram_4k52:auto_generated " "Info: Elaborating entity \"altsyncram_4k52\" for hierarchy \"ukp:ukp\|ARAMB4_S4_S8:keyboard\|altsyncram:altsyncram_component\|altsyncram_4k52:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rtc rtc:rtc " "Info: Elaborating entity \"rtc\" for hierarchy \"rtc:rtc\"" {  } { { "rtl/pc.v" "rtc" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/pc.v" 601 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 rtc.v(56) " "Warning (10230): Verilog HDL assignment warning at rtc.v(56): truncated value with size 32 to match size of target (24)" {  } { { "rtl/rtc.v" "" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/rtc.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count10 rtc:rtc\|count10:c_second0 " "Info: Elaborating entity \"count10\" for hierarchy \"rtc:rtc\|count10:c_second0\"" {  } { { "rtl/rtc.v" "c_second0" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/rtc.v" 24 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 rtc.v(125) " "Warning (10230): Verilog HDL assignment warning at rtc.v(125): truncated value with size 32 to match size of target (4)" {  } { { "rtl/rtc.v" "" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/rtc.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count6 rtc:rtc\|count6:c_second1 " "Info: Elaborating entity \"count6\" for hierarchy \"rtc:rtc\|count6:c_second1\"" {  } { { "rtl/rtc.v" "c_second1" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/rtc.v" 27 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 rtc.v(164) " "Warning (10230): Verilog HDL assignment warning at rtc.v(164): truncated value with size 32 to match size of target (3)" {  } { { "rtl/rtc.v" "" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/rtc.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count10c rtc:rtc\|count10c:c_hour0 " "Info: Elaborating entity \"count10c\" for hierarchy \"rtc:rtc\|count10c:c_hour0\"" {  } { { "rtl/rtc.v" "c_hour0" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/rtc.v" 37 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 rtc.v(94) " "Warning (10230): Verilog HDL assignment warning at rtc.v(94): truncated value with size 32 to match size of target (4)" {  } { { "rtl/rtc.v" "" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/rtc.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count3c rtc:rtc\|count3c:c_hour1 " "Info: Elaborating entity \"count3c\" for hierarchy \"rtc:rtc\|count3c:c_hour1\"" {  } { { "rtl/rtc.v" "c_hour1" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/rtc.v" 41 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 rtc.v(138) " "Warning (10230): Verilog HDL assignment warning at rtc.v(138): truncated value with size 32 to match size of target (2)" {  } { { "rtl/rtc.v" "" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/rtc.v" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count101 rtc:rtc\|count101:c_day0 " "Info: Elaborating entity \"count101\" for hierarchy \"rtc:rtc\|count101:c_day0\"" {  } { { "rtl/rtc.v" "c_day0" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/rtc.v" 45 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 rtc.v(110) " "Warning (10230): Verilog HDL assignment warning at rtc.v(110): truncated value with size 32 to match size of target (4)" {  } { { "rtl/rtc.v" "" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/rtc.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count4c rtc:rtc\|count4c:c_day1 " "Info: Elaborating entity \"count4c\" for hierarchy \"rtc:rtc\|count4c:c_day1\"" {  } { { "rtl/rtc.v" "c_day1" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/rtc.v" 49 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 rtc.v(150) " "Warning (10230): Verilog HDL assignment warning at rtc.v(150): truncated value with size 32 to match size of target (2)" {  } { { "rtl/rtc.v" "" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/rtc.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count121 rtc:rtc\|count121:c_month " "Info: Elaborating entity \"count121\" for hierarchy \"rtc:rtc\|count121:c_month\"" {  } { { "rtl/rtc.v" "c_month" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/rtc.v" 52 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 rtc.v(178) " "Warning (10230): Verilog HDL assignment warning at rtc.v(178): truncated value with size 32 to match size of target (4)" {  } { { "rtl/rtc.v" "" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/rtc.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Info: Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "crtc:crtc\|cg:cg\|Ram0_rtl_0 " "Info: Inferred altsyncram megafunction from the following design logic: \"crtc:crtc\|cg:cg\|Ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Info: Parameter OPERATION_MODE set to ROM" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Info: Parameter WIDTH_A set to 8" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Info: Parameter WIDTHAD_A set to 11" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Info: Parameter NUMWORDS_A set to 2048" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Info: Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Info: Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Info: Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Info: Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Info: Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/PC8001.rom0_cg_cbc.hdl.mif " "Info: Parameter INIT_FILE set to db/PC8001.rom0_cg_cbc.hdl.mif" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 -1} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "ukp:ukp\|ukprom:ukprom\|WideOr7_rtl_0 " "Info: Inferred altsyncram megafunction from the following design logic: \"ukp:ukp\|ukprom:ukprom\|WideOr7_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Info: Parameter OPERATION_MODE set to ROM" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Info: Parameter WIDTH_A set to 4" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Info: Parameter WIDTHAD_A set to 10" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Info: Parameter NUMWORDS_A set to 1024" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Info: Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Info: Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE PC8001.pc80010.rtl.mif " "Info: Parameter INIT_FILE set to PC8001.pc80010.rtl.mif" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "crtc:crtc\|cg:cg\|altsyncram:Ram0_rtl_0 " "Info: Elaborated megafunction instantiation \"crtc:crtc\|cg:cg\|altsyncram:Ram0_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "crtc:crtc\|cg:cg\|altsyncram:Ram0_rtl_0 " "Info: Instantiated megafunction \"crtc:crtc\|cg:cg\|altsyncram:Ram0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Info: Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Info: Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Info: Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Info: Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Info: Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Info: Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Info: Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Info: Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Info: Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/PC8001.rom0_cg_cbc.hdl.mif " "Info: Parameter \"INIT_FILE\" = \"db/PC8001.rom0_cg_cbc.hdl.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ph51.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_ph51.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ph51 " "Info: Found entity 1: altsyncram_ph51" {  } { { "db/altsyncram_ph51.tdf" "" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/db/altsyncram_ph51.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ukp:ukp\|ukprom:ukprom\|altsyncram:WideOr7_rtl_0 " "Info: Elaborated megafunction instantiation \"ukp:ukp\|ukprom:ukprom\|altsyncram:WideOr7_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ukp:ukp\|ukprom:ukprom\|altsyncram:WideOr7_rtl_0 " "Info: Instantiated megafunction \"ukp:ukp\|ukprom:ukprom\|altsyncram:WideOr7_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Info: Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Info: Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Info: Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Info: Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Info: Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Info: Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE PC8001.pc80010.rtl.mif " "Info: Parameter \"INIT_FILE\" = \"PC8001.pc80010.rtl.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qku.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_qku.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qku " "Info: Found entity 1: altsyncram_qku" {  } { { "db/altsyncram_qku.tdf" "" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/db/altsyncram_qku.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "Warning: 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "w_io_data\[7\] altip_inside_ram_32KB:inside_ram\|altsyncram:altsyncram_component\|altsyncram_16b1:auto_generated\|ram_block1a7 " "Warning: Converted the fan-out from the tri-state buffer \"w_io_data\[7\]\" to the node \"altip_inside_ram_32KB:inside_ram\|altsyncram:altsyncram_component\|altsyncram_16b1:auto_generated\|ram_block1a7\" into an OR gate" {  } { { "rtl/pc.v" "" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/pc.v" 132 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "w_io_data\[6\] altip_inside_ram_32KB:inside_ram\|altsyncram:altsyncram_component\|altsyncram_16b1:auto_generated\|ram_block1a6 " "Warning: Converted the fan-out from the tri-state buffer \"w_io_data\[6\]\" to the node \"altip_inside_ram_32KB:inside_ram\|altsyncram:altsyncram_component\|altsyncram_16b1:auto_generated\|ram_block1a6\" into an OR gate" {  } { { "rtl/pc.v" "" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/pc.v" 132 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "w_io_data\[5\] altip_inside_ram_32KB:inside_ram\|altsyncram:altsyncram_component\|altsyncram_16b1:auto_generated\|ram_block1a5 " "Warning: Converted the fan-out from the tri-state buffer \"w_io_data\[5\]\" to the node \"altip_inside_ram_32KB:inside_ram\|altsyncram:altsyncram_component\|altsyncram_16b1:auto_generated\|ram_block1a5\" into an OR gate" {  } { { "rtl/pc.v" "" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/pc.v" 132 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "w_io_data\[4\] altip_inside_ram_32KB:inside_ram\|altsyncram:altsyncram_component\|altsyncram_16b1:auto_generated\|ram_block1a4 " "Warning: Converted the fan-out from the tri-state buffer \"w_io_data\[4\]\" to the node \"altip_inside_ram_32KB:inside_ram\|altsyncram:altsyncram_component\|altsyncram_16b1:auto_generated\|ram_block1a4\" into an OR gate" {  } { { "rtl/pc.v" "" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/pc.v" 132 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "w_io_data\[3\] altip_inside_ram_32KB:inside_ram\|altsyncram:altsyncram_component\|altsyncram_16b1:auto_generated\|ram_block1a3 " "Warning: Converted the fan-out from the tri-state buffer \"w_io_data\[3\]\" to the node \"altip_inside_ram_32KB:inside_ram\|altsyncram:altsyncram_component\|altsyncram_16b1:auto_generated\|ram_block1a3\" into an OR gate" {  } { { "rtl/pc.v" "" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/pc.v" 132 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "w_io_data\[2\] altip_inside_ram_32KB:inside_ram\|altsyncram:altsyncram_component\|altsyncram_16b1:auto_generated\|ram_block1a2 " "Warning: Converted the fan-out from the tri-state buffer \"w_io_data\[2\]\" to the node \"altip_inside_ram_32KB:inside_ram\|altsyncram:altsyncram_component\|altsyncram_16b1:auto_generated\|ram_block1a2\" into an OR gate" {  } { { "rtl/pc.v" "" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/pc.v" 132 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "w_io_data\[1\] altip_inside_ram_32KB:inside_ram\|altsyncram:altsyncram_component\|altsyncram_16b1:auto_generated\|ram_block1a1 " "Warning: Converted the fan-out from the tri-state buffer \"w_io_data\[1\]\" to the node \"altip_inside_ram_32KB:inside_ram\|altsyncram:altsyncram_component\|altsyncram_16b1:auto_generated\|ram_block1a1\" into an OR gate" {  } { { "rtl/pc.v" "" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/pc.v" 132 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "w_io_data\[0\] altip_inside_ram_32KB:inside_ram\|altsyncram:altsyncram_component\|altsyncram_16b1:auto_generated\|ram_block1a0 " "Warning: Converted the fan-out from the tri-state buffer \"w_io_data\[0\]\" to the node \"altip_inside_ram_32KB:inside_ram\|altsyncram:altsyncram_component\|altsyncram_16b1:auto_generated\|ram_block1a0\" into an OR gate" {  } { { "rtl/pc.v" "" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/pc.v" 132 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "debug\[0\] GND " "Warning (13410): Pin \"debug\[0\]\" is stuck at GND" {  } { { "rtl/pc.v" "" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/pc.v" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "debug\[1\] GND " "Warning (13410): Pin \"debug\[1\]\" is stuck at GND" {  } { { "rtl/pc.v" "" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/pc.v" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "debug\[2\] GND " "Warning (13410): Pin \"debug\[2\]\" is stuck at GND" {  } { { "rtl/pc.v" "" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/pc.v" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "debug\[3\] GND " "Warning (13410): Pin \"debug\[3\]\" is stuck at GND" {  } { { "rtl/pc.v" "" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/pc.v" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "debug\[4\] GND " "Warning (13410): Pin \"debug\[4\]\" is stuck at GND" {  } { { "rtl/pc.v" "" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/pc.v" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "debug\[5\] GND " "Warning (13410): Pin \"debug\[5\]\" is stuck at GND" {  } { { "rtl/pc.v" "" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/pc.v" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "debug\[6\] GND " "Warning (13410): Pin \"debug\[6\]\" is stuck at GND" {  } { { "rtl/pc.v" "" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/pc.v" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "debug\[7\] GND " "Warning (13410): Pin \"debug\[7\]\" is stuck at GND" {  } { { "rtl/pc.v" "" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/pc.v" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "7 7 " "Info: 7 registers lost all their fanouts during netlist optimizations. The first 7 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fz80:Z80\|seq:seq\|iff1 " "Info: Register \"fz80:Z80\|seq:seq\|iff1\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fz80:Z80\|seq:seq\|intmode\[0\] " "Info: Register \"fz80:Z80\|seq:seq\|intmode\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "fz80:Z80\|seq:seq\|intmode\[1\] " "Info: Register \"fz80:Z80\|seq:seq\|intmode\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ukp:ukp\|state~5 " "Info: Register \"ukp:ukp\|state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ukp:ukp\|state~6 " "Info: Register \"ukp:ukp\|state~6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "crtc:crtc\|state~5 " "Info: Register \"crtc:crtc\|state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "crtc:crtc\|state~6 " "Info: Register \"crtc:crtc\|state~6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "ukp:ukp\|ARAMB4_S4_S8:keyboard\|altsyncram:altsyncram_component\|altsyncram_4k52:auto_generated\|ALTSYNCRAM 4 " "Info: Removed 4 MSB VCC or GND address nodes from RAM block \"ukp:ukp\|ARAMB4_S4_S8:keyboard\|altsyncram:altsyncram_component\|altsyncram_4k52:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_4k52.tdf" "" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/db/altsyncram_4k52.tdf" 40 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "rtl/ip/ARAMB4_S4_S8.v" "" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/ip/ARAMB4_S4_S8.v" 87 0 0 } } { "rtl/ukp.v" "" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/ukp.v" 206 0 0 } } { "rtl/pc.v" "" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/pc.v" 586 0 0 } }  } 0 0 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "crtc:crtc\|ARAMB4_S8_S8:rowbuf\|altsyncram:altsyncram_component\|altsyncram_hh52:auto_generated\|ALTSYNCRAM 2 " "Info: Removed 2 MSB VCC or GND address nodes from RAM block \"crtc:crtc\|ARAMB4_S8_S8:rowbuf\|altsyncram:altsyncram_component\|altsyncram_hh52:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_hh52.tdf" "" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/db/altsyncram_hh52.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "rtl/ip/ARAMB4_S8_S8.v" "" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/ip/ARAMB4_S8_S8.v" 87 0 0 } } { "rtl/crtc.v" "" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/crtc.v" 238 0 0 } } { "rtl/pc.v" "" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/pc.v" 524 0 0 } }  } 0 0 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/PC8001.map.smsg " "Info: Generated suppressed messages file D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/PC8001.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Warning: Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I_SW_0 " "Warning (15610): No output dependent on input pin \"I_SW_0\"" {  } { { "rtl/pc.v" "" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/pc.v" 95 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "I_SW_1 " "Warning (15610): No output dependent on input pin \"I_SW_1\"" {  } { { "rtl/pc.v" "" { Text "D:/home/inouema/work/PC-8001/development/pc-8001on1chipmsx/rtl/pc.v" 96 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2443 " "Info: Implemented 2443 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Info: Implemented 6 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "41 " "Info: Implemented 41 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "10 " "Info: Implemented 10 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "2290 " "Info: Implemented 2290 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "96 " "Info: Implemented 96 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 70 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 70 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "292 " "Info: Peak virtual memory: 292 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 26 15:53:53 2012 " "Info: Processing ended: Sun Feb 26 15:53:53 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Info: Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Info: Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
