Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto da3d03f5e68042a990a88e14bb2a24a2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot pic_test_behav xil_defaultlib.pic_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 13 differs from formal bit length 11 for port 'ADDRESS' [C:/Users/Admin/repozytorium/project_m2/project_m2.srcs/sim_1/imports/Verilog Hajduk/pic_test.v:77]
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 13 for port 'ADDRESS' [C:/Users/Admin/repozytorium/project_m2/project_m2.srcs/sim_1/imports/Verilog Hajduk/pic_test.v:83]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/Admin/repozytorium/project_m2/project_m2.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debouncer
Compiling module xil_defaultlib.SERIAL_CLOCK(K=2416,N=16)
Compiling module xil_defaultlib.SERIAL_RX
Compiling module xil_defaultlib.SERIAL_RX_FIFO_default
Compiling module xil_defaultlib.SERIAL_TX
Compiling module xil_defaultlib.SERIAL_TX_FIFO_default
Compiling module xil_defaultlib.TIMER
Compiling module xil_defaultlib.OW_READ
Compiling module xil_defaultlib.OW_WRITE
Compiling module xil_defaultlib.OW_RESET
Compiling module xil_defaultlib.DS18B20
Compiling module xil_defaultlib.bin2bcd(NO_BITS_IN=8,NO_BCD_DIGI...
Compiling module xil_defaultlib.lcd_putchar_8
Compiling module xil_defaultlib.INTELHEX_DOWNLOADER(K=2416,N=16)
Compiling module xil_defaultlib.PIC16_8ZH
Compiling module xil_defaultlib.pic_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot pic_test_behav
