Warning: There are infeasible paths detected in your design that were ignored during optimization. Please run 'report_timing -attributes' and/or 'create_qor_snapshot/query_qor_snapshot -infeasible_paths' to identify these paths.  (OPT-1721)
 
****************************************
Report : qor
Design : img2_jtag_tap_wrap
Scenario(s): norm.tt0p8v85c.typical_CCworst norm.ffgnp0p88vm40c.rcbest_CCbest norm.ssgnp0p72v125c.rcworst_CCworst
Version: P-2019.03-SP4
Date   : Wed Nov 13 19:45:45 2024
****************************************


  Scenario 'norm.tt0p8v85c.typical_CCworst'
  Timing Path Group 'FEEDTHROUGH'
  -----------------------------------
  Levels of Logic:              6.000
  Critical Path Length:         0.318
  Critical Path Slack:         -0.388
  Critical Path Clk Period:     1.000
  Total Negative Slack:        -1.118
  No. of Violating Paths:       3.000
  Worst Hold Violation:         0.000
  Total Hold Violation:         0.000
  No. of Hold Violations:       0.000
  -----------------------------------

  Scenario 'norm.tt0p8v85c.typical_CCworst'
  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:              4.000
  Critical Path Length:         0.042
  Critical Path Slack:         -0.119
  Critical Path Clk Period:     1.000
  Total Negative Slack:        -0.119
  No. of Violating Paths:       1.000
  Worst Hold Violation:         0.000
  Total Hold Violation:         0.000
  No. of Hold Violations:       0.000
  -----------------------------------

  Scenario 'norm.tt0p8v85c.typical_CCworst'
  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:              2.000
  Critical Path Length:         0.329
  Critical Path Slack:         -0.399
  Critical Path Clk Period:     1.000
  Total Negative Slack:        -0.792
  No. of Violating Paths:       2.000
  Worst Hold Violation:         0.000
  Total Hold Violation:         0.000
  No. of Hold Violations:       0.000
  -----------------------------------

  Scenario 'norm.tt0p8v85c.typical_CCworst'
  Timing Path Group 'clock'
  -----------------------------------
  Levels of Logic:              9.000
  Critical Path Length:         0.239
  Critical Path Slack:          0.184
  Critical Path Clk Period:     1.000
  Total Negative Slack:         0.000
  No. of Violating Paths:       0.000
  Worst Hold Violation:        -0.008
  Total Hold Violation:        -0.022
  No. of Hold Violations:       3.000
  -----------------------------------


  Scenario 'norm.ffgnp0p88vm40c.rcbest_CCbest'
  Timing Path Group 'FEEDTHROUGH'
  -----------------------------------
  Levels of Logic:              6.000
  Critical Path Length:         0.231
  Critical Path Slack:         -0.241
  Critical Path Clk Period:     1.000
  Total Negative Slack:        -0.688
  No. of Violating Paths:       3.000
  Worst Hold Violation:         0.000
  Total Hold Violation:         0.000
  No. of Hold Violations:       0.000
  -----------------------------------

  Scenario 'norm.ffgnp0p88vm40c.rcbest_CCbest'
  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:              4.000
  Critical Path Length:         0.031
  Critical Path Slack:         -0.043
  Critical Path Clk Period:     1.000
  Total Negative Slack:        -0.043
  No. of Violating Paths:       1.000
  Worst Hold Violation:         0.000
  Total Hold Violation:         0.000
  No. of Hold Violations:       0.000
  -----------------------------------

  Scenario 'norm.ffgnp0p88vm40c.rcbest_CCbest'
  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:              1.000
  Critical Path Length:         0.253
  Critical Path Slack:         -0.263
  Critical Path Clk Period:     1.000
  Total Negative Slack:        -0.525
  No. of Violating Paths:       2.000
  Worst Hold Violation:         0.000
  Total Hold Violation:         0.000
  No. of Hold Violations:       0.000
  -----------------------------------

  Scenario 'norm.ffgnp0p88vm40c.rcbest_CCbest'
  Timing Path Group 'clock'
  -----------------------------------
  Levels of Logic:              9.000
  Critical Path Length:         0.188
  Critical Path Slack:          0.300
  Critical Path Clk Period:     1.000
  Total Negative Slack:         0.000
  No. of Violating Paths:       0.000
  Worst Hold Violation:        -0.014
  Total Hold Violation:        -0.565
  No. of Hold Violations:     120.000
  -----------------------------------


  Scenario 'norm.ssgnp0p72v125c.rcworst_CCworst'
  Timing Path Group 'FEEDTHROUGH'
  -----------------------------------
  Levels of Logic:              6.000
  Critical Path Length:         0.452
  Critical Path Slack:         -0.462
  Critical Path Clk Period:     1.000
  Total Negative Slack:        -1.312
  No. of Violating Paths:       3.000
  Worst Hold Violation:         0.000
  Total Hold Violation:         0.000
  No. of Hold Violations:       0.000
  -----------------------------------

  Scenario 'norm.ssgnp0p72v125c.rcworst_CCworst'
  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:              4.000
  Critical Path Length:         0.065
  Critical Path Slack:         -0.079
  Critical Path Clk Period:     1.000
  Total Negative Slack:        -0.079
  No. of Violating Paths:       1.000
  Worst Hold Violation:         0.000
  Total Hold Violation:         0.000
  No. of Hold Violations:       0.000
  -----------------------------------

  Scenario 'norm.ssgnp0p72v125c.rcworst_CCworst'
  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:              2.000
  Critical Path Length:         0.476
  Critical Path Slack:         -0.486
  Critical Path Clk Period:     1.000
  Total Negative Slack:        -0.961
  No. of Violating Paths:       2.000
  Worst Hold Violation:         0.000
  Total Hold Violation:         0.000
  No. of Hold Violations:       0.000
  -----------------------------------

  Scenario 'norm.ssgnp0p72v125c.rcworst_CCworst'
  Timing Path Group 'clock'
  -----------------------------------
  Levels of Logic:              9.000
  Critical Path Length:         0.370
  Critical Path Slack:          0.116
  Critical Path Clk Period:     1.000
  Total Negative Slack:         0.000
  No. of Violating Paths:       0.000
  Worst Hold Violation:         0.000
  Total Hold Violation:         0.000
  No. of Hold Violations:       0.000
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:                439
  Buf/Inv Cell Count:              77
  Buf Cell Count:                  22
  Inv Cell Count:                  55
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       295
  Sequential Cell Count:          144
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:          56.298
  Noncombinational Area:      151.580
  Buf/Inv Area:                 9.694
  Total Buffer Area:            3.732
  Total Inverter Area:          5.962
  Macro/Black Box Area:         0.000
  Net Area:                     0.000
  Net XLength        :       1086.014
  Net YLength        :       1133.008
  -----------------------------------
  Cell Area:                  207.878
  Design Area:                207.878
  Net Length        :        2219.022


  Design Rules
  -----------------------------------
  Total Number of Nets:           449
  Nets With Violations:            28
  Max Trans Violations:            28
  Max Cap Violations:               5
  -----------------------------------


  Hostname: astro-38

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                   0.000
  Logic Optimization:                 0.000
  Mapping Optimization:              22.173
  -----------------------------------------
  Overall Compile Time:              72.606
  Overall Compile Wall Clock Time:   73.795

  --------------------------------------------------------------------

  Scenario: norm.tt0p8v85c.typical_CCworst   WNS: 0.399  TNS: 2.028  Number of Violating Paths: 6
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest   WNS: 0.263  TNS: 1.256  Number of Violating Paths: 6
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst   WNS: 0.486  TNS: 2.351  Number of Violating Paths: 6
  Design  WNS: 0.486  TNS: 2.392  Number of Violating Paths: 6


  Scenario: norm.tt0p8v85c.typical_CCworst  (Hold)  WNS: 0.008  TNS: 0.022  Number of Violating Paths: 3
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest  (Hold)  WNS: 0.014  TNS: 0.565  Number of Violating Paths: 120
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst  (Hold)  WNS: 0.000  TNS: 0.000  Number of Violating Paths: 0
  Design (Hold)  WNS: 0.014  TNS: 0.565  Number of Violating Paths: 120

  --------------------------------------------------------------------


1
