// Seed: 770949736
`define pp_5 0
module module_0 (
    input id_0,
    input logic id_1,
    input id_2,
    input id_3,
    input id_4
);
endmodule
`define pp_6 0
`timescale 1ps / 1 ps
`define pp_7 0
module module_1 (
    input logic id_0,
    input id_1,
    output id_2
);
  always @(posedge 1'h0) begin
    id_2 = id_0;
  end
  logic id_5 = 1, id_6;
endmodule
`resetall
