

================================================================
== Vitis HLS Report for 'conv2d_1'
================================================================
* Date:           Fri Dec 22 01:03:17 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        cnn
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  12.036 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  3037825|  3037825|  36.563 ms|  36.563 ms|  3037825|  3037825|     none|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                      Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_71_1_VITIS_LOOP_74_2_VITIS_LOOP_77_3   |  3037824|  3037824|      1172|          -|          -|  2592|        no|
        | + VITIS_LOOP_83_4_VITIS_LOOP_86_5_VITIS_LOOP_89_6  |     1160|     1160|        13|          4|          1|   288|       yes|
        +----------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 13


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 25
* Pipeline : 1
  Pipeline-0 : II = 4, D = 13, States = { 4 5 6 7 8 9 10 11 12 13 14 15 16 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 17 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 4 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 26 [1/1] (0.48ns)   --->   "%br_ln71 = br void" [../src/hls/cnn.cpp:71]   --->   Operation 26 'br' 'br_ln71' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 4.97>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%indvar_flatten80 = phi i12 0, void %.lr.ph18, i12 %add_ln71_2, void %._crit_edge.loopexit" [../src/hls/cnn.cpp:71]   --->   Operation 27 'phi' 'indvar_flatten80' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%i = phi i4 1, void %.lr.ph18, i4 %select_ln71_5, void %._crit_edge.loopexit" [../src/hls/cnn.cpp:71]   --->   Operation 28 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%indvar_flatten50 = phi i10 0, void %.lr.ph18, i10 %select_ln74, void %._crit_edge.loopexit" [../src/hls/cnn.cpp:74]   --->   Operation 29 'phi' 'indvar_flatten50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%ii = phi i4 1, void %.lr.ph18, i4 %ii_cast_mid2, void %._crit_edge.loopexit" [../src/hls/cnn.cpp:71]   --->   Operation 30 'phi' 'ii' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%iii = phi i6 0, void %.lr.ph18, i6 %add_ln77, void %._crit_edge.loopexit" [../src/hls/cnn.cpp:77]   --->   Operation 31 'phi' 'iii' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.96ns)   --->   "%add_ln71_2 = add i12 %indvar_flatten80, i12 1" [../src/hls/cnn.cpp:71]   --->   Operation 32 'add' 'add_ln71_2' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.86ns)   --->   "%empty = add i4 %i, i4 15" [../src/hls/cnn.cpp:71]   --->   Operation 33 'add' 'empty' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%p_cast = zext i4 %empty" [../src/hls/cnn.cpp:71]   --->   Operation 34 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_46 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %empty, i3 0" [../src/hls/cnn.cpp:71]   --->   Operation 35 'bitconcatenate' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.89ns)   --->   "%tmp = add i7 %tmp_46, i7 %p_cast" [../src/hls/cnn.cpp:71]   --->   Operation 36 'add' 'tmp' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.86ns)   --->   "%tmp3 = add i4 %ii, i4 15" [../src/hls/cnn.cpp:71]   --->   Operation 37 'add' 'tmp3' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%tmp3_cast = zext i4 %tmp3" [../src/hls/cnn.cpp:71]   --->   Operation 38 'zext' 'tmp3_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.89ns)   --->   "%empty_64 = add i7 %tmp3_cast, i7 %tmp" [../src/hls/cnn.cpp:71]   --->   Operation 39 'add' 'empty_64' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.86ns)   --->   "%add_ln71 = add i4 %i, i4 1" [../src/hls/cnn.cpp:71]   --->   Operation 40 'add' 'add_ln71' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.86ns)   --->   "%icmp_ln71 = icmp_eq  i12 %indvar_flatten80, i12 2592" [../src/hls/cnn.cpp:71]   --->   Operation 41 'icmp' 'icmp_ln71' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71, void %._crit_edge14.loopexit, void %._crit_edge19.loopexit" [../src/hls/cnn.cpp:71]   --->   Operation 42 'br' 'br_ln71' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.85ns)   --->   "%icmp_ln74 = icmp_eq  i10 %indvar_flatten50, i10 288" [../src/hls/cnn.cpp:74]   --->   Operation 43 'icmp' 'icmp_ln74' <Predicate = (!icmp_ln71)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.45ns)   --->   "%select_ln71 = select i1 %icmp_ln74, i4 1, i4 %ii" [../src/hls/cnn.cpp:71]   --->   Operation 44 'select' 'select_ln71' <Predicate = (!icmp_ln71)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%p_cast_mid1 = zext i4 %i" [../src/hls/cnn.cpp:71]   --->   Operation 45 'zext' 'p_cast_mid1' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%p_mid = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %i, i3 0" [../src/hls/cnn.cpp:71]   --->   Operation 46 'bitconcatenate' 'p_mid' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.89ns)   --->   "%tmp_mid1 = add i7 %p_mid, i7 %p_cast_mid1" [../src/hls/cnn.cpp:71]   --->   Operation 47 'add' 'tmp_mid1' <Predicate = (!icmp_ln71)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node p_mid146)   --->   "%select_ln71_4 = select i1 %icmp_ln74, i7 %tmp_mid1, i7 %tmp" [../src/hls/cnn.cpp:71]   --->   Operation 48 'select' 'select_ln71_4' <Predicate = (!icmp_ln71)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node and_ln71)   --->   "%xor_ln71 = xor i1 %icmp_ln74, i1 1" [../src/hls/cnn.cpp:71]   --->   Operation 49 'xor' 'xor_ln71' <Predicate = (!icmp_ln71)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.87ns)   --->   "%icmp_ln77 = icmp_eq  i6 %iii, i6 32" [../src/hls/cnn.cpp:77]   --->   Operation 50 'icmp' 'icmp_ln77' <Predicate = (!icmp_ln71)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln71 = and i1 %icmp_ln77, i1 %xor_ln71" [../src/hls/cnn.cpp:71]   --->   Operation 51 'and' 'and_ln71' <Predicate = (!icmp_ln71)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.45ns)   --->   "%select_ln71_5 = select i1 %icmp_ln74, i4 %add_ln71, i4 %i" [../src/hls/cnn.cpp:71]   --->   Operation 52 'select' 'select_ln71_5' <Predicate = (!icmp_ln71)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.86ns)   --->   "%add_ln74 = add i4 %select_ln71, i4 1" [../src/hls/cnn.cpp:74]   --->   Operation 53 'add' 'add_ln74' <Predicate = (!icmp_ln71)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node p_mid146)   --->   "%ii_cast_dup = zext i4 %select_ln71" [../src/hls/cnn.cpp:71]   --->   Operation 54 'zext' 'ii_cast_dup' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node iii_mid2)   --->   "%empty_69 = or i1 %and_ln71, i1 %icmp_ln74" [../src/hls/cnn.cpp:71]   --->   Operation 55 'or' 'empty_69' <Predicate = (!icmp_ln71)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.44ns) (out node of the LUT)   --->   "%iii_mid2 = select i1 %empty_69, i6 0, i6 %iii" [../src/hls/cnn.cpp:71]   --->   Operation 56 'select' 'iii_mid2' <Predicate = (!icmp_ln71)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.45ns)   --->   "%ii_cast_mid2 = select i1 %and_ln71, i4 %add_ln74, i4 %select_ln71" [../src/hls/cnn.cpp:71]   --->   Operation 57 'select' 'ii_cast_mid2' <Predicate = (!icmp_ln71)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.89ns) (out node of the LUT)   --->   "%p_mid146 = add i7 %ii_cast_dup, i7 %select_ln71_4" [../src/hls/cnn.cpp:71]   --->   Operation 58 'add' 'p_mid146' <Predicate = (!icmp_ln71)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node sum19)   --->   "%select_ln71_6 = select i1 %icmp_ln74, i7 %tmp_mid1, i7 %empty_64" [../src/hls/cnn.cpp:71]   --->   Operation 59 'select' 'select_ln71_6' <Predicate = (!icmp_ln71)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node sum19)   --->   "%empty_70 = select i1 %and_ln71, i7 %p_mid146, i7 %select_ln71_6" [../src/hls/cnn.cpp:71]   --->   Operation 60 'select' 'empty_70' <Predicate = (!icmp_ln71)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node sum19)   --->   "%p_mid1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i7.i5, i7 %empty_70, i5 0" [../src/hls/cnn.cpp:71]   --->   Operation 61 'bitconcatenate' 'p_mid1' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node sum19)   --->   "%zext_ln77_4 = zext i6 %iii_mid2" [../src/hls/cnn.cpp:77]   --->   Operation 62 'zext' 'zext_ln77_4' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.96ns) (out node of the LUT)   --->   "%sum19 = add i12 %zext_ln77_4, i12 %p_mid1" [../src/hls/cnn.cpp:77]   --->   Operation 63 'add' 'sum19' <Predicate = (!icmp_ln71)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%sum19_cast = zext i12 %sum19" [../src/hls/cnn.cpp:77]   --->   Operation 64 'zext' 'sum19_cast' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%output_addr = getelementptr i32 %output_r, i64 0, i64 %sum19_cast" [../src/hls/cnn.cpp:77]   --->   Operation 65 'getelementptr' 'output_addr' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_2 : Operation 66 [2/2] (1.35ns)   --->   "%output_load = load i12 %output_addr" [../src/hls/cnn.cpp:98]   --->   Operation 66 'load' 'output_load' <Predicate = (!icmp_ln71)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2592> <RAM>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%ret_ln111 = ret" [../src/hls/cnn.cpp:111]   --->   Operation 67 'ret' 'ret_ln111' <Predicate = (icmp_ln71)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.35>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_71_1_VITIS_LOOP_74_2_VITIS_LOOP_77_3_str"   --->   Operation 68 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%empty_68 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2592, i64 2592, i64 2592"   --->   Operation 69 'speclooptripcount' 'empty_68' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_74_2_VITIS_LOOP_77_3_str"   --->   Operation 70 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%ii_cast_mid2_cast = zext i4 %ii_cast_mid2" [../src/hls/cnn.cpp:71]   --->   Operation 71 'zext' 'ii_cast_mid2_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln77 = zext i6 %iii_mid2" [../src/hls/cnn.cpp:77]   --->   Operation 72 'zext' 'zext_ln77' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln77_3 = zext i6 %iii_mid2" [../src/hls/cnn.cpp:77]   --->   Operation 73 'zext' 'zext_ln77_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%specloopname_ln77 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [../src/hls/cnn.cpp:77]   --->   Operation 74 'specloopname' 'specloopname_ln77' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/2] (1.35ns)   --->   "%output_load = load i12 %output_addr" [../src/hls/cnn.cpp:98]   --->   Operation 75 'load' 'output_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2592> <RAM>
ST_3 : Operation 76 [1/1] (0.48ns)   --->   "%br_ln83 = br void" [../src/hls/cnn.cpp:83]   --->   Operation 76 'br' 'br_ln83' <Predicate = true> <Delay = 0.48>

State 4 <SV = 3> <Delay = 5.66>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%indvar_flatten36 = phi i9 0, void %._crit_edge14.loopexit, i9 %add_ln83, void %.split4" [../src/hls/cnn.cpp:83]   --->   Operation 77 'phi' 'indvar_flatten36' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%iv = phi i6 0, void %._crit_edge14.loopexit, i6 %select_ln83_5, void %.split4" [../src/hls/cnn.cpp:83]   --->   Operation 78 'phi' 'iv' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i4 0, void %._crit_edge14.loopexit, i4 %select_ln86_7, void %.split4" [../src/hls/cnn.cpp:86]   --->   Operation 79 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%v = phi i3 7, void %._crit_edge14.loopexit, i3 %select_ln86_5, void %.split4" [../src/hls/cnn.cpp:86]   --->   Operation 80 'phi' 'v' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%vi = phi i3 7, void %._crit_edge14.loopexit, i3 %add_ln95, void %.split4" [../src/hls/cnn.cpp:95]   --->   Operation 81 'phi' 'vi' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.92ns)   --->   "%add_ln83 = add i9 %indvar_flatten36, i9 1" [../src/hls/cnn.cpp:83]   --->   Operation 82 'add' 'add_ln83' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.74ns)   --->   "%indvars_iv_next34 = add i3 %v, i3 1" [../src/hls/cnn.cpp:86]   --->   Operation 83 'add' 'indvars_iv_next34' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%indvars_iv_next34_cast = zext i3 %indvars_iv_next34" [../src/hls/cnn.cpp:86]   --->   Operation 84 'zext' 'indvars_iv_next34_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%empty_65 = trunc i3 %indvars_iv_next34" [../src/hls/cnn.cpp:86]   --->   Operation 85 'trunc' 'empty_65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%p_shl2 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %empty_65, i2 0" [../src/hls/cnn.cpp:86]   --->   Operation 86 'bitconcatenate' 'p_shl2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln94 = sub i4 %p_shl2, i4 %indvars_iv_next34_cast" [../src/hls/cnn.cpp:94]   --->   Operation 87 'sub' 'sub_ln94' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.27> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 88 [1/1] (0.54ns) (root node of TernaryAdder)   --->   "%add_ln95_3 = add i4 %sub_ln94, i4 1" [../src/hls/cnn.cpp:95]   --->   Operation 88 'add' 'add_ln95_3' <Predicate = true> <Delay = 0.54> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.27> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 89 [1/1] (0.85ns)   --->   "%icmp_ln83 = icmp_eq  i9 %indvar_flatten36, i9 288" [../src/hls/cnn.cpp:83]   --->   Operation 89 'icmp' 'icmp_ln83' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln83 = br i1 %icmp_ln83, void %.split4, void %._crit_edge.loopexit" [../src/hls/cnn.cpp:83]   --->   Operation 90 'br' 'br_ln83' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.88ns)   --->   "%icmp_ln86 = icmp_eq  i4 %indvar_flatten, i4 9" [../src/hls/cnn.cpp:86]   --->   Operation 91 'icmp' 'icmp_ln86' <Predicate = (!icmp_ln83)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (0.27ns)   --->   "%select_ln83 = select i1 %icmp_ln86, i3 7, i3 %v" [../src/hls/cnn.cpp:83]   --->   Operation 92 'select' 'select_ln83' <Predicate = (!icmp_ln83)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (0.88ns)   --->   "%add_ln83_1 = add i6 %iv, i6 1" [../src/hls/cnn.cpp:83]   --->   Operation 93 'add' 'add_ln83_1' <Predicate = (!icmp_ln83)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 94 [1/1] (0.44ns)   --->   "%select_ln83_5 = select i1 %icmp_ln86, i6 %add_ln83_1, i6 %iv" [../src/hls/cnn.cpp:83]   --->   Operation 94 'select' 'select_ln83_5' <Predicate = (!icmp_ln83)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%trunc_ln83 = trunc i6 %select_ln83_5" [../src/hls/cnn.cpp:83]   --->   Operation 95 'trunc' 'trunc_ln83' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node add_ln95_5)   --->   "%select_ln83_6 = select i1 %icmp_ln86, i4 1, i4 %add_ln95_3" [../src/hls/cnn.cpp:83]   --->   Operation 96 'select' 'select_ln83_6' <Predicate = (!icmp_ln83)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node and_ln83)   --->   "%xor_ln83 = xor i1 %icmp_ln86, i1 1" [../src/hls/cnn.cpp:83]   --->   Operation 97 'xor' 'xor_ln83' <Predicate = (!icmp_ln83)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (0.69ns)   --->   "%icmp_ln89 = icmp_eq  i3 %vi, i3 2" [../src/hls/cnn.cpp:89]   --->   Operation 98 'icmp' 'icmp_ln89' <Predicate = (!icmp_ln83)> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln83 = and i1 %icmp_ln89, i1 %xor_ln83" [../src/hls/cnn.cpp:83]   --->   Operation 99 'and' 'and_ln83' <Predicate = (!icmp_ln83)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (0.74ns)   --->   "%indvars_iv_next34_dup = add i3 %select_ln83, i3 1" [../src/hls/cnn.cpp:83]   --->   Operation 100 'add' 'indvars_iv_next34_dup' <Predicate = (!icmp_ln83)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node select_ln86)   --->   "%or_ln86 = or i1 %and_ln83, i1 %icmp_ln86" [../src/hls/cnn.cpp:86]   --->   Operation 101 'or' 'or_ln86' <Predicate = (!icmp_ln83)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln86 = select i1 %or_ln86, i3 7, i3 %vi" [../src/hls/cnn.cpp:86]   --->   Operation 102 'select' 'select_ln86' <Predicate = (!icmp_ln83)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (0.74ns)   --->   "%indvars_iv_next34_mid1 = add i3 %select_ln83, i3 2" [../src/hls/cnn.cpp:83]   --->   Operation 103 'add' 'indvars_iv_next34_mid1' <Predicate = (!icmp_ln83)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%indvars_iv_next34_cast_mid1 = zext i3 %indvars_iv_next34_mid1" [../src/hls/cnn.cpp:83]   --->   Operation 104 'zext' 'indvars_iv_next34_cast_mid1' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%empty_67 = trunc i3 %indvars_iv_next34_mid1" [../src/hls/cnn.cpp:83]   --->   Operation 105 'trunc' 'empty_67' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%p_shl2_mid1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %empty_67, i2 0" [../src/hls/cnn.cpp:83]   --->   Operation 106 'bitconcatenate' 'p_shl2_mid1' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln94_2 = sub i4 %p_shl2_mid1, i4 %indvars_iv_next34_cast_mid1" [../src/hls/cnn.cpp:94]   --->   Operation 107 'sub' 'sub_ln94_2' <Predicate = (!icmp_ln83)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.27> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 108 [1/1] (0.27ns)   --->   "%select_ln86_5 = select i1 %and_ln83, i3 %indvars_iv_next34_dup, i3 %select_ln83" [../src/hls/cnn.cpp:86]   --->   Operation 108 'select' 'select_ln86_5' <Predicate = (!icmp_ln83)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln86 = sext i3 %select_ln86_5" [../src/hls/cnn.cpp:86]   --->   Operation 109 'sext' 'sext_ln86' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (0.86ns)   --->   "%add_ln86 = add i4 %select_ln71_5, i4 %sext_ln86" [../src/hls/cnn.cpp:86]   --->   Operation 110 'add' 'add_ln86' <Predicate = (!icmp_ln83)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln86 = zext i4 %add_ln86" [../src/hls/cnn.cpp:86]   --->   Operation 111 'zext' 'zext_ln86' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_4 : Operation 112 [3/3] (1.08ns) (grouped into DSP with root node add_ln86_2)   --->   "%mul_ln86 = mul i7 %zext_ln86, i7 11" [../src/hls/cnn.cpp:86]   --->   Operation 112 'mul' 'mul_ln86' <Predicate = (!icmp_ln83)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 113 [1/1] (0.54ns) (root node of TernaryAdder)   --->   "%add_ln95_4 = add i4 %sub_ln94_2, i4 1" [../src/hls/cnn.cpp:95]   --->   Operation 113 'add' 'add_ln95_4' <Predicate = (!icmp_ln83)> <Delay = 0.54> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.27> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_4 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node add_ln95_5)   --->   "%select_ln86_6 = select i1 %and_ln83, i4 %add_ln95_4, i4 %select_ln83_6" [../src/hls/cnn.cpp:86]   --->   Operation 114 'select' 'select_ln86_6' <Predicate = (!icmp_ln83)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%trunc_ln91 = trunc i3 %select_ln86" [../src/hls/cnn.cpp:91]   --->   Operation 115 'trunc' 'trunc_ln91' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node add_ln95_5)   --->   "%sext_ln94 = sext i2 %trunc_ln91" [../src/hls/cnn.cpp:94]   --->   Operation 116 'sext' 'sext_ln94' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (0.86ns) (out node of the LUT)   --->   "%add_ln95_5 = add i4 %select_ln86_6, i4 %sext_ln94" [../src/hls/cnn.cpp:95]   --->   Operation 117 'add' 'add_ln95_5' <Predicate = (!icmp_ln83)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i4.i5.i5, i4 %add_ln95_5, i5 %trunc_ln83, i5 0" [../src/hls/cnn.cpp:95]   --->   Operation 118 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (0.98ns)   --->   "%add_ln98_2 = add i14 %shl_ln1, i14 %zext_ln77_3" [../src/hls/cnn.cpp:98]   --->   Operation 119 'add' 'add_ln98_2' <Predicate = (!icmp_ln83)> <Delay = 0.98> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln98_2 = zext i14 %add_ln98_2" [../src/hls/cnn.cpp:98]   --->   Operation 120 'zext' 'zext_ln98_2' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "%layer_4_weights_addr = getelementptr i32 %layer_4_weights, i64 0, i64 %zext_ln98_2" [../src/hls/cnn.cpp:98]   --->   Operation 121 'getelementptr' 'layer_4_weights_addr' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_4 : Operation 122 [2/2] (1.35ns)   --->   "%layer_4_weights_load = load i14 %layer_4_weights_addr" [../src/hls/cnn.cpp:98]   --->   Operation 122 'load' 'layer_4_weights_load' <Predicate = (!icmp_ln83)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 9216> <ROM>
ST_4 : Operation 123 [1/1] (0.86ns)   --->   "%add_ln86_3 = add i4 %indvar_flatten, i4 1" [../src/hls/cnn.cpp:86]   --->   Operation 123 'add' 'add_ln86_3' <Predicate = (!icmp_ln83)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.35>
ST_5 : Operation 124 [2/3] (1.08ns) (grouped into DSP with root node add_ln86_2)   --->   "%mul_ln86 = mul i7 %zext_ln86, i7 11" [../src/hls/cnn.cpp:86]   --->   Operation 124 'mul' 'mul_ln86' <Predicate = (!icmp_ln83)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 125 [1/2] (1.35ns)   --->   "%layer_4_weights_load = load i14 %layer_4_weights_addr" [../src/hls/cnn.cpp:98]   --->   Operation 125 'load' 'layer_4_weights_load' <Predicate = (!icmp_ln83)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 9216> <ROM>

State 6 <SV = 5> <Delay = 0.83>
ST_6 : Operation 126 [1/3] (0.00ns) (grouped into DSP with root node add_ln86_2)   --->   "%mul_ln86 = mul i7 %zext_ln86, i7 11" [../src/hls/cnn.cpp:86]   --->   Operation 126 'mul' 'mul_ln86' <Predicate = (!icmp_ln83)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 127 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln86_2 = add i7 %mul_ln86, i7 %ii_cast_mid2_cast" [../src/hls/cnn.cpp:86]   --->   Operation 127 'add' 'add_ln86_2' <Predicate = (!icmp_ln83)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 6.01>
ST_7 : Operation 128 [1/1] (0.00ns)   --->   "%add4320 = phi i32 %output_load, void %._crit_edge14.loopexit, i32 %add2, void %.split4" [../src/hls/cnn.cpp:98]   --->   Operation 128 'phi' 'add4320' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 129 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 129 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln83 = zext i6 %select_ln83_5" [../src/hls/cnn.cpp:83]   --->   Operation 130 'zext' 'zext_ln83' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_7 : Operation 131 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln86_2 = add i7 %mul_ln86, i7 %ii_cast_mid2_cast" [../src/hls/cnn.cpp:86]   --->   Operation 131 'add' 'add_ln86_2' <Predicate = (!icmp_ln83)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 132 [1/1] (0.00ns)   --->   "%sext_ln91 = sext i2 %trunc_ln91" [../src/hls/cnn.cpp:91]   --->   Operation 132 'sext' 'sext_ln91' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_7 : Operation 133 [1/1] (0.89ns)   --->   "%add_ln91 = add i7 %add_ln86_2, i7 %sext_ln91" [../src/hls/cnn.cpp:91]   --->   Operation 133 'add' 'add_ln91' <Predicate = (!icmp_ln83)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 134 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i7.i5, i7 %add_ln91, i5 0" [../src/hls/cnn.cpp:91]   --->   Operation 134 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_7 : Operation 135 [1/1] (0.74ns)   --->   "%add_ln95 = add i3 %select_ln86, i3 1" [../src/hls/cnn.cpp:95]   --->   Operation 135 'add' 'add_ln95' <Predicate = (!icmp_ln83)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 136 [1/1] (0.96ns)   --->   "%add_ln98 = add i12 %shl_ln, i12 %zext_ln83" [../src/hls/cnn.cpp:98]   --->   Operation 136 'add' 'add_ln98' <Predicate = (!icmp_ln83)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln98 = zext i12 %add_ln98" [../src/hls/cnn.cpp:98]   --->   Operation 137 'zext' 'zext_ln98' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_7 : Operation 138 [1/1] (0.00ns)   --->   "%input_addr = getelementptr i32 %input_r, i64 0, i64 %zext_ln98" [../src/hls/cnn.cpp:98]   --->   Operation 138 'getelementptr' 'input_addr' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_7 : Operation 139 [2/2] (1.35ns)   --->   "%input_load = load i12 %input_addr" [../src/hls/cnn.cpp:98]   --->   Operation 139 'load' 'input_load' <Predicate = (!icmp_ln83)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3872> <RAM>
ST_7 : Operation 140 [1/1] (0.45ns)   --->   "%select_ln86_7 = select i1 %icmp_ln86, i4 1, i4 %add_ln86_3" [../src/hls/cnn.cpp:86]   --->   Operation 140 'select' 'select_ln86_7' <Predicate = (!icmp_ln83)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.02>
ST_8 : Operation 141 [1/2] (1.35ns)   --->   "%input_load = load i12 %input_addr" [../src/hls/cnn.cpp:98]   --->   Operation 141 'load' 'input_load' <Predicate = (!icmp_ln83)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3872> <RAM>
ST_8 : Operation 142 [4/4] (4.67ns)   --->   "%mul = fmul i32 %input_load, i32 %layer_4_weights_load" [../src/hls/cnn.cpp:98]   --->   Operation 142 'fmul' 'mul' <Predicate = (!icmp_ln83)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.67>
ST_9 : Operation 143 [3/4] (4.67ns)   --->   "%mul = fmul i32 %input_load, i32 %layer_4_weights_load" [../src/hls/cnn.cpp:98]   --->   Operation 143 'fmul' 'mul' <Predicate = (!icmp_ln83)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.67>
ST_10 : Operation 144 [2/4] (4.67ns)   --->   "%mul = fmul i32 %input_load, i32 %layer_4_weights_load" [../src/hls/cnn.cpp:98]   --->   Operation 144 'fmul' 'mul' <Predicate = (!icmp_ln83)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 4.67>
ST_11 : Operation 145 [1/4] (4.67ns)   --->   "%mul = fmul i32 %input_load, i32 %layer_4_weights_load" [../src/hls/cnn.cpp:98]   --->   Operation 145 'fmul' 'mul' <Predicate = (!icmp_ln83)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.01>
ST_12 : Operation 146 [5/5] (6.01ns)   --->   "%add2 = fadd i32 %add4320, i32 %mul" [../src/hls/cnn.cpp:98]   --->   Operation 146 'fadd' 'add2' <Predicate = (!icmp_ln83)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 12.0>
ST_13 : Operation 147 [4/5] (6.01ns)   --->   "%add2 = fadd i32 %add4320, i32 %mul" [../src/hls/cnn.cpp:98]   --->   Operation 147 'fadd' 'add2' <Predicate = (!icmp_ln83)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 12.0>
ST_14 : Operation 148 [3/5] (6.01ns)   --->   "%add2 = fadd i32 %add4320, i32 %mul" [../src/hls/cnn.cpp:98]   --->   Operation 148 'fadd' 'add2' <Predicate = (!icmp_ln83)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 12.0>
ST_15 : Operation 149 [2/5] (6.01ns)   --->   "%add2 = fadd i32 %add4320, i32 %mul" [../src/hls/cnn.cpp:98]   --->   Operation 149 'fadd' 'add2' <Predicate = (!icmp_ln83)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 12.0>
ST_16 : Operation 150 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_83_4_VITIS_LOOP_86_5_VITIS_LOOP_89_6_str"   --->   Operation 150 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_16 : Operation 151 [1/1] (0.00ns)   --->   "%empty_66 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 288, i64 288, i64 288"   --->   Operation 151 'speclooptripcount' 'empty_66' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_16 : Operation 152 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 152 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_16 : Operation 153 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_86_5_VITIS_LOOP_89_6_str"   --->   Operation 153 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_16 : Operation 154 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 154 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_16 : Operation 155 [1/1] (0.00ns)   --->   "%specloopname_ln89 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [../src/hls/cnn.cpp:89]   --->   Operation 155 'specloopname' 'specloopname_ln89' <Predicate = (!icmp_ln83)> <Delay = 0.00>
ST_16 : Operation 156 [1/5] (6.01ns)   --->   "%add2 = fadd i32 %add4320, i32 %mul" [../src/hls/cnn.cpp:98]   --->   Operation 156 'fadd' 'add2' <Predicate = (!icmp_ln83)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 157 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 157 'br' 'br_ln0' <Predicate = (!icmp_ln83)> <Delay = 0.00>

State 17 <SV = 7> <Delay = 1.40>
ST_17 : Operation 158 [1/1] (0.00ns)   --->   "%layer_4_bias_addr = getelementptr i32 %layer_4_bias, i64 0, i64 %zext_ln77" [../src/hls/cnn.cpp:105]   --->   Operation 158 'getelementptr' 'layer_4_bias_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 159 [2/2] (1.35ns)   --->   "%layer_4_bias_load = load i5 %layer_4_bias_addr" [../src/hls/cnn.cpp:105]   --->   Operation 159 'load' 'layer_4_bias_load' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_17 : Operation 160 [1/1] (0.88ns)   --->   "%add_ln77 = add i6 %iii_mid2, i6 1" [../src/hls/cnn.cpp:77]   --->   Operation 160 'add' 'add_ln77' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 161 [1/1] (0.93ns)   --->   "%add_ln74_2 = add i10 %indvar_flatten50, i10 1" [../src/hls/cnn.cpp:74]   --->   Operation 161 'add' 'add_ln74_2' <Predicate = (!icmp_ln74)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 162 [1/1] (0.47ns)   --->   "%select_ln74 = select i1 %icmp_ln74, i10 1, i10 %add_ln74_2" [../src/hls/cnn.cpp:74]   --->   Operation 162 'select' 'select_ln74' <Predicate = true> <Delay = 0.47> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 18 <SV = 8> <Delay = 1.35>
ST_18 : Operation 163 [1/2] (1.35ns)   --->   "%layer_4_bias_load = load i5 %layer_4_bias_addr" [../src/hls/cnn.cpp:105]   --->   Operation 163 'load' 'layer_4_bias_load' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>

State 19 <SV = 9> <Delay = 6.01>
ST_19 : Operation 164 [5/5] (6.01ns)   --->   "%add = fadd i32 %add4320, i32 %layer_4_bias_load" [../src/hls/cnn.cpp:105]   --->   Operation 164 'fadd' 'add' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 10> <Delay = 6.01>
ST_20 : Operation 165 [4/5] (6.01ns)   --->   "%add = fadd i32 %add4320, i32 %layer_4_bias_load" [../src/hls/cnn.cpp:105]   --->   Operation 165 'fadd' 'add' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 11> <Delay = 6.01>
ST_21 : Operation 166 [3/5] (6.01ns)   --->   "%add = fadd i32 %add4320, i32 %layer_4_bias_load" [../src/hls/cnn.cpp:105]   --->   Operation 166 'fadd' 'add' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 12> <Delay = 6.01>
ST_22 : Operation 167 [2/5] (6.01ns)   --->   "%add = fadd i32 %add4320, i32 %layer_4_bias_load" [../src/hls/cnn.cpp:105]   --->   Operation 167 'fadd' 'add' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 13> <Delay = 6.01>
ST_23 : Operation 168 [1/5] (6.01ns)   --->   "%add = fadd i32 %add4320, i32 %layer_4_bias_load" [../src/hls/cnn.cpp:105]   --->   Operation 168 'fadd' 'add' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 14> <Delay = 3.34>
ST_24 : Operation 169 [2/2] (3.34ns)   --->   "%tmp_47 = fcmp_ogt  i32 %add, i32 0" [../src/hls/cnn.cpp:49]   --->   Operation 169 'fcmp' 'tmp_47' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 15> <Delay = 5.22>
ST_25 : Operation 170 [1/1] (0.00ns)   --->   "%bitcast_ln49 = bitcast i32 %add" [../src/hls/cnn.cpp:49]   --->   Operation 170 'bitcast' 'bitcast_ln49' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 171 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln49, i32 23, i32 30" [../src/hls/cnn.cpp:49]   --->   Operation 171 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 172 [1/1] (0.00ns)   --->   "%trunc_ln49 = trunc i32 %bitcast_ln49" [../src/hls/cnn.cpp:49]   --->   Operation 172 'trunc' 'trunc_ln49' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 173 [1/1] (0.85ns)   --->   "%icmp_ln49 = icmp_ne  i8 %tmp_s, i8 255" [../src/hls/cnn.cpp:49]   --->   Operation 173 'icmp' 'icmp_ln49' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 174 [1/1] (0.97ns)   --->   "%icmp_ln49_7 = icmp_eq  i23 %trunc_ln49, i23 0" [../src/hls/cnn.cpp:49]   --->   Operation 174 'icmp' 'icmp_ln49_7' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node select_ln49)   --->   "%or_ln49 = or i1 %icmp_ln49_7, i1 %icmp_ln49" [../src/hls/cnn.cpp:49]   --->   Operation 175 'or' 'or_ln49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 176 [1/2] (3.34ns)   --->   "%tmp_47 = fcmp_ogt  i32 %add, i32 0" [../src/hls/cnn.cpp:49]   --->   Operation 176 'fcmp' 'tmp_47' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node select_ln49)   --->   "%and_ln49 = and i1 %or_ln49, i1 %tmp_47" [../src/hls/cnn.cpp:49]   --->   Operation 177 'and' 'and_ln49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 178 [1/1] (0.52ns) (out node of the LUT)   --->   "%select_ln49 = select i1 %and_ln49, i32 %add, i32 0" [../src/hls/cnn.cpp:49]   --->   Operation 178 'select' 'select_ln49' <Predicate = true> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 179 [1/1] (1.35ns)   --->   "%store_ln49 = store i32 %select_ln49, i12 %output_addr" [../src/hls/cnn.cpp:49]   --->   Operation 179 'store' 'store_ln49' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2592> <RAM>
ST_25 : Operation 180 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 180 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten80', ../src/hls/cnn.cpp:71) with incoming values : ('add_ln71_2', ../src/hls/cnn.cpp:71) [9]  (0.489 ns)

 <State 2>: 4.98ns
The critical path consists of the following:
	'phi' operation ('i', ../src/hls/cnn.cpp:71) with incoming values : ('select_ln71_5', ../src/hls/cnn.cpp:71) [10]  (0 ns)
	'add' operation ('empty', ../src/hls/cnn.cpp:71) [15]  (0.868 ns)
	'add' operation ('tmp', ../src/hls/cnn.cpp:71) [18]  (0.897 ns)
	'select' operation ('select_ln71_4', ../src/hls/cnn.cpp:71) [33]  (0 ns)
	'add' operation ('p_mid146', ../src/hls/cnn.cpp:71) [45]  (0.897 ns)
	'select' operation ('empty_70', ../src/hls/cnn.cpp:71) [47]  (0 ns)
	'add' operation ('sum19', ../src/hls/cnn.cpp:77) [53]  (0.962 ns)
	'getelementptr' operation ('input', ../src/hls/cnn.cpp:77) [55]  (0 ns)
	'load' operation ('output_load', ../src/hls/cnn.cpp:98) on array 'output_r' [56]  (1.35 ns)

 <State 3>: 1.35ns
The critical path consists of the following:
	'load' operation ('output_load', ../src/hls/cnn.cpp:98) on array 'output_r' [56]  (1.35 ns)

 <State 4>: 5.66ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten', ../src/hls/cnn.cpp:86) with incoming values : ('select_ln86_7', ../src/hls/cnn.cpp:86) [61]  (0 ns)
	'icmp' operation ('icmp_ln86', ../src/hls/cnn.cpp:86) [78]  (0.884 ns)
	'select' operation ('select_ln83', ../src/hls/cnn.cpp:83) [79]  (0.275 ns)
	'add' operation ('indvars_iv_next34_mid1', ../src/hls/cnn.cpp:83) [93]  (0.746 ns)
	'sub' operation ('sub_ln94_2', ../src/hls/cnn.cpp:94) [97]  (0 ns)
	'add' operation ('add_ln95_4', ../src/hls/cnn.cpp:95) [104]  (0.547 ns)
	'select' operation ('select_ln86_6', ../src/hls/cnn.cpp:86) [105]  (0 ns)
	'add' operation ('add_ln95_5', ../src/hls/cnn.cpp:95) [114]  (0.868 ns)
	'add' operation ('add_ln98_2', ../src/hls/cnn.cpp:98) [120]  (0.989 ns)
	'getelementptr' operation ('layer_4_weights_addr', ../src/hls/cnn.cpp:98) [122]  (0 ns)
	'load' operation ('layer_4_weights_load', ../src/hls/cnn.cpp:98) on array 'layer_4_weights' [123]  (1.35 ns)

 <State 5>: 1.35ns
The critical path consists of the following:
	'load' operation ('layer_4_weights_load', ../src/hls/cnn.cpp:98) on array 'layer_4_weights' [123]  (1.35 ns)

 <State 6>: 0.831ns
The critical path consists of the following:
	'mul' operation of DSP[103] ('mul_ln86', ../src/hls/cnn.cpp:86) [102]  (0 ns)
	'add' operation of DSP[103] ('add_ln86_2', ../src/hls/cnn.cpp:86) [103]  (0.831 ns)

 <State 7>: 6.02ns
The critical path consists of the following:
	'phi' operation ('add4320', ../src/hls/cnn.cpp:98) with incoming values : ('output_load', ../src/hls/cnn.cpp:98) ('add2', ../src/hls/cnn.cpp:98) [64]  (0 ns)
	'fadd' operation ('add2', ../src/hls/cnn.cpp:98) [125]  (6.02 ns)

 <State 8>: 6.02ns
The critical path consists of the following:
	'load' operation ('input_load', ../src/hls/cnn.cpp:98) on array 'input_r' [119]  (1.35 ns)
	'fmul' operation ('mul', ../src/hls/cnn.cpp:98) [124]  (4.67 ns)

 <State 9>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('mul', ../src/hls/cnn.cpp:98) [124]  (4.67 ns)

 <State 10>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('mul', ../src/hls/cnn.cpp:98) [124]  (4.67 ns)

 <State 11>: 4.67ns
The critical path consists of the following:
	'fmul' operation ('mul', ../src/hls/cnn.cpp:98) [124]  (4.67 ns)

 <State 12>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add2', ../src/hls/cnn.cpp:98) [125]  (6.02 ns)

 <State 13>: 12ns
The critical path consists of the following:
	'fadd' operation ('add2', ../src/hls/cnn.cpp:98) [125]  (6.02 ns)
	'phi' operation ('add4320', ../src/hls/cnn.cpp:98) with incoming values : ('output_load', ../src/hls/cnn.cpp:98) ('add2', ../src/hls/cnn.cpp:98) [64]  (0 ns)
	'fadd' operation ('add2', ../src/hls/cnn.cpp:98) [125]  (6.02 ns)

 <State 14>: 12ns
The critical path consists of the following:
	'fadd' operation ('add2', ../src/hls/cnn.cpp:98) [125]  (6.02 ns)
	'phi' operation ('add4320', ../src/hls/cnn.cpp:98) with incoming values : ('output_load', ../src/hls/cnn.cpp:98) ('add2', ../src/hls/cnn.cpp:98) [64]  (0 ns)
	'fadd' operation ('add2', ../src/hls/cnn.cpp:98) [125]  (6.02 ns)

 <State 15>: 12ns
The critical path consists of the following:
	'fadd' operation ('add2', ../src/hls/cnn.cpp:98) [125]  (6.02 ns)
	'phi' operation ('add4320', ../src/hls/cnn.cpp:98) with incoming values : ('output_load', ../src/hls/cnn.cpp:98) ('add2', ../src/hls/cnn.cpp:98) [64]  (0 ns)
	'fadd' operation ('add2', ../src/hls/cnn.cpp:98) [125]  (6.02 ns)

 <State 16>: 12ns
The critical path consists of the following:
	'fadd' operation ('add2', ../src/hls/cnn.cpp:98) [125]  (6.02 ns)
	'phi' operation ('add4320', ../src/hls/cnn.cpp:98) with incoming values : ('output_load', ../src/hls/cnn.cpp:98) ('add2', ../src/hls/cnn.cpp:98) [64]  (0 ns)
	'fadd' operation ('add2', ../src/hls/cnn.cpp:98) [125]  (6.02 ns)

 <State 17>: 1.4ns
The critical path consists of the following:
	'add' operation ('add_ln74_2', ../src/hls/cnn.cpp:74) [144]  (0.934 ns)
	'select' operation ('select_ln74', ../src/hls/cnn.cpp:74) [145]  (0.47 ns)

 <State 18>: 1.35ns
The critical path consists of the following:
	'load' operation ('layer_4_bias_load', ../src/hls/cnn.cpp:105) on array 'layer_4_bias' [131]  (1.35 ns)

 <State 19>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add', ../src/hls/cnn.cpp:105) [132]  (6.02 ns)

 <State 20>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add', ../src/hls/cnn.cpp:105) [132]  (6.02 ns)

 <State 21>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add', ../src/hls/cnn.cpp:105) [132]  (6.02 ns)

 <State 22>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add', ../src/hls/cnn.cpp:105) [132]  (6.02 ns)

 <State 23>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add', ../src/hls/cnn.cpp:105) [132]  (6.02 ns)

 <State 24>: 3.35ns
The critical path consists of the following:
	'fcmp' operation ('tmp_47', ../src/hls/cnn.cpp:49) [139]  (3.35 ns)

 <State 25>: 5.22ns
The critical path consists of the following:
	'fcmp' operation ('tmp_47', ../src/hls/cnn.cpp:49) [139]  (3.35 ns)
	'and' operation ('and_ln49', ../src/hls/cnn.cpp:49) [140]  (0 ns)
	'select' operation ('select_ln49', ../src/hls/cnn.cpp:49) [141]  (0.525 ns)
	'store' operation ('store_ln49', ../src/hls/cnn.cpp:49) of variable 'select_ln49', ../src/hls/cnn.cpp:49 on array 'output_r' [142]  (1.35 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
