/*
CS active low

7-bit address
    high 8th bit is 1 to indicate a WRITE


40-bit datagram

- Each datagram basically sets the address that will be read in the next data gram.

- Right aligned data

-  'SPI MODE 3'

- Max 4MHz SCK on internal block


Also need GPIO for STEP/DIR and DIAG* reading


*/
