

================================================================
== Vitis HLS Report for 'CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2'
================================================================
* Date:           Fri Jun  7 16:44:11 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        project2
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.396 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      659|      659|  3.295 us|  3.295 us|  659|  659|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_for_3_channel_pad_2_loop_for_channel_pad_2  |      657|      657|         3|          1|          1|   656|       yes|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     184|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     0|       0|      50|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      63|    -|
|Register         |        -|     -|      48|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      48|     297|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+-------------------+---------+----+---+----+-----+
    |        Instance       |       Module      | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------+-------------------+---------+----+---+----+-----+
    |mul_3ns_9ns_9_1_1_U42  |mul_3ns_9ns_9_1_1  |        0|   0|  0|  50|    0|
    +-----------------------+-------------------+---------+----+---+----+-----+
    |Total                  |                   |        0|   0|  0|  50|    0|
    +-----------------------+-------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln57_1_fu_178_p2     |         +|   0|  0|  10|           3|           1|
    |add_ln57_fu_120_p2       |         +|   0|  0|  17|          10|           1|
    |add_ln59_fu_159_p2       |         +|   0|  0|  15|           8|           1|
    |add_ln60_1_fu_240_p2     |         +|   0|  0|  16|           9|           3|
    |add_ln60_2_fu_250_p2     |         +|   0|  0|  17|          10|          10|
    |add_ln60_fu_220_p2       |         +|   0|  0|  17|          10|          10|
    |icmp_ln57_fu_114_p2      |      icmp|   0|  0|  17|          10|          10|
    |icmp_ln59_fu_129_p2      |      icmp|   0|  0|  15|           8|           8|
    |icmp_ln60_1_fu_215_p2    |      icmp|   0|  0|  15|           8|           8|
    |icmp_ln60_fu_153_p2      |      icmp|   0|  0|  14|           7|           1|
    |or_ln60_fu_266_p2        |        or|   0|  0|   2|           1|           1|
    |OutPadConv2_d0           |    select|   0|  0|  16|           1|           1|
    |select_ln57_1_fu_184_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln57_fu_135_p3    |    select|   0|  0|   8|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 184|          88|          61|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten27_load  |   9|          2|   10|         20|
    |ap_sig_allocacmp_n_load                 |   9|          2|    8|         16|
    |c_fu_62                                 |   9|          2|    3|          6|
    |indvar_flatten27_fu_66                  |   9|          2|   10|         20|
    |n_fu_58                                 |   9|          2|    8|         16|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  63|         14|   41|         82|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln60_reg_330                  |  10|   0|   10|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |c_fu_62                           |   3|   0|    3|          0|
    |icmp_ln59_reg_308                 |   1|   0|    1|          0|
    |icmp_ln60_1_reg_325               |   1|   0|    1|          0|
    |icmp_ln60_reg_320                 |   1|   0|    1|          0|
    |icmp_ln60_reg_320_pp0_iter1_reg   |   1|   0|    1|          0|
    |indvar_flatten27_fu_66            |  10|   0|   10|          0|
    |n_fu_58                           |   8|   0|    8|          0|
    |select_ln57_reg_313               |   8|   0|    8|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  48|   0|   48|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------------------------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |                         Source Object                        |    C Type    |
+----------------------+-----+-----+------------+--------------------------------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2|  return value|
|OutPadConv2_address0  |  out|   10|   ap_memory|                                                   OutPadConv2|         array|
|OutPadConv2_ce0       |  out|    1|   ap_memory|                                                   OutPadConv2|         array|
|OutPadConv2_we0       |  out|    1|   ap_memory|                                                   OutPadConv2|         array|
|OutPadConv2_d0        |  out|   16|   ap_memory|                                                   OutPadConv2|         array|
|OutPool0_address0     |  out|   10|   ap_memory|                                                      OutPool0|         array|
|OutPool0_ce0          |  out|    1|   ap_memory|                                                      OutPool0|         array|
|OutPool0_q0           |   in|   16|   ap_memory|                                                      OutPool0|         array|
+----------------------+-----+-----+------------+--------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.77>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%n = alloca i32 1" [Conv.cpp:59->CNN.cpp:36]   --->   Operation 6 'alloca' 'n' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%c = alloca i32 1" [Conv.cpp:57->CNN.cpp:36]   --->   Operation 7 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten27 = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten27"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 10 [1/1] (0.42ns)   --->   "%store_ln57 = store i3 0, i3 %c" [Conv.cpp:57->CNN.cpp:36]   --->   Operation 10 'store' 'store_ln57' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 11 [1/1] (0.42ns)   --->   "%store_ln59 = store i8 0, i8 %n" [Conv.cpp:59->CNN.cpp:36]   --->   Operation 11 'store' 'store_ln59' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body4.i66"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_flatten27_load = load i10 %indvar_flatten27" [Conv.cpp:57->CNN.cpp:36]   --->   Operation 13 'load' 'indvar_flatten27_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.78ns)   --->   "%icmp_ln57 = icmp_eq  i10 %indvar_flatten27_load, i10 656" [Conv.cpp:57->CNN.cpp:36]   --->   Operation 14 'icmp' 'icmp_ln57' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.78ns)   --->   "%add_ln57 = add i10 %indvar_flatten27_load, i10 1" [Conv.cpp:57->CNN.cpp:36]   --->   Operation 15 'add' 'add_ln57' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln57 = br i1 %icmp_ln57, void %for.inc15.i78, void %for.body4.i84.preheader.exitStub" [Conv.cpp:57->CNN.cpp:36]   --->   Operation 16 'br' 'br_ln57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%n_load = load i8 %n" [Conv.cpp:59->CNN.cpp:36]   --->   Operation 17 'load' 'n_load' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.76ns)   --->   "%icmp_ln59 = icmp_eq  i8 %n_load, i8 164" [Conv.cpp:59->CNN.cpp:36]   --->   Operation 18 'icmp' 'icmp_ln59' <Predicate = (!icmp_ln57)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.39ns)   --->   "%select_ln57 = select i1 %icmp_ln59, i8 0, i8 %n_load" [Conv.cpp:57->CNN.cpp:36]   --->   Operation 19 'select' 'select_ln57' <Predicate = (!icmp_ln57)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp = partselect i7 @_ssdm_op_PartSelect.i7.i8.i32.i32, i8 %select_ln57, i32 1, i32 7" [Conv.cpp:60->CNN.cpp:36]   --->   Operation 20 'partselect' 'tmp' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.77ns)   --->   "%icmp_ln60 = icmp_eq  i7 %tmp, i7 0" [Conv.cpp:60->CNN.cpp:36]   --->   Operation 21 'icmp' 'icmp_ln60' <Predicate = (!icmp_ln57)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.76ns)   --->   "%add_ln59 = add i8 %select_ln57, i8 1" [Conv.cpp:59->CNN.cpp:36]   --->   Operation 22 'add' 'add_ln59' <Predicate = (!icmp_ln57)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.42ns)   --->   "%store_ln57 = store i10 %add_ln57, i10 %indvar_flatten27" [Conv.cpp:57->CNN.cpp:36]   --->   Operation 23 'store' 'store_ln57' <Predicate = (!icmp_ln57)> <Delay = 0.42>
ST_1 : Operation 24 [1/1] (0.42ns)   --->   "%store_ln59 = store i8 %add_ln59, i8 %n" [Conv.cpp:59->CNN.cpp:36]   --->   Operation 24 'store' 'store_ln59' <Predicate = (!icmp_ln57)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 3.39>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%c_load = load i3 %c" [Conv.cpp:57->CNN.cpp:36]   --->   Operation 25 'load' 'c_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.67ns)   --->   "%add_ln57_1 = add i3 %c_load, i3 1" [Conv.cpp:57->CNN.cpp:36]   --->   Operation 26 'add' 'add_ln57_1' <Predicate = (icmp_ln59)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.20ns)   --->   "%select_ln57_1 = select i1 %icmp_ln59, i3 %add_ln57_1, i3 %c_load" [Conv.cpp:57->CNN.cpp:36]   --->   Operation 27 'select' 'select_ln57_1' <Predicate = true> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln59 = zext i3 %select_ln57_1" [Conv.cpp:59->CNN.cpp:36]   --->   Operation 28 'zext' 'zext_ln59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%empty = trunc i3 %select_ln57_1" [Conv.cpp:57->CNN.cpp:36]   --->   Operation 29 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (1.74ns)   --->   "%mul_ln59 = mul i9 %zext_ln59, i9 164" [Conv.cpp:59->CNN.cpp:36]   --->   Operation 30 'mul' 'mul_ln59' <Predicate = true> <Delay = 1.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln59_1 = zext i9 %mul_ln59" [Conv.cpp:59->CNN.cpp:36]   --->   Operation 31 'zext' 'zext_ln59_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln59_2 = zext i8 %select_ln57" [Conv.cpp:59->CNN.cpp:36]   --->   Operation 32 'zext' 'zext_ln59_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln59_3 = zext i8 %select_ln57" [Conv.cpp:59->CNN.cpp:36]   --->   Operation 33 'zext' 'zext_ln59_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.76ns)   --->   "%icmp_ln60_1 = icmp_ugt  i8 %select_ln57, i8 161" [Conv.cpp:60->CNN.cpp:36]   --->   Operation 34 'icmp' 'icmp_ln60_1' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.77ns)   --->   "%add_ln60 = add i10 %zext_ln59_2, i10 %zext_ln59_1" [Conv.cpp:60->CNN.cpp:36]   --->   Operation 35 'add' 'add_ln60' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%tmp5 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i2.i2.i5, i2 %empty, i2 %empty, i5 0" [Conv.cpp:60->CNN.cpp:36]   --->   Operation 36 'bitconcatenate' 'tmp5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln60_1 = zext i9 %tmp5" [Conv.cpp:60->CNN.cpp:36]   --->   Operation 37 'zext' 'zext_ln60_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.76ns)   --->   "%add_ln60_1 = add i9 %zext_ln59_3, i9 510" [Conv.cpp:60->CNN.cpp:36]   --->   Operation 38 'add' 'add_ln60_1' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln60 = sext i9 %add_ln60_1" [Conv.cpp:60->CNN.cpp:36]   --->   Operation 39 'sext' 'sext_ln60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.77ns)   --->   "%add_ln60_2 = add i10 %sext_ln60, i10 %zext_ln60_1" [Conv.cpp:60->CNN.cpp:36]   --->   Operation 40 'add' 'add_ln60_2' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln60_2 = zext i10 %add_ln60_2" [Conv.cpp:60->CNN.cpp:36]   --->   Operation 41 'zext' 'zext_ln60_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%OutPool0_addr = getelementptr i16 %OutPool0, i64 0, i64 %zext_ln60_2" [Conv.cpp:60->CNN.cpp:36]   --->   Operation 42 'getelementptr' 'OutPool0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [2/2] (1.23ns)   --->   "%OutPool0_load = load i10 %OutPool0_addr" [Conv.cpp:60->CNN.cpp:36]   --->   Operation 43 'load' 'OutPool0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 640> <RAM>
ST_2 : Operation 44 [1/1] (0.42ns)   --->   "%store_ln57 = store i3 %select_ln57_1, i3 %c" [Conv.cpp:57->CNN.cpp:36]   --->   Operation 44 'store' 'store_ln57' <Predicate = true> <Delay = 0.42>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 55 'ret' 'ret_ln0' <Predicate = (icmp_ln57)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.83>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @loop_for_3_channel_pad_2_loop_for_channel_pad_2_str"   --->   Operation 45 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 656, i64 656, i64 656"   --->   Operation 46 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%specpipeline_ln59 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_7" [Conv.cpp:59->CNN.cpp:36]   --->   Operation 47 'specpipeline' 'specpipeline_ln59' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node select_ln60)   --->   "%or_ln60 = or i1 %icmp_ln60, i1 %icmp_ln60_1" [Conv.cpp:60->CNN.cpp:36]   --->   Operation 48 'or' 'or_ln60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln60 = zext i10 %add_ln60" [Conv.cpp:60->CNN.cpp:36]   --->   Operation 49 'zext' 'zext_ln60' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%OutPadConv2_addr = getelementptr i16 %OutPadConv2, i64 0, i64 %zext_ln60" [Conv.cpp:60->CNN.cpp:36]   --->   Operation 50 'getelementptr' 'OutPadConv2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/2] (1.23ns)   --->   "%OutPool0_load = load i10 %OutPool0_addr" [Conv.cpp:60->CNN.cpp:36]   --->   Operation 51 'load' 'OutPool0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 640> <RAM>
ST_3 : Operation 52 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln60 = select i1 %or_ln60, i16 0, i16 %OutPool0_load" [Conv.cpp:60->CNN.cpp:36]   --->   Operation 52 'select' 'select_ln60' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (1.23ns)   --->   "%store_ln60 = store i16 %select_ln60, i10 %OutPadConv2_addr" [Conv.cpp:60->CNN.cpp:36]   --->   Operation 53 'store' 'store_ln60' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 656> <RAM>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln59 = br void %for.body4.i66" [Conv.cpp:59->CNN.cpp:36]   --->   Operation 54 'br' 'br_ln59' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ OutPadConv2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ OutPool0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
n                     (alloca           ) [ 0100]
c                     (alloca           ) [ 0110]
indvar_flatten27      (alloca           ) [ 0100]
store_ln0             (store            ) [ 0000]
store_ln57            (store            ) [ 0000]
store_ln59            (store            ) [ 0000]
br_ln0                (br               ) [ 0000]
indvar_flatten27_load (load             ) [ 0000]
icmp_ln57             (icmp             ) [ 0110]
add_ln57              (add              ) [ 0000]
br_ln57               (br               ) [ 0000]
n_load                (load             ) [ 0000]
icmp_ln59             (icmp             ) [ 0110]
select_ln57           (select           ) [ 0110]
tmp                   (partselect       ) [ 0000]
icmp_ln60             (icmp             ) [ 0111]
add_ln59              (add              ) [ 0000]
store_ln57            (store            ) [ 0000]
store_ln59            (store            ) [ 0000]
c_load                (load             ) [ 0000]
add_ln57_1            (add              ) [ 0000]
select_ln57_1         (select           ) [ 0000]
zext_ln59             (zext             ) [ 0000]
empty                 (trunc            ) [ 0000]
mul_ln59              (mul              ) [ 0000]
zext_ln59_1           (zext             ) [ 0000]
zext_ln59_2           (zext             ) [ 0000]
zext_ln59_3           (zext             ) [ 0000]
icmp_ln60_1           (icmp             ) [ 0101]
add_ln60              (add              ) [ 0101]
tmp5                  (bitconcatenate   ) [ 0000]
zext_ln60_1           (zext             ) [ 0000]
add_ln60_1            (add              ) [ 0000]
sext_ln60             (sext             ) [ 0000]
add_ln60_2            (add              ) [ 0000]
zext_ln60_2           (zext             ) [ 0000]
OutPool0_addr         (getelementptr    ) [ 0101]
store_ln57            (store            ) [ 0000]
specloopname_ln0      (specloopname     ) [ 0000]
speclooptripcount_ln0 (speclooptripcount) [ 0000]
specpipeline_ln59     (specpipeline     ) [ 0000]
or_ln60               (or               ) [ 0000]
zext_ln60             (zext             ) [ 0000]
OutPadConv2_addr      (getelementptr    ) [ 0000]
OutPool0_load         (load             ) [ 0000]
select_ln60           (select           ) [ 0000]
store_ln60            (store            ) [ 0000]
br_ln59               (br               ) [ 0000]
ret_ln0               (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="OutPadConv2">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OutPadConv2"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="OutPool0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OutPool0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i2.i2.i5"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="loop_for_3_channel_pad_2_loop_for_channel_pad_2_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="n_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="n/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="c_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="indvar_flatten27_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten27/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="OutPool0_addr_gep_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="16" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="0" index="2" bw="10" slack="0"/>
<pin id="74" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OutPool0_addr/2 "/>
</bind>
</comp>

<comp id="77" class="1004" name="grp_access_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="10" slack="0"/>
<pin id="79" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="80" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="81" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="OutPool0_load/2 "/>
</bind>
</comp>

<comp id="83" class="1004" name="OutPadConv2_addr_gep_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="16" slack="0"/>
<pin id="85" dir="0" index="1" bw="1" slack="0"/>
<pin id="86" dir="0" index="2" bw="10" slack="0"/>
<pin id="87" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OutPadConv2_addr/3 "/>
</bind>
</comp>

<comp id="90" class="1004" name="store_ln60_access_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="10" slack="0"/>
<pin id="92" dir="0" index="1" bw="16" slack="0"/>
<pin id="93" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="94" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln60/3 "/>
</bind>
</comp>

<comp id="96" class="1004" name="store_ln0_store_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="0" index="1" bw="10" slack="0"/>
<pin id="99" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="store_ln57_store_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="1" slack="0"/>
<pin id="103" dir="0" index="1" bw="3" slack="0"/>
<pin id="104" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln57/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="store_ln59_store_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="0" index="1" bw="8" slack="0"/>
<pin id="109" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln59/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="indvar_flatten27_load_load_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="10" slack="0"/>
<pin id="113" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten27_load/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="icmp_ln57_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="10" slack="0"/>
<pin id="116" dir="0" index="1" bw="10" slack="0"/>
<pin id="117" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln57/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="add_ln57_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="10" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln57/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="n_load_load_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="8" slack="0"/>
<pin id="128" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="n_load/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="icmp_ln59_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="8" slack="0"/>
<pin id="131" dir="0" index="1" bw="8" slack="0"/>
<pin id="132" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln59/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="select_ln57_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="1" slack="0"/>
<pin id="137" dir="0" index="1" bw="8" slack="0"/>
<pin id="138" dir="0" index="2" bw="8" slack="0"/>
<pin id="139" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln57/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="tmp_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="7" slack="0"/>
<pin id="145" dir="0" index="1" bw="8" slack="0"/>
<pin id="146" dir="0" index="2" bw="1" slack="0"/>
<pin id="147" dir="0" index="3" bw="4" slack="0"/>
<pin id="148" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="icmp_ln60_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="7" slack="0"/>
<pin id="155" dir="0" index="1" bw="7" slack="0"/>
<pin id="156" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln60/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="add_ln59_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="8" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln59/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="store_ln57_store_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="10" slack="0"/>
<pin id="167" dir="0" index="1" bw="10" slack="0"/>
<pin id="168" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln57/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="store_ln59_store_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="8" slack="0"/>
<pin id="172" dir="0" index="1" bw="8" slack="0"/>
<pin id="173" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln59/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="c_load_load_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="3" slack="1"/>
<pin id="177" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_load/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="add_ln57_1_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="3" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln57_1/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="select_ln57_1_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="1"/>
<pin id="186" dir="0" index="1" bw="3" slack="0"/>
<pin id="187" dir="0" index="2" bw="3" slack="0"/>
<pin id="188" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln57_1/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="zext_ln59_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="3" slack="0"/>
<pin id="193" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln59/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="empty_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="3" slack="0"/>
<pin id="197" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="mul_ln59_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="3" slack="0"/>
<pin id="201" dir="0" index="1" bw="9" slack="0"/>
<pin id="202" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln59/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="zext_ln59_1_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="9" slack="0"/>
<pin id="207" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln59_1/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="zext_ln59_2_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="8" slack="1"/>
<pin id="211" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln59_2/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="zext_ln59_3_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="8" slack="1"/>
<pin id="214" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln59_3/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="icmp_ln60_1_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="8" slack="1"/>
<pin id="217" dir="0" index="1" bw="8" slack="0"/>
<pin id="218" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln60_1/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="add_ln60_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="8" slack="0"/>
<pin id="222" dir="0" index="1" bw="9" slack="0"/>
<pin id="223" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60/2 "/>
</bind>
</comp>

<comp id="226" class="1004" name="tmp5_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="9" slack="0"/>
<pin id="228" dir="0" index="1" bw="2" slack="0"/>
<pin id="229" dir="0" index="2" bw="2" slack="0"/>
<pin id="230" dir="0" index="3" bw="1" slack="0"/>
<pin id="231" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp5/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="zext_ln60_1_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="9" slack="0"/>
<pin id="238" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60_1/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="add_ln60_1_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="8" slack="0"/>
<pin id="242" dir="0" index="1" bw="2" slack="0"/>
<pin id="243" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60_1/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="sext_ln60_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="9" slack="0"/>
<pin id="248" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln60/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="add_ln60_2_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="9" slack="0"/>
<pin id="252" dir="0" index="1" bw="9" slack="0"/>
<pin id="253" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln60_2/2 "/>
</bind>
</comp>

<comp id="256" class="1004" name="zext_ln60_2_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="10" slack="0"/>
<pin id="258" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60_2/2 "/>
</bind>
</comp>

<comp id="261" class="1004" name="store_ln57_store_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="3" slack="0"/>
<pin id="263" dir="0" index="1" bw="3" slack="1"/>
<pin id="264" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln57/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="or_ln60_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="2"/>
<pin id="268" dir="0" index="1" bw="1" slack="1"/>
<pin id="269" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln60/3 "/>
</bind>
</comp>

<comp id="270" class="1004" name="zext_ln60_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="10" slack="1"/>
<pin id="272" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60/3 "/>
</bind>
</comp>

<comp id="274" class="1004" name="select_ln60_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="0"/>
<pin id="276" dir="0" index="1" bw="16" slack="0"/>
<pin id="277" dir="0" index="2" bw="16" slack="0"/>
<pin id="278" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln60/3 "/>
</bind>
</comp>

<comp id="283" class="1005" name="n_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="8" slack="0"/>
<pin id="285" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="n "/>
</bind>
</comp>

<comp id="290" class="1005" name="c_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="3" slack="0"/>
<pin id="292" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="297" class="1005" name="indvar_flatten27_reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="10" slack="0"/>
<pin id="299" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten27 "/>
</bind>
</comp>

<comp id="304" class="1005" name="icmp_ln57_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="1"/>
<pin id="306" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln57 "/>
</bind>
</comp>

<comp id="308" class="1005" name="icmp_ln59_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="1"/>
<pin id="310" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln59 "/>
</bind>
</comp>

<comp id="313" class="1005" name="select_ln57_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="8" slack="1"/>
<pin id="315" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln57 "/>
</bind>
</comp>

<comp id="320" class="1005" name="icmp_ln60_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="2"/>
<pin id="322" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln60 "/>
</bind>
</comp>

<comp id="325" class="1005" name="icmp_ln60_1_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="1" slack="1"/>
<pin id="327" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln60_1 "/>
</bind>
</comp>

<comp id="330" class="1005" name="add_ln60_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="10" slack="1"/>
<pin id="332" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln60 "/>
</bind>
</comp>

<comp id="335" class="1005" name="OutPool0_addr_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="10" slack="1"/>
<pin id="337" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="OutPool0_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="4" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="4" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="4" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="75"><net_src comp="2" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="38" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="82"><net_src comp="70" pin="3"/><net_sink comp="77" pin=0"/></net>

<net id="88"><net_src comp="0" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="89"><net_src comp="38" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="95"><net_src comp="83" pin="3"/><net_sink comp="90" pin=0"/></net>

<net id="100"><net_src comp="6" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="105"><net_src comp="8" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="110"><net_src comp="10" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="118"><net_src comp="111" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="12" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="111" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="14" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="133"><net_src comp="126" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="134"><net_src comp="16" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="140"><net_src comp="129" pin="2"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="10" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="142"><net_src comp="126" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="149"><net_src comp="18" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="150"><net_src comp="135" pin="3"/><net_sink comp="143" pin=1"/></net>

<net id="151"><net_src comp="4" pin="0"/><net_sink comp="143" pin=2"/></net>

<net id="152"><net_src comp="20" pin="0"/><net_sink comp="143" pin=3"/></net>

<net id="157"><net_src comp="143" pin="4"/><net_sink comp="153" pin=0"/></net>

<net id="158"><net_src comp="22" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="163"><net_src comp="135" pin="3"/><net_sink comp="159" pin=0"/></net>

<net id="164"><net_src comp="24" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="169"><net_src comp="120" pin="2"/><net_sink comp="165" pin=0"/></net>

<net id="174"><net_src comp="159" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="182"><net_src comp="175" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="26" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="189"><net_src comp="178" pin="2"/><net_sink comp="184" pin=1"/></net>

<net id="190"><net_src comp="175" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="194"><net_src comp="184" pin="3"/><net_sink comp="191" pin=0"/></net>

<net id="198"><net_src comp="184" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="203"><net_src comp="191" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="204"><net_src comp="28" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="208"><net_src comp="199" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="219"><net_src comp="30" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="224"><net_src comp="209" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="205" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="232"><net_src comp="32" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="233"><net_src comp="195" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="234"><net_src comp="195" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="235"><net_src comp="34" pin="0"/><net_sink comp="226" pin=3"/></net>

<net id="239"><net_src comp="226" pin="4"/><net_sink comp="236" pin=0"/></net>

<net id="244"><net_src comp="212" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="36" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="249"><net_src comp="240" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="254"><net_src comp="246" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="236" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="259"><net_src comp="250" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="265"><net_src comp="184" pin="3"/><net_sink comp="261" pin=0"/></net>

<net id="273"><net_src comp="270" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="279"><net_src comp="266" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="280"><net_src comp="56" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="281"><net_src comp="77" pin="3"/><net_sink comp="274" pin=2"/></net>

<net id="282"><net_src comp="274" pin="3"/><net_sink comp="90" pin=1"/></net>

<net id="286"><net_src comp="58" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="106" pin=1"/></net>

<net id="288"><net_src comp="283" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="289"><net_src comp="283" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="293"><net_src comp="62" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="101" pin=1"/></net>

<net id="295"><net_src comp="290" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="296"><net_src comp="290" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="300"><net_src comp="66" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="301"><net_src comp="297" pin="1"/><net_sink comp="96" pin=1"/></net>

<net id="302"><net_src comp="297" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="303"><net_src comp="297" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="307"><net_src comp="114" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="311"><net_src comp="129" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="316"><net_src comp="135" pin="3"/><net_sink comp="313" pin=0"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="318"><net_src comp="313" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="319"><net_src comp="313" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="323"><net_src comp="153" pin="2"/><net_sink comp="320" pin=0"/></net>

<net id="324"><net_src comp="320" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="328"><net_src comp="215" pin="2"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="333"><net_src comp="220" pin="2"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="338"><net_src comp="70" pin="3"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="77" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: OutPadConv2 | {3 }
 - Input state : 
	Port: CNN_Pipeline_loop_for_3_channel_pad_2_loop_for_channel_pad_2 : OutPool0 | {2 3 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln57 : 1
		store_ln59 : 1
		indvar_flatten27_load : 1
		icmp_ln57 : 2
		add_ln57 : 2
		br_ln57 : 3
		n_load : 1
		icmp_ln59 : 2
		select_ln57 : 3
		tmp : 4
		icmp_ln60 : 5
		add_ln59 : 4
		store_ln57 : 3
		store_ln59 : 5
	State 2
		add_ln57_1 : 1
		select_ln57_1 : 2
		zext_ln59 : 3
		empty : 3
		mul_ln59 : 4
		zext_ln59_1 : 5
		add_ln60 : 6
		tmp5 : 4
		zext_ln60_1 : 5
		add_ln60_1 : 1
		sext_ln60 : 2
		add_ln60_2 : 6
		zext_ln60_2 : 7
		OutPool0_addr : 8
		OutPool0_load : 9
		store_ln57 : 3
	State 3
		OutPadConv2_addr : 1
		select_ln60 : 1
		store_ln60 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |   DSP   |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|          |    add_ln57_fu_120   |    0    |    0    |    17   |
|          |    add_ln59_fu_159   |    0    |    0    |    15   |
|    add   |   add_ln57_1_fu_178  |    0    |    0    |    10   |
|          |    add_ln60_fu_220   |    0    |    0    |    16   |
|          |   add_ln60_1_fu_240  |    0    |    0    |    15   |
|          |   add_ln60_2_fu_250  |    0    |    0    |    16   |
|----------|----------------------|---------|---------|---------|
|          |   icmp_ln57_fu_114   |    0    |    0    |    17   |
|   icmp   |   icmp_ln59_fu_129   |    0    |    0    |    15   |
|          |   icmp_ln60_fu_153   |    0    |    0    |    14   |
|          |  icmp_ln60_1_fu_215  |    0    |    0    |    15   |
|----------|----------------------|---------|---------|---------|
|    mul   |    mul_ln59_fu_199   |    0    |    0    |    50   |
|----------|----------------------|---------|---------|---------|
|          |  select_ln57_fu_135  |    0    |    0    |    8    |
|  select  | select_ln57_1_fu_184 |    0    |    0    |    3    |
|          |  select_ln60_fu_274  |    0    |    0    |    16   |
|----------|----------------------|---------|---------|---------|
|    or    |    or_ln60_fu_266    |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|partselect|      tmp_fu_143      |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   zext_ln59_fu_191   |    0    |    0    |    0    |
|          |  zext_ln59_1_fu_205  |    0    |    0    |    0    |
|          |  zext_ln59_2_fu_209  |    0    |    0    |    0    |
|   zext   |  zext_ln59_3_fu_212  |    0    |    0    |    0    |
|          |  zext_ln60_1_fu_236  |    0    |    0    |    0    |
|          |  zext_ln60_2_fu_256  |    0    |    0    |    0    |
|          |   zext_ln60_fu_270   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   trunc  |     empty_fu_195     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|bitconcatenate|      tmp5_fu_226     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   sext   |   sext_ln60_fu_246   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    0    |    0    |   229   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|  OutPool0_addr_reg_335 |   10   |
|    add_ln60_reg_330    |   10   |
|        c_reg_290       |    3   |
|    icmp_ln57_reg_304   |    1   |
|    icmp_ln59_reg_308   |    1   |
|   icmp_ln60_1_reg_325  |    1   |
|    icmp_ln60_reg_320   |    1   |
|indvar_flatten27_reg_297|   10   |
|        n_reg_283       |    8   |
|   select_ln57_reg_313  |    8   |
+------------------------+--------+
|          Total         |   53   |
+------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_77 |  p0  |   2  |  10  |   20   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   20   ||  0.427  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |    0   |   229  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |    9   |
|  Register |    -   |    -   |   53   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    0   |   53   |   238  |
+-----------+--------+--------+--------+--------+
