DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "std_logic_arith"
)
(DmPackageRef
library "ieee"
unitName "std_logic_unsigned"
)
]
libraryRefs [
"ieee"
]
)
version "25.1"
appVersion "2012.1 (Build 6)"
model (Symbol
commonDM (CommonDM
ldm (LogicalDM
suid 106,0
usingSuid 1
emptyRow *1 (LEmptyRow
)
uid 53,0
optionalChildren [
*2 (RefLabelRowHdr
)
*3 (TitleRowHdr
)
*4 (FilterRowHdr
)
*5 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*6 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*7 (GroupColHdr
tm "GroupColHdrMgr"
)
*8 (NameColHdr
tm "NameColHdrMgr"
)
*9 (ModeColHdr
tm "ModeColHdrMgr"
)
*10 (TypeColHdr
tm "TypeColHdrMgr"
)
*11 (BoundsColHdr
tm "BoundsColHdrMgr"
)
*12 (InitColHdr
tm "InitColHdrMgr"
)
*13 (EolColHdr
tm "EolColHdrMgr"
)
*14 (LogPort
port (LogicalPort
decl (Decl
n "reg_com_enable_i"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 14
suid 1,0
)
)
uid 109,0
)
*15 (LogPort
port (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 1
suid 10,0
)
)
uid 127,0
)
*16 (LogPort
port (LogicalPort
decl (Decl
n "reg_control_i"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 15
suid 17,0
)
)
uid 141,0
)
*17 (LogPort
port (LogicalPort
m 1
decl (Decl
n "ibst_noise_o"
t "std_logic"
o 39
suid 18,0
)
)
uid 143,0
)
*18 (LogPort
port (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 16
suid 20,0
)
)
uid 147,0
)
*19 (LogPort
port (LogicalPort
m 1
decl (Decl
n "ibst_com_o"
t "std_logic"
o 37
suid 21,0
)
)
uid 149,0
)
*20 (LogPort
port (LogicalPort
m 1
decl (Decl
n "ibst_l1r_o"
t "std_logic"
o 38
suid 23,0
)
)
uid 153,0
)
*21 (LogPort
port (LogicalPort
decl (Decl
n "com_i"
t "std_logic"
o 4
suid 70,0
)
)
uid 2203,0
)
*22 (LogPort
port (LogicalPort
decl (Decl
n "l1r_i"
t "std_logic"
o 13
suid 71,0
)
)
uid 2279,0
)
*23 (LogPort
port (LogicalPort
decl (Decl
n "clk40_i"
t "std_logic"
o 2
suid 73,0
)
)
uid 2661,0
)
*24 (LogPort
port (LogicalPort
decl (Decl
n "clk_bco_i"
t "std_logic"
o 3
suid 76,0
)
)
uid 3074,0
)
*25 (LogPort
port (LogicalPort
m 1
decl (Decl
n "ibepp0_clk_po"
t "std_logic"
eolc "CLK (J33.3) CLKL (J26.C4)"
o 20
suid 79,0
)
)
uid 3670,0
)
*26 (LogPort
port (LogicalPort
decl (Decl
n "ibepp1_data0_pi"
t "std_logic"
eolc "ID0_0 (J32.13/J33.9) ID0_0_BUF (J26.G3)"
o 10
suid 80,0
)
)
uid 3672,0
)
*27 (LogPort
port (LogicalPort
m 1
decl (Decl
n "ibepp1_lone_po"
t "std_logic"
eolc "LONE (J32.9/J33.5) LONE_IN (J26.E3)"
o 36
suid 81,0
)
)
uid 3674,0
)
*28 (LogPort
port (LogicalPort
m 1
decl (Decl
n "ibepp1_hrst_mo"
t "std_logic"
eolc "HARDRESETB (J32.6/J33.14) HRSTB (J26.B3)"
o 33
suid 82,0
)
)
uid 3676,0
)
*29 (LogPort
port (LogicalPort
m 1
decl (Decl
n "ibepp0_lone_mo"
t "std_logic"
eolc "LONEB (J32.10/J33.6) LONE_INB (J26.F3)"
o 25
suid 83,0
)
)
uid 3678,0
)
*30 (LogPort
port (LogicalPort
m 1
decl (Decl
n "ibepp1_bc_po"
t "std_logic"
eolc "CLK (J33.3) CLKL (J26.C4)"
o 28
suid 84,0
)
)
uid 3680,0
)
*31 (LogPort
port (LogicalPort
m 1
decl (Decl
n "ibepp0_com_po"
t "std_logic"
eolc "COMMAND (J32.5/J33.1) COM_IN (J26.C3)"
o 22
suid 85,0
)
)
uid 3682,0
)
*32 (LogPort
port (LogicalPort
m 1
decl (Decl
n "ibepp1_hrst_po"
t "std_logic"
eolc "HARDRESET (J32.5/J33.13) HRST (J26.A3)"
o 34
suid 86,0
)
)
uid 3684,0
)
*33 (LogPort
port (LogicalPort
m 1
decl (Decl
n "ibepp0_com_mo"
t "std_logic"
eolc "COMMANB (J32.6/J33.2) COM_INB (J26.D3)"
o 21
suid 87,0
)
)
uid 3686,0
)
*34 (LogPort
port (LogicalPort
m 1
decl (Decl
n "ibepp0_lone_po"
t "std_logic"
eolc "LONE (J32.9/J33.5) LONE_IN (J26.E3)"
o 26
suid 88,0
)
)
uid 3688,0
)
*35 (LogPort
port (LogicalPort
m 1
decl (Decl
n "ibepp1_bc_mo"
t "std_logic"
eolc "CLKB (J33.4) CLKLB (J26.D4)"
o 27
suid 89,0
)
)
uid 3690,0
)
*36 (LogPort
port (LogicalPort
decl (Decl
n "ibepp1_data1_mi"
t "std_logic"
eolc "ID0_1B (J33.12) ID0_1B_BUF (J26.B4)"
o 11
suid 90,0
)
)
uid 3692,0
)
*37 (LogPort
port (LogicalPort
m 1
decl (Decl
n "ibepp0_bc_po"
t "std_logic"
eolc "CLK (J33.3) CLKL (J26.C4)"
o 18
suid 91,0
)
)
uid 3694,0
)
*38 (LogPort
port (LogicalPort
m 1
decl (Decl
n "ibepp0_hrst_mo"
t "std_logic"
eolc "HARDRESETB (J32.6/J33.14) HRSTB (J26.B3)"
o 23
suid 92,0
)
)
uid 3696,0
)
*39 (LogPort
port (LogicalPort
m 1
decl (Decl
n "ibepp0_bc_mo"
t "std_logic"
eolc "CLKB (J33.4) CLKLB (J26.D4)"
o 17
suid 93,0
)
)
uid 3698,0
)
*40 (LogPort
port (LogicalPort
m 1
decl (Decl
n "ibepp1_com_po"
t "std_logic"
eolc "COMMAND (J32.5/J33.1) COM_IN (J26.C3)"
o 32
suid 94,0
)
)
uid 3700,0
)
*41 (LogPort
port (LogicalPort
decl (Decl
n "ibepp0_data0_pi"
t "std_logic"
eolc "ID0_0 (J32.13/J33.9) ID0_0_BUF (J26.G3)"
o 6
suid 95,0
)
)
uid 3702,0
)
*42 (LogPort
port (LogicalPort
decl (Decl
n "ibepp1_data0_mi"
t "std_logic"
eolc "ID0_0B (J32.14/J33.10) ID0_0B_BUF (J26.H3)"
o 9
suid 96,0
)
)
uid 3704,0
)
*43 (LogPort
port (LogicalPort
decl (Decl
n "ibepp1_data1_pi"
t "std_logic"
eolc "ID0_1 (J33.11) ID0_1_BUF (J26.A4)"
o 12
suid 97,0
)
)
uid 3706,0
)
*44 (LogPort
port (LogicalPort
decl (Decl
n "ibepp0_data0_mi"
t "std_logic"
eolc "ID0_0B (J32.14/J33.10) ID0_0B_BUF (J26.H3)"
o 5
suid 98,0
)
)
uid 3708,0
)
*45 (LogPort
port (LogicalPort
decl (Decl
n "ibepp0_data1_mi"
t "std_logic"
eolc "ID0_1B (J33.12) ID0_1B_BUF (J26.B4)"
o 7
suid 99,0
)
)
uid 3710,0
)
*46 (LogPort
port (LogicalPort
m 1
decl (Decl
n "ibepp1_clk_po"
t "std_logic"
eolc "BC (J32.3/J33.7) SW_CLK (J26.E4)"
o 30
suid 100,0
)
)
uid 3712,0
)
*47 (LogPort
port (LogicalPort
m 1
decl (Decl
n "ibepp1_com_mo"
t "std_logic"
eolc "COMMANB (J32.6/J33.2) COM_INB (J26.D3)"
o 31
suid 101,0
)
)
uid 3714,0
)
*48 (LogPort
port (LogicalPort
m 1
decl (Decl
n "ibepp1_clk_mo"
t "std_logic"
eolc "BCB (J32.4/J33.8) SW_CLKB (J26.F4)"
o 29
suid 102,0
)
)
uid 3716,0
)
*49 (LogPort
port (LogicalPort
m 1
decl (Decl
n "ibepp0_clk_mo"
t "std_logic"
eolc "CLKB (J33.4) CLKLB (J26.D4)"
o 19
suid 103,0
)
)
uid 3718,0
)
*50 (LogPort
port (LogicalPort
m 1
decl (Decl
n "ibepp0_hrst_po"
t "std_logic"
eolc "HARDRESET (J32.5/J33.13) HRST (J26.A3)"
o 24
suid 104,0
)
)
uid 3720,0
)
*51 (LogPort
port (LogicalPort
m 1
decl (Decl
n "ibepp1_lone_mo"
t "std_logic"
eolc "LONEB (J32.10/J33.6) LONE_INB (J26.F3)"
o 35
suid 105,0
)
)
uid 3722,0
)
*52 (LogPort
port (LogicalPort
decl (Decl
n "ibepp0_data1_pi"
t "std_logic"
eolc "ID0_1 (J33.11) ID0_1_BUF (J26.A4)"
o 8
suid 106,0
)
)
uid 3724,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 66,0
optionalChildren [
*53 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *54 (MRCItem
litem &1
pos 3
dimension 20
)
uid 68,0
optionalChildren [
*55 (MRCItem
litem &2
pos 0
dimension 20
uid 69,0
)
*56 (MRCItem
litem &3
pos 1
dimension 23
uid 70,0
)
*57 (MRCItem
litem &4
pos 2
hidden 1
dimension 20
uid 71,0
)
*58 (MRCItem
litem &14
pos 3
dimension 20
uid 108,0
)
*59 (MRCItem
litem &15
pos 4
dimension 20
uid 126,0
)
*60 (MRCItem
litem &16
pos 5
dimension 20
uid 140,0
)
*61 (MRCItem
litem &17
pos 0
dimension 20
uid 142,0
)
*62 (MRCItem
litem &18
pos 6
dimension 20
uid 146,0
)
*63 (MRCItem
litem &19
pos 1
dimension 20
uid 148,0
)
*64 (MRCItem
litem &20
pos 2
dimension 20
uid 152,0
)
*65 (MRCItem
litem &21
pos 7
dimension 20
uid 2202,0
)
*66 (MRCItem
litem &22
pos 8
dimension 20
uid 2278,0
)
*67 (MRCItem
litem &23
pos 9
dimension 20
uid 2660,0
)
*68 (MRCItem
litem &24
pos 10
dimension 20
uid 3073,0
)
*69 (MRCItem
litem &25
pos 37
dimension 20
uid 3669,0
)
*70 (MRCItem
litem &26
pos 11
dimension 20
uid 3671,0
)
*71 (MRCItem
litem &27
pos 12
dimension 20
uid 3673,0
)
*72 (MRCItem
litem &28
pos 13
dimension 20
uid 3675,0
)
*73 (MRCItem
litem &29
pos 14
dimension 20
uid 3677,0
)
*74 (MRCItem
litem &30
pos 15
dimension 20
uid 3679,0
)
*75 (MRCItem
litem &31
pos 16
dimension 20
uid 3681,0
)
*76 (MRCItem
litem &32
pos 17
dimension 20
uid 3683,0
)
*77 (MRCItem
litem &33
pos 18
dimension 20
uid 3685,0
)
*78 (MRCItem
litem &34
pos 19
dimension 20
uid 3687,0
)
*79 (MRCItem
litem &35
pos 20
dimension 20
uid 3689,0
)
*80 (MRCItem
litem &36
pos 21
dimension 20
uid 3691,0
)
*81 (MRCItem
litem &37
pos 22
dimension 20
uid 3693,0
)
*82 (MRCItem
litem &38
pos 23
dimension 20
uid 3695,0
)
*83 (MRCItem
litem &39
pos 24
dimension 20
uid 3697,0
)
*84 (MRCItem
litem &40
pos 25
dimension 20
uid 3699,0
)
*85 (MRCItem
litem &41
pos 26
dimension 20
uid 3701,0
)
*86 (MRCItem
litem &42
pos 27
dimension 20
uid 3703,0
)
*87 (MRCItem
litem &43
pos 28
dimension 20
uid 3705,0
)
*88 (MRCItem
litem &44
pos 29
dimension 20
uid 3707,0
)
*89 (MRCItem
litem &45
pos 30
dimension 20
uid 3709,0
)
*90 (MRCItem
litem &46
pos 31
dimension 20
uid 3711,0
)
*91 (MRCItem
litem &47
pos 32
dimension 20
uid 3713,0
)
*92 (MRCItem
litem &48
pos 33
dimension 20
uid 3715,0
)
*93 (MRCItem
litem &49
pos 38
dimension 20
uid 3717,0
)
*94 (MRCItem
litem &50
pos 34
dimension 20
uid 3719,0
)
*95 (MRCItem
litem &51
pos 35
dimension 20
uid 3721,0
)
*96 (MRCItem
litem &52
pos 36
dimension 20
uid 3723,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 72,0
optionalChildren [
*97 (MRCItem
litem &5
pos 0
dimension 20
uid 73,0
)
*98 (MRCItem
litem &7
pos 1
dimension 50
uid 74,0
)
*99 (MRCItem
litem &8
pos 2
dimension 100
uid 75,0
)
*100 (MRCItem
litem &9
pos 3
dimension 50
uid 76,0
)
*101 (MRCItem
litem &10
pos 4
dimension 100
uid 77,0
)
*102 (MRCItem
litem &11
pos 5
dimension 100
uid 78,0
)
*103 (MRCItem
litem &12
pos 6
dimension 50
uid 79,0
)
*104 (MRCItem
litem &13
pos 7
dimension 80
uid 80,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 67,0
vaOverrides [
]
)
]
)
uid 52,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *105 (LEmptyRow
)
uid 82,0
optionalChildren [
*106 (RefLabelRowHdr
)
*107 (TitleRowHdr
)
*108 (FilterRowHdr
)
*109 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*110 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*111 (GroupColHdr
tm "GroupColHdrMgr"
)
*112 (NameColHdr
tm "GenericNameColHdrMgr"
)
*113 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*114 (InitColHdr
tm "GenericValueColHdrMgr"
)
*115 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*116 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 94,0
optionalChildren [
*117 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *118 (MRCItem
litem &105
pos 3
dimension 20
)
uid 96,0
optionalChildren [
*119 (MRCItem
litem &106
pos 0
dimension 20
uid 97,0
)
*120 (MRCItem
litem &107
pos 1
dimension 23
uid 98,0
)
*121 (MRCItem
litem &108
pos 2
hidden 1
dimension 20
uid 99,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 100,0
optionalChildren [
*122 (MRCItem
litem &109
pos 0
dimension 20
uid 101,0
)
*123 (MRCItem
litem &111
pos 1
dimension 50
uid 102,0
)
*124 (MRCItem
litem &112
pos 2
dimension 100
uid 103,0
)
*125 (MRCItem
litem &113
pos 3
dimension 100
uid 104,0
)
*126 (MRCItem
litem &114
pos 4
dimension 50
uid 105,0
)
*127 (MRCItem
litem &115
pos 5
dimension 50
uid 106,0
)
*128 (MRCItem
litem &116
pos 6
dimension 80
uid 107,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 95,0
vaOverrides [
]
)
]
)
uid 81,0
type 1
)
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "/home/warren/slhc/trunk/hds_project/../hsio/src"
)
(vvPair
variable "HDSDir"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds"
)
(vvPair
variable "SideDataDesignDir"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/top_outputs_testy/symbol.sb.info"
)
(vvPair
variable "SideDataUserDir"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/top_outputs_testy/symbol.sb.user"
)
(vvPair
variable "SourceDir"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "symbol"
)
(vvPair
variable "config"
value "%(unit)_config"
)
(vvPair
variable "d"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/top_outputs_testy"
)
(vvPair
variable "d_logical"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/top_outputs_testy"
)
(vvPair
variable "date"
value "02/20/13"
)
(vvPair
variable "day"
value "Wed"
)
(vvPair
variable "day_long"
value "Wednesday"
)
(vvPair
variable "dd"
value "20"
)
(vvPair
variable "entity_name"
value "top_outputs_testy"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "symbol.sb"
)
(vvPair
variable "f_logical"
value "symbol.sb"
)
(vvPair
variable "f_noext"
value "symbol"
)
(vvPair
variable "group"
value "man"
)
(vvPair
variable "host"
value "pc140.hep.ucl.ac.uk"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "hsio"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HDS_PROJECT_DIR/../hsio/designcheck"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/../hsio/sim/work"
)
(vvPair
variable "library_downstream_PrecisionSynthesisDataPrep"
value "$HDS_PROJECT_DIR/../hsio/ps"
)
(vvPair
variable "mm"
value "02"
)
(vvPair
variable "module_name"
value "top_outputs_testy"
)
(vvPair
variable "month"
value "Feb"
)
(vvPair
variable "month_long"
value "February"
)
(vvPair
variable "p"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/top_outputs_testy/symbol.sb"
)
(vvPair
variable "p_logical"
value "/home/warren/slhc/trunk/hds_project/../hsio/hds/top_outputs_testy/symbol.sb"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hsio"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "$HDS_HOME/../Modeltech/linux_x86_64"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "$HDS_HOME/../Precision/Mgc_home/bin"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "sb"
)
(vvPair
variable "this_file"
value "symbol"
)
(vvPair
variable "this_file_logical"
value "symbol"
)
(vvPair
variable "time"
value "12:09:57"
)
(vvPair
variable "unit"
value "top_outputs_testy"
)
(vvPair
variable "user"
value "warren"
)
(vvPair
variable "version"
value "2012.1 (Build 6)"
)
(vvPair
variable "view"
value "symbol"
)
(vvPair
variable "year"
value "2013"
)
(vvPair
variable "yy"
value "13"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 51,0
optionalChildren [
*129 (SymbolBody
uid 8,0
optionalChildren [
*130 (CptPort
uid 154,0
ps "OnEdgeStrategy"
shape (Triangle
uid 155,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,36625,15000,37375"
)
tg (CPTG
uid 156,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 157,0
va (VaSet
)
xt "16000,36500,26200,37500"
st "reg_com_enable_i : (15:0)"
blo "16000,37300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 158,0
va (VaSet
)
xt "44000,15000,66600,16000"
st "reg_com_enable_i : in     std_logic_vector (15 DOWNTO 0) ;
"
)
thePort (LogicalPort
decl (Decl
n "reg_com_enable_i"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 14
suid 1,0
)
)
)
*131 (CptPort
uid 199,0
ps "OnEdgeStrategy"
shape (Triangle
uid 200,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,15625,15000,16375"
)
tg (CPTG
uid 201,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 202,0
va (VaSet
)
xt "16000,15500,17000,16500"
st "clk"
blo "16000,16300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 203,0
va (VaSet
)
xt "44000,2000,54500,3000"
st "clk              : in     std_logic  ;
"
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_logic"
o 1
suid 10,0
)
)
)
*132 (CptPort
uid 234,0
ps "OnEdgeStrategy"
shape (Triangle
uid 235,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,35625,15000,36375"
)
tg (CPTG
uid 236,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 237,0
va (VaSet
)
xt "16000,35500,24500,36500"
st "reg_control_i : (15:0)"
blo "16000,36300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 238,0
va (VaSet
)
xt "44000,16000,65500,17000"
st "reg_control_i    : in     std_logic_vector (15 DOWNTO 0) ;
"
)
thePort (LogicalPort
decl (Decl
n "reg_control_i"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 15
suid 17,0
)
)
)
*133 (CptPort
uid 239,0
ps "OnEdgeStrategy"
shape (Triangle
uid 240,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "38000,18625,38750,19375"
)
tg (CPTG
uid 241,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 242,0
va (VaSet
)
xt "31600,18500,37000,19500"
st "ibst_noise_o"
ju 2
blo "37000,19300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 243,0
va (VaSet
)
xt "44000,40000,56500,41000"
st "ibst_noise_o     : out    std_logic 
"
)
thePort (LogicalPort
m 1
decl (Decl
n "ibst_noise_o"
t "std_logic"
o 39
suid 18,0
)
)
)
*134 (CptPort
uid 249,0
ps "OnEdgeStrategy"
shape (Triangle
uid 250,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,16625,15000,17375"
)
tg (CPTG
uid 251,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 252,0
va (VaSet
)
xt "16000,16500,17000,17500"
st "rst"
blo "16000,17300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 253,0
va (VaSet
)
xt "44000,17000,54500,18000"
st "rst              : in     std_logic  ;
"
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 16
suid 20,0
)
)
)
*135 (CptPort
uid 254,0
ps "OnEdgeStrategy"
shape (Triangle
uid 255,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "38000,16625,38750,17375"
)
tg (CPTG
uid 256,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 257,0
va (VaSet
)
xt "32100,16500,37000,17500"
st "ibst_com_o"
ju 2
blo "37000,17300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 258,0
va (VaSet
)
xt "44000,38000,56800,39000"
st "ibst_com_o       : out    std_logic  ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "ibst_com_o"
t "std_logic"
o 37
suid 21,0
)
)
)
*136 (CptPort
uid 264,0
ps "OnEdgeStrategy"
shape (Triangle
uid 265,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "38000,15625,38750,16375"
)
tg (CPTG
uid 266,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 267,0
va (VaSet
)
xt "32600,15500,37000,16500"
st "ibst_l1r_o"
ju 2
blo "37000,16300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 268,0
va (VaSet
)
xt "44000,39000,56300,40000"
st "ibst_l1r_o       : out    std_logic  ;
"
)
thePort (LogicalPort
m 1
decl (Decl
n "ibst_l1r_o"
t "std_logic"
o 38
suid 23,0
)
)
)
*137 (CptPort
uid 2204,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2205,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,24625,15000,25375"
)
tg (CPTG
uid 2206,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2207,0
va (VaSet
)
xt "16000,24500,18200,25500"
st "com_i"
blo "16000,25300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 2208,0
va (VaSet
)
xt "44000,5000,55300,6000"
st "com_i            : in     std_logic  ;
"
)
thePort (LogicalPort
decl (Decl
n "com_i"
t "std_logic"
o 4
suid 70,0
)
)
)
*138 (CptPort
uid 2280,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2281,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,25625,15000,26375"
)
tg (CPTG
uid 2282,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2283,0
va (VaSet
)
xt "16000,25500,17700,26500"
st "l1r_i"
blo "16000,26300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 2284,0
va (VaSet
)
xt "44000,14000,54800,15000"
st "l1r_i            : in     std_logic  ;
"
)
thePort (LogicalPort
decl (Decl
n "l1r_i"
t "std_logic"
o 13
suid 71,0
)
)
)
*139 (CptPort
uid 2662,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2663,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,21625,15000,22375"
)
tg (CPTG
uid 2664,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2665,0
va (VaSet
)
xt "16000,21500,18700,22500"
st "clk40_i"
blo "16000,22300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 2666,0
va (VaSet
)
xt "44000,3000,55400,4000"
st "clk40_i          : in     std_logic  ;
"
)
thePort (LogicalPort
decl (Decl
n "clk40_i"
t "std_logic"
o 2
suid 73,0
)
)
)
*140 (CptPort
uid 3075,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3076,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,37625,15000,38375"
)
tg (CPTG
uid 3077,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3078,0
va (VaSet
)
xt "16000,37500,19600,38500"
st "clk_bco_i"
blo "16000,38300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 3079,0
va (VaSet
)
xt "44000,4000,55900,5000"
st "clk_bco_i        : in     std_logic  ;
"
)
thePort (LogicalPort
decl (Decl
n "clk_bco_i"
t "std_logic"
o 3
suid 76,0
)
)
)
*141 (CptPort
uid 3725,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3726,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "38000,19625,38750,20375"
)
tg (CPTG
uid 3727,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3728,0
va (VaSet
)
xt "30900,19500,37000,20500"
st "ibepp0_clk_po"
ju 2
blo "37000,20300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 3729,0
va (VaSet
)
xt "44000,21000,68900,22000"
st "ibepp0_clk_po    : out    std_logic  ; -- CLK (J33.3) CLKL (J26.C4)
"
)
thePort (LogicalPort
m 1
decl (Decl
n "ibepp0_clk_po"
t "std_logic"
eolc "CLK (J33.3) CLKL (J26.C4)"
o 20
suid 79,0
)
)
)
*142 (CptPort
uid 3730,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3731,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,38625,15000,39375"
)
tg (CPTG
uid 3732,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3733,0
va (VaSet
)
xt "16000,38500,22900,39500"
st "ibepp1_data0_pi"
blo "16000,39300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 3734,0
va (VaSet
)
xt "44000,11000,74700,12000"
st "ibepp1_data0_pi  : in     std_logic  ; -- ID0_0 (J32.13/J33.9) ID0_0_BUF (J26.G3)
"
)
thePort (LogicalPort
decl (Decl
n "ibepp1_data0_pi"
t "std_logic"
eolc "ID0_0 (J32.13/J33.9) ID0_0_BUF (J26.G3)"
o 10
suid 80,0
)
)
)
*143 (CptPort
uid 3735,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3736,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "38000,20625,38750,21375"
)
tg (CPTG
uid 3737,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3738,0
va (VaSet
)
xt "30300,20500,37000,21500"
st "ibepp1_lone_po"
ju 2
blo "37000,21300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 3739,0
va (VaSet
)
xt "44000,37000,73600,38000"
st "ibepp1_lone_po   : out    std_logic  ; -- LONE (J32.9/J33.5) LONE_IN (J26.E3)
"
)
thePort (LogicalPort
m 1
decl (Decl
n "ibepp1_lone_po"
t "std_logic"
eolc "LONE (J32.9/J33.5) LONE_IN (J26.E3)"
o 36
suid 81,0
)
)
)
*144 (CptPort
uid 3740,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3741,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "38000,21625,38750,22375"
)
tg (CPTG
uid 3742,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3743,0
va (VaSet
)
xt "30300,21500,37000,22500"
st "ibepp1_hrst_mo"
ju 2
blo "37000,22300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 3744,0
va (VaSet
)
xt "44000,34000,76800,35000"
st "ibepp1_hrst_mo   : out    std_logic  ; -- HARDRESETB (J32.6/J33.14) HRSTB (J26.B3)
"
)
thePort (LogicalPort
m 1
decl (Decl
n "ibepp1_hrst_mo"
t "std_logic"
eolc "HARDRESETB (J32.6/J33.14) HRSTB (J26.B3)"
o 33
suid 82,0
)
)
)
*145 (CptPort
uid 3745,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3746,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "38000,22625,38750,23375"
)
tg (CPTG
uid 3747,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3748,0
va (VaSet
)
xt "30200,22500,37000,23500"
st "ibepp0_lone_mo"
ju 2
blo "37000,23300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 3749,0
va (VaSet
)
xt "44000,26000,75300,27000"
st "ibepp0_lone_mo   : out    std_logic  ; -- LONEB (J32.10/J33.6) LONE_INB (J26.F3)
"
)
thePort (LogicalPort
m 1
decl (Decl
n "ibepp0_lone_mo"
t "std_logic"
eolc "LONEB (J32.10/J33.6) LONE_INB (J26.F3)"
o 25
suid 83,0
)
)
)
*146 (CptPort
uid 3750,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3751,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "38000,23625,38750,24375"
)
tg (CPTG
uid 3752,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3753,0
va (VaSet
)
xt "31000,23500,37000,24500"
st "ibepp1_bc_po"
ju 2
blo "37000,24300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 3754,0
va (VaSet
)
xt "44000,29000,69000,30000"
st "ibepp1_bc_po     : out    std_logic  ; -- CLK (J33.3) CLKL (J26.C4)
"
)
thePort (LogicalPort
m 1
decl (Decl
n "ibepp1_bc_po"
t "std_logic"
eolc "CLK (J33.3) CLKL (J26.C4)"
o 28
suid 84,0
)
)
)
*147 (CptPort
uid 3755,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3756,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "38000,24625,38750,25375"
)
tg (CPTG
uid 3757,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3758,0
va (VaSet
)
xt "30400,24500,37000,25500"
st "ibepp0_com_po"
ju 2
blo "37000,25300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 3759,0
va (VaSet
)
xt "44000,23000,75400,24000"
st "ibepp0_com_po    : out    std_logic  ; -- COMMAND (J32.5/J33.1) COM_IN (J26.C3)
"
)
thePort (LogicalPort
m 1
decl (Decl
n "ibepp0_com_po"
t "std_logic"
eolc "COMMAND (J32.5/J33.1) COM_IN (J26.C3)"
o 22
suid 85,0
)
)
)
*148 (CptPort
uid 3760,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3761,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "38000,25625,38750,26375"
)
tg (CPTG
uid 3762,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3763,0
va (VaSet
)
xt "30400,25500,37000,26500"
st "ibepp1_hrst_po"
ju 2
blo "37000,26300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 3764,0
va (VaSet
)
xt "44000,35000,75500,36000"
st "ibepp1_hrst_po   : out    std_logic  ; -- HARDRESET (J32.5/J33.13) HRST (J26.A3)
"
)
thePort (LogicalPort
m 1
decl (Decl
n "ibepp1_hrst_po"
t "std_logic"
eolc "HARDRESET (J32.5/J33.13) HRST (J26.A3)"
o 34
suid 86,0
)
)
)
*149 (CptPort
uid 3765,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3766,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "38000,26625,38750,27375"
)
tg (CPTG
uid 3767,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3768,0
va (VaSet
)
xt "30300,26500,37000,27500"
st "ibepp0_com_mo"
ju 2
blo "37000,27300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 3769,0
va (VaSet
)
xt "44000,22000,76100,23000"
st "ibepp0_com_mo    : out    std_logic  ; -- COMMANB (J32.6/J33.2) COM_INB (J26.D3)
"
)
thePort (LogicalPort
m 1
decl (Decl
n "ibepp0_com_mo"
t "std_logic"
eolc "COMMANB (J32.6/J33.2) COM_INB (J26.D3)"
o 21
suid 87,0
)
)
)
*150 (CptPort
uid 3770,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3771,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "38000,27625,38750,28375"
)
tg (CPTG
uid 3772,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3773,0
va (VaSet
)
xt "30300,27500,37000,28500"
st "ibepp0_lone_po"
ju 2
blo "37000,28300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 3774,0
va (VaSet
)
xt "44000,27000,73600,28000"
st "ibepp0_lone_po   : out    std_logic  ; -- LONE (J32.9/J33.5) LONE_IN (J26.E3)
"
)
thePort (LogicalPort
m 1
decl (Decl
n "ibepp0_lone_po"
t "std_logic"
eolc "LONE (J32.9/J33.5) LONE_IN (J26.E3)"
o 26
suid 88,0
)
)
)
*151 (CptPort
uid 3775,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3776,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "38000,28625,38750,29375"
)
tg (CPTG
uid 3777,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3778,0
va (VaSet
)
xt "30900,28500,37000,29500"
st "ibepp1_bc_mo"
ju 2
blo "37000,29300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 3779,0
va (VaSet
)
xt "44000,28000,70300,29000"
st "ibepp1_bc_mo     : out    std_logic  ; -- CLKB (J33.4) CLKLB (J26.D4)
"
)
thePort (LogicalPort
m 1
decl (Decl
n "ibepp1_bc_mo"
t "std_logic"
eolc "CLKB (J33.4) CLKLB (J26.D4)"
o 27
suid 89,0
)
)
)
*152 (CptPort
uid 3780,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3781,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,39625,15000,40375"
)
tg (CPTG
uid 3782,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3783,0
va (VaSet
)
xt "16000,39500,23000,40500"
st "ibepp1_data1_mi"
blo "16000,40300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 3784,0
va (VaSet
)
xt "44000,12000,73700,13000"
st "ibepp1_data1_mi  : in     std_logic  ; -- ID0_1B (J33.12) ID0_1B_BUF (J26.B4)
"
)
thePort (LogicalPort
decl (Decl
n "ibepp1_data1_mi"
t "std_logic"
eolc "ID0_1B (J33.12) ID0_1B_BUF (J26.B4)"
o 11
suid 90,0
)
)
)
*153 (CptPort
uid 3785,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3786,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "38000,29625,38750,30375"
)
tg (CPTG
uid 3787,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3788,0
va (VaSet
)
xt "31000,29500,37000,30500"
st "ibepp0_bc_po"
ju 2
blo "37000,30300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 3789,0
va (VaSet
)
xt "44000,19000,69000,20000"
st "ibepp0_bc_po     : out    std_logic  ; -- CLK (J33.3) CLKL (J26.C4)
"
)
thePort (LogicalPort
m 1
decl (Decl
n "ibepp0_bc_po"
t "std_logic"
eolc "CLK (J33.3) CLKL (J26.C4)"
o 18
suid 91,0
)
)
)
*154 (CptPort
uid 3790,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3791,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "38000,30625,38750,31375"
)
tg (CPTG
uid 3792,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3793,0
va (VaSet
)
xt "30300,30500,37000,31500"
st "ibepp0_hrst_mo"
ju 2
blo "37000,31300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 3794,0
va (VaSet
)
xt "44000,24000,76800,25000"
st "ibepp0_hrst_mo   : out    std_logic  ; -- HARDRESETB (J32.6/J33.14) HRSTB (J26.B3)
"
)
thePort (LogicalPort
m 1
decl (Decl
n "ibepp0_hrst_mo"
t "std_logic"
eolc "HARDRESETB (J32.6/J33.14) HRSTB (J26.B3)"
o 23
suid 92,0
)
)
)
*155 (CptPort
uid 3795,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3796,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "38000,31625,38750,32375"
)
tg (CPTG
uid 3797,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3798,0
va (VaSet
)
xt "30900,31500,37000,32500"
st "ibepp0_bc_mo"
ju 2
blo "37000,32300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 3799,0
va (VaSet
)
xt "44000,18000,70300,19000"
st "ibepp0_bc_mo     : out    std_logic  ; -- CLKB (J33.4) CLKLB (J26.D4)
"
)
thePort (LogicalPort
m 1
decl (Decl
n "ibepp0_bc_mo"
t "std_logic"
eolc "CLKB (J33.4) CLKLB (J26.D4)"
o 17
suid 93,0
)
)
)
*156 (CptPort
uid 3800,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3801,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "38000,32625,38750,33375"
)
tg (CPTG
uid 3802,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3803,0
va (VaSet
)
xt "30400,32500,37000,33500"
st "ibepp1_com_po"
ju 2
blo "37000,33300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 3804,0
va (VaSet
)
xt "44000,33000,75400,34000"
st "ibepp1_com_po    : out    std_logic  ; -- COMMAND (J32.5/J33.1) COM_IN (J26.C3)
"
)
thePort (LogicalPort
m 1
decl (Decl
n "ibepp1_com_po"
t "std_logic"
eolc "COMMAND (J32.5/J33.1) COM_IN (J26.C3)"
o 32
suid 94,0
)
)
)
*157 (CptPort
uid 3805,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3806,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,40625,15000,41375"
)
tg (CPTG
uid 3807,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3808,0
va (VaSet
)
xt "16000,40500,22900,41500"
st "ibepp0_data0_pi"
blo "16000,41300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 3809,0
va (VaSet
)
xt "44000,7000,74700,8000"
st "ibepp0_data0_pi  : in     std_logic  ; -- ID0_0 (J32.13/J33.9) ID0_0_BUF (J26.G3)
"
)
thePort (LogicalPort
decl (Decl
n "ibepp0_data0_pi"
t "std_logic"
eolc "ID0_0 (J32.13/J33.9) ID0_0_BUF (J26.G3)"
o 6
suid 95,0
)
)
)
*158 (CptPort
uid 3810,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3811,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,41625,15000,42375"
)
tg (CPTG
uid 3812,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3813,0
va (VaSet
)
xt "16000,41500,23000,42500"
st "ibepp1_data0_mi"
blo "16000,42300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 3814,0
va (VaSet
)
xt "44000,10000,76500,11000"
st "ibepp1_data0_mi  : in     std_logic  ; -- ID0_0B (J32.14/J33.10) ID0_0B_BUF (J26.H3)
"
)
thePort (LogicalPort
decl (Decl
n "ibepp1_data0_mi"
t "std_logic"
eolc "ID0_0B (J32.14/J33.10) ID0_0B_BUF (J26.H3)"
o 9
suid 96,0
)
)
)
*159 (CptPort
uid 3815,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3816,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,42625,15000,43375"
)
tg (CPTG
uid 3817,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3818,0
va (VaSet
)
xt "16000,42500,22900,43500"
st "ibepp1_data1_pi"
blo "16000,43300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 3819,0
va (VaSet
)
xt "44000,13000,72400,14000"
st "ibepp1_data1_pi  : in     std_logic  ; -- ID0_1 (J33.11) ID0_1_BUF (J26.A4)
"
)
thePort (LogicalPort
decl (Decl
n "ibepp1_data1_pi"
t "std_logic"
eolc "ID0_1 (J33.11) ID0_1_BUF (J26.A4)"
o 12
suid 97,0
)
)
)
*160 (CptPort
uid 3820,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3821,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,43625,15000,44375"
)
tg (CPTG
uid 3822,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3823,0
va (VaSet
)
xt "16000,43500,23000,44500"
st "ibepp0_data0_mi"
blo "16000,44300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 3824,0
va (VaSet
)
xt "44000,6000,76500,7000"
st "ibepp0_data0_mi  : in     std_logic  ; -- ID0_0B (J32.14/J33.10) ID0_0B_BUF (J26.H3)
"
)
thePort (LogicalPort
decl (Decl
n "ibepp0_data0_mi"
t "std_logic"
eolc "ID0_0B (J32.14/J33.10) ID0_0B_BUF (J26.H3)"
o 5
suid 98,0
)
)
)
*161 (CptPort
uid 3825,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3826,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,44625,15000,45375"
)
tg (CPTG
uid 3827,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3828,0
va (VaSet
)
xt "16000,44500,23000,45500"
st "ibepp0_data1_mi"
blo "16000,45300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 3829,0
va (VaSet
)
xt "44000,8000,73700,9000"
st "ibepp0_data1_mi  : in     std_logic  ; -- ID0_1B (J33.12) ID0_1B_BUF (J26.B4)
"
)
thePort (LogicalPort
decl (Decl
n "ibepp0_data1_mi"
t "std_logic"
eolc "ID0_1B (J33.12) ID0_1B_BUF (J26.B4)"
o 7
suid 99,0
)
)
)
*162 (CptPort
uid 3830,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3831,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "38000,33625,38750,34375"
)
tg (CPTG
uid 3832,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3833,0
va (VaSet
)
xt "30900,33500,37000,34500"
st "ibepp1_clk_po"
ju 2
blo "37000,34300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 3834,0
va (VaSet
)
xt "44000,31000,72000,32000"
st "ibepp1_clk_po    : out    std_logic  ; -- BC (J32.3/J33.7) SW_CLK (J26.E4)
"
)
thePort (LogicalPort
m 1
decl (Decl
n "ibepp1_clk_po"
t "std_logic"
eolc "BC (J32.3/J33.7) SW_CLK (J26.E4)"
o 30
suid 100,0
)
)
)
*163 (CptPort
uid 3835,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3836,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "38000,34625,38750,35375"
)
tg (CPTG
uid 3837,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3838,0
va (VaSet
)
xt "30300,34500,37000,35500"
st "ibepp1_com_mo"
ju 2
blo "37000,35300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 3839,0
va (VaSet
)
xt "44000,32000,76100,33000"
st "ibepp1_com_mo    : out    std_logic  ; -- COMMANB (J32.6/J33.2) COM_INB (J26.D3)
"
)
thePort (LogicalPort
m 1
decl (Decl
n "ibepp1_com_mo"
t "std_logic"
eolc "COMMANB (J32.6/J33.2) COM_INB (J26.D3)"
o 31
suid 101,0
)
)
)
*164 (CptPort
uid 3840,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3841,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "38000,35625,38750,36375"
)
tg (CPTG
uid 3842,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3843,0
va (VaSet
)
xt "30800,35500,37000,36500"
st "ibepp1_clk_mo"
ju 2
blo "37000,36300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 3844,0
va (VaSet
)
xt "44000,30000,73200,31000"
st "ibepp1_clk_mo    : out    std_logic  ; -- BCB (J32.4/J33.8) SW_CLKB (J26.F4)
"
)
thePort (LogicalPort
m 1
decl (Decl
n "ibepp1_clk_mo"
t "std_logic"
eolc "BCB (J32.4/J33.8) SW_CLKB (J26.F4)"
o 29
suid 102,0
)
)
)
*165 (CptPort
uid 3845,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3846,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "38000,36625,38750,37375"
)
tg (CPTG
uid 3847,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3848,0
va (VaSet
)
xt "30800,36500,37000,37500"
st "ibepp0_clk_mo"
ju 2
blo "37000,37300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 3849,0
va (VaSet
)
xt "44000,20000,70200,21000"
st "ibepp0_clk_mo    : out    std_logic  ; -- CLKB (J33.4) CLKLB (J26.D4)
"
)
thePort (LogicalPort
m 1
decl (Decl
n "ibepp0_clk_mo"
t "std_logic"
eolc "CLKB (J33.4) CLKLB (J26.D4)"
o 19
suid 103,0
)
)
)
*166 (CptPort
uid 3850,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3851,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "38000,37625,38750,38375"
)
tg (CPTG
uid 3852,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3853,0
va (VaSet
)
xt "30400,37500,37000,38500"
st "ibepp0_hrst_po"
ju 2
blo "37000,38300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 3854,0
va (VaSet
)
xt "44000,25000,75500,26000"
st "ibepp0_hrst_po   : out    std_logic  ; -- HARDRESET (J32.5/J33.13) HRST (J26.A3)
"
)
thePort (LogicalPort
m 1
decl (Decl
n "ibepp0_hrst_po"
t "std_logic"
eolc "HARDRESET (J32.5/J33.13) HRST (J26.A3)"
o 24
suid 104,0
)
)
)
*167 (CptPort
uid 3855,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3856,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "38000,38625,38750,39375"
)
tg (CPTG
uid 3857,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3858,0
va (VaSet
)
xt "30200,38500,37000,39500"
st "ibepp1_lone_mo"
ju 2
blo "37000,39300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 3859,0
va (VaSet
)
xt "44000,36000,75300,37000"
st "ibepp1_lone_mo   : out    std_logic  ; -- LONEB (J32.10/J33.6) LONE_INB (J26.F3)
"
)
thePort (LogicalPort
m 1
decl (Decl
n "ibepp1_lone_mo"
t "std_logic"
eolc "LONEB (J32.10/J33.6) LONE_INB (J26.F3)"
o 35
suid 105,0
)
)
)
*168 (CptPort
uid 3860,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3861,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "14250,45625,15000,46375"
)
tg (CPTG
uid 3862,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3863,0
va (VaSet
)
xt "16000,45500,22900,46500"
st "ibepp0_data1_pi"
blo "16000,46300"
tm "CptPortNameMgr"
)
)
dt (MLText
uid 3864,0
va (VaSet
)
xt "44000,9000,72400,10000"
st "ibepp0_data1_pi  : in     std_logic  ; -- ID0_1 (J33.11) ID0_1_BUF (J26.A4)
"
)
thePort (LogicalPort
decl (Decl
n "ibepp0_data1_pi"
t "std_logic"
eolc "ID0_1 (J33.11) ID0_1_BUF (J26.A4)"
o 8
suid 106,0
)
)
)
]
shape (Rectangle
uid 2920,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "15000,15000,38000,47000"
)
oxt "15000,15000,34000,39000"
biTextGroup (BiTextGroup
uid 10,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
first (Text
uid 11,0
va (VaSet
font "helvetica,8,1"
)
xt "20850,15000,22550,16000"
st "hsio"
blo "20850,15800"
)
second (Text
uid 12,0
va (VaSet
font "helvetica,8,1"
)
xt "20850,16000,28850,17000"
st "top_outputs_testy"
blo "20850,16800"
)
)
gi *169 (GenericInterface
uid 13,0
ps "CenterOffsetStrategy"
matrix (Matrix
uid 14,0
text (MLText
uid 15,0
va (VaSet
)
xt "0,12000,8100,13000"
st "Generic Declarations"
)
header "Generic Declarations"
showHdrWhenContentsEmpty 1
)
elements [
]
)
portInstanceVisAsIs 1
portInstanceVis (PortSigDisplay
sIVOD 1
)
portVis (PortSigDisplay
sIVOD 1
)
)
*170 (Grouping
uid 16,0
optionalChildren [
*171 (CommentText
uid 18,0
shape (Rectangle
uid 19,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "32000,50000,49000,51000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 20,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "32200,50000,42500,51000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*172 (CommentText
uid 21,0
shape (Rectangle
uid 22,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "49000,46000,53000,47000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 23,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "49200,46000,52100,47000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*173 (CommentText
uid 24,0
shape (Rectangle
uid 25,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "32000,48000,49000,49000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 26,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "32200,48000,42100,49000"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*174 (CommentText
uid 27,0
shape (Rectangle
uid 28,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "28000,48000,32000,49000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 29,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "28200,48000,29900,49000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*175 (CommentText
uid 30,0
shape (Rectangle
uid 31,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "49000,47000,69000,51000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 32,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "49200,47200,58300,48200"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*176 (CommentText
uid 33,0
shape (Rectangle
uid 34,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "53000,46000,69000,47000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 35,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "53200,46000,54800,47000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*177 (CommentText
uid 36,0
shape (Rectangle
uid 37,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "28000,46000,49000,48000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 38,0
va (VaSet
fg "32768,0,0"
)
xt "35050,46500,41950,47500"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*178 (CommentText
uid 39,0
shape (Rectangle
uid 40,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "28000,49000,32000,50000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 41,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "28200,49000,30200,50000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*179 (CommentText
uid 42,0
shape (Rectangle
uid 43,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "28000,50000,32000,51000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 44,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "28200,50000,30900,51000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*180 (CommentText
uid 45,0
shape (Rectangle
uid 46,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "32000,49000,49000,50000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 47,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "32200,49000,44200,50000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 17,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "28000,46000,69000,51000"
)
oxt "14000,66000,55000,71000"
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *181 (PackageList
uid 48,0
stg "VerticalLayoutStrategy"
textVec [
*182 (Text
uid 49,0
va (VaSet
font "courier,8,1"
)
xt "0,0,6500,900"
st "Package List"
blo "0,700"
)
*183 (MLText
uid 50,0
va (VaSet
)
xt "0,900,12100,4900"
st "library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;"
tm "PackageList"
)
]
)
windowSize "0,0,1015,690"
viewArea "0,0,0,0"
cachedDiagramExtent "0,0,0,0"
pageBreakOrigin "0,0"
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "200,200,1800,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "courier,8,0"
)
xt "450,2150,1450,3050"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
)
xt "1000,1000,3600,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
parentGraphicsRef (HdmGraphicsRef
libraryName ""
entityName ""
viewName ""
)
defaultSymbolBody (SymbolBody
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "15000,6000,34000,26000"
)
biTextGroup (BiTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "helvetica,8,1"
)
xt "22850,15000,26150,16000"
st "<library>"
blo "22850,15800"
)
second (Text
va (VaSet
font "helvetica,8,1"
)
xt "22850,16000,24950,17000"
st "<cell>"
blo "22850,16800"
)
)
gi *184 (GenericInterface
ps "CenterOffsetStrategy"
matrix (Matrix
text (MLText
va (VaSet
)
xt "0,12000,8100,13000"
st "Generic Declarations"
)
header "Generic Declarations"
showHdrWhenContentsEmpty 1
)
elements [
]
)
portInstanceVisAsIs 1
portInstanceVis (PortSigDisplay
sIVOD 1
)
portVis (PortSigDisplay
sIVOD 1
)
)
defaultCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1200,1750"
st "In0"
blo "0,1550"
tm "CptPortNameMgr"
)
)
dt (MLText
va (VaSet
)
)
thePort (LogicalPort
decl (Decl
n "In0"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 0
)
)
)
defaultCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
bg "0,0,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,2800,1750"
st "Buffer0"
blo "0,1550"
tm "CptPortNameMgr"
)
)
dt (MLText
va (VaSet
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Buffer0"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 0
)
)
)
DeclarativeBlock *185 (SymDeclBlock
uid 1,0
stg "SymDeclLayoutStrategy"
declLabel (Text
uid 2,0
va (VaSet
font "helvetica,8,1"
)
xt "42000,0,47500,1000"
st "Declarations"
blo "42000,800"
)
portLabel (Text
uid 3,0
va (VaSet
font "helvetica,8,1"
)
xt "42000,1000,44400,2000"
st "Ports:"
blo "42000,1800"
)
externalLabel (Text
uid 4,0
va (VaSet
font "helvetica,8,1"
)
xt "42000,41000,44100,42000"
st "User:"
blo "42000,41800"
)
internalLabel (Text
uid 6,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "42000,0,47800,1000"
st "Internal User:"
blo "42000,800"
)
externalText (MLText
uid 5,0
va (VaSet
)
xt "44000,42000,44000,42000"
tm "SyDeclarativeTextMgr"
)
internalText (MLText
uid 7,0
va (VaSet
isHidden 1
)
xt "42000,0,42000,0"
tm "SyDeclarativeTextMgr"
)
)
lastUid 3979,0
okToSyncOnLoad 1
OkToSyncGenericsOnLoad 1
activeModelName "Symbol:CDM"
)
