This project involves the design and implementation of a RISC-V processor with a 5-stage pipeline on an FPGA ZedBoard. The objective is to optimize the processor for performance and efficiency, and verify the implementation through both simulation and hardware testing.
