


                               RTL Architect (TM)

               Version V-2023.12-SP5-3 for linux64 - Dec 17, 2024
                           Base build date 11/18/2024

                    Copyright (c) 1988 - 2024 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
 
set_current_mismatch_config auto_fix 
1
set_attribute [get_mismatch_types missing_logical_reference] current_repair(auto_fix) create_blackbox
Warning: Changing current repair(handler) for a mismatch type in between a flow is not recommended. (DMM-011)
{missing_logical_reference}
set_app_options -list { plan.macro.allow_unmapped_design true}
plan.macro.allow_unmapped_design true
set CORES 8
8
set_host_options -max_cores $CORES
1
set search_path "* ./ ../libs/sky130_library/ndm ../../../../rtl/blackbox"
* ./ ../libs/sky130_library/ndm ../../../../rtl/blackbox
create_lib neuron_LIB -ref_libs "../libs/sky130_library/ndm/sky130_fd_sc_hd.ndm" -technology ../libs/sky130_fd_sc_hd/sky130_fd_sc_hd.tf
Information: The command 'create_lib' cleared the undo history. (UNDO-016)
Warning: sky130_fd_sc_hd.tf line 26, unsupported syntax 'fatWireViaKeepoutMode' in 'Technology' section. It will be ignored. (TECH-002)
Warning: Section DesignRule '' is missing the attribute 'stackable'. (sky130_fd_sc_hd.tf line 846) (TECH-026)
Warning: Layer 'via4/met4' is missing the attribute 'maxStackLevel'. (sky130_fd_sc_hd.tf line 846) (TECH-026)
Warning: Section DesignRule '' is missing the attribute 'stackable'. (sky130_fd_sc_hd.tf line 854) (TECH-026)
Warning: Layer 'via4/met5' is missing the attribute 'maxStackLevel'. (sky130_fd_sc_hd.tf line 854) (TECH-026)
Warning: Section DesignRule '' is missing the attribute 'stackable'. (sky130_fd_sc_hd.tf line 862) (TECH-026)
Warning: Layer 'via3/met3' is missing the attribute 'maxStackLevel'. (sky130_fd_sc_hd.tf line 862) (TECH-026)
Warning: Section DesignRule '' is missing the attribute 'stackable'. (sky130_fd_sc_hd.tf line 870) (TECH-026)
Warning: Layer 'via3/met4' is missing the attribute 'maxStackLevel'. (sky130_fd_sc_hd.tf line 870) (TECH-026)
Warning: Section DesignRule '' is missing the attribute 'stackable'. (sky130_fd_sc_hd.tf line 878) (TECH-026)
Warning: Layer 'via2/met2' is missing the attribute 'maxStackLevel'. (sky130_fd_sc_hd.tf line 878) (TECH-026)
Warning: Section DesignRule '' is missing the attribute 'stackable'. (sky130_fd_sc_hd.tf line 886) (TECH-026)
Warning: Layer 'via2/met3' is missing the attribute 'maxStackLevel'. (sky130_fd_sc_hd.tf line 886) (TECH-026)
Warning: Section DesignRule '' is missing the attribute 'stackable'. (sky130_fd_sc_hd.tf line 894) (TECH-026)
Warning: Layer 'via/met1' is missing the attribute 'maxStackLevel'. (sky130_fd_sc_hd.tf line 894) (TECH-026)
Warning: Section DesignRule '' is missing the attribute 'stackable'. (sky130_fd_sc_hd.tf line 902) (TECH-026)
Warning: Layer 'via/met2' is missing the attribute 'maxStackLevel'. (sky130_fd_sc_hd.tf line 902) (TECH-026)
Warning: Section DesignRule '' is missing the attribute 'stackable'. (sky130_fd_sc_hd.tf line 910) (TECH-026)
Warning: Layer 'mcon/li1' is missing the attribute 'maxStackLevel'. (sky130_fd_sc_hd.tf line 910) (TECH-026)
Warning: Section DesignRule '' is missing the attribute 'stackable'. (sky130_fd_sc_hd.tf line 918) (TECH-026)
Warning: Layer 'mcon/met1' is missing the attribute 'maxStackLevel'. (sky130_fd_sc_hd.tf line 918) (TECH-026)
Warning: DesignRule is defined with non-consecutive layers 'via4' and 'met4'. (sky130_fd_sc_hd.tf line 851) (TECH-034)
Warning: DesignRule is defined with non-consecutive layers 'via4' and 'met5'. (sky130_fd_sc_hd.tf line 859) (TECH-034)
Warning: DesignRule is defined with non-consecutive layers 'via3' and 'met3'. (sky130_fd_sc_hd.tf line 867) (TECH-034)
Warning: DesignRule is defined with non-consecutive layers 'via3' and 'met4'. (sky130_fd_sc_hd.tf line 875) (TECH-034)
Warning: DesignRule is defined with non-consecutive layers 'via2' and 'met2'. (sky130_fd_sc_hd.tf line 883) (TECH-034)
Warning: DesignRule is defined with non-consecutive layers 'via2' and 'met3'. (sky130_fd_sc_hd.tf line 891) (TECH-034)
Warning: DesignRule is defined with non-consecutive layers 'via' and 'met1'. (sky130_fd_sc_hd.tf line 899) (TECH-034)
Warning: DesignRule is defined with non-consecutive layers 'via' and 'met2'. (sky130_fd_sc_hd.tf line 907) (TECH-034)
Warning: DesignRule is defined with non-consecutive layers 'mcon' and 'li1'. (sky130_fd_sc_hd.tf line 915) (TECH-034)
Warning: DesignRule is defined with non-consecutive layers 'mcon' and 'met1'. (sky130_fd_sc_hd.tf line 923) (TECH-034)
Information: Loading technology file '/storage/e19129/projects/neuromorphic/neuromorphic-accelerator/synopsys/primepower/tech_sky130/libs/sky130_fd_sc_hd/sky130_fd_sc_hd.tf' (FILE-007)
{neuron_LIB}
analyze -f sv -vcs "-f src.f "
Information: By default, the HDL template library is 'WORK' (LBR-??).
Running PRESTO HDLC
Parsing vcs commands file -f src.f 
Compiling source file ../../../../rtl/blackbox/blackbox.v
Opening include file ../../../../rtl/blackbox/../neuron_integer/neuron_int_lif/utils/encording.v
Opening include file ../../../../rtl/blackbox/../neuron_integer/neuron_int_lif/decay/potential_decay.v
Opening include file ../../../../rtl/blackbox/../neuron_integer/neuron_int_lif/adder/potential_adder.v
Opening include file ../../../../rtl/blackbox/../neuron_integer/neuron_int_lif/accumulator/accumulator.v
Opening include file ../../../../rtl/blackbox/../neuron_integer/neuron_int_lif/neuron/controller.v
Opening include file ../../../../rtl/blackbox/../neuron_integer/neuron_int_lif/neuron/neuron.v
Opening include file ../../../../rtl/blackbox/../neuron_cluster/neuron_layer/neuron_layer.v
Opening include file ../../../../rtl/blackbox/../neuron_cluster/incoming_forwarder/incoming_forwarder.v
Opening include file ../../../../rtl/blackbox/../neuron_cluster/cluster_controller/cluster_controller.v
Opening include file ../../../../rtl/blackbox/../neuron_cluster/outgoing_enc/outgoing_enc.v
Opening include file ../../../../rtl/blackbox/../FIFO/fifo.v
Opening include file ../../../../rtl/blackbox/../neuron_cluster/neuron_cluster.v
Opening include file ../../../../rtl/blackbox/../spike_network/spike_forwarder/spike_forwarder.v
Warning:  ../../../../rtl/blackbox/../spike_network/spike_forwarder/spike_forwarder.v:89: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  ../../../../rtl/blackbox/../spike_network/spike_forwarder/spike_forwarder.v:178: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Opening include file ../../../../rtl/blackbox/../spike_network/spike_forwarder_controller/spike_forwarder_controller_4.v
Opening include file ../../../../rtl/blackbox/../spike_network/spike_forwarder_controller/spike_forwarder_controller_8.v
Opening include file ../../../../rtl/blackbox/../spike_network/spike_forwarder_4.v
Opening include file ../../../../rtl/blackbox/../spike_network/spike_forwarder_8.v
Opening include file ../../../../rtl/blackbox/../initialization_router/init_router.v
Opening include file ../../../../rtl/blackbox/../initialization_router/self_data_mng.v
Opening include file ../../../../rtl/blackbox/../weight_resolver/weight_resolver.v
Opening include file ../../../../rtl/blackbox/../weight_resolver/weight_memory.v
Opening include file ../../../../rtl/blackbox/../neuron_accelerator/neuron_accelerator.v
Opening include file ../../../../rtl/blackbox/../accelerator_controller/accelerator_controller.v
Warning:  ../../../../rtl/blackbox/blackbox.v:216: Parameter keyword used in local parameter declaration. (VER-329)
Presto compilation completed successfully.
Elapsed = 00:00:00.06, CPU = 00:00:00.06
1
elaborate blackbox
Presto compilation completed successfully. (blackbox)
Information: Elaborating HDL template WORK:accelerator_controller instantiated from 'blackbox' with the parameters {DATA_WIDTH=64,FLIT_SIZE=8,SPIKE_SIZE=11,FUNCT=7'h01}. (ELAB-193)
Warning:  ../../../../rtl/blackbox/../accelerator_controller/accelerator_controller.v:517: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../../../rtl/blackbox/../accelerator_controller/accelerator_controller.v:567: signed to unsigned conversion occurs. (VER-318)

Statistics for case statements in always block at line 130 in file
	'../../../../rtl/blackbox/../accelerator_controller/accelerator_controller.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           133            |    auto/auto     |
|           149            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 171 in file
	'../../../../rtl/blackbox/../accelerator_controller/accelerator_controller.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           180            |    auto/auto     |
|           212            |    auto/auto     |
|           238            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 351 in file
	'../../../../rtl/blackbox/../accelerator_controller/accelerator_controller.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           360            |     no/auto      |
|           390            |     no/auto      |
|           415            |    auto/auto     |
|           440            |    auto/auto     |
|           468            |    auto/auto     |
|           534            |     no/auto      |
|           555            |     no/auto      |
===============================================

Statistics for case statements in always block at line 589 in file
	'../../../../rtl/blackbox/../accelerator_controller/accelerator_controller.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           594            |     no/auto      |
===============================================
  state register: state

Inferred memory devices in process
	in routine accelerator_controller_64_8_11_01 line 130 in file
		'../../../../rtl/blackbox/../accelerator_controller/accelerator_controller.v'.
===============================================================================
|      Register Name      | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| selected_init_data_reg  | Latch |   8   |  Y  | Y  | N  | N  | -  | -  | -  |
| selected_spike_data_reg | Latch |  11   |  Y  | Y  | N  | N  | -  | -  | -  |
===============================================================================

Inferred memory devices in process
	in routine accelerator_controller_64_8_11_01 line 171 in file
		'../../../../rtl/blackbox/../accelerator_controller/accelerator_controller.v'.
================================================================================
|      Register Name       | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| init_packet_done_reg_reg | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
|        ready_reg         | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
|      next_state_reg      | Latch |   3   |  Y  | Y  | N  | N  | -  | -  | -  |
|    next_sub_state_reg    | Latch |   3   |  Y  | Y  | N  | N  | -  | -  | -  |
================================================================================

Inferred memory devices in process
	in routine accelerator_controller_64_8_11_01 line 351 in file
		'../../../../rtl/blackbox/../accelerator_controller/accelerator_controller.v'.
=======================================================================================
|        Register Name        |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=======================================================================================
|      wait_for_data_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|          state_reg          | Flip-flop |   3   |  Y  | Y  | Y  | N  | N  | N  | N  |
|        sub_state_reg        | Flip-flop |   3   |  Y  | Y  | Y  | N  | N  | N  | N  |
|      network_mode_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       data_buffer_reg       | Flip-flop |  120  |  Y  | Y  | N  | N  | N  | N  | N  |
|    valid_flit_count_reg     | Flip-flop |   4   |  Y  | Y  | N  | N  | N  | N  | N  |
|    init_spike_select_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|        send_done_reg        | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|        data_done_reg        | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   init_load_data_send_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| init_ready_data_receive_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      data_out_reg_reg       | Flip-flop |  64   |  Y  | Y  | N  | N  | N  | N  | N  |
|   data_out_spike_reg_reg    | Flip-flop |  63   |  Y  | Y  | N  | N  | N  | N  | N  |
|       flit_count_reg        | Flip-flop |   4   |  Y  | Y  | N  | N  | N  | N  | N  |
|  actual_data_out_count_reg  | Flip-flop |   4   |  Y  | Y  | N  | N  | N  | N  | N  |
|     init_data_send_reg      | Flip-flop |   8   |  Y  | Y  | N  | N  | N  | N  | N  |
|   main_fifo_rd_en_out_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    write_read_select_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      recieve_done_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|        read_done_reg        | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|        time_step_reg        | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      rst_potential_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    spike_output_full_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
=======================================================================================

Inferred memory devices in process
	in routine accelerator_controller_64_8_11_01 line 589 in file
		'../../../../rtl/blackbox/../accelerator_controller/accelerator_controller.v'.
=======================================================================================
|        Register Name        |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=======================================================================================
|   main_fifo_wr_en_in_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      end_of_spikes_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      end_of_input_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    spike_input_count_reg    | Flip-flop |   4   |  Y  | Y  | N  | N  | N  | N  | N  |
| spike_input_packet_done_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    main_fifo_din_in_reg     | Flip-flop |  11   |  Y  | Y  | N  | N  | N  | N  | N  |
=======================================================================================
Presto compilation completed successfully. (accelerator_controller_64_8_11_01)
Information: Elaborating HDL template WORK:neuron_accelerator instantiated from 'blackbox' with the parameters {packet_width=11,main_fifo_depth=32,forwarder_8_fifo_depth=16,forwarder_4_fifo_depth=8,number_of_clusters=64,neurons_per_cluster=32,incoming_weight_table_rows=1024,max_weight_table_rows=2048,cluster_group_count=2,flit_size=8}. (ELAB-193)
Presto compilation completed successfully. (neuron_accelerator_packet_width11_main_fifo_depth32_forwarder_8_fifo_depth16_forwarder_4_fifo_depth8_number_of_clusters64_neurons_per_cluster32_incoming_weight_table_rows1024_max_weight_table_rows2048_flit_size8_cluster_group_count2)
Information: Elaborating HDL template WORK:fifo instantiated from 'neuron_accelerator_packet_width11_main_fifo_depth32_forwarder_8_fifo_depth16_forwarder_4_fifo_depth8_number_of_clusters64_neurons_per_cluster32_incoming_weight_table_rows1024_max_weight_table_rows2048_flit_size8_cluster_group_count2' with the parameters {WIDTH=11,DEPTH=32}. (ELAB-193)
Warning:  ../../../../rtl/blackbox/../FIFO/fifo.v:44: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../../../rtl/blackbox/../FIFO/fifo.v:52: signed to unsigned conversion occurs. (VER-318)

Statistics for case statements in always block at line 32 in file
	'../../../../rtl/blackbox/../FIFO/fifo.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            56            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine fifo_WIDTH11_DEPTH32 line 32 in file
		'../../../../rtl/blackbox/../FIFO/fifo.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       mem_reg       | Flip-flop |  352  |  Y  | Y  | N  | N  | N  | N  | N  |
|     wr_ptr_reg      | Flip-flop |   5   |  Y  | Y  | Y  | N  | N  | N  | N  |
|     rd_ptr_reg      | Flip-flop |   5   |  Y  | Y  | Y  | N  | N  | N  | N  |
|      count_reg      | Flip-flop |   6   |  Y  | Y  | Y  | N  | N  | N  | N  |
|      dout_reg       | Flip-flop |  11   |  Y  | Y  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (fifo_WIDTH11_DEPTH32)
Information: Elaborating HDL template WORK:spike_forwarder_8 instantiated from 'neuron_accelerator_packet_width11_main_fifo_depth32_forwarder_8_fifo_depth16_forwarder_4_fifo_depth8_number_of_clusters64_neurons_per_cluster32_incoming_weight_table_rows1024_max_weight_table_rows2048_flit_size8_cluster_group_count2' with the parameters {data_width=11,fifo_depth=16,main_fifo_depth=32}. (ELAB-193)
Presto compilation completed successfully. (spike_forwarder_8_data_width11_fifo_depth16_main_fifo_depth32)
Information: Elaborating HDL template WORK:init_router instantiated from 'neuron_accelerator_packet_width11_main_fifo_depth32_forwarder_8_fifo_depth16_forwarder_4_fifo_depth8_number_of_clusters64_neurons_per_cluster32_incoming_weight_table_rows1024_max_weight_table_rows2048_flit_size8_cluster_group_count2' with the parameters {PORTS=8,FLIT_SIZE=8,ROUTER_ID=8'ha0,ROUTER_TYPE=1,LOWER_LEVEL_ROUTERS=4}. (ELAB-193)
Warning:  ../../../../rtl/blackbox/../initialization_router/init_router.v:73: signed to unsigned assignment occurs. (VER-318)

Statistics for case statements in always block at line 79 in file
	'../../../../rtl/blackbox/../initialization_router/init_router.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            80            |    auto/auto     |
|           124            |     no/auto      |
===============================================
Warning:  ../../../../rtl/blackbox/../initialization_router/init_router.v:200: Statement unreachable (Branch condition impossible to meet). (VER-61)

Statistics for case statements in always block at line 155 in file
	'../../../../rtl/blackbox/../initialization_router/init_router.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           162            |     no/auto      |
===============================================
  state register: state
  state register: pre_state

Inferred memory devices in process
	in routine init_router_8_8_a0_1_4 line 70 in file
		'../../../../rtl/blackbox/../initialization_router/init_router.v'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
|   input_port_reg    | Latch |   3   |  Y  | Y  | N  | N  | -  | -  | -  |
===========================================================================

Inferred memory devices in process
	in routine init_router_8_8_a0_1_4 line 79 in file
		'../../../../rtl/blackbox/../initialization_router/init_router.v'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
|   next_state_reg    | Latch |   3   |  Y  | Y  | N  | N  | -  | -  | -  |
|    from_top_reg     | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
===========================================================================

Inferred memory devices in process
	in routine init_router_8_8_a0_1_4 line 155 in file
		'../../../../rtl/blackbox/../initialization_router/init_router.v'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|      send_done_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|        state_reg        | Flip-flop |   3   |  Y  | Y  | Y  | N  | N  | N  | N  |
|      pre_state_reg      | Flip-flop |   3   |  Y  | Y  | N  | N  | N  | N  | N  |
|    data_out_done_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   packet_counter_reg    | Flip-flop |   8   |  Y  | Y  | N  | N  | N  | N  | N  |
|    routing_done_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  ready_data_top_in_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  load_data_top_out_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    data_top_out_reg     | Flip-flop |   8   |  Y  | Y  | N  | N  | N  | N  | N  |
| ready_data_lower_in_reg | Flip-flop |   8   |  Y  | Y  | N  | N  | N  | N  | N  |
| load_data_lower_out_reg | Flip-flop |   8   |  Y  | Y  | N  | N  | N  | N  | N  |
|      load_data_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   data_lower_out_reg    | Flip-flop |  64   |  Y  | Y  | N  | N  | N  | N  | N  |
|        data_reg         | Flip-flop |   8   |  Y  | Y  | N  | N  | N  | N  | N  |
|    current_flit_reg     | Flip-flop |   8   |  Y  | Y  | N  | N  | N  | N  | N  |
|     header_flit_reg     | Flip-flop |   8   |  Y  | Y  | N  | N  | N  | N  | N  |
|     port_select_reg     | Flip-flop |   3   |  Y  | Y  | N  | N  | N  | N  | N  |
|     this_router_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     count_done_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===================================================================================
Presto compilation completed successfully. (init_router_8_8_a0_1_4)
Information: Elaborating HDL template WORK:init_router instantiated from 'neuron_accelerator_packet_width11_main_fifo_depth32_forwarder_8_fifo_depth16_forwarder_4_fifo_depth8_number_of_clusters64_neurons_per_cluster32_incoming_weight_table_rows1024_max_weight_table_rows2048_flit_size8_cluster_group_count2' with the parameters {PORTS=4,FLIT_SIZE=8,ROUTER_ID=@28206b3a32373220743a20693a2028206b3a32373320743a20693a2028206b3a31373820743a31333a22696e74254e624d764f26262220693a20693a20292028206b3a31373820743a31333a22696e74254e624d764f26262220693a20693a34202920292028206b3a31383220743a32383a226172726179283025372530256c6f6769632925677430396e2a692220693a20683a383a3830202920292000@,ROUTER_TYPE=0,LOWER_LEVEL_ROUTERS=4}. (ELAB-193)
Warning:  ../../../../rtl/blackbox/../initialization_router/init_router.v:4: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../../../rtl/blackbox/../initialization_router/init_router.v:73: signed to unsigned assignment occurs. (VER-318)

Statistics for case statements in always block at line 79 in file
	'../../../../rtl/blackbox/../initialization_router/init_router.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            80            |    auto/auto     |
|           124            |     no/auto      |
===============================================
Warning:  ../../../../rtl/blackbox/../initialization_router/init_router.v:202: Statement unreachable (Prior branch conditions are always met). (VER-61)
Warning:  ../../../../rtl/blackbox/../initialization_router/init_router.v:271: Statement unreachable (Branch condition impossible to meet). (VER-61)

Statistics for case statements in always block at line 155 in file
	'../../../../rtl/blackbox/../initialization_router/init_router.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           162            |     no/auto      |
===============================================
  state register: state
  state register: pre_state

Inferred memory devices in process
	in routine init_router_4_8_00000080_0_4 line 70 in file
		'../../../../rtl/blackbox/../initialization_router/init_router.v'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
|   input_port_reg    | Latch |   2   |  Y  | Y  | N  | N  | -  | -  | -  |
===========================================================================

Inferred memory devices in process
	in routine init_router_4_8_00000080_0_4 line 79 in file
		'../../../../rtl/blackbox/../initialization_router/init_router.v'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
|   next_state_reg    | Latch |   3   |  Y  | Y  | N  | N  | -  | -  | -  |
|    from_top_reg     | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
===========================================================================

Inferred memory devices in process
	in routine init_router_4_8_00000080_0_4 line 155 in file
		'../../../../rtl/blackbox/../initialization_router/init_router.v'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|      send_done_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|        state_reg        | Flip-flop |   3   |  Y  | Y  | Y  | N  | N  | N  | N  |
|      pre_state_reg      | Flip-flop |   3   |  Y  | Y  | N  | N  | N  | N  | N  |
|    data_out_done_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   packet_counter_reg    | Flip-flop |   8   |  Y  | Y  | N  | N  | N  | N  | N  |
|    routing_done_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  ready_data_top_in_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  load_data_top_out_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    data_top_out_reg     | Flip-flop |   8   |  Y  | Y  | N  | N  | N  | N  | N  |
| ready_data_lower_in_reg | Flip-flop |   4   |  Y  | Y  | N  | N  | N  | N  | N  |
| load_data_lower_out_reg | Flip-flop |   4   |  Y  | Y  | N  | N  | N  | N  | N  |
|      load_data_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   data_lower_out_reg    | Flip-flop |  32   |  Y  | Y  | N  | N  | N  | N  | N  |
|        data_reg         | Flip-flop |   8   |  Y  | Y  | N  | N  | N  | N  | N  |
|    current_flit_reg     | Flip-flop |   8   |  Y  | Y  | N  | N  | N  | N  | N  |
|     header_flit_reg     | Flip-flop |   8   |  Y  | Y  | N  | N  | N  | N  | N  |
|     port_select_reg     | Flip-flop |   2   |  Y  | Y  | N  | N  | N  | N  | N  |
|     this_router_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     count_done_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===================================================================================
Presto compilation completed successfully. (init_router_4_8_00000080_0_4)
Information: Elaborating HDL template WORK:spike_forwarder_4 instantiated from 'neuron_accelerator_packet_width11_main_fifo_depth32_forwarder_8_fifo_depth16_forwarder_4_fifo_depth8_number_of_clusters64_neurons_per_cluster32_incoming_weight_table_rows1024_max_weight_table_rows2048_flit_size8_cluster_group_count2' with the parameters {data_width=11,fifo_depth=8,main_fifo_depth=16}. (ELAB-193)
Presto compilation completed successfully. (spike_forwarder_4_data_width11_fifo_depth8_main_fifo_depth16)
Information: Elaborating HDL template WORK:self_data_mng instantiated from 'neuron_accelerator_packet_width11_main_fifo_depth32_forwarder_8_fifo_depth16_forwarder_4_fifo_depth8_number_of_clusters64_neurons_per_cluster32_incoming_weight_table_rows1024_max_weight_table_rows2048_flit_size8_cluster_group_count2'. (ELAB-193)
Warning:  ../../../../rtl/blackbox/../initialization_router/self_data_mng.v:41: signed to unsigned assignment occurs. (VER-318)
Warning:  ../../../../rtl/blackbox/../initialization_router/self_data_mng.v:42: signed to unsigned assignment occurs. (VER-318)

Statistics for case statements in always block at line 17 in file
	'../../../../rtl/blackbox/../initialization_router/self_data_mng.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            28            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine self_data_mng line 17 in file
		'../../../../rtl/blackbox/../initialization_router/self_data_mng.v'.
=======================================================================================
|        Register Name        |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=======================================================================================
| load_data_out_resolver_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|          state_reg          | Flip-flop |   2   |  Y  | Y  | N  | N  | N  | N  | N  |
|          count_reg          | Flip-flop |   8   |  Y  | Y  | N  | N  | N  | N  | N  |
|         counter_reg         | Flip-flop |   8   |  Y  | Y  | N  | N  | N  | N  | N  |
|      port_selected_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   data_out_forwarder_reg    | Flip-flop |   8   |  Y  | Y  | N  | N  | N  | N  | N  |
|    data_out_resolver_reg    | Flip-flop |   8   |  Y  | Y  | N  | N  | N  | N  | N  |
| load_data_out_forwarder_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
=======================================================================================
Presto compilation completed successfully. (self_data_mng)
Information: Elaborating HDL template WORK:weight_resolver instantiated from 'neuron_accelerator_packet_width11_main_fifo_depth32_forwarder_8_fifo_depth16_forwarder_4_fifo_depth8_number_of_clusters64_neurons_per_cluster32_incoming_weight_table_rows1024_max_weight_table_rows2048_flit_size8_cluster_group_count2' with the parameters {max_weight_rows=2048,buffer_depth=8,neurons_per_cluster=32}. (ELAB-193)

Statistics for case statements in always block at line 112 in file
	'../../../../rtl/blackbox/../weight_resolver/weight_resolver.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           122            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine weight_resolver_max_weight_rows2048_buffer_depth8_neurons_per_cluster32 line 112 in file
		'../../../../rtl/blackbox/../weight_resolver/weight_resolver.v'.
=====================================================================================
|       Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=====================================================================================
|   weight_addr_init_reg    | Flip-flop |  11   |  Y  | Y  | N  | N  | N  | N  | N  |
|     weight_in_mem_reg     | Flip-flop | 1024  |  Y  | Y  | N  | N  | N  | N  | N  |
| store_selected_buffer_reg | Flip-flop |   4   |  Y  | Y  | N  | N  | N  | N  | N  |
|         state_reg         | Flip-flop |   2   |  Y  | Y  | N  | N  | N  | N  | N  |
|    load_weight_mem_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  weight_flit_counter_reg  | Flip-flop |  20   |  Y  | Y  | N  | N  | N  | N  | N  |
|   weight_flit_count_reg   | Flip-flop |  20   |  Y  | Y  | N  | N  | N  | N  | N  |
=====================================================================================
Presto compilation completed successfully. (weight_resolver_max_weight_rows2048_buffer_depth8_neurons_per_cluster32)
Information: Elaborating HDL template WORK:neuron_cluster instantiated from 'neuron_accelerator_packet_width11_main_fifo_depth32_forwarder_8_fifo_depth16_forwarder_4_fifo_depth8_number_of_clusters64_neurons_per_cluster32_incoming_weight_table_rows1024_max_weight_table_rows2048_flit_size8_cluster_group_count2' with the parameters {packet_width=11,cluster_id=8'h00,number_of_clusters=64,neurons_per_cluster=32,incoming_weight_table_rows=1024,max_weight_table_rows=2048}. (ELAB-193)
Presto compilation completed successfully. (neuron_cluster_11_00_64_32_1024_2048)
Information: Elaborating HDL template WORK:neuron_cluster instantiated from 'neuron_accelerator_packet_width11_main_fifo_depth32_forwarder_8_fifo_depth16_forwarder_4_fifo_depth8_number_of_clusters64_neurons_per_cluster32_incoming_weight_table_rows1024_max_weight_table_rows2048_flit_size8_cluster_group_count2' with the parameters {packet_width=11,cluster_id=8'h01,number_of_clusters=64,neurons_per_cluster=32,incoming_weight_table_rows=1024,max_weight_table_rows=2048}. (ELAB-193)
Presto compilation completed successfully. (neuron_cluster_11_01_64_32_1024_2048)
Information: Elaborating HDL template WORK:neuron_cluster instantiated from 'neuron_accelerator_packet_width11_main_fifo_depth32_forwarder_8_fifo_depth16_forwarder_4_fifo_depth8_number_of_clusters64_neurons_per_cluster32_incoming_weight_table_rows1024_max_weight_table_rows2048_flit_size8_cluster_group_count2' with the parameters {packet_width=11,cluster_id=8'h02,number_of_clusters=64,neurons_per_cluster=32,incoming_weight_table_rows=1024,max_weight_table_rows=2048}. (ELAB-193)
Presto compilation completed successfully. (neuron_cluster_11_02_64_32_1024_2048)
Information: Elaborating HDL template WORK:neuron_cluster instantiated from 'neuron_accelerator_packet_width11_main_fifo_depth32_forwarder_8_fifo_depth16_forwarder_4_fifo_depth8_number_of_clusters64_neurons_per_cluster32_incoming_weight_table_rows1024_max_weight_table_rows2048_flit_size8_cluster_group_count2' with the parameters {packet_width=11,cluster_id=8'h03,number_of_clusters=64,neurons_per_cluster=32,incoming_weight_table_rows=1024,max_weight_table_rows=2048}. (ELAB-193)
Presto compilation completed successfully. (neuron_cluster_11_03_64_32_1024_2048)
Information: Elaborating HDL template WORK:init_router instantiated from 'neuron_accelerator_packet_width11_main_fifo_depth32_forwarder_8_fifo_depth16_forwarder_4_fifo_depth8_number_of_clusters64_neurons_per_cluster32_incoming_weight_table_rows1024_max_weight_table_rows2048_flit_size8_cluster_group_count2' with the parameters {PORTS=4,FLIT_SIZE=8,ROUTER_ID=@28206b3a32373220743a20693a2028206b3a32373320743a20693a2028206b3a31373820743a31333a22696e74254e624d764f26262220693a20693a3120292028206b3a31373820743a31333a22696e74254e624d764f26262220693a20693a34202920292028206b3a31383220743a32383a226172726179283025372530256c6f6769632925677430396e2a692220693a20683a383a3830202920292000@,ROUTER_TYPE=0,LOWER_LEVEL_ROUTERS=4}. (ELAB-193)
Warning:  ../../../../rtl/blackbox/../initialization_router/init_router.v:4: signed to unsigned conversion occurs. (VER-318)
Warning:  ../../../../rtl/blackbox/../initialization_router/init_router.v:73: signed to unsigned assignment occurs. (VER-318)

Statistics for case statements in always block at line 79 in file
	'../../../../rtl/blackbox/../initialization_router/init_router.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            80            |    auto/auto     |
|           124            |     no/auto      |
===============================================
Warning:  ../../../../rtl/blackbox/../initialization_router/init_router.v:202: Statement unreachable (Prior branch conditions are always met). (VER-61)
Warning:  ../../../../rtl/blackbox/../initialization_router/init_router.v:271: Statement unreachable (Branch condition impossible to meet). (VER-61)

Statistics for case statements in always block at line 155 in file
	'../../../../rtl/blackbox/../initialization_router/init_router.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           162            |     no/auto      |
===============================================
  state register: state
  state register: pre_state

Inferred memory devices in process
	in routine init_router_4_8_00000084_0_4 line 70 in file
		'../../../../rtl/blackbox/../initialization_router/init_router.v'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
|   input_port_reg    | Latch |   2   |  Y  | Y  | N  | N  | -  | -  | -  |
===========================================================================

Inferred memory devices in process
	in routine init_router_4_8_00000084_0_4 line 79 in file
		'../../../../rtl/blackbox/../initialization_router/init_router.v'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
|   next_state_reg    | Latch |   3   |  Y  | Y  | N  | N  | -  | -  | -  |
|    from_top_reg     | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
===========================================================================

Inferred memory devices in process
	in routine init_router_4_8_00000084_0_4 line 155 in file
		'../../../../rtl/blackbox/../initialization_router/init_router.v'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|      send_done_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|        state_reg        | Flip-flop |   3   |  Y  | Y  | Y  | N  | N  | N  | N  |
|      pre_state_reg      | Flip-flop |   3   |  Y  | Y  | N  | N  | N  | N  | N  |
|    data_out_done_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   packet_counter_reg    | Flip-flop |   8   |  Y  | Y  | N  | N  | N  | N  | N  |
|    routing_done_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  ready_data_top_in_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  load_data_top_out_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    data_top_out_reg     | Flip-flop |   8   |  Y  | Y  | N  | N  | N  | N  | N  |
| ready_data_lower_in_reg | Flip-flop |   4   |  Y  | Y  | N  | N  | N  | N  | N  |
| load_data_lower_out_reg | Flip-flop |   4   |  Y  | Y  | N  | N  | N  | N  | N  |
|      load_data_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   data_lower_out_reg    | Flip-flop |  32   |  Y  | Y  | N  | N  | N  | N  | N  |
|        data_reg         | Flip-flop |   8   |  Y  | Y  | N  | N  | N  | N  | N  |
|    current_flit_reg     | Flip-flop |   8   |  Y  | Y  | N  | N  | N  | N  | N  |
|     header_flit_reg     | Flip-flop |   8   |  Y  | Y  | N  | N  | N  | N  | N  |
|     port_select_reg     | Flip-flop |   2   |  Y  | Y  | N  | N  | N  | N  | N  |
|     this_router_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     count_done_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===================================================================================
Presto compilation completed successfully. (init_router_4_8_00000084_0_4)
Information: Elaborating HDL template WORK:neuron_cluster instantiated from 'neuron_accelerator_packet_width11_main_fifo_depth32_forwarder_8_fifo_depth16_forwarder_4_fifo_depth8_number_of_clusters64_neurons_per_cluster32_incoming_weight_table_rows1024_max_weight_table_rows2048_flit_size8_cluster_group_count2' with the parameters {packet_width=11,cluster_id=8'h04,number_of_clusters=64,neurons_per_cluster=32,incoming_weight_table_rows=1024,max_weight_table_rows=2048}. (ELAB-193)
Presto compilation completed successfully. (neuron_cluster_11_04_64_32_1024_2048)
Information: Elaborating HDL template WORK:neuron_cluster instantiated from 'neuron_accelerator_packet_width11_main_fifo_depth32_forwarder_8_fifo_depth16_forwarder_4_fifo_depth8_number_of_clusters64_neurons_per_cluster32_incoming_weight_table_rows1024_max_weight_table_rows2048_flit_size8_cluster_group_count2' with the parameters {packet_width=11,cluster_id=8'h05,number_of_clusters=64,neurons_per_cluster=32,incoming_weight_table_rows=1024,max_weight_table_rows=2048}. (ELAB-193)
Presto compilation completed successfully. (neuron_cluster_11_05_64_32_1024_2048)
Information: Elaborating HDL template WORK:neuron_cluster instantiated from 'neuron_accelerator_packet_width11_main_fifo_depth32_forwarder_8_fifo_depth16_forwarder_4_fifo_depth8_number_of_clusters64_neurons_per_cluster32_incoming_weight_table_rows1024_max_weight_table_rows2048_flit_size8_cluster_group_count2' with the parameters {packet_width=11,cluster_id=8'h06,number_of_clusters=64,neurons_per_cluster=32,incoming_weight_table_rows=1024,max_weight_table_rows=2048}. (ELAB-193)
Presto compilation completed successfully. (neuron_cluster_11_06_64_32_1024_2048)
Information: Elaborating HDL template WORK:neuron_cluster instantiated from 'neuron_accelerator_packet_width11_main_fifo_depth32_forwarder_8_fifo_depth16_forwarder_4_fifo_depth8_number_of_clusters64_neurons_per_cluster32_incoming_weight_table_rows1024_max_weight_table_rows2048_flit_size8_cluster_group_count2' with the parameters {packet_width=11,cluster_id=8'h07,number_of_clusters=64,neurons_per_cluster=32,incoming_weight_table_rows=1024,max_weight_table_rows=2048}. (ELAB-193)
Presto compilation completed successfully. (neuron_cluster_11_07_64_32_1024_2048)
Information: Elaborating HDL template WORK:spike_forwarder instantiated from 'spike_forwarder_8_data_width11_fifo_depth16_main_fifo_depth32' with the parameters {num_ports=8,data_width=11,fifo_depth=16,main_fifo_depth=32}. (ELAB-193)

Inferred memory devices in process
	in routine spike_forwarder_num_ports8_data_width11_fifo_depth16_main_fifo_depth32 line 197 in file
		'../../../../rtl/blackbox/../spike_network/spike_forwarder/spike_forwarder.v'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
| main_fifo_wr_en_in_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   main_in_data_in_reg   | Flip-flop |  11   |  Y  | Y  | N  | N  | N  | N  | N  |
|  fifo_in_data_out_reg   | Flip-flop |  88   |  Y  | Y  | N  | N  | N  | N  | N  |
|   fifo_wr_en_out_reg    | Flip-flop |   8   |  Y  | Y  | N  | N  | N  | N  | N  |
| store_selected_port_reg | Flip-flop |   5   |  Y  | Y  | N  | N  | N  | N  | N  |
|   forwarded_port_reg    | Flip-flop |   5   |  Y  | Y  | N  | N  | N  | N  | N  |
| inflight_count_reg_reg  | Flip-flop |  18   |  Y  | Y  | N  | N  | N  | N  | N  |
|   forwarding_map_reg    | Flip-flop |  81   |  Y  | Y  | N  | N  | N  | N  | N  |
|   inflight_count_reg    | Flip-flop |  18   |  Y  | Y  | N  | N  | N  | N  | N  |
===================================================================================
Presto compilation completed successfully. (spike_forwarder_num_ports8_data_width11_fifo_depth16_main_fifo_depth32)
Information: Elaborating HDL template WORK:spike_forwarder_controller_8 instantiated from 'spike_forwarder_8_data_width11_fifo_depth16_main_fifo_depth32'. (ELAB-193)

Inferred memory devices in process
	in routine spike_forwarder_controller_8 line 12 in file
		'../../../../rtl/blackbox/../spike_network/spike_forwarder_controller/spike_forwarder_controller_8.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| forwarding_row_reg  | Flip-flop |   9   |  Y  | Y  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    load_row_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    row_index_reg    | Flip-flop |   4   |  Y  | Y  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (spike_forwarder_controller_8)
Information: Elaborating HDL template WORK:spike_forwarder instantiated from 'spike_forwarder_4_data_width11_fifo_depth8_main_fifo_depth16' with the parameters {num_ports=4,data_width=11,fifo_depth=8,main_fifo_depth=16}. (ELAB-193)

Inferred memory devices in process
	in routine spike_forwarder_num_ports4_data_width11_fifo_depth8_main_fifo_depth16 line 197 in file
		'../../../../rtl/blackbox/../spike_network/spike_forwarder/spike_forwarder.v'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
| main_fifo_wr_en_in_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   main_in_data_in_reg   | Flip-flop |  11   |  Y  | Y  | N  | N  | N  | N  | N  |
|  fifo_in_data_out_reg   | Flip-flop |  44   |  Y  | Y  | N  | N  | N  | N  | N  |
|   fifo_wr_en_out_reg    | Flip-flop |   4   |  Y  | Y  | N  | N  | N  | N  | N  |
| store_selected_port_reg | Flip-flop |   4   |  Y  | Y  | N  | N  | N  | N  | N  |
|   forwarded_port_reg    | Flip-flop |   4   |  Y  | Y  | N  | N  | N  | N  | N  |
| inflight_count_reg_reg  | Flip-flop |  10   |  Y  | Y  | N  | N  | N  | N  | N  |
|   forwarding_map_reg    | Flip-flop |  25   |  Y  | Y  | N  | N  | N  | N  | N  |
|   inflight_count_reg    | Flip-flop |  10   |  Y  | Y  | N  | N  | N  | N  | N  |
===================================================================================
Presto compilation completed successfully. (spike_forwarder_num_ports4_data_width11_fifo_depth8_main_fifo_depth16)
Information: Elaborating HDL template WORK:spike_forwarder_controller_4 instantiated from 'spike_forwarder_4_data_width11_fifo_depth8_main_fifo_depth16'. (ELAB-193)

Inferred memory devices in process
	in routine spike_forwarder_controller_4 line 11 in file
		'../../../../rtl/blackbox/../spike_network/spike_forwarder_controller/spike_forwarder_controller_4.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| forwarding_row_reg  | Flip-flop |   5   |  Y  | Y  | N  | N  | N  | N  | N  |
|    load_row_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    row_index_reg    | Flip-flop |   3   |  Y  | Y  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (spike_forwarder_controller_4)
Information: Elaborating HDL template WORK:weight_memory instantiated from 'weight_resolver_max_weight_rows2048_buffer_depth8_neurons_per_cluster32' with the parameters {max_weight_rows=2048}. (ELAB-193)
