Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Aug  5 16:01:41 2020
| Host         : ThinkPad running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file EFIT_timing_summary_routed.rpt -pb EFIT_timing_summary_routed.pb -rpx EFIT_timing_summary_routed.rpx -warn_on_violation
| Design       : EFIT
| Device       : 7s15-ftgb196
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 62 register/latch pins with no clock driven by root clock pin: I_qspi_clk (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 309 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 356 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.539     -111.259                     50                  742        0.045        0.000                      0                  742       -0.808       -3.370                       9                   369  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                     ------------         ----------      --------------
clk                       {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0      {0.000 3.367}        6.734           148.500         
    CLKFBIN               {0.000 3.367}        6.734           148.500         
    PixelClkIO            {0.000 3.367}        6.734           148.500         
    SerialClkIO           {0.000 0.673}        1.347           742.500         
    rgb2dvi/U0/SerialClk  {0.000 0.673}        1.347           742.500         
  clkfbout_clk_wiz_0      {0.000 20.000}       40.000          25.000          
sys_clk_pin               {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1    {0.000 3.367}        6.734           148.500         
    CLKFBIN_1             {0.000 3.367}        6.734           148.500         
    PixelClkIO_1          {0.000 3.367}        6.734           148.500         
    SerialClkIO_1         {0.000 0.673}        1.347           742.500         
  clkfbout_clk_wiz_0_1    {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         -2.539     -111.259                     50                  700        0.160        0.000                      0                  700        1.367        0.000                       0                   343  
    CLKFBIN                                                                                                                                                               5.485        0.000                       0                     2  
    PixelClkIO                                                                                                                                                            4.579        0.000                       0                    10  
    SerialClkIO                                                                                                                                                          -0.808       -3.370                       9                    10  
  clkfbout_clk_wiz_0                                                                                                                                                     37.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       -2.537     -111.169                     50                  700        0.160        0.000                      0                  700        1.367        0.000                       0                   343  
    CLKFBIN_1                                                                                                                                                             5.485        0.000                       0                     2  
    PixelClkIO_1                                                                                                                                                          4.579        0.000                       0                    10  
    SerialClkIO_1                                                                                                                                                        -0.808       -3.370                       9                    10  
  clkfbout_clk_wiz_0_1                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         -2.539     -111.259                     50                  700        0.045        0.000                      0                  700  
clk_out1_clk_wiz_0    PixelClkIO                  1.892        0.000                      0                   38        0.245        0.000                      0                   38  
clk_out1_clk_wiz_0_1  PixelClkIO                  1.892        0.000                      0                   38        0.245        0.000                      0                   38  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       -2.539     -111.259                     50                  700        0.045        0.000                      0                  700  
clk_out1_clk_wiz_0    PixelClkIO_1                1.892        0.000                      0                   38        0.245        0.000                      0                   38  
clk_out1_clk_wiz_0_1  PixelClkIO_1                1.892        0.000                      0                   38        0.245        0.000                      0                   38  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0          5.015        0.000                      0                    4        0.503        0.000                      0                    4  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          5.015        0.000                      0                    4        0.388        0.000                      0                    4  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        5.015        0.000                      0                    4        0.388        0.000                      0                    4  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0_1        5.017        0.000                      0                    4        0.503        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           50  Failing Endpoints,  Worst Slack       -2.539ns,  Total Violation     -111.259ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.367ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.539ns  (required time - arrival time)
  Source:                 get_data_from_esp32_0/width_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            get_data_from_esp32_0/addr_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.927ns  (logic 4.207ns (47.128%)  route 4.720ns (52.872%))
  Logic Levels:           16  (CARRY4=10 LUT1=1 LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 5.403 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.699    -0.720    get_data_from_esp32_0/clk_out1
    SLICE_X33Y2          FDCE                                         r  get_data_from_esp32_0/width_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y2          FDCE (Prop_fdce_C_Q)         0.456    -0.264 f  get_data_from_esp32_0/width_reg[0]/Q
                         net (fo=4, routed)           0.322     0.058    get_data_from_esp32_0/width_reg_n_0_[0]
    SLICE_X35Y2          LUT1 (Prop_lut1_I0_O)        0.124     0.182 r  get_data_from_esp32_0/i__carry_i_8__0/O
                         net (fo=1, routed)           0.189     0.371    get_data_from_esp32_0/i__carry_i_8__0_n_0
    SLICE_X34Y2          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     0.966 r  get_data_from_esp32_0/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     0.966    get_data_from_esp32_0/i__carry_i_6_n_0
    SLICE_X34Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.083 r  get_data_from_esp32_0/i__carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.083    get_data_from_esp32_0/i__carry_i_7_n_0
    SLICE_X34Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.200 r  get_data_from_esp32_0/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.200    get_data_from_esp32_0/i__carry__0_i_6_n_0
    SLICE_X34Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.317 r  get_data_from_esp32_0/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.317    get_data_from_esp32_0/i__carry__0_i_5_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.536 r  get_data_from_esp32_0/i__carry__1_i_6/O[0]
                         net (fo=5, routed)           0.725     2.261    get_data_from_esp32_0/x_lower0[16]
    SLICE_X33Y6          LUT2 (Prop_lut2_I0_O)        0.295     2.556 r  get_data_from_esp32_0/addr2_carry__1_i_18/O
                         net (fo=1, routed)           0.000     2.556    get_data_from_esp32_0/addr2_carry__1_i_18_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.088 r  get_data_from_esp32_0/addr2_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.088    get_data_from_esp32_0/addr2_carry__1_i_10_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.202 r  get_data_from_esp32_0/addr2_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.202    get_data_from_esp32_0/addr2_carry__1_i_9_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.316 r  get_data_from_esp32_0/addr2_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.316    get_data_from_esp32_0/addr2_carry__2_i_10_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.650 r  get_data_from_esp32_0/addr2_carry__2_i_9/O[1]
                         net (fo=4, routed)           0.520     4.170    get_data_from_esp32_0/x_higher0[29]
    SLICE_X33Y10         LUT6 (Prop_lut6_I5_O)        0.303     4.473 r  get_data_from_esp32_0/addr2_carry__2_i_2/O
                         net (fo=3, routed)           0.644     5.118    get_data_from_esp32_0/addr2_carry__2_i_2_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     5.516 r  get_data_from_esp32_0/addr2_carry__2/CO[3]
                         net (fo=1, routed)           0.851     6.367    get_data_from_esp32_0/addr2
    SLICE_X30Y8          LUT4 (Prop_lut4_I3_O)        0.124     6.491 f  get_data_from_esp32_0/temp[0]_i_22/O
                         net (fo=3, routed)           0.441     6.932    get_data_from_esp32_0/temp[0]_i_22_n_0
    SLICE_X30Y9          LUT4 (Prop_lut4_I0_O)        0.124     7.056 r  get_data_from_esp32_0/addr[0]_i_4/O
                         net (fo=1, routed)           0.523     7.579    get_data_from_esp32_0/addr[0]_i_4_n_0
    SLICE_X33Y10         LUT6 (Prop_lut6_I3_O)        0.124     7.703 r  get_data_from_esp32_0/addr[0]_i_1/O
                         net (fo=15, routed)          0.504     8.207    get_data_from_esp32_0/addr[0]_i_1_n_0
    SLICE_X32Y8          FDCE                                         r  get_data_from_esp32_0/addr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.578     5.403    get_data_from_esp32_0/clk_out1
    SLICE_X32Y8          FDCE                                         r  get_data_from_esp32_0/addr_reg[0]/C
                         clock pessimism              0.584     5.987    
                         clock uncertainty           -0.114     5.873    
    SLICE_X32Y8          FDCE (Setup_fdce_C_CE)      -0.205     5.668    get_data_from_esp32_0/addr_reg[0]
  -------------------------------------------------------------------
                         required time                          5.668    
                         arrival time                          -8.207    
  -------------------------------------------------------------------
                         slack                                 -2.539    

Slack (VIOLATED) :        -2.539ns  (required time - arrival time)
  Source:                 get_data_from_esp32_0/width_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            get_data_from_esp32_0/addr_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.927ns  (logic 4.207ns (47.128%)  route 4.720ns (52.872%))
  Logic Levels:           16  (CARRY4=10 LUT1=1 LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 5.403 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.699    -0.720    get_data_from_esp32_0/clk_out1
    SLICE_X33Y2          FDCE                                         r  get_data_from_esp32_0/width_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y2          FDCE (Prop_fdce_C_Q)         0.456    -0.264 f  get_data_from_esp32_0/width_reg[0]/Q
                         net (fo=4, routed)           0.322     0.058    get_data_from_esp32_0/width_reg_n_0_[0]
    SLICE_X35Y2          LUT1 (Prop_lut1_I0_O)        0.124     0.182 r  get_data_from_esp32_0/i__carry_i_8__0/O
                         net (fo=1, routed)           0.189     0.371    get_data_from_esp32_0/i__carry_i_8__0_n_0
    SLICE_X34Y2          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     0.966 r  get_data_from_esp32_0/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     0.966    get_data_from_esp32_0/i__carry_i_6_n_0
    SLICE_X34Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.083 r  get_data_from_esp32_0/i__carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.083    get_data_from_esp32_0/i__carry_i_7_n_0
    SLICE_X34Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.200 r  get_data_from_esp32_0/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.200    get_data_from_esp32_0/i__carry__0_i_6_n_0
    SLICE_X34Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.317 r  get_data_from_esp32_0/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.317    get_data_from_esp32_0/i__carry__0_i_5_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.536 r  get_data_from_esp32_0/i__carry__1_i_6/O[0]
                         net (fo=5, routed)           0.725     2.261    get_data_from_esp32_0/x_lower0[16]
    SLICE_X33Y6          LUT2 (Prop_lut2_I0_O)        0.295     2.556 r  get_data_from_esp32_0/addr2_carry__1_i_18/O
                         net (fo=1, routed)           0.000     2.556    get_data_from_esp32_0/addr2_carry__1_i_18_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.088 r  get_data_from_esp32_0/addr2_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.088    get_data_from_esp32_0/addr2_carry__1_i_10_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.202 r  get_data_from_esp32_0/addr2_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.202    get_data_from_esp32_0/addr2_carry__1_i_9_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.316 r  get_data_from_esp32_0/addr2_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.316    get_data_from_esp32_0/addr2_carry__2_i_10_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.650 r  get_data_from_esp32_0/addr2_carry__2_i_9/O[1]
                         net (fo=4, routed)           0.520     4.170    get_data_from_esp32_0/x_higher0[29]
    SLICE_X33Y10         LUT6 (Prop_lut6_I5_O)        0.303     4.473 r  get_data_from_esp32_0/addr2_carry__2_i_2/O
                         net (fo=3, routed)           0.644     5.118    get_data_from_esp32_0/addr2_carry__2_i_2_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     5.516 r  get_data_from_esp32_0/addr2_carry__2/CO[3]
                         net (fo=1, routed)           0.851     6.367    get_data_from_esp32_0/addr2
    SLICE_X30Y8          LUT4 (Prop_lut4_I3_O)        0.124     6.491 f  get_data_from_esp32_0/temp[0]_i_22/O
                         net (fo=3, routed)           0.441     6.932    get_data_from_esp32_0/temp[0]_i_22_n_0
    SLICE_X30Y9          LUT4 (Prop_lut4_I0_O)        0.124     7.056 r  get_data_from_esp32_0/addr[0]_i_4/O
                         net (fo=1, routed)           0.523     7.579    get_data_from_esp32_0/addr[0]_i_4_n_0
    SLICE_X33Y10         LUT6 (Prop_lut6_I3_O)        0.124     7.703 r  get_data_from_esp32_0/addr[0]_i_1/O
                         net (fo=15, routed)          0.504     8.207    get_data_from_esp32_0/addr[0]_i_1_n_0
    SLICE_X32Y8          FDCE                                         r  get_data_from_esp32_0/addr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.578     5.403    get_data_from_esp32_0/clk_out1
    SLICE_X32Y8          FDCE                                         r  get_data_from_esp32_0/addr_reg[1]/C
                         clock pessimism              0.584     5.987    
                         clock uncertainty           -0.114     5.873    
    SLICE_X32Y8          FDCE (Setup_fdce_C_CE)      -0.205     5.668    get_data_from_esp32_0/addr_reg[1]
  -------------------------------------------------------------------
                         required time                          5.668    
                         arrival time                          -8.207    
  -------------------------------------------------------------------
                         slack                                 -2.539    

Slack (VIOLATED) :        -2.539ns  (required time - arrival time)
  Source:                 get_data_from_esp32_0/width_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            get_data_from_esp32_0/addr_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.927ns  (logic 4.207ns (47.128%)  route 4.720ns (52.872%))
  Logic Levels:           16  (CARRY4=10 LUT1=1 LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 5.403 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.699    -0.720    get_data_from_esp32_0/clk_out1
    SLICE_X33Y2          FDCE                                         r  get_data_from_esp32_0/width_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y2          FDCE (Prop_fdce_C_Q)         0.456    -0.264 f  get_data_from_esp32_0/width_reg[0]/Q
                         net (fo=4, routed)           0.322     0.058    get_data_from_esp32_0/width_reg_n_0_[0]
    SLICE_X35Y2          LUT1 (Prop_lut1_I0_O)        0.124     0.182 r  get_data_from_esp32_0/i__carry_i_8__0/O
                         net (fo=1, routed)           0.189     0.371    get_data_from_esp32_0/i__carry_i_8__0_n_0
    SLICE_X34Y2          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     0.966 r  get_data_from_esp32_0/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     0.966    get_data_from_esp32_0/i__carry_i_6_n_0
    SLICE_X34Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.083 r  get_data_from_esp32_0/i__carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.083    get_data_from_esp32_0/i__carry_i_7_n_0
    SLICE_X34Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.200 r  get_data_from_esp32_0/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.200    get_data_from_esp32_0/i__carry__0_i_6_n_0
    SLICE_X34Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.317 r  get_data_from_esp32_0/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.317    get_data_from_esp32_0/i__carry__0_i_5_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.536 r  get_data_from_esp32_0/i__carry__1_i_6/O[0]
                         net (fo=5, routed)           0.725     2.261    get_data_from_esp32_0/x_lower0[16]
    SLICE_X33Y6          LUT2 (Prop_lut2_I0_O)        0.295     2.556 r  get_data_from_esp32_0/addr2_carry__1_i_18/O
                         net (fo=1, routed)           0.000     2.556    get_data_from_esp32_0/addr2_carry__1_i_18_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.088 r  get_data_from_esp32_0/addr2_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.088    get_data_from_esp32_0/addr2_carry__1_i_10_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.202 r  get_data_from_esp32_0/addr2_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.202    get_data_from_esp32_0/addr2_carry__1_i_9_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.316 r  get_data_from_esp32_0/addr2_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.316    get_data_from_esp32_0/addr2_carry__2_i_10_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.650 r  get_data_from_esp32_0/addr2_carry__2_i_9/O[1]
                         net (fo=4, routed)           0.520     4.170    get_data_from_esp32_0/x_higher0[29]
    SLICE_X33Y10         LUT6 (Prop_lut6_I5_O)        0.303     4.473 r  get_data_from_esp32_0/addr2_carry__2_i_2/O
                         net (fo=3, routed)           0.644     5.118    get_data_from_esp32_0/addr2_carry__2_i_2_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     5.516 r  get_data_from_esp32_0/addr2_carry__2/CO[3]
                         net (fo=1, routed)           0.851     6.367    get_data_from_esp32_0/addr2
    SLICE_X30Y8          LUT4 (Prop_lut4_I3_O)        0.124     6.491 f  get_data_from_esp32_0/temp[0]_i_22/O
                         net (fo=3, routed)           0.441     6.932    get_data_from_esp32_0/temp[0]_i_22_n_0
    SLICE_X30Y9          LUT4 (Prop_lut4_I0_O)        0.124     7.056 r  get_data_from_esp32_0/addr[0]_i_4/O
                         net (fo=1, routed)           0.523     7.579    get_data_from_esp32_0/addr[0]_i_4_n_0
    SLICE_X33Y10         LUT6 (Prop_lut6_I3_O)        0.124     7.703 r  get_data_from_esp32_0/addr[0]_i_1/O
                         net (fo=15, routed)          0.504     8.207    get_data_from_esp32_0/addr[0]_i_1_n_0
    SLICE_X32Y8          FDCE                                         r  get_data_from_esp32_0/addr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.578     5.403    get_data_from_esp32_0/clk_out1
    SLICE_X32Y8          FDCE                                         r  get_data_from_esp32_0/addr_reg[2]/C
                         clock pessimism              0.584     5.987    
                         clock uncertainty           -0.114     5.873    
    SLICE_X32Y8          FDCE (Setup_fdce_C_CE)      -0.205     5.668    get_data_from_esp32_0/addr_reg[2]
  -------------------------------------------------------------------
                         required time                          5.668    
                         arrival time                          -8.207    
  -------------------------------------------------------------------
                         slack                                 -2.539    

Slack (VIOLATED) :        -2.539ns  (required time - arrival time)
  Source:                 get_data_from_esp32_0/width_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            get_data_from_esp32_0/addr_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.927ns  (logic 4.207ns (47.128%)  route 4.720ns (52.872%))
  Logic Levels:           16  (CARRY4=10 LUT1=1 LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 5.403 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.699    -0.720    get_data_from_esp32_0/clk_out1
    SLICE_X33Y2          FDCE                                         r  get_data_from_esp32_0/width_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y2          FDCE (Prop_fdce_C_Q)         0.456    -0.264 f  get_data_from_esp32_0/width_reg[0]/Q
                         net (fo=4, routed)           0.322     0.058    get_data_from_esp32_0/width_reg_n_0_[0]
    SLICE_X35Y2          LUT1 (Prop_lut1_I0_O)        0.124     0.182 r  get_data_from_esp32_0/i__carry_i_8__0/O
                         net (fo=1, routed)           0.189     0.371    get_data_from_esp32_0/i__carry_i_8__0_n_0
    SLICE_X34Y2          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     0.966 r  get_data_from_esp32_0/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     0.966    get_data_from_esp32_0/i__carry_i_6_n_0
    SLICE_X34Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.083 r  get_data_from_esp32_0/i__carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.083    get_data_from_esp32_0/i__carry_i_7_n_0
    SLICE_X34Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.200 r  get_data_from_esp32_0/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.200    get_data_from_esp32_0/i__carry__0_i_6_n_0
    SLICE_X34Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.317 r  get_data_from_esp32_0/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.317    get_data_from_esp32_0/i__carry__0_i_5_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.536 r  get_data_from_esp32_0/i__carry__1_i_6/O[0]
                         net (fo=5, routed)           0.725     2.261    get_data_from_esp32_0/x_lower0[16]
    SLICE_X33Y6          LUT2 (Prop_lut2_I0_O)        0.295     2.556 r  get_data_from_esp32_0/addr2_carry__1_i_18/O
                         net (fo=1, routed)           0.000     2.556    get_data_from_esp32_0/addr2_carry__1_i_18_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.088 r  get_data_from_esp32_0/addr2_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.088    get_data_from_esp32_0/addr2_carry__1_i_10_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.202 r  get_data_from_esp32_0/addr2_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.202    get_data_from_esp32_0/addr2_carry__1_i_9_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.316 r  get_data_from_esp32_0/addr2_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.316    get_data_from_esp32_0/addr2_carry__2_i_10_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.650 r  get_data_from_esp32_0/addr2_carry__2_i_9/O[1]
                         net (fo=4, routed)           0.520     4.170    get_data_from_esp32_0/x_higher0[29]
    SLICE_X33Y10         LUT6 (Prop_lut6_I5_O)        0.303     4.473 r  get_data_from_esp32_0/addr2_carry__2_i_2/O
                         net (fo=3, routed)           0.644     5.118    get_data_from_esp32_0/addr2_carry__2_i_2_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     5.516 r  get_data_from_esp32_0/addr2_carry__2/CO[3]
                         net (fo=1, routed)           0.851     6.367    get_data_from_esp32_0/addr2
    SLICE_X30Y8          LUT4 (Prop_lut4_I3_O)        0.124     6.491 f  get_data_from_esp32_0/temp[0]_i_22/O
                         net (fo=3, routed)           0.441     6.932    get_data_from_esp32_0/temp[0]_i_22_n_0
    SLICE_X30Y9          LUT4 (Prop_lut4_I0_O)        0.124     7.056 r  get_data_from_esp32_0/addr[0]_i_4/O
                         net (fo=1, routed)           0.523     7.579    get_data_from_esp32_0/addr[0]_i_4_n_0
    SLICE_X33Y10         LUT6 (Prop_lut6_I3_O)        0.124     7.703 r  get_data_from_esp32_0/addr[0]_i_1/O
                         net (fo=15, routed)          0.504     8.207    get_data_from_esp32_0/addr[0]_i_1_n_0
    SLICE_X32Y8          FDCE                                         r  get_data_from_esp32_0/addr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.578     5.403    get_data_from_esp32_0/clk_out1
    SLICE_X32Y8          FDCE                                         r  get_data_from_esp32_0/addr_reg[3]/C
                         clock pessimism              0.584     5.987    
                         clock uncertainty           -0.114     5.873    
    SLICE_X32Y8          FDCE (Setup_fdce_C_CE)      -0.205     5.668    get_data_from_esp32_0/addr_reg[3]
  -------------------------------------------------------------------
                         required time                          5.668    
                         arrival time                          -8.207    
  -------------------------------------------------------------------
                         slack                                 -2.539    

Slack (VIOLATED) :        -2.440ns  (required time - arrival time)
  Source:                 get_data_from_esp32_0/width_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            get_data_from_esp32_0/addr_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.826ns  (logic 4.207ns (47.664%)  route 4.619ns (52.336%))
  Logic Levels:           16  (CARRY4=10 LUT1=1 LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 5.402 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.699    -0.720    get_data_from_esp32_0/clk_out1
    SLICE_X33Y2          FDCE                                         r  get_data_from_esp32_0/width_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y2          FDCE (Prop_fdce_C_Q)         0.456    -0.264 f  get_data_from_esp32_0/width_reg[0]/Q
                         net (fo=4, routed)           0.322     0.058    get_data_from_esp32_0/width_reg_n_0_[0]
    SLICE_X35Y2          LUT1 (Prop_lut1_I0_O)        0.124     0.182 r  get_data_from_esp32_0/i__carry_i_8__0/O
                         net (fo=1, routed)           0.189     0.371    get_data_from_esp32_0/i__carry_i_8__0_n_0
    SLICE_X34Y2          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     0.966 r  get_data_from_esp32_0/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     0.966    get_data_from_esp32_0/i__carry_i_6_n_0
    SLICE_X34Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.083 r  get_data_from_esp32_0/i__carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.083    get_data_from_esp32_0/i__carry_i_7_n_0
    SLICE_X34Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.200 r  get_data_from_esp32_0/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.200    get_data_from_esp32_0/i__carry__0_i_6_n_0
    SLICE_X34Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.317 r  get_data_from_esp32_0/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.317    get_data_from_esp32_0/i__carry__0_i_5_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.536 r  get_data_from_esp32_0/i__carry__1_i_6/O[0]
                         net (fo=5, routed)           0.725     2.261    get_data_from_esp32_0/x_lower0[16]
    SLICE_X33Y6          LUT2 (Prop_lut2_I0_O)        0.295     2.556 r  get_data_from_esp32_0/addr2_carry__1_i_18/O
                         net (fo=1, routed)           0.000     2.556    get_data_from_esp32_0/addr2_carry__1_i_18_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.088 r  get_data_from_esp32_0/addr2_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.088    get_data_from_esp32_0/addr2_carry__1_i_10_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.202 r  get_data_from_esp32_0/addr2_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.202    get_data_from_esp32_0/addr2_carry__1_i_9_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.316 r  get_data_from_esp32_0/addr2_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.316    get_data_from_esp32_0/addr2_carry__2_i_10_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.650 r  get_data_from_esp32_0/addr2_carry__2_i_9/O[1]
                         net (fo=4, routed)           0.520     4.170    get_data_from_esp32_0/x_higher0[29]
    SLICE_X33Y10         LUT6 (Prop_lut6_I5_O)        0.303     4.473 r  get_data_from_esp32_0/addr2_carry__2_i_2/O
                         net (fo=3, routed)           0.644     5.118    get_data_from_esp32_0/addr2_carry__2_i_2_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     5.516 r  get_data_from_esp32_0/addr2_carry__2/CO[3]
                         net (fo=1, routed)           0.851     6.367    get_data_from_esp32_0/addr2
    SLICE_X30Y8          LUT4 (Prop_lut4_I3_O)        0.124     6.491 f  get_data_from_esp32_0/temp[0]_i_22/O
                         net (fo=3, routed)           0.441     6.932    get_data_from_esp32_0/temp[0]_i_22_n_0
    SLICE_X30Y9          LUT4 (Prop_lut4_I0_O)        0.124     7.056 r  get_data_from_esp32_0/addr[0]_i_4/O
                         net (fo=1, routed)           0.523     7.579    get_data_from_esp32_0/addr[0]_i_4_n_0
    SLICE_X33Y10         LUT6 (Prop_lut6_I3_O)        0.124     7.703 r  get_data_from_esp32_0/addr[0]_i_1/O
                         net (fo=15, routed)          0.404     8.107    get_data_from_esp32_0/addr[0]_i_1_n_0
    SLICE_X32Y10         FDCE                                         r  get_data_from_esp32_0/addr_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.577     5.402    get_data_from_esp32_0/clk_out1
    SLICE_X32Y10         FDCE                                         r  get_data_from_esp32_0/addr_reg[10]/C
                         clock pessimism              0.584     5.986    
                         clock uncertainty           -0.114     5.872    
    SLICE_X32Y10         FDCE (Setup_fdce_C_CE)      -0.205     5.667    get_data_from_esp32_0/addr_reg[10]
  -------------------------------------------------------------------
                         required time                          5.667    
                         arrival time                          -8.107    
  -------------------------------------------------------------------
                         slack                                 -2.440    

Slack (VIOLATED) :        -2.440ns  (required time - arrival time)
  Source:                 get_data_from_esp32_0/width_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            get_data_from_esp32_0/addr_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.826ns  (logic 4.207ns (47.664%)  route 4.619ns (52.336%))
  Logic Levels:           16  (CARRY4=10 LUT1=1 LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 5.402 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.699    -0.720    get_data_from_esp32_0/clk_out1
    SLICE_X33Y2          FDCE                                         r  get_data_from_esp32_0/width_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y2          FDCE (Prop_fdce_C_Q)         0.456    -0.264 f  get_data_from_esp32_0/width_reg[0]/Q
                         net (fo=4, routed)           0.322     0.058    get_data_from_esp32_0/width_reg_n_0_[0]
    SLICE_X35Y2          LUT1 (Prop_lut1_I0_O)        0.124     0.182 r  get_data_from_esp32_0/i__carry_i_8__0/O
                         net (fo=1, routed)           0.189     0.371    get_data_from_esp32_0/i__carry_i_8__0_n_0
    SLICE_X34Y2          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     0.966 r  get_data_from_esp32_0/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     0.966    get_data_from_esp32_0/i__carry_i_6_n_0
    SLICE_X34Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.083 r  get_data_from_esp32_0/i__carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.083    get_data_from_esp32_0/i__carry_i_7_n_0
    SLICE_X34Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.200 r  get_data_from_esp32_0/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.200    get_data_from_esp32_0/i__carry__0_i_6_n_0
    SLICE_X34Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.317 r  get_data_from_esp32_0/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.317    get_data_from_esp32_0/i__carry__0_i_5_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.536 r  get_data_from_esp32_0/i__carry__1_i_6/O[0]
                         net (fo=5, routed)           0.725     2.261    get_data_from_esp32_0/x_lower0[16]
    SLICE_X33Y6          LUT2 (Prop_lut2_I0_O)        0.295     2.556 r  get_data_from_esp32_0/addr2_carry__1_i_18/O
                         net (fo=1, routed)           0.000     2.556    get_data_from_esp32_0/addr2_carry__1_i_18_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.088 r  get_data_from_esp32_0/addr2_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.088    get_data_from_esp32_0/addr2_carry__1_i_10_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.202 r  get_data_from_esp32_0/addr2_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.202    get_data_from_esp32_0/addr2_carry__1_i_9_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.316 r  get_data_from_esp32_0/addr2_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.316    get_data_from_esp32_0/addr2_carry__2_i_10_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.650 r  get_data_from_esp32_0/addr2_carry__2_i_9/O[1]
                         net (fo=4, routed)           0.520     4.170    get_data_from_esp32_0/x_higher0[29]
    SLICE_X33Y10         LUT6 (Prop_lut6_I5_O)        0.303     4.473 r  get_data_from_esp32_0/addr2_carry__2_i_2/O
                         net (fo=3, routed)           0.644     5.118    get_data_from_esp32_0/addr2_carry__2_i_2_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     5.516 r  get_data_from_esp32_0/addr2_carry__2/CO[3]
                         net (fo=1, routed)           0.851     6.367    get_data_from_esp32_0/addr2
    SLICE_X30Y8          LUT4 (Prop_lut4_I3_O)        0.124     6.491 f  get_data_from_esp32_0/temp[0]_i_22/O
                         net (fo=3, routed)           0.441     6.932    get_data_from_esp32_0/temp[0]_i_22_n_0
    SLICE_X30Y9          LUT4 (Prop_lut4_I0_O)        0.124     7.056 r  get_data_from_esp32_0/addr[0]_i_4/O
                         net (fo=1, routed)           0.523     7.579    get_data_from_esp32_0/addr[0]_i_4_n_0
    SLICE_X33Y10         LUT6 (Prop_lut6_I3_O)        0.124     7.703 r  get_data_from_esp32_0/addr[0]_i_1/O
                         net (fo=15, routed)          0.404     8.107    get_data_from_esp32_0/addr[0]_i_1_n_0
    SLICE_X32Y10         FDCE                                         r  get_data_from_esp32_0/addr_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.577     5.402    get_data_from_esp32_0/clk_out1
    SLICE_X32Y10         FDCE                                         r  get_data_from_esp32_0/addr_reg[11]/C
                         clock pessimism              0.584     5.986    
                         clock uncertainty           -0.114     5.872    
    SLICE_X32Y10         FDCE (Setup_fdce_C_CE)      -0.205     5.667    get_data_from_esp32_0/addr_reg[11]
  -------------------------------------------------------------------
                         required time                          5.667    
                         arrival time                          -8.107    
  -------------------------------------------------------------------
                         slack                                 -2.440    

Slack (VIOLATED) :        -2.440ns  (required time - arrival time)
  Source:                 get_data_from_esp32_0/width_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            get_data_from_esp32_0/addr_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.826ns  (logic 4.207ns (47.664%)  route 4.619ns (52.336%))
  Logic Levels:           16  (CARRY4=10 LUT1=1 LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 5.402 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.699    -0.720    get_data_from_esp32_0/clk_out1
    SLICE_X33Y2          FDCE                                         r  get_data_from_esp32_0/width_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y2          FDCE (Prop_fdce_C_Q)         0.456    -0.264 f  get_data_from_esp32_0/width_reg[0]/Q
                         net (fo=4, routed)           0.322     0.058    get_data_from_esp32_0/width_reg_n_0_[0]
    SLICE_X35Y2          LUT1 (Prop_lut1_I0_O)        0.124     0.182 r  get_data_from_esp32_0/i__carry_i_8__0/O
                         net (fo=1, routed)           0.189     0.371    get_data_from_esp32_0/i__carry_i_8__0_n_0
    SLICE_X34Y2          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     0.966 r  get_data_from_esp32_0/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     0.966    get_data_from_esp32_0/i__carry_i_6_n_0
    SLICE_X34Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.083 r  get_data_from_esp32_0/i__carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.083    get_data_from_esp32_0/i__carry_i_7_n_0
    SLICE_X34Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.200 r  get_data_from_esp32_0/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.200    get_data_from_esp32_0/i__carry__0_i_6_n_0
    SLICE_X34Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.317 r  get_data_from_esp32_0/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.317    get_data_from_esp32_0/i__carry__0_i_5_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.536 r  get_data_from_esp32_0/i__carry__1_i_6/O[0]
                         net (fo=5, routed)           0.725     2.261    get_data_from_esp32_0/x_lower0[16]
    SLICE_X33Y6          LUT2 (Prop_lut2_I0_O)        0.295     2.556 r  get_data_from_esp32_0/addr2_carry__1_i_18/O
                         net (fo=1, routed)           0.000     2.556    get_data_from_esp32_0/addr2_carry__1_i_18_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.088 r  get_data_from_esp32_0/addr2_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.088    get_data_from_esp32_0/addr2_carry__1_i_10_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.202 r  get_data_from_esp32_0/addr2_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.202    get_data_from_esp32_0/addr2_carry__1_i_9_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.316 r  get_data_from_esp32_0/addr2_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.316    get_data_from_esp32_0/addr2_carry__2_i_10_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.650 r  get_data_from_esp32_0/addr2_carry__2_i_9/O[1]
                         net (fo=4, routed)           0.520     4.170    get_data_from_esp32_0/x_higher0[29]
    SLICE_X33Y10         LUT6 (Prop_lut6_I5_O)        0.303     4.473 r  get_data_from_esp32_0/addr2_carry__2_i_2/O
                         net (fo=3, routed)           0.644     5.118    get_data_from_esp32_0/addr2_carry__2_i_2_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     5.516 r  get_data_from_esp32_0/addr2_carry__2/CO[3]
                         net (fo=1, routed)           0.851     6.367    get_data_from_esp32_0/addr2
    SLICE_X30Y8          LUT4 (Prop_lut4_I3_O)        0.124     6.491 f  get_data_from_esp32_0/temp[0]_i_22/O
                         net (fo=3, routed)           0.441     6.932    get_data_from_esp32_0/temp[0]_i_22_n_0
    SLICE_X30Y9          LUT4 (Prop_lut4_I0_O)        0.124     7.056 r  get_data_from_esp32_0/addr[0]_i_4/O
                         net (fo=1, routed)           0.523     7.579    get_data_from_esp32_0/addr[0]_i_4_n_0
    SLICE_X33Y10         LUT6 (Prop_lut6_I3_O)        0.124     7.703 r  get_data_from_esp32_0/addr[0]_i_1/O
                         net (fo=15, routed)          0.404     8.107    get_data_from_esp32_0/addr[0]_i_1_n_0
    SLICE_X32Y10         FDCE                                         r  get_data_from_esp32_0/addr_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.577     5.402    get_data_from_esp32_0/clk_out1
    SLICE_X32Y10         FDCE                                         r  get_data_from_esp32_0/addr_reg[8]/C
                         clock pessimism              0.584     5.986    
                         clock uncertainty           -0.114     5.872    
    SLICE_X32Y10         FDCE (Setup_fdce_C_CE)      -0.205     5.667    get_data_from_esp32_0/addr_reg[8]
  -------------------------------------------------------------------
                         required time                          5.667    
                         arrival time                          -8.107    
  -------------------------------------------------------------------
                         slack                                 -2.440    

Slack (VIOLATED) :        -2.440ns  (required time - arrival time)
  Source:                 get_data_from_esp32_0/width_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            get_data_from_esp32_0/addr_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.826ns  (logic 4.207ns (47.664%)  route 4.619ns (52.336%))
  Logic Levels:           16  (CARRY4=10 LUT1=1 LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 5.402 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.699    -0.720    get_data_from_esp32_0/clk_out1
    SLICE_X33Y2          FDCE                                         r  get_data_from_esp32_0/width_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y2          FDCE (Prop_fdce_C_Q)         0.456    -0.264 f  get_data_from_esp32_0/width_reg[0]/Q
                         net (fo=4, routed)           0.322     0.058    get_data_from_esp32_0/width_reg_n_0_[0]
    SLICE_X35Y2          LUT1 (Prop_lut1_I0_O)        0.124     0.182 r  get_data_from_esp32_0/i__carry_i_8__0/O
                         net (fo=1, routed)           0.189     0.371    get_data_from_esp32_0/i__carry_i_8__0_n_0
    SLICE_X34Y2          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     0.966 r  get_data_from_esp32_0/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     0.966    get_data_from_esp32_0/i__carry_i_6_n_0
    SLICE_X34Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.083 r  get_data_from_esp32_0/i__carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.083    get_data_from_esp32_0/i__carry_i_7_n_0
    SLICE_X34Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.200 r  get_data_from_esp32_0/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.200    get_data_from_esp32_0/i__carry__0_i_6_n_0
    SLICE_X34Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.317 r  get_data_from_esp32_0/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.317    get_data_from_esp32_0/i__carry__0_i_5_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.536 r  get_data_from_esp32_0/i__carry__1_i_6/O[0]
                         net (fo=5, routed)           0.725     2.261    get_data_from_esp32_0/x_lower0[16]
    SLICE_X33Y6          LUT2 (Prop_lut2_I0_O)        0.295     2.556 r  get_data_from_esp32_0/addr2_carry__1_i_18/O
                         net (fo=1, routed)           0.000     2.556    get_data_from_esp32_0/addr2_carry__1_i_18_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.088 r  get_data_from_esp32_0/addr2_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.088    get_data_from_esp32_0/addr2_carry__1_i_10_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.202 r  get_data_from_esp32_0/addr2_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.202    get_data_from_esp32_0/addr2_carry__1_i_9_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.316 r  get_data_from_esp32_0/addr2_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.316    get_data_from_esp32_0/addr2_carry__2_i_10_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.650 r  get_data_from_esp32_0/addr2_carry__2_i_9/O[1]
                         net (fo=4, routed)           0.520     4.170    get_data_from_esp32_0/x_higher0[29]
    SLICE_X33Y10         LUT6 (Prop_lut6_I5_O)        0.303     4.473 r  get_data_from_esp32_0/addr2_carry__2_i_2/O
                         net (fo=3, routed)           0.644     5.118    get_data_from_esp32_0/addr2_carry__2_i_2_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     5.516 r  get_data_from_esp32_0/addr2_carry__2/CO[3]
                         net (fo=1, routed)           0.851     6.367    get_data_from_esp32_0/addr2
    SLICE_X30Y8          LUT4 (Prop_lut4_I3_O)        0.124     6.491 f  get_data_from_esp32_0/temp[0]_i_22/O
                         net (fo=3, routed)           0.441     6.932    get_data_from_esp32_0/temp[0]_i_22_n_0
    SLICE_X30Y9          LUT4 (Prop_lut4_I0_O)        0.124     7.056 r  get_data_from_esp32_0/addr[0]_i_4/O
                         net (fo=1, routed)           0.523     7.579    get_data_from_esp32_0/addr[0]_i_4_n_0
    SLICE_X33Y10         LUT6 (Prop_lut6_I3_O)        0.124     7.703 r  get_data_from_esp32_0/addr[0]_i_1/O
                         net (fo=15, routed)          0.404     8.107    get_data_from_esp32_0/addr[0]_i_1_n_0
    SLICE_X32Y10         FDCE                                         r  get_data_from_esp32_0/addr_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.577     5.402    get_data_from_esp32_0/clk_out1
    SLICE_X32Y10         FDCE                                         r  get_data_from_esp32_0/addr_reg[9]/C
                         clock pessimism              0.584     5.986    
                         clock uncertainty           -0.114     5.872    
    SLICE_X32Y10         FDCE (Setup_fdce_C_CE)      -0.205     5.667    get_data_from_esp32_0/addr_reg[9]
  -------------------------------------------------------------------
                         required time                          5.667    
                         arrival time                          -8.107    
  -------------------------------------------------------------------
                         slack                                 -2.440    

Slack (VIOLATED) :        -2.400ns  (required time - arrival time)
  Source:                 get_data_from_esp32_0/width_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            get_data_from_esp32_0/addr_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.787ns  (logic 4.207ns (47.878%)  route 4.580ns (52.122%))
  Logic Levels:           16  (CARRY4=10 LUT1=1 LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 5.402 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.699    -0.720    get_data_from_esp32_0/clk_out1
    SLICE_X33Y2          FDCE                                         r  get_data_from_esp32_0/width_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y2          FDCE (Prop_fdce_C_Q)         0.456    -0.264 f  get_data_from_esp32_0/width_reg[0]/Q
                         net (fo=4, routed)           0.322     0.058    get_data_from_esp32_0/width_reg_n_0_[0]
    SLICE_X35Y2          LUT1 (Prop_lut1_I0_O)        0.124     0.182 r  get_data_from_esp32_0/i__carry_i_8__0/O
                         net (fo=1, routed)           0.189     0.371    get_data_from_esp32_0/i__carry_i_8__0_n_0
    SLICE_X34Y2          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     0.966 r  get_data_from_esp32_0/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     0.966    get_data_from_esp32_0/i__carry_i_6_n_0
    SLICE_X34Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.083 r  get_data_from_esp32_0/i__carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.083    get_data_from_esp32_0/i__carry_i_7_n_0
    SLICE_X34Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.200 r  get_data_from_esp32_0/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.200    get_data_from_esp32_0/i__carry__0_i_6_n_0
    SLICE_X34Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.317 r  get_data_from_esp32_0/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.317    get_data_from_esp32_0/i__carry__0_i_5_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.536 r  get_data_from_esp32_0/i__carry__1_i_6/O[0]
                         net (fo=5, routed)           0.725     2.261    get_data_from_esp32_0/x_lower0[16]
    SLICE_X33Y6          LUT2 (Prop_lut2_I0_O)        0.295     2.556 r  get_data_from_esp32_0/addr2_carry__1_i_18/O
                         net (fo=1, routed)           0.000     2.556    get_data_from_esp32_0/addr2_carry__1_i_18_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.088 r  get_data_from_esp32_0/addr2_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.088    get_data_from_esp32_0/addr2_carry__1_i_10_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.202 r  get_data_from_esp32_0/addr2_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.202    get_data_from_esp32_0/addr2_carry__1_i_9_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.316 r  get_data_from_esp32_0/addr2_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.316    get_data_from_esp32_0/addr2_carry__2_i_10_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.650 r  get_data_from_esp32_0/addr2_carry__2_i_9/O[1]
                         net (fo=4, routed)           0.520     4.170    get_data_from_esp32_0/x_higher0[29]
    SLICE_X33Y10         LUT6 (Prop_lut6_I5_O)        0.303     4.473 r  get_data_from_esp32_0/addr2_carry__2_i_2/O
                         net (fo=3, routed)           0.644     5.118    get_data_from_esp32_0/addr2_carry__2_i_2_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     5.516 r  get_data_from_esp32_0/addr2_carry__2/CO[3]
                         net (fo=1, routed)           0.851     6.367    get_data_from_esp32_0/addr2
    SLICE_X30Y8          LUT4 (Prop_lut4_I3_O)        0.124     6.491 f  get_data_from_esp32_0/temp[0]_i_22/O
                         net (fo=3, routed)           0.441     6.932    get_data_from_esp32_0/temp[0]_i_22_n_0
    SLICE_X30Y9          LUT4 (Prop_lut4_I0_O)        0.124     7.056 r  get_data_from_esp32_0/addr[0]_i_4/O
                         net (fo=1, routed)           0.523     7.579    get_data_from_esp32_0/addr[0]_i_4_n_0
    SLICE_X33Y10         LUT6 (Prop_lut6_I3_O)        0.124     7.703 r  get_data_from_esp32_0/addr[0]_i_1/O
                         net (fo=15, routed)          0.365     8.067    get_data_from_esp32_0/addr[0]_i_1_n_0
    SLICE_X32Y9          FDCE                                         r  get_data_from_esp32_0/addr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.577     5.402    get_data_from_esp32_0/clk_out1
    SLICE_X32Y9          FDCE                                         r  get_data_from_esp32_0/addr_reg[4]/C
                         clock pessimism              0.584     5.986    
                         clock uncertainty           -0.114     5.872    
    SLICE_X32Y9          FDCE (Setup_fdce_C_CE)      -0.205     5.667    get_data_from_esp32_0/addr_reg[4]
  -------------------------------------------------------------------
                         required time                          5.667    
                         arrival time                          -8.067    
  -------------------------------------------------------------------
                         slack                                 -2.400    

Slack (VIOLATED) :        -2.400ns  (required time - arrival time)
  Source:                 get_data_from_esp32_0/width_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            get_data_from_esp32_0/addr_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.787ns  (logic 4.207ns (47.878%)  route 4.580ns (52.122%))
  Logic Levels:           16  (CARRY4=10 LUT1=1 LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 5.402 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.699    -0.720    get_data_from_esp32_0/clk_out1
    SLICE_X33Y2          FDCE                                         r  get_data_from_esp32_0/width_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y2          FDCE (Prop_fdce_C_Q)         0.456    -0.264 f  get_data_from_esp32_0/width_reg[0]/Q
                         net (fo=4, routed)           0.322     0.058    get_data_from_esp32_0/width_reg_n_0_[0]
    SLICE_X35Y2          LUT1 (Prop_lut1_I0_O)        0.124     0.182 r  get_data_from_esp32_0/i__carry_i_8__0/O
                         net (fo=1, routed)           0.189     0.371    get_data_from_esp32_0/i__carry_i_8__0_n_0
    SLICE_X34Y2          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     0.966 r  get_data_from_esp32_0/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     0.966    get_data_from_esp32_0/i__carry_i_6_n_0
    SLICE_X34Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.083 r  get_data_from_esp32_0/i__carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.083    get_data_from_esp32_0/i__carry_i_7_n_0
    SLICE_X34Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.200 r  get_data_from_esp32_0/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.200    get_data_from_esp32_0/i__carry__0_i_6_n_0
    SLICE_X34Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.317 r  get_data_from_esp32_0/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.317    get_data_from_esp32_0/i__carry__0_i_5_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.536 r  get_data_from_esp32_0/i__carry__1_i_6/O[0]
                         net (fo=5, routed)           0.725     2.261    get_data_from_esp32_0/x_lower0[16]
    SLICE_X33Y6          LUT2 (Prop_lut2_I0_O)        0.295     2.556 r  get_data_from_esp32_0/addr2_carry__1_i_18/O
                         net (fo=1, routed)           0.000     2.556    get_data_from_esp32_0/addr2_carry__1_i_18_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.088 r  get_data_from_esp32_0/addr2_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.088    get_data_from_esp32_0/addr2_carry__1_i_10_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.202 r  get_data_from_esp32_0/addr2_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.202    get_data_from_esp32_0/addr2_carry__1_i_9_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.316 r  get_data_from_esp32_0/addr2_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.316    get_data_from_esp32_0/addr2_carry__2_i_10_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.650 r  get_data_from_esp32_0/addr2_carry__2_i_9/O[1]
                         net (fo=4, routed)           0.520     4.170    get_data_from_esp32_0/x_higher0[29]
    SLICE_X33Y10         LUT6 (Prop_lut6_I5_O)        0.303     4.473 r  get_data_from_esp32_0/addr2_carry__2_i_2/O
                         net (fo=3, routed)           0.644     5.118    get_data_from_esp32_0/addr2_carry__2_i_2_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     5.516 r  get_data_from_esp32_0/addr2_carry__2/CO[3]
                         net (fo=1, routed)           0.851     6.367    get_data_from_esp32_0/addr2
    SLICE_X30Y8          LUT4 (Prop_lut4_I3_O)        0.124     6.491 f  get_data_from_esp32_0/temp[0]_i_22/O
                         net (fo=3, routed)           0.441     6.932    get_data_from_esp32_0/temp[0]_i_22_n_0
    SLICE_X30Y9          LUT4 (Prop_lut4_I0_O)        0.124     7.056 r  get_data_from_esp32_0/addr[0]_i_4/O
                         net (fo=1, routed)           0.523     7.579    get_data_from_esp32_0/addr[0]_i_4_n_0
    SLICE_X33Y10         LUT6 (Prop_lut6_I3_O)        0.124     7.703 r  get_data_from_esp32_0/addr[0]_i_1/O
                         net (fo=15, routed)          0.365     8.067    get_data_from_esp32_0/addr[0]_i_1_n_0
    SLICE_X32Y9          FDCE                                         r  get_data_from_esp32_0/addr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.577     5.402    get_data_from_esp32_0/clk_out1
    SLICE_X32Y9          FDCE                                         r  get_data_from_esp32_0/addr_reg[5]/C
                         clock pessimism              0.584     5.986    
                         clock uncertainty           -0.114     5.872    
    SLICE_X32Y9          FDCE (Setup_fdce_C_CE)      -0.205     5.667    get_data_from_esp32_0/addr_reg[5]
  -------------------------------------------------------------------
                         required time                          5.667    
                         arrival time                          -8.067    
  -------------------------------------------------------------------
                         slack                                 -2.400    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.591    -0.535    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X34Y39         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y39         FDPE (Prop_fdpe_C_Q)         0.164    -0.371 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.315    rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X34Y39         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.861    -0.768    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X34Y39         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism              0.233    -0.535    
    SLICE_X34Y39         FDPE (Hold_fdpe_C_D)         0.060    -0.475    rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 get_data_from_esp32_0/mem_Img_format_reg[6][4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            get_data_from_esp32_0/deepth_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.594    -0.532    get_data_from_esp32_0/clk_out1
    SLICE_X38Y2          FDCE                                         r  get_data_from_esp32_0/mem_Img_format_reg[6][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y2          FDCE (Prop_fdce_C_Q)         0.164    -0.368 r  get_data_from_esp32_0/mem_Img_format_reg[6][4]/Q
                         net (fo=1, routed)           0.082    -0.286    u_qspi_slave/deepth_reg[15][4]
    SLICE_X39Y2          LUT2 (Prop_lut2_I1_O)        0.045    -0.241 r  u_qspi_slave/deepth[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.241    get_data_from_esp32_0/deepth_reg[31]_0[12]
    SLICE_X39Y2          FDCE                                         r  get_data_from_esp32_0/deepth_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.865    -0.764    get_data_from_esp32_0/clk_out1
    SLICE_X39Y2          FDCE                                         r  get_data_from_esp32_0/deepth_reg[12]/C
                         clock pessimism              0.245    -0.519    
    SLICE_X39Y2          FDCE (Hold_fdce_C_D)         0.091    -0.428    get_data_from_esp32_0/deepth_reg[12]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 get_data_from_esp32_0/mem_Img_format_reg[5][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            get_data_from_esp32_0/deepth_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.593    -0.533    get_data_from_esp32_0/clk_out1
    SLICE_X38Y3          FDCE                                         r  get_data_from_esp32_0/mem_Img_format_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y3          FDCE (Prop_fdce_C_Q)         0.164    -0.369 r  get_data_from_esp32_0/mem_Img_format_reg[5][0]/Q
                         net (fo=1, routed)           0.082    -0.287    u_qspi_slave/deepth_reg[23][0]
    SLICE_X39Y3          LUT2 (Prop_lut2_I1_O)        0.045    -0.242 r  u_qspi_slave/deepth[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.242    get_data_from_esp32_0/deepth_reg[31]_0[16]
    SLICE_X39Y3          FDCE                                         r  get_data_from_esp32_0/deepth_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.864    -0.765    get_data_from_esp32_0/clk_out1
    SLICE_X39Y3          FDCE                                         r  get_data_from_esp32_0/deepth_reg[16]/C
                         clock pessimism              0.245    -0.520    
    SLICE_X39Y3          FDCE (Hold_fdce_C_D)         0.091    -0.429    get_data_from_esp32_0/deepth_reg[16]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 get_data_from_esp32_0/mem_Img_format_reg[5][4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            get_data_from_esp32_0/deepth_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.593    -0.533    get_data_from_esp32_0/clk_out1
    SLICE_X38Y6          FDCE                                         r  get_data_from_esp32_0/mem_Img_format_reg[5][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y6          FDCE (Prop_fdce_C_Q)         0.164    -0.369 r  get_data_from_esp32_0/mem_Img_format_reg[5][4]/Q
                         net (fo=1, routed)           0.082    -0.287    u_qspi_slave/deepth_reg[23][4]
    SLICE_X39Y6          LUT2 (Prop_lut2_I1_O)        0.045    -0.242 r  u_qspi_slave/deepth[20]_i_1/O
                         net (fo=1, routed)           0.000    -0.242    get_data_from_esp32_0/deepth_reg[31]_0[20]
    SLICE_X39Y6          FDCE                                         r  get_data_from_esp32_0/deepth_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.864    -0.765    get_data_from_esp32_0/clk_out1
    SLICE_X39Y6          FDCE                                         r  get_data_from_esp32_0/deepth_reg[20]/C
                         clock pessimism              0.245    -0.520    
    SLICE_X39Y6          FDCE (Hold_fdce_C_D)         0.091    -0.429    get_data_from_esp32_0/deepth_reg[20]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 get_data_from_esp32_0/mem_Img_format_reg[5][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            get_data_from_esp32_0/deepth_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.593    -0.533    get_data_from_esp32_0/clk_out1
    SLICE_X38Y4          FDCE                                         r  get_data_from_esp32_0/mem_Img_format_reg[5][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y4          FDCE (Prop_fdce_C_Q)         0.164    -0.369 r  get_data_from_esp32_0/mem_Img_format_reg[5][5]/Q
                         net (fo=1, routed)           0.082    -0.287    u_qspi_slave/deepth_reg[23][5]
    SLICE_X39Y4          LUT2 (Prop_lut2_I1_O)        0.045    -0.242 r  u_qspi_slave/deepth[21]_i_1/O
                         net (fo=1, routed)           0.000    -0.242    get_data_from_esp32_0/deepth_reg[31]_0[21]
    SLICE_X39Y4          FDCE                                         r  get_data_from_esp32_0/deepth_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.864    -0.765    get_data_from_esp32_0/clk_out1
    SLICE_X39Y4          FDCE                                         r  get_data_from_esp32_0/deepth_reg[21]/C
                         clock pessimism              0.245    -0.520    
    SLICE_X39Y4          FDCE (Hold_fdce_C_D)         0.091    -0.429    get_data_from_esp32_0/deepth_reg[21]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.393%)  route 0.123ns (46.607%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.585    -0.541    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X37Y30         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[8]/Q
                         net (fo=9, routed)           0.123    -0.277    rgb2dvi/U0/DataEncoders[1].DataEncoder/p_0_in
    SLICE_X38Y30         FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.854    -0.775    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X38Y30         FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
                         clock pessimism              0.248    -0.527    
    SLICE_X38Y30         FDSE (Hold_fdse_C_D)         0.052    -0.475    rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pVde_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.043%)  route 0.158ns (45.957%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.587    -0.539    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X37Y32         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pVde_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pVde_2_reg/Q
                         net (fo=12, routed)          0.158    -0.240    rgb2dvi/U0/DataEncoders[0].DataEncoder/DataEncoders[2].DataEncoder/pVde_2
    SLICE_X38Y32         LUT4 (Prop_lut4_I3_O)        0.045    -0.195 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.195    rgb2dvi/U0/DataEncoders[0].DataEncoder/q_out_20_in[4]
    SLICE_X38Y32         FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.856    -0.773    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X38Y32         FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
                         clock pessimism              0.248    -0.525    
    SLICE_X38Y32         FDSE (Hold_fdse_C_D)         0.121    -0.404    rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.722%)  route 0.119ns (48.278%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.570    -0.556    rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]_0
    SLICE_X0Y46          FDRE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.128    -0.428 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.309    rgb2dvi/U0/ClockGenInternal.ClockGenX/oOut
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.840    -0.789    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.250    -0.539    
    SLICE_X0Y47          FDPE (Hold_fdpe_C_D)         0.021    -0.518    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 get_data_from_esp32_0/mem_Img_format_reg[0][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            get_data_from_esp32_0/width_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.190ns (56.986%)  route 0.143ns (43.014%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.593    -0.533    get_data_from_esp32_0/clk_out1
    SLICE_X37Y6          FDCE                                         r  get_data_from_esp32_0/mem_Img_format_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.392 r  get_data_from_esp32_0/mem_Img_format_reg[0][5]/Q
                         net (fo=1, routed)           0.143    -0.249    u_qspi_slave/width_reg[31][5]
    SLICE_X37Y8          LUT2 (Prop_lut2_I1_O)        0.049    -0.200 r  u_qspi_slave/width[29]_i_1/O
                         net (fo=1, routed)           0.000    -0.200    get_data_from_esp32_0/width_reg[31]_0[29]
    SLICE_X37Y8          FDCE                                         r  get_data_from_esp32_0/width_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.863    -0.766    get_data_from_esp32_0/clk_out1
    SLICE_X37Y8          FDCE                                         r  get_data_from_esp32_0/width_reg[29]/C
                         clock pessimism              0.248    -0.518    
    SLICE_X37Y8          FDCE (Hold_fdce_C_D)         0.107    -0.411    get_data_from_esp32_0/width_reg[29]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.227ns (74.934%)  route 0.076ns (25.066%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.571    -0.555    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          FDPE (Prop_fdpe_C_Q)         0.128    -0.427 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/Q
                         net (fo=2, routed)           0.076    -0.351    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg_n_0_[0]
    SLICE_X0Y47          LUT3 (Prop_lut3_I1_O)        0.099    -0.252 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost0/O
                         net (fo=1, routed)           0.000    -0.252    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost0_n_0
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.840    -0.789    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.234    -0.555    
    SLICE_X0Y47          FDPE (Hold_fdpe_C_D)         0.091    -0.464    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.212    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { clk_10/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.734       4.158      RAMB36_X0Y0      u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.734       4.158      RAMB36_X0Y6      u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.734       4.158      RAMB36_X0Y2      u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.734       4.158      RAMB36_X0Y5      u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.734       4.158      RAMB36_X0Y3      u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.734       4.158      RAMB36_X0Y4      u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.734       4.158      RAMB36_X0Y7      u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.734       4.158      RAMB36_X0Y1      u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         6.734       4.579      BUFGCTRL_X0Y2    clk_10/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKIN1    n/a            1.249         6.734       5.485      PLLE2_ADV_X0Y0   rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        6.734       45.899     PLLE2_ADV_X0Y0   rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.734       206.626    MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            2.000         3.367       1.367      PLLE2_ADV_X0Y0   rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            2.000         3.367       1.367      PLLE2_ADV_X0Y0   rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Fast    FDCE/C              n/a            0.500         3.367       2.867      SLICE_X34Y32     Driver_HDMI0/inst/HSync_Cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         3.367       2.867      SLICE_X36Y7      get_data_from_esp32_0/width_reg[23]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         3.367       2.867      SLICE_X36Y7      get_data_from_esp32_0/width_reg[24]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         3.367       2.867      SLICE_X39Y8      get_data_from_esp32_0/width_reg[28]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         3.367       2.867      SLICE_X34Y32     Driver_HDMI0/inst/HSync_Cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         3.367       2.867      SLICE_X34Y32     Driver_HDMI0/inst/HSync_Cnt_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         3.367       2.867      SLICE_X34Y32     Driver_HDMI0/inst/HSync_Cnt_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         3.367       2.867      SLICE_X37Y8      get_data_from_esp32_0/width_reg[29]/C
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            2.000         3.367       1.367      PLLE2_ADV_X0Y0   rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            2.000         3.367       1.367      PLLE2_ADV_X0Y0   rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
High Pulse Width  Slow    FDCE/C              n/a            0.500         3.367       2.867      SLICE_X34Y34     Driver_HDMI0/inst/HSync_Cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         3.367       2.867      SLICE_X34Y34     Driver_HDMI0/inst/HSync_Cnt_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         3.367       2.867      SLICE_X34Y33     Driver_HDMI0/inst/HSync_Cnt_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         3.367       2.867      SLICE_X34Y33     Driver_HDMI0/inst/HSync_Cnt_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         3.367       2.867      SLICE_X34Y33     Driver_HDMI0/inst/HSync_Cnt_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         3.367       2.867      SLICE_X34Y33     Driver_HDMI0/inst/HSync_Cnt_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         3.367       2.867      SLICE_X34Y34     Driver_HDMI0/inst/HSync_Cnt_reg[8]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         3.367       2.867      SLICE_X35Y2      get_data_from_esp32_0/width_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.485ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         6.734       5.485      PLLE2_ADV_X0Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         6.734       5.485      PLLE2_ADV_X0Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        6.734       45.899     PLLE2_ADV_X0Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       6.734       153.266    PLLE2_ADV_X0Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  PixelClkIO
  To Clock:  PixelClkIO

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.579ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PixelClkIO
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         6.734       4.579      BUFGCTRL_X0Y0   rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X1Y26    rgb2dvi/U0/ClockSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X1Y25    rgb2dvi/U0/ClockSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X1Y32    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X1Y31    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X1Y30    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X1Y29    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X1Y28    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X1Y27    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         6.734       5.485      PLLE2_ADV_X0Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       6.734       153.266    PLLE2_ADV_X0Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  SerialClkIO
  To Clock:  SerialClkIO

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            9  Failing Endpoints,  Worst Slack       -0.808ns,  Total Violation       -3.370ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SerialClkIO
Waveform(ns):       { 0.000 0.673 }
Period(ns):         1.347
Sources:            { rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         1.347       -0.808     BUFGCTRL_X0Y1   rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X1Y26    rgb2dvi/U0/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X1Y25    rgb2dvi/U0/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X1Y32    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X1Y31    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X1Y30    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X1Y29    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X1Y28    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X1Y27    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         1.347       0.098      PLLE2_ADV_X0Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       1.347       158.653    PLLE2_ADV_X0Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_10/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y4    clk_10/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :           50  Failing Endpoints,  Worst Slack       -2.537ns,  Total Violation     -111.169ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.367ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.537ns  (required time - arrival time)
  Source:                 get_data_from_esp32_0/width_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            get_data_from_esp32_0/addr_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.927ns  (logic 4.207ns (47.128%)  route 4.720ns (52.872%))
  Logic Levels:           16  (CARRY4=10 LUT1=1 LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 5.403 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.699    -0.720    get_data_from_esp32_0/clk_out1
    SLICE_X33Y2          FDCE                                         r  get_data_from_esp32_0/width_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y2          FDCE (Prop_fdce_C_Q)         0.456    -0.264 f  get_data_from_esp32_0/width_reg[0]/Q
                         net (fo=4, routed)           0.322     0.058    get_data_from_esp32_0/width_reg_n_0_[0]
    SLICE_X35Y2          LUT1 (Prop_lut1_I0_O)        0.124     0.182 r  get_data_from_esp32_0/i__carry_i_8__0/O
                         net (fo=1, routed)           0.189     0.371    get_data_from_esp32_0/i__carry_i_8__0_n_0
    SLICE_X34Y2          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     0.966 r  get_data_from_esp32_0/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     0.966    get_data_from_esp32_0/i__carry_i_6_n_0
    SLICE_X34Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.083 r  get_data_from_esp32_0/i__carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.083    get_data_from_esp32_0/i__carry_i_7_n_0
    SLICE_X34Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.200 r  get_data_from_esp32_0/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.200    get_data_from_esp32_0/i__carry__0_i_6_n_0
    SLICE_X34Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.317 r  get_data_from_esp32_0/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.317    get_data_from_esp32_0/i__carry__0_i_5_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.536 r  get_data_from_esp32_0/i__carry__1_i_6/O[0]
                         net (fo=5, routed)           0.725     2.261    get_data_from_esp32_0/x_lower0[16]
    SLICE_X33Y6          LUT2 (Prop_lut2_I0_O)        0.295     2.556 r  get_data_from_esp32_0/addr2_carry__1_i_18/O
                         net (fo=1, routed)           0.000     2.556    get_data_from_esp32_0/addr2_carry__1_i_18_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.088 r  get_data_from_esp32_0/addr2_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.088    get_data_from_esp32_0/addr2_carry__1_i_10_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.202 r  get_data_from_esp32_0/addr2_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.202    get_data_from_esp32_0/addr2_carry__1_i_9_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.316 r  get_data_from_esp32_0/addr2_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.316    get_data_from_esp32_0/addr2_carry__2_i_10_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.650 r  get_data_from_esp32_0/addr2_carry__2_i_9/O[1]
                         net (fo=4, routed)           0.520     4.170    get_data_from_esp32_0/x_higher0[29]
    SLICE_X33Y10         LUT6 (Prop_lut6_I5_O)        0.303     4.473 r  get_data_from_esp32_0/addr2_carry__2_i_2/O
                         net (fo=3, routed)           0.644     5.118    get_data_from_esp32_0/addr2_carry__2_i_2_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     5.516 r  get_data_from_esp32_0/addr2_carry__2/CO[3]
                         net (fo=1, routed)           0.851     6.367    get_data_from_esp32_0/addr2
    SLICE_X30Y8          LUT4 (Prop_lut4_I3_O)        0.124     6.491 f  get_data_from_esp32_0/temp[0]_i_22/O
                         net (fo=3, routed)           0.441     6.932    get_data_from_esp32_0/temp[0]_i_22_n_0
    SLICE_X30Y9          LUT4 (Prop_lut4_I0_O)        0.124     7.056 r  get_data_from_esp32_0/addr[0]_i_4/O
                         net (fo=1, routed)           0.523     7.579    get_data_from_esp32_0/addr[0]_i_4_n_0
    SLICE_X33Y10         LUT6 (Prop_lut6_I3_O)        0.124     7.703 r  get_data_from_esp32_0/addr[0]_i_1/O
                         net (fo=15, routed)          0.504     8.207    get_data_from_esp32_0/addr[0]_i_1_n_0
    SLICE_X32Y8          FDCE                                         r  get_data_from_esp32_0/addr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.578     5.403    get_data_from_esp32_0/clk_out1
    SLICE_X32Y8          FDCE                                         r  get_data_from_esp32_0/addr_reg[0]/C
                         clock pessimism              0.584     5.987    
                         clock uncertainty           -0.113     5.875    
    SLICE_X32Y8          FDCE (Setup_fdce_C_CE)      -0.205     5.670    get_data_from_esp32_0/addr_reg[0]
  -------------------------------------------------------------------
                         required time                          5.670    
                         arrival time                          -8.207    
  -------------------------------------------------------------------
                         slack                                 -2.537    

Slack (VIOLATED) :        -2.537ns  (required time - arrival time)
  Source:                 get_data_from_esp32_0/width_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            get_data_from_esp32_0/addr_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.927ns  (logic 4.207ns (47.128%)  route 4.720ns (52.872%))
  Logic Levels:           16  (CARRY4=10 LUT1=1 LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 5.403 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.699    -0.720    get_data_from_esp32_0/clk_out1
    SLICE_X33Y2          FDCE                                         r  get_data_from_esp32_0/width_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y2          FDCE (Prop_fdce_C_Q)         0.456    -0.264 f  get_data_from_esp32_0/width_reg[0]/Q
                         net (fo=4, routed)           0.322     0.058    get_data_from_esp32_0/width_reg_n_0_[0]
    SLICE_X35Y2          LUT1 (Prop_lut1_I0_O)        0.124     0.182 r  get_data_from_esp32_0/i__carry_i_8__0/O
                         net (fo=1, routed)           0.189     0.371    get_data_from_esp32_0/i__carry_i_8__0_n_0
    SLICE_X34Y2          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     0.966 r  get_data_from_esp32_0/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     0.966    get_data_from_esp32_0/i__carry_i_6_n_0
    SLICE_X34Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.083 r  get_data_from_esp32_0/i__carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.083    get_data_from_esp32_0/i__carry_i_7_n_0
    SLICE_X34Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.200 r  get_data_from_esp32_0/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.200    get_data_from_esp32_0/i__carry__0_i_6_n_0
    SLICE_X34Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.317 r  get_data_from_esp32_0/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.317    get_data_from_esp32_0/i__carry__0_i_5_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.536 r  get_data_from_esp32_0/i__carry__1_i_6/O[0]
                         net (fo=5, routed)           0.725     2.261    get_data_from_esp32_0/x_lower0[16]
    SLICE_X33Y6          LUT2 (Prop_lut2_I0_O)        0.295     2.556 r  get_data_from_esp32_0/addr2_carry__1_i_18/O
                         net (fo=1, routed)           0.000     2.556    get_data_from_esp32_0/addr2_carry__1_i_18_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.088 r  get_data_from_esp32_0/addr2_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.088    get_data_from_esp32_0/addr2_carry__1_i_10_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.202 r  get_data_from_esp32_0/addr2_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.202    get_data_from_esp32_0/addr2_carry__1_i_9_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.316 r  get_data_from_esp32_0/addr2_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.316    get_data_from_esp32_0/addr2_carry__2_i_10_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.650 r  get_data_from_esp32_0/addr2_carry__2_i_9/O[1]
                         net (fo=4, routed)           0.520     4.170    get_data_from_esp32_0/x_higher0[29]
    SLICE_X33Y10         LUT6 (Prop_lut6_I5_O)        0.303     4.473 r  get_data_from_esp32_0/addr2_carry__2_i_2/O
                         net (fo=3, routed)           0.644     5.118    get_data_from_esp32_0/addr2_carry__2_i_2_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     5.516 r  get_data_from_esp32_0/addr2_carry__2/CO[3]
                         net (fo=1, routed)           0.851     6.367    get_data_from_esp32_0/addr2
    SLICE_X30Y8          LUT4 (Prop_lut4_I3_O)        0.124     6.491 f  get_data_from_esp32_0/temp[0]_i_22/O
                         net (fo=3, routed)           0.441     6.932    get_data_from_esp32_0/temp[0]_i_22_n_0
    SLICE_X30Y9          LUT4 (Prop_lut4_I0_O)        0.124     7.056 r  get_data_from_esp32_0/addr[0]_i_4/O
                         net (fo=1, routed)           0.523     7.579    get_data_from_esp32_0/addr[0]_i_4_n_0
    SLICE_X33Y10         LUT6 (Prop_lut6_I3_O)        0.124     7.703 r  get_data_from_esp32_0/addr[0]_i_1/O
                         net (fo=15, routed)          0.504     8.207    get_data_from_esp32_0/addr[0]_i_1_n_0
    SLICE_X32Y8          FDCE                                         r  get_data_from_esp32_0/addr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.578     5.403    get_data_from_esp32_0/clk_out1
    SLICE_X32Y8          FDCE                                         r  get_data_from_esp32_0/addr_reg[1]/C
                         clock pessimism              0.584     5.987    
                         clock uncertainty           -0.113     5.875    
    SLICE_X32Y8          FDCE (Setup_fdce_C_CE)      -0.205     5.670    get_data_from_esp32_0/addr_reg[1]
  -------------------------------------------------------------------
                         required time                          5.670    
                         arrival time                          -8.207    
  -------------------------------------------------------------------
                         slack                                 -2.537    

Slack (VIOLATED) :        -2.537ns  (required time - arrival time)
  Source:                 get_data_from_esp32_0/width_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            get_data_from_esp32_0/addr_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.927ns  (logic 4.207ns (47.128%)  route 4.720ns (52.872%))
  Logic Levels:           16  (CARRY4=10 LUT1=1 LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 5.403 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.699    -0.720    get_data_from_esp32_0/clk_out1
    SLICE_X33Y2          FDCE                                         r  get_data_from_esp32_0/width_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y2          FDCE (Prop_fdce_C_Q)         0.456    -0.264 f  get_data_from_esp32_0/width_reg[0]/Q
                         net (fo=4, routed)           0.322     0.058    get_data_from_esp32_0/width_reg_n_0_[0]
    SLICE_X35Y2          LUT1 (Prop_lut1_I0_O)        0.124     0.182 r  get_data_from_esp32_0/i__carry_i_8__0/O
                         net (fo=1, routed)           0.189     0.371    get_data_from_esp32_0/i__carry_i_8__0_n_0
    SLICE_X34Y2          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     0.966 r  get_data_from_esp32_0/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     0.966    get_data_from_esp32_0/i__carry_i_6_n_0
    SLICE_X34Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.083 r  get_data_from_esp32_0/i__carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.083    get_data_from_esp32_0/i__carry_i_7_n_0
    SLICE_X34Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.200 r  get_data_from_esp32_0/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.200    get_data_from_esp32_0/i__carry__0_i_6_n_0
    SLICE_X34Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.317 r  get_data_from_esp32_0/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.317    get_data_from_esp32_0/i__carry__0_i_5_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.536 r  get_data_from_esp32_0/i__carry__1_i_6/O[0]
                         net (fo=5, routed)           0.725     2.261    get_data_from_esp32_0/x_lower0[16]
    SLICE_X33Y6          LUT2 (Prop_lut2_I0_O)        0.295     2.556 r  get_data_from_esp32_0/addr2_carry__1_i_18/O
                         net (fo=1, routed)           0.000     2.556    get_data_from_esp32_0/addr2_carry__1_i_18_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.088 r  get_data_from_esp32_0/addr2_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.088    get_data_from_esp32_0/addr2_carry__1_i_10_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.202 r  get_data_from_esp32_0/addr2_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.202    get_data_from_esp32_0/addr2_carry__1_i_9_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.316 r  get_data_from_esp32_0/addr2_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.316    get_data_from_esp32_0/addr2_carry__2_i_10_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.650 r  get_data_from_esp32_0/addr2_carry__2_i_9/O[1]
                         net (fo=4, routed)           0.520     4.170    get_data_from_esp32_0/x_higher0[29]
    SLICE_X33Y10         LUT6 (Prop_lut6_I5_O)        0.303     4.473 r  get_data_from_esp32_0/addr2_carry__2_i_2/O
                         net (fo=3, routed)           0.644     5.118    get_data_from_esp32_0/addr2_carry__2_i_2_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     5.516 r  get_data_from_esp32_0/addr2_carry__2/CO[3]
                         net (fo=1, routed)           0.851     6.367    get_data_from_esp32_0/addr2
    SLICE_X30Y8          LUT4 (Prop_lut4_I3_O)        0.124     6.491 f  get_data_from_esp32_0/temp[0]_i_22/O
                         net (fo=3, routed)           0.441     6.932    get_data_from_esp32_0/temp[0]_i_22_n_0
    SLICE_X30Y9          LUT4 (Prop_lut4_I0_O)        0.124     7.056 r  get_data_from_esp32_0/addr[0]_i_4/O
                         net (fo=1, routed)           0.523     7.579    get_data_from_esp32_0/addr[0]_i_4_n_0
    SLICE_X33Y10         LUT6 (Prop_lut6_I3_O)        0.124     7.703 r  get_data_from_esp32_0/addr[0]_i_1/O
                         net (fo=15, routed)          0.504     8.207    get_data_from_esp32_0/addr[0]_i_1_n_0
    SLICE_X32Y8          FDCE                                         r  get_data_from_esp32_0/addr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.578     5.403    get_data_from_esp32_0/clk_out1
    SLICE_X32Y8          FDCE                                         r  get_data_from_esp32_0/addr_reg[2]/C
                         clock pessimism              0.584     5.987    
                         clock uncertainty           -0.113     5.875    
    SLICE_X32Y8          FDCE (Setup_fdce_C_CE)      -0.205     5.670    get_data_from_esp32_0/addr_reg[2]
  -------------------------------------------------------------------
                         required time                          5.670    
                         arrival time                          -8.207    
  -------------------------------------------------------------------
                         slack                                 -2.537    

Slack (VIOLATED) :        -2.537ns  (required time - arrival time)
  Source:                 get_data_from_esp32_0/width_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            get_data_from_esp32_0/addr_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.927ns  (logic 4.207ns (47.128%)  route 4.720ns (52.872%))
  Logic Levels:           16  (CARRY4=10 LUT1=1 LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 5.403 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.699    -0.720    get_data_from_esp32_0/clk_out1
    SLICE_X33Y2          FDCE                                         r  get_data_from_esp32_0/width_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y2          FDCE (Prop_fdce_C_Q)         0.456    -0.264 f  get_data_from_esp32_0/width_reg[0]/Q
                         net (fo=4, routed)           0.322     0.058    get_data_from_esp32_0/width_reg_n_0_[0]
    SLICE_X35Y2          LUT1 (Prop_lut1_I0_O)        0.124     0.182 r  get_data_from_esp32_0/i__carry_i_8__0/O
                         net (fo=1, routed)           0.189     0.371    get_data_from_esp32_0/i__carry_i_8__0_n_0
    SLICE_X34Y2          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     0.966 r  get_data_from_esp32_0/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     0.966    get_data_from_esp32_0/i__carry_i_6_n_0
    SLICE_X34Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.083 r  get_data_from_esp32_0/i__carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.083    get_data_from_esp32_0/i__carry_i_7_n_0
    SLICE_X34Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.200 r  get_data_from_esp32_0/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.200    get_data_from_esp32_0/i__carry__0_i_6_n_0
    SLICE_X34Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.317 r  get_data_from_esp32_0/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.317    get_data_from_esp32_0/i__carry__0_i_5_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.536 r  get_data_from_esp32_0/i__carry__1_i_6/O[0]
                         net (fo=5, routed)           0.725     2.261    get_data_from_esp32_0/x_lower0[16]
    SLICE_X33Y6          LUT2 (Prop_lut2_I0_O)        0.295     2.556 r  get_data_from_esp32_0/addr2_carry__1_i_18/O
                         net (fo=1, routed)           0.000     2.556    get_data_from_esp32_0/addr2_carry__1_i_18_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.088 r  get_data_from_esp32_0/addr2_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.088    get_data_from_esp32_0/addr2_carry__1_i_10_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.202 r  get_data_from_esp32_0/addr2_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.202    get_data_from_esp32_0/addr2_carry__1_i_9_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.316 r  get_data_from_esp32_0/addr2_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.316    get_data_from_esp32_0/addr2_carry__2_i_10_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.650 r  get_data_from_esp32_0/addr2_carry__2_i_9/O[1]
                         net (fo=4, routed)           0.520     4.170    get_data_from_esp32_0/x_higher0[29]
    SLICE_X33Y10         LUT6 (Prop_lut6_I5_O)        0.303     4.473 r  get_data_from_esp32_0/addr2_carry__2_i_2/O
                         net (fo=3, routed)           0.644     5.118    get_data_from_esp32_0/addr2_carry__2_i_2_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     5.516 r  get_data_from_esp32_0/addr2_carry__2/CO[3]
                         net (fo=1, routed)           0.851     6.367    get_data_from_esp32_0/addr2
    SLICE_X30Y8          LUT4 (Prop_lut4_I3_O)        0.124     6.491 f  get_data_from_esp32_0/temp[0]_i_22/O
                         net (fo=3, routed)           0.441     6.932    get_data_from_esp32_0/temp[0]_i_22_n_0
    SLICE_X30Y9          LUT4 (Prop_lut4_I0_O)        0.124     7.056 r  get_data_from_esp32_0/addr[0]_i_4/O
                         net (fo=1, routed)           0.523     7.579    get_data_from_esp32_0/addr[0]_i_4_n_0
    SLICE_X33Y10         LUT6 (Prop_lut6_I3_O)        0.124     7.703 r  get_data_from_esp32_0/addr[0]_i_1/O
                         net (fo=15, routed)          0.504     8.207    get_data_from_esp32_0/addr[0]_i_1_n_0
    SLICE_X32Y8          FDCE                                         r  get_data_from_esp32_0/addr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.578     5.403    get_data_from_esp32_0/clk_out1
    SLICE_X32Y8          FDCE                                         r  get_data_from_esp32_0/addr_reg[3]/C
                         clock pessimism              0.584     5.987    
                         clock uncertainty           -0.113     5.875    
    SLICE_X32Y8          FDCE (Setup_fdce_C_CE)      -0.205     5.670    get_data_from_esp32_0/addr_reg[3]
  -------------------------------------------------------------------
                         required time                          5.670    
                         arrival time                          -8.207    
  -------------------------------------------------------------------
                         slack                                 -2.537    

Slack (VIOLATED) :        -2.438ns  (required time - arrival time)
  Source:                 get_data_from_esp32_0/width_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            get_data_from_esp32_0/addr_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.826ns  (logic 4.207ns (47.664%)  route 4.619ns (52.336%))
  Logic Levels:           16  (CARRY4=10 LUT1=1 LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 5.402 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.699    -0.720    get_data_from_esp32_0/clk_out1
    SLICE_X33Y2          FDCE                                         r  get_data_from_esp32_0/width_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y2          FDCE (Prop_fdce_C_Q)         0.456    -0.264 f  get_data_from_esp32_0/width_reg[0]/Q
                         net (fo=4, routed)           0.322     0.058    get_data_from_esp32_0/width_reg_n_0_[0]
    SLICE_X35Y2          LUT1 (Prop_lut1_I0_O)        0.124     0.182 r  get_data_from_esp32_0/i__carry_i_8__0/O
                         net (fo=1, routed)           0.189     0.371    get_data_from_esp32_0/i__carry_i_8__0_n_0
    SLICE_X34Y2          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     0.966 r  get_data_from_esp32_0/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     0.966    get_data_from_esp32_0/i__carry_i_6_n_0
    SLICE_X34Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.083 r  get_data_from_esp32_0/i__carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.083    get_data_from_esp32_0/i__carry_i_7_n_0
    SLICE_X34Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.200 r  get_data_from_esp32_0/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.200    get_data_from_esp32_0/i__carry__0_i_6_n_0
    SLICE_X34Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.317 r  get_data_from_esp32_0/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.317    get_data_from_esp32_0/i__carry__0_i_5_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.536 r  get_data_from_esp32_0/i__carry__1_i_6/O[0]
                         net (fo=5, routed)           0.725     2.261    get_data_from_esp32_0/x_lower0[16]
    SLICE_X33Y6          LUT2 (Prop_lut2_I0_O)        0.295     2.556 r  get_data_from_esp32_0/addr2_carry__1_i_18/O
                         net (fo=1, routed)           0.000     2.556    get_data_from_esp32_0/addr2_carry__1_i_18_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.088 r  get_data_from_esp32_0/addr2_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.088    get_data_from_esp32_0/addr2_carry__1_i_10_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.202 r  get_data_from_esp32_0/addr2_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.202    get_data_from_esp32_0/addr2_carry__1_i_9_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.316 r  get_data_from_esp32_0/addr2_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.316    get_data_from_esp32_0/addr2_carry__2_i_10_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.650 r  get_data_from_esp32_0/addr2_carry__2_i_9/O[1]
                         net (fo=4, routed)           0.520     4.170    get_data_from_esp32_0/x_higher0[29]
    SLICE_X33Y10         LUT6 (Prop_lut6_I5_O)        0.303     4.473 r  get_data_from_esp32_0/addr2_carry__2_i_2/O
                         net (fo=3, routed)           0.644     5.118    get_data_from_esp32_0/addr2_carry__2_i_2_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     5.516 r  get_data_from_esp32_0/addr2_carry__2/CO[3]
                         net (fo=1, routed)           0.851     6.367    get_data_from_esp32_0/addr2
    SLICE_X30Y8          LUT4 (Prop_lut4_I3_O)        0.124     6.491 f  get_data_from_esp32_0/temp[0]_i_22/O
                         net (fo=3, routed)           0.441     6.932    get_data_from_esp32_0/temp[0]_i_22_n_0
    SLICE_X30Y9          LUT4 (Prop_lut4_I0_O)        0.124     7.056 r  get_data_from_esp32_0/addr[0]_i_4/O
                         net (fo=1, routed)           0.523     7.579    get_data_from_esp32_0/addr[0]_i_4_n_0
    SLICE_X33Y10         LUT6 (Prop_lut6_I3_O)        0.124     7.703 r  get_data_from_esp32_0/addr[0]_i_1/O
                         net (fo=15, routed)          0.404     8.107    get_data_from_esp32_0/addr[0]_i_1_n_0
    SLICE_X32Y10         FDCE                                         r  get_data_from_esp32_0/addr_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.577     5.402    get_data_from_esp32_0/clk_out1
    SLICE_X32Y10         FDCE                                         r  get_data_from_esp32_0/addr_reg[10]/C
                         clock pessimism              0.584     5.986    
                         clock uncertainty           -0.113     5.874    
    SLICE_X32Y10         FDCE (Setup_fdce_C_CE)      -0.205     5.669    get_data_from_esp32_0/addr_reg[10]
  -------------------------------------------------------------------
                         required time                          5.669    
                         arrival time                          -8.107    
  -------------------------------------------------------------------
                         slack                                 -2.438    

Slack (VIOLATED) :        -2.438ns  (required time - arrival time)
  Source:                 get_data_from_esp32_0/width_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            get_data_from_esp32_0/addr_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.826ns  (logic 4.207ns (47.664%)  route 4.619ns (52.336%))
  Logic Levels:           16  (CARRY4=10 LUT1=1 LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 5.402 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.699    -0.720    get_data_from_esp32_0/clk_out1
    SLICE_X33Y2          FDCE                                         r  get_data_from_esp32_0/width_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y2          FDCE (Prop_fdce_C_Q)         0.456    -0.264 f  get_data_from_esp32_0/width_reg[0]/Q
                         net (fo=4, routed)           0.322     0.058    get_data_from_esp32_0/width_reg_n_0_[0]
    SLICE_X35Y2          LUT1 (Prop_lut1_I0_O)        0.124     0.182 r  get_data_from_esp32_0/i__carry_i_8__0/O
                         net (fo=1, routed)           0.189     0.371    get_data_from_esp32_0/i__carry_i_8__0_n_0
    SLICE_X34Y2          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     0.966 r  get_data_from_esp32_0/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     0.966    get_data_from_esp32_0/i__carry_i_6_n_0
    SLICE_X34Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.083 r  get_data_from_esp32_0/i__carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.083    get_data_from_esp32_0/i__carry_i_7_n_0
    SLICE_X34Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.200 r  get_data_from_esp32_0/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.200    get_data_from_esp32_0/i__carry__0_i_6_n_0
    SLICE_X34Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.317 r  get_data_from_esp32_0/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.317    get_data_from_esp32_0/i__carry__0_i_5_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.536 r  get_data_from_esp32_0/i__carry__1_i_6/O[0]
                         net (fo=5, routed)           0.725     2.261    get_data_from_esp32_0/x_lower0[16]
    SLICE_X33Y6          LUT2 (Prop_lut2_I0_O)        0.295     2.556 r  get_data_from_esp32_0/addr2_carry__1_i_18/O
                         net (fo=1, routed)           0.000     2.556    get_data_from_esp32_0/addr2_carry__1_i_18_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.088 r  get_data_from_esp32_0/addr2_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.088    get_data_from_esp32_0/addr2_carry__1_i_10_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.202 r  get_data_from_esp32_0/addr2_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.202    get_data_from_esp32_0/addr2_carry__1_i_9_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.316 r  get_data_from_esp32_0/addr2_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.316    get_data_from_esp32_0/addr2_carry__2_i_10_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.650 r  get_data_from_esp32_0/addr2_carry__2_i_9/O[1]
                         net (fo=4, routed)           0.520     4.170    get_data_from_esp32_0/x_higher0[29]
    SLICE_X33Y10         LUT6 (Prop_lut6_I5_O)        0.303     4.473 r  get_data_from_esp32_0/addr2_carry__2_i_2/O
                         net (fo=3, routed)           0.644     5.118    get_data_from_esp32_0/addr2_carry__2_i_2_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     5.516 r  get_data_from_esp32_0/addr2_carry__2/CO[3]
                         net (fo=1, routed)           0.851     6.367    get_data_from_esp32_0/addr2
    SLICE_X30Y8          LUT4 (Prop_lut4_I3_O)        0.124     6.491 f  get_data_from_esp32_0/temp[0]_i_22/O
                         net (fo=3, routed)           0.441     6.932    get_data_from_esp32_0/temp[0]_i_22_n_0
    SLICE_X30Y9          LUT4 (Prop_lut4_I0_O)        0.124     7.056 r  get_data_from_esp32_0/addr[0]_i_4/O
                         net (fo=1, routed)           0.523     7.579    get_data_from_esp32_0/addr[0]_i_4_n_0
    SLICE_X33Y10         LUT6 (Prop_lut6_I3_O)        0.124     7.703 r  get_data_from_esp32_0/addr[0]_i_1/O
                         net (fo=15, routed)          0.404     8.107    get_data_from_esp32_0/addr[0]_i_1_n_0
    SLICE_X32Y10         FDCE                                         r  get_data_from_esp32_0/addr_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.577     5.402    get_data_from_esp32_0/clk_out1
    SLICE_X32Y10         FDCE                                         r  get_data_from_esp32_0/addr_reg[11]/C
                         clock pessimism              0.584     5.986    
                         clock uncertainty           -0.113     5.874    
    SLICE_X32Y10         FDCE (Setup_fdce_C_CE)      -0.205     5.669    get_data_from_esp32_0/addr_reg[11]
  -------------------------------------------------------------------
                         required time                          5.669    
                         arrival time                          -8.107    
  -------------------------------------------------------------------
                         slack                                 -2.438    

Slack (VIOLATED) :        -2.438ns  (required time - arrival time)
  Source:                 get_data_from_esp32_0/width_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            get_data_from_esp32_0/addr_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.826ns  (logic 4.207ns (47.664%)  route 4.619ns (52.336%))
  Logic Levels:           16  (CARRY4=10 LUT1=1 LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 5.402 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.699    -0.720    get_data_from_esp32_0/clk_out1
    SLICE_X33Y2          FDCE                                         r  get_data_from_esp32_0/width_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y2          FDCE (Prop_fdce_C_Q)         0.456    -0.264 f  get_data_from_esp32_0/width_reg[0]/Q
                         net (fo=4, routed)           0.322     0.058    get_data_from_esp32_0/width_reg_n_0_[0]
    SLICE_X35Y2          LUT1 (Prop_lut1_I0_O)        0.124     0.182 r  get_data_from_esp32_0/i__carry_i_8__0/O
                         net (fo=1, routed)           0.189     0.371    get_data_from_esp32_0/i__carry_i_8__0_n_0
    SLICE_X34Y2          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     0.966 r  get_data_from_esp32_0/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     0.966    get_data_from_esp32_0/i__carry_i_6_n_0
    SLICE_X34Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.083 r  get_data_from_esp32_0/i__carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.083    get_data_from_esp32_0/i__carry_i_7_n_0
    SLICE_X34Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.200 r  get_data_from_esp32_0/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.200    get_data_from_esp32_0/i__carry__0_i_6_n_0
    SLICE_X34Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.317 r  get_data_from_esp32_0/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.317    get_data_from_esp32_0/i__carry__0_i_5_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.536 r  get_data_from_esp32_0/i__carry__1_i_6/O[0]
                         net (fo=5, routed)           0.725     2.261    get_data_from_esp32_0/x_lower0[16]
    SLICE_X33Y6          LUT2 (Prop_lut2_I0_O)        0.295     2.556 r  get_data_from_esp32_0/addr2_carry__1_i_18/O
                         net (fo=1, routed)           0.000     2.556    get_data_from_esp32_0/addr2_carry__1_i_18_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.088 r  get_data_from_esp32_0/addr2_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.088    get_data_from_esp32_0/addr2_carry__1_i_10_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.202 r  get_data_from_esp32_0/addr2_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.202    get_data_from_esp32_0/addr2_carry__1_i_9_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.316 r  get_data_from_esp32_0/addr2_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.316    get_data_from_esp32_0/addr2_carry__2_i_10_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.650 r  get_data_from_esp32_0/addr2_carry__2_i_9/O[1]
                         net (fo=4, routed)           0.520     4.170    get_data_from_esp32_0/x_higher0[29]
    SLICE_X33Y10         LUT6 (Prop_lut6_I5_O)        0.303     4.473 r  get_data_from_esp32_0/addr2_carry__2_i_2/O
                         net (fo=3, routed)           0.644     5.118    get_data_from_esp32_0/addr2_carry__2_i_2_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     5.516 r  get_data_from_esp32_0/addr2_carry__2/CO[3]
                         net (fo=1, routed)           0.851     6.367    get_data_from_esp32_0/addr2
    SLICE_X30Y8          LUT4 (Prop_lut4_I3_O)        0.124     6.491 f  get_data_from_esp32_0/temp[0]_i_22/O
                         net (fo=3, routed)           0.441     6.932    get_data_from_esp32_0/temp[0]_i_22_n_0
    SLICE_X30Y9          LUT4 (Prop_lut4_I0_O)        0.124     7.056 r  get_data_from_esp32_0/addr[0]_i_4/O
                         net (fo=1, routed)           0.523     7.579    get_data_from_esp32_0/addr[0]_i_4_n_0
    SLICE_X33Y10         LUT6 (Prop_lut6_I3_O)        0.124     7.703 r  get_data_from_esp32_0/addr[0]_i_1/O
                         net (fo=15, routed)          0.404     8.107    get_data_from_esp32_0/addr[0]_i_1_n_0
    SLICE_X32Y10         FDCE                                         r  get_data_from_esp32_0/addr_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.577     5.402    get_data_from_esp32_0/clk_out1
    SLICE_X32Y10         FDCE                                         r  get_data_from_esp32_0/addr_reg[8]/C
                         clock pessimism              0.584     5.986    
                         clock uncertainty           -0.113     5.874    
    SLICE_X32Y10         FDCE (Setup_fdce_C_CE)      -0.205     5.669    get_data_from_esp32_0/addr_reg[8]
  -------------------------------------------------------------------
                         required time                          5.669    
                         arrival time                          -8.107    
  -------------------------------------------------------------------
                         slack                                 -2.438    

Slack (VIOLATED) :        -2.438ns  (required time - arrival time)
  Source:                 get_data_from_esp32_0/width_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            get_data_from_esp32_0/addr_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.826ns  (logic 4.207ns (47.664%)  route 4.619ns (52.336%))
  Logic Levels:           16  (CARRY4=10 LUT1=1 LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 5.402 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.699    -0.720    get_data_from_esp32_0/clk_out1
    SLICE_X33Y2          FDCE                                         r  get_data_from_esp32_0/width_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y2          FDCE (Prop_fdce_C_Q)         0.456    -0.264 f  get_data_from_esp32_0/width_reg[0]/Q
                         net (fo=4, routed)           0.322     0.058    get_data_from_esp32_0/width_reg_n_0_[0]
    SLICE_X35Y2          LUT1 (Prop_lut1_I0_O)        0.124     0.182 r  get_data_from_esp32_0/i__carry_i_8__0/O
                         net (fo=1, routed)           0.189     0.371    get_data_from_esp32_0/i__carry_i_8__0_n_0
    SLICE_X34Y2          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     0.966 r  get_data_from_esp32_0/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     0.966    get_data_from_esp32_0/i__carry_i_6_n_0
    SLICE_X34Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.083 r  get_data_from_esp32_0/i__carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.083    get_data_from_esp32_0/i__carry_i_7_n_0
    SLICE_X34Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.200 r  get_data_from_esp32_0/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.200    get_data_from_esp32_0/i__carry__0_i_6_n_0
    SLICE_X34Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.317 r  get_data_from_esp32_0/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.317    get_data_from_esp32_0/i__carry__0_i_5_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.536 r  get_data_from_esp32_0/i__carry__1_i_6/O[0]
                         net (fo=5, routed)           0.725     2.261    get_data_from_esp32_0/x_lower0[16]
    SLICE_X33Y6          LUT2 (Prop_lut2_I0_O)        0.295     2.556 r  get_data_from_esp32_0/addr2_carry__1_i_18/O
                         net (fo=1, routed)           0.000     2.556    get_data_from_esp32_0/addr2_carry__1_i_18_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.088 r  get_data_from_esp32_0/addr2_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.088    get_data_from_esp32_0/addr2_carry__1_i_10_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.202 r  get_data_from_esp32_0/addr2_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.202    get_data_from_esp32_0/addr2_carry__1_i_9_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.316 r  get_data_from_esp32_0/addr2_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.316    get_data_from_esp32_0/addr2_carry__2_i_10_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.650 r  get_data_from_esp32_0/addr2_carry__2_i_9/O[1]
                         net (fo=4, routed)           0.520     4.170    get_data_from_esp32_0/x_higher0[29]
    SLICE_X33Y10         LUT6 (Prop_lut6_I5_O)        0.303     4.473 r  get_data_from_esp32_0/addr2_carry__2_i_2/O
                         net (fo=3, routed)           0.644     5.118    get_data_from_esp32_0/addr2_carry__2_i_2_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     5.516 r  get_data_from_esp32_0/addr2_carry__2/CO[3]
                         net (fo=1, routed)           0.851     6.367    get_data_from_esp32_0/addr2
    SLICE_X30Y8          LUT4 (Prop_lut4_I3_O)        0.124     6.491 f  get_data_from_esp32_0/temp[0]_i_22/O
                         net (fo=3, routed)           0.441     6.932    get_data_from_esp32_0/temp[0]_i_22_n_0
    SLICE_X30Y9          LUT4 (Prop_lut4_I0_O)        0.124     7.056 r  get_data_from_esp32_0/addr[0]_i_4/O
                         net (fo=1, routed)           0.523     7.579    get_data_from_esp32_0/addr[0]_i_4_n_0
    SLICE_X33Y10         LUT6 (Prop_lut6_I3_O)        0.124     7.703 r  get_data_from_esp32_0/addr[0]_i_1/O
                         net (fo=15, routed)          0.404     8.107    get_data_from_esp32_0/addr[0]_i_1_n_0
    SLICE_X32Y10         FDCE                                         r  get_data_from_esp32_0/addr_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.577     5.402    get_data_from_esp32_0/clk_out1
    SLICE_X32Y10         FDCE                                         r  get_data_from_esp32_0/addr_reg[9]/C
                         clock pessimism              0.584     5.986    
                         clock uncertainty           -0.113     5.874    
    SLICE_X32Y10         FDCE (Setup_fdce_C_CE)      -0.205     5.669    get_data_from_esp32_0/addr_reg[9]
  -------------------------------------------------------------------
                         required time                          5.669    
                         arrival time                          -8.107    
  -------------------------------------------------------------------
                         slack                                 -2.438    

Slack (VIOLATED) :        -2.398ns  (required time - arrival time)
  Source:                 get_data_from_esp32_0/width_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            get_data_from_esp32_0/addr_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.787ns  (logic 4.207ns (47.878%)  route 4.580ns (52.122%))
  Logic Levels:           16  (CARRY4=10 LUT1=1 LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 5.402 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.699    -0.720    get_data_from_esp32_0/clk_out1
    SLICE_X33Y2          FDCE                                         r  get_data_from_esp32_0/width_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y2          FDCE (Prop_fdce_C_Q)         0.456    -0.264 f  get_data_from_esp32_0/width_reg[0]/Q
                         net (fo=4, routed)           0.322     0.058    get_data_from_esp32_0/width_reg_n_0_[0]
    SLICE_X35Y2          LUT1 (Prop_lut1_I0_O)        0.124     0.182 r  get_data_from_esp32_0/i__carry_i_8__0/O
                         net (fo=1, routed)           0.189     0.371    get_data_from_esp32_0/i__carry_i_8__0_n_0
    SLICE_X34Y2          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     0.966 r  get_data_from_esp32_0/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     0.966    get_data_from_esp32_0/i__carry_i_6_n_0
    SLICE_X34Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.083 r  get_data_from_esp32_0/i__carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.083    get_data_from_esp32_0/i__carry_i_7_n_0
    SLICE_X34Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.200 r  get_data_from_esp32_0/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.200    get_data_from_esp32_0/i__carry__0_i_6_n_0
    SLICE_X34Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.317 r  get_data_from_esp32_0/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.317    get_data_from_esp32_0/i__carry__0_i_5_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.536 r  get_data_from_esp32_0/i__carry__1_i_6/O[0]
                         net (fo=5, routed)           0.725     2.261    get_data_from_esp32_0/x_lower0[16]
    SLICE_X33Y6          LUT2 (Prop_lut2_I0_O)        0.295     2.556 r  get_data_from_esp32_0/addr2_carry__1_i_18/O
                         net (fo=1, routed)           0.000     2.556    get_data_from_esp32_0/addr2_carry__1_i_18_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.088 r  get_data_from_esp32_0/addr2_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.088    get_data_from_esp32_0/addr2_carry__1_i_10_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.202 r  get_data_from_esp32_0/addr2_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.202    get_data_from_esp32_0/addr2_carry__1_i_9_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.316 r  get_data_from_esp32_0/addr2_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.316    get_data_from_esp32_0/addr2_carry__2_i_10_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.650 r  get_data_from_esp32_0/addr2_carry__2_i_9/O[1]
                         net (fo=4, routed)           0.520     4.170    get_data_from_esp32_0/x_higher0[29]
    SLICE_X33Y10         LUT6 (Prop_lut6_I5_O)        0.303     4.473 r  get_data_from_esp32_0/addr2_carry__2_i_2/O
                         net (fo=3, routed)           0.644     5.118    get_data_from_esp32_0/addr2_carry__2_i_2_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     5.516 r  get_data_from_esp32_0/addr2_carry__2/CO[3]
                         net (fo=1, routed)           0.851     6.367    get_data_from_esp32_0/addr2
    SLICE_X30Y8          LUT4 (Prop_lut4_I3_O)        0.124     6.491 f  get_data_from_esp32_0/temp[0]_i_22/O
                         net (fo=3, routed)           0.441     6.932    get_data_from_esp32_0/temp[0]_i_22_n_0
    SLICE_X30Y9          LUT4 (Prop_lut4_I0_O)        0.124     7.056 r  get_data_from_esp32_0/addr[0]_i_4/O
                         net (fo=1, routed)           0.523     7.579    get_data_from_esp32_0/addr[0]_i_4_n_0
    SLICE_X33Y10         LUT6 (Prop_lut6_I3_O)        0.124     7.703 r  get_data_from_esp32_0/addr[0]_i_1/O
                         net (fo=15, routed)          0.365     8.067    get_data_from_esp32_0/addr[0]_i_1_n_0
    SLICE_X32Y9          FDCE                                         r  get_data_from_esp32_0/addr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.577     5.402    get_data_from_esp32_0/clk_out1
    SLICE_X32Y9          FDCE                                         r  get_data_from_esp32_0/addr_reg[4]/C
                         clock pessimism              0.584     5.986    
                         clock uncertainty           -0.113     5.874    
    SLICE_X32Y9          FDCE (Setup_fdce_C_CE)      -0.205     5.669    get_data_from_esp32_0/addr_reg[4]
  -------------------------------------------------------------------
                         required time                          5.669    
                         arrival time                          -8.067    
  -------------------------------------------------------------------
                         slack                                 -2.398    

Slack (VIOLATED) :        -2.398ns  (required time - arrival time)
  Source:                 get_data_from_esp32_0/width_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            get_data_from_esp32_0/addr_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.787ns  (logic 4.207ns (47.878%)  route 4.580ns (52.122%))
  Logic Levels:           16  (CARRY4=10 LUT1=1 LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 5.402 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.699    -0.720    get_data_from_esp32_0/clk_out1
    SLICE_X33Y2          FDCE                                         r  get_data_from_esp32_0/width_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y2          FDCE (Prop_fdce_C_Q)         0.456    -0.264 f  get_data_from_esp32_0/width_reg[0]/Q
                         net (fo=4, routed)           0.322     0.058    get_data_from_esp32_0/width_reg_n_0_[0]
    SLICE_X35Y2          LUT1 (Prop_lut1_I0_O)        0.124     0.182 r  get_data_from_esp32_0/i__carry_i_8__0/O
                         net (fo=1, routed)           0.189     0.371    get_data_from_esp32_0/i__carry_i_8__0_n_0
    SLICE_X34Y2          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     0.966 r  get_data_from_esp32_0/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     0.966    get_data_from_esp32_0/i__carry_i_6_n_0
    SLICE_X34Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.083 r  get_data_from_esp32_0/i__carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.083    get_data_from_esp32_0/i__carry_i_7_n_0
    SLICE_X34Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.200 r  get_data_from_esp32_0/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.200    get_data_from_esp32_0/i__carry__0_i_6_n_0
    SLICE_X34Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.317 r  get_data_from_esp32_0/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.317    get_data_from_esp32_0/i__carry__0_i_5_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.536 r  get_data_from_esp32_0/i__carry__1_i_6/O[0]
                         net (fo=5, routed)           0.725     2.261    get_data_from_esp32_0/x_lower0[16]
    SLICE_X33Y6          LUT2 (Prop_lut2_I0_O)        0.295     2.556 r  get_data_from_esp32_0/addr2_carry__1_i_18/O
                         net (fo=1, routed)           0.000     2.556    get_data_from_esp32_0/addr2_carry__1_i_18_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.088 r  get_data_from_esp32_0/addr2_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.088    get_data_from_esp32_0/addr2_carry__1_i_10_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.202 r  get_data_from_esp32_0/addr2_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.202    get_data_from_esp32_0/addr2_carry__1_i_9_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.316 r  get_data_from_esp32_0/addr2_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.316    get_data_from_esp32_0/addr2_carry__2_i_10_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.650 r  get_data_from_esp32_0/addr2_carry__2_i_9/O[1]
                         net (fo=4, routed)           0.520     4.170    get_data_from_esp32_0/x_higher0[29]
    SLICE_X33Y10         LUT6 (Prop_lut6_I5_O)        0.303     4.473 r  get_data_from_esp32_0/addr2_carry__2_i_2/O
                         net (fo=3, routed)           0.644     5.118    get_data_from_esp32_0/addr2_carry__2_i_2_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     5.516 r  get_data_from_esp32_0/addr2_carry__2/CO[3]
                         net (fo=1, routed)           0.851     6.367    get_data_from_esp32_0/addr2
    SLICE_X30Y8          LUT4 (Prop_lut4_I3_O)        0.124     6.491 f  get_data_from_esp32_0/temp[0]_i_22/O
                         net (fo=3, routed)           0.441     6.932    get_data_from_esp32_0/temp[0]_i_22_n_0
    SLICE_X30Y9          LUT4 (Prop_lut4_I0_O)        0.124     7.056 r  get_data_from_esp32_0/addr[0]_i_4/O
                         net (fo=1, routed)           0.523     7.579    get_data_from_esp32_0/addr[0]_i_4_n_0
    SLICE_X33Y10         LUT6 (Prop_lut6_I3_O)        0.124     7.703 r  get_data_from_esp32_0/addr[0]_i_1/O
                         net (fo=15, routed)          0.365     8.067    get_data_from_esp32_0/addr[0]_i_1_n_0
    SLICE_X32Y9          FDCE                                         r  get_data_from_esp32_0/addr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.577     5.402    get_data_from_esp32_0/clk_out1
    SLICE_X32Y9          FDCE                                         r  get_data_from_esp32_0/addr_reg[5]/C
                         clock pessimism              0.584     5.986    
                         clock uncertainty           -0.113     5.874    
    SLICE_X32Y9          FDCE (Setup_fdce_C_CE)      -0.205     5.669    get_data_from_esp32_0/addr_reg[5]
  -------------------------------------------------------------------
                         required time                          5.669    
                         arrival time                          -8.067    
  -------------------------------------------------------------------
                         slack                                 -2.398    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.591    -0.535    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X34Y39         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y39         FDPE (Prop_fdpe_C_Q)         0.164    -0.371 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.315    rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X34Y39         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.861    -0.768    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X34Y39         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism              0.233    -0.535    
    SLICE_X34Y39         FDPE (Hold_fdpe_C_D)         0.060    -0.475    rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 get_data_from_esp32_0/mem_Img_format_reg[6][4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            get_data_from_esp32_0/deepth_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.594    -0.532    get_data_from_esp32_0/clk_out1
    SLICE_X38Y2          FDCE                                         r  get_data_from_esp32_0/mem_Img_format_reg[6][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y2          FDCE (Prop_fdce_C_Q)         0.164    -0.368 r  get_data_from_esp32_0/mem_Img_format_reg[6][4]/Q
                         net (fo=1, routed)           0.082    -0.286    u_qspi_slave/deepth_reg[15][4]
    SLICE_X39Y2          LUT2 (Prop_lut2_I1_O)        0.045    -0.241 r  u_qspi_slave/deepth[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.241    get_data_from_esp32_0/deepth_reg[31]_0[12]
    SLICE_X39Y2          FDCE                                         r  get_data_from_esp32_0/deepth_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.865    -0.764    get_data_from_esp32_0/clk_out1
    SLICE_X39Y2          FDCE                                         r  get_data_from_esp32_0/deepth_reg[12]/C
                         clock pessimism              0.245    -0.519    
    SLICE_X39Y2          FDCE (Hold_fdce_C_D)         0.091    -0.428    get_data_from_esp32_0/deepth_reg[12]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 get_data_from_esp32_0/mem_Img_format_reg[5][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            get_data_from_esp32_0/deepth_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.593    -0.533    get_data_from_esp32_0/clk_out1
    SLICE_X38Y3          FDCE                                         r  get_data_from_esp32_0/mem_Img_format_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y3          FDCE (Prop_fdce_C_Q)         0.164    -0.369 r  get_data_from_esp32_0/mem_Img_format_reg[5][0]/Q
                         net (fo=1, routed)           0.082    -0.287    u_qspi_slave/deepth_reg[23][0]
    SLICE_X39Y3          LUT2 (Prop_lut2_I1_O)        0.045    -0.242 r  u_qspi_slave/deepth[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.242    get_data_from_esp32_0/deepth_reg[31]_0[16]
    SLICE_X39Y3          FDCE                                         r  get_data_from_esp32_0/deepth_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.864    -0.765    get_data_from_esp32_0/clk_out1
    SLICE_X39Y3          FDCE                                         r  get_data_from_esp32_0/deepth_reg[16]/C
                         clock pessimism              0.245    -0.520    
    SLICE_X39Y3          FDCE (Hold_fdce_C_D)         0.091    -0.429    get_data_from_esp32_0/deepth_reg[16]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 get_data_from_esp32_0/mem_Img_format_reg[5][4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            get_data_from_esp32_0/deepth_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.593    -0.533    get_data_from_esp32_0/clk_out1
    SLICE_X38Y6          FDCE                                         r  get_data_from_esp32_0/mem_Img_format_reg[5][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y6          FDCE (Prop_fdce_C_Q)         0.164    -0.369 r  get_data_from_esp32_0/mem_Img_format_reg[5][4]/Q
                         net (fo=1, routed)           0.082    -0.287    u_qspi_slave/deepth_reg[23][4]
    SLICE_X39Y6          LUT2 (Prop_lut2_I1_O)        0.045    -0.242 r  u_qspi_slave/deepth[20]_i_1/O
                         net (fo=1, routed)           0.000    -0.242    get_data_from_esp32_0/deepth_reg[31]_0[20]
    SLICE_X39Y6          FDCE                                         r  get_data_from_esp32_0/deepth_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.864    -0.765    get_data_from_esp32_0/clk_out1
    SLICE_X39Y6          FDCE                                         r  get_data_from_esp32_0/deepth_reg[20]/C
                         clock pessimism              0.245    -0.520    
    SLICE_X39Y6          FDCE (Hold_fdce_C_D)         0.091    -0.429    get_data_from_esp32_0/deepth_reg[20]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 get_data_from_esp32_0/mem_Img_format_reg[5][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            get_data_from_esp32_0/deepth_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.593    -0.533    get_data_from_esp32_0/clk_out1
    SLICE_X38Y4          FDCE                                         r  get_data_from_esp32_0/mem_Img_format_reg[5][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y4          FDCE (Prop_fdce_C_Q)         0.164    -0.369 r  get_data_from_esp32_0/mem_Img_format_reg[5][5]/Q
                         net (fo=1, routed)           0.082    -0.287    u_qspi_slave/deepth_reg[23][5]
    SLICE_X39Y4          LUT2 (Prop_lut2_I1_O)        0.045    -0.242 r  u_qspi_slave/deepth[21]_i_1/O
                         net (fo=1, routed)           0.000    -0.242    get_data_from_esp32_0/deepth_reg[31]_0[21]
    SLICE_X39Y4          FDCE                                         r  get_data_from_esp32_0/deepth_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.864    -0.765    get_data_from_esp32_0/clk_out1
    SLICE_X39Y4          FDCE                                         r  get_data_from_esp32_0/deepth_reg[21]/C
                         clock pessimism              0.245    -0.520    
    SLICE_X39Y4          FDCE (Hold_fdce_C_D)         0.091    -0.429    get_data_from_esp32_0/deepth_reg[21]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.393%)  route 0.123ns (46.607%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.585    -0.541    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X37Y30         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[8]/Q
                         net (fo=9, routed)           0.123    -0.277    rgb2dvi/U0/DataEncoders[1].DataEncoder/p_0_in
    SLICE_X38Y30         FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.854    -0.775    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X38Y30         FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
                         clock pessimism              0.248    -0.527    
    SLICE_X38Y30         FDSE (Hold_fdse_C_D)         0.052    -0.475    rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pVde_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.043%)  route 0.158ns (45.957%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.587    -0.539    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X37Y32         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pVde_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pVde_2_reg/Q
                         net (fo=12, routed)          0.158    -0.240    rgb2dvi/U0/DataEncoders[0].DataEncoder/DataEncoders[2].DataEncoder/pVde_2
    SLICE_X38Y32         LUT4 (Prop_lut4_I3_O)        0.045    -0.195 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.195    rgb2dvi/U0/DataEncoders[0].DataEncoder/q_out_20_in[4]
    SLICE_X38Y32         FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.856    -0.773    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X38Y32         FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
                         clock pessimism              0.248    -0.525    
    SLICE_X38Y32         FDSE (Hold_fdse_C_D)         0.121    -0.404    rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.722%)  route 0.119ns (48.278%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.570    -0.556    rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]_0
    SLICE_X0Y46          FDRE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.128    -0.428 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.309    rgb2dvi/U0/ClockGenInternal.ClockGenX/oOut
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.840    -0.789    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.250    -0.539    
    SLICE_X0Y47          FDPE (Hold_fdpe_C_D)         0.021    -0.518    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 get_data_from_esp32_0/mem_Img_format_reg[0][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            get_data_from_esp32_0/width_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.190ns (56.986%)  route 0.143ns (43.014%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.593    -0.533    get_data_from_esp32_0/clk_out1
    SLICE_X37Y6          FDCE                                         r  get_data_from_esp32_0/mem_Img_format_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.392 r  get_data_from_esp32_0/mem_Img_format_reg[0][5]/Q
                         net (fo=1, routed)           0.143    -0.249    u_qspi_slave/width_reg[31][5]
    SLICE_X37Y8          LUT2 (Prop_lut2_I1_O)        0.049    -0.200 r  u_qspi_slave/width[29]_i_1/O
                         net (fo=1, routed)           0.000    -0.200    get_data_from_esp32_0/width_reg[31]_0[29]
    SLICE_X37Y8          FDCE                                         r  get_data_from_esp32_0/width_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.863    -0.766    get_data_from_esp32_0/clk_out1
    SLICE_X37Y8          FDCE                                         r  get_data_from_esp32_0/width_reg[29]/C
                         clock pessimism              0.248    -0.518    
    SLICE_X37Y8          FDCE (Hold_fdce_C_D)         0.107    -0.411    get_data_from_esp32_0/width_reg[29]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.227ns (74.934%)  route 0.076ns (25.066%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.571    -0.555    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          FDPE (Prop_fdpe_C_Q)         0.128    -0.427 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/Q
                         net (fo=2, routed)           0.076    -0.351    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg_n_0_[0]
    SLICE_X0Y47          LUT3 (Prop_lut3_I1_O)        0.099    -0.252 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost0/O
                         net (fo=1, routed)           0.000    -0.252    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost0_n_0
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.840    -0.789    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.234    -0.555    
    SLICE_X0Y47          FDPE (Hold_fdpe_C_D)         0.091    -0.464    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.212    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { clk_10/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.734       4.158      RAMB36_X0Y0      u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.734       4.158      RAMB36_X0Y6      u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.734       4.158      RAMB36_X0Y2      u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.734       4.158      RAMB36_X0Y5      u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.734       4.158      RAMB36_X0Y3      u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.734       4.158      RAMB36_X0Y4      u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.734       4.158      RAMB36_X0Y7      u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.734       4.158      RAMB36_X0Y1      u_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         6.734       4.579      BUFGCTRL_X0Y2    clk_10/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKIN1    n/a            1.249         6.734       5.485      PLLE2_ADV_X0Y0   rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        6.734       45.899     PLLE2_ADV_X0Y0   rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.734       206.626    MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            2.000         3.367       1.367      PLLE2_ADV_X0Y0   rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            2.000         3.367       1.367      PLLE2_ADV_X0Y0   rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Fast    FDCE/C              n/a            0.500         3.367       2.867      SLICE_X34Y32     Driver_HDMI0/inst/HSync_Cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         3.367       2.867      SLICE_X36Y7      get_data_from_esp32_0/width_reg[23]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         3.367       2.867      SLICE_X36Y7      get_data_from_esp32_0/width_reg[24]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         3.367       2.867      SLICE_X39Y8      get_data_from_esp32_0/width_reg[28]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         3.367       2.867      SLICE_X34Y32     Driver_HDMI0/inst/HSync_Cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         3.367       2.867      SLICE_X34Y32     Driver_HDMI0/inst/HSync_Cnt_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         3.367       2.867      SLICE_X34Y32     Driver_HDMI0/inst/HSync_Cnt_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         3.367       2.867      SLICE_X37Y8      get_data_from_esp32_0/width_reg[29]/C
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            2.000         3.367       1.367      PLLE2_ADV_X0Y0   rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            2.000         3.367       1.367      PLLE2_ADV_X0Y0   rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
High Pulse Width  Slow    FDCE/C              n/a            0.500         3.367       2.867      SLICE_X34Y34     Driver_HDMI0/inst/HSync_Cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         3.367       2.867      SLICE_X34Y34     Driver_HDMI0/inst/HSync_Cnt_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         3.367       2.867      SLICE_X34Y33     Driver_HDMI0/inst/HSync_Cnt_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         3.367       2.867      SLICE_X34Y33     Driver_HDMI0/inst/HSync_Cnt_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         3.367       2.867      SLICE_X34Y33     Driver_HDMI0/inst/HSync_Cnt_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         3.367       2.867      SLICE_X34Y33     Driver_HDMI0/inst/HSync_Cnt_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         3.367       2.867      SLICE_X34Y34     Driver_HDMI0/inst/HSync_Cnt_reg[8]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         3.367       2.867      SLICE_X35Y2      get_data_from_esp32_0/width_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN_1
  To Clock:  CLKFBIN_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.485ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN_1
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         6.734       5.485      PLLE2_ADV_X0Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         6.734       5.485      PLLE2_ADV_X0Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        6.734       45.899     PLLE2_ADV_X0Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       6.734       153.266    PLLE2_ADV_X0Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  PixelClkIO_1
  To Clock:  PixelClkIO_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.579ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PixelClkIO_1
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         6.734       4.579      BUFGCTRL_X0Y0   rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X1Y26    rgb2dvi/U0/ClockSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X1Y25    rgb2dvi/U0/ClockSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X1Y32    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X1Y31    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X1Y30    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X1Y29    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X1Y28    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X1Y27    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         6.734       5.485      PLLE2_ADV_X0Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       6.734       153.266    PLLE2_ADV_X0Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  SerialClkIO_1
  To Clock:  SerialClkIO_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            9  Failing Endpoints,  Worst Slack       -0.808ns,  Total Violation       -3.370ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SerialClkIO_1
Waveform(ns):       { 0.000 0.673 }
Period(ns):         1.347
Sources:            { rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         1.347       -0.808     BUFGCTRL_X0Y1   rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X1Y26    rgb2dvi/U0/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X1Y25    rgb2dvi/U0/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X1Y32    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X1Y31    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X1Y30    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X1Y29    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X1Y28    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X1Y27    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         1.347       0.098      PLLE2_ADV_X0Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       1.347       158.653    PLLE2_ADV_X0Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_10/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y4    clk_10/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  clk_10/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :           50  Failing Endpoints,  Worst Slack       -2.539ns,  Total Violation     -111.259ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.539ns  (required time - arrival time)
  Source:                 get_data_from_esp32_0/width_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            get_data_from_esp32_0/addr_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.927ns  (logic 4.207ns (47.128%)  route 4.720ns (52.872%))
  Logic Levels:           16  (CARRY4=10 LUT1=1 LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 5.403 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.699    -0.720    get_data_from_esp32_0/clk_out1
    SLICE_X33Y2          FDCE                                         r  get_data_from_esp32_0/width_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y2          FDCE (Prop_fdce_C_Q)         0.456    -0.264 f  get_data_from_esp32_0/width_reg[0]/Q
                         net (fo=4, routed)           0.322     0.058    get_data_from_esp32_0/width_reg_n_0_[0]
    SLICE_X35Y2          LUT1 (Prop_lut1_I0_O)        0.124     0.182 r  get_data_from_esp32_0/i__carry_i_8__0/O
                         net (fo=1, routed)           0.189     0.371    get_data_from_esp32_0/i__carry_i_8__0_n_0
    SLICE_X34Y2          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     0.966 r  get_data_from_esp32_0/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     0.966    get_data_from_esp32_0/i__carry_i_6_n_0
    SLICE_X34Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.083 r  get_data_from_esp32_0/i__carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.083    get_data_from_esp32_0/i__carry_i_7_n_0
    SLICE_X34Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.200 r  get_data_from_esp32_0/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.200    get_data_from_esp32_0/i__carry__0_i_6_n_0
    SLICE_X34Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.317 r  get_data_from_esp32_0/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.317    get_data_from_esp32_0/i__carry__0_i_5_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.536 r  get_data_from_esp32_0/i__carry__1_i_6/O[0]
                         net (fo=5, routed)           0.725     2.261    get_data_from_esp32_0/x_lower0[16]
    SLICE_X33Y6          LUT2 (Prop_lut2_I0_O)        0.295     2.556 r  get_data_from_esp32_0/addr2_carry__1_i_18/O
                         net (fo=1, routed)           0.000     2.556    get_data_from_esp32_0/addr2_carry__1_i_18_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.088 r  get_data_from_esp32_0/addr2_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.088    get_data_from_esp32_0/addr2_carry__1_i_10_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.202 r  get_data_from_esp32_0/addr2_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.202    get_data_from_esp32_0/addr2_carry__1_i_9_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.316 r  get_data_from_esp32_0/addr2_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.316    get_data_from_esp32_0/addr2_carry__2_i_10_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.650 r  get_data_from_esp32_0/addr2_carry__2_i_9/O[1]
                         net (fo=4, routed)           0.520     4.170    get_data_from_esp32_0/x_higher0[29]
    SLICE_X33Y10         LUT6 (Prop_lut6_I5_O)        0.303     4.473 r  get_data_from_esp32_0/addr2_carry__2_i_2/O
                         net (fo=3, routed)           0.644     5.118    get_data_from_esp32_0/addr2_carry__2_i_2_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     5.516 r  get_data_from_esp32_0/addr2_carry__2/CO[3]
                         net (fo=1, routed)           0.851     6.367    get_data_from_esp32_0/addr2
    SLICE_X30Y8          LUT4 (Prop_lut4_I3_O)        0.124     6.491 f  get_data_from_esp32_0/temp[0]_i_22/O
                         net (fo=3, routed)           0.441     6.932    get_data_from_esp32_0/temp[0]_i_22_n_0
    SLICE_X30Y9          LUT4 (Prop_lut4_I0_O)        0.124     7.056 r  get_data_from_esp32_0/addr[0]_i_4/O
                         net (fo=1, routed)           0.523     7.579    get_data_from_esp32_0/addr[0]_i_4_n_0
    SLICE_X33Y10         LUT6 (Prop_lut6_I3_O)        0.124     7.703 r  get_data_from_esp32_0/addr[0]_i_1/O
                         net (fo=15, routed)          0.504     8.207    get_data_from_esp32_0/addr[0]_i_1_n_0
    SLICE_X32Y8          FDCE                                         r  get_data_from_esp32_0/addr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.578     5.403    get_data_from_esp32_0/clk_out1
    SLICE_X32Y8          FDCE                                         r  get_data_from_esp32_0/addr_reg[0]/C
                         clock pessimism              0.584     5.987    
                         clock uncertainty           -0.114     5.873    
    SLICE_X32Y8          FDCE (Setup_fdce_C_CE)      -0.205     5.668    get_data_from_esp32_0/addr_reg[0]
  -------------------------------------------------------------------
                         required time                          5.668    
                         arrival time                          -8.207    
  -------------------------------------------------------------------
                         slack                                 -2.539    

Slack (VIOLATED) :        -2.539ns  (required time - arrival time)
  Source:                 get_data_from_esp32_0/width_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            get_data_from_esp32_0/addr_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.927ns  (logic 4.207ns (47.128%)  route 4.720ns (52.872%))
  Logic Levels:           16  (CARRY4=10 LUT1=1 LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 5.403 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.699    -0.720    get_data_from_esp32_0/clk_out1
    SLICE_X33Y2          FDCE                                         r  get_data_from_esp32_0/width_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y2          FDCE (Prop_fdce_C_Q)         0.456    -0.264 f  get_data_from_esp32_0/width_reg[0]/Q
                         net (fo=4, routed)           0.322     0.058    get_data_from_esp32_0/width_reg_n_0_[0]
    SLICE_X35Y2          LUT1 (Prop_lut1_I0_O)        0.124     0.182 r  get_data_from_esp32_0/i__carry_i_8__0/O
                         net (fo=1, routed)           0.189     0.371    get_data_from_esp32_0/i__carry_i_8__0_n_0
    SLICE_X34Y2          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     0.966 r  get_data_from_esp32_0/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     0.966    get_data_from_esp32_0/i__carry_i_6_n_0
    SLICE_X34Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.083 r  get_data_from_esp32_0/i__carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.083    get_data_from_esp32_0/i__carry_i_7_n_0
    SLICE_X34Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.200 r  get_data_from_esp32_0/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.200    get_data_from_esp32_0/i__carry__0_i_6_n_0
    SLICE_X34Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.317 r  get_data_from_esp32_0/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.317    get_data_from_esp32_0/i__carry__0_i_5_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.536 r  get_data_from_esp32_0/i__carry__1_i_6/O[0]
                         net (fo=5, routed)           0.725     2.261    get_data_from_esp32_0/x_lower0[16]
    SLICE_X33Y6          LUT2 (Prop_lut2_I0_O)        0.295     2.556 r  get_data_from_esp32_0/addr2_carry__1_i_18/O
                         net (fo=1, routed)           0.000     2.556    get_data_from_esp32_0/addr2_carry__1_i_18_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.088 r  get_data_from_esp32_0/addr2_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.088    get_data_from_esp32_0/addr2_carry__1_i_10_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.202 r  get_data_from_esp32_0/addr2_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.202    get_data_from_esp32_0/addr2_carry__1_i_9_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.316 r  get_data_from_esp32_0/addr2_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.316    get_data_from_esp32_0/addr2_carry__2_i_10_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.650 r  get_data_from_esp32_0/addr2_carry__2_i_9/O[1]
                         net (fo=4, routed)           0.520     4.170    get_data_from_esp32_0/x_higher0[29]
    SLICE_X33Y10         LUT6 (Prop_lut6_I5_O)        0.303     4.473 r  get_data_from_esp32_0/addr2_carry__2_i_2/O
                         net (fo=3, routed)           0.644     5.118    get_data_from_esp32_0/addr2_carry__2_i_2_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     5.516 r  get_data_from_esp32_0/addr2_carry__2/CO[3]
                         net (fo=1, routed)           0.851     6.367    get_data_from_esp32_0/addr2
    SLICE_X30Y8          LUT4 (Prop_lut4_I3_O)        0.124     6.491 f  get_data_from_esp32_0/temp[0]_i_22/O
                         net (fo=3, routed)           0.441     6.932    get_data_from_esp32_0/temp[0]_i_22_n_0
    SLICE_X30Y9          LUT4 (Prop_lut4_I0_O)        0.124     7.056 r  get_data_from_esp32_0/addr[0]_i_4/O
                         net (fo=1, routed)           0.523     7.579    get_data_from_esp32_0/addr[0]_i_4_n_0
    SLICE_X33Y10         LUT6 (Prop_lut6_I3_O)        0.124     7.703 r  get_data_from_esp32_0/addr[0]_i_1/O
                         net (fo=15, routed)          0.504     8.207    get_data_from_esp32_0/addr[0]_i_1_n_0
    SLICE_X32Y8          FDCE                                         r  get_data_from_esp32_0/addr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.578     5.403    get_data_from_esp32_0/clk_out1
    SLICE_X32Y8          FDCE                                         r  get_data_from_esp32_0/addr_reg[1]/C
                         clock pessimism              0.584     5.987    
                         clock uncertainty           -0.114     5.873    
    SLICE_X32Y8          FDCE (Setup_fdce_C_CE)      -0.205     5.668    get_data_from_esp32_0/addr_reg[1]
  -------------------------------------------------------------------
                         required time                          5.668    
                         arrival time                          -8.207    
  -------------------------------------------------------------------
                         slack                                 -2.539    

Slack (VIOLATED) :        -2.539ns  (required time - arrival time)
  Source:                 get_data_from_esp32_0/width_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            get_data_from_esp32_0/addr_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.927ns  (logic 4.207ns (47.128%)  route 4.720ns (52.872%))
  Logic Levels:           16  (CARRY4=10 LUT1=1 LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 5.403 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.699    -0.720    get_data_from_esp32_0/clk_out1
    SLICE_X33Y2          FDCE                                         r  get_data_from_esp32_0/width_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y2          FDCE (Prop_fdce_C_Q)         0.456    -0.264 f  get_data_from_esp32_0/width_reg[0]/Q
                         net (fo=4, routed)           0.322     0.058    get_data_from_esp32_0/width_reg_n_0_[0]
    SLICE_X35Y2          LUT1 (Prop_lut1_I0_O)        0.124     0.182 r  get_data_from_esp32_0/i__carry_i_8__0/O
                         net (fo=1, routed)           0.189     0.371    get_data_from_esp32_0/i__carry_i_8__0_n_0
    SLICE_X34Y2          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     0.966 r  get_data_from_esp32_0/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     0.966    get_data_from_esp32_0/i__carry_i_6_n_0
    SLICE_X34Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.083 r  get_data_from_esp32_0/i__carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.083    get_data_from_esp32_0/i__carry_i_7_n_0
    SLICE_X34Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.200 r  get_data_from_esp32_0/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.200    get_data_from_esp32_0/i__carry__0_i_6_n_0
    SLICE_X34Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.317 r  get_data_from_esp32_0/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.317    get_data_from_esp32_0/i__carry__0_i_5_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.536 r  get_data_from_esp32_0/i__carry__1_i_6/O[0]
                         net (fo=5, routed)           0.725     2.261    get_data_from_esp32_0/x_lower0[16]
    SLICE_X33Y6          LUT2 (Prop_lut2_I0_O)        0.295     2.556 r  get_data_from_esp32_0/addr2_carry__1_i_18/O
                         net (fo=1, routed)           0.000     2.556    get_data_from_esp32_0/addr2_carry__1_i_18_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.088 r  get_data_from_esp32_0/addr2_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.088    get_data_from_esp32_0/addr2_carry__1_i_10_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.202 r  get_data_from_esp32_0/addr2_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.202    get_data_from_esp32_0/addr2_carry__1_i_9_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.316 r  get_data_from_esp32_0/addr2_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.316    get_data_from_esp32_0/addr2_carry__2_i_10_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.650 r  get_data_from_esp32_0/addr2_carry__2_i_9/O[1]
                         net (fo=4, routed)           0.520     4.170    get_data_from_esp32_0/x_higher0[29]
    SLICE_X33Y10         LUT6 (Prop_lut6_I5_O)        0.303     4.473 r  get_data_from_esp32_0/addr2_carry__2_i_2/O
                         net (fo=3, routed)           0.644     5.118    get_data_from_esp32_0/addr2_carry__2_i_2_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     5.516 r  get_data_from_esp32_0/addr2_carry__2/CO[3]
                         net (fo=1, routed)           0.851     6.367    get_data_from_esp32_0/addr2
    SLICE_X30Y8          LUT4 (Prop_lut4_I3_O)        0.124     6.491 f  get_data_from_esp32_0/temp[0]_i_22/O
                         net (fo=3, routed)           0.441     6.932    get_data_from_esp32_0/temp[0]_i_22_n_0
    SLICE_X30Y9          LUT4 (Prop_lut4_I0_O)        0.124     7.056 r  get_data_from_esp32_0/addr[0]_i_4/O
                         net (fo=1, routed)           0.523     7.579    get_data_from_esp32_0/addr[0]_i_4_n_0
    SLICE_X33Y10         LUT6 (Prop_lut6_I3_O)        0.124     7.703 r  get_data_from_esp32_0/addr[0]_i_1/O
                         net (fo=15, routed)          0.504     8.207    get_data_from_esp32_0/addr[0]_i_1_n_0
    SLICE_X32Y8          FDCE                                         r  get_data_from_esp32_0/addr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.578     5.403    get_data_from_esp32_0/clk_out1
    SLICE_X32Y8          FDCE                                         r  get_data_from_esp32_0/addr_reg[2]/C
                         clock pessimism              0.584     5.987    
                         clock uncertainty           -0.114     5.873    
    SLICE_X32Y8          FDCE (Setup_fdce_C_CE)      -0.205     5.668    get_data_from_esp32_0/addr_reg[2]
  -------------------------------------------------------------------
                         required time                          5.668    
                         arrival time                          -8.207    
  -------------------------------------------------------------------
                         slack                                 -2.539    

Slack (VIOLATED) :        -2.539ns  (required time - arrival time)
  Source:                 get_data_from_esp32_0/width_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            get_data_from_esp32_0/addr_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.927ns  (logic 4.207ns (47.128%)  route 4.720ns (52.872%))
  Logic Levels:           16  (CARRY4=10 LUT1=1 LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 5.403 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.699    -0.720    get_data_from_esp32_0/clk_out1
    SLICE_X33Y2          FDCE                                         r  get_data_from_esp32_0/width_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y2          FDCE (Prop_fdce_C_Q)         0.456    -0.264 f  get_data_from_esp32_0/width_reg[0]/Q
                         net (fo=4, routed)           0.322     0.058    get_data_from_esp32_0/width_reg_n_0_[0]
    SLICE_X35Y2          LUT1 (Prop_lut1_I0_O)        0.124     0.182 r  get_data_from_esp32_0/i__carry_i_8__0/O
                         net (fo=1, routed)           0.189     0.371    get_data_from_esp32_0/i__carry_i_8__0_n_0
    SLICE_X34Y2          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     0.966 r  get_data_from_esp32_0/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     0.966    get_data_from_esp32_0/i__carry_i_6_n_0
    SLICE_X34Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.083 r  get_data_from_esp32_0/i__carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.083    get_data_from_esp32_0/i__carry_i_7_n_0
    SLICE_X34Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.200 r  get_data_from_esp32_0/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.200    get_data_from_esp32_0/i__carry__0_i_6_n_0
    SLICE_X34Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.317 r  get_data_from_esp32_0/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.317    get_data_from_esp32_0/i__carry__0_i_5_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.536 r  get_data_from_esp32_0/i__carry__1_i_6/O[0]
                         net (fo=5, routed)           0.725     2.261    get_data_from_esp32_0/x_lower0[16]
    SLICE_X33Y6          LUT2 (Prop_lut2_I0_O)        0.295     2.556 r  get_data_from_esp32_0/addr2_carry__1_i_18/O
                         net (fo=1, routed)           0.000     2.556    get_data_from_esp32_0/addr2_carry__1_i_18_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.088 r  get_data_from_esp32_0/addr2_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.088    get_data_from_esp32_0/addr2_carry__1_i_10_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.202 r  get_data_from_esp32_0/addr2_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.202    get_data_from_esp32_0/addr2_carry__1_i_9_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.316 r  get_data_from_esp32_0/addr2_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.316    get_data_from_esp32_0/addr2_carry__2_i_10_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.650 r  get_data_from_esp32_0/addr2_carry__2_i_9/O[1]
                         net (fo=4, routed)           0.520     4.170    get_data_from_esp32_0/x_higher0[29]
    SLICE_X33Y10         LUT6 (Prop_lut6_I5_O)        0.303     4.473 r  get_data_from_esp32_0/addr2_carry__2_i_2/O
                         net (fo=3, routed)           0.644     5.118    get_data_from_esp32_0/addr2_carry__2_i_2_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     5.516 r  get_data_from_esp32_0/addr2_carry__2/CO[3]
                         net (fo=1, routed)           0.851     6.367    get_data_from_esp32_0/addr2
    SLICE_X30Y8          LUT4 (Prop_lut4_I3_O)        0.124     6.491 f  get_data_from_esp32_0/temp[0]_i_22/O
                         net (fo=3, routed)           0.441     6.932    get_data_from_esp32_0/temp[0]_i_22_n_0
    SLICE_X30Y9          LUT4 (Prop_lut4_I0_O)        0.124     7.056 r  get_data_from_esp32_0/addr[0]_i_4/O
                         net (fo=1, routed)           0.523     7.579    get_data_from_esp32_0/addr[0]_i_4_n_0
    SLICE_X33Y10         LUT6 (Prop_lut6_I3_O)        0.124     7.703 r  get_data_from_esp32_0/addr[0]_i_1/O
                         net (fo=15, routed)          0.504     8.207    get_data_from_esp32_0/addr[0]_i_1_n_0
    SLICE_X32Y8          FDCE                                         r  get_data_from_esp32_0/addr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.578     5.403    get_data_from_esp32_0/clk_out1
    SLICE_X32Y8          FDCE                                         r  get_data_from_esp32_0/addr_reg[3]/C
                         clock pessimism              0.584     5.987    
                         clock uncertainty           -0.114     5.873    
    SLICE_X32Y8          FDCE (Setup_fdce_C_CE)      -0.205     5.668    get_data_from_esp32_0/addr_reg[3]
  -------------------------------------------------------------------
                         required time                          5.668    
                         arrival time                          -8.207    
  -------------------------------------------------------------------
                         slack                                 -2.539    

Slack (VIOLATED) :        -2.440ns  (required time - arrival time)
  Source:                 get_data_from_esp32_0/width_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            get_data_from_esp32_0/addr_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.826ns  (logic 4.207ns (47.664%)  route 4.619ns (52.336%))
  Logic Levels:           16  (CARRY4=10 LUT1=1 LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 5.402 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.699    -0.720    get_data_from_esp32_0/clk_out1
    SLICE_X33Y2          FDCE                                         r  get_data_from_esp32_0/width_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y2          FDCE (Prop_fdce_C_Q)         0.456    -0.264 f  get_data_from_esp32_0/width_reg[0]/Q
                         net (fo=4, routed)           0.322     0.058    get_data_from_esp32_0/width_reg_n_0_[0]
    SLICE_X35Y2          LUT1 (Prop_lut1_I0_O)        0.124     0.182 r  get_data_from_esp32_0/i__carry_i_8__0/O
                         net (fo=1, routed)           0.189     0.371    get_data_from_esp32_0/i__carry_i_8__0_n_0
    SLICE_X34Y2          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     0.966 r  get_data_from_esp32_0/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     0.966    get_data_from_esp32_0/i__carry_i_6_n_0
    SLICE_X34Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.083 r  get_data_from_esp32_0/i__carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.083    get_data_from_esp32_0/i__carry_i_7_n_0
    SLICE_X34Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.200 r  get_data_from_esp32_0/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.200    get_data_from_esp32_0/i__carry__0_i_6_n_0
    SLICE_X34Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.317 r  get_data_from_esp32_0/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.317    get_data_from_esp32_0/i__carry__0_i_5_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.536 r  get_data_from_esp32_0/i__carry__1_i_6/O[0]
                         net (fo=5, routed)           0.725     2.261    get_data_from_esp32_0/x_lower0[16]
    SLICE_X33Y6          LUT2 (Prop_lut2_I0_O)        0.295     2.556 r  get_data_from_esp32_0/addr2_carry__1_i_18/O
                         net (fo=1, routed)           0.000     2.556    get_data_from_esp32_0/addr2_carry__1_i_18_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.088 r  get_data_from_esp32_0/addr2_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.088    get_data_from_esp32_0/addr2_carry__1_i_10_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.202 r  get_data_from_esp32_0/addr2_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.202    get_data_from_esp32_0/addr2_carry__1_i_9_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.316 r  get_data_from_esp32_0/addr2_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.316    get_data_from_esp32_0/addr2_carry__2_i_10_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.650 r  get_data_from_esp32_0/addr2_carry__2_i_9/O[1]
                         net (fo=4, routed)           0.520     4.170    get_data_from_esp32_0/x_higher0[29]
    SLICE_X33Y10         LUT6 (Prop_lut6_I5_O)        0.303     4.473 r  get_data_from_esp32_0/addr2_carry__2_i_2/O
                         net (fo=3, routed)           0.644     5.118    get_data_from_esp32_0/addr2_carry__2_i_2_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     5.516 r  get_data_from_esp32_0/addr2_carry__2/CO[3]
                         net (fo=1, routed)           0.851     6.367    get_data_from_esp32_0/addr2
    SLICE_X30Y8          LUT4 (Prop_lut4_I3_O)        0.124     6.491 f  get_data_from_esp32_0/temp[0]_i_22/O
                         net (fo=3, routed)           0.441     6.932    get_data_from_esp32_0/temp[0]_i_22_n_0
    SLICE_X30Y9          LUT4 (Prop_lut4_I0_O)        0.124     7.056 r  get_data_from_esp32_0/addr[0]_i_4/O
                         net (fo=1, routed)           0.523     7.579    get_data_from_esp32_0/addr[0]_i_4_n_0
    SLICE_X33Y10         LUT6 (Prop_lut6_I3_O)        0.124     7.703 r  get_data_from_esp32_0/addr[0]_i_1/O
                         net (fo=15, routed)          0.404     8.107    get_data_from_esp32_0/addr[0]_i_1_n_0
    SLICE_X32Y10         FDCE                                         r  get_data_from_esp32_0/addr_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.577     5.402    get_data_from_esp32_0/clk_out1
    SLICE_X32Y10         FDCE                                         r  get_data_from_esp32_0/addr_reg[10]/C
                         clock pessimism              0.584     5.986    
                         clock uncertainty           -0.114     5.872    
    SLICE_X32Y10         FDCE (Setup_fdce_C_CE)      -0.205     5.667    get_data_from_esp32_0/addr_reg[10]
  -------------------------------------------------------------------
                         required time                          5.667    
                         arrival time                          -8.107    
  -------------------------------------------------------------------
                         slack                                 -2.440    

Slack (VIOLATED) :        -2.440ns  (required time - arrival time)
  Source:                 get_data_from_esp32_0/width_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            get_data_from_esp32_0/addr_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.826ns  (logic 4.207ns (47.664%)  route 4.619ns (52.336%))
  Logic Levels:           16  (CARRY4=10 LUT1=1 LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 5.402 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.699    -0.720    get_data_from_esp32_0/clk_out1
    SLICE_X33Y2          FDCE                                         r  get_data_from_esp32_0/width_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y2          FDCE (Prop_fdce_C_Q)         0.456    -0.264 f  get_data_from_esp32_0/width_reg[0]/Q
                         net (fo=4, routed)           0.322     0.058    get_data_from_esp32_0/width_reg_n_0_[0]
    SLICE_X35Y2          LUT1 (Prop_lut1_I0_O)        0.124     0.182 r  get_data_from_esp32_0/i__carry_i_8__0/O
                         net (fo=1, routed)           0.189     0.371    get_data_from_esp32_0/i__carry_i_8__0_n_0
    SLICE_X34Y2          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     0.966 r  get_data_from_esp32_0/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     0.966    get_data_from_esp32_0/i__carry_i_6_n_0
    SLICE_X34Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.083 r  get_data_from_esp32_0/i__carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.083    get_data_from_esp32_0/i__carry_i_7_n_0
    SLICE_X34Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.200 r  get_data_from_esp32_0/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.200    get_data_from_esp32_0/i__carry__0_i_6_n_0
    SLICE_X34Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.317 r  get_data_from_esp32_0/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.317    get_data_from_esp32_0/i__carry__0_i_5_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.536 r  get_data_from_esp32_0/i__carry__1_i_6/O[0]
                         net (fo=5, routed)           0.725     2.261    get_data_from_esp32_0/x_lower0[16]
    SLICE_X33Y6          LUT2 (Prop_lut2_I0_O)        0.295     2.556 r  get_data_from_esp32_0/addr2_carry__1_i_18/O
                         net (fo=1, routed)           0.000     2.556    get_data_from_esp32_0/addr2_carry__1_i_18_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.088 r  get_data_from_esp32_0/addr2_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.088    get_data_from_esp32_0/addr2_carry__1_i_10_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.202 r  get_data_from_esp32_0/addr2_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.202    get_data_from_esp32_0/addr2_carry__1_i_9_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.316 r  get_data_from_esp32_0/addr2_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.316    get_data_from_esp32_0/addr2_carry__2_i_10_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.650 r  get_data_from_esp32_0/addr2_carry__2_i_9/O[1]
                         net (fo=4, routed)           0.520     4.170    get_data_from_esp32_0/x_higher0[29]
    SLICE_X33Y10         LUT6 (Prop_lut6_I5_O)        0.303     4.473 r  get_data_from_esp32_0/addr2_carry__2_i_2/O
                         net (fo=3, routed)           0.644     5.118    get_data_from_esp32_0/addr2_carry__2_i_2_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     5.516 r  get_data_from_esp32_0/addr2_carry__2/CO[3]
                         net (fo=1, routed)           0.851     6.367    get_data_from_esp32_0/addr2
    SLICE_X30Y8          LUT4 (Prop_lut4_I3_O)        0.124     6.491 f  get_data_from_esp32_0/temp[0]_i_22/O
                         net (fo=3, routed)           0.441     6.932    get_data_from_esp32_0/temp[0]_i_22_n_0
    SLICE_X30Y9          LUT4 (Prop_lut4_I0_O)        0.124     7.056 r  get_data_from_esp32_0/addr[0]_i_4/O
                         net (fo=1, routed)           0.523     7.579    get_data_from_esp32_0/addr[0]_i_4_n_0
    SLICE_X33Y10         LUT6 (Prop_lut6_I3_O)        0.124     7.703 r  get_data_from_esp32_0/addr[0]_i_1/O
                         net (fo=15, routed)          0.404     8.107    get_data_from_esp32_0/addr[0]_i_1_n_0
    SLICE_X32Y10         FDCE                                         r  get_data_from_esp32_0/addr_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.577     5.402    get_data_from_esp32_0/clk_out1
    SLICE_X32Y10         FDCE                                         r  get_data_from_esp32_0/addr_reg[11]/C
                         clock pessimism              0.584     5.986    
                         clock uncertainty           -0.114     5.872    
    SLICE_X32Y10         FDCE (Setup_fdce_C_CE)      -0.205     5.667    get_data_from_esp32_0/addr_reg[11]
  -------------------------------------------------------------------
                         required time                          5.667    
                         arrival time                          -8.107    
  -------------------------------------------------------------------
                         slack                                 -2.440    

Slack (VIOLATED) :        -2.440ns  (required time - arrival time)
  Source:                 get_data_from_esp32_0/width_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            get_data_from_esp32_0/addr_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.826ns  (logic 4.207ns (47.664%)  route 4.619ns (52.336%))
  Logic Levels:           16  (CARRY4=10 LUT1=1 LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 5.402 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.699    -0.720    get_data_from_esp32_0/clk_out1
    SLICE_X33Y2          FDCE                                         r  get_data_from_esp32_0/width_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y2          FDCE (Prop_fdce_C_Q)         0.456    -0.264 f  get_data_from_esp32_0/width_reg[0]/Q
                         net (fo=4, routed)           0.322     0.058    get_data_from_esp32_0/width_reg_n_0_[0]
    SLICE_X35Y2          LUT1 (Prop_lut1_I0_O)        0.124     0.182 r  get_data_from_esp32_0/i__carry_i_8__0/O
                         net (fo=1, routed)           0.189     0.371    get_data_from_esp32_0/i__carry_i_8__0_n_0
    SLICE_X34Y2          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     0.966 r  get_data_from_esp32_0/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     0.966    get_data_from_esp32_0/i__carry_i_6_n_0
    SLICE_X34Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.083 r  get_data_from_esp32_0/i__carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.083    get_data_from_esp32_0/i__carry_i_7_n_0
    SLICE_X34Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.200 r  get_data_from_esp32_0/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.200    get_data_from_esp32_0/i__carry__0_i_6_n_0
    SLICE_X34Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.317 r  get_data_from_esp32_0/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.317    get_data_from_esp32_0/i__carry__0_i_5_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.536 r  get_data_from_esp32_0/i__carry__1_i_6/O[0]
                         net (fo=5, routed)           0.725     2.261    get_data_from_esp32_0/x_lower0[16]
    SLICE_X33Y6          LUT2 (Prop_lut2_I0_O)        0.295     2.556 r  get_data_from_esp32_0/addr2_carry__1_i_18/O
                         net (fo=1, routed)           0.000     2.556    get_data_from_esp32_0/addr2_carry__1_i_18_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.088 r  get_data_from_esp32_0/addr2_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.088    get_data_from_esp32_0/addr2_carry__1_i_10_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.202 r  get_data_from_esp32_0/addr2_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.202    get_data_from_esp32_0/addr2_carry__1_i_9_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.316 r  get_data_from_esp32_0/addr2_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.316    get_data_from_esp32_0/addr2_carry__2_i_10_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.650 r  get_data_from_esp32_0/addr2_carry__2_i_9/O[1]
                         net (fo=4, routed)           0.520     4.170    get_data_from_esp32_0/x_higher0[29]
    SLICE_X33Y10         LUT6 (Prop_lut6_I5_O)        0.303     4.473 r  get_data_from_esp32_0/addr2_carry__2_i_2/O
                         net (fo=3, routed)           0.644     5.118    get_data_from_esp32_0/addr2_carry__2_i_2_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     5.516 r  get_data_from_esp32_0/addr2_carry__2/CO[3]
                         net (fo=1, routed)           0.851     6.367    get_data_from_esp32_0/addr2
    SLICE_X30Y8          LUT4 (Prop_lut4_I3_O)        0.124     6.491 f  get_data_from_esp32_0/temp[0]_i_22/O
                         net (fo=3, routed)           0.441     6.932    get_data_from_esp32_0/temp[0]_i_22_n_0
    SLICE_X30Y9          LUT4 (Prop_lut4_I0_O)        0.124     7.056 r  get_data_from_esp32_0/addr[0]_i_4/O
                         net (fo=1, routed)           0.523     7.579    get_data_from_esp32_0/addr[0]_i_4_n_0
    SLICE_X33Y10         LUT6 (Prop_lut6_I3_O)        0.124     7.703 r  get_data_from_esp32_0/addr[0]_i_1/O
                         net (fo=15, routed)          0.404     8.107    get_data_from_esp32_0/addr[0]_i_1_n_0
    SLICE_X32Y10         FDCE                                         r  get_data_from_esp32_0/addr_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.577     5.402    get_data_from_esp32_0/clk_out1
    SLICE_X32Y10         FDCE                                         r  get_data_from_esp32_0/addr_reg[8]/C
                         clock pessimism              0.584     5.986    
                         clock uncertainty           -0.114     5.872    
    SLICE_X32Y10         FDCE (Setup_fdce_C_CE)      -0.205     5.667    get_data_from_esp32_0/addr_reg[8]
  -------------------------------------------------------------------
                         required time                          5.667    
                         arrival time                          -8.107    
  -------------------------------------------------------------------
                         slack                                 -2.440    

Slack (VIOLATED) :        -2.440ns  (required time - arrival time)
  Source:                 get_data_from_esp32_0/width_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            get_data_from_esp32_0/addr_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.826ns  (logic 4.207ns (47.664%)  route 4.619ns (52.336%))
  Logic Levels:           16  (CARRY4=10 LUT1=1 LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 5.402 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.699    -0.720    get_data_from_esp32_0/clk_out1
    SLICE_X33Y2          FDCE                                         r  get_data_from_esp32_0/width_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y2          FDCE (Prop_fdce_C_Q)         0.456    -0.264 f  get_data_from_esp32_0/width_reg[0]/Q
                         net (fo=4, routed)           0.322     0.058    get_data_from_esp32_0/width_reg_n_0_[0]
    SLICE_X35Y2          LUT1 (Prop_lut1_I0_O)        0.124     0.182 r  get_data_from_esp32_0/i__carry_i_8__0/O
                         net (fo=1, routed)           0.189     0.371    get_data_from_esp32_0/i__carry_i_8__0_n_0
    SLICE_X34Y2          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     0.966 r  get_data_from_esp32_0/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     0.966    get_data_from_esp32_0/i__carry_i_6_n_0
    SLICE_X34Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.083 r  get_data_from_esp32_0/i__carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.083    get_data_from_esp32_0/i__carry_i_7_n_0
    SLICE_X34Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.200 r  get_data_from_esp32_0/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.200    get_data_from_esp32_0/i__carry__0_i_6_n_0
    SLICE_X34Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.317 r  get_data_from_esp32_0/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.317    get_data_from_esp32_0/i__carry__0_i_5_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.536 r  get_data_from_esp32_0/i__carry__1_i_6/O[0]
                         net (fo=5, routed)           0.725     2.261    get_data_from_esp32_0/x_lower0[16]
    SLICE_X33Y6          LUT2 (Prop_lut2_I0_O)        0.295     2.556 r  get_data_from_esp32_0/addr2_carry__1_i_18/O
                         net (fo=1, routed)           0.000     2.556    get_data_from_esp32_0/addr2_carry__1_i_18_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.088 r  get_data_from_esp32_0/addr2_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.088    get_data_from_esp32_0/addr2_carry__1_i_10_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.202 r  get_data_from_esp32_0/addr2_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.202    get_data_from_esp32_0/addr2_carry__1_i_9_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.316 r  get_data_from_esp32_0/addr2_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.316    get_data_from_esp32_0/addr2_carry__2_i_10_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.650 r  get_data_from_esp32_0/addr2_carry__2_i_9/O[1]
                         net (fo=4, routed)           0.520     4.170    get_data_from_esp32_0/x_higher0[29]
    SLICE_X33Y10         LUT6 (Prop_lut6_I5_O)        0.303     4.473 r  get_data_from_esp32_0/addr2_carry__2_i_2/O
                         net (fo=3, routed)           0.644     5.118    get_data_from_esp32_0/addr2_carry__2_i_2_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     5.516 r  get_data_from_esp32_0/addr2_carry__2/CO[3]
                         net (fo=1, routed)           0.851     6.367    get_data_from_esp32_0/addr2
    SLICE_X30Y8          LUT4 (Prop_lut4_I3_O)        0.124     6.491 f  get_data_from_esp32_0/temp[0]_i_22/O
                         net (fo=3, routed)           0.441     6.932    get_data_from_esp32_0/temp[0]_i_22_n_0
    SLICE_X30Y9          LUT4 (Prop_lut4_I0_O)        0.124     7.056 r  get_data_from_esp32_0/addr[0]_i_4/O
                         net (fo=1, routed)           0.523     7.579    get_data_from_esp32_0/addr[0]_i_4_n_0
    SLICE_X33Y10         LUT6 (Prop_lut6_I3_O)        0.124     7.703 r  get_data_from_esp32_0/addr[0]_i_1/O
                         net (fo=15, routed)          0.404     8.107    get_data_from_esp32_0/addr[0]_i_1_n_0
    SLICE_X32Y10         FDCE                                         r  get_data_from_esp32_0/addr_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.577     5.402    get_data_from_esp32_0/clk_out1
    SLICE_X32Y10         FDCE                                         r  get_data_from_esp32_0/addr_reg[9]/C
                         clock pessimism              0.584     5.986    
                         clock uncertainty           -0.114     5.872    
    SLICE_X32Y10         FDCE (Setup_fdce_C_CE)      -0.205     5.667    get_data_from_esp32_0/addr_reg[9]
  -------------------------------------------------------------------
                         required time                          5.667    
                         arrival time                          -8.107    
  -------------------------------------------------------------------
                         slack                                 -2.440    

Slack (VIOLATED) :        -2.400ns  (required time - arrival time)
  Source:                 get_data_from_esp32_0/width_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            get_data_from_esp32_0/addr_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.787ns  (logic 4.207ns (47.878%)  route 4.580ns (52.122%))
  Logic Levels:           16  (CARRY4=10 LUT1=1 LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 5.402 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.699    -0.720    get_data_from_esp32_0/clk_out1
    SLICE_X33Y2          FDCE                                         r  get_data_from_esp32_0/width_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y2          FDCE (Prop_fdce_C_Q)         0.456    -0.264 f  get_data_from_esp32_0/width_reg[0]/Q
                         net (fo=4, routed)           0.322     0.058    get_data_from_esp32_0/width_reg_n_0_[0]
    SLICE_X35Y2          LUT1 (Prop_lut1_I0_O)        0.124     0.182 r  get_data_from_esp32_0/i__carry_i_8__0/O
                         net (fo=1, routed)           0.189     0.371    get_data_from_esp32_0/i__carry_i_8__0_n_0
    SLICE_X34Y2          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     0.966 r  get_data_from_esp32_0/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     0.966    get_data_from_esp32_0/i__carry_i_6_n_0
    SLICE_X34Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.083 r  get_data_from_esp32_0/i__carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.083    get_data_from_esp32_0/i__carry_i_7_n_0
    SLICE_X34Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.200 r  get_data_from_esp32_0/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.200    get_data_from_esp32_0/i__carry__0_i_6_n_0
    SLICE_X34Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.317 r  get_data_from_esp32_0/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.317    get_data_from_esp32_0/i__carry__0_i_5_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.536 r  get_data_from_esp32_0/i__carry__1_i_6/O[0]
                         net (fo=5, routed)           0.725     2.261    get_data_from_esp32_0/x_lower0[16]
    SLICE_X33Y6          LUT2 (Prop_lut2_I0_O)        0.295     2.556 r  get_data_from_esp32_0/addr2_carry__1_i_18/O
                         net (fo=1, routed)           0.000     2.556    get_data_from_esp32_0/addr2_carry__1_i_18_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.088 r  get_data_from_esp32_0/addr2_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.088    get_data_from_esp32_0/addr2_carry__1_i_10_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.202 r  get_data_from_esp32_0/addr2_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.202    get_data_from_esp32_0/addr2_carry__1_i_9_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.316 r  get_data_from_esp32_0/addr2_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.316    get_data_from_esp32_0/addr2_carry__2_i_10_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.650 r  get_data_from_esp32_0/addr2_carry__2_i_9/O[1]
                         net (fo=4, routed)           0.520     4.170    get_data_from_esp32_0/x_higher0[29]
    SLICE_X33Y10         LUT6 (Prop_lut6_I5_O)        0.303     4.473 r  get_data_from_esp32_0/addr2_carry__2_i_2/O
                         net (fo=3, routed)           0.644     5.118    get_data_from_esp32_0/addr2_carry__2_i_2_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     5.516 r  get_data_from_esp32_0/addr2_carry__2/CO[3]
                         net (fo=1, routed)           0.851     6.367    get_data_from_esp32_0/addr2
    SLICE_X30Y8          LUT4 (Prop_lut4_I3_O)        0.124     6.491 f  get_data_from_esp32_0/temp[0]_i_22/O
                         net (fo=3, routed)           0.441     6.932    get_data_from_esp32_0/temp[0]_i_22_n_0
    SLICE_X30Y9          LUT4 (Prop_lut4_I0_O)        0.124     7.056 r  get_data_from_esp32_0/addr[0]_i_4/O
                         net (fo=1, routed)           0.523     7.579    get_data_from_esp32_0/addr[0]_i_4_n_0
    SLICE_X33Y10         LUT6 (Prop_lut6_I3_O)        0.124     7.703 r  get_data_from_esp32_0/addr[0]_i_1/O
                         net (fo=15, routed)          0.365     8.067    get_data_from_esp32_0/addr[0]_i_1_n_0
    SLICE_X32Y9          FDCE                                         r  get_data_from_esp32_0/addr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.577     5.402    get_data_from_esp32_0/clk_out1
    SLICE_X32Y9          FDCE                                         r  get_data_from_esp32_0/addr_reg[4]/C
                         clock pessimism              0.584     5.986    
                         clock uncertainty           -0.114     5.872    
    SLICE_X32Y9          FDCE (Setup_fdce_C_CE)      -0.205     5.667    get_data_from_esp32_0/addr_reg[4]
  -------------------------------------------------------------------
                         required time                          5.667    
                         arrival time                          -8.067    
  -------------------------------------------------------------------
                         slack                                 -2.400    

Slack (VIOLATED) :        -2.400ns  (required time - arrival time)
  Source:                 get_data_from_esp32_0/width_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            get_data_from_esp32_0/addr_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.787ns  (logic 4.207ns (47.878%)  route 4.580ns (52.122%))
  Logic Levels:           16  (CARRY4=10 LUT1=1 LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 5.402 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.699    -0.720    get_data_from_esp32_0/clk_out1
    SLICE_X33Y2          FDCE                                         r  get_data_from_esp32_0/width_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y2          FDCE (Prop_fdce_C_Q)         0.456    -0.264 f  get_data_from_esp32_0/width_reg[0]/Q
                         net (fo=4, routed)           0.322     0.058    get_data_from_esp32_0/width_reg_n_0_[0]
    SLICE_X35Y2          LUT1 (Prop_lut1_I0_O)        0.124     0.182 r  get_data_from_esp32_0/i__carry_i_8__0/O
                         net (fo=1, routed)           0.189     0.371    get_data_from_esp32_0/i__carry_i_8__0_n_0
    SLICE_X34Y2          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     0.966 r  get_data_from_esp32_0/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     0.966    get_data_from_esp32_0/i__carry_i_6_n_0
    SLICE_X34Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.083 r  get_data_from_esp32_0/i__carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.083    get_data_from_esp32_0/i__carry_i_7_n_0
    SLICE_X34Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.200 r  get_data_from_esp32_0/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.200    get_data_from_esp32_0/i__carry__0_i_6_n_0
    SLICE_X34Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.317 r  get_data_from_esp32_0/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.317    get_data_from_esp32_0/i__carry__0_i_5_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.536 r  get_data_from_esp32_0/i__carry__1_i_6/O[0]
                         net (fo=5, routed)           0.725     2.261    get_data_from_esp32_0/x_lower0[16]
    SLICE_X33Y6          LUT2 (Prop_lut2_I0_O)        0.295     2.556 r  get_data_from_esp32_0/addr2_carry__1_i_18/O
                         net (fo=1, routed)           0.000     2.556    get_data_from_esp32_0/addr2_carry__1_i_18_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.088 r  get_data_from_esp32_0/addr2_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.088    get_data_from_esp32_0/addr2_carry__1_i_10_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.202 r  get_data_from_esp32_0/addr2_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.202    get_data_from_esp32_0/addr2_carry__1_i_9_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.316 r  get_data_from_esp32_0/addr2_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.316    get_data_from_esp32_0/addr2_carry__2_i_10_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.650 r  get_data_from_esp32_0/addr2_carry__2_i_9/O[1]
                         net (fo=4, routed)           0.520     4.170    get_data_from_esp32_0/x_higher0[29]
    SLICE_X33Y10         LUT6 (Prop_lut6_I5_O)        0.303     4.473 r  get_data_from_esp32_0/addr2_carry__2_i_2/O
                         net (fo=3, routed)           0.644     5.118    get_data_from_esp32_0/addr2_carry__2_i_2_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     5.516 r  get_data_from_esp32_0/addr2_carry__2/CO[3]
                         net (fo=1, routed)           0.851     6.367    get_data_from_esp32_0/addr2
    SLICE_X30Y8          LUT4 (Prop_lut4_I3_O)        0.124     6.491 f  get_data_from_esp32_0/temp[0]_i_22/O
                         net (fo=3, routed)           0.441     6.932    get_data_from_esp32_0/temp[0]_i_22_n_0
    SLICE_X30Y9          LUT4 (Prop_lut4_I0_O)        0.124     7.056 r  get_data_from_esp32_0/addr[0]_i_4/O
                         net (fo=1, routed)           0.523     7.579    get_data_from_esp32_0/addr[0]_i_4_n_0
    SLICE_X33Y10         LUT6 (Prop_lut6_I3_O)        0.124     7.703 r  get_data_from_esp32_0/addr[0]_i_1/O
                         net (fo=15, routed)          0.365     8.067    get_data_from_esp32_0/addr[0]_i_1_n_0
    SLICE_X32Y9          FDCE                                         r  get_data_from_esp32_0/addr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.577     5.402    get_data_from_esp32_0/clk_out1
    SLICE_X32Y9          FDCE                                         r  get_data_from_esp32_0/addr_reg[5]/C
                         clock pessimism              0.584     5.986    
                         clock uncertainty           -0.114     5.872    
    SLICE_X32Y9          FDCE (Setup_fdce_C_CE)      -0.205     5.667    get_data_from_esp32_0/addr_reg[5]
  -------------------------------------------------------------------
                         required time                          5.667    
                         arrival time                          -8.067    
  -------------------------------------------------------------------
                         slack                                 -2.400    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.591    -0.535    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X34Y39         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y39         FDPE (Prop_fdpe_C_Q)         0.164    -0.371 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.315    rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X34Y39         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.861    -0.768    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X34Y39         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism              0.233    -0.535    
                         clock uncertainty            0.114    -0.421    
    SLICE_X34Y39         FDPE (Hold_fdpe_C_D)         0.060    -0.361    rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 get_data_from_esp32_0/mem_Img_format_reg[6][4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            get_data_from_esp32_0/deepth_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.245ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.594    -0.532    get_data_from_esp32_0/clk_out1
    SLICE_X38Y2          FDCE                                         r  get_data_from_esp32_0/mem_Img_format_reg[6][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y2          FDCE (Prop_fdce_C_Q)         0.164    -0.368 r  get_data_from_esp32_0/mem_Img_format_reg[6][4]/Q
                         net (fo=1, routed)           0.082    -0.286    u_qspi_slave/deepth_reg[15][4]
    SLICE_X39Y2          LUT2 (Prop_lut2_I1_O)        0.045    -0.241 r  u_qspi_slave/deepth[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.241    get_data_from_esp32_0/deepth_reg[31]_0[12]
    SLICE_X39Y2          FDCE                                         r  get_data_from_esp32_0/deepth_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.865    -0.764    get_data_from_esp32_0/clk_out1
    SLICE_X39Y2          FDCE                                         r  get_data_from_esp32_0/deepth_reg[12]/C
                         clock pessimism              0.245    -0.519    
                         clock uncertainty            0.114    -0.405    
    SLICE_X39Y2          FDCE (Hold_fdce_C_D)         0.091    -0.314    get_data_from_esp32_0/deepth_reg[12]
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 get_data_from_esp32_0/mem_Img_format_reg[5][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            get_data_from_esp32_0/deepth_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.245ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.593    -0.533    get_data_from_esp32_0/clk_out1
    SLICE_X38Y3          FDCE                                         r  get_data_from_esp32_0/mem_Img_format_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y3          FDCE (Prop_fdce_C_Q)         0.164    -0.369 r  get_data_from_esp32_0/mem_Img_format_reg[5][0]/Q
                         net (fo=1, routed)           0.082    -0.287    u_qspi_slave/deepth_reg[23][0]
    SLICE_X39Y3          LUT2 (Prop_lut2_I1_O)        0.045    -0.242 r  u_qspi_slave/deepth[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.242    get_data_from_esp32_0/deepth_reg[31]_0[16]
    SLICE_X39Y3          FDCE                                         r  get_data_from_esp32_0/deepth_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.864    -0.765    get_data_from_esp32_0/clk_out1
    SLICE_X39Y3          FDCE                                         r  get_data_from_esp32_0/deepth_reg[16]/C
                         clock pessimism              0.245    -0.520    
                         clock uncertainty            0.114    -0.406    
    SLICE_X39Y3          FDCE (Hold_fdce_C_D)         0.091    -0.315    get_data_from_esp32_0/deepth_reg[16]
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 get_data_from_esp32_0/mem_Img_format_reg[5][4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            get_data_from_esp32_0/deepth_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.245ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.593    -0.533    get_data_from_esp32_0/clk_out1
    SLICE_X38Y6          FDCE                                         r  get_data_from_esp32_0/mem_Img_format_reg[5][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y6          FDCE (Prop_fdce_C_Q)         0.164    -0.369 r  get_data_from_esp32_0/mem_Img_format_reg[5][4]/Q
                         net (fo=1, routed)           0.082    -0.287    u_qspi_slave/deepth_reg[23][4]
    SLICE_X39Y6          LUT2 (Prop_lut2_I1_O)        0.045    -0.242 r  u_qspi_slave/deepth[20]_i_1/O
                         net (fo=1, routed)           0.000    -0.242    get_data_from_esp32_0/deepth_reg[31]_0[20]
    SLICE_X39Y6          FDCE                                         r  get_data_from_esp32_0/deepth_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.864    -0.765    get_data_from_esp32_0/clk_out1
    SLICE_X39Y6          FDCE                                         r  get_data_from_esp32_0/deepth_reg[20]/C
                         clock pessimism              0.245    -0.520    
                         clock uncertainty            0.114    -0.406    
    SLICE_X39Y6          FDCE (Hold_fdce_C_D)         0.091    -0.315    get_data_from_esp32_0/deepth_reg[20]
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 get_data_from_esp32_0/mem_Img_format_reg[5][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            get_data_from_esp32_0/deepth_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.245ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.593    -0.533    get_data_from_esp32_0/clk_out1
    SLICE_X38Y4          FDCE                                         r  get_data_from_esp32_0/mem_Img_format_reg[5][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y4          FDCE (Prop_fdce_C_Q)         0.164    -0.369 r  get_data_from_esp32_0/mem_Img_format_reg[5][5]/Q
                         net (fo=1, routed)           0.082    -0.287    u_qspi_slave/deepth_reg[23][5]
    SLICE_X39Y4          LUT2 (Prop_lut2_I1_O)        0.045    -0.242 r  u_qspi_slave/deepth[21]_i_1/O
                         net (fo=1, routed)           0.000    -0.242    get_data_from_esp32_0/deepth_reg[31]_0[21]
    SLICE_X39Y4          FDCE                                         r  get_data_from_esp32_0/deepth_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.864    -0.765    get_data_from_esp32_0/clk_out1
    SLICE_X39Y4          FDCE                                         r  get_data_from_esp32_0/deepth_reg[21]/C
                         clock pessimism              0.245    -0.520    
                         clock uncertainty            0.114    -0.406    
    SLICE_X39Y4          FDCE (Hold_fdce_C_D)         0.091    -0.315    get_data_from_esp32_0/deepth_reg[21]
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.393%)  route 0.123ns (46.607%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.585    -0.541    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X37Y30         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[8]/Q
                         net (fo=9, routed)           0.123    -0.277    rgb2dvi/U0/DataEncoders[1].DataEncoder/p_0_in
    SLICE_X38Y30         FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.854    -0.775    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X38Y30         FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
                         clock pessimism              0.248    -0.527    
                         clock uncertainty            0.114    -0.413    
    SLICE_X38Y30         FDSE (Hold_fdse_C_D)         0.052    -0.361    rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pVde_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.043%)  route 0.158ns (45.957%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.587    -0.539    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X37Y32         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pVde_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pVde_2_reg/Q
                         net (fo=12, routed)          0.158    -0.240    rgb2dvi/U0/DataEncoders[0].DataEncoder/DataEncoders[2].DataEncoder/pVde_2
    SLICE_X38Y32         LUT4 (Prop_lut4_I3_O)        0.045    -0.195 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.195    rgb2dvi/U0/DataEncoders[0].DataEncoder/q_out_20_in[4]
    SLICE_X38Y32         FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.856    -0.773    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X38Y32         FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
                         clock pessimism              0.248    -0.525    
                         clock uncertainty            0.114    -0.411    
    SLICE_X38Y32         FDSE (Hold_fdse_C_D)         0.121    -0.290    rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.722%)  route 0.119ns (48.278%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.570    -0.556    rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]_0
    SLICE_X0Y46          FDRE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.128    -0.428 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.309    rgb2dvi/U0/ClockGenInternal.ClockGenX/oOut
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.840    -0.789    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.250    -0.539    
                         clock uncertainty            0.114    -0.425    
    SLICE_X0Y47          FDPE (Hold_fdpe_C_D)         0.021    -0.404    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 get_data_from_esp32_0/mem_Img_format_reg[0][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            get_data_from_esp32_0/width_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.190ns (56.986%)  route 0.143ns (43.014%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.593    -0.533    get_data_from_esp32_0/clk_out1
    SLICE_X37Y6          FDCE                                         r  get_data_from_esp32_0/mem_Img_format_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.392 r  get_data_from_esp32_0/mem_Img_format_reg[0][5]/Q
                         net (fo=1, routed)           0.143    -0.249    u_qspi_slave/width_reg[31][5]
    SLICE_X37Y8          LUT2 (Prop_lut2_I1_O)        0.049    -0.200 r  u_qspi_slave/width[29]_i_1/O
                         net (fo=1, routed)           0.000    -0.200    get_data_from_esp32_0/width_reg[31]_0[29]
    SLICE_X37Y8          FDCE                                         r  get_data_from_esp32_0/width_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.863    -0.766    get_data_from_esp32_0/clk_out1
    SLICE_X37Y8          FDCE                                         r  get_data_from_esp32_0/width_reg[29]/C
                         clock pessimism              0.248    -0.518    
                         clock uncertainty            0.114    -0.404    
    SLICE_X37Y8          FDCE (Hold_fdce_C_D)         0.107    -0.297    get_data_from_esp32_0/width_reg[29]
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.227ns (74.934%)  route 0.076ns (25.066%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.571    -0.555    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          FDPE (Prop_fdpe_C_Q)         0.128    -0.427 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/Q
                         net (fo=2, routed)           0.076    -0.351    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg_n_0_[0]
    SLICE_X0Y47          LUT3 (Prop_lut3_I1_O)        0.099    -0.252 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost0/O
                         net (fo=1, routed)           0.000    -0.252    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost0_n_0
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.840    -0.789    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.234    -0.555    
                         clock uncertainty            0.114    -0.441    
    SLICE_X0Y47          FDPE (Hold_fdpe_C_D)         0.091    -0.350    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.098    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  PixelClkIO

Setup :            0  Failing Endpoints,  Worst Slack        1.892ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.245ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.892ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.519ns  (logic 0.478ns (7.332%)  route 6.041ns (92.668%))
  Logic Levels:           0  
  Clock Path Skew:        3.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.801ns = ( 8.535 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.696    -0.723    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X34Y39         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y39         FDPE (Prop_fdpe_C_Q)         0.478    -0.245 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.041     5.797    rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y25         OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.452     5.277    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.360 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.898    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.546     8.535    rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y25         OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.490     9.025    
                         clock uncertainty           -0.316     8.709    
    OLOGIC_X1Y25         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020     7.689    rgb2dvi/U0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                          7.689    
                         arrival time                          -5.797    
  -------------------------------------------------------------------
                         slack                                  1.892    

Slack (MET) :             1.941ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.470ns  (logic 0.478ns (7.388%)  route 5.992ns (92.612%))
  Logic Levels:           0  
  Clock Path Skew:        3.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.801ns = ( 8.535 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.696    -0.723    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X34Y39         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y39         FDPE (Prop_fdpe_C_Q)         0.478    -0.245 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.992     5.748    rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y26         OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.452     5.277    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.360 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.898    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.546     8.535    rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y26         OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.490     9.025    
                         clock uncertainty           -0.316     8.709    
    OLOGIC_X1Y26         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020     7.689    rgb2dvi/U0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          7.689    
                         arrival time                          -5.748    
  -------------------------------------------------------------------
                         slack                                  1.941    

Slack (MET) :             2.044ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.369ns  (logic 0.478ns (7.505%)  route 5.891ns (92.495%))
  Logic Levels:           0  
  Clock Path Skew:        3.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.803ns = ( 8.537 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.696    -0.723    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X34Y39         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y39         FDPE (Prop_fdpe_C_Q)         0.478    -0.245 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.891     5.646    rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y27         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.452     5.277    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.360 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.898    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.548     8.537    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y27         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.490     9.027    
                         clock uncertainty           -0.316     8.711    
    OLOGIC_X1Y27         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020     7.691    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                          7.691    
                         arrival time                          -5.646    
  -------------------------------------------------------------------
                         slack                                  2.044    

Slack (MET) :             2.093ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.320ns  (logic 0.478ns (7.563%)  route 5.842ns (92.437%))
  Logic Levels:           0  
  Clock Path Skew:        3.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.803ns = ( 8.537 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.696    -0.723    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X34Y39         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y39         FDPE (Prop_fdpe_C_Q)         0.478    -0.245 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.842     5.597    rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.452     5.277    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.360 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.898    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.548     8.537    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.490     9.027    
                         clock uncertainty           -0.316     8.711    
    OLOGIC_X1Y28         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020     7.691    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          7.691    
                         arrival time                          -5.597    
  -------------------------------------------------------------------
                         slack                                  2.093    

Slack (MET) :             2.206ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.209ns  (logic 0.478ns (7.698%)  route 5.731ns (92.302%))
  Logic Levels:           0  
  Clock Path Skew:        3.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.804ns = ( 8.538 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.696    -0.723    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X34Y39         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y39         FDPE (Prop_fdpe_C_Q)         0.478    -0.245 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.731     5.486    rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.452     5.277    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.360 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.898    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.549     8.538    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.490     9.028    
                         clock uncertainty           -0.316     8.712    
    OLOGIC_X1Y29         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020     7.692    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                          7.692    
                         arrival time                          -5.486    
  -------------------------------------------------------------------
                         slack                                  2.206    

Slack (MET) :             2.255ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.160ns  (logic 0.478ns (7.760%)  route 5.682ns (92.240%))
  Logic Levels:           0  
  Clock Path Skew:        3.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.804ns = ( 8.538 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.696    -0.723    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X34Y39         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y39         FDPE (Prop_fdpe_C_Q)         0.478    -0.245 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.682     5.437    rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.452     5.277    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.360 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.898    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.549     8.538    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.490     9.028    
                         clock uncertainty           -0.316     8.712    
    OLOGIC_X1Y30         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020     7.692    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          7.692    
                         arrival time                          -5.437    
  -------------------------------------------------------------------
                         slack                                  2.255    

Slack (MET) :             2.370ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.049ns  (logic 0.478ns (7.902%)  route 5.571ns (92.098%))
  Logic Levels:           0  
  Clock Path Skew:        3.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.808ns = ( 8.542 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.696    -0.723    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X34Y39         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y39         FDPE (Prop_fdpe_C_Q)         0.478    -0.245 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.571     5.326    rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y31         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.452     5.277    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.360 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.898    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.553     8.542    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y31         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.490     9.032    
                         clock uncertainty           -0.316     8.716    
    OLOGIC_X1Y31         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020     7.696    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                          7.696    
                         arrival time                          -5.326    
  -------------------------------------------------------------------
                         slack                                  2.370    

Slack (MET) :             2.419ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.000ns  (logic 0.478ns (7.967%)  route 5.522ns (92.033%))
  Logic Levels:           0  
  Clock Path Skew:        3.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.808ns = ( 8.542 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.696    -0.723    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X34Y39         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y39         FDPE (Prop_fdpe_C_Q)         0.478    -0.245 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.522     5.277    rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.452     5.277    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.360 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.898    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.553     8.542    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.490     9.032    
                         clock uncertainty           -0.316     8.716    
    OLOGIC_X1Y32         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020     7.696    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          7.696    
                         arrival time                          -5.277    
  -------------------------------------------------------------------
                         slack                                  2.419    

Slack (MET) :             2.939ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.877ns  (logic 0.518ns (8.814%)  route 5.359ns (91.186%))
  Logic Levels:           0  
  Clock Path Skew:        3.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.804ns = ( 8.538 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.689    -0.730    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X38Y30         FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y30         FDSE (Prop_fdse_C_Q)         0.518    -0.212 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           5.359     5.147    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[4]
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.452     5.277    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.360 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.898    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.549     8.538    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.490     9.028    
                         clock uncertainty           -0.316     8.712    
    OLOGIC_X1Y30         OSERDESE2 (Setup_oserdese2_CLKDIV_D5)
                                                     -0.625     8.087    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          8.087    
                         arrival time                          -5.147    
  -------------------------------------------------------------------
                         slack                                  2.939    

Slack (MET) :             2.943ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.699ns  (logic 0.419ns (7.353%)  route 5.280ns (92.647%))
  Logic Levels:           0  
  Clock Path Skew:        3.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.804ns = ( 8.538 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.689    -0.730    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X39Y30         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         FDRE (Prop_fdre_C_Q)         0.419    -0.311 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           5.280     4.969    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[7]
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.452     5.277    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.360 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.898    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.549     8.538    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.490     9.028    
                         clock uncertainty           -0.316     8.712    
    OLOGIC_X1Y30         OSERDESE2 (Setup_oserdese2_CLKDIV_D8)
                                                     -0.800     7.912    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          7.912    
                         arrival time                          -4.969    
  -------------------------------------------------------------------
                         slack                                  2.943    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.243ns  (logic 0.141ns (6.286%)  route 2.102ns (93.714%))
  Logic Levels:           0  
  Clock Path Skew:        1.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.617ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.583    -0.543    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X39Y28         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           2.102     1.700    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[7]
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.849     0.617    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.120    
                         clock uncertainty            0.316     1.436    
    OLOGIC_X1Y28         OSERDESE2 (Hold_oserdese2_CLKDIV_D8)
                                                      0.019     1.455    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.455    
                         arrival time                           1.700    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.271ns  (logic 0.141ns (6.208%)  route 2.130ns (93.792%))
  Logic Levels:           0  
  Clock Path Skew:        1.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.617ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.583    -0.543    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X39Y28         FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y28         FDSE (Prop_fdse_C_Q)         0.141    -0.402 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           2.130     1.728    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[4]
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.849     0.617    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.120    
                         clock uncertainty            0.316     1.436    
    OLOGIC_X1Y28         OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                      0.019     1.455    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.455    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.032ns  (logic 0.418ns (10.368%)  route 3.614ns (89.632%))
  Logic Levels:           0  
  Clock Path Skew:        3.497ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.647ns
    Source Clock Delay      (SCD):    -1.340ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     1.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    -4.606 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605    -3.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.909 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.569    -1.340    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X38Y30         FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y30         FDSE (Prop_fdse_C_Q)         0.418    -0.922 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           3.614     2.691    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[9]
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.572    -0.847    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.759 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.616     0.858    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.954 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.694     2.647    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.490     2.157    
                         clock uncertainty            0.316     2.473    
    OLOGIC_X1Y29         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                     -0.063     2.410    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -2.410    
                         arrival time                           2.691    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.283ns  (logic 0.141ns (6.176%)  route 2.142ns (93.824%))
  Logic Levels:           0  
  Clock Path Skew:        1.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.617ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.583    -0.543    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X39Y27         FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y27         FDSE (Prop_fdse_C_Q)         0.141    -0.402 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           2.142     1.740    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[9]
    OLOGIC_X1Y27         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.849     0.617    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y27         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.503     1.120    
                         clock uncertainty            0.316     1.436    
    OLOGIC_X1Y27         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     1.455    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -1.455    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.286ns  (logic 0.164ns (7.174%)  route 2.122ns (92.826%))
  Logic Levels:           0  
  Clock Path Skew:        1.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.617ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.583    -0.543    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X38Y28         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y28         FDRE (Prop_fdre_C_Q)         0.164    -0.379 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           2.122     1.743    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[0]
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.849     0.617    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.120    
                         clock uncertainty            0.316     1.436    
    OLOGIC_X1Y28         OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     1.455    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.455    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.243ns  (logic 0.128ns (5.707%)  route 2.115ns (94.293%))
  Logic Levels:           0  
  Clock Path Skew:        1.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.619ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.585    -0.541    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X39Y30         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         FDRE (Prop_fdre_C_Q)         0.128    -0.413 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           2.115     1.701    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[7]
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.851     0.619    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.122    
                         clock uncertainty            0.316     1.438    
    OLOGIC_X1Y30         OSERDESE2 (Hold_oserdese2_CLKDIV_D8)
                                                     -0.035     1.403    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.403    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.311ns  (logic 0.141ns (6.101%)  route 2.170ns (93.899%))
  Logic Levels:           0  
  Clock Path Skew:        1.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.619ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.585    -0.541    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X39Y30         FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         FDSE (Prop_fdse_C_Q)         0.141    -0.400 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           2.170     1.770    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[2]
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.851     0.619    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.122    
                         clock uncertainty            0.316     1.438    
    OLOGIC_X1Y30         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     1.457    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.457    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.261ns  (logic 0.128ns (5.661%)  route 2.133ns (94.339%))
  Logic Levels:           0  
  Clock Path Skew:        1.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.619ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.585    -0.541    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X39Y30         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         FDRE (Prop_fdre_C_Q)         0.128    -0.413 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=1, routed)           2.133     1.720    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[5]
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.851     0.619    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.122    
                         clock uncertainty            0.316     1.438    
    OLOGIC_X1Y30         OSERDESE2 (Hold_oserdese2_CLKDIV_D6)
                                                     -0.034     1.404    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.404    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.322ns  (logic 0.141ns (6.073%)  route 2.181ns (93.927%))
  Logic Levels:           0  
  Clock Path Skew:        1.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.619ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.585    -0.541    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X39Y30         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           2.181     1.780    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[1]
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.851     0.619    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.122    
                         clock uncertainty            0.316     1.438    
    OLOGIC_X1Y30         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     1.457    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.457    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.328ns  (logic 0.164ns (7.043%)  route 2.164ns (92.957%))
  Logic Levels:           0  
  Clock Path Skew:        1.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.621ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.587    -0.539    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X38Y32         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.164    -0.375 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=1, routed)           2.164     1.789    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[5]
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     0.621    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.124    
                         clock uncertainty            0.316     1.440    
    OLOGIC_X1Y32         OSERDESE2 (Hold_oserdese2_CLKDIV_D6)
                                                      0.019     1.459    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.459    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.330    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  PixelClkIO

Setup :            0  Failing Endpoints,  Worst Slack        1.892ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.245ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.892ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.519ns  (logic 0.478ns (7.332%)  route 6.041ns (92.668%))
  Logic Levels:           0  
  Clock Path Skew:        3.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.801ns = ( 8.535 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.696    -0.723    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X34Y39         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y39         FDPE (Prop_fdpe_C_Q)         0.478    -0.245 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.041     5.797    rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y25         OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.452     5.277    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.360 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.898    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.546     8.535    rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y25         OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.490     9.025    
                         clock uncertainty           -0.316     8.709    
    OLOGIC_X1Y25         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020     7.689    rgb2dvi/U0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                          7.689    
                         arrival time                          -5.797    
  -------------------------------------------------------------------
                         slack                                  1.892    

Slack (MET) :             1.941ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.470ns  (logic 0.478ns (7.388%)  route 5.992ns (92.612%))
  Logic Levels:           0  
  Clock Path Skew:        3.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.801ns = ( 8.535 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.696    -0.723    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X34Y39         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y39         FDPE (Prop_fdpe_C_Q)         0.478    -0.245 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.992     5.748    rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y26         OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.452     5.277    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.360 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.898    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.546     8.535    rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y26         OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.490     9.025    
                         clock uncertainty           -0.316     8.709    
    OLOGIC_X1Y26         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020     7.689    rgb2dvi/U0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          7.689    
                         arrival time                          -5.748    
  -------------------------------------------------------------------
                         slack                                  1.941    

Slack (MET) :             2.044ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.369ns  (logic 0.478ns (7.505%)  route 5.891ns (92.495%))
  Logic Levels:           0  
  Clock Path Skew:        3.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.803ns = ( 8.537 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.696    -0.723    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X34Y39         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y39         FDPE (Prop_fdpe_C_Q)         0.478    -0.245 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.891     5.646    rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y27         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.452     5.277    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.360 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.898    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.548     8.537    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y27         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.490     9.027    
                         clock uncertainty           -0.316     8.711    
    OLOGIC_X1Y27         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020     7.691    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                          7.691    
                         arrival time                          -5.646    
  -------------------------------------------------------------------
                         slack                                  2.044    

Slack (MET) :             2.093ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.320ns  (logic 0.478ns (7.563%)  route 5.842ns (92.437%))
  Logic Levels:           0  
  Clock Path Skew:        3.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.803ns = ( 8.537 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.696    -0.723    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X34Y39         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y39         FDPE (Prop_fdpe_C_Q)         0.478    -0.245 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.842     5.597    rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.452     5.277    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.360 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.898    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.548     8.537    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.490     9.027    
                         clock uncertainty           -0.316     8.711    
    OLOGIC_X1Y28         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020     7.691    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          7.691    
                         arrival time                          -5.597    
  -------------------------------------------------------------------
                         slack                                  2.093    

Slack (MET) :             2.206ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.209ns  (logic 0.478ns (7.698%)  route 5.731ns (92.302%))
  Logic Levels:           0  
  Clock Path Skew:        3.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.804ns = ( 8.538 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.696    -0.723    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X34Y39         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y39         FDPE (Prop_fdpe_C_Q)         0.478    -0.245 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.731     5.486    rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.452     5.277    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.360 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.898    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.549     8.538    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.490     9.028    
                         clock uncertainty           -0.316     8.712    
    OLOGIC_X1Y29         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020     7.692    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                          7.692    
                         arrival time                          -5.486    
  -------------------------------------------------------------------
                         slack                                  2.206    

Slack (MET) :             2.255ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.160ns  (logic 0.478ns (7.760%)  route 5.682ns (92.240%))
  Logic Levels:           0  
  Clock Path Skew:        3.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.804ns = ( 8.538 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.696    -0.723    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X34Y39         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y39         FDPE (Prop_fdpe_C_Q)         0.478    -0.245 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.682     5.437    rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.452     5.277    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.360 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.898    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.549     8.538    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.490     9.028    
                         clock uncertainty           -0.316     8.712    
    OLOGIC_X1Y30         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020     7.692    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          7.692    
                         arrival time                          -5.437    
  -------------------------------------------------------------------
                         slack                                  2.255    

Slack (MET) :             2.370ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.049ns  (logic 0.478ns (7.902%)  route 5.571ns (92.098%))
  Logic Levels:           0  
  Clock Path Skew:        3.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.808ns = ( 8.542 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.696    -0.723    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X34Y39         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y39         FDPE (Prop_fdpe_C_Q)         0.478    -0.245 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.571     5.326    rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y31         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.452     5.277    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.360 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.898    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.553     8.542    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y31         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.490     9.032    
                         clock uncertainty           -0.316     8.716    
    OLOGIC_X1Y31         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020     7.696    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                          7.696    
                         arrival time                          -5.326    
  -------------------------------------------------------------------
                         slack                                  2.370    

Slack (MET) :             2.419ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.000ns  (logic 0.478ns (7.967%)  route 5.522ns (92.033%))
  Logic Levels:           0  
  Clock Path Skew:        3.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.808ns = ( 8.542 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.696    -0.723    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X34Y39         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y39         FDPE (Prop_fdpe_C_Q)         0.478    -0.245 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.522     5.277    rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.452     5.277    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.360 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.898    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.553     8.542    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.490     9.032    
                         clock uncertainty           -0.316     8.716    
    OLOGIC_X1Y32         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020     7.696    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          7.696    
                         arrival time                          -5.277    
  -------------------------------------------------------------------
                         slack                                  2.419    

Slack (MET) :             2.939ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.877ns  (logic 0.518ns (8.814%)  route 5.359ns (91.186%))
  Logic Levels:           0  
  Clock Path Skew:        3.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.804ns = ( 8.538 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.689    -0.730    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X38Y30         FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y30         FDSE (Prop_fdse_C_Q)         0.518    -0.212 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           5.359     5.147    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[4]
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.452     5.277    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.360 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.898    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.549     8.538    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.490     9.028    
                         clock uncertainty           -0.316     8.712    
    OLOGIC_X1Y30         OSERDESE2 (Setup_oserdese2_CLKDIV_D5)
                                                     -0.625     8.087    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          8.087    
                         arrival time                          -5.147    
  -------------------------------------------------------------------
                         slack                                  2.939    

Slack (MET) :             2.943ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.699ns  (logic 0.419ns (7.353%)  route 5.280ns (92.647%))
  Logic Levels:           0  
  Clock Path Skew:        3.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.804ns = ( 8.538 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.689    -0.730    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X39Y30         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         FDRE (Prop_fdre_C_Q)         0.419    -0.311 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           5.280     4.969    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[7]
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.452     5.277    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.360 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.898    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.549     8.538    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.490     9.028    
                         clock uncertainty           -0.316     8.712    
    OLOGIC_X1Y30         OSERDESE2 (Setup_oserdese2_CLKDIV_D8)
                                                     -0.800     7.912    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          7.912    
                         arrival time                          -4.969    
  -------------------------------------------------------------------
                         slack                                  2.943    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.243ns  (logic 0.141ns (6.286%)  route 2.102ns (93.714%))
  Logic Levels:           0  
  Clock Path Skew:        1.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.617ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.583    -0.543    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X39Y28         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           2.102     1.700    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[7]
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.849     0.617    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.120    
                         clock uncertainty            0.316     1.436    
    OLOGIC_X1Y28         OSERDESE2 (Hold_oserdese2_CLKDIV_D8)
                                                      0.019     1.455    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.455    
                         arrival time                           1.700    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.271ns  (logic 0.141ns (6.208%)  route 2.130ns (93.792%))
  Logic Levels:           0  
  Clock Path Skew:        1.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.617ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.583    -0.543    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X39Y28         FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y28         FDSE (Prop_fdse_C_Q)         0.141    -0.402 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           2.130     1.728    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[4]
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.849     0.617    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.120    
                         clock uncertainty            0.316     1.436    
    OLOGIC_X1Y28         OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                      0.019     1.455    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.455    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.032ns  (logic 0.418ns (10.368%)  route 3.614ns (89.632%))
  Logic Levels:           0  
  Clock Path Skew:        3.497ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.647ns
    Source Clock Delay      (SCD):    -1.340ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     1.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    -4.606 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605    -3.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.909 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.569    -1.340    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X38Y30         FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y30         FDSE (Prop_fdse_C_Q)         0.418    -0.922 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           3.614     2.691    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[9]
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.572    -0.847    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.759 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.616     0.858    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.954 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.694     2.647    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.490     2.157    
                         clock uncertainty            0.316     2.473    
    OLOGIC_X1Y29         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                     -0.063     2.410    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -2.410    
                         arrival time                           2.691    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.283ns  (logic 0.141ns (6.176%)  route 2.142ns (93.824%))
  Logic Levels:           0  
  Clock Path Skew:        1.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.617ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.583    -0.543    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X39Y27         FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y27         FDSE (Prop_fdse_C_Q)         0.141    -0.402 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           2.142     1.740    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[9]
    OLOGIC_X1Y27         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.849     0.617    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y27         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.503     1.120    
                         clock uncertainty            0.316     1.436    
    OLOGIC_X1Y27         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     1.455    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -1.455    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.286ns  (logic 0.164ns (7.174%)  route 2.122ns (92.826%))
  Logic Levels:           0  
  Clock Path Skew:        1.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.617ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.583    -0.543    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X38Y28         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y28         FDRE (Prop_fdre_C_Q)         0.164    -0.379 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           2.122     1.743    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[0]
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.849     0.617    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.120    
                         clock uncertainty            0.316     1.436    
    OLOGIC_X1Y28         OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     1.455    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.455    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.243ns  (logic 0.128ns (5.707%)  route 2.115ns (94.293%))
  Logic Levels:           0  
  Clock Path Skew:        1.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.619ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.585    -0.541    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X39Y30         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         FDRE (Prop_fdre_C_Q)         0.128    -0.413 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           2.115     1.701    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[7]
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.851     0.619    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.122    
                         clock uncertainty            0.316     1.438    
    OLOGIC_X1Y30         OSERDESE2 (Hold_oserdese2_CLKDIV_D8)
                                                     -0.035     1.403    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.403    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.311ns  (logic 0.141ns (6.101%)  route 2.170ns (93.899%))
  Logic Levels:           0  
  Clock Path Skew:        1.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.619ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.585    -0.541    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X39Y30         FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         FDSE (Prop_fdse_C_Q)         0.141    -0.400 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           2.170     1.770    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[2]
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.851     0.619    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.122    
                         clock uncertainty            0.316     1.438    
    OLOGIC_X1Y30         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     1.457    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.457    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.261ns  (logic 0.128ns (5.661%)  route 2.133ns (94.339%))
  Logic Levels:           0  
  Clock Path Skew:        1.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.619ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.585    -0.541    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X39Y30         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         FDRE (Prop_fdre_C_Q)         0.128    -0.413 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=1, routed)           2.133     1.720    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[5]
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.851     0.619    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.122    
                         clock uncertainty            0.316     1.438    
    OLOGIC_X1Y30         OSERDESE2 (Hold_oserdese2_CLKDIV_D6)
                                                     -0.034     1.404    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.404    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.322ns  (logic 0.141ns (6.073%)  route 2.181ns (93.927%))
  Logic Levels:           0  
  Clock Path Skew:        1.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.619ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.585    -0.541    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X39Y30         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           2.181     1.780    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[1]
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.851     0.619    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.122    
                         clock uncertainty            0.316     1.438    
    OLOGIC_X1Y30         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     1.457    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.457    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.328ns  (logic 0.164ns (7.043%)  route 2.164ns (92.957%))
  Logic Levels:           0  
  Clock Path Skew:        1.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.621ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.587    -0.539    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X38Y32         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.164    -0.375 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=1, routed)           2.164     1.789    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[5]
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     0.621    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.124    
                         clock uncertainty            0.316     1.440    
    OLOGIC_X1Y32         OSERDESE2 (Hold_oserdese2_CLKDIV_D6)
                                                      0.019     1.459    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.459    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.330    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :           50  Failing Endpoints,  Worst Slack       -2.539ns,  Total Violation     -111.259ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.539ns  (required time - arrival time)
  Source:                 get_data_from_esp32_0/width_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            get_data_from_esp32_0/addr_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.927ns  (logic 4.207ns (47.128%)  route 4.720ns (52.872%))
  Logic Levels:           16  (CARRY4=10 LUT1=1 LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 5.403 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.699    -0.720    get_data_from_esp32_0/clk_out1
    SLICE_X33Y2          FDCE                                         r  get_data_from_esp32_0/width_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y2          FDCE (Prop_fdce_C_Q)         0.456    -0.264 f  get_data_from_esp32_0/width_reg[0]/Q
                         net (fo=4, routed)           0.322     0.058    get_data_from_esp32_0/width_reg_n_0_[0]
    SLICE_X35Y2          LUT1 (Prop_lut1_I0_O)        0.124     0.182 r  get_data_from_esp32_0/i__carry_i_8__0/O
                         net (fo=1, routed)           0.189     0.371    get_data_from_esp32_0/i__carry_i_8__0_n_0
    SLICE_X34Y2          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     0.966 r  get_data_from_esp32_0/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     0.966    get_data_from_esp32_0/i__carry_i_6_n_0
    SLICE_X34Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.083 r  get_data_from_esp32_0/i__carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.083    get_data_from_esp32_0/i__carry_i_7_n_0
    SLICE_X34Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.200 r  get_data_from_esp32_0/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.200    get_data_from_esp32_0/i__carry__0_i_6_n_0
    SLICE_X34Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.317 r  get_data_from_esp32_0/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.317    get_data_from_esp32_0/i__carry__0_i_5_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.536 r  get_data_from_esp32_0/i__carry__1_i_6/O[0]
                         net (fo=5, routed)           0.725     2.261    get_data_from_esp32_0/x_lower0[16]
    SLICE_X33Y6          LUT2 (Prop_lut2_I0_O)        0.295     2.556 r  get_data_from_esp32_0/addr2_carry__1_i_18/O
                         net (fo=1, routed)           0.000     2.556    get_data_from_esp32_0/addr2_carry__1_i_18_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.088 r  get_data_from_esp32_0/addr2_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.088    get_data_from_esp32_0/addr2_carry__1_i_10_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.202 r  get_data_from_esp32_0/addr2_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.202    get_data_from_esp32_0/addr2_carry__1_i_9_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.316 r  get_data_from_esp32_0/addr2_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.316    get_data_from_esp32_0/addr2_carry__2_i_10_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.650 r  get_data_from_esp32_0/addr2_carry__2_i_9/O[1]
                         net (fo=4, routed)           0.520     4.170    get_data_from_esp32_0/x_higher0[29]
    SLICE_X33Y10         LUT6 (Prop_lut6_I5_O)        0.303     4.473 r  get_data_from_esp32_0/addr2_carry__2_i_2/O
                         net (fo=3, routed)           0.644     5.118    get_data_from_esp32_0/addr2_carry__2_i_2_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     5.516 r  get_data_from_esp32_0/addr2_carry__2/CO[3]
                         net (fo=1, routed)           0.851     6.367    get_data_from_esp32_0/addr2
    SLICE_X30Y8          LUT4 (Prop_lut4_I3_O)        0.124     6.491 f  get_data_from_esp32_0/temp[0]_i_22/O
                         net (fo=3, routed)           0.441     6.932    get_data_from_esp32_0/temp[0]_i_22_n_0
    SLICE_X30Y9          LUT4 (Prop_lut4_I0_O)        0.124     7.056 r  get_data_from_esp32_0/addr[0]_i_4/O
                         net (fo=1, routed)           0.523     7.579    get_data_from_esp32_0/addr[0]_i_4_n_0
    SLICE_X33Y10         LUT6 (Prop_lut6_I3_O)        0.124     7.703 r  get_data_from_esp32_0/addr[0]_i_1/O
                         net (fo=15, routed)          0.504     8.207    get_data_from_esp32_0/addr[0]_i_1_n_0
    SLICE_X32Y8          FDCE                                         r  get_data_from_esp32_0/addr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.578     5.403    get_data_from_esp32_0/clk_out1
    SLICE_X32Y8          FDCE                                         r  get_data_from_esp32_0/addr_reg[0]/C
                         clock pessimism              0.584     5.987    
                         clock uncertainty           -0.114     5.873    
    SLICE_X32Y8          FDCE (Setup_fdce_C_CE)      -0.205     5.668    get_data_from_esp32_0/addr_reg[0]
  -------------------------------------------------------------------
                         required time                          5.668    
                         arrival time                          -8.207    
  -------------------------------------------------------------------
                         slack                                 -2.539    

Slack (VIOLATED) :        -2.539ns  (required time - arrival time)
  Source:                 get_data_from_esp32_0/width_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            get_data_from_esp32_0/addr_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.927ns  (logic 4.207ns (47.128%)  route 4.720ns (52.872%))
  Logic Levels:           16  (CARRY4=10 LUT1=1 LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 5.403 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.699    -0.720    get_data_from_esp32_0/clk_out1
    SLICE_X33Y2          FDCE                                         r  get_data_from_esp32_0/width_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y2          FDCE (Prop_fdce_C_Q)         0.456    -0.264 f  get_data_from_esp32_0/width_reg[0]/Q
                         net (fo=4, routed)           0.322     0.058    get_data_from_esp32_0/width_reg_n_0_[0]
    SLICE_X35Y2          LUT1 (Prop_lut1_I0_O)        0.124     0.182 r  get_data_from_esp32_0/i__carry_i_8__0/O
                         net (fo=1, routed)           0.189     0.371    get_data_from_esp32_0/i__carry_i_8__0_n_0
    SLICE_X34Y2          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     0.966 r  get_data_from_esp32_0/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     0.966    get_data_from_esp32_0/i__carry_i_6_n_0
    SLICE_X34Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.083 r  get_data_from_esp32_0/i__carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.083    get_data_from_esp32_0/i__carry_i_7_n_0
    SLICE_X34Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.200 r  get_data_from_esp32_0/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.200    get_data_from_esp32_0/i__carry__0_i_6_n_0
    SLICE_X34Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.317 r  get_data_from_esp32_0/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.317    get_data_from_esp32_0/i__carry__0_i_5_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.536 r  get_data_from_esp32_0/i__carry__1_i_6/O[0]
                         net (fo=5, routed)           0.725     2.261    get_data_from_esp32_0/x_lower0[16]
    SLICE_X33Y6          LUT2 (Prop_lut2_I0_O)        0.295     2.556 r  get_data_from_esp32_0/addr2_carry__1_i_18/O
                         net (fo=1, routed)           0.000     2.556    get_data_from_esp32_0/addr2_carry__1_i_18_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.088 r  get_data_from_esp32_0/addr2_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.088    get_data_from_esp32_0/addr2_carry__1_i_10_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.202 r  get_data_from_esp32_0/addr2_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.202    get_data_from_esp32_0/addr2_carry__1_i_9_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.316 r  get_data_from_esp32_0/addr2_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.316    get_data_from_esp32_0/addr2_carry__2_i_10_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.650 r  get_data_from_esp32_0/addr2_carry__2_i_9/O[1]
                         net (fo=4, routed)           0.520     4.170    get_data_from_esp32_0/x_higher0[29]
    SLICE_X33Y10         LUT6 (Prop_lut6_I5_O)        0.303     4.473 r  get_data_from_esp32_0/addr2_carry__2_i_2/O
                         net (fo=3, routed)           0.644     5.118    get_data_from_esp32_0/addr2_carry__2_i_2_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     5.516 r  get_data_from_esp32_0/addr2_carry__2/CO[3]
                         net (fo=1, routed)           0.851     6.367    get_data_from_esp32_0/addr2
    SLICE_X30Y8          LUT4 (Prop_lut4_I3_O)        0.124     6.491 f  get_data_from_esp32_0/temp[0]_i_22/O
                         net (fo=3, routed)           0.441     6.932    get_data_from_esp32_0/temp[0]_i_22_n_0
    SLICE_X30Y9          LUT4 (Prop_lut4_I0_O)        0.124     7.056 r  get_data_from_esp32_0/addr[0]_i_4/O
                         net (fo=1, routed)           0.523     7.579    get_data_from_esp32_0/addr[0]_i_4_n_0
    SLICE_X33Y10         LUT6 (Prop_lut6_I3_O)        0.124     7.703 r  get_data_from_esp32_0/addr[0]_i_1/O
                         net (fo=15, routed)          0.504     8.207    get_data_from_esp32_0/addr[0]_i_1_n_0
    SLICE_X32Y8          FDCE                                         r  get_data_from_esp32_0/addr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.578     5.403    get_data_from_esp32_0/clk_out1
    SLICE_X32Y8          FDCE                                         r  get_data_from_esp32_0/addr_reg[1]/C
                         clock pessimism              0.584     5.987    
                         clock uncertainty           -0.114     5.873    
    SLICE_X32Y8          FDCE (Setup_fdce_C_CE)      -0.205     5.668    get_data_from_esp32_0/addr_reg[1]
  -------------------------------------------------------------------
                         required time                          5.668    
                         arrival time                          -8.207    
  -------------------------------------------------------------------
                         slack                                 -2.539    

Slack (VIOLATED) :        -2.539ns  (required time - arrival time)
  Source:                 get_data_from_esp32_0/width_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            get_data_from_esp32_0/addr_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.927ns  (logic 4.207ns (47.128%)  route 4.720ns (52.872%))
  Logic Levels:           16  (CARRY4=10 LUT1=1 LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 5.403 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.699    -0.720    get_data_from_esp32_0/clk_out1
    SLICE_X33Y2          FDCE                                         r  get_data_from_esp32_0/width_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y2          FDCE (Prop_fdce_C_Q)         0.456    -0.264 f  get_data_from_esp32_0/width_reg[0]/Q
                         net (fo=4, routed)           0.322     0.058    get_data_from_esp32_0/width_reg_n_0_[0]
    SLICE_X35Y2          LUT1 (Prop_lut1_I0_O)        0.124     0.182 r  get_data_from_esp32_0/i__carry_i_8__0/O
                         net (fo=1, routed)           0.189     0.371    get_data_from_esp32_0/i__carry_i_8__0_n_0
    SLICE_X34Y2          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     0.966 r  get_data_from_esp32_0/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     0.966    get_data_from_esp32_0/i__carry_i_6_n_0
    SLICE_X34Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.083 r  get_data_from_esp32_0/i__carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.083    get_data_from_esp32_0/i__carry_i_7_n_0
    SLICE_X34Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.200 r  get_data_from_esp32_0/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.200    get_data_from_esp32_0/i__carry__0_i_6_n_0
    SLICE_X34Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.317 r  get_data_from_esp32_0/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.317    get_data_from_esp32_0/i__carry__0_i_5_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.536 r  get_data_from_esp32_0/i__carry__1_i_6/O[0]
                         net (fo=5, routed)           0.725     2.261    get_data_from_esp32_0/x_lower0[16]
    SLICE_X33Y6          LUT2 (Prop_lut2_I0_O)        0.295     2.556 r  get_data_from_esp32_0/addr2_carry__1_i_18/O
                         net (fo=1, routed)           0.000     2.556    get_data_from_esp32_0/addr2_carry__1_i_18_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.088 r  get_data_from_esp32_0/addr2_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.088    get_data_from_esp32_0/addr2_carry__1_i_10_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.202 r  get_data_from_esp32_0/addr2_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.202    get_data_from_esp32_0/addr2_carry__1_i_9_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.316 r  get_data_from_esp32_0/addr2_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.316    get_data_from_esp32_0/addr2_carry__2_i_10_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.650 r  get_data_from_esp32_0/addr2_carry__2_i_9/O[1]
                         net (fo=4, routed)           0.520     4.170    get_data_from_esp32_0/x_higher0[29]
    SLICE_X33Y10         LUT6 (Prop_lut6_I5_O)        0.303     4.473 r  get_data_from_esp32_0/addr2_carry__2_i_2/O
                         net (fo=3, routed)           0.644     5.118    get_data_from_esp32_0/addr2_carry__2_i_2_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     5.516 r  get_data_from_esp32_0/addr2_carry__2/CO[3]
                         net (fo=1, routed)           0.851     6.367    get_data_from_esp32_0/addr2
    SLICE_X30Y8          LUT4 (Prop_lut4_I3_O)        0.124     6.491 f  get_data_from_esp32_0/temp[0]_i_22/O
                         net (fo=3, routed)           0.441     6.932    get_data_from_esp32_0/temp[0]_i_22_n_0
    SLICE_X30Y9          LUT4 (Prop_lut4_I0_O)        0.124     7.056 r  get_data_from_esp32_0/addr[0]_i_4/O
                         net (fo=1, routed)           0.523     7.579    get_data_from_esp32_0/addr[0]_i_4_n_0
    SLICE_X33Y10         LUT6 (Prop_lut6_I3_O)        0.124     7.703 r  get_data_from_esp32_0/addr[0]_i_1/O
                         net (fo=15, routed)          0.504     8.207    get_data_from_esp32_0/addr[0]_i_1_n_0
    SLICE_X32Y8          FDCE                                         r  get_data_from_esp32_0/addr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.578     5.403    get_data_from_esp32_0/clk_out1
    SLICE_X32Y8          FDCE                                         r  get_data_from_esp32_0/addr_reg[2]/C
                         clock pessimism              0.584     5.987    
                         clock uncertainty           -0.114     5.873    
    SLICE_X32Y8          FDCE (Setup_fdce_C_CE)      -0.205     5.668    get_data_from_esp32_0/addr_reg[2]
  -------------------------------------------------------------------
                         required time                          5.668    
                         arrival time                          -8.207    
  -------------------------------------------------------------------
                         slack                                 -2.539    

Slack (VIOLATED) :        -2.539ns  (required time - arrival time)
  Source:                 get_data_from_esp32_0/width_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            get_data_from_esp32_0/addr_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.927ns  (logic 4.207ns (47.128%)  route 4.720ns (52.872%))
  Logic Levels:           16  (CARRY4=10 LUT1=1 LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 5.403 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.699    -0.720    get_data_from_esp32_0/clk_out1
    SLICE_X33Y2          FDCE                                         r  get_data_from_esp32_0/width_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y2          FDCE (Prop_fdce_C_Q)         0.456    -0.264 f  get_data_from_esp32_0/width_reg[0]/Q
                         net (fo=4, routed)           0.322     0.058    get_data_from_esp32_0/width_reg_n_0_[0]
    SLICE_X35Y2          LUT1 (Prop_lut1_I0_O)        0.124     0.182 r  get_data_from_esp32_0/i__carry_i_8__0/O
                         net (fo=1, routed)           0.189     0.371    get_data_from_esp32_0/i__carry_i_8__0_n_0
    SLICE_X34Y2          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     0.966 r  get_data_from_esp32_0/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     0.966    get_data_from_esp32_0/i__carry_i_6_n_0
    SLICE_X34Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.083 r  get_data_from_esp32_0/i__carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.083    get_data_from_esp32_0/i__carry_i_7_n_0
    SLICE_X34Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.200 r  get_data_from_esp32_0/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.200    get_data_from_esp32_0/i__carry__0_i_6_n_0
    SLICE_X34Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.317 r  get_data_from_esp32_0/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.317    get_data_from_esp32_0/i__carry__0_i_5_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.536 r  get_data_from_esp32_0/i__carry__1_i_6/O[0]
                         net (fo=5, routed)           0.725     2.261    get_data_from_esp32_0/x_lower0[16]
    SLICE_X33Y6          LUT2 (Prop_lut2_I0_O)        0.295     2.556 r  get_data_from_esp32_0/addr2_carry__1_i_18/O
                         net (fo=1, routed)           0.000     2.556    get_data_from_esp32_0/addr2_carry__1_i_18_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.088 r  get_data_from_esp32_0/addr2_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.088    get_data_from_esp32_0/addr2_carry__1_i_10_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.202 r  get_data_from_esp32_0/addr2_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.202    get_data_from_esp32_0/addr2_carry__1_i_9_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.316 r  get_data_from_esp32_0/addr2_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.316    get_data_from_esp32_0/addr2_carry__2_i_10_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.650 r  get_data_from_esp32_0/addr2_carry__2_i_9/O[1]
                         net (fo=4, routed)           0.520     4.170    get_data_from_esp32_0/x_higher0[29]
    SLICE_X33Y10         LUT6 (Prop_lut6_I5_O)        0.303     4.473 r  get_data_from_esp32_0/addr2_carry__2_i_2/O
                         net (fo=3, routed)           0.644     5.118    get_data_from_esp32_0/addr2_carry__2_i_2_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     5.516 r  get_data_from_esp32_0/addr2_carry__2/CO[3]
                         net (fo=1, routed)           0.851     6.367    get_data_from_esp32_0/addr2
    SLICE_X30Y8          LUT4 (Prop_lut4_I3_O)        0.124     6.491 f  get_data_from_esp32_0/temp[0]_i_22/O
                         net (fo=3, routed)           0.441     6.932    get_data_from_esp32_0/temp[0]_i_22_n_0
    SLICE_X30Y9          LUT4 (Prop_lut4_I0_O)        0.124     7.056 r  get_data_from_esp32_0/addr[0]_i_4/O
                         net (fo=1, routed)           0.523     7.579    get_data_from_esp32_0/addr[0]_i_4_n_0
    SLICE_X33Y10         LUT6 (Prop_lut6_I3_O)        0.124     7.703 r  get_data_from_esp32_0/addr[0]_i_1/O
                         net (fo=15, routed)          0.504     8.207    get_data_from_esp32_0/addr[0]_i_1_n_0
    SLICE_X32Y8          FDCE                                         r  get_data_from_esp32_0/addr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.578     5.403    get_data_from_esp32_0/clk_out1
    SLICE_X32Y8          FDCE                                         r  get_data_from_esp32_0/addr_reg[3]/C
                         clock pessimism              0.584     5.987    
                         clock uncertainty           -0.114     5.873    
    SLICE_X32Y8          FDCE (Setup_fdce_C_CE)      -0.205     5.668    get_data_from_esp32_0/addr_reg[3]
  -------------------------------------------------------------------
                         required time                          5.668    
                         arrival time                          -8.207    
  -------------------------------------------------------------------
                         slack                                 -2.539    

Slack (VIOLATED) :        -2.440ns  (required time - arrival time)
  Source:                 get_data_from_esp32_0/width_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            get_data_from_esp32_0/addr_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.826ns  (logic 4.207ns (47.664%)  route 4.619ns (52.336%))
  Logic Levels:           16  (CARRY4=10 LUT1=1 LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 5.402 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.699    -0.720    get_data_from_esp32_0/clk_out1
    SLICE_X33Y2          FDCE                                         r  get_data_from_esp32_0/width_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y2          FDCE (Prop_fdce_C_Q)         0.456    -0.264 f  get_data_from_esp32_0/width_reg[0]/Q
                         net (fo=4, routed)           0.322     0.058    get_data_from_esp32_0/width_reg_n_0_[0]
    SLICE_X35Y2          LUT1 (Prop_lut1_I0_O)        0.124     0.182 r  get_data_from_esp32_0/i__carry_i_8__0/O
                         net (fo=1, routed)           0.189     0.371    get_data_from_esp32_0/i__carry_i_8__0_n_0
    SLICE_X34Y2          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     0.966 r  get_data_from_esp32_0/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     0.966    get_data_from_esp32_0/i__carry_i_6_n_0
    SLICE_X34Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.083 r  get_data_from_esp32_0/i__carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.083    get_data_from_esp32_0/i__carry_i_7_n_0
    SLICE_X34Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.200 r  get_data_from_esp32_0/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.200    get_data_from_esp32_0/i__carry__0_i_6_n_0
    SLICE_X34Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.317 r  get_data_from_esp32_0/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.317    get_data_from_esp32_0/i__carry__0_i_5_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.536 r  get_data_from_esp32_0/i__carry__1_i_6/O[0]
                         net (fo=5, routed)           0.725     2.261    get_data_from_esp32_0/x_lower0[16]
    SLICE_X33Y6          LUT2 (Prop_lut2_I0_O)        0.295     2.556 r  get_data_from_esp32_0/addr2_carry__1_i_18/O
                         net (fo=1, routed)           0.000     2.556    get_data_from_esp32_0/addr2_carry__1_i_18_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.088 r  get_data_from_esp32_0/addr2_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.088    get_data_from_esp32_0/addr2_carry__1_i_10_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.202 r  get_data_from_esp32_0/addr2_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.202    get_data_from_esp32_0/addr2_carry__1_i_9_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.316 r  get_data_from_esp32_0/addr2_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.316    get_data_from_esp32_0/addr2_carry__2_i_10_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.650 r  get_data_from_esp32_0/addr2_carry__2_i_9/O[1]
                         net (fo=4, routed)           0.520     4.170    get_data_from_esp32_0/x_higher0[29]
    SLICE_X33Y10         LUT6 (Prop_lut6_I5_O)        0.303     4.473 r  get_data_from_esp32_0/addr2_carry__2_i_2/O
                         net (fo=3, routed)           0.644     5.118    get_data_from_esp32_0/addr2_carry__2_i_2_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     5.516 r  get_data_from_esp32_0/addr2_carry__2/CO[3]
                         net (fo=1, routed)           0.851     6.367    get_data_from_esp32_0/addr2
    SLICE_X30Y8          LUT4 (Prop_lut4_I3_O)        0.124     6.491 f  get_data_from_esp32_0/temp[0]_i_22/O
                         net (fo=3, routed)           0.441     6.932    get_data_from_esp32_0/temp[0]_i_22_n_0
    SLICE_X30Y9          LUT4 (Prop_lut4_I0_O)        0.124     7.056 r  get_data_from_esp32_0/addr[0]_i_4/O
                         net (fo=1, routed)           0.523     7.579    get_data_from_esp32_0/addr[0]_i_4_n_0
    SLICE_X33Y10         LUT6 (Prop_lut6_I3_O)        0.124     7.703 r  get_data_from_esp32_0/addr[0]_i_1/O
                         net (fo=15, routed)          0.404     8.107    get_data_from_esp32_0/addr[0]_i_1_n_0
    SLICE_X32Y10         FDCE                                         r  get_data_from_esp32_0/addr_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.577     5.402    get_data_from_esp32_0/clk_out1
    SLICE_X32Y10         FDCE                                         r  get_data_from_esp32_0/addr_reg[10]/C
                         clock pessimism              0.584     5.986    
                         clock uncertainty           -0.114     5.872    
    SLICE_X32Y10         FDCE (Setup_fdce_C_CE)      -0.205     5.667    get_data_from_esp32_0/addr_reg[10]
  -------------------------------------------------------------------
                         required time                          5.667    
                         arrival time                          -8.107    
  -------------------------------------------------------------------
                         slack                                 -2.440    

Slack (VIOLATED) :        -2.440ns  (required time - arrival time)
  Source:                 get_data_from_esp32_0/width_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            get_data_from_esp32_0/addr_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.826ns  (logic 4.207ns (47.664%)  route 4.619ns (52.336%))
  Logic Levels:           16  (CARRY4=10 LUT1=1 LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 5.402 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.699    -0.720    get_data_from_esp32_0/clk_out1
    SLICE_X33Y2          FDCE                                         r  get_data_from_esp32_0/width_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y2          FDCE (Prop_fdce_C_Q)         0.456    -0.264 f  get_data_from_esp32_0/width_reg[0]/Q
                         net (fo=4, routed)           0.322     0.058    get_data_from_esp32_0/width_reg_n_0_[0]
    SLICE_X35Y2          LUT1 (Prop_lut1_I0_O)        0.124     0.182 r  get_data_from_esp32_0/i__carry_i_8__0/O
                         net (fo=1, routed)           0.189     0.371    get_data_from_esp32_0/i__carry_i_8__0_n_0
    SLICE_X34Y2          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     0.966 r  get_data_from_esp32_0/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     0.966    get_data_from_esp32_0/i__carry_i_6_n_0
    SLICE_X34Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.083 r  get_data_from_esp32_0/i__carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.083    get_data_from_esp32_0/i__carry_i_7_n_0
    SLICE_X34Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.200 r  get_data_from_esp32_0/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.200    get_data_from_esp32_0/i__carry__0_i_6_n_0
    SLICE_X34Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.317 r  get_data_from_esp32_0/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.317    get_data_from_esp32_0/i__carry__0_i_5_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.536 r  get_data_from_esp32_0/i__carry__1_i_6/O[0]
                         net (fo=5, routed)           0.725     2.261    get_data_from_esp32_0/x_lower0[16]
    SLICE_X33Y6          LUT2 (Prop_lut2_I0_O)        0.295     2.556 r  get_data_from_esp32_0/addr2_carry__1_i_18/O
                         net (fo=1, routed)           0.000     2.556    get_data_from_esp32_0/addr2_carry__1_i_18_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.088 r  get_data_from_esp32_0/addr2_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.088    get_data_from_esp32_0/addr2_carry__1_i_10_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.202 r  get_data_from_esp32_0/addr2_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.202    get_data_from_esp32_0/addr2_carry__1_i_9_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.316 r  get_data_from_esp32_0/addr2_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.316    get_data_from_esp32_0/addr2_carry__2_i_10_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.650 r  get_data_from_esp32_0/addr2_carry__2_i_9/O[1]
                         net (fo=4, routed)           0.520     4.170    get_data_from_esp32_0/x_higher0[29]
    SLICE_X33Y10         LUT6 (Prop_lut6_I5_O)        0.303     4.473 r  get_data_from_esp32_0/addr2_carry__2_i_2/O
                         net (fo=3, routed)           0.644     5.118    get_data_from_esp32_0/addr2_carry__2_i_2_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     5.516 r  get_data_from_esp32_0/addr2_carry__2/CO[3]
                         net (fo=1, routed)           0.851     6.367    get_data_from_esp32_0/addr2
    SLICE_X30Y8          LUT4 (Prop_lut4_I3_O)        0.124     6.491 f  get_data_from_esp32_0/temp[0]_i_22/O
                         net (fo=3, routed)           0.441     6.932    get_data_from_esp32_0/temp[0]_i_22_n_0
    SLICE_X30Y9          LUT4 (Prop_lut4_I0_O)        0.124     7.056 r  get_data_from_esp32_0/addr[0]_i_4/O
                         net (fo=1, routed)           0.523     7.579    get_data_from_esp32_0/addr[0]_i_4_n_0
    SLICE_X33Y10         LUT6 (Prop_lut6_I3_O)        0.124     7.703 r  get_data_from_esp32_0/addr[0]_i_1/O
                         net (fo=15, routed)          0.404     8.107    get_data_from_esp32_0/addr[0]_i_1_n_0
    SLICE_X32Y10         FDCE                                         r  get_data_from_esp32_0/addr_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.577     5.402    get_data_from_esp32_0/clk_out1
    SLICE_X32Y10         FDCE                                         r  get_data_from_esp32_0/addr_reg[11]/C
                         clock pessimism              0.584     5.986    
                         clock uncertainty           -0.114     5.872    
    SLICE_X32Y10         FDCE (Setup_fdce_C_CE)      -0.205     5.667    get_data_from_esp32_0/addr_reg[11]
  -------------------------------------------------------------------
                         required time                          5.667    
                         arrival time                          -8.107    
  -------------------------------------------------------------------
                         slack                                 -2.440    

Slack (VIOLATED) :        -2.440ns  (required time - arrival time)
  Source:                 get_data_from_esp32_0/width_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            get_data_from_esp32_0/addr_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.826ns  (logic 4.207ns (47.664%)  route 4.619ns (52.336%))
  Logic Levels:           16  (CARRY4=10 LUT1=1 LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 5.402 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.699    -0.720    get_data_from_esp32_0/clk_out1
    SLICE_X33Y2          FDCE                                         r  get_data_from_esp32_0/width_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y2          FDCE (Prop_fdce_C_Q)         0.456    -0.264 f  get_data_from_esp32_0/width_reg[0]/Q
                         net (fo=4, routed)           0.322     0.058    get_data_from_esp32_0/width_reg_n_0_[0]
    SLICE_X35Y2          LUT1 (Prop_lut1_I0_O)        0.124     0.182 r  get_data_from_esp32_0/i__carry_i_8__0/O
                         net (fo=1, routed)           0.189     0.371    get_data_from_esp32_0/i__carry_i_8__0_n_0
    SLICE_X34Y2          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     0.966 r  get_data_from_esp32_0/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     0.966    get_data_from_esp32_0/i__carry_i_6_n_0
    SLICE_X34Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.083 r  get_data_from_esp32_0/i__carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.083    get_data_from_esp32_0/i__carry_i_7_n_0
    SLICE_X34Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.200 r  get_data_from_esp32_0/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.200    get_data_from_esp32_0/i__carry__0_i_6_n_0
    SLICE_X34Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.317 r  get_data_from_esp32_0/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.317    get_data_from_esp32_0/i__carry__0_i_5_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.536 r  get_data_from_esp32_0/i__carry__1_i_6/O[0]
                         net (fo=5, routed)           0.725     2.261    get_data_from_esp32_0/x_lower0[16]
    SLICE_X33Y6          LUT2 (Prop_lut2_I0_O)        0.295     2.556 r  get_data_from_esp32_0/addr2_carry__1_i_18/O
                         net (fo=1, routed)           0.000     2.556    get_data_from_esp32_0/addr2_carry__1_i_18_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.088 r  get_data_from_esp32_0/addr2_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.088    get_data_from_esp32_0/addr2_carry__1_i_10_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.202 r  get_data_from_esp32_0/addr2_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.202    get_data_from_esp32_0/addr2_carry__1_i_9_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.316 r  get_data_from_esp32_0/addr2_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.316    get_data_from_esp32_0/addr2_carry__2_i_10_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.650 r  get_data_from_esp32_0/addr2_carry__2_i_9/O[1]
                         net (fo=4, routed)           0.520     4.170    get_data_from_esp32_0/x_higher0[29]
    SLICE_X33Y10         LUT6 (Prop_lut6_I5_O)        0.303     4.473 r  get_data_from_esp32_0/addr2_carry__2_i_2/O
                         net (fo=3, routed)           0.644     5.118    get_data_from_esp32_0/addr2_carry__2_i_2_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     5.516 r  get_data_from_esp32_0/addr2_carry__2/CO[3]
                         net (fo=1, routed)           0.851     6.367    get_data_from_esp32_0/addr2
    SLICE_X30Y8          LUT4 (Prop_lut4_I3_O)        0.124     6.491 f  get_data_from_esp32_0/temp[0]_i_22/O
                         net (fo=3, routed)           0.441     6.932    get_data_from_esp32_0/temp[0]_i_22_n_0
    SLICE_X30Y9          LUT4 (Prop_lut4_I0_O)        0.124     7.056 r  get_data_from_esp32_0/addr[0]_i_4/O
                         net (fo=1, routed)           0.523     7.579    get_data_from_esp32_0/addr[0]_i_4_n_0
    SLICE_X33Y10         LUT6 (Prop_lut6_I3_O)        0.124     7.703 r  get_data_from_esp32_0/addr[0]_i_1/O
                         net (fo=15, routed)          0.404     8.107    get_data_from_esp32_0/addr[0]_i_1_n_0
    SLICE_X32Y10         FDCE                                         r  get_data_from_esp32_0/addr_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.577     5.402    get_data_from_esp32_0/clk_out1
    SLICE_X32Y10         FDCE                                         r  get_data_from_esp32_0/addr_reg[8]/C
                         clock pessimism              0.584     5.986    
                         clock uncertainty           -0.114     5.872    
    SLICE_X32Y10         FDCE (Setup_fdce_C_CE)      -0.205     5.667    get_data_from_esp32_0/addr_reg[8]
  -------------------------------------------------------------------
                         required time                          5.667    
                         arrival time                          -8.107    
  -------------------------------------------------------------------
                         slack                                 -2.440    

Slack (VIOLATED) :        -2.440ns  (required time - arrival time)
  Source:                 get_data_from_esp32_0/width_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            get_data_from_esp32_0/addr_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.826ns  (logic 4.207ns (47.664%)  route 4.619ns (52.336%))
  Logic Levels:           16  (CARRY4=10 LUT1=1 LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 5.402 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.699    -0.720    get_data_from_esp32_0/clk_out1
    SLICE_X33Y2          FDCE                                         r  get_data_from_esp32_0/width_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y2          FDCE (Prop_fdce_C_Q)         0.456    -0.264 f  get_data_from_esp32_0/width_reg[0]/Q
                         net (fo=4, routed)           0.322     0.058    get_data_from_esp32_0/width_reg_n_0_[0]
    SLICE_X35Y2          LUT1 (Prop_lut1_I0_O)        0.124     0.182 r  get_data_from_esp32_0/i__carry_i_8__0/O
                         net (fo=1, routed)           0.189     0.371    get_data_from_esp32_0/i__carry_i_8__0_n_0
    SLICE_X34Y2          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     0.966 r  get_data_from_esp32_0/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     0.966    get_data_from_esp32_0/i__carry_i_6_n_0
    SLICE_X34Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.083 r  get_data_from_esp32_0/i__carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.083    get_data_from_esp32_0/i__carry_i_7_n_0
    SLICE_X34Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.200 r  get_data_from_esp32_0/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.200    get_data_from_esp32_0/i__carry__0_i_6_n_0
    SLICE_X34Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.317 r  get_data_from_esp32_0/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.317    get_data_from_esp32_0/i__carry__0_i_5_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.536 r  get_data_from_esp32_0/i__carry__1_i_6/O[0]
                         net (fo=5, routed)           0.725     2.261    get_data_from_esp32_0/x_lower0[16]
    SLICE_X33Y6          LUT2 (Prop_lut2_I0_O)        0.295     2.556 r  get_data_from_esp32_0/addr2_carry__1_i_18/O
                         net (fo=1, routed)           0.000     2.556    get_data_from_esp32_0/addr2_carry__1_i_18_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.088 r  get_data_from_esp32_0/addr2_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.088    get_data_from_esp32_0/addr2_carry__1_i_10_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.202 r  get_data_from_esp32_0/addr2_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.202    get_data_from_esp32_0/addr2_carry__1_i_9_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.316 r  get_data_from_esp32_0/addr2_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.316    get_data_from_esp32_0/addr2_carry__2_i_10_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.650 r  get_data_from_esp32_0/addr2_carry__2_i_9/O[1]
                         net (fo=4, routed)           0.520     4.170    get_data_from_esp32_0/x_higher0[29]
    SLICE_X33Y10         LUT6 (Prop_lut6_I5_O)        0.303     4.473 r  get_data_from_esp32_0/addr2_carry__2_i_2/O
                         net (fo=3, routed)           0.644     5.118    get_data_from_esp32_0/addr2_carry__2_i_2_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     5.516 r  get_data_from_esp32_0/addr2_carry__2/CO[3]
                         net (fo=1, routed)           0.851     6.367    get_data_from_esp32_0/addr2
    SLICE_X30Y8          LUT4 (Prop_lut4_I3_O)        0.124     6.491 f  get_data_from_esp32_0/temp[0]_i_22/O
                         net (fo=3, routed)           0.441     6.932    get_data_from_esp32_0/temp[0]_i_22_n_0
    SLICE_X30Y9          LUT4 (Prop_lut4_I0_O)        0.124     7.056 r  get_data_from_esp32_0/addr[0]_i_4/O
                         net (fo=1, routed)           0.523     7.579    get_data_from_esp32_0/addr[0]_i_4_n_0
    SLICE_X33Y10         LUT6 (Prop_lut6_I3_O)        0.124     7.703 r  get_data_from_esp32_0/addr[0]_i_1/O
                         net (fo=15, routed)          0.404     8.107    get_data_from_esp32_0/addr[0]_i_1_n_0
    SLICE_X32Y10         FDCE                                         r  get_data_from_esp32_0/addr_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.577     5.402    get_data_from_esp32_0/clk_out1
    SLICE_X32Y10         FDCE                                         r  get_data_from_esp32_0/addr_reg[9]/C
                         clock pessimism              0.584     5.986    
                         clock uncertainty           -0.114     5.872    
    SLICE_X32Y10         FDCE (Setup_fdce_C_CE)      -0.205     5.667    get_data_from_esp32_0/addr_reg[9]
  -------------------------------------------------------------------
                         required time                          5.667    
                         arrival time                          -8.107    
  -------------------------------------------------------------------
                         slack                                 -2.440    

Slack (VIOLATED) :        -2.400ns  (required time - arrival time)
  Source:                 get_data_from_esp32_0/width_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            get_data_from_esp32_0/addr_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.787ns  (logic 4.207ns (47.878%)  route 4.580ns (52.122%))
  Logic Levels:           16  (CARRY4=10 LUT1=1 LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 5.402 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.699    -0.720    get_data_from_esp32_0/clk_out1
    SLICE_X33Y2          FDCE                                         r  get_data_from_esp32_0/width_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y2          FDCE (Prop_fdce_C_Q)         0.456    -0.264 f  get_data_from_esp32_0/width_reg[0]/Q
                         net (fo=4, routed)           0.322     0.058    get_data_from_esp32_0/width_reg_n_0_[0]
    SLICE_X35Y2          LUT1 (Prop_lut1_I0_O)        0.124     0.182 r  get_data_from_esp32_0/i__carry_i_8__0/O
                         net (fo=1, routed)           0.189     0.371    get_data_from_esp32_0/i__carry_i_8__0_n_0
    SLICE_X34Y2          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     0.966 r  get_data_from_esp32_0/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     0.966    get_data_from_esp32_0/i__carry_i_6_n_0
    SLICE_X34Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.083 r  get_data_from_esp32_0/i__carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.083    get_data_from_esp32_0/i__carry_i_7_n_0
    SLICE_X34Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.200 r  get_data_from_esp32_0/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.200    get_data_from_esp32_0/i__carry__0_i_6_n_0
    SLICE_X34Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.317 r  get_data_from_esp32_0/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.317    get_data_from_esp32_0/i__carry__0_i_5_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.536 r  get_data_from_esp32_0/i__carry__1_i_6/O[0]
                         net (fo=5, routed)           0.725     2.261    get_data_from_esp32_0/x_lower0[16]
    SLICE_X33Y6          LUT2 (Prop_lut2_I0_O)        0.295     2.556 r  get_data_from_esp32_0/addr2_carry__1_i_18/O
                         net (fo=1, routed)           0.000     2.556    get_data_from_esp32_0/addr2_carry__1_i_18_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.088 r  get_data_from_esp32_0/addr2_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.088    get_data_from_esp32_0/addr2_carry__1_i_10_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.202 r  get_data_from_esp32_0/addr2_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.202    get_data_from_esp32_0/addr2_carry__1_i_9_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.316 r  get_data_from_esp32_0/addr2_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.316    get_data_from_esp32_0/addr2_carry__2_i_10_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.650 r  get_data_from_esp32_0/addr2_carry__2_i_9/O[1]
                         net (fo=4, routed)           0.520     4.170    get_data_from_esp32_0/x_higher0[29]
    SLICE_X33Y10         LUT6 (Prop_lut6_I5_O)        0.303     4.473 r  get_data_from_esp32_0/addr2_carry__2_i_2/O
                         net (fo=3, routed)           0.644     5.118    get_data_from_esp32_0/addr2_carry__2_i_2_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     5.516 r  get_data_from_esp32_0/addr2_carry__2/CO[3]
                         net (fo=1, routed)           0.851     6.367    get_data_from_esp32_0/addr2
    SLICE_X30Y8          LUT4 (Prop_lut4_I3_O)        0.124     6.491 f  get_data_from_esp32_0/temp[0]_i_22/O
                         net (fo=3, routed)           0.441     6.932    get_data_from_esp32_0/temp[0]_i_22_n_0
    SLICE_X30Y9          LUT4 (Prop_lut4_I0_O)        0.124     7.056 r  get_data_from_esp32_0/addr[0]_i_4/O
                         net (fo=1, routed)           0.523     7.579    get_data_from_esp32_0/addr[0]_i_4_n_0
    SLICE_X33Y10         LUT6 (Prop_lut6_I3_O)        0.124     7.703 r  get_data_from_esp32_0/addr[0]_i_1/O
                         net (fo=15, routed)          0.365     8.067    get_data_from_esp32_0/addr[0]_i_1_n_0
    SLICE_X32Y9          FDCE                                         r  get_data_from_esp32_0/addr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.577     5.402    get_data_from_esp32_0/clk_out1
    SLICE_X32Y9          FDCE                                         r  get_data_from_esp32_0/addr_reg[4]/C
                         clock pessimism              0.584     5.986    
                         clock uncertainty           -0.114     5.872    
    SLICE_X32Y9          FDCE (Setup_fdce_C_CE)      -0.205     5.667    get_data_from_esp32_0/addr_reg[4]
  -------------------------------------------------------------------
                         required time                          5.667    
                         arrival time                          -8.067    
  -------------------------------------------------------------------
                         slack                                 -2.400    

Slack (VIOLATED) :        -2.400ns  (required time - arrival time)
  Source:                 get_data_from_esp32_0/width_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            get_data_from_esp32_0/addr_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.787ns  (logic 4.207ns (47.878%)  route 4.580ns (52.122%))
  Logic Levels:           16  (CARRY4=10 LUT1=1 LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 5.402 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.699    -0.720    get_data_from_esp32_0/clk_out1
    SLICE_X33Y2          FDCE                                         r  get_data_from_esp32_0/width_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y2          FDCE (Prop_fdce_C_Q)         0.456    -0.264 f  get_data_from_esp32_0/width_reg[0]/Q
                         net (fo=4, routed)           0.322     0.058    get_data_from_esp32_0/width_reg_n_0_[0]
    SLICE_X35Y2          LUT1 (Prop_lut1_I0_O)        0.124     0.182 r  get_data_from_esp32_0/i__carry_i_8__0/O
                         net (fo=1, routed)           0.189     0.371    get_data_from_esp32_0/i__carry_i_8__0_n_0
    SLICE_X34Y2          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     0.966 r  get_data_from_esp32_0/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     0.966    get_data_from_esp32_0/i__carry_i_6_n_0
    SLICE_X34Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.083 r  get_data_from_esp32_0/i__carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.083    get_data_from_esp32_0/i__carry_i_7_n_0
    SLICE_X34Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.200 r  get_data_from_esp32_0/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.200    get_data_from_esp32_0/i__carry__0_i_6_n_0
    SLICE_X34Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.317 r  get_data_from_esp32_0/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.317    get_data_from_esp32_0/i__carry__0_i_5_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.536 r  get_data_from_esp32_0/i__carry__1_i_6/O[0]
                         net (fo=5, routed)           0.725     2.261    get_data_from_esp32_0/x_lower0[16]
    SLICE_X33Y6          LUT2 (Prop_lut2_I0_O)        0.295     2.556 r  get_data_from_esp32_0/addr2_carry__1_i_18/O
                         net (fo=1, routed)           0.000     2.556    get_data_from_esp32_0/addr2_carry__1_i_18_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.088 r  get_data_from_esp32_0/addr2_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.088    get_data_from_esp32_0/addr2_carry__1_i_10_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.202 r  get_data_from_esp32_0/addr2_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     3.202    get_data_from_esp32_0/addr2_carry__1_i_9_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.316 r  get_data_from_esp32_0/addr2_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000     3.316    get_data_from_esp32_0/addr2_carry__2_i_10_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.650 r  get_data_from_esp32_0/addr2_carry__2_i_9/O[1]
                         net (fo=4, routed)           0.520     4.170    get_data_from_esp32_0/x_higher0[29]
    SLICE_X33Y10         LUT6 (Prop_lut6_I5_O)        0.303     4.473 r  get_data_from_esp32_0/addr2_carry__2_i_2/O
                         net (fo=3, routed)           0.644     5.118    get_data_from_esp32_0/addr2_carry__2_i_2_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     5.516 r  get_data_from_esp32_0/addr2_carry__2/CO[3]
                         net (fo=1, routed)           0.851     6.367    get_data_from_esp32_0/addr2
    SLICE_X30Y8          LUT4 (Prop_lut4_I3_O)        0.124     6.491 f  get_data_from_esp32_0/temp[0]_i_22/O
                         net (fo=3, routed)           0.441     6.932    get_data_from_esp32_0/temp[0]_i_22_n_0
    SLICE_X30Y9          LUT4 (Prop_lut4_I0_O)        0.124     7.056 r  get_data_from_esp32_0/addr[0]_i_4/O
                         net (fo=1, routed)           0.523     7.579    get_data_from_esp32_0/addr[0]_i_4_n_0
    SLICE_X33Y10         LUT6 (Prop_lut6_I3_O)        0.124     7.703 r  get_data_from_esp32_0/addr[0]_i_1/O
                         net (fo=15, routed)          0.365     8.067    get_data_from_esp32_0/addr[0]_i_1_n_0
    SLICE_X32Y9          FDCE                                         r  get_data_from_esp32_0/addr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.577     5.402    get_data_from_esp32_0/clk_out1
    SLICE_X32Y9          FDCE                                         r  get_data_from_esp32_0/addr_reg[5]/C
                         clock pessimism              0.584     5.986    
                         clock uncertainty           -0.114     5.872    
    SLICE_X32Y9          FDCE (Setup_fdce_C_CE)      -0.205     5.667    get_data_from_esp32_0/addr_reg[5]
  -------------------------------------------------------------------
                         required time                          5.667    
                         arrival time                          -8.067    
  -------------------------------------------------------------------
                         slack                                 -2.400    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.591    -0.535    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X34Y39         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y39         FDPE (Prop_fdpe_C_Q)         0.164    -0.371 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.315    rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X34Y39         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.861    -0.768    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X34Y39         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism              0.233    -0.535    
                         clock uncertainty            0.114    -0.421    
    SLICE_X34Y39         FDPE (Hold_fdpe_C_D)         0.060    -0.361    rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 get_data_from_esp32_0/mem_Img_format_reg[6][4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            get_data_from_esp32_0/deepth_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.245ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.594    -0.532    get_data_from_esp32_0/clk_out1
    SLICE_X38Y2          FDCE                                         r  get_data_from_esp32_0/mem_Img_format_reg[6][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y2          FDCE (Prop_fdce_C_Q)         0.164    -0.368 r  get_data_from_esp32_0/mem_Img_format_reg[6][4]/Q
                         net (fo=1, routed)           0.082    -0.286    u_qspi_slave/deepth_reg[15][4]
    SLICE_X39Y2          LUT2 (Prop_lut2_I1_O)        0.045    -0.241 r  u_qspi_slave/deepth[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.241    get_data_from_esp32_0/deepth_reg[31]_0[12]
    SLICE_X39Y2          FDCE                                         r  get_data_from_esp32_0/deepth_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.865    -0.764    get_data_from_esp32_0/clk_out1
    SLICE_X39Y2          FDCE                                         r  get_data_from_esp32_0/deepth_reg[12]/C
                         clock pessimism              0.245    -0.519    
                         clock uncertainty            0.114    -0.405    
    SLICE_X39Y2          FDCE (Hold_fdce_C_D)         0.091    -0.314    get_data_from_esp32_0/deepth_reg[12]
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 get_data_from_esp32_0/mem_Img_format_reg[5][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            get_data_from_esp32_0/deepth_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.245ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.593    -0.533    get_data_from_esp32_0/clk_out1
    SLICE_X38Y3          FDCE                                         r  get_data_from_esp32_0/mem_Img_format_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y3          FDCE (Prop_fdce_C_Q)         0.164    -0.369 r  get_data_from_esp32_0/mem_Img_format_reg[5][0]/Q
                         net (fo=1, routed)           0.082    -0.287    u_qspi_slave/deepth_reg[23][0]
    SLICE_X39Y3          LUT2 (Prop_lut2_I1_O)        0.045    -0.242 r  u_qspi_slave/deepth[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.242    get_data_from_esp32_0/deepth_reg[31]_0[16]
    SLICE_X39Y3          FDCE                                         r  get_data_from_esp32_0/deepth_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.864    -0.765    get_data_from_esp32_0/clk_out1
    SLICE_X39Y3          FDCE                                         r  get_data_from_esp32_0/deepth_reg[16]/C
                         clock pessimism              0.245    -0.520    
                         clock uncertainty            0.114    -0.406    
    SLICE_X39Y3          FDCE (Hold_fdce_C_D)         0.091    -0.315    get_data_from_esp32_0/deepth_reg[16]
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 get_data_from_esp32_0/mem_Img_format_reg[5][4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            get_data_from_esp32_0/deepth_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.245ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.593    -0.533    get_data_from_esp32_0/clk_out1
    SLICE_X38Y6          FDCE                                         r  get_data_from_esp32_0/mem_Img_format_reg[5][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y6          FDCE (Prop_fdce_C_Q)         0.164    -0.369 r  get_data_from_esp32_0/mem_Img_format_reg[5][4]/Q
                         net (fo=1, routed)           0.082    -0.287    u_qspi_slave/deepth_reg[23][4]
    SLICE_X39Y6          LUT2 (Prop_lut2_I1_O)        0.045    -0.242 r  u_qspi_slave/deepth[20]_i_1/O
                         net (fo=1, routed)           0.000    -0.242    get_data_from_esp32_0/deepth_reg[31]_0[20]
    SLICE_X39Y6          FDCE                                         r  get_data_from_esp32_0/deepth_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.864    -0.765    get_data_from_esp32_0/clk_out1
    SLICE_X39Y6          FDCE                                         r  get_data_from_esp32_0/deepth_reg[20]/C
                         clock pessimism              0.245    -0.520    
                         clock uncertainty            0.114    -0.406    
    SLICE_X39Y6          FDCE (Hold_fdce_C_D)         0.091    -0.315    get_data_from_esp32_0/deepth_reg[20]
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 get_data_from_esp32_0/mem_Img_format_reg[5][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            get_data_from_esp32_0/deepth_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.245ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.593    -0.533    get_data_from_esp32_0/clk_out1
    SLICE_X38Y4          FDCE                                         r  get_data_from_esp32_0/mem_Img_format_reg[5][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y4          FDCE (Prop_fdce_C_Q)         0.164    -0.369 r  get_data_from_esp32_0/mem_Img_format_reg[5][5]/Q
                         net (fo=1, routed)           0.082    -0.287    u_qspi_slave/deepth_reg[23][5]
    SLICE_X39Y4          LUT2 (Prop_lut2_I1_O)        0.045    -0.242 r  u_qspi_slave/deepth[21]_i_1/O
                         net (fo=1, routed)           0.000    -0.242    get_data_from_esp32_0/deepth_reg[31]_0[21]
    SLICE_X39Y4          FDCE                                         r  get_data_from_esp32_0/deepth_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.864    -0.765    get_data_from_esp32_0/clk_out1
    SLICE_X39Y4          FDCE                                         r  get_data_from_esp32_0/deepth_reg[21]/C
                         clock pessimism              0.245    -0.520    
                         clock uncertainty            0.114    -0.406    
    SLICE_X39Y4          FDCE (Hold_fdce_C_D)         0.091    -0.315    get_data_from_esp32_0/deepth_reg[21]
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.393%)  route 0.123ns (46.607%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.585    -0.541    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X37Y30         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[8]/Q
                         net (fo=9, routed)           0.123    -0.277    rgb2dvi/U0/DataEncoders[1].DataEncoder/p_0_in
    SLICE_X38Y30         FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.854    -0.775    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X38Y30         FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
                         clock pessimism              0.248    -0.527    
                         clock uncertainty            0.114    -0.413    
    SLICE_X38Y30         FDSE (Hold_fdse_C_D)         0.052    -0.361    rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pVde_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.043%)  route 0.158ns (45.957%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.587    -0.539    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X37Y32         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pVde_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pVde_2_reg/Q
                         net (fo=12, routed)          0.158    -0.240    rgb2dvi/U0/DataEncoders[0].DataEncoder/DataEncoders[2].DataEncoder/pVde_2
    SLICE_X38Y32         LUT4 (Prop_lut4_I3_O)        0.045    -0.195 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.195    rgb2dvi/U0/DataEncoders[0].DataEncoder/q_out_20_in[4]
    SLICE_X38Y32         FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.856    -0.773    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X38Y32         FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]/C
                         clock pessimism              0.248    -0.525    
                         clock uncertainty            0.114    -0.411    
    SLICE_X38Y32         FDSE (Hold_fdse_C_D)         0.121    -0.290    rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[4]
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.722%)  route 0.119ns (48.278%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.570    -0.556    rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]_0
    SLICE_X0Y46          FDRE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.128    -0.428 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.309    rgb2dvi/U0/ClockGenInternal.ClockGenX/oOut
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.840    -0.789    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.250    -0.539    
                         clock uncertainty            0.114    -0.425    
    SLICE_X0Y47          FDPE (Hold_fdpe_C_D)         0.021    -0.404    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 get_data_from_esp32_0/mem_Img_format_reg[0][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            get_data_from_esp32_0/width_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.190ns (56.986%)  route 0.143ns (43.014%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.766ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.593    -0.533    get_data_from_esp32_0/clk_out1
    SLICE_X37Y6          FDCE                                         r  get_data_from_esp32_0/mem_Img_format_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.392 r  get_data_from_esp32_0/mem_Img_format_reg[0][5]/Q
                         net (fo=1, routed)           0.143    -0.249    u_qspi_slave/width_reg[31][5]
    SLICE_X37Y8          LUT2 (Prop_lut2_I1_O)        0.049    -0.200 r  u_qspi_slave/width[29]_i_1/O
                         net (fo=1, routed)           0.000    -0.200    get_data_from_esp32_0/width_reg[31]_0[29]
    SLICE_X37Y8          FDCE                                         r  get_data_from_esp32_0/width_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.863    -0.766    get_data_from_esp32_0/clk_out1
    SLICE_X37Y8          FDCE                                         r  get_data_from_esp32_0/width_reg[29]/C
                         clock pessimism              0.248    -0.518    
                         clock uncertainty            0.114    -0.404    
    SLICE_X37Y8          FDCE (Hold_fdce_C_D)         0.107    -0.297    get_data_from_esp32_0/width_reg[29]
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.227ns (74.934%)  route 0.076ns (25.066%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.571    -0.555    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          FDPE (Prop_fdpe_C_Q)         0.128    -0.427 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/Q
                         net (fo=2, routed)           0.076    -0.351    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg_n_0_[0]
    SLICE_X0Y47          LUT3 (Prop_lut3_I1_O)        0.099    -0.252 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost0/O
                         net (fo=1, routed)           0.000    -0.252    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost0_n_0
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.840    -0.789    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.234    -0.555    
                         clock uncertainty            0.114    -0.441    
    SLICE_X0Y47          FDPE (Hold_fdpe_C_D)         0.091    -0.350    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.098    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  PixelClkIO_1

Setup :            0  Failing Endpoints,  Worst Slack        1.892ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.245ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.892ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.519ns  (logic 0.478ns (7.332%)  route 6.041ns (92.668%))
  Logic Levels:           0  
  Clock Path Skew:        3.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.801ns = ( 8.535 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.696    -0.723    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X34Y39         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y39         FDPE (Prop_fdpe_C_Q)         0.478    -0.245 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.041     5.797    rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y25         OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.452     5.277    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.360 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.898    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.546     8.535    rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y25         OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.490     9.025    
                         clock uncertainty           -0.316     8.709    
    OLOGIC_X1Y25         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020     7.689    rgb2dvi/U0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                          7.689    
                         arrival time                          -5.797    
  -------------------------------------------------------------------
                         slack                                  1.892    

Slack (MET) :             1.941ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.470ns  (logic 0.478ns (7.388%)  route 5.992ns (92.612%))
  Logic Levels:           0  
  Clock Path Skew:        3.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.801ns = ( 8.535 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.696    -0.723    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X34Y39         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y39         FDPE (Prop_fdpe_C_Q)         0.478    -0.245 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.992     5.748    rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y26         OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.452     5.277    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.360 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.898    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.546     8.535    rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y26         OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.490     9.025    
                         clock uncertainty           -0.316     8.709    
    OLOGIC_X1Y26         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020     7.689    rgb2dvi/U0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          7.689    
                         arrival time                          -5.748    
  -------------------------------------------------------------------
                         slack                                  1.941    

Slack (MET) :             2.044ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.369ns  (logic 0.478ns (7.505%)  route 5.891ns (92.495%))
  Logic Levels:           0  
  Clock Path Skew:        3.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.803ns = ( 8.537 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.696    -0.723    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X34Y39         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y39         FDPE (Prop_fdpe_C_Q)         0.478    -0.245 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.891     5.646    rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y27         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.452     5.277    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.360 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.898    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.548     8.537    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y27         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.490     9.027    
                         clock uncertainty           -0.316     8.711    
    OLOGIC_X1Y27         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020     7.691    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                          7.691    
                         arrival time                          -5.646    
  -------------------------------------------------------------------
                         slack                                  2.044    

Slack (MET) :             2.093ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.320ns  (logic 0.478ns (7.563%)  route 5.842ns (92.437%))
  Logic Levels:           0  
  Clock Path Skew:        3.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.803ns = ( 8.537 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.696    -0.723    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X34Y39         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y39         FDPE (Prop_fdpe_C_Q)         0.478    -0.245 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.842     5.597    rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.452     5.277    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.360 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.898    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.548     8.537    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.490     9.027    
                         clock uncertainty           -0.316     8.711    
    OLOGIC_X1Y28         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020     7.691    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          7.691    
                         arrival time                          -5.597    
  -------------------------------------------------------------------
                         slack                                  2.093    

Slack (MET) :             2.206ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.209ns  (logic 0.478ns (7.698%)  route 5.731ns (92.302%))
  Logic Levels:           0  
  Clock Path Skew:        3.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.804ns = ( 8.538 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.696    -0.723    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X34Y39         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y39         FDPE (Prop_fdpe_C_Q)         0.478    -0.245 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.731     5.486    rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.452     5.277    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.360 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.898    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.549     8.538    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.490     9.028    
                         clock uncertainty           -0.316     8.712    
    OLOGIC_X1Y29         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020     7.692    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                          7.692    
                         arrival time                          -5.486    
  -------------------------------------------------------------------
                         slack                                  2.206    

Slack (MET) :             2.255ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.160ns  (logic 0.478ns (7.760%)  route 5.682ns (92.240%))
  Logic Levels:           0  
  Clock Path Skew:        3.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.804ns = ( 8.538 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.696    -0.723    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X34Y39         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y39         FDPE (Prop_fdpe_C_Q)         0.478    -0.245 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.682     5.437    rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.452     5.277    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.360 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.898    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.549     8.538    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.490     9.028    
                         clock uncertainty           -0.316     8.712    
    OLOGIC_X1Y30         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020     7.692    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          7.692    
                         arrival time                          -5.437    
  -------------------------------------------------------------------
                         slack                                  2.255    

Slack (MET) :             2.370ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.049ns  (logic 0.478ns (7.902%)  route 5.571ns (92.098%))
  Logic Levels:           0  
  Clock Path Skew:        3.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.808ns = ( 8.542 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.696    -0.723    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X34Y39         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y39         FDPE (Prop_fdpe_C_Q)         0.478    -0.245 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.571     5.326    rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y31         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.452     5.277    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.360 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.898    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.553     8.542    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y31         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.490     9.032    
                         clock uncertainty           -0.316     8.716    
    OLOGIC_X1Y31         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020     7.696    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                          7.696    
                         arrival time                          -5.326    
  -------------------------------------------------------------------
                         slack                                  2.370    

Slack (MET) :             2.419ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.000ns  (logic 0.478ns (7.967%)  route 5.522ns (92.033%))
  Logic Levels:           0  
  Clock Path Skew:        3.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.808ns = ( 8.542 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.696    -0.723    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X34Y39         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y39         FDPE (Prop_fdpe_C_Q)         0.478    -0.245 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.522     5.277    rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.452     5.277    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.360 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.898    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.553     8.542    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.490     9.032    
                         clock uncertainty           -0.316     8.716    
    OLOGIC_X1Y32         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020     7.696    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          7.696    
                         arrival time                          -5.277    
  -------------------------------------------------------------------
                         slack                                  2.419    

Slack (MET) :             2.939ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.877ns  (logic 0.518ns (8.814%)  route 5.359ns (91.186%))
  Logic Levels:           0  
  Clock Path Skew:        3.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.804ns = ( 8.538 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.689    -0.730    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X38Y30         FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y30         FDSE (Prop_fdse_C_Q)         0.518    -0.212 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           5.359     5.147    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[4]
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.452     5.277    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.360 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.898    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.549     8.538    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.490     9.028    
                         clock uncertainty           -0.316     8.712    
    OLOGIC_X1Y30         OSERDESE2 (Setup_oserdese2_CLKDIV_D5)
                                                     -0.625     8.087    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          8.087    
                         arrival time                          -5.147    
  -------------------------------------------------------------------
                         slack                                  2.939    

Slack (MET) :             2.943ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.699ns  (logic 0.419ns (7.353%)  route 5.280ns (92.647%))
  Logic Levels:           0  
  Clock Path Skew:        3.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.804ns = ( 8.538 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.689    -0.730    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X39Y30         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         FDRE (Prop_fdre_C_Q)         0.419    -0.311 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           5.280     4.969    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[7]
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.452     5.277    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.360 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.898    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.549     8.538    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.490     9.028    
                         clock uncertainty           -0.316     8.712    
    OLOGIC_X1Y30         OSERDESE2 (Setup_oserdese2_CLKDIV_D8)
                                                     -0.800     7.912    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          7.912    
                         arrival time                          -4.969    
  -------------------------------------------------------------------
                         slack                                  2.943    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.243ns  (logic 0.141ns (6.286%)  route 2.102ns (93.714%))
  Logic Levels:           0  
  Clock Path Skew:        1.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.617ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.583    -0.543    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X39Y28         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           2.102     1.700    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[7]
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.849     0.617    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.120    
                         clock uncertainty            0.316     1.436    
    OLOGIC_X1Y28         OSERDESE2 (Hold_oserdese2_CLKDIV_D8)
                                                      0.019     1.455    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.455    
                         arrival time                           1.700    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.271ns  (logic 0.141ns (6.208%)  route 2.130ns (93.792%))
  Logic Levels:           0  
  Clock Path Skew:        1.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.617ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.583    -0.543    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X39Y28         FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y28         FDSE (Prop_fdse_C_Q)         0.141    -0.402 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           2.130     1.728    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[4]
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.849     0.617    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.120    
                         clock uncertainty            0.316     1.436    
    OLOGIC_X1Y28         OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                      0.019     1.455    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.455    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.032ns  (logic 0.418ns (10.368%)  route 3.614ns (89.632%))
  Logic Levels:           0  
  Clock Path Skew:        3.497ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.647ns
    Source Clock Delay      (SCD):    -1.340ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     1.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    -4.606 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605    -3.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.909 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.569    -1.340    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X38Y30         FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y30         FDSE (Prop_fdse_C_Q)         0.418    -0.922 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           3.614     2.691    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[9]
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.572    -0.847    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.759 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.616     0.858    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.954 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.694     2.647    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.490     2.157    
                         clock uncertainty            0.316     2.473    
    OLOGIC_X1Y29         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                     -0.063     2.410    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -2.410    
                         arrival time                           2.691    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.283ns  (logic 0.141ns (6.176%)  route 2.142ns (93.824%))
  Logic Levels:           0  
  Clock Path Skew:        1.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.617ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.583    -0.543    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X39Y27         FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y27         FDSE (Prop_fdse_C_Q)         0.141    -0.402 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           2.142     1.740    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[9]
    OLOGIC_X1Y27         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.849     0.617    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y27         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.503     1.120    
                         clock uncertainty            0.316     1.436    
    OLOGIC_X1Y27         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     1.455    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -1.455    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.286ns  (logic 0.164ns (7.174%)  route 2.122ns (92.826%))
  Logic Levels:           0  
  Clock Path Skew:        1.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.617ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.583    -0.543    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X38Y28         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y28         FDRE (Prop_fdre_C_Q)         0.164    -0.379 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           2.122     1.743    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[0]
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.849     0.617    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.120    
                         clock uncertainty            0.316     1.436    
    OLOGIC_X1Y28         OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     1.455    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.455    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.243ns  (logic 0.128ns (5.707%)  route 2.115ns (94.293%))
  Logic Levels:           0  
  Clock Path Skew:        1.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.619ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.585    -0.541    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X39Y30         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         FDRE (Prop_fdre_C_Q)         0.128    -0.413 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           2.115     1.701    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[7]
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.851     0.619    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.122    
                         clock uncertainty            0.316     1.438    
    OLOGIC_X1Y30         OSERDESE2 (Hold_oserdese2_CLKDIV_D8)
                                                     -0.035     1.403    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.403    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.311ns  (logic 0.141ns (6.101%)  route 2.170ns (93.899%))
  Logic Levels:           0  
  Clock Path Skew:        1.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.619ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.585    -0.541    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X39Y30         FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         FDSE (Prop_fdse_C_Q)         0.141    -0.400 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           2.170     1.770    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[2]
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.851     0.619    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.122    
                         clock uncertainty            0.316     1.438    
    OLOGIC_X1Y30         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     1.457    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.457    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.261ns  (logic 0.128ns (5.661%)  route 2.133ns (94.339%))
  Logic Levels:           0  
  Clock Path Skew:        1.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.619ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.585    -0.541    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X39Y30         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         FDRE (Prop_fdre_C_Q)         0.128    -0.413 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=1, routed)           2.133     1.720    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[5]
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.851     0.619    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.122    
                         clock uncertainty            0.316     1.438    
    OLOGIC_X1Y30         OSERDESE2 (Hold_oserdese2_CLKDIV_D6)
                                                     -0.034     1.404    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.404    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.322ns  (logic 0.141ns (6.073%)  route 2.181ns (93.927%))
  Logic Levels:           0  
  Clock Path Skew:        1.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.619ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.585    -0.541    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X39Y30         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           2.181     1.780    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[1]
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.851     0.619    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.122    
                         clock uncertainty            0.316     1.438    
    OLOGIC_X1Y30         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     1.457    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.457    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.328ns  (logic 0.164ns (7.043%)  route 2.164ns (92.957%))
  Logic Levels:           0  
  Clock Path Skew:        1.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.621ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.587    -0.539    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X38Y32         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.164    -0.375 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=1, routed)           2.164     1.789    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[5]
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     0.621    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.124    
                         clock uncertainty            0.316     1.440    
    OLOGIC_X1Y32         OSERDESE2 (Hold_oserdese2_CLKDIV_D6)
                                                      0.019     1.459    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.459    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.330    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  PixelClkIO_1

Setup :            0  Failing Endpoints,  Worst Slack        1.892ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.245ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.892ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.519ns  (logic 0.478ns (7.332%)  route 6.041ns (92.668%))
  Logic Levels:           0  
  Clock Path Skew:        3.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.801ns = ( 8.535 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.696    -0.723    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X34Y39         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y39         FDPE (Prop_fdpe_C_Q)         0.478    -0.245 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.041     5.797    rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y25         OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.452     5.277    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.360 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.898    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.546     8.535    rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y25         OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.490     9.025    
                         clock uncertainty           -0.316     8.709    
    OLOGIC_X1Y25         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020     7.689    rgb2dvi/U0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                          7.689    
                         arrival time                          -5.797    
  -------------------------------------------------------------------
                         slack                                  1.892    

Slack (MET) :             1.941ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.470ns  (logic 0.478ns (7.388%)  route 5.992ns (92.612%))
  Logic Levels:           0  
  Clock Path Skew:        3.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.801ns = ( 8.535 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.696    -0.723    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X34Y39         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y39         FDPE (Prop_fdpe_C_Q)         0.478    -0.245 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.992     5.748    rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y26         OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.452     5.277    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.360 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.898    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.546     8.535    rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y26         OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.490     9.025    
                         clock uncertainty           -0.316     8.709    
    OLOGIC_X1Y26         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020     7.689    rgb2dvi/U0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          7.689    
                         arrival time                          -5.748    
  -------------------------------------------------------------------
                         slack                                  1.941    

Slack (MET) :             2.044ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.369ns  (logic 0.478ns (7.505%)  route 5.891ns (92.495%))
  Logic Levels:           0  
  Clock Path Skew:        3.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.803ns = ( 8.537 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.696    -0.723    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X34Y39         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y39         FDPE (Prop_fdpe_C_Q)         0.478    -0.245 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.891     5.646    rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y27         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.452     5.277    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.360 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.898    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.548     8.537    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y27         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.490     9.027    
                         clock uncertainty           -0.316     8.711    
    OLOGIC_X1Y27         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020     7.691    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                          7.691    
                         arrival time                          -5.646    
  -------------------------------------------------------------------
                         slack                                  2.044    

Slack (MET) :             2.093ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.320ns  (logic 0.478ns (7.563%)  route 5.842ns (92.437%))
  Logic Levels:           0  
  Clock Path Skew:        3.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.803ns = ( 8.537 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.696    -0.723    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X34Y39         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y39         FDPE (Prop_fdpe_C_Q)         0.478    -0.245 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.842     5.597    rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.452     5.277    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.360 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.898    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.548     8.537    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.490     9.027    
                         clock uncertainty           -0.316     8.711    
    OLOGIC_X1Y28         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020     7.691    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          7.691    
                         arrival time                          -5.597    
  -------------------------------------------------------------------
                         slack                                  2.093    

Slack (MET) :             2.206ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.209ns  (logic 0.478ns (7.698%)  route 5.731ns (92.302%))
  Logic Levels:           0  
  Clock Path Skew:        3.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.804ns = ( 8.538 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.696    -0.723    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X34Y39         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y39         FDPE (Prop_fdpe_C_Q)         0.478    -0.245 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.731     5.486    rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.452     5.277    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.360 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.898    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.549     8.538    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.490     9.028    
                         clock uncertainty           -0.316     8.712    
    OLOGIC_X1Y29         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020     7.692    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                          7.692    
                         arrival time                          -5.486    
  -------------------------------------------------------------------
                         slack                                  2.206    

Slack (MET) :             2.255ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.160ns  (logic 0.478ns (7.760%)  route 5.682ns (92.240%))
  Logic Levels:           0  
  Clock Path Skew:        3.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.804ns = ( 8.538 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.696    -0.723    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X34Y39         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y39         FDPE (Prop_fdpe_C_Q)         0.478    -0.245 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.682     5.437    rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.452     5.277    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.360 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.898    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.549     8.538    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.490     9.028    
                         clock uncertainty           -0.316     8.712    
    OLOGIC_X1Y30         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020     7.692    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          7.692    
                         arrival time                          -5.437    
  -------------------------------------------------------------------
                         slack                                  2.255    

Slack (MET) :             2.370ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.049ns  (logic 0.478ns (7.902%)  route 5.571ns (92.098%))
  Logic Levels:           0  
  Clock Path Skew:        3.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.808ns = ( 8.542 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.696    -0.723    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X34Y39         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y39         FDPE (Prop_fdpe_C_Q)         0.478    -0.245 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.571     5.326    rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y31         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.452     5.277    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.360 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.898    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.553     8.542    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y31         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.490     9.032    
                         clock uncertainty           -0.316     8.716    
    OLOGIC_X1Y31         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020     7.696    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                          7.696    
                         arrival time                          -5.326    
  -------------------------------------------------------------------
                         slack                                  2.370    

Slack (MET) :             2.419ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.000ns  (logic 0.478ns (7.967%)  route 5.522ns (92.033%))
  Logic Levels:           0  
  Clock Path Skew:        3.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.808ns = ( 8.542 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.723ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.696    -0.723    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X34Y39         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y39         FDPE (Prop_fdpe_C_Q)         0.478    -0.245 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.522     5.277    rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.452     5.277    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.360 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.898    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.553     8.542    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.490     9.032    
                         clock uncertainty           -0.316     8.716    
    OLOGIC_X1Y32         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020     7.696    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          7.696    
                         arrival time                          -5.277    
  -------------------------------------------------------------------
                         slack                                  2.419    

Slack (MET) :             2.939ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.877ns  (logic 0.518ns (8.814%)  route 5.359ns (91.186%))
  Logic Levels:           0  
  Clock Path Skew:        3.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.804ns = ( 8.538 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.689    -0.730    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X38Y30         FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y30         FDSE (Prop_fdse_C_Q)         0.518    -0.212 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           5.359     5.147    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[4]
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.452     5.277    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.360 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.898    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.549     8.538    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.490     9.028    
                         clock uncertainty           -0.316     8.712    
    OLOGIC_X1Y30         OSERDESE2 (Setup_oserdese2_CLKDIV_D5)
                                                     -0.625     8.087    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          8.087    
                         arrival time                          -5.147    
  -------------------------------------------------------------------
                         slack                                  2.939    

Slack (MET) :             2.943ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.699ns  (logic 0.419ns (7.353%)  route 5.280ns (92.647%))
  Logic Levels:           0  
  Clock Path Skew:        3.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.804ns = ( 8.538 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.689    -0.730    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X39Y30         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         FDRE (Prop_fdre_C_Q)         0.419    -0.311 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           5.280     4.969    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[7]
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.452     5.277    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.360 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.898    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.989 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.549     8.538    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.490     9.028    
                         clock uncertainty           -0.316     8.712    
    OLOGIC_X1Y30         OSERDESE2 (Setup_oserdese2_CLKDIV_D8)
                                                     -0.800     7.912    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          7.912    
                         arrival time                          -4.969    
  -------------------------------------------------------------------
                         slack                                  2.943    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.243ns  (logic 0.141ns (6.286%)  route 2.102ns (93.714%))
  Logic Levels:           0  
  Clock Path Skew:        1.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.617ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.583    -0.543    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X39Y28         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           2.102     1.700    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[7]
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.849     0.617    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.120    
                         clock uncertainty            0.316     1.436    
    OLOGIC_X1Y28         OSERDESE2 (Hold_oserdese2_CLKDIV_D8)
                                                      0.019     1.455    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.455    
                         arrival time                           1.700    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.271ns  (logic 0.141ns (6.208%)  route 2.130ns (93.792%))
  Logic Levels:           0  
  Clock Path Skew:        1.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.617ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.583    -0.543    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X39Y28         FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y28         FDSE (Prop_fdse_C_Q)         0.141    -0.402 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           2.130     1.728    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[4]
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.849     0.617    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.120    
                         clock uncertainty            0.316     1.436    
    OLOGIC_X1Y28         OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                      0.019     1.455    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.455    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.032ns  (logic 0.418ns (10.368%)  route 3.614ns (89.632%))
  Logic Levels:           0  
  Clock Path Skew:        3.497ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.647ns
    Source Clock Delay      (SCD):    -1.340ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     1.361 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.523    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128    -4.606 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605    -3.000    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.909 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.569    -1.340    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X38Y30         FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y30         FDSE (Prop_fdse_C_Q)         0.418    -0.922 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           3.614     2.691    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[9]
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.572    -0.847    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.759 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.616     0.858    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.954 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.694     2.647    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.490     2.157    
                         clock uncertainty            0.316     2.473    
    OLOGIC_X1Y29         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                     -0.063     2.410    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -2.410    
                         arrival time                           2.691    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.283ns  (logic 0.141ns (6.176%)  route 2.142ns (93.824%))
  Logic Levels:           0  
  Clock Path Skew:        1.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.617ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.583    -0.543    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X39Y27         FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y27         FDSE (Prop_fdse_C_Q)         0.141    -0.402 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           2.142     1.740    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[9]
    OLOGIC_X1Y27         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.849     0.617    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y27         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.503     1.120    
                         clock uncertainty            0.316     1.436    
    OLOGIC_X1Y27         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     1.455    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -1.455    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.286ns  (logic 0.164ns (7.174%)  route 2.122ns (92.826%))
  Logic Levels:           0  
  Clock Path Skew:        1.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.617ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.583    -0.543    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X38Y28         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y28         FDRE (Prop_fdre_C_Q)         0.164    -0.379 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           2.122     1.743    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[0]
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.849     0.617    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.120    
                         clock uncertainty            0.316     1.436    
    OLOGIC_X1Y28         OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     1.455    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.455    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.243ns  (logic 0.128ns (5.707%)  route 2.115ns (94.293%))
  Logic Levels:           0  
  Clock Path Skew:        1.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.619ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.585    -0.541    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X39Y30         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         FDRE (Prop_fdre_C_Q)         0.128    -0.413 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           2.115     1.701    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[7]
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.851     0.619    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.122    
                         clock uncertainty            0.316     1.438    
    OLOGIC_X1Y30         OSERDESE2 (Hold_oserdese2_CLKDIV_D8)
                                                     -0.035     1.403    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.403    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.311ns  (logic 0.141ns (6.101%)  route 2.170ns (93.899%))
  Logic Levels:           0  
  Clock Path Skew:        1.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.619ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.585    -0.541    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X39Y30         FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         FDSE (Prop_fdse_C_Q)         0.141    -0.400 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           2.170     1.770    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[2]
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.851     0.619    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.122    
                         clock uncertainty            0.316     1.438    
    OLOGIC_X1Y30         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     1.457    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.457    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.261ns  (logic 0.128ns (5.661%)  route 2.133ns (94.339%))
  Logic Levels:           0  
  Clock Path Skew:        1.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.619ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.585    -0.541    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X39Y30         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         FDRE (Prop_fdre_C_Q)         0.128    -0.413 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=1, routed)           2.133     1.720    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[5]
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.851     0.619    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.122    
                         clock uncertainty            0.316     1.438    
    OLOGIC_X1Y30         OSERDESE2 (Hold_oserdese2_CLKDIV_D6)
                                                     -0.034     1.404    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.404    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.322ns  (logic 0.141ns (6.073%)  route 2.181ns (93.927%))
  Logic Levels:           0  
  Clock Path Skew:        1.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.619ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.585    -0.541    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X39Y30         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           2.181     1.780    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[1]
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.851     0.619    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.122    
                         clock uncertainty            0.316     1.438    
    OLOGIC_X1Y30         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     1.457    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.457    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.328ns  (logic 0.164ns (7.043%)  route 2.164ns (92.957%))
  Logic Levels:           0  
  Clock Path Skew:        1.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.621ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.587    -0.539    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X38Y32         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y32         FDRE (Prop_fdre_C_Q)         0.164    -0.375 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=1, routed)           2.164     1.789    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[5]
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.795    -0.834    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.781 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521    -0.261    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.232 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     0.621    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.124    
                         clock uncertainty            0.316     1.440    
    OLOGIC_X1Y32         OSERDESE2 (Hold_oserdese2_CLKDIV_D6)
                                                      0.019     1.459    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.459    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.330    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.015ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.503ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.015ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.419ns (39.960%)  route 0.630ns (60.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 5.345 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.640    -0.779    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.419    -0.360 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.630     0.270    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.520     5.345    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.588     5.933    
                         clock uncertainty           -0.114     5.819    
    SLICE_X0Y47          FDPE (Recov_fdpe_C_PRE)     -0.534     5.285    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          5.285    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  5.015    

Slack (MET) :             5.015ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.419ns (39.960%)  route 0.630ns (60.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 5.345 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.640    -0.779    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.419    -0.360 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.630     0.270    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.520     5.345    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.588     5.933    
                         clock uncertainty           -0.114     5.819    
    SLICE_X0Y47          FDPE (Recov_fdpe_C_PRE)     -0.534     5.285    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          5.285    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  5.015    

Slack (MET) :             5.015ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.419ns (39.960%)  route 0.630ns (60.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 5.345 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.640    -0.779    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.419    -0.360 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.630     0.270    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.520     5.345    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.588     5.933    
                         clock uncertainty           -0.114     5.819    
    SLICE_X0Y47          FDPE (Recov_fdpe_C_PRE)     -0.534     5.285    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          5.285    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  5.015    

Slack (MET) :             5.015ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.419ns (39.960%)  route 0.630ns (60.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 5.345 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.640    -0.779    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.419    -0.360 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.630     0.270    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.520     5.345    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.588     5.933    
                         clock uncertainty           -0.114     5.819    
    SLICE_X0Y47          FDPE (Recov_fdpe_C_PRE)     -0.534     5.285    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          5.285    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  5.015    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.921%)  route 0.239ns (65.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.571    -0.555    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.128    -0.427 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.239    -0.189    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.840    -0.789    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.247    -0.542    
    SLICE_X0Y47          FDPE (Remov_fdpe_C_PRE)     -0.149    -0.691    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.691    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.921%)  route 0.239ns (65.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.571    -0.555    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.128    -0.427 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.239    -0.189    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.840    -0.789    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.247    -0.542    
    SLICE_X0Y47          FDPE (Remov_fdpe_C_PRE)     -0.149    -0.691    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.691    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.921%)  route 0.239ns (65.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.571    -0.555    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.128    -0.427 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.239    -0.189    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.840    -0.789    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.247    -0.542    
    SLICE_X0Y47          FDPE (Remov_fdpe_C_PRE)     -0.149    -0.691    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.691    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.921%)  route 0.239ns (65.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.571    -0.555    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.128    -0.427 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.239    -0.189    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.840    -0.789    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.247    -0.542    
    SLICE_X0Y47          FDPE (Remov_fdpe_C_PRE)     -0.149    -0.691    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.691    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.503    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.015ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.388ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.015ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.419ns (39.960%)  route 0.630ns (60.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 5.345 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.640    -0.779    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.419    -0.360 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.630     0.270    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.520     5.345    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.588     5.933    
                         clock uncertainty           -0.114     5.819    
    SLICE_X0Y47          FDPE (Recov_fdpe_C_PRE)     -0.534     5.285    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          5.285    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  5.015    

Slack (MET) :             5.015ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.419ns (39.960%)  route 0.630ns (60.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 5.345 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.640    -0.779    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.419    -0.360 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.630     0.270    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.520     5.345    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.588     5.933    
                         clock uncertainty           -0.114     5.819    
    SLICE_X0Y47          FDPE (Recov_fdpe_C_PRE)     -0.534     5.285    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          5.285    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  5.015    

Slack (MET) :             5.015ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.419ns (39.960%)  route 0.630ns (60.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 5.345 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.640    -0.779    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.419    -0.360 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.630     0.270    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.520     5.345    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.588     5.933    
                         clock uncertainty           -0.114     5.819    
    SLICE_X0Y47          FDPE (Recov_fdpe_C_PRE)     -0.534     5.285    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          5.285    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  5.015    

Slack (MET) :             5.015ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.419ns (39.960%)  route 0.630ns (60.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 5.345 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.640    -0.779    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.419    -0.360 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.630     0.270    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.520     5.345    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.588     5.933    
                         clock uncertainty           -0.114     5.819    
    SLICE_X0Y47          FDPE (Recov_fdpe_C_PRE)     -0.534     5.285    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          5.285    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  5.015    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.921%)  route 0.239ns (65.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.571    -0.555    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.128    -0.427 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.239    -0.189    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.840    -0.789    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.247    -0.542    
                         clock uncertainty            0.114    -0.428    
    SLICE_X0Y47          FDPE (Remov_fdpe_C_PRE)     -0.149    -0.577    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.577    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.921%)  route 0.239ns (65.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.571    -0.555    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.128    -0.427 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.239    -0.189    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.840    -0.789    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.247    -0.542    
                         clock uncertainty            0.114    -0.428    
    SLICE_X0Y47          FDPE (Remov_fdpe_C_PRE)     -0.149    -0.577    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.577    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.921%)  route 0.239ns (65.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.571    -0.555    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.128    -0.427 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.239    -0.189    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.840    -0.789    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.247    -0.542    
                         clock uncertainty            0.114    -0.428    
    SLICE_X0Y47          FDPE (Remov_fdpe_C_PRE)     -0.149    -0.577    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.577    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.921%)  route 0.239ns (65.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.571    -0.555    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.128    -0.427 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.239    -0.189    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.840    -0.789    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.247    -0.542    
                         clock uncertainty            0.114    -0.428    
    SLICE_X0Y47          FDPE (Remov_fdpe_C_PRE)     -0.149    -0.577    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.577    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.388    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.015ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.388ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.015ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.419ns (39.960%)  route 0.630ns (60.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 5.345 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.640    -0.779    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.419    -0.360 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.630     0.270    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.520     5.345    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.588     5.933    
                         clock uncertainty           -0.114     5.819    
    SLICE_X0Y47          FDPE (Recov_fdpe_C_PRE)     -0.534     5.285    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          5.285    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  5.015    

Slack (MET) :             5.015ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.419ns (39.960%)  route 0.630ns (60.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 5.345 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.640    -0.779    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.419    -0.360 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.630     0.270    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.520     5.345    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.588     5.933    
                         clock uncertainty           -0.114     5.819    
    SLICE_X0Y47          FDPE (Recov_fdpe_C_PRE)     -0.534     5.285    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          5.285    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  5.015    

Slack (MET) :             5.015ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.419ns (39.960%)  route 0.630ns (60.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 5.345 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.640    -0.779    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.419    -0.360 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.630     0.270    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.520     5.345    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.588     5.933    
                         clock uncertainty           -0.114     5.819    
    SLICE_X0Y47          FDPE (Recov_fdpe_C_PRE)     -0.534     5.285    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          5.285    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  5.015    

Slack (MET) :             5.015ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.419ns (39.960%)  route 0.630ns (60.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 5.345 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.640    -0.779    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.419    -0.360 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.630     0.270    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.520     5.345    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.588     5.933    
                         clock uncertainty           -0.114     5.819    
    SLICE_X0Y47          FDPE (Recov_fdpe_C_PRE)     -0.534     5.285    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          5.285    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  5.015    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.921%)  route 0.239ns (65.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.571    -0.555    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.128    -0.427 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.239    -0.189    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.840    -0.789    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.247    -0.542    
                         clock uncertainty            0.114    -0.428    
    SLICE_X0Y47          FDPE (Remov_fdpe_C_PRE)     -0.149    -0.577    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.577    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.921%)  route 0.239ns (65.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.571    -0.555    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.128    -0.427 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.239    -0.189    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.840    -0.789    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.247    -0.542    
                         clock uncertainty            0.114    -0.428    
    SLICE_X0Y47          FDPE (Remov_fdpe_C_PRE)     -0.149    -0.577    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.577    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.921%)  route 0.239ns (65.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.571    -0.555    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.128    -0.427 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.239    -0.189    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.840    -0.789    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.247    -0.542    
                         clock uncertainty            0.114    -0.428    
    SLICE_X0Y47          FDPE (Remov_fdpe_C_PRE)     -0.149    -0.577    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.577    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.921%)  route 0.239ns (65.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.571    -0.555    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.128    -0.427 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.239    -0.189    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.840    -0.789    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.247    -0.542    
                         clock uncertainty            0.114    -0.428    
    SLICE_X0Y47          FDPE (Remov_fdpe_C_PRE)     -0.149    -0.577    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.577    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.388    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.017ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.503ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.017ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.419ns (39.960%)  route 0.630ns (60.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 5.345 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.640    -0.779    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.419    -0.360 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.630     0.270    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.520     5.345    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.588     5.933    
                         clock uncertainty           -0.113     5.821    
    SLICE_X0Y47          FDPE (Recov_fdpe_C_PRE)     -0.534     5.287    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          5.287    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  5.017    

Slack (MET) :             5.017ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.419ns (39.960%)  route 0.630ns (60.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 5.345 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.640    -0.779    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.419    -0.360 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.630     0.270    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.520     5.345    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.588     5.933    
                         clock uncertainty           -0.113     5.821    
    SLICE_X0Y47          FDPE (Recov_fdpe_C_PRE)     -0.534     5.287    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          5.287    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  5.017    

Slack (MET) :             5.017ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.419ns (39.960%)  route 0.630ns (60.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 5.345 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.640    -0.779    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.419    -0.360 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.630     0.270    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.520     5.345    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.588     5.933    
                         clock uncertainty           -0.113     5.821    
    SLICE_X0Y47          FDPE (Recov_fdpe_C_PRE)     -0.534     5.287    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          5.287    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  5.017    

Slack (MET) :             5.017ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.419ns (39.960%)  route 0.630ns (60.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 5.345 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.779ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.664    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.864    -4.200 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.684    -2.515    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.419 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.640    -0.779    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.419    -0.360 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.630     0.270    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    H4                                                0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.095 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.257    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.128     2.128 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.605     3.734    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.825 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         1.520     5.345    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.588     5.933    
                         clock uncertainty           -0.113     5.821    
    SLICE_X0Y47          FDPE (Recov_fdpe_C_PRE)     -0.534     5.287    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          5.287    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  5.017    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.921%)  route 0.239ns (65.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.571    -0.555    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.128    -0.427 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.239    -0.189    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.840    -0.789    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.247    -0.542    
    SLICE_X0Y47          FDPE (Remov_fdpe_C_PRE)     -0.149    -0.691    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.691    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.921%)  route 0.239ns (65.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.571    -0.555    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.128    -0.427 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.239    -0.189    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.840    -0.789    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.247    -0.542    
    SLICE_X0Y47          FDPE (Remov_fdpe_C_PRE)     -0.149    -0.691    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.691    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.921%)  route 0.239ns (65.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.571    -0.555    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.128    -0.427 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.239    -0.189    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.840    -0.789    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.247    -0.542    
    SLICE_X0Y47          FDPE (Remov_fdpe_C_PRE)     -0.149    -0.691    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.691    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.921%)  route 0.239ns (65.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.276    -1.637 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.152    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.571    -0.555    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.128    -0.427 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.239    -0.189    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.867    clk_10/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.053    -2.186 r  clk_10/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.658    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.629 r  clk_10/inst/clkout1_buf/O
                         net (fo=341, routed)         0.840    -0.789    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.247    -0.542    
    SLICE_X0Y47          FDPE (Remov_fdpe_C_PRE)     -0.149    -0.691    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.691    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.503    





