verilog work "asds.v"
vhdl work "ad.vhd"
verilog work "adas.vf"
