JDF B
// Created by Version 2.0 
PROJECT Untitled
DESIGN untitled Normal
DEVKIT M4A5-64/32-10JC
ENTRY Pure VHDL
MODULE machina.vhd
MODSTYLE stateMachine1 Normal
MODULE clk_prescaler.vhd
MODSTYLE clk_prescaler Normal
SYNTHESIS_TOOL Synplify
SIMULATOR_TOOL ActiveHDL
TOPMODULE stateMachine1
