  Lattice Mapping Report File for Design Module 'gonogo_upduino_vhd_impl_1'

Target Vendor:        LATTICE
Target Device:        iCE40UP5KSG48
Target Performance:   High-Performance_1.2V

Mapper:    version Radiant Software (64-bit) 3.2.0.18.0
Mapped on: Fri Sep  2 16:30:45 2022

Design Information
------------------

Command line:   map -i gonogo_upduino_vhd_impl_1_syn.udb -pdc C:/Users/duodi/Doc
     uments/Personnel/electronique/fpga-cpld/lattice/gonogo-upduino-vhdl/gonogo_
     upduino_vhd/gonogo_upduino_vhd.pdc -o gonogo_upduino_vhd_impl_1_map.udb -mp
     gonogo_upduino_vhd_impl_1.mrp -hierrpt -gui

Design Summary
--------------

   Number of slice registers:  45 out of  5280 (1%)
   Number of I/O registers:      0 out of   117 (0%)
   Number of LUT4s:           106 out of  5280 (2%)
      Number of logic LUT4s:              74
      Number of ripple logic:             16 (32 LUT4s)
   Number of IO sites used:   19 out of 39 (49%)
      Number of IO sites used for general PIO: 17
      Number of IO sites used for I3C: 0 out of 2 (0%)
      (note: If I3C is not used, its site can be used as general PIO)
      Number of IO sites used for PIO+I3C: 17 out of 36 (47%)
      Number of IO sites used for OD+RGB IO buffers: 2 out of 3 (67%)
      (note: If RGB LED drivers are not used, sites can be used as OD outputs,
       see TN1288 iCE40 LED Driver Usage Guide)
      Number of IO sites used for PIO+I3C+OD+RGB: 19 out of 39 (49%)
   Number of DSPs:             0 out of 8 (0%)
   Number of I2Cs:             0 out of 2 (0%)
   Number of High Speed OSCs:  0 out of 1 (0%)
   Number of Low Speed OSCs:   0 out of 1 (0%)
   Number of RGB PWM:          0 out of 1 (0%)
   Number of RGB Drivers:      0 out of 1 (0%)
   Number of SCL FILTERs:      0 out of 2 (0%)
   Number of SRAMs:            0 out of 4 (0%)
   Number of WARMBOOTs:        0 out of 1 (0%)
   Number of SPIs:             0 out of 2 (0%)
   Number of EBRs:             0 out of 30 (0%)
   Number of PLLs:             0 out of 1 (0%)
   Number of Clocks:  1
      Net clk_c: 45 loads, 45 rising, 0 falling (Driver: Port clk)
   Number of Clock Enables:  5
      Net msecond_cntr_9__N_58: 11 loads, 11 SLICEs
      Net n314: 3 loads, 3 SLICEs
      Net second_cntr_5__N_65: 7 loads, 7 SLICEs
      Net n316: 3 loads, 3 SLICEs
      Net tick_cntr_max: 11 loads, 11 SLICEs
   Number of LSRs:  2
      Net msecond_cntr_9__N_26: 18 loads, 18 SLICEs
      Net pb0_N_84: 27 loads, 27 SLICEs
   Top 10 highest fanout non-clock nets:
      Net pb0_N_84: 27 loads
      Net msecond_cntr_9__N_26: 18 loads
      Net tick_cntr_max: 18 loads
      Net msecond_cntr_9__N_58: 12 loads

                                    Page 1





Design Summary (cont)
---------------------
      Net msecond_cntr_max: 12 loads
      Net usecond_cntr_max: 12 loads
      Net ledgonogo_c: 10 loads
      Net second_cntr_5__N_65: 9 loads
      Net second_cntr_max: 9 loads
      Net n314: 7 loads




   Number of warnings:  20
   Number of errors:    0

Design Errors/Warnings
----------------------

WARNING - map: Top module port 'sel_go' does not connect to anything.
WARNING - map: Top module port 'sel_nogo' does not connect to anything.
WARNING - map: Top module port 'sw_go[3]' does not connect to anything.
WARNING - map: Top module port 'sw_go[2]' does not connect to anything.
WARNING - map: Top module port 'sw_go[1]' does not connect to anything.
WARNING - map: Top module port 'sw_go[0]' does not connect to anything.
WARNING - map: Top module port 'sw_nogo[3]' does not connect to anything.
WARNING - map: Top module port 'sw_nogo[2]' does not connect to anything.
WARNING - map: Top module port 'sw_nogo[1]' does not connect to anything.
WARNING - map: Top module port 'sw_nogo[0]' does not connect to anything.
WARNING - map: Top module port 'sel_go' does not connect to anything.
WARNING - map: Top module port 'sel_nogo' does not connect to anything.
WARNING - map: Top module port 'sw_go[3]' does not connect to anything.
WARNING - map: Top module port 'sw_go[2]' does not connect to anything.
WARNING - map: Top module port 'sw_go[1]' does not connect to anything.
WARNING - map: Top module port 'sw_go[0]' does not connect to anything.
WARNING - map: Top module port 'sw_nogo[3]' does not connect to anything.
WARNING - map: Top module port 'sw_nogo[2]' does not connect to anything.
WARNING - map: Top module port 'sw_nogo[1]' does not connect to anything.
WARNING - map: Top module port 'sw_nogo[0]' does not connect to anything.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+-------+-------+-----------+
| IO Name             | Direction | Levelmode |  IO   |  IO   | Special   |
|                     |           |  IO_TYPE  |  REG  |  DDR  | IO Buffer |
+---------------------+-----------+-----------+-------+-------+-----------+
| pingonogo           | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| pinsecond           | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| a0                  | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| a1                  | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| a2                  | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| clk                 | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| pb0                 | INPUT     |           |       |       |           |

                                    Page 2





IO (PIO) Attributes (cont)
--------------------------
+---------------------+-----------+-----------+-------+-------+-----------+
| rpi_sel_go          | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| rpi_sel_nogo        | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| rpi_go[3]           | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| rpi_go[2]           | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| rpi_go[1]           | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| rpi_go[0]           | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| rpi_nogo[3]         | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| rpi_nogo[2]         | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| rpi_nogo[1]         | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| rpi_nogo[0]         | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| ledsecond           | OUTPUT    |           |       |       | OD        |
+---------------------+-----------+-----------+-------+-------+-----------+
| ledgonogo           | OUTPUT    |           |       |       | OD        |
+---------------------+-----------+-----------+-------+-------+-----------+

Run Time and Memory Usage
-------------------------

   Total CPU Time: 1 secs
   Total REAL Time: 2 secs
   Peak Memory Usage: 58 MB


























                                    Page 3


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995
     AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent
     Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems
     All rights reserved.
Copyright (c) 2002-2022 Lattice Semiconductor
     Corporation,  All rights reserved.
