{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": -0.0864954,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 0.597646,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 1.1865,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.772063,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.32434,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.772063,
	"finish__design__instance__count__class:buffer": 1347,
	"finish__design__instance__area__class:buffer": 2482.05,
	"finish__design__instance__count__class:clock_buffer": 446,
	"finish__design__instance__area__class:clock_buffer": 526.68,
	"finish__design__instance__count__class:timing_repair_buffer": 411,
	"finish__design__instance__area__class:timing_repair_buffer": 634.942,
	"finish__design__instance__count__class:inverter": 971,
	"finish__design__instance__area__class:inverter": 580.678,
	"finish__design__instance__count__class:clock_inverter": 113,
	"finish__design__instance__area__class:clock_inverter": 90.706,
	"finish__design__instance__count__class:timing_repair_inverter": 2,
	"finish__design__instance__area__class:timing_repair_inverter": 3.192,
	"finish__design__instance__count__class:sequential_cell": 1932,
	"finish__design__instance__area__class:sequential_cell": 10157.7,
	"finish__design__instance__count__class:multi_input_combinational_cell": 11444,
	"finish__design__instance__area__class:multi_input_combinational_cell": 19775.2,
	"finish__design__instance__count": 16666,
	"finish__design__instance__area": 34251.2,
	"finish__timing__setup__tns": -25.6974,
	"finish__timing__setup__ws": -0.194964,
	"finish__clock__skew__setup": 0.380035,
	"finish__clock__skew__hold": 0.380032,
	"finish__timing__drv__max_slew_limit": 0.308697,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": -0.167219,
	"finish__timing__drv__max_cap": 2,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 461,
	"finish__timing__drv__hold_violation_count": 24,
	"finish__power__internal__total": 0.0693497,
	"finish__power__switching__total": 0.0670099,
	"finish__power__leakage__total": 0.000799147,
	"finish__power__total": 0.137159,
	"finish__design__io": 264,
	"finish__design__die__area": 58044.9,
	"finish__design__core__area": 56796.3,
	"finish__design__instance__count": 17092,
	"finish__design__instance__area": 34364.5,
	"finish__design__instance__count__stdcell": 17092,
	"finish__design__instance__area__stdcell": 34364.5,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.605049,
	"finish__design__instance__utilization__stdcell": 0.605049,
	"finish__design__rows": 170,
	"finish__design__rows:FreePDK45_38x28_10R_NP_162NW_34O": 170,
	"finish__design__sites": 213520,
	"finish__design__sites:FreePDK45_38x28_10R_NP_162NW_34O": 213520,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}