Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 7b8533325ce342e881f340089964f0ea --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_clk_div_behav xil_defaultlib.tb_clk_div xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/yoon/xilinx/project_3_full/project_3_full.srcs/sources_1/imports/Desktop/text.v" Line 1. Module meta_harden doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/yoon/xilinx/project_3_full/project_3_full.srcs/sources_1/imports/Desktop/text.v" Line 1. Module meta_harden doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/yoon/xilinx/project_3_full/project_3_full.srcs/sources_1/imports/Desktop/text.v" Line 47. Module clk_div_100 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/yoon/xilinx/project_3_full/project_3_full.srcs/sources_1/imports/Desktop/text.v" Line 72. Module clk_div_1k doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/yoon/xilinx/project_3_full/project_3_full.srcs/sources_1/imports/Desktop/text.v" Line 72. Module clk_div_1k doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/yoon/xilinx/project_3_full/project_3_full.srcs/sources_1/imports/Desktop/text.v" Line 1. Module meta_harden doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/yoon/xilinx/project_3_full/project_3_full.srcs/sources_1/imports/Desktop/text.v" Line 1. Module meta_harden doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/yoon/xilinx/project_3_full/project_3_full.srcs/sources_1/imports/Desktop/text.v" Line 47. Module clk_div_100 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/yoon/xilinx/project_3_full/project_3_full.srcs/sources_1/imports/Desktop/text.v" Line 72. Module clk_div_1k doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/yoon/xilinx/project_3_full/project_3_full.srcs/sources_1/imports/Desktop/text.v" Line 72. Module clk_div_1k doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module xil_defaultlib.meta_harden
Compiling module xil_defaultlib.clk_div_100
Compiling module xil_defaultlib.clk_div_1k
Compiling module xil_defaultlib.tb_clk_div
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_clk_div_behav
