#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun Sep 10 00:23:51 2023
# Process ID: 27400
# Current directory: C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19604 C:\Users\12296\OneDrive\SelfLearning\Verilog\project\HUST-cpu\HUST-cpu.xpr
# Log file: C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/vivado.log
# Journal file: C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Program/Xilinx/Vivado/2020.2/data/ip'.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Sun Sep 10 00:30:50 2023] Launched synth_1...
Run output will be captured here: C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.runs/synth_1/runme.log
[Sun Sep 10 00:30:50 2023] Launched impl_1...
Run output will be captured here: C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 04 2020-05:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1015.168 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292746201A
open_hw_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2409.680 ; gain = 1394.512
set_property PROGRAM.FILE {C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.runs/impl_1/SCCPUonBoard.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.runs/impl_1/SCCPUonBoard.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Sun Sep 10 00:39:19 2023] Launched synth_1...
Run output will be captured here: C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.runs/synth_1/runme.log
[Sun Sep 10 00:39:19 2023] Launched impl_1...
Run output will be captured here: C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.runs/impl_1/SCCPUonBoard.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Sun Sep 10 00:50:01 2023] Launched synth_1...
Run output will be captured here: C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.runs/synth_1/runme.log
[Sun Sep 10 00:50:01 2023] Launched impl_1...
Run output will be captured here: C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Sun Sep 10 00:50:47 2023] Launched synth_1...
Run output will be captured here: C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.runs/synth_1/runme.log
[Sun Sep 10 00:50:47 2023] Launched impl_1...
Run output will be captured here: C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.runs/impl_1/SCCPUonBoard.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Sun Sep 10 00:56:41 2023] Launched synth_1...
Run output will be captured here: C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.runs/synth_1/runme.log
[Sun Sep 10 00:56:41 2023] Launched impl_1...
Run output will be captured here: C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.runs/impl_1/SCCPUonBoard.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property top PipelineCPUonBoard [current_fileset]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Sun Sep 10 01:05:23 2023] Launched synth_1...
Run output will be captured here: C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.runs/synth_1/runme.log
[Sun Sep 10 01:05:23 2023] Launched impl_1...
Run output will be captured here: C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.runs/impl_1/PipelineCPUonBoard.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: PipelineCPUonBoard
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
WARNING: [Synth 8-6901] identifier 'i' is used before its declaration [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/RegFile.v:18]
WARNING: [Synth 8-6901] identifier 'i' is used before its declaration [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/RegFile.v:18]
WARNING: [Synth 8-6901] identifier 'i' is used before its declaration [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/RegFile.v:18]
WARNING: [Synth 8-6901] identifier 'i' is used before its declaration [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/RegFile.v:18]
WARNING: [Synth 8-6901] identifier 'i' is used before its declaration [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/RegFile.v:19]
WARNING: [Synth 8-6901] identifier 'inWidth' is used before its declaration [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/bitExtend.v:4]
WARNING: [Synth 8-6901] identifier 'outWidth' is used before its declaration [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/bitExtend.v:5]
WARNING: [Synth 8-6901] identifier 'i' is used before its declaration [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/downRegfile.v:18]
WARNING: [Synth 8-6901] identifier 'i' is used before its declaration [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/downRegfile.v:18]
WARNING: [Synth 8-6901] identifier 'i' is used before its declaration [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/downRegfile.v:18]
WARNING: [Synth 8-6901] identifier 'i' is used before its declaration [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/downRegfile.v:18]
WARNING: [Synth 8-6901] identifier 'i' is used before its declaration [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/downRegfile.v:19]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3046.473 ; gain = 260.891
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'PipelineCPUonBoard' [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/PipelineCPUonBoard.v:3]
	Parameter clk_control bound to: 10000000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ClockDevide' [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/ClockDevide.v:1]
	Parameter delay bound to: 10000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ClockDevide' (1#1) [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/ClockDevide.v:1]
INFO: [Synth 8-6157] synthesizing module 'ClockDevide__parameterized0' [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/ClockDevide.v:1]
	Parameter delay bound to: 100000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ClockDevide__parameterized0' (1#1) [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/ClockDevide.v:1]
INFO: [Synth 8-6157] synthesizing module 'PipelineCPU' [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/PipelineCPU.v:3]
INFO: [Synth 8-251] PC:halted at xxxxxxxx [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/PipelineCPU.v:68]
INFO: [Synth 8-251] PC:Jump to branch [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/PipelineCPU.v:72]
INFO: [Synth 8-251] PC:next instruction [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/PipelineCPU.v:76]
INFO: [Synth 8-6157] synthesizing module 'IROM' [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/IROM.v:3]
	Parameter cntIns bound to: 219 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'risc-v-int.mem' is read successfully [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/IROM.v:13]
INFO: [Synth 8-6155] done synthesizing module 'IROM' (2#1) [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/IROM.v:3]
INFO: [Synth 8-6157] synthesizing module 'IF_ID_Interface' [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/IF-ID Interface.v:3]
INFO: [Synth 8-6155] done synthesizing module 'IF_ID_Interface' (3#1) [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/IF-ID Interface.v:3]
INFO: [Synth 8-6157] synthesizing module 'PipelineControler' [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/PipelineControler.v:3]
INFO: [Synth 8-251] IR:x [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/PipelineControler.v:82]
INFO: [Synth 8-251] R1:xx, EX_WR:xx, EX_RegWrite:x, ReadR1:x, EX Conflict R1: x [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/PipelineControler.v:83]
INFO: [Synth 8-251] R2:xx, EX_WR:xx, EX_RegWrite:x, ReadR2:x, EX Conflict R2: x [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/PipelineControler.v:84]
INFO: [Synth 8-251] R1:xx, MEM_WR:xx, MEM_RegWrite:x, ReadR1:x, MEM Conflict R1: x [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/PipelineControler.v:85]
INFO: [Synth 8-251] R2:xx, MEM_WR:xx, MEM_RegWrite:x, ReadR2:x, MEM Conflict R2: x [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/PipelineControler.v:86]
WARNING: [Synth 8-567] referenced signal 'R1' should be on the sensitivity list [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/PipelineControler.v:81]
WARNING: [Synth 8-567] referenced signal 'EX_WR' should be on the sensitivity list [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/PipelineControler.v:81]
WARNING: [Synth 8-567] referenced signal 'EX_RegWrite' should be on the sensitivity list [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/PipelineControler.v:81]
WARNING: [Synth 8-567] referenced signal 'ReadR1' should be on the sensitivity list [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/PipelineControler.v:81]
WARNING: [Synth 8-567] referenced signal 'EX_Conf_R1' should be on the sensitivity list [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/PipelineControler.v:81]
WARNING: [Synth 8-567] referenced signal 'R2' should be on the sensitivity list [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/PipelineControler.v:81]
WARNING: [Synth 8-567] referenced signal 'ReadR2' should be on the sensitivity list [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/PipelineControler.v:81]
WARNING: [Synth 8-567] referenced signal 'EX_Conf_R2' should be on the sensitivity list [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/PipelineControler.v:81]
WARNING: [Synth 8-567] referenced signal 'MEM_WR' should be on the sensitivity list [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/PipelineControler.v:81]
WARNING: [Synth 8-567] referenced signal 'MEM_RegWrite' should be on the sensitivity list [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/PipelineControler.v:81]
WARNING: [Synth 8-567] referenced signal 'MEM_Conf_R1' should be on the sensitivity list [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/PipelineControler.v:81]
WARNING: [Synth 8-567] referenced signal 'MEM_Conf_R2' should be on the sensitivity list [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/PipelineControler.v:81]
INFO: [Synth 8-6155] done synthesizing module 'PipelineControler' (4#1) [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/PipelineControler.v:3]
INFO: [Synth 8-6157] synthesizing module 'IRToImm' [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/IRToImm.v:3]
INFO: [Synth 8-6157] synthesizing module 'bitExtend' [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/bitExtend.v:3]
	Parameter inWidth bound to: 12 - type: integer 
	Parameter outWidth bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bitExtend' (5#1) [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/bitExtend.v:3]
INFO: [Synth 8-6157] synthesizing module 'bitExtend__parameterized0' [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/bitExtend.v:3]
	Parameter inWidth bound to: 13 - type: integer 
	Parameter outWidth bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bitExtend__parameterized0' (5#1) [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/bitExtend.v:3]
INFO: [Synth 8-6157] synthesizing module 'bitExtend__parameterized1' [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/bitExtend.v:3]
	Parameter inWidth bound to: 21 - type: integer 
	Parameter outWidth bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bitExtend__parameterized1' (5#1) [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/bitExtend.v:3]
INFO: [Synth 8-6155] done synthesizing module 'IRToImm' (6#1) [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/IRToImm.v:3]
INFO: [Synth 8-6157] synthesizing module 'downRegFile' [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/downRegfile.v:3]
INFO: [Synth 8-251] WE:x, WR:xx, RDin:xxxxxxxx [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/downRegfile.v:28]
INFO: [Synth 8-6155] done synthesizing module 'downRegFile' (7#1) [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/downRegfile.v:3]
INFO: [Synth 8-6157] synthesizing module 'ID_EX_Interface' [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/ID-EX Interface.v:3]
INFO: [Synth 8-6155] done synthesizing module 'ID_EX_Interface' (8#1) [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/ID-EX Interface.v:3]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/ALU.v:3]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (9#1) [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/ALU.v:3]
WARNING: [Synth 8-7071] port 'result2' of module 'ALU' is unconnected for instance 'alu' [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/PipelineCPU.v:257]
WARNING: [Synth 8-7023] instance 'alu' of module 'ALU' has 8 connections declared, but only 7 given [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/PipelineCPU.v:257]
INFO: [Synth 8-6157] synthesizing module 'EX_MEM_Interface' [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/EX-MEM Interface.v:3]
INFO: [Synth 8-6155] done synthesizing module 'EX_MEM_Interface' (10#1) [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/EX-MEM Interface.v:3]
INFO: [Synth 8-6157] synthesizing module 'RAM' [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/RAM.v:3]
INFO: [Synth 8-6155] done synthesizing module 'RAM' (11#1) [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/RAM.v:3]
INFO: [Synth 8-6157] synthesizing module 'MEM_WB_Interface' [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/MEM-WB Interface.v:3]
INFO: [Synth 8-6155] done synthesizing module 'MEM_WB_Interface' (12#1) [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/MEM-WB Interface.v:3]
INFO: [Synth 8-251] RDin: from memory [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/PipelineCPU.v:357]
INFO: [Synth 8-251] RDin: from PC+4 [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/PipelineCPU.v:361]
INFO: [Synth 8-251] RDin: from ALU [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/PipelineCPU.v:365]
INFO: [Synth 8-6155] done synthesizing module 'PipelineCPU' (13#1) [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/PipelineCPU.v:3]
INFO: [Synth 8-6157] synthesizing module 'LEDDisplay_32bit' [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/LEDDisplay_32bit.v:3]
INFO: [Synth 8-6157] synthesizing module 'Decoder3_8' [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/Decoder3_8.v:3]
INFO: [Synth 8-226] default block is never used [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/Decoder3_8.v:8]
INFO: [Synth 8-6155] done synthesizing module 'Decoder3_8' (14#1) [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/Decoder3_8.v:3]
INFO: [Synth 8-6157] synthesizing module 'getKBit' [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/getKBit.v:3]
INFO: [Synth 8-6155] done synthesizing module 'getKBit' (15#1) [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/getKBit.v:3]
INFO: [Synth 8-6157] synthesizing module 'Pattern' [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/Pattern.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Pattern' (16#1) [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/Pattern.v:1]
INFO: [Synth 8-6155] done synthesizing module 'LEDDisplay_32bit' (17#1) [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/LEDDisplay_32bit.v:3]
INFO: [Synth 8-251] LEDInfo:xxxxxxxx [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/PipelineCPUonBoard.v:56]
INFO: [Synth 8-6155] done synthesizing module 'PipelineCPUonBoard' (18#1) [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/PipelineCPUonBoard.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3102.523 ; gain = 316.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3122.441 ; gain = 336.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3122.441 ; gain = 336.859
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 3122.441 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/constrs_1/new/Nexys4DDR_Master.xdc]
WARNING: [Vivado 12-507] No nets matched 'BTNC_IBUF'. [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/constrs_1/new/Nexys4DDR_Master.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/constrs_1/new/Nexys4DDR_Master.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'BTNL_IBUF'. [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/constrs_1/new/Nexys4DDR_Master.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/constrs_1/new/Nexys4DDR_Master.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'BTNR_IBUF'. [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/constrs_1/new/Nexys4DDR_Master.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/constrs_1/new/Nexys4DDR_Master.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/constrs_1/new/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3239.898 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 3398.281 ; gain = 612.699
60 Infos, 29 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 3398.281 ; gain = 902.066
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPUonBoard_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.sim/sim_1/behav/xsim/risc-v-int.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.sim/sim_1/behav/xsim/risc-v-benchmark.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.sim/sim_1/behav/xsim/risc-v-benchmark-ccab.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPUonBoard_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/IROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/IRToImm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IRToImm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
WARNING: [VRFC 10-3380] identifier 'i' is used before its declaration [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/RegFile.v:18]
WARNING: [VRFC 10-3380] identifier 'i' is used before its declaration [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/RegFile.v:19]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/SingleCycleControler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycleControler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/SingleCycleCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycleCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/IntController.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IntController
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/SCCPUonBoard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCCPUonBoard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/ClockDevide.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClockDevide
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/bitExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bitExtend
WARNING: [VRFC 10-3380] identifier 'inWidth' is used before its declaration [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/bitExtend.v:4]
WARNING: [VRFC 10-3380] identifier 'outWidth' is used before its declaration [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/bitExtend.v:5]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/LEDDisplay_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LEDDisplay_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/Decoder3_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder3_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/getKBit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module getKBit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/Pattern.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pattern
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/downRegfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module downRegFile
WARNING: [VRFC 10-3380] identifier 'i' is used before its declaration [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/downRegfile.v:18]
WARNING: [VRFC 10-3380] identifier 'i' is used before its declaration [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/downRegfile.v:19]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/PipelineControler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PipelineControler
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/PipelineControler.v:89]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/PipelineCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PipelineCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/IF-ID Interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID_Interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/ID-EX Interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX_Interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/EX-MEM Interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM_Interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/MEM-WB Interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB_Interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/PipelineCPUonBoard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PipelineCPUonBoard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sim_1/new/CPUonBoard_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPUonBoard_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sim_1/new/ClockDevide_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClockDevide_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.sim/sim_1/behav/xsim'
"xelab -wto bf908ad7c10d4d2e9558d85faaf9ff55 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPUonBoard_tb_behav xil_defaultlib.CPUonBoard_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Program/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto bf908ad7c10d4d2e9558d85faaf9ff55 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPUonBoard_tb_behav xil_defaultlib.CPUonBoard_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'clk_CPU' on this module [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sim_1/new/CPUonBoard_tb.v:32]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 3420.703 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPUonBoard_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.sim/sim_1/behav/xsim/risc-v-int.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.sim/sim_1/behav/xsim/risc-v-benchmark.mem'
INFO: [SIM-utils-43] Exported 'C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.sim/sim_1/behav/xsim/risc-v-benchmark-ccab.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPUonBoard_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/IROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/IRToImm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IRToImm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
WARNING: [VRFC 10-3380] identifier 'i' is used before its declaration [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/RegFile.v:18]
WARNING: [VRFC 10-3380] identifier 'i' is used before its declaration [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/RegFile.v:19]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/SingleCycleControler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycleControler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/SingleCycleCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SingleCycleCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/IntController.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IntController
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/SCCPUonBoard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCCPUonBoard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/ClockDevide.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClockDevide
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/bitExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bitExtend
WARNING: [VRFC 10-3380] identifier 'inWidth' is used before its declaration [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/bitExtend.v:4]
WARNING: [VRFC 10-3380] identifier 'outWidth' is used before its declaration [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/bitExtend.v:5]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/LEDDisplay_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LEDDisplay_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/Decoder3_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder3_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/getKBit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module getKBit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/Pattern.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pattern
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/downRegfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module downRegFile
WARNING: [VRFC 10-3380] identifier 'i' is used before its declaration [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/downRegfile.v:18]
WARNING: [VRFC 10-3380] identifier 'i' is used before its declaration [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/downRegfile.v:19]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/PipelineControler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PipelineControler
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/PipelineControler.v:89]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/PipelineCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PipelineCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/IF-ID Interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID_Interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/ID-EX Interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX_Interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/EX-MEM Interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM_Interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/MEM-WB Interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB_Interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/PipelineCPUonBoard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PipelineCPUonBoard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sim_1/new/CPUonBoard_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPUonBoard_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sim_1/new/ClockDevide_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClockDevide_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.sim/sim_1/behav/xsim'
"xelab -wto bf908ad7c10d4d2e9558d85faaf9ff55 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPUonBoard_tb_behav xil_defaultlib.CPUonBoard_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Program/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto bf908ad7c10d4d2e9558d85faaf9ff55 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPUonBoard_tb_behav xil_defaultlib.CPUonBoard_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ClockDevide
Compiling module xil_defaultlib.IROM
Compiling module xil_defaultlib.IF_ID_Interface
Compiling module xil_defaultlib.PipelineControler
Compiling module xil_defaultlib.bitExtend(inWidth=12)
Compiling module xil_defaultlib.bitExtend(inWidth=13)
Compiling module xil_defaultlib.bitExtend(inWidth=21)
Compiling module xil_defaultlib.IRToImm
Compiling module xil_defaultlib.downRegFile
Compiling module xil_defaultlib.ID_EX_Interface
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX_MEM_Interface
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.MEM_WB_Interface
Compiling module xil_defaultlib.PipelineCPU
Compiling module xil_defaultlib.Decoder3_8
Compiling module xil_defaultlib.getKBit
Compiling module xil_defaultlib.Pattern
Compiling module xil_defaultlib.LEDDisplay_32bit
Compiling module xil_defaultlib.PipelineCPUonBoard(clk_control=1...
Compiling module xil_defaultlib.CPUonBoard_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPUonBoard_tb_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.sim/sim_1/behav/xsim/xsim.dir/CPUonBoard_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Sep 10 01:33:13 2023...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 3430.367 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPUonBoard_tb_behav -key {Behavioral:sim_1:Functional:CPUonBoard_tb} -tclbatch {CPUonBoard_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source CPUonBoard_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WE:0, WR:00, RDin:xxxxxxxx
IR:         0
R1:xX, EX_WR:00, EX_RegWrite:0, ReadR1:x, EX Conflict R1: 0
R2:0X, EX_WR:00, EX_RegWrite:0, ReadR2:x, EX Conflict R2: 0
R1:xX, MEM_WR:00, MEM_RegWrite:0, ReadR1:x, MEM Conflict R1: 0
R2:0X, MEM_WR:00, MEM_RegWrite:0, ReadR2:x, MEM Conflict R2: 0
RDin: from ALU
PC:next instruction
LEDInfo:xxxxxxxx
IR:2097152275
R1:00, EX_WR:00, EX_RegWrite:0, ReadR1:0, EX Conflict R1: 0
R2:10, EX_WR:00, EX_RegWrite:0, ReadR2:0, EX Conflict R2: 0
R1:00, MEM_WR:00, MEM_RegWrite:0, ReadR1:0, MEM Conflict R1: 0
R2:10, MEM_WR:00, MEM_RegWrite:0, ReadR2:0, MEM Conflict R2: 0
RDin: from ALU
WE:0, WR:00, RDin:00000000
PC:next instruction
LEDInfo:xxxxxxxx
IR:   1049619
R1:00, EX_WR:02, EX_RegWrite:1, ReadR1:1, EX Conflict R1: 0
R2:01, EX_WR:02, EX_RegWrite:1, ReadR2:0, EX Conflict R2: 0
R1:00, MEM_WR:00, MEM_RegWrite:0, ReadR1:1, MEM Conflict R1: 0
R2:01, MEM_WR:00, MEM_RegWrite:0, ReadR2:0, MEM Conflict R2: 0
WE:0, WR:00, RDin:00000000
PC:next instruction
LEDInfo:xxxxxxxx
IR:  32774547
R1:08, EX_WR:08, EX_RegWrite:1, ReadR1:1, EX Conflict R1: 1
R2:1f, EX_WR:08, EX_RegWrite:1, ReadR2:0, EX Conflict R2: 0
R1:08, MEM_WR:02, MEM_RegWrite:1, ReadR1:1, MEM Conflict R1: 0
R2:1f, MEM_WR:02, MEM_RegWrite:1, ReadR2:0, MEM Conflict R2: 0
WE:0, WR:00, RDin:00000000
PC:next instruction
LEDInfo:xxxxxxxx
IR:1106893203
R1:13, EX_WR:13, EX_RegWrite:1, ReadR1:1, EX Conflict R1: 1
R2:1f, EX_WR:13, EX_RegWrite:1, ReadR2:0, EX Conflict R2: 0
R1:13, MEM_WR:08, MEM_RegWrite:1, ReadR1:1, MEM Conflict R1: 0
R2:1f, MEM_WR:08, MEM_RegWrite:1, ReadR2:0, MEM Conflict R2: 0
RDin: from ALU
WE:1, WR:02, RDin:000007d0
PC:next instruction
LEDInfo:xxxxxxxx
IR:      1075
R1:00, EX_WR:13, EX_RegWrite:1, ReadR1:1, EX Conflict R1: 1
R2:00, EX_WR:13, EX_RegWrite:1, ReadR2:0, EX Conflict R2: 0
R1:00, MEM_WR:13, MEM_RegWrite:1, ReadR1:1, MEM Conflict R1: 0
R2:00, MEM_WR:13, MEM_RegWrite:1, ReadR2:0, MEM Conflict R2: 0
RDin: from ALU
WE:1, WR:08, RDin:00000001
PC:next instruction
LEDInfo:xxxxxxxx
IR:  12585235
R1:00, EX_WR:08, EX_RegWrite:1, ReadR1:1, EX Conflict R1: 0
R2:0c, EX_WR:08, EX_RegWrite:1, ReadR2:1, EX Conflict R2: 0
R1:00, MEM_WR:13, MEM_RegWrite:1, ReadR1:1, MEM Conflict R1: 0
R2:0c, MEM_WR:13, MEM_RegWrite:1, ReadR2:1, MEM Conflict R2: 0
RDin: from ALU
WE:1, WR:13, RDin:X0000000
PC:next instruction
LEDInfo:xxxxxxxx
IR:   8391443
R1:00, EX_WR:12, EX_RegWrite:1, ReadR1:1, EX Conflict R1: 0
R2:08, EX_WR:12, EX_RegWrite:1, ReadR2:0, EX Conflict R2: 0
R1:00, MEM_WR:08, MEM_RegWrite:1, ReadR1:1, MEM Conflict R1: 0
R2:08, MEM_WR:08, MEM_RegWrite:1, ReadR2:0, MEM Conflict R2: 1
RDin: from ALU
WE:1, WR:13, RDin:00000000
PC:next instruction
LEDInfo:xxxxxxxx
IR:   1311763
R1:08, EX_WR:16, EX_RegWrite:1, ReadR1:1, EX Conflict R1: 0
R2:01, EX_WR:16, EX_RegWrite:1, ReadR2:0, EX Conflict R2: 0
R1:08, MEM_WR:12, MEM_RegWrite:1, ReadR1:1, MEM Conflict R1: 0
R2:01, MEM_WR:12, MEM_RegWrite:1, ReadR2:0, MEM Conflict R2: 0
RDin: from ALU
WE:1, WR:08, RDin:00000000
PC:next instruction
LEDInfo:xxxxxxxx
IR:  16020499
R1:08, EX_WR:08, EX_RegWrite:1, ReadR1:1, EX Conflict R1: 1
R2:0f, EX_WR:08, EX_RegWrite:1, ReadR2:0, EX Conflict R2: 0
R1:08, MEM_WR:16, MEM_RegWrite:1, ReadR1:1, MEM Conflict R1: 0
R2:0f, MEM_WR:16, MEM_RegWrite:1, ReadR2:0, MEM Conflict R2: 0
RDin: from ALU
WE:1, WR:12, RDin:0000000c
PC:next instruction
LEDInfo:xxxxxxxx
IR:   8389267
R1:00, EX_WR:08, EX_RegWrite:1, ReadR1:1, EX Conflict R1: 1
R2:08, EX_WR:08, EX_RegWrite:1, ReadR2:0, EX Conflict R2: 0
R1:00, MEM_WR:08, MEM_RegWrite:1, ReadR1:1, MEM Conflict R1: 0
R2:08, MEM_WR:08, MEM_RegWrite:1, ReadR2:0, MEM Conflict R2: 1
RDin: from ALU
WE:1, WR:16, RDin:00000008
PC:next instruction
LEDInfo:xxxxxxxx
IR:   1049363
R1:00, EX_WR:05, EX_RegWrite:1, ReadR1:1, EX Conflict R1: 0
R2:01, EX_WR:05, EX_RegWrite:1, ReadR2:0, EX Conflict R2: 0
R1:00, MEM_WR:08, MEM_RegWrite:1, ReadR1:1, MEM Conflict R1: 0
R2:01, MEM_WR:08, MEM_RegWrite:1, ReadR2:0, MEM Conflict R2: 1
RDin: from ALU
WE:1, WR:08, RDin:00000001
PC:next instruction
LEDInfo:xxxxxxxx
IR:   4823443
R1:13, EX_WR:06, EX_RegWrite:1, ReadR1:1, EX Conflict R1: 0
R2:04, EX_WR:06, EX_RegWrite:1, ReadR2:0, EX Conflict R2: 0
R1:13, MEM_WR:05, MEM_RegWrite:1, ReadR1:1, MEM Conflict R1: 0
R2:04, MEM_WR:05, MEM_RegWrite:1, ReadR2:0, MEM Conflict R2: 0
RDin: from ALU
WE:1, WR:08, RDin:0000000x
PC:next instruction
LEDInfo:xxxxxxxx
IR:   9038259
R1:13, EX_WR:13, EX_RegWrite:1, ReadR1:1, EX Conflict R1: 1
R2:08, EX_WR:13, EX_RegWrite:1, ReadR2:0, EX Conflict R2: 0
R1:13, MEM_WR:06, MEM_RegWrite:1, ReadR1:1, MEM Conflict R1: 0
R2:08, MEM_WR:06, MEM_RegWrite:1, ReadR2:0, MEM Conflict R2: 0
RDin: from ALU
WE:1, WR:05, RDin:00000008
PC:next instruction
LEDInfo:xxxxxxxx
IR:  19924275
R1:00, EX_WR:13, EX_RegWrite:1, ReadR1:1, EX Conflict R1: 1
R2:13, EX_WR:13, EX_RegWrite:1, ReadR2:1, EX Conflict R2: 0
R1:00, MEM_WR:13, MEM_RegWrite:1, ReadR1:1, MEM Conflict R1: 0
R2:13, MEM_WR:13, MEM_RegWrite:1, ReadR2:1, MEM Conflict R2: 1
RDin: from ALU
WE:1, WR:06, RDin:00000001
PC:next instruction
LEDInfo:xxxxxxxx
IR:  35653779
R1:00, EX_WR:0a, EX_RegWrite:1, ReadR1:1, EX Conflict R1: 0
R2:02, EX_WR:0a, EX_RegWrite:1, ReadR2:1, EX Conflict R2: 0
R1:00, MEM_WR:13, MEM_RegWrite:1, ReadR1:1, MEM Conflict R1: 0
R2:02, MEM_WR:13, MEM_RegWrite:1, ReadR2:1, MEM Conflict R2: 1
RDin: from ALU
WE:1, WR:13, RDin:00000000
PC:next instruction
LEDInfo:xxxxxxxx
IR:       115
R1:00, EX_WR:11, EX_RegWrite:1, ReadR1:1, EX Conflict R1: 0
R2:00, EX_WR:11, EX_RegWrite:1, ReadR2:0, EX Conflict R2: 0
R1:00, MEM_WR:0a, MEM_RegWrite:1, ReadR1:1, MEM Conflict R1: 0
R2:00, MEM_WR:0a, MEM_RegWrite:1, ReadR2:0, MEM Conflict R2: 0
RDin: from ALU
Controler in ecall:
EX Conflict:(0,0), EX Load:0
MEM Conflict:(0,0), MEM Load:0
Controler in ecall:
EX Conflict:(1,0), EX Load:0
MEM Conflict:(0,1), MEM Load:0
WE:1, WR:13, RDin:0000xxxx
PC:next instruction
LEDInfo:xxxxxxxx
IR:1080197811
R1:11, EX_WR:00, EX_RegWrite:0, ReadR1:1, EX Conflict R1: 0
R2:0a, EX_WR:00, EX_RegWrite:0, ReadR2:1, EX Conflict R2: 0
R1:11, MEM_WR:11, MEM_RegWrite:1, ReadR1:1, MEM Conflict R1: 1
R2:0a, MEM_WR:11, MEM_RegWrite:1, ReadR2:1, MEM Conflict R2: 0
RDin: from ALU
WE:1, WR:0a, RDin:xxxxxxxx
PC:next instruction
LEDInfo:xxxxxxxx
IR:4261582051
R1:05, EX_WR:05, EX_RegWrite:1, ReadR1:1, EX Conflict R1: 1
R2:00, EX_WR:05, EX_RegWrite:1, ReadR2:1, EX Conflict R2: 0
R1:05, MEM_WR:00, MEM_RegWrite:0, ReadR1:1, MEM Conflict R1: 0
R2:00, MEM_WR:00, MEM_RegWrite:0, ReadR2:1, MEM Conflict R2: 0
RDin: from ALU
WE:1, WR:11, RDin:00000022
PC:next instruction
LEDInfo:xxxxxxxx
IR:   1311763
R1:08, EX_WR:09, EX_RegWrite:0, ReadR1:1, EX Conflict R1: 0
R2:01, EX_WR:09, EX_RegWrite:0, ReadR2:1, EX Conflict R2: 0
R1:08, MEM_WR:05, MEM_RegWrite:1, ReadR1:1, MEM Conflict R1: 0
R2:01, MEM_WR:05, MEM_RegWrite:1, ReadR2:1, MEM Conflict R2: 0
RDin: from ALU
WE:0, WR:00, RDin:000XxxxX
PC:next instruction
LEDInfo:xxxxxxxx
IR:  15732627
R1:00, EX_WR:08, EX_RegWrite:1, ReadR1:1, EX Conflict R1: 0
R2:0f, EX_WR:08, EX_RegWrite:1, ReadR2:0, EX Conflict R2: 0
R1:00, MEM_WR:09, MEM_RegWrite:0, ReadR1:1, MEM Conflict R1: 0
R2:0f, MEM_WR:09, MEM_RegWrite:0, ReadR2:0, MEM Conflict R2: 0
RDin: from ALU
WE:1, WR:05, RDin:00000007
PC:next instruction
LEDInfo:xxxxxxxx
IR:  32797747
R1:08, EX_WR:1f, EX_RegWrite:1, ReadR1:1, EX Conflict R1: 0
R2:1f, EX_WR:1f, EX_RegWrite:1, ReadR2:0, EX Conflict R2: 1
R1:08, MEM_WR:08, MEM_RegWrite:1, ReadR1:1, MEM Conflict R1: 1
R2:1f, MEM_WR:08, MEM_RegWrite:1, ReadR2:0, MEM Conflict R2: 0
RDin: from ALU
WE:0, WR:09, RDin:0000xxxx
PC:next instruction
LEDInfo:xxxxxxxx
IR:  29627411
R1:08, EX_WR:08, EX_RegWrite:1, ReadR1:1, EX Conflict R1: 1
R2:1c, EX_WR:08, EX_RegWrite:1, ReadR2:1, EX Conflict R2: 0
R1:08, MEM_WR:1f, MEM_RegWrite:1, ReadR1:1, MEM Conflict R1: 0
R2:1c, MEM_WR:1f, MEM_RegWrite:1, ReadR2:1, MEM Conflict R2: 0
RDin: from ALU
WE:1, WR:08, RDin:xxxxxxxx
PC:next instruction
LEDInfo:xxxxxxxx
IR:   8389267
R1:00, EX_WR:08, EX_RegWrite:1, ReadR1:1, EX Conflict R1: 1
R2:08, EX_WR:08, EX_RegWrite:1, ReadR2:0, EX Conflict R2: 0
R1:00, MEM_WR:08, MEM_RegWrite:1, ReadR1:1, MEM Conflict R1: 0
R2:08, MEM_WR:08, MEM_RegWrite:1, ReadR2:0, MEM Conflict R2: 1
RDin: from ALU
WE:1, WR:1f, RDin:0000000f
PC:next instruction
LEDInfo:xxxxxxxx
IR:   1049363
R1:00, EX_WR:05, EX_RegWrite:1, ReadR1:1, EX Conflict R1: 0
R2:01, EX_WR:05, EX_RegWrite:1, ReadR2:0, EX Conflict R2: 0
R1:00, MEM_WR:08, MEM_RegWrite:1, ReadR1:1, MEM Conflict R1: 0
R2:01, MEM_WR:08, MEM_RegWrite:1, ReadR2:0, MEM Conflict R2: 1
RDin: from ALU
WE:1, WR:08, RDin:0000xxxx
PC:next instruction
LEDInfo:xxxxxxxx
IR:   4839827
R1:13, EX_WR:06, EX_RegWrite:1, ReadR1:1, EX Conflict R1: 0
R2:04, EX_WR:06, EX_RegWrite:1, ReadR2:0, EX Conflict R2: 0
R1:13, MEM_WR:05, MEM_RegWrite:1, ReadR1:1, MEM Conflict R1: 0
R2:04, MEM_WR:05, MEM_RegWrite:1, ReadR2:0, MEM Conflict R2: 0
RDin: from ALU
WE:1, WR:08, RDin:x0000000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPUonBoard_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:20 . Memory (MB): peak = 3494.414 ; gain = 64.047
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Sun Sep 10 01:35:53 2023] Launched synth_1...
Run output will be captured here: C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.runs/synth_1/runme.log
[Sun Sep 10 01:35:53 2023] Launched impl_1...
Run output will be captured here: C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.runs/impl_1/PipelineCPUonBoard.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Sun Sep 10 01:38:27 2023] Launched synth_1...
Run output will be captured here: C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.runs/synth_1/runme.log
[Sun Sep 10 01:38:27 2023] Launched impl_1...
Run output will be captured here: C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Sun Sep 10 01:40:05 2023] Launched synth_1...
Run output will be captured here: C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.runs/synth_1/runme.log
[Sun Sep 10 01:40:05 2023] Launched impl_1...
Run output will be captured here: C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.runs/impl_1/PipelineCPUonBoard.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Sun Sep 10 01:47:56 2023] Launched synth_1...
Run output will be captured here: C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.runs/synth_1/runme.log
[Sun Sep 10 01:47:56 2023] Launched impl_1...
Run output will be captured here: C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.runs/impl_1/PipelineCPUonBoard.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Sun Sep 10 01:51:54 2023] Launched synth_1...
Run output will be captured here: C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.runs/synth_1/runme.log
[Sun Sep 10 01:51:54 2023] Launched impl_1...
Run output will be captured here: C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.runs/impl_1/PipelineCPUonBoard.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Sun Sep 10 02:02:13 2023] Launched synth_1...
Run output will be captured here: C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.runs/synth_1/runme.log
[Sun Sep 10 02:02:13 2023] Launched impl_1...
Run output will be captured here: C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.runs/impl_1/PipelineCPUonBoard.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
add_files -norecurse C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/LHU.mem
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Sun Sep 10 02:10:14 2023] Launched synth_1...
Run output will be captured here: C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.runs/synth_1/runme.log
[Sun Sep 10 02:10:14 2023] Launched impl_1...
Run output will be captured here: C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.runs/impl_1/PipelineCPUonBoard.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property top SCCPUonBoard [current_fileset]
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Sun Sep 10 02:16:12 2023] Launched synth_1...
Run output will be captured here: C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.runs/synth_1/runme.log
[Sun Sep 10 02:16:12 2023] Launched impl_1...
Run output will be captured here: C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.runs/impl_1/SCCPUonBoard.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Sun Sep 10 02:22:32 2023] Launched synth_1...
Run output will be captured here: C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.runs/synth_1/runme.log
[Sun Sep 10 02:22:32 2023] Launched impl_1...
Run output will be captured here: C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.runs/impl_1/SCCPUonBoard.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.runs/synth_1

set_property top PipelineCPUonBoard [current_fileset]
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Sun Sep 10 02:28:06 2023] Launched synth_1...
Run output will be captured here: C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.runs/synth_1/runme.log
[Sun Sep 10 02:28:06 2023] Launched impl_1...
Run output will be captured here: C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.runs/impl_1/PipelineCPUonBoard.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
refresh_design
WARNING: [Synth 8-6901] identifier 'i' is used before its declaration [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/RegFile.v:18]
WARNING: [Synth 8-6901] identifier 'i' is used before its declaration [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/RegFile.v:18]
WARNING: [Synth 8-6901] identifier 'i' is used before its declaration [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/RegFile.v:18]
WARNING: [Synth 8-6901] identifier 'i' is used before its declaration [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/RegFile.v:18]
WARNING: [Synth 8-6901] identifier 'i' is used before its declaration [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/RegFile.v:19]
WARNING: [Synth 8-6901] identifier 'inWidth' is used before its declaration [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/bitExtend.v:4]
WARNING: [Synth 8-6901] identifier 'outWidth' is used before its declaration [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/bitExtend.v:5]
WARNING: [Synth 8-6901] identifier 'i' is used before its declaration [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/downRegfile.v:18]
WARNING: [Synth 8-6901] identifier 'i' is used before its declaration [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/downRegfile.v:18]
WARNING: [Synth 8-6901] identifier 'i' is used before its declaration [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/downRegfile.v:18]
WARNING: [Synth 8-6901] identifier 'i' is used before its declaration [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/downRegfile.v:18]
WARNING: [Synth 8-6901] identifier 'i' is used before its declaration [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/downRegfile.v:19]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3580.133 ; gain = 33.582
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'PipelineCPUonBoard' [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/PipelineCPUonBoard.v:3]
	Parameter clk_control bound to: 5000000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ClockDevide' [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/ClockDevide.v:1]
	Parameter delay bound to: 5000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ClockDevide' (1#1) [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/ClockDevide.v:1]
INFO: [Synth 8-6157] synthesizing module 'ClockDevide__parameterized0' [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/ClockDevide.v:1]
	Parameter delay bound to: 100000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ClockDevide__parameterized0' (1#1) [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/ClockDevide.v:1]
INFO: [Synth 8-6157] synthesizing module 'PipelineCPU' [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/PipelineCPU.v:3]
INFO: [Synth 8-251] PC:halted at xxxxxxxx [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/PipelineCPU.v:64]
INFO: [Synth 8-251] PC:Jump to branch [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/PipelineCPU.v:68]
INFO: [Synth 8-251] PC:next instruction [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/PipelineCPU.v:72]
INFO: [Synth 8-6157] synthesizing module 'IROM' [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/IROM.v:3]
	Parameter cntIns bound to: 300 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'LHU.mem' is read successfully [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/IROM.v:13]
INFO: [Synth 8-6155] done synthesizing module 'IROM' (2#1) [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/IROM.v:3]
INFO: [Synth 8-6157] synthesizing module 'IF_ID_Interface' [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/IF-ID Interface.v:3]
INFO: [Synth 8-6155] done synthesizing module 'IF_ID_Interface' (3#1) [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/IF-ID Interface.v:3]
INFO: [Synth 8-6157] synthesizing module 'PipelineControler' [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/PipelineControler.v:3]
INFO: [Synth 8-251] IR:x [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/PipelineControler.v:82]
INFO: [Synth 8-251] R1:xx, EX_WR:xx, EX_RegWrite:x, ReadR1:x, EX Conflict R1: x [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/PipelineControler.v:83]
INFO: [Synth 8-251] R2:xx, EX_WR:xx, EX_RegWrite:x, ReadR2:x, EX Conflict R2: x [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/PipelineControler.v:84]
INFO: [Synth 8-251] R1:xx, MEM_WR:xx, MEM_RegWrite:x, ReadR1:x, MEM Conflict R1: x [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/PipelineControler.v:85]
INFO: [Synth 8-251] R2:xx, MEM_WR:xx, MEM_RegWrite:x, ReadR2:x, MEM Conflict R2: x [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/PipelineControler.v:86]
WARNING: [Synth 8-567] referenced signal 'R1' should be on the sensitivity list [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/PipelineControler.v:81]
WARNING: [Synth 8-567] referenced signal 'EX_WR' should be on the sensitivity list [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/PipelineControler.v:81]
WARNING: [Synth 8-567] referenced signal 'EX_RegWrite' should be on the sensitivity list [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/PipelineControler.v:81]
WARNING: [Synth 8-567] referenced signal 'ReadR1' should be on the sensitivity list [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/PipelineControler.v:81]
WARNING: [Synth 8-567] referenced signal 'EX_Conf_R1' should be on the sensitivity list [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/PipelineControler.v:81]
WARNING: [Synth 8-567] referenced signal 'R2' should be on the sensitivity list [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/PipelineControler.v:81]
WARNING: [Synth 8-567] referenced signal 'ReadR2' should be on the sensitivity list [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/PipelineControler.v:81]
WARNING: [Synth 8-567] referenced signal 'EX_Conf_R2' should be on the sensitivity list [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/PipelineControler.v:81]
WARNING: [Synth 8-567] referenced signal 'MEM_WR' should be on the sensitivity list [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/PipelineControler.v:81]
WARNING: [Synth 8-567] referenced signal 'MEM_RegWrite' should be on the sensitivity list [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/PipelineControler.v:81]
WARNING: [Synth 8-567] referenced signal 'MEM_Conf_R1' should be on the sensitivity list [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/PipelineControler.v:81]
WARNING: [Synth 8-567] referenced signal 'MEM_Conf_R2' should be on the sensitivity list [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/PipelineControler.v:81]
INFO: [Synth 8-251] Controler in ecall: [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/PipelineControler.v:109]
INFO: [Synth 8-251] EX Conflict:(x,x), EX Load:x [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/PipelineControler.v:110]
INFO: [Synth 8-251] MEM Conflict:(x,x), MEM Load:x [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/PipelineControler.v:111]
INFO: [Synth 8-6155] done synthesizing module 'PipelineControler' (4#1) [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/PipelineControler.v:3]
INFO: [Synth 8-6157] synthesizing module 'IRToImm' [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/IRToImm.v:3]
INFO: [Synth 8-6157] synthesizing module 'bitExtend' [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/bitExtend.v:3]
	Parameter inWidth bound to: 12 - type: integer 
	Parameter outWidth bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bitExtend' (5#1) [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/bitExtend.v:3]
INFO: [Synth 8-6157] synthesizing module 'bitExtend__parameterized0' [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/bitExtend.v:3]
	Parameter inWidth bound to: 13 - type: integer 
	Parameter outWidth bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bitExtend__parameterized0' (5#1) [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/bitExtend.v:3]
INFO: [Synth 8-6157] synthesizing module 'bitExtend__parameterized1' [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/bitExtend.v:3]
	Parameter inWidth bound to: 21 - type: integer 
	Parameter outWidth bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bitExtend__parameterized1' (5#1) [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/bitExtend.v:3]
INFO: [Synth 8-6155] done synthesizing module 'IRToImm' (6#1) [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/IRToImm.v:3]
INFO: [Synth 8-6157] synthesizing module 'downRegFile' [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/downRegfile.v:3]
INFO: [Synth 8-251] WE:x, WR:xx, RDin:xxxxxxxx [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/downRegfile.v:28]
INFO: [Synth 8-6155] done synthesizing module 'downRegFile' (7#1) [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/downRegfile.v:3]
INFO: [Synth 8-6157] synthesizing module 'ID_EX_Interface' [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/ID-EX Interface.v:3]
INFO: [Synth 8-6155] done synthesizing module 'ID_EX_Interface' (8#1) [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/ID-EX Interface.v:3]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/ALU.v:3]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (9#1) [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/ALU.v:3]
WARNING: [Synth 8-7071] port 'result2' of module 'ALU' is unconnected for instance 'alu' [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/PipelineCPU.v:254]
WARNING: [Synth 8-7023] instance 'alu' of module 'ALU' has 8 connections declared, but only 7 given [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/PipelineCPU.v:254]
INFO: [Synth 8-6157] synthesizing module 'EX_MEM_Interface' [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/EX-MEM Interface.v:3]
INFO: [Synth 8-6155] done synthesizing module 'EX_MEM_Interface' (10#1) [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/EX-MEM Interface.v:3]
INFO: [Synth 8-6157] synthesizing module 'RAM' [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/RAM.v:3]
INFO: [Synth 8-6155] done synthesizing module 'RAM' (11#1) [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/RAM.v:3]
INFO: [Synth 8-6157] synthesizing module 'MEM_WB_Interface' [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/MEM-WB Interface.v:3]
INFO: [Synth 8-6155] done synthesizing module 'MEM_WB_Interface' (12#1) [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/MEM-WB Interface.v:3]
INFO: [Synth 8-251] RDin: from memory [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/PipelineCPU.v:357]
INFO: [Synth 8-251] RDin: from PC+4 [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/PipelineCPU.v:361]
INFO: [Synth 8-251] RDin: from ALU [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/PipelineCPU.v:365]
INFO: [Synth 8-6155] done synthesizing module 'PipelineCPU' (13#1) [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/PipelineCPU.v:3]
INFO: [Synth 8-6157] synthesizing module 'LEDDisplay_32bit' [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/LEDDisplay_32bit.v:3]
INFO: [Synth 8-6157] synthesizing module 'Decoder3_8' [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/Decoder3_8.v:3]
INFO: [Synth 8-226] default block is never used [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/Decoder3_8.v:8]
INFO: [Synth 8-6155] done synthesizing module 'Decoder3_8' (14#1) [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/Decoder3_8.v:3]
INFO: [Synth 8-6157] synthesizing module 'getKBit' [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/getKBit.v:3]
INFO: [Synth 8-6155] done synthesizing module 'getKBit' (15#1) [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/getKBit.v:3]
INFO: [Synth 8-6157] synthesizing module 'Pattern' [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/Pattern.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Pattern' (16#1) [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/Pattern.v:1]
INFO: [Synth 8-6155] done synthesizing module 'LEDDisplay_32bit' (17#1) [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/LEDDisplay_32bit.v:3]
INFO: [Synth 8-251] LEDInfo:xxxxxxxx [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/PipelineCPUonBoard.v:59]
INFO: [Synth 8-6155] done synthesizing module 'PipelineCPUonBoard' (18#1) [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/PipelineCPUonBoard.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3618.883 ; gain = 72.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3641.789 ; gain = 95.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3641.789 ; gain = 95.238
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 3662.191 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/constrs_1/new/Nexys4DDR_Master.xdc]
WARNING: [Vivado 12-507] No nets matched 'BTNC_IBUF'. [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/constrs_1/new/Nexys4DDR_Master.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/constrs_1/new/Nexys4DDR_Master.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'BTNL_IBUF'. [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/constrs_1/new/Nexys4DDR_Master.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/constrs_1/new/Nexys4DDR_Master.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'BTNR_IBUF'. [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/constrs_1/new/Nexys4DDR_Master.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/constrs_1/new/Nexys4DDR_Master.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/constrs_1/new/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 3687.684 ; gain = 141.133
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Sun Sep 10 02:33:15 2023] Launched synth_1...
Run output will be captured here: C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.runs/synth_1/runme.log
[Sun Sep 10 02:33:15 2023] Launched impl_1...
Run output will be captured here: C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.runs/impl_1/PipelineCPUonBoard.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Sun Sep 10 02:36:56 2023] Launched synth_1...
Run output will be captured here: C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.runs/synth_1/runme.log
[Sun Sep 10 02:36:56 2023] Launched impl_1...
Run output will be captured here: C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Sun Sep 10 02:39:19 2023] Launched synth_1...
Run output will be captured here: C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.runs/synth_1/runme.log
[Sun Sep 10 02:39:19 2023] Launched impl_1...
Run output will be captured here: C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.runs/impl_1/PipelineCPUonBoard.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Sun Sep 10 10:49:12 2023] Launched synth_1...
Run output will be captured here: C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.runs/synth_1/runme.log
[Sun Sep 10 10:49:12 2023] Launched impl_1...
Run output will be captured here: C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.runs/impl_1/PipelineCPUonBoard.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Sun Sep 10 10:51:53 2023] Launched synth_1...
Run output will be captured here: C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.runs/synth_1/runme.log
[Sun Sep 10 10:51:53 2023] Launched impl_1...
Run output will be captured here: C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.runs/impl_1/PipelineCPUonBoard.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Sun Sep 10 11:38:03 2023] Launched synth_1...
Run output will be captured here: C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.runs/synth_1/runme.log
[Sun Sep 10 11:38:03 2023] Launched impl_1...
Run output will be captured here: C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.runs/impl_1/PipelineCPUonBoard.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Sun Sep 10 11:44:21 2023] Launched synth_1...
Run output will be captured here: C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.runs/synth_1/runme.log
[Sun Sep 10 11:44:21 2023] Launched impl_1...
Run output will be captured here: C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.runs/impl_1/PipelineCPUonBoard.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Sun Sep 10 12:07:06 2023] Launched synth_1...
Run output will be captured here: C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.runs/synth_1/runme.log
[Sun Sep 10 12:07:06 2023] Launched impl_1...
Run output will be captured here: C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.runs/impl_1/PipelineCPUonBoard.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Sun Sep 10 13:03:47 2023] Launched synth_1...
Run output will be captured here: C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.runs/synth_1/runme.log
[Sun Sep 10 13:03:47 2023] Launched impl_1...
Run output will be captured here: C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.runs/impl_1/PipelineCPUonBoard.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Sun Sep 10 13:09:14 2023] Launched synth_1...
Run output will be captured here: C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.runs/synth_1/runme.log
[Sun Sep 10 13:09:14 2023] Launched impl_1...
Run output will be captured here: C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.runs/impl_1/PipelineCPUonBoard.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Sun Sep 10 13:18:52 2023] Launched synth_1...
Run output will be captured here: C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.runs/synth_1/runme.log
[Sun Sep 10 13:18:52 2023] Launched impl_1...
Run output will be captured here: C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.runs/impl_1/PipelineCPUonBoard.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Sep 10 13:23:59 2023...
