/*
 * Start with a tester for an (async.) SRAM controller.
 *
 * Author: Martin Schoeberl (martin@jopdesign.com)
 *
 */

package io.test

import Chisel._
import ocp._
import io._

//class Master(nr: Int, burstLength: Int) extends Module {
//
//  val io = new Bundle {
//    val port = new OcpBurstMasterPort(32, 32, burstLength)
//  }
//
//  val cntReg = Reg(init = 0.U(8.W))
//
//  io.port.M.Cmd := OcpCmd.IDLE
//  io.port.M.DataValid := Bits(0)
//  io.port.M.DataByteEn := Bits(15)
//
//  cntReg := cntReg + 1.U
//  switch(cntReg) {
//    is(1.U) {
//      io.port.M.Cmd := OcpCmd.WR
//      io.port.M.DataValid := Bits(1)
//      when (io.port.S.CmdAccept === Bits(0)) {
//        cntReg := cntReg
//      }
//    }
//    is(2.U) {
//      io.port.M.DataValid := Bits(1)
//    }
//    is(3.U) {
//      io.port.M.DataValid := Bits(1)
//    }
//    // now we should be on our last word - wait for DVA
//    is(4.U) {
//      io.port.M.DataValid := Bits(1)
//      when (io.port.S.Resp != OcpResp.DVA) {
//        cntReg := cntReg
//      }
//    }
//    is(5.U) { io.port.M.Cmd := OcpCmd.IDLE }
//    is(6.U) { io.port.M.Cmd := OcpCmd.RD }
//  }
//
//  io.port.M.Addr := ((nr * 256).U + cntReg).toBits()
//  io.port.M.Data := ((nr * 256 * 16).U + cntReg).toBits()
//}

/** A top level to test the arbiter */
class SRamCtrlTop() extends Module {

  val io = new Bundle {
    //val port = new OcpBurstMasterPort(32, 32, 4)
    val addr = Bits(OUTPUT, width=32)
  }

  val mem = Module(new SRamCtrl(21))
  val master = Module(new ocp.test.Master(0, 4))
  mem.io.ocp <> master.io.port
  io.addr := mem.io.pins.ramOut.addr
  //io.port.M <> master.io.port.M
}

/*commented out Chisel3 tester has changed see https://github.com/schoeberl/chisel-examples/blob/master/TowardsChisel3.md 
class SRamCtrlTester(dut: io.test.SRamCtrlTop) extends Tester(dut) {

  val testVec = Array( OcpCmd.IDLE, OcpCmd.WR, OcpCmd.IDLE )

  for (i <- 0 until 25) {
    step(1)
  }
}

object SRamCtrlTester {
  def main(args: Array[String]): Unit = {
    chiselMainTest(args, () => Module(new io.test.SRamCtrlTop)) {
      f => new SRamCtrlTester(f)
    }
  }
}*/
