/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [4:0] celloutsig_0_0z;
  wire [3:0] celloutsig_0_1z;
  wire celloutsig_0_2z;
  reg [5:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [2:0] celloutsig_0_7z;
  wire celloutsig_1_0z;
  wire [2:0] celloutsig_1_10z;
  wire [3:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [8:0] celloutsig_1_13z;
  reg [9:0] celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [6:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [4:0] celloutsig_1_3z;
  wire [10:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [42:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [6:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_6z = celloutsig_0_3z[3] ? celloutsig_0_5z : celloutsig_0_3z[4];
  assign celloutsig_1_7z = celloutsig_1_4z[8] ? celloutsig_1_6z[37] : celloutsig_1_3z[4];
  assign celloutsig_1_2z = ~((celloutsig_1_0z | in_data[167]) & (celloutsig_1_0z | celloutsig_1_0z));
  assign celloutsig_1_18z = ~((celloutsig_1_9z[6] | celloutsig_1_9z[3]) & (in_data[124] | celloutsig_1_14z[4]));
  assign celloutsig_0_5z = celloutsig_0_4z | ~(celloutsig_0_4z);
  assign celloutsig_0_2z = celloutsig_0_0z[2] | ~(in_data[23]);
  assign celloutsig_1_1z = { in_data[111:106], celloutsig_1_0z } / { 1'h1, in_data[130:125] };
  assign celloutsig_1_6z = { in_data[180:139], celloutsig_1_0z } / { 1'h1, in_data[116:97], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_4z, in_data[96] };
  assign celloutsig_0_4z = { celloutsig_0_1z[3:2], celloutsig_0_1z } == { in_data[65:61], celloutsig_0_2z };
  assign celloutsig_1_8z = { in_data[181:158], celloutsig_1_5z } && { in_data[153:130], celloutsig_1_5z };
  assign celloutsig_1_12z = { celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_2z } !== celloutsig_1_1z[3:0];
  assign celloutsig_1_16z = { celloutsig_1_4z[5:0], celloutsig_1_11z, celloutsig_1_8z } !== { celloutsig_1_13z[7:4], celloutsig_1_1z };
  assign celloutsig_1_10z = ~ celloutsig_1_9z[5:3];
  assign celloutsig_1_5z = & { celloutsig_1_2z, celloutsig_1_0z, in_data[149:147] };
  assign celloutsig_1_0z = | in_data[180:163];
  assign celloutsig_1_4z = { celloutsig_1_3z[3:2], celloutsig_1_3z[2], celloutsig_1_3z[0], celloutsig_1_1z } << { celloutsig_1_0z, celloutsig_1_3z[4:2], celloutsig_1_3z[2], celloutsig_1_3z[0], celloutsig_1_3z[4:2], celloutsig_1_3z[2], celloutsig_1_3z[0] };
  assign celloutsig_0_1z = celloutsig_0_0z[3:0] <<< celloutsig_0_0z[3:0];
  assign celloutsig_1_11z = { celloutsig_1_10z, celloutsig_1_2z } <<< { in_data[113:111], celloutsig_1_5z };
  assign celloutsig_0_7z = { celloutsig_0_1z[0], celloutsig_0_4z, celloutsig_0_6z } ~^ { celloutsig_0_3z[5:4], celloutsig_0_2z };
  assign celloutsig_1_9z = in_data[115:109] ~^ { in_data[150:145], celloutsig_1_7z };
  assign celloutsig_1_13z = { celloutsig_1_4z[5:0], celloutsig_1_10z } ~^ celloutsig_1_6z[24:16];
  assign celloutsig_0_0z = in_data[4:0] ^ in_data[26:22];
  always_latch
    if (!out_data[97]) celloutsig_0_3z = 6'h00;
    else if (clkin_data[0]) celloutsig_0_3z = { celloutsig_0_0z[2:1], celloutsig_0_1z };
  always_latch
    if (clkin_data[64]) celloutsig_1_14z = 10'h000;
    else if (clkin_data[32]) celloutsig_1_14z = { celloutsig_1_1z[6], celloutsig_1_3z[4:2], celloutsig_1_3z[2], celloutsig_1_3z[0], celloutsig_1_11z };
  assign { celloutsig_1_3z[0], celloutsig_1_3z[4:2] } = ~ { celloutsig_1_2z, celloutsig_1_1z[5:4], celloutsig_1_0z };
  assign { out_data[108], out_data[112:110], out_data[97], out_data[107], out_data[117:113], out_data[106:104] } = ~ { celloutsig_1_3z[0], celloutsig_1_3z[4:2], celloutsig_1_18z, celloutsig_1_16z, celloutsig_1_12z, celloutsig_1_11z, celloutsig_1_10z };
  assign celloutsig_1_3z[1] = celloutsig_1_3z[2];
  assign { out_data[128], out_data[109], out_data[103:98], out_data[96], out_data[32], out_data[2:0] } = { celloutsig_1_18z, out_data[110], out_data[117], out_data[112:110], out_data[110], out_data[108], out_data[97], celloutsig_0_6z, celloutsig_0_7z };
endmodule
