

================================================================
== Vitis HLS Report for 'decision_function_110'
================================================================
* Date:           Thu Jan 23 13:48:25 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        conifer_jettag
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.645 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        7|        7|  35.000 ns|  35.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.11>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read19" [firmware/BDT.h:86]   --->   Operation 9 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read_535 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read18" [firmware/BDT.h:86]   --->   Operation 10 'read' 'p_read_535' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read_536 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read17" [firmware/BDT.h:86]   --->   Operation 11 'read' 'p_read_536' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_read_537 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read16" [firmware/BDT.h:86]   --->   Operation 12 'read' 'p_read_537' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read1524 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read15" [firmware/BDT.h:86]   --->   Operation 13 'read' 'p_read1524' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_read1423 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read14" [firmware/BDT.h:86]   --->   Operation 14 'read' 'p_read1423' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_read1322 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read13" [firmware/BDT.h:86]   --->   Operation 15 'read' 'p_read1322' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_read1221 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read12" [firmware/BDT.h:86]   --->   Operation 16 'read' 'p_read1221' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_read1120 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read11" [firmware/BDT.h:86]   --->   Operation 17 'read' 'p_read1120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_read1019 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read10" [firmware/BDT.h:86]   --->   Operation 18 'read' 'p_read1019' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_read918 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read9" [firmware/BDT.h:86]   --->   Operation 19 'read' 'p_read918' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_read817 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read8" [firmware/BDT.h:86]   --->   Operation 20 'read' 'p_read817' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_read716 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read7" [firmware/BDT.h:86]   --->   Operation 21 'read' 'p_read716' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_read615 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read6" [firmware/BDT.h:86]   --->   Operation 22 'read' 'p_read615' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_read514 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read5" [firmware/BDT.h:86]   --->   Operation 23 'read' 'p_read514' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_read413 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read4" [firmware/BDT.h:86]   --->   Operation 24 'read' 'p_read413' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_read312 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read3" [firmware/BDT.h:86]   --->   Operation 25 'read' 'p_read312' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_read211 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read2" [firmware/BDT.h:86]   --->   Operation 26 'read' 'p_read211' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_read110 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read1" [firmware/BDT.h:86]   --->   Operation 27 'read' 'p_read110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (2.13ns)   --->   "%icmp_ln86 = icmp_slt  i18 %p_read413, i18 8602" [firmware/BDT.h:86]   --->   Operation 28 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (2.13ns)   --->   "%icmp_ln86_1754 = icmp_slt  i18 %p_read918, i18 101" [firmware/BDT.h:86]   --->   Operation 29 'icmp' 'icmp_ln86_1754' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (2.13ns)   --->   "%icmp_ln86_1755 = icmp_slt  i18 %p_read_535, i18 43425" [firmware/BDT.h:86]   --->   Operation 30 'icmp' 'icmp_ln86_1755' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (2.13ns)   --->   "%icmp_ln86_1756 = icmp_slt  i18 %p_read918, i18 99" [firmware/BDT.h:86]   --->   Operation 31 'icmp' 'icmp_ln86_1756' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (2.13ns)   --->   "%icmp_ln86_1757 = icmp_slt  i18 %p_read716, i18 467" [firmware/BDT.h:86]   --->   Operation 32 'icmp' 'icmp_ln86_1757' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (2.13ns)   --->   "%icmp_ln86_1758 = icmp_slt  i18 %p_read, i18 46593" [firmware/BDT.h:86]   --->   Operation 33 'icmp' 'icmp_ln86_1758' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (2.13ns)   --->   "%icmp_ln86_1759 = icmp_slt  i18 %p_read1019, i18 15702" [firmware/BDT.h:86]   --->   Operation 34 'icmp' 'icmp_ln86_1759' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (2.13ns)   --->   "%icmp_ln86_1760 = icmp_slt  i18 %p_read_536, i18 9547" [firmware/BDT.h:86]   --->   Operation 35 'icmp' 'icmp_ln86_1760' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (2.13ns)   --->   "%icmp_ln86_1761 = icmp_slt  i18 %p_read514, i18 1017" [firmware/BDT.h:86]   --->   Operation 36 'icmp' 'icmp_ln86_1761' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (2.13ns)   --->   "%icmp_ln86_1762 = icmp_slt  i18 %p_read_537, i18 6273" [firmware/BDT.h:86]   --->   Operation 37 'icmp' 'icmp_ln86_1762' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (2.13ns)   --->   "%icmp_ln86_1763 = icmp_slt  i18 %p_read413, i18 13458" [firmware/BDT.h:86]   --->   Operation 38 'icmp' 'icmp_ln86_1763' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (2.13ns)   --->   "%icmp_ln86_1764 = icmp_slt  i18 %p_read514, i18 904" [firmware/BDT.h:86]   --->   Operation 39 'icmp' 'icmp_ln86_1764' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (2.13ns)   --->   "%icmp_ln86_1765 = icmp_slt  i18 %p_read, i18 39425" [firmware/BDT.h:86]   --->   Operation 40 'icmp' 'icmp_ln86_1765' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (2.13ns)   --->   "%icmp_ln86_1766 = icmp_slt  i18 %p_read1423, i18 486" [firmware/BDT.h:86]   --->   Operation 41 'icmp' 'icmp_ln86_1766' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (2.13ns)   --->   "%icmp_ln86_1767 = icmp_slt  i18 %p_read_535, i18 31459" [firmware/BDT.h:86]   --->   Operation 42 'icmp' 'icmp_ln86_1767' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (2.13ns)   --->   "%icmp_ln86_1768 = icmp_slt  i18 %p_read211, i18 37080" [firmware/BDT.h:86]   --->   Operation 43 'icmp' 'icmp_ln86_1768' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (2.13ns)   --->   "%icmp_ln86_1769 = icmp_slt  i18 %p_read1221, i18 2190" [firmware/BDT.h:86]   --->   Operation 44 'icmp' 'icmp_ln86_1769' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (2.13ns)   --->   "%icmp_ln86_1770 = icmp_slt  i18 %p_read615, i18 259741" [firmware/BDT.h:86]   --->   Operation 45 'icmp' 'icmp_ln86_1770' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (2.13ns)   --->   "%icmp_ln86_1771 = icmp_slt  i18 %p_read_536, i18 5103" [firmware/BDT.h:86]   --->   Operation 46 'icmp' 'icmp_ln86_1771' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (2.13ns)   --->   "%icmp_ln86_1772 = icmp_slt  i18 %p_read, i18 30209" [firmware/BDT.h:86]   --->   Operation 47 'icmp' 'icmp_ln86_1772' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (2.13ns)   --->   "%icmp_ln86_1773 = icmp_slt  i18 %p_read1524, i18 5" [firmware/BDT.h:86]   --->   Operation 48 'icmp' 'icmp_ln86_1773' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (2.13ns)   --->   "%icmp_ln86_1774 = icmp_slt  i18 %p_read_536, i18 10614" [firmware/BDT.h:86]   --->   Operation 49 'icmp' 'icmp_ln86_1774' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (2.13ns)   --->   "%icmp_ln86_1775 = icmp_slt  i18 %p_read110, i18 50967" [firmware/BDT.h:86]   --->   Operation 50 'icmp' 'icmp_ln86_1775' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (2.13ns)   --->   "%icmp_ln86_1776 = icmp_slt  i18 %p_read312, i18 25902" [firmware/BDT.h:86]   --->   Operation 51 'icmp' 'icmp_ln86_1776' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (2.13ns)   --->   "%icmp_ln86_1777 = icmp_slt  i18 %p_read918, i18 115" [firmware/BDT.h:86]   --->   Operation 52 'icmp' 'icmp_ln86_1777' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (2.13ns)   --->   "%icmp_ln86_1778 = icmp_slt  i18 %p_read_536, i18 17946" [firmware/BDT.h:86]   --->   Operation 53 'icmp' 'icmp_ln86_1778' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (2.13ns)   --->   "%icmp_ln86_1779 = icmp_slt  i18 %p_read1322, i18 456" [firmware/BDT.h:86]   --->   Operation 54 'icmp' 'icmp_ln86_1779' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (2.13ns)   --->   "%icmp_ln86_1780 = icmp_slt  i18 %p_read413, i18 15041" [firmware/BDT.h:86]   --->   Operation 55 'icmp' 'icmp_ln86_1780' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%tmp = partselect i14 @_ssdm_op_PartSelect.i14.i18.i32.i32, i18 %p_read817, i32 4, i32 17" [firmware/BDT.h:86]   --->   Operation 56 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (1.81ns)   --->   "%icmp_ln86_1781 = icmp_slt  i14 %tmp, i14 1" [firmware/BDT.h:86]   --->   Operation 57 'icmp' 'icmp_ln86_1781' <Predicate = true> <Delay = 1.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (2.13ns)   --->   "%icmp_ln86_1782 = icmp_slt  i18 %p_read1120, i18 34" [firmware/BDT.h:86]   --->   Operation 58 'icmp' 'icmp_ln86_1782' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.97ns)   --->   "%and_ln102 = and i1 %icmp_ln86_1754, i1 %icmp_ln86" [firmware/BDT.h:102]   --->   Operation 59 'and' 'and_ln102' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.94>
ST_2 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node and_ln104)   --->   "%xor_ln104_838 = xor i1 %icmp_ln86_1754, i1 1" [firmware/BDT.h:104]   --->   Operation 60 'xor' 'xor_ln104_838' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104 = and i1 %icmp_ln86, i1 %xor_ln104_838" [firmware/BDT.h:104]   --->   Operation 61 'and' 'and_ln104' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.97ns)   --->   "%and_ln102_1962 = and i1 %icmp_ln86_1756, i1 %and_ln102" [firmware/BDT.h:102]   --->   Operation 62 'and' 'and_ln102_1962' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_333)   --->   "%xor_ln104_840 = xor i1 %icmp_ln86_1756, i1 1" [firmware/BDT.h:104]   --->   Operation 63 'xor' 'xor_ln104_840' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_333 = and i1 %and_ln102, i1 %xor_ln104_840" [firmware/BDT.h:104]   --->   Operation 64 'and' 'and_ln104_333' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.97ns)   --->   "%xor_ln104_842 = xor i1 %icmp_ln86_1758, i1 1" [firmware/BDT.h:104]   --->   Operation 65 'xor' 'xor_ln104_842' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.97ns)   --->   "%and_ln102_1966 = and i1 %icmp_ln86_1758, i1 %and_ln102_1962" [firmware/BDT.h:102]   --->   Operation 66 'and' 'and_ln102_1966' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.97ns)   --->   "%and_ln102_1967 = and i1 %icmp_ln86_1760, i1 %and_ln104_333" [firmware/BDT.h:102]   --->   Operation 67 'and' 'and_ln102_1967' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node select_ln117)   --->   "%and_ln102_1974 = and i1 %icmp_ln86_1767, i1 %and_ln102_1966" [firmware/BDT.h:102]   --->   Operation 68 'and' 'and_ln102_1974' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node select_ln117)   --->   "%xor_ln117 = xor i1 %and_ln102_1974, i1 1" [firmware/BDT.h:117]   --->   Operation 69 'xor' 'xor_ln117' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node select_ln117)   --->   "%zext_ln117 = zext i1 %xor_ln117" [firmware/BDT.h:117]   --->   Operation 70 'zext' 'zext_ln117' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln117 = select i1 %and_ln102_1966, i2 %zext_ln117, i2 2" [firmware/BDT.h:117]   --->   Operation 71 'select' 'select_ln117' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.99>
ST_3 : Operation 72 [1/1] (0.97ns)   --->   "%xor_ln104 = xor i1 %icmp_ln86, i1 1" [firmware/BDT.h:104]   --->   Operation 72 'xor' 'xor_ln104' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.97ns)   --->   "%and_ln102_1961 = and i1 %icmp_ln86_1755, i1 %xor_ln104" [firmware/BDT.h:102]   --->   Operation 73 'and' 'and_ln102_1961' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_332)   --->   "%xor_ln104_839 = xor i1 %icmp_ln86_1755, i1 1" [firmware/BDT.h:104]   --->   Operation 74 'xor' 'xor_ln104_839' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_332 = and i1 %xor_ln104_839, i1 %xor_ln104" [firmware/BDT.h:104]   --->   Operation 75 'and' 'and_ln104_332' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.97ns)   --->   "%and_ln102_1963 = and i1 %icmp_ln86_1757, i1 %and_ln104" [firmware/BDT.h:102]   --->   Operation 76 'and' 'and_ln102_1963' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_334)   --->   "%xor_ln104_841 = xor i1 %icmp_ln86_1757, i1 1" [firmware/BDT.h:104]   --->   Operation 77 'xor' 'xor_ln104_841' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_334 = and i1 %and_ln104, i1 %xor_ln104_841" [firmware/BDT.h:104]   --->   Operation 78 'and' 'and_ln104_334' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1708)   --->   "%xor_ln104_844 = xor i1 %icmp_ln86_1760, i1 1" [firmware/BDT.h:104]   --->   Operation 79 'xor' 'xor_ln104_844' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.97ns)   --->   "%and_ln102_1968 = and i1 %icmp_ln86_1761, i1 %and_ln102_1963" [firmware/BDT.h:102]   --->   Operation 80 'and' 'and_ln102_1968' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1704)   --->   "%and_ln102_1975 = and i1 %icmp_ln86_1768, i1 %xor_ln104_842" [firmware/BDT.h:102]   --->   Operation 81 'and' 'and_ln102_1975' <Predicate = (and_ln102_1962 & and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1704)   --->   "%and_ln102_1976 = and i1 %and_ln102_1975, i1 %and_ln102_1962" [firmware/BDT.h:102]   --->   Operation 82 'and' 'and_ln102_1976' <Predicate = (and_ln102_1962 & and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1706)   --->   "%and_ln102_1977 = and i1 %icmp_ln86_1769, i1 %and_ln102_1967" [firmware/BDT.h:102]   --->   Operation 83 'and' 'and_ln102_1977' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1708)   --->   "%and_ln102_1978 = and i1 %icmp_ln86_1770, i1 %xor_ln104_844" [firmware/BDT.h:102]   --->   Operation 84 'and' 'and_ln102_1978' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1708)   --->   "%and_ln102_1979 = and i1 %and_ln102_1978, i1 %and_ln104_333" [firmware/BDT.h:102]   --->   Operation 85 'and' 'and_ln102_1979' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1704)   --->   "%or_ln117 = or i1 %and_ln102_1966, i1 %and_ln102_1976" [firmware/BDT.h:117]   --->   Operation 86 'or' 'or_ln117' <Predicate = (and_ln102_1962 & and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1704)   --->   "%select_ln117_1703 = select i1 %or_ln117, i2 %select_ln117, i2 3" [firmware/BDT.h:117]   --->   Operation 87 'select' 'select_ln117_1703' <Predicate = (and_ln102_1962 & and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1704)   --->   "%zext_ln117_189 = zext i2 %select_ln117_1703" [firmware/BDT.h:117]   --->   Operation 88 'zext' 'zext_ln117_189' <Predicate = (and_ln102_1962 & and_ln102 & icmp_ln86)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1706)   --->   "%or_ln117_1592 = or i1 %and_ln102_1962, i1 %and_ln102_1977" [firmware/BDT.h:117]   --->   Operation 89 'or' 'or_ln117_1592' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln117_1704 = select i1 %and_ln102_1962, i3 %zext_ln117_189, i3 4" [firmware/BDT.h:117]   --->   Operation 90 'select' 'select_ln117_1704' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.97ns)   --->   "%or_ln117_1593 = or i1 %and_ln102_1962, i1 %and_ln102_1967" [firmware/BDT.h:117]   --->   Operation 91 'or' 'or_ln117_1593' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1706)   --->   "%select_ln117_1705 = select i1 %or_ln117_1592, i3 %select_ln117_1704, i3 5" [firmware/BDT.h:117]   --->   Operation 92 'select' 'select_ln117_1705' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1708)   --->   "%or_ln117_1594 = or i1 %or_ln117_1593, i1 %and_ln102_1979" [firmware/BDT.h:117]   --->   Operation 93 'or' 'or_ln117_1594' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (0.98ns) (out node of the LUT)   --->   "%select_ln117_1706 = select i1 %or_ln117_1593, i3 %select_ln117_1705, i3 6" [firmware/BDT.h:117]   --->   Operation 94 'select' 'select_ln117_1706' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1708)   --->   "%select_ln117_1707 = select i1 %or_ln117_1594, i3 %select_ln117_1706, i3 7" [firmware/BDT.h:117]   --->   Operation 95 'select' 'select_ln117_1707' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1708)   --->   "%zext_ln117_190 = zext i3 %select_ln117_1707" [firmware/BDT.h:117]   --->   Operation 96 'zext' 'zext_ln117_190' <Predicate = (and_ln102 & icmp_ln86)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_1708 = select i1 %and_ln102, i4 %zext_ln117_190, i4 8" [firmware/BDT.h:117]   --->   Operation 97 'select' 'select_ln117_1708' <Predicate = (icmp_ln86)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (0.97ns)   --->   "%or_ln117_1596 = or i1 %and_ln102, i1 %and_ln102_1968" [firmware/BDT.h:117]   --->   Operation 98 'or' 'or_ln117_1596' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.07>
ST_4 : Operation 99 [1/1] (0.97ns)   --->   "%and_ln102_1964 = and i1 %icmp_ln86_1758, i1 %and_ln102_1961" [firmware/BDT.h:102]   --->   Operation 99 'and' 'and_ln102_1964' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1712)   --->   "%xor_ln104_845 = xor i1 %icmp_ln86_1761, i1 1" [firmware/BDT.h:104]   --->   Operation 100 'xor' 'xor_ln104_845' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (0.97ns)   --->   "%and_ln102_1969 = and i1 %icmp_ln86_1762, i1 %and_ln104_334" [firmware/BDT.h:102]   --->   Operation 101 'and' 'and_ln102_1969' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (0.97ns)   --->   "%and_ln102_1970 = and i1 %icmp_ln86_1763, i1 %and_ln102_1964" [firmware/BDT.h:102]   --->   Operation 102 'and' 'and_ln102_1970' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1710)   --->   "%and_ln102_1980 = and i1 %icmp_ln86_1771, i1 %and_ln102_1968" [firmware/BDT.h:102]   --->   Operation 103 'and' 'and_ln102_1980' <Predicate = (icmp_ln86 & or_ln117_1596)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1712)   --->   "%and_ln102_1981 = and i1 %icmp_ln86_1772, i1 %xor_ln104_845" [firmware/BDT.h:102]   --->   Operation 104 'and' 'and_ln102_1981' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1712)   --->   "%and_ln102_1982 = and i1 %and_ln102_1981, i1 %and_ln102_1963" [firmware/BDT.h:102]   --->   Operation 105 'and' 'and_ln102_1982' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1714)   --->   "%and_ln102_1983 = and i1 %icmp_ln86_1773, i1 %and_ln102_1969" [firmware/BDT.h:102]   --->   Operation 106 'and' 'and_ln102_1983' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1710)   --->   "%or_ln117_1595 = or i1 %and_ln102, i1 %and_ln102_1980" [firmware/BDT.h:117]   --->   Operation 107 'or' 'or_ln117_1595' <Predicate = (icmp_ln86 & or_ln117_1596)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1710)   --->   "%select_ln117_1709 = select i1 %or_ln117_1595, i4 %select_ln117_1708, i4 9" [firmware/BDT.h:117]   --->   Operation 108 'select' 'select_ln117_1709' <Predicate = (icmp_ln86 & or_ln117_1596)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1712)   --->   "%or_ln117_1597 = or i1 %or_ln117_1596, i1 %and_ln102_1982" [firmware/BDT.h:117]   --->   Operation 109 'or' 'or_ln117_1597' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_1710 = select i1 %or_ln117_1596, i4 %select_ln117_1709, i4 10" [firmware/BDT.h:117]   --->   Operation 110 'select' 'select_ln117_1710' <Predicate = (icmp_ln86)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 111 [1/1] (0.97ns)   --->   "%or_ln117_1598 = or i1 %and_ln102, i1 %and_ln102_1963" [firmware/BDT.h:117]   --->   Operation 111 'or' 'or_ln117_1598' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1712)   --->   "%select_ln117_1711 = select i1 %or_ln117_1597, i4 %select_ln117_1710, i4 11" [firmware/BDT.h:117]   --->   Operation 112 'select' 'select_ln117_1711' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1714)   --->   "%or_ln117_1599 = or i1 %or_ln117_1598, i1 %and_ln102_1983" [firmware/BDT.h:117]   --->   Operation 113 'or' 'or_ln117_1599' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 114 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_1712 = select i1 %or_ln117_1598, i4 %select_ln117_1711, i4 12" [firmware/BDT.h:117]   --->   Operation 114 'select' 'select_ln117_1712' <Predicate = (icmp_ln86)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 115 [1/1] (0.97ns)   --->   "%or_ln117_1600 = or i1 %or_ln117_1598, i1 %and_ln102_1969" [firmware/BDT.h:117]   --->   Operation 115 'or' 'or_ln117_1600' <Predicate = (icmp_ln86)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1714)   --->   "%select_ln117_1713 = select i1 %or_ln117_1599, i4 %select_ln117_1712, i4 13" [firmware/BDT.h:117]   --->   Operation 116 'select' 'select_ln117_1713' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 117 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_1714 = select i1 %or_ln117_1600, i4 %select_ln117_1713, i4 14" [firmware/BDT.h:117]   --->   Operation 117 'select' 'select_ln117_1714' <Predicate = (icmp_ln86)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.64>
ST_5 : Operation 118 [1/1] (0.97ns)   --->   "%and_ln104_335 = and i1 %and_ln102_1961, i1 %xor_ln104_842" [firmware/BDT.h:104]   --->   Operation 118 'and' 'and_ln104_335' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 119 [1/1] (0.97ns)   --->   "%and_ln102_1965 = and i1 %icmp_ln86_1759, i1 %and_ln104_332" [firmware/BDT.h:102]   --->   Operation 119 'and' 'and_ln102_1965' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_336)   --->   "%xor_ln104_843 = xor i1 %icmp_ln86_1759, i1 1" [firmware/BDT.h:104]   --->   Operation 120 'xor' 'xor_ln104_843' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 121 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_336 = and i1 %and_ln104_332, i1 %xor_ln104_843" [firmware/BDT.h:104]   --->   Operation 121 'and' 'and_ln104_336' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1716)   --->   "%xor_ln104_846 = xor i1 %icmp_ln86_1762, i1 1" [firmware/BDT.h:104]   --->   Operation 122 'xor' 'xor_ln104_846' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1720)   --->   "%xor_ln104_847 = xor i1 %icmp_ln86_1763, i1 1" [firmware/BDT.h:104]   --->   Operation 123 'xor' 'xor_ln104_847' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 124 [1/1] (0.97ns)   --->   "%and_ln102_1971 = and i1 %icmp_ln86_1764, i1 %and_ln104_335" [firmware/BDT.h:102]   --->   Operation 124 'and' 'and_ln102_1971' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1716)   --->   "%and_ln102_1984 = and i1 %icmp_ln86_1774, i1 %xor_ln104_846" [firmware/BDT.h:102]   --->   Operation 125 'and' 'and_ln102_1984' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1716)   --->   "%and_ln102_1985 = and i1 %and_ln102_1984, i1 %and_ln104_334" [firmware/BDT.h:102]   --->   Operation 126 'and' 'and_ln102_1985' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1718)   --->   "%and_ln102_1986 = and i1 %icmp_ln86_1775, i1 %and_ln102_1970" [firmware/BDT.h:102]   --->   Operation 127 'and' 'and_ln102_1986' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1720)   --->   "%and_ln102_1987 = and i1 %icmp_ln86_1776, i1 %xor_ln104_847" [firmware/BDT.h:102]   --->   Operation 128 'and' 'and_ln102_1987' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1720)   --->   "%and_ln102_1988 = and i1 %and_ln102_1987, i1 %and_ln102_1964" [firmware/BDT.h:102]   --->   Operation 129 'and' 'and_ln102_1988' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1716)   --->   "%or_ln117_1601 = or i1 %or_ln117_1600, i1 %and_ln102_1985" [firmware/BDT.h:117]   --->   Operation 130 'or' 'or_ln117_1601' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1716)   --->   "%select_ln117_1715 = select i1 %or_ln117_1601, i4 %select_ln117_1714, i4 15" [firmware/BDT.h:117]   --->   Operation 131 'select' 'select_ln117_1715' <Predicate = (icmp_ln86)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1716)   --->   "%zext_ln117_191 = zext i4 %select_ln117_1715" [firmware/BDT.h:117]   --->   Operation 132 'zext' 'zext_ln117_191' <Predicate = (icmp_ln86)> <Delay = 0.00>
ST_5 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1718)   --->   "%or_ln117_1602 = or i1 %icmp_ln86, i1 %and_ln102_1986" [firmware/BDT.h:117]   --->   Operation 133 'or' 'or_ln117_1602' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 134 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1716 = select i1 %icmp_ln86, i5 %zext_ln117_191, i5 16" [firmware/BDT.h:117]   --->   Operation 134 'select' 'select_ln117_1716' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 135 [1/1] (0.97ns)   --->   "%or_ln117_1603 = or i1 %icmp_ln86, i1 %and_ln102_1970" [firmware/BDT.h:117]   --->   Operation 135 'or' 'or_ln117_1603' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1718)   --->   "%select_ln117_1717 = select i1 %or_ln117_1602, i5 %select_ln117_1716, i5 17" [firmware/BDT.h:117]   --->   Operation 136 'select' 'select_ln117_1717' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1720)   --->   "%or_ln117_1604 = or i1 %or_ln117_1603, i1 %and_ln102_1988" [firmware/BDT.h:117]   --->   Operation 137 'or' 'or_ln117_1604' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 138 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1718 = select i1 %or_ln117_1603, i5 %select_ln117_1717, i5 18" [firmware/BDT.h:117]   --->   Operation 138 'select' 'select_ln117_1718' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 139 [1/1] (0.97ns)   --->   "%or_ln117_1605 = or i1 %icmp_ln86, i1 %and_ln102_1964" [firmware/BDT.h:117]   --->   Operation 139 'or' 'or_ln117_1605' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1720)   --->   "%select_ln117_1719 = select i1 %or_ln117_1604, i5 %select_ln117_1718, i5 19" [firmware/BDT.h:117]   --->   Operation 140 'select' 'select_ln117_1719' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 141 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1720 = select i1 %or_ln117_1605, i5 %select_ln117_1719, i5 20" [firmware/BDT.h:117]   --->   Operation 141 'select' 'select_ln117_1720' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 142 [1/1] (0.97ns)   --->   "%or_ln117_1607 = or i1 %or_ln117_1605, i1 %and_ln102_1971" [firmware/BDT.h:117]   --->   Operation 142 'or' 'or_ln117_1607' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 143 [1/1] (0.97ns)   --->   "%or_ln117_1609 = or i1 %icmp_ln86, i1 %and_ln102_1961" [firmware/BDT.h:117]   --->   Operation 143 'or' 'or_ln117_1609' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.64>
ST_6 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1724)   --->   "%xor_ln104_848 = xor i1 %icmp_ln86_1764, i1 1" [firmware/BDT.h:104]   --->   Operation 144 'xor' 'xor_ln104_848' <Predicate = (or_ln117_1609)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 145 [1/1] (0.97ns)   --->   "%and_ln102_1972 = and i1 %icmp_ln86_1765, i1 %and_ln102_1965" [firmware/BDT.h:102]   --->   Operation 145 'and' 'and_ln102_1972' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1722)   --->   "%and_ln102_1989 = and i1 %icmp_ln86_1777, i1 %and_ln102_1971" [firmware/BDT.h:102]   --->   Operation 146 'and' 'and_ln102_1989' <Predicate = (or_ln117_1607 & or_ln117_1609)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1724)   --->   "%and_ln102_1990 = and i1 %icmp_ln86_1778, i1 %xor_ln104_848" [firmware/BDT.h:102]   --->   Operation 147 'and' 'and_ln102_1990' <Predicate = (or_ln117_1609)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1724)   --->   "%and_ln102_1991 = and i1 %and_ln102_1990, i1 %and_ln104_335" [firmware/BDT.h:102]   --->   Operation 148 'and' 'and_ln102_1991' <Predicate = (or_ln117_1609)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1726)   --->   "%and_ln102_1992 = and i1 %icmp_ln86_1779, i1 %and_ln102_1972" [firmware/BDT.h:102]   --->   Operation 149 'and' 'and_ln102_1992' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1722)   --->   "%or_ln117_1606 = or i1 %or_ln117_1605, i1 %and_ln102_1989" [firmware/BDT.h:117]   --->   Operation 150 'or' 'or_ln117_1606' <Predicate = (or_ln117_1607 & or_ln117_1609)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1722)   --->   "%select_ln117_1721 = select i1 %or_ln117_1606, i5 %select_ln117_1720, i5 21" [firmware/BDT.h:117]   --->   Operation 151 'select' 'select_ln117_1721' <Predicate = (or_ln117_1607 & or_ln117_1609)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1724)   --->   "%or_ln117_1608 = or i1 %or_ln117_1607, i1 %and_ln102_1991" [firmware/BDT.h:117]   --->   Operation 152 'or' 'or_ln117_1608' <Predicate = (or_ln117_1609)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 153 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1722 = select i1 %or_ln117_1607, i5 %select_ln117_1721, i5 22" [firmware/BDT.h:117]   --->   Operation 153 'select' 'select_ln117_1722' <Predicate = (or_ln117_1609)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1724)   --->   "%select_ln117_1723 = select i1 %or_ln117_1608, i5 %select_ln117_1722, i5 23" [firmware/BDT.h:117]   --->   Operation 154 'select' 'select_ln117_1723' <Predicate = (or_ln117_1609)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1726)   --->   "%or_ln117_1610 = or i1 %or_ln117_1609, i1 %and_ln102_1992" [firmware/BDT.h:117]   --->   Operation 155 'or' 'or_ln117_1610' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 156 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1724 = select i1 %or_ln117_1609, i5 %select_ln117_1723, i5 24" [firmware/BDT.h:117]   --->   Operation 156 'select' 'select_ln117_1724' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 157 [1/1] (0.97ns)   --->   "%or_ln117_1611 = or i1 %or_ln117_1609, i1 %and_ln102_1972" [firmware/BDT.h:117]   --->   Operation 157 'or' 'or_ln117_1611' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1726)   --->   "%select_ln117_1725 = select i1 %or_ln117_1610, i5 %select_ln117_1724, i5 25" [firmware/BDT.h:117]   --->   Operation 158 'select' 'select_ln117_1725' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 159 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1726 = select i1 %or_ln117_1611, i5 %select_ln117_1725, i5 26" [firmware/BDT.h:117]   --->   Operation 159 'select' 'select_ln117_1726' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.40>
ST_7 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1728)   --->   "%xor_ln104_849 = xor i1 %icmp_ln86_1765, i1 1" [firmware/BDT.h:104]   --->   Operation 160 'xor' 'xor_ln104_849' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 161 [1/1] (0.97ns)   --->   "%and_ln102_1973 = and i1 %icmp_ln86_1766, i1 %and_ln104_336" [firmware/BDT.h:102]   --->   Operation 161 'and' 'and_ln102_1973' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1728)   --->   "%and_ln102_1993 = and i1 %icmp_ln86_1780, i1 %xor_ln104_849" [firmware/BDT.h:102]   --->   Operation 162 'and' 'and_ln102_1993' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1728)   --->   "%and_ln102_1994 = and i1 %and_ln102_1993, i1 %and_ln102_1965" [firmware/BDT.h:102]   --->   Operation 163 'and' 'and_ln102_1994' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1730)   --->   "%and_ln102_1995 = and i1 %icmp_ln86_1781, i1 %and_ln102_1973" [firmware/BDT.h:102]   --->   Operation 164 'and' 'and_ln102_1995' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1728)   --->   "%or_ln117_1612 = or i1 %or_ln117_1611, i1 %and_ln102_1994" [firmware/BDT.h:117]   --->   Operation 165 'or' 'or_ln117_1612' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 166 [1/1] (0.97ns)   --->   "%or_ln117_1613 = or i1 %or_ln117_1609, i1 %and_ln102_1965" [firmware/BDT.h:117]   --->   Operation 166 'or' 'or_ln117_1613' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1728)   --->   "%select_ln117_1727 = select i1 %or_ln117_1612, i5 %select_ln117_1726, i5 27" [firmware/BDT.h:117]   --->   Operation 167 'select' 'select_ln117_1727' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1730)   --->   "%or_ln117_1614 = or i1 %or_ln117_1613, i1 %and_ln102_1995" [firmware/BDT.h:117]   --->   Operation 168 'or' 'or_ln117_1614' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 169 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1728 = select i1 %or_ln117_1613, i5 %select_ln117_1727, i5 28" [firmware/BDT.h:117]   --->   Operation 169 'select' 'select_ln117_1728' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 170 [1/1] (0.97ns)   --->   "%or_ln117_1615 = or i1 %or_ln117_1613, i1 %and_ln102_1973" [firmware/BDT.h:117]   --->   Operation 170 'or' 'or_ln117_1615' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1730)   --->   "%select_ln117_1729 = select i1 %or_ln117_1614, i5 %select_ln117_1728, i5 29" [firmware/BDT.h:117]   --->   Operation 171 'select' 'select_ln117_1729' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 172 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1730 = select i1 %or_ln117_1615, i5 %select_ln117_1729, i5 30" [firmware/BDT.h:117]   --->   Operation 172 'select' 'select_ln117_1730' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.20>
ST_8 : Operation 173 [1/1] (0.00ns)   --->   "%specpipeline_ln86 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [firmware/BDT.h:86]   --->   Operation 173 'specpipeline' 'specpipeline_ln86' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%xor_ln104_850 = xor i1 %icmp_ln86_1766, i1 1" [firmware/BDT.h:104]   --->   Operation 174 'xor' 'xor_ln104_850' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%and_ln102_1996 = and i1 %icmp_ln86_1782, i1 %xor_ln104_850" [firmware/BDT.h:102]   --->   Operation 175 'and' 'and_ln102_1996' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%and_ln102_1997 = and i1 %and_ln102_1996, i1 %and_ln104_336" [firmware/BDT.h:102]   --->   Operation 176 'and' 'and_ln102_1997' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%or_ln117_1616 = or i1 %or_ln117_1615, i1 %and_ln102_1997" [firmware/BDT.h:117]   --->   Operation 177 'or' 'or_ln117_1616' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%select_ln117_1731 = select i1 %or_ln117_1616, i5 %select_ln117_1730, i5 31" [firmware/BDT.h:117]   --->   Operation 178 'select' 'select_ln117_1731' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 179 [1/1] (3.20ns) (out node of the LUT)   --->   "%agg_result = sparsemux i12 @_ssdm_op_SparseMux.ap_auto.32i12.i12.i5, i5 0, i12 18, i5 1, i12 127, i5 2, i12 239, i5 3, i12 3519, i5 4, i12 1156, i5 5, i12 3888, i5 6, i12 461, i5 7, i12 3767, i5 8, i12 3556, i5 9, i12 4022, i5 10, i12 41, i5 11, i12 1185, i5 12, i12 4002, i5 13, i12 1890, i5 14, i12 274, i5 15, i12 3770, i5 16, i12 287, i5 17, i12 4056, i5 18, i12 554, i5 19, i12 3930, i5 20, i12 3926, i5 21, i12 321, i5 22, i12 3936, i5 23, i12 160, i5 24, i12 3805, i5 25, i12 4027, i5 26, i12 38, i5 27, i12 4088, i5 28, i12 194, i5 29, i12 56, i5 30, i12 2400, i5 31, i12 3994, i12 0, i5 %select_ln117_1731" [firmware/BDT.h:118]   --->   Operation 179 'sparsemux' 'agg_result' <Predicate = true> <Delay = 3.20> <CoreInst = "SparseMux">   --->   Core 132 'SparseMux' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 180 [1/1] (0.00ns)   --->   "%ret_ln122 = ret i12 %agg_result" [firmware/BDT.h:122]   --->   Operation 180 'ret' 'ret_ln122' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 3.114ns
The critical path consists of the following:
	wire read operation ('p_read918', firmware/BDT.h:86) on port 'p_read9' (firmware/BDT.h:86) [31]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln86_1754', firmware/BDT.h:86) [41]  (2.136 ns)
	'and' operation 1 bit ('and_ln102', firmware/BDT.h:102) [72]  (0.978 ns)

 <State 2>: 2.949ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_1962', firmware/BDT.h:102) [78]  (0.978 ns)
	'and' operation 1 bit ('and_ln102_1966', firmware/BDT.h:102) [90]  (0.978 ns)
	'select' operation 2 bit ('select_ln117', firmware/BDT.h:117) [132]  (0.993 ns)

 <State 3>: 2.997ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_1975', firmware/BDT.h:102) [106]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_1976', firmware/BDT.h:102) [107]  (0.000 ns)
	'or' operation 1 bit ('or_ln117', firmware/BDT.h:117) [131]  (0.000 ns)
	'select' operation 2 bit ('select_ln117_1703', firmware/BDT.h:117) [133]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_1704', firmware/BDT.h:117) [136]  (0.993 ns)
	'select' operation 3 bit ('select_ln117_1705', firmware/BDT.h:117) [138]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_1706', firmware/BDT.h:117) [140]  (0.980 ns)
	'select' operation 3 bit ('select_ln117_1707', firmware/BDT.h:117) [141]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1708', firmware/BDT.h:117) [144]  (1.024 ns)

 <State 4>: 3.072ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_1980', firmware/BDT.h:102) [111]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_1595', firmware/BDT.h:117) [143]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1709', firmware/BDT.h:117) [146]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1710', firmware/BDT.h:117) [148]  (1.024 ns)
	'select' operation 4 bit ('select_ln117_1711', firmware/BDT.h:117) [150]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1712', firmware/BDT.h:117) [152]  (1.024 ns)
	'select' operation 4 bit ('select_ln117_1713', firmware/BDT.h:117) [154]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1714', firmware/BDT.h:117) [156]  (1.024 ns)

 <State 5>: 3.645ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104_846', firmware/BDT.h:104) [96]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_1984', firmware/BDT.h:102) [115]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_1985', firmware/BDT.h:102) [116]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_1601', firmware/BDT.h:117) [155]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1715', firmware/BDT.h:117) [157]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1716', firmware/BDT.h:117) [160]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_1717', firmware/BDT.h:117) [162]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1718', firmware/BDT.h:117) [164]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_1719', firmware/BDT.h:117) [166]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1720', firmware/BDT.h:117) [168]  (1.215 ns)

 <State 6>: 3.645ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_1989', firmware/BDT.h:102) [120]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_1606', firmware/BDT.h:117) [167]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1721', firmware/BDT.h:117) [170]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1722', firmware/BDT.h:117) [172]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_1723', firmware/BDT.h:117) [174]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1724', firmware/BDT.h:117) [176]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_1725', firmware/BDT.h:117) [178]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1726', firmware/BDT.h:117) [180]  (1.215 ns)

 <State 7>: 3.408ns
The critical path consists of the following:
	'or' operation 1 bit ('or_ln117_1613', firmware/BDT.h:117) [181]  (0.978 ns)
	'select' operation 5 bit ('select_ln117_1728', firmware/BDT.h:117) [184]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_1729', firmware/BDT.h:117) [186]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1730', firmware/BDT.h:117) [188]  (1.215 ns)

 <State 8>: 3.205ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104_850', firmware/BDT.h:104) [104]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_1996', firmware/BDT.h:102) [127]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_1997', firmware/BDT.h:102) [128]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_1616', firmware/BDT.h:117) [187]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1731', firmware/BDT.h:117) [189]  (0.000 ns)
	'sparsemux' operation 12 bit ('agg_result', firmware/BDT.h:118) [190]  (3.205 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
