{
    "experiment": {
        "id":  "e99015",
        "name": "To Design, implement and Simulate the 3 : 8 Decoder.",
        "discipline_id": "ece",
        "institute_id": "iitb",
        "developers": [
            {
                "name": "Prof. Sachin Patkar",
                "email": "patkar@ee.iitb.ac.in"
            }
         ],
         "hosting_info": [
            {
                "hosting_status": "hosted",
                "hosted_on": "institute",
                "hosted_url": "http://vlabs.iitb.ac.in/eemddl/decoder/index.html"
            }
        ],
        "integration_level": 4,
        "overview": "This experiments deals with To Design, implement and Simulate the 3 : 8 Decoder.",
        "assets": [
            {
                "asset_type": "sources",
                "path": "https://github.com/pushpdeep/modern_digital_design-Lab-IITB"
            }
        ],
        "sections" : [
            "AIM", 
                    "THEORY", 
                    "PRELAB QUIZ", 
                    "Verilog", 
                    "Simulator", 
                    "Manual", 
                    "POST LAB", 
                    "Tutoria"
        ]
    }
}
