Information: Using automatic max wire load selection group 'predcaps'. (ENV-003)
Information: Using automatic min wire load selection group 'predcaps'. (ENV-003)
Warning: Some timing arcs have been disabled for breaking timing loops or because of constant propagation. Use the 'report_disable_timing' command to get the list of these disabled timing arcs. (PTE-003)
Information: Inferring 13 clock-gating checks. (PTE-017)
****************************************
Report : timing
	-path_type full
	-delay_type max
	-slack_lesser_than 100.00
	-max_paths 100
	-sort_by slack
Design : fpu
Version: L-2016.06-SP3-1
Date   : Mon Apr 15 23:31:35 2019
****************************************

Warning: There are 2219 invalid end points for constrained paths. (UITE-416)

  Startpoint: global_shift_enable
               (input port clocked by ideal_clock1)
  Endpoint: fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[8]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  input external delay                                    2.00       2.40 r
  global_shift_enable (in)                                0.00       2.40 r
  fpu_rptr_groups/U34/Y (NBUFFX4_RVT)                     0.59       2.99 r
  fpu_rptr_groups/U24/Y (NBUFFX2_RVT)                     0.05       3.04 r
  fpu_rptr_groups/U36/Y (NBUFFX2_RVT)                     0.21       3.25 r
  fpu_add/U5/Y (NBUFFX2_RVT)                              0.57       3.82 r
  fpu_add/fpu_add_exp_dp/U8/Y (INVX0_RVT)                 0.16       3.97 f
  fpu_add/fpu_add_exp_dp/U7/Y (IBUFFX2_RVT)               0.22       4.19 r
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/U4/Y (IBUFFX2_RVT)
                                                          6.79      10.98 f
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/U2/Y (INVX0_RVT)
                                                          0.10      11.08 r
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/U16/Y (NOR2X4_RVT)
                                                          0.19      11.27 f
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/U6/Y (NBUFFX2_RVT)
                                                          2.10      13.37 f
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/U5/Y (NOR2X4_RVT)
                                                          0.90      14.27 r
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/U7/Y (AO222X1_RVT)
                                                          5.14      19.41 r
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[8]/D (DFFX1_RVT)
                                                          0.01      19.42 r
  data arrival time                                                 19.42

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[8]/CLK (DFFX1_RVT)
                                                                    10.35 r
  library setup time                                     -0.05      10.30
  data required time                                                10.30
  ------------------------------------------------------------------------------
  data required time                                                10.30
  data arrival time                                                -19.42
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -9.13


  Startpoint: global_shift_enable
               (input port clocked by ideal_clock1)
  Endpoint: fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[11]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  input external delay                                    2.00       2.40 r
  global_shift_enable (in)                                0.00       2.40 r
  fpu_rptr_groups/U34/Y (NBUFFX4_RVT)                     0.59       2.99 r
  fpu_rptr_groups/U24/Y (NBUFFX2_RVT)                     0.05       3.04 r
  fpu_rptr_groups/U36/Y (NBUFFX2_RVT)                     0.21       3.25 r
  fpu_add/U5/Y (NBUFFX2_RVT)                              0.57       3.82 r
  fpu_add/fpu_add_exp_dp/U8/Y (INVX0_RVT)                 0.16       3.97 f
  fpu_add/fpu_add_exp_dp/U7/Y (IBUFFX2_RVT)               0.22       4.19 r
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/U4/Y (IBUFFX2_RVT)
                                                          6.79      10.98 f
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/U2/Y (INVX0_RVT)
                                                          0.10      11.08 r
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/U16/Y (NOR2X4_RVT)
                                                          0.19      11.27 f
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/U6/Y (NBUFFX2_RVT)
                                                          2.10      13.37 f
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/U5/Y (NOR2X4_RVT)
                                                          0.90      14.27 r
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/U10/Y (AO222X1_RVT)
                                                          5.14      19.41 r
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[11]/D (DFFX1_RVT)
                                                          0.01      19.42 r
  data arrival time                                                 19.42

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[11]/CLK (DFFX1_RVT)
                                                                    10.35 r
  library setup time                                     -0.05      10.30
  data required time                                                10.30
  ------------------------------------------------------------------------------
  data required time                                                10.30
  data arrival time                                                -19.42
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -9.13


  Startpoint: global_shift_enable
               (input port clocked by ideal_clock1)
  Endpoint: fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  input external delay                                    2.00       2.40 r
  global_shift_enable (in)                                0.00       2.40 r
  fpu_rptr_groups/U34/Y (NBUFFX4_RVT)                     0.59       2.99 r
  fpu_rptr_groups/U24/Y (NBUFFX2_RVT)                     0.05       3.04 r
  fpu_rptr_groups/U36/Y (NBUFFX2_RVT)                     0.21       3.25 r
  fpu_add/U5/Y (NBUFFX2_RVT)                              0.57       3.82 r
  fpu_add/fpu_add_exp_dp/U8/Y (INVX0_RVT)                 0.16       3.97 f
  fpu_add/fpu_add_exp_dp/U7/Y (IBUFFX2_RVT)               0.22       4.19 r
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/U4/Y (IBUFFX2_RVT)
                                                          6.79      10.98 f
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/U2/Y (INVX0_RVT)
                                                          0.10      11.08 r
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/U16/Y (NOR2X4_RVT)
                                                          0.19      11.27 f
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/U6/Y (NBUFFX2_RVT)
                                                          2.10      13.37 f
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/U5/Y (NOR2X4_RVT)
                                                          0.90      14.27 r
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/U12/Y (AO222X1_RVT)
                                                          5.14      19.41 r
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[0]/D (DFFX1_RVT)
                                                          0.01      19.42 r
  data arrival time                                                 19.42

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[0]/CLK (DFFX1_RVT)
                                                                    10.35 r
  library setup time                                     -0.05      10.30
  data required time                                                10.30
  ------------------------------------------------------------------------------
  data required time                                                10.30
  data arrival time                                                -19.42
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -9.13


  Startpoint: global_shift_enable
               (input port clocked by ideal_clock1)
  Endpoint: fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[10]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  input external delay                                    2.00       2.40 r
  global_shift_enable (in)                                0.00       2.40 r
  fpu_rptr_groups/U34/Y (NBUFFX4_RVT)                     0.59       2.99 r
  fpu_rptr_groups/U24/Y (NBUFFX2_RVT)                     0.05       3.04 r
  fpu_rptr_groups/U36/Y (NBUFFX2_RVT)                     0.21       3.25 r
  fpu_add/U5/Y (NBUFFX2_RVT)                              0.57       3.82 r
  fpu_add/fpu_add_exp_dp/U8/Y (INVX0_RVT)                 0.16       3.97 f
  fpu_add/fpu_add_exp_dp/U7/Y (IBUFFX2_RVT)               0.22       4.19 r
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/U4/Y (IBUFFX2_RVT)
                                                          6.79      10.98 f
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/U2/Y (INVX0_RVT)
                                                          0.10      11.08 r
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/U16/Y (NOR2X4_RVT)
                                                          0.19      11.27 f
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/U6/Y (NBUFFX2_RVT)
                                                          2.10      13.37 f
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/U5/Y (NOR2X4_RVT)
                                                          0.90      14.27 r
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/U9/Y (AO222X1_RVT)
                                                          5.14      19.41 r
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[10]/D (DFFX1_RVT)
                                                          0.01      19.42 r
  data arrival time                                                 19.42

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[10]/CLK (DFFX1_RVT)
                                                                    10.35 r
  library setup time                                     -0.05      10.30
  data required time                                                10.30
  ------------------------------------------------------------------------------
  data required time                                                10.30
  data arrival time                                                -19.42
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -9.13


  Startpoint: global_shift_enable
               (input port clocked by ideal_clock1)
  Endpoint: fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[9]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  input external delay                                    2.00       2.40 r
  global_shift_enable (in)                                0.00       2.40 r
  fpu_rptr_groups/U34/Y (NBUFFX4_RVT)                     0.59       2.99 r
  fpu_rptr_groups/U24/Y (NBUFFX2_RVT)                     0.05       3.04 r
  fpu_rptr_groups/U36/Y (NBUFFX2_RVT)                     0.21       3.25 r
  fpu_add/U5/Y (NBUFFX2_RVT)                              0.57       3.82 r
  fpu_add/fpu_add_exp_dp/U8/Y (INVX0_RVT)                 0.16       3.97 f
  fpu_add/fpu_add_exp_dp/U7/Y (IBUFFX2_RVT)               0.22       4.19 r
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/U4/Y (IBUFFX2_RVT)
                                                          6.79      10.98 f
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/U2/Y (INVX0_RVT)
                                                          0.10      11.08 r
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/U16/Y (NOR2X4_RVT)
                                                          0.19      11.27 f
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/U6/Y (NBUFFX2_RVT)
                                                          2.10      13.37 f
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/U5/Y (NOR2X4_RVT)
                                                          0.90      14.27 r
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/U8/Y (AO222X1_RVT)
                                                          5.14      19.41 r
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[9]/D (DFFX1_RVT)
                                                          0.01      19.42 r
  data arrival time                                                 19.42

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[9]/CLK (DFFX1_RVT)
                                                                    10.35 r
  library setup time                                     -0.05      10.30
  data required time                                                10.30
  ------------------------------------------------------------------------------
  data required time                                                10.30
  data arrival time                                                -19.42
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -9.13


  Startpoint: global_shift_enable
               (input port clocked by ideal_clock1)
  Endpoint: fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[12]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  input external delay                                    2.00       2.40 r
  global_shift_enable (in)                                0.00       2.40 r
  fpu_rptr_groups/U34/Y (NBUFFX4_RVT)                     0.59       2.99 r
  fpu_rptr_groups/U24/Y (NBUFFX2_RVT)                     0.05       3.04 r
  fpu_rptr_groups/U36/Y (NBUFFX2_RVT)                     0.21       3.25 r
  fpu_add/U5/Y (NBUFFX2_RVT)                              0.57       3.82 r
  fpu_add/fpu_add_exp_dp/U8/Y (INVX0_RVT)                 0.16       3.97 f
  fpu_add/fpu_add_exp_dp/U7/Y (IBUFFX2_RVT)               0.22       4.19 r
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/U4/Y (IBUFFX2_RVT)
                                                          6.79      10.98 f
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/U2/Y (INVX0_RVT)
                                                          0.10      11.08 r
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/U16/Y (NOR2X4_RVT)
                                                          0.19      11.27 f
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/U6/Y (NBUFFX2_RVT)
                                                          2.10      13.37 f
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/U5/Y (NOR2X4_RVT)
                                                          0.90      14.27 r
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/U11/Y (AO222X1_RVT)
                                                          5.14      19.41 r
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[12]/D (DFFX1_RVT)
                                                          0.01      19.42 r
  data arrival time                                                 19.42

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[12]/CLK (DFFX1_RVT)
                                                                    10.35 r
  library setup time                                     -0.05      10.30
  data required time                                                10.30
  ------------------------------------------------------------------------------
  data required time                                                10.30
  data arrival time                                                -19.42
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -9.13


  Startpoint: global_shift_enable
               (input port clocked by ideal_clock1)
  Endpoint: fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[2]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  input external delay                                    2.00       2.40 r
  global_shift_enable (in)                                0.00       2.40 r
  fpu_rptr_groups/U34/Y (NBUFFX4_RVT)                     0.59       2.99 r
  fpu_rptr_groups/U24/Y (NBUFFX2_RVT)                     0.05       3.04 r
  fpu_rptr_groups/U36/Y (NBUFFX2_RVT)                     0.21       3.25 r
  fpu_add/U5/Y (NBUFFX2_RVT)                              0.57       3.82 r
  fpu_add/fpu_add_exp_dp/U8/Y (INVX0_RVT)                 0.16       3.97 f
  fpu_add/fpu_add_exp_dp/U7/Y (IBUFFX2_RVT)               0.22       4.19 r
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/U4/Y (IBUFFX2_RVT)
                                                          6.79      10.98 f
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/U2/Y (INVX0_RVT)
                                                          0.10      11.08 r
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/U16/Y (NOR2X4_RVT)
                                                          0.19      11.27 f
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/U6/Y (NBUFFX2_RVT)
                                                          2.10      13.37 f
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/U5/Y (NOR2X4_RVT)
                                                          0.90      14.27 r
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/U18/Y (AO222X1_RVT)
                                                          5.14      19.41 r
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[2]/D (DFFX1_RVT)
                                                          0.01      19.42 r
  data arrival time                                                 19.42

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[2]/CLK (DFFX1_RVT)
                                                                    10.35 r
  library setup time                                     -0.05      10.30
  data required time                                                10.30
  ------------------------------------------------------------------------------
  data required time                                                10.30
  data arrival time                                                -19.42
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -9.13


  Startpoint: global_shift_enable
               (input port clocked by ideal_clock1)
  Endpoint: fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[5]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  input external delay                                    2.00       2.40 r
  global_shift_enable (in)                                0.00       2.40 r
  fpu_rptr_groups/U34/Y (NBUFFX4_RVT)                     0.59       2.99 r
  fpu_rptr_groups/U24/Y (NBUFFX2_RVT)                     0.05       3.04 r
  fpu_rptr_groups/U36/Y (NBUFFX2_RVT)                     0.21       3.25 r
  fpu_add/U5/Y (NBUFFX2_RVT)                              0.57       3.82 r
  fpu_add/fpu_add_exp_dp/U8/Y (INVX0_RVT)                 0.16       3.97 f
  fpu_add/fpu_add_exp_dp/U7/Y (IBUFFX2_RVT)               0.22       4.19 r
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/U4/Y (IBUFFX2_RVT)
                                                          6.79      10.98 f
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/U2/Y (INVX0_RVT)
                                                          0.10      11.08 r
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/U16/Y (NOR2X4_RVT)
                                                          0.19      11.27 f
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/U6/Y (NBUFFX2_RVT)
                                                          2.10      13.37 f
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/U5/Y (NOR2X4_RVT)
                                                          0.90      14.27 r
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/U13/Y (AO222X1_RVT)
                                                          5.14      19.41 r
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[5]/D (DFFX1_RVT)
                                                          0.01      19.42 r
  data arrival time                                                 19.42

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[5]/CLK (DFFX1_RVT)
                                                                    10.35 r
  library setup time                                     -0.05      10.30
  data required time                                                10.30
  ------------------------------------------------------------------------------
  data required time                                                10.30
  data arrival time                                                -19.42
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -9.13


  Startpoint: global_shift_enable
               (input port clocked by ideal_clock1)
  Endpoint: fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[1]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  input external delay                                    2.00       2.40 r
  global_shift_enable (in)                                0.00       2.40 r
  fpu_rptr_groups/U34/Y (NBUFFX4_RVT)                     0.59       2.99 r
  fpu_rptr_groups/U24/Y (NBUFFX2_RVT)                     0.05       3.04 r
  fpu_rptr_groups/U36/Y (NBUFFX2_RVT)                     0.21       3.25 r
  fpu_add/U5/Y (NBUFFX2_RVT)                              0.57       3.82 r
  fpu_add/fpu_add_exp_dp/U8/Y (INVX0_RVT)                 0.16       3.97 f
  fpu_add/fpu_add_exp_dp/U7/Y (IBUFFX2_RVT)               0.22       4.19 r
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/U4/Y (IBUFFX2_RVT)
                                                          6.79      10.98 f
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/U2/Y (INVX0_RVT)
                                                          0.10      11.08 r
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/U16/Y (NOR2X4_RVT)
                                                          0.19      11.27 f
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/U6/Y (NBUFFX2_RVT)
                                                          2.10      13.37 f
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/U5/Y (NOR2X4_RVT)
                                                          0.90      14.27 r
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/U17/Y (AO222X1_RVT)
                                                          5.14      19.41 r
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[1]/D (DFFX1_RVT)
                                                          0.01      19.42 r
  data arrival time                                                 19.42

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[1]/CLK (DFFX1_RVT)
                                                                    10.35 r
  library setup time                                     -0.05      10.30
  data required time                                                10.30
  ------------------------------------------------------------------------------
  data required time                                                10.30
  data arrival time                                                -19.42
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -9.13


  Startpoint: global_shift_enable
               (input port clocked by ideal_clock1)
  Endpoint: fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[4]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  input external delay                                    2.00       2.40 r
  global_shift_enable (in)                                0.00       2.40 r
  fpu_rptr_groups/U34/Y (NBUFFX4_RVT)                     0.59       2.99 r
  fpu_rptr_groups/U24/Y (NBUFFX2_RVT)                     0.05       3.04 r
  fpu_rptr_groups/U36/Y (NBUFFX2_RVT)                     0.21       3.25 r
  fpu_add/U5/Y (NBUFFX2_RVT)                              0.57       3.82 r
  fpu_add/fpu_add_exp_dp/U8/Y (INVX0_RVT)                 0.16       3.97 f
  fpu_add/fpu_add_exp_dp/U7/Y (IBUFFX2_RVT)               0.22       4.19 r
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/U4/Y (IBUFFX2_RVT)
                                                          6.79      10.98 f
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/U2/Y (INVX0_RVT)
                                                          0.10      11.08 r
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/U16/Y (NOR2X4_RVT)
                                                          0.19      11.27 f
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/U6/Y (NBUFFX2_RVT)
                                                          2.10      13.37 f
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/U5/Y (NOR2X4_RVT)
                                                          0.90      14.27 r
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/U20/Y (AO222X1_RVT)
                                                          5.14      19.41 r
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[4]/D (DFFX1_RVT)
                                                          0.01      19.42 r
  data arrival time                                                 19.42

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[4]/CLK (DFFX1_RVT)
                                                                    10.35 r
  library setup time                                     -0.05      10.30
  data required time                                                10.30
  ------------------------------------------------------------------------------
  data required time                                                10.30
  data arrival time                                                -19.42
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -9.13


  Startpoint: global_shift_enable
               (input port clocked by ideal_clock1)
  Endpoint: fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[7]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  input external delay                                    2.00       2.40 r
  global_shift_enable (in)                                0.00       2.40 r
  fpu_rptr_groups/U34/Y (NBUFFX4_RVT)                     0.59       2.99 r
  fpu_rptr_groups/U24/Y (NBUFFX2_RVT)                     0.05       3.04 r
  fpu_rptr_groups/U36/Y (NBUFFX2_RVT)                     0.21       3.25 r
  fpu_add/U5/Y (NBUFFX2_RVT)                              0.57       3.82 r
  fpu_add/fpu_add_exp_dp/U8/Y (INVX0_RVT)                 0.16       3.97 f
  fpu_add/fpu_add_exp_dp/U7/Y (IBUFFX2_RVT)               0.22       4.19 r
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/U4/Y (IBUFFX2_RVT)
                                                          6.79      10.98 f
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/U2/Y (INVX0_RVT)
                                                          0.10      11.08 r
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/U16/Y (NOR2X4_RVT)
                                                          0.19      11.27 f
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/U6/Y (NBUFFX2_RVT)
                                                          2.10      13.37 f
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/U5/Y (NOR2X4_RVT)
                                                          0.90      14.27 r
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/U15/Y (AO222X1_RVT)
                                                          5.14      19.41 r
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[7]/D (DFFX1_RVT)
                                                          0.01      19.42 r
  data arrival time                                                 19.42

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[7]/CLK (DFFX1_RVT)
                                                                    10.35 r
  library setup time                                     -0.05      10.30
  data required time                                                10.30
  ------------------------------------------------------------------------------
  data required time                                                10.30
  data arrival time                                                -19.42
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -9.13


  Startpoint: global_shift_enable
               (input port clocked by ideal_clock1)
  Endpoint: fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[3]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  input external delay                                    2.00       2.40 r
  global_shift_enable (in)                                0.00       2.40 r
  fpu_rptr_groups/U34/Y (NBUFFX4_RVT)                     0.59       2.99 r
  fpu_rptr_groups/U24/Y (NBUFFX2_RVT)                     0.05       3.04 r
  fpu_rptr_groups/U36/Y (NBUFFX2_RVT)                     0.21       3.25 r
  fpu_add/U5/Y (NBUFFX2_RVT)                              0.57       3.82 r
  fpu_add/fpu_add_exp_dp/U8/Y (INVX0_RVT)                 0.16       3.97 f
  fpu_add/fpu_add_exp_dp/U7/Y (IBUFFX2_RVT)               0.22       4.19 r
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/U4/Y (IBUFFX2_RVT)
                                                          6.79      10.98 f
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/U2/Y (INVX0_RVT)
                                                          0.10      11.08 r
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/U16/Y (NOR2X4_RVT)
                                                          0.19      11.27 f
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/U6/Y (NBUFFX2_RVT)
                                                          2.10      13.37 f
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/U5/Y (NOR2X4_RVT)
                                                          0.90      14.27 r
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/U19/Y (AO222X1_RVT)
                                                          5.14      19.41 r
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[3]/D (DFFX1_RVT)
                                                          0.01      19.42 r
  data arrival time                                                 19.42

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[3]/CLK (DFFX1_RVT)
                                                                    10.35 r
  library setup time                                     -0.05      10.30
  data required time                                                10.30
  ------------------------------------------------------------------------------
  data required time                                                10.30
  data arrival time                                                -19.42
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -9.13


  Startpoint: global_shift_enable
               (input port clocked by ideal_clock1)
  Endpoint: fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[6]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  input external delay                                    2.00       2.40 r
  global_shift_enable (in)                                0.00       2.40 r
  fpu_rptr_groups/U34/Y (NBUFFX4_RVT)                     0.59       2.99 r
  fpu_rptr_groups/U24/Y (NBUFFX2_RVT)                     0.05       3.04 r
  fpu_rptr_groups/U36/Y (NBUFFX2_RVT)                     0.21       3.25 r
  fpu_add/U5/Y (NBUFFX2_RVT)                              0.57       3.82 r
  fpu_add/fpu_add_exp_dp/U8/Y (INVX0_RVT)                 0.16       3.97 f
  fpu_add/fpu_add_exp_dp/U7/Y (IBUFFX2_RVT)               0.22       4.19 r
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/U4/Y (IBUFFX2_RVT)
                                                          6.79      10.98 f
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/U2/Y (INVX0_RVT)
                                                          0.10      11.08 r
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/U16/Y (NOR2X4_RVT)
                                                          0.19      11.27 f
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/U6/Y (NBUFFX2_RVT)
                                                          2.10      13.37 f
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/U5/Y (NOR2X4_RVT)
                                                          0.90      14.27 r
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/U14/Y (AO222X1_RVT)
                                                          5.14      19.41 r
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[6]/D (DFFX1_RVT)
                                                          0.01      19.42 r
  data arrival time                                                 19.42

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_dblop/q_reg[6]/CLK (DFFX1_RVT)
                                                                    10.35 r
  library setup time                                     -0.05      10.30
  data required time                                                10.30
  ------------------------------------------------------------------------------
  data required time                                                10.30
  data arrival time                                                -19.42
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -9.13


  Startpoint: global_shift_enable
               (input port clocked by ideal_clock1)
  Endpoint: fpu_in/fpu_in_ctl/i_inq_pipe8/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  input external delay                                    2.00       2.40 r
  global_shift_enable (in)                                0.00       2.40 r
  fpu_rptr_groups/U34/Y (NBUFFX4_RVT)                     0.59       2.99 r
  fpu_rptr_groups/U24/Y (NBUFFX2_RVT)                     0.05       3.04 r
  fpu_rptr_groups/U35/Y (INVX0_RVT)                       0.19       3.24 f
  fpu_rptr_groups/U20/Y (INVX0_RVT)                       0.10       3.34 r
  fpu_rptr_groups/U39/Y (NBUFFX2_RVT)                     0.11       3.45 r
  fpu_in/U1/Y (NBUFFX2_RVT)                               0.16       3.61 r
  fpu_in/fpu_in_ctl/U38/Y (INVX0_RVT)                     0.09       3.70 f
  fpu_in/fpu_in_ctl/U27/Y (INVX0_RVT)                     0.40       4.10 r
  fpu_in/fpu_in_ctl/i_inq_pipe8/U2/Y (IBUFFX2_RVT)       13.67      17.78 f
  fpu_in/fpu_in_ctl/i_inq_pipe8/U6/Y (INVX1_RVT)          0.06      17.84 r
  fpu_in/fpu_in_ctl/i_inq_pipe8/U5/Y (NOR3X4_RVT)         0.62      18.46 f
  fpu_in/fpu_in_ctl/i_inq_pipe8/U4/Y (NOR3X0_RVT)         0.41      18.87 r
  fpu_in/fpu_in_ctl/i_inq_pipe8/U7/Y (AO222X1_RVT)        0.28      19.15 r
  fpu_in/fpu_in_ctl/i_inq_pipe8/q_reg[0]/D (DFFX1_RVT)
                                                          0.01      19.17 r
  data arrival time                                                 19.17

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_in/fpu_in_ctl/i_inq_pipe8/q_reg[0]/CLK (DFFX1_RVT)            10.35 r
  library setup time                                     -0.06      10.29
  data required time                                                10.29
  ------------------------------------------------------------------------------
  data required time                                                10.29
  data arrival time                                                -19.17
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -8.87


  Startpoint: global_shift_enable
               (input port clocked by ideal_clock1)
  Endpoint: fpu_in/fpu_in_ctl/i_inq_pipe8/q_reg[1]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  input external delay                                    2.00       2.40 r
  global_shift_enable (in)                                0.00       2.40 r
  fpu_rptr_groups/U34/Y (NBUFFX4_RVT)                     0.59       2.99 r
  fpu_rptr_groups/U24/Y (NBUFFX2_RVT)                     0.05       3.04 r
  fpu_rptr_groups/U35/Y (INVX0_RVT)                       0.19       3.24 f
  fpu_rptr_groups/U20/Y (INVX0_RVT)                       0.10       3.34 r
  fpu_rptr_groups/U39/Y (NBUFFX2_RVT)                     0.11       3.45 r
  fpu_in/U1/Y (NBUFFX2_RVT)                               0.16       3.61 r
  fpu_in/fpu_in_ctl/U38/Y (INVX0_RVT)                     0.09       3.70 f
  fpu_in/fpu_in_ctl/U27/Y (INVX0_RVT)                     0.40       4.10 r
  fpu_in/fpu_in_ctl/i_inq_pipe8/U2/Y (IBUFFX2_RVT)       13.67      17.78 f
  fpu_in/fpu_in_ctl/i_inq_pipe8/U6/Y (INVX1_RVT)          0.06      17.84 r
  fpu_in/fpu_in_ctl/i_inq_pipe8/U5/Y (NOR3X4_RVT)         0.62      18.46 f
  fpu_in/fpu_in_ctl/i_inq_pipe8/U4/Y (NOR3X0_RVT)         0.41      18.87 r
  fpu_in/fpu_in_ctl/i_inq_pipe8/U8/Y (AO222X1_RVT)        0.28      19.15 r
  fpu_in/fpu_in_ctl/i_inq_pipe8/q_reg[1]/D (DFFX1_RVT)
                                                          0.01      19.17 r
  data arrival time                                                 19.17

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_in/fpu_in_ctl/i_inq_pipe8/q_reg[1]/CLK (DFFX1_RVT)            10.35 r
  library setup time                                     -0.06      10.29
  data required time                                                10.29
  ------------------------------------------------------------------------------
  data required time                                                10.29
  data arrival time                                                -19.17
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -8.87


  Startpoint: global_shift_enable
               (input port clocked by ideal_clock1)
  Endpoint: fpu_in/fpu_in_ctl/i_inq_pipe8/q_reg[2]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  input external delay                                    2.00       2.40 r
  global_shift_enable (in)                                0.00       2.40 r
  fpu_rptr_groups/U34/Y (NBUFFX4_RVT)                     0.59       2.99 r
  fpu_rptr_groups/U24/Y (NBUFFX2_RVT)                     0.05       3.04 r
  fpu_rptr_groups/U35/Y (INVX0_RVT)                       0.19       3.24 f
  fpu_rptr_groups/U20/Y (INVX0_RVT)                       0.10       3.34 r
  fpu_rptr_groups/U39/Y (NBUFFX2_RVT)                     0.11       3.45 r
  fpu_in/U1/Y (NBUFFX2_RVT)                               0.16       3.61 r
  fpu_in/fpu_in_ctl/U38/Y (INVX0_RVT)                     0.09       3.70 f
  fpu_in/fpu_in_ctl/U27/Y (INVX0_RVT)                     0.40       4.10 r
  fpu_in/fpu_in_ctl/i_inq_pipe8/U2/Y (IBUFFX2_RVT)       13.67      17.78 f
  fpu_in/fpu_in_ctl/i_inq_pipe8/U6/Y (INVX1_RVT)          0.06      17.84 r
  fpu_in/fpu_in_ctl/i_inq_pipe8/U5/Y (NOR3X4_RVT)         0.62      18.46 f
  fpu_in/fpu_in_ctl/i_inq_pipe8/U4/Y (NOR3X0_RVT)         0.41      18.87 r
  fpu_in/fpu_in_ctl/i_inq_pipe8/U9/Y (AO222X1_RVT)        0.28      19.15 r
  fpu_in/fpu_in_ctl/i_inq_pipe8/q_reg[2]/D (DFFX1_RVT)
                                                          0.01      19.17 r
  data arrival time                                                 19.17

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_in/fpu_in_ctl/i_inq_pipe8/q_reg[2]/CLK (DFFX1_RVT)            10.35 r
  library setup time                                     -0.05      10.30
  data required time                                                10.30
  ------------------------------------------------------------------------------
  data required time                                                10.30
  data arrival time                                                -19.17
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -8.87


  Startpoint: global_shift_enable
               (input port clocked by ideal_clock1)
  Endpoint: fpu_in/fpu_in_ctl/i_inq_pipe11/q_reg[1]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  input external delay                                    2.00       2.40 r
  global_shift_enable (in)                                0.00       2.40 r
  fpu_rptr_groups/U34/Y (NBUFFX4_RVT)                     0.59       2.99 r
  fpu_rptr_groups/U24/Y (NBUFFX2_RVT)                     0.05       3.04 r
  fpu_rptr_groups/U35/Y (INVX0_RVT)                       0.19       3.24 f
  fpu_rptr_groups/U20/Y (INVX0_RVT)                       0.10       3.34 r
  fpu_rptr_groups/U39/Y (NBUFFX2_RVT)                     0.11       3.45 r
  fpu_in/U1/Y (NBUFFX2_RVT)                               0.16       3.61 r
  fpu_in/fpu_in_ctl/U38/Y (INVX0_RVT)                     0.09       3.70 f
  fpu_in/fpu_in_ctl/U27/Y (INVX0_RVT)                     0.40       4.10 r
  fpu_in/fpu_in_ctl/i_inq_pipe11/U2/Y (IBUFFX2_RVT)      13.67      17.78 f
  fpu_in/fpu_in_ctl/i_inq_pipe11/U3/Y (INVX1_RVT)         0.06      17.84 r
  fpu_in/fpu_in_ctl/i_inq_pipe11/U4/Y (NOR3X0_RVT)        0.61      18.44 f
  fpu_in/fpu_in_ctl/i_inq_pipe11/U5/Y (NOR3X4_RVT)        0.43      18.87 r
  fpu_in/fpu_in_ctl/i_inq_pipe11/U7/Y (AO222X1_RVT)       0.28      19.15 r
  fpu_in/fpu_in_ctl/i_inq_pipe11/q_reg[1]/D (DFFX1_RVT)
                                                          0.01      19.17 r
  data arrival time                                                 19.17

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_in/fpu_in_ctl/i_inq_pipe11/q_reg[1]/CLK (DFFX1_RVT)           10.35 r
  library setup time                                     -0.06      10.29
  data required time                                                10.29
  ------------------------------------------------------------------------------
  data required time                                                10.29
  data arrival time                                                -19.17
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -8.87


  Startpoint: global_shift_enable
               (input port clocked by ideal_clock1)
  Endpoint: fpu_in/fpu_in_ctl/i_inq_pipe13/q_reg[1]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  input external delay                                    2.00       2.40 r
  global_shift_enable (in)                                0.00       2.40 r
  fpu_rptr_groups/U34/Y (NBUFFX4_RVT)                     0.59       2.99 r
  fpu_rptr_groups/U24/Y (NBUFFX2_RVT)                     0.05       3.04 r
  fpu_rptr_groups/U35/Y (INVX0_RVT)                       0.19       3.24 f
  fpu_rptr_groups/U20/Y (INVX0_RVT)                       0.10       3.34 r
  fpu_rptr_groups/U39/Y (NBUFFX2_RVT)                     0.11       3.45 r
  fpu_in/U1/Y (NBUFFX2_RVT)                               0.16       3.61 r
  fpu_in/fpu_in_ctl/U38/Y (INVX0_RVT)                     0.09       3.70 f
  fpu_in/fpu_in_ctl/U27/Y (INVX0_RVT)                     0.40       4.10 r
  fpu_in/fpu_in_ctl/i_inq_pipe13/U2/Y (IBUFFX2_RVT)      13.67      17.78 f
  fpu_in/fpu_in_ctl/i_inq_pipe13/U3/Y (INVX1_RVT)         0.06      17.84 r
  fpu_in/fpu_in_ctl/i_inq_pipe13/U4/Y (NOR3X0_RVT)        0.61      18.44 f
  fpu_in/fpu_in_ctl/i_inq_pipe13/U5/Y (NOR3X4_RVT)        0.43      18.87 r
  fpu_in/fpu_in_ctl/i_inq_pipe13/U7/Y (AO222X1_RVT)       0.28      19.15 r
  fpu_in/fpu_in_ctl/i_inq_pipe13/q_reg[1]/D (DFFX1_RVT)
                                                          0.01      19.17 r
  data arrival time                                                 19.17

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_in/fpu_in_ctl/i_inq_pipe13/q_reg[1]/CLK (DFFX1_RVT)           10.35 r
  library setup time                                     -0.06      10.29
  data required time                                                10.29
  ------------------------------------------------------------------------------
  data required time                                                10.29
  data arrival time                                                -19.17
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -8.87


  Startpoint: global_shift_enable
               (input port clocked by ideal_clock1)
  Endpoint: fpu_in/fpu_in_ctl/i_inq_pipe11/q_reg[2]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  input external delay                                    2.00       2.40 r
  global_shift_enable (in)                                0.00       2.40 r
  fpu_rptr_groups/U34/Y (NBUFFX4_RVT)                     0.59       2.99 r
  fpu_rptr_groups/U24/Y (NBUFFX2_RVT)                     0.05       3.04 r
  fpu_rptr_groups/U35/Y (INVX0_RVT)                       0.19       3.24 f
  fpu_rptr_groups/U20/Y (INVX0_RVT)                       0.10       3.34 r
  fpu_rptr_groups/U39/Y (NBUFFX2_RVT)                     0.11       3.45 r
  fpu_in/U1/Y (NBUFFX2_RVT)                               0.16       3.61 r
  fpu_in/fpu_in_ctl/U38/Y (INVX0_RVT)                     0.09       3.70 f
  fpu_in/fpu_in_ctl/U27/Y (INVX0_RVT)                     0.40       4.10 r
  fpu_in/fpu_in_ctl/i_inq_pipe11/U2/Y (IBUFFX2_RVT)      13.67      17.78 f
  fpu_in/fpu_in_ctl/i_inq_pipe11/U3/Y (INVX1_RVT)         0.06      17.84 r
  fpu_in/fpu_in_ctl/i_inq_pipe11/U4/Y (NOR3X0_RVT)        0.61      18.44 f
  fpu_in/fpu_in_ctl/i_inq_pipe11/U5/Y (NOR3X4_RVT)        0.43      18.87 r
  fpu_in/fpu_in_ctl/i_inq_pipe11/U8/Y (AO222X1_RVT)       0.28      19.15 r
  fpu_in/fpu_in_ctl/i_inq_pipe11/q_reg[2]/D (DFFX1_RVT)
                                                          0.01      19.17 r
  data arrival time                                                 19.17

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_in/fpu_in_ctl/i_inq_pipe11/q_reg[2]/CLK (DFFX1_RVT)           10.35 r
  library setup time                                     -0.05      10.30
  data required time                                                10.30
  ------------------------------------------------------------------------------
  data required time                                                10.30
  data arrival time                                                -19.17
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -8.87


  Startpoint: global_shift_enable
               (input port clocked by ideal_clock1)
  Endpoint: fpu_in/fpu_in_ctl/i_inq_pipe13/q_reg[2]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  input external delay                                    2.00       2.40 r
  global_shift_enable (in)                                0.00       2.40 r
  fpu_rptr_groups/U34/Y (NBUFFX4_RVT)                     0.59       2.99 r
  fpu_rptr_groups/U24/Y (NBUFFX2_RVT)                     0.05       3.04 r
  fpu_rptr_groups/U35/Y (INVX0_RVT)                       0.19       3.24 f
  fpu_rptr_groups/U20/Y (INVX0_RVT)                       0.10       3.34 r
  fpu_rptr_groups/U39/Y (NBUFFX2_RVT)                     0.11       3.45 r
  fpu_in/U1/Y (NBUFFX2_RVT)                               0.16       3.61 r
  fpu_in/fpu_in_ctl/U38/Y (INVX0_RVT)                     0.09       3.70 f
  fpu_in/fpu_in_ctl/U27/Y (INVX0_RVT)                     0.40       4.10 r
  fpu_in/fpu_in_ctl/i_inq_pipe13/U2/Y (IBUFFX2_RVT)      13.67      17.78 f
  fpu_in/fpu_in_ctl/i_inq_pipe13/U3/Y (INVX1_RVT)         0.06      17.84 r
  fpu_in/fpu_in_ctl/i_inq_pipe13/U4/Y (NOR3X0_RVT)        0.61      18.44 f
  fpu_in/fpu_in_ctl/i_inq_pipe13/U5/Y (NOR3X4_RVT)        0.43      18.87 r
  fpu_in/fpu_in_ctl/i_inq_pipe13/U8/Y (AO222X1_RVT)       0.28      19.15 r
  fpu_in/fpu_in_ctl/i_inq_pipe13/q_reg[2]/D (DFFX1_RVT)
                                                          0.01      19.17 r
  data arrival time                                                 19.17

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_in/fpu_in_ctl/i_inq_pipe13/q_reg[2]/CLK (DFFX1_RVT)           10.35 r
  library setup time                                     -0.05      10.30
  data required time                                                10.30
  ------------------------------------------------------------------------------
  data required time                                                10.30
  data arrival time                                                -19.17
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -8.87


  Startpoint: global_shift_enable
               (input port clocked by ideal_clock1)
  Endpoint: fpu_in/fpu_in_ctl/i_inq_pipe11/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  input external delay                                    2.00       2.40 r
  global_shift_enable (in)                                0.00       2.40 r
  fpu_rptr_groups/U34/Y (NBUFFX4_RVT)                     0.59       2.99 r
  fpu_rptr_groups/U24/Y (NBUFFX2_RVT)                     0.05       3.04 r
  fpu_rptr_groups/U35/Y (INVX0_RVT)                       0.19       3.24 f
  fpu_rptr_groups/U20/Y (INVX0_RVT)                       0.10       3.34 r
  fpu_rptr_groups/U39/Y (NBUFFX2_RVT)                     0.11       3.45 r
  fpu_in/U1/Y (NBUFFX2_RVT)                               0.16       3.61 r
  fpu_in/fpu_in_ctl/U38/Y (INVX0_RVT)                     0.09       3.70 f
  fpu_in/fpu_in_ctl/U27/Y (INVX0_RVT)                     0.40       4.10 r
  fpu_in/fpu_in_ctl/i_inq_pipe11/U2/Y (IBUFFX2_RVT)      13.67      17.78 f
  fpu_in/fpu_in_ctl/i_inq_pipe11/U3/Y (INVX1_RVT)         0.06      17.84 r
  fpu_in/fpu_in_ctl/i_inq_pipe11/U4/Y (NOR3X0_RVT)        0.61      18.44 f
  fpu_in/fpu_in_ctl/i_inq_pipe11/U5/Y (NOR3X4_RVT)        0.43      18.87 r
  fpu_in/fpu_in_ctl/i_inq_pipe11/U6/Y (AO222X1_RVT)       0.28      19.15 r
  fpu_in/fpu_in_ctl/i_inq_pipe11/q_reg[0]/D (DFFX1_RVT)
                                                          0.01      19.17 r
  data arrival time                                                 19.17

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_in/fpu_in_ctl/i_inq_pipe11/q_reg[0]/CLK (DFFX1_RVT)           10.35 r
  library setup time                                     -0.05      10.30
  data required time                                                10.30
  ------------------------------------------------------------------------------
  data required time                                                10.30
  data arrival time                                                -19.17
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -8.87


  Startpoint: global_shift_enable
               (input port clocked by ideal_clock1)
  Endpoint: fpu_in/fpu_in_ctl/i_inq_pipe13/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  input external delay                                    2.00       2.40 r
  global_shift_enable (in)                                0.00       2.40 r
  fpu_rptr_groups/U34/Y (NBUFFX4_RVT)                     0.59       2.99 r
  fpu_rptr_groups/U24/Y (NBUFFX2_RVT)                     0.05       3.04 r
  fpu_rptr_groups/U35/Y (INVX0_RVT)                       0.19       3.24 f
  fpu_rptr_groups/U20/Y (INVX0_RVT)                       0.10       3.34 r
  fpu_rptr_groups/U39/Y (NBUFFX2_RVT)                     0.11       3.45 r
  fpu_in/U1/Y (NBUFFX2_RVT)                               0.16       3.61 r
  fpu_in/fpu_in_ctl/U38/Y (INVX0_RVT)                     0.09       3.70 f
  fpu_in/fpu_in_ctl/U27/Y (INVX0_RVT)                     0.40       4.10 r
  fpu_in/fpu_in_ctl/i_inq_pipe13/U2/Y (IBUFFX2_RVT)      13.67      17.78 f
  fpu_in/fpu_in_ctl/i_inq_pipe13/U3/Y (INVX1_RVT)         0.06      17.84 r
  fpu_in/fpu_in_ctl/i_inq_pipe13/U4/Y (NOR3X0_RVT)        0.61      18.44 f
  fpu_in/fpu_in_ctl/i_inq_pipe13/U5/Y (NOR3X4_RVT)        0.43      18.87 r
  fpu_in/fpu_in_ctl/i_inq_pipe13/U6/Y (AO222X1_RVT)       0.28      19.15 r
  fpu_in/fpu_in_ctl/i_inq_pipe13/q_reg[0]/D (DFFX1_RVT)
                                                          0.01      19.17 r
  data arrival time                                                 19.17

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_in/fpu_in_ctl/i_inq_pipe13/q_reg[0]/CLK (DFFX1_RVT)           10.35 r
  library setup time                                     -0.05      10.30
  data required time                                                10.30
  ------------------------------------------------------------------------------
  data required time                                                10.30
  data arrival time                                                -19.17
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -8.87


  Startpoint: global_shift_enable
               (input port clocked by ideal_clock1)
  Endpoint: fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngop/q_reg[2]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  input external delay                                    2.00       2.40 r
  global_shift_enable (in)                                0.00       2.40 r
  fpu_rptr_groups/U34/Y (NBUFFX4_RVT)                     0.59       2.99 r
  fpu_rptr_groups/U24/Y (NBUFFX2_RVT)                     0.05       3.04 r
  fpu_rptr_groups/U36/Y (NBUFFX2_RVT)                     0.21       3.25 r
  fpu_add/U5/Y (NBUFFX2_RVT)                              0.57       3.82 r
  fpu_add/fpu_add_exp_dp/U8/Y (INVX0_RVT)                 0.16       3.97 f
  fpu_add/fpu_add_exp_dp/U7/Y (IBUFFX2_RVT)               0.22       4.19 r
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngop/U7/Y (IBUFFX2_RVT)
                                                          6.79      10.98 f
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngop/U9/Y (INVX1_RVT)
                                                          0.14      11.13 r
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngop/U16/Y (NOR2X4_RVT)
                                                          3.36      14.49 f
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngop/U10/Y (NBUFFX2_RVT)
                                                          0.24      14.73 f
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngop/U19/Y (AO222X1_RVT)
                                                          4.30      19.03 f
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngop/q_reg[2]/D (DFFX1_RVT)
                                                          0.01      19.04 f
  data arrival time                                                 19.04

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngop/q_reg[2]/CLK (DFFX1_RVT)
                                                                    10.35 r
  library setup time                                     -0.03      10.32
  data required time                                                10.32
  ------------------------------------------------------------------------------
  data required time                                                10.32
  data arrival time                                                -19.04
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -8.72


  Startpoint: global_shift_enable
               (input port clocked by ideal_clock1)
  Endpoint: fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngop/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  input external delay                                    2.00       2.40 r
  global_shift_enable (in)                                0.00       2.40 r
  fpu_rptr_groups/U34/Y (NBUFFX4_RVT)                     0.59       2.99 r
  fpu_rptr_groups/U24/Y (NBUFFX2_RVT)                     0.05       3.04 r
  fpu_rptr_groups/U36/Y (NBUFFX2_RVT)                     0.21       3.25 r
  fpu_add/U5/Y (NBUFFX2_RVT)                              0.57       3.82 r
  fpu_add/fpu_add_exp_dp/U8/Y (INVX0_RVT)                 0.16       3.97 f
  fpu_add/fpu_add_exp_dp/U7/Y (IBUFFX2_RVT)               0.22       4.19 r
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngop/U7/Y (IBUFFX2_RVT)
                                                          6.79      10.98 f
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngop/U9/Y (INVX1_RVT)
                                                          0.14      11.13 r
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngop/U16/Y (NOR2X4_RVT)
                                                          3.36      14.49 f
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngop/U10/Y (NBUFFX2_RVT)
                                                          0.24      14.73 f
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngop/U17/Y (AO222X1_RVT)
                                                          4.30      19.03 f
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngop/q_reg[0]/D (DFFX1_RVT)
                                                          0.01      19.04 f
  data arrival time                                                 19.04

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngop/q_reg[0]/CLK (DFFX1_RVT)
                                                                    10.35 r
  library setup time                                     -0.03      10.32
  data required time                                                10.32
  ------------------------------------------------------------------------------
  data required time                                                10.32
  data arrival time                                                -19.04
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -8.72


  Startpoint: global_shift_enable
               (input port clocked by ideal_clock1)
  Endpoint: fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngop/q_reg[6]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  input external delay                                    2.00       2.40 r
  global_shift_enable (in)                                0.00       2.40 r
  fpu_rptr_groups/U34/Y (NBUFFX4_RVT)                     0.59       2.99 r
  fpu_rptr_groups/U24/Y (NBUFFX2_RVT)                     0.05       3.04 r
  fpu_rptr_groups/U36/Y (NBUFFX2_RVT)                     0.21       3.25 r
  fpu_add/U5/Y (NBUFFX2_RVT)                              0.57       3.82 r
  fpu_add/fpu_add_exp_dp/U8/Y (INVX0_RVT)                 0.16       3.97 f
  fpu_add/fpu_add_exp_dp/U7/Y (IBUFFX2_RVT)               0.22       4.19 r
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngop/U7/Y (IBUFFX2_RVT)
                                                          6.79      10.98 f
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngop/U9/Y (INVX1_RVT)
                                                          0.14      11.13 r
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngop/U16/Y (NOR2X4_RVT)
                                                          3.36      14.49 f
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngop/U10/Y (NBUFFX2_RVT)
                                                          0.24      14.73 f
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngop/U23/Y (AO222X1_RVT)
                                                          4.30      19.03 f
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngop/q_reg[6]/D (DFFX1_RVT)
                                                          0.01      19.04 f
  data arrival time                                                 19.04

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngop/q_reg[6]/CLK (DFFX1_RVT)
                                                                    10.35 r
  library setup time                                     -0.03      10.32
  data required time                                                10.32
  ------------------------------------------------------------------------------
  data required time                                                10.32
  data arrival time                                                -19.04
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -8.72


  Startpoint: global_shift_enable
               (input port clocked by ideal_clock1)
  Endpoint: fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngop/q_reg[4]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  input external delay                                    2.00       2.40 r
  global_shift_enable (in)                                0.00       2.40 r
  fpu_rptr_groups/U34/Y (NBUFFX4_RVT)                     0.59       2.99 r
  fpu_rptr_groups/U24/Y (NBUFFX2_RVT)                     0.05       3.04 r
  fpu_rptr_groups/U36/Y (NBUFFX2_RVT)                     0.21       3.25 r
  fpu_add/U5/Y (NBUFFX2_RVT)                              0.57       3.82 r
  fpu_add/fpu_add_exp_dp/U8/Y (INVX0_RVT)                 0.16       3.97 f
  fpu_add/fpu_add_exp_dp/U7/Y (IBUFFX2_RVT)               0.22       4.19 r
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngop/U7/Y (IBUFFX2_RVT)
                                                          6.79      10.98 f
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngop/U9/Y (INVX1_RVT)
                                                          0.14      11.13 r
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngop/U16/Y (NOR2X4_RVT)
                                                          3.36      14.49 f
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngop/U10/Y (NBUFFX2_RVT)
                                                          0.24      14.73 f
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngop/U21/Y (AO222X1_RVT)
                                                          4.30      19.03 f
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngop/q_reg[4]/D (DFFX1_RVT)
                                                          0.01      19.04 f
  data arrival time                                                 19.04

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngop/q_reg[4]/CLK (DFFX1_RVT)
                                                                    10.35 r
  library setup time                                     -0.03      10.32
  data required time                                                10.32
  ------------------------------------------------------------------------------
  data required time                                                10.32
  data arrival time                                                -19.04
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -8.72


  Startpoint: global_shift_enable
               (input port clocked by ideal_clock1)
  Endpoint: fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngop/q_reg[7]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  input external delay                                    2.00       2.40 r
  global_shift_enable (in)                                0.00       2.40 r
  fpu_rptr_groups/U34/Y (NBUFFX4_RVT)                     0.59       2.99 r
  fpu_rptr_groups/U24/Y (NBUFFX2_RVT)                     0.05       3.04 r
  fpu_rptr_groups/U36/Y (NBUFFX2_RVT)                     0.21       3.25 r
  fpu_add/U5/Y (NBUFFX2_RVT)                              0.57       3.82 r
  fpu_add/fpu_add_exp_dp/U8/Y (INVX0_RVT)                 0.16       3.97 f
  fpu_add/fpu_add_exp_dp/U7/Y (IBUFFX2_RVT)               0.22       4.19 r
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngop/U7/Y (IBUFFX2_RVT)
                                                          6.79      10.98 f
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngop/U9/Y (INVX1_RVT)
                                                          0.14      11.13 r
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngop/U16/Y (NOR2X4_RVT)
                                                          3.36      14.49 f
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngop/U10/Y (NBUFFX2_RVT)
                                                          0.24      14.73 f
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngop/U24/Y (AO222X1_RVT)
                                                          4.30      19.03 f
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngop/q_reg[7]/D (DFFX1_RVT)
                                                          0.01      19.04 f
  data arrival time                                                 19.04

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngop/q_reg[7]/CLK (DFFX1_RVT)
                                                                    10.35 r
  library setup time                                     -0.03      10.32
  data required time                                                10.32
  ------------------------------------------------------------------------------
  data required time                                                10.32
  data arrival time                                                -19.04
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -8.72


  Startpoint: global_shift_enable
               (input port clocked by ideal_clock1)
  Endpoint: fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngop/q_reg[10]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  input external delay                                    2.00       2.40 r
  global_shift_enable (in)                                0.00       2.40 r
  fpu_rptr_groups/U34/Y (NBUFFX4_RVT)                     0.59       2.99 r
  fpu_rptr_groups/U24/Y (NBUFFX2_RVT)                     0.05       3.04 r
  fpu_rptr_groups/U36/Y (NBUFFX2_RVT)                     0.21       3.25 r
  fpu_add/U5/Y (NBUFFX2_RVT)                              0.57       3.82 r
  fpu_add/fpu_add_exp_dp/U8/Y (INVX0_RVT)                 0.16       3.97 f
  fpu_add/fpu_add_exp_dp/U7/Y (IBUFFX2_RVT)               0.22       4.19 r
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngop/U7/Y (IBUFFX2_RVT)
                                                          6.79      10.98 f
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngop/U9/Y (INVX1_RVT)
                                                          0.14      11.13 r
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngop/U16/Y (NOR2X4_RVT)
                                                          3.36      14.49 f
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngop/U10/Y (NBUFFX2_RVT)
                                                          0.24      14.73 f
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngop/U13/Y (AO222X1_RVT)
                                                          4.30      19.03 f
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngop/q_reg[10]/D (DFFX1_RVT)
                                                          0.01      19.04 f
  data arrival time                                                 19.04

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngop/q_reg[10]/CLK (DFFX1_RVT)
                                                                    10.35 r
  library setup time                                     -0.03      10.32
  data required time                                                10.32
  ------------------------------------------------------------------------------
  data required time                                                10.32
  data arrival time                                                -19.04
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -8.72


  Startpoint: global_shift_enable
               (input port clocked by ideal_clock1)
  Endpoint: fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngop/q_reg[5]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  input external delay                                    2.00       2.40 r
  global_shift_enable (in)                                0.00       2.40 r
  fpu_rptr_groups/U34/Y (NBUFFX4_RVT)                     0.59       2.99 r
  fpu_rptr_groups/U24/Y (NBUFFX2_RVT)                     0.05       3.04 r
  fpu_rptr_groups/U36/Y (NBUFFX2_RVT)                     0.21       3.25 r
  fpu_add/U5/Y (NBUFFX2_RVT)                              0.57       3.82 r
  fpu_add/fpu_add_exp_dp/U8/Y (INVX0_RVT)                 0.16       3.97 f
  fpu_add/fpu_add_exp_dp/U7/Y (IBUFFX2_RVT)               0.22       4.19 r
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngop/U7/Y (IBUFFX2_RVT)
                                                          6.79      10.98 f
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngop/U9/Y (INVX1_RVT)
                                                          0.14      11.13 r
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngop/U16/Y (NOR2X4_RVT)
                                                          3.36      14.49 f
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngop/U10/Y (NBUFFX2_RVT)
                                                          0.24      14.73 f
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngop/U22/Y (AO222X1_RVT)
                                                          4.30      19.03 f
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngop/q_reg[5]/D (DFFX1_RVT)
                                                          0.01      19.04 f
  data arrival time                                                 19.04

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngop/q_reg[5]/CLK (DFFX1_RVT)
                                                                    10.35 r
  library setup time                                     -0.03      10.32
  data required time                                                10.32
  ------------------------------------------------------------------------------
  data required time                                                10.32
  data arrival time                                                -19.04
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -8.72


  Startpoint: global_shift_enable
               (input port clocked by ideal_clock1)
  Endpoint: fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngop/q_reg[8]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  input external delay                                    2.00       2.40 r
  global_shift_enable (in)                                0.00       2.40 r
  fpu_rptr_groups/U34/Y (NBUFFX4_RVT)                     0.59       2.99 r
  fpu_rptr_groups/U24/Y (NBUFFX2_RVT)                     0.05       3.04 r
  fpu_rptr_groups/U36/Y (NBUFFX2_RVT)                     0.21       3.25 r
  fpu_add/U5/Y (NBUFFX2_RVT)                              0.57       3.82 r
  fpu_add/fpu_add_exp_dp/U8/Y (INVX0_RVT)                 0.16       3.97 f
  fpu_add/fpu_add_exp_dp/U7/Y (IBUFFX2_RVT)               0.22       4.19 r
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngop/U7/Y (IBUFFX2_RVT)
                                                          6.79      10.98 f
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngop/U9/Y (INVX1_RVT)
                                                          0.14      11.13 r
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngop/U16/Y (NOR2X4_RVT)
                                                          3.36      14.49 f
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngop/U10/Y (NBUFFX2_RVT)
                                                          0.24      14.73 f
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngop/U11/Y (AO222X1_RVT)
                                                          4.30      19.03 f
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngop/q_reg[8]/D (DFFX1_RVT)
                                                          0.01      19.04 f
  data arrival time                                                 19.04

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngop/q_reg[8]/CLK (DFFX1_RVT)
                                                                    10.35 r
  library setup time                                     -0.03      10.32
  data required time                                                10.32
  ------------------------------------------------------------------------------
  data required time                                                10.32
  data arrival time                                                -19.04
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -8.72


  Startpoint: global_shift_enable
               (input port clocked by ideal_clock1)
  Endpoint: fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngop/q_reg[3]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  input external delay                                    2.00       2.40 r
  global_shift_enable (in)                                0.00       2.40 r
  fpu_rptr_groups/U34/Y (NBUFFX4_RVT)                     0.59       2.99 r
  fpu_rptr_groups/U24/Y (NBUFFX2_RVT)                     0.05       3.04 r
  fpu_rptr_groups/U36/Y (NBUFFX2_RVT)                     0.21       3.25 r
  fpu_add/U5/Y (NBUFFX2_RVT)                              0.57       3.82 r
  fpu_add/fpu_add_exp_dp/U8/Y (INVX0_RVT)                 0.16       3.97 f
  fpu_add/fpu_add_exp_dp/U7/Y (IBUFFX2_RVT)               0.22       4.19 r
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngop/U7/Y (IBUFFX2_RVT)
                                                          6.79      10.98 f
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngop/U9/Y (INVX1_RVT)
                                                          0.14      11.13 r
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngop/U16/Y (NOR2X4_RVT)
                                                          3.36      14.49 f
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngop/U10/Y (NBUFFX2_RVT)
                                                          0.24      14.73 f
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngop/U20/Y (AO222X1_RVT)
                                                          4.30      19.03 f
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngop/q_reg[3]/D (DFFX1_RVT)
                                                          0.01      19.04 f
  data arrival time                                                 19.04

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngop/q_reg[3]/CLK (DFFX1_RVT)
                                                                    10.35 r
  library setup time                                     -0.03      10.32
  data required time                                                10.32
  ------------------------------------------------------------------------------
  data required time                                                10.32
  data arrival time                                                -19.04
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -8.72


  Startpoint: global_shift_enable
               (input port clocked by ideal_clock1)
  Endpoint: fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngop/q_reg[11]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  input external delay                                    2.00       2.40 r
  global_shift_enable (in)                                0.00       2.40 r
  fpu_rptr_groups/U34/Y (NBUFFX4_RVT)                     0.59       2.99 r
  fpu_rptr_groups/U24/Y (NBUFFX2_RVT)                     0.05       3.04 r
  fpu_rptr_groups/U36/Y (NBUFFX2_RVT)                     0.21       3.25 r
  fpu_add/U5/Y (NBUFFX2_RVT)                              0.57       3.82 r
  fpu_add/fpu_add_exp_dp/U8/Y (INVX0_RVT)                 0.16       3.97 f
  fpu_add/fpu_add_exp_dp/U7/Y (IBUFFX2_RVT)               0.22       4.19 r
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngop/U7/Y (IBUFFX2_RVT)
                                                          6.79      10.98 f
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngop/U9/Y (INVX1_RVT)
                                                          0.14      11.13 r
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngop/U16/Y (NOR2X4_RVT)
                                                          3.36      14.49 f
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngop/U10/Y (NBUFFX2_RVT)
                                                          0.24      14.73 f
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngop/U14/Y (AO222X1_RVT)
                                                          4.30      19.03 f
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngop/q_reg[11]/D (DFFX1_RVT)
                                                          0.01      19.04 f
  data arrival time                                                 19.04

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngop/q_reg[11]/CLK (DFFX1_RVT)
                                                                    10.35 r
  library setup time                                     -0.03      10.32
  data required time                                                10.32
  ------------------------------------------------------------------------------
  data required time                                                10.32
  data arrival time                                                -19.04
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -8.72


  Startpoint: global_shift_enable
               (input port clocked by ideal_clock1)
  Endpoint: fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngop/q_reg[9]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  input external delay                                    2.00       2.40 r
  global_shift_enable (in)                                0.00       2.40 r
  fpu_rptr_groups/U34/Y (NBUFFX4_RVT)                     0.59       2.99 r
  fpu_rptr_groups/U24/Y (NBUFFX2_RVT)                     0.05       3.04 r
  fpu_rptr_groups/U36/Y (NBUFFX2_RVT)                     0.21       3.25 r
  fpu_add/U5/Y (NBUFFX2_RVT)                              0.57       3.82 r
  fpu_add/fpu_add_exp_dp/U8/Y (INVX0_RVT)                 0.16       3.97 f
  fpu_add/fpu_add_exp_dp/U7/Y (IBUFFX2_RVT)               0.22       4.19 r
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngop/U7/Y (IBUFFX2_RVT)
                                                          6.79      10.98 f
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngop/U9/Y (INVX1_RVT)
                                                          0.14      11.13 r
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngop/U16/Y (NOR2X4_RVT)
                                                          3.36      14.49 f
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngop/U10/Y (NBUFFX2_RVT)
                                                          0.24      14.73 f
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngop/U12/Y (AO222X1_RVT)
                                                          4.30      19.03 f
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngop/q_reg[9]/D (DFFX1_RVT)
                                                          0.01      19.04 f
  data arrival time                                                 19.04

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngop/q_reg[9]/CLK (DFFX1_RVT)
                                                                    10.35 r
  library setup time                                     -0.03      10.32
  data required time                                                10.32
  ------------------------------------------------------------------------------
  data required time                                                10.32
  data arrival time                                                -19.04
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -8.72


  Startpoint: global_shift_enable
               (input port clocked by ideal_clock1)
  Endpoint: fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngop/q_reg[12]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  input external delay                                    2.00       2.40 r
  global_shift_enable (in)                                0.00       2.40 r
  fpu_rptr_groups/U34/Y (NBUFFX4_RVT)                     0.59       2.99 r
  fpu_rptr_groups/U24/Y (NBUFFX2_RVT)                     0.05       3.04 r
  fpu_rptr_groups/U36/Y (NBUFFX2_RVT)                     0.21       3.25 r
  fpu_add/U5/Y (NBUFFX2_RVT)                              0.57       3.82 r
  fpu_add/fpu_add_exp_dp/U8/Y (INVX0_RVT)                 0.16       3.97 f
  fpu_add/fpu_add_exp_dp/U7/Y (IBUFFX2_RVT)               0.22       4.19 r
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngop/U7/Y (IBUFFX2_RVT)
                                                          6.79      10.98 f
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngop/U9/Y (INVX1_RVT)
                                                          0.14      11.13 r
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngop/U16/Y (NOR2X4_RVT)
                                                          3.36      14.49 f
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngop/U10/Y (NBUFFX2_RVT)
                                                          0.24      14.73 f
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngop/U15/Y (AO222X1_RVT)
                                                          4.30      19.03 f
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngop/q_reg[12]/D (DFFX1_RVT)
                                                          0.01      19.04 f
  data arrival time                                                 19.04

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_add/fpu_add_exp_dp/i_a1stg_dp_sngop/q_reg[12]/CLK (DFFX1_RVT)
                                                                    10.35 r
  library setup time                                     -0.03      10.32
  data required time                                                10.32
  ------------------------------------------------------------------------------
  data required time                                                10.32
  data arrival time                                                -19.04
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -8.72


  Startpoint: global_shift_enable
               (input port clocked by ideal_clock1)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[36]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  input external delay                                    2.00       2.40 r
  global_shift_enable (in)                                0.00       2.40 r
  fpu_rptr_groups/U34/Y (NBUFFX4_RVT)                     0.59       2.99 r
  fpu_rptr_groups/U24/Y (NBUFFX2_RVT)                     0.05       3.04 r
  fpu_rptr_groups/U36/Y (NBUFFX2_RVT)                     0.21       3.25 r
  fpu_add/fpu_add_frac_dp/U140/Y (IBUFFX2_RVT)            0.58       3.83 f
  fpu_add/fpu_add_frac_dp/U384/Y (INVX0_RVT)              0.18       4.01 r
  fpu_add/fpu_add_frac_dp/i_a1stg_in1/U16/Y (IBUFFX2_RVT)
                                                          1.82       5.83 f
  fpu_add/fpu_add_frac_dp/i_a1stg_in1/U11/Y (INVX0_RVT)
                                                          0.69       6.52 r
  fpu_add/fpu_add_frac_dp/i_a1stg_in1/U2/Y (OR2X4_RVT)
                                                          4.73      11.25 r
  fpu_add/fpu_add_frac_dp/i_a1stg_in1/U17/Y (INVX0_RVT)
                                                          0.99      12.24 f
  fpu_add/fpu_add_frac_dp/i_a1stg_in1/U8/Y (OR2X1_RVT)
                                                          0.36      12.60 f
  fpu_add/fpu_add_frac_dp/i_a1stg_in1/U10/Y (INVX0_RVT)
                                                          0.81      13.41 r
  fpu_add/fpu_add_frac_dp/i_a1stg_in1/U64/Y (AO222X1_RVT)
                                                          4.81      18.22 r
  fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[36]/D (DFFX1_RVT)
                                                          0.01      18.23 r
  data arrival time                                                 18.23

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[36]/CLK (DFFX1_RVT)     10.35 r
  library setup time                                     -0.05      10.30
  data required time                                                10.30
  ------------------------------------------------------------------------------
  data required time                                                10.30
  data arrival time                                                -18.23
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -7.94


  Startpoint: global_shift_enable
               (input port clocked by ideal_clock1)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[47]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  input external delay                                    2.00       2.40 r
  global_shift_enable (in)                                0.00       2.40 r
  fpu_rptr_groups/U34/Y (NBUFFX4_RVT)                     0.59       2.99 r
  fpu_rptr_groups/U24/Y (NBUFFX2_RVT)                     0.05       3.04 r
  fpu_rptr_groups/U36/Y (NBUFFX2_RVT)                     0.21       3.25 r
  fpu_add/fpu_add_frac_dp/U140/Y (IBUFFX2_RVT)            0.58       3.83 f
  fpu_add/fpu_add_frac_dp/U384/Y (INVX0_RVT)              0.18       4.01 r
  fpu_add/fpu_add_frac_dp/i_a1stg_in1/U16/Y (IBUFFX2_RVT)
                                                          1.82       5.83 f
  fpu_add/fpu_add_frac_dp/i_a1stg_in1/U11/Y (INVX0_RVT)
                                                          0.69       6.52 r
  fpu_add/fpu_add_frac_dp/i_a1stg_in1/U2/Y (OR2X4_RVT)
                                                          4.73      11.25 r
  fpu_add/fpu_add_frac_dp/i_a1stg_in1/U17/Y (INVX0_RVT)
                                                          0.99      12.24 f
  fpu_add/fpu_add_frac_dp/i_a1stg_in1/U8/Y (OR2X1_RVT)
                                                          0.36      12.60 f
  fpu_add/fpu_add_frac_dp/i_a1stg_in1/U10/Y (INVX0_RVT)
                                                          0.81      13.41 r
  fpu_add/fpu_add_frac_dp/i_a1stg_in1/U75/Y (AO222X1_RVT)
                                                          4.81      18.22 r
  fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[47]/D (DFFX1_RVT)
                                                          0.01      18.23 r
  data arrival time                                                 18.23

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[47]/CLK (DFFX1_RVT)     10.35 r
  library setup time                                     -0.05      10.30
  data required time                                                10.30
  ------------------------------------------------------------------------------
  data required time                                                10.30
  data arrival time                                                -18.23
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -7.94


  Startpoint: global_shift_enable
               (input port clocked by ideal_clock1)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[42]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  input external delay                                    2.00       2.40 r
  global_shift_enable (in)                                0.00       2.40 r
  fpu_rptr_groups/U34/Y (NBUFFX4_RVT)                     0.59       2.99 r
  fpu_rptr_groups/U24/Y (NBUFFX2_RVT)                     0.05       3.04 r
  fpu_rptr_groups/U36/Y (NBUFFX2_RVT)                     0.21       3.25 r
  fpu_add/fpu_add_frac_dp/U140/Y (IBUFFX2_RVT)            0.58       3.83 f
  fpu_add/fpu_add_frac_dp/U384/Y (INVX0_RVT)              0.18       4.01 r
  fpu_add/fpu_add_frac_dp/i_a1stg_in1/U16/Y (IBUFFX2_RVT)
                                                          1.82       5.83 f
  fpu_add/fpu_add_frac_dp/i_a1stg_in1/U11/Y (INVX0_RVT)
                                                          0.69       6.52 r
  fpu_add/fpu_add_frac_dp/i_a1stg_in1/U2/Y (OR2X4_RVT)
                                                          4.73      11.25 r
  fpu_add/fpu_add_frac_dp/i_a1stg_in1/U17/Y (INVX0_RVT)
                                                          0.99      12.24 f
  fpu_add/fpu_add_frac_dp/i_a1stg_in1/U8/Y (OR2X1_RVT)
                                                          0.36      12.60 f
  fpu_add/fpu_add_frac_dp/i_a1stg_in1/U10/Y (INVX0_RVT)
                                                          0.81      13.41 r
  fpu_add/fpu_add_frac_dp/i_a1stg_in1/U70/Y (AO222X1_RVT)
                                                          4.81      18.22 r
  fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[42]/D (DFFX1_RVT)
                                                          0.01      18.23 r
  data arrival time                                                 18.23

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[42]/CLK (DFFX1_RVT)     10.35 r
  library setup time                                     -0.05      10.30
  data required time                                                10.30
  ------------------------------------------------------------------------------
  data required time                                                10.30
  data arrival time                                                -18.23
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -7.94


  Startpoint: global_shift_enable
               (input port clocked by ideal_clock1)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[37]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  input external delay                                    2.00       2.40 r
  global_shift_enable (in)                                0.00       2.40 r
  fpu_rptr_groups/U34/Y (NBUFFX4_RVT)                     0.59       2.99 r
  fpu_rptr_groups/U24/Y (NBUFFX2_RVT)                     0.05       3.04 r
  fpu_rptr_groups/U36/Y (NBUFFX2_RVT)                     0.21       3.25 r
  fpu_add/fpu_add_frac_dp/U140/Y (IBUFFX2_RVT)            0.58       3.83 f
  fpu_add/fpu_add_frac_dp/U384/Y (INVX0_RVT)              0.18       4.01 r
  fpu_add/fpu_add_frac_dp/i_a1stg_in1/U16/Y (IBUFFX2_RVT)
                                                          1.82       5.83 f
  fpu_add/fpu_add_frac_dp/i_a1stg_in1/U11/Y (INVX0_RVT)
                                                          0.69       6.52 r
  fpu_add/fpu_add_frac_dp/i_a1stg_in1/U2/Y (OR2X4_RVT)
                                                          4.73      11.25 r
  fpu_add/fpu_add_frac_dp/i_a1stg_in1/U17/Y (INVX0_RVT)
                                                          0.99      12.24 f
  fpu_add/fpu_add_frac_dp/i_a1stg_in1/U8/Y (OR2X1_RVT)
                                                          0.36      12.60 f
  fpu_add/fpu_add_frac_dp/i_a1stg_in1/U10/Y (INVX0_RVT)
                                                          0.81      13.41 r
  fpu_add/fpu_add_frac_dp/i_a1stg_in1/U65/Y (AO222X1_RVT)
                                                          4.81      18.22 r
  fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[37]/D (DFFX1_RVT)
                                                          0.01      18.23 r
  data arrival time                                                 18.23

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[37]/CLK (DFFX1_RVT)     10.35 r
  library setup time                                     -0.05      10.30
  data required time                                                10.30
  ------------------------------------------------------------------------------
  data required time                                                10.30
  data arrival time                                                -18.23
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -7.94


  Startpoint: global_shift_enable
               (input port clocked by ideal_clock1)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[43]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  input external delay                                    2.00       2.40 r
  global_shift_enable (in)                                0.00       2.40 r
  fpu_rptr_groups/U34/Y (NBUFFX4_RVT)                     0.59       2.99 r
  fpu_rptr_groups/U24/Y (NBUFFX2_RVT)                     0.05       3.04 r
  fpu_rptr_groups/U36/Y (NBUFFX2_RVT)                     0.21       3.25 r
  fpu_add/fpu_add_frac_dp/U140/Y (IBUFFX2_RVT)            0.58       3.83 f
  fpu_add/fpu_add_frac_dp/U384/Y (INVX0_RVT)              0.18       4.01 r
  fpu_add/fpu_add_frac_dp/i_a1stg_in1/U16/Y (IBUFFX2_RVT)
                                                          1.82       5.83 f
  fpu_add/fpu_add_frac_dp/i_a1stg_in1/U11/Y (INVX0_RVT)
                                                          0.69       6.52 r
  fpu_add/fpu_add_frac_dp/i_a1stg_in1/U2/Y (OR2X4_RVT)
                                                          4.73      11.25 r
  fpu_add/fpu_add_frac_dp/i_a1stg_in1/U17/Y (INVX0_RVT)
                                                          0.99      12.24 f
  fpu_add/fpu_add_frac_dp/i_a1stg_in1/U8/Y (OR2X1_RVT)
                                                          0.36      12.60 f
  fpu_add/fpu_add_frac_dp/i_a1stg_in1/U10/Y (INVX0_RVT)
                                                          0.81      13.41 r
  fpu_add/fpu_add_frac_dp/i_a1stg_in1/U71/Y (AO222X1_RVT)
                                                          4.81      18.22 r
  fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[43]/D (DFFX1_RVT)
                                                          0.01      18.23 r
  data arrival time                                                 18.23

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[43]/CLK (DFFX1_RVT)     10.35 r
  library setup time                                     -0.05      10.30
  data required time                                                10.30
  ------------------------------------------------------------------------------
  data required time                                                10.30
  data arrival time                                                -18.23
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -7.94


  Startpoint: global_shift_enable
               (input port clocked by ideal_clock1)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[38]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  input external delay                                    2.00       2.40 r
  global_shift_enable (in)                                0.00       2.40 r
  fpu_rptr_groups/U34/Y (NBUFFX4_RVT)                     0.59       2.99 r
  fpu_rptr_groups/U24/Y (NBUFFX2_RVT)                     0.05       3.04 r
  fpu_rptr_groups/U36/Y (NBUFFX2_RVT)                     0.21       3.25 r
  fpu_add/fpu_add_frac_dp/U140/Y (IBUFFX2_RVT)            0.58       3.83 f
  fpu_add/fpu_add_frac_dp/U384/Y (INVX0_RVT)              0.18       4.01 r
  fpu_add/fpu_add_frac_dp/i_a1stg_in1/U16/Y (IBUFFX2_RVT)
                                                          1.82       5.83 f
  fpu_add/fpu_add_frac_dp/i_a1stg_in1/U11/Y (INVX0_RVT)
                                                          0.69       6.52 r
  fpu_add/fpu_add_frac_dp/i_a1stg_in1/U2/Y (OR2X4_RVT)
                                                          4.73      11.25 r
  fpu_add/fpu_add_frac_dp/i_a1stg_in1/U17/Y (INVX0_RVT)
                                                          0.99      12.24 f
  fpu_add/fpu_add_frac_dp/i_a1stg_in1/U8/Y (OR2X1_RVT)
                                                          0.36      12.60 f
  fpu_add/fpu_add_frac_dp/i_a1stg_in1/U10/Y (INVX0_RVT)
                                                          0.81      13.41 r
  fpu_add/fpu_add_frac_dp/i_a1stg_in1/U66/Y (AO222X1_RVT)
                                                          4.81      18.22 r
  fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[38]/D (DFFX1_RVT)
                                                          0.01      18.23 r
  data arrival time                                                 18.23

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[38]/CLK (DFFX1_RVT)     10.35 r
  library setup time                                     -0.05      10.30
  data required time                                                10.30
  ------------------------------------------------------------------------------
  data required time                                                10.30
  data arrival time                                                -18.23
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -7.94


  Startpoint: global_shift_enable
               (input port clocked by ideal_clock1)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[44]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  input external delay                                    2.00       2.40 r
  global_shift_enable (in)                                0.00       2.40 r
  fpu_rptr_groups/U34/Y (NBUFFX4_RVT)                     0.59       2.99 r
  fpu_rptr_groups/U24/Y (NBUFFX2_RVT)                     0.05       3.04 r
  fpu_rptr_groups/U36/Y (NBUFFX2_RVT)                     0.21       3.25 r
  fpu_add/fpu_add_frac_dp/U140/Y (IBUFFX2_RVT)            0.58       3.83 f
  fpu_add/fpu_add_frac_dp/U384/Y (INVX0_RVT)              0.18       4.01 r
  fpu_add/fpu_add_frac_dp/i_a1stg_in1/U16/Y (IBUFFX2_RVT)
                                                          1.82       5.83 f
  fpu_add/fpu_add_frac_dp/i_a1stg_in1/U11/Y (INVX0_RVT)
                                                          0.69       6.52 r
  fpu_add/fpu_add_frac_dp/i_a1stg_in1/U2/Y (OR2X4_RVT)
                                                          4.73      11.25 r
  fpu_add/fpu_add_frac_dp/i_a1stg_in1/U17/Y (INVX0_RVT)
                                                          0.99      12.24 f
  fpu_add/fpu_add_frac_dp/i_a1stg_in1/U8/Y (OR2X1_RVT)
                                                          0.36      12.60 f
  fpu_add/fpu_add_frac_dp/i_a1stg_in1/U10/Y (INVX0_RVT)
                                                          0.81      13.41 r
  fpu_add/fpu_add_frac_dp/i_a1stg_in1/U72/Y (AO222X1_RVT)
                                                          4.81      18.22 r
  fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[44]/D (DFFX1_RVT)
                                                          0.01      18.23 r
  data arrival time                                                 18.23

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[44]/CLK (DFFX1_RVT)     10.35 r
  library setup time                                     -0.05      10.30
  data required time                                                10.30
  ------------------------------------------------------------------------------
  data required time                                                10.30
  data arrival time                                                -18.23
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -7.94


  Startpoint: global_shift_enable
               (input port clocked by ideal_clock1)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[39]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  input external delay                                    2.00       2.40 r
  global_shift_enable (in)                                0.00       2.40 r
  fpu_rptr_groups/U34/Y (NBUFFX4_RVT)                     0.59       2.99 r
  fpu_rptr_groups/U24/Y (NBUFFX2_RVT)                     0.05       3.04 r
  fpu_rptr_groups/U36/Y (NBUFFX2_RVT)                     0.21       3.25 r
  fpu_add/fpu_add_frac_dp/U140/Y (IBUFFX2_RVT)            0.58       3.83 f
  fpu_add/fpu_add_frac_dp/U384/Y (INVX0_RVT)              0.18       4.01 r
  fpu_add/fpu_add_frac_dp/i_a1stg_in1/U16/Y (IBUFFX2_RVT)
                                                          1.82       5.83 f
  fpu_add/fpu_add_frac_dp/i_a1stg_in1/U11/Y (INVX0_RVT)
                                                          0.69       6.52 r
  fpu_add/fpu_add_frac_dp/i_a1stg_in1/U2/Y (OR2X4_RVT)
                                                          4.73      11.25 r
  fpu_add/fpu_add_frac_dp/i_a1stg_in1/U17/Y (INVX0_RVT)
                                                          0.99      12.24 f
  fpu_add/fpu_add_frac_dp/i_a1stg_in1/U8/Y (OR2X1_RVT)
                                                          0.36      12.60 f
  fpu_add/fpu_add_frac_dp/i_a1stg_in1/U10/Y (INVX0_RVT)
                                                          0.81      13.41 r
  fpu_add/fpu_add_frac_dp/i_a1stg_in1/U67/Y (AO222X1_RVT)
                                                          4.81      18.22 r
  fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[39]/D (DFFX1_RVT)
                                                          0.01      18.23 r
  data arrival time                                                 18.23

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[39]/CLK (DFFX1_RVT)     10.35 r
  library setup time                                     -0.05      10.30
  data required time                                                10.30
  ------------------------------------------------------------------------------
  data required time                                                10.30
  data arrival time                                                -18.23
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -7.94


  Startpoint: global_shift_enable
               (input port clocked by ideal_clock1)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[45]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  input external delay                                    2.00       2.40 r
  global_shift_enable (in)                                0.00       2.40 r
  fpu_rptr_groups/U34/Y (NBUFFX4_RVT)                     0.59       2.99 r
  fpu_rptr_groups/U24/Y (NBUFFX2_RVT)                     0.05       3.04 r
  fpu_rptr_groups/U36/Y (NBUFFX2_RVT)                     0.21       3.25 r
  fpu_add/fpu_add_frac_dp/U140/Y (IBUFFX2_RVT)            0.58       3.83 f
  fpu_add/fpu_add_frac_dp/U384/Y (INVX0_RVT)              0.18       4.01 r
  fpu_add/fpu_add_frac_dp/i_a1stg_in1/U16/Y (IBUFFX2_RVT)
                                                          1.82       5.83 f
  fpu_add/fpu_add_frac_dp/i_a1stg_in1/U11/Y (INVX0_RVT)
                                                          0.69       6.52 r
  fpu_add/fpu_add_frac_dp/i_a1stg_in1/U2/Y (OR2X4_RVT)
                                                          4.73      11.25 r
  fpu_add/fpu_add_frac_dp/i_a1stg_in1/U17/Y (INVX0_RVT)
                                                          0.99      12.24 f
  fpu_add/fpu_add_frac_dp/i_a1stg_in1/U8/Y (OR2X1_RVT)
                                                          0.36      12.60 f
  fpu_add/fpu_add_frac_dp/i_a1stg_in1/U10/Y (INVX0_RVT)
                                                          0.81      13.41 r
  fpu_add/fpu_add_frac_dp/i_a1stg_in1/U73/Y (AO222X1_RVT)
                                                          4.81      18.22 r
  fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[45]/D (DFFX1_RVT)
                                                          0.01      18.23 r
  data arrival time                                                 18.23

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[45]/CLK (DFFX1_RVT)     10.35 r
  library setup time                                     -0.05      10.30
  data required time                                                10.30
  ------------------------------------------------------------------------------
  data required time                                                10.30
  data arrival time                                                -18.23
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -7.94


  Startpoint: global_shift_enable
               (input port clocked by ideal_clock1)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[40]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  input external delay                                    2.00       2.40 r
  global_shift_enable (in)                                0.00       2.40 r
  fpu_rptr_groups/U34/Y (NBUFFX4_RVT)                     0.59       2.99 r
  fpu_rptr_groups/U24/Y (NBUFFX2_RVT)                     0.05       3.04 r
  fpu_rptr_groups/U36/Y (NBUFFX2_RVT)                     0.21       3.25 r
  fpu_add/fpu_add_frac_dp/U140/Y (IBUFFX2_RVT)            0.58       3.83 f
  fpu_add/fpu_add_frac_dp/U384/Y (INVX0_RVT)              0.18       4.01 r
  fpu_add/fpu_add_frac_dp/i_a1stg_in1/U16/Y (IBUFFX2_RVT)
                                                          1.82       5.83 f
  fpu_add/fpu_add_frac_dp/i_a1stg_in1/U11/Y (INVX0_RVT)
                                                          0.69       6.52 r
  fpu_add/fpu_add_frac_dp/i_a1stg_in1/U2/Y (OR2X4_RVT)
                                                          4.73      11.25 r
  fpu_add/fpu_add_frac_dp/i_a1stg_in1/U17/Y (INVX0_RVT)
                                                          0.99      12.24 f
  fpu_add/fpu_add_frac_dp/i_a1stg_in1/U8/Y (OR2X1_RVT)
                                                          0.36      12.60 f
  fpu_add/fpu_add_frac_dp/i_a1stg_in1/U10/Y (INVX0_RVT)
                                                          0.81      13.41 r
  fpu_add/fpu_add_frac_dp/i_a1stg_in1/U68/Y (AO222X1_RVT)
                                                          4.81      18.22 r
  fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[40]/D (DFFX1_RVT)
                                                          0.01      18.23 r
  data arrival time                                                 18.23

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[40]/CLK (DFFX1_RVT)     10.35 r
  library setup time                                     -0.05      10.30
  data required time                                                10.30
  ------------------------------------------------------------------------------
  data required time                                                10.30
  data arrival time                                                -18.23
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -7.94


  Startpoint: global_shift_enable
               (input port clocked by ideal_clock1)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[46]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  input external delay                                    2.00       2.40 r
  global_shift_enable (in)                                0.00       2.40 r
  fpu_rptr_groups/U34/Y (NBUFFX4_RVT)                     0.59       2.99 r
  fpu_rptr_groups/U24/Y (NBUFFX2_RVT)                     0.05       3.04 r
  fpu_rptr_groups/U36/Y (NBUFFX2_RVT)                     0.21       3.25 r
  fpu_add/fpu_add_frac_dp/U140/Y (IBUFFX2_RVT)            0.58       3.83 f
  fpu_add/fpu_add_frac_dp/U384/Y (INVX0_RVT)              0.18       4.01 r
  fpu_add/fpu_add_frac_dp/i_a1stg_in1/U16/Y (IBUFFX2_RVT)
                                                          1.82       5.83 f
  fpu_add/fpu_add_frac_dp/i_a1stg_in1/U11/Y (INVX0_RVT)
                                                          0.69       6.52 r
  fpu_add/fpu_add_frac_dp/i_a1stg_in1/U2/Y (OR2X4_RVT)
                                                          4.73      11.25 r
  fpu_add/fpu_add_frac_dp/i_a1stg_in1/U17/Y (INVX0_RVT)
                                                          0.99      12.24 f
  fpu_add/fpu_add_frac_dp/i_a1stg_in1/U8/Y (OR2X1_RVT)
                                                          0.36      12.60 f
  fpu_add/fpu_add_frac_dp/i_a1stg_in1/U10/Y (INVX0_RVT)
                                                          0.81      13.41 r
  fpu_add/fpu_add_frac_dp/i_a1stg_in1/U74/Y (AO222X1_RVT)
                                                          4.81      18.22 r
  fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[46]/D (DFFX1_RVT)
                                                          0.01      18.23 r
  data arrival time                                                 18.23

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[46]/CLK (DFFX1_RVT)     10.35 r
  library setup time                                     -0.05      10.30
  data required time                                                10.30
  ------------------------------------------------------------------------------
  data required time                                                10.30
  data arrival time                                                -18.23
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -7.94


  Startpoint: global_shift_enable
               (input port clocked by ideal_clock1)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[41]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  input external delay                                    2.00       2.40 r
  global_shift_enable (in)                                0.00       2.40 r
  fpu_rptr_groups/U34/Y (NBUFFX4_RVT)                     0.59       2.99 r
  fpu_rptr_groups/U24/Y (NBUFFX2_RVT)                     0.05       3.04 r
  fpu_rptr_groups/U36/Y (NBUFFX2_RVT)                     0.21       3.25 r
  fpu_add/fpu_add_frac_dp/U140/Y (IBUFFX2_RVT)            0.58       3.83 f
  fpu_add/fpu_add_frac_dp/U384/Y (INVX0_RVT)              0.18       4.01 r
  fpu_add/fpu_add_frac_dp/i_a1stg_in1/U16/Y (IBUFFX2_RVT)
                                                          1.82       5.83 f
  fpu_add/fpu_add_frac_dp/i_a1stg_in1/U11/Y (INVX0_RVT)
                                                          0.69       6.52 r
  fpu_add/fpu_add_frac_dp/i_a1stg_in1/U2/Y (OR2X4_RVT)
                                                          4.73      11.25 r
  fpu_add/fpu_add_frac_dp/i_a1stg_in1/U17/Y (INVX0_RVT)
                                                          0.99      12.24 f
  fpu_add/fpu_add_frac_dp/i_a1stg_in1/U8/Y (OR2X1_RVT)
                                                          0.36      12.60 f
  fpu_add/fpu_add_frac_dp/i_a1stg_in1/U10/Y (INVX0_RVT)
                                                          0.81      13.41 r
  fpu_add/fpu_add_frac_dp/i_a1stg_in1/U69/Y (AO222X1_RVT)
                                                          4.81      18.22 r
  fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[41]/D (DFFX1_RVT)
                                                          0.01      18.23 r
  data arrival time                                                 18.23

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[41]/CLK (DFFX1_RVT)     10.35 r
  library setup time                                     -0.05      10.30
  data required time                                                10.30
  ------------------------------------------------------------------------------
  data required time                                                10.30
  data arrival time                                                -18.23
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -7.94


  Startpoint: global_shift_enable
               (input port clocked by ideal_clock1)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[60]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  input external delay                                    2.00       2.40 r
  global_shift_enable (in)                                0.00       2.40 r
  fpu_rptr_groups/U34/Y (NBUFFX4_RVT)                     0.59       2.99 r
  fpu_rptr_groups/U24/Y (NBUFFX2_RVT)                     0.05       3.04 r
  fpu_rptr_groups/U36/Y (NBUFFX2_RVT)                     0.21       3.25 r
  fpu_add/fpu_add_frac_dp/U140/Y (IBUFFX2_RVT)            0.58       3.83 f
  fpu_add/fpu_add_frac_dp/U384/Y (INVX0_RVT)              0.18       4.01 r
  fpu_add/fpu_add_frac_dp/i_a1stg_in1/U16/Y (IBUFFX2_RVT)
                                                          1.82       5.83 f
  fpu_add/fpu_add_frac_dp/i_a1stg_in1/U11/Y (INVX0_RVT)
                                                          0.69       6.52 r
  fpu_add/fpu_add_frac_dp/i_a1stg_in1/U2/Y (OR2X4_RVT)
                                                          4.73      11.25 r
  fpu_add/fpu_add_frac_dp/i_a1stg_in1/U17/Y (INVX0_RVT)
                                                          0.99      12.24 f
  fpu_add/fpu_add_frac_dp/i_a1stg_in1/U8/Y (OR2X1_RVT)
                                                          0.36      12.60 f
  fpu_add/fpu_add_frac_dp/i_a1stg_in1/U10/Y (INVX0_RVT)
                                                          0.81      13.41 r
  fpu_add/fpu_add_frac_dp/i_a1stg_in1/U87/Y (AO222X1_RVT)
                                                          4.81      18.22 r
  fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[60]/D (DFFX1_RVT)
                                                          0.01      18.23 r
  data arrival time                                                 18.23

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[60]/CLK (DFFX1_RVT)     10.35 r
  library setup time                                     -0.05      10.30
  data required time                                                10.30
  ------------------------------------------------------------------------------
  data required time                                                10.30
  data arrival time                                                -18.23
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -7.94


  Startpoint: global_shift_enable
               (input port clocked by ideal_clock1)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[36]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  input external delay                                    2.00       2.40 r
  global_shift_enable (in)                                0.00       2.40 r
  fpu_rptr_groups/U34/Y (NBUFFX4_RVT)                     0.59       2.99 r
  fpu_rptr_groups/U24/Y (NBUFFX2_RVT)                     0.05       3.04 r
  fpu_rptr_groups/U35/Y (INVX0_RVT)                       0.19       3.24 f
  fpu_rptr_groups/U20/Y (INVX0_RVT)                       0.10       3.34 r
  fpu_rptr_groups/U22/Y (INVX0_RVT)                       0.10       3.44 f
  fpu_rptr_groups/U37/Y (INVX0_RVT)                       0.10       3.53 r
  fpu_mul/fpu_mul_frac_dp/U110/Y (INVX0_RVT)              0.58       4.12 f
  fpu_mul/fpu_mul_frac_dp/U821/Y (INVX1_RVT)              0.31       4.42 r
  fpu_mul/fpu_mul_frac_dp/U113/Y (NBUFFX2_RVT)            0.31       4.73 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U2/Y (INVX0_RVT)
                                                          4.31       9.04 f
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U3/Y (INVX0_RVT)
                                                          0.33       9.37 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U12/Y (OR2X2_RVT)
                                                          3.73      13.10 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U8/Y (NAND2X0_RVT)
                                                          0.70      13.80 f
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U11/Y (IBUFFX2_RVT)
                                                          0.52      14.32 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U56/Y (AO222X1_RVT)
                                                          3.87      18.19 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[36]/D (DFFX1_RVT)
                                                          0.01      18.20 r
  data arrival time                                                 18.20

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[36]/CLK (DFFX1_RVT)
                                                                    10.35 r
  library setup time                                     -0.05      10.30
  data required time                                                10.30
  ------------------------------------------------------------------------------
  data required time                                                10.30
  data arrival time                                                -18.20
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -7.90


  Startpoint: global_shift_enable
               (input port clocked by ideal_clock1)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[29]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  input external delay                                    2.00       2.40 r
  global_shift_enable (in)                                0.00       2.40 r
  fpu_rptr_groups/U34/Y (NBUFFX4_RVT)                     0.59       2.99 r
  fpu_rptr_groups/U24/Y (NBUFFX2_RVT)                     0.05       3.04 r
  fpu_rptr_groups/U35/Y (INVX0_RVT)                       0.19       3.24 f
  fpu_rptr_groups/U20/Y (INVX0_RVT)                       0.10       3.34 r
  fpu_rptr_groups/U22/Y (INVX0_RVT)                       0.10       3.44 f
  fpu_rptr_groups/U37/Y (INVX0_RVT)                       0.10       3.53 r
  fpu_mul/fpu_mul_frac_dp/U110/Y (INVX0_RVT)              0.58       4.12 f
  fpu_mul/fpu_mul_frac_dp/U821/Y (INVX1_RVT)              0.31       4.42 r
  fpu_mul/fpu_mul_frac_dp/U113/Y (NBUFFX2_RVT)            0.31       4.73 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U2/Y (INVX0_RVT)
                                                          4.31       9.04 f
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U3/Y (INVX0_RVT)
                                                          0.33       9.37 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U12/Y (OR2X2_RVT)
                                                          3.73      13.10 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U8/Y (NAND2X0_RVT)
                                                          0.70      13.80 f
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U19/Y (IBUFFX2_RVT)
                                                          0.52      14.32 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U49/Y (AO222X1_RVT)
                                                          3.87      18.19 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[29]/D (DFFX1_RVT)
                                                          0.01      18.20 r
  data arrival time                                                 18.20

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[29]/CLK (DFFX1_RVT)
                                                                    10.35 r
  library setup time                                     -0.05      10.30
  data required time                                                10.30
  ------------------------------------------------------------------------------
  data required time                                                10.30
  data arrival time                                                -18.20
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -7.90


  Startpoint: global_shift_enable
               (input port clocked by ideal_clock1)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[31]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  input external delay                                    2.00       2.40 r
  global_shift_enable (in)                                0.00       2.40 r
  fpu_rptr_groups/U34/Y (NBUFFX4_RVT)                     0.59       2.99 r
  fpu_rptr_groups/U24/Y (NBUFFX2_RVT)                     0.05       3.04 r
  fpu_rptr_groups/U35/Y (INVX0_RVT)                       0.19       3.24 f
  fpu_rptr_groups/U20/Y (INVX0_RVT)                       0.10       3.34 r
  fpu_rptr_groups/U22/Y (INVX0_RVT)                       0.10       3.44 f
  fpu_rptr_groups/U37/Y (INVX0_RVT)                       0.10       3.53 r
  fpu_mul/fpu_mul_frac_dp/U110/Y (INVX0_RVT)              0.58       4.12 f
  fpu_mul/fpu_mul_frac_dp/U821/Y (INVX1_RVT)              0.31       4.42 r
  fpu_mul/fpu_mul_frac_dp/U113/Y (NBUFFX2_RVT)            0.31       4.73 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U2/Y (INVX0_RVT)
                                                          4.31       9.04 f
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U3/Y (INVX0_RVT)
                                                          0.33       9.37 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U12/Y (OR2X2_RVT)
                                                          3.73      13.10 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U8/Y (NAND2X0_RVT)
                                                          0.70      13.80 f
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U19/Y (IBUFFX2_RVT)
                                                          0.52      14.32 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U51/Y (AO222X1_RVT)
                                                          3.87      18.19 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[31]/D (DFFX1_RVT)
                                                          0.01      18.20 r
  data arrival time                                                 18.20

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[31]/CLK (DFFX1_RVT)
                                                                    10.35 r
  library setup time                                     -0.05      10.30
  data required time                                                10.30
  ------------------------------------------------------------------------------
  data required time                                                10.30
  data arrival time                                                -18.20
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -7.90


  Startpoint: global_shift_enable
               (input port clocked by ideal_clock1)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[24]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  input external delay                                    2.00       2.40 r
  global_shift_enable (in)                                0.00       2.40 r
  fpu_rptr_groups/U34/Y (NBUFFX4_RVT)                     0.59       2.99 r
  fpu_rptr_groups/U24/Y (NBUFFX2_RVT)                     0.05       3.04 r
  fpu_rptr_groups/U35/Y (INVX0_RVT)                       0.19       3.24 f
  fpu_rptr_groups/U20/Y (INVX0_RVT)                       0.10       3.34 r
  fpu_rptr_groups/U22/Y (INVX0_RVT)                       0.10       3.44 f
  fpu_rptr_groups/U37/Y (INVX0_RVT)                       0.10       3.53 r
  fpu_mul/fpu_mul_frac_dp/U110/Y (INVX0_RVT)              0.58       4.12 f
  fpu_mul/fpu_mul_frac_dp/U821/Y (INVX1_RVT)              0.31       4.42 r
  fpu_mul/fpu_mul_frac_dp/U113/Y (NBUFFX2_RVT)            0.31       4.73 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U2/Y (INVX0_RVT)
                                                          4.31       9.04 f
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U3/Y (INVX0_RVT)
                                                          0.33       9.37 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U12/Y (OR2X2_RVT)
                                                          3.73      13.10 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U8/Y (NAND2X0_RVT)
                                                          0.70      13.80 f
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U19/Y (IBUFFX2_RVT)
                                                          0.52      14.32 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U44/Y (AO222X1_RVT)
                                                          3.87      18.19 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[24]/D (DFFX1_RVT)
                                                          0.01      18.20 r
  data arrival time                                                 18.20

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[24]/CLK (DFFX1_RVT)
                                                                    10.35 r
  library setup time                                     -0.05      10.30
  data required time                                                10.30
  ------------------------------------------------------------------------------
  data required time                                                10.30
  data arrival time                                                -18.20
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -7.90


  Startpoint: global_shift_enable
               (input port clocked by ideal_clock1)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[17]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  input external delay                                    2.00       2.40 r
  global_shift_enable (in)                                0.00       2.40 r
  fpu_rptr_groups/U34/Y (NBUFFX4_RVT)                     0.59       2.99 r
  fpu_rptr_groups/U24/Y (NBUFFX2_RVT)                     0.05       3.04 r
  fpu_rptr_groups/U35/Y (INVX0_RVT)                       0.19       3.24 f
  fpu_rptr_groups/U20/Y (INVX0_RVT)                       0.10       3.34 r
  fpu_rptr_groups/U22/Y (INVX0_RVT)                       0.10       3.44 f
  fpu_rptr_groups/U37/Y (INVX0_RVT)                       0.10       3.53 r
  fpu_mul/fpu_mul_frac_dp/U110/Y (INVX0_RVT)              0.58       4.12 f
  fpu_mul/fpu_mul_frac_dp/U821/Y (INVX1_RVT)              0.31       4.42 r
  fpu_mul/fpu_mul_frac_dp/U113/Y (NBUFFX2_RVT)            0.31       4.73 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U2/Y (INVX0_RVT)
                                                          4.31       9.04 f
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U3/Y (INVX0_RVT)
                                                          0.33       9.37 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U12/Y (OR2X2_RVT)
                                                          3.73      13.10 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U8/Y (NAND2X0_RVT)
                                                          0.70      13.80 f
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U10/Y (IBUFFX2_RVT)
                                                          0.52      14.32 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U37/Y (AO222X1_RVT)
                                                          3.87      18.19 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[17]/D (DFFX1_RVT)
                                                          0.01      18.20 r
  data arrival time                                                 18.20

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[17]/CLK (DFFX1_RVT)
                                                                    10.35 r
  library setup time                                     -0.05      10.30
  data required time                                                10.30
  ------------------------------------------------------------------------------
  data required time                                                10.30
  data arrival time                                                -18.20
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -7.90


  Startpoint: global_shift_enable
               (input port clocked by ideal_clock1)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[4]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  input external delay                                    2.00       2.40 r
  global_shift_enable (in)                                0.00       2.40 r
  fpu_rptr_groups/U34/Y (NBUFFX4_RVT)                     0.59       2.99 r
  fpu_rptr_groups/U24/Y (NBUFFX2_RVT)                     0.05       3.04 r
  fpu_rptr_groups/U35/Y (INVX0_RVT)                       0.19       3.24 f
  fpu_rptr_groups/U20/Y (INVX0_RVT)                       0.10       3.34 r
  fpu_rptr_groups/U22/Y (INVX0_RVT)                       0.10       3.44 f
  fpu_rptr_groups/U37/Y (INVX0_RVT)                       0.10       3.53 r
  fpu_mul/fpu_mul_frac_dp/U110/Y (INVX0_RVT)              0.58       4.12 f
  fpu_mul/fpu_mul_frac_dp/U821/Y (INVX1_RVT)              0.31       4.42 r
  fpu_mul/fpu_mul_frac_dp/U113/Y (NBUFFX2_RVT)            0.31       4.73 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U2/Y (INVX0_RVT)
                                                          4.31       9.04 f
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U3/Y (INVX0_RVT)
                                                          0.33       9.37 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U12/Y (OR2X2_RVT)
                                                          3.73      13.10 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U8/Y (NAND2X0_RVT)
                                                          0.70      13.80 f
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U9/Y (IBUFFX2_RVT)
                                                          0.52      14.32 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U24/Y (AO222X1_RVT)
                                                          3.87      18.19 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[4]/D (DFFX1_RVT)
                                                          0.01      18.20 r
  data arrival time                                                 18.20

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[4]/CLK (DFFX1_RVT)
                                                                    10.35 r
  library setup time                                     -0.05      10.30
  data required time                                                10.30
  ------------------------------------------------------------------------------
  data required time                                                10.30
  data arrival time                                                -18.20
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -7.90


  Startpoint: global_shift_enable
               (input port clocked by ideal_clock1)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[12]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  input external delay                                    2.00       2.40 r
  global_shift_enable (in)                                0.00       2.40 r
  fpu_rptr_groups/U34/Y (NBUFFX4_RVT)                     0.59       2.99 r
  fpu_rptr_groups/U24/Y (NBUFFX2_RVT)                     0.05       3.04 r
  fpu_rptr_groups/U35/Y (INVX0_RVT)                       0.19       3.24 f
  fpu_rptr_groups/U20/Y (INVX0_RVT)                       0.10       3.34 r
  fpu_rptr_groups/U22/Y (INVX0_RVT)                       0.10       3.44 f
  fpu_rptr_groups/U37/Y (INVX0_RVT)                       0.10       3.53 r
  fpu_mul/fpu_mul_frac_dp/U110/Y (INVX0_RVT)              0.58       4.12 f
  fpu_mul/fpu_mul_frac_dp/U821/Y (INVX1_RVT)              0.31       4.42 r
  fpu_mul/fpu_mul_frac_dp/U113/Y (NBUFFX2_RVT)            0.31       4.73 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U2/Y (INVX0_RVT)
                                                          4.31       9.04 f
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U3/Y (INVX0_RVT)
                                                          0.33       9.37 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U12/Y (OR2X2_RVT)
                                                          3.73      13.10 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U8/Y (NAND2X0_RVT)
                                                          0.70      13.80 f
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U10/Y (IBUFFX2_RVT)
                                                          0.52      14.32 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U32/Y (AO222X1_RVT)
                                                          3.87      18.19 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[12]/D (DFFX1_RVT)
                                                          0.01      18.20 r
  data arrival time                                                 18.20

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[12]/CLK (DFFX1_RVT)
                                                                    10.35 r
  library setup time                                     -0.05      10.30
  data required time                                                10.30
  ------------------------------------------------------------------------------
  data required time                                                10.30
  data arrival time                                                -18.20
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -7.90


  Startpoint: global_shift_enable
               (input port clocked by ideal_clock1)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[46]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  input external delay                                    2.00       2.40 r
  global_shift_enable (in)                                0.00       2.40 r
  fpu_rptr_groups/U34/Y (NBUFFX4_RVT)                     0.59       2.99 r
  fpu_rptr_groups/U24/Y (NBUFFX2_RVT)                     0.05       3.04 r
  fpu_rptr_groups/U35/Y (INVX0_RVT)                       0.19       3.24 f
  fpu_rptr_groups/U20/Y (INVX0_RVT)                       0.10       3.34 r
  fpu_rptr_groups/U22/Y (INVX0_RVT)                       0.10       3.44 f
  fpu_rptr_groups/U37/Y (INVX0_RVT)                       0.10       3.53 r
  fpu_mul/fpu_mul_frac_dp/U110/Y (INVX0_RVT)              0.58       4.12 f
  fpu_mul/fpu_mul_frac_dp/U821/Y (INVX1_RVT)              0.31       4.42 r
  fpu_mul/fpu_mul_frac_dp/U113/Y (NBUFFX2_RVT)            0.31       4.73 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U2/Y (INVX0_RVT)
                                                          4.31       9.04 f
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U3/Y (INVX0_RVT)
                                                          0.33       9.37 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U12/Y (OR2X2_RVT)
                                                          3.73      13.10 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U8/Y (NAND2X0_RVT)
                                                          0.70      13.80 f
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U11/Y (IBUFFX2_RVT)
                                                          0.52      14.32 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U66/Y (AO222X1_RVT)
                                                          3.87      18.19 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[46]/D (DFFX1_RVT)
                                                          0.01      18.20 r
  data arrival time                                                 18.20

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[46]/CLK (DFFX1_RVT)
                                                                    10.35 r
  library setup time                                     -0.05      10.30
  data required time                                                10.30
  ------------------------------------------------------------------------------
  data required time                                                10.30
  data arrival time                                                -18.20
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -7.90


  Startpoint: global_shift_enable
               (input port clocked by ideal_clock1)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[39]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  input external delay                                    2.00       2.40 r
  global_shift_enable (in)                                0.00       2.40 r
  fpu_rptr_groups/U34/Y (NBUFFX4_RVT)                     0.59       2.99 r
  fpu_rptr_groups/U24/Y (NBUFFX2_RVT)                     0.05       3.04 r
  fpu_rptr_groups/U35/Y (INVX0_RVT)                       0.19       3.24 f
  fpu_rptr_groups/U20/Y (INVX0_RVT)                       0.10       3.34 r
  fpu_rptr_groups/U22/Y (INVX0_RVT)                       0.10       3.44 f
  fpu_rptr_groups/U37/Y (INVX0_RVT)                       0.10       3.53 r
  fpu_mul/fpu_mul_frac_dp/U110/Y (INVX0_RVT)              0.58       4.12 f
  fpu_mul/fpu_mul_frac_dp/U821/Y (INVX1_RVT)              0.31       4.42 r
  fpu_mul/fpu_mul_frac_dp/U113/Y (NBUFFX2_RVT)            0.31       4.73 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U2/Y (INVX0_RVT)
                                                          4.31       9.04 f
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U3/Y (INVX0_RVT)
                                                          0.33       9.37 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U12/Y (OR2X2_RVT)
                                                          3.73      13.10 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U8/Y (NAND2X0_RVT)
                                                          0.70      13.80 f
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U11/Y (IBUFFX2_RVT)
                                                          0.52      14.32 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U59/Y (AO222X1_RVT)
                                                          3.87      18.19 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[39]/D (DFFX1_RVT)
                                                          0.01      18.20 r
  data arrival time                                                 18.20

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[39]/CLK (DFFX1_RVT)
                                                                    10.35 r
  library setup time                                     -0.05      10.30
  data required time                                                10.30
  ------------------------------------------------------------------------------
  data required time                                                10.30
  data arrival time                                                -18.20
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -7.90


  Startpoint: global_shift_enable
               (input port clocked by ideal_clock1)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[41]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  input external delay                                    2.00       2.40 r
  global_shift_enable (in)                                0.00       2.40 r
  fpu_rptr_groups/U34/Y (NBUFFX4_RVT)                     0.59       2.99 r
  fpu_rptr_groups/U24/Y (NBUFFX2_RVT)                     0.05       3.04 r
  fpu_rptr_groups/U35/Y (INVX0_RVT)                       0.19       3.24 f
  fpu_rptr_groups/U20/Y (INVX0_RVT)                       0.10       3.34 r
  fpu_rptr_groups/U22/Y (INVX0_RVT)                       0.10       3.44 f
  fpu_rptr_groups/U37/Y (INVX0_RVT)                       0.10       3.53 r
  fpu_mul/fpu_mul_frac_dp/U110/Y (INVX0_RVT)              0.58       4.12 f
  fpu_mul/fpu_mul_frac_dp/U821/Y (INVX1_RVT)              0.31       4.42 r
  fpu_mul/fpu_mul_frac_dp/U113/Y (NBUFFX2_RVT)            0.31       4.73 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U2/Y (INVX0_RVT)
                                                          4.31       9.04 f
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U3/Y (INVX0_RVT)
                                                          0.33       9.37 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U12/Y (OR2X2_RVT)
                                                          3.73      13.10 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U8/Y (NAND2X0_RVT)
                                                          0.70      13.80 f
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U11/Y (IBUFFX2_RVT)
                                                          0.52      14.32 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U61/Y (AO222X1_RVT)
                                                          3.87      18.19 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[41]/D (DFFX1_RVT)
                                                          0.01      18.20 r
  data arrival time                                                 18.20

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[41]/CLK (DFFX1_RVT)
                                                                    10.35 r
  library setup time                                     -0.05      10.30
  data required time                                                10.30
  ------------------------------------------------------------------------------
  data required time                                                10.30
  data arrival time                                                -18.20
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -7.90


  Startpoint: global_shift_enable
               (input port clocked by ideal_clock1)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[34]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  input external delay                                    2.00       2.40 r
  global_shift_enable (in)                                0.00       2.40 r
  fpu_rptr_groups/U34/Y (NBUFFX4_RVT)                     0.59       2.99 r
  fpu_rptr_groups/U24/Y (NBUFFX2_RVT)                     0.05       3.04 r
  fpu_rptr_groups/U35/Y (INVX0_RVT)                       0.19       3.24 f
  fpu_rptr_groups/U20/Y (INVX0_RVT)                       0.10       3.34 r
  fpu_rptr_groups/U22/Y (INVX0_RVT)                       0.10       3.44 f
  fpu_rptr_groups/U37/Y (INVX0_RVT)                       0.10       3.53 r
  fpu_mul/fpu_mul_frac_dp/U110/Y (INVX0_RVT)              0.58       4.12 f
  fpu_mul/fpu_mul_frac_dp/U821/Y (INVX1_RVT)              0.31       4.42 r
  fpu_mul/fpu_mul_frac_dp/U113/Y (NBUFFX2_RVT)            0.31       4.73 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U2/Y (INVX0_RVT)
                                                          4.31       9.04 f
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U3/Y (INVX0_RVT)
                                                          0.33       9.37 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U12/Y (OR2X2_RVT)
                                                          3.73      13.10 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U8/Y (NAND2X0_RVT)
                                                          0.70      13.80 f
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U19/Y (IBUFFX2_RVT)
                                                          0.52      14.32 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U54/Y (AO222X1_RVT)
                                                          3.87      18.19 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[34]/D (DFFX1_RVT)
                                                          0.01      18.20 r
  data arrival time                                                 18.20

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[34]/CLK (DFFX1_RVT)
                                                                    10.35 r
  library setup time                                     -0.05      10.30
  data required time                                                10.30
  ------------------------------------------------------------------------------
  data required time                                                10.30
  data arrival time                                                -18.20
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -7.90


  Startpoint: global_shift_enable
               (input port clocked by ideal_clock1)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[27]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  input external delay                                    2.00       2.40 r
  global_shift_enable (in)                                0.00       2.40 r
  fpu_rptr_groups/U34/Y (NBUFFX4_RVT)                     0.59       2.99 r
  fpu_rptr_groups/U24/Y (NBUFFX2_RVT)                     0.05       3.04 r
  fpu_rptr_groups/U35/Y (INVX0_RVT)                       0.19       3.24 f
  fpu_rptr_groups/U20/Y (INVX0_RVT)                       0.10       3.34 r
  fpu_rptr_groups/U22/Y (INVX0_RVT)                       0.10       3.44 f
  fpu_rptr_groups/U37/Y (INVX0_RVT)                       0.10       3.53 r
  fpu_mul/fpu_mul_frac_dp/U110/Y (INVX0_RVT)              0.58       4.12 f
  fpu_mul/fpu_mul_frac_dp/U821/Y (INVX1_RVT)              0.31       4.42 r
  fpu_mul/fpu_mul_frac_dp/U113/Y (NBUFFX2_RVT)            0.31       4.73 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U2/Y (INVX0_RVT)
                                                          4.31       9.04 f
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U3/Y (INVX0_RVT)
                                                          0.33       9.37 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U12/Y (OR2X2_RVT)
                                                          3.73      13.10 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U8/Y (NAND2X0_RVT)
                                                          0.70      13.80 f
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U19/Y (IBUFFX2_RVT)
                                                          0.52      14.32 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U47/Y (AO222X1_RVT)
                                                          3.87      18.19 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[27]/D (DFFX1_RVT)
                                                          0.01      18.20 r
  data arrival time                                                 18.20

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[27]/CLK (DFFX1_RVT)
                                                                    10.35 r
  library setup time                                     -0.05      10.30
  data required time                                                10.30
  ------------------------------------------------------------------------------
  data required time                                                10.30
  data arrival time                                                -18.20
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -7.90


  Startpoint: global_shift_enable
               (input port clocked by ideal_clock1)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[22]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  input external delay                                    2.00       2.40 r
  global_shift_enable (in)                                0.00       2.40 r
  fpu_rptr_groups/U34/Y (NBUFFX4_RVT)                     0.59       2.99 r
  fpu_rptr_groups/U24/Y (NBUFFX2_RVT)                     0.05       3.04 r
  fpu_rptr_groups/U35/Y (INVX0_RVT)                       0.19       3.24 f
  fpu_rptr_groups/U20/Y (INVX0_RVT)                       0.10       3.34 r
  fpu_rptr_groups/U22/Y (INVX0_RVT)                       0.10       3.44 f
  fpu_rptr_groups/U37/Y (INVX0_RVT)                       0.10       3.53 r
  fpu_mul/fpu_mul_frac_dp/U110/Y (INVX0_RVT)              0.58       4.12 f
  fpu_mul/fpu_mul_frac_dp/U821/Y (INVX1_RVT)              0.31       4.42 r
  fpu_mul/fpu_mul_frac_dp/U113/Y (NBUFFX2_RVT)            0.31       4.73 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U2/Y (INVX0_RVT)
                                                          4.31       9.04 f
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U3/Y (INVX0_RVT)
                                                          0.33       9.37 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U12/Y (OR2X2_RVT)
                                                          3.73      13.10 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U8/Y (NAND2X0_RVT)
                                                          0.70      13.80 f
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U10/Y (IBUFFX2_RVT)
                                                          0.52      14.32 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U42/Y (AO222X1_RVT)
                                                          3.87      18.19 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[22]/D (DFFX1_RVT)
                                                          0.01      18.20 r
  data arrival time                                                 18.20

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[22]/CLK (DFFX1_RVT)
                                                                    10.35 r
  library setup time                                     -0.05      10.30
  data required time                                                10.30
  ------------------------------------------------------------------------------
  data required time                                                10.30
  data arrival time                                                -18.20
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -7.90


  Startpoint: global_shift_enable
               (input port clocked by ideal_clock1)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[15]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  input external delay                                    2.00       2.40 r
  global_shift_enable (in)                                0.00       2.40 r
  fpu_rptr_groups/U34/Y (NBUFFX4_RVT)                     0.59       2.99 r
  fpu_rptr_groups/U24/Y (NBUFFX2_RVT)                     0.05       3.04 r
  fpu_rptr_groups/U35/Y (INVX0_RVT)                       0.19       3.24 f
  fpu_rptr_groups/U20/Y (INVX0_RVT)                       0.10       3.34 r
  fpu_rptr_groups/U22/Y (INVX0_RVT)                       0.10       3.44 f
  fpu_rptr_groups/U37/Y (INVX0_RVT)                       0.10       3.53 r
  fpu_mul/fpu_mul_frac_dp/U110/Y (INVX0_RVT)              0.58       4.12 f
  fpu_mul/fpu_mul_frac_dp/U821/Y (INVX1_RVT)              0.31       4.42 r
  fpu_mul/fpu_mul_frac_dp/U113/Y (NBUFFX2_RVT)            0.31       4.73 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U2/Y (INVX0_RVT)
                                                          4.31       9.04 f
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U3/Y (INVX0_RVT)
                                                          0.33       9.37 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U12/Y (OR2X2_RVT)
                                                          3.73      13.10 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U8/Y (NAND2X0_RVT)
                                                          0.70      13.80 f
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U10/Y (IBUFFX2_RVT)
                                                          0.52      14.32 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U35/Y (AO222X1_RVT)
                                                          3.87      18.19 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[15]/D (DFFX1_RVT)
                                                          0.01      18.20 r
  data arrival time                                                 18.20

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[15]/CLK (DFFX1_RVT)
                                                                    10.35 r
  library setup time                                     -0.05      10.30
  data required time                                                10.30
  ------------------------------------------------------------------------------
  data required time                                                10.30
  data arrival time                                                -18.20
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -7.90


  Startpoint: global_shift_enable
               (input port clocked by ideal_clock1)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[2]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  input external delay                                    2.00       2.40 r
  global_shift_enable (in)                                0.00       2.40 r
  fpu_rptr_groups/U34/Y (NBUFFX4_RVT)                     0.59       2.99 r
  fpu_rptr_groups/U24/Y (NBUFFX2_RVT)                     0.05       3.04 r
  fpu_rptr_groups/U35/Y (INVX0_RVT)                       0.19       3.24 f
  fpu_rptr_groups/U20/Y (INVX0_RVT)                       0.10       3.34 r
  fpu_rptr_groups/U22/Y (INVX0_RVT)                       0.10       3.44 f
  fpu_rptr_groups/U37/Y (INVX0_RVT)                       0.10       3.53 r
  fpu_mul/fpu_mul_frac_dp/U110/Y (INVX0_RVT)              0.58       4.12 f
  fpu_mul/fpu_mul_frac_dp/U821/Y (INVX1_RVT)              0.31       4.42 r
  fpu_mul/fpu_mul_frac_dp/U113/Y (NBUFFX2_RVT)            0.31       4.73 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U2/Y (INVX0_RVT)
                                                          4.31       9.04 f
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U3/Y (INVX0_RVT)
                                                          0.33       9.37 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U12/Y (OR2X2_RVT)
                                                          3.73      13.10 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U8/Y (NAND2X0_RVT)
                                                          0.70      13.80 f
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U9/Y (IBUFFX2_RVT)
                                                          0.52      14.32 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U22/Y (AO222X1_RVT)
                                                          3.87      18.19 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[2]/D (DFFX1_RVT)
                                                          0.01      18.20 r
  data arrival time                                                 18.20

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[2]/CLK (DFFX1_RVT)
                                                                    10.35 r
  library setup time                                     -0.05      10.30
  data required time                                                10.30
  ------------------------------------------------------------------------------
  data required time                                                10.30
  data arrival time                                                -18.20
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -7.90


  Startpoint: global_shift_enable
               (input port clocked by ideal_clock1)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[10]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  input external delay                                    2.00       2.40 r
  global_shift_enable (in)                                0.00       2.40 r
  fpu_rptr_groups/U34/Y (NBUFFX4_RVT)                     0.59       2.99 r
  fpu_rptr_groups/U24/Y (NBUFFX2_RVT)                     0.05       3.04 r
  fpu_rptr_groups/U35/Y (INVX0_RVT)                       0.19       3.24 f
  fpu_rptr_groups/U20/Y (INVX0_RVT)                       0.10       3.34 r
  fpu_rptr_groups/U22/Y (INVX0_RVT)                       0.10       3.44 f
  fpu_rptr_groups/U37/Y (INVX0_RVT)                       0.10       3.53 r
  fpu_mul/fpu_mul_frac_dp/U110/Y (INVX0_RVT)              0.58       4.12 f
  fpu_mul/fpu_mul_frac_dp/U821/Y (INVX1_RVT)              0.31       4.42 r
  fpu_mul/fpu_mul_frac_dp/U113/Y (NBUFFX2_RVT)            0.31       4.73 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U2/Y (INVX0_RVT)
                                                          4.31       9.04 f
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U3/Y (INVX0_RVT)
                                                          0.33       9.37 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U12/Y (OR2X2_RVT)
                                                          3.73      13.10 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U8/Y (NAND2X0_RVT)
                                                          0.70      13.80 f
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U9/Y (IBUFFX2_RVT)
                                                          0.52      14.32 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U30/Y (AO222X1_RVT)
                                                          3.87      18.19 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[10]/D (DFFX1_RVT)
                                                          0.01      18.20 r
  data arrival time                                                 18.20

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[10]/CLK (DFFX1_RVT)
                                                                    10.35 r
  library setup time                                     -0.05      10.30
  data required time                                                10.30
  ------------------------------------------------------------------------------
  data required time                                                10.30
  data arrival time                                                -18.20
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -7.90


  Startpoint: global_shift_enable
               (input port clocked by ideal_clock1)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[44]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  input external delay                                    2.00       2.40 r
  global_shift_enable (in)                                0.00       2.40 r
  fpu_rptr_groups/U34/Y (NBUFFX4_RVT)                     0.59       2.99 r
  fpu_rptr_groups/U24/Y (NBUFFX2_RVT)                     0.05       3.04 r
  fpu_rptr_groups/U35/Y (INVX0_RVT)                       0.19       3.24 f
  fpu_rptr_groups/U20/Y (INVX0_RVT)                       0.10       3.34 r
  fpu_rptr_groups/U22/Y (INVX0_RVT)                       0.10       3.44 f
  fpu_rptr_groups/U37/Y (INVX0_RVT)                       0.10       3.53 r
  fpu_mul/fpu_mul_frac_dp/U110/Y (INVX0_RVT)              0.58       4.12 f
  fpu_mul/fpu_mul_frac_dp/U821/Y (INVX1_RVT)              0.31       4.42 r
  fpu_mul/fpu_mul_frac_dp/U113/Y (NBUFFX2_RVT)            0.31       4.73 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U2/Y (INVX0_RVT)
                                                          4.31       9.04 f
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U3/Y (INVX0_RVT)
                                                          0.33       9.37 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U12/Y (OR2X2_RVT)
                                                          3.73      13.10 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U8/Y (NAND2X0_RVT)
                                                          0.70      13.80 f
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U11/Y (IBUFFX2_RVT)
                                                          0.52      14.32 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U64/Y (AO222X1_RVT)
                                                          3.87      18.19 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[44]/D (DFFX1_RVT)
                                                          0.01      18.20 r
  data arrival time                                                 18.20

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[44]/CLK (DFFX1_RVT)
                                                                    10.35 r
  library setup time                                     -0.05      10.30
  data required time                                                10.30
  ------------------------------------------------------------------------------
  data required time                                                10.30
  data arrival time                                                -18.20
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -7.90


  Startpoint: global_shift_enable
               (input port clocked by ideal_clock1)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[37]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  input external delay                                    2.00       2.40 r
  global_shift_enable (in)                                0.00       2.40 r
  fpu_rptr_groups/U34/Y (NBUFFX4_RVT)                     0.59       2.99 r
  fpu_rptr_groups/U24/Y (NBUFFX2_RVT)                     0.05       3.04 r
  fpu_rptr_groups/U35/Y (INVX0_RVT)                       0.19       3.24 f
  fpu_rptr_groups/U20/Y (INVX0_RVT)                       0.10       3.34 r
  fpu_rptr_groups/U22/Y (INVX0_RVT)                       0.10       3.44 f
  fpu_rptr_groups/U37/Y (INVX0_RVT)                       0.10       3.53 r
  fpu_mul/fpu_mul_frac_dp/U110/Y (INVX0_RVT)              0.58       4.12 f
  fpu_mul/fpu_mul_frac_dp/U821/Y (INVX1_RVT)              0.31       4.42 r
  fpu_mul/fpu_mul_frac_dp/U113/Y (NBUFFX2_RVT)            0.31       4.73 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U2/Y (INVX0_RVT)
                                                          4.31       9.04 f
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U3/Y (INVX0_RVT)
                                                          0.33       9.37 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U12/Y (OR2X2_RVT)
                                                          3.73      13.10 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U8/Y (NAND2X0_RVT)
                                                          0.70      13.80 f
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U11/Y (IBUFFX2_RVT)
                                                          0.52      14.32 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U57/Y (AO222X1_RVT)
                                                          3.87      18.19 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[37]/D (DFFX1_RVT)
                                                          0.01      18.20 r
  data arrival time                                                 18.20

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[37]/CLK (DFFX1_RVT)
                                                                    10.35 r
  library setup time                                     -0.05      10.30
  data required time                                                10.30
  ------------------------------------------------------------------------------
  data required time                                                10.30
  data arrival time                                                -18.20
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -7.90


  Startpoint: global_shift_enable
               (input port clocked by ideal_clock1)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[32]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  input external delay                                    2.00       2.40 r
  global_shift_enable (in)                                0.00       2.40 r
  fpu_rptr_groups/U34/Y (NBUFFX4_RVT)                     0.59       2.99 r
  fpu_rptr_groups/U24/Y (NBUFFX2_RVT)                     0.05       3.04 r
  fpu_rptr_groups/U35/Y (INVX0_RVT)                       0.19       3.24 f
  fpu_rptr_groups/U20/Y (INVX0_RVT)                       0.10       3.34 r
  fpu_rptr_groups/U22/Y (INVX0_RVT)                       0.10       3.44 f
  fpu_rptr_groups/U37/Y (INVX0_RVT)                       0.10       3.53 r
  fpu_mul/fpu_mul_frac_dp/U110/Y (INVX0_RVT)              0.58       4.12 f
  fpu_mul/fpu_mul_frac_dp/U821/Y (INVX1_RVT)              0.31       4.42 r
  fpu_mul/fpu_mul_frac_dp/U113/Y (NBUFFX2_RVT)            0.31       4.73 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U2/Y (INVX0_RVT)
                                                          4.31       9.04 f
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U3/Y (INVX0_RVT)
                                                          0.33       9.37 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U12/Y (OR2X2_RVT)
                                                          3.73      13.10 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U8/Y (NAND2X0_RVT)
                                                          0.70      13.80 f
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U19/Y (IBUFFX2_RVT)
                                                          0.52      14.32 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U52/Y (AO222X1_RVT)
                                                          3.87      18.19 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[32]/D (DFFX1_RVT)
                                                          0.01      18.20 r
  data arrival time                                                 18.20

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[32]/CLK (DFFX1_RVT)
                                                                    10.35 r
  library setup time                                     -0.05      10.30
  data required time                                                10.30
  ------------------------------------------------------------------------------
  data required time                                                10.30
  data arrival time                                                -18.20
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -7.90


  Startpoint: global_shift_enable
               (input port clocked by ideal_clock1)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[25]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  input external delay                                    2.00       2.40 r
  global_shift_enable (in)                                0.00       2.40 r
  fpu_rptr_groups/U34/Y (NBUFFX4_RVT)                     0.59       2.99 r
  fpu_rptr_groups/U24/Y (NBUFFX2_RVT)                     0.05       3.04 r
  fpu_rptr_groups/U35/Y (INVX0_RVT)                       0.19       3.24 f
  fpu_rptr_groups/U20/Y (INVX0_RVT)                       0.10       3.34 r
  fpu_rptr_groups/U22/Y (INVX0_RVT)                       0.10       3.44 f
  fpu_rptr_groups/U37/Y (INVX0_RVT)                       0.10       3.53 r
  fpu_mul/fpu_mul_frac_dp/U110/Y (INVX0_RVT)              0.58       4.12 f
  fpu_mul/fpu_mul_frac_dp/U821/Y (INVX1_RVT)              0.31       4.42 r
  fpu_mul/fpu_mul_frac_dp/U113/Y (NBUFFX2_RVT)            0.31       4.73 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U2/Y (INVX0_RVT)
                                                          4.31       9.04 f
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U3/Y (INVX0_RVT)
                                                          0.33       9.37 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U12/Y (OR2X2_RVT)
                                                          3.73      13.10 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U8/Y (NAND2X0_RVT)
                                                          0.70      13.80 f
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U19/Y (IBUFFX2_RVT)
                                                          0.52      14.32 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U45/Y (AO222X1_RVT)
                                                          3.87      18.19 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[25]/D (DFFX1_RVT)
                                                          0.01      18.20 r
  data arrival time                                                 18.20

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[25]/CLK (DFFX1_RVT)
                                                                    10.35 r
  library setup time                                     -0.05      10.30
  data required time                                                10.30
  ------------------------------------------------------------------------------
  data required time                                                10.30
  data arrival time                                                -18.20
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -7.90


  Startpoint: global_shift_enable
               (input port clocked by ideal_clock1)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[18]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  input external delay                                    2.00       2.40 r
  global_shift_enable (in)                                0.00       2.40 r
  fpu_rptr_groups/U34/Y (NBUFFX4_RVT)                     0.59       2.99 r
  fpu_rptr_groups/U24/Y (NBUFFX2_RVT)                     0.05       3.04 r
  fpu_rptr_groups/U35/Y (INVX0_RVT)                       0.19       3.24 f
  fpu_rptr_groups/U20/Y (INVX0_RVT)                       0.10       3.34 r
  fpu_rptr_groups/U22/Y (INVX0_RVT)                       0.10       3.44 f
  fpu_rptr_groups/U37/Y (INVX0_RVT)                       0.10       3.53 r
  fpu_mul/fpu_mul_frac_dp/U110/Y (INVX0_RVT)              0.58       4.12 f
  fpu_mul/fpu_mul_frac_dp/U821/Y (INVX1_RVT)              0.31       4.42 r
  fpu_mul/fpu_mul_frac_dp/U113/Y (NBUFFX2_RVT)            0.31       4.73 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U2/Y (INVX0_RVT)
                                                          4.31       9.04 f
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U3/Y (INVX0_RVT)
                                                          0.33       9.37 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U12/Y (OR2X2_RVT)
                                                          3.73      13.10 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U8/Y (NAND2X0_RVT)
                                                          0.70      13.80 f
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U10/Y (IBUFFX2_RVT)
                                                          0.52      14.32 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U38/Y (AO222X1_RVT)
                                                          3.87      18.19 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[18]/D (DFFX1_RVT)
                                                          0.01      18.20 r
  data arrival time                                                 18.20

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[18]/CLK (DFFX1_RVT)
                                                                    10.35 r
  library setup time                                     -0.05      10.30
  data required time                                                10.30
  ------------------------------------------------------------------------------
  data required time                                                10.30
  data arrival time                                                -18.20
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -7.90


  Startpoint: global_shift_enable
               (input port clocked by ideal_clock1)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[20]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  input external delay                                    2.00       2.40 r
  global_shift_enable (in)                                0.00       2.40 r
  fpu_rptr_groups/U34/Y (NBUFFX4_RVT)                     0.59       2.99 r
  fpu_rptr_groups/U24/Y (NBUFFX2_RVT)                     0.05       3.04 r
  fpu_rptr_groups/U35/Y (INVX0_RVT)                       0.19       3.24 f
  fpu_rptr_groups/U20/Y (INVX0_RVT)                       0.10       3.34 r
  fpu_rptr_groups/U22/Y (INVX0_RVT)                       0.10       3.44 f
  fpu_rptr_groups/U37/Y (INVX0_RVT)                       0.10       3.53 r
  fpu_mul/fpu_mul_frac_dp/U110/Y (INVX0_RVT)              0.58       4.12 f
  fpu_mul/fpu_mul_frac_dp/U821/Y (INVX1_RVT)              0.31       4.42 r
  fpu_mul/fpu_mul_frac_dp/U113/Y (NBUFFX2_RVT)            0.31       4.73 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U2/Y (INVX0_RVT)
                                                          4.31       9.04 f
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U3/Y (INVX0_RVT)
                                                          0.33       9.37 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U12/Y (OR2X2_RVT)
                                                          3.73      13.10 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U8/Y (NAND2X0_RVT)
                                                          0.70      13.80 f
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U10/Y (IBUFFX2_RVT)
                                                          0.52      14.32 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U40/Y (AO222X1_RVT)
                                                          3.87      18.19 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[20]/D (DFFX1_RVT)
                                                          0.01      18.20 r
  data arrival time                                                 18.20

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[20]/CLK (DFFX1_RVT)
                                                                    10.35 r
  library setup time                                     -0.05      10.30
  data required time                                                10.30
  ------------------------------------------------------------------------------
  data required time                                                10.30
  data arrival time                                                -18.20
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -7.90


  Startpoint: global_shift_enable
               (input port clocked by ideal_clock1)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[13]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  input external delay                                    2.00       2.40 r
  global_shift_enable (in)                                0.00       2.40 r
  fpu_rptr_groups/U34/Y (NBUFFX4_RVT)                     0.59       2.99 r
  fpu_rptr_groups/U24/Y (NBUFFX2_RVT)                     0.05       3.04 r
  fpu_rptr_groups/U35/Y (INVX0_RVT)                       0.19       3.24 f
  fpu_rptr_groups/U20/Y (INVX0_RVT)                       0.10       3.34 r
  fpu_rptr_groups/U22/Y (INVX0_RVT)                       0.10       3.44 f
  fpu_rptr_groups/U37/Y (INVX0_RVT)                       0.10       3.53 r
  fpu_mul/fpu_mul_frac_dp/U110/Y (INVX0_RVT)              0.58       4.12 f
  fpu_mul/fpu_mul_frac_dp/U821/Y (INVX1_RVT)              0.31       4.42 r
  fpu_mul/fpu_mul_frac_dp/U113/Y (NBUFFX2_RVT)            0.31       4.73 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U2/Y (INVX0_RVT)
                                                          4.31       9.04 f
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U3/Y (INVX0_RVT)
                                                          0.33       9.37 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U12/Y (OR2X2_RVT)
                                                          3.73      13.10 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U8/Y (NAND2X0_RVT)
                                                          0.70      13.80 f
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U10/Y (IBUFFX2_RVT)
                                                          0.52      14.32 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U33/Y (AO222X1_RVT)
                                                          3.87      18.19 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[13]/D (DFFX1_RVT)
                                                          0.01      18.20 r
  data arrival time                                                 18.20

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[13]/CLK (DFFX1_RVT)
                                                                    10.35 r
  library setup time                                     -0.05      10.30
  data required time                                                10.30
  ------------------------------------------------------------------------------
  data required time                                                10.30
  data arrival time                                                -18.20
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -7.90


  Startpoint: global_shift_enable
               (input port clocked by ideal_clock1)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  input external delay                                    2.00       2.40 r
  global_shift_enable (in)                                0.00       2.40 r
  fpu_rptr_groups/U34/Y (NBUFFX4_RVT)                     0.59       2.99 r
  fpu_rptr_groups/U24/Y (NBUFFX2_RVT)                     0.05       3.04 r
  fpu_rptr_groups/U35/Y (INVX0_RVT)                       0.19       3.24 f
  fpu_rptr_groups/U20/Y (INVX0_RVT)                       0.10       3.34 r
  fpu_rptr_groups/U22/Y (INVX0_RVT)                       0.10       3.44 f
  fpu_rptr_groups/U37/Y (INVX0_RVT)                       0.10       3.53 r
  fpu_mul/fpu_mul_frac_dp/U110/Y (INVX0_RVT)              0.58       4.12 f
  fpu_mul/fpu_mul_frac_dp/U821/Y (INVX1_RVT)              0.31       4.42 r
  fpu_mul/fpu_mul_frac_dp/U113/Y (NBUFFX2_RVT)            0.31       4.73 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U2/Y (INVX0_RVT)
                                                          4.31       9.04 f
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U3/Y (INVX0_RVT)
                                                          0.33       9.37 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U12/Y (OR2X2_RVT)
                                                          3.73      13.10 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U8/Y (NAND2X0_RVT)
                                                          0.70      13.80 f
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U9/Y (IBUFFX2_RVT)
                                                          0.52      14.32 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U20/Y (AO222X1_RVT)
                                                          3.87      18.19 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[0]/D (DFFX1_RVT)
                                                          0.01      18.20 r
  data arrival time                                                 18.20

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[0]/CLK (DFFX1_RVT)
                                                                    10.35 r
  library setup time                                     -0.05      10.30
  data required time                                                10.30
  ------------------------------------------------------------------------------
  data required time                                                10.30
  data arrival time                                                -18.20
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -7.90


  Startpoint: global_shift_enable
               (input port clocked by ideal_clock1)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[47]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  input external delay                                    2.00       2.40 r
  global_shift_enable (in)                                0.00       2.40 r
  fpu_rptr_groups/U34/Y (NBUFFX4_RVT)                     0.59       2.99 r
  fpu_rptr_groups/U24/Y (NBUFFX2_RVT)                     0.05       3.04 r
  fpu_rptr_groups/U35/Y (INVX0_RVT)                       0.19       3.24 f
  fpu_rptr_groups/U20/Y (INVX0_RVT)                       0.10       3.34 r
  fpu_rptr_groups/U22/Y (INVX0_RVT)                       0.10       3.44 f
  fpu_rptr_groups/U37/Y (INVX0_RVT)                       0.10       3.53 r
  fpu_mul/fpu_mul_frac_dp/U110/Y (INVX0_RVT)              0.58       4.12 f
  fpu_mul/fpu_mul_frac_dp/U821/Y (INVX1_RVT)              0.31       4.42 r
  fpu_mul/fpu_mul_frac_dp/U113/Y (NBUFFX2_RVT)            0.31       4.73 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U2/Y (INVX0_RVT)
                                                          4.31       9.04 f
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U3/Y (INVX0_RVT)
                                                          0.33       9.37 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U12/Y (OR2X2_RVT)
                                                          3.73      13.10 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U8/Y (NAND2X0_RVT)
                                                          0.70      13.80 f
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U11/Y (IBUFFX2_RVT)
                                                          0.52      14.32 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U67/Y (AO222X1_RVT)
                                                          3.87      18.19 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[47]/D (DFFX1_RVT)
                                                          0.01      18.20 r
  data arrival time                                                 18.20

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[47]/CLK (DFFX1_RVT)
                                                                    10.35 r
  library setup time                                     -0.05      10.30
  data required time                                                10.30
  ------------------------------------------------------------------------------
  data required time                                                10.30
  data arrival time                                                -18.20
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -7.90


  Startpoint: global_shift_enable
               (input port clocked by ideal_clock1)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[42]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  input external delay                                    2.00       2.40 r
  global_shift_enable (in)                                0.00       2.40 r
  fpu_rptr_groups/U34/Y (NBUFFX4_RVT)                     0.59       2.99 r
  fpu_rptr_groups/U24/Y (NBUFFX2_RVT)                     0.05       3.04 r
  fpu_rptr_groups/U35/Y (INVX0_RVT)                       0.19       3.24 f
  fpu_rptr_groups/U20/Y (INVX0_RVT)                       0.10       3.34 r
  fpu_rptr_groups/U22/Y (INVX0_RVT)                       0.10       3.44 f
  fpu_rptr_groups/U37/Y (INVX0_RVT)                       0.10       3.53 r
  fpu_mul/fpu_mul_frac_dp/U110/Y (INVX0_RVT)              0.58       4.12 f
  fpu_mul/fpu_mul_frac_dp/U821/Y (INVX1_RVT)              0.31       4.42 r
  fpu_mul/fpu_mul_frac_dp/U113/Y (NBUFFX2_RVT)            0.31       4.73 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U2/Y (INVX0_RVT)
                                                          4.31       9.04 f
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U3/Y (INVX0_RVT)
                                                          0.33       9.37 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U12/Y (OR2X2_RVT)
                                                          3.73      13.10 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U8/Y (NAND2X0_RVT)
                                                          0.70      13.80 f
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U11/Y (IBUFFX2_RVT)
                                                          0.52      14.32 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U62/Y (AO222X1_RVT)
                                                          3.87      18.19 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[42]/D (DFFX1_RVT)
                                                          0.01      18.20 r
  data arrival time                                                 18.20

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[42]/CLK (DFFX1_RVT)
                                                                    10.35 r
  library setup time                                     -0.05      10.30
  data required time                                                10.30
  ------------------------------------------------------------------------------
  data required time                                                10.30
  data arrival time                                                -18.20
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -7.90


  Startpoint: global_shift_enable
               (input port clocked by ideal_clock1)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[35]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  input external delay                                    2.00       2.40 r
  global_shift_enable (in)                                0.00       2.40 r
  fpu_rptr_groups/U34/Y (NBUFFX4_RVT)                     0.59       2.99 r
  fpu_rptr_groups/U24/Y (NBUFFX2_RVT)                     0.05       3.04 r
  fpu_rptr_groups/U35/Y (INVX0_RVT)                       0.19       3.24 f
  fpu_rptr_groups/U20/Y (INVX0_RVT)                       0.10       3.34 r
  fpu_rptr_groups/U22/Y (INVX0_RVT)                       0.10       3.44 f
  fpu_rptr_groups/U37/Y (INVX0_RVT)                       0.10       3.53 r
  fpu_mul/fpu_mul_frac_dp/U110/Y (INVX0_RVT)              0.58       4.12 f
  fpu_mul/fpu_mul_frac_dp/U821/Y (INVX1_RVT)              0.31       4.42 r
  fpu_mul/fpu_mul_frac_dp/U113/Y (NBUFFX2_RVT)            0.31       4.73 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U2/Y (INVX0_RVT)
                                                          4.31       9.04 f
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U3/Y (INVX0_RVT)
                                                          0.33       9.37 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U12/Y (OR2X2_RVT)
                                                          3.73      13.10 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U8/Y (NAND2X0_RVT)
                                                          0.70      13.80 f
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U19/Y (IBUFFX2_RVT)
                                                          0.52      14.32 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U55/Y (AO222X1_RVT)
                                                          3.87      18.19 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[35]/D (DFFX1_RVT)
                                                          0.01      18.20 r
  data arrival time                                                 18.20

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[35]/CLK (DFFX1_RVT)
                                                                    10.35 r
  library setup time                                     -0.05      10.30
  data required time                                                10.30
  ------------------------------------------------------------------------------
  data required time                                                10.30
  data arrival time                                                -18.20
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -7.90


  Startpoint: global_shift_enable
               (input port clocked by ideal_clock1)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[28]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  input external delay                                    2.00       2.40 r
  global_shift_enable (in)                                0.00       2.40 r
  fpu_rptr_groups/U34/Y (NBUFFX4_RVT)                     0.59       2.99 r
  fpu_rptr_groups/U24/Y (NBUFFX2_RVT)                     0.05       3.04 r
  fpu_rptr_groups/U35/Y (INVX0_RVT)                       0.19       3.24 f
  fpu_rptr_groups/U20/Y (INVX0_RVT)                       0.10       3.34 r
  fpu_rptr_groups/U22/Y (INVX0_RVT)                       0.10       3.44 f
  fpu_rptr_groups/U37/Y (INVX0_RVT)                       0.10       3.53 r
  fpu_mul/fpu_mul_frac_dp/U110/Y (INVX0_RVT)              0.58       4.12 f
  fpu_mul/fpu_mul_frac_dp/U821/Y (INVX1_RVT)              0.31       4.42 r
  fpu_mul/fpu_mul_frac_dp/U113/Y (NBUFFX2_RVT)            0.31       4.73 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U2/Y (INVX0_RVT)
                                                          4.31       9.04 f
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U3/Y (INVX0_RVT)
                                                          0.33       9.37 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U12/Y (OR2X2_RVT)
                                                          3.73      13.10 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U8/Y (NAND2X0_RVT)
                                                          0.70      13.80 f
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U19/Y (IBUFFX2_RVT)
                                                          0.52      14.32 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U48/Y (AO222X1_RVT)
                                                          3.87      18.19 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[28]/D (DFFX1_RVT)
                                                          0.01      18.20 r
  data arrival time                                                 18.20

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[28]/CLK (DFFX1_RVT)
                                                                    10.35 r
  library setup time                                     -0.05      10.30
  data required time                                                10.30
  ------------------------------------------------------------------------------
  data required time                                                10.30
  data arrival time                                                -18.20
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -7.90


  Startpoint: global_shift_enable
               (input port clocked by ideal_clock1)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[30]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  input external delay                                    2.00       2.40 r
  global_shift_enable (in)                                0.00       2.40 r
  fpu_rptr_groups/U34/Y (NBUFFX4_RVT)                     0.59       2.99 r
  fpu_rptr_groups/U24/Y (NBUFFX2_RVT)                     0.05       3.04 r
  fpu_rptr_groups/U35/Y (INVX0_RVT)                       0.19       3.24 f
  fpu_rptr_groups/U20/Y (INVX0_RVT)                       0.10       3.34 r
  fpu_rptr_groups/U22/Y (INVX0_RVT)                       0.10       3.44 f
  fpu_rptr_groups/U37/Y (INVX0_RVT)                       0.10       3.53 r
  fpu_mul/fpu_mul_frac_dp/U110/Y (INVX0_RVT)              0.58       4.12 f
  fpu_mul/fpu_mul_frac_dp/U821/Y (INVX1_RVT)              0.31       4.42 r
  fpu_mul/fpu_mul_frac_dp/U113/Y (NBUFFX2_RVT)            0.31       4.73 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U2/Y (INVX0_RVT)
                                                          4.31       9.04 f
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U3/Y (INVX0_RVT)
                                                          0.33       9.37 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U12/Y (OR2X2_RVT)
                                                          3.73      13.10 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U8/Y (NAND2X0_RVT)
                                                          0.70      13.80 f
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U19/Y (IBUFFX2_RVT)
                                                          0.52      14.32 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U50/Y (AO222X1_RVT)
                                                          3.87      18.19 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[30]/D (DFFX1_RVT)
                                                          0.01      18.20 r
  data arrival time                                                 18.20

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[30]/CLK (DFFX1_RVT)
                                                                    10.35 r
  library setup time                                     -0.05      10.30
  data required time                                                10.30
  ------------------------------------------------------------------------------
  data required time                                                10.30
  data arrival time                                                -18.20
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -7.90


  Startpoint: global_shift_enable
               (input port clocked by ideal_clock1)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[8]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  input external delay                                    2.00       2.40 r
  global_shift_enable (in)                                0.00       2.40 r
  fpu_rptr_groups/U34/Y (NBUFFX4_RVT)                     0.59       2.99 r
  fpu_rptr_groups/U24/Y (NBUFFX2_RVT)                     0.05       3.04 r
  fpu_rptr_groups/U35/Y (INVX0_RVT)                       0.19       3.24 f
  fpu_rptr_groups/U20/Y (INVX0_RVT)                       0.10       3.34 r
  fpu_rptr_groups/U22/Y (INVX0_RVT)                       0.10       3.44 f
  fpu_rptr_groups/U37/Y (INVX0_RVT)                       0.10       3.53 r
  fpu_mul/fpu_mul_frac_dp/U110/Y (INVX0_RVT)              0.58       4.12 f
  fpu_mul/fpu_mul_frac_dp/U821/Y (INVX1_RVT)              0.31       4.42 r
  fpu_mul/fpu_mul_frac_dp/U113/Y (NBUFFX2_RVT)            0.31       4.73 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U2/Y (INVX0_RVT)
                                                          4.31       9.04 f
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U3/Y (INVX0_RVT)
                                                          0.33       9.37 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U12/Y (OR2X2_RVT)
                                                          3.73      13.10 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U8/Y (NAND2X0_RVT)
                                                          0.70      13.80 f
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U9/Y (IBUFFX2_RVT)
                                                          0.52      14.32 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U28/Y (AO222X1_RVT)
                                                          3.87      18.19 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[8]/D (DFFX1_RVT)
                                                          0.01      18.20 r
  data arrival time                                                 18.20

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[8]/CLK (DFFX1_RVT)
                                                                    10.35 r
  library setup time                                     -0.05      10.30
  data required time                                                10.30
  ------------------------------------------------------------------------------
  data required time                                                10.30
  data arrival time                                                -18.20
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -7.90


  Startpoint: global_shift_enable
               (input port clocked by ideal_clock1)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[23]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  input external delay                                    2.00       2.40 r
  global_shift_enable (in)                                0.00       2.40 r
  fpu_rptr_groups/U34/Y (NBUFFX4_RVT)                     0.59       2.99 r
  fpu_rptr_groups/U24/Y (NBUFFX2_RVT)                     0.05       3.04 r
  fpu_rptr_groups/U35/Y (INVX0_RVT)                       0.19       3.24 f
  fpu_rptr_groups/U20/Y (INVX0_RVT)                       0.10       3.34 r
  fpu_rptr_groups/U22/Y (INVX0_RVT)                       0.10       3.44 f
  fpu_rptr_groups/U37/Y (INVX0_RVT)                       0.10       3.53 r
  fpu_mul/fpu_mul_frac_dp/U110/Y (INVX0_RVT)              0.58       4.12 f
  fpu_mul/fpu_mul_frac_dp/U821/Y (INVX1_RVT)              0.31       4.42 r
  fpu_mul/fpu_mul_frac_dp/U113/Y (NBUFFX2_RVT)            0.31       4.73 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U2/Y (INVX0_RVT)
                                                          4.31       9.04 f
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U3/Y (INVX0_RVT)
                                                          0.33       9.37 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U12/Y (OR2X2_RVT)
                                                          3.73      13.10 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U8/Y (NAND2X0_RVT)
                                                          0.70      13.80 f
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U10/Y (IBUFFX2_RVT)
                                                          0.52      14.32 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U43/Y (AO222X1_RVT)
                                                          3.87      18.19 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[23]/D (DFFX1_RVT)
                                                          0.01      18.20 r
  data arrival time                                                 18.20

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[23]/CLK (DFFX1_RVT)
                                                                    10.35 r
  library setup time                                     -0.05      10.30
  data required time                                                10.30
  ------------------------------------------------------------------------------
  data required time                                                10.30
  data arrival time                                                -18.20
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -7.90


  Startpoint: global_shift_enable
               (input port clocked by ideal_clock1)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[16]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  input external delay                                    2.00       2.40 r
  global_shift_enable (in)                                0.00       2.40 r
  fpu_rptr_groups/U34/Y (NBUFFX4_RVT)                     0.59       2.99 r
  fpu_rptr_groups/U24/Y (NBUFFX2_RVT)                     0.05       3.04 r
  fpu_rptr_groups/U35/Y (INVX0_RVT)                       0.19       3.24 f
  fpu_rptr_groups/U20/Y (INVX0_RVT)                       0.10       3.34 r
  fpu_rptr_groups/U22/Y (INVX0_RVT)                       0.10       3.44 f
  fpu_rptr_groups/U37/Y (INVX0_RVT)                       0.10       3.53 r
  fpu_mul/fpu_mul_frac_dp/U110/Y (INVX0_RVT)              0.58       4.12 f
  fpu_mul/fpu_mul_frac_dp/U821/Y (INVX1_RVT)              0.31       4.42 r
  fpu_mul/fpu_mul_frac_dp/U113/Y (NBUFFX2_RVT)            0.31       4.73 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U2/Y (INVX0_RVT)
                                                          4.31       9.04 f
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U3/Y (INVX0_RVT)
                                                          0.33       9.37 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U12/Y (OR2X2_RVT)
                                                          3.73      13.10 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U8/Y (NAND2X0_RVT)
                                                          0.70      13.80 f
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U10/Y (IBUFFX2_RVT)
                                                          0.52      14.32 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U36/Y (AO222X1_RVT)
                                                          3.87      18.19 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[16]/D (DFFX1_RVT)
                                                          0.01      18.20 r
  data arrival time                                                 18.20

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[16]/CLK (DFFX1_RVT)
                                                                    10.35 r
  library setup time                                     -0.05      10.30
  data required time                                                10.30
  ------------------------------------------------------------------------------
  data required time                                                10.30
  data arrival time                                                -18.20
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -7.90


  Startpoint: global_shift_enable
               (input port clocked by ideal_clock1)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[3]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  input external delay                                    2.00       2.40 r
  global_shift_enable (in)                                0.00       2.40 r
  fpu_rptr_groups/U34/Y (NBUFFX4_RVT)                     0.59       2.99 r
  fpu_rptr_groups/U24/Y (NBUFFX2_RVT)                     0.05       3.04 r
  fpu_rptr_groups/U35/Y (INVX0_RVT)                       0.19       3.24 f
  fpu_rptr_groups/U20/Y (INVX0_RVT)                       0.10       3.34 r
  fpu_rptr_groups/U22/Y (INVX0_RVT)                       0.10       3.44 f
  fpu_rptr_groups/U37/Y (INVX0_RVT)                       0.10       3.53 r
  fpu_mul/fpu_mul_frac_dp/U110/Y (INVX0_RVT)              0.58       4.12 f
  fpu_mul/fpu_mul_frac_dp/U821/Y (INVX1_RVT)              0.31       4.42 r
  fpu_mul/fpu_mul_frac_dp/U113/Y (NBUFFX2_RVT)            0.31       4.73 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U2/Y (INVX0_RVT)
                                                          4.31       9.04 f
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U3/Y (INVX0_RVT)
                                                          0.33       9.37 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U12/Y (OR2X2_RVT)
                                                          3.73      13.10 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U8/Y (NAND2X0_RVT)
                                                          0.70      13.80 f
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U9/Y (IBUFFX2_RVT)
                                                          0.52      14.32 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U23/Y (AO222X1_RVT)
                                                          3.87      18.19 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[3]/D (DFFX1_RVT)
                                                          0.01      18.20 r
  data arrival time                                                 18.20

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[3]/CLK (DFFX1_RVT)
                                                                    10.35 r
  library setup time                                     -0.05      10.30
  data required time                                                10.30
  ------------------------------------------------------------------------------
  data required time                                                10.30
  data arrival time                                                -18.20
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -7.90


  Startpoint: global_shift_enable
               (input port clocked by ideal_clock1)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[11]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  input external delay                                    2.00       2.40 r
  global_shift_enable (in)                                0.00       2.40 r
  fpu_rptr_groups/U34/Y (NBUFFX4_RVT)                     0.59       2.99 r
  fpu_rptr_groups/U24/Y (NBUFFX2_RVT)                     0.05       3.04 r
  fpu_rptr_groups/U35/Y (INVX0_RVT)                       0.19       3.24 f
  fpu_rptr_groups/U20/Y (INVX0_RVT)                       0.10       3.34 r
  fpu_rptr_groups/U22/Y (INVX0_RVT)                       0.10       3.44 f
  fpu_rptr_groups/U37/Y (INVX0_RVT)                       0.10       3.53 r
  fpu_mul/fpu_mul_frac_dp/U110/Y (INVX0_RVT)              0.58       4.12 f
  fpu_mul/fpu_mul_frac_dp/U821/Y (INVX1_RVT)              0.31       4.42 r
  fpu_mul/fpu_mul_frac_dp/U113/Y (NBUFFX2_RVT)            0.31       4.73 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U2/Y (INVX0_RVT)
                                                          4.31       9.04 f
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U3/Y (INVX0_RVT)
                                                          0.33       9.37 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U12/Y (OR2X2_RVT)
                                                          3.73      13.10 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U8/Y (NAND2X0_RVT)
                                                          0.70      13.80 f
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U9/Y (IBUFFX2_RVT)
                                                          0.52      14.32 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U31/Y (AO222X1_RVT)
                                                          3.87      18.19 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[11]/D (DFFX1_RVT)
                                                          0.01      18.20 r
  data arrival time                                                 18.20

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[11]/CLK (DFFX1_RVT)
                                                                    10.35 r
  library setup time                                     -0.05      10.30
  data required time                                                10.30
  ------------------------------------------------------------------------------
  data required time                                                10.30
  data arrival time                                                -18.20
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -7.90


  Startpoint: global_shift_enable
               (input port clocked by ideal_clock1)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[45]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  input external delay                                    2.00       2.40 r
  global_shift_enable (in)                                0.00       2.40 r
  fpu_rptr_groups/U34/Y (NBUFFX4_RVT)                     0.59       2.99 r
  fpu_rptr_groups/U24/Y (NBUFFX2_RVT)                     0.05       3.04 r
  fpu_rptr_groups/U35/Y (INVX0_RVT)                       0.19       3.24 f
  fpu_rptr_groups/U20/Y (INVX0_RVT)                       0.10       3.34 r
  fpu_rptr_groups/U22/Y (INVX0_RVT)                       0.10       3.44 f
  fpu_rptr_groups/U37/Y (INVX0_RVT)                       0.10       3.53 r
  fpu_mul/fpu_mul_frac_dp/U110/Y (INVX0_RVT)              0.58       4.12 f
  fpu_mul/fpu_mul_frac_dp/U821/Y (INVX1_RVT)              0.31       4.42 r
  fpu_mul/fpu_mul_frac_dp/U113/Y (NBUFFX2_RVT)            0.31       4.73 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U2/Y (INVX0_RVT)
                                                          4.31       9.04 f
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U3/Y (INVX0_RVT)
                                                          0.33       9.37 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U12/Y (OR2X2_RVT)
                                                          3.73      13.10 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U8/Y (NAND2X0_RVT)
                                                          0.70      13.80 f
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U11/Y (IBUFFX2_RVT)
                                                          0.52      14.32 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U65/Y (AO222X1_RVT)
                                                          3.87      18.19 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[45]/D (DFFX1_RVT)
                                                          0.01      18.20 r
  data arrival time                                                 18.20

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[45]/CLK (DFFX1_RVT)
                                                                    10.35 r
  library setup time                                     -0.05      10.30
  data required time                                                10.30
  ------------------------------------------------------------------------------
  data required time                                                10.30
  data arrival time                                                -18.20
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -7.90


  Startpoint: global_shift_enable
               (input port clocked by ideal_clock1)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[38]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  input external delay                                    2.00       2.40 r
  global_shift_enable (in)                                0.00       2.40 r
  fpu_rptr_groups/U34/Y (NBUFFX4_RVT)                     0.59       2.99 r
  fpu_rptr_groups/U24/Y (NBUFFX2_RVT)                     0.05       3.04 r
  fpu_rptr_groups/U35/Y (INVX0_RVT)                       0.19       3.24 f
  fpu_rptr_groups/U20/Y (INVX0_RVT)                       0.10       3.34 r
  fpu_rptr_groups/U22/Y (INVX0_RVT)                       0.10       3.44 f
  fpu_rptr_groups/U37/Y (INVX0_RVT)                       0.10       3.53 r
  fpu_mul/fpu_mul_frac_dp/U110/Y (INVX0_RVT)              0.58       4.12 f
  fpu_mul/fpu_mul_frac_dp/U821/Y (INVX1_RVT)              0.31       4.42 r
  fpu_mul/fpu_mul_frac_dp/U113/Y (NBUFFX2_RVT)            0.31       4.73 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U2/Y (INVX0_RVT)
                                                          4.31       9.04 f
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U3/Y (INVX0_RVT)
                                                          0.33       9.37 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U12/Y (OR2X2_RVT)
                                                          3.73      13.10 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U8/Y (NAND2X0_RVT)
                                                          0.70      13.80 f
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U11/Y (IBUFFX2_RVT)
                                                          0.52      14.32 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U58/Y (AO222X1_RVT)
                                                          3.87      18.19 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[38]/D (DFFX1_RVT)
                                                          0.01      18.20 r
  data arrival time                                                 18.20

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[38]/CLK (DFFX1_RVT)
                                                                    10.35 r
  library setup time                                     -0.05      10.30
  data required time                                                10.30
  ------------------------------------------------------------------------------
  data required time                                                10.30
  data arrival time                                                -18.20
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -7.90


  Startpoint: global_shift_enable
               (input port clocked by ideal_clock1)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[40]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  input external delay                                    2.00       2.40 r
  global_shift_enable (in)                                0.00       2.40 r
  fpu_rptr_groups/U34/Y (NBUFFX4_RVT)                     0.59       2.99 r
  fpu_rptr_groups/U24/Y (NBUFFX2_RVT)                     0.05       3.04 r
  fpu_rptr_groups/U35/Y (INVX0_RVT)                       0.19       3.24 f
  fpu_rptr_groups/U20/Y (INVX0_RVT)                       0.10       3.34 r
  fpu_rptr_groups/U22/Y (INVX0_RVT)                       0.10       3.44 f
  fpu_rptr_groups/U37/Y (INVX0_RVT)                       0.10       3.53 r
  fpu_mul/fpu_mul_frac_dp/U110/Y (INVX0_RVT)              0.58       4.12 f
  fpu_mul/fpu_mul_frac_dp/U821/Y (INVX1_RVT)              0.31       4.42 r
  fpu_mul/fpu_mul_frac_dp/U113/Y (NBUFFX2_RVT)            0.31       4.73 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U2/Y (INVX0_RVT)
                                                          4.31       9.04 f
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U3/Y (INVX0_RVT)
                                                          0.33       9.37 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U12/Y (OR2X2_RVT)
                                                          3.73      13.10 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U8/Y (NAND2X0_RVT)
                                                          0.70      13.80 f
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U11/Y (IBUFFX2_RVT)
                                                          0.52      14.32 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U60/Y (AO222X1_RVT)
                                                          3.87      18.19 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[40]/D (DFFX1_RVT)
                                                          0.01      18.20 r
  data arrival time                                                 18.20

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[40]/CLK (DFFX1_RVT)
                                                                    10.35 r
  library setup time                                     -0.05      10.30
  data required time                                                10.30
  ------------------------------------------------------------------------------
  data required time                                                10.30
  data arrival time                                                -18.20
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -7.90


  Startpoint: global_shift_enable
               (input port clocked by ideal_clock1)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[33]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  input external delay                                    2.00       2.40 r
  global_shift_enable (in)                                0.00       2.40 r
  fpu_rptr_groups/U34/Y (NBUFFX4_RVT)                     0.59       2.99 r
  fpu_rptr_groups/U24/Y (NBUFFX2_RVT)                     0.05       3.04 r
  fpu_rptr_groups/U35/Y (INVX0_RVT)                       0.19       3.24 f
  fpu_rptr_groups/U20/Y (INVX0_RVT)                       0.10       3.34 r
  fpu_rptr_groups/U22/Y (INVX0_RVT)                       0.10       3.44 f
  fpu_rptr_groups/U37/Y (INVX0_RVT)                       0.10       3.53 r
  fpu_mul/fpu_mul_frac_dp/U110/Y (INVX0_RVT)              0.58       4.12 f
  fpu_mul/fpu_mul_frac_dp/U821/Y (INVX1_RVT)              0.31       4.42 r
  fpu_mul/fpu_mul_frac_dp/U113/Y (NBUFFX2_RVT)            0.31       4.73 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U2/Y (INVX0_RVT)
                                                          4.31       9.04 f
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U3/Y (INVX0_RVT)
                                                          0.33       9.37 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U12/Y (OR2X2_RVT)
                                                          3.73      13.10 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U8/Y (NAND2X0_RVT)
                                                          0.70      13.80 f
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U19/Y (IBUFFX2_RVT)
                                                          0.52      14.32 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U53/Y (AO222X1_RVT)
                                                          3.87      18.19 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[33]/D (DFFX1_RVT)
                                                          0.01      18.20 r
  data arrival time                                                 18.20

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[33]/CLK (DFFX1_RVT)
                                                                    10.35 r
  library setup time                                     -0.05      10.30
  data required time                                                10.30
  ------------------------------------------------------------------------------
  data required time                                                10.30
  data arrival time                                                -18.20
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -7.90


  Startpoint: global_shift_enable
               (input port clocked by ideal_clock1)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[26]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  input external delay                                    2.00       2.40 r
  global_shift_enable (in)                                0.00       2.40 r
  fpu_rptr_groups/U34/Y (NBUFFX4_RVT)                     0.59       2.99 r
  fpu_rptr_groups/U24/Y (NBUFFX2_RVT)                     0.05       3.04 r
  fpu_rptr_groups/U35/Y (INVX0_RVT)                       0.19       3.24 f
  fpu_rptr_groups/U20/Y (INVX0_RVT)                       0.10       3.34 r
  fpu_rptr_groups/U22/Y (INVX0_RVT)                       0.10       3.44 f
  fpu_rptr_groups/U37/Y (INVX0_RVT)                       0.10       3.53 r
  fpu_mul/fpu_mul_frac_dp/U110/Y (INVX0_RVT)              0.58       4.12 f
  fpu_mul/fpu_mul_frac_dp/U821/Y (INVX1_RVT)              0.31       4.42 r
  fpu_mul/fpu_mul_frac_dp/U113/Y (NBUFFX2_RVT)            0.31       4.73 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U2/Y (INVX0_RVT)
                                                          4.31       9.04 f
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U3/Y (INVX0_RVT)
                                                          0.33       9.37 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U12/Y (OR2X2_RVT)
                                                          3.73      13.10 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U8/Y (NAND2X0_RVT)
                                                          0.70      13.80 f
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U19/Y (IBUFFX2_RVT)
                                                          0.52      14.32 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U46/Y (AO222X1_RVT)
                                                          3.87      18.19 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[26]/D (DFFX1_RVT)
                                                          0.01      18.20 r
  data arrival time                                                 18.20

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[26]/CLK (DFFX1_RVT)
                                                                    10.35 r
  library setup time                                     -0.05      10.30
  data required time                                                10.30
  ------------------------------------------------------------------------------
  data required time                                                10.30
  data arrival time                                                -18.20
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -7.90


  Startpoint: global_shift_enable
               (input port clocked by ideal_clock1)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[19]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  input external delay                                    2.00       2.40 r
  global_shift_enable (in)                                0.00       2.40 r
  fpu_rptr_groups/U34/Y (NBUFFX4_RVT)                     0.59       2.99 r
  fpu_rptr_groups/U24/Y (NBUFFX2_RVT)                     0.05       3.04 r
  fpu_rptr_groups/U35/Y (INVX0_RVT)                       0.19       3.24 f
  fpu_rptr_groups/U20/Y (INVX0_RVT)                       0.10       3.34 r
  fpu_rptr_groups/U22/Y (INVX0_RVT)                       0.10       3.44 f
  fpu_rptr_groups/U37/Y (INVX0_RVT)                       0.10       3.53 r
  fpu_mul/fpu_mul_frac_dp/U110/Y (INVX0_RVT)              0.58       4.12 f
  fpu_mul/fpu_mul_frac_dp/U821/Y (INVX1_RVT)              0.31       4.42 r
  fpu_mul/fpu_mul_frac_dp/U113/Y (NBUFFX2_RVT)            0.31       4.73 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U2/Y (INVX0_RVT)
                                                          4.31       9.04 f
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U3/Y (INVX0_RVT)
                                                          0.33       9.37 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U12/Y (OR2X2_RVT)
                                                          3.73      13.10 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U8/Y (NAND2X0_RVT)
                                                          0.70      13.80 f
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U10/Y (IBUFFX2_RVT)
                                                          0.52      14.32 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U39/Y (AO222X1_RVT)
                                                          3.87      18.19 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[19]/D (DFFX1_RVT)
                                                          0.01      18.20 r
  data arrival time                                                 18.20

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[19]/CLK (DFFX1_RVT)
                                                                    10.35 r
  library setup time                                     -0.05      10.30
  data required time                                                10.30
  ------------------------------------------------------------------------------
  data required time                                                10.30
  data arrival time                                                -18.20
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -7.90


  Startpoint: global_shift_enable
               (input port clocked by ideal_clock1)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[6]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  input external delay                                    2.00       2.40 r
  global_shift_enable (in)                                0.00       2.40 r
  fpu_rptr_groups/U34/Y (NBUFFX4_RVT)                     0.59       2.99 r
  fpu_rptr_groups/U24/Y (NBUFFX2_RVT)                     0.05       3.04 r
  fpu_rptr_groups/U35/Y (INVX0_RVT)                       0.19       3.24 f
  fpu_rptr_groups/U20/Y (INVX0_RVT)                       0.10       3.34 r
  fpu_rptr_groups/U22/Y (INVX0_RVT)                       0.10       3.44 f
  fpu_rptr_groups/U37/Y (INVX0_RVT)                       0.10       3.53 r
  fpu_mul/fpu_mul_frac_dp/U110/Y (INVX0_RVT)              0.58       4.12 f
  fpu_mul/fpu_mul_frac_dp/U821/Y (INVX1_RVT)              0.31       4.42 r
  fpu_mul/fpu_mul_frac_dp/U113/Y (NBUFFX2_RVT)            0.31       4.73 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U2/Y (INVX0_RVT)
                                                          4.31       9.04 f
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U3/Y (INVX0_RVT)
                                                          0.33       9.37 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U12/Y (OR2X2_RVT)
                                                          3.73      13.10 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U8/Y (NAND2X0_RVT)
                                                          0.70      13.80 f
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U9/Y (IBUFFX2_RVT)
                                                          0.52      14.32 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U26/Y (AO222X1_RVT)
                                                          3.87      18.19 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[6]/D (DFFX1_RVT)
                                                          0.01      18.20 r
  data arrival time                                                 18.20

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[6]/CLK (DFFX1_RVT)
                                                                    10.35 r
  library setup time                                     -0.05      10.30
  data required time                                                10.30
  ------------------------------------------------------------------------------
  data required time                                                10.30
  data arrival time                                                -18.20
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -7.90


  Startpoint: global_shift_enable
               (input port clocked by ideal_clock1)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[21]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  input external delay                                    2.00       2.40 r
  global_shift_enable (in)                                0.00       2.40 r
  fpu_rptr_groups/U34/Y (NBUFFX4_RVT)                     0.59       2.99 r
  fpu_rptr_groups/U24/Y (NBUFFX2_RVT)                     0.05       3.04 r
  fpu_rptr_groups/U35/Y (INVX0_RVT)                       0.19       3.24 f
  fpu_rptr_groups/U20/Y (INVX0_RVT)                       0.10       3.34 r
  fpu_rptr_groups/U22/Y (INVX0_RVT)                       0.10       3.44 f
  fpu_rptr_groups/U37/Y (INVX0_RVT)                       0.10       3.53 r
  fpu_mul/fpu_mul_frac_dp/U110/Y (INVX0_RVT)              0.58       4.12 f
  fpu_mul/fpu_mul_frac_dp/U821/Y (INVX1_RVT)              0.31       4.42 r
  fpu_mul/fpu_mul_frac_dp/U113/Y (NBUFFX2_RVT)            0.31       4.73 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U2/Y (INVX0_RVT)
                                                          4.31       9.04 f
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U3/Y (INVX0_RVT)
                                                          0.33       9.37 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U12/Y (OR2X2_RVT)
                                                          3.73      13.10 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U8/Y (NAND2X0_RVT)
                                                          0.70      13.80 f
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U10/Y (IBUFFX2_RVT)
                                                          0.52      14.32 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U41/Y (AO222X1_RVT)
                                                          3.87      18.19 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[21]/D (DFFX1_RVT)
                                                          0.01      18.20 r
  data arrival time                                                 18.20

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[21]/CLK (DFFX1_RVT)
                                                                    10.35 r
  library setup time                                     -0.05      10.30
  data required time                                                10.30
  ------------------------------------------------------------------------------
  data required time                                                10.30
  data arrival time                                                -18.20
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -7.90


  Startpoint: global_shift_enable
               (input port clocked by ideal_clock1)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[14]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  input external delay                                    2.00       2.40 r
  global_shift_enable (in)                                0.00       2.40 r
  fpu_rptr_groups/U34/Y (NBUFFX4_RVT)                     0.59       2.99 r
  fpu_rptr_groups/U24/Y (NBUFFX2_RVT)                     0.05       3.04 r
  fpu_rptr_groups/U35/Y (INVX0_RVT)                       0.19       3.24 f
  fpu_rptr_groups/U20/Y (INVX0_RVT)                       0.10       3.34 r
  fpu_rptr_groups/U22/Y (INVX0_RVT)                       0.10       3.44 f
  fpu_rptr_groups/U37/Y (INVX0_RVT)                       0.10       3.53 r
  fpu_mul/fpu_mul_frac_dp/U110/Y (INVX0_RVT)              0.58       4.12 f
  fpu_mul/fpu_mul_frac_dp/U821/Y (INVX1_RVT)              0.31       4.42 r
  fpu_mul/fpu_mul_frac_dp/U113/Y (NBUFFX2_RVT)            0.31       4.73 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U2/Y (INVX0_RVT)
                                                          4.31       9.04 f
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U3/Y (INVX0_RVT)
                                                          0.33       9.37 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U12/Y (OR2X2_RVT)
                                                          3.73      13.10 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U8/Y (NAND2X0_RVT)
                                                          0.70      13.80 f
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U10/Y (IBUFFX2_RVT)
                                                          0.52      14.32 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U34/Y (AO222X1_RVT)
                                                          3.87      18.19 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[14]/D (DFFX1_RVT)
                                                          0.01      18.20 r
  data arrival time                                                 18.20

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[14]/CLK (DFFX1_RVT)
                                                                    10.35 r
  library setup time                                     -0.05      10.30
  data required time                                                10.30
  ------------------------------------------------------------------------------
  data required time                                                10.30
  data arrival time                                                -18.20
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -7.90


  Startpoint: global_shift_enable
               (input port clocked by ideal_clock1)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[43]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  input external delay                                    2.00       2.40 r
  global_shift_enable (in)                                0.00       2.40 r
  fpu_rptr_groups/U34/Y (NBUFFX4_RVT)                     0.59       2.99 r
  fpu_rptr_groups/U24/Y (NBUFFX2_RVT)                     0.05       3.04 r
  fpu_rptr_groups/U35/Y (INVX0_RVT)                       0.19       3.24 f
  fpu_rptr_groups/U20/Y (INVX0_RVT)                       0.10       3.34 r
  fpu_rptr_groups/U22/Y (INVX0_RVT)                       0.10       3.44 f
  fpu_rptr_groups/U37/Y (INVX0_RVT)                       0.10       3.53 r
  fpu_mul/fpu_mul_frac_dp/U110/Y (INVX0_RVT)              0.58       4.12 f
  fpu_mul/fpu_mul_frac_dp/U821/Y (INVX1_RVT)              0.31       4.42 r
  fpu_mul/fpu_mul_frac_dp/U113/Y (NBUFFX2_RVT)            0.31       4.73 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U2/Y (INVX0_RVT)
                                                          4.31       9.04 f
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U3/Y (INVX0_RVT)
                                                          0.33       9.37 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U12/Y (OR2X2_RVT)
                                                          3.73      13.10 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U8/Y (NAND2X0_RVT)
                                                          0.70      13.80 f
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U11/Y (IBUFFX2_RVT)
                                                          0.52      14.32 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U63/Y (AO222X1_RVT)
                                                          3.87      18.19 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[43]/D (DFFX1_RVT)
                                                          0.01      18.20 r
  data arrival time                                                 18.20

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[43]/CLK (DFFX1_RVT)
                                                                    10.35 r
  library setup time                                     -0.05      10.30
  data required time                                                10.30
  ------------------------------------------------------------------------------
  data required time                                                10.30
  data arrival time                                                -18.20
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -7.90


  Startpoint: global_shift_enable
               (input port clocked by ideal_clock1)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[9]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  input external delay                                    2.00       2.40 r
  global_shift_enable (in)                                0.00       2.40 r
  fpu_rptr_groups/U34/Y (NBUFFX4_RVT)                     0.59       2.99 r
  fpu_rptr_groups/U24/Y (NBUFFX2_RVT)                     0.05       3.04 r
  fpu_rptr_groups/U35/Y (INVX0_RVT)                       0.19       3.24 f
  fpu_rptr_groups/U20/Y (INVX0_RVT)                       0.10       3.34 r
  fpu_rptr_groups/U22/Y (INVX0_RVT)                       0.10       3.44 f
  fpu_rptr_groups/U37/Y (INVX0_RVT)                       0.10       3.53 r
  fpu_mul/fpu_mul_frac_dp/U110/Y (INVX0_RVT)              0.58       4.12 f
  fpu_mul/fpu_mul_frac_dp/U821/Y (INVX1_RVT)              0.31       4.42 r
  fpu_mul/fpu_mul_frac_dp/U113/Y (NBUFFX2_RVT)            0.31       4.73 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U2/Y (INVX0_RVT)
                                                          4.31       9.04 f
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U3/Y (INVX0_RVT)
                                                          0.33       9.37 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U12/Y (OR2X2_RVT)
                                                          3.73      13.10 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U8/Y (NAND2X0_RVT)
                                                          0.70      13.80 f
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U9/Y (IBUFFX2_RVT)
                                                          0.52      14.32 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U29/Y (AO222X1_RVT)
                                                          3.87      18.19 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[9]/D (DFFX1_RVT)
                                                          0.01      18.20 r
  data arrival time                                                 18.20

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[9]/CLK (DFFX1_RVT)
                                                                    10.35 r
  library setup time                                     -0.05      10.30
  data required time                                                10.30
  ------------------------------------------------------------------------------
  data required time                                                10.30
  data arrival time                                                -18.20
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -7.90


  Startpoint: global_shift_enable
               (input port clocked by ideal_clock1)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[7]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  input external delay                                    2.00       2.40 r
  global_shift_enable (in)                                0.00       2.40 r
  fpu_rptr_groups/U34/Y (NBUFFX4_RVT)                     0.59       2.99 r
  fpu_rptr_groups/U24/Y (NBUFFX2_RVT)                     0.05       3.04 r
  fpu_rptr_groups/U35/Y (INVX0_RVT)                       0.19       3.24 f
  fpu_rptr_groups/U20/Y (INVX0_RVT)                       0.10       3.34 r
  fpu_rptr_groups/U22/Y (INVX0_RVT)                       0.10       3.44 f
  fpu_rptr_groups/U37/Y (INVX0_RVT)                       0.10       3.53 r
  fpu_mul/fpu_mul_frac_dp/U110/Y (INVX0_RVT)              0.58       4.12 f
  fpu_mul/fpu_mul_frac_dp/U821/Y (INVX1_RVT)              0.31       4.42 r
  fpu_mul/fpu_mul_frac_dp/U113/Y (NBUFFX2_RVT)            0.31       4.73 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U2/Y (INVX0_RVT)
                                                          4.31       9.04 f
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U3/Y (INVX0_RVT)
                                                          0.33       9.37 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U12/Y (OR2X2_RVT)
                                                          3.73      13.10 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U8/Y (NAND2X0_RVT)
                                                          0.70      13.80 f
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U9/Y (IBUFFX2_RVT)
                                                          0.52      14.32 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U27/Y (AO222X1_RVT)
                                                          3.87      18.19 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[7]/D (DFFX1_RVT)
                                                          0.01      18.20 r
  data arrival time                                                 18.20

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[7]/CLK (DFFX1_RVT)
                                                                    10.35 r
  library setup time                                     -0.05      10.30
  data required time                                                10.30
  ------------------------------------------------------------------------------
  data required time                                                10.30
  data arrival time                                                -18.20
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -7.90


  Startpoint: global_shift_enable
               (input port clocked by ideal_clock1)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[5]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  input external delay                                    2.00       2.40 r
  global_shift_enable (in)                                0.00       2.40 r
  fpu_rptr_groups/U34/Y (NBUFFX4_RVT)                     0.59       2.99 r
  fpu_rptr_groups/U24/Y (NBUFFX2_RVT)                     0.05       3.04 r
  fpu_rptr_groups/U35/Y (INVX0_RVT)                       0.19       3.24 f
  fpu_rptr_groups/U20/Y (INVX0_RVT)                       0.10       3.34 r
  fpu_rptr_groups/U22/Y (INVX0_RVT)                       0.10       3.44 f
  fpu_rptr_groups/U37/Y (INVX0_RVT)                       0.10       3.53 r
  fpu_mul/fpu_mul_frac_dp/U110/Y (INVX0_RVT)              0.58       4.12 f
  fpu_mul/fpu_mul_frac_dp/U821/Y (INVX1_RVT)              0.31       4.42 r
  fpu_mul/fpu_mul_frac_dp/U113/Y (NBUFFX2_RVT)            0.31       4.73 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U2/Y (INVX0_RVT)
                                                          4.31       9.04 f
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U3/Y (INVX0_RVT)
                                                          0.33       9.37 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U12/Y (OR2X2_RVT)
                                                          3.73      13.10 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U8/Y (NAND2X0_RVT)
                                                          0.70      13.80 f
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U9/Y (IBUFFX2_RVT)
                                                          0.52      14.32 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U25/Y (AO222X1_RVT)
                                                          3.87      18.19 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[5]/D (DFFX1_RVT)
                                                          0.01      18.20 r
  data arrival time                                                 18.20

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[5]/CLK (DFFX1_RVT)
                                                                    10.35 r
  library setup time                                     -0.05      10.30
  data required time                                                10.30
  ------------------------------------------------------------------------------
  data required time                                                10.30
  data arrival time                                                -18.20
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -7.90


  Startpoint: global_shift_enable
               (input port clocked by ideal_clock1)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[1]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  input external delay                                    2.00       2.40 r
  global_shift_enable (in)                                0.00       2.40 r
  fpu_rptr_groups/U34/Y (NBUFFX4_RVT)                     0.59       2.99 r
  fpu_rptr_groups/U24/Y (NBUFFX2_RVT)                     0.05       3.04 r
  fpu_rptr_groups/U35/Y (INVX0_RVT)                       0.19       3.24 f
  fpu_rptr_groups/U20/Y (INVX0_RVT)                       0.10       3.34 r
  fpu_rptr_groups/U22/Y (INVX0_RVT)                       0.10       3.44 f
  fpu_rptr_groups/U37/Y (INVX0_RVT)                       0.10       3.53 r
  fpu_mul/fpu_mul_frac_dp/U110/Y (INVX0_RVT)              0.58       4.12 f
  fpu_mul/fpu_mul_frac_dp/U821/Y (INVX1_RVT)              0.31       4.42 r
  fpu_mul/fpu_mul_frac_dp/U113/Y (NBUFFX2_RVT)            0.31       4.73 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U2/Y (INVX0_RVT)
                                                          4.31       9.04 f
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U3/Y (INVX0_RVT)
                                                          0.33       9.37 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U12/Y (OR2X2_RVT)
                                                          3.73      13.10 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U8/Y (NAND2X0_RVT)
                                                          0.70      13.80 f
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U9/Y (IBUFFX2_RVT)
                                                          0.52      14.32 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/U21/Y (AO222X1_RVT)
                                                          3.87      18.19 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[1]/D (DFFX1_RVT)
                                                          0.01      18.20 r
  data arrival time                                                 18.20

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[1]/CLK (DFFX1_RVT)
                                                                    10.35 r
  library setup time                                     -0.05      10.30
  data required time                                                10.30
  ------------------------------------------------------------------------------
  data required time                                                10.30
  data arrival time                                                -18.20
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -7.90


  Startpoint: global_shift_enable
               (input port clocked by ideal_clock1)
  Endpoint: fpu_div/fpu_div_exp_dp/i_div_exp_in1/q_reg[1]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  input external delay                                    2.00       2.40 f
  global_shift_enable (in)                                0.00       2.40 f
  test_stub/U1/Y (IBUFFX2_RVT)                            0.64       3.04 r
  test_stub/U13/Y (AND2X1_RVT)                            0.22       3.25 r
  fpu_in/fpu_in_ctl/U84/Y (IBUFFX2_RVT)                   1.31       4.56 f
  fpu_in/fpu_in_ctl/U117/Y (AND3X1_RVT)                   0.11       4.67 f
  fpu_in/fpu_in_ctl/U119/Y (NAND4X0_RVT)                  0.06       4.73 r
  fpu_in/fpu_in_dp/U137/Y (AND2X1_RVT)                    0.12       4.86 r
  fpu_in/fpu_in_dp/U122/Y (INVX0_RVT)                     0.11       4.97 f
  fpu_in/fpu_in_dp/U99/Y (IBUFFX2_RVT)                    1.00       5.97 r
  fpu_in/fpu_in_dp/U150/Y (AO222X1_RVT)                   3.72       9.68 r
  fpu_rptr_groups/U21/Y (DELLN1X2_RVT)                    5.73      15.42 r
  fpu_div/fpu_div_exp_dp/i_div_exp_in1/U7/Y (DELLN2X2_RVT)
                                                          2.47      17.88 r
  fpu_div/fpu_div_exp_dp/i_div_exp_in1/U5/Y (INVX0_RVT)
                                                          0.04      17.92 f
  fpu_div/fpu_div_exp_dp/i_div_exp_in1/U8/Y (OAI222X1_RVT)
                                                          0.14      18.06 r
  fpu_div/fpu_div_exp_dp/i_div_exp_in1/q_reg[1]/D (DFFX1_RVT)
                                                          0.01      18.07 r
  data arrival time                                                 18.07

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_div/fpu_div_exp_dp/i_div_exp_in1/q_reg[1]/CLK (DFFX1_RVT)     10.35 r
  library setup time                                     -0.05      10.30
  data required time                                                10.30
  ------------------------------------------------------------------------------
  data required time                                                10.30
  data arrival time                                                -18.07
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -7.77


  Startpoint: global_shift_enable
               (input port clocked by ideal_clock1)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[1]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  input external delay                                    2.00       2.40 r
  global_shift_enable (in)                                0.00       2.40 r
  fpu_rptr_groups/U34/Y (NBUFFX4_RVT)                     0.59       2.99 r
  fpu_rptr_groups/U24/Y (NBUFFX2_RVT)                     0.05       3.04 r
  fpu_rptr_groups/U36/Y (NBUFFX2_RVT)                     0.21       3.25 r
  fpu_add/fpu_add_frac_dp/U140/Y (IBUFFX2_RVT)            0.58       3.83 f
  fpu_add/fpu_add_frac_dp/U384/Y (INVX0_RVT)              0.18       4.01 r
  fpu_add/fpu_add_frac_dp/i_a1stg_in1/U16/Y (IBUFFX2_RVT)
                                                          1.82       5.83 f
  fpu_add/fpu_add_frac_dp/i_a1stg_in1/U11/Y (INVX0_RVT)
                                                          0.69       6.52 r
  fpu_add/fpu_add_frac_dp/i_a1stg_in1/U2/Y (OR2X4_RVT)
                                                          4.73      11.25 r
  fpu_add/fpu_add_frac_dp/i_a1stg_in1/U17/Y (INVX0_RVT)
                                                          0.99      12.24 f
  fpu_add/fpu_add_frac_dp/i_a1stg_in1/U8/Y (OR2X1_RVT)
                                                          0.36      12.60 f
  fpu_add/fpu_add_frac_dp/i_a1stg_in1/U7/Y (IBUFFX4_RVT)
                                                          0.72      13.32 r
  fpu_add/fpu_add_frac_dp/i_a1stg_in1/U30/Y (AO222X1_RVT)
                                                          4.72      18.04 r
  fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[1]/D (DFFX1_RVT)
                                                          0.01      18.05 r
  data arrival time                                                 18.05

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[1]/CLK (DFFX1_RVT)      10.35 r
  library setup time                                     -0.05      10.30
  data required time                                                10.30
  ------------------------------------------------------------------------------
  data required time                                                10.30
  data arrival time                                                -18.05
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -7.75


  Startpoint: global_shift_enable
               (input port clocked by ideal_clock1)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[7]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  input external delay                                    2.00       2.40 r
  global_shift_enable (in)                                0.00       2.40 r
  fpu_rptr_groups/U34/Y (NBUFFX4_RVT)                     0.59       2.99 r
  fpu_rptr_groups/U24/Y (NBUFFX2_RVT)                     0.05       3.04 r
  fpu_rptr_groups/U36/Y (NBUFFX2_RVT)                     0.21       3.25 r
  fpu_add/fpu_add_frac_dp/U140/Y (IBUFFX2_RVT)            0.58       3.83 f
  fpu_add/fpu_add_frac_dp/U384/Y (INVX0_RVT)              0.18       4.01 r
  fpu_add/fpu_add_frac_dp/i_a1stg_in1/U16/Y (IBUFFX2_RVT)
                                                          1.82       5.83 f
  fpu_add/fpu_add_frac_dp/i_a1stg_in1/U11/Y (INVX0_RVT)
                                                          0.69       6.52 r
  fpu_add/fpu_add_frac_dp/i_a1stg_in1/U2/Y (OR2X4_RVT)
                                                          4.73      11.25 r
  fpu_add/fpu_add_frac_dp/i_a1stg_in1/U17/Y (INVX0_RVT)
                                                          0.99      12.24 f
  fpu_add/fpu_add_frac_dp/i_a1stg_in1/U8/Y (OR2X1_RVT)
                                                          0.36      12.60 f
  fpu_add/fpu_add_frac_dp/i_a1stg_in1/U7/Y (IBUFFX4_RVT)
                                                          0.72      13.32 r
  fpu_add/fpu_add_frac_dp/i_a1stg_in1/U35/Y (AO222X1_RVT)
                                                          4.72      18.04 r
  fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[7]/D (DFFX1_RVT)
                                                          0.01      18.05 r
  data arrival time                                                 18.05

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[7]/CLK (DFFX1_RVT)      10.35 r
  library setup time                                     -0.05      10.30
  data required time                                                10.30
  ------------------------------------------------------------------------------
  data required time                                                10.30
  data arrival time                                                -18.05
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -7.75


  Startpoint: global_shift_enable
               (input port clocked by ideal_clock1)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[8]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  input external delay                                    2.00       2.40 r
  global_shift_enable (in)                                0.00       2.40 r
  fpu_rptr_groups/U34/Y (NBUFFX4_RVT)                     0.59       2.99 r
  fpu_rptr_groups/U24/Y (NBUFFX2_RVT)                     0.05       3.04 r
  fpu_rptr_groups/U36/Y (NBUFFX2_RVT)                     0.21       3.25 r
  fpu_add/fpu_add_frac_dp/U140/Y (IBUFFX2_RVT)            0.58       3.83 f
  fpu_add/fpu_add_frac_dp/U384/Y (INVX0_RVT)              0.18       4.01 r
  fpu_add/fpu_add_frac_dp/i_a1stg_in1/U16/Y (IBUFFX2_RVT)
                                                          1.82       5.83 f
  fpu_add/fpu_add_frac_dp/i_a1stg_in1/U11/Y (INVX0_RVT)
                                                          0.69       6.52 r
  fpu_add/fpu_add_frac_dp/i_a1stg_in1/U2/Y (OR2X4_RVT)
                                                          4.73      11.25 r
  fpu_add/fpu_add_frac_dp/i_a1stg_in1/U17/Y (INVX0_RVT)
                                                          0.99      12.24 f
  fpu_add/fpu_add_frac_dp/i_a1stg_in1/U8/Y (OR2X1_RVT)
                                                          0.36      12.60 f
  fpu_add/fpu_add_frac_dp/i_a1stg_in1/U7/Y (IBUFFX4_RVT)
                                                          0.72      13.32 r
  fpu_add/fpu_add_frac_dp/i_a1stg_in1/U36/Y (AO222X1_RVT)
                                                          4.72      18.04 r
  fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[8]/D (DFFX1_RVT)
                                                          0.01      18.05 r
  data arrival time                                                 18.05

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[8]/CLK (DFFX1_RVT)      10.35 r
  library setup time                                     -0.05      10.30
  data required time                                                10.30
  ------------------------------------------------------------------------------
  data required time                                                10.30
  data arrival time                                                -18.05
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -7.75


  Startpoint: global_shift_enable
               (input port clocked by ideal_clock1)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[9]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  input external delay                                    2.00       2.40 r
  global_shift_enable (in)                                0.00       2.40 r
  fpu_rptr_groups/U34/Y (NBUFFX4_RVT)                     0.59       2.99 r
  fpu_rptr_groups/U24/Y (NBUFFX2_RVT)                     0.05       3.04 r
  fpu_rptr_groups/U36/Y (NBUFFX2_RVT)                     0.21       3.25 r
  fpu_add/fpu_add_frac_dp/U140/Y (IBUFFX2_RVT)            0.58       3.83 f
  fpu_add/fpu_add_frac_dp/U384/Y (INVX0_RVT)              0.18       4.01 r
  fpu_add/fpu_add_frac_dp/i_a1stg_in1/U16/Y (IBUFFX2_RVT)
                                                          1.82       5.83 f
  fpu_add/fpu_add_frac_dp/i_a1stg_in1/U11/Y (INVX0_RVT)
                                                          0.69       6.52 r
  fpu_add/fpu_add_frac_dp/i_a1stg_in1/U2/Y (OR2X4_RVT)
                                                          4.73      11.25 r
  fpu_add/fpu_add_frac_dp/i_a1stg_in1/U17/Y (INVX0_RVT)
                                                          0.99      12.24 f
  fpu_add/fpu_add_frac_dp/i_a1stg_in1/U8/Y (OR2X1_RVT)
                                                          0.36      12.60 f
  fpu_add/fpu_add_frac_dp/i_a1stg_in1/U7/Y (IBUFFX4_RVT)
                                                          0.72      13.32 r
  fpu_add/fpu_add_frac_dp/i_a1stg_in1/U37/Y (AO222X1_RVT)
                                                          4.72      18.04 r
  fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[9]/D (DFFX1_RVT)
                                                          0.01      18.05 r
  data arrival time                                                 18.05

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[9]/CLK (DFFX1_RVT)      10.35 r
  library setup time                                     -0.05      10.30
  data required time                                                10.30
  ------------------------------------------------------------------------------
  data required time                                                10.30
  data arrival time                                                -18.05
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -7.75


1
****************************************
Report : timing
	-path_type full
	-delay_type max
	-slack_lesser_than 100.00
	-max_paths 100
	-sort_by slack
Design : fpu
Version: L-2016.06-SP3-1
Date   : Mon Apr 15 23:31:35 2019
****************************************

Warning: There are 2219 invalid end points for constrained paths. (UITE-416)

  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[2]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[17]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[2]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[2]/Q (SDFFX1_RVT)      0.19       0.59 f
  fpu_mul/i_m4stg_frac/U131/Y (IBUFFX2_RVT)               0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a1/I2/U19/Y (IBUFFX2_RVT)    15.87      16.99 f
  fpu_mul/i_m4stg_frac/ary1_a1/I2/U20/Y (INVX1_RVT)       0.05      17.03 r
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_4_/U1/Y (INVX0_RVT)
                                                          0.25      17.28 f
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_4_/U2/Y (INVX1_RVT)
                                                          0.05      17.33 r
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_4_/p1/U2/Y (XOR2X2_RVT)
                                                          0.14      17.46 f
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_4_/p1/U5/Y (NAND2X0_RVT)
                                                          0.06      17.52 r
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_5_/p1/U1/Y (OAI22X2_RVT)
                                                          0.17      17.69 f
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_5_/sc1/U1/Y (XOR2X2_RVT)
                                                          0.19      17.89 r
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_5_/sc1/U2/Y (XOR2X2_RVT)
                                                          0.22      18.10 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_17_/U1/Y (XOR2X2_RVT)
                                                          0.19      18.29 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_17_/U2/Y (XOR2X2_RVT)
                                                          0.20      18.49 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_17_/U4/Y (XOR2X2_RVT)
                                                          0.13      18.62 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_17_/U2/Y (INVX0_RVT)
                                                          0.10      18.72 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_17_/U3/Y (XNOR3X2_RVT)
                                                          0.18      18.90 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_17_/U1/Y (INVX0_RVT)
                                                          0.13      19.02 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_17_/U5/Y (XNOR2X1_RVT)
                                                          0.21      19.24 r
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[17]/D (SDFFX1_RVT)
                                                          0.09      19.32 r
  data arrival time                                                 19.32

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[17]/CLK (SDFFX1_RVT)         10.35 r
  library setup time                                     -0.12      10.23
  data required time                                                10.23
  ------------------------------------------------------------------------------
  data required time                                                10.23
  data arrival time                                                -19.32
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -9.09


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[42]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[42]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[42]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[42]/Q (SDFFX1_RVT)     0.19       0.59 f
  fpu_mul/i_m4stg_frac/U155/Y (IBUFFX2_RVT)               0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/U41/Y (IBUFFX2_RVT)    15.78      16.90 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/U42/Y (INVX1_RVT)       0.05      16.95 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_42_/p0/U5/Y (XOR2X1_RVT)
                                                          0.39      17.34 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_42_/p0/U4/Y (NAND2X0_RVT)
                                                          0.07      17.40 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_42_/p0/U1/Y (OAI22X1_RVT)
                                                          0.15      17.55 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_42_/sc1/U1/Y (XOR2X1_RVT)
                                                          0.20      17.75 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_42_/sc1/U2/Y (XOR2X1_RVT)
                                                          0.22      17.98 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_42_/U1/Y (XOR2X1_RVT)
                                                          0.20      18.18 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_42_/U2/Y (XOR2X1_RVT)
                                                          0.22      18.40 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_42_/U7/Y (XOR2X1_RVT)
                                                          0.20      18.60 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_42_/U2/Y (INVX0_RVT)
                                                          0.11      18.72 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_42_/U1/Y (XNOR3X1_RVT)
                                                          0.20      18.92 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_42_/U4/Y (INVX1_RVT)
                                                          0.11      19.03 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_42_/U3/Y (XNOR2X1_RVT)
                                                          0.21      19.23 r
  fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[42]/D (SDFFX1_RVT)
                                                          0.09      19.32 r
  data arrival time                                                 19.32

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[42]/CLK (SDFFX1_RVT)         10.35 r
  library setup time                                     -0.12      10.23
  data required time                                                10.23
  ------------------------------------------------------------------------------
  data required time                                                10.23
  data arrival time                                                -19.32
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -9.09


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[38]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[38]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[38]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[38]/Q (SDFFX1_RVT)     0.19       0.59 f
  fpu_mul/i_m4stg_frac/U143/Y (IBUFFX2_RVT)               0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/U31/Y (IBUFFX2_RVT)    15.78      16.90 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/U32/Y (INVX1_RVT)       0.05      16.95 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_38_/p0/U5/Y (XOR2X1_RVT)
                                                          0.39      17.34 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_38_/p0/U4/Y (NAND2X0_RVT)
                                                          0.07      17.40 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_38_/p0/U1/Y (OAI22X1_RVT)
                                                          0.15      17.55 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_38_/sc1/U1/Y (XOR2X1_RVT)
                                                          0.20      17.75 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_38_/sc1/U3/Y (XOR2X1_RVT)
                                                          0.22      17.98 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_38_/U1/Y (XOR2X1_RVT)
                                                          0.20      18.18 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_38_/U2/Y (XOR2X1_RVT)
                                                          0.22      18.40 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_38_/U1/Y (XOR2X1_RVT)
                                                          0.20      18.60 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_38_/U3/Y (INVX0_RVT)
                                                          0.11      18.72 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_38_/U2/Y (XNOR3X1_RVT)
                                                          0.20      18.92 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_38_/U5/Y (INVX1_RVT)
                                                          0.11      19.03 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_38_/U4/Y (XNOR2X1_RVT)
                                                          0.21      19.23 r
  fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[38]/D (SDFFX1_RVT)
                                                          0.09      19.32 r
  data arrival time                                                 19.32

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[38]/CLK (SDFFX1_RVT)         10.35 r
  library setup time                                     -0.12      10.23
  data required time                                                10.23
  ------------------------------------------------------------------------------
  data required time                                                10.23
  data arrival time                                                -19.32
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -9.09


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[6]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[13]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[6]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[6]/Q (SDFFX1_RVT)      0.19       0.59 f
  fpu_mul/i_m4stg_frac/U128/Y (IBUFFX2_RVT)               0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a1/I1/U11/Y (IBUFFX2_RVT)    15.87      16.99 f
  fpu_mul/i_m4stg_frac/ary1_a1/I1/U12/Y (INVX1_RVT)       0.05      17.04 r
  fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_6_/p0/U5/Y (XOR2X1_RVT)
                                                          0.39      17.42 f
  fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_6_/p0/U4/Y (NAND2X0_RVT)
                                                          0.07      17.49 r
  fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_7_/p0/U1/Y (OAI22X2_RVT)
                                                          0.17      17.66 f
  fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_7_/sc1/U1/Y (XOR2X2_RVT)
                                                          0.20      17.86 r
  fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_7_/sc1/U2/Y (XOR2X2_RVT)
                                                          0.22      18.07 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_13_/U2/Y (XOR2X2_RVT)
                                                          0.20      18.27 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_13_/U1/Y (XOR2X2_RVT)
                                                          0.21      18.48 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_13_/U4/Y (XOR2X2_RVT)
                                                          0.14      18.62 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_13_/U1/Y (INVX1_RVT)
                                                          0.10      18.72 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_13_/U2/Y (XNOR3X2_RVT)
                                                          0.17      18.90 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_13_/U3/Y (INVX0_RVT)
                                                          0.13      19.02 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_13_/U5/Y (XNOR2X1_RVT)
                                                          0.21      19.23 r
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[13]/D (SDFFX1_RVT)
                                                          0.09      19.32 r
  data arrival time                                                 19.32

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[13]/CLK (SDFFX1_RVT)         10.35 r
  library setup time                                     -0.12      10.23
  data required time                                                10.23
  ------------------------------------------------------------------------------
  data required time                                                10.23
  data arrival time                                                -19.32
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -9.09


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[42]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[43]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[42]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[42]/Q (SDFFX1_RVT)     0.19       0.59 f
  fpu_mul/i_m4stg_frac/U155/Y (IBUFFX2_RVT)               0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/U41/Y (IBUFFX2_RVT)    15.78      16.90 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/U42/Y (INVX1_RVT)       0.05      16.95 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_42_/p0/U5/Y (XOR2X1_RVT)
                                                          0.39      17.34 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_42_/p0/U4/Y (NAND2X0_RVT)
                                                          0.07      17.40 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_43_/p0/U1/Y (OAI22X1_RVT)
                                                          0.17      17.57 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_43_/sc1/U1/Y (XOR2X1_RVT)
                                                          0.20      17.77 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_43_/sc1/U2/Y (XOR2X1_RVT)
                                                          0.22      17.99 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_43_/U2/Y (XOR2X1_RVT)
                                                          0.20      18.20 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_43_/U3/Y (XOR2X1_RVT)
                                                          0.20      18.40 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_43_/U7/Y (XOR2X1_RVT)
                                                          0.20      18.60 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_43_/U2/Y (INVX0_RVT)
                                                          0.11      18.72 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_43_/U1/Y (XNOR3X1_RVT)
                                                          0.20      18.91 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_43_/U4/Y (INVX1_RVT)
                                                          0.11      19.03 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_43_/U3/Y (XNOR2X1_RVT)
                                                          0.21      19.23 r
  fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[43]/D (SDFFX1_RVT)
                                                          0.09      19.32 r
  data arrival time                                                 19.32

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[43]/CLK (SDFFX1_RVT)         10.35 r
  library setup time                                     -0.12      10.23
  data required time                                                10.23
  ------------------------------------------------------------------------------
  data required time                                                10.23
  data arrival time                                                -19.32
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -9.09


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[33]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[33]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[33]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[33]/Q (SDFFX1_RVT)     0.19       0.59 f
  fpu_mul/i_m4stg_frac/U147/Y (IBUFFX2_RVT)               0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/U6/Y (IBUFFX2_RVT)     15.78      16.90 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/U7/Y (INVX1_RVT)        0.05      16.95 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_33_/p0/U5/Y (XOR2X1_RVT)
                                                          0.39      17.34 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_33_/p0/U4/Y (NAND2X0_RVT)
                                                          0.07      17.40 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_33_/p0/U1/Y (OAI22X1_RVT)
                                                          0.15      17.55 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_33_/sc1/U1/Y (XOR2X1_RVT)
                                                          0.20      17.75 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_33_/sc1/U3/Y (XOR2X1_RVT)
                                                          0.22      17.98 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_33_/U1/Y (XOR2X1_RVT)
                                                          0.20      18.18 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_33_/U2/Y (XOR2X1_RVT)
                                                          0.22      18.40 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_33_/U1/Y (XOR2X1_RVT)
                                                          0.20      18.61 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_33_/U5/Y (INVX1_RVT)
                                                          0.11      18.72 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_33_/U2/Y (XNOR3X1_RVT)
                                                          0.20      18.91 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_33_/U4/Y (INVX1_RVT)
                                                          0.11      19.03 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_33_/U3/Y (XNOR2X1_RVT)
                                                          0.21      19.23 r
  fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[33]/D (SDFFX1_RVT)
                                                          0.09      19.32 r
  data arrival time                                                 19.32

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[33]/CLK (SDFFX1_RVT)         10.35 r
  library setup time                                     -0.12      10.23
  data required time                                                10.23
  ------------------------------------------------------------------------------
  data required time                                                10.23
  data arrival time                                                -19.32
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -9.09


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[18]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[20]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[18]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[18]/Q (SDFFX1_RVT)     0.19       0.59 f
  fpu_mul/i_m4stg_frac/U140/Y (IBUFFX2_RVT)               0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/U18/Y (IBUFFX2_RVT)    15.78      16.90 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/U19/Y (INVX1_RVT)       0.05      16.95 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_18_/p0/U2/Y (INVX0_RVT)
                                                          0.25      17.19 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_18_/p0/U3/Y (INVX1_RVT)
                                                          0.04      17.24 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_18_/p0/U7/Y (XOR2X1_RVT)
                                                          0.15      17.38 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_18_/p0/U6/Y (NAND2X0_RVT)
                                                          0.07      17.45 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_19_/p0/U1/Y (OAI22X2_RVT)
                                                          0.16      17.61 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_19_/sc1/U2/Y (XOR2X2_RVT)
                                                          0.20      17.81 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_19_/sc1/U3/Y (AO22X1_RVT)
                                                          0.18      17.99 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_20_/U1/Y (XOR2X2_RVT)
                                                          0.21      18.20 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_20_/U2/Y (XOR2X1_RVT)
                                                          0.22      18.42 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_20_/U3/Y (XOR2X2_RVT)
                                                          0.20      18.61 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_20_/U2/Y (INVX1_RVT)
                                                          0.11      18.72 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_20_/U1/Y (XNOR3X2_RVT)
                                                          0.18      18.90 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_20_/U4/Y (INVX1_RVT)
                                                          0.12      19.02 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_20_/U5/Y (XNOR2X1_RVT)
                                                          0.21      19.23 r
  fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[20]/D (SDFFX1_RVT)
                                                          0.09      19.32 r
  data arrival time                                                 19.32

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[20]/CLK (SDFFX1_RVT)         10.35 r
  library setup time                                     -0.12      10.23
  data required time                                                10.23
  ------------------------------------------------------------------------------
  data required time                                                10.23
  data arrival time                                                -19.32
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -9.09


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[30]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[31]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[30]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[30]/Q (SDFFX1_RVT)     0.19       0.59 f
  fpu_mul/i_m4stg_frac/U144/Y (IBUFFX2_RVT)               0.47       1.06 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/U31/Y (IBUFFX2_RVT)    15.87      16.93 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/U32/Y (INVX1_RVT)       0.05      16.98 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_30_/p0/U5/Y (XOR2X1_RVT)
                                                          0.39      17.37 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_30_/p0/U4/Y (NAND2X0_RVT)
                                                          0.07      17.44 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_31_/p0/U1/Y (OAI22X2_RVT)
                                                          0.17      17.61 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_31_/sc1/U2/Y (XOR2X2_RVT)
                                                          0.20      17.81 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_31_/sc1/U1/Y (XOR2X2_RVT)
                                                          0.22      18.03 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_31_/U1/Y (XOR2X2_RVT)
                                                          0.19      18.21 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_31_/U2/Y (XOR2X2_RVT)
                                                          0.22      18.43 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_31_/U3/Y (XOR2X2_RVT)
                                                          0.19      18.62 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_31_/U2/Y (INVX0_RVT)
                                                          0.10      18.72 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_31_/U4/Y (XNOR3X2_RVT)
                                                          0.18      18.90 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_31_/U1/Y (INVX0_RVT)
                                                          0.13      19.02 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_31_/U5/Y (XNOR2X1_RVT)
                                                          0.21      19.23 r
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[31]/D (SDFFX1_RVT)
                                                          0.09      19.32 r
  data arrival time                                                 19.32

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[31]/CLK (SDFFX1_RVT)         10.35 r
  library setup time                                     -0.12      10.23
  data required time                                                10.23
  ------------------------------------------------------------------------------
  data required time                                                10.23
  data arrival time                                                -19.32
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -9.09


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[62]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[64]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[62]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[62]/Q (SDFFX1_RVT)     0.19       0.59 f
  fpu_mul/i_m4stg_frac/U120/Y (IBUFFX2_RVT)               0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/U28/Y (IBUFFX2_RVT)    15.78      16.90 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/U29/Y (INVX1_RVT)       0.05      16.95 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I2/p1_64_/U5/Y (XOR2X1_RVT)
                                                          0.39      17.34 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I2/p1_64_/U4/Y (NAND2X0_RVT)
                                                          0.07      17.41 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I2/p1_64_/U1/Y (OAI22X1_RVT)
                                                          0.16      17.57 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I2/sc1_64_/U1/Y (XOR2X1_RVT)
                                                          0.20      17.77 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I2/sc1_64_/U2/Y (XOR2X1_RVT)
                                                          0.23      18.00 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_64_/U1/Y (XOR2X1_RVT)
                                                          0.19      18.19 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_64_/U3/Y (XOR2X1_RVT)
                                                          0.23      18.42 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_64_/U1/Y (XOR2X1_RVT)
                                                          0.19      18.61 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_64_/U5/Y (INVX1_RVT)
                                                          0.11      18.72 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_64_/U3/Y (XNOR3X1_RVT)
                                                          0.19      18.91 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_64_/U2/Y (INVX1_RVT)
                                                          0.11      19.02 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_64_/U4/Y (XNOR2X1_RVT)
                                                          0.21      19.23 r
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[64]/D (SDFFX1_RVT)
                                                          0.09      19.32 r
  data arrival time                                                 19.32

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[64]/CLK (SDFFX1_RVT)         10.35 r
  library setup time                                     -0.12      10.23
  data required time                                                10.23
  ------------------------------------------------------------------------------
  data required time                                                10.23
  data arrival time                                                -19.32
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -9.08


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[63]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[65]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[63]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[63]/Q (SDFFX1_RVT)     0.19       0.59 f
  fpu_mul/i_m4stg_frac/U122/Y (IBUFFX2_RVT)               0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/U48/Y (IBUFFX2_RVT)    15.78      16.90 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/U49/Y (INVX1_RVT)       0.05      16.95 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I2/p1_65_/U5/Y (XOR2X1_RVT)
                                                          0.39      17.34 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I2/p1_65_/U4/Y (NAND2X0_RVT)
                                                          0.07      17.41 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I2/p1_65_/U1/Y (OAI22X1_RVT)
                                                          0.16      17.57 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I2/sc1_65_/U1/Y (XOR2X1_RVT)
                                                          0.20      17.77 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I2/sc1_65_/U2/Y (XOR2X1_RVT)
                                                          0.23      18.00 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_65_/U1/Y (XOR2X1_RVT)
                                                          0.19      18.19 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_65_/U2/Y (XOR2X1_RVT)
                                                          0.23      18.42 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_65_/U1/Y (XOR2X1_RVT)
                                                          0.19      18.61 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_65_/U5/Y (INVX1_RVT)
                                                          0.11      18.72 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_65_/U3/Y (XNOR3X1_RVT)
                                                          0.19      18.91 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_65_/U2/Y (INVX1_RVT)
                                                          0.11      19.02 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_65_/U4/Y (XNOR2X1_RVT)
                                                          0.21      19.23 r
  fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[65]/D (SDFFX1_RVT)
                                                          0.09      19.32 r
  data arrival time                                                 19.32

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[65]/CLK (SDFFX1_RVT)         10.35 r
  library setup time                                     -0.12      10.23
  data required time                                                10.23
  ------------------------------------------------------------------------------
  data required time                                                10.23
  data arrival time                                                -19.32
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -9.08


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[45]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[45]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[45]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[45]/Q (SDFFX1_RVT)     0.19       0.59 f
  fpu_mul/i_m4stg_frac/U158/Y (IBUFFX2_RVT)               0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/U14/Y (IBUFFX2_RVT)    15.78      16.90 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/U15/Y (INVX1_RVT)       0.05      16.95 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_45_/p0/U2/Y (INVX0_RVT)
                                                          0.25      17.19 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_45_/p0/U3/Y (INVX1_RVT)
                                                          0.04      17.24 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_45_/p0/U7/Y (XOR2X1_RVT)
                                                          0.15      17.38 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_45_/p0/U6/Y (NAND2X0_RVT)
                                                          0.07      17.45 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_45_/p0/U1/Y (OAI22X2_RVT)
                                                          0.15      17.60 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_45_/sc1/U2/Y (XOR2X2_RVT)
                                                          0.20      17.80 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_45_/sc1/U1/Y (XOR2X2_RVT)
                                                          0.21      18.01 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_45_/U1/Y (XOR2X1_RVT)
                                                          0.19      18.20 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_45_/U2/Y (XOR2X1_RVT)
                                                          0.21      18.42 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_45_/U7/Y (XOR2X1_RVT)
                                                          0.19      18.61 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_45_/U3/Y (INVX0_RVT)
                                                          0.11      18.72 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_45_/U2/Y (XNOR3X2_RVT)
                                                          0.18      18.89 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_45_/U1/Y (INVX0_RVT)
                                                          0.13      19.02 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_45_/U4/Y (XNOR2X1_RVT)
                                                          0.21      19.23 r
  fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[45]/D (SDFFX1_RVT)
                                                          0.09      19.32 r
  data arrival time                                                 19.32

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[45]/CLK (SDFFX1_RVT)         10.35 r
  library setup time                                     -0.12      10.23
  data required time                                                10.23
  ------------------------------------------------------------------------------
  data required time                                                10.23
  data arrival time                                                -19.32
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -9.08


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[14]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[14]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[14]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[14]/Q (SDFFX1_RVT)     0.19       0.59 f
  fpu_mul/i_m4stg_frac/U137/Y (IBUFFX2_RVT)               0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/U33/Y (IBUFFX2_RVT)    15.78      16.90 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/U34/Y (INVX1_RVT)       0.05      16.95 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_14_/p0/U5/Y (XOR2X1_RVT)
                                                          0.39      17.34 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_14_/p0/U4/Y (NAND2X0_RVT)
                                                          0.07      17.40 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_14_/p0/U1/Y (OAI22X1_RVT)
                                                          0.15      17.55 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_14_/sc1/U1/Y (XOR2X1_RVT)
                                                          0.22      17.77 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_14_/sc1/U3/Y (XOR2X1_RVT)
                                                          0.23      17.99 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_14_/U1/Y (XOR2X1_RVT)
                                                          0.19      18.19 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_14_/U3/Y (XOR2X1_RVT)
                                                          0.22      18.40 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_14_/U1/Y (XOR2X1_RVT)
                                                          0.21      18.61 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_14_/U3/Y (INVX0_RVT)
                                                          0.11      18.72 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_14_/U2/Y (XNOR3X2_RVT)
                                                          0.18      18.90 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_14_/U4/Y (INVX1_RVT)
                                                          0.12      19.02 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_14_/U5/Y (XNOR2X1_RVT)
                                                          0.21      19.23 r
  fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[14]/D (SDFFX1_RVT)
                                                          0.09      19.32 r
  data arrival time                                                 19.32

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[14]/CLK (SDFFX1_RVT)         10.35 r
  library setup time                                     -0.12      10.23
  data required time                                                10.23
  ------------------------------------------------------------------------------
  data required time                                                10.23
  data arrival time                                                -19.32
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -9.08


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[38]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[41]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[38]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[38]/Q (SDFFX1_RVT)     0.19       0.59 f
  fpu_mul/i_m4stg_frac/U143/Y (IBUFFX2_RVT)               0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/U31/Y (IBUFFX2_RVT)    15.78      16.90 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/U32/Y (INVX1_RVT)       0.05      16.95 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_40_/p1/U5/Y (XOR2X1_RVT)
                                                          0.39      17.34 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_40_/p1/U4/Y (NAND2X0_RVT)
                                                          0.07      17.41 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_41_/p1/U1/Y (OAI22X1_RVT)
                                                          0.17      17.57 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_41_/sc1/U1/Y (XOR2X1_RVT)
                                                          0.20      17.77 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_41_/sc1/U2/Y (XOR2X1_RVT)
                                                          0.23      18.00 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_41_/U1/Y (XOR2X1_RVT)
                                                          0.21      18.21 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_41_/U2/Y (XOR2X1_RVT)
                                                          0.21      18.42 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_41_/U1/Y (XOR2X1_RVT)
                                                          0.19      18.61 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_41_/U2/Y (INVX1_RVT)
                                                          0.11      18.72 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_41_/U3/Y (XNOR3X2_RVT)
                                                          0.18      18.90 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_41_/U5/Y (INVX1_RVT)
                                                          0.12      19.02 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_41_/U4/Y (XNOR2X1_RVT)
                                                          0.21      19.23 r
  fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[41]/D (SDFFX1_RVT)
                                                          0.09      19.32 r
  data arrival time                                                 19.32

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[41]/CLK (SDFFX1_RVT)         10.35 r
  library setup time                                     -0.12      10.23
  data required time                                                10.23
  ------------------------------------------------------------------------------
  data required time                                                10.23
  data arrival time                                                -19.32
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -9.08


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[52]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[55]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[52]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[52]/Q (SDFFX1_RVT)     0.19       0.59 f
  fpu_mul/i_m4stg_frac/U160/Y (IBUFFX2_RVT)               0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/U35/Y (IBUFFX2_RVT)    15.78      16.90 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/U36/Y (INVX1_RVT)       0.05      16.95 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_54_/p1/U5/Y (XOR2X1_RVT)
                                                          0.39      17.34 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_54_/p1/U4/Y (NAND2X0_RVT)
                                                          0.07      17.41 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_55_/p1/U1/Y (OAI22X1_RVT)
                                                          0.17      17.57 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_55_/sc1/U3/Y (XOR2X1_RVT)
                                                          0.20      17.77 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_55_/sc1/U1/Y (XOR2X1_RVT)
                                                          0.23      18.00 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_55_/U1/Y (XOR2X1_RVT)
                                                          0.19      18.19 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_55_/U2/Y (XOR2X1_RVT)
                                                          0.23      18.42 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_55_/U7/Y (XOR2X1_RVT)
                                                          0.19      18.61 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_55_/U3/Y (INVX0_RVT)
                                                          0.11      18.71 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_55_/U1/Y (XNOR3X2_RVT)
                                                          0.18      18.89 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_55_/U2/Y (INVX0_RVT)
                                                          0.13      19.02 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_55_/U4/Y (XNOR2X1_RVT)
                                                          0.21      19.23 r
  fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[55]/D (SDFFX1_RVT)
                                                          0.09      19.32 r
  data arrival time                                                 19.32

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[55]/CLK (SDFFX1_RVT)         10.35 r
  library setup time                                     -0.12      10.23
  data required time                                                10.23
  ------------------------------------------------------------------------------
  data required time                                                10.23
  data arrival time                                                -19.32
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -9.08


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[24]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[27]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[24]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[24]/Q (SDFFX1_RVT)     0.19       0.59 f
  fpu_mul/i_m4stg_frac/U151/Y (IBUFFX2_RVT)               0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/U39/Y (IBUFFX2_RVT)    15.78      16.90 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/U40/Y (INVX1_RVT)       0.05      16.95 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_26_/p1/U5/Y (XOR2X1_RVT)
                                                          0.39      17.34 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_26_/p1/U4/Y (NAND2X0_RVT)
                                                          0.07      17.40 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_27_/p1/U1/Y (OAI22X1_RVT)
                                                          0.17      17.57 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_27_/sc1/U1/Y (XOR2X1_RVT)
                                                          0.20      17.77 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_27_/sc1/U2/Y (XOR2X1_RVT)
                                                          0.23      17.99 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_27_/U1/Y (XOR2X1_RVT)
                                                          0.19      18.19 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_27_/U2/Y (XOR2X1_RVT)
                                                          0.23      18.41 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_27_/U2/Y (XOR2X1_RVT)
                                                          0.19      18.61 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_27_/U3/Y (INVX0_RVT)
                                                          0.11      18.71 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_27_/U1/Y (XNOR3X1_RVT)
                                                          0.20      18.91 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_27_/U5/Y (INVX1_RVT)
                                                          0.11      19.02 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_27_/U4/Y (XNOR2X1_RVT)
                                                          0.21      19.23 r
  fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[27]/D (SDFFX1_RVT)
                                                          0.09      19.32 r
  data arrival time                                                 19.32

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[27]/CLK (SDFFX1_RVT)         10.35 r
  library setup time                                     -0.12      10.23
  data required time                                                10.23
  ------------------------------------------------------------------------------
  data required time                                                10.23
  data arrival time                                                -19.32
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -9.08


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[2]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[16]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[2]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[2]/Q (SDFFX1_RVT)      0.19       0.59 f
  fpu_mul/i_m4stg_frac/U131/Y (IBUFFX2_RVT)               0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a1/I2/U19/Y (IBUFFX2_RVT)    15.87      16.99 f
  fpu_mul/i_m4stg_frac/ary1_a1/I2/U20/Y (INVX1_RVT)       0.05      17.03 r
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_4_/U1/Y (INVX0_RVT)
                                                          0.25      17.28 f
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_4_/U2/Y (INVX1_RVT)
                                                          0.05      17.33 r
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_4_/p1/U2/Y (XOR2X2_RVT)
                                                          0.14      17.46 f
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_4_/p1/U5/Y (NAND2X0_RVT)
                                                          0.06      17.52 r
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_4_/p1/U1/Y (OAI22X1_RVT)
                                                          0.15      17.68 f
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_4_/sc1/U2/Y (XOR2X2_RVT)
                                                          0.20      17.87 r
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_4_/sc1/U1/Y (XOR2X2_RVT)
                                                          0.22      18.09 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_16_/U1/Y (XOR2X2_RVT)
                                                          0.19      18.27 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_16_/U2/Y (XOR2X2_RVT)
                                                          0.20      18.48 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_16_/U3/Y (XOR2X2_RVT)
                                                          0.14      18.61 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_16_/U4/Y (INVX0_RVT)
                                                          0.10      18.71 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_16_/U2/Y (XNOR3X2_RVT)
                                                          0.18      18.89 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_16_/U1/Y (INVX0_RVT)
                                                          0.13      19.02 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_16_/U5/Y (XNOR2X1_RVT)
                                                          0.21      19.23 r
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[16]/D (SDFFX1_RVT)
                                                          0.09      19.32 r
  data arrival time                                                 19.32

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[16]/CLK (SDFFX1_RVT)         10.35 r
  library setup time                                     -0.12      10.23
  data required time                                                10.23
  ------------------------------------------------------------------------------
  data required time                                                10.23
  data arrival time                                                -19.32
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -9.08


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[60]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[60]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[60]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[60]/Q (SDFFX1_RVT)     0.19       0.59 f
  fpu_mul/i_m4stg_frac/U113/Y (IBUFFX2_RVT)               0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/U16/Y (IBUFFX2_RVT)    15.78      16.90 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/U17/Y (INVX1_RVT)       0.05      16.95 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_60_/p0/U1/Y (INVX0_RVT)
                                                          0.25      17.19 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_60_/p0/U3/Y (INVX1_RVT)
                                                          0.04      17.24 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_60_/p0/U7/Y (XOR2X1_RVT)
                                                          0.15      17.38 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_60_/p0/U6/Y (NAND2X0_RVT)
                                                          0.07      17.45 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_60_/p0/U2/Y (OAI22X2_RVT)
                                                          0.15      17.60 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_60_/sc1/U2/Y (XOR2X2_RVT)
                                                          0.20      17.80 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_60_/sc1/U1/Y (XOR2X2_RVT)
                                                          0.21      18.01 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_60_/U1/Y (XOR2X1_RVT)
                                                          0.19      18.20 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_60_/U2/Y (XOR2X1_RVT)
                                                          0.21      18.42 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_60_/U2/Y (XOR2X1_RVT)
                                                          0.19      18.61 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_60_/U1/Y (INVX0_RVT)
                                                          0.11      18.72 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_60_/U3/Y (XNOR3X2_RVT)
                                                          0.18      18.90 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_60_/U4/Y (INVX1_RVT)
                                                          0.12      19.02 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_60_/U5/Y (XNOR2X1_RVT)
                                                          0.21      19.23 r
  fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[60]/D (SDFFX1_RVT)
                                                          0.09      19.32 r
  data arrival time                                                 19.32

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[60]/CLK (SDFFX1_RVT)         10.35 r
  library setup time                                     -0.12      10.23
  data required time                                                10.23
  ------------------------------------------------------------------------------
  data required time                                                10.23
  data arrival time                                                -19.32
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -9.08


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[8]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[23]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[8]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[8]/Q (SDFFX1_RVT)      0.19       0.59 f
  fpu_mul/i_m4stg_frac/U124/Y (IBUFFX2_RVT)               0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a1/I2/U21/Y (IBUFFX2_RVT)    15.87      16.99 f
  fpu_mul/i_m4stg_frac/ary1_a1/I2/U22/Y (INVX1_RVT)       0.05      17.04 r
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_10_/p1/U5/Y (XOR2X1_RVT)
                                                          0.39      17.42 f
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_10_/p1/U4/Y (NAND2X0_RVT)
                                                          0.07      17.49 r
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_11_/p1/U1/Y (OAI22X2_RVT)
                                                          0.17      17.66 f
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_11_/sc1/U1/Y (XOR2X2_RVT)
                                                          0.19      17.85 r
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_11_/sc1/U2/Y (XOR2X1_RVT)
                                                          0.22      18.07 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_23_/U2/Y (XOR2X2_RVT)
                                                          0.19      18.27 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_23_/U1/Y (XOR2X2_RVT)
                                                          0.21      18.48 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_23_/U3/Y (XOR2X2_RVT)
                                                          0.14      18.62 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_23_/U5/Y (INVX1_RVT)
                                                          0.10      18.72 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_23_/U1/Y (XNOR3X2_RVT)
                                                          0.17      18.89 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_23_/U2/Y (INVX1_RVT)
                                                          0.12      19.02 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_23_/U4/Y (XNOR2X1_RVT)
                                                          0.21      19.23 r
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[23]/D (SDFFX1_RVT)
                                                          0.09      19.31 r
  data arrival time                                                 19.31

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[23]/CLK (SDFFX1_RVT)         10.35 r
  library setup time                                     -0.12      10.23
  data required time                                                10.23
  ------------------------------------------------------------------------------
  data required time                                                10.23
  data arrival time                                                -19.31
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -9.08


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[8]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[21]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[8]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[8]/Q (SDFFX1_RVT)      0.19       0.59 f
  fpu_mul/i_m4stg_frac/U125/Y (IBUFFX2_RVT)               0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a0/I2/U2/Y (IBUFFX2_RVT)     15.87      16.99 f
  fpu_mul/i_m4stg_frac/ary1_a0/I2/U3/Y (INVX1_RVT)        0.05      17.03 r
  fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_8_/p0/U1/Y (NBUFFX2_RVT)
                                                          0.27      17.30 r
  fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_8_/p0/U6/Y (XOR2X1_RVT)
                                                          0.15      17.44 f
  fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_8_/p0/U5/Y (NAND2X0_RVT)
                                                          0.07      17.51 r
  fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_9_/p0/U1/Y (OAI22X2_RVT)
                                                          0.17      17.68 f
  fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_9_/sc1/U2/Y (XOR2X2_RVT)
                                                          0.19      17.87 r
  fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_9_/sc1/U1/Y (XOR2X2_RVT)
                                                          0.19      18.06 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc2_2_21_/U1/Y (XOR2X1_RVT)
                                                          0.20      18.26 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc2_2_21_/U2/Y (XOR2X2_RVT)
                                                          0.21      18.47 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_21_/U4/Y (XOR2X2_RVT)
                                                          0.13      18.60 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_21_/U1/Y (INVX1_RVT)
                                                          0.11      18.71 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_21_/U3/Y (XNOR3X2_RVT)
                                                          0.18      18.89 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_21_/U2/Y (INVX0_RVT)
                                                          0.13      19.02 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_21_/U5/Y (XNOR2X1_RVT)
                                                          0.21      19.23 r
  fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[21]/D (SDFFX1_RVT)
                                                          0.09      19.31 r
  data arrival time                                                 19.31

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[21]/CLK (SDFFX1_RVT)         10.35 r
  library setup time                                     -0.12      10.23
  data required time                                                10.23
  ------------------------------------------------------------------------------
  data required time                                                10.23
  data arrival time                                                -19.31
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -9.08


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[6]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[12]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[6]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[6]/Q (SDFFX1_RVT)      0.19       0.59 f
  fpu_mul/i_m4stg_frac/U128/Y (IBUFFX2_RVT)               0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a1/I1/U11/Y (IBUFFX2_RVT)    15.87      16.99 f
  fpu_mul/i_m4stg_frac/ary1_a1/I1/U12/Y (INVX1_RVT)       0.05      17.04 r
  fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_6_/p0/U5/Y (XOR2X1_RVT)
                                                          0.39      17.42 f
  fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_6_/p0/U4/Y (NAND2X0_RVT)
                                                          0.07      17.49 r
  fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_6_/p0/U1/Y (OAI22X1_RVT)
                                                          0.15      17.64 f
  fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_6_/sc1/U1/Y (XOR2X2_RVT)
                                                          0.20      17.84 r
  fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_6_/sc1/U3/Y (XOR2X1_RVT)
                                                          0.21      18.05 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_12_/U1/Y (XOR2X1_RVT)
                                                          0.19      18.25 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_12_/U2/Y (XOR2X1_RVT)
                                                          0.23      18.47 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_12_/U2/Y (XOR2X2_RVT)
                                                          0.14      18.61 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_12_/U1/Y (INVX1_RVT)
                                                          0.10      18.72 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_12_/U3/Y (XNOR3X2_RVT)
                                                          0.17      18.89 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_12_/U4/Y (INVX0_RVT)
                                                          0.13      19.02 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_12_/U5/Y (XNOR2X1_RVT)
                                                          0.21      19.23 r
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[12]/D (SDFFX1_RVT)
                                                          0.09      19.31 r
  data arrival time                                                 19.31

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[12]/CLK (SDFFX1_RVT)         10.35 r
  library setup time                                     -0.12      10.23
  data required time                                                10.23
  ------------------------------------------------------------------------------
  data required time                                                10.23
  data arrival time                                                -19.31
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -9.08


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[8]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[20]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[8]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[8]/Q (SDFFX1_RVT)      0.19       0.59 f
  fpu_mul/i_m4stg_frac/U124/Y (IBUFFX2_RVT)               0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a1/I2/U21/Y (IBUFFX2_RVT)    15.87      16.99 f
  fpu_mul/i_m4stg_frac/ary1_a1/I2/U22/Y (INVX1_RVT)       0.05      17.04 r
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_8_/p0/U5/Y (XOR2X1_RVT)
                                                          0.39      17.42 f
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_8_/p0/U4/Y (NAND2X0_RVT)
                                                          0.07      17.49 r
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_8_/p0/U1/Y (OAI22X1_RVT)
                                                          0.15      17.64 f
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_8_/sc1/U1/Y (XOR2X1_RVT)
                                                          0.21      17.86 r
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_8_/sc1/U2/Y (XOR2X1_RVT)
                                                          0.22      18.07 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_20_/U1/Y (XOR2X2_RVT)
                                                          0.19      18.26 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_20_/U2/Y (XOR2X1_RVT)
                                                          0.21      18.47 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_20_/U3/Y (XOR2X2_RVT)
                                                          0.14      18.61 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_20_/U1/Y (INVX0_RVT)
                                                          0.10      18.72 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_20_/U2/Y (XNOR3X2_RVT)
                                                          0.18      18.89 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_20_/U4/Y (INVX1_RVT)
                                                          0.12      19.02 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_20_/U5/Y (XNOR2X1_RVT)
                                                          0.21      19.23 r
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[20]/D (SDFFX1_RVT)
                                                          0.09      19.31 r
  data arrival time                                                 19.31

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[20]/CLK (SDFFX1_RVT)         10.35 r
  library setup time                                     -0.12      10.23
  data required time                                                10.23
  ------------------------------------------------------------------------------
  data required time                                                10.23
  data arrival time                                                -19.31
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -9.08


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[63]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[66]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[63]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[63]/Q (SDFFX1_RVT)     0.19       0.59 f
  fpu_mul/i_m4stg_frac/U123/Y (IBUFFX2_RVT)               0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/U4/Y (IBUFFX2_RVT)     15.78      16.90 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/U5/Y (INVX0_RVT)        0.04      16.94 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I2/U2/Y (IBUFFX2_RVT)
                                                          0.14      17.09 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I2/U3/Y (INVX1_RVT)     0.05      17.13 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I2/p1_65_/U6/Y (XOR2X1_RVT)
                                                          0.24      17.37 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I2/p1_65_/U5/Y (NAND2X0_RVT)
                                                          0.11      17.48 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I2/p1_66_/U1/Y (OAI22X1_RVT)
                                                          0.12      17.60 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I2/sc1_66_/U3/Y (XOR2X1_RVT)
                                                          0.20      17.80 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I2/sc1_66_/U1/Y (XOR2X1_RVT)
                                                          0.23      18.03 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_66_/U1/Y (XOR2X1_RVT)
                                                          0.19      18.22 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_66_/U2/Y (XOR2X1_RVT)
                                                          0.23      18.45 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_66_/U5/Y (XOR2X2_RVT)
                                                          0.19      18.64 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_66_/U4/Y (INVX1_RVT)
                                                          0.11      18.75 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_66_/U2/Y (XOR3X2_RVT)
                                                          0.16      18.91 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_66_/U3/Y (INVX1_RVT)
                                                          0.11      19.02 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_66_/U6/Y (XNOR2X1_RVT)
                                                          0.20      19.22 r
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[66]/D (SDFFX1_RVT)
                                                          0.09      19.31 r
  data arrival time                                                 19.31

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[66]/CLK (SDFFX1_RVT)         10.35 r
  library setup time                                     -0.12      10.23
  data required time                                                10.23
  ------------------------------------------------------------------------------
  data required time                                                10.23
  data arrival time                                                -19.31
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -9.08


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[18]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[19]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[18]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[18]/Q (SDFFX1_RVT)     0.19       0.59 f
  fpu_mul/i_m4stg_frac/U140/Y (IBUFFX2_RVT)               0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/U18/Y (IBUFFX2_RVT)    15.78      16.90 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/U19/Y (INVX1_RVT)       0.05      16.95 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_18_/p0/U2/Y (INVX0_RVT)
                                                          0.25      17.19 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_18_/p0/U3/Y (INVX1_RVT)
                                                          0.04      17.24 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_18_/p0/U7/Y (XOR2X1_RVT)
                                                          0.15      17.38 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_18_/p0/U6/Y (NAND2X0_RVT)
                                                          0.07      17.45 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_19_/p0/U1/Y (OAI22X2_RVT)
                                                          0.16      17.61 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_19_/sc1/U2/Y (XOR2X2_RVT)
                                                          0.20      17.81 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_19_/sc1/U1/Y (XOR2X2_RVT)
                                                          0.22      18.03 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_19_/U2/Y (XOR2X2_RVT)
                                                          0.19      18.22 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_19_/U1/Y (XOR2X2_RVT)
                                                          0.20      18.42 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_19_/U1/Y (XOR2X2_RVT)
                                                          0.19      18.61 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_19_/U4/Y (INVX0_RVT)
                                                          0.10      18.71 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_19_/U3/Y (XNOR3X2_RVT)
                                                          0.18      18.89 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_19_/U2/Y (INVX0_RVT)
                                                          0.13      19.01 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_19_/U5/Y (XNOR2X1_RVT)
                                                          0.21      19.22 r
  fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[19]/D (SDFFX1_RVT)
                                                          0.09      19.31 r
  data arrival time                                                 19.31

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[19]/CLK (SDFFX1_RVT)         10.35 r
  library setup time                                     -0.12      10.23
  data required time                                                10.23
  ------------------------------------------------------------------------------
  data required time                                                10.23
  data arrival time                                                -19.31
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -9.08


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[42]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[44]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[42]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[42]/Q (SDFFX1_RVT)     0.19       0.59 f
  fpu_mul/i_m4stg_frac/U155/Y (IBUFFX2_RVT)               0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/U41/Y (IBUFFX2_RVT)    15.78      16.90 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/U42/Y (INVX1_RVT)       0.05      16.95 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_42_/p0/U5/Y (XOR2X1_RVT)
                                                          0.39      17.34 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_42_/p0/U4/Y (NAND2X0_RVT)
                                                          0.07      17.40 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_43_/p0/U1/Y (OAI22X1_RVT)
                                                          0.17      17.57 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_43_/sc1/U1/Y (XOR2X1_RVT)
                                                          0.22      17.79 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_43_/sc1/U3/Y (AO22X1_RVT)
                                                          0.17      17.95 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_44_/U1/Y (XOR2X1_RVT)
                                                          0.21      18.17 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_44_/U2/Y (XOR2X1_RVT)
                                                          0.22      18.39 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_44_/U2/Y (XOR2X1_RVT)
                                                          0.20      18.59 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_44_/U3/Y (INVX0_RVT)
                                                          0.11      18.71 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_44_/U1/Y (XNOR3X1_RVT)
                                                          0.20      18.90 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_44_/U5/Y (INVX1_RVT)
                                                          0.11      19.02 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_44_/U4/Y (XNOR2X1_RVT)
                                                          0.21      19.22 r
  fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[44]/D (SDFFX1_RVT)
                                                          0.09      19.31 r
  data arrival time                                                 19.31

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[44]/CLK (SDFFX1_RVT)         10.35 r
  library setup time                                     -0.12      10.23
  data required time                                                10.23
  ------------------------------------------------------------------------------
  data required time                                                10.23
  data arrival time                                                -19.31
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -9.08


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[63]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[66]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[63]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[63]/Q (SDFFX1_RVT)     0.19       0.59 f
  fpu_mul/i_m4stg_frac/U122/Y (IBUFFX2_RVT)               0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/U48/Y (IBUFFX2_RVT)    15.78      16.90 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/U49/Y (INVX1_RVT)       0.05      16.95 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I2/p1_65_/U5/Y (XOR2X1_RVT)
                                                          0.39      17.34 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I2/p1_65_/U4/Y (NAND2X0_RVT)
                                                          0.07      17.41 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I2/p1_66_/U1/Y (OAI22X2_RVT)
                                                          0.18      17.59 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I2/sc1_66_/U1/Y (XOR2X2_RVT)
                                                          0.19      17.79 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I2/sc1_66_/U2/Y (XOR2X2_RVT)
                                                          0.22      18.00 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_66_/U2/Y (XOR2X2_RVT)
                                                          0.18      18.19 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_66_/U1/Y (XOR2X2_RVT)
                                                          0.21      18.39 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_66_/U3/Y (XOR2X1_RVT)
                                                          0.20      18.59 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_66_/U2/Y (INVX0_RVT)
                                                          0.11      18.71 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_66_/U1/Y (XNOR3X2_RVT)
                                                          0.18      18.89 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_66_/U4/Y (INVX0_RVT)
                                                          0.13      19.01 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_66_/U5/Y (XNOR2X1_RVT)
                                                          0.21      19.22 r
  fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[66]/D (SDFFX1_RVT)
                                                          0.09      19.31 r
  data arrival time                                                 19.31

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[66]/CLK (SDFFX1_RVT)         10.35 r
  library setup time                                     -0.12      10.23
  data required time                                                10.23
  ------------------------------------------------------------------------------
  data required time                                                10.23
  data arrival time                                                -19.31
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -9.08


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[30]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[30]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[30]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[30]/Q (SDFFX1_RVT)     0.19       0.59 f
  fpu_mul/i_m4stg_frac/U144/Y (IBUFFX2_RVT)               0.47       1.06 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/U31/Y (IBUFFX2_RVT)    15.87      16.93 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/U32/Y (INVX1_RVT)       0.05      16.98 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_30_/p0/U5/Y (XOR2X1_RVT)
                                                          0.39      17.37 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_30_/p0/U4/Y (NAND2X0_RVT)
                                                          0.07      17.44 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_30_/p0/U1/Y (OAI22X2_RVT)
                                                          0.15      17.59 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_30_/sc1/U1/Y (XOR2X2_RVT)
                                                          0.20      17.79 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_30_/sc1/U3/Y (XOR2X1_RVT)
                                                          0.22      18.02 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_30_/U2/Y (XOR2X2_RVT)
                                                          0.19      18.21 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_30_/U1/Y (XOR2X2_RVT)
                                                          0.22      18.42 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_30_/U1/Y (XOR2X2_RVT)
                                                          0.19      18.61 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_30_/U4/Y (INVX0_RVT)
                                                          0.10      18.71 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_30_/U3/Y (XNOR3X2_RVT)
                                                          0.18      18.89 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_30_/U2/Y (INVX1_RVT)
                                                          0.12      19.01 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_30_/U5/Y (XNOR2X1_RVT)
                                                          0.21      19.22 r
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[30]/D (SDFFX1_RVT)
                                                          0.09      19.31 r
  data arrival time                                                 19.31

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[30]/CLK (SDFFX1_RVT)         10.35 r
  library setup time                                     -0.12      10.23
  data required time                                                10.23
  ------------------------------------------------------------------------------
  data required time                                                10.23
  data arrival time                                                -19.31
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -9.08


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[63]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[67]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[63]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[63]/Q (SDFFX1_RVT)     0.19       0.59 f
  fpu_mul/i_m4stg_frac/U122/Y (IBUFFX2_RVT)               0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/U48/Y (IBUFFX2_RVT)    15.78      16.90 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/U49/Y (INVX1_RVT)       0.05      16.95 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I2/p1_65_/U5/Y (XOR2X1_RVT)
                                                          0.39      17.34 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I2/p1_65_/U4/Y (NAND2X0_RVT)
                                                          0.07      17.41 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I2/p1_66_/U1/Y (OAI22X2_RVT)
                                                          0.18      17.59 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I2/sc1_66_/U1/Y (XOR2X2_RVT)
                                                          0.19      17.79 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I2/sc1_66_/U3/Y (AO22X1_RVT)
                                                          0.18      17.97 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_67_/U1/Y (XOR2X2_RVT)
                                                          0.21      18.17 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_67_/U2/Y (XOR2X1_RVT)
                                                          0.22      18.39 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_67_/U4/Y (XOR2X1_RVT)
                                                          0.20      18.59 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_67_/U3/Y (INVX0_RVT)
                                                          0.11      18.71 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_67_/U2/Y (XNOR3X2_RVT)
                                                          0.18      18.89 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_67_/U1/Y (INVX0_RVT)
                                                          0.13      19.01 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_67_/U5/Y (XNOR2X1_RVT)
                                                          0.21      19.22 r
  fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[67]/D (SDFFX1_RVT)
                                                          0.09      19.31 r
  data arrival time                                                 19.31

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[67]/CLK (SDFFX1_RVT)         10.35 r
  library setup time                                     -0.12      10.23
  data required time                                                10.23
  ------------------------------------------------------------------------------
  data required time                                                10.23
  data arrival time                                                -19.31
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -9.08


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[63]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[67]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[63]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[63]/Q (SDFFX1_RVT)     0.19       0.59 f
  fpu_mul/i_m4stg_frac/U123/Y (IBUFFX2_RVT)               0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/U4/Y (IBUFFX2_RVT)     15.78      16.90 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/U5/Y (INVX0_RVT)        0.04      16.94 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I2/U2/Y (IBUFFX2_RVT)
                                                          0.14      17.09 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I2/U3/Y (INVX1_RVT)     0.05      17.13 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I2/p1_65_/U6/Y (XOR2X1_RVT)
                                                          0.24      17.37 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I2/p1_65_/U5/Y (NAND2X0_RVT)
                                                          0.11      17.48 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I2/p1_66_/U1/Y (OAI22X1_RVT)
                                                          0.12      17.60 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I2/sc1_66_/U3/Y (XOR2X1_RVT)
                                                          0.20      17.80 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I2/sc1_66_/U2/Y (AO22X1_RVT)
                                                          0.17      17.97 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_67_/U3/Y (XOR2X1_RVT)
                                                          0.21      18.18 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_67_/U1/Y (XOR2X1_RVT)
                                                          0.23      18.41 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_67_/U3/Y (XOR2X2_RVT)
                                                          0.20      18.60 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_67_/U5/Y (INVX1_RVT)
                                                          0.11      18.71 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_67_/U2/Y (XNOR3X2_RVT)
                                                          0.18      18.89 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_67_/U1/Y (INVX1_RVT)
                                                          0.12      19.01 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_67_/U4/Y (XNOR2X1_RVT)
                                                          0.21      19.22 r
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[67]/D (SDFFX1_RVT)
                                                          0.09      19.31 r
  data arrival time                                                 19.31

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[67]/CLK (SDFFX1_RVT)         10.35 r
  library setup time                                     -0.12      10.23
  data required time                                                10.23
  ------------------------------------------------------------------------------
  data required time                                                10.23
  data arrival time                                                -19.31
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -9.08


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[18]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[18]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[18]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[18]/Q (SDFFX1_RVT)     0.19       0.59 f
  fpu_mul/i_m4stg_frac/U140/Y (IBUFFX2_RVT)               0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/U18/Y (IBUFFX2_RVT)    15.78      16.90 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/U19/Y (INVX1_RVT)       0.05      16.95 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_18_/p0/U2/Y (INVX0_RVT)
                                                          0.25      17.19 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_18_/p0/U3/Y (INVX1_RVT)
                                                          0.04      17.24 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_18_/p0/U7/Y (XOR2X1_RVT)
                                                          0.15      17.38 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_18_/p0/U6/Y (NAND2X0_RVT)
                                                          0.07      17.45 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_18_/p0/U1/Y (OAI22X1_RVT)
                                                          0.15      17.60 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_18_/sc1/U1/Y (XOR2X2_RVT)
                                                          0.20      17.81 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_18_/sc1/U2/Y (XOR2X2_RVT)
                                                          0.20      18.01 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_18_/U1/Y (XOR2X2_RVT)
                                                          0.19      18.21 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_18_/U2/Y (XOR2X1_RVT)
                                                          0.21      18.42 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_18_/U2/Y (XOR2X2_RVT)
                                                          0.19      18.61 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_18_/U1/Y (INVX0_RVT)
                                                          0.10      18.71 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_18_/U4/Y (XNOR3X2_RVT)
                                                          0.18      18.89 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_18_/U3/Y (INVX1_RVT)
                                                          0.12      19.01 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_18_/U5/Y (XNOR2X1_RVT)
                                                          0.21      19.22 r
  fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[18]/D (SDFFX1_RVT)
                                                          0.09      19.31 r
  data arrival time                                                 19.31

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[18]/CLK (SDFFX1_RVT)         10.35 r
  library setup time                                     -0.12      10.23
  data required time                                                10.23
  ------------------------------------------------------------------------------
  data required time                                                10.23
  data arrival time                                                -19.31
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -9.08


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[60]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[62]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[60]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[60]/Q (SDFFX1_RVT)     0.19       0.59 f
  fpu_mul/i_m4stg_frac/U113/Y (IBUFFX2_RVT)               0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/U16/Y (IBUFFX2_RVT)    15.78      16.90 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/U17/Y (INVX1_RVT)       0.05      16.95 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_60_/p0/U1/Y (INVX0_RVT)
                                                          0.25      17.19 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_60_/p0/U3/Y (INVX1_RVT)
                                                          0.04      17.24 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_60_/p0/U7/Y (XOR2X1_RVT)
                                                          0.15      17.38 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_60_/p0/U6/Y (NAND2X0_RVT)
                                                          0.07      17.45 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_61_/p0/U1/Y (OAI22X2_RVT)
                                                          0.17      17.62 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_61_/sc1/U2/Y (XOR2X2_RVT)
                                                          0.20      17.82 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_61_/sc1/U3/Y (AO22X1_RVT)
                                                          0.18      18.00 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_62_/U2/Y (XOR2X2_RVT)
                                                          0.21      18.20 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_62_/U1/Y (XOR2X2_RVT)
                                                          0.21      18.41 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_62_/U2/Y (XOR2X2_RVT)
                                                          0.19      18.60 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_62_/U1/Y (INVX1_RVT)
                                                          0.11      18.71 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_62_/U3/Y (XNOR3X2_RVT)
                                                          0.18      18.89 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_62_/U4/Y (INVX1_RVT)
                                                          0.12      19.01 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_62_/U5/Y (XNOR2X1_RVT)
                                                          0.21      19.22 r
  fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[62]/D (SDFFX1_RVT)
                                                          0.09      19.31 r
  data arrival time                                                 19.31

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[62]/CLK (SDFFX1_RVT)         10.35 r
  library setup time                                     -0.12      10.23
  data required time                                                10.23
  ------------------------------------------------------------------------------
  data required time                                                10.23
  data arrival time                                                -19.31
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -9.08


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[2]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[18]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[2]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[2]/Q (SDFFX1_RVT)      0.19       0.59 f
  fpu_mul/i_m4stg_frac/U131/Y (IBUFFX2_RVT)               0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a1/I2/U19/Y (IBUFFX2_RVT)    15.87      16.99 f
  fpu_mul/i_m4stg_frac/ary1_a1/I2/U20/Y (INVX1_RVT)       0.05      17.03 r
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_4_/U1/Y (INVX0_RVT)
                                                          0.25      17.28 f
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_4_/U2/Y (INVX1_RVT)
                                                          0.05      17.33 r
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_4_/p1/U2/Y (XOR2X2_RVT)
                                                          0.14      17.46 f
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_4_/p1/U5/Y (NAND2X0_RVT)
                                                          0.06      17.52 r
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_5_/p1/U1/Y (OAI22X2_RVT)
                                                          0.17      17.69 f
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_5_/sc1/U1/Y (XOR2X2_RVT)
                                                          0.19      17.89 r
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_5_/sc1/U3/Y (AO22X1_RVT)
                                                          0.18      18.06 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_18_/U2/Y (XOR2X2_RVT)
                                                          0.19      18.26 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_18_/U1/Y (XOR2X1_RVT)
                                                          0.20      18.45 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_18_/U2/Y (XOR2X2_RVT)
                                                          0.15      18.60 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_18_/U4/Y (INVX0_RVT)
                                                          0.11      18.71 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_18_/U3/Y (XNOR3X2_RVT)
                                                          0.18      18.89 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_18_/U1/Y (INVX1_RVT)
                                                          0.12      19.01 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_18_/U5/Y (XNOR2X1_RVT)
                                                          0.21      19.22 r
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[18]/D (SDFFX1_RVT)
                                                          0.09      19.31 r
  data arrival time                                                 19.31

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[18]/CLK (SDFFX1_RVT)         10.35 r
  library setup time                                     -0.12      10.23
  data required time                                                10.23
  ------------------------------------------------------------------------------
  data required time                                                10.23
  data arrival time                                                -19.31
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -9.08


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[14]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[15]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[14]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[14]/Q (SDFFX1_RVT)     0.19       0.59 f
  fpu_mul/i_m4stg_frac/U137/Y (IBUFFX2_RVT)               0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/U33/Y (IBUFFX2_RVT)    15.78      16.90 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/U34/Y (INVX1_RVT)       0.05      16.95 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_14_/p0/U5/Y (XOR2X1_RVT)
                                                          0.39      17.34 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_14_/p0/U4/Y (NAND2X0_RVT)
                                                          0.07      17.40 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_15_/p0/U1/Y (OAI22X2_RVT)
                                                          0.17      17.57 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_15_/sc1/U2/Y (XOR2X1_RVT)
                                                          0.22      17.79 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_15_/sc1/U1/Y (XOR2X2_RVT)
                                                          0.22      18.01 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_15_/U1/Y (XOR2X2_RVT)
                                                          0.19      18.19 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_15_/U2/Y (XOR2X2_RVT)
                                                          0.22      18.41 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_15_/U1/Y (XOR2X2_RVT)
                                                          0.20      18.60 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_15_/U4/Y (INVX0_RVT)
                                                          0.10      18.71 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_15_/U3/Y (XNOR3X2_RVT)
                                                          0.18      18.88 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_15_/U2/Y (INVX0_RVT)
                                                          0.13      19.01 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_15_/U5/Y (XNOR2X1_RVT)
                                                          0.21      19.22 r
  fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[15]/D (SDFFX1_RVT)
                                                          0.09      19.31 r
  data arrival time                                                 19.31

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[15]/CLK (SDFFX1_RVT)         10.35 r
  library setup time                                     -0.12      10.23
  data required time                                                10.23
  ------------------------------------------------------------------------------
  data required time                                                10.23
  data arrival time                                                -19.31
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -9.07


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[9]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[22]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[9]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[9]/Q (SDFFX1_RVT)      0.19       0.59 f
  fpu_mul/i_m4stg_frac/U127/Y (IBUFFX2_RVT)               0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a0/I2/U8/Y (IBUFFX2_RVT)     15.87      16.99 f
  fpu_mul/i_m4stg_frac/ary1_a0/I2/U9/Y (INVX1_RVT)        0.05      17.04 r
  fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_9_/p0/U5/Y (XOR2X1_RVT)
                                                          0.39      17.42 f
  fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_9_/p0/U4/Y (NAND2X0_RVT)
                                                          0.07      17.49 r
  fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_10_/p0/U1/Y (OAI22X2_RVT)
                                                          0.17      17.65 f
  fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_10_/sc1/U1/Y (XOR2X1_RVT)
                                                          0.21      17.87 r
  fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_10_/sc1/U2/Y (XOR2X1_RVT)
                                                          0.16      18.03 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc2_2_22_/U1/Y (XOR2X1_RVT)
                                                          0.20      18.23 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc2_2_22_/U2/Y (XOR2X1_RVT)
                                                          0.22      18.46 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_22_/U4/Y (XOR2X2_RVT)
                                                          0.15      18.60 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_22_/U2/Y (INVX1_RVT)
                                                          0.11      18.71 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_22_/U1/Y (XNOR3X2_RVT)
                                                          0.18      18.89 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_22_/U3/Y (INVX1_RVT)
                                                          0.12      19.01 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_22_/U5/Y (XNOR2X1_RVT)
                                                          0.21      19.22 r
  fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[22]/D (SDFFX1_RVT)
                                                          0.09      19.31 r
  data arrival time                                                 19.31

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[22]/CLK (SDFFX1_RVT)         10.35 r
  library setup time                                     -0.12      10.23
  data required time                                                10.23
  ------------------------------------------------------------------------------
  data required time                                                10.23
  data arrival time                                                -19.31
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -9.07


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[24]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[26]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[24]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[24]/Q (SDFFX1_RVT)     0.19       0.59 f
  fpu_mul/i_m4stg_frac/U151/Y (IBUFFX2_RVT)               0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/U39/Y (IBUFFX2_RVT)    15.78      16.90 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/U40/Y (INVX1_RVT)       0.05      16.95 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_24_/p0/U5/Y (XOR2X1_RVT)
                                                          0.39      17.34 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_24_/p0/U4/Y (NAND2X0_RVT)
                                                          0.07      17.40 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_25_/p0/U1/Y (OAI22X1_RVT)
                                                          0.17      17.57 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_25_/sc1/U3/Y (XOR2X1_RVT)
                                                          0.22      17.79 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_25_/sc1/U2/Y (AO22X1_RVT)
                                                          0.18      17.97 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_26_/U1/Y (XOR2X1_RVT)
                                                          0.21      18.18 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_26_/U2/Y (XOR2X1_RVT)
                                                          0.20      18.39 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_26_/U7/Y (XOR2X1_RVT)
                                                          0.20      18.59 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_26_/U2/Y (INVX0_RVT)
                                                          0.11      18.70 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_26_/U1/Y (XNOR3X1_RVT)
                                                          0.20      18.90 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_26_/U4/Y (INVX1_RVT)
                                                          0.11      19.01 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_26_/U3/Y (XNOR2X1_RVT)
                                                          0.21      19.22 r
  fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[26]/D (SDFFX1_RVT)
                                                          0.09      19.31 r
  data arrival time                                                 19.31

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[26]/CLK (SDFFX1_RVT)         10.35 r
  library setup time                                     -0.12      10.23
  data required time                                                10.23
  ------------------------------------------------------------------------------
  data required time                                                10.23
  data arrival time                                                -19.31
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -9.07


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[9]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[24]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[9]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[9]/Q (SDFFX1_RVT)      0.19       0.59 f
  fpu_mul/i_m4stg_frac/U127/Y (IBUFFX2_RVT)               0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a0/I2/U8/Y (IBUFFX2_RVT)     15.87      16.99 f
  fpu_mul/i_m4stg_frac/ary1_a0/I2/U9/Y (INVX1_RVT)        0.05      17.04 r
  fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_11_/p1/U5/Y (XOR2X1_RVT)
                                                          0.39      17.42 f
  fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_11_/p1/U4/Y (NAND2X0_RVT)
                                                          0.07      17.49 r
  fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_12_/p1/U1/Y (OAI22X1_RVT)
                                                          0.16      17.65 f
  fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_12_/sc1/U2/Y (XOR2X1_RVT)
                                                          0.20      17.85 r
  fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_12_/sc1/U1/Y (XOR2X2_RVT)
                                                          0.19      18.04 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc2_2_24_/U1/Y (XOR2X1_RVT)
                                                          0.20      18.24 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc2_2_24_/U2/Y (XOR2X1_RVT)
                                                          0.22      18.46 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_24_/U1/Y (XOR2X2_RVT)
                                                          0.14      18.59 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_24_/U3/Y (INVX0_RVT)
                                                          0.11      18.70 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_24_/U2/Y (XNOR3X2_RVT)
                                                          0.18      18.88 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_24_/U4/Y (INVX0_RVT)
                                                          0.13      19.01 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_24_/U5/Y (XNOR2X1_RVT)
                                                          0.21      19.22 r
  fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[24]/D (SDFFX1_RVT)
                                                          0.09      19.31 r
  data arrival time                                                 19.31

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[24]/CLK (SDFFX1_RVT)         10.35 r
  library setup time                                     -0.12      10.23
  data required time                                                10.23
  ------------------------------------------------------------------------------
  data required time                                                10.23
  data arrival time                                                -19.31
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -9.07


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[8]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[24]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[8]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[8]/Q (SDFFX1_RVT)      0.19       0.59 f
  fpu_mul/i_m4stg_frac/U124/Y (IBUFFX2_RVT)               0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a1/I2/U21/Y (IBUFFX2_RVT)    15.87      16.99 f
  fpu_mul/i_m4stg_frac/ary1_a1/I2/U22/Y (INVX1_RVT)       0.05      17.04 r
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_10_/p1/U5/Y (XOR2X1_RVT)
                                                          0.39      17.42 f
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_10_/p1/U4/Y (NAND2X0_RVT)
                                                          0.07      17.49 r
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_11_/p1/U1/Y (OAI22X2_RVT)
                                                          0.17      17.66 f
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_11_/sc1/U1/Y (XOR2X2_RVT)
                                                          0.19      17.85 r
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_11_/sc1/U3/Y (AO22X1_RVT)
                                                          0.16      18.01 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_24_/U1/Y (XOR2X1_RVT)
                                                          0.21      18.23 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_24_/U2/Y (XOR2X1_RVT)
                                                          0.22      18.45 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_24_/U1/Y (XOR2X2_RVT)
                                                          0.15      18.59 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_24_/U4/Y (INVX0_RVT)
                                                          0.11      18.70 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_24_/U3/Y (XNOR3X1_RVT)
                                                          0.20      18.90 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_24_/U2/Y (INVX1_RVT)
                                                          0.11      19.01 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_24_/U5/Y (XNOR2X1_RVT)
                                                          0.21      19.22 r
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[24]/D (SDFFX1_RVT)
                                                          0.09      19.31 r
  data arrival time                                                 19.31

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[24]/CLK (SDFFX1_RVT)         10.35 r
  library setup time                                     -0.12      10.23
  data required time                                                10.23
  ------------------------------------------------------------------------------
  data required time                                                10.23
  data arrival time                                                -19.31
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -9.07


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[52]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[52]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[52]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[52]/Q (SDFFX1_RVT)     0.19       0.59 f
  fpu_mul/i_m4stg_frac/U160/Y (IBUFFX2_RVT)               0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/U35/Y (IBUFFX2_RVT)    15.78      16.90 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/U36/Y (INVX1_RVT)       0.05      16.95 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_52_/p0/U5/Y (XOR2X1_RVT)
                                                          0.39      17.34 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_52_/p0/U4/Y (NAND2X0_RVT)
                                                          0.07      17.40 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_52_/p0/U1/Y (OAI22X1_RVT)
                                                          0.15      17.55 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_52_/sc1/U2/Y (XOR2X2_RVT)
                                                          0.19      17.74 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_52_/sc1/U1/Y (XOR2X1_RVT)
                                                          0.22      17.96 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_52_/U1/Y (XOR2X1_RVT)
                                                          0.20      18.16 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_52_/U2/Y (XOR2X1_RVT)
                                                          0.22      18.39 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_52_/U7/Y (XOR2X1_RVT)
                                                          0.20      18.59 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_52_/U2/Y (INVX0_RVT)
                                                          0.11      18.70 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_52_/U1/Y (XNOR3X1_RVT)
                                                          0.20      18.90 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_52_/U4/Y (INVX1_RVT)
                                                          0.11      19.01 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_52_/U3/Y (XNOR2X1_RVT)
                                                          0.21      19.22 r
  fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[52]/D (SDFFX1_RVT)
                                                          0.09      19.31 r
  data arrival time                                                 19.31

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[52]/CLK (SDFFX1_RVT)         10.35 r
  library setup time                                     -0.12      10.23
  data required time                                                10.23
  ------------------------------------------------------------------------------
  data required time                                                10.23
  data arrival time                                                -19.31
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -9.07


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[62]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[65]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[62]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[62]/Q (SDFFX1_RVT)     0.19       0.59 f
  fpu_mul/i_m4stg_frac/U120/Y (IBUFFX2_RVT)               0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/U28/Y (IBUFFX2_RVT)    15.78      16.90 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/U29/Y (INVX1_RVT)       0.05      16.95 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I2/p1_64_/U5/Y (XOR2X1_RVT)
                                                          0.39      17.34 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I2/p1_64_/U4/Y (NAND2X0_RVT)
                                                          0.07      17.41 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I2/p1_65_/U1/Y (OAI22X2_RVT)
                                                          0.18      17.59 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I2/sc1_65_/U2/Y (XOR2X2_RVT)
                                                          0.19      17.79 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I2/sc1_65_/U1/Y (XOR2X2_RVT)
                                                          0.22      18.00 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_65_/U1/Y (XOR2X2_RVT)
                                                          0.19      18.19 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_65_/U2/Y (XOR2X1_RVT)
                                                          0.22      18.41 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_65_/U3/Y (XOR2X2_RVT)
                                                          0.19      18.61 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_65_/U2/Y (INVX0_RVT)
                                                          0.10      18.71 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_65_/U1/Y (XNOR3X2_RVT)
                                                          0.18      18.89 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_65_/U4/Y (INVX1_RVT)
                                                          0.12      19.01 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_65_/U5/Y (XNOR2X1_RVT)
                                                          0.21      19.22 r
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[65]/D (SDFFX1_RVT)
                                                          0.09      19.31 r
  data arrival time                                                 19.31

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[65]/CLK (SDFFX1_RVT)         10.35 r
  library setup time                                     -0.12      10.23
  data required time                                                10.23
  ------------------------------------------------------------------------------
  data required time                                                10.23
  data arrival time                                                -19.31
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -9.07


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[52]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[54]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[52]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[52]/Q (SDFFX1_RVT)     0.19       0.59 f
  fpu_mul/i_m4stg_frac/U160/Y (IBUFFX2_RVT)               0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/U35/Y (IBUFFX2_RVT)    15.78      16.90 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/U36/Y (INVX1_RVT)       0.05      16.95 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_52_/p0/U5/Y (XOR2X1_RVT)
                                                          0.39      17.34 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_52_/p0/U4/Y (NAND2X0_RVT)
                                                          0.07      17.40 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_53_/p0/U1/Y (OAI22X2_RVT)
                                                          0.17      17.57 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_53_/sc1/U1/Y (XOR2X2_RVT)
                                                          0.20      17.77 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_53_/sc1/U3/Y (AO22X1_RVT)
                                                          0.18      17.95 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_54_/U1/Y (XOR2X1_RVT)
                                                          0.21      18.16 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_54_/U3/Y (XOR2X1_RVT)
                                                          0.22      18.38 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_54_/U7/Y (XOR2X1_RVT)
                                                          0.20      18.59 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_54_/U3/Y (INVX0_RVT)
                                                          0.11      18.70 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_54_/U2/Y (XNOR3X1_RVT)
                                                          0.20      18.90 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_54_/U1/Y (INVX1_RVT)
                                                          0.11      19.01 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_54_/U4/Y (XNOR2X1_RVT)
                                                          0.21      19.22 r
  fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[54]/D (SDFFX1_RVT)
                                                          0.09      19.31 r
  data arrival time                                                 19.31

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[54]/CLK (SDFFX1_RVT)         10.35 r
  library setup time                                     -0.12      10.23
  data required time                                                10.23
  ------------------------------------------------------------------------------
  data required time                                                10.23
  data arrival time                                                -19.31
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -9.07


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[24]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[25]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[24]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[24]/Q (SDFFX1_RVT)     0.19       0.59 f
  fpu_mul/i_m4stg_frac/U151/Y (IBUFFX2_RVT)               0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/U39/Y (IBUFFX2_RVT)    15.78      16.90 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/U40/Y (INVX1_RVT)       0.05      16.95 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_24_/p0/U5/Y (XOR2X1_RVT)
                                                          0.39      17.34 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_24_/p0/U4/Y (NAND2X0_RVT)
                                                          0.07      17.40 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_25_/p0/U1/Y (OAI22X1_RVT)
                                                          0.17      17.57 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_25_/sc1/U3/Y (XOR2X1_RVT)
                                                          0.22      17.79 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_25_/sc1/U1/Y (XOR2X2_RVT)
                                                          0.22      18.01 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_25_/U2/Y (XOR2X2_RVT)
                                                          0.19      18.20 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_25_/U1/Y (XOR2X2_RVT)
                                                          0.21      18.41 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_25_/U3/Y (XOR2X1_RVT)
                                                          0.19      18.60 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_25_/U4/Y (INVX0_RVT)
                                                          0.11      18.70 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_25_/U2/Y (XNOR3X2_RVT)
                                                          0.18      18.88 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_25_/U1/Y (INVX0_RVT)
                                                          0.13      19.01 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_25_/U5/Y (XNOR2X1_RVT)
                                                          0.21      19.22 r
  fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[25]/D (SDFFX1_RVT)
                                                          0.09      19.31 r
  data arrival time                                                 19.31

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[25]/CLK (SDFFX1_RVT)         10.35 r
  library setup time                                     -0.12      10.23
  data required time                                                10.23
  ------------------------------------------------------------------------------
  data required time                                                10.23
  data arrival time                                                -19.31
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -9.07


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[33]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[34]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[33]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[33]/Q (SDFFX1_RVT)     0.19       0.59 f
  fpu_mul/i_m4stg_frac/U147/Y (IBUFFX2_RVT)               0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/U6/Y (IBUFFX2_RVT)     15.78      16.90 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/U7/Y (INVX1_RVT)        0.05      16.95 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_33_/p0/U5/Y (XOR2X1_RVT)
                                                          0.39      17.34 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_33_/p0/U4/Y (NAND2X0_RVT)
                                                          0.07      17.40 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_34_/p0/U1/Y (OAI22X1_RVT)
                                                          0.17      17.57 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_34_/sc1/U2/Y (XOR2X2_RVT)
                                                          0.19      17.76 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_34_/sc1/U1/Y (XOR2X1_RVT)
                                                          0.22      17.98 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_34_/U2/Y (XOR2X1_RVT)
                                                          0.20      18.18 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_34_/U3/Y (XOR2X1_RVT)
                                                          0.20      18.38 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_34_/U1/Y (XOR2X1_RVT)
                                                          0.20      18.59 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_34_/U3/Y (INVX0_RVT)
                                                          0.11      18.70 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_34_/U2/Y (XNOR3X1_RVT)
                                                          0.20      18.90 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_34_/U5/Y (INVX1_RVT)
                                                          0.11      19.01 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_34_/U4/Y (XNOR2X1_RVT)
                                                          0.21      19.22 r
  fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[34]/D (SDFFX1_RVT)
                                                          0.09      19.31 r
  data arrival time                                                 19.31

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[34]/CLK (SDFFX1_RVT)         10.35 r
  library setup time                                     -0.12      10.23
  data required time                                                10.23
  ------------------------------------------------------------------------------
  data required time                                                10.23
  data arrival time                                                -19.31
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -9.07


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[30]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[32]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[30]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[30]/Q (SDFFX1_RVT)     0.19       0.59 f
  fpu_mul/i_m4stg_frac/U144/Y (IBUFFX2_RVT)               0.47       1.06 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/U31/Y (IBUFFX2_RVT)    15.87      16.93 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/U32/Y (INVX1_RVT)       0.05      16.98 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_30_/p0/U5/Y (XOR2X1_RVT)
                                                          0.39      17.37 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_30_/p0/U4/Y (NAND2X0_RVT)
                                                          0.07      17.44 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_31_/p0/U1/Y (OAI22X2_RVT)
                                                          0.17      17.61 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_31_/sc1/U2/Y (XOR2X2_RVT)
                                                          0.20      17.81 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_31_/sc1/U3/Y (AO22X1_RVT)
                                                          0.18      17.99 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_32_/U2/Y (XOR2X2_RVT)
                                                          0.21      18.20 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_32_/U1/Y (XOR2X2_RVT)
                                                          0.21      18.40 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_32_/U2/Y (XOR2X2_RVT)
                                                          0.19      18.59 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_32_/U1/Y (INVX1_RVT)
                                                          0.11      18.70 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_32_/U4/Y (XNOR3X2_RVT)
                                                          0.18      18.88 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_32_/U3/Y (INVX0_RVT)
                                                          0.13      19.01 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_32_/U5/Y (XNOR2X1_RVT)
                                                          0.21      19.22 r
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[32]/D (SDFFX1_RVT)
                                                          0.09      19.31 r
  data arrival time                                                 19.31

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[32]/CLK (SDFFX1_RVT)         10.35 r
  library setup time                                     -0.12      10.23
  data required time                                                10.23
  ------------------------------------------------------------------------------
  data required time                                                10.23
  data arrival time                                                -19.31
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -9.07


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[35]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[36]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[35]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[35]/Q (SDFFX1_RVT)     0.19       0.59 f
  fpu_mul/i_m4stg_frac/U154/Y (IBUFFX2_RVT)               0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/U46/Y (IBUFFX2_RVT)    15.78      16.90 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/U47/Y (INVX1_RVT)       0.05      16.95 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_35_/p0/U5/Y (XOR2X1_RVT)
                                                          0.39      17.34 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_35_/p0/U4/Y (NAND2X0_RVT)
                                                          0.07      17.40 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_36_/p0/U1/Y (OAI22X1_RVT)
                                                          0.17      17.57 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_36_/sc1/U1/Y (XOR2X1_RVT)
                                                          0.20      17.77 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_36_/sc1/U2/Y (XOR2X1_RVT)
                                                          0.22      17.99 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_36_/U1/Y (XOR2X1_RVT)
                                                          0.20      18.20 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_36_/U2/Y (XOR2X1_RVT)
                                                          0.22      18.42 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_36_/U1/Y (XOR2X1_RVT)
                                                          0.20      18.62 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_36_/U4/Y (INVX1_RVT)
                                                          0.11      18.73 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_36_/U3/Y (XOR3X2_RVT)
                                                          0.16      18.90 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_36_/U5/Y (INVX0_RVT)
                                                          0.11      19.01 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_36_/U6/Y (XNOR2X1_RVT)
                                                          0.21      19.22 r
  fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[36]/D (SDFFX1_RVT)
                                                          0.09      19.31 r
  data arrival time                                                 19.31

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[36]/CLK (SDFFX1_RVT)         10.35 r
  library setup time                                     -0.12      10.23
  data required time                                                10.23
  ------------------------------------------------------------------------------
  data required time                                                10.23
  data arrival time                                                -19.31
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -9.07


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[9]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[23]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[9]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[9]/Q (SDFFX1_RVT)      0.19       0.59 f
  fpu_mul/i_m4stg_frac/U127/Y (IBUFFX2_RVT)               0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a0/I2/U8/Y (IBUFFX2_RVT)     15.87      16.99 f
  fpu_mul/i_m4stg_frac/ary1_a0/I2/U9/Y (INVX1_RVT)        0.05      17.04 r
  fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_11_/p1/U5/Y (XOR2X1_RVT)
                                                          0.39      17.42 f
  fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_11_/p1/U4/Y (NAND2X0_RVT)
                                                          0.07      17.49 r
  fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_11_/p1/U1/Y (OAI22X1_RVT)
                                                          0.15      17.64 f
  fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_11_/sc1/U2/Y (XOR2X1_RVT)
                                                          0.20      17.84 r
  fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_11_/sc1/U1/Y (XOR2X2_RVT)
                                                          0.19      18.03 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc2_2_23_/U1/Y (XOR2X1_RVT)
                                                          0.20      18.23 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc2_2_23_/U2/Y (XOR2X1_RVT)
                                                          0.22      18.45 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_23_/U1/Y (XOR2X2_RVT)
                                                          0.15      18.59 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_23_/U3/Y (INVX0_RVT)
                                                          0.11      18.70 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_23_/U2/Y (XNOR3X2_RVT)
                                                          0.18      18.89 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_23_/U5/Y (INVX1_RVT)
                                                          0.12      19.01 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_23_/U4/Y (XNOR2X1_RVT)
                                                          0.21      19.22 r
  fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[23]/D (SDFFX1_RVT)
                                                          0.09      19.31 r
  data arrival time                                                 19.31

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[23]/CLK (SDFFX1_RVT)         10.35 r
  library setup time                                     -0.12      10.23
  data required time                                                10.23
  ------------------------------------------------------------------------------
  data required time                                                10.23
  data arrival time                                                -19.31
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -9.07


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[63]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[64]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[63]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[63]/Q (SDFFX1_RVT)     0.19       0.59 f
  fpu_mul/i_m4stg_frac/U122/Y (IBUFFX2_RVT)               0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/U48/Y (IBUFFX2_RVT)    15.78      16.90 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/U49/Y (INVX1_RVT)       0.05      16.95 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_63_/p0/U5/Y (XOR2X1_RVT)
                                                          0.39      17.34 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_63_/p0/U4/Y (NAND2X0_RVT)
                                                          0.07      17.40 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I2/p0_64_/U1/Y (OAI22X1_RVT)
                                                          0.17      17.57 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I2/sc1_64_/U1/Y (XOR2X1_RVT)
                                                          0.20      17.77 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I2/sc1_64_/U2/Y (XOR2X1_RVT)
                                                          0.22      17.99 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_64_/U1/Y (XOR2X1_RVT)
                                                          0.20      18.20 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_64_/U3/Y (XOR2X1_RVT)
                                                          0.22      18.42 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_64_/U3/Y (XOR2X1_RVT)
                                                          0.20      18.62 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_64_/U6/Y (INVX1_RVT)
                                                          0.11      18.73 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_64_/U1/Y (XOR3X2_RVT)
                                                          0.16      18.90 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_64_/U4/Y (INVX1_RVT)
                                                          0.11      19.01 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_64_/U5/Y (XNOR2X1_RVT)
                                                          0.20      19.22 r
  fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[64]/D (SDFFX1_RVT)
                                                          0.09      19.30 r
  data arrival time                                                 19.30

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[64]/CLK (SDFFX1_RVT)         10.35 r
  library setup time                                     -0.12      10.23
  data required time                                                10.23
  ------------------------------------------------------------------------------
  data required time                                                10.23
  data arrival time                                                -19.30
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -9.07


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[14]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[17]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[14]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[14]/Q (SDFFX1_RVT)     0.19       0.59 f
  fpu_mul/i_m4stg_frac/U137/Y (IBUFFX2_RVT)               0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/U33/Y (IBUFFX2_RVT)    15.78      16.90 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/U34/Y (INVX1_RVT)       0.05      16.95 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_16_/p1/U5/Y (XOR2X1_RVT)
                                                          0.39      17.34 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_16_/p1/U4/Y (NAND2X0_RVT)
                                                          0.07      17.40 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_17_/p1/U1/Y (OAI22X1_RVT)
                                                          0.17      17.57 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_17_/sc1/U1/Y (XOR2X1_RVT)
                                                          0.21      17.79 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_17_/sc1/U2/Y (XOR2X1_RVT)
                                                          0.21      18.00 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_17_/U1/Y (XOR2X1_RVT)
                                                          0.19      18.19 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_17_/U2/Y (XOR2X1_RVT)
                                                          0.21      18.41 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_17_/U1/Y (XOR2X1_RVT)
                                                          0.19      18.60 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_17_/U2/Y (INVX0_RVT)
                                                          0.11      18.70 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_17_/U3/Y (XNOR3X2_RVT)
                                                          0.18      18.88 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_17_/U4/Y (INVX1_RVT)
                                                          0.12      19.01 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_17_/U5/Y (XNOR2X1_RVT)
                                                          0.21      19.21 r
  fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[17]/D (SDFFX1_RVT)
                                                          0.09      19.30 r
  data arrival time                                                 19.30

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[17]/CLK (SDFFX1_RVT)         10.35 r
  library setup time                                     -0.12      10.23
  data required time                                                10.23
  ------------------------------------------------------------------------------
  data required time                                                10.23
  data arrival time                                                -19.30
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -9.07


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[4]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[13]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[4]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[4]/Q (SDFFX1_RVT)      0.19       0.59 f
  fpu_mul/i_m4stg_frac/U130/Y (IBUFFX2_RVT)               0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a0/I1/U15/Y (IBUFFX2_RVT)    15.78      16.90 f
  fpu_mul/i_m4stg_frac/ary1_a0/I1/U16/Y (INVX1_RVT)       0.05      16.95 r
  fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_6_/p1/U5/Y (XOR2X1_RVT)
                                                          0.39      17.34 f
  fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_6_/p1/U4/Y (NAND2X0_RVT)
                                                          0.07      17.41 r
  fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_7_/p1/U1/Y (OAI22X1_RVT)
                                                          0.17      17.57 f
  fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_7_/sc1/U2/Y (XOR2X1_RVT)
                                                          0.20      17.77 r
  fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_7_/sc1/U3/Y (XOR2X1_RVT)
                                                          0.23      18.00 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc2_2_13_/U3/Y (XOR2X1_RVT)
                                                          0.21      18.21 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc2_2_13_/U1/Y (XOR2X1_RVT)
                                                          0.22      18.43 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_13_/U1/Y (XOR2X1_RVT)
                                                          0.16      18.59 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_13_/U2/Y (INVX0_RVT)
                                                          0.11      18.70 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_13_/U7/Y (XNOR3X1_RVT)
                                                          0.19      18.89 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_13_/U3/Y (INVX0_RVT)
                                                          0.11      19.00 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_13_/U4/Y (XNOR2X1_RVT)
                                                          0.21      19.21 r
  fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[13]/D (SDFFX1_RVT)
                                                          0.09      19.30 r
  data arrival time                                                 19.30

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[13]/CLK (SDFFX1_RVT)         10.35 r
  library setup time                                     -0.12      10.23
  data required time                                                10.23
  ------------------------------------------------------------------------------
  data required time                                                10.23
  data arrival time                                                -19.30
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -9.07


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[30]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[34]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[30]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[30]/Q (SDFFX1_RVT)     0.19       0.59 f
  fpu_mul/i_m4stg_frac/U144/Y (IBUFFX2_RVT)               0.47       1.06 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/U31/Y (IBUFFX2_RVT)    15.87      16.93 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/U32/Y (INVX1_RVT)       0.05      16.98 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_32_/p1/U5/Y (XOR2X1_RVT)
                                                          0.39      17.37 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_32_/p1/U4/Y (NAND2X0_RVT)
                                                          0.07      17.44 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_33_/p1/U1/Y (OAI22X1_RVT)
                                                          0.17      17.60 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_33_/sc1/U2/Y (XOR2X2_RVT)
                                                          0.20      17.80 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_33_/sc1/U3/Y (AO22X1_RVT)
                                                          0.18      17.98 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_34_/U1/Y (XOR2X2_RVT)
                                                          0.21      18.18 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_34_/U3/Y (XOR2X1_RVT)
                                                          0.20      18.38 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_34_/U7/Y (XOR2X1_RVT)
                                                          0.20      18.58 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_34_/U2/Y (INVX0_RVT)
                                                          0.11      18.70 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_34_/U1/Y (XNOR3X2_RVT)
                                                          0.18      18.88 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_34_/U4/Y (INVX1_RVT)
                                                          0.12      19.00 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_34_/U3/Y (XNOR2X1_RVT)
                                                          0.21      19.21 r
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[34]/D (SDFFX1_RVT)
                                                          0.09      19.30 r
  data arrival time                                                 19.30

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[34]/CLK (SDFFX1_RVT)         10.35 r
  library setup time                                     -0.12      10.23
  data required time                                                10.23
  ------------------------------------------------------------------------------
  data required time                                                10.23
  data arrival time                                                -19.30
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -9.07


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[62]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[63]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[62]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[62]/Q (SDFFX1_RVT)     0.19       0.59 f
  fpu_mul/i_m4stg_frac/U120/Y (IBUFFX2_RVT)               0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/U28/Y (IBUFFX2_RVT)    15.78      16.90 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/U29/Y (INVX1_RVT)       0.05      16.95 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_62_/p0/U5/Y (XOR2X1_RVT)
                                                          0.39      17.34 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_62_/p0/U4/Y (NAND2X0_RVT)
                                                          0.07      17.41 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_63_/p0/U3/Y (OAI22X1_RVT)
                                                          0.16      17.57 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_63_/sc1/U3/Y (XOR2X1_RVT)
                                                          0.20      17.77 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_63_/sc1/U1/Y (XOR2X1_RVT)
                                                          0.22      17.99 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_63_/U1/Y (XOR2X1_RVT)
                                                          0.20      18.19 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_63_/U2/Y (XOR2X1_RVT)
                                                          0.22      18.42 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_63_/U4/Y (XOR2X1_RVT)
                                                          0.20      18.62 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_63_/U6/Y (INVX1_RVT)
                                                          0.11      18.73 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_63_/U2/Y (XOR3X2_RVT)
                                                          0.16      18.89 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_63_/U3/Y (INVX1_RVT)
                                                          0.11      19.01 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_63_/U5/Y (XNOR2X1_RVT)
                                                          0.20      19.21 r
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[63]/D (SDFFX1_RVT)
                                                          0.09      19.30 r
  data arrival time                                                 19.30

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[63]/CLK (SDFFX1_RVT)         10.35 r
  library setup time                                     -0.12      10.23
  data required time                                                10.23
  ------------------------------------------------------------------------------
  data required time                                                10.23
  data arrival time                                                -19.30
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -9.07


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[2]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[14]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[2]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[2]/Q (SDFFX1_RVT)      0.19       0.59 f
  fpu_mul/i_m4stg_frac/U131/Y (IBUFFX2_RVT)               0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a1/I2/U19/Y (IBUFFX2_RVT)    15.87      16.99 f
  fpu_mul/i_m4stg_frac/ary1_a1/I2/U20/Y (INVX1_RVT)       0.05      17.03 r
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I0/p0_2_/U5/Y (XOR2X1_RVT)
                                                          0.35      17.38 f
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I0/p0_2_/U4/Y (NAND2X0_RVT)
                                                          0.08      17.46 r
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I0/p0_2_/U1/Y (OAI22X1_RVT)
                                                          0.16      17.62 f
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I0/sc1_2_/U1/Y (XOR2X1_RVT)
                                                          0.20      17.82 r
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I0/sc1_2_/U2/Y (XOR2X1_RVT)
                                                          0.23      18.04 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_14_/U1/Y (XOR2X1_RVT)
                                                          0.19      18.24 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_14_/U2/Y (XOR2X1_RVT)
                                                          0.23      18.46 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_14_/U1/Y (XOR2X2_RVT)
                                                          0.14      18.60 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_14_/U2/Y (INVX1_RVT)
                                                          0.10      18.70 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_14_/U3/Y (XNOR3X2_RVT)
                                                          0.17      18.88 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_14_/U5/Y (INVX1_RVT)
                                                          0.12      19.00 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_14_/U4/Y (XNOR2X1_RVT)
                                                          0.21      19.21 r
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[14]/D (SDFFX1_RVT)
                                                          0.09      19.30 r
  data arrival time                                                 19.30

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[14]/CLK (SDFFX1_RVT)         10.35 r
  library setup time                                     -0.12      10.23
  data required time                                                10.23
  ------------------------------------------------------------------------------
  data required time                                                10.23
  data arrival time                                                -19.30
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -9.07


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[45]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[47]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[45]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[45]/Q (SDFFX1_RVT)     0.19       0.59 f
  fpu_mul/i_m4stg_frac/U158/Y (IBUFFX2_RVT)               0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/U14/Y (IBUFFX2_RVT)    15.78      16.90 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/U15/Y (INVX1_RVT)       0.05      16.95 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_45_/p0/U2/Y (INVX0_RVT)
                                                          0.25      17.19 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_45_/p0/U3/Y (INVX1_RVT)
                                                          0.04      17.24 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_45_/p0/U7/Y (XOR2X1_RVT)
                                                          0.15      17.38 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_45_/p0/U6/Y (NAND2X0_RVT)
                                                          0.07      17.45 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_46_/p0/U1/Y (OAI22X2_RVT)
                                                          0.17      17.62 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_46_/sc1/U1/Y (XOR2X1_RVT)
                                                          0.21      17.83 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_46_/sc1/U3/Y (AO22X1_RVT)
                                                          0.17      18.00 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_47_/U1/Y (XOR2X1_RVT)
                                                          0.21      18.21 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_47_/U2/Y (XOR2X1_RVT)
                                                          0.23      18.44 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_47_/U2/Y (XOR2X2_RVT)
                                                          0.20      18.64 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_47_/U1/Y (XOR3X2_RVT)
                                                          0.26      18.90 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_47_/U5/Y (INVX1_RVT)
                                                          0.11      19.01 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_47_/U4/Y (XNOR2X1_RVT)
                                                          0.20      19.21 r
  fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[47]/D (SDFFX1_RVT)
                                                          0.09      19.30 r
  data arrival time                                                 19.30

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[47]/CLK (SDFFX1_RVT)         10.35 r
  library setup time                                     -0.12      10.23
  data required time                                                10.23
  ------------------------------------------------------------------------------
  data required time                                                10.23
  data arrival time                                                -19.30
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -9.06


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[30]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[33]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[30]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[30]/Q (SDFFX1_RVT)     0.19       0.59 f
  fpu_mul/i_m4stg_frac/U144/Y (IBUFFX2_RVT)               0.47       1.06 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/U31/Y (IBUFFX2_RVT)    15.87      16.93 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/U32/Y (INVX1_RVT)       0.05      16.98 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_32_/p1/U5/Y (XOR2X1_RVT)
                                                          0.39      17.37 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_32_/p1/U4/Y (NAND2X0_RVT)
                                                          0.07      17.44 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_33_/p1/U1/Y (OAI22X1_RVT)
                                                          0.17      17.60 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_33_/sc1/U2/Y (XOR2X2_RVT)
                                                          0.20      17.80 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_33_/sc1/U1/Y (XOR2X2_RVT)
                                                          0.22      18.01 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_33_/U2/Y (XOR2X2_RVT)
                                                          0.19      18.20 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_33_/U1/Y (XOR2X2_RVT)
                                                          0.20      18.41 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_33_/U1/Y (XOR2X2_RVT)
                                                          0.19      18.59 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_33_/U2/Y (INVX0_RVT)
                                                          0.10      18.70 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_33_/U3/Y (XNOR3X2_RVT)
                                                          0.18      18.87 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_33_/U5/Y (INVX1_RVT)
                                                          0.12      19.00 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_33_/U4/Y (XNOR2X1_RVT)
                                                          0.21      19.21 r
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[33]/D (SDFFX1_RVT)
                                                          0.09      19.29 r
  data arrival time                                                 19.29

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[33]/CLK (SDFFX1_RVT)         10.35 r
  library setup time                                     -0.12      10.23
  data required time                                                10.23
  ------------------------------------------------------------------------------
  data required time                                                10.23
  data arrival time                                                -19.29
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -9.06


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[60]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[61]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[60]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[60]/Q (SDFFX1_RVT)     0.19       0.59 f
  fpu_mul/i_m4stg_frac/U113/Y (IBUFFX2_RVT)               0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/U16/Y (IBUFFX2_RVT)    15.78      16.90 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/U17/Y (INVX1_RVT)       0.05      16.95 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_60_/p0/U1/Y (INVX0_RVT)
                                                          0.25      17.19 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_60_/p0/U3/Y (INVX1_RVT)
                                                          0.04      17.24 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_60_/p0/U7/Y (XOR2X1_RVT)
                                                          0.15      17.38 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_60_/p0/U6/Y (NAND2X0_RVT)
                                                          0.07      17.45 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_61_/p0/U1/Y (OAI22X2_RVT)
                                                          0.17      17.62 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_61_/sc1/U2/Y (XOR2X2_RVT)
                                                          0.19      17.80 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_61_/sc1/U1/Y (XOR2X2_RVT)
                                                          0.21      18.01 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_61_/U2/Y (XOR2X2_RVT)
                                                          0.19      18.20 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_61_/U1/Y (XOR2X2_RVT)
                                                          0.21      18.41 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_61_/U2/Y (XOR2X1_RVT)
                                                          0.20      18.61 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_61_/U1/Y (INVX0_RVT)
                                                          0.11      18.72 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_61_/U4/Y (XOR3X2_RVT)
                                                          0.17      18.88 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_61_/U5/Y (INVX0_RVT)
                                                          0.11      19.00 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_61_/U6/Y (XNOR2X1_RVT)
                                                          0.21      19.20 r
  fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[61]/D (SDFFX1_RVT)
                                                          0.09      19.29 r
  data arrival time                                                 19.29

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[61]/CLK (SDFFX1_RVT)         10.35 r
  library setup time                                     -0.12      10.23
  data required time                                                10.23
  ------------------------------------------------------------------------------
  data required time                                                10.23
  data arrival time                                                -19.29
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -9.06


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[8]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[21]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[8]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[8]/Q (SDFFX1_RVT)      0.19       0.59 f
  fpu_mul/i_m4stg_frac/U124/Y (IBUFFX2_RVT)               0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a1/I2/U21/Y (IBUFFX2_RVT)    15.87      16.99 f
  fpu_mul/i_m4stg_frac/ary1_a1/I2/U22/Y (INVX1_RVT)       0.05      17.04 r
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_8_/p0/U5/Y (XOR2X1_RVT)
                                                          0.39      17.42 f
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_8_/p0/U4/Y (NAND2X0_RVT)
                                                          0.07      17.49 r
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_9_/p0/U1/Y (OAI22X2_RVT)
                                                          0.17      17.66 f
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_9_/sc1/U1/Y (XOR2X2_RVT)
                                                          0.20      17.86 r
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_9_/sc1/U2/Y (XOR2X2_RVT)
                                                          0.20      18.06 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_21_/U2/Y (XOR2X2_RVT)
                                                          0.19      18.25 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_21_/U1/Y (XOR2X2_RVT)
                                                          0.20      18.45 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_21_/U4/Y (XOR2X2_RVT)
                                                          0.14      18.59 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_21_/U3/Y (INVX0_RVT)
                                                          0.10      18.69 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_21_/U2/Y (XNOR3X1_RVT)
                                                          0.19      18.88 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_21_/U1/Y (INVX1_RVT)
                                                          0.11      19.00 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_21_/U5/Y (XNOR2X1_RVT)
                                                          0.21      19.20 r
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[21]/D (SDFFX1_RVT)
                                                          0.09      19.29 r
  data arrival time                                                 19.29

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[21]/CLK (SDFFX1_RVT)         10.35 r
  library setup time                                     -0.12      10.23
  data required time                                                10.23
  ------------------------------------------------------------------------------
  data required time                                                10.23
  data arrival time                                                -19.29
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -9.06


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[57]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[58]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[57]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[57]/Q (SDFFX1_RVT)     0.19       0.59 f
  fpu_mul/i_m4stg_frac/U109/Y (IBUFFX2_RVT)               0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/U22/Y (IBUFFX2_RVT)    15.78      16.90 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/U23/Y (INVX1_RVT)       0.05      16.95 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_57_/p0/U3/Y (INVX0_RVT)
                                                          0.25      17.20 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_57_/p0/U1/Y (XNOR2X1_RVT)
                                                          0.14      17.34 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_57_/p0/U6/Y (NAND2X0_RVT)
                                                          0.06      17.40 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_58_/p0/U1/Y (OAI22X2_RVT)
                                                          0.17      17.57 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_58_/sc1/U1/Y (XOR2X2_RVT)
                                                          0.21      17.78 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_58_/sc1/U2/Y (XOR2X2_RVT)
                                                          0.21      17.99 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_58_/U2/Y (XOR2X2_RVT)
                                                          0.19      18.18 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_58_/U1/Y (XOR2X2_RVT)
                                                          0.21      18.39 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_58_/U1/Y (XNOR2X2_RVT)
                                                          0.20      18.59 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_58_/U4/Y (INVX0_RVT)
                                                          0.10      18.69 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_58_/U3/Y (XNOR3X2_RVT)
                                                          0.18      18.87 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_58_/U5/Y (INVX0_RVT)
                                                          0.13      18.99 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_58_/U6/Y (XNOR2X1_RVT)
                                                          0.21      19.20 r
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[58]/D (SDFFX1_RVT)
                                                          0.09      19.29 r
  data arrival time                                                 19.29

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[58]/CLK (SDFFX1_RVT)         10.35 r
  library setup time                                     -0.12      10.23
  data required time                                                10.23
  ------------------------------------------------------------------------------
  data required time                                                10.23
  data arrival time                                                -19.29
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -9.06


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[2]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[15]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[2]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[2]/Q (SDFFX1_RVT)      0.19       0.59 f
  fpu_mul/i_m4stg_frac/U131/Y (IBUFFX2_RVT)               0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a1/I2/U19/Y (IBUFFX2_RVT)    15.87      16.99 f
  fpu_mul/i_m4stg_frac/ary1_a1/I2/U20/Y (INVX1_RVT)       0.05      17.03 r
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I0/p0_2_/U5/Y (XOR2X1_RVT)
                                                          0.35      17.38 f
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I0/p0_2_/U4/Y (NAND2X0_RVT)
                                                          0.08      17.46 r
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I0/p0_3_/U1/Y (OAI22X2_RVT)
                                                          0.17      17.63 f
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I0/sc1_3_/U1/Y (XOR2X1_RVT)
                                                          0.20      17.83 r
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I0/sc1_3_/U2/Y (XOR2X1_RVT)
                                                          0.23      18.05 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_15_/U1/Y (XOR2X1_RVT)
                                                          0.19      18.24 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_15_/U2/Y (XOR2X1_RVT)
                                                          0.21      18.46 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_15_/U1/Y (XOR2X2_RVT)
                                                          0.13      18.59 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_15_/U2/Y (INVX1_RVT)
                                                          0.10      18.69 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_15_/U4/Y (XNOR3X2_RVT)
                                                          0.17      18.87 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_15_/U5/Y (INVX1_RVT)
                                                          0.12      18.99 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_15_/U3/Y (XNOR2X1_RVT)
                                                          0.21      19.20 r
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[15]/D (SDFFX1_RVT)
                                                          0.09      19.29 r
  data arrival time                                                 19.29

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[15]/CLK (SDFFX1_RVT)         10.35 r
  library setup time                                     -0.12      10.23
  data required time                                                10.23
  ------------------------------------------------------------------------------
  data required time                                                10.23
  data arrival time                                                -19.29
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -9.05


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[35]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[37]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[35]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[35]/Q (SDFFX1_RVT)     0.19       0.59 f
  fpu_mul/i_m4stg_frac/U154/Y (IBUFFX2_RVT)               0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/U46/Y (IBUFFX2_RVT)    15.78      16.90 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/U47/Y (INVX1_RVT)       0.05      16.95 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_35_/p0/U5/Y (XOR2X1_RVT)
                                                          0.39      17.34 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_35_/p0/U4/Y (NAND2X0_RVT)
                                                          0.07      17.40 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_36_/p0/U1/Y (OAI22X1_RVT)
                                                          0.17      17.57 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_36_/sc1/U1/Y (XOR2X1_RVT)
                                                          0.22      17.79 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_36_/sc1/U3/Y (AO22X1_RVT)
                                                          0.17      17.95 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_37_/U1/Y (XOR2X1_RVT)
                                                          0.21      18.17 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_37_/U2/Y (XOR2X1_RVT)
                                                          0.20      18.37 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_37_/U1/Y (XOR2X1_RVT)
                                                          0.20      18.58 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_37_/U2/Y (INVX1_RVT)
                                                          0.11      18.69 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_37_/U3/Y (XNOR3X2_RVT)
                                                          0.18      18.87 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_37_/U5/Y (INVX1_RVT)
                                                          0.12      18.99 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_37_/U4/Y (XNOR2X1_RVT)
                                                          0.21      19.20 r
  fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[37]/D (SDFFX1_RVT)
                                                          0.09      19.29 r
  data arrival time                                                 19.29

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[37]/CLK (SDFFX1_RVT)         10.35 r
  library setup time                                     -0.12      10.23
  data required time                                                10.23
  ------------------------------------------------------------------------------
  data required time                                                10.23
  data arrival time                                                -19.29
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -9.05


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[38]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[40]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[38]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[38]/Q (SDFFX1_RVT)     0.19       0.59 f
  fpu_mul/i_m4stg_frac/U143/Y (IBUFFX2_RVT)               0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/U31/Y (IBUFFX2_RVT)    15.78      16.90 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/U32/Y (INVX1_RVT)       0.05      16.95 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_40_/p1/U5/Y (XOR2X1_RVT)
                                                          0.39      17.34 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_40_/p1/U4/Y (NAND2X0_RVT)
                                                          0.07      17.41 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_40_/p1/U1/Y (OAI22X1_RVT)
                                                          0.15      17.55 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_40_/sc1/U1/Y (XOR2X1_RVT)
                                                          0.20      17.76 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_40_/sc1/U2/Y (XOR2X1_RVT)
                                                          0.22      17.98 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_40_/U1/Y (XOR2X1_RVT)
                                                          0.20      18.18 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_40_/U2/Y (XOR2X1_RVT)
                                                          0.22      18.40 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_40_/U1/Y (XOR2X1_RVT)
                                                          0.20      18.61 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_40_/U4/Y (INVX1_RVT)
                                                          0.11      18.72 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_40_/U3/Y (XOR3X2_RVT)
                                                          0.16      18.88 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_40_/U5/Y (INVX1_RVT)
                                                          0.11      19.00 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_40_/U6/Y (XNOR2X1_RVT)
                                                          0.20      19.20 r
  fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[40]/D (SDFFX1_RVT)
                                                          0.09      19.29 r
  data arrival time                                                 19.29

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[40]/CLK (SDFFX1_RVT)         10.35 r
  library setup time                                     -0.12      10.23
  data required time                                                10.23
  ------------------------------------------------------------------------------
  data required time                                                10.23
  data arrival time                                                -19.29
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -9.05


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[8]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[22]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[8]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[8]/Q (SDFFX1_RVT)      0.19       0.59 f
  fpu_mul/i_m4stg_frac/U124/Y (IBUFFX2_RVT)               0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a1/I2/U21/Y (IBUFFX2_RVT)    15.87      16.99 f
  fpu_mul/i_m4stg_frac/ary1_a1/I2/U22/Y (INVX1_RVT)       0.05      17.04 r
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_8_/p0/U5/Y (XOR2X1_RVT)
                                                          0.39      17.42 f
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_8_/p0/U4/Y (NAND2X0_RVT)
                                                          0.07      17.49 r
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_9_/p0/U1/Y (OAI22X2_RVT)
                                                          0.17      17.66 f
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_9_/sc1/U1/Y (XOR2X2_RVT)
                                                          0.20      17.86 r
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_9_/sc1/U3/Y (AO22X1_RVT)
                                                          0.17      18.03 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_22_/U2/Y (XOR2X2_RVT)
                                                          0.21      18.24 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_22_/U1/Y (XOR2X2_RVT)
                                                          0.20      18.43 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_22_/U4/Y (XOR2X2_RVT)
                                                          0.14      18.58 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_22_/U3/Y (INVX0_RVT)
                                                          0.11      18.69 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_22_/U2/Y (XNOR3X2_RVT)
                                                          0.18      18.87 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_22_/U1/Y (INVX1_RVT)
                                                          0.12      18.99 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_22_/U5/Y (XNOR2X1_RVT)
                                                          0.21      19.20 r
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[22]/D (SDFFX1_RVT)
                                                          0.09      19.29 r
  data arrival time                                                 19.29

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[22]/CLK (SDFFX1_RVT)         10.35 r
  library setup time                                     -0.12      10.23
  data required time                                                10.23
  ------------------------------------------------------------------------------
  data required time                                                10.23
  data arrival time                                                -19.29
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -9.05


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[38]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[39]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[38]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[38]/Q (SDFFX1_RVT)     0.19       0.59 f
  fpu_mul/i_m4stg_frac/U143/Y (IBUFFX2_RVT)               0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/U31/Y (IBUFFX2_RVT)    15.78      16.90 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/U32/Y (INVX1_RVT)       0.05      16.95 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_38_/p0/U5/Y (XOR2X1_RVT)
                                                          0.39      17.34 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_38_/p0/U4/Y (NAND2X0_RVT)
                                                          0.07      17.40 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_39_/p0/U1/Y (OAI22X1_RVT)
                                                          0.17      17.57 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_39_/sc1/U1/Y (XOR2X1_RVT)
                                                          0.20      17.77 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_39_/sc1/U2/Y (XOR2X1_RVT)
                                                          0.22      17.99 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_39_/U2/Y (XOR2X1_RVT)
                                                          0.20      18.20 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_39_/U1/Y (XOR2X1_RVT)
                                                          0.20      18.40 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_39_/U1/Y (XOR2X1_RVT)
                                                          0.20      18.60 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_39_/U4/Y (INVX0_RVT)
                                                          0.11      18.71 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_39_/U3/Y (XOR3X2_RVT)
                                                          0.17      18.88 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_39_/U6/Y (INVX1_RVT)
                                                          0.11      18.99 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_39_/U5/Y (XNOR2X1_RVT)
                                                          0.20      19.20 r
  fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[39]/D (SDFFX1_RVT)
                                                          0.09      19.29 r
  data arrival time                                                 19.29

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[39]/CLK (SDFFX1_RVT)         10.35 r
  library setup time                                     -0.12      10.23
  data required time                                                10.23
  ------------------------------------------------------------------------------
  data required time                                                10.23
  data arrival time                                                -19.29
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -9.05


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[57]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[57]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[57]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[57]/Q (SDFFX1_RVT)     0.19       0.59 f
  fpu_mul/i_m4stg_frac/U109/Y (IBUFFX2_RVT)               0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/U22/Y (IBUFFX2_RVT)    15.78      16.90 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/U23/Y (INVX1_RVT)       0.05      16.95 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_57_/p0/U3/Y (INVX0_RVT)
                                                          0.25      17.20 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_57_/p0/U1/Y (XNOR2X1_RVT)
                                                          0.14      17.34 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_57_/p0/U6/Y (NAND2X0_RVT)
                                                          0.06      17.40 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_57_/p0/U2/Y (OAI22X2_RVT)
                                                          0.16      17.55 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_57_/sc1/U1/Y (XOR2X2_RVT)
                                                          0.21      17.77 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_57_/sc1/U2/Y (XOR2X2_RVT)
                                                          0.21      17.97 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_57_/U2/Y (XOR2X2_RVT)
                                                          0.19      18.16 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_57_/U1/Y (XOR2X2_RVT)
                                                          0.21      18.37 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_57_/U2/Y (XOR2X1_RVT)
                                                          0.20      18.57 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_57_/U4/Y (INVX0_RVT)
                                                          0.11      18.68 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_57_/U1/Y (XNOR3X2_RVT)
                                                          0.18      18.87 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_57_/U3/Y (INVX1_RVT)
                                                          0.12      18.99 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_57_/U5/Y (XNOR2X1_RVT)
                                                          0.21      19.20 r
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[57]/D (SDFFX1_RVT)
                                                          0.09      19.29 r
  data arrival time                                                 19.29

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[57]/CLK (SDFFX1_RVT)         10.35 r
  library setup time                                     -0.12      10.23
  data required time                                                10.23
  ------------------------------------------------------------------------------
  data required time                                                10.23
  data arrival time                                                -19.29
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -9.05


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[52]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[53]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[52]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[52]/Q (SDFFX1_RVT)     0.19       0.59 f
  fpu_mul/i_m4stg_frac/U160/Y (IBUFFX2_RVT)               0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/U35/Y (IBUFFX2_RVT)    15.78      16.90 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/U36/Y (INVX1_RVT)       0.05      16.95 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_52_/p0/U5/Y (XOR2X1_RVT)
                                                          0.39      17.34 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_52_/p0/U4/Y (NAND2X0_RVT)
                                                          0.07      17.40 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_53_/p0/U1/Y (OAI22X2_RVT)
                                                          0.17      17.57 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_53_/sc1/U1/Y (XOR2X2_RVT)
                                                          0.20      17.77 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_53_/sc1/U2/Y (XOR2X2_RVT)
                                                          0.22      17.99 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_53_/U2/Y (XOR2X2_RVT)
                                                          0.19      18.18 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_53_/U1/Y (XOR2X2_RVT)
                                                          0.22      18.39 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_53_/U1/Y (XOR2X2_RVT)
                                                          0.19      18.58 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_53_/U3/Y (INVX0_RVT)
                                                          0.10      18.68 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_53_/U2/Y (XNOR3X2_RVT)
                                                          0.18      18.86 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_53_/U5/Y (INVX1_RVT)
                                                          0.12      18.98 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_53_/U4/Y (XNOR2X1_RVT)
                                                          0.21      19.19 r
  fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[53]/D (SDFFX1_RVT)
                                                          0.09      19.28 r
  data arrival time                                                 19.28

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[53]/CLK (SDFFX1_RVT)         10.35 r
  library setup time                                     -0.12      10.23
  data required time                                                10.23
  ------------------------------------------------------------------------------
  data required time                                                10.23
  data arrival time                                                -19.28
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -9.04


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[4]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[11]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[4]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[4]/Q (SDFFX1_RVT)      0.19       0.59 f
  fpu_mul/i_m4stg_frac/U130/Y (IBUFFX2_RVT)               0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a0/I1/U15/Y (IBUFFX2_RVT)    15.78      16.90 f
  fpu_mul/i_m4stg_frac/ary1_a0/I1/U16/Y (INVX1_RVT)       0.05      16.95 r
  fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_4_/p0/U5/Y (XOR2X1_RVT)
                                                          0.39      17.34 f
  fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_4_/p0/U4/Y (NAND2X0_RVT)
                                                          0.07      17.41 r
  fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_5_/p0/U1/Y (OAI22X1_RVT)
                                                          0.17      17.57 f
  fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_5_/sc1/U1/Y (XOR2X1_RVT)
                                                          0.20      17.78 f
  fpu_mul/i_m4stg_frac/ary1_a0/I1/I1_5_/sc1/U2/Y (XOR2X1_RVT)
                                                          0.23      18.00 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc2_2_11_/U1/Y (XOR2X2_RVT)
                                                          0.21      18.21 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc2_2_11_/U2/Y (XOR2X1_RVT)
                                                          0.21      18.42 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_11_/U1/Y (XOR2X1_RVT)
                                                          0.15      18.57 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_11_/U4/Y (INVX1_RVT)
                                                          0.11      18.69 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_11_/U3/Y (XNOR3X2_RVT)
                                                          0.19      18.87 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_11_/U2/Y (INVX0_RVT)
                                                          0.11      18.98 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_11_/U7/Y (XNOR2X1_RVT)
                                                          0.21      19.19 r
  fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[11]/D (SDFFX1_RVT)
                                                          0.09      19.28 r
  data arrival time                                                 19.28

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[11]/CLK (SDFFX1_RVT)         10.35 r
  library setup time                                     -0.12      10.23
  data required time                                                10.23
  ------------------------------------------------------------------------------
  data required time                                                10.23
  data arrival time                                                -19.28
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -9.04


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[24]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[28]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[24]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[24]/Q (SDFFX1_RVT)     0.19       0.59 f
  fpu_mul/i_m4stg_frac/U151/Y (IBUFFX2_RVT)               0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/U39/Y (IBUFFX2_RVT)    15.78      16.90 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/U40/Y (INVX1_RVT)       0.05      16.95 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_26_/p1/U5/Y (XOR2X1_RVT)
                                                          0.39      17.34 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_26_/p1/U4/Y (NAND2X0_RVT)
                                                          0.07      17.40 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_27_/p1/U1/Y (OAI22X1_RVT)
                                                          0.17      17.57 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_27_/sc1/U1/Y (XOR2X1_RVT)
                                                          0.20      17.77 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_27_/sc1/U3/Y (AO22X1_RVT)
                                                          0.17      17.94 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_28_/U1/Y (XOR2X1_RVT)
                                                          0.21      18.15 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_28_/U3/Y (XOR2X1_RVT)
                                                          0.20      18.35 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_28_/U7/Y (XOR2X1_RVT)
                                                          0.20      18.56 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_28_/U2/Y (INVX0_RVT)
                                                          0.11      18.67 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_28_/U1/Y (XNOR3X1_RVT)
                                                          0.20      18.87 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_28_/U4/Y (INVX1_RVT)
                                                          0.11      18.98 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_28_/U3/Y (XNOR2X1_RVT)
                                                          0.21      19.19 r
  fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[28]/D (SDFFX1_RVT)
                                                          0.09      19.28 r
  data arrival time                                                 19.28

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[28]/CLK (SDFFX1_RVT)         10.35 r
  library setup time                                     -0.12      10.23
  data required time                                                10.23
  ------------------------------------------------------------------------------
  data required time                                                10.23
  data arrival time                                                -19.28
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -9.04


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[45]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[48]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[45]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[45]/Q (SDFFX1_RVT)     0.19       0.59 f
  fpu_mul/i_m4stg_frac/U158/Y (IBUFFX2_RVT)               0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/U14/Y (IBUFFX2_RVT)    15.78      16.90 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/U15/Y (INVX1_RVT)       0.05      16.95 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_47_/p1/U5/Y (XOR2X1_RVT)
                                                          0.35      17.30 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_47_/p1/U4/Y (NAND2X0_RVT)
                                                          0.07      17.36 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_48_/p1/U1/Y (OAI22X1_RVT)
                                                          0.17      17.53 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_48_/sc1/U1/Y (XOR2X1_RVT)
                                                          0.20      17.73 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_48_/sc1/U2/Y (XOR2X1_RVT)
                                                          0.23      17.95 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_48_/U1/Y (XOR2X1_RVT)
                                                          0.19      18.15 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_48_/U2/Y (XOR2X1_RVT)
                                                          0.23      18.37 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_48_/U7/Y (XOR2X1_RVT)
                                                          0.19      18.56 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_48_/U2/Y (INVX0_RVT)
                                                          0.11      18.67 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_48_/U1/Y (XNOR3X1_RVT)
                                                          0.20      18.87 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_48_/U4/Y (INVX1_RVT)
                                                          0.11      18.98 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_48_/U3/Y (XNOR2X1_RVT)
                                                          0.21      19.19 r
  fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[48]/D (SDFFX1_RVT)
                                                          0.09      19.27 r
  data arrival time                                                 19.27

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[48]/CLK (SDFFX1_RVT)         10.35 r
  library setup time                                     -0.12      10.23
  data required time                                                10.23
  ------------------------------------------------------------------------------
  data required time                                                10.23
  data arrival time                                                -19.27
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -9.04


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[61]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[74]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[61]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[61]/Q (SDFFX1_RVT)     0.19       0.59 f
  fpu_mul/i_m4stg_frac/U115/Y (IBUFFX2_RVT)               0.47       1.06 r
  fpu_mul/i_m4stg_frac/ary1_a1/I2/U17/Y (IBUFFX2_RVT)    15.87      16.93 f
  fpu_mul/i_m4stg_frac/ary1_a1/I2/U18/Y (INVX1_RVT)       0.05      16.98 r
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_61_/p0/U2/Y (INVX0_RVT)
                                                          0.24      17.22 f
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_61_/p0/U3/Y (INVX1_RVT)
                                                          0.04      17.26 r
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_61_/p0/U7/Y (XOR2X1_RVT)
                                                          0.15      17.41 f
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_61_/p0/U6/Y (NAND2X0_RVT)
                                                          0.07      17.48 r
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_62_/p0/U1/Y (OAI22X2_RVT)
                                                          0.17      17.64 f
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_62_/sc1/U1/Y (XOR2X2_RVT)
                                                          0.20      17.84 r
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_62_/sc1/U3/Y (XOR2X1_RVT)
                                                          0.22      18.07 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_74_/U2/Y (XOR2X2_RVT)
                                                          0.19      18.26 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_74_/U1/Y (XOR2X1_RVT)
                                                          0.22      18.48 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_74_/U2/Y (XOR2X2_RVT)
                                                          0.13      18.61 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_74_/U5/Y (INVX1_RVT)
                                                          0.10      18.71 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_74_/U3/Y (XOR3X2_RVT)
                                                          0.16      18.87 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_74_/U1/Y (INVX0_RVT)
                                                          0.10      18.98 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_74_/U7/Y (XNOR2X1_RVT)
                                                          0.20      19.18 r
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[74]/D (SDFFX1_RVT)
                                                          0.09      19.27 r
  data arrival time                                                 19.27

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[74]/CLK (SDFFX1_RVT)         10.35 r
  library setup time                                     -0.12      10.23
  data required time                                                10.23
  ------------------------------------------------------------------------------
  data required time                                                10.23
  data arrival time                                                -19.27
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -9.04


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[35]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[35]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[35]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[35]/Q (SDFFX1_RVT)     0.19       0.59 f
  fpu_mul/i_m4stg_frac/U154/Y (IBUFFX2_RVT)               0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/U46/Y (IBUFFX2_RVT)    15.78      16.90 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/U47/Y (INVX1_RVT)       0.05      16.95 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_35_/p0/U5/Y (XOR2X1_RVT)
                                                          0.39      17.34 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_35_/p0/U4/Y (NAND2X0_RVT)
                                                          0.07      17.40 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_35_/p0/U1/Y (OAI22X1_RVT)
                                                          0.15      17.55 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_35_/sc1/U1/Y (XOR2X1_RVT)
                                                          0.20      17.75 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_35_/sc1/U2/Y (XOR2X1_RVT)
                                                          0.20      17.96 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_35_/U1/Y (XOR2X1_RVT)
                                                          0.20      18.16 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_35_/U2/Y (XOR2X1_RVT)
                                                          0.22      18.38 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_35_/U1/Y (XOR2X1_RVT)
                                                          0.20      18.59 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_35_/U4/Y (INVX1_RVT)
                                                          0.11      18.70 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_35_/U3/Y (XOR3X2_RVT)
                                                          0.16      18.86 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_35_/U5/Y (INVX0_RVT)
                                                          0.11      18.98 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_35_/U6/Y (XNOR2X1_RVT)
                                                          0.21      19.18 r
  fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[35]/D (SDFFX1_RVT)
                                                          0.09      19.27 r
  data arrival time                                                 19.27

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[35]/CLK (SDFFX1_RVT)         10.35 r
  library setup time                                     -0.12      10.23
  data required time                                                10.23
  ------------------------------------------------------------------------------
  data required time                                                10.23
  data arrival time                                                -19.27
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -9.04


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[61]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[73]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[61]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[61]/Q (SDFFX1_RVT)     0.19       0.59 f
  fpu_mul/i_m4stg_frac/U115/Y (IBUFFX2_RVT)               0.47       1.06 r
  fpu_mul/i_m4stg_frac/ary1_a1/I2/U17/Y (IBUFFX2_RVT)    15.87      16.93 f
  fpu_mul/i_m4stg_frac/ary1_a1/I2/U18/Y (INVX1_RVT)       0.05      16.98 r
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_61_/p0/U2/Y (INVX0_RVT)
                                                          0.24      17.22 f
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_61_/p0/U3/Y (INVX1_RVT)
                                                          0.04      17.26 r
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_61_/p0/U7/Y (XOR2X1_RVT)
                                                          0.15      17.41 f
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_61_/p0/U6/Y (NAND2X0_RVT)
                                                          0.07      17.48 r
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_61_/p0/U1/Y (OAI22X2_RVT)
                                                          0.15      17.63 f
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_61_/sc1/U1/Y (XOR2X2_RVT)
                                                          0.20      17.83 r
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_61_/sc1/U3/Y (XOR2X1_RVT)
                                                          0.22      18.05 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_73_/U1/Y (XOR2X2_RVT)
                                                          0.19      18.24 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_73_/U3/Y (XOR2X1_RVT)
                                                          0.22      18.46 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_73_/U2/Y (XOR2X2_RVT)
                                                          0.13      18.59 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_73_/U1/Y (INVX0_RVT)
                                                          0.11      18.70 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_73_/U3/Y (XOR3X2_RVT)
                                                          0.17      18.86 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_73_/U5/Y (INVX1_RVT)
                                                          0.11      18.97 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_73_/U7/Y (XNOR2X1_RVT)
                                                          0.20      19.18 r
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[73]/D (SDFFX1_RVT)
                                                          0.09      19.27 r
  data arrival time                                                 19.27

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[73]/CLK (SDFFX1_RVT)         10.35 r
  library setup time                                     -0.12      10.23
  data required time                                                10.23
  ------------------------------------------------------------------------------
  data required time                                                10.23
  data arrival time                                                -19.27
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -9.03


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[2]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[13]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[2]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[2]/Q (SDFFX1_RVT)      0.19       0.59 f
  fpu_mul/i_m4stg_frac/U131/Y (IBUFFX2_RVT)               0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a1/I2/U19/Y (IBUFFX2_RVT)    15.87      16.99 f
  fpu_mul/i_m4stg_frac/ary1_a1/I2/U20/Y (INVX1_RVT)       0.05      17.03 r
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_4_/U1/Y (INVX0_RVT)
                                                          0.25      17.28 f
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_4_/U2/Y (INVX1_RVT)
                                                          0.05      17.33 r
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_4_/p1/U2/Y (XOR2X2_RVT)
                                                          0.14      17.46 f
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_4_/p1/U5/Y (NAND2X0_RVT)
                                                          0.06      17.52 r
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_5_/p1/U1/Y (OAI22X2_RVT)
                                                          0.17      17.69 f
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_5_/sc1/U1/Y (XOR2X2_RVT)
                                                          0.19      17.89 r
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_5_/sc1/U2/Y (XOR2X2_RVT)
                                                          0.22      18.10 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_17_/U1/Y (XOR2X2_RVT)
                                                          0.19      18.29 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_17_/U2/Y (XOR2X2_RVT)
                                                          0.20      18.49 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_17_/U4/Y (XOR2X2_RVT)
                                                          0.13      18.62 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_17_/U2/Y (INVX0_RVT)
                                                          0.10      18.72 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_17_/U3/Y (XNOR3X2_RVT)
                                                          0.18      18.90 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_17_/U1/Y (INVX0_RVT)
                                                          0.13      19.02 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_17_/U7/Y (AO22X1_RVT)
                                                          0.15      19.18 r
  fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[13]/D (SDFFX1_RVT)
                                                          0.09      19.27 r
  data arrival time                                                 19.27

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[13]/CLK (SDFFX1_RVT)         10.35 r
  library setup time                                     -0.11      10.24
  data required time                                                10.24
  ------------------------------------------------------------------------------
  data required time                                                10.24
  data arrival time                                                -19.27
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -9.03


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[6]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[9]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[6]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[6]/Q (SDFFX1_RVT)      0.19       0.59 f
  fpu_mul/i_m4stg_frac/U128/Y (IBUFFX2_RVT)               0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a1/I1/U11/Y (IBUFFX2_RVT)    15.87      16.99 f
  fpu_mul/i_m4stg_frac/ary1_a1/I1/U12/Y (INVX1_RVT)       0.05      17.04 r
  fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_6_/p0/U5/Y (XOR2X1_RVT)
                                                          0.39      17.42 f
  fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_6_/p0/U4/Y (NAND2X0_RVT)
                                                          0.07      17.49 r
  fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_7_/p0/U1/Y (OAI22X2_RVT)
                                                          0.17      17.66 f
  fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_7_/sc1/U1/Y (XOR2X2_RVT)
                                                          0.20      17.86 r
  fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_7_/sc1/U2/Y (XOR2X2_RVT)
                                                          0.22      18.07 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_13_/U2/Y (XOR2X2_RVT)
                                                          0.20      18.27 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_13_/U1/Y (XOR2X2_RVT)
                                                          0.21      18.48 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_13_/U4/Y (XOR2X2_RVT)
                                                          0.14      18.62 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_13_/U1/Y (INVX1_RVT)
                                                          0.10      18.72 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_13_/U2/Y (XNOR3X2_RVT)
                                                          0.17      18.90 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_13_/U3/Y (INVX0_RVT)
                                                          0.13      19.02 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_13_/U7/Y (AO22X1_RVT)
                                                          0.15      19.18 r
  fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[9]/D (SDFFX1_RVT)
                                                          0.09      19.27 r
  data arrival time                                                 19.27

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[9]/CLK (SDFFX1_RVT)          10.35 r
  library setup time                                     -0.11      10.24
  data required time                                                10.24
  ------------------------------------------------------------------------------
  data required time                                                10.24
  data arrival time                                                -19.27
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -9.03


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[18]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[16]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[18]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[18]/Q (SDFFX1_RVT)     0.19       0.59 f
  fpu_mul/i_m4stg_frac/U140/Y (IBUFFX2_RVT)               0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/U18/Y (IBUFFX2_RVT)    15.78      16.90 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/U19/Y (INVX1_RVT)       0.05      16.95 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_18_/p0/U2/Y (INVX0_RVT)
                                                          0.25      17.19 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_18_/p0/U3/Y (INVX1_RVT)
                                                          0.04      17.24 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_18_/p0/U7/Y (XOR2X1_RVT)
                                                          0.15      17.38 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_18_/p0/U6/Y (NAND2X0_RVT)
                                                          0.07      17.45 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_19_/p0/U1/Y (OAI22X2_RVT)
                                                          0.16      17.61 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_19_/sc1/U2/Y (XOR2X2_RVT)
                                                          0.20      17.81 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_19_/sc1/U3/Y (AO22X1_RVT)
                                                          0.18      17.99 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_20_/U1/Y (XOR2X2_RVT)
                                                          0.21      18.20 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_20_/U2/Y (XOR2X1_RVT)
                                                          0.22      18.42 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_20_/U3/Y (XOR2X2_RVT)
                                                          0.20      18.61 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_20_/U2/Y (INVX1_RVT)
                                                          0.11      18.72 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_20_/U1/Y (XNOR3X2_RVT)
                                                          0.18      18.90 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_20_/U4/Y (INVX1_RVT)
                                                          0.12      19.02 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_20_/U7/Y (AO22X1_RVT)
                                                          0.15      19.18 r
  fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[16]/D (SDFFX1_RVT)
                                                          0.09      19.26 r
  data arrival time                                                 19.26

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[16]/CLK (SDFFX1_RVT)         10.35 r
  library setup time                                     -0.11      10.24
  data required time                                                10.24
  ------------------------------------------------------------------------------
  data required time                                                10.24
  data arrival time                                                -19.26
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -9.03


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[57]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[59]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[57]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[57]/Q (SDFFX1_RVT)     0.19       0.59 f
  fpu_mul/i_m4stg_frac/U109/Y (IBUFFX2_RVT)               0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/U22/Y (IBUFFX2_RVT)    15.78      16.90 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/U23/Y (INVX1_RVT)       0.05      16.95 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_57_/p0/U3/Y (INVX0_RVT)
                                                          0.25      17.20 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_57_/p0/U1/Y (XNOR2X1_RVT)
                                                          0.14      17.33 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_57_/p0/U6/Y (NAND2X0_RVT)
                                                          0.06      17.40 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_58_/p0/U1/Y (OAI22X2_RVT)
                                                          0.16      17.56 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_58_/sc1/U1/Y (XOR2X2_RVT)
                                                          0.20      17.76 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_58_/sc1/U3/Y (AO22X1_RVT)
                                                          0.18      17.94 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_59_/U2/Y (XOR2X1_RVT)
                                                          0.21      18.15 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_59_/U3/Y (XOR2X1_RVT)
                                                          0.22      18.38 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_59_/U1/Y (XOR2X1_RVT)
                                                          0.20      18.58 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_59_/U6/Y (INVX1_RVT)
                                                          0.11      18.69 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_59_/U3/Y (XOR3X2_RVT)
                                                          0.16      18.85 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_59_/U4/Y (INVX0_RVT)
                                                          0.11      18.97 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_59_/U5/Y (XNOR2X1_RVT)
                                                          0.21      19.17 r
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[59]/D (SDFFX1_RVT)
                                                          0.09      19.26 r
  data arrival time                                                 19.26

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[59]/CLK (SDFFX1_RVT)         10.35 r
  library setup time                                     -0.12      10.23
  data required time                                                10.23
  ------------------------------------------------------------------------------
  data required time                                                10.23
  data arrival time                                                -19.26
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -9.03


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[52]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[56]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[52]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[52]/Q (SDFFX1_RVT)     0.19       0.59 f
  fpu_mul/i_m4stg_frac/U160/Y (IBUFFX2_RVT)               0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/U35/Y (IBUFFX2_RVT)    15.78      16.90 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/U36/Y (INVX1_RVT)       0.05      16.95 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_54_/p1/U5/Y (XOR2X1_RVT)
                                                          0.39      17.34 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_54_/p1/U4/Y (NAND2X0_RVT)
                                                          0.07      17.41 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_55_/p1/U1/Y (OAI22X1_RVT)
                                                          0.17      17.57 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_55_/sc1/U3/Y (XOR2X1_RVT)
                                                          0.20      17.77 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_55_/sc1/U2/Y (AO22X1_RVT)
                                                          0.17      17.94 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_56_/U2/Y (XOR2X1_RVT)
                                                          0.21      18.15 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_56_/U3/Y (XOR2X1_RVT)
                                                          0.22      18.37 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_56_/U8/Y (XOR2X1_RVT)
                                                          0.20      18.58 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_56_/U4/Y (INVX0_RVT)
                                                          0.11      18.69 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_56_/U2/Y (XOR3X2_RVT)
                                                          0.17      18.85 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_56_/U3/Y (INVX0_RVT)
                                                          0.11      18.97 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_56_/U5/Y (XNOR2X1_RVT)
                                                          0.21      19.17 r
  fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[56]/D (SDFFX1_RVT)
                                                          0.09      19.26 r
  data arrival time                                                 19.26

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[56]/CLK (SDFFX1_RVT)         10.35 r
  library setup time                                     -0.12      10.23
  data required time                                                10.23
  ------------------------------------------------------------------------------
  data required time                                                10.23
  data arrival time                                                -19.26
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -9.03


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[30]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[27]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[30]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[30]/Q (SDFFX1_RVT)     0.19       0.59 f
  fpu_mul/i_m4stg_frac/U144/Y (IBUFFX2_RVT)               0.47       1.06 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/U31/Y (IBUFFX2_RVT)    15.87      16.93 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/U32/Y (INVX1_RVT)       0.05      16.98 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_30_/p0/U5/Y (XOR2X1_RVT)
                                                          0.39      17.37 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_30_/p0/U4/Y (NAND2X0_RVT)
                                                          0.07      17.44 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_31_/p0/U1/Y (OAI22X2_RVT)
                                                          0.17      17.61 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_31_/sc1/U2/Y (XOR2X2_RVT)
                                                          0.20      17.81 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_31_/sc1/U1/Y (XOR2X2_RVT)
                                                          0.22      18.03 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_31_/U1/Y (XOR2X2_RVT)
                                                          0.19      18.21 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_31_/U2/Y (XOR2X2_RVT)
                                                          0.22      18.43 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_31_/U3/Y (XOR2X2_RVT)
                                                          0.19      18.62 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_31_/U2/Y (INVX0_RVT)
                                                          0.10      18.72 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_31_/U4/Y (XNOR3X2_RVT)
                                                          0.18      18.90 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_31_/U1/Y (INVX0_RVT)
                                                          0.13      19.02 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_31_/U7/Y (AO22X1_RVT)
                                                          0.15      19.17 r
  fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[27]/D (SDFFX1_RVT)
                                                          0.09      19.26 r
  data arrival time                                                 19.26

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[27]/CLK (SDFFX1_RVT)         10.35 r
  library setup time                                     -0.11      10.24
  data required time                                                10.24
  ------------------------------------------------------------------------------
  data required time                                                10.24
  data arrival time                                                -19.26
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -9.03


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[38]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[34]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[38]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[38]/Q (SDFFX1_RVT)     0.19       0.59 f
  fpu_mul/i_m4stg_frac/U143/Y (IBUFFX2_RVT)               0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/U31/Y (IBUFFX2_RVT)    15.78      16.90 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/U32/Y (INVX1_RVT)       0.05      16.95 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_38_/p0/U5/Y (XOR2X1_RVT)
                                                          0.39      17.34 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_38_/p0/U4/Y (NAND2X0_RVT)
                                                          0.07      17.40 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_38_/p0/U1/Y (OAI22X1_RVT)
                                                          0.15      17.55 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_38_/sc1/U1/Y (XOR2X1_RVT)
                                                          0.20      17.75 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_38_/sc1/U3/Y (XOR2X1_RVT)
                                                          0.22      17.98 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_38_/U1/Y (XOR2X1_RVT)
                                                          0.20      18.18 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_38_/U2/Y (XOR2X1_RVT)
                                                          0.22      18.40 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_38_/U1/Y (XOR2X1_RVT)
                                                          0.20      18.60 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_38_/U3/Y (INVX0_RVT)
                                                          0.11      18.72 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_38_/U2/Y (XNOR3X1_RVT)
                                                          0.19      18.90 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_38_/U5/Y (INVX1_RVT)
                                                          0.12      19.02 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_38_/U7/Y (AO22X1_RVT)
                                                          0.15      19.17 r
  fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[34]/D (SDFFX1_RVT)
                                                          0.09      19.26 r
  data arrival time                                                 19.26

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[34]/CLK (SDFFX1_RVT)         10.35 r
  library setup time                                     -0.11      10.24
  data required time                                                10.24
  ------------------------------------------------------------------------------
  data required time                                                10.24
  data arrival time                                                -19.26
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -9.03


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[42]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[38]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[42]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[42]/Q (SDFFX1_RVT)     0.19       0.59 f
  fpu_mul/i_m4stg_frac/U155/Y (IBUFFX2_RVT)               0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/U41/Y (IBUFFX2_RVT)    15.78      16.90 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/U42/Y (INVX1_RVT)       0.05      16.95 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_42_/p0/U5/Y (XOR2X1_RVT)
                                                          0.39      17.34 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_42_/p0/U4/Y (NAND2X0_RVT)
                                                          0.07      17.40 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_42_/p0/U1/Y (OAI22X1_RVT)
                                                          0.15      17.55 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_42_/sc1/U1/Y (XOR2X1_RVT)
                                                          0.20      17.75 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_42_/sc1/U2/Y (XOR2X1_RVT)
                                                          0.22      17.98 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_42_/U1/Y (XOR2X1_RVT)
                                                          0.20      18.18 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_42_/U2/Y (XOR2X1_RVT)
                                                          0.22      18.40 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_42_/U7/Y (XOR2X1_RVT)
                                                          0.20      18.60 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_42_/U2/Y (INVX0_RVT)
                                                          0.11      18.72 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_42_/U1/Y (XNOR3X1_RVT)
                                                          0.19      18.90 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_42_/U4/Y (INVX1_RVT)
                                                          0.12      19.02 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_42_/U6/Y (AO22X1_RVT)
                                                          0.15      19.17 r
  fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[38]/D (SDFFX1_RVT)
                                                          0.09      19.26 r
  data arrival time                                                 19.26

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[38]/CLK (SDFFX1_RVT)         10.35 r
  library setup time                                     -0.11      10.24
  data required time                                                10.24
  ------------------------------------------------------------------------------
  data required time                                                10.24
  data arrival time                                                -19.26
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -9.03


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[63]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[63]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[63]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[63]/Q (SDFFX1_RVT)     0.19       0.59 f
  fpu_mul/i_m4stg_frac/U122/Y (IBUFFX2_RVT)               0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/U48/Y (IBUFFX2_RVT)    15.78      16.90 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/U49/Y (INVX1_RVT)       0.05      16.95 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_63_/p0/U5/Y (XOR2X1_RVT)
                                                          0.39      17.34 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_63_/p0/U4/Y (NAND2X0_RVT)
                                                          0.07      17.40 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_63_/p0/U1/Y (OAI22X1_RVT)
                                                          0.15      17.55 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_63_/sc1/U1/Y (XOR2X2_RVT)
                                                          0.19      17.74 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_63_/sc1/U2/Y (XOR2X1_RVT)
                                                          0.22      17.96 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_63_/U1/Y (XOR2X2_RVT)
                                                          0.19      18.16 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_63_/U2/Y (XOR2X1_RVT)
                                                          0.22      18.37 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_63_/U3/Y (XOR2X1_RVT)
                                                          0.20      18.58 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_63_/U5/Y (INVX0_RVT)
                                                          0.11      18.69 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_63_/U2/Y (XOR3X2_RVT)
                                                          0.17      18.85 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_63_/U4/Y (INVX1_RVT)
                                                          0.11      18.97 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_63_/U6/Y (XNOR2X1_RVT)
                                                          0.20      19.17 r
  fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[63]/D (SDFFX1_RVT)
                                                          0.09      19.26 r
  data arrival time                                                 19.26

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[63]/CLK (SDFFX1_RVT)         10.35 r
  library setup time                                     -0.12      10.23
  data required time                                                10.23
  ------------------------------------------------------------------------------
  data required time                                                10.23
  data arrival time                                                -19.26
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -9.02


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[45]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[41]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[45]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[45]/Q (SDFFX1_RVT)     0.19       0.59 f
  fpu_mul/i_m4stg_frac/U158/Y (IBUFFX2_RVT)               0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/U14/Y (IBUFFX2_RVT)    15.78      16.90 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/U15/Y (INVX1_RVT)       0.05      16.95 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_45_/p0/U2/Y (INVX0_RVT)
                                                          0.25      17.19 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_45_/p0/U3/Y (INVX1_RVT)
                                                          0.04      17.24 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_45_/p0/U7/Y (XOR2X1_RVT)
                                                          0.15      17.38 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_45_/p0/U6/Y (NAND2X0_RVT)
                                                          0.07      17.45 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_45_/p0/U1/Y (OAI22X2_RVT)
                                                          0.15      17.60 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_45_/sc1/U2/Y (XOR2X2_RVT)
                                                          0.20      17.80 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_45_/sc1/U1/Y (XOR2X2_RVT)
                                                          0.21      18.01 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_45_/U1/Y (XOR2X1_RVT)
                                                          0.19      18.20 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_45_/U2/Y (XOR2X1_RVT)
                                                          0.21      18.42 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_45_/U7/Y (XOR2X1_RVT)
                                                          0.19      18.61 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_45_/U3/Y (INVX0_RVT)
                                                          0.11      18.72 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_45_/U2/Y (XNOR3X2_RVT)
                                                          0.18      18.89 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_45_/U1/Y (INVX0_RVT)
                                                          0.13      19.02 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_45_/U6/Y (AO22X1_RVT)
                                                          0.15      19.17 r
  fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[41]/D (SDFFX1_RVT)
                                                          0.09      19.26 r
  data arrival time                                                 19.26

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[41]/CLK (SDFFX1_RVT)         10.35 r
  library setup time                                     -0.11      10.24
  data required time                                                10.24
  ------------------------------------------------------------------------------
  data required time                                                10.24
  data arrival time                                                -19.26
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -9.02


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[14]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[10]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[14]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[14]/Q (SDFFX1_RVT)     0.19       0.59 f
  fpu_mul/i_m4stg_frac/U137/Y (IBUFFX2_RVT)               0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/U33/Y (IBUFFX2_RVT)    15.78      16.90 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/U34/Y (INVX1_RVT)       0.05      16.95 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_14_/p0/U5/Y (XOR2X1_RVT)
                                                          0.39      17.34 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_14_/p0/U4/Y (NAND2X0_RVT)
                                                          0.07      17.40 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_14_/p0/U1/Y (OAI22X1_RVT)
                                                          0.15      17.55 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_14_/sc1/U1/Y (XOR2X1_RVT)
                                                          0.22      17.77 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_14_/sc1/U3/Y (XOR2X1_RVT)
                                                          0.23      17.99 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_14_/U1/Y (XOR2X1_RVT)
                                                          0.19      18.19 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_14_/U3/Y (XOR2X1_RVT)
                                                          0.22      18.40 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_14_/U1/Y (XOR2X1_RVT)
                                                          0.21      18.61 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_14_/U3/Y (INVX0_RVT)
                                                          0.11      18.72 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_14_/U2/Y (XNOR3X2_RVT)
                                                          0.18      18.90 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_14_/U4/Y (INVX1_RVT)
                                                          0.12      19.02 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_14_/U7/Y (AO22X1_RVT)
                                                          0.15      19.17 r
  fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[10]/D (SDFFX1_RVT)
                                                          0.09      19.26 r
  data arrival time                                                 19.26

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[10]/CLK (SDFFX1_RVT)         10.35 r
  library setup time                                     -0.11      10.24
  data required time                                                10.24
  ------------------------------------------------------------------------------
  data required time                                                10.24
  data arrival time                                                -19.26
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -9.02


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[42]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[39]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[42]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[42]/Q (SDFFX1_RVT)     0.19       0.59 f
  fpu_mul/i_m4stg_frac/U155/Y (IBUFFX2_RVT)               0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/U41/Y (IBUFFX2_RVT)    15.78      16.90 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/U42/Y (INVX1_RVT)       0.05      16.95 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_42_/p0/U5/Y (XOR2X1_RVT)
                                                          0.39      17.34 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_42_/p0/U4/Y (NAND2X0_RVT)
                                                          0.07      17.40 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_43_/p0/U1/Y (OAI22X1_RVT)
                                                          0.17      17.57 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_43_/sc1/U1/Y (XOR2X1_RVT)
                                                          0.20      17.77 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_43_/sc1/U2/Y (XOR2X1_RVT)
                                                          0.22      17.99 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_43_/U2/Y (XOR2X1_RVT)
                                                          0.20      18.20 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_43_/U3/Y (XOR2X1_RVT)
                                                          0.20      18.40 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_43_/U7/Y (XOR2X1_RVT)
                                                          0.20      18.60 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_43_/U2/Y (INVX0_RVT)
                                                          0.11      18.72 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_43_/U1/Y (XNOR3X1_RVT)
                                                          0.19      18.90 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_43_/U4/Y (INVX1_RVT)
                                                          0.12      19.02 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_43_/U6/Y (AO22X1_RVT)
                                                          0.15      19.17 r
  fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[39]/D (SDFFX1_RVT)
                                                          0.09      19.26 r
  data arrival time                                                 19.26

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[39]/CLK (SDFFX1_RVT)         10.35 r
  library setup time                                     -0.11      10.24
  data required time                                                10.24
  ------------------------------------------------------------------------------
  data required time                                                10.24
  data arrival time                                                -19.26
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -9.02


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[33]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[29]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[33]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[33]/Q (SDFFX1_RVT)     0.19       0.59 f
  fpu_mul/i_m4stg_frac/U147/Y (IBUFFX2_RVT)               0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/U6/Y (IBUFFX2_RVT)     15.78      16.90 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/U7/Y (INVX1_RVT)        0.05      16.95 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_33_/p0/U5/Y (XOR2X1_RVT)
                                                          0.39      17.34 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_33_/p0/U4/Y (NAND2X0_RVT)
                                                          0.07      17.40 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_33_/p0/U1/Y (OAI22X1_RVT)
                                                          0.15      17.55 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_33_/sc1/U1/Y (XOR2X1_RVT)
                                                          0.20      17.75 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_33_/sc1/U3/Y (XOR2X1_RVT)
                                                          0.22      17.98 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_33_/U1/Y (XOR2X1_RVT)
                                                          0.20      18.18 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_33_/U2/Y (XOR2X1_RVT)
                                                          0.22      18.40 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_33_/U1/Y (XOR2X1_RVT)
                                                          0.20      18.61 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_33_/U5/Y (INVX1_RVT)
                                                          0.11      18.72 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_33_/U2/Y (XNOR3X1_RVT)
                                                          0.18      18.90 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_33_/U4/Y (INVX1_RVT)
                                                          0.12      19.02 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_33_/U7/Y (AO22X1_RVT)
                                                          0.15      19.17 r
  fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[29]/D (SDFFX1_RVT)
                                                          0.09      19.26 r
  data arrival time                                                 19.26

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[29]/CLK (SDFFX1_RVT)         10.35 r
  library setup time                                     -0.11      10.24
  data required time                                                10.24
  ------------------------------------------------------------------------------
  data required time                                                10.24
  data arrival time                                                -19.26
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -9.02


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[38]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[37]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[38]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[38]/Q (SDFFX1_RVT)     0.19       0.59 f
  fpu_mul/i_m4stg_frac/U143/Y (IBUFFX2_RVT)               0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/U31/Y (IBUFFX2_RVT)    15.78      16.90 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/U32/Y (INVX1_RVT)       0.05      16.95 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_40_/p1/U5/Y (XOR2X1_RVT)
                                                          0.39      17.34 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_40_/p1/U4/Y (NAND2X0_RVT)
                                                          0.07      17.41 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_41_/p1/U1/Y (OAI22X1_RVT)
                                                          0.17      17.57 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_41_/sc1/U1/Y (XOR2X1_RVT)
                                                          0.20      17.77 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_41_/sc1/U2/Y (XOR2X1_RVT)
                                                          0.23      18.00 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_41_/U1/Y (XOR2X1_RVT)
                                                          0.21      18.21 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_41_/U2/Y (XOR2X1_RVT)
                                                          0.21      18.42 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_41_/U1/Y (XOR2X1_RVT)
                                                          0.19      18.61 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_41_/U2/Y (INVX1_RVT)
                                                          0.11      18.72 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_41_/U3/Y (XNOR3X2_RVT)
                                                          0.18      18.90 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_41_/U5/Y (INVX1_RVT)
                                                          0.12      19.02 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_41_/U7/Y (AO22X1_RVT)
                                                          0.15      19.17 r
  fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[37]/D (SDFFX1_RVT)
                                                          0.09      19.26 r
  data arrival time                                                 19.26

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[37]/CLK (SDFFX1_RVT)         10.35 r
  library setup time                                     -0.11      10.24
  data required time                                                10.24
  ------------------------------------------------------------------------------
  data required time                                                10.24
  data arrival time                                                -19.26
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -9.02


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[52]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[51]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[52]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[52]/Q (SDFFX1_RVT)     0.19       0.59 f
  fpu_mul/i_m4stg_frac/U160/Y (IBUFFX2_RVT)               0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/U35/Y (IBUFFX2_RVT)    15.78      16.90 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/U36/Y (INVX1_RVT)       0.05      16.95 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_54_/p1/U5/Y (XOR2X1_RVT)
                                                          0.39      17.34 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_54_/p1/U4/Y (NAND2X0_RVT)
                                                          0.07      17.41 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_55_/p1/U1/Y (OAI22X1_RVT)
                                                          0.17      17.57 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_55_/sc1/U3/Y (XOR2X1_RVT)
                                                          0.20      17.77 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_55_/sc1/U1/Y (XOR2X1_RVT)
                                                          0.23      18.00 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_55_/U1/Y (XOR2X1_RVT)
                                                          0.19      18.19 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_55_/U2/Y (XOR2X1_RVT)
                                                          0.23      18.42 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_55_/U7/Y (XOR2X1_RVT)
                                                          0.19      18.61 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_55_/U3/Y (INVX0_RVT)
                                                          0.11      18.71 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_55_/U1/Y (XNOR3X2_RVT)
                                                          0.18      18.89 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_55_/U2/Y (INVX0_RVT)
                                                          0.13      19.02 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_55_/U6/Y (AO22X1_RVT)
                                                          0.15      19.17 r
  fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[51]/D (SDFFX1_RVT)
                                                          0.09      19.26 r
  data arrival time                                                 19.26

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[51]/CLK (SDFFX1_RVT)         10.35 r
  library setup time                                     -0.11      10.24
  data required time                                                10.24
  ------------------------------------------------------------------------------
  data required time                                                10.24
  data arrival time                                                -19.26
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -9.02


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[2]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[12]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[2]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[2]/Q (SDFFX1_RVT)      0.19       0.59 f
  fpu_mul/i_m4stg_frac/U131/Y (IBUFFX2_RVT)               0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a1/I2/U19/Y (IBUFFX2_RVT)    15.87      16.99 f
  fpu_mul/i_m4stg_frac/ary1_a1/I2/U20/Y (INVX1_RVT)       0.05      17.03 r
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_4_/U1/Y (INVX0_RVT)
                                                          0.25      17.28 f
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_4_/U2/Y (INVX1_RVT)
                                                          0.05      17.33 r
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_4_/p1/U2/Y (XOR2X2_RVT)
                                                          0.14      17.46 f
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_4_/p1/U5/Y (NAND2X0_RVT)
                                                          0.06      17.52 r
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_4_/p1/U1/Y (OAI22X1_RVT)
                                                          0.15      17.68 f
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_4_/sc1/U2/Y (XOR2X2_RVT)
                                                          0.20      17.87 r
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_4_/sc1/U1/Y (XOR2X2_RVT)
                                                          0.22      18.09 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_16_/U1/Y (XOR2X2_RVT)
                                                          0.19      18.27 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_16_/U2/Y (XOR2X2_RVT)
                                                          0.20      18.48 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_16_/U3/Y (XOR2X2_RVT)
                                                          0.14      18.61 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_16_/U4/Y (INVX0_RVT)
                                                          0.10      18.71 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_16_/U2/Y (XNOR3X2_RVT)
                                                          0.18      18.89 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_16_/U1/Y (INVX0_RVT)
                                                          0.13      19.02 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_16_/U7/Y (AO22X1_RVT)
                                                          0.15      19.17 r
  fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[12]/D (SDFFX1_RVT)
                                                          0.09      19.26 r
  data arrival time                                                 19.26

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[12]/CLK (SDFFX1_RVT)         10.35 r
  library setup time                                     -0.11      10.24
  data required time                                                10.24
  ------------------------------------------------------------------------------
  data required time                                                10.24
  data arrival time                                                -19.26
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -9.02


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[60]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[56]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[60]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[60]/Q (SDFFX1_RVT)     0.19       0.59 f
  fpu_mul/i_m4stg_frac/U113/Y (IBUFFX2_RVT)               0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/U16/Y (IBUFFX2_RVT)    15.78      16.90 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/U17/Y (INVX1_RVT)       0.05      16.95 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_60_/p0/U1/Y (INVX0_RVT)
                                                          0.25      17.19 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_60_/p0/U3/Y (INVX1_RVT)
                                                          0.04      17.24 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_60_/p0/U7/Y (XOR2X1_RVT)
                                                          0.15      17.38 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_60_/p0/U6/Y (NAND2X0_RVT)
                                                          0.07      17.45 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_60_/p0/U2/Y (OAI22X2_RVT)
                                                          0.15      17.60 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_60_/sc1/U2/Y (XOR2X2_RVT)
                                                          0.20      17.80 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_60_/sc1/U1/Y (XOR2X2_RVT)
                                                          0.21      18.01 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_60_/U1/Y (XOR2X1_RVT)
                                                          0.19      18.20 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_60_/U2/Y (XOR2X1_RVT)
                                                          0.21      18.42 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_60_/U2/Y (XOR2X1_RVT)
                                                          0.19      18.61 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_60_/U1/Y (INVX0_RVT)
                                                          0.11      18.72 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_60_/U3/Y (XNOR3X2_RVT)
                                                          0.18      18.90 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_60_/U4/Y (INVX1_RVT)
                                                          0.12      19.02 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_60_/U7/Y (AO22X1_RVT)
                                                          0.15      19.17 r
  fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[56]/D (SDFFX1_RVT)
                                                          0.09      19.26 r
  data arrival time                                                 19.26

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[56]/CLK (SDFFX1_RVT)         10.35 r
  library setup time                                     -0.11      10.24
  data required time                                                10.24
  ------------------------------------------------------------------------------
  data required time                                                10.24
  data arrival time                                                -19.26
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -9.02


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[62]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[60]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[62]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[62]/Q (SDFFX1_RVT)     0.19       0.59 f
  fpu_mul/i_m4stg_frac/U120/Y (IBUFFX2_RVT)               0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/U28/Y (IBUFFX2_RVT)    15.78      16.90 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/U29/Y (INVX1_RVT)       0.05      16.95 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I2/p1_64_/U5/Y (XOR2X1_RVT)
                                                          0.39      17.34 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I2/p1_64_/U4/Y (NAND2X0_RVT)
                                                          0.07      17.41 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I2/p1_64_/U1/Y (OAI22X1_RVT)
                                                          0.16      17.57 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I2/sc1_64_/U1/Y (XOR2X1_RVT)
                                                          0.20      17.77 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I2/sc1_64_/U2/Y (XOR2X1_RVT)
                                                          0.23      18.00 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_64_/U1/Y (XOR2X1_RVT)
                                                          0.19      18.19 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_64_/U3/Y (XOR2X1_RVT)
                                                          0.23      18.42 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_64_/U1/Y (XOR2X1_RVT)
                                                          0.19      18.61 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_64_/U5/Y (INVX1_RVT)
                                                          0.11      18.72 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_64_/U3/Y (XNOR3X1_RVT)
                                                          0.18      18.90 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_64_/U2/Y (INVX1_RVT)
                                                          0.12      19.02 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_64_/U7/Y (AO22X1_RVT)
                                                          0.15      19.17 r
  fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[60]/D (SDFFX1_RVT)
                                                          0.09      19.26 r
  data arrival time                                                 19.26

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[60]/CLK (SDFFX1_RVT)         10.35 r
  library setup time                                     -0.11      10.24
  data required time                                                10.24
  ------------------------------------------------------------------------------
  data required time                                                10.24
  data arrival time                                                -19.26
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -9.02


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[8]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[19]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[8]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[8]/Q (SDFFX1_RVT)      0.19       0.59 f
  fpu_mul/i_m4stg_frac/U124/Y (IBUFFX2_RVT)               0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a1/I2/U21/Y (IBUFFX2_RVT)    15.87      16.99 f
  fpu_mul/i_m4stg_frac/ary1_a1/I2/U22/Y (INVX1_RVT)       0.05      17.04 r
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_10_/p1/U5/Y (XOR2X1_RVT)
                                                          0.39      17.42 f
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_10_/p1/U4/Y (NAND2X0_RVT)
                                                          0.07      17.49 r
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_11_/p1/U1/Y (OAI22X2_RVT)
                                                          0.17      17.66 f
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_11_/sc1/U1/Y (XOR2X2_RVT)
                                                          0.19      17.85 r
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_11_/sc1/U2/Y (XOR2X1_RVT)
                                                          0.22      18.07 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_23_/U2/Y (XOR2X2_RVT)
                                                          0.19      18.27 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_23_/U1/Y (XOR2X2_RVT)
                                                          0.21      18.48 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_23_/U3/Y (XOR2X2_RVT)
                                                          0.14      18.62 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_23_/U5/Y (INVX1_RVT)
                                                          0.10      18.72 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_23_/U1/Y (XNOR3X2_RVT)
                                                          0.17      18.89 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_23_/U2/Y (INVX1_RVT)
                                                          0.12      19.02 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_23_/U7/Y (AO22X1_RVT)
                                                          0.15      19.17 r
  fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[19]/D (SDFFX1_RVT)
                                                          0.09      19.26 r
  data arrival time                                                 19.26

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[19]/CLK (SDFFX1_RVT)         10.35 r
  library setup time                                     -0.11      10.24
  data required time                                                10.24
  ------------------------------------------------------------------------------
  data required time                                                10.24
  data arrival time                                                -19.26
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -9.02


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[63]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[61]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[63]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[63]/Q (SDFFX1_RVT)     0.19       0.59 f
  fpu_mul/i_m4stg_frac/U122/Y (IBUFFX2_RVT)               0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/U48/Y (IBUFFX2_RVT)    15.78      16.90 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/U49/Y (INVX1_RVT)       0.05      16.95 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I2/p1_65_/U5/Y (XOR2X1_RVT)
                                                          0.39      17.34 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I2/p1_65_/U4/Y (NAND2X0_RVT)
                                                          0.07      17.41 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I2/p1_65_/U1/Y (OAI22X1_RVT)
                                                          0.16      17.57 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I2/sc1_65_/U1/Y (XOR2X1_RVT)
                                                          0.20      17.77 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I2/sc1_65_/U2/Y (XOR2X1_RVT)
                                                          0.23      18.00 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_65_/U1/Y (XOR2X1_RVT)
                                                          0.19      18.19 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_65_/U2/Y (XOR2X1_RVT)
                                                          0.23      18.42 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_65_/U1/Y (XOR2X1_RVT)
                                                          0.19      18.61 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_65_/U5/Y (INVX1_RVT)
                                                          0.11      18.72 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_65_/U3/Y (XNOR3X1_RVT)
                                                          0.18      18.90 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_65_/U2/Y (INVX1_RVT)
                                                          0.12      19.02 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_65_/U7/Y (AO22X1_RVT)
                                                          0.15      19.17 r
  fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[61]/D (SDFFX1_RVT)
                                                          0.09      19.26 r
  data arrival time                                                 19.26

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[61]/CLK (SDFFX1_RVT)         10.35 r
  library setup time                                     -0.11      10.24
  data required time                                                10.24
  ------------------------------------------------------------------------------
  data required time                                                10.24
  data arrival time                                                -19.26
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -9.02


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[63]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[62]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[63]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[63]/Q (SDFFX1_RVT)     0.19       0.59 f
  fpu_mul/i_m4stg_frac/U123/Y (IBUFFX2_RVT)               0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/U4/Y (IBUFFX2_RVT)     15.78      16.90 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/U5/Y (INVX0_RVT)        0.04      16.94 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I2/U2/Y (IBUFFX2_RVT)
                                                          0.14      17.09 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I2/U3/Y (INVX1_RVT)     0.05      17.13 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I2/p1_65_/U6/Y (XOR2X1_RVT)
                                                          0.24      17.37 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I2/p1_65_/U5/Y (NAND2X0_RVT)
                                                          0.11      17.48 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I2/p1_66_/U1/Y (OAI22X1_RVT)
                                                          0.12      17.60 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I2/sc1_66_/U3/Y (XOR2X1_RVT)
                                                          0.20      17.80 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I2/sc1_66_/U1/Y (XOR2X1_RVT)
                                                          0.23      18.03 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_66_/U1/Y (XOR2X1_RVT)
                                                          0.19      18.22 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_66_/U2/Y (XOR2X1_RVT)
                                                          0.23      18.45 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_66_/U5/Y (XOR2X2_RVT)
                                                          0.19      18.64 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_66_/U4/Y (INVX1_RVT)
                                                          0.11      18.75 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_66_/U2/Y (XOR3X2_RVT)
                                                          0.16      18.91 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_66_/U3/Y (INVX1_RVT)
                                                          0.11      19.02 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_66_/U8/Y (AO22X1_RVT)
                                                          0.15      19.17 r
  fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[62]/D (SDFFX1_RVT)
                                                          0.09      19.26 r
  data arrival time                                                 19.26

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[62]/CLK (SDFFX1_RVT)         10.35 r
  library setup time                                     -0.11      10.24
  data required time                                                10.24
  ------------------------------------------------------------------------------
  data required time                                                10.24
  data arrival time                                                -19.26
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -9.02


  Startpoint: fpu_mul/fpu_mul_ctl/i_m1stg_dblop/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/fpu_mul_ctl/i_m2stg_ld0_1/q_reg[4]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/fpu_mul_ctl/i_m1stg_dblop/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/fpu_mul_ctl/i_m1stg_dblop/q_reg[0]/Q (DFFX1_RVT)
                                                          0.19       0.59 f
  fpu_mul/fpu_mul_frac_dp/U681/Y (IBUFFX2_RVT)            1.15       1.75 r
  fpu_mul/fpu_mul_frac_dp/U129/Y (IBUFFX2_RVT)            1.67       3.42 f
  fpu_mul/fpu_mul_frac_dp/U634/Y (AO22X2_RVT)             4.35       7.77 f
  fpu_mul/fpu_mul_frac_dp/i_m1stg_ld0_1/i_fpu_cnt_lead0_lvl1_52_49/U4/Y (OR2X1_RVT)
                                                          0.12       7.89 f
  fpu_mul/fpu_mul_frac_dp/i_m1stg_ld0_1/i_fpu_cnt_lead0_lvl1_52_49/U1/Y (NOR3X0_RVT)
                                                          0.18       8.07 r
  fpu_mul/fpu_mul_frac_dp/i_m1stg_ld0_1/i_fpu_cnt_lead0_lvl2_52_45/U4/Y (AND2X1_RVT)
                                                          0.48       8.56 r
  fpu_mul/fpu_mul_frac_dp/i_m1stg_ld0_1/i_fpu_cnt_lead0_lvl3_52_37/U5/Y (AND2X1_RVT)
                                                          0.69       9.24 r
  fpu_mul/fpu_mul_frac_dp/i_m1stg_ld0_1/i_fpu_cnt_lead0_lvl4_52_21/U2/Y (AND2X1_RVT)
                                                          0.97      10.21 r
  fpu_mul/fpu_mul_frac_dp/i_m1stg_ld0_1/U2/Y (IBUFFX2_RVT)
                                                          8.37      18.58 f
  fpu_mul/fpu_mul_frac_dp/i_m1stg_ld0_1/U4/Y (AO22X2_RVT)
                                                          0.50      19.08 f
  fpu_mul/fpu_mul_ctl/U184/Y (AND2X1_RVT)                 0.16      19.24 f
  fpu_mul/fpu_mul_ctl/i_m2stg_ld0_1/U8/Y (AO222X1_RVT)
                                                          0.09      19.33 f
  fpu_mul/fpu_mul_ctl/i_m2stg_ld0_1/q_reg[4]/D (DFFX1_RVT)
                                                          0.01      19.35 f
  data arrival time                                                 19.35

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_mul/fpu_mul_ctl/i_m2stg_ld0_1/q_reg[4]/CLK (DFFX1_RVT)        10.35 r
  library setup time                                     -0.03      10.32
  data required time                                                10.32
  ------------------------------------------------------------------------------
  data required time                                                10.32
  data arrival time                                                -19.35
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -9.02


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[8]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[17]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[8]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[8]/Q (SDFFX1_RVT)      0.19       0.59 f
  fpu_mul/i_m4stg_frac/U125/Y (IBUFFX2_RVT)               0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a0/I2/U2/Y (IBUFFX2_RVT)     15.87      16.99 f
  fpu_mul/i_m4stg_frac/ary1_a0/I2/U3/Y (INVX1_RVT)        0.05      17.03 r
  fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_8_/p0/U1/Y (NBUFFX2_RVT)
                                                          0.27      17.30 r
  fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_8_/p0/U6/Y (XOR2X1_RVT)
                                                          0.15      17.44 f
  fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_8_/p0/U5/Y (NAND2X0_RVT)
                                                          0.07      17.51 r
  fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_9_/p0/U1/Y (OAI22X2_RVT)
                                                          0.17      17.68 f
  fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_9_/sc1/U2/Y (XOR2X2_RVT)
                                                          0.19      17.87 r
  fpu_mul/i_m4stg_frac/ary1_a0/I2/I1_9_/sc1/U1/Y (XOR2X2_RVT)
                                                          0.19      18.06 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc2_2_21_/U1/Y (XOR2X1_RVT)
                                                          0.20      18.26 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc2_2_21_/U2/Y (XOR2X2_RVT)
                                                          0.21      18.47 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_21_/U4/Y (XOR2X2_RVT)
                                                          0.13      18.60 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_21_/U1/Y (INVX1_RVT)
                                                          0.11      18.71 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_21_/U3/Y (XNOR3X2_RVT)
                                                          0.18      18.89 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_21_/U2/Y (INVX0_RVT)
                                                          0.13      19.02 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_21_/U7/Y (AO22X1_RVT)
                                                          0.15      19.17 r
  fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[17]/D (SDFFX1_RVT)
                                                          0.09      19.26 r
  data arrival time                                                 19.26

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[17]/CLK (SDFFX1_RVT)         10.35 r
  library setup time                                     -0.11      10.24
  data required time                                                10.24
  ------------------------------------------------------------------------------
  data required time                                                10.24
  data arrival time                                                -19.26
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -9.02


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[6]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[8]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[6]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[6]/Q (SDFFX1_RVT)      0.19       0.59 f
  fpu_mul/i_m4stg_frac/U128/Y (IBUFFX2_RVT)               0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a1/I1/U11/Y (IBUFFX2_RVT)    15.87      16.99 f
  fpu_mul/i_m4stg_frac/ary1_a1/I1/U12/Y (INVX1_RVT)       0.05      17.04 r
  fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_6_/p0/U5/Y (XOR2X1_RVT)
                                                          0.39      17.42 f
  fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_6_/p0/U4/Y (NAND2X0_RVT)
                                                          0.07      17.49 r
  fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_6_/p0/U1/Y (OAI22X1_RVT)
                                                          0.15      17.64 f
  fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_6_/sc1/U1/Y (XOR2X2_RVT)
                                                          0.20      17.84 r
  fpu_mul/i_m4stg_frac/ary1_a1/I1/I1_6_/sc1/U3/Y (XOR2X1_RVT)
                                                          0.21      18.05 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_12_/U1/Y (XOR2X1_RVT)
                                                          0.19      18.25 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_12_/U2/Y (XOR2X1_RVT)
                                                          0.23      18.47 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_12_/U2/Y (XOR2X2_RVT)
                                                          0.14      18.61 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_12_/U1/Y (INVX1_RVT)
                                                          0.10      18.72 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_12_/U3/Y (XNOR3X2_RVT)
                                                          0.17      18.89 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_12_/U4/Y (INVX0_RVT)
                                                          0.13      19.02 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_12_/U7/Y (AO22X1_RVT)
                                                          0.15      19.17 r
  fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[8]/D (SDFFX1_RVT)
                                                          0.09      19.26 r
  data arrival time                                                 19.26

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[8]/CLK (SDFFX1_RVT)          10.35 r
  library setup time                                     -0.11      10.24
  data required time                                                10.24
  ------------------------------------------------------------------------------
  data required time                                                10.24
  data arrival time                                                -19.26
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -9.02


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[8]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[16]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[8]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[8]/Q (SDFFX1_RVT)      0.19       0.59 f
  fpu_mul/i_m4stg_frac/U124/Y (IBUFFX2_RVT)               0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a1/I2/U21/Y (IBUFFX2_RVT)    15.87      16.99 f
  fpu_mul/i_m4stg_frac/ary1_a1/I2/U22/Y (INVX1_RVT)       0.05      17.04 r
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_8_/p0/U5/Y (XOR2X1_RVT)
                                                          0.39      17.42 f
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_8_/p0/U4/Y (NAND2X0_RVT)
                                                          0.07      17.49 r
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_8_/p0/U1/Y (OAI22X1_RVT)
                                                          0.15      17.64 f
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_8_/sc1/U1/Y (XOR2X1_RVT)
                                                          0.21      17.86 r
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_8_/sc1/U2/Y (XOR2X1_RVT)
                                                          0.22      18.07 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_20_/U1/Y (XOR2X2_RVT)
                                                          0.19      18.26 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_20_/U2/Y (XOR2X1_RVT)
                                                          0.21      18.47 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_20_/U3/Y (XOR2X2_RVT)
                                                          0.14      18.61 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_20_/U1/Y (INVX0_RVT)
                                                          0.10      18.72 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_20_/U2/Y (XNOR3X2_RVT)
                                                          0.18      18.89 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_20_/U4/Y (INVX1_RVT)
                                                          0.12      19.02 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_20_/U7/Y (AO22X1_RVT)
                                                          0.15      19.17 r
  fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[16]/D (SDFFX1_RVT)
                                                          0.09      19.26 r
  data arrival time                                                 19.26

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[16]/CLK (SDFFX1_RVT)         10.35 r
  library setup time                                     -0.11      10.24
  data required time                                                10.24
  ------------------------------------------------------------------------------
  data required time                                                10.24
  data arrival time                                                -19.26
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -9.02


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[26]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[27]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[26]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[26]/Q (SDFFX1_RVT)     0.19       0.59 f
  fpu_mul/i_m4stg_frac/U149/Y (IBUFFX2_RVT)               0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/U3/Y (DELLN1X2_RVT)    15.81      16.93 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_26_/p0/U5/Y (XOR2X1_RVT)
                                                          0.39      17.32 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_26_/p0/U4/Y (NAND2X0_RVT)
                                                          0.07      17.38 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_27_/p0/U1/Y (OAI22X2_RVT)
                                                          0.16      17.55 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_27_/sc1/U2/Y (XOR2X2_RVT)
                                                          0.20      17.75 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_27_/sc1/U1/Y (XOR2X1_RVT)
                                                          0.21      17.96 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_27_/U1/Y (XOR2X2_RVT)
                                                          0.19      18.15 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_27_/U3/Y (XOR2X1_RVT)
                                                          0.21      18.36 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_27_/U2/Y (XOR2X2_RVT)
                                                          0.19      18.55 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_27_/U1/Y (INVX1_RVT)
                                                          0.10      18.66 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_27_/U4/Y (XNOR3X2_RVT)
                                                          0.17      18.83 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_27_/U3/Y (INVX1_RVT)
                                                          0.12      18.96 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_27_/U5/Y (XNOR2X1_RVT)
                                                          0.21      19.17 r
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[27]/D (SDFFX1_RVT)
                                                          0.09      19.25 r
  data arrival time                                                 19.25

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[27]/CLK (SDFFX1_RVT)         10.35 r
  library setup time                                     -0.12      10.23
  data required time                                                10.23
  ------------------------------------------------------------------------------
  data required time                                                10.23
  data arrival time                                                -19.25
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -9.02


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[18]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[15]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[18]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[18]/Q (SDFFX1_RVT)     0.19       0.59 f
  fpu_mul/i_m4stg_frac/U140/Y (IBUFFX2_RVT)               0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/U18/Y (IBUFFX2_RVT)    15.78      16.90 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/U19/Y (INVX1_RVT)       0.05      16.95 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_18_/p0/U2/Y (INVX0_RVT)
                                                          0.25      17.19 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_18_/p0/U3/Y (INVX1_RVT)
                                                          0.04      17.24 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_18_/p0/U7/Y (XOR2X1_RVT)
                                                          0.15      17.38 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_18_/p0/U6/Y (NAND2X0_RVT)
                                                          0.07      17.45 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_19_/p0/U1/Y (OAI22X2_RVT)
                                                          0.16      17.61 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_19_/sc1/U2/Y (XOR2X2_RVT)
                                                          0.20      17.81 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_19_/sc1/U1/Y (XOR2X2_RVT)
                                                          0.22      18.03 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_19_/U2/Y (XOR2X2_RVT)
                                                          0.19      18.22 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_19_/U1/Y (XOR2X2_RVT)
                                                          0.20      18.42 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_19_/U1/Y (XOR2X2_RVT)
                                                          0.19      18.61 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_19_/U4/Y (INVX0_RVT)
                                                          0.10      18.71 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_19_/U3/Y (XNOR3X2_RVT)
                                                          0.18      18.89 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_19_/U2/Y (INVX0_RVT)
                                                          0.13      19.01 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_19_/U7/Y (AO22X1_RVT)
                                                          0.15      19.17 r
  fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[15]/D (SDFFX1_RVT)
                                                          0.09      19.25 r
  data arrival time                                                 19.25

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[15]/CLK (SDFFX1_RVT)         10.35 r
  library setup time                                     -0.11      10.24
  data required time                                                10.24
  ------------------------------------------------------------------------------
  data required time                                                10.24
  data arrival time                                                -19.25
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -9.02


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[24]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[23]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[24]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[24]/Q (SDFFX1_RVT)     0.19       0.59 f
  fpu_mul/i_m4stg_frac/U151/Y (IBUFFX2_RVT)               0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/U39/Y (IBUFFX2_RVT)    15.78      16.90 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/U40/Y (INVX1_RVT)       0.05      16.95 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_26_/p1/U5/Y (XOR2X1_RVT)
                                                          0.39      17.34 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_26_/p1/U4/Y (NAND2X0_RVT)
                                                          0.07      17.40 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_27_/p1/U1/Y (OAI22X1_RVT)
                                                          0.17      17.57 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_27_/sc1/U1/Y (XOR2X1_RVT)
                                                          0.20      17.77 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_27_/sc1/U2/Y (XOR2X1_RVT)
                                                          0.23      17.99 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_27_/U1/Y (XOR2X1_RVT)
                                                          0.19      18.19 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_27_/U2/Y (XOR2X1_RVT)
                                                          0.23      18.41 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_27_/U2/Y (XOR2X1_RVT)
                                                          0.19      18.61 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_27_/U3/Y (INVX0_RVT)
                                                          0.11      18.71 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_27_/U1/Y (XNOR3X1_RVT)
                                                          0.18      18.90 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_27_/U5/Y (INVX1_RVT)
                                                          0.12      19.02 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_27_/U7/Y (AO22X1_RVT)
                                                          0.15      19.17 r
  fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[23]/D (SDFFX1_RVT)
                                                          0.09      19.25 r
  data arrival time                                                 19.25

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[23]/CLK (SDFFX1_RVT)         10.35 r
  library setup time                                     -0.11      10.24
  data required time                                                10.24
  ------------------------------------------------------------------------------
  data required time                                                10.24
  data arrival time                                                -19.25
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -9.02


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[45]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[49]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[45]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[45]/Q (SDFFX1_RVT)     0.19       0.59 f
  fpu_mul/i_m4stg_frac/U158/Y (IBUFFX2_RVT)               0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/U14/Y (IBUFFX2_RVT)    15.78      16.90 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/U15/Y (INVX1_RVT)       0.05      16.95 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_47_/p1/U5/Y (XOR2X1_RVT)
                                                          0.35      17.30 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_47_/p1/U4/Y (NAND2X0_RVT)
                                                          0.07      17.36 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_48_/p1/U1/Y (OAI22X1_RVT)
                                                          0.17      17.53 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_48_/sc1/U1/Y (XOR2X1_RVT)
                                                          0.20      17.73 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I1_48_/sc1/U3/Y (AO22X1_RVT)
                                                          0.17      17.90 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_49_/U1/Y (XOR2X1_RVT)
                                                          0.21      18.11 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_49_/U2/Y (XOR2X1_RVT)
                                                          0.22      18.33 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_49_/U1/Y (XOR2X1_RVT)
                                                          0.20      18.53 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_49_/U3/Y (INVX0_RVT)
                                                          0.11      18.65 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_49_/U2/Y (XNOR3X1_RVT)
                                                          0.20      18.85 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_49_/U5/Y (INVX1_RVT)
                                                          0.11      18.96 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_49_/U4/Y (XNOR2X1_RVT)
                                                          0.21      19.16 r
  fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[49]/D (SDFFX1_RVT)
                                                          0.09      19.25 r
  data arrival time                                                 19.25

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_mul/i_m4stg_frac/a0sum_dff/q_reg[49]/CLK (SDFFX1_RVT)         10.35 r
  library setup time                                     -0.12      10.23
  data required time                                                10.23
  ------------------------------------------------------------------------------
  data required time                                                10.23
  data arrival time                                                -19.25
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -9.02


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[30]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[26]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[30]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[30]/Q (SDFFX1_RVT)     0.19       0.59 f
  fpu_mul/i_m4stg_frac/U144/Y (IBUFFX2_RVT)               0.47       1.06 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/U31/Y (IBUFFX2_RVT)    15.87      16.93 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/U32/Y (INVX1_RVT)       0.05      16.98 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_30_/p0/U5/Y (XOR2X1_RVT)
                                                          0.39      17.37 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_30_/p0/U4/Y (NAND2X0_RVT)
                                                          0.07      17.44 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_30_/p0/U1/Y (OAI22X2_RVT)
                                                          0.15      17.59 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_30_/sc1/U1/Y (XOR2X2_RVT)
                                                          0.20      17.79 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I1_30_/sc1/U3/Y (XOR2X1_RVT)
                                                          0.22      18.02 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_30_/U2/Y (XOR2X2_RVT)
                                                          0.19      18.21 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_30_/U1/Y (XOR2X2_RVT)
                                                          0.22      18.42 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_30_/U1/Y (XOR2X2_RVT)
                                                          0.19      18.61 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_30_/U4/Y (INVX0_RVT)
                                                          0.10      18.71 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_30_/U3/Y (XNOR3X2_RVT)
                                                          0.18      18.89 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_30_/U2/Y (INVX1_RVT)
                                                          0.12      19.01 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_30_/U7/Y (AO22X1_RVT)
                                                          0.15      19.17 r
  fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[26]/D (SDFFX1_RVT)
                                                          0.09      19.25 r
  data arrival time                                                 19.25

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[26]/CLK (SDFFX1_RVT)         10.35 r
  library setup time                                     -0.11      10.24
  data required time                                                10.24
  ------------------------------------------------------------------------------
  data required time                                                10.24
  data arrival time                                                -19.25
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -9.02


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[63]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[62]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[63]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[63]/Q (SDFFX1_RVT)     0.19       0.59 f
  fpu_mul/i_m4stg_frac/U122/Y (IBUFFX2_RVT)               0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/U48/Y (IBUFFX2_RVT)    15.78      16.90 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/U49/Y (INVX1_RVT)       0.05      16.95 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I2/p1_65_/U5/Y (XOR2X1_RVT)
                                                          0.39      17.34 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I2/p1_65_/U4/Y (NAND2X0_RVT)
                                                          0.07      17.41 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I2/p1_66_/U1/Y (OAI22X2_RVT)
                                                          0.18      17.59 f
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I2/sc1_66_/U1/Y (XOR2X2_RVT)
                                                          0.19      17.79 r
  fpu_mul/i_m4stg_frac/ary1_a0/I0/I2/sc1_66_/U2/Y (XOR2X2_RVT)
                                                          0.22      18.00 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_66_/U2/Y (XOR2X2_RVT)
                                                          0.18      18.19 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc2_1_66_/U1/Y (XOR2X2_RVT)
                                                          0.21      18.39 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_66_/U3/Y (XOR2X1_RVT)
                                                          0.20      18.59 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_66_/U2/Y (INVX0_RVT)
                                                          0.11      18.71 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_66_/U1/Y (XNOR3X2_RVT)
                                                          0.18      18.89 f
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_66_/U4/Y (INVX0_RVT)
                                                          0.13      19.01 r
  fpu_mul/i_m4stg_frac/ary1_a0/sc3_66_/U7/Y (AO22X1_RVT)
                                                          0.15      19.17 r
  fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[62]/D (SDFFX1_RVT)
                                                          0.09      19.25 r
  data arrival time                                                 19.25

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_mul/i_m4stg_frac/a0cot_dff/q_reg[62]/CLK (SDFFX1_RVT)         10.35 r
  library setup time                                     -0.11      10.24
  data required time                                                10.24
  ------------------------------------------------------------------------------
  data required time                                                10.24
  data arrival time                                                -19.25
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -9.02


  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[63]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[63]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[63]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[63]/Q (SDFFX1_RVT)     0.19       0.59 f
  fpu_mul/i_m4stg_frac/U123/Y (IBUFFX2_RVT)               0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/U4/Y (IBUFFX2_RVT)     15.78      16.90 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/U5/Y (INVX0_RVT)        0.04      16.94 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I2/U2/Y (IBUFFX2_RVT)
                                                          0.14      17.09 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I2/U3/Y (INVX1_RVT)     0.05      17.13 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I2/p1_65_/U6/Y (XOR2X1_RVT)
                                                          0.24      17.37 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I2/p1_65_/U5/Y (NAND2X0_RVT)
                                                          0.11      17.48 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I2/p1_66_/U1/Y (OAI22X1_RVT)
                                                          0.12      17.60 f
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I2/sc1_66_/U3/Y (XOR2X1_RVT)
                                                          0.20      17.80 r
  fpu_mul/i_m4stg_frac/ary1_a1/I0/I2/sc1_66_/U2/Y (AO22X1_RVT)
                                                          0.17      17.97 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_67_/U3/Y (XOR2X1_RVT)
                                                          0.21      18.18 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_1_67_/U1/Y (XOR2X1_RVT)
                                                          0.23      18.41 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_67_/U3/Y (XOR2X2_RVT)
                                                          0.20      18.60 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_67_/U5/Y (INVX1_RVT)
                                                          0.11      18.71 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_67_/U2/Y (XNOR3X2_RVT)
                                                          0.18      18.89 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_67_/U1/Y (INVX1_RVT)
                                                          0.12      19.01 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_67_/U6/Y (AO22X1_RVT)
                                                          0.15      19.17 r
  fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[63]/D (SDFFX1_RVT)
                                                          0.09      19.25 r
  data arrival time                                                 19.25

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_mul/i_m4stg_frac/a1cot_dff/q_reg[63]/CLK (SDFFX1_RVT)         10.35 r
  library setup time                                     -0.11      10.24
  data required time                                                10.24
  ------------------------------------------------------------------------------
  data required time                                                10.24
  data arrival time                                                -19.25
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -9.02


1
****************************************
Report : timing
	-path_type full
	-delay_type max
	-slack_lesser_than 100.00
	-max_paths 100
	-sort_by slack
Design : fpu
Version: L-2016.06-SP3-1
Date   : Mon Apr 15 23:31:35 2019
****************************************


  Startpoint: cluster_header/I0/dbginit_repeater/syncff/i0/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: so (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  cluster_header/I0/dbginit_repeater/syncff/i0/q_reg/CLK (SDFFASRSX1_RVT)
                                                          0.00       0.40 r
  cluster_header/I0/dbginit_repeater/syncff/i0/q_reg/Q (SDFFASRSX1_RVT)
                                                          0.29       0.69 f
  cluster_header/I0/dbginit_repeater/syncff/i0/U4/Y (OR2X1_RVT)
                                                          0.08       0.78 f
  test_stub/U7/Y (AO22X1_RVT)                             0.15       0.93 f
  so (out)                                                0.07       1.00 f
  data arrival time                                                  1.00

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  output external delay                                  -2.00       8.35
  data required time                                                 8.35
  ------------------------------------------------------------------------------
  data required time                                                 8.35
  data arrival time                                                 -1.00
  ------------------------------------------------------------------------------
  slack (MET)                                                        7.35


  Startpoint: fpu_out/fpu_out_ctl/i_fp_cpx_req_cq/q_reg[7]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fp_cpx_req_cq[7]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_ctl/i_fp_cpx_req_cq/q_reg[7]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_ctl/i_fp_cpx_req_cq/q_reg[7]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_req_cq[7] (out)                                  0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  output external delay                                  -2.00       8.35
  data required time                                                 8.35
  ------------------------------------------------------------------------------
  data required time                                                 8.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                        7.70


  Startpoint: fpu_out/fpu_out_ctl/i_fp_cpx_req_cq/q_reg[6]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fp_cpx_req_cq[6]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_ctl/i_fp_cpx_req_cq/q_reg[6]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_ctl/i_fp_cpx_req_cq/q_reg[6]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_req_cq[6] (out)                                  0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  output external delay                                  -2.00       8.35
  data required time                                                 8.35
  ------------------------------------------------------------------------------
  data required time                                                 8.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                        7.70


  Startpoint: fpu_out/fpu_out_ctl/i_fp_cpx_req_cq/q_reg[5]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fp_cpx_req_cq[5]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_ctl/i_fp_cpx_req_cq/q_reg[5]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_ctl/i_fp_cpx_req_cq/q_reg[5]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_req_cq[5] (out)                                  0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  output external delay                                  -2.00       8.35
  data required time                                                 8.35
  ------------------------------------------------------------------------------
  data required time                                                 8.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                        7.70


  Startpoint: fpu_out/fpu_out_ctl/i_fp_cpx_req_cq/q_reg[4]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fp_cpx_req_cq[4]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_ctl/i_fp_cpx_req_cq/q_reg[4]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_ctl/i_fp_cpx_req_cq/q_reg[4]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_req_cq[4] (out)                                  0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  output external delay                                  -2.00       8.35
  data required time                                                 8.35
  ------------------------------------------------------------------------------
  data required time                                                 8.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                        7.70


  Startpoint: fpu_out/fpu_out_ctl/i_fp_cpx_req_cq/q_reg[3]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fp_cpx_req_cq[3]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_ctl/i_fp_cpx_req_cq/q_reg[3]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_ctl/i_fp_cpx_req_cq/q_reg[3]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_req_cq[3] (out)                                  0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  output external delay                                  -2.00       8.35
  data required time                                                 8.35
  ------------------------------------------------------------------------------
  data required time                                                 8.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                        7.70


  Startpoint: fpu_out/fpu_out_ctl/i_fp_cpx_req_cq/q_reg[2]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fp_cpx_req_cq[2]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_ctl/i_fp_cpx_req_cq/q_reg[2]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_ctl/i_fp_cpx_req_cq/q_reg[2]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_req_cq[2] (out)                                  0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  output external delay                                  -2.00       8.35
  data required time                                                 8.35
  ------------------------------------------------------------------------------
  data required time                                                 8.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                        7.70


  Startpoint: fpu_out/fpu_out_ctl/i_fp_cpx_req_cq/q_reg[1]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fp_cpx_req_cq[1]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_ctl/i_fp_cpx_req_cq/q_reg[1]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_ctl/i_fp_cpx_req_cq/q_reg[1]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_req_cq[1] (out)                                  0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  output external delay                                  -2.00       8.35
  data required time                                                 8.35
  ------------------------------------------------------------------------------
  data required time                                                 8.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                        7.70


  Startpoint: fpu_out/fpu_out_ctl/i_fp_cpx_req_cq/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fp_cpx_req_cq[0]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_ctl/i_fp_cpx_req_cq/q_reg[0]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_ctl/i_fp_cpx_req_cq/q_reg[0]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_req_cq[0] (out)                                  0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  output external delay                                  -2.00       8.35
  data required time                                                 8.35
  ------------------------------------------------------------------------------
  data required time                                                 8.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                        7.70


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_84_77/q_reg[7]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fp_cpx_data_ca[144]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_84_77/q_reg[7]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_84_77/q_reg[7]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_data_ca[144] (out)                               0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  output external delay                                  -2.00       8.35
  data required time                                                 8.35
  ------------------------------------------------------------------------------
  data required time                                                 8.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                        7.70


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_84_77/q_reg[6]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fp_cpx_data_ca[143]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_84_77/q_reg[6]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_84_77/q_reg[6]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_data_ca[143] (out)                               0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  output external delay                                  -2.00       8.35
  data required time                                                 8.35
  ------------------------------------------------------------------------------
  data required time                                                 8.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                        7.70


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_84_77/q_reg[5]/CLK
               (internal path startpoint clocked by ideal_clock1)
  Endpoint: fp_cpx_data_ca[142]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_84_77/q_reg[5]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_84_77/q_reg[5]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_data_ca[142] (out)                               0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  output external delay                                  -2.00       8.35
  data required time                                                 8.35
  ------------------------------------------------------------------------------
  data required time                                                 8.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                        7.70


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_84_77/q_reg[4]/CLK
               (internal path startpoint clocked by ideal_clock1)
  Endpoint: fp_cpx_data_ca[141]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_84_77/q_reg[4]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_84_77/q_reg[4]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_data_ca[141] (out)                               0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  output external delay                                  -2.00       8.35
  data required time                                                 8.35
  ------------------------------------------------------------------------------
  data required time                                                 8.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                        7.70


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_84_77/q_reg[3]/CLK
               (internal path startpoint clocked by ideal_clock1)
  Endpoint: fp_cpx_data_ca[140]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_84_77/q_reg[3]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_84_77/q_reg[3]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_data_ca[140] (out)                               0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  output external delay                                  -2.00       8.35
  data required time                                                 8.35
  ------------------------------------------------------------------------------
  data required time                                                 8.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                        7.70


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_84_77/q_reg[2]/CLK
               (internal path startpoint clocked by ideal_clock1)
  Endpoint: fp_cpx_data_ca[136]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_84_77/q_reg[2]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_84_77/q_reg[2]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_data_ca[136] (out)                               0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  output external delay                                  -2.00       8.35
  data required time                                                 8.35
  ------------------------------------------------------------------------------
  data required time                                                 8.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                        7.70


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_84_77/q_reg[1]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fp_cpx_data_ca[135]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_84_77/q_reg[1]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_84_77/q_reg[1]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_data_ca[135] (out)                               0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  output external delay                                  -2.00       8.35
  data required time                                                 8.35
  ------------------------------------------------------------------------------
  data required time                                                 8.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                        7.70


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_84_77/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fp_cpx_data_ca[134]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_84_77/q_reg[0]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_84_77/q_reg[0]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_data_ca[134] (out)                               0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  output external delay                                  -2.00       8.35
  data required time                                                 8.35
  ------------------------------------------------------------------------------
  data required time                                                 8.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                        7.70


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[76]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fp_cpx_data_ca[76]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[76]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[76]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_data_ca[76] (out)                                0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  output external delay                                  -2.00       8.35
  data required time                                                 8.35
  ------------------------------------------------------------------------------
  data required time                                                 8.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                        7.70


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[75]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fp_cpx_data_ca[75]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[75]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[75]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_data_ca[75] (out)                                0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  output external delay                                  -2.00       8.35
  data required time                                                 8.35
  ------------------------------------------------------------------------------
  data required time                                                 8.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                        7.70


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[74]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fp_cpx_data_ca[74]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[74]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[74]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_data_ca[74] (out)                                0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  output external delay                                  -2.00       8.35
  data required time                                                 8.35
  ------------------------------------------------------------------------------
  data required time                                                 8.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                        7.70


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[73]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fp_cpx_data_ca[73]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[73]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[73]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_data_ca[73] (out)                                0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  output external delay                                  -2.00       8.35
  data required time                                                 8.35
  ------------------------------------------------------------------------------
  data required time                                                 8.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                        7.70


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[72]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fp_cpx_data_ca[72]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[72]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[72]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_data_ca[72] (out)                                0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  output external delay                                  -2.00       8.35
  data required time                                                 8.35
  ------------------------------------------------------------------------------
  data required time                                                 8.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                        7.70


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[71]/CLK
               (internal path startpoint clocked by ideal_clock1)
  Endpoint: fp_cpx_data_ca[71]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[71]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[71]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_data_ca[71] (out)                                0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  output external delay                                  -2.00       8.35
  data required time                                                 8.35
  ------------------------------------------------------------------------------
  data required time                                                 8.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                        7.70


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[70]/CLK
               (internal path startpoint clocked by ideal_clock1)
  Endpoint: fp_cpx_data_ca[70]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[70]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[70]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_data_ca[70] (out)                                0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  output external delay                                  -2.00       8.35
  data required time                                                 8.35
  ------------------------------------------------------------------------------
  data required time                                                 8.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                        7.70


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[69]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fp_cpx_data_ca[69]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[69]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[69]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_data_ca[69] (out)                                0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  output external delay                                  -2.00       8.35
  data required time                                                 8.35
  ------------------------------------------------------------------------------
  data required time                                                 8.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                        7.70


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[68]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fp_cpx_data_ca[68]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[68]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[68]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_data_ca[68] (out)                                0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  output external delay                                  -2.00       8.35
  data required time                                                 8.35
  ------------------------------------------------------------------------------
  data required time                                                 8.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                        7.70


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[67]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fp_cpx_data_ca[67]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[67]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[67]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_data_ca[67] (out)                                0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  output external delay                                  -2.00       8.35
  data required time                                                 8.35
  ------------------------------------------------------------------------------
  data required time                                                 8.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                        7.70


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[66]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fp_cpx_data_ca[66]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[66]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[66]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_data_ca[66] (out)                                0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  output external delay                                  -2.00       8.35
  data required time                                                 8.35
  ------------------------------------------------------------------------------
  data required time                                                 8.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                        7.70


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[65]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fp_cpx_data_ca[65]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[65]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[65]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_data_ca[65] (out)                                0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  output external delay                                  -2.00       8.35
  data required time                                                 8.35
  ------------------------------------------------------------------------------
  data required time                                                 8.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                        7.70


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[64]/CLK
               (internal path startpoint clocked by ideal_clock1)
  Endpoint: fp_cpx_data_ca[64]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[64]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[64]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_data_ca[64] (out)                                0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  output external delay                                  -2.00       8.35
  data required time                                                 8.35
  ------------------------------------------------------------------------------
  data required time                                                 8.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                        7.70


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[63]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fp_cpx_data_ca[63]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[63]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[63]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_data_ca[63] (out)                                0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  output external delay                                  -2.00       8.35
  data required time                                                 8.35
  ------------------------------------------------------------------------------
  data required time                                                 8.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                        7.70


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[62]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fp_cpx_data_ca[62]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[62]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[62]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_data_ca[62] (out)                                0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  output external delay                                  -2.00       8.35
  data required time                                                 8.35
  ------------------------------------------------------------------------------
  data required time                                                 8.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                        7.70


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[61]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fp_cpx_data_ca[61]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[61]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[61]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_data_ca[61] (out)                                0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  output external delay                                  -2.00       8.35
  data required time                                                 8.35
  ------------------------------------------------------------------------------
  data required time                                                 8.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                        7.70


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[60]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fp_cpx_data_ca[60]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[60]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[60]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_data_ca[60] (out)                                0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  output external delay                                  -2.00       8.35
  data required time                                                 8.35
  ------------------------------------------------------------------------------
  data required time                                                 8.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                        7.70


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[59]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fp_cpx_data_ca[59]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[59]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[59]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_data_ca[59] (out)                                0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  output external delay                                  -2.00       8.35
  data required time                                                 8.35
  ------------------------------------------------------------------------------
  data required time                                                 8.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                        7.70


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[58]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fp_cpx_data_ca[58]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[58]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[58]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_data_ca[58] (out)                                0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  output external delay                                  -2.00       8.35
  data required time                                                 8.35
  ------------------------------------------------------------------------------
  data required time                                                 8.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                        7.70


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[57]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fp_cpx_data_ca[57]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[57]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[57]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_data_ca[57] (out)                                0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  output external delay                                  -2.00       8.35
  data required time                                                 8.35
  ------------------------------------------------------------------------------
  data required time                                                 8.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                        7.70


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[56]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fp_cpx_data_ca[56]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[56]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[56]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_data_ca[56] (out)                                0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  output external delay                                  -2.00       8.35
  data required time                                                 8.35
  ------------------------------------------------------------------------------
  data required time                                                 8.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                        7.70


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[55]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fp_cpx_data_ca[55]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[55]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[55]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_data_ca[55] (out)                                0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  output external delay                                  -2.00       8.35
  data required time                                                 8.35
  ------------------------------------------------------------------------------
  data required time                                                 8.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                        7.70


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[54]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fp_cpx_data_ca[54]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[54]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[54]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_data_ca[54] (out)                                0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  output external delay                                  -2.00       8.35
  data required time                                                 8.35
  ------------------------------------------------------------------------------
  data required time                                                 8.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                        7.70


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[53]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fp_cpx_data_ca[53]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[53]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[53]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_data_ca[53] (out)                                0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  output external delay                                  -2.00       8.35
  data required time                                                 8.35
  ------------------------------------------------------------------------------
  data required time                                                 8.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                        7.70


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[52]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fp_cpx_data_ca[52]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[52]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[52]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_data_ca[52] (out)                                0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  output external delay                                  -2.00       8.35
  data required time                                                 8.35
  ------------------------------------------------------------------------------
  data required time                                                 8.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                        7.70


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[51]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fp_cpx_data_ca[51]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[51]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[51]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_data_ca[51] (out)                                0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  output external delay                                  -2.00       8.35
  data required time                                                 8.35
  ------------------------------------------------------------------------------
  data required time                                                 8.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                        7.70


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[50]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fp_cpx_data_ca[50]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[50]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[50]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_data_ca[50] (out)                                0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  output external delay                                  -2.00       8.35
  data required time                                                 8.35
  ------------------------------------------------------------------------------
  data required time                                                 8.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                        7.70


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[49]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fp_cpx_data_ca[49]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[49]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[49]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_data_ca[49] (out)                                0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  output external delay                                  -2.00       8.35
  data required time                                                 8.35
  ------------------------------------------------------------------------------
  data required time                                                 8.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                        7.70


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[48]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fp_cpx_data_ca[48]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[48]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[48]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_data_ca[48] (out)                                0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  output external delay                                  -2.00       8.35
  data required time                                                 8.35
  ------------------------------------------------------------------------------
  data required time                                                 8.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                        7.70


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[47]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fp_cpx_data_ca[47]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[47]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[47]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_data_ca[47] (out)                                0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  output external delay                                  -2.00       8.35
  data required time                                                 8.35
  ------------------------------------------------------------------------------
  data required time                                                 8.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                        7.70


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[46]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fp_cpx_data_ca[46]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[46]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[46]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_data_ca[46] (out)                                0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  output external delay                                  -2.00       8.35
  data required time                                                 8.35
  ------------------------------------------------------------------------------
  data required time                                                 8.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                        7.70


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[45]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fp_cpx_data_ca[45]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[45]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[45]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_data_ca[45] (out)                                0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  output external delay                                  -2.00       8.35
  data required time                                                 8.35
  ------------------------------------------------------------------------------
  data required time                                                 8.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                        7.70


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[44]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fp_cpx_data_ca[44]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[44]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[44]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_data_ca[44] (out)                                0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  output external delay                                  -2.00       8.35
  data required time                                                 8.35
  ------------------------------------------------------------------------------
  data required time                                                 8.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                        7.70


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[43]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fp_cpx_data_ca[43]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[43]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[43]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_data_ca[43] (out)                                0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  output external delay                                  -2.00       8.35
  data required time                                                 8.35
  ------------------------------------------------------------------------------
  data required time                                                 8.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                        7.70


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[42]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fp_cpx_data_ca[42]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[42]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[42]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_data_ca[42] (out)                                0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  output external delay                                  -2.00       8.35
  data required time                                                 8.35
  ------------------------------------------------------------------------------
  data required time                                                 8.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                        7.70


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[41]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fp_cpx_data_ca[41]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[41]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[41]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_data_ca[41] (out)                                0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  output external delay                                  -2.00       8.35
  data required time                                                 8.35
  ------------------------------------------------------------------------------
  data required time                                                 8.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                        7.70


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[40]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fp_cpx_data_ca[40]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[40]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[40]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_data_ca[40] (out)                                0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  output external delay                                  -2.00       8.35
  data required time                                                 8.35
  ------------------------------------------------------------------------------
  data required time                                                 8.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                        7.70


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[39]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fp_cpx_data_ca[39]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[39]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[39]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_data_ca[39] (out)                                0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  output external delay                                  -2.00       8.35
  data required time                                                 8.35
  ------------------------------------------------------------------------------
  data required time                                                 8.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                        7.70


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[38]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fp_cpx_data_ca[38]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[38]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[38]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_data_ca[38] (out)                                0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  output external delay                                  -2.00       8.35
  data required time                                                 8.35
  ------------------------------------------------------------------------------
  data required time                                                 8.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                        7.70


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[37]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fp_cpx_data_ca[37]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[37]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[37]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_data_ca[37] (out)                                0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  output external delay                                  -2.00       8.35
  data required time                                                 8.35
  ------------------------------------------------------------------------------
  data required time                                                 8.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                        7.70


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[36]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fp_cpx_data_ca[36]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[36]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[36]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_data_ca[36] (out)                                0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  output external delay                                  -2.00       8.35
  data required time                                                 8.35
  ------------------------------------------------------------------------------
  data required time                                                 8.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                        7.70


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[35]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fp_cpx_data_ca[35]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[35]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[35]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_data_ca[35] (out)                                0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  output external delay                                  -2.00       8.35
  data required time                                                 8.35
  ------------------------------------------------------------------------------
  data required time                                                 8.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                        7.70


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[34]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fp_cpx_data_ca[34]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[34]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[34]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_data_ca[34] (out)                                0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  output external delay                                  -2.00       8.35
  data required time                                                 8.35
  ------------------------------------------------------------------------------
  data required time                                                 8.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                        7.70


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[33]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fp_cpx_data_ca[33]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[33]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[33]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_data_ca[33] (out)                                0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  output external delay                                  -2.00       8.35
  data required time                                                 8.35
  ------------------------------------------------------------------------------
  data required time                                                 8.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                        7.70


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[32]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fp_cpx_data_ca[32]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[32]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[32]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_data_ca[32] (out)                                0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  output external delay                                  -2.00       8.35
  data required time                                                 8.35
  ------------------------------------------------------------------------------
  data required time                                                 8.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                        7.70


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[31]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fp_cpx_data_ca[31]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[31]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[31]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_data_ca[31] (out)                                0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  output external delay                                  -2.00       8.35
  data required time                                                 8.35
  ------------------------------------------------------------------------------
  data required time                                                 8.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                        7.70


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[30]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fp_cpx_data_ca[30]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[30]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[30]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_data_ca[30] (out)                                0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  output external delay                                  -2.00       8.35
  data required time                                                 8.35
  ------------------------------------------------------------------------------
  data required time                                                 8.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                        7.70


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[29]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fp_cpx_data_ca[29]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[29]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[29]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_data_ca[29] (out)                                0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  output external delay                                  -2.00       8.35
  data required time                                                 8.35
  ------------------------------------------------------------------------------
  data required time                                                 8.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                        7.70


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[28]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fp_cpx_data_ca[28]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[28]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[28]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_data_ca[28] (out)                                0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  output external delay                                  -2.00       8.35
  data required time                                                 8.35
  ------------------------------------------------------------------------------
  data required time                                                 8.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                        7.70


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[27]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fp_cpx_data_ca[27]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[27]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[27]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_data_ca[27] (out)                                0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  output external delay                                  -2.00       8.35
  data required time                                                 8.35
  ------------------------------------------------------------------------------
  data required time                                                 8.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                        7.70


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[26]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fp_cpx_data_ca[26]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[26]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[26]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_data_ca[26] (out)                                0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  output external delay                                  -2.00       8.35
  data required time                                                 8.35
  ------------------------------------------------------------------------------
  data required time                                                 8.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                        7.70


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[25]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fp_cpx_data_ca[25]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[25]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[25]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_data_ca[25] (out)                                0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  output external delay                                  -2.00       8.35
  data required time                                                 8.35
  ------------------------------------------------------------------------------
  data required time                                                 8.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                        7.70


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[24]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fp_cpx_data_ca[24]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[24]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[24]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_data_ca[24] (out)                                0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  output external delay                                  -2.00       8.35
  data required time                                                 8.35
  ------------------------------------------------------------------------------
  data required time                                                 8.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                        7.70


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[23]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fp_cpx_data_ca[23]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[23]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[23]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_data_ca[23] (out)                                0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  output external delay                                  -2.00       8.35
  data required time                                                 8.35
  ------------------------------------------------------------------------------
  data required time                                                 8.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                        7.70


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[22]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fp_cpx_data_ca[22]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[22]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[22]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_data_ca[22] (out)                                0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  output external delay                                  -2.00       8.35
  data required time                                                 8.35
  ------------------------------------------------------------------------------
  data required time                                                 8.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                        7.70


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[21]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fp_cpx_data_ca[21]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[21]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[21]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_data_ca[21] (out)                                0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  output external delay                                  -2.00       8.35
  data required time                                                 8.35
  ------------------------------------------------------------------------------
  data required time                                                 8.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                        7.70


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[20]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fp_cpx_data_ca[20]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[20]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[20]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_data_ca[20] (out)                                0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  output external delay                                  -2.00       8.35
  data required time                                                 8.35
  ------------------------------------------------------------------------------
  data required time                                                 8.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                        7.70


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[19]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fp_cpx_data_ca[19]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[19]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[19]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_data_ca[19] (out)                                0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  output external delay                                  -2.00       8.35
  data required time                                                 8.35
  ------------------------------------------------------------------------------
  data required time                                                 8.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                        7.70


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[18]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fp_cpx_data_ca[18]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[18]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[18]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_data_ca[18] (out)                                0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  output external delay                                  -2.00       8.35
  data required time                                                 8.35
  ------------------------------------------------------------------------------
  data required time                                                 8.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                        7.70


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[17]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fp_cpx_data_ca[17]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[17]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[17]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_data_ca[17] (out)                                0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  output external delay                                  -2.00       8.35
  data required time                                                 8.35
  ------------------------------------------------------------------------------
  data required time                                                 8.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                        7.70


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[16]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fp_cpx_data_ca[16]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[16]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[16]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_data_ca[16] (out)                                0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  output external delay                                  -2.00       8.35
  data required time                                                 8.35
  ------------------------------------------------------------------------------
  data required time                                                 8.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                        7.70


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[15]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fp_cpx_data_ca[15]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[15]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[15]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_data_ca[15] (out)                                0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  output external delay                                  -2.00       8.35
  data required time                                                 8.35
  ------------------------------------------------------------------------------
  data required time                                                 8.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                        7.70


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[14]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fp_cpx_data_ca[14]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[14]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[14]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_data_ca[14] (out)                                0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  output external delay                                  -2.00       8.35
  data required time                                                 8.35
  ------------------------------------------------------------------------------
  data required time                                                 8.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                        7.70


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[13]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fp_cpx_data_ca[13]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[13]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[13]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_data_ca[13] (out)                                0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  output external delay                                  -2.00       8.35
  data required time                                                 8.35
  ------------------------------------------------------------------------------
  data required time                                                 8.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                        7.70


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[12]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fp_cpx_data_ca[12]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[12]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[12]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_data_ca[12] (out)                                0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  output external delay                                  -2.00       8.35
  data required time                                                 8.35
  ------------------------------------------------------------------------------
  data required time                                                 8.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                        7.70


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[11]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fp_cpx_data_ca[11]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[11]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[11]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_data_ca[11] (out)                                0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  output external delay                                  -2.00       8.35
  data required time                                                 8.35
  ------------------------------------------------------------------------------
  data required time                                                 8.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                        7.70


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[10]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fp_cpx_data_ca[10]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[10]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[10]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_data_ca[10] (out)                                0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  output external delay                                  -2.00       8.35
  data required time                                                 8.35
  ------------------------------------------------------------------------------
  data required time                                                 8.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                        7.70


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[9]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fp_cpx_data_ca[9]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[9]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[9]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_data_ca[9] (out)                                 0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  output external delay                                  -2.00       8.35
  data required time                                                 8.35
  ------------------------------------------------------------------------------
  data required time                                                 8.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                        7.70


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[8]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fp_cpx_data_ca[8]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[8]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[8]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_data_ca[8] (out)                                 0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  output external delay                                  -2.00       8.35
  data required time                                                 8.35
  ------------------------------------------------------------------------------
  data required time                                                 8.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                        7.70


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[7]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fp_cpx_data_ca[7]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[7]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[7]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_data_ca[7] (out)                                 0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  output external delay                                  -2.00       8.35
  data required time                                                 8.35
  ------------------------------------------------------------------------------
  data required time                                                 8.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                        7.70


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[6]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fp_cpx_data_ca[6]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[6]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[6]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_data_ca[6] (out)                                 0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  output external delay                                  -2.00       8.35
  data required time                                                 8.35
  ------------------------------------------------------------------------------
  data required time                                                 8.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                        7.70


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[5]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fp_cpx_data_ca[5]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[5]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[5]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_data_ca[5] (out)                                 0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  output external delay                                  -2.00       8.35
  data required time                                                 8.35
  ------------------------------------------------------------------------------
  data required time                                                 8.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                        7.70


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[4]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fp_cpx_data_ca[4]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[4]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[4]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_data_ca[4] (out)                                 0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  output external delay                                  -2.00       8.35
  data required time                                                 8.35
  ------------------------------------------------------------------------------
  data required time                                                 8.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                        7.70


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[3]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fp_cpx_data_ca[3]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[3]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[3]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_data_ca[3] (out)                                 0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  output external delay                                  -2.00       8.35
  data required time                                                 8.35
  ------------------------------------------------------------------------------
  data required time                                                 8.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                        7.70


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[2]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fp_cpx_data_ca[2]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[2]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[2]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_data_ca[2] (out)                                 0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  output external delay                                  -2.00       8.35
  data required time                                                 8.35
  ------------------------------------------------------------------------------
  data required time                                                 8.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                        7.70


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[1]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fp_cpx_data_ca[1]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[1]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[1]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_data_ca[1] (out)                                 0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  output external delay                                  -2.00       8.35
  data required time                                                 8.35
  ------------------------------------------------------------------------------
  data required time                                                 8.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                        7.70


  Startpoint: fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fp_cpx_data_ca[0]
               (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[0]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_out/fpu_out_dp/i_fp_cpx_data_ca_76_0/q_reg[0]/Q (SDFFX1_RVT)
                                                          0.18       0.58 f
  fp_cpx_data_ca[0] (out)                                 0.07       0.65 f
  data arrival time                                                  0.65

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  output external delay                                  -2.00       8.35
  data required time                                                 8.35
  ------------------------------------------------------------------------------
  data required time                                                 8.35
  data arrival time                                                 -0.65
  ------------------------------------------------------------------------------
  slack (MET)                                                        7.70


1
****************************************
Report : timing
	-path_type full
	-delay_type max
	-slack_lesser_than 100.00
	-max_paths 100
	-sort_by slack
Design : fpu
Version: L-2016.06-SP3-1
Date   : Mon Apr 15 23:31:35 2019
****************************************


  Startpoint: global_shift_enable
               (input port clocked by ideal_clock1)
  Endpoint: so (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  input external delay                                    2.00       2.40 f
  global_shift_enable (in)                                0.00       2.40 f
  fpu_rptr_groups/U34/Y (NBUFFX4_RVT)                     0.58       2.98 f
  fpu_rptr_groups/U24/Y (NBUFFX2_RVT)                     0.05       3.03 f
  fpu_rptr_groups/U40/Y (NBUFFX2_RVT)                     0.20       3.23 f
  fpu_rptr_groups/U12/Y (DELLN3X2_RVT)                    0.93       4.17 f
  cluster_header/I0/dbginit_repeater/syncff/i0/U3/Y (IBUFFX2_RVT)
                                                          2.44       6.61 r
  cluster_header/I0/dbginit_repeater/syncff/i0/U4/Y (OR2X1_RVT)
                                                          0.14       6.74 r
  test_stub/U7/Y (AO22X1_RVT)                             0.17       6.91 r
  so (out)                                                0.07       6.98 r
  data arrival time                                                  6.98

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  output external delay                                  -2.00       8.35
  data required time                                                 8.35
  ------------------------------------------------------------------------------
  data required time                                                 8.35
  data arrival time                                                 -6.98
  ------------------------------------------------------------------------------
  slack (MET)                                                        1.37


1
****************************************
Report : timing
	-path_type full
	-delay_type max
	-slack_lesser_than 100.00
	-max_paths 1
	-sort_by slack
Design : fpu
Version: L-2016.06-SP3-1
Date   : Mon Apr 15 23:31:35 2019
****************************************

Warning: There are 2219 invalid end points for constrained paths. (UITE-416)

  Startpoint: fpu_mul/i_m4stg_frac/ffrs1/q_reg[2]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[17]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[2]/CLK (SDFFX1_RVT)
                                                          0.00       0.40 r
  fpu_mul/i_m4stg_frac/ffrs1/q_reg[2]/Q (SDFFX1_RVT)      0.19       0.59 f
  fpu_mul/i_m4stg_frac/U131/Y (IBUFFX2_RVT)               0.53       1.12 r
  fpu_mul/i_m4stg_frac/ary1_a1/I2/U19/Y (IBUFFX2_RVT)    15.87      16.99 f
  fpu_mul/i_m4stg_frac/ary1_a1/I2/U20/Y (INVX1_RVT)       0.05      17.03 r
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_4_/U1/Y (INVX0_RVT)
                                                          0.25      17.28 f
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_4_/U2/Y (INVX1_RVT)
                                                          0.05      17.33 r
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_4_/p1/U2/Y (XOR2X2_RVT)
                                                          0.14      17.46 f
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_4_/p1/U5/Y (NAND2X0_RVT)
                                                          0.06      17.52 r
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_5_/p1/U1/Y (OAI22X2_RVT)
                                                          0.17      17.69 f
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_5_/sc1/U1/Y (XOR2X2_RVT)
                                                          0.19      17.89 r
  fpu_mul/i_m4stg_frac/ary1_a1/I2/I1_5_/sc1/U2/Y (XOR2X2_RVT)
                                                          0.22      18.10 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_17_/U1/Y (XOR2X2_RVT)
                                                          0.19      18.29 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc2_2_17_/U2/Y (XOR2X2_RVT)
                                                          0.20      18.49 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_17_/U4/Y (XOR2X2_RVT)
                                                          0.13      18.62 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_17_/U2/Y (INVX0_RVT)
                                                          0.10      18.72 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_17_/U3/Y (XNOR3X2_RVT)
                                                          0.18      18.90 f
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_17_/U1/Y (INVX0_RVT)
                                                          0.13      19.02 r
  fpu_mul/i_m4stg_frac/ary1_a1/sc3_17_/U5/Y (XNOR2X1_RVT)
                                                          0.21      19.24 r
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[17]/D (SDFFX1_RVT)
                                                          0.09      19.32 r
  data arrival time                                                 19.32

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock reconvergence pessimism                           0.00      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_mul/i_m4stg_frac/a1sum_dff/q_reg[17]/CLK (SDFFX1_RVT)         10.35 r
  library setup time                                     -0.12      10.23
  data required time                                                10.23
  ------------------------------------------------------------------------------
  data required time                                                10.23
  data arrival time                                                -19.32
  ------------------------------------------------------------------------------
  slack (VIOLATED)                                                  -9.09


1
****************************************
Report : timing
	-path_type full
	-delay_type min
	-slack_lesser_than 100.00
	-max_paths 1
	-sort_by slack
Design : fpu
Version: L-2016.06-SP3-1
Date   : Mon Apr 15 23:31:35 2019
****************************************

Warning: There are 2219 invalid end points for constrained paths. (UITE-416)

  Startpoint: fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[3]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[3]
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[3]/CLK (DFFX1_RVT)
                                                          0.00       0.40 r
  fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[3]/Q (DFFX1_RVT)
                                                          0.19       0.59 f
  fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/U81/Y (AO222X1_RVT)
                                                          0.07       0.65 f
  fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[3]/D (DFFX1_RVT)
                                                          0.01       0.66 f
  data arrival time                                                  0.66

  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  clock reconvergence pessimism                           0.00       0.40
  clock uncertainty                                       0.05       0.45
  fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[3]/CLK (DFFX1_RVT)
                                                                     0.45 r
  library hold time                                       0.01       0.46
  data required time                                                 0.46
  ------------------------------------------------------------------------------
  data required time                                                 0.46
  data arrival time                                                 -0.66
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.21


1
