==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 191.479 MB.
INFO: [HLS 200-10] Analyzing design file 'src/non_maximal_suppresion.cpp' ... 
WARNING: [HLS 207-5511] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: src/non_maximal_suppresion.cpp:8:23
WARNING: [HLS 207-5511] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: src/non_maximal_suppresion.cpp:9:23
WARNING: [HLS 207-5511] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: src/non_maximal_suppresion.cpp:10:23
WARNING: [HLS 207-5511] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: src/non_maximal_suppresion.cpp:11:23
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.54 seconds. CPU system time: 0.2 seconds. Elapsed time: 3.33 seconds; current allocated memory: 192.784 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:283:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:286:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:285:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:285:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:284:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:284:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::operator>>(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:260:80)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul> const&)' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::operator<<(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:262:86)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::operator<<(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul> const&)' into 'NonMaximalSuppresion(hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>&, int, int, ap_uint<8>, ap_uint<8>)' (src/non_maximal_suppresion.cpp:87:16)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::operator>>(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' into 'NonMaximalSuppresion(hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>&, int, int, ap_uint<8>, ap_uint<8>)' (src/non_maximal_suppresion.cpp:42:15)
INFO: [HLS 214-178] Inlining function 'KernelApplier_NMS(ap_uint<16> (*) [3], ap_uint<32>*, ap_ufixed<16, 1, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_ufixed<16, 1, (ap_q_mode)0, (ap_o_mode)3, 0>)' into 'NonMaximalSuppresion(hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>&, int, int, ap_uint<8>, ap_uint<8>)' (src/non_maximal_suppresion.cpp:21:0)
WARNING: [HLS 214-167] The program may have out of bound array access (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_base.h:886:18)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.83 seconds. CPU system time: 0.14 seconds. Elapsed time: 2.97 seconds; current allocated memory: 195.431 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 195.434 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 215.002 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_base.h:672: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 246.632 MB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_36_2' (src/non_maximal_suppresion.cpp:36) in function 'NonMaximalSuppresion' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_44_3' (src/non_maximal_suppresion.cpp:44) in function 'NonMaximalSuppresion' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_49_4' (src/non_maximal_suppresion.cpp:49) in function 'NonMaximalSuppresion' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_50_5' (src/non_maximal_suppresion.cpp:50) in function 'NonMaximalSuppresion' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_96_1' (src/non_maximal_suppresion.cpp:96) in function 'NonMaximalSuppresion' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_97_2' (src/non_maximal_suppresion.cpp:97) in function 'NonMaximalSuppresion' completely with a factor of 3.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sliding_window.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sliding_window.V'  in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/non_maximal_suppresion.cpp:23:26) to (src/non_maximal_suppresion.cpp:86:19) in function 'NonMaximalSuppresion'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (src/non_maximal_suppresion.cpp:35:19) in function 'NonMaximalSuppresion'... converting 25 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'NonMaximalSuppresion' (src/non_maximal_suppresion.cpp:28:61)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 297.552 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_35_1' (src/non_maximal_suppresion.cpp:35:28) in function 'NonMaximalSuppresion'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buffer.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buffer.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buffer.V.2'.
INFO: [HLS 200-472] Inferring partial write operation for 'line_buffer.V.0' (src/non_maximal_suppresion.cpp:45:23)
INFO: [HLS 200-472] Inferring partial write operation for 'line_buffer.V.2' (src/non_maximal_suppresion.cpp:47:26)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 319.648 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'NonMaximalSuppresionUnit' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'NonMaximalSuppresion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_35_1_VITIS_LOOP_36_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_35_1_VITIS_LOOP_36_2'
WARNING: [HLS 200-871] Estimated clock period (7.614ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'NonMaximalSuppresion' consists of the following:	'phi' operation ('h', src/non_maximal_suppresion.cpp:35) with incoming values : ('select_ln35_4', src/non_maximal_suppresion.cpp:35) [158]  (0 ns)
	'add' operation ('add_ln35_1', src/non_maximal_suppresion.cpp:35) [177]  (2.52 ns)
	'icmp' operation ('slt70', src/non_maximal_suppresion.cpp:35) [188]  (2.47 ns)
	'xor' operation ('rev71', src/non_maximal_suppresion.cpp:35) [189]  (0 ns)
	'and' operation ('and_ln86_3', src/non_maximal_suppresion.cpp:86) [192]  (0 ns)
	'select' operation ('select_ln35_3', src/non_maximal_suppresion.cpp:35) [193]  (0.993 ns)
	'and' operation ('and_ln86_1', src/non_maximal_suppresion.cpp:86) [263]  (0.978 ns)
	blocking operation 0.648 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 320.689 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 321.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'NonMaximalSuppresionUnit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 321.957 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 322.150 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'NonMaximalSuppresion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'sliding_window_V_0_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sliding_window_V_0_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sliding_window_V_1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sliding_window_V_1_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sliding_window_V_2_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sliding_window_V_2_2' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_16ns_32_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'uitofp_32ns_32_6_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'NonMaximalSuppresion'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 324.349 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'NonMaximalSuppresionUnit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'NonMaximalSuppresionUnit/stream_in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'NonMaximalSuppresionUnit/stream_in_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'NonMaximalSuppresionUnit/stream_in_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'NonMaximalSuppresionUnit/stream_in_V_user_V' to 'axis' (register, both mode).
INFO==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -library=DVR-002
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_export -vendor=Deverne
INFO: [HLS 200-1464] Running solution command: config_export -version=1.0
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -library DVR-002 -rtl vhdl -vendor Deverne -version 1.0 
INFO: [HLS 200-1510] Running: set_directive_top -name NonMaximalSuppresionUnit NonMaximalSuppresionUnit 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 191.691 MB.
INFO: [HLS 200-10] Analyzing design file 'src/non_maximal_suppresion.cpp' ... 
WARNING: [HLS 207-5511] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: src/non_maximal_suppresion.cpp:8:23
WARNING: [HLS 207-5511] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: src/non_maximal_suppresion.cpp:9:23
WARNING: [HLS 207-5511] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: src/non_maximal_suppresion.cpp:10:23
WARNING: [HLS 207-5511] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: src/non_maximal_suppresion.cpp:11:23
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.31 seconds. CPU system time: 0.25 seconds. Elapsed time: 3.17 seconds; current allocated memory: 192.977 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:283:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:286:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:285:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:285:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:284:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:284:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::operator>>(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:260:80)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<1>, 1ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<1>, 1ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<1>, 1ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<1>, 1ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<1>, 1ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<1>, 1ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<1>, 1ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<1>, 1ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<1>, 1ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<1>, 1ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<1>, 1ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<1>, 1ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<1>, 1ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<1>, 1ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<1>, 1ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<1>, 1ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<1>, 1ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<1>, 1ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<1>, 1ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<1>, 1ul, 0ul, 0ul> const&)' into 'hls::stream<hls::axis<ap_uint<1>, 1ul, 0ul, 0ul>, 0>::operator<<(hls::axis<ap_uint<1>, 1ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:262:86)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<1>, 1ul, 0ul, 0ul>, 0>::operator<<(hls::axis<ap_uint<1>, 1ul, 0ul, 0ul> const&)' into 'NonMaximalSuppresion(hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<1>, 1ul, 0ul, 0ul>, 0>&, int, int, ap_uint<8>, ap_uint<8>)' (src/non_maximal_suppresion.cpp:87:16)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::operator>>(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' into 'NonMaximalSuppresion(hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<1>, 1ul, 0ul, 0ul>, 0>&, int, int, ap_uint<8>, ap_uint<8>)' (src/non_maximal_suppresion.cpp:42:15)
INFO: [HLS 214-178] Inlining function 'KernelApplier_NMS(ap_uint<16> (*) [3], ap_uint<32>*, ap_ufixed<16, 1, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_ufixed<16, 1, (ap_q_mode)0, (ap_o_mode)3, 0>)' into 'NonMaximalSuppresion(hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<1>, 1ul, 0ul, 0ul>, 0>&, int, int, ap_uint<8>, ap_uint<8>)' (src/non_maximal_suppresion.cpp:21:0)
WARNING: [HLS 214-167] The program may have out of bound array access (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_base.h:886:18)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.8 seconds. CPU system time: 0.16 seconds. Elapsed time: 2.97 seconds; current allocated memory: 195.706 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 195.707 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 215.288 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_base.h:672: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 246.985 MB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_36_2' (src/non_maximal_suppresion.cpp:36) in function 'NonMaximalSuppresion' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_44_3' (src/non_maximal_suppresion.cpp:44) in function 'NonMaximalSuppresion' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_49_4' (src/non_maximal_suppresion.cpp:49) in function 'NonMaximalSuppresion' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_50_5' (src/non_maximal_suppresion.cpp:50) in function 'NonMaximalSuppresion' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_96_1' (src/non_maximal_suppresion.cpp:96) in function 'NonMaximalSuppresion' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_97_2' (src/non_maximal_suppresion.cpp:97) in function 'NonMaximalSuppresion' completely with a factor of 3.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sliding_window.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sliding_window.V'  in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/non_maximal_suppresion.cpp:23:26) to (src/non_maximal_suppresion.cpp:86:19) in function 'NonMaximalSuppresion'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (src/non_maximal_suppresion.cpp:35:19) in function 'NonMaximalSuppresion'... converting 25 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'NonMaximalSuppresion' (src/non_maximal_suppresion.cpp:28:61)...8 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.41 seconds; current allocated memory: 297.988 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_35_1' (src/non_maximal_suppresion.cpp:35:28) in function 'NonMaximalSuppresion'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buffer.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buffer.V.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buffer.V.1'.
INFO: [HLS 200-472] Inferring partial write operation for 'line_buffer.V.0' (src/non_maximal_suppresion.cpp:45:23)
INFO: [HLS 200-472] Inferring partial write operation for 'line_buffer.V.2' (src/non_maximal_suppresion.cpp:47:26)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 320.100 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'NonMaximalSuppresionUnit' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'NonMaximalSuppresion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_35_1_VITIS_LOOP_36_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_35_1_VITIS_LOOP_36_2'
WARNING: [HLS 200-871] Estimated clock period (7.614ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'NonMaximalSuppresion' consists of the following:	'phi' operation ('h', src/non_maximal_suppresion.cpp:35) with incoming values : ('select_ln35_5', src/non_maximal_suppresion.cpp:35) [158]  (0 ns)
	'add' operation ('add_ln35_1', src/non_maximal_suppresion.cpp:35) [176]  (2.52 ns)
	'icmp' operation ('slt69', src/non_maximal_suppresion.cpp:35) [189]  (2.47 ns)
	'xor' operation ('rev70', src/non_maximal_suppresion.cpp:35) [190]  (0 ns)
	'and' operation ('and_ln86_3', src/non_maximal_suppresion.cpp:86) [191]  (0 ns)
	'select' operation ('select_ln35_4', src/non_maximal_suppresion.cpp:35) [192]  (0.993 ns)
	'and' operation ('and_ln86_1', src/non_maximal_suppresion.cpp:86) [262]  (0.978 ns)
	blocking operation 0.648 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 321.138 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 322.272 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'NonMaximalSuppresionUnit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 322.402 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 322.569 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'NonMaximalSuppresion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'sliding_window_V_0_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sliding_window_V_0_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sliding_window_V_1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sliding_window_V_1_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sliding_window_V_2_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sliding_window_V_2_2' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_16ns_32_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'uitofp_32ns_32_6_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'NonMaximalSuppresion'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 324.758 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'NonMaximalSuppresionUnit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -library=DVR-002
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_export -vendor=Deverne
INFO: [HLS 200-1464] Running solution command: config_export -version=1.0
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -library DVR-002 -rtl vhdl -vendor Deverne -version 1.0 
INFO: [HLS 200-1510] Running: set_directive_top -name NonMaximalSuppresionUnit NonMaximalSuppresionUnit 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 191.691 MB.
INFO: [HLS 200-10] Analyzing design file 'src/non_maximal_suppresion.cpp' ... 
WARNING: [HLS 207-5511] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: src/non_maximal_suppresion.cpp:8:23
WARNING: [HLS 207-5511] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: src/non_maximal_suppresion.cpp:9:23
WARNING: [HLS 207-5511] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: src/non_maximal_suppresion.cpp:10:23
WARNING: [HLS 207-5511] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: src/non_maximal_suppresion.cpp:11:23
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.33 seconds. CPU system time: 0.22 seconds. Elapsed time: 3.19 seconds; current allocated memory: 192.976 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:283:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:286:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:285:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:285:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:284:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:284:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::operator>>(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:260:80)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<8>, 1ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<8>, 1ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<8>, 1ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<8>, 1ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<8>, 1ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<8>, 1ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<8>, 1ul, 0ul, 0ul> const&)' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>::operator<<(hls::axis<ap_uint<8>, 1ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:262:86)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>::operator<<(hls::axis<ap_uint<8>, 1ul, 0ul, 0ul> const&)' into 'NonMaximalSuppresion(hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>&, int, int, ap_uint<8>, ap_uint<8>)' (src/non_maximal_suppresion.cpp:87:16)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::operator>>(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' into 'NonMaximalSuppresion(hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>&, int, int, ap_uint<8>, ap_uint<8>)' (src/non_maximal_suppresion.cpp:42:15)
INFO: [HLS 214-178] Inlining function 'KernelApplier_NMS(ap_uint<16> (*) [3], ap_uint<32>*, ap_ufixed<16, 1, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_ufixed<16, 1, (ap_q_mode)0, (ap_o_mode)3, 0>)' into 'NonMaximalSuppresion(hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>&, int, int, ap_uint<8>, ap_uint<8>)' (src/non_maximal_suppresion.cpp:21:0)
WARNING: [HLS 214-167] The program may have out of bound array access (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_base.h:886:18)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.94 seconds. CPU system time: 0.16 seconds. Elapsed time: 3.11 seconds; current allocated memory: 195.771 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 195.773 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 215.370 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_fixed_base.h:672: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 247.042 MB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_36_2' (src/non_maximal_suppresion.cpp:36) in function 'NonMaximalSuppresion' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_44_3' (src/non_maximal_suppresion.cpp:44) in function 'NonMaximalSuppresion' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_49_4' (src/non_maximal_suppresion.cpp:49) in function 'NonMaximalSuppresion' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_50_5' (src/non_maximal_suppresion.cpp:50) in function 'NonMaximalSuppresion' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_97_1' (src/non_maximal_suppresion.cpp:95) in function 'NonMaximalSuppresion' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_98_2' (src/non_maximal_suppresion.cpp:95) in function 'NonMaximalSuppresion' completely with a factor of 3.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sliding_window.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sliding_window.V'  in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/non_maximal_suppresion.cpp:23:26) to (src/non_maximal_suppresion.cpp:86:19) in function 'NonMaximalSuppresion'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (src/non_maximal_suppresion.cpp:35:19) in function 'NonMaximalSuppresion'... converting 25 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'NonMaximalSuppresion' (src/non_maximal_suppresion.cpp:28:61)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 298.031 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_35_1' (src/non_maximal_suppresion.cpp:35:28) in function 'NonMaximalSuppresion'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buffer.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buffer.V.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buffer.V.1'.
INFO: [HLS 200-472] Inferring partial write operation for 'line_buffer.V.0' (src/non_maximal_suppresion.cpp:45:23)
INFO: [HLS 200-472] Inferring partial write operation for 'line_buffer.V.2' (src/non_maximal_suppresion.cpp:47:26)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 320.154 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'NonMaximalSuppresionUnit' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'NonMaximalSuppresion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_35_1_VITIS_LOOP_36_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_35_1_VITIS_LOOP_36_2'
WARNING: [HLS 200-871] Estimated clock period (7.614ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'NonMaximalSuppresion' consists of the following:	'phi' operation ('h', src/non_maximal_suppresion.cpp:35) with incoming values : ('select_ln35_4', src/non_maximal_suppresion.cpp:35) [158]  (0 ns)
	'add' operation ('add_ln35_1', src/non_maximal_suppresion.cpp:35) [177]  (2.52 ns)
	'icmp' operation ('slt69', src/non_maximal_suppresion.cpp:35) [188]  (2.47 ns)
	'xor' operation ('rev70', src/non_maximal_suppresion.cpp:35) [189]  (0 ns)
	'and' operation ('and_ln86_3', src/non_maximal_suppresion.cpp:86) [192]  (0 ns)
	'select' operation ('select_ln35_3', src/non_maximal_suppresion.cpp:35) [193]  (0.993 ns)
	'and' operation ('and_ln86_1', src/non_maximal_suppresion.cpp:86) [263]  (0.978 ns)
	blocking operation 0.648 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 321.185 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 322.319 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'NonMaximalSuppresionUnit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 322.467 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 322.634 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'NonMaximalSuppresion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'sliding_window_V_0_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sliding_window_V_0_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sliding_window_V_1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sliding_window_V_1_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sliding_window_V_2_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sliding_window_V_2_2' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_16ns_32_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'uitofp_32ns_32_6_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'NonMaximalSuppresion'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 324.815 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'NonMaximalSuppresionUnit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -library=DVR-002
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_export -vendor=Deverne
INFO: [HLS 200-1464] Running solution command: config_export -version=1.0
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -library DVR-002 -rtl vhdl -vendor Deverne -version 1.0 
INFO: [HLS 200-1510] Running: set_directive_top -name NonMaximalSuppresionUnit NonMaximalSuppresionUnit 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 191.729 MB.
INFO: [HLS 200-10] Analyzing design file 'src/non_maximal_suppresion.cpp' ... 
WARNING: [HLS 207-5511] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: src/non_maximal_suppresion.cpp:8:23
WARNING: [HLS 207-5511] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: src/non_maximal_suppresion.cpp:9:23
WARNING: [HLS 207-5511] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: src/non_maximal_suppresion.cpp:10:23
WARNING: [HLS 207-5511] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: src/non_maximal_suppresion.cpp:11:23
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.35 seconds. CPU system time: 0.27 seconds. Elapsed time: 3.52 seconds; current allocated memory: 193.030 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:283:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:286:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:285:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:285:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:284:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:284:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::operator>>(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:260:80)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<8>, 1ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<8>, 1ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<8>, 1ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<8>, 1ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<8>, 1ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<8>, 1ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<8>, 1ul, 0ul, 0ul> const&)' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>::operator<<(hls::axis<ap_uint<8>, 1ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:262:86)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>::operator<<(hls::axis<ap_uint<8>, 1ul, 0ul, 0ul> const&)' into 'NonMaximalSuppresion(hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>&, int, int, ap_uint<8>, ap_uint<8>)' (src/non_maximal_suppresion.cpp:87:16)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::operator>>(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' into 'NonMaximalSuppresion(hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>&, int, int, ap_uint<8>, ap_uint<8>)' (src/non_maximal_suppresion.cpp:42:15)
INFO: [HLS 214-178] Inlining function 'KernelApplier_NMS(ap_uint<16> (*) [3], ap_uint<32>*, ap_ufixed<16, 1, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_ufixed<16, 1, (ap_q_mode)0, (ap_o_mode)3, 0>)' into 'NonMaximalSuppresion(hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>&, int, int, ap_uint<8>, ap_uint<8>)' (src/non_maximal_suppresion.cpp:21:0)
WARNING: [HLS 214-167] The program may have out of bound array access (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_base.h:886:18)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.65 seconds. CPU system time: 0.24 seconds. Elapsed time: 3.04 seconds; current allocated memory: 195.507 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 195.509 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 211.241 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 233.862 MB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_36_2' (src/non_maximal_suppresion.cpp:36) in function 'NonMaximalSuppresion' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_44_3' (src/non_maximal_suppresion.cpp:44) in function 'NonMaximalSuppresion' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_49_4' (src/non_maximal_suppresion.cpp:49) in function 'NonMaximalSuppresion' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_50_5' (src/non_maximal_suppresion.cpp:50) in function 'NonMaximalSuppresion' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_97_1' (src/non_maximal_suppresion.cpp:95) in function 'NonMaximalSuppresion' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_98_2' (src/non_maximal_suppresion.cpp:95) in function 'NonMaximalSuppresion' completely with a factor of 3.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sliding_window.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sliding_window.V'  in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/non_maximal_suppresion.cpp:23:26) to (src/non_maximal_suppresion.cpp:86:19) in function 'NonMaximalSuppresion'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'NonMaximalSuppresion' (src/non_maximal_suppresion.cpp:35:61)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.3 seconds; current allocated memory: 278.888 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_35_1' (src/non_maximal_suppresion.cpp:35:28) in function 'NonMaximalSuppresion'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buffer.V.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buffer.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buffer.V.0'.
INFO: [HLS 200-472] Inferring partial write operation for 'line_buffer.V.0' (src/non_maximal_suppresion.cpp:45:23)
INFO: [HLS 200-472] Inferring partial write operation for 'line_buffer.V.2' (src/non_maximal_suppresion.cpp:47:26)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 293.320 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'NonMaximalSuppresionUnit' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'NonMaximalSuppresion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_35_1_VITIS_LOOP_36_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_35_1_VITIS_LOOP_36_2'
WARNING: [HLS 200-871] Estimated clock period (7.614ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'NonMaximalSuppresion' consists of the following:	'phi' operation ('h', src/non_maximal_suppresion.cpp:35) with incoming values : ('select_ln35_4', src/non_maximal_suppresion.cpp:35) [44]  (0 ns)
	'add' operation ('add_ln35_1', src/non_maximal_suppresion.cpp:35) [63]  (2.52 ns)
	'icmp' operation ('slt50', src/non_maximal_suppresion.cpp:35) [74]  (2.47 ns)
	'xor' operation ('rev51', src/non_maximal_suppresion.cpp:35) [75]  (0 ns)
	'and' operation ('and_ln86_3', src/non_maximal_suppresion.cpp:86) [78]  (0 ns)
	'select' operation ('select_ln35_3', src/non_maximal_suppresion.cpp:35) [79]  (0.993 ns)
	'and' operation ('and_ln86_1', src/non_maximal_suppresion.cpp:86) [149]  (0.978 ns)
	blocking operation 0.648 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 293.891 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 294.519 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'NonMaximalSuppresionUnit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 294.635 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 294.825 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'NonMaximalSuppresion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'sliding_window_V_0_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sliding_window_V_0_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sliding_window_V_1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sliding_window_V_1_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sliding_window_V_2_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sliding_window_V_2_2' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_16ns_32_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'NonMaximalSuppresion'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 296.095 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'NonMaximalSuppresionUnit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'NonMaximalSuppresionUnit/stream_in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'NonMaximalSuppresionUnit/stream_in_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'NonMaximalSuppresionUnit/stream_in_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'NonMaximalSuppresionUnit/stream_in_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'NonMaximalSuppresionUnit/stream_in_V_last_V' to 'axis' (register, both mode).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -library=DVR-002
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_export -vendor=Deverne
INFO: [HLS 200-1464] Running solution command: config_export -version=1.0
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -library DVR-002 -rtl vhdl -vendor Deverne -version 1.0 
INFO: [HLS 200-1510] Running: set_directive_top -name NonMaximalSuppresionUnit NonMaximalSuppresionUnit 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 191.729 MB.
INFO: [HLS 200-10] Analyzing design file 'src/non_maximal_suppresion.cpp' ... 
WARNING: [HLS 207-5511] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: src/non_maximal_suppresion.cpp:8:23
WARNING: [HLS 207-5511] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: src/non_maximal_suppresion.cpp:9:23
WARNING: [HLS 207-5511] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: src/non_maximal_suppresion.cpp:10:23
WARNING: [HLS 207-5511] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: src/non_maximal_suppresion.cpp:11:23
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.3 seconds. CPU system time: 0.21 seconds. Elapsed time: 3.1 seconds; current allocated memory: 193.031 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:283:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:286:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:285:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:285:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:284:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:284:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::operator>>(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:260:80)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<8>, 1ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<8>, 1ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<8>, 1ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<8>, 1ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<8>, 1ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<8>, 1ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<8>, 1ul, 0ul, 0ul> const&)' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>::operator<<(hls::axis<ap_uint<8>, 1ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:262:86)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>::operator<<(hls::axis<ap_uint<8>, 1ul, 0ul, 0ul> const&)' into 'NonMaximalSuppresion(hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>&, int, int, ap_uint<8>, ap_uint<8>)' (src/non_maximal_suppresion.cpp:87:16)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::operator>>(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' into 'NonMaximalSuppresion(hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>&, int, int, ap_uint<8>, ap_uint<8>)' (src/non_maximal_suppresion.cpp:42:15)
INFO: [HLS 214-178] Inlining function 'KernelApplier_NMS(ap_uint<16> (*) [3], ap_uint<16>*, ap_ufixed<16, 1, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_ufixed<16, 1, (ap_q_mode)0, (ap_o_mode)3, 0>)' into 'NonMaximalSuppresion(hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>&, int, int, ap_uint<8>, ap_uint<8>)' (src/non_maximal_suppresion.cpp:21:0)
WARNING: [HLS 214-167] The program may have out of bound array access (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_base.h:886:18)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.63 seconds. CPU system time: 0.17 seconds. Elapsed time: 2.81 seconds; current allocated memory: 195.508 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 195.510 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 211.278 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 234.225 MB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_36_2' (src/non_maximal_suppresion.cpp:36) in function 'NonMaximalSuppresion' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_44_3' (src/non_maximal_suppresion.cpp:44) in function 'NonMaximalSuppresion' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_49_4' (src/non_maximal_suppresion.cpp:49) in function 'NonMaximalSuppresion' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_50_5' (src/non_maximal_suppresion.cpp:50) in function 'NonMaximalSuppresion' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_97_1' (src/non_maximal_suppresion.cpp:95) in function 'NonMaximalSuppresion' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_98_2' (src/non_maximal_suppresion.cpp:95) in function 'NonMaximalSuppresion' completely with a factor of 3.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sliding_window.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sliding_window.V'  in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/non_maximal_suppresion.cpp:23:26) to (src/non_maximal_suppresion.cpp:86:19) in function 'NonMaximalSuppresion'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'NonMaximalSuppresion' (src/non_maximal_suppresion.cpp:35:61)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.3 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.33 seconds; current allocated memory: 279.072 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_35_1' (src/non_maximal_suppresion.cpp:35:28) in function 'NonMaximalSuppresion'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buffer.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buffer.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buffer.V.2'.
INFO: [HLS 200-472] Inferring partial write operation for 'line_buffer.V.0' (src/non_maximal_suppresion.cpp:45:23)
INFO: [HLS 200-472] Inferring partial write operation for 'line_buffer.V.2' (src/non_maximal_suppresion.cpp:47:26)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 293.547 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'NonMaximalSuppresionUnit' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'NonMaximalSuppresion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_35_1_VITIS_LOOP_36_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_35_1_VITIS_LOOP_36_2'
WARNING: [HLS 200-871] Estimated clock period (7.614ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'NonMaximalSuppresion' consists of the following:	'phi' operation ('h', src/non_maximal_suppresion.cpp:35) with incoming values : ('select_ln35_4', src/non_maximal_suppresion.cpp:35) [44]  (0 ns)
	'add' operation ('add_ln35_1', src/non_maximal_suppresion.cpp:35) [63]  (2.52 ns)
	'icmp' operation ('slt50', src/non_maximal_suppresion.cpp:35) [74]  (2.47 ns)
	'xor' operation ('rev51', src/non_maximal_suppresion.cpp:35) [75]  (0 ns)
	'and' operation ('and_ln86_3', src/non_maximal_suppresion.cpp:86) [78]  (0 ns)
	'select' operation ('select_ln35_3', src/non_maximal_suppresion.cpp:35) [79]  (0.993 ns)
	'and' operation ('and_ln86_1', src/non_maximal_suppresion.cpp:86) [149]  (0.978 ns)
	blocking operation 0.648 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 294.119 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 294.744 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'NonMaximalSuppresionUnit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 294.863 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 295.050 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'NonMaximalSuppresion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'sliding_window_V_0_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sliding_window_V_0_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sliding_window_V_1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sliding_window_V_1_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sliding_window_V_2_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sliding_window_V_2_2' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_16ns_32_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'NonMaximalSuppresion'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 296.322 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'NonMaximalSuppresionUnit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'NonMaximalSuppresionUnit/stream_in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'NonMaximalSuppresionUnit/stream_in_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'NonMaximalSuppresionUnit/stream_in_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'NonMaximalSuppresionUnit/stream_in_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'NonMaximalSuppresionUnit/stream_in_V_last_V' to 'axis' (register, both mode).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -library=DVR-002
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_export -vendor=Deverne
INFO: [HLS 200-1464] Running solution command: config_export -version=1.0
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -library DVR-002 -rtl vhdl -vendor Deverne -version 1.0 
INFO: [HLS 200-1510] Running: set_directive_top -name NonMaximalSuppresionUnit NonMaximalSuppresionUnit 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 191.729 MB.
INFO: [HLS 200-10] Analyzing design file 'src/non_maximal_suppresion.cpp' ... 
WARNING: [HLS 207-5511] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: src/non_maximal_suppresion.cpp:8:23
WARNING: [HLS 207-5511] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: src/non_maximal_suppresion.cpp:9:23
WARNING: [HLS 207-5511] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: src/non_maximal_suppresion.cpp:10:23
WARNING: [HLS 207-5511] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: src/non_maximal_suppresion.cpp:11:23
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.32 seconds. CPU system time: 0.21 seconds. Elapsed time: 3.12 seconds; current allocated memory: 193.030 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:283:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:286:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:285:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:285:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:284:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:284:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::operator>>(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:260:80)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<8>, 1ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<8>, 1ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<8>, 1ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<8>, 1ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<8>, 1ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<8>, 1ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<8>, 1ul, 0ul, 0ul> const&)' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>::operator<<(hls::axis<ap_uint<8>, 1ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:262:86)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>::operator<<(hls::axis<ap_uint<8>, 1ul, 0ul, 0ul> const&)' into 'NonMaximalSuppresion(hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>&, int, int, ap_ufixed<16, 1, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_ufixed<16, 1, (ap_q_mode)0, (ap_o_mode)3, 0>)' (src/non_maximal_suppresion.cpp:85:16)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::operator>>(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' into 'NonMaximalSuppresion(hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>&, int, int, ap_ufixed<16, 1, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_ufixed<16, 1, (ap_q_mode)0, (ap_o_mode)3, 0>)' (src/non_maximal_suppresion.cpp:40:15)
INFO: [HLS 214-178] Inlining function 'KernelApplier_NMS(ap_uint<16> (*) [3], ap_uint<16>*, ap_ufixed<16, 1, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_ufixed<16, 1, (ap_q_mode)0, (ap_o_mode)3, 0>)' into 'NonMaximalSuppresion(hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>&, int, int, ap_ufixed<16, 1, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_ufixed<16, 1, (ap_q_mode)0, (ap_o_mode)3, 0>)' (src/non_maximal_suppresion.cpp:21:0)
WARNING: [HLS 214-167] The program may have out of bound array access (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_base.h:886:18)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.61 seconds. CPU system time: 0.19 seconds. Elapsed time: 2.8 seconds; current allocated memory: 195.479 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 195.481 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 209.438 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 229.374 MB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_34_2' (src/non_maximal_suppresion.cpp:34) in function 'NonMaximalSuppresion' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_42_3' (src/non_maximal_suppresion.cpp:42) in function 'NonMaximalSuppresion' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_47_4' (src/non_maximal_suppresion.cpp:47) in function 'NonMaximalSuppresion' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_48_5' (src/non_maximal_suppresion.cpp:48) in function 'NonMaximalSuppresion' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_95_1' (src/non_maximal_suppresion.cpp:93) in function 'NonMaximalSuppresion' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_96_2' (src/non_maximal_suppresion.cpp:93) in function 'NonMaximalSuppresion' completely with a factor of 3.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sliding_window.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sliding_window.V'  in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/non_maximal_suppresion.cpp:23:26) to (src/non_maximal_suppresion.cpp:84:19) in function 'NonMaximalSuppresion'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'NonMaximalSuppresion' (src/non_maximal_suppresion.cpp:33:61)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 271.963 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_33_1' (src/non_maximal_suppresion.cpp:33:28) in function 'NonMaximalSuppresion'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buffer.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buffer.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buffer.V.2'.
INFO: [HLS 200-472] Inferring partial write operation for 'line_buffer.V.0' (src/non_maximal_suppresion.cpp:43:23)
INFO: [HLS 200-472] Inferring partial write operation for 'line_buffer.V.2' (src/non_maximal_suppresion.cpp:45:26)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 284.531 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'NonMaximalSuppresionUnit' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'NonMaximalSuppresion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_1_VITIS_LOOP_34_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_33_1_VITIS_LOOP_34_2'
WARNING: [HLS 200-871] Estimated clock period (7.614ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'NonMaximalSuppresion' consists of the following:	'phi' operation ('h', src/non_maximal_suppresion.cpp:33) with incoming values : ('select_ln33_4', src/non_maximal_suppresion.cpp:33) [42]  (0 ns)
	'add' operation ('add_ln33_1', src/non_maximal_suppresion.cpp:33) [61]  (2.52 ns)
	'icmp' operation ('slt52', src/non_maximal_suppresion.cpp:33) [72]  (2.47 ns)
	'xor' operation ('rev53', src/non_maximal_suppresion.cpp:33) [73]  (0 ns)
	'and' operation ('and_ln84_3', src/non_maximal_suppresion.cpp:84) [76]  (0 ns)
	'select' operation ('select_ln33_3', src/non_maximal_suppresion.cpp:33) [77]  (0.993 ns)
	'and' operation ('and_ln84_1', src/non_maximal_suppresion.cpp:84) [147]  (0.978 ns)
	blocking operation 0.648 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 285.090 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 285.709 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'NonMaximalSuppresionUnit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 285.830 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 286.012 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'NonMaximalSuppresion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'sliding_window_V_0_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sliding_window_V_0_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sliding_window_V_1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sliding_window_V_1_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sliding_window_V_2_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sliding_window_V_2_2' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_16ns_32_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'NonMaximalSuppresion'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 287.257 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'NonMaximalSuppresionUnit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'NonMaximalSuppresionUnit/stream_in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'NonMaximalSuppresionUnit/stream_in_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'NonMaximalSuppresionUnit/stream_in_V_strb_V' to 'axis' (register, both mode).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -library=DVR-002
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_export -vendor=Deverne
INFO: [HLS 200-1464] Running solution command: config_export -version=1.0
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -library DVR-002 -rtl vhdl -vendor Deverne -version 1.0 
INFO: [HLS 200-1510] Running: set_directive_top -name NonMaximalSuppresionUnit NonMaximalSuppresionUnit 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 191.690 MB.
INFO: [HLS 200-10] Analyzing design file 'src/non_maximal_suppresion.cpp' ... 
WARNING: [HLS 207-5511] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: src/non_maximal_suppresion.cpp:8:23
WARNING: [HLS 207-5511] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: src/non_maximal_suppresion.cpp:9:23
WARNING: [HLS 207-5511] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: src/non_maximal_suppresion.cpp:10:23
WARNING: [HLS 207-5511] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: src/non_maximal_suppresion.cpp:11:23
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.82 seconds. CPU system time: 0.27 seconds. Elapsed time: 3.69 seconds; current allocated memory: 192.976 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:283:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:286:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:285:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:285:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:284:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:284:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::operator>>(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:260:80)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<8>, 1ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<8>, 1ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<8>, 1ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<8>, 1ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<8>, 1ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<8>, 1ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<8>, 1ul, 0ul, 0ul> const&)' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>::operator<<(hls::axis<ap_uint<8>, 1ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:262:86)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>::operator<<(hls::axis<ap_uint<8>, 1ul, 0ul, 0ul> const&)' into 'NonMaximalSuppresion(hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>&, int, int, ap_ufixed<16, 1, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_ufixed<16, 1, (ap_q_mode)0, (ap_o_mode)3, 0>)' (src/non_maximal_suppresion.cpp:85:16)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::operator>>(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' into 'NonMaximalSuppresion(hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>&, int, int, ap_ufixed<16, 1, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_ufixed<16, 1, (ap_q_mode)0, (ap_o_mode)3, 0>)' (src/non_maximal_suppresion.cpp:40:15)
INFO: [HLS 214-178] Inlining function 'KernelApplier_NMS(ap_uint<16> (*) [3], ap_uint<16>*, ap_ufixed<16, 1, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_ufixed<16, 1, (ap_q_mode)0, (ap_o_mode)3, 0>)' into 'NonMaximalSuppresion(hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>&, int, int, ap_ufixed<16, 1, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_ufixed<16, 1, (ap_q_mode)0, (ap_o_mode)3, 0>)' (src/non_maximal_suppresion.cpp:21:0)
WARNING: [HLS 214-167] The program may have out of bound array access (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_base.h:886:18)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.14 seconds. CPU system time: 0.18 seconds. Elapsed time: 3.34 seconds; current allocated memory: 195.422 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 195.424 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 209.395 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 229.332 MB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_34_2' (src/non_maximal_suppresion.cpp:34) in function 'NonMaximalSuppresion' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_42_3' (src/non_maximal_suppresion.cpp:42) in function 'NonMaximalSuppresion' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_47_4' (src/non_maximal_suppresion.cpp:47) in function 'NonMaximalSuppresion' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_48_5' (src/non_maximal_suppresion.cpp:48) in function 'NonMaximalSuppresion' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_95_1' (src/non_maximal_suppresion.cpp:93) in function 'NonMaximalSuppresion' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_96_2' (src/non_maximal_suppresion.cpp:93) in function 'NonMaximalSuppresion' completely with a factor of 3.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sliding_window.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sliding_window.V'  in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/non_maximal_suppresion.cpp:23:26) to (src/non_maximal_suppresion.cpp:84:19) in function 'NonMaximalSuppresion'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'NonMaximalSuppresion' (src/non_maximal_suppresion.cpp:33:61)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 271.921 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_33_1' (src/non_maximal_suppresion.cpp:33:28) in function 'NonMaximalSuppresion'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buffer.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buffer.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buffer.V.2'.
INFO: [HLS 200-472] Inferring partial write operation for 'line_buffer.V.0' (src/non_maximal_suppresion.cpp:43:23)
INFO: [HLS 200-472] Inferring partial write operation for 'line_buffer.V.2' (src/non_maximal_suppresion.cpp:45:26)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 284.488 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'NonMaximalSuppresionUnit' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'NonMaximalSuppresion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_1_VITIS_LOOP_34_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_33_1_VITIS_LOOP_34_2'
WARNING: [HLS 200-871] Estimated clock period (7.614ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'NonMaximalSuppresion' consists of the following:	'phi' operation ('h', src/non_maximal_suppresion.cpp:33) with incoming values : ('select_ln33_4', src/non_maximal_suppresion.cpp:33) [42]  (0 ns)
	'add' operation ('add_ln33_1', src/non_maximal_suppresion.cpp:33) [61]  (2.52 ns)
	'icmp' operation ('slt52', src/non_maximal_suppresion.cpp:33) [72]  (2.47 ns)
	'xor' operation ('rev53', src/non_maximal_suppresion.cpp:33) [73]  (0 ns)
	'and' operation ('and_ln84_3', src/non_maximal_suppresion.cpp:84) [76]  (0 ns)
	'select' operation ('select_ln33_3', src/non_maximal_suppresion.cpp:33) [77]  (0.993 ns)
	'and' operation ('and_ln84_1', src/non_maximal_suppresion.cpp:84) [147]  (0.978 ns)
	blocking operation 0.648 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 285.048 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 285.671 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'NonMaximalSuppresionUnit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 285.803 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 285.985 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'NonMaximalSuppresion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'sliding_window_V_0_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sliding_window_V_0_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sliding_window_V_1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sliding_window_V_1_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sliding_window_V_2_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sliding_window_V_2_2' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_16ns_32_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'NonMaximalSuppresion'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 287.214 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'NonMaximalSuppresionUnit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'NonMaximalSuppresionUnit/stream_in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'NonMaximalSuppresionUnit/stream_in_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'NonMaximalSuppresionUnit/stream_in_V_strb_V' to 'axis' (register, both mode).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -library=DVR-002
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_export -vendor=Deverne
INFO: [HLS 200-1464] Running solution command: config_export -version=1.0
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -library DVR-002 -rtl vhdl -vendor Deverne -version 1.0 
INFO: [HLS 200-1510] Running: set_directive_top -name NonMaximalSuppresionUnit NonMaximalSuppresionUnit 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 191.690 MB.
INFO: [HLS 200-10] Analyzing design file 'src/non_maximal_suppresion.cpp' ... 
WARNING: [HLS 207-5511] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: src/non_maximal_suppresion.cpp:8:23
WARNING: [HLS 207-5511] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: src/non_maximal_suppresion.cpp:9:23
WARNING: [HLS 207-5511] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: src/non_maximal_suppresion.cpp:10:23
WARNING: [HLS 207-5511] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: src/non_maximal_suppresion.cpp:11:23
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.54 seconds. CPU system time: 0.17 seconds. Elapsed time: 3.39 seconds; current allocated memory: 192.975 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:283:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:286:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:285:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:285:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:284:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:284:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::operator>>(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:260:80)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<8>, 1ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<8>, 1ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<8>, 1ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<8>, 1ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<8>, 1ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<8>, 1ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<8>, 1ul, 0ul, 0ul> const&)' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>::operator<<(hls::axis<ap_uint<8>, 1ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:262:86)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>::operator<<(hls::axis<ap_uint<8>, 1ul, 0ul, 0ul> const&)' into 'NonMaximalSuppresion(hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>&, int, int, ap_ufixed<16, 1, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_ufixed<16, 1, (ap_q_mode)0, (ap_o_mode)3, 0>)' (src/non_maximal_suppresion.cpp:85:16)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::operator>>(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' into 'NonMaximalSuppresion(hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>&, int, int, ap_ufixed<16, 1, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_ufixed<16, 1, (ap_q_mode)0, (ap_o_mode)3, 0>)' (src/non_maximal_suppresion.cpp:40:15)
INFO: [HLS 214-178] Inlining function 'KernelApplier_NMS(ap_uint<16> (*) [3], ap_uint<16>*, ap_ufixed<16, 1, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_ufixed<16, 1, (ap_q_mode)0, (ap_o_mode)3, 0>)' into 'NonMaximalSuppresion(hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>&, int, int, ap_ufixed<16, 1, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_ufixed<16, 1, (ap_q_mode)0, (ap_o_mode)3, 0>)' (src/non_maximal_suppresion.cpp:21:0)
WARNING: [HLS 214-167] The program may have out of bound array access (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_base.h:886:18)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.3 seconds. CPU system time: 0.22 seconds. Elapsed time: 3.53 seconds; current allocated memory: 195.420 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 195.422 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 209.396 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 229.331 MB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_34_2' (src/non_maximal_suppresion.cpp:34) in function 'NonMaximalSuppresion' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_42_3' (src/non_maximal_suppresion.cpp:42) in function 'NonMaximalSuppresion' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_47_4' (src/non_maximal_suppresion.cpp:47) in function 'NonMaximalSuppresion' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_48_5' (src/non_maximal_suppresion.cpp:48) in function 'NonMaximalSuppresion' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_95_1' (src/non_maximal_suppresion.cpp:93) in function 'NonMaximalSuppresion' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_96_2' (src/non_maximal_suppresion.cpp:93) in function 'NonMaximalSuppresion' completely with a factor of 3.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sliding_window.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sliding_window.V'  in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/non_maximal_suppresion.cpp:23:26) to (src/non_maximal_suppresion.cpp:84:19) in function 'NonMaximalSuppresion'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'NonMaximalSuppresion' (src/non_maximal_suppresion.cpp:33:61)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 271.923 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_33_1' (src/non_maximal_suppresion.cpp:33:28) in function 'NonMaximalSuppresion'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buffer.V.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buffer.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buffer.V.0'.
INFO: [HLS 200-472] Inferring partial write operation for 'line_buffer.V.0' (src/non_maximal_suppresion.cpp:43:23)
INFO: [HLS 200-472] Inferring partial write operation for 'line_buffer.V.2' (src/non_maximal_suppresion.cpp:45:26)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 284.486 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'NonMaximalSuppresionUnit' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'NonMaximalSuppresion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_1_VITIS_LOOP_34_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_33_1_VITIS_LOOP_34_2'
WARNING: [HLS 200-871] Estimated clock period (7.614ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'NonMaximalSuppresion' consists of the following:	'phi' operation ('h', src/non_maximal_suppresion.cpp:33) with incoming values : ('select_ln33_4', src/non_maximal_suppresion.cpp:33) [42]  (0 ns)
	'add' operation ('add_ln33_1', src/non_maximal_suppresion.cpp:33) [61]  (2.52 ns)
	'icmp' operation ('slt52', src/non_maximal_suppresion.cpp:33) [72]  (2.47 ns)
	'xor' operation ('rev53', src/non_maximal_suppresion.cpp:33) [73]  (0 ns)
	'and' operation ('and_ln84_3', src/non_maximal_suppresion.cpp:84) [76]  (0 ns)
	'select' operation ('select_ln33_3', src/non_maximal_suppresion.cpp:33) [77]  (0.993 ns)
	'and' operation ('and_ln84_1', src/non_maximal_suppresion.cpp:84) [147]  (0.978 ns)
	blocking operation 0.648 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 285.047 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 285.667 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'NonMaximalSuppresionUnit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 285.770 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 285.981 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'NonMaximalSuppresion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'sliding_window_V_0_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sliding_window_V_0_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sliding_window_V_1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sliding_window_V_1_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sliding_window_V_2_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sliding_window_V_2_2' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_16ns_32_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'NonMaximalSuppresion'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 287.211 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'NonMaximalSuppresionUnit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'NonMaximalSuppresionUnit/stream_in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'NonMaximalSuppresionUnit/stream_in_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'NonMaximalSuppresionUnit/stream_in_V_strb_V' to 'axis' (register, both mode).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -library=DVR-002
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_export -vendor=Deverne
INFO: [HLS 200-1464] Running solution command: config_export -version=1.0
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -library DVR-002 -rtl vhdl -vendor Deverne -version 1.0 
INFO: [HLS 200-1510] Running: set_directive_top -name NonMaximalSuppresionUnit NonMaximalSuppresionUnit 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 191.691 MB.
INFO: [HLS 200-10] Analyzing design file 'src/non_maximal_suppresion.cpp' ... 
WARNING: [HLS 207-5511] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: src/non_maximal_suppresion.cpp:8:23
WARNING: [HLS 207-5511] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: src/non_maximal_suppresion.cpp:9:23
WARNING: [HLS 207-5511] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: src/non_maximal_suppresion.cpp:10:23
WARNING: [HLS 207-5511] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: src/non_maximal_suppresion.cpp:11:23
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.34 seconds. CPU system time: 0.19 seconds. Elapsed time: 3.11 seconds; current allocated memory: 192.977 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:283:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:286:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:285:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:285:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:284:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:284:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::operator>>(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:260:80)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<8>, 1ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<8>, 1ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<8>, 1ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<8>, 1ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<8>, 1ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<8>, 1ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<8>, 1ul, 0ul, 0ul> const&)' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>::operator<<(hls::axis<ap_uint<8>, 1ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:262:86)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>::operator<<(hls::axis<ap_uint<8>, 1ul, 0ul, 0ul> const&)' into 'NonMaximalSuppresion(hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>&, int, int, ap_ufixed<16, 1, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_ufixed<16, 1, (ap_q_mode)0, (ap_o_mode)3, 0>)' (src/non_maximal_suppresion.cpp:85:16)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::operator>>(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' into 'NonMaximalSuppresion(hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>&, int, int, ap_ufixed<16, 1, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_ufixed<16, 1, (ap_q_mode)0, (ap_o_mode)3, 0>)' (src/non_maximal_suppresion.cpp:40:15)
INFO: [HLS 214-178] Inlining function 'KernelApplier_NMS(ap_uint<16> (*) [3], ap_uint<16>*, ap_ufixed<16, 1, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_ufixed<16, 1, (ap_q_mode)0, (ap_o_mode)3, 0>)' into 'NonMaximalSuppresion(hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>&, int, int, ap_ufixed<16, 1, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_ufixed<16, 1, (ap_q_mode)0, (ap_o_mode)3, 0>)' (src/non_maximal_suppresion.cpp:21:0)
WARNING: [HLS 214-167] The program may have out of bound array access (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_base.h:886:18)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.64 seconds. CPU system time: 0.14 seconds. Elapsed time: 2.78 seconds; current allocated memory: 195.421 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 195.423 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 209.395 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 229.331 MB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_34_2' (src/non_maximal_suppresion.cpp:34) in function 'NonMaximalSuppresion' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_42_3' (src/non_maximal_suppresion.cpp:42) in function 'NonMaximalSuppresion' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_47_4' (src/non_maximal_suppresion.cpp:47) in function 'NonMaximalSuppresion' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_48_5' (src/non_maximal_suppresion.cpp:48) in function 'NonMaximalSuppresion' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_95_1' (src/non_maximal_suppresion.cpp:93) in function 'NonMaximalSuppresion' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_96_2' (src/non_maximal_suppresion.cpp:93) in function 'NonMaximalSuppresion' completely with a factor of 3.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sliding_window.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sliding_window.V'  in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/non_maximal_suppresion.cpp:23:26) to (src/non_maximal_suppresion.cpp:84:19) in function 'NonMaximalSuppresion'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'NonMaximalSuppresion' (src/non_maximal_suppresion.cpp:33:61)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 271.924 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_33_1' (src/non_maximal_suppresion.cpp:33:28) in function 'NonMaximalSuppresion'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buffer.V.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buffer.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buffer.V.1'.
INFO: [HLS 200-472] Inferring partial write operation for 'line_buffer.V.0' (src/non_maximal_suppresion.cpp:43:23)
INFO: [HLS 200-472] Inferring partial write operation for 'line_buffer.V.2' (src/non_maximal_suppresion.cpp:45:26)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 284.493 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'NonMaximalSuppresionUnit' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'NonMaximalSuppresion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_1_VITIS_LOOP_34_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_33_1_VITIS_LOOP_34_2'
WARNING: [HLS 200-871] Estimated clock period (7.614ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'NonMaximalSuppresion' consists of the following:	'phi' operation ('h', src/non_maximal_suppresion.cpp:33) with incoming values : ('select_ln33_4', src/non_maximal_suppresion.cpp:33) [42]  (0 ns)
	'add' operation ('add_ln33_1', src/non_maximal_suppresion.cpp:33) [61]  (2.52 ns)
	'icmp' operation ('slt52', src/non_maximal_suppresion.cpp:33) [72]  (2.47 ns)
	'xor' operation ('rev53', src/non_maximal_suppresion.cpp:33) [73]  (0 ns)
	'and' operation ('and_ln84_3', src/non_maximal_suppresion.cpp:84) [76]  (0 ns)
	'select' operation ('select_ln33_3', src/non_maximal_suppresion.cpp:33) [77]  (0.993 ns)
	'and' operation ('and_ln84_1', src/non_maximal_suppresion.cpp:84) [147]  (0.978 ns)
	blocking operation 0.648 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 285.052 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 285.673 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'NonMaximalSuppresionUnit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 285.803 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 285.986 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'NonMaximalSuppresion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'sliding_window_V_0_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sliding_window_V_0_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sliding_window_V_1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sliding_window_V_1_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sliding_window_V_2_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sliding_window_V_2_2' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_16ns_32_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'NonMaximalSuppresion'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 287.216 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'NonMaximalSuppresionUnit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'NonMaximalSuppresionUnit/stream_in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'NonMaximalSuppresionUnit/stream_in_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'NonMaximalSuppresionUnit/stream_in_V_strb_V' to 'axis' (register, both mode).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -library=DVR-002
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_export -vendor=Deverne
INFO: [HLS 200-1464] Running solution command: config_export -version=1.0
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -library DVR-002 -rtl vhdl -vendor Deverne -version 1.0 
INFO: [HLS 200-1510] Running: set_directive_top -name NonMaximalSuppresionUnit NonMaximalSuppresionUnit 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 191.729 MB.
INFO: [HLS 200-10] Analyzing design file 'src/non_maximal_suppresion.cpp' ... 
WARNING: [HLS 207-5511] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: src/non_maximal_suppresion.cpp:8:23
WARNING: [HLS 207-5511] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: src/non_maximal_suppresion.cpp:9:23
WARNING: [HLS 207-5511] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: src/non_maximal_suppresion.cpp:10:23
WARNING: [HLS 207-5511] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: src/non_maximal_suppresion.cpp:11:23
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.47 seconds. CPU system time: 0.2 seconds. Elapsed time: 3.26 seconds; current allocated memory: 193.030 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:283:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:286:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:285:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:285:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:284:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:284:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::operator>>(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:260:80)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<8>, 1ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<8>, 1ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<8>, 1ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<8>, 1ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<8>, 1ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<8>, 1ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<8>, 1ul, 0ul, 0ul> const&)' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>::operator<<(hls::axis<ap_uint<8>, 1ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:262:86)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>::operator<<(hls::axis<ap_uint<8>, 1ul, 0ul, 0ul> const&)' into 'NonMaximalSuppresion(hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>&, int, int, ap_ufixed<16, 1, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_ufixed<16, 1, (ap_q_mode)0, (ap_o_mode)3, 0>)' (src/non_maximal_suppresion.cpp:85:16)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::operator>>(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' into 'NonMaximalSuppresion(hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>&, int, int, ap_ufixed<16, 1, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_ufixed<16, 1, (ap_q_mode)0, (ap_o_mode)3, 0>)' (src/non_maximal_suppresion.cpp:40:15)
INFO: [HLS 214-178] Inlining function 'KernelApplier_NMS(ap_uint<16> (*) [3], ap_uint<16>*, ap_ufixed<16, 1, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_ufixed<16, 1, (ap_q_mode)0, (ap_o_mode)3, 0>)' into 'NonMaximalSuppresion(hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>&, int, int, ap_ufixed<16, 1, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_ufixed<16, 1, (ap_q_mode)0, (ap_o_mode)3, 0>)' (src/non_maximal_suppresion.cpp:21:0)
WARNING: [HLS 214-167] The program may have out of bound array access (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_base.h:886:18)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.75 seconds. CPU system time: 0.16 seconds. Elapsed time: 2.9 seconds; current allocated memory: 195.478 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 195.480 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 209.435 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 229.368 MB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_34_2' (src/non_maximal_suppresion.cpp:34) in function 'NonMaximalSuppresion' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_42_3' (src/non_maximal_suppresion.cpp:42) in function 'NonMaximalSuppresion' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_47_4' (src/non_maximal_suppresion.cpp:47) in function 'NonMaximalSuppresion' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_48_5' (src/non_maximal_suppresion.cpp:48) in function 'NonMaximalSuppresion' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_95_1' (src/non_maximal_suppresion.cpp:93) in function 'NonMaximalSuppresion' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_96_2' (src/non_maximal_suppresion.cpp:93) in function 'NonMaximalSuppresion' completely with a factor of 3.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sliding_window.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sliding_window.V'  in dimension 2 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/non_maximal_suppresion.cpp:23:26) to (src/non_maximal_suppresion.cpp:84:19) in function 'NonMaximalSuppresion'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'NonMaximalSuppresion' (src/non_maximal_suppresion.cpp:33:61)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 271.958 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_33_1' (src/non_maximal_suppresion.cpp:33:28) in function 'NonMaximalSuppresion'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buffer.V.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buffer.V.1'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buffer.V.0'.
INFO: [HLS 200-472] Inferring partial write operation for 'line_buffer.V.0' (src/non_maximal_suppresion.cpp:43:23)
INFO: [HLS 200-472] Inferring partial write operation for 'line_buffer.V.2' (src/non_maximal_suppresion.cpp:45:26)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 284.528 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'NonMaximalSuppresionUnit' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'NonMaximalSuppresion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_33_1_VITIS_LOOP_34_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_33_1_VITIS_LOOP_34_2'
WARNING: [HLS 200-871] Estimated clock period (7.614ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'NonMaximalSuppresion' consists of the following:	'phi' operation ('h', src/non_maximal_suppresion.cpp:33) with incoming values : ('select_ln33_4', src/non_maximal_suppresion.cpp:33) [42]  (0 ns)
	'add' operation ('add_ln33_1', src/non_maximal_suppresion.cpp:33) [61]  (2.52 ns)
	'icmp' operation ('slt52', src/non_maximal_suppresion.cpp:33) [72]  (2.47 ns)
	'xor' operation ('rev53', src/non_maximal_suppresion.cpp:33) [73]  (0 ns)
	'and' operation ('and_ln84_3', src/non_maximal_suppresion.cpp:84) [76]  (0 ns)
	'select' operation ('select_ln33_3', src/non_maximal_suppresion.cpp:33) [77]  (0.993 ns)
	'and' operation ('and_ln84_1', src/non_maximal_suppresion.cpp:84) [147]  (0.978 ns)
	blocking operation 0.648 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 285.089 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 285.711 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'NonMaximalSuppresionUnit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 285.828 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 286.010 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'NonMaximalSuppresion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'sliding_window_V_0_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sliding_window_V_0_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sliding_window_V_1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sliding_window_V_1_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sliding_window_V_2_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sliding_window_V_2_2' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_16ns_32_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'NonMaximalSuppresion'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 287.225 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'NonMaximalSuppresionUnit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'NonMaximalSuppresionUnit/stream_in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'NonMaximalSuppresionUnit/stream_in_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'NonMaximalSuppresionUnit/stream_in_V_strb_V' to 'axis' (register, both mode).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -library=DVR-002
INFO: [HLS 200-1464] Running solution command: config_export -rtl=vhdl
INFO: [HLS 200-1464] Running solution command: config_export -vendor=Deverne
INFO: [HLS 200-1464] Running solution command: config_export -version=1.0
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -library DVR-002 -rtl vhdl -vendor Deverne -version 1.0 
INFO: [HLS 200-1510] Running: set_directive_top -name NonMaximalSuppresionUnit NonMaximalSuppresionUnit 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 191.691 MB.
INFO: [HLS 200-10] Analyzing design file 'src/non_maximal_suppresion.cpp' ... 
WARNING: [HLS 207-5511] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: src/non_maximal_suppresion.cpp:8:23
WARNING: [HLS 207-5511] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: src/non_maximal_suppresion.cpp:9:23
WARNING: [HLS 207-5511] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: src/non_maximal_suppresion.cpp:10:23
WARNING: [HLS 207-5511] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: src/non_maximal_suppresion.cpp:11:23
WARNING: [HLS 207-5511] 'Ap_stable' in '#pragma HLS INTERFACE' is deprecated, and it will be removed in future release. It is suggested to replace it with 'Stable Pragma'.: src/non_maximal_suppresion.cpp:12:23
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.89 seconds. CPU system time: 0.27 seconds. Elapsed time: 4.03 seconds; current allocated memory: 192.979 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:283:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:286:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:285:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:285:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:284:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:284:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::read(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' into 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::operator>>(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:260:80)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<8>, 1ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<8>, 1ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<8>, 1ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<8>, 1ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<8>, 1ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<8>, 1ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>::write(hls::axis<ap_uint<8>, 1ul, 0ul, 0ul> const&)' into 'hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>::operator<<(hls::axis<ap_uint<8>, 1ul, 0ul, 0ul> const&)' (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:262:86)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>::operator<<(hls::axis<ap_uint<8>, 1ul, 0ul, 0ul> const&)' into 'NonMaximalSuppresion(hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>&, int, int, ap_ufixed<16, 1, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_uint<16>, ap_uint<16>*)' (src/non_maximal_suppresion.cpp:86:16)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>::operator>>(hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>&)' into 'NonMaximalSuppresion(hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>&, int, int, ap_ufixed<16, 1, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_uint<16>, ap_uint<16>*)' (src/non_maximal_suppresion.cpp:41:15)
INFO: [HLS 214-178] Inlining function 'KernelApplier_NMS(ap_uint<16> (*) [3], ap_uint<16>*, ap_ufixed<16, 1, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_uint<16>)' into 'NonMaximalSuppresion(hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>&, int, int, ap_ufixed<16, 1, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_uint<16>, ap_uint<16>*)' (src/non_maximal_suppresion.cpp:22:0)
WARNING: [HLS 214-167] The program may have out of bound array access (/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_int_base.h:886:18)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i16.s_struct.ap_uint.0s' into 'NonMaximalSuppresion(hls::stream<hls::axis<ap_uint<16>, 1ul, 0ul, 0ul>, 0>&, hls::stream<hls::axis<ap_uint<8>, 1ul, 0ul, 0ul>, 0>&, int, int, ap_ufixed<16, 1, (ap_q_mode)0, (ap_o_mode)3, 0>, ap_uint<16>, ap_uint<16>*) (.1)' (src/non_maximal_suppresion.cpp:90:16)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.74 seconds. CPU system time: 0.16 seconds. Elapsed time: 3.1 seconds; current allocated memory: 195.571 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 195.574 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 209.502 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 229.361 MB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_35_2' (src/non_maximal_suppresion.cpp:35) in function 'NonMaximalSuppresion' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_43_3' (src/non_maximal_suppresion.cpp:43) in function 'NonMaximalSuppresion' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_48_4' (src/non_maximal_suppresion.cpp:48) in function 'NonMaximalSuppresion' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_49_5' (src/non_maximal_suppresion.cpp:49) in function 'NonMaximalSuppresion' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_97_1' (src/non_maximal_suppresion.cpp:95) in function 'NonMaximalSuppresion' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_98_2' (src/non_maximal_suppresion.cpp:95) in function 'NonMaximalSuppresion' completely with a factor of 3.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sliding_window.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sliding_window.V'  in dimension 2 completely.
INFO: [XFORM 203-11] Balancing expressions in function 'NonMaximalSuppresion' (src/non_maximal_suppresion.cpp:34:61)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 271.896 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_34_1' (src/non_maximal_suppresion.cpp:34:28) in function 'NonMaximalSuppresion'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buffer.V.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buffer.V.2'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'line_buffer.V.1'.
INFO: [HLS 200-472] Inferring partial write operation for 'line_buffer.V.0' (src/non_maximal_suppresion.cpp:44:23)
INFO: [HLS 200-472] Inferring partial write operation for 'line_buffer.V.2' (src/non_maximal_suppresion.cpp:46:26)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 284.493 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'NonMaximalSuppresionUnit' ...
WARNING: [SYN 201-561] Cannot apply I/O mode 'ap_stable' on port 'max_response' changing to the default 'ap_vld' mode.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'NonMaximalSuppresion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=r_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_34_1_VITIS_LOOP_35_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'VITIS_LOOP_34_1_VITIS_LOOP_35_2'
WARNING: [HLS 200-871] Estimated clock period (7.614ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'NonMaximalSuppresion' consists of the following:	'phi' operation ('h', src/non_maximal_suppresion.cpp:34) with incoming values : ('select_ln34_4', src/non_maximal_suppresion.cpp:34) [45]  (0 ns)
	'add' operation ('add_ln34_1', src/non_maximal_suppresion.cpp:34) [64]  (2.52 ns)
	'icmp' operation ('slt51', src/non_maximal_suppresion.cpp:34) [75]  (2.47 ns)
	'xor' operation ('rev52', src/non_maximal_suppresion.cpp:34) [76]  (0 ns)
	'and' operation ('and_ln85_3', src/non_maximal_suppresion.cpp:85) [79]  (0 ns)
	'select' operation ('select_ln34_3', src/non_maximal_suppresion.cpp:34) [80]  (0.993 ns)
	'and' operation ('and_ln85_1', src/non_maximal_suppresion.cpp:85) [156]  (0.978 ns)
	blocking operation 0.648 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 285.071 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 285.678 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'NonMaximalSuppresionUnit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 285.813 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 285.992 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'NonMaximalSuppresion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'max_response_reg_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sliding_window_V_0_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sliding_window_V_0_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sliding_window_V_1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sliding_window_V_1_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sliding_window_V_2_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sliding_window_V_2_2' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_16ns_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'NonMaximalSuppresion'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 287.258 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'NonMaximalSuppresionUnit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'NonMaximalSuppresionUnit/stream_in_V_data_V' to 'axis' (register, both mode).
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
