Systems, pages 408–416. 1989.
[10] S. Ghemawat and P. Menage. Tcmalloc: Thread-caching malloc. http://
goog-perftools.sourceforge.net/doc/tcmalloc.html.
[11] J. Guerra, L. Marmol, D. Campello, C. Crespo, R. Rangaswami, and J. Wei. Software
persisent memory. In Proceedings of the Usenix Annual Technical Conference, June
2012.
[1] N. Agrawal, W. J. Bolosky, J. R. Douceur, and J. R. Lorch. A five-year study of
file-system metadata. ACM Transactions on Storage, 3(3), Oct. 2007.
[2] K. Bailey, L. Ceze, S. D. Gribble, and H. M. Levy. Operating system implications
of fast, cheap, non-volatile memory. In Proceedings of the 13th USENIX Conference
on Hot Topics in Operating Systems, 2011.
[3] J. Bonwick. The slab allocator: An object-caching kernel memory allocator. In
Proceedings of the USENIX Summer 1994 Technical Conference, June 1994.
[4] J. S. Chase, H. M. Levy, M. J. Feeley, and E. D. Lazowska. Sharing and protection
in a single-address-space operating system. ACM Trans. Comput. Syst., 12(4), Nov.
1994.
[5] J. Corbet. Page faults in user space: Madv_userfault, remap_anon_range(), and
userfaultfd(), Oct. 2014.
[6] S. R. Dulloor, S. K. Kumar, A. S. Keshavamurthy, P. Lantz, D. Reddy, R. Sankaran,
and J. Jackson. System software for persistent memory. In Proceedings of EuroSys,
2014.
[7] P. Faraboschi, K. Keeton, T. Marsland, and D. Milojici. Beyond processor-centric
operating systems. In Proceedings of the Workshop on Hot Topics in Operating
Systems, 2015.
[8] J. Gandhi, V. Karakostas, F. Ayar, A. Cristal, M. D. Hill, K. S. McKinley, M. Nemirovsky, M. M. Swift, and O. Unsal. Range translations for fast virtual memory.
IEEE Micro Special Issue: Micro’s Top Picks from Architecture Conferences, 3(3),
May/June 2016.
[9] H. Garcia-Molina, R. J. Lipton, and J. Valdes. A massive memory machine. In A. R.
Hurson, L. L. Miller, and S. H. Pakzad, editors, Parallel Architectures for Database
[12] J. Huang, A. Badam, M. K. Qureshi, and K. Schwan. Unified address translation
for memory-mapped ssds with flashmap. In Proceedings of the 42Nd Annual
International Symposium on Computer Architecture, pages 580–591, 2015.
[13] Intel Corp. 5-level paging and 5-level EPT. https://software.intel.com/sites/
default/files/managed/2b/80/5-level_paging_white_paper.pdf, Dec. 2016.
Intel virtualization technology for directed i/o, rev
[14] Intel Corp.
2.4.
http://www.intel.com/content/dam/www/public/us/en/documents/
product-specifications/vt-directed-io-spec.pdf, June 2016.
[15] S. Kannan, A. Gavrilovska, and K. Schwan. pvm: Persistent virtual memory for
efficient capacity scaling and object storage. In Proceedings of the 11th European
Conference on Computer Systems, 2016.
[16] J. Kim and Y. Kim. Hbm: Memory solution for bandwidth-hungry processors. In
Hot Chips Tutorials, 2016.
[17] Y. Kwon, H. Yu, S. Peter, C. J. Rossbach, and E. Witchel. Coordinated and efficient
huge page management with ingens. In Proceedings of the 12th USENIX Symposium
on Operating Systems Design and Implementation, 2016.
[18] B. C. Lee, P. Zhou, J. Yang, Y. Zhang, B. Z hao, E. Ipek, O. Mutlu, and D. Burger.
Phase-change technology and the future of main memory. IEEE Micro, 30(1),
2010.
[19] H. T. Lue, S. H. Chen, Y. H. Shih, K. Y. Hsieh, and C. Y. Lu. Overview of 3d nand
flash and progress of vertical gate (vg) architecture. In Proeedings of the 11th
International Conference on Solid-State and Integrated Circuit Technology, Oct
2012.
[20] D. Magenheimer, C. Mason, D. Mccracken, and K. Hackel. Transcendent memory
and linux. In Ottawa Linux Symposium, 2009.
[21] T. P. Morgan.
Intel shows off 3d xpoint memory performance.
https://www.nextplatform.com/2015/10/28/
intel-shows-off-3d-xpoint-memory-performance/, Oct. 2015.
[22] J. Navarro, S. Iyer, P. Druschel, and A. Cox. Practical, transparent operating
system support for superpages. In Proceedings of the 5th USENIX Symposium on
Operating System Design and Implementation, 2002.
[23] I. Newsroom. Intel and Micron produce breakthrough memory technology. http://newsroom.intel.com/community/intel_newsroom/blog/2015/07/28/
intel-and-micron-produce-breakthrough-memory-technology, July 2015.
[24] J. T. Pawlowski. Memory as we approach a new horizon. In Hot Chips Tutorials,
2016.
[25] S. M. Rumble, A. Kejriwal, and J. Ousterhout. Log-structured memory for drambased storage. In Proceedings of the Usenix Conference on File and Storage Technologies, 2014.
[26] TechInsights.
Technology roadmap of dram for three major manufacturers.
https://www.techinsights.com/uploadedFiles/Public_
Website/Content_-_Primary/Marketing/2013/DRAM_Roadmap/Report/
TechInsights-DRAM-ROADMAP-052013-LONG-version.pdf, 2013.