{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 03 01:11:07 2019 " "Info: Processing started: Fri May 03 01:11:07 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part2er1 -c part2er1 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off part2er1 -c part2er1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file dff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 D_ff-RTL " "Info: Found design unit 1: D_ff-RTL" {  } { { "dff.vhd" "" { Text "C:/altera/91sp2/quartus/ex4 psifiaki 2/er4/part2er1/dff.vhd" 8 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 D_ff " "Info: Found entity 1: D_ff" {  } { { "dff.vhd" "" { Text "C:/altera/91sp2/quartus/ex4 psifiaki 2/er4/part2er1/dff.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dfftester.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file dfftester.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 dfftester " "Info: Found entity 1: dfftester" {  } { { "dfftester.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex4 psifiaki 2/er4/part2er1/dfftester.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latch.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file latch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MyLatch-RTL " "Info: Found design unit 1: MyLatch-RTL" {  } { { "latch.vhd" "" { Text "C:/altera/91sp2/quartus/ex4 psifiaki 2/er4/part2er1/latch.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MyLatch " "Info: Found entity 1: MyLatch" {  } { { "latch.vhd" "" { Text "C:/altera/91sp2/quartus/ex4 psifiaki 2/er4/part2er1/latch.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latchtester.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file latchtester.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 latchtester " "Info: Found entity 1: latchtester" {  } { { "latchtester.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex4 psifiaki 2/er4/part2er1/latchtester.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part2.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file part2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 part2 " "Info: Found entity 1: part2" {  } { { "part2.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex4 psifiaki 2/er4/part2er1/part2.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dfreg-RTL " "Info: Found design unit 1: dfreg-RTL" {  } { { "register.vhd" "" { Text "C:/altera/91sp2/quartus/ex4 psifiaki 2/er4/part2er1/register.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 dfreg " "Info: Found entity 1: dfreg" {  } { { "register.vhd" "" { Text "C:/altera/91sp2/quartus/ex4 psifiaki 2/er4/part2er1/register.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file reg.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg " "Info: Found entity 1: reg" {  } { { "reg.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex4 psifiaki 2/er4/part2er1/reg.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter8bit-RTL " "Info: Found design unit 1: counter8bit-RTL" {  } { { "counter.vhd" "" { Text "C:/altera/91sp2/quartus/ex4 psifiaki 2/er4/part2er1/counter.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 counter8bit " "Info: Found entity 1: counter8bit" {  } { { "counter.vhd" "" { Text "C:/altera/91sp2/quartus/ex4 psifiaki 2/er4/part2er1/counter.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file counter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Info: Found entity 1: counter" {  } { { "counter.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex4 psifiaki 2/er4/part2er1/counter.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "reg " "Info: Elaborating entity \"reg\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dfreg dfreg:inst " "Info: Elaborating entity \"dfreg\" for hierarchy \"dfreg:inst\"" {  } { { "reg.bdf" "inst" { Schematic "C:/altera/91sp2/quartus/ex4 psifiaki 2/er4/part2er1/reg.bdf" { { 128 456 592 256 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CREATED_ALOAD_CCT" "" "Warning: Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "dfreg:inst\|Q\[7\] dfreg:inst\|Q\[7\]~_emulated dfreg:inst\|Q\[7\]~latch " "Warning (13310): Register \"dfreg:inst\|Q\[7\]\" is converted into an equivalent circuit using register \"dfreg:inst\|Q\[7\]~_emulated\" and latch \"dfreg:inst\|Q\[7\]~latch\"" {  } { { "register.vhd" "" { Text "C:/altera/91sp2/quartus/ex4 psifiaki 2/er4/part2er1/register.vhd" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "dfreg:inst\|Q\[6\] dfreg:inst\|Q\[6\]~_emulated dfreg:inst\|Q\[7\]~latch " "Warning (13310): Register \"dfreg:inst\|Q\[6\]\" is converted into an equivalent circuit using register \"dfreg:inst\|Q\[6\]~_emulated\" and latch \"dfreg:inst\|Q\[7\]~latch\"" {  } { { "register.vhd" "" { Text "C:/altera/91sp2/quartus/ex4 psifiaki 2/er4/part2er1/register.vhd" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "dfreg:inst\|Q\[5\] dfreg:inst\|Q\[5\]~_emulated dfreg:inst\|Q\[7\]~latch " "Warning (13310): Register \"dfreg:inst\|Q\[5\]\" is converted into an equivalent circuit using register \"dfreg:inst\|Q\[5\]~_emulated\" and latch \"dfreg:inst\|Q\[7\]~latch\"" {  } { { "register.vhd" "" { Text "C:/altera/91sp2/quartus/ex4 psifiaki 2/er4/part2er1/register.vhd" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "dfreg:inst\|Q\[4\] dfreg:inst\|Q\[4\]~_emulated dfreg:inst\|Q\[7\]~latch " "Warning (13310): Register \"dfreg:inst\|Q\[4\]\" is converted into an equivalent circuit using register \"dfreg:inst\|Q\[4\]~_emulated\" and latch \"dfreg:inst\|Q\[7\]~latch\"" {  } { { "register.vhd" "" { Text "C:/altera/91sp2/quartus/ex4 psifiaki 2/er4/part2er1/register.vhd" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "dfreg:inst\|Q\[3\] dfreg:inst\|Q\[3\]~_emulated dfreg:inst\|Q\[7\]~latch " "Warning (13310): Register \"dfreg:inst\|Q\[3\]\" is converted into an equivalent circuit using register \"dfreg:inst\|Q\[3\]~_emulated\" and latch \"dfreg:inst\|Q\[7\]~latch\"" {  } { { "register.vhd" "" { Text "C:/altera/91sp2/quartus/ex4 psifiaki 2/er4/part2er1/register.vhd" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "dfreg:inst\|Q\[2\] dfreg:inst\|Q\[2\]~_emulated dfreg:inst\|Q\[7\]~latch " "Warning (13310): Register \"dfreg:inst\|Q\[2\]\" is converted into an equivalent circuit using register \"dfreg:inst\|Q\[2\]~_emulated\" and latch \"dfreg:inst\|Q\[7\]~latch\"" {  } { { "register.vhd" "" { Text "C:/altera/91sp2/quartus/ex4 psifiaki 2/er4/part2er1/register.vhd" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "dfreg:inst\|Q\[1\] dfreg:inst\|Q\[1\]~_emulated dfreg:inst\|Q\[7\]~latch " "Warning (13310): Register \"dfreg:inst\|Q\[1\]\" is converted into an equivalent circuit using register \"dfreg:inst\|Q\[1\]~_emulated\" and latch \"dfreg:inst\|Q\[7\]~latch\"" {  } { { "register.vhd" "" { Text "C:/altera/91sp2/quartus/ex4 psifiaki 2/er4/part2er1/register.vhd" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "dfreg:inst\|Q\[0\] dfreg:inst\|Q\[0\]~_emulated dfreg:inst\|Q\[7\]~latch " "Warning (13310): Register \"dfreg:inst\|Q\[0\]\" is converted into an equivalent circuit using register \"dfreg:inst\|Q\[0\]~_emulated\" and latch \"dfreg:inst\|Q\[7\]~latch\"" {  } { { "register.vhd" "" { Text "C:/altera/91sp2/quartus/ex4 psifiaki 2/er4/part2er1/register.vhd" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "38 " "Info: Implemented 38 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Info: Implemented 11 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Info: Implemented 8 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "19 " "Info: Implemented 19 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "245 " "Info: Peak virtual memory: 245 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 03 01:11:09 2019 " "Info: Processing ended: Fri May 03 01:11:09 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
