Analysis & Synthesis report for Lab2
Fri Mar 07 15:49:16 2025
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages
  6. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Failed - Fri Mar 07 15:49:16 2025           ;
; Quartus Prime Version       ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name               ; Lab2                                        ;
; Top-level Entity Name       ; DE1_SoC_With_D5M                            ;
; Family                      ; Cyclone V                                   ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                   ;
; Total registers             ; N/A until Partition Merge                   ;
; Total pins                  ; N/A until Partition Merge                   ;
; Total virtual pins          ; N/A until Partition Merge                   ;
; Total block memory bits     ; N/A until Partition Merge                   ;
; Total PLLs                  ; N/A until Partition Merge                   ;
; Total DLLs                  ; N/A until Partition Merge                   ;
+-----------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; DE1_SoC_With_D5M   ; Lab2               ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Fri Mar 07 15:44:35 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Lab2 -c Lab2
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12248): Elaborating Platform Designer system entity "Video_In_Subsystem.qsys"
Info (12250): 2025.03.07.15:45:00 Progress: Loading verilog/Video_In_Subsystem.qsys
Info (12250): 2025.03.07.15:45:01 Progress: Reading input file
Info (12250): 2025.03.07.15:45:01 Progress: Adding Edge_Detection_Subsystem [Edge_Detection_Subsystem 1.0]
Info (12250): 2025.03.07.15:45:01 Progress: Reading input file
Info (12250): 2025.03.07.15:45:01 Progress: Adding Chroma_Filter [altera_up_avalon_video_chroma_resampler 15.1]
Warning (12251): Chroma_Filter: Used altera_up_avalon_video_chroma_resampler 18.0 (instead of 15.1)
Info (12250): 2025.03.07.15:45:02 Progress: Parameterizing module Chroma_Filter
Info (12250): 2025.03.07.15:45:02 Progress: Adding Chroma_Upsampler [altera_up_avalon_video_chroma_resampler 15.1]
Warning (12251): Chroma_Upsampler: Used altera_up_avalon_video_chroma_resampler 18.0 (instead of 15.1)
Info (12250): 2025.03.07.15:45:02 Progress: Parameterizing module Chroma_Upsampler
Info (12250): 2025.03.07.15:45:02 Progress: Adding Edge_Detection [altera_up_avalon_video_edge_detection 15.1]
Warning (12251): Edge_Detection: Used altera_up_avalon_video_edge_detection 18.0 (instead of 15.1)
Info (12250): 2025.03.07.15:45:02 Progress: Parameterizing module Edge_Detection
Info (12250): 2025.03.07.15:45:02 Progress: Adding Edge_Detection_Router_Controller [altera_avalon_pio 15.1]
Warning (12251): Edge_Detection_Router_Controller: Used altera_avalon_pio 18.1 (instead of 15.1)
Info (12250): 2025.03.07.15:45:02 Progress: Parameterizing module Edge_Detection_Router_Controller
Info (12250): 2025.03.07.15:45:02 Progress: Adding Sys_Clk [clock_source 15.1]
Warning (12251): Sys_Clk: Used clock_source 18.1 (instead of 15.1)
Info (12250): 2025.03.07.15:45:02 Progress: Parameterizing module Sys_Clk
Info (12250): 2025.03.07.15:45:02 Progress: Adding Video_Stream_Merger [altera_up_avalon_video_stream_router 15.1]
Warning (12251): Video_Stream_Merger: Used altera_up_avalon_video_stream_router 18.0 (instead of 15.1)
Info (12250): 2025.03.07.15:45:02 Progress: Parameterizing module Video_Stream_Merger
Info (12250): 2025.03.07.15:45:02 Progress: Adding Video_Stream_Splitter [altera_up_avalon_video_stream_router 15.1]
Warning (12251): Video_Stream_Splitter: Used altera_up_avalon_video_stream_router 18.0 (instead of 15.1)
Info (12250): 2025.03.07.15:45:02 Progress: Parameterizing module Video_Stream_Splitter
Info (12250): 2025.03.07.15:45:02 Progress: Building connections
Info (12250): 2025.03.07.15:45:02 Progress: Parameterizing connections
Info (12250): 2025.03.07.15:45:02 Progress: Validating
Info (12250): 2025.03.07.15:45:03 Progress: Done reading input file
Info (12250): 2025.03.07.15:45:03 Progress: Parameterizing module Edge_Detection_Subsystem
Info (12250): 2025.03.07.15:45:03 Progress: Adding Sys_Clk [clock_source 18.1]
Info (12250): 2025.03.07.15:45:03 Progress: Parameterizing module Sys_Clk
Info (12250): 2025.03.07.15:45:03 Progress: Adding Video_In [altera_up_avalon_video_decoder 18.0]
Info (12250): 2025.03.07.15:45:03 Progress: Parameterizing module Video_In
Info (12250): 2025.03.07.15:45:03 Progress: Adding Video_In_CSC [altera_up_avalon_video_csc 18.0]
Info (12250): 2025.03.07.15:45:03 Progress: Parameterizing module Video_In_CSC
Info (12250): 2025.03.07.15:45:03 Progress: Adding Video_In_Chroma_Resampler [altera_up_avalon_video_chroma_resampler 18.0]
Info (12250): 2025.03.07.15:45:03 Progress: Parameterizing module Video_In_Chroma_Resampler
Info (12250): 2025.03.07.15:45:03 Progress: Adding Video_In_Clipper [altera_up_avalon_video_clipper 18.0]
Info (12250): 2025.03.07.15:45:03 Progress: Parameterizing module Video_In_Clipper
Info (12250): 2025.03.07.15:45:03 Progress: Adding Video_In_DMA [altera_up_avalon_video_dma_controller 18.0]
Info (12250): 2025.03.07.15:45:03 Progress: Parameterizing module Video_In_DMA
Info (12250): 2025.03.07.15:45:03 Progress: Adding Video_In_RGB_Resampler [altera_up_avalon_video_rgb_resampler 18.0]
Info (12250): 2025.03.07.15:45:03 Progress: Parameterizing module Video_In_RGB_Resampler
Info (12250): 2025.03.07.15:45:03 Progress: Adding Video_In_Scaler [altera_up_avalon_video_scaler 18.0]
Info (12250): 2025.03.07.15:45:03 Progress: Parameterizing module Video_In_Scaler
Info (12250): 2025.03.07.15:45:03 Progress: Building connections
Info (12250): 2025.03.07.15:45:03 Progress: Parameterizing connections
Info (12250): 2025.03.07.15:45:03 Progress: Validating
Info (12250): 2025.03.07.15:45:03 Progress: Done reading input file
Info (12250): Video_In_Subsystem.Edge_Detection_Subsystem.Chroma_Filter: Chroma Resampling: 8 (bits) x 3 (planes) -> 8 (bits) x 1 (planes)
Info (12250): Video_In_Subsystem.Edge_Detection_Subsystem.Chroma_Upsampler: Chroma Resampling: 8 (bits) x 1 (planes) -> 8 (bits) x 3 (planes)
Warning (12251): Video_In_Subsystem.Edge_Detection_Subsystem.Sys_Clk: The input clock frequency must be known or set by the parent if this is a subsystem.
Warning (12251): Video_In_Subsystem.Sys_Clk: The input clock frequency must be known or set by the parent if this is a subsystem.
Info (12250): Video_In_Subsystem.Video_In: Video In Stream: Format: 720 x 244 (Odd Frames) or 720 x 243 (Even Frames) with Colour: 8 (bits) x 2 (planes) (YCrCb 4:2:2)
Info (12250): Video_In_Subsystem.Video_In_CSC: Colour Space Conversion: 8 (bits) x 3 (planes) (444 YCrCb) -> 8 (bits) x 3 (planes) (24-bit RGB)
Info (12250): Video_In_Subsystem.Video_In_Chroma_Resampler: Chroma Resampling: 8 (bits) x 2 (planes) -> 8 (bits) x 3 (planes)
Info (12250): Video_In_Subsystem.Video_In_Clipper: Change in Resolution: 720 x 244 -> 640 x 240
Info (12250): Video_In_Subsystem.Video_In_RGB_Resampler: RGB Resampling: 8 (bits) x 3 (planes) -> 16 (bits) x 1 (planes)
Info (12250): Video_In_Subsystem.Video_In_Scaler: Change in Resolution: 640 x 240 -> 320 x 240
Warning (12251): Video_In_Subsystem.Video_In_RGB_Resampler: Video_In_RGB_Resampler.avalon_rgb_slave must be connected to an Avalon-MM master
Info (12250): Video_In_Subsystem: Generating Video_In_Subsystem "Video_In_Subsystem" for QUARTUS_SYNTH
Info (12250): Edge_Detection_Subsystem: "Video_In_Subsystem" instantiated Edge_Detection_Subsystem "Edge_Detection_Subsystem"
Info (12250): Video_In: Starting Generation of Video In Decoder
Info (12250): Video_In: "Video_In_Subsystem" instantiated altera_up_avalon_video_decoder "Video_In"
Info (12250): Video_In_CSC: Starting Generation of Colour Space Converter
Info (12250): Video_In_CSC: "Video_In_Subsystem" instantiated altera_up_avalon_video_csc "Video_In_CSC"
Info (12250): Video_In_Chroma_Resampler: Starting Generation of Chroma Resampler
Info (12250): Video_In_Chroma_Resampler: "Video_In_Subsystem" instantiated altera_up_avalon_video_chroma_resampler "Video_In_Chroma_Resampler"
Info (12250): Video_In_Clipper: Starting generation of the video clipper
Info (12250): Video_In_Clipper: "Video_In_Subsystem" instantiated altera_up_avalon_video_clipper "Video_In_Clipper"
Info (12250): Video_In_DMA: Starting Generation of Video DMA Controller
Info (12250): Video_In_DMA: "Video_In_Subsystem" instantiated altera_up_avalon_video_dma_controller "Video_In_DMA"
Info (12250): Video_In_RGB_Resampler: Starting Generation of Video RGB Resampler
Info (12250): Video_In_RGB_Resampler: "Video_In_Subsystem" instantiated altera_up_avalon_video_rgb_resampler "Video_In_RGB_Resampler"
Info (12250): Video_In_Scaler: Starting Generation of Video Scaler
Info (12250): Video_In_Scaler: "Video_In_Subsystem" instantiated altera_up_avalon_video_scaler "Video_In_Scaler"
Info (12250): Rst_controller: "Video_In_Subsystem" instantiated altera_reset_controller "rst_controller"
Info (12250): Chroma_Filter: Starting Generation of Chroma Resampler
Info (12250): Chroma_Filter: "Edge_Detection_Subsystem" instantiated altera_up_avalon_video_chroma_resampler "Chroma_Filter"
Info (12250): Chroma_Upsampler: Starting Generation of Chroma Resampler
Info (12250): Chroma_Upsampler: "Edge_Detection_Subsystem" instantiated altera_up_avalon_video_chroma_resampler "Chroma_Upsampler"
Info (12250): Edge_Detection: Starting Generation of Video In Edge Detection
Info (12250): Edge_Detection: "Edge_Detection_Subsystem" instantiated altera_up_avalon_video_edge_detection "Edge_Detection"
Info (12250): Edge_Detection_Router_Controller: Starting RTL generation for module 'Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection_Router_Controller'
Info (12250): Edge_Detection_Router_Controller:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection_Router_Controller --dir=C:/Users/jpaola/AppData/Local/Temp/alt0154_3870907374819959732.dir/0013_Edge_Detection_Router_Controller_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/jpaola/AppData/Local/Temp/alt0154_3870907374819959732.dir/0013_Edge_Detection_Router_Controller_gen//Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection_Router_Controller_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Edge_Detection_Router_Controller: Done RTL generation for module 'Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection_Router_Controller'
Info (12250): Edge_Detection_Router_Controller: "Edge_Detection_Subsystem" instantiated altera_avalon_pio "Edge_Detection_Router_Controller"
Info (12250): Video_Stream_Merger: Starting Generation of Video In Stream Router
Info (12250): Video_Stream_Merger: "Edge_Detection_Subsystem" instantiated altera_up_avalon_video_stream_router "Video_Stream_Merger"
Info (12250): Video_Stream_Splitter: Starting Generation of Video In Stream Router
Info (12250): Video_Stream_Splitter: "Edge_Detection_Subsystem" instantiated altera_up_avalon_video_stream_router "Video_Stream_Splitter"
Info (12250): Video_In_Subsystem: Done "Video_In_Subsystem" with 16 modules, 39 files
Info (12249): Finished elaborating Platform Designer system entity "Video_In_Subsystem.qsys"
Info (12248): Elaborating Platform Designer system entity "VGA_Subsystem.qsys"
Info (12250): 2025.03.07.15:45:15 Progress: Loading verilog/VGA_Subsystem.qsys
Info (12250): 2025.03.07.15:45:15 Progress: Reading input file
Info (12250): 2025.03.07.15:45:15 Progress: Adding Sys_Clk [clock_source 15.1]
Warning (12251): Sys_Clk: Used clock_source 18.1 (instead of 15.1)
Info (12250): 2025.03.07.15:45:16 Progress: Parameterizing module Sys_Clk
Info (12250): 2025.03.07.15:45:16 Progress: Adding VGA_Alpha_Blender [altera_up_avalon_video_alpha_blender 15.1]
Warning (12251): VGA_Alpha_Blender: Used altera_up_avalon_video_alpha_blender 18.0 (instead of 15.1)
Info (12250): 2025.03.07.15:45:17 Progress: Parameterizing module VGA_Alpha_Blender
Info (12250): 2025.03.07.15:45:17 Progress: Adding VGA_Char_Buffer [altera_up_avalon_video_character_buffer_with_dma 15.1]
Warning (12251): VGA_Char_Buffer: Used altera_up_avalon_video_character_buffer_with_dma 18.0 (instead of 15.1)
Info (12250): 2025.03.07.15:45:17 Progress: Parameterizing module VGA_Char_Buffer
Info (12250): 2025.03.07.15:45:17 Progress: Adding VGA_Controller [altera_up_avalon_video_vga_controller 15.1]
Warning (12251): Altera_up_avalon_video_vga_controller: Catalog mismatch; expected v18.0 but found v18.1
Warning (12251): VGA_Controller: Used altera_up_avalon_video_vga_controller 18.1 (instead of 15.1)
Info (12250): 2025.03.07.15:45:17 Progress: Parameterizing module VGA_Controller
Info (12250): 2025.03.07.15:45:17 Progress: Adding VGA_Dual_Clock_FIFO [altera_up_avalon_video_dual_clock_buffer 15.1]
Warning (12251): VGA_Dual_Clock_FIFO: Used altera_up_avalon_video_dual_clock_buffer 18.0 (instead of 15.1)
Info (12250): 2025.03.07.15:45:17 Progress: Parameterizing module VGA_Dual_Clock_FIFO
Info (12250): 2025.03.07.15:45:17 Progress: Adding VGA_PLL [altera_up_avalon_video_pll 15.1]
Warning (12251): VGA_PLL: Used altera_up_avalon_video_pll 18.0 (instead of 15.1)
Info (12250): 2025.03.07.15:45:17 Progress: Parameterizing module VGA_PLL
Info (12250): 2025.03.07.15:45:17 Progress: Adding VGA_Pixel_DMA [altera_up_avalon_video_pixel_buffer_dma 15.1]
Warning (12251): VGA_Pixel_DMA: Used altera_up_avalon_video_pixel_buffer_dma 18.0 (instead of 15.1)
Info (12250): 2025.03.07.15:45:17 Progress: Parameterizing module VGA_Pixel_DMA
Info (12250): 2025.03.07.15:45:17 Progress: Adding VGA_Pixel_FIFO [altera_up_avalon_video_dual_clock_buffer 15.1]
Warning (12251): VGA_Pixel_FIFO: Used altera_up_avalon_video_dual_clock_buffer 18.0 (instead of 15.1)
Info (12250): 2025.03.07.15:45:17 Progress: Parameterizing module VGA_Pixel_FIFO
Info (12250): 2025.03.07.15:45:17 Progress: Adding VGA_Pixel_RGB_Resampler [altera_up_avalon_video_rgb_resampler 15.1]
Warning (12251): VGA_Pixel_RGB_Resampler: Used altera_up_avalon_video_rgb_resampler 18.0 (instead of 15.1)
Info (12250): 2025.03.07.15:45:17 Progress: Parameterizing module VGA_Pixel_RGB_Resampler
Info (12250): 2025.03.07.15:45:17 Progress: Adding VGA_Pixel_Scaler [altera_up_avalon_video_scaler 15.1]
Warning (12251): VGA_Pixel_Scaler: Used altera_up_avalon_video_scaler 18.0 (instead of 15.1)
Info (12250): 2025.03.07.15:45:17 Progress: Parameterizing module VGA_Pixel_Scaler
Info (12250): 2025.03.07.15:45:17 Progress: Building connections
Info (12250): 2025.03.07.15:45:17 Progress: Parameterizing connections
Info (12250): 2025.03.07.15:45:17 Progress: Validating
Info (12250): 2025.03.07.15:45:20 Progress: Done reading input file
Warning (12251): VGA_Subsystem.Sys_Clk: The input clock frequency must be known or set by the parent if this is a subsystem.
Info (12250): VGA_Subsystem.VGA_Char_Buffer: Character Resolution: 80 x 60
Info (12250): VGA_Subsystem.VGA_Controller: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes) converted to 8 (bits) per color plane
Error (12252): VGA_Subsystem.VGA_PLL: "Video In Device" (camera) "5MP Digital Camera" is out of range: "5MP Digital Camera (THDB_D5M)", "8MP Digital Camera (D8M-GPIO)"
Error (12252): VGA_Subsystem.VGA_PLL: "LCD Device" (lcd) "7" LCD on VEEK-MT and MTL Module" is out of range: "2.4" LCD on LT24", "4.3" LCD (TRDB_LTM)", "8" LCD on TPad/VEEK", "7" LCD on VEEK-MT and MTL/MTL2 Modules"
Info (12250): VGA_Subsystem.VGA_Pixel_RGB_Resampler: RGB Resampling: 16 (bits) x 1 (planes) -> 10 (bits) x 3 (planes)
Info (12250): VGA_Subsystem.VGA_Pixel_Scaler: Change in Resolution: 320 x 240 -> 640 x 480
Info (12250): VGA_Subsystem.VGA_Pixel_Scaler.avalon_scaler_source/VGA_Alpha_Blender.avalon_background_sink: The source has a channel signal of 2 bits, but the sink does not. Avalon-ST Adapter will be inserted.
Warning (12251): VGA_Subsystem.VGA_Pixel_RGB_Resampler: VGA_Pixel_RGB_Resampler.avalon_rgb_slave must be connected to an Avalon-MM master
Info (12250): VGA_Subsystem: Generating VGA_Subsystem "VGA_Subsystem" for QUARTUS_SYNTH
Info (12250): Avalon_st_adapter: Inserting channel_adapter: channel_adapter_0
Info (12250): VGA_Alpha_Blender: Starting Generation of the Alpha Blender
Info (12250): VGA_Alpha_Blender: "VGA_Subsystem" instantiated altera_up_avalon_video_alpha_blender "VGA_Alpha_Blender"
Info (12250): VGA_Char_Buffer: Starting Generation of Character Buffer
Info (12250): VGA_Char_Buffer: "VGA_Subsystem" instantiated altera_up_avalon_video_character_buffer_with_dma "VGA_Char_Buffer"
Info (12250): VGA_Controller: Starting Generation of VGA Controller
Info (12250): VGA_Controller: "VGA_Subsystem" instantiated altera_up_avalon_video_vga_controller "VGA_Controller"
Info (12250): VGA_Dual_Clock_FIFO: Starting Generation of the Dual Clock Buffer
Info (12250): VGA_Dual_Clock_FIFO: "VGA_Subsystem" instantiated altera_up_avalon_video_dual_clock_buffer "VGA_Dual_Clock_FIFO"
Info (12250): VGA_PLL: "VGA_Subsystem" instantiated altera_up_avalon_video_pll "VGA_PLL"
Info (12250): VGA_Pixel_DMA: Starting Generation of VGA Pixel Buffer
Info (12250): VGA_Pixel_DMA: "VGA_Subsystem" instantiated altera_up_avalon_video_pixel_buffer_dma "VGA_Pixel_DMA"
Info (12250): VGA_Pixel_FIFO: Starting Generation of the Dual Clock Buffer
Info (12250): VGA_Pixel_FIFO: "VGA_Subsystem" instantiated altera_up_avalon_video_dual_clock_buffer "VGA_Pixel_FIFO"
Info (12250): VGA_Pixel_RGB_Resampler: Starting Generation of Video RGB Resampler
Info (12250): VGA_Pixel_RGB_Resampler: "VGA_Subsystem" instantiated altera_up_avalon_video_rgb_resampler "VGA_Pixel_RGB_Resampler"
Info (12250): VGA_Pixel_Scaler: Starting Generation of Video Scaler
Info (12250): VGA_Pixel_Scaler: "VGA_Subsystem" instantiated altera_up_avalon_video_scaler "VGA_Pixel_Scaler"
Info (12250): Avalon_st_adapter: "VGA_Subsystem" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info (12250): Rst_controller: "VGA_Subsystem" instantiated altera_reset_controller "rst_controller"
Info (12250): Video_pll: "VGA_PLL" instantiated altera_pll "video_pll"
Info (12250): Reset_from_locked: "VGA_PLL" instantiated altera_up_avalon_reset_from_locked_signal "reset_from_locked"
Info (12250): Channel_adapter_0: "avalon_st_adapter" instantiated channel_adapter "channel_adapter_0"
Info (12250): VGA_Subsystem: Done "VGA_Subsystem" with 15 modules, 28 files
Info (12249): Finished elaborating Platform Designer system entity "VGA_Subsystem.qsys"
Info (12248): Elaborating Platform Designer system entity "Edge_Detection_Subsystem.qsys"
Info (12250): 2025.03.07.15:45:30 Progress: Loading verilog/Edge_Detection_Subsystem.qsys
Info (12250): 2025.03.07.15:45:30 Progress: Reading input file
Info (12250): 2025.03.07.15:45:30 Progress: Adding Chroma_Filter [altera_up_avalon_video_chroma_resampler 15.1]
Warning (12251): Chroma_Filter: Used altera_up_avalon_video_chroma_resampler 18.0 (instead of 15.1)
Info (12250): 2025.03.07.15:45:32 Progress: Parameterizing module Chroma_Filter
Info (12250): 2025.03.07.15:45:32 Progress: Adding Chroma_Upsampler [altera_up_avalon_video_chroma_resampler 15.1]
Warning (12251): Chroma_Upsampler: Used altera_up_avalon_video_chroma_resampler 18.0 (instead of 15.1)
Info (12250): 2025.03.07.15:45:32 Progress: Parameterizing module Chroma_Upsampler
Info (12250): 2025.03.07.15:45:32 Progress: Adding Edge_Detection [altera_up_avalon_video_edge_detection 15.1]
Warning (12251): Edge_Detection: Used altera_up_avalon_video_edge_detection 18.0 (instead of 15.1)
Info (12250): 2025.03.07.15:45:32 Progress: Parameterizing module Edge_Detection
Info (12250): 2025.03.07.15:45:32 Progress: Adding Edge_Detection_Router_Controller [altera_avalon_pio 15.1]
Warning (12251): Edge_Detection_Router_Controller: Used altera_avalon_pio 18.1 (instead of 15.1)
Info (12250): 2025.03.07.15:45:32 Progress: Parameterizing module Edge_Detection_Router_Controller
Info (12250): 2025.03.07.15:45:32 Progress: Adding Sys_Clk [clock_source 15.1]
Warning (12251): Sys_Clk: Used clock_source 18.1 (instead of 15.1)
Info (12250): 2025.03.07.15:45:32 Progress: Parameterizing module Sys_Clk
Info (12250): 2025.03.07.15:45:32 Progress: Adding Video_Stream_Merger [altera_up_avalon_video_stream_router 15.1]
Warning (12251): Video_Stream_Merger: Used altera_up_avalon_video_stream_router 18.0 (instead of 15.1)
Info (12250): 2025.03.07.15:45:32 Progress: Parameterizing module Video_Stream_Merger
Info (12250): 2025.03.07.15:45:32 Progress: Adding Video_Stream_Splitter [altera_up_avalon_video_stream_router 15.1]
Warning (12251): Video_Stream_Splitter: Used altera_up_avalon_video_stream_router 18.0 (instead of 15.1)
Info (12250): 2025.03.07.15:45:32 Progress: Parameterizing module Video_Stream_Splitter
Info (12250): 2025.03.07.15:45:32 Progress: Building connections
Info (12250): 2025.03.07.15:45:32 Progress: Parameterizing connections
Info (12250): 2025.03.07.15:45:32 Progress: Validating
Info (12250): 2025.03.07.15:45:32 Progress: Done reading input file
Info (12250): Edge_Detection_Subsystem.Chroma_Filter: Chroma Resampling: 8 (bits) x 3 (planes) -> 8 (bits) x 1 (planes)
Info (12250): Edge_Detection_Subsystem.Chroma_Upsampler: Chroma Resampling: 8 (bits) x 1 (planes) -> 8 (bits) x 3 (planes)
Warning (12251): Edge_Detection_Subsystem.Sys_Clk: The input clock frequency must be known or set by the parent if this is a subsystem.
Info (12250): Edge_Detection_Subsystem: Generating Edge_Detection_Subsystem "Edge_Detection_Subsystem" for QUARTUS_SYNTH
Info (12250): Chroma_Filter: Starting Generation of Chroma Resampler
Info (12250): Chroma_Filter: "Edge_Detection_Subsystem" instantiated altera_up_avalon_video_chroma_resampler "Chroma_Filter"
Info (12250): Chroma_Upsampler: Starting Generation of Chroma Resampler
Info (12250): Chroma_Upsampler: "Edge_Detection_Subsystem" instantiated altera_up_avalon_video_chroma_resampler "Chroma_Upsampler"
Info (12250): Edge_Detection: Starting Generation of Video In Edge Detection
Info (12250): Edge_Detection: "Edge_Detection_Subsystem" instantiated altera_up_avalon_video_edge_detection "Edge_Detection"
Info (12250): Edge_Detection_Router_Controller: Starting RTL generation for module 'Edge_Detection_Subsystem_Edge_Detection_Router_Controller'
Info (12250): Edge_Detection_Router_Controller:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Edge_Detection_Subsystem_Edge_Detection_Router_Controller --dir=C:/Users/jpaola/AppData/Local/Temp/alt0154_1737341592298001329.dir/0005_Edge_Detection_Router_Controller_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/jpaola/AppData/Local/Temp/alt0154_1737341592298001329.dir/0005_Edge_Detection_Router_Controller_gen//Edge_Detection_Subsystem_Edge_Detection_Router_Controller_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Edge_Detection_Router_Controller: Done RTL generation for module 'Edge_Detection_Subsystem_Edge_Detection_Router_Controller'
Info (12250): Edge_Detection_Router_Controller: "Edge_Detection_Subsystem" instantiated altera_avalon_pio "Edge_Detection_Router_Controller"
Info (12250): Video_Stream_Merger: Starting Generation of Video In Stream Router
Info (12250): Video_Stream_Merger: "Edge_Detection_Subsystem" instantiated altera_up_avalon_video_stream_router "Video_Stream_Merger"
Info (12250): Video_Stream_Splitter: Starting Generation of Video In Stream Router
Info (12250): Video_Stream_Splitter: "Edge_Detection_Subsystem" instantiated altera_up_avalon_video_stream_router "Video_Stream_Splitter"
Info (12250): Rst_controller: "Edge_Detection_Subsystem" instantiated altera_reset_controller "rst_controller"
Info (12250): Edge_Detection_Subsystem: Done "Edge_Detection_Subsystem" with 8 modules, 16 files
Info (12249): Finished elaborating Platform Designer system entity "Edge_Detection_Subsystem.qsys"
Info (12248): Elaborating Platform Designer system entity "D5M_Subsystem.qsys"
Info (12250): 2025.03.07.15:45:40 Progress: Loading verilog/D5M_Subsystem.qsys
Info (12250): 2025.03.07.15:45:40 Progress: Reading input file
Info (12250): 2025.03.07.15:45:40 Progress: Adding Bayer_Resampler [altera_up_avalon_video_bayer_resampler 15.1]
Warning (12251): Bayer_Resampler: Used altera_up_avalon_video_bayer_resampler 18.0 (instead of 15.1)
Info (12250): 2025.03.07.15:45:42 Progress: Parameterizing module Bayer_Resampler
Info (12250): 2025.03.07.15:45:42 Progress: Adding D5M_Config [altera_up_avalon_audio_and_video_config 15.1]
Warning (12251): D5M_Config: Used altera_up_avalon_audio_and_video_config 18.0 (instead of 15.1)
Info (12250): 2025.03.07.15:45:42 Progress: Parameterizing module D5M_Config
Info (12250): 2025.03.07.15:45:42 Progress: Adding Sys_Clk [clock_source 15.1]
Warning (12251): Sys_Clk: Used clock_source 18.1 (instead of 15.1)
Info (12250): 2025.03.07.15:45:42 Progress: Parameterizing module Sys_Clk
Info (12250): 2025.03.07.15:45:42 Progress: Adding Video_In [altera_up_avalon_video_decoder 15.1]
Warning (12251): Video_In: Used altera_up_avalon_video_decoder 18.0 (instead of 15.1)
Info (12250): 2025.03.07.15:45:42 Progress: Parameterizing module Video_In
Info (12250): 2025.03.07.15:45:42 Progress: Adding Video_In_Clipper [altera_up_avalon_video_clipper 15.1]
Warning (12251): Video_In_Clipper: Used altera_up_avalon_video_clipper 18.0 (instead of 15.1)
Info (12250): 2025.03.07.15:45:42 Progress: Parameterizing module Video_In_Clipper
Info (12250): 2025.03.07.15:45:42 Progress: Adding Video_In_DMA [altera_up_avalon_video_dma_controller 15.1]
Warning (12251): Video_In_DMA: Used altera_up_avalon_video_dma_controller 18.0 (instead of 15.1)
Info (12250): 2025.03.07.15:45:42 Progress: Parameterizing module Video_In_DMA
Info (12250): 2025.03.07.15:45:42 Progress: Adding Video_In_RGB_Resampler [altera_up_avalon_video_rgb_resampler 15.1]
Warning (12251): Video_In_RGB_Resampler: Used altera_up_avalon_video_rgb_resampler 18.0 (instead of 15.1)
Info (12250): 2025.03.07.15:45:42 Progress: Parameterizing module Video_In_RGB_Resampler
Info (12250): 2025.03.07.15:45:42 Progress: Adding Video_In_Scaler [altera_up_avalon_video_scaler 15.1]
Warning (12251): Video_In_Scaler: Used altera_up_avalon_video_scaler 18.0 (instead of 15.1)
Info (12250): 2025.03.07.15:45:42 Progress: Parameterizing module Video_In_Scaler
Info (12250): 2025.03.07.15:45:42 Progress: Building connections
Info (12250): 2025.03.07.15:45:42 Progress: Parameterizing connections
Info (12250): 2025.03.07.15:45:42 Progress: Validating
Info (12250): 2025.03.07.15:45:42 Progress: Done reading input file
Info (12250): D5M_Subsystem.Bayer_Resampler: Change in Resolution: 1280 x 1024 -> 640 x 512
Error (12252): D5M_Subsystem.Bayer_Resampler: "Video Source" (device) "5MP daughtercard (THDB_D5M)" is out of range: "1.3MP Digital Camera (TRDB_DC2)", "5MP Digital Camera (THDB_D5M)", "8MP Digital Camera (D8M-GPIO)"
Warning (12251): D5M_Subsystem.Sys_Clk: The input clock frequency must be known or set by the parent if this is a subsystem.
Info (12250): D5M_Subsystem.Video_In: Video In Stream: Format: 3264 x 2448 (default) with Colour: 8 (bits) x 1 (planes) (RGB Bayer Pattern)
Error (12252): D5M_Subsystem.Video_In: "Video-In Source" (video_source) "5MP Daughtercard (THDB_D5M)" is out of range: "On-board Video In (NTSC or PAL)", "1.3MP Digital Camera (TRDB_DC2)", "5MP Digital Camera (THDB_D5M)", "8MP Digital Camera (D8M-GPIO)"
Info (12250): D5M_Subsystem.Video_In_Clipper: Change in Resolution: 1296 x 972 -> 1280 x 960
Info (12250): D5M_Subsystem.Video_In_RGB_Resampler: RGB Resampling: 8 (bits) x 3 (planes) -> 16 (bits) x 1 (planes)
Info (12250): D5M_Subsystem.Video_In_Scaler: Change in Resolution: 1280 x 960 -> 320 x 240
Warning (12251): D5M_Subsystem.Video_In_RGB_Resampler: Video_In_RGB_Resampler.avalon_rgb_slave must be connected to an Avalon-MM master
Info (12250): D5M_Subsystem: Generating D5M_Subsystem "D5M_Subsystem" for QUARTUS_SYNTH
Info (12250): Bayer_Resampler: Starting Generation of Video Bayer Pattern Resampler
Info (12250): Bayer_Resampler: "D5M_Subsystem" instantiated altera_up_avalon_video_bayer_resampler "Bayer_Resampler"
Info (12250): D5M_Config: Starting Generation of Audio and Video Config
Info (12250): D5M_Config: "D5M_Subsystem" instantiated altera_up_avalon_audio_and_video_config "D5M_Config"
Info (12250): Video_In: Starting Generation of Video In Decoder
Info (12250): Video_In: "D5M_Subsystem" instantiated altera_up_avalon_video_decoder "Video_In"
Info (12250): Video_In_Clipper: Starting generation of the video clipper
Info (12250): Video_In_Clipper: "D5M_Subsystem" instantiated altera_up_avalon_video_clipper "Video_In_Clipper"
Info (12250): Video_In_DMA: Starting Generation of Video DMA Controller
Info (12250): Video_In_DMA: "D5M_Subsystem" instantiated altera_up_avalon_video_dma_controller "Video_In_DMA"
Info (12250): Video_In_RGB_Resampler: Starting Generation of Video RGB Resampler
Info (12250): Video_In_RGB_Resampler: "D5M_Subsystem" instantiated altera_up_avalon_video_rgb_resampler "Video_In_RGB_Resampler"
Info (12250): Video_In_Scaler: Starting Generation of Video Scaler
Info (12250): Video_In_Scaler: "D5M_Subsystem" instantiated altera_up_avalon_video_scaler "Video_In_Scaler"
Info (12250): Rst_controller: "D5M_Subsystem" instantiated altera_reset_controller "rst_controller"
Info (12250): D5M_Subsystem: Done "D5M_Subsystem" with 9 modules, 38 files
Info (12249): Finished elaborating Platform Designer system entity "D5M_Subsystem.qsys"
Info (12248): Elaborating Platform Designer system entity "Computer_System.qsys"
Info (12250): 2025.03.07.15:45:49 Progress: Loading verilog/Computer_System.qsys
Info (12250): 2025.03.07.15:45:49 Progress: Reading input file
Info (12250): 2025.03.07.15:45:49 Progress: Adding ADC [altera_up_avalon_adc 18.0]
Info (12250): 2025.03.07.15:45:51 Progress: Parameterizing module ADC
Info (12250): 2025.03.07.15:45:51 Progress: Adding ARM_A9_HPS [altera_hps 18.1]
Info (12250): 2025.03.07.15:45:52 Progress: Parameterizing module ARM_A9_HPS
Info (12250): 2025.03.07.15:45:52 Progress: Adding AV_Config [altera_up_avalon_audio_and_video_config 18.0]
Info (12250): 2025.03.07.15:45:52 Progress: Parameterizing module AV_Config
Info (12250): 2025.03.07.15:45:52 Progress: Adding Audio_Subsystem [Audio_Subsystem 1.0]
Info (12250): 2025.03.07.15:45:52 Progress: Reading input file
Info (12250): 2025.03.07.15:45:52 Progress: Adding Audio [altera_up_avalon_audio 15.1]
Warning (12251): Audio: Used altera_up_avalon_audio 18.0 (instead of 15.1)
Info (12250): 2025.03.07.15:45:52 Progress: Parameterizing module Audio
Info (12250): 2025.03.07.15:45:52 Progress: Adding Audio_PLL [altera_up_avalon_audio_pll 15.1]
Warning (12251): Audio_PLL: Used altera_up_avalon_audio_pll 18.0 (instead of 15.1)
Info (12250): 2025.03.07.15:45:52 Progress: Parameterizing module Audio_PLL
Info (12250): 2025.03.07.15:45:52 Progress: Adding Sys_Clk [clock_source 15.1]
Warning (12251): Sys_Clk: Used clock_source 18.1 (instead of 15.1)
Info (12250): 2025.03.07.15:45:52 Progress: Parameterizing module Sys_Clk
Info (12250): 2025.03.07.15:45:52 Progress: Building connections
Info (12250): 2025.03.07.15:45:52 Progress: Parameterizing connections
Info (12250): 2025.03.07.15:45:52 Progress: Validating
Info (12250): 2025.03.07.15:45:56 Progress: Done reading input file
Info (12250): 2025.03.07.15:45:56 Progress: Parameterizing module Audio_Subsystem
Info (12250): 2025.03.07.15:45:56 Progress: Adding D5M_Subsystem [D5M_Subsystem 1.0]
Info (12250): 2025.03.07.15:45:56 Progress: Reading input file
Info (12250): 2025.03.07.15:45:56 Progress: Adding Bayer_Resampler [altera_up_avalon_video_bayer_resampler 15.1]
Warning (12251): Bayer_Resampler: Used altera_up_avalon_video_bayer_resampler 18.0 (instead of 15.1)
Info (12250): 2025.03.07.15:45:57 Progress: Parameterizing module Bayer_Resampler
Info (12250): 2025.03.07.15:45:57 Progress: Adding D5M_Config [altera_up_avalon_audio_and_video_config 15.1]
Warning (12251): D5M_Config: Used altera_up_avalon_audio_and_video_config 18.0 (instead of 15.1)
Info (12250): 2025.03.07.15:45:57 Progress: Parameterizing module D5M_Config
Info (12250): 2025.03.07.15:45:57 Progress: Adding Sys_Clk [clock_source 15.1]
Warning (12251): Sys_Clk: Used clock_source 18.1 (instead of 15.1)
Info (12250): 2025.03.07.15:45:57 Progress: Parameterizing module Sys_Clk
Info (12250): 2025.03.07.15:45:57 Progress: Adding Video_In [altera_up_avalon_video_decoder 15.1]
Warning (12251): Video_In: Used altera_up_avalon_video_decoder 18.0 (instead of 15.1)
Info (12250): 2025.03.07.15:45:57 Progress: Parameterizing module Video_In
Info (12250): 2025.03.07.15:45:57 Progress: Adding Video_In_Clipper [altera_up_avalon_video_clipper 15.1]
Warning (12251): Video_In_Clipper: Used altera_up_avalon_video_clipper 18.0 (instead of 15.1)
Info (12250): 2025.03.07.15:45:57 Progress: Parameterizing module Video_In_Clipper
Info (12250): 2025.03.07.15:45:57 Progress: Adding Video_In_DMA [altera_up_avalon_video_dma_controller 15.1]
Warning (12251): Video_In_DMA: Used altera_up_avalon_video_dma_controller 18.0 (instead of 15.1)
Info (12250): 2025.03.07.15:45:57 Progress: Parameterizing module Video_In_DMA
Info (12250): 2025.03.07.15:45:57 Progress: Adding Video_In_RGB_Resampler [altera_up_avalon_video_rgb_resampler 15.1]
Warning (12251): Video_In_RGB_Resampler: Used altera_up_avalon_video_rgb_resampler 18.0 (instead of 15.1)
Info (12250): 2025.03.07.15:45:57 Progress: Parameterizing module Video_In_RGB_Resampler
Info (12250): 2025.03.07.15:45:57 Progress: Adding Video_In_Scaler [altera_up_avalon_video_scaler 15.1]
Warning (12251): Video_In_Scaler: Used altera_up_avalon_video_scaler 18.0 (instead of 15.1)
Info (12250): 2025.03.07.15:45:57 Progress: Parameterizing module Video_In_Scaler
Info (12250): 2025.03.07.15:45:57 Progress: Building connections
Info (12250): 2025.03.07.15:45:57 Progress: Parameterizing connections
Info (12250): 2025.03.07.15:45:57 Progress: Validating
Info (12250): 2025.03.07.15:45:57 Progress: Done reading input file
Info (12250): 2025.03.07.15:45:57 Progress: Parameterizing module D5M_Subsystem
Info (12250): 2025.03.07.15:45:57 Progress: Adding Expansion_JP1 [altera_avalon_pio 18.1]
Info (12250): 2025.03.07.15:45:57 Progress: Parameterizing module Expansion_JP1
Info (12250): 2025.03.07.15:45:57 Progress: Adding F2H_Mem_Window_00000000 [altera_address_span_extender 18.1]
Info (12250): 2025.03.07.15:45:57 Progress: Parameterizing module F2H_Mem_Window_00000000
Info (12250): 2025.03.07.15:45:57 Progress: Adding F2H_Mem_Window_FF600000 [altera_address_span_extender 18.1]
Info (12250): 2025.03.07.15:45:57 Progress: Parameterizing module F2H_Mem_Window_FF600000
Info (12250): 2025.03.07.15:45:57 Progress: Adding F2H_Mem_Window_FF800000 [altera_address_span_extender 18.1]
Info (12250): 2025.03.07.15:45:57 Progress: Parameterizing module F2H_Mem_Window_FF800000
Info (12250): 2025.03.07.15:45:57 Progress: Adding HEX3_HEX0 [altera_avalon_pio 18.1]
Info (12250): 2025.03.07.15:45:57 Progress: Parameterizing module HEX3_HEX0
Info (12250): 2025.03.07.15:45:57 Progress: Adding HEX5_HEX4 [altera_avalon_pio 18.1]
Info (12250): 2025.03.07.15:45:57 Progress: Parameterizing module HEX5_HEX4
Info (12250): 2025.03.07.15:45:57 Progress: Adding Interval_Timer [altera_avalon_timer 18.1]
Info (12250): 2025.03.07.15:45:57 Progress: Parameterizing module Interval_Timer
Info (12250): 2025.03.07.15:45:57 Progress: Adding Interval_Timer_2 [altera_avalon_timer 18.1]
Info (12250): 2025.03.07.15:45:57 Progress: Parameterizing module Interval_Timer_2
Info (12250): 2025.03.07.15:45:57 Progress: Adding Interval_Timer_2nd_Core [altera_avalon_timer 18.1]
Info (12250): 2025.03.07.15:45:57 Progress: Parameterizing module Interval_Timer_2nd_Core
Info (12250): 2025.03.07.15:45:57 Progress: Adding Interval_Timer_2nd_Core_2 [altera_avalon_timer 18.1]
Info (12250): 2025.03.07.15:45:57 Progress: Parameterizing module Interval_Timer_2nd_Core_2
Info (12250): 2025.03.07.15:45:57 Progress: Adding IrDA [altera_up_avalon_irda 18.0]
Info (12250): 2025.03.07.15:45:57 Progress: Parameterizing module IrDA
Info (12250): 2025.03.07.15:45:57 Progress: Adding JTAG_UART [altera_avalon_jtag_uart 18.1]
Info (12250): 2025.03.07.15:45:57 Progress: Parameterizing module JTAG_UART
Info (12250): 2025.03.07.15:45:57 Progress: Adding JTAG_UART_2nd_Core [altera_avalon_jtag_uart 18.1]
Info (12250): 2025.03.07.15:45:57 Progress: Parameterizing module JTAG_UART_2nd_Core
Info (12250): 2025.03.07.15:45:57 Progress: Adding JTAG_UART_for_ARM_0 [altera_avalon_jtag_uart 18.1]
Info (12250): 2025.03.07.15:45:57 Progress: Parameterizing module JTAG_UART_for_ARM_0
Info (12250): 2025.03.07.15:45:57 Progress: Adding JTAG_UART_for_ARM_1 [altera_avalon_jtag_uart 18.1]
Info (12250): 2025.03.07.15:45:57 Progress: Parameterizing module JTAG_UART_for_ARM_1
Info (12250): 2025.03.07.15:45:57 Progress: Adding JTAG_to_FPGA_Bridge [altera_jtag_avalon_master 18.1]
Info (12250): 2025.03.07.15:45:57 Progress: Parameterizing module JTAG_to_FPGA_Bridge
Info (12250): 2025.03.07.15:45:57 Progress: Adding JTAG_to_HPS_Bridge [altera_jtag_avalon_master 18.1]
Info (12250): 2025.03.07.15:45:57 Progress: Parameterizing module JTAG_to_HPS_Bridge
Info (12250): 2025.03.07.15:45:57 Progress: Adding LEDs [altera_avalon_pio 18.1]
Info (12250): 2025.03.07.15:45:57 Progress: Parameterizing module LEDs
Info (12250): 2025.03.07.15:45:57 Progress: Adding Nios2 [altera_nios2_gen2 18.1]
Info (12250): 2025.03.07.15:45:57 Progress: Parameterizing module Nios2
Info (12250): 2025.03.07.15:45:57 Progress: Adding Nios2_2nd_Core [altera_nios2_gen2 18.1]
Info (12250): 2025.03.07.15:45:57 Progress: Parameterizing module Nios2_2nd_Core
Info (12250): 2025.03.07.15:45:57 Progress: Adding Nios2_Floating_Point [altera_nios_custom_instr_floating_point 18.1]
Info (12250): 2025.03.07.15:45:57 Progress: Parameterizing module Nios2_Floating_Point
Info (12250): 2025.03.07.15:45:57 Progress: Adding Nios2_Floating_Point_2nd_Core [altera_nios_custom_instr_floating_point 18.1]
Info (12250): 2025.03.07.15:45:57 Progress: Parameterizing module Nios2_Floating_Point_2nd_Core
Info (12250): 2025.03.07.15:45:57 Progress: Adding Onchip_SRAM [altera_avalon_onchip_memory2 18.1]
Info (12250): 2025.03.07.15:45:57 Progress: Parameterizing module Onchip_SRAM
Info (12250): 2025.03.07.15:45:57 Progress: Adding PS2_Port [altera_up_avalon_ps2 18.0]
Info (12250): 2025.03.07.15:45:57 Progress: Parameterizing module PS2_Port
Info (12250): 2025.03.07.15:45:57 Progress: Adding PS2_Port_Dual [altera_up_avalon_ps2 18.0]
Info (12250): 2025.03.07.15:45:57 Progress: Parameterizing module PS2_Port_Dual
Info (12250): 2025.03.07.15:45:57 Progress: Adding Pixel_DMA_Addr_Translation [altera_up_avalon_video_dma_ctrl_addr_trans 18.0]
Info (12250): 2025.03.07.15:45:57 Progress: Parameterizing module Pixel_DMA_Addr_Translation
Info (12250): 2025.03.07.15:45:57 Progress: Adding Pushbuttons [altera_avalon_pio 18.1]
Info (12250): 2025.03.07.15:45:57 Progress: Parameterizing module Pushbuttons
Info (12250): 2025.03.07.15:45:57 Progress: Adding SDRAM [altera_avalon_new_sdram_controller 18.1]
Info (12250): 2025.03.07.15:45:57 Progress: Parameterizing module SDRAM
Info (12250): 2025.03.07.15:45:57 Progress: Adding Slider_Switches [altera_avalon_pio 18.1]
Info (12250): 2025.03.07.15:45:57 Progress: Parameterizing module Slider_Switches
Info (12250): 2025.03.07.15:45:57 Progress: Adding SysID [altera_avalon_sysid_qsys 18.1]
Info (12250): 2025.03.07.15:45:57 Progress: Parameterizing module SysID
Info (12250): 2025.03.07.15:45:57 Progress: Adding System_PLL [altera_up_avalon_sys_sdram_pll 18.0]
Info (12250): 2025.03.07.15:45:58 Progress: Parameterizing module System_PLL
Info (12250): 2025.03.07.15:45:58 Progress: Adding VGA_Subsystem [VGA_Subsystem 1.0]
Info (12250): 2025.03.07.15:45:58 Progress: Reading input file
Info (12250): 2025.03.07.15:45:58 Progress: Adding Sys_Clk [clock_source 15.1]
Warning (12251): Sys_Clk: Used clock_source 18.1 (instead of 15.1)
Info (12250): 2025.03.07.15:45:58 Progress: Parameterizing module Sys_Clk
Info (12250): 2025.03.07.15:45:58 Progress: Adding VGA_Alpha_Blender [altera_up_avalon_video_alpha_blender 15.1]
Warning (12251): VGA_Alpha_Blender: Used altera_up_avalon_video_alpha_blender 18.0 (instead of 15.1)
Info (12250): 2025.03.07.15:45:58 Progress: Parameterizing module VGA_Alpha_Blender
Info (12250): 2025.03.07.15:45:58 Progress: Adding VGA_Char_Buffer [altera_up_avalon_video_character_buffer_with_dma 15.1]
Warning (12251): VGA_Char_Buffer: Used altera_up_avalon_video_character_buffer_with_dma 18.0 (instead of 15.1)
Info (12250): 2025.03.07.15:45:58 Progress: Parameterizing module VGA_Char_Buffer
Info (12250): 2025.03.07.15:45:58 Progress: Adding VGA_Controller [altera_up_avalon_video_vga_controller 15.1]
Warning (12251): Altera_up_avalon_video_vga_controller: Catalog mismatch; expected v18.0 but found v18.1
Warning (12251): VGA_Controller: Used altera_up_avalon_video_vga_controller 18.1 (instead of 15.1)
Info (12250): 2025.03.07.15:45:58 Progress: Parameterizing module VGA_Controller
Info (12250): 2025.03.07.15:45:58 Progress: Adding VGA_Dual_Clock_FIFO [altera_up_avalon_video_dual_clock_buffer 15.1]
Warning (12251): VGA_Dual_Clock_FIFO: Used altera_up_avalon_video_dual_clock_buffer 18.0 (instead of 15.1)
Info (12250): 2025.03.07.15:45:58 Progress: Parameterizing module VGA_Dual_Clock_FIFO
Info (12250): 2025.03.07.15:45:58 Progress: Adding VGA_PLL [altera_up_avalon_video_pll 15.1]
Warning (12251): VGA_PLL: Used altera_up_avalon_video_pll 18.0 (instead of 15.1)
Info (12250): 2025.03.07.15:45:58 Progress: Parameterizing module VGA_PLL
Info (12250): 2025.03.07.15:45:58 Progress: Adding VGA_Pixel_DMA [altera_up_avalon_video_pixel_buffer_dma 15.1]
Warning (12251): VGA_Pixel_DMA: Used altera_up_avalon_video_pixel_buffer_dma 18.0 (instead of 15.1)
Info (12250): 2025.03.07.15:45:58 Progress: Parameterizing module VGA_Pixel_DMA
Info (12250): 2025.03.07.15:45:58 Progress: Adding VGA_Pixel_FIFO [altera_up_avalon_video_dual_clock_buffer 15.1]
Warning (12251): VGA_Pixel_FIFO: Used altera_up_avalon_video_dual_clock_buffer 18.0 (instead of 15.1)
Info (12250): 2025.03.07.15:45:58 Progress: Parameterizing module VGA_Pixel_FIFO
Info (12250): 2025.03.07.15:45:58 Progress: Adding VGA_Pixel_RGB_Resampler [altera_up_avalon_video_rgb_resampler 15.1]
Warning (12251): VGA_Pixel_RGB_Resampler: Used altera_up_avalon_video_rgb_resampler 18.0 (instead of 15.1)
Info (12250): 2025.03.07.15:45:58 Progress: Parameterizing module VGA_Pixel_RGB_Resampler
Info (12250): 2025.03.07.15:45:58 Progress: Adding VGA_Pixel_Scaler [altera_up_avalon_video_scaler 15.1]
Warning (12251): VGA_Pixel_Scaler: Used altera_up_avalon_video_scaler 18.0 (instead of 15.1)
Info (12250): 2025.03.07.15:45:58 Progress: Parameterizing module VGA_Pixel_Scaler
Info (12250): 2025.03.07.15:45:58 Progress: Building connections
Info (12250): 2025.03.07.15:45:58 Progress: Parameterizing connections
Info (12250): 2025.03.07.15:45:58 Progress: Validating
Info (12250): 2025.03.07.15:45:58 Progress: Done reading input file
Info (12250): 2025.03.07.15:45:59 Progress: Parameterizing module VGA_Subsystem
Info (12250): 2025.03.07.15:45:59 Progress: Adding Video_In_DMA_Addr_Translation [altera_up_avalon_video_dma_ctrl_addr_trans 18.0]
Info (12250): 2025.03.07.15:45:59 Progress: Parameterizing module Video_In_DMA_Addr_Translation
Info (12250): 2025.03.07.15:45:59 Progress: Building connections
Info (12250): 2025.03.07.15:45:59 Progress: Parameterizing connections
Info (12250): 2025.03.07.15:45:59 Progress: Validating
Info (12250): 2025.03.07.15:46:09 Progress: Done reading input file
Info (12250): Computer_System.ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 63
Info (12250): Computer_System.ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39
Info (12250): Computer_System.D5M_Subsystem.Bayer_Resampler: Change in Resolution: 1280 x 1024 -> 640 x 512
Error (12252): Computer_System.D5M_Subsystem.Bayer_Resampler: "Video Source" (device) "5MP daughtercard (THDB_D5M)" is out of range: "1.3MP Digital Camera (TRDB_DC2)", "5MP Digital Camera (THDB_D5M)", "8MP Digital Camera (D8M-GPIO)"
Info (12250): Computer_System.D5M_Subsystem.Video_In: Video In Stream: Format: 3264 x 2448 (default) with Colour: 8 (bits) x 1 (planes) (RGB Bayer Pattern)
Error (12252): Computer_System.D5M_Subsystem.Video_In: "Video-In Source" (video_source) "5MP Daughtercard (THDB_D5M)" is out of range: "On-board Video In (NTSC or PAL)", "1.3MP Digital Camera (TRDB_DC2)", "5MP Digital Camera (THDB_D5M)", "8MP Digital Camera (D8M-GPIO)"
Info (12250): Computer_System.D5M_Subsystem.Video_In_Clipper: Change in Resolution: 1296 x 972 -> 1280 x 960
Info (12250): Computer_System.D5M_Subsystem.Video_In_RGB_Resampler: RGB Resampling: 8 (bits) x 3 (planes) -> 16 (bits) x 1 (planes)
Info (12250): Computer_System.D5M_Subsystem.Video_In_Scaler: Change in Resolution: 1280 x 960 -> 320 x 240
Warning (12251): Computer_System.D5M_Subsystem.Video_In_RGB_Resampler: Video_In_RGB_Resampler.avalon_rgb_slave must be connected to an Avalon-MM master
Info (12250): Computer_System.JTAG_UART: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info (12250): Computer_System.JTAG_UART_2nd_Core: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info (12250): Computer_System.JTAG_UART_for_ARM_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info (12250): Computer_System.JTAG_UART_for_ARM_1: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Warning (12251): Computer_System.Pixel_DMA_Addr_Translation.master: Master needs a minimum address width of 3 bits (has 2)
Info (12250): Computer_System.SDRAM: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info (12250): Computer_System.SysID: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info (12250): Computer_System.SysID: Time stamp will be automatically updated when this component is generated.
Info (12250): Computer_System.System_PLL: Refclk Freq: 50.0
Info (12250): Computer_System.VGA_Subsystem.VGA_Char_Buffer: Character Resolution: 80 x 60
Info (12250): Computer_System.VGA_Subsystem.VGA_Controller: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes) converted to 8 (bits) per color plane
Error (12252): Computer_System.VGA_Subsystem.VGA_PLL: "Video In Device" (camera) "5MP Digital Camera" is out of range: "5MP Digital Camera (THDB_D5M)", "8MP Digital Camera (D8M-GPIO)"
Error (12252): Computer_System.VGA_Subsystem.VGA_PLL: "LCD Device" (lcd) "7" LCD on VEEK-MT and MTL Module" is out of range: "2.4" LCD on LT24", "4.3" LCD (TRDB_LTM)", "8" LCD on TPad/VEEK", "7" LCD on VEEK-MT and MTL/MTL2 Modules"
Info (12250): Computer_System.VGA_Subsystem.VGA_Pixel_RGB_Resampler: RGB Resampling: 16 (bits) x 1 (planes) -> 10 (bits) x 3 (planes)
Info (12250): Computer_System.VGA_Subsystem.VGA_Pixel_Scaler: Change in Resolution: 320 x 240 -> 640 x 480
Info (12250): Computer_System.VGA_Subsystem.VGA_Pixel_Scaler.avalon_scaler_source/VGA_Alpha_Blender.avalon_background_sink: The source has a channel signal of 2 bits, but the sink does not. Avalon-ST Adapter will be inserted.
Warning (12251): Computer_System.VGA_Subsystem.VGA_Pixel_RGB_Resampler: VGA_Pixel_RGB_Resampler.avalon_rgb_slave must be connected to an Avalon-MM master
Warning (12251): Computer_System.Video_In_DMA_Addr_Translation.master: Master needs a minimum address width of 3 bits (has 2)
Info (12250): Computer_System: Generating Computer_System "Computer_System" for QUARTUS_SYNTH
Warning (12251): ARM_A9_HPS.f2h_irq0: Cannot connect clock for irq_mapper.sender
Warning (12251): ARM_A9_HPS.f2h_irq0: Cannot connect reset for irq_mapper.sender
Warning (12251): ARM_A9_HPS.f2h_irq1: Cannot connect clock for irq_mapper_001.sender
Warning (12251): ARM_A9_HPS.f2h_irq1: Cannot connect reset for irq_mapper_001.sender
Warning (12251): Computer_System: "No matching role found for Nios2_custom_instruction_master_translator:ci_slave:ci_slave_result (result)"
Warning (12251): Computer_System: "No matching role found for Nios2_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_ipending (ipending)"
Warning (12251): Computer_System: "No matching role found for Nios2_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_estatus (estatus)"
Warning (12251): Computer_System: "No matching role found for Nios2_2nd_Core_custom_instruction_master_translator:ci_slave:ci_slave_result (result)"
Warning (12251): Computer_System: "No matching role found for Nios2_2nd_Core_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_ipending (ipending)"
Warning (12251): Computer_System: "No matching role found for Nios2_2nd_Core_custom_instruction_master_multi_xconnect:ci_slave:ci_slave_estatus (estatus)"
Info (12250): ADC: Starting Generation of ADC Controller for DE-series Board
Info (12250): ADC: C:/intelfpga_lite/18.1/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/altera_up_avalon_adv_adc.v C:/Users/jpaola/AppData/Local/Temp/alt0154_5311476722930811678.dir/0002_sopcgen/Computer_System_ADC.v
Info (12250): ADC: "Computer_System" instantiated altera_up_avalon_adc "ADC"
Info (12250): ARM_A9_HPS: "Running  for module: ARM_A9_HPS"
Info (12250): ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 63
Info (12250): ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39
Info (12250): ARM_A9_HPS: "Computer_System" instantiated altera_hps "ARM_A9_HPS"
Info (12250): AV_Config: Starting Generation of Audio and Video Config
Info (12250): AV_Config: "Computer_System" instantiated altera_up_avalon_audio_and_video_config "AV_Config"
Info (12250): Audio_Subsystem: "Computer_System" instantiated Audio_Subsystem "Audio_Subsystem"
Info (12250): D5M_Subsystem: "Computer_System" instantiated D5M_Subsystem "D5M_Subsystem"
Info (12250): Expansion_JP1: Starting RTL generation for module 'Computer_System_Expansion_JP1'
Info (12250): Expansion_JP1:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_Expansion_JP1 --dir=C:/Users/jpaola/AppData/Local/Temp/alt0154_5311476722930811678.dir/0006_Expansion_JP1_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/jpaola/AppData/Local/Temp/alt0154_5311476722930811678.dir/0006_Expansion_JP1_gen//Computer_System_Expansion_JP1_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Expansion_JP1: Done RTL generation for module 'Computer_System_Expansion_JP1'
Info (12250): Expansion_JP1: "Computer_System" instantiated altera_avalon_pio "Expansion_JP1"
Info (12250): F2H_Mem_Window_00000000: "Computer_System" instantiated altera_address_span_extender "F2H_Mem_Window_00000000"
Info (12250): HEX3_HEX0: Starting RTL generation for module 'Computer_System_HEX3_HEX0'
Info (12250): HEX3_HEX0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_HEX3_HEX0 --dir=C:/Users/jpaola/AppData/Local/Temp/alt0154_5311476722930811678.dir/0008_HEX3_HEX0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/jpaola/AppData/Local/Temp/alt0154_5311476722930811678.dir/0008_HEX3_HEX0_gen//Computer_System_HEX3_HEX0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): HEX3_HEX0: Done RTL generation for module 'Computer_System_HEX3_HEX0'
Info (12250): HEX3_HEX0: "Computer_System" instantiated altera_avalon_pio "HEX3_HEX0"
Info (12250): HEX5_HEX4: Starting RTL generation for module 'Computer_System_HEX5_HEX4'
Info (12250): HEX5_HEX4:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_HEX5_HEX4 --dir=C:/Users/jpaola/AppData/Local/Temp/alt0154_5311476722930811678.dir/0009_HEX5_HEX4_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/jpaola/AppData/Local/Temp/alt0154_5311476722930811678.dir/0009_HEX5_HEX4_gen//Computer_System_HEX5_HEX4_component_configuration.pl  --do_build_sim=0  ]
Info (12250): HEX5_HEX4: Done RTL generation for module 'Computer_System_HEX5_HEX4'
Info (12250): HEX5_HEX4: "Computer_System" instantiated altera_avalon_pio "HEX5_HEX4"
Info (12250): Interval_Timer: Starting RTL generation for module 'Computer_System_Interval_Timer'
Info (12250): Interval_Timer:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=Computer_System_Interval_Timer --dir=C:/Users/jpaola/AppData/Local/Temp/alt0154_5311476722930811678.dir/0010_Interval_Timer_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/jpaola/AppData/Local/Temp/alt0154_5311476722930811678.dir/0010_Interval_Timer_gen//Computer_System_Interval_Timer_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Interval_Timer: Done RTL generation for module 'Computer_System_Interval_Timer'
Info (12250): Interval_Timer: "Computer_System" instantiated altera_avalon_timer "Interval_Timer"
Info (12250): IrDA: Starting Generation of RS232 UART
Info (12250): IrDA: "Computer_System" instantiated altera_up_avalon_irda "IrDA"
Info (12250): JTAG_UART: Starting RTL generation for module 'Computer_System_JTAG_UART'
Info (12250): JTAG_UART:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=Computer_System_JTAG_UART --dir=C:/Users/jpaola/AppData/Local/Temp/alt0154_5311476722930811678.dir/0012_JTAG_UART_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/jpaola/AppData/Local/Temp/alt0154_5311476722930811678.dir/0012_JTAG_UART_gen//Computer_System_JTAG_UART_component_configuration.pl  --do_build_sim=0  ]
Info (12250): JTAG_UART: Done RTL generation for module 'Computer_System_JTAG_UART'
Info (12250): JTAG_UART: "Computer_System" instantiated altera_avalon_jtag_uart "JTAG_UART"
Info (12250): JTAG_to_FPGA_Bridge: "Computer_System" instantiated altera_jtag_avalon_master "JTAG_to_FPGA_Bridge"
Info (12250): LEDs: Starting RTL generation for module 'Computer_System_LEDs'
Info (12250): LEDs:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_LEDs --dir=C:/Users/jpaola/AppData/Local/Temp/alt0154_5311476722930811678.dir/0013_LEDs_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/jpaola/AppData/Local/Temp/alt0154_5311476722930811678.dir/0013_LEDs_gen//Computer_System_LEDs_component_configuration.pl  --do_build_sim=0  ]
Info (12250): LEDs: Done RTL generation for module 'Computer_System_LEDs'
Info (12250): LEDs: "Computer_System" instantiated altera_avalon_pio "LEDs"
Info (12250): Nios2: "Computer_System" instantiated altera_nios2_gen2 "Nios2"
Info (12250): Nios2_2nd_Core: "Computer_System" instantiated altera_nios2_gen2 "Nios2_2nd_Core"
Info (12250): Nios2_Floating_Point: "Computer_System" instantiated altera_nios_custom_instr_floating_point "Nios2_Floating_Point"
Info (12250): Onchip_SRAM: Starting RTL generation for module 'Computer_System_Onchip_SRAM'
Info (12250): Onchip_SRAM:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Computer_System_Onchip_SRAM --dir=C:/Users/jpaola/AppData/Local/Temp/alt0154_5311476722930811678.dir/0014_Onchip_SRAM_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/jpaola/AppData/Local/Temp/alt0154_5311476722930811678.dir/0014_Onchip_SRAM_gen//Computer_System_Onchip_SRAM_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Onchip_SRAM: Done RTL generation for module 'Computer_System_Onchip_SRAM'
Info (12250): Onchip_SRAM: "Computer_System" instantiated altera_avalon_onchip_memory2 "Onchip_SRAM"
Info (12250): PS2_Port: Starting Generation of PS2 Controller
Info (12250): PS2_Port: "Computer_System" instantiated altera_up_avalon_ps2 "PS2_Port"
Info (12250): Pixel_DMA_Addr_Translation: "Computer_System" instantiated altera_up_avalon_video_dma_ctrl_addr_trans "Pixel_DMA_Addr_Translation"
Info (12250): Pushbuttons: Starting RTL generation for module 'Computer_System_Pushbuttons'
Info (12250): Pushbuttons:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_Pushbuttons --dir=C:/Users/jpaola/AppData/Local/Temp/alt0154_5311476722930811678.dir/0017_Pushbuttons_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/jpaola/AppData/Local/Temp/alt0154_5311476722930811678.dir/0017_Pushbuttons_gen//Computer_System_Pushbuttons_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Pushbuttons: Done RTL generation for module 'Computer_System_Pushbuttons'
Info (12250): Pushbuttons: "Computer_System" instantiated altera_avalon_pio "Pushbuttons"
Info (12250): SDRAM: Starting RTL generation for module 'Computer_System_SDRAM'
Info (12250): SDRAM:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=Computer_System_SDRAM --dir=C:/Users/jpaola/AppData/Local/Temp/alt0154_5311476722930811678.dir/0018_SDRAM_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/jpaola/AppData/Local/Temp/alt0154_5311476722930811678.dir/0018_SDRAM_gen//Computer_System_SDRAM_component_configuration.pl  --do_build_sim=0  ]
Info (12250): SDRAM: Done RTL generation for module 'Computer_System_SDRAM'
Info (12250): SDRAM: "Computer_System" instantiated altera_avalon_new_sdram_controller "SDRAM"
Info (12250): Slider_Switches: Starting RTL generation for module 'Computer_System_Slider_Switches'
Info (12250): Slider_Switches:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=Computer_System_Slider_Switches --dir=C:/Users/jpaola/AppData/Local/Temp/alt0154_5311476722930811678.dir/0019_Slider_Switches_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/jpaola/AppData/Local/Temp/alt0154_5311476722930811678.dir/0019_Slider_Switches_gen//Computer_System_Slider_Switches_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Slider_Switches: Done RTL generation for module 'Computer_System_Slider_Switches'
Info (12250): Slider_Switches: "Computer_System" instantiated altera_avalon_pio "Slider_Switches"
Info (12250): SysID: "Computer_System" instantiated altera_avalon_sysid_qsys "SysID"
Info (12250): System_PLL: "Computer_System" instantiated altera_up_avalon_sys_sdram_pll "System_PLL"
Info (12250): Avalon_st_adapter: Inserting channel_adapter: channel_adapter_0
Info (12250): VGA_Subsystem: "Computer_System" instantiated VGA_Subsystem "VGA_Subsystem"
Info (12250): Nios2_custom_instruction_master_translator: "Computer_System" instantiated altera_customins_master_translator "Nios2_custom_instruction_master_translator"
Info (12250): Nios2_custom_instruction_master_multi_xconnect: "Computer_System" instantiated altera_customins_xconnect "Nios2_custom_instruction_master_multi_xconnect"
Info (12250): Nios2_custom_instruction_master_multi_slave_translator0: "Computer_System" instantiated altera_customins_slave_translator "Nios2_custom_instruction_master_multi_slave_translator0"
Info (12250): Avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_013: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_014: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_015: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_016: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_017: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_018: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_019: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_020: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_021: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_022: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_023: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_024: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_025: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_026: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_027: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_028: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_029: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_030: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_031: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_032: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_033: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_034: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_035: Inserting error_adapter: error_adapter_0
Info (12250): Mm_interconnect_0: "Computer_System" instantiated altera_mm_interconnect "mm_interconnect_0"
Info (12250): Mm_interconnect_1: "Computer_System" instantiated altera_mm_interconnect "mm_interconnect_1"
Info (12250): Irq_mapper: "Computer_System" instantiated altera_irq_mapper "irq_mapper"
Info (12250): Irq_mapper_001: "Computer_System" instantiated altera_irq_mapper "irq_mapper_001"
Info (12250): Rst_controller: "Computer_System" instantiated altera_reset_controller "rst_controller"
Info (12250): Fpga_interfaces: "ARM_A9_HPS" instantiated altera_interface_generator "fpga_interfaces"
Info (12250): Hps_io: "ARM_A9_HPS" instantiated altera_hps_io "hps_io"
Info (12250): Audio: Starting Generation of Audio Controller
Info (12250): Audio: "Audio_Subsystem" instantiated altera_up_avalon_audio "Audio"
Warning (12251): Overwriting different file C:/intelFPGA_lite/18.1/ECE 3/db/ip/Computer_System/submodules/altera_up_sync_fifo.v
Info (12250): Audio_PLL: "Audio_Subsystem" instantiated altera_up_avalon_audio_pll "Audio_PLL"
Info (12250): Bayer_Resampler: Starting Generation of Video Bayer Pattern Resampler
Info (12250): Bayer_Resampler: "D5M_Subsystem" instantiated altera_up_avalon_video_bayer_resampler "Bayer_Resampler"
Info (12250): D5M_Config: Starting Generation of Audio and Video Config
Info (12250): D5M_Config: "D5M_Subsystem" instantiated altera_up_avalon_audio_and_video_config "D5M_Config"
Info (12250): Reusing file C:/intelFPGA_lite/18.1/ECE 3/db/ip/Computer_System/submodules/altera_up_av_config_serial_bus_controller.v
Info (12250): Reusing file C:/intelFPGA_lite/18.1/ECE 3/db/ip/Computer_System/submodules/altera_up_slow_clock_generator.v
Info (12250): Reusing file C:/intelFPGA_lite/18.1/ECE 3/db/ip/Computer_System/submodules/altera_up_av_config_auto_init.v
Info (12250): Reusing file C:/intelFPGA_lite/18.1/ECE 3/db/ip/Computer_System/submodules/altera_up_av_config_auto_init_dc2.v
Info (12250): Reusing file C:/intelFPGA_lite/18.1/ECE 3/db/ip/Computer_System/submodules/altera_up_av_config_auto_init_d5m.v
Info (12250): Reusing file C:/intelFPGA_lite/18.1/ECE 3/db/ip/Computer_System/submodules/altera_up_av_config_auto_init_lcm.v
Info (12250): Reusing file C:/intelFPGA_lite/18.1/ECE 3/db/ip/Computer_System/submodules/altera_up_av_config_auto_init_ltm.v
Info (12250): Reusing file C:/intelFPGA_lite/18.1/ECE 3/db/ip/Computer_System/submodules/altera_up_av_config_auto_init_ob_de1_soc.v
Info (12250): Reusing file C:/intelFPGA_lite/18.1/ECE 3/db/ip/Computer_System/submodules/altera_up_av_config_auto_init_ob_de2_115.v
Info (12250): Reusing file C:/intelFPGA_lite/18.1/ECE 3/db/ip/Computer_System/submodules/altera_up_av_config_auto_init_ob_de2i_150.v
Info (12250): Reusing file C:/intelFPGA_lite/18.1/ECE 3/db/ip/Computer_System/submodules/altera_up_av_config_auto_init_ob_de10_standard.v
Info (12250): Reusing file C:/intelFPGA_lite/18.1/ECE 3/db/ip/Computer_System/submodules/altera_up_av_config_auto_init_ob_audio.v
Info (12250): Reusing file C:/intelFPGA_lite/18.1/ECE 3/db/ip/Computer_System/submodules/altera_up_av_config_auto_init_ob_adv7180.v
Info (12250): Reusing file C:/intelFPGA_lite/18.1/ECE 3/db/ip/Computer_System/submodules/altera_up_av_config_auto_init_ob_adv7181.v
Info (12250): Video_In: Starting Generation of Video In Decoder
Info (12250): Video_In: "D5M_Subsystem" instantiated altera_up_avalon_video_decoder "Video_In"
Info (12250): Video_In_Clipper: Starting generation of the video clipper
Info (12250): Video_In_Clipper: "D5M_Subsystem" instantiated altera_up_avalon_video_clipper "Video_In_Clipper"
Info (12250): Video_In_DMA: Starting Generation of Video DMA Controller
Info (12250): Video_In_DMA: "D5M_Subsystem" instantiated altera_up_avalon_video_dma_controller "Video_In_DMA"
Info (12250): Video_In_RGB_Resampler: Starting Generation of Video RGB Resampler
Info (12250): Video_In_RGB_Resampler: "D5M_Subsystem" instantiated altera_up_avalon_video_rgb_resampler "Video_In_RGB_Resampler"
Info (12250): Video_In_Scaler: Starting Generation of Video Scaler
Info (12250): Video_In_Scaler: "D5M_Subsystem" instantiated altera_up_avalon_video_scaler "Video_In_Scaler"
Info (12250): Jtag_phy_embedded_in_jtag_master: "JTAG_to_FPGA_Bridge" instantiated altera_jtag_dc_streaming "jtag_phy_embedded_in_jtag_master"
Info (12250): Timing_adt: "JTAG_to_FPGA_Bridge" instantiated timing_adapter "timing_adt"
Info (12250): Fifo: "JTAG_to_FPGA_Bridge" instantiated altera_avalon_sc_fifo "fifo"
Info (12250): B2p: "JTAG_to_FPGA_Bridge" instantiated altera_avalon_st_bytes_to_packets "b2p"
Info (12250): P2b: "JTAG_to_FPGA_Bridge" instantiated altera_avalon_st_packets_to_bytes "p2b"
Info (12250): Transacto: "JTAG_to_FPGA_Bridge" instantiated altera_avalon_packets_to_master "transacto"
Info (12250): B2p_adapter: "JTAG_to_FPGA_Bridge" instantiated channel_adapter "b2p_adapter"
Info (12250): P2b_adapter: "JTAG_to_FPGA_Bridge" instantiated channel_adapter "p2b_adapter"
Info (12250): Cpu: Starting RTL generation for module 'Computer_System_Nios2_cpu'
Info (12250): Cpu:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=Computer_System_Nios2_cpu --dir=C:/Users/jpaola/AppData/Local/Temp/alt0154_5311476722930811678.dir/0044_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/jpaola/AppData/Local/Temp/alt0154_5311476722930811678.dir/0044_cpu_gen//Computer_System_Nios2_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info (12250): Cpu: # 2025.03.07 15:47:38 (*) Starting Nios II generation
Info (12250): Cpu: # 2025.03.07 15:47:38 (*)   Checking for plaintext license.
Info (12250): Cpu: # 2025.03.07 15:47:39 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/
Info (12250): Cpu: # 2025.03.07 15:47:39 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info (12250): Cpu: # 2025.03.07 15:47:39 (*)   LM_LICENSE_FILE environment variable is empty
Info (12250): Cpu: # 2025.03.07 15:47:39 (*)   Plaintext license not found.
Info (12250): Cpu: # 2025.03.07 15:47:39 (*)   Checking for encrypted license (non-evaluation).
Info (12250): Cpu: # 2025.03.07 15:47:42 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/
Info (12250): Cpu: # 2025.03.07 15:47:42 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info (12250): Cpu: # 2025.03.07 15:47:42 (*)   LM_LICENSE_FILE environment variable is empty
Info (12250): Cpu: # 2025.03.07 15:47:42 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info (12250): Cpu: # 2025.03.07 15:47:42 (*)   Elaborating CPU configuration settings
Info (12250): Cpu: # 2025.03.07 15:47:42 (*)   Creating all objects for CPU
Info (12250): Cpu: # 2025.03.07 15:47:42 (*)     Testbench
Info (12250): Cpu: # 2025.03.07 15:47:42 (*)     Instruction decoding
Info (12250): Cpu: # 2025.03.07 15:47:42 (*)       Instruction fields
Info (12250): Cpu: # 2025.03.07 15:47:43 (*)       Instruction decodes
Info (12250): Cpu: # 2025.03.07 15:47:43 (*)       Signals for RTL simulation waveforms
Info (12250): Cpu: # 2025.03.07 15:47:43 (*)       Instruction controls
Info (12250): Cpu: # 2025.03.07 15:47:43 (*)     Pipeline frontend
Info (12250): Cpu: # 2025.03.07 15:47:43 (*)     Pipeline backend
Info (12250): Cpu: # 2025.03.07 15:47:45 (*)   Generating RTL from CPU objects
Info (12250): Cpu: # 2025.03.07 15:47:47 (*)   Creating encrypted RTL
Info (12250): Cpu: # 2025.03.07 15:47:48 (*) Done Nios II generation
Info (12250): Cpu: Done RTL generation for module 'Computer_System_Nios2_cpu'
Info (12250): Cpu: "Nios2" instantiated altera_nios2_gen2_unit "cpu"
Info (12250): Cpu: Starting RTL generation for module 'Computer_System_Nios2_2nd_Core_cpu'
Info (12250): Cpu:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=Computer_System_Nios2_2nd_Core_cpu --dir=C:/Users/jpaola/AppData/Local/Temp/alt0154_5311476722930811678.dir/0045_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/jpaola/AppData/Local/Temp/alt0154_5311476722930811678.dir/0045_cpu_gen//Computer_System_Nios2_2nd_Core_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info (12250): Cpu: # 2025.03.07 15:47:49 (*) Starting Nios II generation
Info (12250): Cpu: # 2025.03.07 15:47:49 (*)   Checking for plaintext license.
Info (12250): Cpu: # 2025.03.07 15:47:51 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/
Info (12250): Cpu: # 2025.03.07 15:47:51 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info (12250): Cpu: # 2025.03.07 15:47:51 (*)   LM_LICENSE_FILE environment variable is empty
Info (12250): Cpu: # 2025.03.07 15:47:51 (*)   Plaintext license not found.
Info (12250): Cpu: # 2025.03.07 15:47:51 (*)   Checking for encrypted license (non-evaluation).
Info (12250): Cpu: # 2025.03.07 15:47:53 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/
Info (12250): Cpu: # 2025.03.07 15:47:53 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info (12250): Cpu: # 2025.03.07 15:47:53 (*)   LM_LICENSE_FILE environment variable is empty
Info (12250): Cpu: # 2025.03.07 15:47:53 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info (12250): Cpu: # 2025.03.07 15:47:53 (*)   Elaborating CPU configuration settings
Info (12250): Cpu: # 2025.03.07 15:47:53 (*)   Creating all objects for CPU
Info (12250): Cpu: # 2025.03.07 15:47:53 (*)     Testbench
Info (12250): Cpu: # 2025.03.07 15:47:53 (*)     Instruction decoding
Info (12250): Cpu: # 2025.03.07 15:47:53 (*)       Instruction fields
Info (12250): Cpu: # 2025.03.07 15:47:53 (*)       Instruction decodes
Info (12250): Cpu: # 2025.03.07 15:47:54 (*)       Signals for RTL simulation waveforms
Info (12250): Cpu: # 2025.03.07 15:47:54 (*)       Instruction controls
Info (12250): Cpu: # 2025.03.07 15:47:54 (*)     Pipeline frontend
Info (12250): Cpu: # 2025.03.07 15:47:54 (*)     Pipeline backend
Info (12250): Cpu: # 2025.03.07 15:47:56 (*)   Generating RTL from CPU objects
Info (12250): Cpu: # 2025.03.07 15:47:58 (*)   Creating encrypted RTL
Info (12250): Cpu: # 2025.03.07 15:47:58 (*) Done Nios II generation
Info (12250): Cpu: Done RTL generation for module 'Computer_System_Nios2_2nd_Core_cpu'
Info (12250): Cpu: "Nios2_2nd_Core" instantiated altera_nios2_gen2_unit "cpu"
Info (12250): Sys_pll: "System_PLL" instantiated altera_pll "sys_pll"
Info (12250): Reset_from_locked: "System_PLL" instantiated altera_up_avalon_reset_from_locked_signal "reset_from_locked"
Info (12250): VGA_Alpha_Blender: Starting Generation of the Alpha Blender
Info (12250): VGA_Alpha_Blender: "VGA_Subsystem" instantiated altera_up_avalon_video_alpha_blender "VGA_Alpha_Blender"
Info (12250): VGA_Char_Buffer: Starting Generation of Character Buffer
Info (12250): VGA_Char_Buffer: "VGA_Subsystem" instantiated altera_up_avalon_video_character_buffer_with_dma "VGA_Char_Buffer"
Info (12250): VGA_Controller: Starting Generation of VGA Controller
Info (12250): VGA_Controller: "VGA_Subsystem" instantiated altera_up_avalon_video_vga_controller "VGA_Controller"
Info (12250): VGA_Dual_Clock_FIFO: Starting Generation of the Dual Clock Buffer
Info (12250): VGA_Dual_Clock_FIFO: "VGA_Subsystem" instantiated altera_up_avalon_video_dual_clock_buffer "VGA_Dual_Clock_FIFO"
Info (12250): VGA_PLL: "VGA_Subsystem" instantiated altera_up_avalon_video_pll "VGA_PLL"
Info (12250): VGA_Pixel_DMA: Starting Generation of VGA Pixel Buffer
Info (12250): VGA_Pixel_DMA: "VGA_Subsystem" instantiated altera_up_avalon_video_pixel_buffer_dma "VGA_Pixel_DMA"
Info (12250): VGA_Pixel_FIFO: Starting Generation of the Dual Clock Buffer
Info (12250): VGA_Pixel_FIFO: "VGA_Subsystem" instantiated altera_up_avalon_video_dual_clock_buffer "VGA_Pixel_FIFO"
Info (12250): VGA_Pixel_RGB_Resampler: Starting Generation of Video RGB Resampler
Info (12250): VGA_Pixel_RGB_Resampler: "VGA_Subsystem" instantiated altera_up_avalon_video_rgb_resampler "VGA_Pixel_RGB_Resampler"
Info (12250): VGA_Pixel_Scaler: Starting Generation of Video Scaler
Info (12250): VGA_Pixel_Scaler: "VGA_Subsystem" instantiated altera_up_avalon_video_scaler "VGA_Pixel_Scaler"
Info (12250): Reusing file C:/intelFPGA_lite/18.1/ECE 3/db/ip/Computer_System/submodules/altera_up_video_scaler_shrink.v
Info (12250): Reusing file C:/intelFPGA_lite/18.1/ECE 3/db/ip/Computer_System/submodules/altera_up_video_scaler_multiply_width.v
Info (12250): Reusing file C:/intelFPGA_lite/18.1/ECE 3/db/ip/Computer_System/submodules/altera_up_video_scaler_multiply_height.v
Info (12250): Avalon_st_adapter: "VGA_Subsystem" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info (12250): Nios2_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "Nios2_data_master_translator"
Info (12250): ADC_adc_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "ADC_adc_slave_translator"
Info (12250): ARM_A9_HPS_h2f_lw_axi_master_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "ARM_A9_HPS_h2f_lw_axi_master_agent"
Info (12250): Nios2_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "Nios2_data_master_agent"
Info (12250): ADC_adc_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "ADC_adc_slave_agent"
Info (12250): Router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info (12250): Router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info (12250): Router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info (12250): Router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info (12250): Router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info (12250): Router_006: "mm_interconnect_0" instantiated altera_merlin_router "router_006"
Info (12250): Router_007: "mm_interconnect_0" instantiated altera_merlin_router "router_007"
Info (12250): Router_008: "mm_interconnect_0" instantiated altera_merlin_router "router_008"
Info (12250): Router_010: "mm_interconnect_0" instantiated altera_merlin_router "router_010"
Info (12250): Router_011: "mm_interconnect_0" instantiated altera_merlin_router "router_011"
Info (12250): Router_012: "mm_interconnect_0" instantiated altera_merlin_router "router_012"
Info (12250): Router_013: "mm_interconnect_0" instantiated altera_merlin_router "router_013"
Info (12250): Router_027: "mm_interconnect_0" instantiated altera_merlin_router "router_027"
Info (12250): Router_029: "mm_interconnect_0" instantiated altera_merlin_router "router_029"
Info (12250): Router_034: "mm_interconnect_0" instantiated altera_merlin_router "router_034"
Info (12250): Router_035: "mm_interconnect_0" instantiated altera_merlin_router "router_035"
Info (12250): Router_036: "mm_interconnect_0" instantiated altera_merlin_router "router_036"
Info (12250): Router_037: "mm_interconnect_0" instantiated altera_merlin_router "router_037"
Info (12250): Router_038: "mm_interconnect_0" instantiated altera_merlin_router "router_038"
Info (12250): Router_039: "mm_interconnect_0" instantiated altera_merlin_router "router_039"
Info (12250): Router_040: "mm_interconnect_0" instantiated altera_merlin_router "router_040"
Info (12250): Router_043: "mm_interconnect_0" instantiated altera_merlin_router "router_043"
Info (12250): Router_044: "mm_interconnect_0" instantiated altera_merlin_router "router_044"
Info (12250): Router_047: "mm_interconnect_0" instantiated altera_merlin_router "router_047"
Info (12250): Router_048: "mm_interconnect_0" instantiated altera_merlin_router "router_048"
Info (12250): ARM_A9_HPS_h2f_lw_axi_master_wr_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "ARM_A9_HPS_h2f_lw_axi_master_wr_limiter"
Info (12250): Reusing file C:/intelFPGA_lite/18.1/ECE 3/db/ip/Computer_System/submodules/altera_avalon_sc_fifo.v
Info (12250): Reusing file C:/intelFPGA_lite/18.1/ECE 3/db/ip/Computer_System/submodules/altera_avalon_st_pipeline_base.v
Info (12250): ADC_adc_slave_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "ADC_adc_slave_burst_adapter"
Info (12250): Reusing file C:/intelFPGA_lite/18.1/ECE 3/db/ip/Computer_System/submodules/altera_merlin_address_alignment.sv
Info (12250): Reusing file C:/intelFPGA_lite/18.1/ECE 3/db/ip/Computer_System/submodules/altera_avalon_st_pipeline_stage.sv
Info (12250): Reusing file C:/intelFPGA_lite/18.1/ECE 3/db/ip/Computer_System/submodules/altera_avalon_st_pipeline_base.v
Info (12250): Cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info (12250): Cmd_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_002"
Info (12250): Cmd_demux_004: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_004"
Info (12250): Cmd_demux_005: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_005"
Info (12250): Cmd_demux_007: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_007"
Info (12250): Cmd_demux_008: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_008"
Info (12250): Cmd_demux_010: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_010"
Info (12250): Cmd_demux_011: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_011"
Info (12250): Cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info (12250): Cmd_mux_014: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_014"
Info (12250): Reusing file C:/intelFPGA_lite/18.1/ECE 3/db/ip/Computer_System/submodules/altera_merlin_arbitrator.sv
Info (12250): Cmd_mux_016: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_016"
Info (12250): Reusing file C:/intelFPGA_lite/18.1/ECE 3/db/ip/Computer_System/submodules/altera_merlin_arbitrator.sv
Info (12250): Cmd_mux_022: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_022"
Info (12250): Reusing file C:/intelFPGA_lite/18.1/ECE 3/db/ip/Computer_System/submodules/altera_merlin_arbitrator.sv
Info (12250): Cmd_mux_024: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_024"
Info (12250): Reusing file C:/intelFPGA_lite/18.1/ECE 3/db/ip/Computer_System/submodules/altera_merlin_arbitrator.sv
Info (12250): Cmd_mux_025: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_025"
Info (12250): Reusing file C:/intelFPGA_lite/18.1/ECE 3/db/ip/Computer_System/submodules/altera_merlin_arbitrator.sv
Info (12250): Cmd_mux_027: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_027"
Info (12250): Reusing file C:/intelFPGA_lite/18.1/ECE 3/db/ip/Computer_System/submodules/altera_merlin_arbitrator.sv
Info (12250): Cmd_mux_030: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_030"
Info (12250): Reusing file C:/intelFPGA_lite/18.1/ECE 3/db/ip/Computer_System/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info (12250): Rsp_demux_014: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_014"
Info (12250): Rsp_demux_016: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_016"
Info (12250): Rsp_demux_022: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_022"
Info (12250): Rsp_demux_024: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_024"
Info (12250): Rsp_demux_025: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_025"
Info (12250): Rsp_demux_027: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_027"
Info (12250): Rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info (12250): Reusing file C:/intelFPGA_lite/18.1/ECE 3/db/ip/Computer_System/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_002"
Info (12250): Reusing file C:/intelFPGA_lite/18.1/ECE 3/db/ip/Computer_System/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_mux_004: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_004"
Info (12250): Reusing file C:/intelFPGA_lite/18.1/ECE 3/db/ip/Computer_System/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_mux_005: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_005"
Info (12250): Reusing file C:/intelFPGA_lite/18.1/ECE 3/db/ip/Computer_System/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_mux_007: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_007"
Info (12250): Reusing file C:/intelFPGA_lite/18.1/ECE 3/db/ip/Computer_System/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_mux_008: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_008"
Info (12250): Reusing file C:/intelFPGA_lite/18.1/ECE 3/db/ip/Computer_System/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_mux_011: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_011"
Info (12250): Reusing file C:/intelFPGA_lite/18.1/ECE 3/db/ip/Computer_System/submodules/altera_merlin_arbitrator.sv
Info (12250): Nios2_data_master_to_VGA_Subsystem_char_buffer_slave_cmd_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "Nios2_data_master_to_VGA_Subsystem_char_buffer_slave_cmd_width_adapter"
Info (12250): Reusing file C:/intelFPGA_lite/18.1/ECE 3/db/ip/Computer_System/submodules/altera_merlin_address_alignment.sv
Info (12250): Reusing file C:/intelFPGA_lite/18.1/ECE 3/db/ip/Computer_System/submodules/altera_merlin_burst_uncompressor.sv
Info (12250): Avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info (12250): Avalon_st_adapter_022: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_022"
Info (12250): Avalon_st_adapter_024: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_024"
Info (12250): ARM_A9_HPS_f2h_axi_slave_agent: "mm_interconnect_1" instantiated altera_merlin_axi_slave_ni "ARM_A9_HPS_f2h_axi_slave_agent"
Info (12250): Reusing file C:/intelFPGA_lite/18.1/ECE 3/db/ip/Computer_System/submodules/altera_merlin_burst_uncompressor.sv
Info (12250): Reusing file C:/intelFPGA_lite/18.1/ECE 3/db/ip/Computer_System/submodules/altera_avalon_sc_fifo.v
Info (12250): Reusing file C:/intelFPGA_lite/18.1/ECE 3/db/ip/Computer_System/submodules/altera_merlin_address_alignment.sv
Info (12250): Router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info (12250): Router_004: "mm_interconnect_1" instantiated altera_merlin_router "router_004"
Info (12250): Cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info (12250): Cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info (12250): Reusing file C:/intelFPGA_lite/18.1/ECE 3/db/ip/Computer_System/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info (12250): Rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info (12250): Reusing file C:/intelFPGA_lite/18.1/ECE 3/db/ip/Computer_System/submodules/altera_merlin_arbitrator.sv
Info (12250): Border: "hps_io" instantiated altera_interface_generator "border"
Info (12250): Audio_pll: "Audio_PLL" instantiated altera_pll "audio_pll"
Info (12250): Video_pll: "VGA_PLL" instantiated altera_pll "video_pll"
Info (12250): Channel_adapter_0: "avalon_st_adapter" instantiated channel_adapter "channel_adapter_0"
Info (12250): Error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info (12250): Error_adapter_0: "avalon_st_adapter_022" instantiated error_adapter "error_adapter_0"
Info (12250): Error_adapter_0: "avalon_st_adapter_024" instantiated error_adapter "error_adapter_0"
Info (12250): Computer_System: Done "Computer_System" with 148 modules, 291 files
Info (12249): Finished elaborating Platform Designer system entity "Computer_System.qsys"
Info (12248): Elaborating Platform Designer system entity "Audio_Subsystem.qsys"
Info (12250): 2025.03.07.15:48:36 Progress: Loading verilog/Audio_Subsystem.qsys
Info (12250): 2025.03.07.15:48:37 Progress: Reading input file
Info (12250): 2025.03.07.15:48:37 Progress: Adding Audio [altera_up_avalon_audio 15.1]
Warning (12251): Audio: Used altera_up_avalon_audio 18.0 (instead of 15.1)
Info (12250): 2025.03.07.15:48:38 Progress: Parameterizing module Audio
Info (12250): 2025.03.07.15:48:38 Progress: Adding Audio_PLL [altera_up_avalon_audio_pll 15.1]
Warning (12251): Audio_PLL: Used altera_up_avalon_audio_pll 18.0 (instead of 15.1)
Info (12250): 2025.03.07.15:48:38 Progress: Parameterizing module Audio_PLL
Info (12250): 2025.03.07.15:48:38 Progress: Adding Sys_Clk [clock_source 15.1]
Warning (12251): Sys_Clk: Used clock_source 18.1 (instead of 15.1)
Info (12250): 2025.03.07.15:48:38 Progress: Parameterizing module Sys_Clk
Info (12250): 2025.03.07.15:48:38 Progress: Building connections
Info (12250): 2025.03.07.15:48:38 Progress: Parameterizing connections
Info (12250): 2025.03.07.15:48:38 Progress: Validating
Info (12250): 2025.03.07.15:48:42 Progress: Done reading input file
Warning (12251): Audio_Subsystem.Sys_Clk: The input clock frequency must be known or set by the parent if this is a subsystem.
Info (12250): Audio_Subsystem: Generating Audio_Subsystem "Audio_Subsystem" for QUARTUS_SYNTH
Info (12250): Audio: Starting Generation of Audio Controller
Info (12250): Audio: "Audio_Subsystem" instantiated altera_up_avalon_audio "Audio"
Info (12250): Audio_PLL: "Audio_Subsystem" instantiated altera_up_avalon_audio_pll "Audio_PLL"
Info (12250): Rst_controller: "Audio_Subsystem" instantiated altera_reset_controller "rst_controller"
Info (12250): Audio_pll: "Audio_PLL" instantiated altera_pll "audio_pll"
Info (12250): Reset_from_locked: "Audio_PLL" instantiated altera_up_avalon_reset_from_locked_signal "reset_from_locked"
Info (12250): Audio_Subsystem: Done "Audio_Subsystem" with 6 modules, 14 files
Info (12249): Finished elaborating Platform Designer system entity "Audio_Subsystem.qsys"
Info (12021): Found 1 design units, including 1 entities, in source file lab2_ece332_2021/lab2_ece332_2021/verilog/de1_soc_with_d5m.v
    Info (12023): Found entity 1: DE1_SoC_With_D5M File: C:/intelFPGA_lite/18.1/ECE 3/Lab2_ECE332_2021/Lab2_ECE332_2021/verilog/DE1_SoC_With_D5M.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/video_in_subsystem/video_in_subsystem.v
    Info (12023): Found entity 1: Video_In_Subsystem File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/video_in_subsystem/video_in_subsystem.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/video_in_subsystem/submodules/video_in_subsystem_edge_detection_subsystem.v
    Info (12023): Found entity 1: Video_In_Subsystem_Edge_Detection_Subsystem File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/video_in_subsystem/submodules/video_in_subsystem_edge_detection_subsystem.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/video_in_subsystem/submodules/video_in_subsystem_edge_detection_subsystem_chroma_filter.v
    Info (12023): Found entity 1: Video_In_Subsystem_Edge_Detection_Subsystem_Chroma_Filter File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/video_in_subsystem/submodules/video_in_subsystem_edge_detection_subsystem_chroma_filter.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/video_in_subsystem/submodules/video_in_subsystem_edge_detection_subsystem_chroma_upsampler.v
    Info (12023): Found entity 1: Video_In_Subsystem_Edge_Detection_Subsystem_Chroma_Upsampler File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/video_in_subsystem/submodules/video_in_subsystem_edge_detection_subsystem_chroma_upsampler.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/video_in_subsystem/submodules/video_in_subsystem_edge_detection_subsystem_edge_detection.v
    Info (12023): Found entity 1: Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/video_in_subsystem/submodules/video_in_subsystem_edge_detection_subsystem_edge_detection.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/video_in_subsystem/submodules/video_in_subsystem_edge_detection_subsystem_edge_detection_router_controller.v
    Info (12023): Found entity 1: Video_In_Subsystem_Edge_Detection_Subsystem_Edge_Detection_Router_Controller File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/video_in_subsystem/submodules/video_in_subsystem_edge_detection_subsystem_edge_detection_router_controller.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/video_in_subsystem/submodules/video_in_subsystem_edge_detection_subsystem_video_stream_merger.v
    Info (12023): Found entity 1: Video_In_Subsystem_Edge_Detection_Subsystem_Video_Stream_Merger File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/video_in_subsystem/submodules/video_in_subsystem_edge_detection_subsystem_video_stream_merger.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/video_in_subsystem/submodules/video_in_subsystem_edge_detection_subsystem_video_stream_splitter.v
    Info (12023): Found entity 1: Video_In_Subsystem_Edge_Detection_Subsystem_Video_Stream_Splitter File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/video_in_subsystem/submodules/video_in_subsystem_edge_detection_subsystem_video_stream_splitter.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/video_in_subsystem/submodules/video_in_subsystem_video_in.v
    Info (12023): Found entity 1: Video_In_Subsystem_Video_In File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/video_in_subsystem/submodules/video_in_subsystem_video_in.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/video_in_subsystem/submodules/video_in_subsystem_video_in_csc.v
    Info (12023): Found entity 1: Video_In_Subsystem_Video_In_CSC File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/video_in_subsystem/submodules/video_in_subsystem_video_in_csc.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/video_in_subsystem/submodules/video_in_subsystem_video_in_chroma_resampler.v
    Info (12023): Found entity 1: Video_In_Subsystem_Video_In_Chroma_Resampler File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/video_in_subsystem/submodules/video_in_subsystem_video_in_chroma_resampler.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/video_in_subsystem/submodules/video_in_subsystem_video_in_clipper.v
    Info (12023): Found entity 1: Video_In_Subsystem_Video_In_Clipper File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/video_in_subsystem/submodules/video_in_subsystem_video_in_clipper.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/video_in_subsystem/submodules/video_in_subsystem_video_in_dma.v
    Info (12023): Found entity 1: Video_In_Subsystem_Video_In_DMA File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/video_in_subsystem/submodules/video_in_subsystem_video_in_dma.v Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/video_in_subsystem/submodules/video_in_subsystem_video_in_rgb_resampler.v
    Info (12023): Found entity 1: Video_In_Subsystem_Video_In_RGB_Resampler File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/video_in_subsystem/submodules/video_in_subsystem_video_in_rgb_resampler.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/video_in_subsystem/submodules/video_in_subsystem_video_in_scaler.v
    Info (12023): Found entity 1: Video_In_Subsystem_Video_In_Scaler File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/video_in_subsystem/submodules/video_in_subsystem_video_in_scaler.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/video_in_subsystem/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/video_in_subsystem/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/video_in_subsystem/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/video_in_subsystem/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/video_in_subsystem/submodules/altera_up_rgb_to_ycrcb_converter.v
    Info (12023): Found entity 1: altera_up_RGB_to_YCrCb_converter File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/video_in_subsystem/submodules/altera_up_rgb_to_ycrcb_converter.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/video_in_subsystem/submodules/altera_up_ycrcb_to_rgb_converter.v
    Info (12023): Found entity 1: altera_up_YCrCb_to_RGB_converter File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/video_in_subsystem/submodules/altera_up_ycrcb_to_rgb_converter.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/video_in_subsystem/submodules/altera_up_edge_detection_data_shift_register.v
    Info (12023): Found entity 1: altera_up_edge_detection_data_shift_register File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/video_in_subsystem/submodules/altera_up_edge_detection_data_shift_register.v Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/video_in_subsystem/submodules/altera_up_edge_detection_gaussian_smoothing_filter.v
    Info (12023): Found entity 1: altera_up_edge_detection_gaussian_smoothing_filter File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/video_in_subsystem/submodules/altera_up_edge_detection_gaussian_smoothing_filter.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/video_in_subsystem/submodules/altera_up_edge_detection_hysteresis.v
    Info (12023): Found entity 1: altera_up_edge_detection_hysteresis File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/video_in_subsystem/submodules/altera_up_edge_detection_hysteresis.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/video_in_subsystem/submodules/altera_up_edge_detection_nonmaximum_suppression.v
    Info (12023): Found entity 1: altera_up_edge_detection_nonmaximum_suppression File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/video_in_subsystem/submodules/altera_up_edge_detection_nonmaximum_suppression.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/video_in_subsystem/submodules/altera_up_edge_detection_pixel_info_shift_register.v
    Info (12023): Found entity 1: altera_up_edge_detection_pixel_info_shift_register File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/video_in_subsystem/submodules/altera_up_edge_detection_pixel_info_shift_register.v Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/video_in_subsystem/submodules/altera_up_edge_detection_sobel_operator.v
    Info (12023): Found entity 1: altera_up_edge_detection_sobel_operator File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/video_in_subsystem/submodules/altera_up_edge_detection_sobel_operator.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/video_in_subsystem/submodules/altera_up_video_camera_decoder.v
    Info (12023): Found entity 1: altera_up_video_camera_decoder File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/video_in_subsystem/submodules/altera_up_video_camera_decoder.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/video_in_subsystem/submodules/altera_up_video_clipper_add.v
    Info (12023): Found entity 1: altera_up_video_clipper_add File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/video_in_subsystem/submodules/altera_up_video_clipper_add.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/video_in_subsystem/submodules/altera_up_video_clipper_counters.v
    Info (12023): Found entity 1: altera_up_video_clipper_counters File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/video_in_subsystem/submodules/altera_up_video_clipper_counters.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/video_in_subsystem/submodules/altera_up_video_clipper_drop.v
    Info (12023): Found entity 1: altera_up_video_clipper_drop File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/video_in_subsystem/submodules/altera_up_video_clipper_drop.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/video_in_subsystem/submodules/altera_up_video_decoder_add_endofpacket.v
    Info (12023): Found entity 1: altera_up_video_decoder_add_endofpacket File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/video_in_subsystem/submodules/altera_up_video_decoder_add_endofpacket.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/video_in_subsystem/submodules/altera_up_video_dma_control_slave.v
    Info (12023): Found entity 1: altera_up_video_dma_control_slave File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/video_in_subsystem/submodules/altera_up_video_dma_control_slave.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/video_in_subsystem/submodules/altera_up_video_dma_to_memory.v
    Info (12023): Found entity 1: altera_up_video_dma_to_memory File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/video_in_subsystem/submodules/altera_up_video_dma_to_memory.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/video_in_subsystem/submodules/altera_up_video_dma_to_stream.v
    Info (12023): Found entity 1: altera_up_video_dma_to_stream File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/video_in_subsystem/submodules/altera_up_video_dma_to_stream.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/video_in_subsystem/submodules/altera_up_video_dual_clock_fifo.v
    Info (12023): Found entity 1: altera_up_video_dual_clock_fifo File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/video_in_subsystem/submodules/altera_up_video_dual_clock_fifo.v Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/video_in_subsystem/submodules/altera_up_video_itu_656_decoder.v
    Info (12023): Found entity 1: altera_up_video_itu_656_decoder File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/video_in_subsystem/submodules/altera_up_video_itu_656_decoder.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/video_in_subsystem/submodules/altera_up_video_scaler_multiply_height.v
    Info (12023): Found entity 1: altera_up_video_scaler_multiply_height File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/video_in_subsystem/submodules/altera_up_video_scaler_multiply_height.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/video_in_subsystem/submodules/altera_up_video_scaler_multiply_width.v
    Info (12023): Found entity 1: altera_up_video_scaler_multiply_width File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/video_in_subsystem/submodules/altera_up_video_scaler_multiply_width.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/video_in_subsystem/submodules/altera_up_video_scaler_shrink.v
    Info (12023): Found entity 1: altera_up_video_scaler_shrink File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/video_in_subsystem/submodules/altera_up_video_scaler_shrink.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/vga_subsystem/vga_subsystem.v
    Info (12023): Found entity 1: VGA_Subsystem File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/vga_subsystem/vga_subsystem.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/vga_subsystem/submodules/vga_subsystem_vga_alpha_blender.v
    Info (12023): Found entity 1: VGA_Subsystem_VGA_Alpha_Blender File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/vga_subsystem/submodules/vga_subsystem_vga_alpha_blender.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/vga_subsystem/submodules/vga_subsystem_vga_char_buffer.v
    Info (12023): Found entity 1: VGA_Subsystem_VGA_Char_Buffer File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/vga_subsystem/submodules/vga_subsystem_vga_char_buffer.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/vga_subsystem/submodules/vga_subsystem_vga_controller.v
    Info (12023): Found entity 1: VGA_Subsystem_VGA_Controller File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/vga_subsystem/submodules/vga_subsystem_vga_controller.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/vga_subsystem/submodules/vga_subsystem_vga_dual_clock_fifo.v
    Info (12023): Found entity 1: VGA_Subsystem_VGA_Dual_Clock_FIFO File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/vga_subsystem/submodules/vga_subsystem_vga_dual_clock_fifo.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/vga_subsystem/submodules/vga_subsystem_vga_pll.v
    Info (12023): Found entity 1: VGA_Subsystem_VGA_PLL File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/vga_subsystem/submodules/vga_subsystem_vga_pll.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/vga_subsystem/submodules/vga_subsystem_vga_pll_video_pll.v
    Info (12023): Found entity 1: VGA_Subsystem_VGA_PLL_video_pll File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/vga_subsystem/submodules/vga_subsystem_vga_pll_video_pll.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/vga_subsystem/submodules/vga_subsystem_vga_pixel_dma.v
    Info (12023): Found entity 1: VGA_Subsystem_VGA_Pixel_DMA File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/vga_subsystem/submodules/vga_subsystem_vga_pixel_dma.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/vga_subsystem/submodules/vga_subsystem_vga_pixel_fifo.v
    Info (12023): Found entity 1: VGA_Subsystem_VGA_Pixel_FIFO File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/vga_subsystem/submodules/vga_subsystem_vga_pixel_fifo.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/vga_subsystem/submodules/vga_subsystem_vga_pixel_rgb_resampler.v
    Info (12023): Found entity 1: VGA_Subsystem_VGA_Pixel_RGB_Resampler File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/vga_subsystem/submodules/vga_subsystem_vga_pixel_rgb_resampler.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/vga_subsystem/submodules/vga_subsystem_vga_pixel_scaler.v
    Info (12023): Found entity 1: VGA_Subsystem_VGA_Pixel_Scaler File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/vga_subsystem/submodules/vga_subsystem_vga_pixel_scaler.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/vga_subsystem/submodules/vga_subsystem_avalon_st_adapter.v
    Info (12023): Found entity 1: VGA_Subsystem_avalon_st_adapter File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/vga_subsystem/submodules/vga_subsystem_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/vga_subsystem/submodules/vga_subsystem_avalon_st_adapter_channel_adapter_0.sv
    Info (12023): Found entity 1: VGA_Subsystem_avalon_st_adapter_channel_adapter_0 File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/vga_subsystem/submodules/vga_subsystem_avalon_st_adapter_channel_adapter_0.sv Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/vga_subsystem/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/vga_subsystem/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/vga_subsystem/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/vga_subsystem/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/vga_subsystem/submodules/altera_up_avalon_reset_from_locked_signal.v
    Info (12023): Found entity 1: altera_up_avalon_reset_from_locked_signal File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/vga_subsystem/submodules/altera_up_avalon_reset_from_locked_signal.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/vga_subsystem/submodules/altera_up_avalon_video_vga_timing.v
    Info (12023): Found entity 1: altera_up_avalon_video_vga_timing File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/vga_subsystem/submodules/altera_up_avalon_video_vga_timing.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/vga_subsystem/submodules/altera_up_video_128_character_rom.v
    Info (12023): Found entity 1: altera_up_video_128_character_rom File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/vga_subsystem/submodules/altera_up_video_128_character_rom.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/vga_subsystem/submodules/altera_up_video_alpha_blender_normal.v
    Info (12023): Found entity 1: altera_up_video_alpha_blender_normal File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/vga_subsystem/submodules/altera_up_video_alpha_blender_normal.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/vga_subsystem/submodules/altera_up_video_alpha_blender_simple.v
    Info (12023): Found entity 1: altera_up_video_alpha_blender_simple File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/vga_subsystem/submodules/altera_up_video_alpha_blender_simple.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/vga_subsystem/submodules/altera_up_video_fb_color_rom.v
    Info (12023): Found entity 1: altera_up_video_fb_color_rom File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/vga_subsystem/submodules/altera_up_video_fb_color_rom.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/vga_subsystem/submodules/altera_up_video_scaler_multiply_height.v
    Info (12023): Found entity 1: altera_up_video_scaler_multiply_height File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/vga_subsystem/submodules/altera_up_video_scaler_multiply_height.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/vga_subsystem/submodules/altera_up_video_scaler_multiply_width.v
    Info (12023): Found entity 1: altera_up_video_scaler_multiply_width File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/vga_subsystem/submodules/altera_up_video_scaler_multiply_width.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/vga_subsystem/submodules/altera_up_video_scaler_shrink.v
    Info (12023): Found entity 1: altera_up_video_scaler_shrink File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/vga_subsystem/submodules/altera_up_video_scaler_shrink.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/edge_detection_subsystem/edge_detection_subsystem.v
    Info (12023): Found entity 1: Edge_Detection_Subsystem File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/edge_detection_subsystem/edge_detection_subsystem.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/edge_detection_subsystem/submodules/edge_detection_subsystem_chroma_filter.v
    Info (12023): Found entity 1: Edge_Detection_Subsystem_Chroma_Filter File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/edge_detection_subsystem/submodules/edge_detection_subsystem_chroma_filter.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/edge_detection_subsystem/submodules/edge_detection_subsystem_chroma_upsampler.v
    Info (12023): Found entity 1: Edge_Detection_Subsystem_Chroma_Upsampler File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/edge_detection_subsystem/submodules/edge_detection_subsystem_chroma_upsampler.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/edge_detection_subsystem/submodules/edge_detection_subsystem_edge_detection.v
    Info (12023): Found entity 1: Edge_Detection_Subsystem_Edge_Detection File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/edge_detection_subsystem/submodules/edge_detection_subsystem_edge_detection.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/edge_detection_subsystem/submodules/edge_detection_subsystem_edge_detection_router_controller.v
    Info (12023): Found entity 1: Edge_Detection_Subsystem_Edge_Detection_Router_Controller File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/edge_detection_subsystem/submodules/edge_detection_subsystem_edge_detection_router_controller.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/edge_detection_subsystem/submodules/edge_detection_subsystem_video_stream_merger.v
    Info (12023): Found entity 1: Edge_Detection_Subsystem_Video_Stream_Merger File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/edge_detection_subsystem/submodules/edge_detection_subsystem_video_stream_merger.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/edge_detection_subsystem/submodules/edge_detection_subsystem_video_stream_splitter.v
    Info (12023): Found entity 1: Edge_Detection_Subsystem_Video_Stream_Splitter File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/edge_detection_subsystem/submodules/edge_detection_subsystem_video_stream_splitter.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/edge_detection_subsystem/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/edge_detection_subsystem/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/edge_detection_subsystem/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/edge_detection_subsystem/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/edge_detection_subsystem/submodules/altera_up_edge_detection_data_shift_register.v
    Info (12023): Found entity 1: altera_up_edge_detection_data_shift_register File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/edge_detection_subsystem/submodules/altera_up_edge_detection_data_shift_register.v Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/edge_detection_subsystem/submodules/altera_up_edge_detection_gaussian_smoothing_filter.v
    Info (12023): Found entity 1: altera_up_edge_detection_gaussian_smoothing_filter File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/edge_detection_subsystem/submodules/altera_up_edge_detection_gaussian_smoothing_filter.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/edge_detection_subsystem/submodules/altera_up_edge_detection_hysteresis.v
    Info (12023): Found entity 1: altera_up_edge_detection_hysteresis File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/edge_detection_subsystem/submodules/altera_up_edge_detection_hysteresis.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/edge_detection_subsystem/submodules/altera_up_edge_detection_nonmaximum_suppression.v
    Info (12023): Found entity 1: altera_up_edge_detection_nonmaximum_suppression File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/edge_detection_subsystem/submodules/altera_up_edge_detection_nonmaximum_suppression.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/edge_detection_subsystem/submodules/altera_up_edge_detection_pixel_info_shift_register.v
    Info (12023): Found entity 1: altera_up_edge_detection_pixel_info_shift_register File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/edge_detection_subsystem/submodules/altera_up_edge_detection_pixel_info_shift_register.v Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/edge_detection_subsystem/submodules/altera_up_edge_detection_sobel_operator.v
    Info (12023): Found entity 1: altera_up_edge_detection_sobel_operator File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/edge_detection_subsystem/submodules/altera_up_edge_detection_sobel_operator.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/d5m_subsystem/d5m_subsystem.v
    Info (12023): Found entity 1: D5M_Subsystem File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/d5m_subsystem/d5m_subsystem.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/d5m_subsystem/submodules/d5m_subsystem_bayer_resampler.v
    Info (12023): Found entity 1: D5M_Subsystem_Bayer_Resampler File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/d5m_subsystem/submodules/d5m_subsystem_bayer_resampler.v Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/d5m_subsystem/submodules/d5m_subsystem_d5m_config.v
    Info (12023): Found entity 1: D5M_Subsystem_D5M_Config File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/d5m_subsystem/submodules/d5m_subsystem_d5m_config.v Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/d5m_subsystem/submodules/d5m_subsystem_video_in.v
    Info (12023): Found entity 1: D5M_Subsystem_Video_In File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/d5m_subsystem/submodules/d5m_subsystem_video_in.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/d5m_subsystem/submodules/d5m_subsystem_video_in_clipper.v
    Info (12023): Found entity 1: D5M_Subsystem_Video_In_Clipper File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/d5m_subsystem/submodules/d5m_subsystem_video_in_clipper.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/d5m_subsystem/submodules/d5m_subsystem_video_in_dma.v
    Info (12023): Found entity 1: D5M_Subsystem_Video_In_DMA File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/d5m_subsystem/submodules/d5m_subsystem_video_in_dma.v Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/d5m_subsystem/submodules/d5m_subsystem_video_in_rgb_resampler.v
    Info (12023): Found entity 1: D5M_Subsystem_Video_In_RGB_Resampler File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/d5m_subsystem/submodules/d5m_subsystem_video_in_rgb_resampler.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/d5m_subsystem/submodules/d5m_subsystem_video_in_scaler.v
    Info (12023): Found entity 1: D5M_Subsystem_Video_In_Scaler File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/d5m_subsystem/submodules/d5m_subsystem_video_in_scaler.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/d5m_subsystem/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/d5m_subsystem/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/d5m_subsystem/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/d5m_subsystem/submodules/altera_reset_synchronizer.v Line: 24
Warning (10238): Verilog Module Declaration warning at altera_up_av_config_auto_init.v(51): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "altera_up_av_config_auto_init" File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/d5m_subsystem/submodules/altera_up_av_config_auto_init.v Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/d5m_subsystem/submodules/altera_up_av_config_auto_init.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/d5m_subsystem/submodules/altera_up_av_config_auto_init.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/d5m_subsystem/submodules/altera_up_av_config_auto_init_d5m.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_d5m File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/d5m_subsystem/submodules/altera_up_av_config_auto_init_d5m.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/d5m_subsystem/submodules/altera_up_av_config_auto_init_dc2.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_dc2 File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/d5m_subsystem/submodules/altera_up_av_config_auto_init_dc2.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/d5m_subsystem/submodules/altera_up_av_config_auto_init_lcm.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_lcm File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/d5m_subsystem/submodules/altera_up_av_config_auto_init_lcm.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/d5m_subsystem/submodules/altera_up_av_config_auto_init_ltm.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ltm File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/d5m_subsystem/submodules/altera_up_av_config_auto_init_ltm.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/d5m_subsystem/submodules/altera_up_av_config_auto_init_ob_adv7180.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ob_adv7180 File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/d5m_subsystem/submodules/altera_up_av_config_auto_init_ob_adv7180.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/d5m_subsystem/submodules/altera_up_av_config_auto_init_ob_adv7181.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ob_adv7181 File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/d5m_subsystem/submodules/altera_up_av_config_auto_init_ob_adv7181.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/d5m_subsystem/submodules/altera_up_av_config_auto_init_ob_audio.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ob_audio File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/d5m_subsystem/submodules/altera_up_av_config_auto_init_ob_audio.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/d5m_subsystem/submodules/altera_up_av_config_auto_init_ob_de10_standard.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ob_de10_standard File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/d5m_subsystem/submodules/altera_up_av_config_auto_init_ob_de10_standard.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/d5m_subsystem/submodules/altera_up_av_config_auto_init_ob_de1_soc.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ob_de1_soc File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/d5m_subsystem/submodules/altera_up_av_config_auto_init_ob_de1_soc.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/d5m_subsystem/submodules/altera_up_av_config_auto_init_ob_de2_115.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ob_de2_115 File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/d5m_subsystem/submodules/altera_up_av_config_auto_init_ob_de2_115.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/d5m_subsystem/submodules/altera_up_av_config_auto_init_ob_de2i_150.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ob_de2i_150 File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/d5m_subsystem/submodules/altera_up_av_config_auto_init_ob_de2i_150.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/d5m_subsystem/submodules/altera_up_av_config_serial_bus_controller.v
    Info (12023): Found entity 1: altera_up_av_config_serial_bus_controller File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/d5m_subsystem/submodules/altera_up_av_config_serial_bus_controller.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/d5m_subsystem/submodules/altera_up_slow_clock_generator.v
    Info (12023): Found entity 1: altera_up_slow_clock_generator File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/d5m_subsystem/submodules/altera_up_slow_clock_generator.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/d5m_subsystem/submodules/altera_up_video_camera_decoder.v
    Info (12023): Found entity 1: altera_up_video_camera_decoder File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/d5m_subsystem/submodules/altera_up_video_camera_decoder.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/d5m_subsystem/submodules/altera_up_video_clipper_add.v
    Info (12023): Found entity 1: altera_up_video_clipper_add File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/d5m_subsystem/submodules/altera_up_video_clipper_add.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/d5m_subsystem/submodules/altera_up_video_clipper_counters.v
    Info (12023): Found entity 1: altera_up_video_clipper_counters File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/d5m_subsystem/submodules/altera_up_video_clipper_counters.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/d5m_subsystem/submodules/altera_up_video_clipper_drop.v
    Info (12023): Found entity 1: altera_up_video_clipper_drop File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/d5m_subsystem/submodules/altera_up_video_clipper_drop.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/d5m_subsystem/submodules/altera_up_video_decoder_add_endofpacket.v
    Info (12023): Found entity 1: altera_up_video_decoder_add_endofpacket File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/d5m_subsystem/submodules/altera_up_video_decoder_add_endofpacket.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/d5m_subsystem/submodules/altera_up_video_dma_control_slave.v
    Info (12023): Found entity 1: altera_up_video_dma_control_slave File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/d5m_subsystem/submodules/altera_up_video_dma_control_slave.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/d5m_subsystem/submodules/altera_up_video_dma_to_memory.v
    Info (12023): Found entity 1: altera_up_video_dma_to_memory File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/d5m_subsystem/submodules/altera_up_video_dma_to_memory.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/d5m_subsystem/submodules/altera_up_video_dma_to_stream.v
    Info (12023): Found entity 1: altera_up_video_dma_to_stream File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/d5m_subsystem/submodules/altera_up_video_dma_to_stream.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/d5m_subsystem/submodules/altera_up_video_dual_clock_fifo.v
    Info (12023): Found entity 1: altera_up_video_dual_clock_fifo File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/d5m_subsystem/submodules/altera_up_video_dual_clock_fifo.v Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/d5m_subsystem/submodules/altera_up_video_itu_656_decoder.v
    Info (12023): Found entity 1: altera_up_video_itu_656_decoder File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/d5m_subsystem/submodules/altera_up_video_itu_656_decoder.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/d5m_subsystem/submodules/altera_up_video_scaler_multiply_height.v
    Info (12023): Found entity 1: altera_up_video_scaler_multiply_height File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/d5m_subsystem/submodules/altera_up_video_scaler_multiply_height.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/d5m_subsystem/submodules/altera_up_video_scaler_multiply_width.v
    Info (12023): Found entity 1: altera_up_video_scaler_multiply_width File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/d5m_subsystem/submodules/altera_up_video_scaler_multiply_width.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/d5m_subsystem/submodules/altera_up_video_scaler_shrink.v
    Info (12023): Found entity 1: altera_up_video_scaler_shrink File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/d5m_subsystem/submodules/altera_up_video_scaler_shrink.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/computer_system.v
    Info (12023): Found entity 1: Computer_System File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/computer_system.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_adc.v
    Info (12023): Found entity 1: Computer_System_ADC File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_adc.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_arm_a9_hps.v
    Info (12023): Found entity 1: Computer_System_ARM_A9_HPS File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_arm_a9_hps.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_arm_a9_hps_fpga_interfaces.sv
    Info (12023): Found entity 1: Computer_System_ARM_A9_HPS_fpga_interfaces File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_arm_a9_hps_fpga_interfaces.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_arm_a9_hps_hps_io.v
    Info (12023): Found entity 1: Computer_System_ARM_A9_HPS_hps_io File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_arm_a9_hps_hps_io.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_arm_a9_hps_hps_io_border.sv
    Info (12023): Found entity 1: Computer_System_ARM_A9_HPS_hps_io_border File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_arm_a9_hps_hps_io_border.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_av_config.v
    Info (12023): Found entity 1: Computer_System_AV_Config File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_av_config.v Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_audio_subsystem.v
    Info (12023): Found entity 1: Computer_System_Audio_Subsystem File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_audio_subsystem.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_audio_subsystem_audio.v
    Info (12023): Found entity 1: Computer_System_Audio_Subsystem_Audio File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_audio_subsystem_audio.v Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_audio_subsystem_audio_pll.v
    Info (12023): Found entity 1: Computer_System_Audio_Subsystem_Audio_PLL File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_audio_subsystem_audio_pll.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_audio_subsystem_audio_pll_audio_pll.v
    Info (12023): Found entity 1: Computer_System_Audio_Subsystem_Audio_PLL_audio_pll File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_audio_subsystem_audio_pll_audio_pll.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_d5m_subsystem.v
    Info (12023): Found entity 1: Computer_System_D5M_Subsystem File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_d5m_subsystem.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_d5m_subsystem_bayer_resampler.v
    Info (12023): Found entity 1: Computer_System_D5M_Subsystem_Bayer_Resampler File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_d5m_subsystem_bayer_resampler.v Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_d5m_subsystem_d5m_config.v
    Info (12023): Found entity 1: Computer_System_D5M_Subsystem_D5M_Config File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_d5m_subsystem_d5m_config.v Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_d5m_subsystem_video_in.v
    Info (12023): Found entity 1: Computer_System_D5M_Subsystem_Video_In File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_d5m_subsystem_video_in.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_d5m_subsystem_video_in_clipper.v
    Info (12023): Found entity 1: Computer_System_D5M_Subsystem_Video_In_Clipper File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_d5m_subsystem_video_in_clipper.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_d5m_subsystem_video_in_dma.v
    Info (12023): Found entity 1: Computer_System_D5M_Subsystem_Video_In_DMA File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_d5m_subsystem_video_in_dma.v Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_d5m_subsystem_video_in_rgb_resampler.v
    Info (12023): Found entity 1: Computer_System_D5M_Subsystem_Video_In_RGB_Resampler File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_d5m_subsystem_video_in_rgb_resampler.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_d5m_subsystem_video_in_scaler.v
    Info (12023): Found entity 1: Computer_System_D5M_Subsystem_Video_In_Scaler File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_d5m_subsystem_video_in_scaler.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_expansion_jp1.v
    Info (12023): Found entity 1: Computer_System_Expansion_JP1 File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_expansion_jp1.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_hex3_hex0.v
    Info (12023): Found entity 1: Computer_System_HEX3_HEX0 File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_hex3_hex0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_hex5_hex4.v
    Info (12023): Found entity 1: Computer_System_HEX5_HEX4 File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_hex5_hex4.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_interval_timer.v
    Info (12023): Found entity 1: Computer_System_Interval_Timer File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_interval_timer.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_irda.v
    Info (12023): Found entity 1: Computer_System_IrDA File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_irda.v Line: 29
Info (12021): Found 5 design units, including 5 entities, in source file db/ip/computer_system/submodules/computer_system_jtag_uart.v
    Info (12023): Found entity 1: Computer_System_JTAG_UART_sim_scfifo_w File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_jtag_uart.v Line: 21
    Info (12023): Found entity 2: Computer_System_JTAG_UART_scfifo_w File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_jtag_uart.v Line: 78
    Info (12023): Found entity 3: Computer_System_JTAG_UART_sim_scfifo_r File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_jtag_uart.v Line: 164
    Info (12023): Found entity 4: Computer_System_JTAG_UART_scfifo_r File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_jtag_uart.v Line: 243
    Info (12023): Found entity 5: Computer_System_JTAG_UART File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_jtag_uart.v Line: 331
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_jtag_to_fpga_bridge.v
    Info (12023): Found entity 1: Computer_System_JTAG_to_FPGA_Bridge File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_jtag_to_fpga_bridge.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_jtag_to_fpga_bridge_b2p_adapter.sv
    Info (12023): Found entity 1: Computer_System_JTAG_to_FPGA_Bridge_b2p_adapter File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_jtag_to_fpga_bridge_b2p_adapter.sv Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_jtag_to_fpga_bridge_p2b_adapter.sv
    Info (12023): Found entity 1: Computer_System_JTAG_to_FPGA_Bridge_p2b_adapter File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_jtag_to_fpga_bridge_p2b_adapter.sv Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_jtag_to_fpga_bridge_timing_adt.sv
    Info (12023): Found entity 1: Computer_System_JTAG_to_FPGA_Bridge_timing_adt File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_jtag_to_fpga_bridge_timing_adt.sv Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_leds.v
    Info (12023): Found entity 1: Computer_System_LEDs File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_leds.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_nios2.v
    Info (12023): Found entity 1: Computer_System_Nios2 File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_nios2.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_nios2_2nd_core.v
    Info (12023): Found entity 1: Computer_System_Nios2_2nd_Core File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_nios2_2nd_core.v Line: 9
Info (12021): Found 27 design units, including 27 entities, in source file db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v
    Info (12023): Found entity 1: Computer_System_Nios2_2nd_Core_cpu_ic_data_module File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v Line: 21
    Info (12023): Found entity 2: Computer_System_Nios2_2nd_Core_cpu_ic_tag_module File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v Line: 89
    Info (12023): Found entity 3: Computer_System_Nios2_2nd_Core_cpu_bht_module File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v Line: 158
    Info (12023): Found entity 4: Computer_System_Nios2_2nd_Core_cpu_register_bank_a_module File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v Line: 227
    Info (12023): Found entity 5: Computer_System_Nios2_2nd_Core_cpu_register_bank_b_module File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v Line: 293
    Info (12023): Found entity 6: Computer_System_Nios2_2nd_Core_cpu_nios2_oci_debug File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v Line: 359
    Info (12023): Found entity 7: Computer_System_Nios2_2nd_Core_cpu_nios2_oci_break File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v Line: 505
    Info (12023): Found entity 8: Computer_System_Nios2_2nd_Core_cpu_nios2_oci_xbrk File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v Line: 920
    Info (12023): Found entity 9: Computer_System_Nios2_2nd_Core_cpu_nios2_oci_match_single File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v Line: 1205
    Info (12023): Found entity 10: Computer_System_Nios2_2nd_Core_cpu_nios2_oci_match_paired File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v Line: 1242
    Info (12023): Found entity 11: Computer_System_Nios2_2nd_Core_cpu_nios2_oci_dbrk File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v Line: 1281
    Info (12023): Found entity 12: Computer_System_Nios2_2nd_Core_cpu_nios2_oci_itrace File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v Line: 1529
    Info (12023): Found entity 13: Computer_System_Nios2_2nd_Core_cpu_nios2_oci_td_mode File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v Line: 1886
    Info (12023): Found entity 14: Computer_System_Nios2_2nd_Core_cpu_nios2_oci_dtrace File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v Line: 1954
    Info (12023): Found entity 15: Computer_System_Nios2_2nd_Core_cpu_nios2_oci_compute_input_tm_cnt File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v Line: 2036
    Info (12023): Found entity 16: Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo_wrptr_inc File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v Line: 2108
    Info (12023): Found entity 17: Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo_cnt_inc File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v Line: 2151
    Info (12023): Found entity 18: Computer_System_Nios2_2nd_Core_cpu_nios2_oci_fifo File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v Line: 2198
    Info (12023): Found entity 19: Computer_System_Nios2_2nd_Core_cpu_nios2_oci_pib File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v Line: 2684
    Info (12023): Found entity 20: Computer_System_Nios2_2nd_Core_cpu_traceram_lpm_dram_sdp_component_module File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v Line: 2707
    Info (12023): Found entity 21: Computer_System_Nios2_2nd_Core_cpu_nios2_oci_im File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v Line: 2772
    Info (12023): Found entity 22: Computer_System_Nios2_2nd_Core_cpu_nios2_performance_monitors File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v Line: 2896
    Info (12023): Found entity 23: Computer_System_Nios2_2nd_Core_cpu_nios2_avalon_reg File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v Line: 2913
    Info (12023): Found entity 24: Computer_System_Nios2_2nd_Core_cpu_ociram_sp_ram_module File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v Line: 3006
    Info (12023): Found entity 25: Computer_System_Nios2_2nd_Core_cpu_nios2_ocimem File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v Line: 3071
    Info (12023): Found entity 26: Computer_System_Nios2_2nd_Core_cpu_nios2_oci File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v Line: 3252
    Info (12023): Found entity 27: Computer_System_Nios2_2nd_Core_cpu File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu.v Line: 3833
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: Computer_System_Nios2_2nd_Core_cpu_debug_slave_sysclk File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: Computer_System_Nios2_2nd_Core_cpu_debug_slave_tck File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: Computer_System_Nios2_2nd_Core_cpu_debug_slave_wrapper File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu_mult_cell.v
    Info (12023): Found entity 1: Computer_System_Nios2_2nd_Core_cpu_mult_cell File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu_mult_cell.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu_test_bench.v
    Info (12023): Found entity 1: Computer_System_Nios2_2nd_Core_cpu_test_bench File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_nios2_2nd_core_cpu_test_bench.v Line: 21
Info (12021): Found 27 design units, including 27 entities, in source file db/ip/computer_system/submodules/computer_system_nios2_cpu.v
    Info (12023): Found entity 1: Computer_System_Nios2_cpu_ic_data_module File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_nios2_cpu.v Line: 21
    Info (12023): Found entity 2: Computer_System_Nios2_cpu_ic_tag_module File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_nios2_cpu.v Line: 89
    Info (12023): Found entity 3: Computer_System_Nios2_cpu_bht_module File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_nios2_cpu.v Line: 158
    Info (12023): Found entity 4: Computer_System_Nios2_cpu_register_bank_a_module File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_nios2_cpu.v Line: 227
    Info (12023): Found entity 5: Computer_System_Nios2_cpu_register_bank_b_module File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_nios2_cpu.v Line: 293
    Info (12023): Found entity 6: Computer_System_Nios2_cpu_nios2_oci_debug File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_nios2_cpu.v Line: 359
    Info (12023): Found entity 7: Computer_System_Nios2_cpu_nios2_oci_break File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_nios2_cpu.v Line: 505
    Info (12023): Found entity 8: Computer_System_Nios2_cpu_nios2_oci_xbrk File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_nios2_cpu.v Line: 920
    Info (12023): Found entity 9: Computer_System_Nios2_cpu_nios2_oci_match_single File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_nios2_cpu.v Line: 1205
    Info (12023): Found entity 10: Computer_System_Nios2_cpu_nios2_oci_match_paired File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_nios2_cpu.v Line: 1242
    Info (12023): Found entity 11: Computer_System_Nios2_cpu_nios2_oci_dbrk File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_nios2_cpu.v Line: 1281
    Info (12023): Found entity 12: Computer_System_Nios2_cpu_nios2_oci_itrace File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_nios2_cpu.v Line: 1529
    Info (12023): Found entity 13: Computer_System_Nios2_cpu_nios2_oci_td_mode File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_nios2_cpu.v Line: 1886
    Info (12023): Found entity 14: Computer_System_Nios2_cpu_nios2_oci_dtrace File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_nios2_cpu.v Line: 1954
    Info (12023): Found entity 15: Computer_System_Nios2_cpu_nios2_oci_compute_input_tm_cnt File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_nios2_cpu.v Line: 2036
    Info (12023): Found entity 16: Computer_System_Nios2_cpu_nios2_oci_fifo_wrptr_inc File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_nios2_cpu.v Line: 2108
    Info (12023): Found entity 17: Computer_System_Nios2_cpu_nios2_oci_fifo_cnt_inc File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_nios2_cpu.v Line: 2151
    Info (12023): Found entity 18: Computer_System_Nios2_cpu_nios2_oci_fifo File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_nios2_cpu.v Line: 2198
    Info (12023): Found entity 19: Computer_System_Nios2_cpu_nios2_oci_pib File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_nios2_cpu.v Line: 2684
    Info (12023): Found entity 20: Computer_System_Nios2_cpu_traceram_lpm_dram_sdp_component_module File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_nios2_cpu.v Line: 2707
    Info (12023): Found entity 21: Computer_System_Nios2_cpu_nios2_oci_im File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_nios2_cpu.v Line: 2772
    Info (12023): Found entity 22: Computer_System_Nios2_cpu_nios2_performance_monitors File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_nios2_cpu.v Line: 2896
    Info (12023): Found entity 23: Computer_System_Nios2_cpu_nios2_avalon_reg File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_nios2_cpu.v Line: 2913
    Info (12023): Found entity 24: Computer_System_Nios2_cpu_ociram_sp_ram_module File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_nios2_cpu.v Line: 3006
    Info (12023): Found entity 25: Computer_System_Nios2_cpu_nios2_ocimem File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_nios2_cpu.v Line: 3071
    Info (12023): Found entity 26: Computer_System_Nios2_cpu_nios2_oci File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_nios2_cpu.v Line: 3252
    Info (12023): Found entity 27: Computer_System_Nios2_cpu File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_nios2_cpu.v Line: 3833
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_nios2_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: Computer_System_Nios2_cpu_debug_slave_sysclk File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_nios2_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_nios2_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: Computer_System_Nios2_cpu_debug_slave_tck File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_nios2_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_nios2_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: Computer_System_Nios2_cpu_debug_slave_wrapper File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_nios2_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_nios2_cpu_mult_cell.v
    Info (12023): Found entity 1: Computer_System_Nios2_cpu_mult_cell File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_nios2_cpu_mult_cell.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_nios2_cpu_test_bench.v
    Info (12023): Found entity 1: Computer_System_Nios2_cpu_test_bench File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_nios2_cpu_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_nios2_custom_instruction_master_multi_xconnect.sv
    Info (12023): Found entity 1: Computer_System_Nios2_custom_instruction_master_multi_xconnect File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_nios2_custom_instruction_master_multi_xconnect.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_onchip_sram.v
    Info (12023): Found entity 1: Computer_System_Onchip_SRAM File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_onchip_sram.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_ps2_port.v
    Info (12023): Found entity 1: Computer_System_PS2_Port File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_ps2_port.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_pushbuttons.v
    Info (12023): Found entity 1: Computer_System_Pushbuttons File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_pushbuttons.v Line: 21
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/computer_system/submodules/computer_system_sdram.v
    Info (12023): Found entity 1: Computer_System_SDRAM_input_efifo_module File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_sdram.v Line: 21
    Info (12023): Found entity 2: Computer_System_SDRAM File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_sdram.v Line: 159
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/computer_system/submodules/computer_system_sdram_test_component.v
    Info (12023): Found entity 1: Computer_System_SDRAM_test_component_ram_module File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_sdram_test_component.v Line: 21
    Info (12023): Found entity 2: Computer_System_SDRAM_test_component File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_sdram_test_component.v Line: 114
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_slider_switches.v
    Info (12023): Found entity 1: Computer_System_Slider_Switches File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_slider_switches.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_sysid.v
    Info (12023): Found entity 1: Computer_System_SysID File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_sysid.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_system_pll.v
    Info (12023): Found entity 1: Computer_System_System_PLL File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_system_pll.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_system_pll_sys_pll.v
    Info (12023): Found entity 1: Computer_System_System_PLL_sys_pll File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_system_pll_sys_pll.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_vga_subsystem.v
    Info (12023): Found entity 1: Computer_System_VGA_Subsystem File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_vga_subsystem.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_vga_subsystem_vga_alpha_blender.v
    Info (12023): Found entity 1: Computer_System_VGA_Subsystem_VGA_Alpha_Blender File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_vga_subsystem_vga_alpha_blender.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_vga_subsystem_vga_char_buffer.v
    Info (12023): Found entity 1: Computer_System_VGA_Subsystem_VGA_Char_Buffer File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_vga_subsystem_vga_char_buffer.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_vga_subsystem_vga_controller.v
    Info (12023): Found entity 1: Computer_System_VGA_Subsystem_VGA_Controller File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_vga_subsystem_vga_controller.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_vga_subsystem_vga_dual_clock_fifo.v
    Info (12023): Found entity 1: Computer_System_VGA_Subsystem_VGA_Dual_Clock_FIFO File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_vga_subsystem_vga_dual_clock_fifo.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_vga_subsystem_vga_pll.v
    Info (12023): Found entity 1: Computer_System_VGA_Subsystem_VGA_PLL File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_vga_subsystem_vga_pll.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_vga_subsystem_vga_pll_video_pll.v
    Info (12023): Found entity 1: Computer_System_VGA_Subsystem_VGA_PLL_video_pll File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_vga_subsystem_vga_pll_video_pll.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_vga_subsystem_vga_pixel_dma.v
    Info (12023): Found entity 1: Computer_System_VGA_Subsystem_VGA_Pixel_DMA File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_vga_subsystem_vga_pixel_dma.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_vga_subsystem_vga_pixel_fifo.v
    Info (12023): Found entity 1: Computer_System_VGA_Subsystem_VGA_Pixel_FIFO File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_vga_subsystem_vga_pixel_fifo.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_vga_subsystem_vga_pixel_rgb_resampler.v
    Info (12023): Found entity 1: Computer_System_VGA_Subsystem_VGA_Pixel_RGB_Resampler File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_vga_subsystem_vga_pixel_rgb_resampler.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_vga_subsystem_vga_pixel_scaler.v
    Info (12023): Found entity 1: Computer_System_VGA_Subsystem_VGA_Pixel_Scaler File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_vga_subsystem_vga_pixel_scaler.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_vga_subsystem_avalon_st_adapter.v
    Info (12023): Found entity 1: Computer_System_VGA_Subsystem_avalon_st_adapter File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_vga_subsystem_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_vga_subsystem_avalon_st_adapter_channel_adapter_0.sv
    Info (12023): Found entity 1: Computer_System_VGA_Subsystem_avalon_st_adapter_channel_adapter_0 File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_vga_subsystem_avalon_st_adapter_channel_adapter_0.sv Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_irq_mapper.sv
    Info (12023): Found entity 1: Computer_System_irq_mapper File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_irq_mapper_001.sv
    Info (12023): Found entity 1: Computer_System_irq_mapper_001 File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_irq_mapper_001.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0.v
    Info (12023): Found entity 1: Computer_System_mm_interconnect_0 File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: Computer_System_mm_interconnect_0_avalon_st_adapter File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_avalon_st_adapter_022.v
    Info (12023): Found entity 1: Computer_System_mm_interconnect_0_avalon_st_adapter_022 File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_avalon_st_adapter_022.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_avalon_st_adapter_022_error_adapter_0.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_0_avalon_st_adapter_022_error_adapter_0 File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_avalon_st_adapter_022_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_avalon_st_adapter_024.v
    Info (12023): Found entity 1: Computer_System_mm_interconnect_0_avalon_st_adapter_024 File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_avalon_st_adapter_024.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_avalon_st_adapter_024_error_adapter_0.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_0_avalon_st_adapter_024_error_adapter_0 File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_avalon_st_adapter_024_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_0_cmd_demux File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_demux_002.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_0_cmd_demux_002 File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_demux_002.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_demux_004.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_0_cmd_demux_004 File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_demux_004.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_demux_005.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_0_cmd_demux_005 File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_demux_005.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_demux_007.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_0_cmd_demux_007 File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_demux_007.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_demux_008.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_0_cmd_demux_008 File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_demux_008.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_demux_010.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_0_cmd_demux_010 File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_demux_010.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_demux_011.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_0_cmd_demux_011 File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_demux_011.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_0_cmd_mux File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_mux_014.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_0_cmd_mux_014 File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_mux_014.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_mux_016.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_0_cmd_mux_016 File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_mux_016.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_mux_022.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_0_cmd_mux_022 File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_mux_022.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_mux_024.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_0_cmd_mux_024 File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_mux_024.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_mux_025.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_0_cmd_mux_025 File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_mux_025.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_mux_027.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_0_cmd_mux_027 File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_mux_027.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_mux_030.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_0_cmd_mux_030 File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_cmd_mux_030.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_0_router_default_decode File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: Computer_System_mm_interconnect_0_router File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_0_router_002_default_decode File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: Computer_System_mm_interconnect_0_router_002 File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_003.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_0_router_003_default_decode File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_003.sv Line: 45
    Info (12023): Found entity 2: Computer_System_mm_interconnect_0_router_003 File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_003.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_004.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_0_router_004_default_decode File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_004.sv Line: 45
    Info (12023): Found entity 2: Computer_System_mm_interconnect_0_router_004 File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_004.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_005.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_0_router_005_default_decode File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_005.sv Line: 45
    Info (12023): Found entity 2: Computer_System_mm_interconnect_0_router_005 File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_005.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_006.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_0_router_006_default_decode File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_006.sv Line: 45
    Info (12023): Found entity 2: Computer_System_mm_interconnect_0_router_006 File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_006.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_007.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_0_router_007_default_decode File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_007.sv Line: 45
    Info (12023): Found entity 2: Computer_System_mm_interconnect_0_router_007 File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_007.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_008.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_0_router_008_default_decode File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_008.sv Line: 45
    Info (12023): Found entity 2: Computer_System_mm_interconnect_0_router_008 File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_008.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_010.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_0_router_010_default_decode File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_010.sv Line: 45
    Info (12023): Found entity 2: Computer_System_mm_interconnect_0_router_010 File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_010.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_011.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_0_router_011_default_decode File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_011.sv Line: 45
    Info (12023): Found entity 2: Computer_System_mm_interconnect_0_router_011 File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_011.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_012.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_0_router_012_default_decode File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_012.sv Line: 45
    Info (12023): Found entity 2: Computer_System_mm_interconnect_0_router_012 File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_012.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_013.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_0_router_013_default_decode File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_013.sv Line: 45
    Info (12023): Found entity 2: Computer_System_mm_interconnect_0_router_013 File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_013.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_027.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_0_router_027_default_decode File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_027.sv Line: 45
    Info (12023): Found entity 2: Computer_System_mm_interconnect_0_router_027 File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_027.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_029.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_0_router_029_default_decode File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_029.sv Line: 45
    Info (12023): Found entity 2: Computer_System_mm_interconnect_0_router_029 File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_029.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_034.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_0_router_034_default_decode File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_034.sv Line: 45
    Info (12023): Found entity 2: Computer_System_mm_interconnect_0_router_034 File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_034.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_035.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_0_router_035_default_decode File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_035.sv Line: 45
    Info (12023): Found entity 2: Computer_System_mm_interconnect_0_router_035 File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_035.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_036.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_0_router_036_default_decode File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_036.sv Line: 45
    Info (12023): Found entity 2: Computer_System_mm_interconnect_0_router_036 File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_036.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_037.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_0_router_037_default_decode File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_037.sv Line: 45
    Info (12023): Found entity 2: Computer_System_mm_interconnect_0_router_037 File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_037.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_038.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_0_router_038_default_decode File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_038.sv Line: 45
    Info (12023): Found entity 2: Computer_System_mm_interconnect_0_router_038 File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_038.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_039.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_0_router_039_default_decode File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_039.sv Line: 45
    Info (12023): Found entity 2: Computer_System_mm_interconnect_0_router_039 File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_039.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_040.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_0_router_040_default_decode File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_040.sv Line: 45
    Info (12023): Found entity 2: Computer_System_mm_interconnect_0_router_040 File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_040.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_043.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_0_router_043_default_decode File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_043.sv Line: 45
    Info (12023): Found entity 2: Computer_System_mm_interconnect_0_router_043 File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_043.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_044.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_0_router_044_default_decode File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_044.sv Line: 45
    Info (12023): Found entity 2: Computer_System_mm_interconnect_0_router_044 File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_044.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_047.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_0_router_047_default_decode File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_047.sv Line: 45
    Info (12023): Found entity 2: Computer_System_mm_interconnect_0_router_047 File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_047.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_048.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_0_router_048_default_decode File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_048.sv Line: 45
    Info (12023): Found entity 2: Computer_System_mm_interconnect_0_router_048 File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_router_048.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_0_rsp_demux File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_demux_014.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_0_rsp_demux_014 File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_demux_014.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_demux_016.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_0_rsp_demux_016 File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_demux_016.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_demux_022.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_0_rsp_demux_022 File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_demux_022.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_demux_024.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_0_rsp_demux_024 File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_demux_024.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_demux_025.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_0_rsp_demux_025 File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_demux_025.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_demux_027.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_0_rsp_demux_027 File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_demux_027.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_0_rsp_mux File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_mux_002.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_0_rsp_mux_002 File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_mux_002.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_mux_004.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_0_rsp_mux_004 File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_mux_004.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_mux_005.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_0_rsp_mux_005 File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_mux_005.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_mux_007.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_0_rsp_mux_007 File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_mux_007.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_mux_008.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_0_rsp_mux_008 File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_mux_008.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_mux_011.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_0_rsp_mux_011 File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_0_rsp_mux_011.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_1.v
    Info (12023): Found entity 1: Computer_System_mm_interconnect_1 File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_1.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_1_cmd_demux.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_1_cmd_demux File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_1_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_1_cmd_mux.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_1_cmd_mux File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_1_cmd_mux.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_1_router.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_1_router_default_decode File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_1_router.sv Line: 45
    Info (12023): Found entity 2: Computer_System_mm_interconnect_1_router File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_1_router.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_1_router_004.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_1_router_004_default_decode File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_1_router_004.sv Line: 45
    Info (12023): Found entity 2: Computer_System_mm_interconnect_1_router_004 File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_1_router_004.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_1_rsp_demux.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_1_rsp_demux File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_1_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/computer_system_mm_interconnect_1_rsp_mux.sv
    Info (12023): Found entity 1: Computer_System_mm_interconnect_1_rsp_mux File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_mm_interconnect_1_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
    Info (12023): Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_address_span_extender.sv
    Info (12023): Found entity 1: altera_address_span_extender File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_address_span_extender.sv Line: 39
Info (12021): Found 7 design units, including 7 entities, in source file db/ip/computer_system/submodules/altera_avalon_packets_to_master.v
    Info (12023): Found entity 1: altera_avalon_packets_to_master File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_avalon_packets_to_master.v Line: 22
    Info (12023): Found entity 2: packets_to_fifo File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_avalon_packets_to_master.v Line: 142
    Info (12023): Found entity 3: fifo_buffer_single_clock_fifo File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_avalon_packets_to_master.v Line: 512
    Info (12023): Found entity 4: fifo_buffer_scfifo_with_controls File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_avalon_packets_to_master.v Line: 573
    Info (12023): Found entity 5: fifo_buffer File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_avalon_packets_to_master.v Line: 627
    Info (12023): Found entity 6: fifo_to_packet File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_avalon_packets_to_master.v Line: 697
    Info (12023): Found entity 7: packets_to_master File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_avalon_packets_to_master.v Line: 851
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_avalon_st_bytes_to_packets.v
    Info (12023): Found entity 1: altera_avalon_st_bytes_to_packets File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_avalon_st_bytes_to_packets.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_avalon_st_clock_crosser.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_avalon_st_idle_inserter.v
    Info (12023): Found entity 1: altera_avalon_st_idle_inserter File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_avalon_st_idle_inserter.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_avalon_st_idle_remover.v
    Info (12023): Found entity 1: altera_avalon_st_idle_remover File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_avalon_st_idle_remover.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_avalon_st_jtag_interface.v
    Info (12023): Found entity 1: altera_avalon_st_jtag_interface File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_avalon_st_jtag_interface.v Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_avalon_st_packets_to_bytes.v
    Info (12023): Found entity 1: altera_avalon_st_packets_to_bytes File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_avalon_st_packets_to_bytes.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_customins_master_translator.v
    Info (12023): Found entity 1: altera_customins_master_translator File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_customins_master_translator.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_customins_slave_translator.sv
    Info (12023): Found entity 1: altera_customins_slave_translator File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_customins_slave_translator.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_default_burst_converter.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_incr_burst_converter.sv Line: 28
Info (12021): Found 3 design units, including 3 entities, in source file db/ip/computer_system/submodules/altera_jtag_dc_streaming.v
    Info (12023): Found entity 1: altera_jtag_control_signal_crosser File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_jtag_dc_streaming.v Line: 30
    Info (12023): Found entity 2: altera_jtag_src_crosser File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_jtag_dc_streaming.v Line: 72
    Info (12023): Found entity 3: altera_jtag_dc_streaming File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_jtag_dc_streaming.v Line: 135
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_jtag_sld_node.v
    Info (12023): Found entity 1: altera_jtag_sld_node File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_jtag_sld_node.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_jtag_streaming.v
    Info (12023): Found entity 1: altera_jtag_streaming File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_jtag_streaming.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_mem_if_dll_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_dll_cyclonev File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_mem_if_dll_cyclonev.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_mem_if_hhp_qseq_synth_top.v
    Info (12023): Found entity 1: altera_mem_if_hhp_qseq_synth_top File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_mem_if_hhp_qseq_synth_top.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_mem_if_oct_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_oct_cyclonev File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_mem_if_oct_cyclonev.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/computer_system/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_merlin_axi_master_ni.sv
    Info (12023): Found entity 1: altera_merlin_axi_master_ni File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_merlin_axi_master_ni.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_merlin_axi_slave_ni.sv
    Info (12023): Found entity 1: altera_merlin_axi_slave_ni File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_merlin_axi_slave_ni.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_merlin_burst_adapter.sv Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file db/ip/computer_system/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_merlin_burst_adapter_13_1.sv Line: 40
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_merlin_burst_adapter_13_1.sv Line: 55
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_merlin_burst_adapter_13_1.sv Line: 77
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_merlin_burst_adapter_13_1.sv Line: 98
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_merlin_burst_adapter_13_1.sv Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_merlin_burst_adapter_new.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_merlin_burst_adapter_uncmpr.sv Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/computer_system/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_merlin_reorder_memory.sv Line: 28
    Info (12023): Found entity 2: memory_pointer_controller File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_merlin_reorder_memory.sv Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_merlin_traffic_limiter.sv Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_merlin_width_adapter.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_std_synchronizer_nocut.v
    Info (12023): Found entity 1: altera_std_synchronizer_nocut File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_std_synchronizer_nocut.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_up_audio_bit_counter.v
    Info (12023): Found entity 1: altera_up_audio_bit_counter File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_up_audio_bit_counter.v Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_up_audio_in_deserializer.v
    Info (12023): Found entity 1: altera_up_audio_in_deserializer File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_up_audio_in_deserializer.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_up_audio_out_serializer.v
    Info (12023): Found entity 1: altera_up_audio_out_serializer File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_up_audio_out_serializer.v Line: 28
Warning (10238): Verilog Module Declaration warning at altera_up_av_config_auto_init.v(51): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "altera_up_av_config_auto_init" File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_up_av_config_auto_init.v Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_up_av_config_auto_init.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_up_av_config_auto_init.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_up_av_config_auto_init_d5m.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_d5m File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_up_av_config_auto_init_d5m.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_up_av_config_auto_init_dc2.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_dc2 File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_up_av_config_auto_init_dc2.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_up_av_config_auto_init_lcm.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_lcm File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_up_av_config_auto_init_lcm.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_up_av_config_auto_init_ltm.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ltm File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_up_av_config_auto_init_ltm.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_up_av_config_auto_init_ob_adv7180.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ob_adv7180 File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_up_av_config_auto_init_ob_adv7180.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_up_av_config_auto_init_ob_adv7181.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ob_adv7181 File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_up_av_config_auto_init_ob_adv7181.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_up_av_config_auto_init_ob_audio.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ob_audio File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_up_av_config_auto_init_ob_audio.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_up_av_config_auto_init_ob_de10_standard.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ob_de10_standard File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_up_av_config_auto_init_ob_de10_standard.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_up_av_config_auto_init_ob_de1_soc.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ob_de1_soc File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_up_av_config_auto_init_ob_de1_soc.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_up_av_config_auto_init_ob_de2_115.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ob_de2_115 File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_up_av_config_auto_init_ob_de2_115.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_up_av_config_auto_init_ob_de2i_150.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ob_de2i_150 File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_up_av_config_auto_init_ob_de2i_150.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_up_av_config_serial_bus_controller.v
    Info (12023): Found entity 1: altera_up_av_config_serial_bus_controller File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_up_av_config_serial_bus_controller.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_up_avalon_adv_adc.v
    Info (12023): Found entity 1: altera_up_avalon_adv_adc File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_up_avalon_adv_adc.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_up_avalon_reset_from_locked_signal.v
    Info (12023): Found entity 1: altera_up_avalon_reset_from_locked_signal File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_up_avalon_reset_from_locked_signal.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_up_avalon_video_dma_ctrl_addr_trans.v
    Info (12023): Found entity 1: altera_up_avalon_video_dma_ctrl_addr_trans File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_up_avalon_video_dma_ctrl_addr_trans.v Line: 63
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_up_avalon_video_vga_timing.v
    Info (12023): Found entity 1: altera_up_avalon_video_vga_timing File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_up_avalon_video_vga_timing.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_up_clock_edge.v
    Info (12023): Found entity 1: altera_up_clock_edge File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_up_clock_edge.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_up_irda_counters.v
    Info (12023): Found entity 1: altera_up_irda_counters File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_up_irda_counters.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_up_irda_in_deserializer.v
    Info (12023): Found entity 1: altera_up_irda_in_deserializer File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_up_irda_in_deserializer.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_up_irda_out_serializer.v
    Info (12023): Found entity 1: altera_up_irda_out_serializer File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_up_irda_out_serializer.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_up_ps2.v
    Info (12023): Found entity 1: altera_up_ps2 File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_up_ps2.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_up_ps2_command_out.v
    Info (12023): Found entity 1: altera_up_ps2_command_out File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_up_ps2_command_out.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_up_ps2_data_in.v
    Info (12023): Found entity 1: altera_up_ps2_data_in File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_up_ps2_data_in.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_up_slow_clock_generator.v
    Info (12023): Found entity 1: altera_up_slow_clock_generator File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_up_slow_clock_generator.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_up_sync_fifo.v
    Info (12023): Found entity 1: altera_up_sync_fifo File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_up_sync_fifo.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_up_video_128_character_rom.v
    Info (12023): Found entity 1: altera_up_video_128_character_rom File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_up_video_128_character_rom.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_up_video_alpha_blender_normal.v
    Info (12023): Found entity 1: altera_up_video_alpha_blender_normal File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_up_video_alpha_blender_normal.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_up_video_alpha_blender_simple.v
    Info (12023): Found entity 1: altera_up_video_alpha_blender_simple File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_up_video_alpha_blender_simple.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_up_video_camera_decoder.v
    Info (12023): Found entity 1: altera_up_video_camera_decoder File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_up_video_camera_decoder.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_up_video_clipper_add.v
    Info (12023): Found entity 1: altera_up_video_clipper_add File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_up_video_clipper_add.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_up_video_clipper_counters.v
    Info (12023): Found entity 1: altera_up_video_clipper_counters File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_up_video_clipper_counters.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_up_video_clipper_drop.v
    Info (12023): Found entity 1: altera_up_video_clipper_drop File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_up_video_clipper_drop.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_up_video_decoder_add_endofpacket.v
    Info (12023): Found entity 1: altera_up_video_decoder_add_endofpacket File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_up_video_decoder_add_endofpacket.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_up_video_dma_control_slave.v
    Info (12023): Found entity 1: altera_up_video_dma_control_slave File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_up_video_dma_control_slave.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_up_video_dma_to_memory.v
    Info (12023): Found entity 1: altera_up_video_dma_to_memory File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_up_video_dma_to_memory.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_up_video_dma_to_stream.v
    Info (12023): Found entity 1: altera_up_video_dma_to_stream File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_up_video_dma_to_stream.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_up_video_dual_clock_fifo.v
    Info (12023): Found entity 1: altera_up_video_dual_clock_fifo File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_up_video_dual_clock_fifo.v Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_up_video_fb_color_rom.v
    Info (12023): Found entity 1: altera_up_video_fb_color_rom File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_up_video_fb_color_rom.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_up_video_itu_656_decoder.v
    Info (12023): Found entity 1: altera_up_video_itu_656_decoder File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_up_video_itu_656_decoder.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_up_video_scaler_multiply_height.v
    Info (12023): Found entity 1: altera_up_video_scaler_multiply_height File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_up_video_scaler_multiply_height.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_up_video_scaler_multiply_width.v
    Info (12023): Found entity 1: altera_up_video_scaler_multiply_width File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_up_video_scaler_multiply_width.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_up_video_scaler_shrink.v
    Info (12023): Found entity 1: altera_up_video_scaler_shrink File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_up_video_scaler_shrink.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/altera_wrap_burst_converter.sv Line: 27
Info (12021): Found 36 design units, including 36 entities, in source file db/ip/computer_system/submodules/fpoint_hw_qsys.v
    Info (12023): Found entity 1: fpoint_hw_qsys_mult_single File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/fpoint_hw_qsys.v Line: 34
    Info (12023): Found entity 2: fpoint_hw_qsys_addsub_single_altbarrel_shift_fjg File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/fpoint_hw_qsys.v Line: 763
    Info (12023): Found entity 3: fpoint_hw_qsys_addsub_single_altbarrel_shift_44e File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/fpoint_hw_qsys.v Line: 828
    Info (12023): Found entity 4: fpoint_hw_qsys_addsub_single_altpriority_encoder_i0b File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/fpoint_hw_qsys.v Line: 878
    Info (12023): Found entity 5: fpoint_hw_qsys_addsub_single_altpriority_encoder_l0b File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/fpoint_hw_qsys.v Line: 897
    Info (12023): Found entity 6: fpoint_hw_qsys_addsub_single_altpriority_encoder_q0b File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/fpoint_hw_qsys.v Line: 930
    Info (12023): Found entity 7: fpoint_hw_qsys_addsub_single_altpriority_encoder_iha File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/fpoint_hw_qsys.v Line: 975
    Info (12023): Found entity 8: fpoint_hw_qsys_addsub_single_altpriority_encoder_lha File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/fpoint_hw_qsys.v Line: 991
    Info (12023): Found entity 9: fpoint_hw_qsys_addsub_single_altpriority_encoder_qha File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/fpoint_hw_qsys.v Line: 1019
    Info (12023): Found entity 10: fpoint_hw_qsys_addsub_single_altpriority_encoder_aja File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/fpoint_hw_qsys.v Line: 1047
    Info (12023): Found entity 11: fpoint_hw_qsys_addsub_single_altpriority_encoder_a2b File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/fpoint_hw_qsys.v Line: 1079
    Info (12023): Found entity 12: fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8 File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/fpoint_hw_qsys.v Line: 1112
    Info (12023): Found entity 13: fpoint_hw_qsys_addsub_single_altpriority_encoder_64b File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/fpoint_hw_qsys.v Line: 1160
    Info (12023): Found entity 14: fpoint_hw_qsys_addsub_single_altpriority_encoder_94b File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/fpoint_hw_qsys.v Line: 1179
    Info (12023): Found entity 15: fpoint_hw_qsys_addsub_single_altpriority_encoder_e4b File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/fpoint_hw_qsys.v Line: 1212
    Info (12023): Found entity 16: fpoint_hw_qsys_addsub_single_altpriority_encoder_u5b File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/fpoint_hw_qsys.v Line: 1245
    Info (12023): Found entity 17: fpoint_hw_qsys_addsub_single_altpriority_encoder_6la File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/fpoint_hw_qsys.v Line: 1294
    Info (12023): Found entity 18: fpoint_hw_qsys_addsub_single_altpriority_encoder_9la File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/fpoint_hw_qsys.v Line: 1310
    Info (12023): Found entity 19: fpoint_hw_qsys_addsub_single_altpriority_encoder_ela File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/fpoint_hw_qsys.v Line: 1338
    Info (12023): Found entity 20: fpoint_hw_qsys_addsub_single_altpriority_encoder_uma File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/fpoint_hw_qsys.v Line: 1366
    Info (12023): Found entity 21: fpoint_hw_qsys_addsub_single_altpriority_encoder_tma File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/fpoint_hw_qsys.v Line: 1394
    Info (12023): Found entity 22: fpoint_hw_qsys_addsub_single File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/fpoint_hw_qsys.v Line: 1422
    Info (12023): Found entity 23: fpoint_hw_qsys_div_single_altfp_div_csa_vhf File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/fpoint_hw_qsys.v Line: 3488
    Info (12023): Found entity 24: fpoint_hw_qsys_div_single_altfp_div_csa_mke File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/fpoint_hw_qsys.v Line: 3588
    Info (12023): Found entity 25: fpoint_hw_qsys_div_single_altfp_div_csa_2jh File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/fpoint_hw_qsys.v Line: 3699
    Info (12023): Found entity 26: fpoint_hw_qsys_div_single_altfp_div_csa_rle File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/fpoint_hw_qsys.v Line: 3822
    Info (12023): Found entity 27: fpoint_hw_qsys_div_single_altfp_div_csa_pke File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/fpoint_hw_qsys.v Line: 3937
    Info (12023): Found entity 28: fpoint_hw_qsys_div_single_altfp_div_csa_qle File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/fpoint_hw_qsys.v Line: 4048
    Info (12023): Found entity 29: fpoint_hw_qsys_div_single_qds_block_mab File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/fpoint_hw_qsys.v Line: 4159
    Info (12023): Found entity 30: fpoint_hw_qsys_div_single_srt_block_int_02n File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/fpoint_hw_qsys.v Line: 4348
    Info (12023): Found entity 31: fpoint_hw_qsys_div_single_qds_block_ls9 File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/fpoint_hw_qsys.v Line: 4565
    Info (12023): Found entity 32: fpoint_hw_qsys_div_single_srt_block_int_84n File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/fpoint_hw_qsys.v Line: 4754
    Info (12023): Found entity 33: fpoint_hw_qsys_div_single_srt_block_int_fum File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/fpoint_hw_qsys.v Line: 4967
    Info (12023): Found entity 34: fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/fpoint_hw_qsys.v Line: 5152
    Info (12023): Found entity 35: fpoint_hw_qsys_div_single File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/fpoint_hw_qsys.v Line: 5718
    Info (12023): Found entity 36: fpoint_hw_qsys File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/fpoint_hw_qsys.v Line: 7345
Info (12021): Found 23 design units, including 23 entities, in source file db/ip/computer_system/submodules/fpoint_qsys.v
    Info (12023): Found entity 1: fpoint_qsys_mult_single File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/fpoint_qsys.v Line: 34
    Info (12023): Found entity 2: fpoint_qsys_addsub_single_altbarrel_shift_fjg File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/fpoint_qsys.v Line: 763
    Info (12023): Found entity 3: fpoint_qsys_addsub_single_altbarrel_shift_44e File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/fpoint_qsys.v Line: 828
    Info (12023): Found entity 4: fpoint_qsys_addsub_single_altpriority_encoder_i0b File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/fpoint_qsys.v Line: 878
    Info (12023): Found entity 5: fpoint_qsys_addsub_single_altpriority_encoder_l0b File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/fpoint_qsys.v Line: 897
    Info (12023): Found entity 6: fpoint_qsys_addsub_single_altpriority_encoder_q0b File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/fpoint_qsys.v Line: 930
    Info (12023): Found entity 7: fpoint_qsys_addsub_single_altpriority_encoder_iha File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/fpoint_qsys.v Line: 975
    Info (12023): Found entity 8: fpoint_qsys_addsub_single_altpriority_encoder_lha File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/fpoint_qsys.v Line: 991
    Info (12023): Found entity 9: fpoint_qsys_addsub_single_altpriority_encoder_qha File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/fpoint_qsys.v Line: 1019
    Info (12023): Found entity 10: fpoint_qsys_addsub_single_altpriority_encoder_aja File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/fpoint_qsys.v Line: 1047
    Info (12023): Found entity 11: fpoint_qsys_addsub_single_altpriority_encoder_a2b File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/fpoint_qsys.v Line: 1079
    Info (12023): Found entity 12: fpoint_qsys_addsub_single_altpriority_encoder_9u8 File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/fpoint_qsys.v Line: 1112
    Info (12023): Found entity 13: fpoint_qsys_addsub_single_altpriority_encoder_64b File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/fpoint_qsys.v Line: 1160
    Info (12023): Found entity 14: fpoint_qsys_addsub_single_altpriority_encoder_94b File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/fpoint_qsys.v Line: 1179
    Info (12023): Found entity 15: fpoint_qsys_addsub_single_altpriority_encoder_e4b File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/fpoint_qsys.v Line: 1212
    Info (12023): Found entity 16: fpoint_qsys_addsub_single_altpriority_encoder_u5b File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/fpoint_qsys.v Line: 1245
    Info (12023): Found entity 17: fpoint_qsys_addsub_single_altpriority_encoder_6la File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/fpoint_qsys.v Line: 1294
    Info (12023): Found entity 18: fpoint_qsys_addsub_single_altpriority_encoder_9la File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/fpoint_qsys.v Line: 1310
    Info (12023): Found entity 19: fpoint_qsys_addsub_single_altpriority_encoder_ela File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/fpoint_qsys.v Line: 1338
    Info (12023): Found entity 20: fpoint_qsys_addsub_single_altpriority_encoder_uma File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/fpoint_qsys.v Line: 1366
    Info (12023): Found entity 21: fpoint_qsys_addsub_single_altpriority_encoder_tma File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/fpoint_qsys.v Line: 1394
    Info (12023): Found entity 22: fpoint_qsys_addsub_single File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/fpoint_qsys.v Line: 1422
    Info (12023): Found entity 23: fpoint_qsys File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/fpoint_qsys.v Line: 3477
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/fpoint_wrapper.v
    Info (12023): Found entity 1: fpoint_wrapper File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/fpoint_wrapper.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/hps_sdram.v
    Info (12023): Found entity 1: hps_sdram File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/hps_sdram.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/hps_sdram_p0.sv
    Info (12023): Found entity 1: hps_sdram_p0 File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/hps_sdram_p0.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/hps_sdram_p0_acv_hard_io_pads.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_io_pads File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/hps_sdram_p0_acv_hard_memphy.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_memphy File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/hps_sdram_p0_acv_ldc.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_ldc File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/hps_sdram_p0_acv_ldc.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/hps_sdram_p0_altdqdqs.v
    Info (12023): Found entity 1: hps_sdram_p0_altdqdqs File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/hps_sdram_p0_altdqdqs.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/hps_sdram_p0_clock_pair_generator.v
    Info (12023): Found entity 1: hps_sdram_p0_clock_pair_generator File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/hps_sdram_p0_clock_pair_generator.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/hps_sdram_p0_generic_ddio.v
    Info (12023): Found entity 1: hps_sdram_p0_generic_ddio File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/hps_sdram_p0_generic_ddio.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/hps_sdram_p0_iss_probe.v
    Info (12023): Found entity 1: hps_sdram_p0_iss_probe File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/hps_sdram_p0_iss_probe.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/hps_sdram_p0_phy_csr.sv
    Info (12023): Found entity 1: hps_sdram_p0_phy_csr File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/hps_sdram_p0_phy_csr.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/hps_sdram_p0_reset.v
    Info (12023): Found entity 1: hps_sdram_p0_reset File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/hps_sdram_p0_reset.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/hps_sdram_p0_reset_sync.v
    Info (12023): Found entity 1: hps_sdram_p0_reset_sync File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/hps_sdram_p0_reset_sync.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/computer_system/submodules/hps_sdram_pll.sv
    Info (12023): Found entity 1: hps_sdram_pll File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/hps_sdram_pll.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/audio_subsystem/audio_subsystem.v
    Info (12023): Found entity 1: Audio_Subsystem File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/audio_subsystem/audio_subsystem.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/audio_subsystem/submodules/audio_subsystem_audio.v
    Info (12023): Found entity 1: Audio_Subsystem_Audio File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/audio_subsystem/submodules/audio_subsystem_audio.v Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/audio_subsystem/submodules/audio_subsystem_audio_pll.v
    Info (12023): Found entity 1: Audio_Subsystem_Audio_PLL File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/audio_subsystem/submodules/audio_subsystem_audio_pll.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/audio_subsystem/submodules/audio_subsystem_audio_pll_audio_pll.v
    Info (12023): Found entity 1: Audio_Subsystem_Audio_PLL_audio_pll File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/audio_subsystem/submodules/audio_subsystem_audio_pll_audio_pll.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/audio_subsystem/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/audio_subsystem/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/audio_subsystem/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/audio_subsystem/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/audio_subsystem/submodules/altera_up_audio_bit_counter.v
    Info (12023): Found entity 1: altera_up_audio_bit_counter File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/audio_subsystem/submodules/altera_up_audio_bit_counter.v Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/audio_subsystem/submodules/altera_up_audio_in_deserializer.v
    Info (12023): Found entity 1: altera_up_audio_in_deserializer File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/audio_subsystem/submodules/altera_up_audio_in_deserializer.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/audio_subsystem/submodules/altera_up_audio_out_serializer.v
    Info (12023): Found entity 1: altera_up_audio_out_serializer File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/audio_subsystem/submodules/altera_up_audio_out_serializer.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/audio_subsystem/submodules/altera_up_avalon_reset_from_locked_signal.v
    Info (12023): Found entity 1: altera_up_avalon_reset_from_locked_signal File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/audio_subsystem/submodules/altera_up_avalon_reset_from_locked_signal.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/audio_subsystem/submodules/altera_up_clock_edge.v
    Info (12023): Found entity 1: altera_up_clock_edge File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/audio_subsystem/submodules/altera_up_clock_edge.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/audio_subsystem/submodules/altera_up_sync_fifo.v
    Info (12023): Found entity 1: altera_up_sync_fifo File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/audio_subsystem/submodules/altera_up_sync_fifo.v Line: 28
Warning (10236): Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for "pll_dr_clk" File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/hps_sdram_pll.sv Line: 168
Warning (10037): Verilog HDL or VHDL warning at computer_system_sdram.v(318): conditional expression evaluates to a constant File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_sdram.v Line: 318
Warning (10037): Verilog HDL or VHDL warning at computer_system_sdram.v(328): conditional expression evaluates to a constant File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_sdram.v Line: 328
Warning (10037): Verilog HDL or VHDL warning at computer_system_sdram.v(338): conditional expression evaluates to a constant File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_sdram.v Line: 338
Warning (10037): Verilog HDL or VHDL warning at computer_system_sdram.v(682): conditional expression evaluates to a constant File: C:/intelFPGA_lite/18.1/ECE 3/db/ip/computer_system/submodules/computer_system_sdram.v Line: 682
Info (12127): Elaborating entity "DE1_SoC_With_D5M" for the top level hierarchy
Warning (10034): Output port "TD_RESET_N" at DE1_SoC_With_D5M.v(261) has no driver File: C:/intelFPGA_lite/18.1/ECE 3/Lab2_ECE332_2021/Lab2_ECE332_2021/verilog/DE1_SoC_With_D5M.v Line: 261
Error (12153): Can't elaborate top-level user hierarchy
Info (144001): Generated suppressed messages file C:/intelFPGA_lite/18.1/ECE 3/output_files/Lab2.map.smsg
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 9 errors, 91 warnings
    Error: Peak virtual memory: 4863 megabytes
    Error: Processing ended: Fri Mar 07 15:49:20 2025
    Error: Elapsed time: 00:04:45
    Error: Total CPU time (on all processors): 00:06:48


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/intelFPGA_lite/18.1/ECE 3/output_files/Lab2.map.smsg.


