$date
	Sun Oct 23 04:52:32 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#294542
b101 &
b101 %
1$
b101 !
1"
#294543
0"
#294546
b10000 &
b10000 %
#294550
b1000 &
b1000 %
#294554
b100 &
b100 %
#294558
b10 &
b10 %
#294562
b1 &
b1 %
1#
#294566
b0 &
0#
b0 %
0$
#1299852
b11101 !
1"
#1299854
b11101 &
b11101 %
1$
#1299855
0"
#1299858
b1011000 &
b1011000 %
#1299862
b101100 &
b101100 %
#1299866
b10110 &
b10110 %
#1299870
b1011 &
b1011 %
#1299874
b100010 &
b100010 %
#1299878
b10001 &
b10001 %
#1299882
b110100 &
b110100 %
#1299886
b11010 &
b11010 %
#1299890
b1101 &
b1101 %
#1299894
b101000 &
b101000 %
#1299898
b10100 &
b10100 %
#1299902
b1010 &
b1010 %
#1299906
b101 &
b101 %
#1299910
b10000 &
b10000 %
#1299914
b1000 &
b1000 %
#1299918
b100 &
b100 %
#1299922
b10 &
b10 %
#1299926
b1 &
1#
b1 %
#1299930
b0 &
b0 %
0#
0$
#2342980
b11000 !
1"
#2342982
b11000 &
b11000 %
1$
#2342983
0"
#2342986
b1100 &
b1100 %
#2342990
b110 &
b110 %
#2342994
b11 &
b11 %
#2342998
b1010 &
b1010 %
#2343002
b101 &
b101 %
#2343006
b10000 &
b10000 %
#2343010
b1000 &
b1000 %
#2343014
b100 &
b100 %
#2343018
b10 &
b10 %
#2343022
b1 &
1#
b1 %
#2343026
b0 &
b0 %
0#
0$
#4500012
