/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [3:0] _02_;
  reg [3:0] _03_;
  wire [6:0] _04_;
  wire [5:0] _05_;
  wire [12:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [2:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [2:0] celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire [4:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire [2:0] celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire [9:0] celloutsig_0_3z;
  wire celloutsig_0_42z;
  wire celloutsig_0_44z;
  wire celloutsig_0_4z;
  wire celloutsig_0_51z;
  wire celloutsig_0_56z;
  wire celloutsig_0_58z;
  wire celloutsig_0_5z;
  wire [5:0] celloutsig_0_6z;
  wire celloutsig_0_73z;
  wire [6:0] celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [7:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [5:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [5:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_3z = !(celloutsig_1_2z ? in_data[140] : in_data[174]);
  assign celloutsig_0_13z = !(celloutsig_0_4z ? celloutsig_0_12z : celloutsig_0_9z);
  assign celloutsig_0_17z = !(_00_ ? celloutsig_0_13z : celloutsig_0_13z);
  assign celloutsig_0_2z = !(celloutsig_0_0z[0] ? celloutsig_0_1z[2] : celloutsig_0_0z[5]);
  assign celloutsig_0_5z = ~(celloutsig_0_3z[4] | celloutsig_0_2z);
  assign celloutsig_0_9z = ~(in_data[76] | celloutsig_0_7z[4]);
  assign celloutsig_1_17z = ~(celloutsig_1_11z | celloutsig_1_0z);
  assign celloutsig_1_18z = ~(celloutsig_1_12z | celloutsig_1_11z);
  assign celloutsig_0_39z = celloutsig_0_24z | celloutsig_0_38z[1];
  assign celloutsig_1_12z = celloutsig_1_11z | celloutsig_1_4z;
  assign celloutsig_0_21z = in_data[41] | celloutsig_0_4z;
  assign celloutsig_0_22z = celloutsig_0_12z | celloutsig_0_10z;
  assign celloutsig_0_42z = celloutsig_0_31z ^ celloutsig_0_30z;
  assign celloutsig_0_51z = celloutsig_0_9z ^ celloutsig_0_32z;
  assign celloutsig_1_0z = in_data[106] ^ in_data[126];
  assign celloutsig_0_11z = celloutsig_0_1z[1] ^ celloutsig_0_6z[4];
  assign celloutsig_0_32z = ~(_01_ ^ celloutsig_0_27z[2]);
  assign celloutsig_0_56z = ~(celloutsig_0_32z ^ celloutsig_0_42z);
  assign celloutsig_0_73z = ~(celloutsig_0_30z ^ celloutsig_0_58z);
  assign celloutsig_1_11z = ~(celloutsig_1_1z[4] ^ celloutsig_1_10z[0]);
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _03_ <= 4'h0;
    else _03_ <= _02_;
  reg [6:0] _27_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _27_ <= 7'h00;
    else _27_ <= in_data[52:46];
  assign { _04_[6], _00_, _04_[4], _01_, _04_[2:0] } = _27_;
  reg [17:0] _28_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _28_ <= 18'h00000;
    else _28_ <= { in_data[36:22], celloutsig_0_16z, celloutsig_0_19z, celloutsig_0_56z };
  assign out_data[17:0] = _28_;
  reg [5:0] _29_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _29_ <= 6'h00;
    else _29_ <= { celloutsig_0_25z, celloutsig_0_25z, celloutsig_0_24z, celloutsig_0_16z, celloutsig_0_25z, celloutsig_0_14z };
  assign { _02_, _05_[1:0] } = _29_;
  assign celloutsig_0_44z = { celloutsig_0_6z[3:0], celloutsig_0_35z, celloutsig_0_11z, celloutsig_0_13z, celloutsig_0_17z, celloutsig_0_31z } === { celloutsig_0_0z[12], celloutsig_0_15z, celloutsig_0_25z, celloutsig_0_5z, celloutsig_0_22z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_58z = { celloutsig_0_3z[8:0], celloutsig_0_51z, celloutsig_0_5z } === { _03_[3:2], celloutsig_0_42z, celloutsig_0_44z, celloutsig_0_2z, celloutsig_0_32z, celloutsig_0_32z, celloutsig_0_27z, celloutsig_0_39z };
  assign celloutsig_1_7z = in_data[136:134] === { in_data[109:108], celloutsig_1_3z };
  assign celloutsig_0_19z = { _04_[6], _00_, _04_[4], _01_, _04_[2] } === { _04_[2:1], celloutsig_0_10z, celloutsig_0_16z, celloutsig_0_17z };
  assign celloutsig_0_25z = { celloutsig_0_0z[12:11], celloutsig_0_23z, celloutsig_0_13z, celloutsig_0_13z, celloutsig_0_19z } === { celloutsig_0_0z[9:6], celloutsig_0_15z, celloutsig_0_16z };
  assign celloutsig_0_24z = { celloutsig_0_21z, celloutsig_0_20z, celloutsig_0_11z, celloutsig_0_5z, celloutsig_0_14z, celloutsig_0_2z, celloutsig_0_21z, celloutsig_0_14z, celloutsig_0_16z, celloutsig_0_10z, _04_[6], _00_, _04_[4], _01_, _04_[2:0] } || { celloutsig_0_7z[5:4], celloutsig_0_13z, celloutsig_0_16z, celloutsig_0_23z, celloutsig_0_15z, celloutsig_0_17z, celloutsig_0_3z };
  assign celloutsig_1_19z = { celloutsig_1_10z[4], celloutsig_1_10z, celloutsig_1_18z, celloutsig_1_4z } != { celloutsig_1_10z[5:1], celloutsig_1_8z, celloutsig_1_17z, celloutsig_1_11z, celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_12z = { celloutsig_0_1z[2:1], celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_1z } != { celloutsig_0_6z[4:2], celloutsig_0_6z };
  assign celloutsig_0_6z = - { celloutsig_0_3z[3:0], celloutsig_0_5z, celloutsig_0_4z };
  assign celloutsig_0_38z = ~ { celloutsig_0_6z[5:4], celloutsig_0_2z };
  assign celloutsig_0_1z = ~ in_data[68:66];
  assign celloutsig_0_30z = & { _02_, _05_[1:0], celloutsig_0_22z, celloutsig_0_6z, celloutsig_0_1z[1], celloutsig_0_0z[10:9] };
  assign celloutsig_0_31z = & celloutsig_0_7z[5:2];
  assign celloutsig_1_2z = & in_data[134:132];
  assign celloutsig_1_4z = & { celloutsig_1_3z, in_data[134:132] };
  assign celloutsig_1_8z = & celloutsig_1_1z[5:1];
  assign celloutsig_0_15z = & { celloutsig_0_6z, celloutsig_0_0z[10:9] };
  assign celloutsig_0_16z = celloutsig_0_11z & celloutsig_0_5z;
  assign celloutsig_0_4z = ~^ { in_data[38:37], celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_20z = ~^ { celloutsig_0_6z[3:0], celloutsig_0_2z };
  assign celloutsig_0_0z = in_data[16:4] >> in_data[54:42];
  assign celloutsig_0_3z = celloutsig_0_0z[9:0] >> { celloutsig_0_0z[11:5], celloutsig_0_1z };
  assign celloutsig_0_34z = { celloutsig_0_0z[11:8], celloutsig_0_15z } >> { celloutsig_0_16z, celloutsig_0_5z, celloutsig_0_33z, celloutsig_0_13z, celloutsig_0_5z };
  assign celloutsig_0_7z = { celloutsig_0_0z[11:6], celloutsig_0_2z } >> { celloutsig_0_3z[3:0], celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_1_10z = { in_data[145:140], celloutsig_1_2z, celloutsig_1_8z } >> { celloutsig_1_9z, celloutsig_1_6z, celloutsig_1_7z };
  assign celloutsig_1_9z = { celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_2z } << { celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_5z };
  assign celloutsig_0_27z = { celloutsig_0_11z, celloutsig_0_2z, celloutsig_0_24z } << { celloutsig_0_6z[4:3], celloutsig_0_14z };
  assign celloutsig_0_33z = ~((celloutsig_0_15z & celloutsig_0_13z) | celloutsig_0_25z);
  assign celloutsig_1_5z = ~((celloutsig_1_2z & celloutsig_1_2z) | celloutsig_1_2z);
  assign celloutsig_1_6z = ~((celloutsig_1_4z & in_data[118]) | celloutsig_1_1z[1]);
  assign celloutsig_0_10z = ~((celloutsig_0_1z[1] & celloutsig_0_4z) | _04_[4]);
  assign celloutsig_0_18z = ~((celloutsig_0_15z & celloutsig_0_15z) | celloutsig_0_17z);
  assign celloutsig_0_23z = ~((celloutsig_0_4z & celloutsig_0_18z) | celloutsig_0_16z);
  assign celloutsig_0_35z = ~((celloutsig_0_3z[9] & celloutsig_0_34z[3]) | (celloutsig_0_32z & celloutsig_0_3z[0]));
  assign celloutsig_0_14z = ~((celloutsig_0_1z[0] & in_data[74]) | (celloutsig_0_5z & celloutsig_0_9z));
  assign { celloutsig_1_1z[1], celloutsig_1_1z[5:2] } = ~ { celloutsig_1_0z, in_data[155:152] };
  assign { _04_[5], _04_[3] } = { _00_, _01_ };
  assign _05_[5:2] = _02_;
  assign celloutsig_1_1z[0] = celloutsig_1_1z[1];
  assign { out_data[128], out_data[96], out_data[32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_73z };
endmodule
