axi4stream_vip_axi4streampc.sv,systemverilog,xilinx_vip,../../../../../../../../../opt/Xilinx/Vivado/2018.3/data/xilinx_vip/hdl/axi4stream_vip_axi4streampc.sv,incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/00a3/hdl"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/00a3/hdl"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim_tlm"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/7d3c/hdl/verilog"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/c45e/hdl/verilog"
axi_vip_axi4pc.sv,systemverilog,xilinx_vip,../../../../../../../../../opt/Xilinx/Vivado/2018.3/data/xilinx_vip/hdl/axi_vip_axi4pc.sv,incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/00a3/hdl"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/00a3/hdl"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim_tlm"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/7d3c/hdl/verilog"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/c45e/hdl/verilog"
xil_common_vip_pkg.sv,systemverilog,xilinx_vip,../../../../../../../../../opt/Xilinx/Vivado/2018.3/data/xilinx_vip/hdl/xil_common_vip_pkg.sv,incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/00a3/hdl"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/00a3/hdl"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim_tlm"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/7d3c/hdl/verilog"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/c45e/hdl/verilog"
axi4stream_vip_pkg.sv,systemverilog,xilinx_vip,../../../../../../../../../opt/Xilinx/Vivado/2018.3/data/xilinx_vip/hdl/axi4stream_vip_pkg.sv,incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/00a3/hdl"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/00a3/hdl"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim_tlm"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/7d3c/hdl/verilog"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/c45e/hdl/verilog"
axi_vip_pkg.sv,systemverilog,xilinx_vip,../../../../../../../../../opt/Xilinx/Vivado/2018.3/data/xilinx_vip/hdl/axi_vip_pkg.sv,incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/00a3/hdl"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/00a3/hdl"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim_tlm"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/7d3c/hdl/verilog"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/c45e/hdl/verilog"
axi4stream_vip_if.sv,systemverilog,xilinx_vip,../../../../../../../../../opt/Xilinx/Vivado/2018.3/data/xilinx_vip/hdl/axi4stream_vip_if.sv,incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/00a3/hdl"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/00a3/hdl"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim_tlm"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/7d3c/hdl/verilog"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/c45e/hdl/verilog"
axi_vip_if.sv,systemverilog,xilinx_vip,../../../../../../../../../opt/Xilinx/Vivado/2018.3/data/xilinx_vip/hdl/axi_vip_if.sv,incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/00a3/hdl"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/00a3/hdl"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim_tlm"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/7d3c/hdl/verilog"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/c45e/hdl/verilog"
clk_vip_if.sv,systemverilog,xilinx_vip,../../../../../../../../../opt/Xilinx/Vivado/2018.3/data/xilinx_vip/hdl/clk_vip_if.sv,incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/00a3/hdl"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/00a3/hdl"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim_tlm"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/7d3c/hdl/verilog"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/c45e/hdl/verilog"
rst_vip_if.sv,systemverilog,xilinx_vip,../../../../../../../../../opt/Xilinx/Vivado/2018.3/data/xilinx_vip/hdl/rst_vip_if.sv,incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/00a3/hdl"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/00a3/hdl"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim_tlm"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/7d3c/hdl/verilog"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/c45e/hdl/verilog"
xpm_cdc.sv,systemverilog,xil_defaultlib,../../../../../../../../../opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/00a3/hdl"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/00a3/hdl"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim_tlm"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/7d3c/hdl/verilog"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/c45e/hdl/verilog"
xpm_memory.sv,systemverilog,xil_defaultlib,../../../../../../../../../opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/00a3/hdl"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/00a3/hdl"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim_tlm"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/7d3c/hdl/verilog"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/c45e/hdl/verilog"
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../../../opt/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/00a3/hdl"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/00a3/hdl"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim_tlm"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/7d3c/hdl/verilog"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/c45e/hdl/verilog"
axi_infrastructure_v1_1_vl_rfs.v,verilog,axi_infrastructure_v1_1_0,../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v,incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/00a3/hdl"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/00a3/hdl"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim_tlm"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/7d3c/hdl/verilog"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/c45e/hdl/verilog"
axi_vip_v1_1_vl_rfs.sv,systemverilog,axi_vip_v1_1_4,../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/98af/hdl/axi_vip_v1_1_vl_rfs.sv,incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/00a3/hdl"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/00a3/hdl"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim_tlm"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/7d3c/hdl/verilog"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/c45e/hdl/verilog"
zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv,systemverilog,zynq_ultra_ps_e_vip_v1_0_4,../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/00a3/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv,incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/00a3/hdl"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/00a3/hdl"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim_tlm"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/7d3c/hdl/verilog"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/c45e/hdl/verilog"
design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim/design_1_zynq_ultra_ps_e_0_0_vip_wrapper.v,incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/00a3/hdl"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/00a3/hdl"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim_tlm"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/7d3c/hdl/verilog"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/c45e/hdl/verilog"
design_1.v,verilog,xil_defaultlib,../../../bd/design_1/sim/design_1.v,incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/00a3/hdl"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/00a3/hdl"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim_tlm"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/7d3c/hdl/verilog"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/c45e/hdl/verilog"
design_1_lepton_if_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_lepton_if_0_0/sim/design_1_lepton_if_0_0.v,incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/00a3/hdl"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/00a3/hdl"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim_tlm"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/7d3c/hdl/verilog"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/c45e/hdl/verilog"
lib_cdc_v1_0_rfs.vhd,vhdl,lib_cdc_v1_0_2,../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd,incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/00a3/hdl"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/00a3/hdl"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim_tlm"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/7d3c/hdl/verilog"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/c45e/hdl/verilog"
proc_sys_reset_v5_0_vh_rfs.vhd,vhdl,proc_sys_reset_v5_0_13,../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd,incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/00a3/hdl"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/00a3/hdl"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim_tlm"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/7d3c/hdl/verilog"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/c45e/hdl/verilog"
design_1_proc_sys_reset_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_proc_sys_reset_0_0/sim/design_1_proc_sys_reset_0_0.vhd,incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/00a3/hdl"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/00a3/hdl"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim_tlm"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/7d3c/hdl/verilog"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/c45e/hdl/verilog"
design_1_ila_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_ila_0_0/sim/design_1_ila_0_0.v,incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/00a3/hdl"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/00a3/hdl"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/sim_tlm"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/7d3c/hdl/verilog"incdir="../../../../ultra96.srcs/sources_1/bd/design_1/ipshared/c45e/hdl/verilog"
glbl.v,Verilog,xil_defaultlib,glbl.v
