{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 19 08:26:33 2015 " "Info: Processing started: Mon Oct 19 08:26:33 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Contador_letra_horizontal -c Contador_letra_horizontal --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Contador_letra_horizontal -c Contador_letra_horizontal --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "Contador_letra_horizontal.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/Contador_letra_horizontal/Contador_letra_horizontal.v" 2 -1 0 } } { "f:/diseño electronico y programacion/quartus_2/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/diseño electronico y programacion/quartus_2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register contador\[0\] register contador\[31\] 220.36 MHz 4.538 ns Internal " "Info: Clock \"clk\" has Internal fmax of 220.36 MHz between source register \"contador\[0\]\" and destination register \"contador\[31\]\" (period= 4.538 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.307 ns + Longest register register " "Info: + Longest register to register delay is 4.307 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns contador\[0\] 1 REG LCFF_X19_Y7_N21 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y7_N21; Fanout = 3; REG Node = 'contador\[0\]'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { contador[0] } "NODE_NAME" } } { "Contador_letra_horizontal.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/Contador_letra_horizontal/Contador_letra_horizontal.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.589 ns) + CELL(0.495 ns) 1.084 ns Add0~1 2 COMB LCCOMB_X18_Y7_N0 2 " "Info: 2: + IC(0.589 ns) + CELL(0.495 ns) = 1.084 ns; Loc. = LCCOMB_X18_Y7_N0; Fanout = 2; COMB Node = 'Add0~1'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "1.084 ns" { contador[0] Add0~1 } "NODE_NAME" } } { "Contador_letra_horizontal.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/Contador_letra_horizontal/Contador_letra_horizontal.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.164 ns Add0~3 3 COMB LCCOMB_X18_Y7_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 1.164 ns; Loc. = LCCOMB_X18_Y7_N2; Fanout = 2; COMB Node = 'Add0~3'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~1 Add0~3 } "NODE_NAME" } } { "Contador_letra_horizontal.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/Contador_letra_horizontal/Contador_letra_horizontal.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.244 ns Add0~5 4 COMB LCCOMB_X18_Y7_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 1.244 ns; Loc. = LCCOMB_X18_Y7_N4; Fanout = 2; COMB Node = 'Add0~5'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~3 Add0~5 } "NODE_NAME" } } { "Contador_letra_horizontal.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/Contador_letra_horizontal/Contador_letra_horizontal.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.324 ns Add0~7 5 COMB LCCOMB_X18_Y7_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 1.324 ns; Loc. = LCCOMB_X18_Y7_N6; Fanout = 2; COMB Node = 'Add0~7'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~5 Add0~7 } "NODE_NAME" } } { "Contador_letra_horizontal.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/Contador_letra_horizontal/Contador_letra_horizontal.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.404 ns Add0~9 6 COMB LCCOMB_X18_Y7_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 1.404 ns; Loc. = LCCOMB_X18_Y7_N8; Fanout = 2; COMB Node = 'Add0~9'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~7 Add0~9 } "NODE_NAME" } } { "Contador_letra_horizontal.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/Contador_letra_horizontal/Contador_letra_horizontal.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.484 ns Add0~11 7 COMB LCCOMB_X18_Y7_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 1.484 ns; Loc. = LCCOMB_X18_Y7_N10; Fanout = 2; COMB Node = 'Add0~11'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~9 Add0~11 } "NODE_NAME" } } { "Contador_letra_horizontal.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/Contador_letra_horizontal/Contador_letra_horizontal.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.564 ns Add0~13 8 COMB LCCOMB_X18_Y7_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 1.564 ns; Loc. = LCCOMB_X18_Y7_N12; Fanout = 2; COMB Node = 'Add0~13'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~11 Add0~13 } "NODE_NAME" } } { "Contador_letra_horizontal.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/Contador_letra_horizontal/Contador_letra_horizontal.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 1.738 ns Add0~15 9 COMB LCCOMB_X18_Y7_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.174 ns) = 1.738 ns; Loc. = LCCOMB_X18_Y7_N14; Fanout = 2; COMB Node = 'Add0~15'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { Add0~13 Add0~15 } "NODE_NAME" } } { "Contador_letra_horizontal.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/Contador_letra_horizontal/Contador_letra_horizontal.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.818 ns Add0~17 10 COMB LCCOMB_X18_Y7_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 1.818 ns; Loc. = LCCOMB_X18_Y7_N16; Fanout = 2; COMB Node = 'Add0~17'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~15 Add0~17 } "NODE_NAME" } } { "Contador_letra_horizontal.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/Contador_letra_horizontal/Contador_letra_horizontal.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.898 ns Add0~19 11 COMB LCCOMB_X18_Y7_N18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 1.898 ns; Loc. = LCCOMB_X18_Y7_N18; Fanout = 2; COMB Node = 'Add0~19'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~17 Add0~19 } "NODE_NAME" } } { "Contador_letra_horizontal.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/Contador_letra_horizontal/Contador_letra_horizontal.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.978 ns Add0~21 12 COMB LCCOMB_X18_Y7_N20 2 " "Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 1.978 ns; Loc. = LCCOMB_X18_Y7_N20; Fanout = 2; COMB Node = 'Add0~21'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~19 Add0~21 } "NODE_NAME" } } { "Contador_letra_horizontal.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/Contador_letra_horizontal/Contador_letra_horizontal.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.058 ns Add0~23 13 COMB LCCOMB_X18_Y7_N22 2 " "Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 2.058 ns; Loc. = LCCOMB_X18_Y7_N22; Fanout = 2; COMB Node = 'Add0~23'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~21 Add0~23 } "NODE_NAME" } } { "Contador_letra_horizontal.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/Contador_letra_horizontal/Contador_letra_horizontal.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.138 ns Add0~25 14 COMB LCCOMB_X18_Y7_N24 2 " "Info: 14: + IC(0.000 ns) + CELL(0.080 ns) = 2.138 ns; Loc. = LCCOMB_X18_Y7_N24; Fanout = 2; COMB Node = 'Add0~25'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~23 Add0~25 } "NODE_NAME" } } { "Contador_letra_horizontal.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/Contador_letra_horizontal/Contador_letra_horizontal.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.218 ns Add0~27 15 COMB LCCOMB_X18_Y7_N26 2 " "Info: 15: + IC(0.000 ns) + CELL(0.080 ns) = 2.218 ns; Loc. = LCCOMB_X18_Y7_N26; Fanout = 2; COMB Node = 'Add0~27'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~25 Add0~27 } "NODE_NAME" } } { "Contador_letra_horizontal.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/Contador_letra_horizontal/Contador_letra_horizontal.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.298 ns Add0~29 16 COMB LCCOMB_X18_Y7_N28 2 " "Info: 16: + IC(0.000 ns) + CELL(0.080 ns) = 2.298 ns; Loc. = LCCOMB_X18_Y7_N28; Fanout = 2; COMB Node = 'Add0~29'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~27 Add0~29 } "NODE_NAME" } } { "Contador_letra_horizontal.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/Contador_letra_horizontal/Contador_letra_horizontal.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 2.459 ns Add0~31 17 COMB LCCOMB_X18_Y7_N30 2 " "Info: 17: + IC(0.000 ns) + CELL(0.161 ns) = 2.459 ns; Loc. = LCCOMB_X18_Y7_N30; Fanout = 2; COMB Node = 'Add0~31'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { Add0~29 Add0~31 } "NODE_NAME" } } { "Contador_letra_horizontal.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/Contador_letra_horizontal/Contador_letra_horizontal.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.539 ns Add0~33 18 COMB LCCOMB_X18_Y6_N0 2 " "Info: 18: + IC(0.000 ns) + CELL(0.080 ns) = 2.539 ns; Loc. = LCCOMB_X18_Y6_N0; Fanout = 2; COMB Node = 'Add0~33'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~31 Add0~33 } "NODE_NAME" } } { "Contador_letra_horizontal.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/Contador_letra_horizontal/Contador_letra_horizontal.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.619 ns Add0~35 19 COMB LCCOMB_X18_Y6_N2 2 " "Info: 19: + IC(0.000 ns) + CELL(0.080 ns) = 2.619 ns; Loc. = LCCOMB_X18_Y6_N2; Fanout = 2; COMB Node = 'Add0~35'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~33 Add0~35 } "NODE_NAME" } } { "Contador_letra_horizontal.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/Contador_letra_horizontal/Contador_letra_horizontal.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.699 ns Add0~37 20 COMB LCCOMB_X18_Y6_N4 2 " "Info: 20: + IC(0.000 ns) + CELL(0.080 ns) = 2.699 ns; Loc. = LCCOMB_X18_Y6_N4; Fanout = 2; COMB Node = 'Add0~37'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~35 Add0~37 } "NODE_NAME" } } { "Contador_letra_horizontal.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/Contador_letra_horizontal/Contador_letra_horizontal.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.779 ns Add0~39 21 COMB LCCOMB_X18_Y6_N6 2 " "Info: 21: + IC(0.000 ns) + CELL(0.080 ns) = 2.779 ns; Loc. = LCCOMB_X18_Y6_N6; Fanout = 2; COMB Node = 'Add0~39'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~37 Add0~39 } "NODE_NAME" } } { "Contador_letra_horizontal.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/Contador_letra_horizontal/Contador_letra_horizontal.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.859 ns Add0~41 22 COMB LCCOMB_X18_Y6_N8 2 " "Info: 22: + IC(0.000 ns) + CELL(0.080 ns) = 2.859 ns; Loc. = LCCOMB_X18_Y6_N8; Fanout = 2; COMB Node = 'Add0~41'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~39 Add0~41 } "NODE_NAME" } } { "Contador_letra_horizontal.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/Contador_letra_horizontal/Contador_letra_horizontal.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.939 ns Add0~43 23 COMB LCCOMB_X18_Y6_N10 2 " "Info: 23: + IC(0.000 ns) + CELL(0.080 ns) = 2.939 ns; Loc. = LCCOMB_X18_Y6_N10; Fanout = 2; COMB Node = 'Add0~43'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~41 Add0~43 } "NODE_NAME" } } { "Contador_letra_horizontal.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/Contador_letra_horizontal/Contador_letra_horizontal.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.019 ns Add0~45 24 COMB LCCOMB_X18_Y6_N12 2 " "Info: 24: + IC(0.000 ns) + CELL(0.080 ns) = 3.019 ns; Loc. = LCCOMB_X18_Y6_N12; Fanout = 2; COMB Node = 'Add0~45'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~43 Add0~45 } "NODE_NAME" } } { "Contador_letra_horizontal.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/Contador_letra_horizontal/Contador_letra_horizontal.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 3.193 ns Add0~47 25 COMB LCCOMB_X18_Y6_N14 2 " "Info: 25: + IC(0.000 ns) + CELL(0.174 ns) = 3.193 ns; Loc. = LCCOMB_X18_Y6_N14; Fanout = 2; COMB Node = 'Add0~47'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { Add0~45 Add0~47 } "NODE_NAME" } } { "Contador_letra_horizontal.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/Contador_letra_horizontal/Contador_letra_horizontal.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.273 ns Add0~49 26 COMB LCCOMB_X18_Y6_N16 2 " "Info: 26: + IC(0.000 ns) + CELL(0.080 ns) = 3.273 ns; Loc. = LCCOMB_X18_Y6_N16; Fanout = 2; COMB Node = 'Add0~49'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~47 Add0~49 } "NODE_NAME" } } { "Contador_letra_horizontal.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/Contador_letra_horizontal/Contador_letra_horizontal.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.353 ns Add0~51 27 COMB LCCOMB_X18_Y6_N18 2 " "Info: 27: + IC(0.000 ns) + CELL(0.080 ns) = 3.353 ns; Loc. = LCCOMB_X18_Y6_N18; Fanout = 2; COMB Node = 'Add0~51'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~49 Add0~51 } "NODE_NAME" } } { "Contador_letra_horizontal.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/Contador_letra_horizontal/Contador_letra_horizontal.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.433 ns Add0~53 28 COMB LCCOMB_X18_Y6_N20 2 " "Info: 28: + IC(0.000 ns) + CELL(0.080 ns) = 3.433 ns; Loc. = LCCOMB_X18_Y6_N20; Fanout = 2; COMB Node = 'Add0~53'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~51 Add0~53 } "NODE_NAME" } } { "Contador_letra_horizontal.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/Contador_letra_horizontal/Contador_letra_horizontal.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.513 ns Add0~55 29 COMB LCCOMB_X18_Y6_N22 2 " "Info: 29: + IC(0.000 ns) + CELL(0.080 ns) = 3.513 ns; Loc. = LCCOMB_X18_Y6_N22; Fanout = 2; COMB Node = 'Add0~55'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~53 Add0~55 } "NODE_NAME" } } { "Contador_letra_horizontal.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/Contador_letra_horizontal/Contador_letra_horizontal.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.593 ns Add0~57 30 COMB LCCOMB_X18_Y6_N24 2 " "Info: 30: + IC(0.000 ns) + CELL(0.080 ns) = 3.593 ns; Loc. = LCCOMB_X18_Y6_N24; Fanout = 2; COMB Node = 'Add0~57'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~55 Add0~57 } "NODE_NAME" } } { "Contador_letra_horizontal.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/Contador_letra_horizontal/Contador_letra_horizontal.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.673 ns Add0~59 31 COMB LCCOMB_X18_Y6_N26 2 " "Info: 31: + IC(0.000 ns) + CELL(0.080 ns) = 3.673 ns; Loc. = LCCOMB_X18_Y6_N26; Fanout = 2; COMB Node = 'Add0~59'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~57 Add0~59 } "NODE_NAME" } } { "Contador_letra_horizontal.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/Contador_letra_horizontal/Contador_letra_horizontal.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.753 ns Add0~61 32 COMB LCCOMB_X18_Y6_N28 1 " "Info: 32: + IC(0.000 ns) + CELL(0.080 ns) = 3.753 ns; Loc. = LCCOMB_X18_Y6_N28; Fanout = 1; COMB Node = 'Add0~61'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add0~59 Add0~61 } "NODE_NAME" } } { "Contador_letra_horizontal.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/Contador_letra_horizontal/Contador_letra_horizontal.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 4.211 ns Add0~62 33 COMB LCCOMB_X18_Y6_N30 1 " "Info: 33: + IC(0.000 ns) + CELL(0.458 ns) = 4.211 ns; Loc. = LCCOMB_X18_Y6_N30; Fanout = 1; COMB Node = 'Add0~62'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { Add0~61 Add0~62 } "NODE_NAME" } } { "Contador_letra_horizontal.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/Contador_letra_horizontal/Contador_letra_horizontal.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 4.307 ns contador\[31\] 34 REG LCFF_X18_Y6_N31 2 " "Info: 34: + IC(0.000 ns) + CELL(0.096 ns) = 4.307 ns; Loc. = LCFF_X18_Y6_N31; Fanout = 2; REG Node = 'contador\[31\]'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { Add0~62 contador[31] } "NODE_NAME" } } { "Contador_letra_horizontal.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/Contador_letra_horizontal/Contador_letra_horizontal.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.718 ns ( 86.32 % ) " "Info: Total cell delay = 3.718 ns ( 86.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.589 ns ( 13.68 % ) " "Info: Total interconnect delay = 0.589 ns ( 13.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "4.307 ns" { contador[0] Add0~1 Add0~3 Add0~5 Add0~7 Add0~9 Add0~11 Add0~13 Add0~15 Add0~17 Add0~19 Add0~21 Add0~23 Add0~25 Add0~27 Add0~29 Add0~31 Add0~33 Add0~35 Add0~37 Add0~39 Add0~41 Add0~43 Add0~45 Add0~47 Add0~49 Add0~51 Add0~53 Add0~55 Add0~57 Add0~59 Add0~61 Add0~62 contador[31] } "NODE_NAME" } } { "f:/diseño electronico y programacion/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/diseño electronico y programacion/quartus_2/quartus/bin/Technology_Viewer.qrui" "4.307 ns" { contador[0] {} Add0~1 {} Add0~3 {} Add0~5 {} Add0~7 {} Add0~9 {} Add0~11 {} Add0~13 {} Add0~15 {} Add0~17 {} Add0~19 {} Add0~21 {} Add0~23 {} Add0~25 {} Add0~27 {} Add0~29 {} Add0~31 {} Add0~33 {} Add0~35 {} Add0~37 {} Add0~39 {} Add0~41 {} Add0~43 {} Add0~45 {} Add0~47 {} Add0~49 {} Add0~51 {} Add0~53 {} Add0~55 {} Add0~57 {} Add0~59 {} Add0~61 {} Add0~62 {} contador[31] {} } { 0.000ns 0.589ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.008 ns - Smallest " "Info: - Smallest clock skew is 0.008 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.844 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.844 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Contador_letra_horizontal.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/Contador_letra_horizontal/Contador_letra_horizontal.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G3 32 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 32; COMB Node = 'clk~clkctrl'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Contador_letra_horizontal.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/Contador_letra_horizontal/Contador_letra_horizontal.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.978 ns) + CELL(0.602 ns) 2.844 ns contador\[31\] 3 REG LCFF_X18_Y6_N31 2 " "Info: 3: + IC(0.978 ns) + CELL(0.602 ns) = 2.844 ns; Loc. = LCFF_X18_Y6_N31; Fanout = 2; REG Node = 'contador\[31\]'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "1.580 ns" { clk~clkctrl contador[31] } "NODE_NAME" } } { "Contador_letra_horizontal.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/Contador_letra_horizontal/Contador_letra_horizontal.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.24 % ) " "Info: Total cell delay = 1.628 ns ( 57.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.216 ns ( 42.76 % ) " "Info: Total interconnect delay = 1.216 ns ( 42.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "2.844 ns" { clk clk~clkctrl contador[31] } "NODE_NAME" } } { "f:/diseño electronico y programacion/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/diseño electronico y programacion/quartus_2/quartus/bin/Technology_Viewer.qrui" "2.844 ns" { clk {} clk~combout {} clk~clkctrl {} contador[31] {} } { 0.000ns 0.000ns 0.238ns 0.978ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.836 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.836 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Contador_letra_horizontal.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/Contador_letra_horizontal/Contador_letra_horizontal.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G3 32 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 32; COMB Node = 'clk~clkctrl'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Contador_letra_horizontal.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/Contador_letra_horizontal/Contador_letra_horizontal.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.970 ns) + CELL(0.602 ns) 2.836 ns contador\[0\] 3 REG LCFF_X19_Y7_N21 3 " "Info: 3: + IC(0.970 ns) + CELL(0.602 ns) = 2.836 ns; Loc. = LCFF_X19_Y7_N21; Fanout = 3; REG Node = 'contador\[0\]'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { clk~clkctrl contador[0] } "NODE_NAME" } } { "Contador_letra_horizontal.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/Contador_letra_horizontal/Contador_letra_horizontal.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.40 % ) " "Info: Total cell delay = 1.628 ns ( 57.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.208 ns ( 42.60 % ) " "Info: Total interconnect delay = 1.208 ns ( 42.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "2.836 ns" { clk clk~clkctrl contador[0] } "NODE_NAME" } } { "f:/diseño electronico y programacion/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/diseño electronico y programacion/quartus_2/quartus/bin/Technology_Viewer.qrui" "2.836 ns" { clk {} clk~combout {} clk~clkctrl {} contador[0] {} } { 0.000ns 0.000ns 0.238ns 0.970ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "2.844 ns" { clk clk~clkctrl contador[31] } "NODE_NAME" } } { "f:/diseño electronico y programacion/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/diseño electronico y programacion/quartus_2/quartus/bin/Technology_Viewer.qrui" "2.844 ns" { clk {} clk~combout {} clk~clkctrl {} contador[31] {} } { 0.000ns 0.000ns 0.238ns 0.978ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "2.836 ns" { clk clk~clkctrl contador[0] } "NODE_NAME" } } { "f:/diseño electronico y programacion/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/diseño electronico y programacion/quartus_2/quartus/bin/Technology_Viewer.qrui" "2.836 ns" { clk {} clk~combout {} clk~clkctrl {} contador[0] {} } { 0.000ns 0.000ns 0.238ns 0.970ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "Contador_letra_horizontal.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/Contador_letra_horizontal/Contador_letra_horizontal.v" 7 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "Contador_letra_horizontal.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/Contador_letra_horizontal/Contador_letra_horizontal.v" 7 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "4.307 ns" { contador[0] Add0~1 Add0~3 Add0~5 Add0~7 Add0~9 Add0~11 Add0~13 Add0~15 Add0~17 Add0~19 Add0~21 Add0~23 Add0~25 Add0~27 Add0~29 Add0~31 Add0~33 Add0~35 Add0~37 Add0~39 Add0~41 Add0~43 Add0~45 Add0~47 Add0~49 Add0~51 Add0~53 Add0~55 Add0~57 Add0~59 Add0~61 Add0~62 contador[31] } "NODE_NAME" } } { "f:/diseño electronico y programacion/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/diseño electronico y programacion/quartus_2/quartus/bin/Technology_Viewer.qrui" "4.307 ns" { contador[0] {} Add0~1 {} Add0~3 {} Add0~5 {} Add0~7 {} Add0~9 {} Add0~11 {} Add0~13 {} Add0~15 {} Add0~17 {} Add0~19 {} Add0~21 {} Add0~23 {} Add0~25 {} Add0~27 {} Add0~29 {} Add0~31 {} Add0~33 {} Add0~35 {} Add0~37 {} Add0~39 {} Add0~41 {} Add0~43 {} Add0~45 {} Add0~47 {} Add0~49 {} Add0~51 {} Add0~53 {} Add0~55 {} Add0~57 {} Add0~59 {} Add0~61 {} Add0~62 {} contador[31] {} } { 0.000ns 0.589ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.096ns } "" } } { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "2.844 ns" { clk clk~clkctrl contador[31] } "NODE_NAME" } } { "f:/diseño electronico y programacion/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/diseño electronico y programacion/quartus_2/quartus/bin/Technology_Viewer.qrui" "2.844 ns" { clk {} clk~combout {} clk~clkctrl {} contador[31] {} } { 0.000ns 0.000ns 0.238ns 0.978ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "2.836 ns" { clk clk~clkctrl contador[0] } "NODE_NAME" } } { "f:/diseño electronico y programacion/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/diseño electronico y programacion/quartus_2/quartus/bin/Technology_Viewer.qrui" "2.836 ns" { clk {} clk~combout {} clk~clkctrl {} contador[0] {} } { 0.000ns 0.000ns 0.238ns 0.970ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk clk_horiz contador\[17\] 11.661 ns register " "Info: tco from clock \"clk\" to destination pin \"clk_horiz\" through register \"contador\[17\]\" is 11.661 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.844 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.844 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Contador_letra_horizontal.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/Contador_letra_horizontal/Contador_letra_horizontal.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G3 32 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 32; COMB Node = 'clk~clkctrl'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Contador_letra_horizontal.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/Contador_letra_horizontal/Contador_letra_horizontal.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.978 ns) + CELL(0.602 ns) 2.844 ns contador\[17\] 3 REG LCFF_X18_Y6_N3 3 " "Info: 3: + IC(0.978 ns) + CELL(0.602 ns) = 2.844 ns; Loc. = LCFF_X18_Y6_N3; Fanout = 3; REG Node = 'contador\[17\]'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "1.580 ns" { clk~clkctrl contador[17] } "NODE_NAME" } } { "Contador_letra_horizontal.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/Contador_letra_horizontal/Contador_letra_horizontal.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.24 % ) " "Info: Total cell delay = 1.628 ns ( 57.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.216 ns ( 42.76 % ) " "Info: Total interconnect delay = 1.216 ns ( 42.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "2.844 ns" { clk clk~clkctrl contador[17] } "NODE_NAME" } } { "f:/diseño electronico y programacion/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/diseño electronico y programacion/quartus_2/quartus/bin/Technology_Viewer.qrui" "2.844 ns" { clk {} clk~combout {} clk~clkctrl {} contador[17] {} } { 0.000ns 0.000ns 0.238ns 0.978ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "Contador_letra_horizontal.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/Contador_letra_horizontal/Contador_letra_horizontal.v" 7 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.540 ns + Longest register pin " "Info: + Longest register to pin delay is 8.540 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns contador\[17\] 1 REG LCFF_X18_Y6_N3 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y6_N3; Fanout = 3; REG Node = 'contador\[17\]'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "" { contador[17] } "NODE_NAME" } } { "Contador_letra_horizontal.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/Contador_letra_horizontal/Contador_letra_horizontal.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.231 ns) + CELL(0.455 ns) 1.686 ns Equal0~4 2 COMB LCCOMB_X19_Y7_N2 1 " "Info: 2: + IC(1.231 ns) + CELL(0.455 ns) = 1.686 ns; Loc. = LCCOMB_X19_Y7_N2; Fanout = 1; COMB Node = 'Equal0~4'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "1.686 ns" { contador[17] Equal0~4 } "NODE_NAME" } } { "Contador_letra_horizontal.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/Contador_letra_horizontal/Contador_letra_horizontal.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.318 ns) + CELL(0.491 ns) 2.495 ns Equal0~5 3 COMB LCCOMB_X19_Y7_N4 2 " "Info: 3: + IC(0.318 ns) + CELL(0.491 ns) = 2.495 ns; Loc. = LCCOMB_X19_Y7_N4; Fanout = 2; COMB Node = 'Equal0~5'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.809 ns" { Equal0~4 Equal0~5 } "NODE_NAME" } } { "Contador_letra_horizontal.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/Contador_letra_horizontal/Contador_letra_horizontal.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.322 ns) 3.122 ns Equal0~7 4 COMB LCCOMB_X19_Y7_N14 1 " "Info: 4: + IC(0.305 ns) + CELL(0.322 ns) = 3.122 ns; Loc. = LCCOMB_X19_Y7_N14; Fanout = 1; COMB Node = 'Equal0~7'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "0.627 ns" { Equal0~5 Equal0~7 } "NODE_NAME" } } { "Contador_letra_horizontal.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/Contador_letra_horizontal/Contador_letra_horizontal.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.486 ns) + CELL(0.545 ns) 4.153 ns always1~3 5 COMB LCCOMB_X20_Y7_N22 1 " "Info: 5: + IC(0.486 ns) + CELL(0.545 ns) = 4.153 ns; Loc. = LCCOMB_X20_Y7_N22; Fanout = 1; COMB Node = 'always1~3'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "1.031 ns" { Equal0~7 always1~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.381 ns) + CELL(3.006 ns) 8.540 ns clk_horiz 6 PIN PIN_AB10 0 " "Info: 6: + IC(1.381 ns) + CELL(3.006 ns) = 8.540 ns; Loc. = PIN_AB10; Fanout = 0; PIN Node = 'clk_horiz'" {  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "4.387 ns" { always1~3 clk_horiz } "NODE_NAME" } } { "Contador_letra_horizontal.v" "" { Text "F:/User Gustavo/Documentos/Proyectos Aistente de Diseño Electronico/Quartus_2/Verilog/Contador_letra_horizontal/Contador_letra_horizontal.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.819 ns ( 56.43 % ) " "Info: Total cell delay = 4.819 ns ( 56.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.721 ns ( 43.57 % ) " "Info: Total interconnect delay = 3.721 ns ( 43.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "8.540 ns" { contador[17] Equal0~4 Equal0~5 Equal0~7 always1~3 clk_horiz } "NODE_NAME" } } { "f:/diseño electronico y programacion/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/diseño electronico y programacion/quartus_2/quartus/bin/Technology_Viewer.qrui" "8.540 ns" { contador[17] {} Equal0~4 {} Equal0~5 {} Equal0~7 {} always1~3 {} clk_horiz {} } { 0.000ns 1.231ns 0.318ns 0.305ns 0.486ns 1.381ns } { 0.000ns 0.455ns 0.491ns 0.322ns 0.545ns 3.006ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "2.844 ns" { clk clk~clkctrl contador[17] } "NODE_NAME" } } { "f:/diseño electronico y programacion/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/diseño electronico y programacion/quartus_2/quartus/bin/Technology_Viewer.qrui" "2.844 ns" { clk {} clk~combout {} clk~clkctrl {} contador[17] {} } { 0.000ns 0.000ns 0.238ns 0.978ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/diseño electronico y programacion/quartus_2/quartus/bin/TimingClosureFloorplan.fld" "" "8.540 ns" { contador[17] Equal0~4 Equal0~5 Equal0~7 always1~3 clk_horiz } "NODE_NAME" } } { "f:/diseño electronico y programacion/quartus_2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/diseño electronico y programacion/quartus_2/quartus/bin/Technology_Viewer.qrui" "8.540 ns" { contador[17] {} Equal0~4 {} Equal0~5 {} Equal0~7 {} always1~3 {} clk_horiz {} } { 0.000ns 1.231ns 0.318ns 0.305ns 0.486ns 1.381ns } { 0.000ns 0.455ns 0.491ns 0.322ns 0.545ns 3.006ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "207 " "Info: Peak virtual memory: 207 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 19 08:26:33 2015 " "Info: Processing ended: Mon Oct 19 08:26:33 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
