{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1603296078862 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1603296078874 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 21 21:31:18 2020 " "Processing started: Wed Oct 21 21:31:18 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1603296078874 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603296078874 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Binary_to_Ascii -c Binary_to_Ascii " "Command: quartus_map --read_settings_files=on --write_settings_files=off Binary_to_Ascii -c Binary_to_Ascii" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603296078874 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1603296079505 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1603296079506 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Binary_to_Ascii.v(67) " "Verilog HDL information at Binary_to_Ascii.v(67): always construct contains both blocking and non-blocking assignments" {  } { { "Binary_to_Ascii.v" "" { Text "C:/Quartus/Binary_to_Ascii/Binary_to_Ascii.v" 67 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1603296090352 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Binary_to_Ascii.v(111) " "Verilog HDL information at Binary_to_Ascii.v(111): always construct contains both blocking and non-blocking assignments" {  } { { "Binary_to_Ascii.v" "" { Text "C:/Quartus/Binary_to_Ascii/Binary_to_Ascii.v" 111 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1603296090352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binary_to_ascii.v 1 1 " "Found 1 design units, including 1 entities, in source file binary_to_ascii.v" { { "Info" "ISGN_ENTITY_NAME" "1 Binary_to_Ascii " "Found entity 1: Binary_to_Ascii" {  } { { "Binary_to_Ascii.v" "" { Text "C:/Quartus/Binary_to_Ascii/Binary_to_Ascii.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603296090356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603296090356 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Binary_to_Ascii " "Elaborating entity \"Binary_to_Ascii\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1603296090394 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Binary_to_Ascii.v(84) " "Verilog HDL assignment warning at Binary_to_Ascii.v(84): truncated value with size 32 to match size of target (4)" {  } { { "Binary_to_Ascii.v" "" { Text "C:/Quartus/Binary_to_Ascii/Binary_to_Ascii.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603296090411 "|Binary_to_Ascii"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Binary_to_Ascii.v(87) " "Verilog HDL assignment warning at Binary_to_Ascii.v(87): truncated value with size 32 to match size of target (4)" {  } { { "Binary_to_Ascii.v" "" { Text "C:/Quartus/Binary_to_Ascii/Binary_to_Ascii.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603296090412 "|Binary_to_Ascii"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Binary_to_Ascii.v(90) " "Verilog HDL assignment warning at Binary_to_Ascii.v(90): truncated value with size 32 to match size of target (4)" {  } { { "Binary_to_Ascii.v" "" { Text "C:/Quartus/Binary_to_Ascii/Binary_to_Ascii.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603296090412 "|Binary_to_Ascii"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Binary_to_Ascii.v(93) " "Verilog HDL assignment warning at Binary_to_Ascii.v(93): truncated value with size 32 to match size of target (4)" {  } { { "Binary_to_Ascii.v" "" { Text "C:/Quartus/Binary_to_Ascii/Binary_to_Ascii.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603296090412 "|Binary_to_Ascii"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Binary_to_Ascii.v(96) " "Verilog HDL assignment warning at Binary_to_Ascii.v(96): truncated value with size 32 to match size of target (4)" {  } { { "Binary_to_Ascii.v" "" { Text "C:/Quartus/Binary_to_Ascii/Binary_to_Ascii.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603296090412 "|Binary_to_Ascii"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Binary_to_Ascii.v(124) " "Verilog HDL assignment warning at Binary_to_Ascii.v(124): truncated value with size 32 to match size of target (4)" {  } { { "Binary_to_Ascii.v" "" { Text "C:/Quartus/Binary_to_Ascii/Binary_to_Ascii.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603296090414 "|Binary_to_Ascii"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Binary_to_Ascii.v(127) " "Verilog HDL assignment warning at Binary_to_Ascii.v(127): truncated value with size 32 to match size of target (4)" {  } { { "Binary_to_Ascii.v" "" { Text "C:/Quartus/Binary_to_Ascii/Binary_to_Ascii.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603296090415 "|Binary_to_Ascii"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Binary_to_Ascii.v(129) " "Verilog HDL assignment warning at Binary_to_Ascii.v(129): truncated value with size 32 to match size of target (4)" {  } { { "Binary_to_Ascii.v" "" { Text "C:/Quartus/Binary_to_Ascii/Binary_to_Ascii.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603296090415 "|Binary_to_Ascii"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r_int_ascii Binary_to_Ascii.v(148) " "Verilog HDL Always Construct warning at Binary_to_Ascii.v(148): inferring latch(es) for variable \"r_int_ascii\", which holds its previous value in one or more paths through the always construct" {  } { { "Binary_to_Ascii.v" "" { Text "C:/Quartus/Binary_to_Ascii/Binary_to_Ascii.v" 148 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1603296090416 "|Binary_to_Ascii"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r_dec_ascii Binary_to_Ascii.v(161) " "Verilog HDL Always Construct warning at Binary_to_Ascii.v(161): inferring latch(es) for variable \"r_dec_ascii\", which holds its previous value in one or more paths through the always construct" {  } { { "Binary_to_Ascii.v" "" { Text "C:/Quartus/Binary_to_Ascii/Binary_to_Ascii.v" 161 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1603296090417 "|Binary_to_Ascii"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_dec_ascii\[0\] Binary_to_Ascii.v(161) " "Inferred latch for \"r_dec_ascii\[0\]\" at Binary_to_Ascii.v(161)" {  } { { "Binary_to_Ascii.v" "" { Text "C:/Quartus/Binary_to_Ascii/Binary_to_Ascii.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603296090418 "|Binary_to_Ascii"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_dec_ascii\[1\] Binary_to_Ascii.v(161) " "Inferred latch for \"r_dec_ascii\[1\]\" at Binary_to_Ascii.v(161)" {  } { { "Binary_to_Ascii.v" "" { Text "C:/Quartus/Binary_to_Ascii/Binary_to_Ascii.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603296090418 "|Binary_to_Ascii"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_dec_ascii\[2\] Binary_to_Ascii.v(161) " "Inferred latch for \"r_dec_ascii\[2\]\" at Binary_to_Ascii.v(161)" {  } { { "Binary_to_Ascii.v" "" { Text "C:/Quartus/Binary_to_Ascii/Binary_to_Ascii.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603296090418 "|Binary_to_Ascii"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_dec_ascii\[3\] Binary_to_Ascii.v(161) " "Inferred latch for \"r_dec_ascii\[3\]\" at Binary_to_Ascii.v(161)" {  } { { "Binary_to_Ascii.v" "" { Text "C:/Quartus/Binary_to_Ascii/Binary_to_Ascii.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603296090421 "|Binary_to_Ascii"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_dec_ascii\[4\] Binary_to_Ascii.v(161) " "Inferred latch for \"r_dec_ascii\[4\]\" at Binary_to_Ascii.v(161)" {  } { { "Binary_to_Ascii.v" "" { Text "C:/Quartus/Binary_to_Ascii/Binary_to_Ascii.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603296090421 "|Binary_to_Ascii"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_dec_ascii\[5\] Binary_to_Ascii.v(161) " "Inferred latch for \"r_dec_ascii\[5\]\" at Binary_to_Ascii.v(161)" {  } { { "Binary_to_Ascii.v" "" { Text "C:/Quartus/Binary_to_Ascii/Binary_to_Ascii.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603296090421 "|Binary_to_Ascii"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_dec_ascii\[6\] Binary_to_Ascii.v(161) " "Inferred latch for \"r_dec_ascii\[6\]\" at Binary_to_Ascii.v(161)" {  } { { "Binary_to_Ascii.v" "" { Text "C:/Quartus/Binary_to_Ascii/Binary_to_Ascii.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603296090421 "|Binary_to_Ascii"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_dec_ascii\[7\] Binary_to_Ascii.v(161) " "Inferred latch for \"r_dec_ascii\[7\]\" at Binary_to_Ascii.v(161)" {  } { { "Binary_to_Ascii.v" "" { Text "C:/Quartus/Binary_to_Ascii/Binary_to_Ascii.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603296090421 "|Binary_to_Ascii"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_dec_ascii\[8\] Binary_to_Ascii.v(161) " "Inferred latch for \"r_dec_ascii\[8\]\" at Binary_to_Ascii.v(161)" {  } { { "Binary_to_Ascii.v" "" { Text "C:/Quartus/Binary_to_Ascii/Binary_to_Ascii.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603296090421 "|Binary_to_Ascii"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_dec_ascii\[9\] Binary_to_Ascii.v(161) " "Inferred latch for \"r_dec_ascii\[9\]\" at Binary_to_Ascii.v(161)" {  } { { "Binary_to_Ascii.v" "" { Text "C:/Quartus/Binary_to_Ascii/Binary_to_Ascii.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603296090421 "|Binary_to_Ascii"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_dec_ascii\[10\] Binary_to_Ascii.v(161) " "Inferred latch for \"r_dec_ascii\[10\]\" at Binary_to_Ascii.v(161)" {  } { { "Binary_to_Ascii.v" "" { Text "C:/Quartus/Binary_to_Ascii/Binary_to_Ascii.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603296090421 "|Binary_to_Ascii"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_dec_ascii\[11\] Binary_to_Ascii.v(161) " "Inferred latch for \"r_dec_ascii\[11\]\" at Binary_to_Ascii.v(161)" {  } { { "Binary_to_Ascii.v" "" { Text "C:/Quartus/Binary_to_Ascii/Binary_to_Ascii.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603296090421 "|Binary_to_Ascii"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_dec_ascii\[12\] Binary_to_Ascii.v(161) " "Inferred latch for \"r_dec_ascii\[12\]\" at Binary_to_Ascii.v(161)" {  } { { "Binary_to_Ascii.v" "" { Text "C:/Quartus/Binary_to_Ascii/Binary_to_Ascii.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603296090422 "|Binary_to_Ascii"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_dec_ascii\[13\] Binary_to_Ascii.v(161) " "Inferred latch for \"r_dec_ascii\[13\]\" at Binary_to_Ascii.v(161)" {  } { { "Binary_to_Ascii.v" "" { Text "C:/Quartus/Binary_to_Ascii/Binary_to_Ascii.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603296090422 "|Binary_to_Ascii"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_dec_ascii\[14\] Binary_to_Ascii.v(161) " "Inferred latch for \"r_dec_ascii\[14\]\" at Binary_to_Ascii.v(161)" {  } { { "Binary_to_Ascii.v" "" { Text "C:/Quartus/Binary_to_Ascii/Binary_to_Ascii.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603296090422 "|Binary_to_Ascii"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_dec_ascii\[15\] Binary_to_Ascii.v(161) " "Inferred latch for \"r_dec_ascii\[15\]\" at Binary_to_Ascii.v(161)" {  } { { "Binary_to_Ascii.v" "" { Text "C:/Quartus/Binary_to_Ascii/Binary_to_Ascii.v" 161 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603296090422 "|Binary_to_Ascii"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_int_ascii\[0\] Binary_to_Ascii.v(148) " "Inferred latch for \"r_int_ascii\[0\]\" at Binary_to_Ascii.v(148)" {  } { { "Binary_to_Ascii.v" "" { Text "C:/Quartus/Binary_to_Ascii/Binary_to_Ascii.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603296090422 "|Binary_to_Ascii"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_int_ascii\[1\] Binary_to_Ascii.v(148) " "Inferred latch for \"r_int_ascii\[1\]\" at Binary_to_Ascii.v(148)" {  } { { "Binary_to_Ascii.v" "" { Text "C:/Quartus/Binary_to_Ascii/Binary_to_Ascii.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603296090422 "|Binary_to_Ascii"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_int_ascii\[2\] Binary_to_Ascii.v(148) " "Inferred latch for \"r_int_ascii\[2\]\" at Binary_to_Ascii.v(148)" {  } { { "Binary_to_Ascii.v" "" { Text "C:/Quartus/Binary_to_Ascii/Binary_to_Ascii.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603296090422 "|Binary_to_Ascii"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_int_ascii\[3\] Binary_to_Ascii.v(148) " "Inferred latch for \"r_int_ascii\[3\]\" at Binary_to_Ascii.v(148)" {  } { { "Binary_to_Ascii.v" "" { Text "C:/Quartus/Binary_to_Ascii/Binary_to_Ascii.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603296090422 "|Binary_to_Ascii"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_int_ascii\[4\] Binary_to_Ascii.v(148) " "Inferred latch for \"r_int_ascii\[4\]\" at Binary_to_Ascii.v(148)" {  } { { "Binary_to_Ascii.v" "" { Text "C:/Quartus/Binary_to_Ascii/Binary_to_Ascii.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603296090422 "|Binary_to_Ascii"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_int_ascii\[5\] Binary_to_Ascii.v(148) " "Inferred latch for \"r_int_ascii\[5\]\" at Binary_to_Ascii.v(148)" {  } { { "Binary_to_Ascii.v" "" { Text "C:/Quartus/Binary_to_Ascii/Binary_to_Ascii.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603296090423 "|Binary_to_Ascii"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_int_ascii\[6\] Binary_to_Ascii.v(148) " "Inferred latch for \"r_int_ascii\[6\]\" at Binary_to_Ascii.v(148)" {  } { { "Binary_to_Ascii.v" "" { Text "C:/Quartus/Binary_to_Ascii/Binary_to_Ascii.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603296090423 "|Binary_to_Ascii"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_int_ascii\[7\] Binary_to_Ascii.v(148) " "Inferred latch for \"r_int_ascii\[7\]\" at Binary_to_Ascii.v(148)" {  } { { "Binary_to_Ascii.v" "" { Text "C:/Quartus/Binary_to_Ascii/Binary_to_Ascii.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603296090423 "|Binary_to_Ascii"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_int_ascii\[8\] Binary_to_Ascii.v(148) " "Inferred latch for \"r_int_ascii\[8\]\" at Binary_to_Ascii.v(148)" {  } { { "Binary_to_Ascii.v" "" { Text "C:/Quartus/Binary_to_Ascii/Binary_to_Ascii.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603296090423 "|Binary_to_Ascii"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_int_ascii\[9\] Binary_to_Ascii.v(148) " "Inferred latch for \"r_int_ascii\[9\]\" at Binary_to_Ascii.v(148)" {  } { { "Binary_to_Ascii.v" "" { Text "C:/Quartus/Binary_to_Ascii/Binary_to_Ascii.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603296090423 "|Binary_to_Ascii"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_int_ascii\[10\] Binary_to_Ascii.v(148) " "Inferred latch for \"r_int_ascii\[10\]\" at Binary_to_Ascii.v(148)" {  } { { "Binary_to_Ascii.v" "" { Text "C:/Quartus/Binary_to_Ascii/Binary_to_Ascii.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603296090423 "|Binary_to_Ascii"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_int_ascii\[11\] Binary_to_Ascii.v(148) " "Inferred latch for \"r_int_ascii\[11\]\" at Binary_to_Ascii.v(148)" {  } { { "Binary_to_Ascii.v" "" { Text "C:/Quartus/Binary_to_Ascii/Binary_to_Ascii.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603296090423 "|Binary_to_Ascii"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_int_ascii\[12\] Binary_to_Ascii.v(148) " "Inferred latch for \"r_int_ascii\[12\]\" at Binary_to_Ascii.v(148)" {  } { { "Binary_to_Ascii.v" "" { Text "C:/Quartus/Binary_to_Ascii/Binary_to_Ascii.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603296090423 "|Binary_to_Ascii"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_int_ascii\[13\] Binary_to_Ascii.v(148) " "Inferred latch for \"r_int_ascii\[13\]\" at Binary_to_Ascii.v(148)" {  } { { "Binary_to_Ascii.v" "" { Text "C:/Quartus/Binary_to_Ascii/Binary_to_Ascii.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603296090423 "|Binary_to_Ascii"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_int_ascii\[14\] Binary_to_Ascii.v(148) " "Inferred latch for \"r_int_ascii\[14\]\" at Binary_to_Ascii.v(148)" {  } { { "Binary_to_Ascii.v" "" { Text "C:/Quartus/Binary_to_Ascii/Binary_to_Ascii.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603296090423 "|Binary_to_Ascii"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_int_ascii\[15\] Binary_to_Ascii.v(148) " "Inferred latch for \"r_int_ascii\[15\]\" at Binary_to_Ascii.v(148)" {  } { { "Binary_to_Ascii.v" "" { Text "C:/Quartus/Binary_to_Ascii/Binary_to_Ascii.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603296090423 "|Binary_to_Ascii"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_int_ascii\[16\] Binary_to_Ascii.v(148) " "Inferred latch for \"r_int_ascii\[16\]\" at Binary_to_Ascii.v(148)" {  } { { "Binary_to_Ascii.v" "" { Text "C:/Quartus/Binary_to_Ascii/Binary_to_Ascii.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603296090423 "|Binary_to_Ascii"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_int_ascii\[17\] Binary_to_Ascii.v(148) " "Inferred latch for \"r_int_ascii\[17\]\" at Binary_to_Ascii.v(148)" {  } { { "Binary_to_Ascii.v" "" { Text "C:/Quartus/Binary_to_Ascii/Binary_to_Ascii.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603296090423 "|Binary_to_Ascii"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_int_ascii\[18\] Binary_to_Ascii.v(148) " "Inferred latch for \"r_int_ascii\[18\]\" at Binary_to_Ascii.v(148)" {  } { { "Binary_to_Ascii.v" "" { Text "C:/Quartus/Binary_to_Ascii/Binary_to_Ascii.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603296090424 "|Binary_to_Ascii"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_int_ascii\[19\] Binary_to_Ascii.v(148) " "Inferred latch for \"r_int_ascii\[19\]\" at Binary_to_Ascii.v(148)" {  } { { "Binary_to_Ascii.v" "" { Text "C:/Quartus/Binary_to_Ascii/Binary_to_Ascii.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603296090425 "|Binary_to_Ascii"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_int_ascii\[20\] Binary_to_Ascii.v(148) " "Inferred latch for \"r_int_ascii\[20\]\" at Binary_to_Ascii.v(148)" {  } { { "Binary_to_Ascii.v" "" { Text "C:/Quartus/Binary_to_Ascii/Binary_to_Ascii.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603296090425 "|Binary_to_Ascii"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_int_ascii\[21\] Binary_to_Ascii.v(148) " "Inferred latch for \"r_int_ascii\[21\]\" at Binary_to_Ascii.v(148)" {  } { { "Binary_to_Ascii.v" "" { Text "C:/Quartus/Binary_to_Ascii/Binary_to_Ascii.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603296090425 "|Binary_to_Ascii"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_int_ascii\[22\] Binary_to_Ascii.v(148) " "Inferred latch for \"r_int_ascii\[22\]\" at Binary_to_Ascii.v(148)" {  } { { "Binary_to_Ascii.v" "" { Text "C:/Quartus/Binary_to_Ascii/Binary_to_Ascii.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603296090425 "|Binary_to_Ascii"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_int_ascii\[23\] Binary_to_Ascii.v(148) " "Inferred latch for \"r_int_ascii\[23\]\" at Binary_to_Ascii.v(148)" {  } { { "Binary_to_Ascii.v" "" { Text "C:/Quartus/Binary_to_Ascii/Binary_to_Ascii.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603296090425 "|Binary_to_Ascii"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_int_ascii\[24\] Binary_to_Ascii.v(148) " "Inferred latch for \"r_int_ascii\[24\]\" at Binary_to_Ascii.v(148)" {  } { { "Binary_to_Ascii.v" "" { Text "C:/Quartus/Binary_to_Ascii/Binary_to_Ascii.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603296090425 "|Binary_to_Ascii"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_int_ascii\[25\] Binary_to_Ascii.v(148) " "Inferred latch for \"r_int_ascii\[25\]\" at Binary_to_Ascii.v(148)" {  } { { "Binary_to_Ascii.v" "" { Text "C:/Quartus/Binary_to_Ascii/Binary_to_Ascii.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603296090425 "|Binary_to_Ascii"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_int_ascii\[26\] Binary_to_Ascii.v(148) " "Inferred latch for \"r_int_ascii\[26\]\" at Binary_to_Ascii.v(148)" {  } { { "Binary_to_Ascii.v" "" { Text "C:/Quartus/Binary_to_Ascii/Binary_to_Ascii.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603296090425 "|Binary_to_Ascii"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_int_ascii\[27\] Binary_to_Ascii.v(148) " "Inferred latch for \"r_int_ascii\[27\]\" at Binary_to_Ascii.v(148)" {  } { { "Binary_to_Ascii.v" "" { Text "C:/Quartus/Binary_to_Ascii/Binary_to_Ascii.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603296090425 "|Binary_to_Ascii"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_int_ascii\[28\] Binary_to_Ascii.v(148) " "Inferred latch for \"r_int_ascii\[28\]\" at Binary_to_Ascii.v(148)" {  } { { "Binary_to_Ascii.v" "" { Text "C:/Quartus/Binary_to_Ascii/Binary_to_Ascii.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603296090425 "|Binary_to_Ascii"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_int_ascii\[29\] Binary_to_Ascii.v(148) " "Inferred latch for \"r_int_ascii\[29\]\" at Binary_to_Ascii.v(148)" {  } { { "Binary_to_Ascii.v" "" { Text "C:/Quartus/Binary_to_Ascii/Binary_to_Ascii.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603296090425 "|Binary_to_Ascii"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_int_ascii\[30\] Binary_to_Ascii.v(148) " "Inferred latch for \"r_int_ascii\[30\]\" at Binary_to_Ascii.v(148)" {  } { { "Binary_to_Ascii.v" "" { Text "C:/Quartus/Binary_to_Ascii/Binary_to_Ascii.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603296090425 "|Binary_to_Ascii"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_int_ascii\[31\] Binary_to_Ascii.v(148) " "Inferred latch for \"r_int_ascii\[31\]\" at Binary_to_Ascii.v(148)" {  } { { "Binary_to_Ascii.v" "" { Text "C:/Quartus/Binary_to_Ascii/Binary_to_Ascii.v" 148 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603296090425 "|Binary_to_Ascii"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "int_ascii\[4\] VCC " "Pin \"int_ascii\[4\]\" is stuck at VCC" {  } { { "Binary_to_Ascii.v" "" { Text "C:/Quartus/Binary_to_Ascii/Binary_to_Ascii.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603296091130 "|Binary_to_Ascii|int_ascii[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "int_ascii\[5\] VCC " "Pin \"int_ascii\[5\]\" is stuck at VCC" {  } { { "Binary_to_Ascii.v" "" { Text "C:/Quartus/Binary_to_Ascii/Binary_to_Ascii.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603296091130 "|Binary_to_Ascii|int_ascii[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "int_ascii\[6\] GND " "Pin \"int_ascii\[6\]\" is stuck at GND" {  } { { "Binary_to_Ascii.v" "" { Text "C:/Quartus/Binary_to_Ascii/Binary_to_Ascii.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603296091130 "|Binary_to_Ascii|int_ascii[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "int_ascii\[7\] GND " "Pin \"int_ascii\[7\]\" is stuck at GND" {  } { { "Binary_to_Ascii.v" "" { Text "C:/Quartus/Binary_to_Ascii/Binary_to_Ascii.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603296091130 "|Binary_to_Ascii|int_ascii[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "int_ascii\[12\] VCC " "Pin \"int_ascii\[12\]\" is stuck at VCC" {  } { { "Binary_to_Ascii.v" "" { Text "C:/Quartus/Binary_to_Ascii/Binary_to_Ascii.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603296091130 "|Binary_to_Ascii|int_ascii[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "int_ascii\[13\] VCC " "Pin \"int_ascii\[13\]\" is stuck at VCC" {  } { { "Binary_to_Ascii.v" "" { Text "C:/Quartus/Binary_to_Ascii/Binary_to_Ascii.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603296091130 "|Binary_to_Ascii|int_ascii[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "int_ascii\[14\] GND " "Pin \"int_ascii\[14\]\" is stuck at GND" {  } { { "Binary_to_Ascii.v" "" { Text "C:/Quartus/Binary_to_Ascii/Binary_to_Ascii.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603296091130 "|Binary_to_Ascii|int_ascii[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "int_ascii\[15\] GND " "Pin \"int_ascii\[15\]\" is stuck at GND" {  } { { "Binary_to_Ascii.v" "" { Text "C:/Quartus/Binary_to_Ascii/Binary_to_Ascii.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603296091130 "|Binary_to_Ascii|int_ascii[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "int_ascii\[20\] VCC " "Pin \"int_ascii\[20\]\" is stuck at VCC" {  } { { "Binary_to_Ascii.v" "" { Text "C:/Quartus/Binary_to_Ascii/Binary_to_Ascii.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603296091130 "|Binary_to_Ascii|int_ascii[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "int_ascii\[21\] VCC " "Pin \"int_ascii\[21\]\" is stuck at VCC" {  } { { "Binary_to_Ascii.v" "" { Text "C:/Quartus/Binary_to_Ascii/Binary_to_Ascii.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603296091130 "|Binary_to_Ascii|int_ascii[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "int_ascii\[22\] GND " "Pin \"int_ascii\[22\]\" is stuck at GND" {  } { { "Binary_to_Ascii.v" "" { Text "C:/Quartus/Binary_to_Ascii/Binary_to_Ascii.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603296091130 "|Binary_to_Ascii|int_ascii[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "int_ascii\[23\] GND " "Pin \"int_ascii\[23\]\" is stuck at GND" {  } { { "Binary_to_Ascii.v" "" { Text "C:/Quartus/Binary_to_Ascii/Binary_to_Ascii.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603296091130 "|Binary_to_Ascii|int_ascii[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "int_ascii\[28\] VCC " "Pin \"int_ascii\[28\]\" is stuck at VCC" {  } { { "Binary_to_Ascii.v" "" { Text "C:/Quartus/Binary_to_Ascii/Binary_to_Ascii.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603296091130 "|Binary_to_Ascii|int_ascii[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "int_ascii\[29\] VCC " "Pin \"int_ascii\[29\]\" is stuck at VCC" {  } { { "Binary_to_Ascii.v" "" { Text "C:/Quartus/Binary_to_Ascii/Binary_to_Ascii.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603296091130 "|Binary_to_Ascii|int_ascii[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "int_ascii\[30\] GND " "Pin \"int_ascii\[30\]\" is stuck at GND" {  } { { "Binary_to_Ascii.v" "" { Text "C:/Quartus/Binary_to_Ascii/Binary_to_Ascii.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603296091130 "|Binary_to_Ascii|int_ascii[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "int_ascii\[31\] GND " "Pin \"int_ascii\[31\]\" is stuck at GND" {  } { { "Binary_to_Ascii.v" "" { Text "C:/Quartus/Binary_to_Ascii/Binary_to_Ascii.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603296091130 "|Binary_to_Ascii|int_ascii[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dec_ascii\[4\] VCC " "Pin \"dec_ascii\[4\]\" is stuck at VCC" {  } { { "Binary_to_Ascii.v" "" { Text "C:/Quartus/Binary_to_Ascii/Binary_to_Ascii.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603296091130 "|Binary_to_Ascii|dec_ascii[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dec_ascii\[5\] VCC " "Pin \"dec_ascii\[5\]\" is stuck at VCC" {  } { { "Binary_to_Ascii.v" "" { Text "C:/Quartus/Binary_to_Ascii/Binary_to_Ascii.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603296091130 "|Binary_to_Ascii|dec_ascii[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dec_ascii\[6\] GND " "Pin \"dec_ascii\[6\]\" is stuck at GND" {  } { { "Binary_to_Ascii.v" "" { Text "C:/Quartus/Binary_to_Ascii/Binary_to_Ascii.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603296091130 "|Binary_to_Ascii|dec_ascii[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dec_ascii\[7\] GND " "Pin \"dec_ascii\[7\]\" is stuck at GND" {  } { { "Binary_to_Ascii.v" "" { Text "C:/Quartus/Binary_to_Ascii/Binary_to_Ascii.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603296091130 "|Binary_to_Ascii|dec_ascii[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dec_ascii\[12\] VCC " "Pin \"dec_ascii\[12\]\" is stuck at VCC" {  } { { "Binary_to_Ascii.v" "" { Text "C:/Quartus/Binary_to_Ascii/Binary_to_Ascii.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603296091130 "|Binary_to_Ascii|dec_ascii[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dec_ascii\[13\] VCC " "Pin \"dec_ascii\[13\]\" is stuck at VCC" {  } { { "Binary_to_Ascii.v" "" { Text "C:/Quartus/Binary_to_Ascii/Binary_to_Ascii.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603296091130 "|Binary_to_Ascii|dec_ascii[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dec_ascii\[14\] GND " "Pin \"dec_ascii\[14\]\" is stuck at GND" {  } { { "Binary_to_Ascii.v" "" { Text "C:/Quartus/Binary_to_Ascii/Binary_to_Ascii.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603296091130 "|Binary_to_Ascii|dec_ascii[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dec_ascii\[15\] GND " "Pin \"dec_ascii\[15\]\" is stuck at GND" {  } { { "Binary_to_Ascii.v" "" { Text "C:/Quartus/Binary_to_Ascii/Binary_to_Ascii.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603296091130 "|Binary_to_Ascii|dec_ascii[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1603296091130 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1603296091236 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Quartus/Binary_to_Ascii/output_files/Binary_to_Ascii.map.smsg " "Generated suppressed messages file C:/Quartus/Binary_to_Ascii/output_files/Binary_to_Ascii.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603296091762 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1603296091988 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603296091988 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "245 " "Implemented 245 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1603296092155 ""} { "Info" "ICUT_CUT_TM_OPINS" "48 " "Implemented 48 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1603296092155 ""} { "Info" "ICUT_CUT_TM_LCELLS" "176 " "Implemented 176 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1603296092155 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1603296092155 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4767 " "Peak virtual memory: 4767 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1603296092224 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 21 21:31:32 2020 " "Processing ended: Wed Oct 21 21:31:32 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1603296092224 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1603296092224 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1603296092224 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1603296092224 ""}
