/*
 * Copyright (C) 2015-2017 Voipac.
 *
 * The code contained herein is licensed under the GNU General Public
 * License. You may obtain a copy of the GNU General Public License
 * Version 2 or later at the following locations:
 *
 * http://www.opensource.org/licenses/gpl-license.html
 * http://www.gnu.org/copyleft/gpl.html
 */

#include <dt-bindings/gpio/gpio.h>
#include <dt-bindings/input/input.h>

/ {
	aliases {
		mxcfb0 = &mxcfb1;
		mxcfb1 = &mxcfb2;
		mxcfb2 = &mxcfb3;
		mxcfb3 = &mxcfb4;
	};

	chosen {
		stdout-path = &uart1;
	};

	gpio-keys {
		compatible = "gpio-keys";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_gpio_keys>;

		home {
			label = "Home";
			gpios = <&gpio6 7 GPIO_ACTIVE_LOW>;
			gpio-key,wakeup;
			linux,code = <KEY_HOME>;
		};

		back {
			label = "Back-";
			gpios = <&gpio6 8 GPIO_ACTIVE_LOW>;
			linux,code = <KEY_BACK>;
		};

		menu {
			label = "Menu+";
			gpios = <&gpio6 9 GPIO_ACTIVE_LOW>;
			linux,code = <KEY_MENU>;
		};
	};

	ir-receiver {
		compatible = "gpio-ir-receiver";
		gpios = <&gpio2 11 GPIO_ACTIVE_LOW>;
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_ir>;
	};

	lcd@0 {
		compatible = "fsl,lcd";
		ipu_id = <0>;
		disp_id = <0>;
		default_ifmt = "RGB565";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_ipu1_disp1>;
		status = "disabled";
	};

	leds {
		compatible = "gpio-leds";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_leds>;

		module-led {
			gpios = <&gpio1 19 GPIO_ACTIVE_HIGH>;
			linux,default-trigger = "heartbeat";
			retain-state-suspended;
		};

		sd-activity-led {
			gpios = <&gpio1 6 GPIO_ACTIVE_HIGH>;
			linux,default-trigger = "mmc1";
		};

		user-led-1 {
			gpios = <&gpio2 0 GPIO_ACTIVE_LOW>;
		};
		user-led-2 {
			gpios = <&gpio2 1 GPIO_ACTIVE_LOW>;
		};
		user-led-3 {
			gpios = <&gpio2 2 GPIO_ACTIVE_LOW>;
		};
		user-led-4 {
			gpios = <&gpio2 3 GPIO_ACTIVE_LOW>;
		};
		user-led-5 {
			gpios = <&gpio2 4 GPIO_ACTIVE_LOW>;
		};
		user-led-6 {
			gpios = <&gpio2 5 GPIO_ACTIVE_LOW>;
		};
		user-led-7 {
			gpios = <&gpio2 6 GPIO_ACTIVE_LOW>;
		};
		user-led-8 {
			gpios = <&gpio2 7 GPIO_ACTIVE_LOW>;
		};
	};

	mxcfb1: fb@0 {
		compatible = "fsl,mxc_sdc_fb";
		disp_dev = "hdmi";
		interface_pix_fmt = "RGB24";
		mode_str ="1920x1080M@60";
		default_bpp = <24>;
		int_clk = <0>;
		late_init = <0>;
		status = "disabled";
	};

	mxcfb2: fb@1 {
		compatible = "fsl,mxc_sdc_fb";
		disp_dev = "ldb";
		interface_pix_fmt = "RGB666";
		default_bpp = <16>;
		int_clk = <0>;
		late_init = <0>;
		status = "disabled";
	};

	mxcfb3: fb@2 {
		compatible = "fsl,mxc_sdc_fb";
		disp_dev = "lcd";
		interface_pix_fmt = "RGB565";
		mode_str ="CLAA-WVGA";
		default_bpp = <16>;
		int_clk = <0>;
		late_init = <0>;
		status = "disabled";
	};

	mxcfb4: fb@3 {
		compatible = "fsl,mxc_sdc_fb";
		disp_dev = "ldb";
		interface_pix_fmt = "RGB666";
		default_bpp = <16>;
		int_clk = <0>;
		late_init = <0>;
		status = "disabled";
	};

	regulators {
		compatible = "simple-bus";
		#address-cells = <1>;
		#size-cells = <0>;

		reg_1p5v: 1p5v {
			compatible = "regulator-fixed";
			reg = <0>;
			regulator-name = "1P5V";
			regulator-min-microvolt = <1500000>;
			regulator-max-microvolt = <1500000>;
			regulator-always-on;
		};

		reg_1p8v: 1p8v {
			compatible = "regulator-fixed";
			reg = <1>;
			regulator-name = "1P8V";
			regulator-min-microvolt = <1800000>;
			regulator-max-microvolt = <1800000>;
			regulator-always-on;
		};

		reg_2p8v: 2p8v {
			compatible = "regulator-fixed";
			reg = <2>;
			regulator-name = "2P8V";
			regulator-min-microvolt = <2800000>;
			regulator-max-microvolt = <2800000>;
			regulator-always-on;
		};

		reg_3p3v: 3p3v {
			compatible = "regulator-fixed";
			reg = <3>;
			regulator-name = "3P3V";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			regulator-always-on;
		};
	};

	sound-hdmi {
		compatible = "fsl,imx6q-audio-hdmi",
			     "fsl,imx-audio-hdmi";
		model = "imx-audio-hdmi";
		hdmi-controller = <&hdmi_audio>;
	};

	sound-sgtl5000 {
		compatible = "fsl,imx6q-audio-sgtl5000",
			     "fsl,imx-audio-sgtl5000";
		model = "sgtl5000-audio";
		ssi-controller = <&ssi1>;
		audio-codec = <&codec>;
		audio-routing =
			"MIC_IN", "Mic Jack",
			"Mic Jack", "Mic Bias",
			"Headphone Jack", "HP_OUT";
		mux-int-port = <1>;
		mux-ext-port = <3>;
	};
/*
	v4l2_cap_0 {
		compatible = "fsl,imx6q-v4l2-capture";
		ipu_id = <1>;
		csi_id = <1>;
		mclk_source = <0>;
		mipi_camera = <0>;
		default_input = <1>;
		status = "okay";
	};
*/
	v4l2_cap_1 {
		compatible = "fsl,imx6q-v4l2-capture";
		ipu_id = <0>;
		csi_id = <1>;
		mclk_source = <0>;
		mipi_camera = <1>;
		default_input = <1>;
		status = "okay";
	};

	v4l2_out {
		compatible = "fsl,mxc_v4l2_output";
		status = "okay";
	};
};

&audmux {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_audmux>;
	status = "okay";
};

&cpu0 {
	arm-supply = <&sw1a_reg>;
	soc-supply = <&sw1c_reg>;
};

&clks {
	fsl,ldb-di0-parent = <&clks IMX6QDL_CLK_PLL2_PFD0_352M>;
	fsl,ldb-di1-parent = <&clks IMX6QDL_CLK_PLL2_PFD0_352M>;
};

&ecspi1 {
	fsl,spi-num-chipselects = <2>;
	cs-gpios = <&gpio2 30 GPIO_ACTIVE_LOW>, <&gpio5 9 GPIO_ACTIVE_LOW>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_ecspi1>;
	status = "okay";
};

&ecspi2 {
	fsl,spi-num-chipselects = <1>;
	cs-gpios = <&gpio5 12 GPIO_ACTIVE_LOW>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_ecspi2>;
	status = "okay";
};

&ecspi3 {
	fsl,spi-num-chipselects = <2>;
	cs-gpios = <&gpio4 24 GPIO_ACTIVE_LOW>, <&gpio4 26 GPIO_ACTIVE_LOW>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_ecspi3>;
	status = "okay";

	flash: m25p80@0 {
		#address-cells = <1>;
		#size-cells = <1>;
		compatible = "st,m25p32";
		spi-max-frequency = <20000000>;
		reg = <1>;
	};
};

&fec {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_enet>;
	phy-mode = "rgmii";
	phy-reset-gpios = <&gpio1 25 GPIO_ACTIVE_LOW>;
	fsl,magic-packet;
	status = "okay";
};

&i2c1 {
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c1>;
	status = "okay";

	pmic: pfuze100@08 {
		compatible = "fsl,pfuze100";
		reg = <0x08>;

		regulators {
			sw1a_reg: sw1ab {
				regulator-min-microvolt = <700000>;
				regulator-max-microvolt = <1500000>;
				regulator-boot-on;
				regulator-always-on;
				regulator-ramp-delay = <6250>;
			};

			sw1c_reg: sw1c {
				regulator-min-microvolt = <700000>;
				regulator-max-microvolt = <1500000>;
				regulator-boot-on;
				regulator-always-on;
				regulator-ramp-delay = <6250>;
			};
/*
			sw2_reg: sw2 {
				regulator-min-microvolt = <800000>;
				regulator-max-microvolt = <3300000>;
				regulator-boot-on;
				regulator-always-on;
				regulator-ramp-delay = <6250>;
			};

			sw3a_reg: sw3a {
				regulator-min-microvolt = <400000>;
				regulator-max-microvolt = <1975000>;
				regulator-boot-on;
				regulator-always-on;
			};

			sw3b_reg: sw3b {
				regulator-min-microvolt = <400000>;
				regulator-max-microvolt = <1975000>;
				regulator-boot-on;
				regulator-always-on;
			};

			sw4_reg: sw4 {
				regulator-min-microvolt = <800000>;
				regulator-max-microvolt = <3300000>;
				regulator-boot-on;
				regulator-always-on;
			};

			swbst_reg: swbst {
				regulator-min-microvolt = <5000000>;
				regulator-max-microvolt = <5150000>;
				regulator-boot-on;
				regulator-always-on;
			};

			snvs_reg: vsnvs {
				regulator-min-microvolt = <1000000>;
				regulator-max-microvolt = <3000000>;
				regulator-boot-on;
				regulator-always-on;
			};

			vref_reg: vrefddr {
				regulator-boot-on;
				regulator-always-on;
			};

			vgen1_reg: vgen1 {
				regulator-min-microvolt = <800000>;
				regulator-max-microvolt = <1550000>;
				regulator-boot-on;
				regulator-always-on;
			};

			vgen2_reg: vgen2 {
				regulator-min-microvolt = <800000>;
				regulator-max-microvolt = <1550000>;
				regulator-boot-on;
				regulator-always-on;
			};

			vgen3_reg: vgen3 {
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <3300000>;
				regulator-boot-on;
			};

			vgen4_reg: vgen4 {
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <3300000>;
				regulator-boot-on;
				regulator-always-on;
			};

			vgen5_reg: vgen5 {
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <3300000>;
				regulator-boot-on;
			};

			vgen6_reg: vgen6 {
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <3300000>;
				regulator-boot-on;
				regulator-always-on;
			};
*/
		};
	};

	accelormeter: fxos8700@1c {
		compatible = "fsl,fxos8700";
		reg = <0x1c>;
	};

	gyroscope: fxas21002@20 {
		compatible = "fsl,fxas2100x";
		reg = <0x20>;
	};
};

&i2c2 {
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c2>;
	status = "okay";

	codec: sgtl5000@0a {
		compatible = "fsl,sgtl5000";
		reg = <0x0a>;
		clocks = <&clks 201>;
		VDDA-supply = <&reg_3p3v>;
		VDDIO-supply = <&reg_3p3v>;
		VDDD-supply = <&reg_1p8v>;
	};

	humidity: sht21@40 {
		compatible = "sensiron,sht21";
		reg = <0x40>;
	};

	temperature: tmp101@48 {
		compatible = "ti,tmp101";
		reg = <0x48>;
	};

	hdmi: edid@50 {
		compatible = "fsl,imx6-hdmi-i2c";
		reg = <0x50>;
	};
};

&i2c3 {
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_i2c3>;
	status = "okay";
};

&iomuxc {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_hog>;

	imx6qdl-openrex {
		pinctrl_hog: hoggrp {
			fsl,pins = <
				MX6QDL_PAD_SD4_CMD__GPIO7_IO09		0x80000000 /* Cpu GPIO 0 */
				MX6QDL_PAD_NANDF_RB0__GPIO6_IO10	0x80000000 /* Cpu GPIO 1 */
				MX6QDL_PAD_EIM_D22__GPIO3_IO22		0x80000000 /* Cpu GPIO 2 */
				MX6QDL_PAD_DI0_PIN4__GPIO4_IO20 	0x80000000 /* Board variant 0 */
				MX6QDL_PAD_DISP0_DAT7__GPIO4_IO28	0x80000000 /* Board variant 1 */
				MX6QDL_PAD_DISP0_DAT14__GPIO5_IO08	0x80000000 /* Board variant 2 */

				MX6QDL_PAD_DISP0_DAT22__GPIO5_IO16 	0x80000000 /* Board ID0 */
				MX6QDL_PAD_DISP0_DAT23__GPIO5_IO17	0x80000000 /* Board ID1 */
				MX6QDL_PAD_ENET_RX_ER__GPIO1_IO24	0x80000000 /* Board ID2 */

				MX6QDL_PAD_SD1_DAT0__GPIO1_IO16		0x00000831 /* MCU_RSTINn Open Drain Output */
				MX6QDL_PAD_SD1_CMD__GPIO1_IO18		0x00000831 /* MCU_ISPn Open Drain Output */
				MX6QDL_PAD_EIM_WAIT__GPIO5_IO00		0x80000000 /* CSPI3_MCU_EN - Unused */

				MX6QDL_PAD_DISP0_DAT12__GPIO5_IO06	0x80000000 /* Pmic int */
				MX6QDL_PAD_EIM_A25__GPIO5_IO02		0x80000000 /* Rstout */
			>;
		};

		pinctrl_audmux: audmuxgrp {
			fsl,pins = <
				MX6QDL_PAD_CSI0_DAT7__AUD3_RXD		0x000130b0
				MX6QDL_PAD_CSI0_DAT4__AUD3_TXC		0x000130b0
				MX6QDL_PAD_CSI0_DAT5__AUD3_TXD		0x000110b0
				MX6QDL_PAD_CSI0_DAT6__AUD3_TXFS		0x000130b0
				MX6QDL_PAD_GPIO_0__CCM_CLKO1		0x000130b0 /* AUD3 Clk */
			>;
		};

		pinctrl_ecspi1: ecspi1grp {
			fsl,pins = <
				MX6QDL_PAD_EIM_D17__ECSPI1_MISO		0x000100b1
				MX6QDL_PAD_EIM_D18__ECSPI1_MOSI		0x000100b1
				MX6QDL_PAD_EIM_D16__ECSPI1_SCLK		0x000100b1
				MX6QDL_PAD_EIM_EB2__GPIO2_IO30		0x80000000 /* CS0 */
				MX6QDL_PAD_DISP0_DAT15__GPIO5_IO09	0x80000000 /* CS1 */
			>;
		};

		pinctrl_ecspi2: ecspi2grp {
			fsl,pins = <
				MX6QDL_PAD_DISP0_DAT17__ECSPI2_MISO	0x000100b1
				MX6QDL_PAD_DISP0_DAT16__ECSPI2_MOSI	0x000100b1
				MX6QDL_PAD_DISP0_DAT19__ECSPI2_SCLK	0x000100b1
				MX6QDL_PAD_DISP0_DAT18__GPIO5_IO12	0x80000000 /* CS0 */
			>;
		};

		pinctrl_ecspi3: ecspi3grp {
			fsl,pins = <
				MX6QDL_PAD_DISP0_DAT2__ECSPI3_MISO	0x000100b1
				MX6QDL_PAD_DISP0_DAT1__ECSPI3_MOSI	0x000100b1
				MX6QDL_PAD_DISP0_DAT0__ECSPI3_SCLK	0x000100b1
				MX6QDL_PAD_DISP0_DAT3__GPIO4_IO24	0x80000000 /* CS0 */
				MX6QDL_PAD_DISP0_DAT5__GPIO4_IO26	0x80000000 /* CS2 */
			>;
		};

		pinctrl_enet: enetgrp {
			fsl,pins = <
				MX6QDL_PAD_ENET_MDIO__ENET_MDIO		0x0001b0b0
				MX6QDL_PAD_ENET_MDC__ENET_MDC		0x0001b0b0
				MX6QDL_PAD_RGMII_TXC__RGMII_TXC		0x0001b0b0
				MX6QDL_PAD_RGMII_TD0__RGMII_TD0		0x0001b0b0
				MX6QDL_PAD_RGMII_TD1__RGMII_TD1		0x0001b0b0
				MX6QDL_PAD_RGMII_TD2__RGMII_TD2		0x0001b0b0
				MX6QDL_PAD_RGMII_TD3__RGMII_TD3		0x0001b0b0
				MX6QDL_PAD_RGMII_TX_CTL__RGMII_TX_CTL	0x0001b0b0
				MX6QDL_PAD_ENET_REF_CLK__ENET_TX_CLK	0x0001b0b0
				MX6QDL_PAD_RGMII_RXC__RGMII_RXC		0x0001b0b0
				MX6QDL_PAD_RGMII_RD0__RGMII_RD0		0x0001b0b0
				MX6QDL_PAD_RGMII_RD1__RGMII_RD1		0x0001b0b0
				MX6QDL_PAD_RGMII_RD2__RGMII_RD2		0x0001b0b0
				MX6QDL_PAD_RGMII_RD3__RGMII_RD3		0x0001b0b0
				MX6QDL_PAD_RGMII_RX_CTL__RGMII_RX_CTL	0x0001b0b0
				MX6QDL_PAD_ENET_TX_EN__GPIO1_IO28	0x80000000 /* PHY Int */
				MX6QDL_PAD_ENET_RXD1__GPIO1_IO26	0x80000000 /* PHY Int */
				MX6QDL_PAD_ENET_CRS_DV__GPIO1_IO25	0x00000831 /* PHY Reset */
			>;
		};

		pinctrl_flexcan1: flexcan1grp {
			fsl,pins = <
				MX6QDL_PAD_SD3_CLK__FLEXCAN1_RX		0x80000000
				MX6QDL_PAD_SD3_CMD__FLEXCAN1_TX		0x80000000
				MX6QDL_PAD_SD3_RST__GPIO7_IO08		0x80000000
			>;
		};

		pinctrl_flexcan2: flexcan2grp {
			fsl,pins = <
				MX6QDL_PAD_SD3_DAT1__FLEXCAN2_RX	0x80000000
				MX6QDL_PAD_SD3_DAT0__FLEXCAN2_TX	0x80000000
			>;
		};

		pinctrl_gpio_keys: gpio_keysgrp {
			fsl,pins = <
				MX6QDL_PAD_NANDF_CLE__GPIO6_IO07	0x0001b0b0
				MX6QDL_PAD_NANDF_ALE__GPIO6_IO08	0x0001b0b0
				MX6QDL_PAD_NANDF_WP_B__GPIO6_IO09	0x0001b0b0
			>;
		};

		pinctrl_hdmi_cec: hdmicecgrp {
			fsl,pins = <
				MX6QDL_PAD_KEY_ROW2__HDMI_TX_CEC_LINE	0x0001f8b0
			>;
		};

		pinctrl_hdmi_hdcp: hdmihdcpgrp {
			fsl,pins = <
				MX6QDL_PAD_KEY_COL3__HDMI_TX_DDC_SCL	0x4001b8b1
				MX6QDL_PAD_KEY_ROW3__HDMI_TX_DDC_SDA	0x4001b8b1
			>;
		};

		pinctrl_i2c1: i2c1grp {
			fsl,pins = <
				MX6QDL_PAD_EIM_D21__I2C1_SCL		0x4001b8b1
				MX6QDL_PAD_EIM_D28__I2C1_SDA		0x4001b8b1
			>;
		};

		pinctrl_i2c2: i2c2grp {
			fsl,pins = <
				MX6QDL_PAD_KEY_COL3__I2C2_SCL		0x4001b8b1
				MX6QDL_PAD_KEY_ROW3__I2C2_SDA		0x4001b8b1
			>;
		};

		pinctrl_i2c3: i2c3grp {
			fsl,pins = <
				MX6QDL_PAD_GPIO_5__I2C3_SCL			0x4001b8b1
				MX6QDL_PAD_GPIO_16__I2C3_SDA		0x4001b8b1
			>;
		};

		pinctrl_ipu1_disp1: ipu1_disp1grp {
			fsl,pins = <
				MX6QDL_PAD_EIM_DA9__IPU1_DISP1_DATA00	0x00000010
				MX6QDL_PAD_EIM_DA8__IPU1_DISP1_DATA01	0x00000010
				MX6QDL_PAD_EIM_DA7__IPU1_DISP1_DATA02	0x00000010
				MX6QDL_PAD_EIM_DA6__IPU1_DISP1_DATA03	0x00000010
				MX6QDL_PAD_EIM_DA5__IPU1_DISP1_DATA04	0x00000010
				MX6QDL_PAD_EIM_DA4__IPU1_DISP1_DATA05	0x00000010
				MX6QDL_PAD_EIM_DA3__IPU1_DISP1_DATA06	0x00000010
				MX6QDL_PAD_EIM_DA2__IPU1_DISP1_DATA07	0x00000010
				MX6QDL_PAD_EIM_DA1__IPU1_DISP1_DATA08	0x00000010
				MX6QDL_PAD_EIM_DA0__IPU1_DISP1_DATA09	0x00000010
				MX6QDL_PAD_EIM_EB1__IPU1_DISP1_DATA10	0x00000010
				MX6QDL_PAD_EIM_EB0__IPU1_DISP1_DATA11	0x00000010
				MX6QDL_PAD_EIM_A17__IPU1_DISP1_DATA12	0x00000010
				MX6QDL_PAD_EIM_A18__IPU1_DISP1_DATA13	0x00000010
				MX6QDL_PAD_EIM_A19__IPU1_DISP1_DATA14	0x00000010
				MX6QDL_PAD_EIM_A20__IPU1_DISP1_DATA15	0x00000010
				MX6QDL_PAD_EIM_A21__IPU1_DISP1_DATA16	0x00000010
				MX6QDL_PAD_EIM_A22__IPU1_DISP1_DATA17	0x00000010
				MX6QDL_PAD_EIM_A23__IPU1_DISP1_DATA18	0x00000010
				MX6QDL_PAD_EIM_A24__IPU1_DISP1_DATA19	0x00000010
				MX6QDL_PAD_EIM_BCLK__GPIO6_IO31			0x80000000 /* Disp Rst */
				MX6QDL_PAD_EIM_A16__IPU1_DI1_DISP_CLK	0x00000010 /* CLK */
				MX6QDL_PAD_EIM_DA10__IPU1_DI1_PIN15		0x00000010 /* WRX */
				MX6QDL_PAD_EIM_LBA__IPU1_DI1_PIN17		0x00000010 /* RDX */
				MX6QDL_PAD_EIM_DA13__IPU1_DI1_D0_CS		0x80000000
				MX6QDL_PAD_EIM_DA11__IPU1_DI1_PIN02		0x00000010 /* HSYNC */
				MX6QDL_PAD_EIM_DA12__IPU1_DI1_PIN03		0x00000010 /* VSYNC */
			>;
		};

		pinctrl_ipu2_csi1: ipu2_csi1grp { /* parallel camera */
			fsl,pins = <
/*
				MX6QDL_PAD_EIM_DA9__IPU2_CSI1_DATA00	0x000030B0
				MX6QDL_PAD_EIM_DA8__IPU2_CSI1_DATA01	0x000030B0
				MX6QDL_PAD_EIM_DA7__IPU2_CSI1_DATA02	0x80000000
				MX6QDL_PAD_EIM_DA6__IPU2_CSI1_DATA03	0x80000000
				MX6QDL_PAD_EIM_DA5__IPU2_CSI1_DATA04	0x80000000
				MX6QDL_PAD_EIM_DA4__IPU2_CSI1_DATA05	0x80000000
				MX6QDL_PAD_EIM_DA3__IPU2_CSI1_DATA06	0x80000000
				MX6QDL_PAD_EIM_DA2__IPU2_CSI1_DATA07	0x80000000
				MX6QDL_PAD_EIM_DA1__IPU2_CSI1_DATA08	0x80000000
				MX6QDL_PAD_EIM_DA0__IPU2_CSI1_DATA09	0x80000000
				MX6QDL_PAD_EIM_EB1__IPU2_CSI1_DATA10	0x000030B0
				MX6QDL_PAD_EIM_EB0__IPU2_CSI1_DATA11	0x000030B0
				MX6QDL_PAD_EIM_A17__IPU2_CSI1_DATA12	0x80000000
				MX6QDL_PAD_EIM_A18__IPU2_CSI1_DATA13	0x80000000
				MX6QDL_PAD_EIM_A19__IPU2_CSI1_DATA14	0x80000000
				MX6QDL_PAD_EIM_A20__IPU2_CSI1_DATA15	0x80000000
				MX6QDL_PAD_EIM_A21__IPU2_CSI1_DATA16	0x80000000
				MX6QDL_PAD_EIM_A22__IPU2_CSI1_DATA17	0x80000000
				MX6QDL_PAD_EIM_A23__IPU2_CSI1_DATA18	0x80000000
				MX6QDL_PAD_EIM_A24__IPU2_CSI1_DATA19	0x80000000
				MX6QDL_PAD_EIM_DA10__IPU2_CSI1_DATA_EN	0x80000000
				MX6QDL_PAD_EIM_A16__IPU2_CSI1_PIXCLK	0x80000000
				MX6QDL_PAD_EIM_DA11__IPU2_CSI1_HSYNC	0x80000000
				MX6QDL_PAD_EIM_DA12__IPU2_CSI1_VSYNC	0x000120B0
*/
				MX6QDL_PAD_EIM_LBA__GPIO2_IO27			0x80000000 /* CSI1 Int */
				MX6QDL_PAD_EIM_DA13__GPIO3_IO13			0x80000000 /* CSI1 Int2 */
				MX6QDL_PAD_EIM_BCLK__GPIO6_IO31			0x80000000 /* CSI1 Rst */
			>;
		};

		pinctrl_ir: irgrp {
			fsl,pins = <
				MX6QDL_PAD_SD4_DAT3__GPIO2_IO11     0x00017059 /* IR_RCV */
			>;
		};

		pinctrl_leds: ledsgrp {
			fsl,pins = <
				MX6QDL_PAD_SD1_DAT2__GPIO1_IO19		0x00017059 /* Module LED */
				MX6QDL_PAD_GPIO_6__GPIO1_IO06		0x00017059 /* SD CARD LED */
				MX6QDL_PAD_NANDF_D0__GPIO2_IO00		0x00000831 /* LED1 Open Drain Output */
				MX6QDL_PAD_NANDF_D1__GPIO2_IO01		0x00000831 /* LED2 Open Drain Output */
				MX6QDL_PAD_NANDF_D2__GPIO2_IO02		0x00000831 /* LED3 Open Drain Output */
				MX6QDL_PAD_NANDF_D3__GPIO2_IO03		0x00000831 /* LED4 Open Drain Output */
				MX6QDL_PAD_NANDF_D4__GPIO2_IO04		0x00000831 /* LED5 Open Drain Output */
				MX6QDL_PAD_NANDF_D5__GPIO2_IO05		0x00000831 /* LED6 Open Drain Output */
				MX6QDL_PAD_NANDF_D6__GPIO2_IO06		0x00000831 /* LED7 Open Drain Output */
				MX6QDL_PAD_NANDF_D7__GPIO2_IO07		0x00000831 /* LED8 Open Drain Output */
			>;
		};

		pinctrl_ov5647_mipi: ov5647_mipigrp {
			fsl,pins = <
				MX6QDL_PAD_SD3_DAT2__GPIO7_IO06		0x00017059 /* RPI Camera PWR */
				MX6QDL_PAD_SD3_DAT3__GPIO7_IO07		0x00013059 /* RPI Camera LED */
			>;
		};

		pinctrl_pcie: pciegrp {
			fsl,pins = <
				MX6QDL_PAD_CSI0_DATA_EN__GPIO5_IO20	0x00017059 /* Wake */
				MX6QDL_PAD_GPIO_17__GPIO7_IO12		0x000030B1 /* Wdis */
				MX6QDL_PAD_KEY_ROW4__GPIO4_IO15		0x0000d038 /* Reset */
			>;
		};

		pinctrl_pwm1: pwm1grp {
			fsl,pins = <
				MX6QDL_PAD_DISP0_DAT8__PWM1_OUT		0x0001b0b1
			>;
		};

		pinctrl_pwm2: pwm2grp {
			fsl,pins = <
				MX6QDL_PAD_DISP0_DAT9__PWM2_OUT		0x0001b0b1
			>;
		};

		pinctrl_pwm3: pwm3grp {
			fsl,pins = <
				MX6QDL_PAD_SD4_DAT1__PWM3_OUT		0x0001b0b1
			>;
		};

		pinctrl_pwm4: pwm4grp {
			fsl,pins = <
				MX6QDL_PAD_SD4_DAT2__PWM4_OUT		0x0001b0b1
			>;
		};

		pinctrl_uart1: uart1grp {
			fsl,pins = <
				MX6QDL_PAD_CSI0_DAT10__UART1_TX_DATA	0x0001b0b1
				MX6QDL_PAD_CSI0_DAT11__UART1_RX_DATA	0x0001b0b1
				MX6QDL_PAD_EIM_D20__UART1_RTS_B		0x0001b0b1
				MX6QDL_PAD_EIM_D19__UART1_CTS_B		0x0001b0b1
			>;
		};

		pinctrl_uart2: uart2grp {
			fsl,pins = <
				MX6QDL_PAD_SD3_DAT5__UART2_TX_DATA	0x0001b0b1
				MX6QDL_PAD_SD3_DAT4__UART2_RX_DATA	0x0001b0b1
			>;
		};

		pinctrl_uart3: uart3grp {
			fsl,pins = <
				MX6QDL_PAD_EIM_D24__UART3_TX_DATA	0x0001b0b1
				MX6QDL_PAD_EIM_D25__UART3_RX_DATA	0x0001b0b1
				MX6QDL_PAD_EIM_EB3__UART3_RTS_B		0x0001b0b1
				MX6QDL_PAD_EIM_D23__UART3_CTS_B		0x0001b0b1
			>;
		};

		pinctrl_uart4: uart4grp {
			fsl,pins = <
				MX6QDL_PAD_KEY_COL0__UART4_TX_DATA	0x0001b0b1
				MX6QDL_PAD_KEY_ROW0__UART4_RX_DATA	0x0001b0b1
			>;
		};

		pinctrl_uart5: uart5grp {
			fsl,pins = <
				MX6QDL_PAD_KEY_COL1__UART5_TX_DATA	0x0001b0b1
				MX6QDL_PAD_KEY_ROW1__UART5_RX_DATA	0x0001b0b1
			>;
		};

		pinctrl_usbh1: usbh1grp {
			fsl,pins = <
				MX6QDL_PAD_GPIO_3__USB_H1_OC		0x00017059
			>;
		};

		pinctrl_usbotg: usbotggrp {
			fsl,pins = <
				MX6QDL_PAD_GPIO_1__USB_OTG_ID		0x00017059
				MX6QDL_PAD_KEY_COL4__USB_OTG_OC		0x00017059
			>;
		};

		pinctrl_usdhc2: usdhc2grp {
			fsl,pins = <
				MX6QDL_PAD_SD2_CMD__SD2_CMD		0x00017059
				MX6QDL_PAD_SD2_CLK__SD2_CLK		0x00010059
				MX6QDL_PAD_SD2_DAT0__SD2_DATA0		0x00017059
				MX6QDL_PAD_SD2_DAT1__SD2_DATA1		0x00017059
				MX6QDL_PAD_SD2_DAT2__SD2_DATA2		0x00017059
				MX6QDL_PAD_SD2_DAT3__SD2_DATA3		0x00017059
				MX6QDL_PAD_GPIO_4__GPIO1_IO04		0x80000000 /* CD */
				MX6QDL_PAD_GPIO_2__GPIO1_IO02		0x80000000 /* WP */
			>;
		};

		pinctrl_wdog: wdoggrp {
			fsl,pins = <
				MX6QDL_PAD_GPIO_9__WDOG1_B		0x80000000
			>;
		};
	};
};

&dcic1 {
	dcic_id = <0>;
	dcic_mux = "dcic-hdmi";
	status = "okay";
};

&dcic2 {
	dcic_id = <1>;
	dcic_mux = "dcic-lvds1";
	status = "okay";
};

&can1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_flexcan1>;
	status = "okay";
};

&can2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_flexcan2>;
	status = "okay";
};

&gpc {
	fsl,ldo-bypass = <1>;
	fsl,wdog-reset = <1>;
};

&hdmi_audio {
	status = "okay";
};

&hdmi_cec {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_hdmi_cec>;
	status = "okay";
};

&hdmi_core {
	ipu_id = <0>;
	disp_id = <0>;
	status = "okay";
};

&hdmi_video {
	fsl,phy_reg_vlev = <0x0294>;
	fsl,phy_reg_cksymtx = <0x800d>;
	status = "okay";
};

&ldb {
	status = "okay";

	lvds-channel@0 {
		fsl,data-mapping = "spwg";
		fsl,data-width = <18>;
		primary;
		status = "okay";

		display-timings {
			native-mode = <&timing0>;
			timing0: hsd100pxn1 {
				clock-frequency = <65000000>;
				hactive = <1024>;
				vactive = <768>;
				hback-porch = <220>;
				hfront-porch = <40>;
				vback-porch = <21>;
				vfront-porch = <7>;
				hsync-len = <60>;
				vsync-len = <10>;
			};
		};
	};
};

&mipi_csi {
	ipu_id = <0>;
	csi_id = <1>;
	v_channel = <1>;
	lanes = <2>;
	mipi_dphy_clk = <0x28>;
	status = "okay";
};

&mipi_dsi {
	dev_id = <0>;
	disp_id = <1>;
	status = "disabled";
};

&pcie {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pcie>;
	reset-gpio = <&gpio4 15 GPIO_ACTIVE_HIGH>;
	status = "okay";
};

&pwm1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pwm1>;
	status = "okay";
};

&pwm2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pwm2>;
	status = "okay";
};

&pwm3 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pwm3>;
	status = "okay";
};

&pwm4 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pwm4>;
	status = "okay";
};

&ssi1 {
	fsl,mode = "i2s-slave";
	status = "okay";
};

&uart1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart1>;
	status = "okay";
};

&uart2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart2>;
	status = "okay";
};

&uart3 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart3>;
	status = "okay";
};

&uart4 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart4>;
	status = "okay";
};

&uart5 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart5>;
	status = "okay";
};

&usbh1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usbh1>;
	disable-over-current;
	status = "okay";
};

&usbotg {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usbotg>;
	disable-over-current;
	srp-disable;
	hnp-disable;
	adp-disable;
	status = "okay";
};

&usbphy1 {
	tx-d-cal = <0x5>;
};

&usbphy2 {
	tx-d-cal = <0x5>;
};

&usdhc2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc2>;
	bus-width = <4>;
	cd-gpios = <&gpio1 4 GPIO_ACTIVE_LOW>;
	wp-gpios = <&gpio1 2 GPIO_ACTIVE_HIGH>;
	no-1-8-v;
	keep-power-in-suspend;
	enable-sdio-wakeup;
	status = "okay";
};

&wdog1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_wdog>;
	status = "okay";
};

&wdog2 {
	status = "disabled";
};
