

================================================================
== Vitis HLS Report for 'conv2D0_Pipeline_loop_orow_loop_ocol'
================================================================
* Date:           Thu Apr 11 18:47:37 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        Project1
* Solution:       partition_block_2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010i-clg225-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.203 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       11|       11|  0.110 us|  0.110 us|   11|   11|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_orow_loop_ocol  |        9|        9|         7|          1|          1|     4|       yes|
        +-----------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.20>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%ocol = alloca i32 1" [conv2D0.cpp:27]   --->   Operation 10 'alloca' 'ocol' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%orow = alloca i32 1" [conv2D0.cpp:26]   --->   Operation 11 'alloca' 'orow' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 12 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%img_outT_0_load3 = alloca i32 1"   --->   Operation 13 'alloca' 'img_outT_0_load3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%img_outT_1_load7 = alloca i32 1"   --->   Operation 14 'alloca' 'img_outT_1_load7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%img_outT_0_1_load11 = alloca i32 1"   --->   Operation 15 'alloca' 'img_outT_0_1_load11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%img_outT_1_1_load15 = alloca i32 1"   --->   Operation 16 'alloca' 'img_outT_1_1_load15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%weightsT_1_load_3_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %weightsT_1_load_3"   --->   Operation 17 'read' 'weightsT_1_load_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%weightsT_1_load_2_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %weightsT_1_load_2"   --->   Operation 18 'read' 'weightsT_1_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%weightsT_1_load_1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %weightsT_1_load_1"   --->   Operation 19 'read' 'weightsT_1_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%weightsT_1_load_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %weightsT_1_load"   --->   Operation 20 'read' 'weightsT_1_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%weightsT_load_4_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %weightsT_load_4"   --->   Operation 21 'read' 'weightsT_load_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%weightsT_load_3_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %weightsT_load_3"   --->   Operation 22 'read' 'weightsT_load_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%weightsT_load_2_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %weightsT_load_2"   --->   Operation 23 'read' 'weightsT_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%weightsT_load_1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %weightsT_load_1"   --->   Operation 24 'read' 'weightsT_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%weightsT_load_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %weightsT_load"   --->   Operation 25 'read' 'weightsT_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln0 = store i3 0, i3 %indvar_flatten"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln26 = store i2 0, i2 %orow" [conv2D0.cpp:26]   --->   Operation 27 'store' 'store_ln26' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 28 [1/1] (1.58ns)   --->   "%store_ln27 = store i2 0, i2 %ocol" [conv2D0.cpp:27]   --->   Operation 28 'store' 'store_ln27' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop_k1"   --->   Operation 29 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i3 %indvar_flatten" [conv2D0.cpp:26]   --->   Operation 30 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.65ns)   --->   "%icmp_ln26 = icmp_eq  i3 %indvar_flatten_load, i3 4" [conv2D0.cpp:26]   --->   Operation 31 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (1.65ns)   --->   "%add_ln26 = add i3 %indvar_flatten_load, i3 1" [conv2D0.cpp:26]   --->   Operation 32 'add' 'add_ln26' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln26 = br i1 %icmp_ln26, void %for.inc57, void %for.inc69.preheader.exitStub" [conv2D0.cpp:26]   --->   Operation 33 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%ocol_load = load i2 %ocol" [conv2D0.cpp:27]   --->   Operation 34 'load' 'ocol_load' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%orow_load = load i2 %orow" [conv2D0.cpp:26]   --->   Operation 35 'load' 'orow_load' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (1.56ns)   --->   "%icmp_ln27 = icmp_eq  i2 %ocol_load, i2 2" [conv2D0.cpp:27]   --->   Operation 36 'icmp' 'icmp_ln27' <Predicate = (!icmp_ln26)> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.99ns)   --->   "%select_ln26 = select i1 %icmp_ln27, i2 0, i2 %ocol_load" [conv2D0.cpp:26]   --->   Operation 37 'select' 'select_ln26' <Predicate = (!icmp_ln26)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (1.56ns)   --->   "%add_ln26_1 = add i2 %orow_load, i2 1" [conv2D0.cpp:26]   --->   Operation 38 'add' 'add_ln26_1' <Predicate = (!icmp_ln26)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.99ns)   --->   "%select_ln26_1 = select i1 %icmp_ln27, i2 %add_ln26_1, i2 %orow_load" [conv2D0.cpp:26]   --->   Operation 39 'select' 'select_ln26_1' <Predicate = (!icmp_ln26)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%empty = trunc i2 %select_ln26_1" [conv2D0.cpp:26]   --->   Operation 40 'trunc' 'empty' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 %empty, i2 0" [conv2D0.cpp:26]   --->   Operation 41 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i3 %tmp_2" [conv2D0.cpp:32]   --->   Operation 42 'zext' 'zext_ln32' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%add_ln = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 %empty, i2 %select_ln26" [conv2D0.cpp:32]   --->   Operation 43 'bitconcatenate' 'add_ln' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i3 %add_ln" [conv2D0.cpp:33]   --->   Operation 44 'zext' 'zext_ln33' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%img_inT_addr = getelementptr i8 %img_inT, i64 0, i64 %zext_ln33" [conv2D0.cpp:33]   --->   Operation 45 'getelementptr' 'img_inT_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%img_inT_1_addr = getelementptr i8 %img_inT_1, i64 0, i64 %zext_ln33" [conv2D0.cpp:33]   --->   Operation 46 'getelementptr' 'img_inT_1_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 47 [2/2] (2.32ns)   --->   "%img_inT_load = load i3 %img_inT_addr" [conv2D0.cpp:33]   --->   Operation 47 'load' 'img_inT_load' <Predicate = (!icmp_ln26)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8> <RAM>
ST_1 : Operation 48 [2/2] (2.32ns)   --->   "%img_inT_1_load = load i3 %img_inT_1_addr" [conv2D0.cpp:33]   --->   Operation 48 'load' 'img_inT_1_load' <Predicate = (!icmp_ln26)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8> <RAM>
ST_1 : Operation 49 [1/1] (1.56ns)   --->   "%add_ln32 = add i2 %select_ln26, i2 1" [conv2D0.cpp:32]   --->   Operation 49 'add' 'add_ln32' <Predicate = (!icmp_ln26)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%add_ln32_2 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 %empty, i2 %add_ln32" [conv2D0.cpp:32]   --->   Operation 50 'bitconcatenate' 'add_ln32_2' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln33_1 = zext i3 %add_ln32_2" [conv2D0.cpp:33]   --->   Operation 51 'zext' 'zext_ln33_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%img_inT_addr_1 = getelementptr i8 %img_inT, i64 0, i64 %zext_ln33_1" [conv2D0.cpp:33]   --->   Operation 52 'getelementptr' 'img_inT_addr_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%img_inT_1_addr_1 = getelementptr i8 %img_inT_1, i64 0, i64 %zext_ln33_1" [conv2D0.cpp:33]   --->   Operation 53 'getelementptr' 'img_inT_1_addr_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 54 [2/2] (2.32ns)   --->   "%img_inT_load_1 = load i3 %img_inT_addr_1" [conv2D0.cpp:33]   --->   Operation 54 'load' 'img_inT_load_1' <Predicate = (!icmp_ln26)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8> <RAM>
ST_1 : Operation 55 [2/2] (2.32ns)   --->   "%img_inT_1_load_1 = load i3 %img_inT_1_addr_1" [conv2D0.cpp:33]   --->   Operation 55 'load' 'img_inT_1_load_1' <Predicate = (!icmp_ln26)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8> <RAM>
ST_1 : Operation 56 [1/1] (0.97ns)   --->   "%xor_ln32 = xor i2 %select_ln26, i2 2" [conv2D0.cpp:32]   --->   Operation 56 'xor' 'xor_ln32' <Predicate = (!icmp_ln26)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%add_ln32_4 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 %empty, i2 %xor_ln32" [conv2D0.cpp:32]   --->   Operation 57 'bitconcatenate' 'add_ln32_4' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln33_2 = zext i3 %add_ln32_4" [conv2D0.cpp:33]   --->   Operation 58 'zext' 'zext_ln33_2' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%img_inT_addr_2 = getelementptr i8 %img_inT, i64 0, i64 %zext_ln33_2" [conv2D0.cpp:33]   --->   Operation 59 'getelementptr' 'img_inT_addr_2' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%img_inT_1_addr_2 = getelementptr i8 %img_inT_1, i64 0, i64 %zext_ln33_2" [conv2D0.cpp:33]   --->   Operation 60 'getelementptr' 'img_inT_1_addr_2' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 61 [2/2] (2.32ns)   --->   "%img_inT_load_2 = load i3 %img_inT_addr_2" [conv2D0.cpp:33]   --->   Operation 61 'load' 'img_inT_load_2' <Predicate = (!icmp_ln26)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8> <RAM>
ST_1 : Operation 62 [2/2] (2.32ns)   --->   "%img_inT_1_load_2 = load i3 %img_inT_1_addr_2" [conv2D0.cpp:33]   --->   Operation 62 'load' 'img_inT_1_load_2' <Predicate = (!icmp_ln26)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8> <RAM>
ST_1 : Operation 63 [1/1] (1.73ns)   --->   "%empty_8 = add i4 %zext_ln32, i4 4" [conv2D0.cpp:32]   --->   Operation 63 'add' 'empty_8' <Predicate = (!icmp_ln26)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %empty_8, i32 2" [conv2D0.cpp:33]   --->   Operation 64 'bitselect' 'tmp' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%add_ln32_5_cast = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 %tmp, i2 %select_ln26" [conv2D0.cpp:33]   --->   Operation 65 'bitconcatenate' 'add_ln32_5_cast' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln33_3 = zext i3 %add_ln32_5_cast" [conv2D0.cpp:33]   --->   Operation 66 'zext' 'zext_ln33_3' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %empty_8, i32 3" [conv2D0.cpp:33]   --->   Operation 67 'bitselect' 'tmp_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%img_inT_addr_3 = getelementptr i8 %img_inT, i64 0, i64 %zext_ln33_3" [conv2D0.cpp:33]   --->   Operation 68 'getelementptr' 'img_inT_addr_3' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%img_inT_1_addr_3 = getelementptr i8 %img_inT_1, i64 0, i64 %zext_ln33_3" [conv2D0.cpp:33]   --->   Operation 69 'getelementptr' 'img_inT_1_addr_3' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 70 [2/2] (2.32ns)   --->   "%img_inT_load_3 = load i3 %img_inT_addr_3" [conv2D0.cpp:33]   --->   Operation 70 'load' 'img_inT_load_3' <Predicate = (!icmp_ln26)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8> <RAM>
ST_1 : Operation 71 [2/2] (2.32ns)   --->   "%img_inT_1_load_3 = load i3 %img_inT_1_addr_3" [conv2D0.cpp:33]   --->   Operation 71 'load' 'img_inT_1_load_3' <Predicate = (!icmp_ln26)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8> <RAM>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%add_ln32_6_cast = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 %tmp, i2 %add_ln32" [conv2D0.cpp:33]   --->   Operation 72 'bitconcatenate' 'add_ln32_6_cast' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln33_4 = zext i3 %add_ln32_6_cast" [conv2D0.cpp:33]   --->   Operation 73 'zext' 'zext_ln33_4' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%img_inT_addr_4 = getelementptr i8 %img_inT, i64 0, i64 %zext_ln33_4" [conv2D0.cpp:33]   --->   Operation 74 'getelementptr' 'img_inT_addr_4' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%img_inT_1_addr_4 = getelementptr i8 %img_inT_1, i64 0, i64 %zext_ln33_4" [conv2D0.cpp:33]   --->   Operation 75 'getelementptr' 'img_inT_1_addr_4' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 76 [2/2] (2.32ns)   --->   "%img_inT_load_4 = load i3 %img_inT_addr_4" [conv2D0.cpp:33]   --->   Operation 76 'load' 'img_inT_load_4' <Predicate = (!icmp_ln26)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8> <RAM>
ST_1 : Operation 77 [2/2] (2.32ns)   --->   "%img_inT_1_load_4 = load i3 %img_inT_1_addr_4" [conv2D0.cpp:33]   --->   Operation 77 'load' 'img_inT_1_load_4' <Predicate = (!icmp_ln26)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8> <RAM>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%add_ln32_7_cast = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 %tmp, i2 %xor_ln32" [conv2D0.cpp:33]   --->   Operation 78 'bitconcatenate' 'add_ln32_7_cast' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln33_5 = zext i3 %add_ln32_7_cast" [conv2D0.cpp:33]   --->   Operation 79 'zext' 'zext_ln33_5' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%img_inT_addr_5 = getelementptr i8 %img_inT, i64 0, i64 %zext_ln33_5" [conv2D0.cpp:33]   --->   Operation 80 'getelementptr' 'img_inT_addr_5' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%img_inT_1_addr_5 = getelementptr i8 %img_inT_1, i64 0, i64 %zext_ln33_5" [conv2D0.cpp:33]   --->   Operation 81 'getelementptr' 'img_inT_1_addr_5' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 82 [2/2] (2.32ns)   --->   "%img_inT_load_5 = load i3 %img_inT_addr_5" [conv2D0.cpp:33]   --->   Operation 82 'load' 'img_inT_load_5' <Predicate = (!icmp_ln26)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8> <RAM>
ST_1 : Operation 83 [2/2] (2.32ns)   --->   "%img_inT_1_load_5 = load i3 %img_inT_1_addr_5" [conv2D0.cpp:33]   --->   Operation 83 'load' 'img_inT_1_load_5' <Predicate = (!icmp_ln26)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8> <RAM>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%trunc_ln36 = trunc i2 %select_ln26" [conv2D0.cpp:36]   --->   Operation 84 'trunc' 'trunc_ln36' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln36 = br i1 %empty, void %arrayidx53.case.0, void %arrayidx53.case.1" [conv2D0.cpp:36]   --->   Operation 85 'br' 'br_ln36' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (1.58ns)   --->   "%store_ln26 = store i3 %add_ln26, i3 %indvar_flatten" [conv2D0.cpp:26]   --->   Operation 86 'store' 'store_ln26' <Predicate = (!icmp_ln26)> <Delay = 1.58>
ST_1 : Operation 87 [1/1] (1.58ns)   --->   "%store_ln26 = store i2 %select_ln26_1, i2 %orow" [conv2D0.cpp:26]   --->   Operation 87 'store' 'store_ln26' <Predicate = (!icmp_ln26)> <Delay = 1.58>
ST_1 : Operation 88 [1/1] (1.58ns)   --->   "%store_ln27 = store i2 %add_ln32, i2 %ocol" [conv2D0.cpp:27]   --->   Operation 88 'store' 'store_ln27' <Predicate = (!icmp_ln26)> <Delay = 1.58>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln27 = br void %loop_k1" [conv2D0.cpp:27]   --->   Operation 89 'br' 'br_ln27' <Predicate = (!icmp_ln26)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.49>
ST_2 : Operation 90 [1/2] (2.32ns)   --->   "%img_inT_load = load i3 %img_inT_addr" [conv2D0.cpp:33]   --->   Operation 90 'load' 'img_inT_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8> <RAM>
ST_2 : Operation 91 [1/2] (2.32ns)   --->   "%img_inT_1_load = load i3 %img_inT_1_addr" [conv2D0.cpp:33]   --->   Operation 91 'load' 'img_inT_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8> <RAM>
ST_2 : Operation 92 [1/1] (4.17ns)   --->   "%acc = mul i8 %img_inT_load, i8 %weightsT_load_read" [conv2D0.cpp:33]   --->   Operation 92 'mul' 'acc' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/2] (2.32ns)   --->   "%img_inT_load_1 = load i3 %img_inT_addr_1" [conv2D0.cpp:33]   --->   Operation 93 'load' 'img_inT_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8> <RAM>
ST_2 : Operation 94 [1/2] (2.32ns)   --->   "%img_inT_1_load_1 = load i3 %img_inT_1_addr_1" [conv2D0.cpp:33]   --->   Operation 94 'load' 'img_inT_1_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8> <RAM>
ST_2 : Operation 95 [3/3] (1.05ns) (grouped into DSP with root node add_ln33_3)   --->   "%mul_ln33 = mul i8 %img_inT_load_1, i8 %weightsT_load_1_read" [conv2D0.cpp:33]   --->   Operation 95 'mul' 'mul_ln33' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 96 [1/2] (2.32ns)   --->   "%img_inT_load_2 = load i3 %img_inT_addr_2" [conv2D0.cpp:33]   --->   Operation 96 'load' 'img_inT_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8> <RAM>
ST_2 : Operation 97 [1/2] (2.32ns)   --->   "%img_inT_1_load_2 = load i3 %img_inT_1_addr_2" [conv2D0.cpp:33]   --->   Operation 97 'load' 'img_inT_1_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8> <RAM>
ST_2 : Operation 98 [1/1] (4.17ns)   --->   "%mul_ln33_1 = mul i8 %img_inT_load_2, i8 %weightsT_load_2_read" [conv2D0.cpp:33]   --->   Operation 98 'mul' 'mul_ln33_1' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 99 [1/2] (2.32ns)   --->   "%img_inT_load_3 = load i3 %img_inT_addr_3" [conv2D0.cpp:33]   --->   Operation 99 'load' 'img_inT_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8> <RAM>
ST_2 : Operation 100 [1/2] (2.32ns)   --->   "%img_inT_1_load_3 = load i3 %img_inT_1_addr_3" [conv2D0.cpp:33]   --->   Operation 100 'load' 'img_inT_1_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8> <RAM>
ST_2 : Operation 101 [1/1] (1.24ns)   --->   "%select_ln33 = select i1 %tmp_1, i8 %img_inT_1_load_3, i8 %img_inT_load_3" [conv2D0.cpp:33]   --->   Operation 101 'select' 'select_ln33' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 102 [1/2] (2.32ns)   --->   "%img_inT_load_4 = load i3 %img_inT_addr_4" [conv2D0.cpp:33]   --->   Operation 102 'load' 'img_inT_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8> <RAM>
ST_2 : Operation 103 [1/2] (2.32ns)   --->   "%img_inT_1_load_4 = load i3 %img_inT_1_addr_4" [conv2D0.cpp:33]   --->   Operation 103 'load' 'img_inT_1_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8> <RAM>
ST_2 : Operation 104 [1/1] (1.24ns)   --->   "%select_ln33_1 = select i1 %tmp_1, i8 %img_inT_1_load_4, i8 %img_inT_load_4" [conv2D0.cpp:33]   --->   Operation 104 'select' 'select_ln33_1' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 105 [3/3] (1.05ns) (grouped into DSP with root node add_ln33_1)   --->   "%mul_ln33_3 = mul i8 %weightsT_load_4_read, i8 %select_ln33_1" [conv2D0.cpp:33]   --->   Operation 105 'mul' 'mul_ln33_3' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 106 [1/2] (2.32ns)   --->   "%img_inT_load_5 = load i3 %img_inT_addr_5" [conv2D0.cpp:33]   --->   Operation 106 'load' 'img_inT_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8> <RAM>
ST_2 : Operation 107 [1/2] (2.32ns)   --->   "%img_inT_1_load_5 = load i3 %img_inT_1_addr_5" [conv2D0.cpp:33]   --->   Operation 107 'load' 'img_inT_1_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8> <RAM>
ST_2 : Operation 108 [1/1] (1.24ns)   --->   "%select_ln33_2 = select i1 %tmp_1, i8 %img_inT_1_load_5, i8 %img_inT_load_5" [conv2D0.cpp:33]   --->   Operation 108 'select' 'select_ln33_2' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 109 [1/1] (4.17ns)   --->   "%mul_ln33_5 = mul i8 %img_inT_1_load, i8 %weightsT_1_load_1_read" [conv2D0.cpp:33]   --->   Operation 109 'mul' 'mul_ln33_5' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 110 [3/3] (1.05ns) (grouped into DSP with root node add_ln33)   --->   "%mul_ln33_6 = mul i8 %img_inT_1_load_1, i8 %weightsT_1_load_2_read" [conv2D0.cpp:33]   --->   Operation 110 'mul' 'mul_ln33_6' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 111 [3/3] (1.05ns) (grouped into DSP with root node add_ln33_4)   --->   "%mul_ln33_7 = mul i8 %img_inT_1_load_2, i8 %weightsT_1_load_3_read" [conv2D0.cpp:33]   --->   Operation 111 'mul' 'mul_ln33_7' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 4.17>
ST_3 : Operation 112 [2/3] (1.05ns) (grouped into DSP with root node add_ln33_3)   --->   "%mul_ln33 = mul i8 %img_inT_load_1, i8 %weightsT_load_1_read" [conv2D0.cpp:33]   --->   Operation 112 'mul' 'mul_ln33' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 113 [3/3] (1.05ns) (grouped into DSP with root node add_ln33_5)   --->   "%mul_ln33_2 = mul i8 %weightsT_load_3_read, i8 %select_ln33" [conv2D0.cpp:33]   --->   Operation 113 'mul' 'mul_ln33_2' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 114 [2/3] (1.05ns) (grouped into DSP with root node add_ln33_1)   --->   "%mul_ln33_3 = mul i8 %weightsT_load_4_read, i8 %select_ln33_1" [conv2D0.cpp:33]   --->   Operation 114 'mul' 'mul_ln33_3' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 115 [1/1] (4.17ns)   --->   "%mul_ln33_4 = mul i8 %weightsT_1_load_read, i8 %select_ln33_2" [conv2D0.cpp:33]   --->   Operation 115 'mul' 'mul_ln33_4' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 116 [2/3] (1.05ns) (grouped into DSP with root node add_ln33)   --->   "%mul_ln33_6 = mul i8 %img_inT_1_load_1, i8 %weightsT_1_load_2_read" [conv2D0.cpp:33]   --->   Operation 116 'mul' 'mul_ln33_6' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 117 [2/3] (1.05ns) (grouped into DSP with root node add_ln33_4)   --->   "%mul_ln33_7 = mul i8 %img_inT_1_load_2, i8 %weightsT_1_load_3_read" [conv2D0.cpp:33]   --->   Operation 117 'mul' 'mul_ln33_7' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.10>
ST_4 : Operation 118 [1/3] (0.00ns) (grouped into DSP with root node add_ln33_3)   --->   "%mul_ln33 = mul i8 %img_inT_load_1, i8 %weightsT_load_1_read" [conv2D0.cpp:33]   --->   Operation 118 'mul' 'mul_ln33' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 119 [2/3] (1.05ns) (grouped into DSP with root node add_ln33_5)   --->   "%mul_ln33_2 = mul i8 %weightsT_load_3_read, i8 %select_ln33" [conv2D0.cpp:33]   --->   Operation 119 'mul' 'mul_ln33_2' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 120 [1/3] (0.00ns) (grouped into DSP with root node add_ln33_1)   --->   "%mul_ln33_3 = mul i8 %weightsT_load_4_read, i8 %select_ln33_1" [conv2D0.cpp:33]   --->   Operation 120 'mul' 'mul_ln33_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 121 [1/3] (0.00ns) (grouped into DSP with root node add_ln33)   --->   "%mul_ln33_6 = mul i8 %img_inT_1_load_1, i8 %weightsT_1_load_2_read" [conv2D0.cpp:33]   --->   Operation 121 'mul' 'mul_ln33_6' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 122 [1/3] (0.00ns) (grouped into DSP with root node add_ln33_4)   --->   "%mul_ln33_7 = mul i8 %img_inT_1_load_2, i8 %weightsT_1_load_3_read" [conv2D0.cpp:33]   --->   Operation 122 'mul' 'mul_ln33_7' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 123 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln33 = add i8 %mul_ln33_5, i8 %mul_ln33_6" [conv2D0.cpp:33]   --->   Operation 123 'add' 'add_ln33' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 124 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln33_1 = add i8 %mul_ln33_4, i8 %mul_ln33_3" [conv2D0.cpp:33]   --->   Operation 124 'add' 'add_ln33_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 125 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln33_3 = add i8 %acc, i8 %mul_ln33" [conv2D0.cpp:33]   --->   Operation 125 'add' 'add_ln33_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 126 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln33_4 = add i8 %mul_ln33_1, i8 %mul_ln33_7" [conv2D0.cpp:33]   --->   Operation 126 'add' 'add_ln33_4' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 4.20>
ST_5 : Operation 127 [1/3] (0.00ns) (grouped into DSP with root node add_ln33_5)   --->   "%mul_ln33_2 = mul i8 %weightsT_load_3_read, i8 %select_ln33" [conv2D0.cpp:33]   --->   Operation 127 'mul' 'mul_ln33_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 128 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln33 = add i8 %mul_ln33_5, i8 %mul_ln33_6" [conv2D0.cpp:33]   --->   Operation 128 'add' 'add_ln33' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 129 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln33_1 = add i8 %mul_ln33_4, i8 %mul_ln33_3" [conv2D0.cpp:33]   --->   Operation 129 'add' 'add_ln33_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 130 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln33_3 = add i8 %acc, i8 %mul_ln33" [conv2D0.cpp:33]   --->   Operation 130 'add' 'add_ln33_3' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 131 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln33_4 = add i8 %mul_ln33_1, i8 %mul_ln33_7" [conv2D0.cpp:33]   --->   Operation 131 'add' 'add_ln33_4' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 132 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln33_5 = add i8 %add_ln33_4, i8 %mul_ln33_2" [conv2D0.cpp:33]   --->   Operation 132 'add' 'add_ln33_5' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 4.01>
ST_6 : Operation 133 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln33_5 = add i8 %add_ln33_4, i8 %mul_ln33_2" [conv2D0.cpp:33]   --->   Operation 133 'add' 'add_ln33_5' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 134 [1/1] (1.91ns)   --->   "%add_ln33_6 = add i8 %add_ln33_5, i8 %add_ln33_3" [conv2D0.cpp:33]   --->   Operation 134 'add' 'add_ln33_6' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 154 [1/1] (0.00ns)   --->   "%img_outT_0_load = load i8 %img_outT_0_load3"   --->   Operation 154 'load' 'img_outT_0_load' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_6 : Operation 155 [1/1] (0.00ns)   --->   "%img_outT_1_load = load i8 %img_outT_1_load7"   --->   Operation 155 'load' 'img_outT_1_load' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_6 : Operation 156 [1/1] (0.00ns)   --->   "%img_outT_0_1_load = load i8 %img_outT_0_1_load11"   --->   Operation 156 'load' 'img_outT_0_1_load' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_6 : Operation 157 [1/1] (0.00ns)   --->   "%img_outT_1_1_load = load i8 %img_outT_1_1_load15"   --->   Operation 157 'load' 'img_outT_1_1_load' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_6 : Operation 158 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %img_outT_1_1_load15_out, i8 %img_outT_1_1_load"   --->   Operation 158 'write' 'write_ln0' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_6 : Operation 159 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %img_outT_0_1_load11_out, i8 %img_outT_0_1_load"   --->   Operation 159 'write' 'write_ln0' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_6 : Operation 160 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %img_outT_1_load7_out, i8 %img_outT_1_load"   --->   Operation 160 'write' 'write_ln0' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_6 : Operation 161 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %img_outT_0_load3_out, i8 %img_outT_0_load"   --->   Operation 161 'write' 'write_ln0' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_6 : Operation 162 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 162 'ret' 'ret_ln0' <Predicate = (icmp_ln26)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 4.91>
ST_7 : Operation 135 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @loop_orow_loop_ocol_str"   --->   Operation 135 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 136 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 136 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 137 [1/1] (0.00ns)   --->   "%specpipeline_ln27 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [conv2D0.cpp:27]   --->   Operation 137 'specpipeline' 'specpipeline_ln27' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 138 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln33_2 = add i8 %add_ln33_1, i8 %add_ln33" [conv2D0.cpp:33]   --->   Operation 138 'add' 'add_ln33_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 139 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%acc_1 = add i8 %add_ln33_6, i8 %add_ln33_2" [conv2D0.cpp:33]   --->   Operation 139 'add' 'acc_1' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 140 [1/1] (0.00ns)   --->   "%img_outT_0_load_1 = load i8 %img_outT_0_load3" [conv2D0.cpp:36]   --->   Operation 140 'load' 'img_outT_0_load_1' <Predicate = (!empty & trunc_ln36)> <Delay = 0.00>
ST_7 : Operation 141 [1/1] (0.00ns)   --->   "%img_outT_1_load_1 = load i8 %img_outT_1_load7" [conv2D0.cpp:36]   --->   Operation 141 'load' 'img_outT_1_load_1' <Predicate = (!empty & !trunc_ln36)> <Delay = 0.00>
ST_7 : Operation 142 [1/1] (1.24ns)   --->   "%select_ln36_2 = select i1 %trunc_ln36, i8 %acc_1, i8 %img_outT_1_load_1" [conv2D0.cpp:36]   --->   Operation 142 'select' 'select_ln36_2' <Predicate = (!empty)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 143 [1/1] (1.24ns)   --->   "%select_ln36_3 = select i1 %trunc_ln36, i8 %img_outT_0_load_1, i8 %acc_1" [conv2D0.cpp:36]   --->   Operation 143 'select' 'select_ln36_3' <Predicate = (!empty)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 144 [1/1] (0.00ns)   --->   "%store_ln36 = store i8 %select_ln36_2, i8 %img_outT_1_load7" [conv2D0.cpp:36]   --->   Operation 144 'store' 'store_ln36' <Predicate = (!empty)> <Delay = 0.00>
ST_7 : Operation 145 [1/1] (0.00ns)   --->   "%store_ln36 = store i8 %select_ln36_3, i8 %img_outT_0_load3" [conv2D0.cpp:36]   --->   Operation 145 'store' 'store_ln36' <Predicate = (!empty)> <Delay = 0.00>
ST_7 : Operation 146 [1/1] (0.00ns)   --->   "%br_ln36 = br void %arrayidx53.exit" [conv2D0.cpp:36]   --->   Operation 146 'br' 'br_ln36' <Predicate = (!empty)> <Delay = 0.00>
ST_7 : Operation 147 [1/1] (0.00ns)   --->   "%img_outT_0_1_load_1 = load i8 %img_outT_0_1_load11" [conv2D0.cpp:36]   --->   Operation 147 'load' 'img_outT_0_1_load_1' <Predicate = (empty & trunc_ln36)> <Delay = 0.00>
ST_7 : Operation 148 [1/1] (0.00ns)   --->   "%img_outT_1_1_load_1 = load i8 %img_outT_1_1_load15" [conv2D0.cpp:36]   --->   Operation 148 'load' 'img_outT_1_1_load_1' <Predicate = (empty & !trunc_ln36)> <Delay = 0.00>
ST_7 : Operation 149 [1/1] (1.24ns)   --->   "%select_ln36 = select i1 %trunc_ln36, i8 %acc_1, i8 %img_outT_1_1_load_1" [conv2D0.cpp:36]   --->   Operation 149 'select' 'select_ln36' <Predicate = (empty)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 150 [1/1] (1.24ns)   --->   "%select_ln36_1 = select i1 %trunc_ln36, i8 %img_outT_0_1_load_1, i8 %acc_1" [conv2D0.cpp:36]   --->   Operation 150 'select' 'select_ln36_1' <Predicate = (empty)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 151 [1/1] (0.00ns)   --->   "%store_ln36 = store i8 %select_ln36, i8 %img_outT_1_1_load15" [conv2D0.cpp:36]   --->   Operation 151 'store' 'store_ln36' <Predicate = (empty)> <Delay = 0.00>
ST_7 : Operation 152 [1/1] (0.00ns)   --->   "%store_ln36 = store i8 %select_ln36_1, i8 %img_outT_0_1_load11" [conv2D0.cpp:36]   --->   Operation 152 'store' 'store_ln36' <Predicate = (empty)> <Delay = 0.00>
ST_7 : Operation 153 [1/1] (0.00ns)   --->   "%br_ln36 = br void %arrayidx53.exit" [conv2D0.cpp:36]   --->   Operation 153 'br' 'br_ln36' <Predicate = (empty)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ img_inT]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11111133333333333]; IO mode=ap_memory:ce=0
Port [ img_inT_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11111133333333333]; IO mode=ap_memory:ce=0
Port [ weightsT_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weightsT_load_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weightsT_load_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weightsT_load_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weightsT_load_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weightsT_1_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weightsT_1_load_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weightsT_1_load_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weightsT_1_load_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ img_outT_1_1_load15_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ img_outT_0_1_load11_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ img_outT_1_load7_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ img_outT_0_load3_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
ocol                   (alloca           ) [ 01000000]
orow                   (alloca           ) [ 01000000]
indvar_flatten         (alloca           ) [ 01000000]
img_outT_0_load3       (alloca           ) [ 01111111]
img_outT_1_load7       (alloca           ) [ 01111111]
img_outT_0_1_load11    (alloca           ) [ 01111111]
img_outT_1_1_load15    (alloca           ) [ 01111111]
weightsT_1_load_3_read (read             ) [ 01111000]
weightsT_1_load_2_read (read             ) [ 01111000]
weightsT_1_load_1_read (read             ) [ 01100000]
weightsT_1_load_read   (read             ) [ 01110000]
weightsT_load_4_read   (read             ) [ 01111000]
weightsT_load_3_read   (read             ) [ 01111100]
weightsT_load_2_read   (read             ) [ 01100000]
weightsT_load_1_read   (read             ) [ 01111000]
weightsT_load_read     (read             ) [ 01100000]
store_ln0              (store            ) [ 00000000]
store_ln26             (store            ) [ 00000000]
store_ln27             (store            ) [ 00000000]
br_ln0                 (br               ) [ 00000000]
indvar_flatten_load    (load             ) [ 00000000]
icmp_ln26              (icmp             ) [ 01111110]
add_ln26               (add              ) [ 00000000]
br_ln26                (br               ) [ 00000000]
ocol_load              (load             ) [ 00000000]
orow_load              (load             ) [ 00000000]
icmp_ln27              (icmp             ) [ 00000000]
select_ln26            (select           ) [ 00000000]
add_ln26_1             (add              ) [ 00000000]
select_ln26_1          (select           ) [ 00000000]
empty                  (trunc            ) [ 01111111]
tmp_2                  (bitconcatenate   ) [ 00000000]
zext_ln32              (zext             ) [ 00000000]
add_ln                 (bitconcatenate   ) [ 00000000]
zext_ln33              (zext             ) [ 00000000]
img_inT_addr           (getelementptr    ) [ 01100000]
img_inT_1_addr         (getelementptr    ) [ 01100000]
add_ln32               (add              ) [ 00000000]
add_ln32_2             (bitconcatenate   ) [ 00000000]
zext_ln33_1            (zext             ) [ 00000000]
img_inT_addr_1         (getelementptr    ) [ 01100000]
img_inT_1_addr_1       (getelementptr    ) [ 01100000]
xor_ln32               (xor              ) [ 00000000]
add_ln32_4             (bitconcatenate   ) [ 00000000]
zext_ln33_2            (zext             ) [ 00000000]
img_inT_addr_2         (getelementptr    ) [ 01100000]
img_inT_1_addr_2       (getelementptr    ) [ 01100000]
empty_8                (add              ) [ 00000000]
tmp                    (bitselect        ) [ 00000000]
add_ln32_5_cast        (bitconcatenate   ) [ 00000000]
zext_ln33_3            (zext             ) [ 00000000]
tmp_1                  (bitselect        ) [ 01100000]
img_inT_addr_3         (getelementptr    ) [ 01100000]
img_inT_1_addr_3       (getelementptr    ) [ 01100000]
add_ln32_6_cast        (bitconcatenate   ) [ 00000000]
zext_ln33_4            (zext             ) [ 00000000]
img_inT_addr_4         (getelementptr    ) [ 01100000]
img_inT_1_addr_4       (getelementptr    ) [ 01100000]
add_ln32_7_cast        (bitconcatenate   ) [ 00000000]
zext_ln33_5            (zext             ) [ 00000000]
img_inT_addr_5         (getelementptr    ) [ 01100000]
img_inT_1_addr_5       (getelementptr    ) [ 01100000]
trunc_ln36             (trunc            ) [ 01111111]
br_ln36                (br               ) [ 00000000]
store_ln26             (store            ) [ 00000000]
store_ln26             (store            ) [ 00000000]
store_ln27             (store            ) [ 00000000]
br_ln27                (br               ) [ 00000000]
img_inT_load           (load             ) [ 00000000]
img_inT_1_load         (load             ) [ 00000000]
acc                    (mul              ) [ 01011100]
img_inT_load_1         (load             ) [ 01011000]
img_inT_1_load_1       (load             ) [ 01011000]
img_inT_load_2         (load             ) [ 00000000]
img_inT_1_load_2       (load             ) [ 01011000]
mul_ln33_1             (mul              ) [ 01011100]
img_inT_load_3         (load             ) [ 00000000]
img_inT_1_load_3       (load             ) [ 00000000]
select_ln33            (select           ) [ 01011100]
img_inT_load_4         (load             ) [ 00000000]
img_inT_1_load_4       (load             ) [ 00000000]
select_ln33_1          (select           ) [ 01011000]
img_inT_load_5         (load             ) [ 00000000]
img_inT_1_load_5       (load             ) [ 00000000]
select_ln33_2          (select           ) [ 01010000]
mul_ln33_5             (mul              ) [ 01011100]
mul_ln33_4             (mul              ) [ 01001100]
mul_ln33               (mul              ) [ 01000100]
mul_ln33_3             (mul              ) [ 01000100]
mul_ln33_6             (mul              ) [ 01000100]
mul_ln33_7             (mul              ) [ 01000100]
mul_ln33_2             (mul              ) [ 01000010]
add_ln33               (add              ) [ 01000011]
add_ln33_1             (add              ) [ 01000011]
add_ln33_3             (add              ) [ 01000010]
add_ln33_4             (add              ) [ 01000010]
add_ln33_5             (add              ) [ 00000000]
add_ln33_6             (add              ) [ 01000001]
specloopname_ln0       (specloopname     ) [ 00000000]
speclooptripcount_ln0  (speclooptripcount) [ 00000000]
specpipeline_ln27      (specpipeline     ) [ 00000000]
add_ln33_2             (add              ) [ 00000000]
acc_1                  (add              ) [ 00000000]
img_outT_0_load_1      (load             ) [ 00000000]
img_outT_1_load_1      (load             ) [ 00000000]
select_ln36_2          (select           ) [ 00000000]
select_ln36_3          (select           ) [ 00000000]
store_ln36             (store            ) [ 00000000]
store_ln36             (store            ) [ 00000000]
br_ln36                (br               ) [ 00000000]
img_outT_0_1_load_1    (load             ) [ 00000000]
img_outT_1_1_load_1    (load             ) [ 00000000]
select_ln36            (select           ) [ 00000000]
select_ln36_1          (select           ) [ 00000000]
store_ln36             (store            ) [ 00000000]
store_ln36             (store            ) [ 00000000]
br_ln36                (br               ) [ 00000000]
img_outT_0_load        (load             ) [ 00000000]
img_outT_1_load        (load             ) [ 00000000]
img_outT_0_1_load      (load             ) [ 00000000]
img_outT_1_1_load      (load             ) [ 00000000]
write_ln0              (write            ) [ 00000000]
write_ln0              (write            ) [ 00000000]
write_ln0              (write            ) [ 00000000]
write_ln0              (write            ) [ 00000000]
ret_ln0                (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="img_inT">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_inT"/><MemPortTyVec>1 1 1 1 1 1 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="img_inT_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_inT_1"/><MemPortTyVec>1 1 1 1 1 1 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="weightsT_load">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weightsT_load"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="weightsT_load_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weightsT_load_1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="weightsT_load_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weightsT_load_2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="weightsT_load_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weightsT_load_3"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="weightsT_load_4">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weightsT_load_4"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="weightsT_1_load">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weightsT_1_load"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="weightsT_1_load_1">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weightsT_1_load_1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="weightsT_1_load_2">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weightsT_1_load_2"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="weightsT_1_load_3">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weightsT_1_load_3"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="img_outT_1_1_load15_out">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_outT_1_1_load15_out"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="img_outT_0_1_load11_out">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_outT_0_1_load11_out"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="img_outT_1_load7_out">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_outT_1_load7_out"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="img_outT_0_load3_out">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_outT_0_load3_out"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i3.i1.i2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i4.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="loop_orow_loop_ocol_str"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="ocol_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ocol/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="orow_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="orow/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="indvar_flatten_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="img_outT_0_load3_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_outT_0_load3/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="img_outT_1_load7_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_outT_1_load7/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="img_outT_0_1_load11_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_outT_0_1_load11/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="img_outT_1_1_load15_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_outT_1_1_load15/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="weightsT_1_load_3_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="8" slack="0"/>
<pin id="106" dir="0" index="1" bw="8" slack="0"/>
<pin id="107" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weightsT_1_load_3_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="weightsT_1_load_2_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="8" slack="0"/>
<pin id="112" dir="0" index="1" bw="8" slack="0"/>
<pin id="113" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weightsT_1_load_2_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="weightsT_1_load_1_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="8" slack="0"/>
<pin id="118" dir="0" index="1" bw="8" slack="0"/>
<pin id="119" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weightsT_1_load_1_read/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="weightsT_1_load_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="8" slack="0"/>
<pin id="124" dir="0" index="1" bw="8" slack="0"/>
<pin id="125" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weightsT_1_load_read/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="weightsT_load_4_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="8" slack="0"/>
<pin id="130" dir="0" index="1" bw="8" slack="0"/>
<pin id="131" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weightsT_load_4_read/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="weightsT_load_3_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="8" slack="0"/>
<pin id="136" dir="0" index="1" bw="8" slack="0"/>
<pin id="137" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weightsT_load_3_read/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="weightsT_load_2_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="8" slack="0"/>
<pin id="142" dir="0" index="1" bw="8" slack="0"/>
<pin id="143" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weightsT_load_2_read/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="weightsT_load_1_read_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="8" slack="0"/>
<pin id="148" dir="0" index="1" bw="8" slack="0"/>
<pin id="149" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weightsT_load_1_read/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="weightsT_load_read_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="8" slack="0"/>
<pin id="154" dir="0" index="1" bw="8" slack="0"/>
<pin id="155" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weightsT_load_read/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="write_ln0_write_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="0" slack="0"/>
<pin id="160" dir="0" index="1" bw="8" slack="0"/>
<pin id="161" dir="0" index="2" bw="8" slack="0"/>
<pin id="162" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/6 "/>
</bind>
</comp>

<comp id="165" class="1004" name="write_ln0_write_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="0" slack="0"/>
<pin id="167" dir="0" index="1" bw="8" slack="0"/>
<pin id="168" dir="0" index="2" bw="8" slack="0"/>
<pin id="169" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/6 "/>
</bind>
</comp>

<comp id="172" class="1004" name="write_ln0_write_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="0" slack="0"/>
<pin id="174" dir="0" index="1" bw="8" slack="0"/>
<pin id="175" dir="0" index="2" bw="8" slack="0"/>
<pin id="176" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/6 "/>
</bind>
</comp>

<comp id="179" class="1004" name="write_ln0_write_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="0" slack="0"/>
<pin id="181" dir="0" index="1" bw="8" slack="0"/>
<pin id="182" dir="0" index="2" bw="8" slack="0"/>
<pin id="183" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/6 "/>
</bind>
</comp>

<comp id="186" class="1004" name="img_inT_addr_gep_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="8" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="0" index="2" bw="3" slack="0"/>
<pin id="190" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="img_inT_addr/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="img_inT_1_addr_gep_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="8" slack="0"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="0" index="2" bw="3" slack="0"/>
<pin id="197" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="img_inT_1_addr/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="grp_access_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="3" slack="0"/>
<pin id="202" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="203" dir="0" index="2" bw="0" slack="0"/>
<pin id="205" dir="0" index="4" bw="3" slack="2147483647"/>
<pin id="206" dir="0" index="5" bw="8" slack="0"/>
<pin id="207" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="209" dir="0" index="8" bw="3" slack="0"/>
<pin id="210" dir="0" index="9" bw="8" slack="2147483647"/>
<pin id="211" dir="0" index="10" bw="0" slack="0"/>
<pin id="213" dir="0" index="12" bw="3" slack="2147483647"/>
<pin id="214" dir="0" index="13" bw="8" slack="0"/>
<pin id="215" dir="0" index="14" bw="0" slack="2147483647"/>
<pin id="217" dir="0" index="16" bw="3" slack="2147483647"/>
<pin id="218" dir="0" index="17" bw="8" slack="2147483647"/>
<pin id="219" dir="0" index="18" bw="0" slack="2147483647"/>
<pin id="221" dir="0" index="20" bw="3" slack="2147483647"/>
<pin id="222" dir="0" index="21" bw="8" slack="2147483647"/>
<pin id="223" dir="0" index="22" bw="0" slack="2147483647"/>
<pin id="204" dir="1" index="3" bw="8" slack="0"/>
<pin id="208" dir="1" index="7" bw="8" slack="0"/>
<pin id="212" dir="1" index="11" bw="8" slack="0"/>
<pin id="216" dir="1" index="15" bw="8" slack="0"/>
<pin id="220" dir="1" index="19" bw="8" slack="0"/>
<pin id="224" dir="1" index="23" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="img_inT_load/1 img_inT_load_1/1 img_inT_load_2/1 img_inT_load_3/1 img_inT_load_4/1 img_inT_load_5/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="grp_access_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="3" slack="0"/>
<pin id="228" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="229" dir="0" index="2" bw="0" slack="0"/>
<pin id="231" dir="0" index="4" bw="3" slack="2147483647"/>
<pin id="232" dir="0" index="5" bw="8" slack="0"/>
<pin id="233" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="235" dir="0" index="8" bw="3" slack="0"/>
<pin id="236" dir="0" index="9" bw="8" slack="2147483647"/>
<pin id="237" dir="0" index="10" bw="0" slack="0"/>
<pin id="239" dir="0" index="12" bw="3" slack="2147483647"/>
<pin id="240" dir="0" index="13" bw="8" slack="0"/>
<pin id="241" dir="0" index="14" bw="0" slack="2147483647"/>
<pin id="243" dir="0" index="16" bw="3" slack="2147483647"/>
<pin id="244" dir="0" index="17" bw="8" slack="2147483647"/>
<pin id="245" dir="0" index="18" bw="0" slack="2147483647"/>
<pin id="247" dir="0" index="20" bw="3" slack="2147483647"/>
<pin id="248" dir="0" index="21" bw="8" slack="2147483647"/>
<pin id="249" dir="0" index="22" bw="0" slack="2147483647"/>
<pin id="230" dir="1" index="3" bw="8" slack="0"/>
<pin id="234" dir="1" index="7" bw="8" slack="0"/>
<pin id="238" dir="1" index="11" bw="8" slack="0"/>
<pin id="242" dir="1" index="15" bw="8" slack="0"/>
<pin id="246" dir="1" index="19" bw="8" slack="0"/>
<pin id="250" dir="1" index="23" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="img_inT_1_load/1 img_inT_1_load_1/1 img_inT_1_load_2/1 img_inT_1_load_3/1 img_inT_1_load_4/1 img_inT_1_load_5/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="img_inT_addr_1_gep_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="8" slack="0"/>
<pin id="254" dir="0" index="1" bw="1" slack="0"/>
<pin id="255" dir="0" index="2" bw="3" slack="0"/>
<pin id="256" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="img_inT_addr_1/1 "/>
</bind>
</comp>

<comp id="259" class="1004" name="img_inT_1_addr_1_gep_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="8" slack="0"/>
<pin id="261" dir="0" index="1" bw="1" slack="0"/>
<pin id="262" dir="0" index="2" bw="3" slack="0"/>
<pin id="263" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="img_inT_1_addr_1/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="img_inT_addr_2_gep_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="8" slack="0"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="0" index="2" bw="3" slack="0"/>
<pin id="272" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="img_inT_addr_2/1 "/>
</bind>
</comp>

<comp id="275" class="1004" name="img_inT_1_addr_2_gep_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="8" slack="0"/>
<pin id="277" dir="0" index="1" bw="1" slack="0"/>
<pin id="278" dir="0" index="2" bw="3" slack="0"/>
<pin id="279" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="img_inT_1_addr_2/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="img_inT_addr_3_gep_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="8" slack="0"/>
<pin id="286" dir="0" index="1" bw="1" slack="0"/>
<pin id="287" dir="0" index="2" bw="3" slack="0"/>
<pin id="288" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="img_inT_addr_3/1 "/>
</bind>
</comp>

<comp id="291" class="1004" name="img_inT_1_addr_3_gep_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="8" slack="0"/>
<pin id="293" dir="0" index="1" bw="1" slack="0"/>
<pin id="294" dir="0" index="2" bw="3" slack="0"/>
<pin id="295" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="img_inT_1_addr_3/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="img_inT_addr_4_gep_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="8" slack="0"/>
<pin id="302" dir="0" index="1" bw="1" slack="0"/>
<pin id="303" dir="0" index="2" bw="3" slack="0"/>
<pin id="304" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="img_inT_addr_4/1 "/>
</bind>
</comp>

<comp id="307" class="1004" name="img_inT_1_addr_4_gep_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="8" slack="0"/>
<pin id="309" dir="0" index="1" bw="1" slack="0"/>
<pin id="310" dir="0" index="2" bw="3" slack="0"/>
<pin id="311" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="img_inT_1_addr_4/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="img_inT_addr_5_gep_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="8" slack="0"/>
<pin id="318" dir="0" index="1" bw="1" slack="0"/>
<pin id="319" dir="0" index="2" bw="3" slack="0"/>
<pin id="320" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="img_inT_addr_5/1 "/>
</bind>
</comp>

<comp id="323" class="1004" name="img_inT_1_addr_5_gep_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="8" slack="0"/>
<pin id="325" dir="0" index="1" bw="1" slack="0"/>
<pin id="326" dir="0" index="2" bw="3" slack="0"/>
<pin id="327" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="img_inT_1_addr_5/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="store_ln0_store_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="0"/>
<pin id="334" dir="0" index="1" bw="3" slack="0"/>
<pin id="335" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="337" class="1004" name="store_ln26_store_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="1" slack="0"/>
<pin id="339" dir="0" index="1" bw="2" slack="0"/>
<pin id="340" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/1 "/>
</bind>
</comp>

<comp id="342" class="1004" name="store_ln27_store_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="1" slack="0"/>
<pin id="344" dir="0" index="1" bw="2" slack="0"/>
<pin id="345" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/1 "/>
</bind>
</comp>

<comp id="347" class="1004" name="indvar_flatten_load_load_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="3" slack="0"/>
<pin id="349" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="icmp_ln26_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="3" slack="0"/>
<pin id="352" dir="0" index="1" bw="3" slack="0"/>
<pin id="353" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln26/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="add_ln26_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="3" slack="0"/>
<pin id="358" dir="0" index="1" bw="1" slack="0"/>
<pin id="359" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26/1 "/>
</bind>
</comp>

<comp id="362" class="1004" name="ocol_load_load_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="2" slack="0"/>
<pin id="364" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ocol_load/1 "/>
</bind>
</comp>

<comp id="365" class="1004" name="orow_load_load_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="2" slack="0"/>
<pin id="367" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="orow_load/1 "/>
</bind>
</comp>

<comp id="368" class="1004" name="icmp_ln27_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="2" slack="0"/>
<pin id="370" dir="0" index="1" bw="2" slack="0"/>
<pin id="371" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27/1 "/>
</bind>
</comp>

<comp id="374" class="1004" name="select_ln26_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="1" slack="0"/>
<pin id="376" dir="0" index="1" bw="1" slack="0"/>
<pin id="377" dir="0" index="2" bw="2" slack="0"/>
<pin id="378" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln26/1 "/>
</bind>
</comp>

<comp id="382" class="1004" name="add_ln26_1_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="2" slack="0"/>
<pin id="384" dir="0" index="1" bw="1" slack="0"/>
<pin id="385" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_1/1 "/>
</bind>
</comp>

<comp id="388" class="1004" name="select_ln26_1_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="1" slack="0"/>
<pin id="390" dir="0" index="1" bw="2" slack="0"/>
<pin id="391" dir="0" index="2" bw="2" slack="0"/>
<pin id="392" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln26_1/1 "/>
</bind>
</comp>

<comp id="396" class="1004" name="empty_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="2" slack="0"/>
<pin id="398" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="400" class="1004" name="tmp_2_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="3" slack="0"/>
<pin id="402" dir="0" index="1" bw="1" slack="0"/>
<pin id="403" dir="0" index="2" bw="1" slack="0"/>
<pin id="404" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="408" class="1004" name="zext_ln32_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="3" slack="0"/>
<pin id="410" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32/1 "/>
</bind>
</comp>

<comp id="412" class="1004" name="add_ln_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="3" slack="0"/>
<pin id="414" dir="0" index="1" bw="1" slack="0"/>
<pin id="415" dir="0" index="2" bw="2" slack="0"/>
<pin id="416" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="add_ln/1 "/>
</bind>
</comp>

<comp id="420" class="1004" name="zext_ln33_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="3" slack="0"/>
<pin id="422" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33/1 "/>
</bind>
</comp>

<comp id="426" class="1004" name="add_ln32_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="2" slack="0"/>
<pin id="428" dir="0" index="1" bw="1" slack="0"/>
<pin id="429" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32/1 "/>
</bind>
</comp>

<comp id="432" class="1004" name="add_ln32_2_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="3" slack="0"/>
<pin id="434" dir="0" index="1" bw="1" slack="0"/>
<pin id="435" dir="0" index="2" bw="2" slack="0"/>
<pin id="436" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="add_ln32_2/1 "/>
</bind>
</comp>

<comp id="440" class="1004" name="zext_ln33_1_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="3" slack="0"/>
<pin id="442" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33_1/1 "/>
</bind>
</comp>

<comp id="446" class="1004" name="xor_ln32_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="2" slack="0"/>
<pin id="448" dir="0" index="1" bw="2" slack="0"/>
<pin id="449" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln32/1 "/>
</bind>
</comp>

<comp id="452" class="1004" name="add_ln32_4_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="3" slack="0"/>
<pin id="454" dir="0" index="1" bw="1" slack="0"/>
<pin id="455" dir="0" index="2" bw="2" slack="0"/>
<pin id="456" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="add_ln32_4/1 "/>
</bind>
</comp>

<comp id="460" class="1004" name="zext_ln33_2_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="3" slack="0"/>
<pin id="462" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33_2/1 "/>
</bind>
</comp>

<comp id="466" class="1004" name="empty_8_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="3" slack="0"/>
<pin id="468" dir="0" index="1" bw="4" slack="0"/>
<pin id="469" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_8/1 "/>
</bind>
</comp>

<comp id="472" class="1004" name="tmp_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="1" slack="0"/>
<pin id="474" dir="0" index="1" bw="4" slack="0"/>
<pin id="475" dir="0" index="2" bw="3" slack="0"/>
<pin id="476" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="480" class="1004" name="add_ln32_5_cast_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="3" slack="0"/>
<pin id="482" dir="0" index="1" bw="1" slack="0"/>
<pin id="483" dir="0" index="2" bw="2" slack="0"/>
<pin id="484" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="add_ln32_5_cast/1 "/>
</bind>
</comp>

<comp id="488" class="1004" name="zext_ln33_3_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="3" slack="0"/>
<pin id="490" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33_3/1 "/>
</bind>
</comp>

<comp id="494" class="1004" name="tmp_1_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="1" slack="0"/>
<pin id="496" dir="0" index="1" bw="4" slack="0"/>
<pin id="497" dir="0" index="2" bw="3" slack="0"/>
<pin id="498" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="502" class="1004" name="add_ln32_6_cast_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="3" slack="0"/>
<pin id="504" dir="0" index="1" bw="1" slack="0"/>
<pin id="505" dir="0" index="2" bw="2" slack="0"/>
<pin id="506" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="add_ln32_6_cast/1 "/>
</bind>
</comp>

<comp id="510" class="1004" name="zext_ln33_4_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="3" slack="0"/>
<pin id="512" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33_4/1 "/>
</bind>
</comp>

<comp id="516" class="1004" name="add_ln32_7_cast_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="3" slack="0"/>
<pin id="518" dir="0" index="1" bw="1" slack="0"/>
<pin id="519" dir="0" index="2" bw="2" slack="0"/>
<pin id="520" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="add_ln32_7_cast/1 "/>
</bind>
</comp>

<comp id="524" class="1004" name="zext_ln33_5_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="3" slack="0"/>
<pin id="526" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33_5/1 "/>
</bind>
</comp>

<comp id="530" class="1004" name="trunc_ln36_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="2" slack="0"/>
<pin id="532" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln36/1 "/>
</bind>
</comp>

<comp id="534" class="1004" name="store_ln26_store_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="3" slack="0"/>
<pin id="536" dir="0" index="1" bw="3" slack="0"/>
<pin id="537" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/1 "/>
</bind>
</comp>

<comp id="539" class="1004" name="store_ln26_store_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="2" slack="0"/>
<pin id="541" dir="0" index="1" bw="2" slack="0"/>
<pin id="542" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/1 "/>
</bind>
</comp>

<comp id="544" class="1004" name="store_ln27_store_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="2" slack="0"/>
<pin id="546" dir="0" index="1" bw="2" slack="0"/>
<pin id="547" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/1 "/>
</bind>
</comp>

<comp id="549" class="1004" name="acc_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="8" slack="0"/>
<pin id="551" dir="0" index="1" bw="8" slack="1"/>
<pin id="552" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="acc/2 "/>
</bind>
</comp>

<comp id="554" class="1004" name="mul_ln33_1_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="8" slack="0"/>
<pin id="556" dir="0" index="1" bw="8" slack="1"/>
<pin id="557" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln33_1/2 "/>
</bind>
</comp>

<comp id="559" class="1004" name="select_ln33_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="1" slack="1"/>
<pin id="561" dir="0" index="1" bw="8" slack="0"/>
<pin id="562" dir="0" index="2" bw="8" slack="0"/>
<pin id="563" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln33/2 "/>
</bind>
</comp>

<comp id="566" class="1004" name="select_ln33_1_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="1" slack="1"/>
<pin id="568" dir="0" index="1" bw="8" slack="0"/>
<pin id="569" dir="0" index="2" bw="8" slack="0"/>
<pin id="570" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln33_1/2 "/>
</bind>
</comp>

<comp id="573" class="1004" name="select_ln33_2_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="1" slack="1"/>
<pin id="575" dir="0" index="1" bw="8" slack="0"/>
<pin id="576" dir="0" index="2" bw="8" slack="0"/>
<pin id="577" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln33_2/2 "/>
</bind>
</comp>

<comp id="580" class="1004" name="mul_ln33_5_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="8" slack="0"/>
<pin id="582" dir="0" index="1" bw="8" slack="1"/>
<pin id="583" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln33_5/2 "/>
</bind>
</comp>

<comp id="585" class="1004" name="mul_ln33_4_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="8" slack="2"/>
<pin id="587" dir="0" index="1" bw="8" slack="1"/>
<pin id="588" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln33_4/3 "/>
</bind>
</comp>

<comp id="589" class="1004" name="add_ln33_6_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="8" slack="0"/>
<pin id="591" dir="0" index="1" bw="8" slack="1"/>
<pin id="592" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33_6/6 "/>
</bind>
</comp>

<comp id="593" class="1004" name="add_ln33_2_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="8" slack="2"/>
<pin id="595" dir="0" index="1" bw="8" slack="2"/>
<pin id="596" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33_2/7 "/>
</bind>
</comp>

<comp id="597" class="1004" name="acc_1_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="8" slack="1"/>
<pin id="599" dir="0" index="1" bw="8" slack="0"/>
<pin id="600" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_1/7 "/>
</bind>
</comp>

<comp id="602" class="1004" name="img_outT_0_load_1_load_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="8" slack="6"/>
<pin id="604" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="img_outT_0_load_1/7 "/>
</bind>
</comp>

<comp id="605" class="1004" name="img_outT_1_load_1_load_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="8" slack="6"/>
<pin id="607" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="img_outT_1_load_1/7 "/>
</bind>
</comp>

<comp id="608" class="1004" name="select_ln36_2_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="1" slack="6"/>
<pin id="610" dir="0" index="1" bw="8" slack="0"/>
<pin id="611" dir="0" index="2" bw="8" slack="0"/>
<pin id="612" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln36_2/7 "/>
</bind>
</comp>

<comp id="615" class="1004" name="select_ln36_3_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="1" slack="6"/>
<pin id="617" dir="0" index="1" bw="8" slack="0"/>
<pin id="618" dir="0" index="2" bw="8" slack="0"/>
<pin id="619" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln36_3/7 "/>
</bind>
</comp>

<comp id="622" class="1004" name="store_ln36_store_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="8" slack="0"/>
<pin id="624" dir="0" index="1" bw="8" slack="6"/>
<pin id="625" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/7 "/>
</bind>
</comp>

<comp id="627" class="1004" name="store_ln36_store_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="8" slack="0"/>
<pin id="629" dir="0" index="1" bw="8" slack="6"/>
<pin id="630" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/7 "/>
</bind>
</comp>

<comp id="632" class="1004" name="img_outT_0_1_load_1_load_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="8" slack="6"/>
<pin id="634" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="img_outT_0_1_load_1/7 "/>
</bind>
</comp>

<comp id="635" class="1004" name="img_outT_1_1_load_1_load_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="8" slack="6"/>
<pin id="637" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="img_outT_1_1_load_1/7 "/>
</bind>
</comp>

<comp id="638" class="1004" name="select_ln36_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="1" slack="6"/>
<pin id="640" dir="0" index="1" bw="8" slack="0"/>
<pin id="641" dir="0" index="2" bw="8" slack="0"/>
<pin id="642" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln36/7 "/>
</bind>
</comp>

<comp id="645" class="1004" name="select_ln36_1_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="1" slack="6"/>
<pin id="647" dir="0" index="1" bw="8" slack="0"/>
<pin id="648" dir="0" index="2" bw="8" slack="0"/>
<pin id="649" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln36_1/7 "/>
</bind>
</comp>

<comp id="652" class="1004" name="store_ln36_store_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="8" slack="0"/>
<pin id="654" dir="0" index="1" bw="8" slack="6"/>
<pin id="655" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/7 "/>
</bind>
</comp>

<comp id="657" class="1004" name="store_ln36_store_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="8" slack="0"/>
<pin id="659" dir="0" index="1" bw="8" slack="6"/>
<pin id="660" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/7 "/>
</bind>
</comp>

<comp id="662" class="1004" name="img_outT_0_load_load_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="8" slack="5"/>
<pin id="664" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="img_outT_0_load/6 "/>
</bind>
</comp>

<comp id="666" class="1004" name="img_outT_1_load_load_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="8" slack="5"/>
<pin id="668" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="img_outT_1_load/6 "/>
</bind>
</comp>

<comp id="670" class="1004" name="img_outT_0_1_load_load_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="8" slack="5"/>
<pin id="672" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="img_outT_0_1_load/6 "/>
</bind>
</comp>

<comp id="674" class="1004" name="img_outT_1_1_load_load_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="8" slack="5"/>
<pin id="676" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="img_outT_1_1_load/6 "/>
</bind>
</comp>

<comp id="678" class="1007" name="grp_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="8" slack="0"/>
<pin id="680" dir="0" index="1" bw="8" slack="1"/>
<pin id="681" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="682" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln33/2 add_ln33_3/4 "/>
</bind>
</comp>

<comp id="684" class="1007" name="grp_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="8" slack="1"/>
<pin id="686" dir="0" index="1" bw="8" slack="0"/>
<pin id="687" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="688" dir="1" index="3" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln33_3/2 add_ln33_1/4 "/>
</bind>
</comp>

<comp id="690" class="1007" name="grp_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="8" slack="0"/>
<pin id="692" dir="0" index="1" bw="8" slack="1"/>
<pin id="693" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="694" dir="1" index="3" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln33_6/2 add_ln33/4 "/>
</bind>
</comp>

<comp id="696" class="1007" name="grp_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="8" slack="0"/>
<pin id="698" dir="0" index="1" bw="8" slack="1"/>
<pin id="699" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="700" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln33_7/2 add_ln33_4/4 "/>
</bind>
</comp>

<comp id="702" class="1007" name="grp_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="8" slack="1"/>
<pin id="704" dir="0" index="1" bw="8" slack="1"/>
<pin id="705" dir="0" index="2" bw="8" slack="0"/>
<pin id="706" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln33_2/3 add_ln33_5/5 "/>
</bind>
</comp>

<comp id="709" class="1005" name="ocol_reg_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="2" slack="0"/>
<pin id="711" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="ocol "/>
</bind>
</comp>

<comp id="716" class="1005" name="orow_reg_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="2" slack="0"/>
<pin id="718" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="orow "/>
</bind>
</comp>

<comp id="723" class="1005" name="indvar_flatten_reg_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="3" slack="0"/>
<pin id="725" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="730" class="1005" name="img_outT_0_load3_reg_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="8" slack="5"/>
<pin id="732" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="img_outT_0_load3 "/>
</bind>
</comp>

<comp id="737" class="1005" name="img_outT_1_load7_reg_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="8" slack="5"/>
<pin id="739" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="img_outT_1_load7 "/>
</bind>
</comp>

<comp id="744" class="1005" name="img_outT_0_1_load11_reg_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="8" slack="5"/>
<pin id="746" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="img_outT_0_1_load11 "/>
</bind>
</comp>

<comp id="751" class="1005" name="img_outT_1_1_load15_reg_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="8" slack="5"/>
<pin id="753" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="img_outT_1_1_load15 "/>
</bind>
</comp>

<comp id="758" class="1005" name="weightsT_1_load_3_read_reg_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="8" slack="1"/>
<pin id="760" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weightsT_1_load_3_read "/>
</bind>
</comp>

<comp id="763" class="1005" name="weightsT_1_load_2_read_reg_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="8" slack="1"/>
<pin id="765" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weightsT_1_load_2_read "/>
</bind>
</comp>

<comp id="768" class="1005" name="weightsT_1_load_1_read_reg_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="8" slack="1"/>
<pin id="770" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weightsT_1_load_1_read "/>
</bind>
</comp>

<comp id="773" class="1005" name="weightsT_1_load_read_reg_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="8" slack="2"/>
<pin id="775" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="weightsT_1_load_read "/>
</bind>
</comp>

<comp id="778" class="1005" name="weightsT_load_4_read_reg_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="8" slack="1"/>
<pin id="780" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weightsT_load_4_read "/>
</bind>
</comp>

<comp id="783" class="1005" name="weightsT_load_3_read_reg_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="8" slack="2"/>
<pin id="785" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="weightsT_load_3_read "/>
</bind>
</comp>

<comp id="788" class="1005" name="weightsT_load_2_read_reg_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="8" slack="1"/>
<pin id="790" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weightsT_load_2_read "/>
</bind>
</comp>

<comp id="793" class="1005" name="weightsT_load_1_read_reg_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="8" slack="1"/>
<pin id="795" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weightsT_load_1_read "/>
</bind>
</comp>

<comp id="798" class="1005" name="weightsT_load_read_reg_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="8" slack="1"/>
<pin id="800" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weightsT_load_read "/>
</bind>
</comp>

<comp id="803" class="1005" name="icmp_ln26_reg_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="1" slack="5"/>
<pin id="805" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln26 "/>
</bind>
</comp>

<comp id="807" class="1005" name="empty_reg_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="1" slack="6"/>
<pin id="809" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="811" class="1005" name="img_inT_addr_reg_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="3" slack="1"/>
<pin id="813" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="img_inT_addr "/>
</bind>
</comp>

<comp id="816" class="1005" name="img_inT_1_addr_reg_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="3" slack="1"/>
<pin id="818" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="img_inT_1_addr "/>
</bind>
</comp>

<comp id="821" class="1005" name="img_inT_addr_1_reg_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="3" slack="1"/>
<pin id="823" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="img_inT_addr_1 "/>
</bind>
</comp>

<comp id="826" class="1005" name="img_inT_1_addr_1_reg_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="3" slack="1"/>
<pin id="828" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="img_inT_1_addr_1 "/>
</bind>
</comp>

<comp id="831" class="1005" name="img_inT_addr_2_reg_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="3" slack="1"/>
<pin id="833" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="img_inT_addr_2 "/>
</bind>
</comp>

<comp id="836" class="1005" name="img_inT_1_addr_2_reg_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="3" slack="1"/>
<pin id="838" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="img_inT_1_addr_2 "/>
</bind>
</comp>

<comp id="841" class="1005" name="tmp_1_reg_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="1" slack="1"/>
<pin id="843" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="848" class="1005" name="img_inT_addr_3_reg_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="3" slack="1"/>
<pin id="850" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="img_inT_addr_3 "/>
</bind>
</comp>

<comp id="853" class="1005" name="img_inT_1_addr_3_reg_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="3" slack="1"/>
<pin id="855" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="img_inT_1_addr_3 "/>
</bind>
</comp>

<comp id="858" class="1005" name="img_inT_addr_4_reg_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="3" slack="1"/>
<pin id="860" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="img_inT_addr_4 "/>
</bind>
</comp>

<comp id="863" class="1005" name="img_inT_1_addr_4_reg_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="3" slack="1"/>
<pin id="865" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="img_inT_1_addr_4 "/>
</bind>
</comp>

<comp id="868" class="1005" name="img_inT_addr_5_reg_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="3" slack="1"/>
<pin id="870" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="img_inT_addr_5 "/>
</bind>
</comp>

<comp id="873" class="1005" name="img_inT_1_addr_5_reg_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="3" slack="1"/>
<pin id="875" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="img_inT_1_addr_5 "/>
</bind>
</comp>

<comp id="878" class="1005" name="trunc_ln36_reg_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="1" slack="6"/>
<pin id="880" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="trunc_ln36 "/>
</bind>
</comp>

<comp id="886" class="1005" name="acc_reg_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="8" slack="2"/>
<pin id="888" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="acc "/>
</bind>
</comp>

<comp id="891" class="1005" name="img_inT_load_1_reg_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="8" slack="1"/>
<pin id="893" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="img_inT_load_1 "/>
</bind>
</comp>

<comp id="896" class="1005" name="img_inT_1_load_1_reg_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="8" slack="1"/>
<pin id="898" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="img_inT_1_load_1 "/>
</bind>
</comp>

<comp id="901" class="1005" name="img_inT_1_load_2_reg_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="8" slack="1"/>
<pin id="903" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="img_inT_1_load_2 "/>
</bind>
</comp>

<comp id="906" class="1005" name="mul_ln33_1_reg_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="8" slack="2"/>
<pin id="908" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="mul_ln33_1 "/>
</bind>
</comp>

<comp id="911" class="1005" name="select_ln33_reg_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="8" slack="1"/>
<pin id="913" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln33 "/>
</bind>
</comp>

<comp id="916" class="1005" name="select_ln33_1_reg_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="8" slack="1"/>
<pin id="918" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln33_1 "/>
</bind>
</comp>

<comp id="921" class="1005" name="select_ln33_2_reg_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="8" slack="1"/>
<pin id="923" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln33_2 "/>
</bind>
</comp>

<comp id="926" class="1005" name="mul_ln33_5_reg_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="8" slack="2"/>
<pin id="928" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="mul_ln33_5 "/>
</bind>
</comp>

<comp id="931" class="1005" name="mul_ln33_4_reg_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="8" slack="1"/>
<pin id="933" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln33_4 "/>
</bind>
</comp>

<comp id="936" class="1005" name="add_ln33_reg_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="8" slack="2"/>
<pin id="938" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="add_ln33 "/>
</bind>
</comp>

<comp id="941" class="1005" name="add_ln33_1_reg_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="8" slack="2"/>
<pin id="943" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="add_ln33_1 "/>
</bind>
</comp>

<comp id="946" class="1005" name="add_ln33_3_reg_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="8" slack="1"/>
<pin id="948" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln33_3 "/>
</bind>
</comp>

<comp id="951" class="1005" name="add_ln33_4_reg_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="8" slack="1"/>
<pin id="953" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln33_4 "/>
</bind>
</comp>

<comp id="956" class="1005" name="add_ln33_6_reg_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="8" slack="1"/>
<pin id="958" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln33_6 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="79"><net_src comp="30" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="30" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="30" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="30" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="30" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="30" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="30" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="108"><net_src comp="32" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="20" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="32" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="18" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="32" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="16" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="32" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="14" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="32" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="12" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="32" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="10" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="32" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="8" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="32" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="6" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="32" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="4" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="163"><net_src comp="74" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="22" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="170"><net_src comp="74" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="24" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="177"><net_src comp="74" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="26" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="184"><net_src comp="74" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="28" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="191"><net_src comp="0" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="48" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="198"><net_src comp="2" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="48" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="225"><net_src comp="186" pin="3"/><net_sink comp="200" pin=13"/></net>

<net id="251"><net_src comp="193" pin="3"/><net_sink comp="226" pin=13"/></net>

<net id="257"><net_src comp="0" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="258"><net_src comp="48" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="264"><net_src comp="2" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="265"><net_src comp="48" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="266"><net_src comp="252" pin="3"/><net_sink comp="200" pin=10"/></net>

<net id="267"><net_src comp="259" pin="3"/><net_sink comp="226" pin=10"/></net>

<net id="273"><net_src comp="0" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="274"><net_src comp="48" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="280"><net_src comp="2" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="281"><net_src comp="48" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="282"><net_src comp="268" pin="3"/><net_sink comp="200" pin=8"/></net>

<net id="283"><net_src comp="275" pin="3"/><net_sink comp="226" pin=8"/></net>

<net id="289"><net_src comp="0" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="290"><net_src comp="48" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="296"><net_src comp="2" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="297"><net_src comp="48" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="298"><net_src comp="284" pin="3"/><net_sink comp="200" pin=5"/></net>

<net id="299"><net_src comp="291" pin="3"/><net_sink comp="226" pin=5"/></net>

<net id="305"><net_src comp="0" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="306"><net_src comp="48" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="312"><net_src comp="2" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="313"><net_src comp="48" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="314"><net_src comp="300" pin="3"/><net_sink comp="200" pin=2"/></net>

<net id="315"><net_src comp="307" pin="3"/><net_sink comp="226" pin=2"/></net>

<net id="321"><net_src comp="0" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="322"><net_src comp="48" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="328"><net_src comp="2" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="329"><net_src comp="48" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="330"><net_src comp="316" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="331"><net_src comp="323" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="336"><net_src comp="34" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="341"><net_src comp="36" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="346"><net_src comp="36" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="354"><net_src comp="347" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="38" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="360"><net_src comp="347" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="40" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="372"><net_src comp="362" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="42" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="379"><net_src comp="368" pin="2"/><net_sink comp="374" pin=0"/></net>

<net id="380"><net_src comp="36" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="381"><net_src comp="362" pin="1"/><net_sink comp="374" pin=2"/></net>

<net id="386"><net_src comp="365" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="44" pin="0"/><net_sink comp="382" pin=1"/></net>

<net id="393"><net_src comp="368" pin="2"/><net_sink comp="388" pin=0"/></net>

<net id="394"><net_src comp="382" pin="2"/><net_sink comp="388" pin=1"/></net>

<net id="395"><net_src comp="365" pin="1"/><net_sink comp="388" pin=2"/></net>

<net id="399"><net_src comp="388" pin="3"/><net_sink comp="396" pin=0"/></net>

<net id="405"><net_src comp="46" pin="0"/><net_sink comp="400" pin=0"/></net>

<net id="406"><net_src comp="396" pin="1"/><net_sink comp="400" pin=1"/></net>

<net id="407"><net_src comp="36" pin="0"/><net_sink comp="400" pin=2"/></net>

<net id="411"><net_src comp="400" pin="3"/><net_sink comp="408" pin=0"/></net>

<net id="417"><net_src comp="46" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="418"><net_src comp="396" pin="1"/><net_sink comp="412" pin=1"/></net>

<net id="419"><net_src comp="374" pin="3"/><net_sink comp="412" pin=2"/></net>

<net id="423"><net_src comp="412" pin="3"/><net_sink comp="420" pin=0"/></net>

<net id="424"><net_src comp="420" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="425"><net_src comp="420" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="430"><net_src comp="374" pin="3"/><net_sink comp="426" pin=0"/></net>

<net id="431"><net_src comp="44" pin="0"/><net_sink comp="426" pin=1"/></net>

<net id="437"><net_src comp="46" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="438"><net_src comp="396" pin="1"/><net_sink comp="432" pin=1"/></net>

<net id="439"><net_src comp="426" pin="2"/><net_sink comp="432" pin=2"/></net>

<net id="443"><net_src comp="432" pin="3"/><net_sink comp="440" pin=0"/></net>

<net id="444"><net_src comp="440" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="445"><net_src comp="440" pin="1"/><net_sink comp="259" pin=2"/></net>

<net id="450"><net_src comp="374" pin="3"/><net_sink comp="446" pin=0"/></net>

<net id="451"><net_src comp="42" pin="0"/><net_sink comp="446" pin=1"/></net>

<net id="457"><net_src comp="46" pin="0"/><net_sink comp="452" pin=0"/></net>

<net id="458"><net_src comp="396" pin="1"/><net_sink comp="452" pin=1"/></net>

<net id="459"><net_src comp="446" pin="2"/><net_sink comp="452" pin=2"/></net>

<net id="463"><net_src comp="452" pin="3"/><net_sink comp="460" pin=0"/></net>

<net id="464"><net_src comp="460" pin="1"/><net_sink comp="268" pin=2"/></net>

<net id="465"><net_src comp="460" pin="1"/><net_sink comp="275" pin=2"/></net>

<net id="470"><net_src comp="408" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="50" pin="0"/><net_sink comp="466" pin=1"/></net>

<net id="477"><net_src comp="52" pin="0"/><net_sink comp="472" pin=0"/></net>

<net id="478"><net_src comp="466" pin="2"/><net_sink comp="472" pin=1"/></net>

<net id="479"><net_src comp="54" pin="0"/><net_sink comp="472" pin=2"/></net>

<net id="485"><net_src comp="46" pin="0"/><net_sink comp="480" pin=0"/></net>

<net id="486"><net_src comp="472" pin="3"/><net_sink comp="480" pin=1"/></net>

<net id="487"><net_src comp="374" pin="3"/><net_sink comp="480" pin=2"/></net>

<net id="491"><net_src comp="480" pin="3"/><net_sink comp="488" pin=0"/></net>

<net id="492"><net_src comp="488" pin="1"/><net_sink comp="284" pin=2"/></net>

<net id="493"><net_src comp="488" pin="1"/><net_sink comp="291" pin=2"/></net>

<net id="499"><net_src comp="52" pin="0"/><net_sink comp="494" pin=0"/></net>

<net id="500"><net_src comp="466" pin="2"/><net_sink comp="494" pin=1"/></net>

<net id="501"><net_src comp="56" pin="0"/><net_sink comp="494" pin=2"/></net>

<net id="507"><net_src comp="46" pin="0"/><net_sink comp="502" pin=0"/></net>

<net id="508"><net_src comp="472" pin="3"/><net_sink comp="502" pin=1"/></net>

<net id="509"><net_src comp="426" pin="2"/><net_sink comp="502" pin=2"/></net>

<net id="513"><net_src comp="502" pin="3"/><net_sink comp="510" pin=0"/></net>

<net id="514"><net_src comp="510" pin="1"/><net_sink comp="300" pin=2"/></net>

<net id="515"><net_src comp="510" pin="1"/><net_sink comp="307" pin=2"/></net>

<net id="521"><net_src comp="46" pin="0"/><net_sink comp="516" pin=0"/></net>

<net id="522"><net_src comp="472" pin="3"/><net_sink comp="516" pin=1"/></net>

<net id="523"><net_src comp="446" pin="2"/><net_sink comp="516" pin=2"/></net>

<net id="527"><net_src comp="516" pin="3"/><net_sink comp="524" pin=0"/></net>

<net id="528"><net_src comp="524" pin="1"/><net_sink comp="316" pin=2"/></net>

<net id="529"><net_src comp="524" pin="1"/><net_sink comp="323" pin=2"/></net>

<net id="533"><net_src comp="374" pin="3"/><net_sink comp="530" pin=0"/></net>

<net id="538"><net_src comp="356" pin="2"/><net_sink comp="534" pin=0"/></net>

<net id="543"><net_src comp="388" pin="3"/><net_sink comp="539" pin=0"/></net>

<net id="548"><net_src comp="426" pin="2"/><net_sink comp="544" pin=0"/></net>

<net id="553"><net_src comp="200" pin="23"/><net_sink comp="549" pin=0"/></net>

<net id="558"><net_src comp="200" pin="15"/><net_sink comp="554" pin=0"/></net>

<net id="564"><net_src comp="226" pin="11"/><net_sink comp="559" pin=1"/></net>

<net id="565"><net_src comp="200" pin="11"/><net_sink comp="559" pin=2"/></net>

<net id="571"><net_src comp="226" pin="7"/><net_sink comp="566" pin=1"/></net>

<net id="572"><net_src comp="200" pin="7"/><net_sink comp="566" pin=2"/></net>

<net id="578"><net_src comp="226" pin="3"/><net_sink comp="573" pin=1"/></net>

<net id="579"><net_src comp="200" pin="3"/><net_sink comp="573" pin=2"/></net>

<net id="584"><net_src comp="226" pin="23"/><net_sink comp="580" pin=0"/></net>

<net id="601"><net_src comp="593" pin="2"/><net_sink comp="597" pin=1"/></net>

<net id="613"><net_src comp="597" pin="2"/><net_sink comp="608" pin=1"/></net>

<net id="614"><net_src comp="605" pin="1"/><net_sink comp="608" pin=2"/></net>

<net id="620"><net_src comp="602" pin="1"/><net_sink comp="615" pin=1"/></net>

<net id="621"><net_src comp="597" pin="2"/><net_sink comp="615" pin=2"/></net>

<net id="626"><net_src comp="608" pin="3"/><net_sink comp="622" pin=0"/></net>

<net id="631"><net_src comp="615" pin="3"/><net_sink comp="627" pin=0"/></net>

<net id="643"><net_src comp="597" pin="2"/><net_sink comp="638" pin=1"/></net>

<net id="644"><net_src comp="635" pin="1"/><net_sink comp="638" pin=2"/></net>

<net id="650"><net_src comp="632" pin="1"/><net_sink comp="645" pin=1"/></net>

<net id="651"><net_src comp="597" pin="2"/><net_sink comp="645" pin=2"/></net>

<net id="656"><net_src comp="638" pin="3"/><net_sink comp="652" pin=0"/></net>

<net id="661"><net_src comp="645" pin="3"/><net_sink comp="657" pin=0"/></net>

<net id="665"><net_src comp="662" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="669"><net_src comp="666" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="673"><net_src comp="670" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="677"><net_src comp="674" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="683"><net_src comp="200" pin="19"/><net_sink comp="678" pin=0"/></net>

<net id="689"><net_src comp="566" pin="3"/><net_sink comp="684" pin=1"/></net>

<net id="695"><net_src comp="226" pin="19"/><net_sink comp="690" pin=0"/></net>

<net id="701"><net_src comp="226" pin="15"/><net_sink comp="696" pin=0"/></net>

<net id="707"><net_src comp="696" pin="3"/><net_sink comp="702" pin=2"/></net>

<net id="708"><net_src comp="702" pin="3"/><net_sink comp="589" pin=0"/></net>

<net id="712"><net_src comp="76" pin="1"/><net_sink comp="709" pin=0"/></net>

<net id="713"><net_src comp="709" pin="1"/><net_sink comp="342" pin=1"/></net>

<net id="714"><net_src comp="709" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="715"><net_src comp="709" pin="1"/><net_sink comp="544" pin=1"/></net>

<net id="719"><net_src comp="80" pin="1"/><net_sink comp="716" pin=0"/></net>

<net id="720"><net_src comp="716" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="721"><net_src comp="716" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="722"><net_src comp="716" pin="1"/><net_sink comp="539" pin=1"/></net>

<net id="726"><net_src comp="84" pin="1"/><net_sink comp="723" pin=0"/></net>

<net id="727"><net_src comp="723" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="728"><net_src comp="723" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="729"><net_src comp="723" pin="1"/><net_sink comp="534" pin=1"/></net>

<net id="733"><net_src comp="88" pin="1"/><net_sink comp="730" pin=0"/></net>

<net id="734"><net_src comp="730" pin="1"/><net_sink comp="602" pin=0"/></net>

<net id="735"><net_src comp="730" pin="1"/><net_sink comp="627" pin=1"/></net>

<net id="736"><net_src comp="730" pin="1"/><net_sink comp="662" pin=0"/></net>

<net id="740"><net_src comp="92" pin="1"/><net_sink comp="737" pin=0"/></net>

<net id="741"><net_src comp="737" pin="1"/><net_sink comp="605" pin=0"/></net>

<net id="742"><net_src comp="737" pin="1"/><net_sink comp="622" pin=1"/></net>

<net id="743"><net_src comp="737" pin="1"/><net_sink comp="666" pin=0"/></net>

<net id="747"><net_src comp="96" pin="1"/><net_sink comp="744" pin=0"/></net>

<net id="748"><net_src comp="744" pin="1"/><net_sink comp="632" pin=0"/></net>

<net id="749"><net_src comp="744" pin="1"/><net_sink comp="657" pin=1"/></net>

<net id="750"><net_src comp="744" pin="1"/><net_sink comp="670" pin=0"/></net>

<net id="754"><net_src comp="100" pin="1"/><net_sink comp="751" pin=0"/></net>

<net id="755"><net_src comp="751" pin="1"/><net_sink comp="635" pin=0"/></net>

<net id="756"><net_src comp="751" pin="1"/><net_sink comp="652" pin=1"/></net>

<net id="757"><net_src comp="751" pin="1"/><net_sink comp="674" pin=0"/></net>

<net id="761"><net_src comp="104" pin="2"/><net_sink comp="758" pin=0"/></net>

<net id="762"><net_src comp="758" pin="1"/><net_sink comp="696" pin=1"/></net>

<net id="766"><net_src comp="110" pin="2"/><net_sink comp="763" pin=0"/></net>

<net id="767"><net_src comp="763" pin="1"/><net_sink comp="690" pin=1"/></net>

<net id="771"><net_src comp="116" pin="2"/><net_sink comp="768" pin=0"/></net>

<net id="772"><net_src comp="768" pin="1"/><net_sink comp="580" pin=1"/></net>

<net id="776"><net_src comp="122" pin="2"/><net_sink comp="773" pin=0"/></net>

<net id="777"><net_src comp="773" pin="1"/><net_sink comp="585" pin=0"/></net>

<net id="781"><net_src comp="128" pin="2"/><net_sink comp="778" pin=0"/></net>

<net id="782"><net_src comp="778" pin="1"/><net_sink comp="684" pin=0"/></net>

<net id="786"><net_src comp="134" pin="2"/><net_sink comp="783" pin=0"/></net>

<net id="787"><net_src comp="783" pin="1"/><net_sink comp="702" pin=0"/></net>

<net id="791"><net_src comp="140" pin="2"/><net_sink comp="788" pin=0"/></net>

<net id="792"><net_src comp="788" pin="1"/><net_sink comp="554" pin=1"/></net>

<net id="796"><net_src comp="146" pin="2"/><net_sink comp="793" pin=0"/></net>

<net id="797"><net_src comp="793" pin="1"/><net_sink comp="678" pin=1"/></net>

<net id="801"><net_src comp="152" pin="2"/><net_sink comp="798" pin=0"/></net>

<net id="802"><net_src comp="798" pin="1"/><net_sink comp="549" pin=1"/></net>

<net id="806"><net_src comp="350" pin="2"/><net_sink comp="803" pin=0"/></net>

<net id="810"><net_src comp="396" pin="1"/><net_sink comp="807" pin=0"/></net>

<net id="814"><net_src comp="186" pin="3"/><net_sink comp="811" pin=0"/></net>

<net id="815"><net_src comp="811" pin="1"/><net_sink comp="200" pin=13"/></net>

<net id="819"><net_src comp="193" pin="3"/><net_sink comp="816" pin=0"/></net>

<net id="820"><net_src comp="816" pin="1"/><net_sink comp="226" pin=13"/></net>

<net id="824"><net_src comp="252" pin="3"/><net_sink comp="821" pin=0"/></net>

<net id="825"><net_src comp="821" pin="1"/><net_sink comp="200" pin=10"/></net>

<net id="829"><net_src comp="259" pin="3"/><net_sink comp="826" pin=0"/></net>

<net id="830"><net_src comp="826" pin="1"/><net_sink comp="226" pin=10"/></net>

<net id="834"><net_src comp="268" pin="3"/><net_sink comp="831" pin=0"/></net>

<net id="835"><net_src comp="831" pin="1"/><net_sink comp="200" pin=8"/></net>

<net id="839"><net_src comp="275" pin="3"/><net_sink comp="836" pin=0"/></net>

<net id="840"><net_src comp="836" pin="1"/><net_sink comp="226" pin=8"/></net>

<net id="844"><net_src comp="494" pin="3"/><net_sink comp="841" pin=0"/></net>

<net id="845"><net_src comp="841" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="846"><net_src comp="841" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="847"><net_src comp="841" pin="1"/><net_sink comp="573" pin=0"/></net>

<net id="851"><net_src comp="284" pin="3"/><net_sink comp="848" pin=0"/></net>

<net id="852"><net_src comp="848" pin="1"/><net_sink comp="200" pin=5"/></net>

<net id="856"><net_src comp="291" pin="3"/><net_sink comp="853" pin=0"/></net>

<net id="857"><net_src comp="853" pin="1"/><net_sink comp="226" pin=5"/></net>

<net id="861"><net_src comp="300" pin="3"/><net_sink comp="858" pin=0"/></net>

<net id="862"><net_src comp="858" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="866"><net_src comp="307" pin="3"/><net_sink comp="863" pin=0"/></net>

<net id="867"><net_src comp="863" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="871"><net_src comp="316" pin="3"/><net_sink comp="868" pin=0"/></net>

<net id="872"><net_src comp="868" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="876"><net_src comp="323" pin="3"/><net_sink comp="873" pin=0"/></net>

<net id="877"><net_src comp="873" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="881"><net_src comp="530" pin="1"/><net_sink comp="878" pin=0"/></net>

<net id="882"><net_src comp="878" pin="1"/><net_sink comp="608" pin=0"/></net>

<net id="883"><net_src comp="878" pin="1"/><net_sink comp="615" pin=0"/></net>

<net id="884"><net_src comp="878" pin="1"/><net_sink comp="638" pin=0"/></net>

<net id="885"><net_src comp="878" pin="1"/><net_sink comp="645" pin=0"/></net>

<net id="889"><net_src comp="549" pin="2"/><net_sink comp="886" pin=0"/></net>

<net id="890"><net_src comp="886" pin="1"/><net_sink comp="678" pin=0"/></net>

<net id="894"><net_src comp="200" pin="19"/><net_sink comp="891" pin=0"/></net>

<net id="895"><net_src comp="891" pin="1"/><net_sink comp="678" pin=0"/></net>

<net id="899"><net_src comp="226" pin="19"/><net_sink comp="896" pin=0"/></net>

<net id="900"><net_src comp="896" pin="1"/><net_sink comp="690" pin=0"/></net>

<net id="904"><net_src comp="226" pin="15"/><net_sink comp="901" pin=0"/></net>

<net id="905"><net_src comp="901" pin="1"/><net_sink comp="696" pin=0"/></net>

<net id="909"><net_src comp="554" pin="2"/><net_sink comp="906" pin=0"/></net>

<net id="910"><net_src comp="906" pin="1"/><net_sink comp="696" pin=0"/></net>

<net id="914"><net_src comp="559" pin="3"/><net_sink comp="911" pin=0"/></net>

<net id="915"><net_src comp="911" pin="1"/><net_sink comp="702" pin=1"/></net>

<net id="919"><net_src comp="566" pin="3"/><net_sink comp="916" pin=0"/></net>

<net id="920"><net_src comp="916" pin="1"/><net_sink comp="684" pin=1"/></net>

<net id="924"><net_src comp="573" pin="3"/><net_sink comp="921" pin=0"/></net>

<net id="925"><net_src comp="921" pin="1"/><net_sink comp="585" pin=1"/></net>

<net id="929"><net_src comp="580" pin="2"/><net_sink comp="926" pin=0"/></net>

<net id="930"><net_src comp="926" pin="1"/><net_sink comp="690" pin=0"/></net>

<net id="934"><net_src comp="585" pin="2"/><net_sink comp="931" pin=0"/></net>

<net id="935"><net_src comp="931" pin="1"/><net_sink comp="684" pin=0"/></net>

<net id="939"><net_src comp="690" pin="3"/><net_sink comp="936" pin=0"/></net>

<net id="940"><net_src comp="936" pin="1"/><net_sink comp="593" pin=1"/></net>

<net id="944"><net_src comp="684" pin="3"/><net_sink comp="941" pin=0"/></net>

<net id="945"><net_src comp="941" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="949"><net_src comp="678" pin="3"/><net_sink comp="946" pin=0"/></net>

<net id="950"><net_src comp="946" pin="1"/><net_sink comp="589" pin=1"/></net>

<net id="954"><net_src comp="696" pin="3"/><net_sink comp="951" pin=0"/></net>

<net id="955"><net_src comp="951" pin="1"/><net_sink comp="702" pin=0"/></net>

<net id="959"><net_src comp="589" pin="2"/><net_sink comp="956" pin=0"/></net>

<net id="960"><net_src comp="956" pin="1"/><net_sink comp="597" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: img_outT_1_1_load15_out | {6 }
	Port: img_outT_0_1_load11_out | {6 }
	Port: img_outT_1_load7_out | {6 }
	Port: img_outT_0_load3_out | {6 }
 - Input state : 
	Port: conv2D0_Pipeline_loop_orow_loop_ocol : img_inT | {1 2 }
	Port: conv2D0_Pipeline_loop_orow_loop_ocol : img_inT_1 | {1 2 }
	Port: conv2D0_Pipeline_loop_orow_loop_ocol : weightsT_load | {1 }
	Port: conv2D0_Pipeline_loop_orow_loop_ocol : weightsT_load_1 | {1 }
	Port: conv2D0_Pipeline_loop_orow_loop_ocol : weightsT_load_2 | {1 }
	Port: conv2D0_Pipeline_loop_orow_loop_ocol : weightsT_load_3 | {1 }
	Port: conv2D0_Pipeline_loop_orow_loop_ocol : weightsT_load_4 | {1 }
	Port: conv2D0_Pipeline_loop_orow_loop_ocol : weightsT_1_load | {1 }
	Port: conv2D0_Pipeline_loop_orow_loop_ocol : weightsT_1_load_1 | {1 }
	Port: conv2D0_Pipeline_loop_orow_loop_ocol : weightsT_1_load_2 | {1 }
	Port: conv2D0_Pipeline_loop_orow_loop_ocol : weightsT_1_load_3 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln26 : 1
		store_ln27 : 1
		indvar_flatten_load : 1
		icmp_ln26 : 2
		add_ln26 : 2
		br_ln26 : 3
		ocol_load : 1
		orow_load : 1
		icmp_ln27 : 2
		select_ln26 : 3
		add_ln26_1 : 2
		select_ln26_1 : 3
		empty : 4
		tmp_2 : 5
		zext_ln32 : 6
		add_ln : 5
		zext_ln33 : 6
		img_inT_addr : 7
		img_inT_1_addr : 7
		img_inT_load : 8
		img_inT_1_load : 8
		add_ln32 : 4
		add_ln32_2 : 5
		zext_ln33_1 : 6
		img_inT_addr_1 : 7
		img_inT_1_addr_1 : 7
		img_inT_load_1 : 8
		img_inT_1_load_1 : 8
		xor_ln32 : 4
		add_ln32_4 : 5
		zext_ln33_2 : 6
		img_inT_addr_2 : 7
		img_inT_1_addr_2 : 7
		img_inT_load_2 : 8
		img_inT_1_load_2 : 8
		empty_8 : 7
		tmp : 8
		add_ln32_5_cast : 9
		zext_ln33_3 : 10
		tmp_1 : 8
		img_inT_addr_3 : 11
		img_inT_1_addr_3 : 11
		img_inT_load_3 : 12
		img_inT_1_load_3 : 12
		add_ln32_6_cast : 9
		zext_ln33_4 : 10
		img_inT_addr_4 : 11
		img_inT_1_addr_4 : 11
		img_inT_load_4 : 12
		img_inT_1_load_4 : 12
		add_ln32_7_cast : 9
		zext_ln33_5 : 10
		img_inT_addr_5 : 11
		img_inT_1_addr_5 : 11
		img_inT_load_5 : 12
		img_inT_1_load_5 : 12
		trunc_ln36 : 4
		br_ln36 : 5
		store_ln26 : 3
		store_ln26 : 4
		store_ln27 : 5
	State 2
		acc : 1
		mul_ln33 : 1
		mul_ln33_1 : 1
		select_ln33 : 1
		select_ln33_1 : 1
		mul_ln33_3 : 2
		select_ln33_2 : 1
		mul_ln33_5 : 1
		mul_ln33_6 : 1
		mul_ln33_7 : 1
	State 3
	State 4
		add_ln33 : 1
		add_ln33_1 : 1
		add_ln33_3 : 1
		add_ln33_4 : 1
	State 5
		add_ln33_5 : 1
	State 6
		add_ln33_6 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
	State 7
		acc_1 : 1
		select_ln36_2 : 2
		select_ln36_3 : 2
		store_ln36 : 3
		store_ln36 : 3
		select_ln36 : 2
		select_ln36_1 : 2
		store_ln36 : 3
		store_ln36 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------|---------|---------|---------|
| Operation|           Functional Unit          |   DSP   |    FF   |   LUT   |
|----------|------------------------------------|---------|---------|---------|
|          |             acc_fu_549             |    0    |    0    |    41   |
|    mul   |          mul_ln33_1_fu_554         |    0    |    0    |    41   |
|          |          mul_ln33_5_fu_580         |    0    |    0    |    41   |
|          |          mul_ln33_4_fu_585         |    0    |    0    |    41   |
|----------|------------------------------------|---------|---------|---------|
|          |           add_ln26_fu_356          |    0    |    0    |    11   |
|          |          add_ln26_1_fu_382         |    0    |    0    |    10   |
|          |           add_ln32_fu_426          |    0    |    0    |    10   |
|    add   |           empty_8_fu_466           |    0    |    0    |    13   |
|          |          add_ln33_6_fu_589         |    0    |    0    |    15   |
|          |          add_ln33_2_fu_593         |    0    |    0    |    8    |
|          |            acc_1_fu_597            |    0    |    0    |    8    |
|----------|------------------------------------|---------|---------|---------|
|          |         select_ln26_fu_374         |    0    |    0    |    2    |
|          |        select_ln26_1_fu_388        |    0    |    0    |    2    |
|          |         select_ln33_fu_559         |    0    |    0    |    8    |
|          |        select_ln33_1_fu_566        |    0    |    0    |    8    |
|  select  |        select_ln33_2_fu_573        |    0    |    0    |    8    |
|          |        select_ln36_2_fu_608        |    0    |    0    |    8    |
|          |        select_ln36_3_fu_615        |    0    |    0    |    8    |
|          |         select_ln36_fu_638         |    0    |    0    |    8    |
|          |        select_ln36_1_fu_645        |    0    |    0    |    8    |
|----------|------------------------------------|---------|---------|---------|
|   icmp   |          icmp_ln26_fu_350          |    0    |    0    |    11   |
|          |          icmp_ln27_fu_368          |    0    |    0    |    10   |
|----------|------------------------------------|---------|---------|---------|
|          |             grp_fu_678             |    1    |    0    |    0    |
|          |             grp_fu_684             |    1    |    0    |    0    |
|  muladd  |             grp_fu_690             |    1    |    0    |    0    |
|          |             grp_fu_696             |    1    |    0    |    0    |
|          |             grp_fu_702             |    1    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|    xor   |           xor_ln32_fu_446          |    0    |    0    |    2    |
|----------|------------------------------------|---------|---------|---------|
|          | weightsT_1_load_3_read_read_fu_104 |    0    |    0    |    0    |
|          | weightsT_1_load_2_read_read_fu_110 |    0    |    0    |    0    |
|          | weightsT_1_load_1_read_read_fu_116 |    0    |    0    |    0    |
|          |  weightsT_1_load_read_read_fu_122  |    0    |    0    |    0    |
|   read   |  weightsT_load_4_read_read_fu_128  |    0    |    0    |    0    |
|          |  weightsT_load_3_read_read_fu_134  |    0    |    0    |    0    |
|          |  weightsT_load_2_read_read_fu_140  |    0    |    0    |    0    |
|          |  weightsT_load_1_read_read_fu_146  |    0    |    0    |    0    |
|          |   weightsT_load_read_read_fu_152   |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|          |       write_ln0_write_fu_158       |    0    |    0    |    0    |
|   write  |       write_ln0_write_fu_165       |    0    |    0    |    0    |
|          |       write_ln0_write_fu_172       |    0    |    0    |    0    |
|          |       write_ln0_write_fu_179       |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|   trunc  |            empty_fu_396            |    0    |    0    |    0    |
|          |          trunc_ln36_fu_530         |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|          |            tmp_2_fu_400            |    0    |    0    |    0    |
|          |            add_ln_fu_412           |    0    |    0    |    0    |
|          |          add_ln32_2_fu_432         |    0    |    0    |    0    |
|bitconcatenate|          add_ln32_4_fu_452         |    0    |    0    |    0    |
|          |       add_ln32_5_cast_fu_480       |    0    |    0    |    0    |
|          |       add_ln32_6_cast_fu_502       |    0    |    0    |    0    |
|          |       add_ln32_7_cast_fu_516       |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|          |          zext_ln32_fu_408          |    0    |    0    |    0    |
|          |          zext_ln33_fu_420          |    0    |    0    |    0    |
|          |         zext_ln33_1_fu_440         |    0    |    0    |    0    |
|   zext   |         zext_ln33_2_fu_460         |    0    |    0    |    0    |
|          |         zext_ln33_3_fu_488         |    0    |    0    |    0    |
|          |         zext_ln33_4_fu_510         |    0    |    0    |    0    |
|          |         zext_ln33_5_fu_524         |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
| bitselect|             tmp_fu_472             |    0    |    0    |    0    |
|          |            tmp_1_fu_494            |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|   Total  |                                    |    5    |    0    |   322   |
|----------|------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|          acc_reg_886         |    8   |
|      add_ln33_1_reg_941      |    8   |
|      add_ln33_3_reg_946      |    8   |
|      add_ln33_4_reg_951      |    8   |
|      add_ln33_6_reg_956      |    8   |
|       add_ln33_reg_936       |    8   |
|         empty_reg_807        |    1   |
|       icmp_ln26_reg_803      |    1   |
|   img_inT_1_addr_1_reg_826   |    3   |
|   img_inT_1_addr_2_reg_836   |    3   |
|   img_inT_1_addr_3_reg_853   |    3   |
|   img_inT_1_addr_4_reg_863   |    3   |
|   img_inT_1_addr_5_reg_873   |    3   |
|    img_inT_1_addr_reg_816    |    3   |
|   img_inT_1_load_1_reg_896   |    8   |
|   img_inT_1_load_2_reg_901   |    8   |
|    img_inT_addr_1_reg_821    |    3   |
|    img_inT_addr_2_reg_831    |    3   |
|    img_inT_addr_3_reg_848    |    3   |
|    img_inT_addr_4_reg_858    |    3   |
|    img_inT_addr_5_reg_868    |    3   |
|     img_inT_addr_reg_811     |    3   |
|    img_inT_load_1_reg_891    |    8   |
|  img_outT_0_1_load11_reg_744 |    8   |
|   img_outT_0_load3_reg_730   |    8   |
|  img_outT_1_1_load15_reg_751 |    8   |
|   img_outT_1_load7_reg_737   |    8   |
|    indvar_flatten_reg_723    |    3   |
|      mul_ln33_1_reg_906      |    8   |
|      mul_ln33_4_reg_931      |    8   |
|      mul_ln33_5_reg_926      |    8   |
|         ocol_reg_709         |    2   |
|         orow_reg_716         |    2   |
|     select_ln33_1_reg_916    |    8   |
|     select_ln33_2_reg_921    |    8   |
|      select_ln33_reg_911     |    8   |
|         tmp_1_reg_841        |    1   |
|      trunc_ln36_reg_878      |    1   |
|weightsT_1_load_1_read_reg_768|    8   |
|weightsT_1_load_2_read_reg_763|    8   |
|weightsT_1_load_3_read_reg_758|    8   |
| weightsT_1_load_read_reg_773 |    8   |
| weightsT_load_1_read_reg_793 |    8   |
| weightsT_load_2_read_reg_788 |    8   |
| weightsT_load_3_read_reg_783 |    8   |
| weightsT_load_4_read_reg_778 |    8   |
|  weightsT_load_read_reg_798  |    8   |
+------------------------------+--------+
|             Total            |   271  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_200 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_200 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_200 |  p5  |   2  |   8  |   16   ||    9    |
| grp_access_fu_200 |  p8  |   2  |   3  |    6   ||    9    |
| grp_access_fu_200 |  p10 |   2  |   0  |    0   ||    9    |
| grp_access_fu_200 |  p13 |   2  |   8  |   16   ||    9    |
| grp_access_fu_226 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_226 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_226 |  p5  |   2  |   8  |   16   ||    9    |
| grp_access_fu_226 |  p8  |   2  |   3  |    6   ||    9    |
| grp_access_fu_226 |  p10 |   2  |   0  |    0   ||    9    |
| grp_access_fu_226 |  p13 |   2  |   8  |   16   ||    9    |
|     grp_fu_678    |  p0  |   3  |   8  |   24   ||    14   |
|     grp_fu_684    |  p0  |   2  |   8  |   16   ||    9    |
|     grp_fu_684    |  p1  |   2  |   8  |   16   ||    9    |
|     grp_fu_690    |  p0  |   3  |   8  |   24   ||    14   |
|     grp_fu_696    |  p0  |   3  |   8  |   24   ||    14   |
|     grp_fu_702    |  p0  |   2  |   8  |   16   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   208  || 28.9419 ||   177   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |    0   |   322  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   28   |    -   |   177  |
|  Register |    -   |    -   |   271  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |   28   |   271  |   499  |
+-----------+--------+--------+--------+--------+
