<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>GT RoboCup SSL: /home/developer/mtrain-firmware/external/STM32F7xx_HAL_Drivers/Inc/stm32f7xx_ll_fmc.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="rj_logo.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">GT RoboCup SSL
   </div>
   <div id="projectbrief">mTrain device firmware</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('stm32f7xx__ll__fmc_8h_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">stm32f7xx_ll_fmc.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="stm32f7xx__ll__fmc_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment">/* Define to prevent recursive inclusion -------------------------------------*/</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#ifndef __STM32F7xx_LL_FMC_H</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#define __STM32F7xx_LL_FMC_H</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160; <span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">/* Includes ------------------------------------------------------------------*/</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="stm32f7xx__hal__def_8h.html">stm32f7xx_hal_def.h</a>&quot;</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;</div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="group___f_m_c___l_l___private___macros.html#ga511792904b72197bcea6e10c8b5f0508">   60</a></span>&#160;<span class="preprocessor">#define IS_FMC_NORSRAM_BANK(BANK) (((BANK) == FMC_NORSRAM_BANK1) || \</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">                                   ((BANK) == FMC_NORSRAM_BANK2) || \</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">                                   ((BANK) == FMC_NORSRAM_BANK3) || \</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor">                                   ((BANK) == FMC_NORSRAM_BANK4))</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;</div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="group___f_m_c___l_l___private___macros.html#gad87f37e2727d76c5ae4db83123968694">   65</a></span>&#160;<span class="preprocessor">#define IS_FMC_MUX(__MUX__) (((__MUX__) == FMC_DATA_ADDRESS_MUX_DISABLE) || \</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor">                              ((__MUX__) == FMC_DATA_ADDRESS_MUX_ENABLE))</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;</div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="group___f_m_c___l_l___private___macros.html#ga65201c4e5988afaf4c14d8c3d451458a">   68</a></span>&#160;<span class="preprocessor">#define IS_FMC_MEMORY(__MEMORY__) (((__MEMORY__) == FMC_MEMORY_TYPE_SRAM) || \</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor">                                    ((__MEMORY__) == FMC_MEMORY_TYPE_PSRAM)|| \</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor">                                    ((__MEMORY__) == FMC_MEMORY_TYPE_NOR))</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;</div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="group___f_m_c___l_l___private___macros.html#ga2ebc54cd97fd88ad6286338fce3ffe48">   72</a></span>&#160;<span class="preprocessor">#define IS_FMC_NORSRAM_MEMORY_WIDTH(__WIDTH__) (((__WIDTH__) == FMC_NORSRAM_MEM_BUS_WIDTH_8)  || \</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor">                                                 ((__WIDTH__) == FMC_NORSRAM_MEM_BUS_WIDTH_16) || \</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor">                                                 ((__WIDTH__) == FMC_NORSRAM_MEM_BUS_WIDTH_32))</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;</div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="group___f_m_c___l_l___private___macros.html#gab45579566f53756a93ae84d15922db5f">   76</a></span>&#160;<span class="preprocessor">#define IS_FMC_ACCESS_MODE(__MODE__) (((__MODE__) == FMC_ACCESS_MODE_A) || \</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor">                                       ((__MODE__) == FMC_ACCESS_MODE_B) || \</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor">                                       ((__MODE__) == FMC_ACCESS_MODE_C) || \</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor">                                       ((__MODE__) == FMC_ACCESS_MODE_D))</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;</div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="group___f_m_c___l_l___private___macros.html#gadae9879205f31bbb0bf2f921243602fc">   81</a></span>&#160;<span class="preprocessor">#define IS_FMC_NAND_BANK(BANK) ((BANK) == FMC_NAND_BANK3)</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;</div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="group___f_m_c___l_l___private___macros.html#gaad556bf07b9677e683abd6a94f9ee9f8">   83</a></span>&#160;<span class="preprocessor">#define IS_FMC_WAIT_FEATURE(FEATURE) (((FEATURE) == FMC_NAND_WAIT_FEATURE_DISABLE) || \</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">                                      ((FEATURE) == FMC_NAND_WAIT_FEATURE_ENABLE))</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;</div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="group___f_m_c___l_l___private___macros.html#ga9bbe19f314b2148cb573c9486f45a1b3">   86</a></span>&#160;<span class="preprocessor">#define IS_FMC_NAND_MEMORY_WIDTH(WIDTH) (((WIDTH) == FMC_NAND_MEM_BUS_WIDTH_8) || \</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor">                                         ((WIDTH) == FMC_NAND_MEM_BUS_WIDTH_16))</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;</div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="group___f_m_c___l_l___private___macros.html#ga97410a9034aa259fa87db6fe3c2f994d">   89</a></span>&#160;<span class="preprocessor">#define IS_FMC_ECC_STATE(STATE) (((STATE) == FMC_NAND_ECC_DISABLE) || \</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="preprocessor">                                 ((STATE) == FMC_NAND_ECC_ENABLE))</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;</div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="group___f_m_c___l_l___private___macros.html#ga932ac250f7d285ffba183da9de6651a0">   92</a></span>&#160;<span class="preprocessor">#define IS_FMC_ECCPAGE_SIZE(SIZE) (((SIZE) == FMC_NAND_ECC_PAGE_SIZE_256BYTE)  || \</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor">                                   ((SIZE) == FMC_NAND_ECC_PAGE_SIZE_512BYTE)  || \</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor">                                   ((SIZE) == FMC_NAND_ECC_PAGE_SIZE_1024BYTE) || \</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor">                                   ((SIZE) == FMC_NAND_ECC_PAGE_SIZE_2048BYTE) || \</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor">                                   ((SIZE) == FMC_NAND_ECC_PAGE_SIZE_4096BYTE) || \</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor">                                   ((SIZE) == FMC_NAND_ECC_PAGE_SIZE_8192BYTE))</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;                                   </div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="group___f_m_c___l_l___private___macros.html#ga3b96d13ed33305aeebdc876c6579f84f">   99</a></span>&#160;<span class="preprocessor">#define IS_FMC_SDMEMORY_WIDTH(WIDTH) (((WIDTH) == FMC_SDRAM_MEM_BUS_WIDTH_8)  || \</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor">                                      ((WIDTH) == FMC_SDRAM_MEM_BUS_WIDTH_16) || \</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor">                                      ((WIDTH) == FMC_SDRAM_MEM_BUS_WIDTH_32))</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;</div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="group___f_m_c___l_l___private___macros.html#ga56ef3ab18901d4fa2b33ebd3ffe0cac8">  103</a></span>&#160;<span class="preprocessor">#define IS_FMC_WRITE_PROTECTION(__WRITE__) (((__WRITE__) == FMC_SDRAM_WRITE_PROTECTION_DISABLE) || \</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor">                                            ((__WRITE__) == FMC_SDRAM_WRITE_PROTECTION_ENABLE))                                   </span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;</div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="group___f_m_c___l_l___private___macros.html#gab8da2c2718d93e50fa8069ae0026da71">  106</a></span>&#160;<span class="preprocessor">#define IS_FMC_SDCLOCK_PERIOD(__PERIOD__) (((__PERIOD__) == FMC_SDRAM_CLOCK_DISABLE)  || \</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor">                                           ((__PERIOD__) == FMC_SDRAM_CLOCK_PERIOD_2) || \</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor">                                           ((__PERIOD__) == FMC_SDRAM_CLOCK_PERIOD_3))</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;                                           </div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="group___f_m_c___l_l___private___macros.html#gafda7de8481c742b3f11b368abf37037c">  110</a></span>&#160;<span class="preprocessor">#define IS_FMC_READ_BURST(__RBURST__) (((__RBURST__) == FMC_SDRAM_RBURST_DISABLE) || \</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor">                                       ((__RBURST__) == FMC_SDRAM_RBURST_ENABLE))</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;                                       </div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="group___f_m_c___l_l___private___macros.html#ga782b8f96953251d1ad51f0e04821f2ad">  113</a></span>&#160;<span class="preprocessor">#define IS_FMC_READPIPE_DELAY(__DELAY__) (((__DELAY__) == FMC_SDRAM_RPIPE_DELAY_0) || \</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor">                                          ((__DELAY__) == FMC_SDRAM_RPIPE_DELAY_1) || \</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor">                                          ((__DELAY__) == FMC_SDRAM_RPIPE_DELAY_2))</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;</div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="group___f_m_c___l_l___private___macros.html#gaa6729b1267d2487bcb3c0766394ee3ad">  117</a></span>&#160;<span class="preprocessor">#define IS_FMC_COMMAND_MODE(__COMMAND__) (((__COMMAND__) == FMC_SDRAM_CMD_NORMAL_MODE)      || \</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor">                                          ((__COMMAND__) == FMC_SDRAM_CMD_CLK_ENABLE)       || \</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor">                                          ((__COMMAND__) == FMC_SDRAM_CMD_PALL)             || \</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="preprocessor">                                          ((__COMMAND__) == FMC_SDRAM_CMD_AUTOREFRESH_MODE) || \</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor">                                          ((__COMMAND__) == FMC_SDRAM_CMD_LOAD_MODE)        || \</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor">                                          ((__COMMAND__) == FMC_SDRAM_CMD_SELFREFRESH_MODE) || \</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor">                                          ((__COMMAND__) == FMC_SDRAM_CMD_POWERDOWN_MODE))</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;</div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="group___f_m_c___l_l___private___macros.html#ga69cadb51fb2b16bfed4c1867f6a38a76">  125</a></span>&#160;<span class="preprocessor">#define IS_FMC_COMMAND_TARGET(__TARGET__) (((__TARGET__) == FMC_SDRAM_CMD_TARGET_BANK1) || \</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="preprocessor">                                           ((__TARGET__) == FMC_SDRAM_CMD_TARGET_BANK2) || \</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor">                                           ((__TARGET__) == FMC_SDRAM_CMD_TARGET_BANK1_2))                                        </span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;                           </div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="group___f_m_c___t_c_l_r___setup___time.html#ga677da7875fd938d22b61ea6b6d3f600d">  132</a></span>&#160;<span class="preprocessor">#define IS_FMC_TCLR_TIME(__TIME__) ((__TIME__) &lt;= 255)</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;</div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="group___f_m_c___t_a_r___setup___time.html#ga5be8596326765d66d164f6d66694ed6a">  140</a></span>&#160;<span class="preprocessor">#define IS_FMC_TAR_TIME(TIME) ((TIME) &lt;= 255)</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;</div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="group___f_m_c___setup___time.html#gae92dd426b69bdff01082535263b1f327">  148</a></span>&#160;<span class="preprocessor">#define IS_FMC_SETUP_TIME(TIME) ((TIME) &lt;= 254)</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;</div><div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="group___f_m_c___wait___setup___time.html#gac17d5f6befbefde0d0fbf2fa8652db9b">  156</a></span>&#160;<span class="preprocessor">#define IS_FMC_WAIT_TIME(TIME) ((TIME) &lt;= 254)</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;</div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="group___f_m_c___hold___setup___time.html#ga442df085b01885dec50cd82ffeaf03b4">  164</a></span>&#160;<span class="preprocessor">#define IS_FMC_HOLD_TIME(TIME) ((TIME) &lt;= 254)</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;</div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="group___f_m_c___hi_z___setup___time.html#ga429934fc9167ecda68c704a86c35a31f">  172</a></span>&#160;<span class="preprocessor">#define IS_FMC_HIZ_TIME(TIME) ((TIME) &lt;= 254)</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;</div><div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="group___f_m_c___l_l___private___macros.html#ga8ee4ea72b19ce42032042ef40d71d8a0">  177</a></span>&#160;<span class="preprocessor">#define IS_FMC_BURSTMODE(__STATE__) (((__STATE__) == FMC_BURST_ACCESS_MODE_DISABLE) || \</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="preprocessor">                                      ((__STATE__) == FMC_BURST_ACCESS_MODE_ENABLE))</span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;</div><div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="group___f_m_c___l_l___private___macros.html#ga3e45c42296be40252db7166cab9c2957">  180</a></span>&#160;<span class="preprocessor">#define IS_FMC_WAIT_POLARITY(__POLARITY__) (((__POLARITY__) == FMC_WAIT_SIGNAL_POLARITY_LOW) || \</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="preprocessor">                                             ((__POLARITY__) == FMC_WAIT_SIGNAL_POLARITY_HIGH))</span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;</div><div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="group___f_m_c___l_l___private___macros.html#ga60a02187e4d7ea8c535150859180bfac">  183</a></span>&#160;<span class="preprocessor">#define IS_FMC_WAIT_SIGNAL_ACTIVE(__ACTIVE__) (((__ACTIVE__) == FMC_WAIT_TIMING_BEFORE_WS) || \</span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="preprocessor">                                                ((__ACTIVE__) == FMC_WAIT_TIMING_DURING_WS)) </span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;</div><div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="group___f_m_c___l_l___private___macros.html#ga441e854710b80b55470e998a3040a452">  186</a></span>&#160;<span class="preprocessor">#define IS_FMC_WRITE_OPERATION(__OPERATION__) (((__OPERATION__) == FMC_WRITE_OPERATION_DISABLE) || \</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="preprocessor">                                                ((__OPERATION__) == FMC_WRITE_OPERATION_ENABLE))</span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;</div><div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="group___f_m_c___l_l___private___macros.html#gac78f27571ace17ee6b78dfa8142a31be">  189</a></span>&#160;<span class="preprocessor">#define IS_FMC_WAITE_SIGNAL(__SIGNAL__) (((__SIGNAL__) == FMC_WAIT_SIGNAL_DISABLE) || \</span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="preprocessor">                                          ((__SIGNAL__) == FMC_WAIT_SIGNAL_ENABLE))</span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;</div><div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="group___f_m_c___l_l___private___macros.html#ga4f2d212064380f3558a355a35d502129">  192</a></span>&#160;<span class="preprocessor">#define IS_FMC_EXTENDED_MODE(__MODE__) (((__MODE__) == FMC_EXTENDED_MODE_DISABLE) || \</span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="preprocessor">                                         ((__MODE__) == FMC_EXTENDED_MODE_ENABLE))</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;</div><div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="group___f_m_c___l_l___private___macros.html#ga41a6c6b8e61711609c2b1c7092af5b4c">  195</a></span>&#160;<span class="preprocessor">#define IS_FMC_ASYNWAIT(__STATE__) (((__STATE__) == FMC_ASYNCHRONOUS_WAIT_DISABLE) || \</span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="preprocessor">                                     ((__STATE__) == FMC_ASYNCHRONOUS_WAIT_ENABLE))</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;</div><div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="group___f_m_c___data___latency.html#gaff7bf46d90db1e9fc9960e25728d7524">  201</a></span>&#160;<span class="preprocessor">#define IS_FMC_DATA_LATENCY(__LATENCY__) (((__LATENCY__) &gt; 1) &amp;&amp; ((__LATENCY__) &lt;= 17))</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;</div><div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="group___f_m_c___l_l___private___macros.html#gaa086b431bbb5a722303649cacdf5963f">  206</a></span>&#160;<span class="preprocessor">#define IS_FMC_WRITE_BURST(__BURST__) (((__BURST__) == FMC_WRITE_BURST_DISABLE) || \</span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="preprocessor">                                        ((__BURST__) == FMC_WRITE_BURST_ENABLE))</span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;</div><div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="group___f_m_c___l_l___private___macros.html#ga3171277af9c6cae158714b5e9d03df6a">  209</a></span>&#160;<span class="preprocessor">#define IS_FMC_CONTINOUS_CLOCK(CCLOCK) (((CCLOCK) == FMC_CONTINUOUS_CLOCK_SYNC_ONLY) || \</span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="preprocessor">                                        ((CCLOCK) == FMC_CONTINUOUS_CLOCK_SYNC_ASYNC))</span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;</div><div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="group___f_m_c___address___setup___time.html#ga4fadec8f0a31f6bdf492741ab05d0320">  216</a></span>&#160;<span class="preprocessor">#define IS_FMC_ADDRESS_SETUP_TIME(__TIME__) ((__TIME__) &lt;= 15)</span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;</div><div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="group___f_m_c___address___hold___time.html#ga6fb34ef685df279f1cbde9cf83601edd">  224</a></span>&#160;<span class="preprocessor">#define IS_FMC_ADDRESS_HOLD_TIME(__TIME__) (((__TIME__) &gt; 0) &amp;&amp; ((__TIME__) &lt;= 15))</span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;</div><div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="group___f_m_c___data___setup___time.html#ga84ceccc7ed460666c05db824b8f12f4f">  232</a></span>&#160;<span class="preprocessor">#define IS_FMC_DATASETUP_TIME(__TIME__) (((__TIME__) &gt; 0) &amp;&amp; ((__TIME__) &lt;= 255))</span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;</div><div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="group___f_m_c___bus___turn__around___duration.html#ga552d2f02f418cd96d3a16b743b7b0098">  240</a></span>&#160;<span class="preprocessor">#define IS_FMC_TURNAROUND_TIME(__TIME__) ((__TIME__) &lt;= 15)</span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;</div><div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="group___f_m_c___c_l_k___division.html#gad61a20de71250a74f5e73ba9293e55ab">  248</a></span>&#160;<span class="preprocessor">#define IS_FMC_CLK_DIV(DIV) (((DIV) &gt; 1) &amp;&amp; ((DIV) &lt;= 16))</span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;</div><div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="group___f_m_c___s_d_r_a_m___load_to_active___delay.html#ga6be3859bec5de9f6a63ce388b9ad8be4">  256</a></span>&#160;<span class="preprocessor">#define IS_FMC_LOADTOACTIVE_DELAY(__DELAY__) (((__DELAY__) &gt; 0) &amp;&amp; ((__DELAY__) &lt;= 16))</span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;</div><div class="line"><a name="l00264"></a><span class="lineno"><a class="line" href="group___f_m_c___s_d_r_a_m___exit_self_refresh___delay.html#ga27027c0cb683f8076f5234b4090f5017">  264</a></span>&#160;<span class="preprocessor">#define IS_FMC_EXITSELFREFRESH_DELAY(__DELAY__) (((__DELAY__) &gt; 0) &amp;&amp; ((__DELAY__) &lt;= 16))</span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;</div><div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="group___f_m_c___s_d_r_a_m___self_refresh___time.html#ga7f10e7cf9422fdc7c49a28439f28f7ba">  272</a></span>&#160;<span class="preprocessor">#define IS_FMC_SELFREFRESH_TIME(__TIME__) (((__TIME__) &gt; 0) &amp;&amp; ((__TIME__) &lt;= 16))</span></div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;</div><div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="group___f_m_c___s_d_r_a_m___row_cycle___delay.html#gabaab80aee88f3edea630198a603b9ed6">  280</a></span>&#160;<span class="preprocessor">#define IS_FMC_ROWCYCLE_DELAY(__DELAY__) (((__DELAY__) &gt; 0) &amp;&amp; ((__DELAY__) &lt;= 16))</span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;</div><div class="line"><a name="l00288"></a><span class="lineno"><a class="line" href="group___f_m_c___s_d_r_a_m___write___recovery___time.html#ga3de73eb610365a7ee8b54227f3e60b1c">  288</a></span>&#160;<span class="preprocessor">#define IS_FMC_WRITE_RECOVERY_TIME(__TIME__) (((__TIME__) &gt; 0) &amp;&amp; ((__TIME__) &lt;= 16))</span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;</div><div class="line"><a name="l00296"></a><span class="lineno"><a class="line" href="group___f_m_c___s_d_r_a_m___r_p___delay.html#ga6772c6d22dda7439f0afb800bd6f68f6">  296</a></span>&#160;<span class="preprocessor">#define IS_FMC_RP_DELAY(__DELAY__) (((__DELAY__) &gt; 0) &amp;&amp; ((__DELAY__) &lt;= 16))</span></div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;</div><div class="line"><a name="l00304"></a><span class="lineno"><a class="line" href="group___f_m_c___s_d_r_a_m___r_c_d___delay.html#gad113c5a105839c2257f7fe8a1e6ad018">  304</a></span>&#160;<span class="preprocessor">#define IS_FMC_RCD_DELAY(__DELAY__) (((__DELAY__) &gt; 0) &amp;&amp; ((__DELAY__) &lt;= 16))</span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;</div><div class="line"><a name="l00312"></a><span class="lineno"><a class="line" href="group___f_m_c___s_d_r_a_m___auto_refresh___number.html#gabe4be7d09ec5f9c2ed328b0219db4960">  312</a></span>&#160;<span class="preprocessor">#define IS_FMC_AUTOREFRESH_NUMBER(__NUMBER__) (((__NUMBER__) &gt; 0) &amp;&amp; ((__NUMBER__) &lt;= 16))</span></div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;</div><div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="group___f_m_c___s_d_r_a_m___mode_register___definition.html#ga707f535d97d59f32e72842b9a905de64">  320</a></span>&#160;<span class="preprocessor">#define IS_FMC_MODE_REGISTER(__CONTENT__) ((__CONTENT__) &lt;= 8191)</span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;</div><div class="line"><a name="l00328"></a><span class="lineno"><a class="line" href="group___f_m_c___s_d_r_a_m___refresh__rate.html#ga7c1256453227d10256142f1b5d15fcfc">  328</a></span>&#160;<span class="preprocessor">#define IS_FMC_REFRESH_RATE(__RATE__) ((__RATE__) &lt;= 8191)</span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;</div><div class="line"><a name="l00336"></a><span class="lineno"><a class="line" href="group___f_m_c___n_o_r_s_r_a_m___device___instance.html#gafc79ec87631dad2edba9be9334bf100d">  336</a></span>&#160;<span class="preprocessor">#define IS_FMC_NORSRAM_DEVICE(__INSTANCE__) ((__INSTANCE__) == FMC_NORSRAM_DEVICE)</span></div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;</div><div class="line"><a name="l00344"></a><span class="lineno"><a class="line" href="group___f_m_c___n_o_r_s_r_a_m___e_x_t_e_n_d_e_d___device___instance.html#gaa2787b85b3e1e61eb35f81c941b61907">  344</a></span>&#160;<span class="preprocessor">#define IS_FMC_NORSRAM_EXTENDED_DEVICE(__INSTANCE__) ((__INSTANCE__) == FMC_NORSRAM_EXTENDED_DEVICE)</span></div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;</div><div class="line"><a name="l00352"></a><span class="lineno"><a class="line" href="group___f_m_c___n_a_n_d___device___instance.html#gad89e84c79ff91fd8f9f6ed5243321484">  352</a></span>&#160;<span class="preprocessor">#define IS_FMC_NAND_DEVICE(__INSTANCE__) ((__INSTANCE__) == FMC_NAND_DEVICE)</span></div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;</div><div class="line"><a name="l00360"></a><span class="lineno"><a class="line" href="group___f_m_c___s_d_r_a_m___device___instance.html#ga8cc715bd3b1dbcc55c9f5f080649b226">  360</a></span>&#160;<span class="preprocessor">#define IS_FMC_SDRAM_DEVICE(__INSTANCE__) ((__INSTANCE__) == FMC_SDRAM_DEVICE)</span></div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;</div><div class="line"><a name="l00365"></a><span class="lineno"><a class="line" href="group___f_m_c___l_l___private___macros.html#ga6e6ad53e86e94a04771139e4f27e6405">  365</a></span>&#160;<span class="preprocessor">#define IS_FMC_SDRAM_BANK(BANK) (((BANK) == FMC_SDRAM_BANK1) || \</span></div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="preprocessor">                                 ((BANK) == FMC_SDRAM_BANK2))</span></div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;</div><div class="line"><a name="l00368"></a><span class="lineno"><a class="line" href="group___f_m_c___l_l___private___macros.html#ga797129e2dfa1611b0692eb4ae7563183">  368</a></span>&#160;<span class="preprocessor">#define IS_FMC_COLUMNBITS_NUMBER(COLUMN) (((COLUMN) == FMC_SDRAM_COLUMN_BITS_NUM_8)  || \</span></div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="preprocessor">                                          ((COLUMN) == FMC_SDRAM_COLUMN_BITS_NUM_9)  || \</span></div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="preprocessor">                                          ((COLUMN) == FMC_SDRAM_COLUMN_BITS_NUM_10) || \</span></div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="preprocessor">                                          ((COLUMN) == FMC_SDRAM_COLUMN_BITS_NUM_11))</span></div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;</div><div class="line"><a name="l00373"></a><span class="lineno"><a class="line" href="group___f_m_c___l_l___private___macros.html#ga1f3069d81dea6851e662f12b3c1ef48f">  373</a></span>&#160;<span class="preprocessor">#define IS_FMC_ROWBITS_NUMBER(ROW) (((ROW) == FMC_SDRAM_ROW_BITS_NUM_11) || \</span></div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="preprocessor">                                    ((ROW) == FMC_SDRAM_ROW_BITS_NUM_12) || \</span></div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="preprocessor">                                    ((ROW) == FMC_SDRAM_ROW_BITS_NUM_13))</span></div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;</div><div class="line"><a name="l00377"></a><span class="lineno"><a class="line" href="group___f_m_c___l_l___private___macros.html#ga070e68d7057db44c058b3a999dec5b15">  377</a></span>&#160;<span class="preprocessor">#define IS_FMC_INTERNALBANK_NUMBER(NUMBER) (((NUMBER) == FMC_SDRAM_INTERN_BANKS_NUM_2) || \</span></div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="preprocessor">                                            ((NUMBER) == FMC_SDRAM_INTERN_BANKS_NUM_4))</span></div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;</div><div class="line"><a name="l00381"></a><span class="lineno"><a class="line" href="group___f_m_c___l_l___private___macros.html#ga451b1f92c5d11737046e5c5a43b0e514">  381</a></span>&#160;<span class="preprocessor">#define IS_FMC_CAS_LATENCY(LATENCY) (((LATENCY) == FMC_SDRAM_CAS_LATENCY_1) || \</span></div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="preprocessor">                                     ((LATENCY) == FMC_SDRAM_CAS_LATENCY_2) || \</span></div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="preprocessor">                                     ((LATENCY) == FMC_SDRAM_CAS_LATENCY_3))</span></div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;</div><div class="line"><a name="l00385"></a><span class="lineno"><a class="line" href="group___f_m_c___l_l___private___macros.html#ga0aea060c641910bdadc1f48044f2ed8f">  385</a></span>&#160;<span class="preprocessor">#define IS_FMC_PAGESIZE(__SIZE__) (((__SIZE__) == FMC_PAGE_SIZE_NONE) || \</span></div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="preprocessor">                                   ((__SIZE__) == FMC_PAGE_SIZE_128) || \</span></div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="preprocessor">                                   ((__SIZE__) == FMC_PAGE_SIZE_256) || \</span></div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="preprocessor">                                   ((__SIZE__) == FMC_PAGE_SIZE_512) || \</span></div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="preprocessor">                                   ((__SIZE__) == FMC_PAGE_SIZE_1024))</span></div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;</div><div class="line"><a name="l00391"></a><span class="lineno"><a class="line" href="group___f_m_c___l_l___private___macros.html#ga507a7489e5416486f92a2edf841ad915">  391</a></span>&#160;<span class="preprocessor">#define IS_FMC_WRITE_FIFO(__FIFO__) (((__FIFO__) == FMC_WRITE_FIFO_DISABLE) || \</span></div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="preprocessor">                                     ((__FIFO__) == FMC_WRITE_FIFO_ENABLE))</span></div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;</div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="comment">/* Exported typedef ----------------------------------------------------------*/</span></div><div class="line"><a name="l00401"></a><span class="lineno"><a class="line" href="group___f_m_c___exported__typedef.html#ga3c2be18a99209a78da8e80b28cf2f5b7">  401</a></span>&#160;<span class="preprocessor">#define FMC_NORSRAM_TypeDef            FMC_Bank1_TypeDef</span></div><div class="line"><a name="l00402"></a><span class="lineno"><a class="line" href="group___f_m_c___exported__typedef.html#ga622edd64de89d4a45a09947818be1082">  402</a></span>&#160;<span class="preprocessor">#define FMC_NORSRAM_EXTENDED_TypeDef   FMC_Bank1E_TypeDef</span></div><div class="line"><a name="l00403"></a><span class="lineno"><a class="line" href="group___f_m_c___exported__typedef.html#ga6d8a647bc5306f6eed892982ffc88158">  403</a></span>&#160;<span class="preprocessor">#define FMC_NAND_TypeDef               FMC_Bank3_TypeDef</span></div><div class="line"><a name="l00404"></a><span class="lineno"><a class="line" href="group___f_m_c___exported__typedef.html#gaba1c548ce7fd2d0d4da284ad845ab6f5">  404</a></span>&#160;<span class="preprocessor">#define FMC_SDRAM_TypeDef              FMC_Bank5_6_TypeDef</span></div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;</div><div class="line"><a name="l00406"></a><span class="lineno"><a class="line" href="group___f_m_c___exported__typedef.html#ga9c2af2ebad5bc8404a246fa7b2f0b926">  406</a></span>&#160;<span class="preprocessor">#define FMC_NORSRAM_DEVICE             FMC_Bank1</span></div><div class="line"><a name="l00407"></a><span class="lineno"><a class="line" href="group___f_m_c___exported__typedef.html#ga3c82a799431ec0d711161bb1277c9a0b">  407</a></span>&#160;<span class="preprocessor">#define FMC_NORSRAM_EXTENDED_DEVICE    FMC_Bank1E</span></div><div class="line"><a name="l00408"></a><span class="lineno"><a class="line" href="group___f_m_c___exported__typedef.html#ga5cff4bb2c897afc003cc45726e1e959f">  408</a></span>&#160;<span class="preprocessor">#define FMC_NAND_DEVICE                FMC_Bank3</span></div><div class="line"><a name="l00409"></a><span class="lineno"><a class="line" href="group___f_m_c___exported__typedef.html#ga1071d01ea617b4dc4823a095e3670260">  409</a></span>&#160;<span class="preprocessor">#define FMC_SDRAM_DEVICE               FMC_Bank5_6</span></div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;</div><div class="line"><a name="l00414"></a><span class="lineno"><a class="line" href="struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html">  414</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;{</div><div class="line"><a name="l00416"></a><span class="lineno"><a class="line" href="struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html#ad43ca00a46db6527d3ac3fde29ec20cb">  416</a></span>&#160;  uint32_t <a class="code" href="struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html#ad43ca00a46db6527d3ac3fde29ec20cb">NSBank</a>;                       </div><div class="line"><a name="l00419"></a><span class="lineno"><a class="line" href="struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html#a5b7e34c6d9947bbd35fdede522088372">  419</a></span>&#160;  uint32_t <a class="code" href="struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html#a5b7e34c6d9947bbd35fdede522088372">DataAddressMux</a>;               </div><div class="line"><a name="l00423"></a><span class="lineno"><a class="line" href="struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html#a53eb4b6eb5a7fef776280a6f95a52dbf">  423</a></span>&#160;  uint32_t <a class="code" href="struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html#a53eb4b6eb5a7fef776280a6f95a52dbf">MemoryType</a>;                   </div><div class="line"><a name="l00427"></a><span class="lineno"><a class="line" href="struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html#a2516472b7d961cd65c000f991536bf2d">  427</a></span>&#160;  uint32_t <a class="code" href="struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html#a2516472b7d961cd65c000f991536bf2d">MemoryDataWidth</a>;              </div><div class="line"><a name="l00430"></a><span class="lineno"><a class="line" href="struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html#a4ae26963827925c3fa05a4acac6bf7de">  430</a></span>&#160;  uint32_t <a class="code" href="struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html#a4ae26963827925c3fa05a4acac6bf7de">BurstAccessMode</a>;              </div><div class="line"><a name="l00434"></a><span class="lineno"><a class="line" href="struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html#ac32cd637777b91e2898d2a661df4facb">  434</a></span>&#160;  uint32_t <a class="code" href="struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html#ac32cd637777b91e2898d2a661df4facb">WaitSignalPolarity</a>;           </div><div class="line"><a name="l00438"></a><span class="lineno"><a class="line" href="struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html#a7c1ca739b9c8ec32feebc9a84a6a4b1c">  438</a></span>&#160;  uint32_t <a class="code" href="struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html#a7c1ca739b9c8ec32feebc9a84a6a4b1c">WaitSignalActive</a>;             </div><div class="line"><a name="l00443"></a><span class="lineno"><a class="line" href="struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html#a71050a4b16715f3acf90c4a7b92fd91f">  443</a></span>&#160;  uint32_t <a class="code" href="struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html#a71050a4b16715f3acf90c4a7b92fd91f">WriteOperation</a>;               </div><div class="line"><a name="l00446"></a><span class="lineno"><a class="line" href="struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html#a7cff014761b0db5e497e668b66ac0507">  446</a></span>&#160;  uint32_t <a class="code" href="struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html#a7cff014761b0db5e497e668b66ac0507">WaitSignal</a>;                   </div><div class="line"><a name="l00450"></a><span class="lineno"><a class="line" href="struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html#a4e181791a7d3f24a7899eff5e03efe44">  450</a></span>&#160;  uint32_t <a class="code" href="struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html#a4e181791a7d3f24a7899eff5e03efe44">ExtendedMode</a>;                 </div><div class="line"><a name="l00453"></a><span class="lineno"><a class="line" href="struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html#a6f7202e07e74e5661035e39d6835fc01">  453</a></span>&#160;  uint32_t <a class="code" href="struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html#a6f7202e07e74e5661035e39d6835fc01">AsynchronousWait</a>;             </div><div class="line"><a name="l00457"></a><span class="lineno"><a class="line" href="struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html#a39fda8766e93963f67170f40f2983e87">  457</a></span>&#160;  uint32_t <a class="code" href="struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html#a39fda8766e93963f67170f40f2983e87">WriteBurst</a>;                   </div><div class="line"><a name="l00460"></a><span class="lineno"><a class="line" href="struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html#afeddf8d3760034019b347645ef85e31e">  460</a></span>&#160;  uint32_t <a class="code" href="struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html#afeddf8d3760034019b347645ef85e31e">ContinuousClock</a>;              </div><div class="line"><a name="l00465"></a><span class="lineno"><a class="line" href="struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html#a63aa26b1c1e61a2ac9b9e59d0b2c7b9d">  465</a></span>&#160;  uint32_t <a class="code" href="struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html#a63aa26b1c1e61a2ac9b9e59d0b2c7b9d">WriteFifo</a>;                    </div><div class="line"><a name="l00470"></a><span class="lineno"><a class="line" href="struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html#a419ca7c73455102bad5d08bcb499535e">  470</a></span>&#160;  uint32_t <a class="code" href="struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html#a419ca7c73455102bad5d08bcb499535e">PageSize</a>;                     </div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;}<a class="code" href="struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html">FMC_NORSRAM_InitTypeDef</a>;</div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;</div><div class="line"><a name="l00478"></a><span class="lineno"><a class="line" href="struct_f_m_c___n_o_r_s_r_a_m___timing_type_def.html">  478</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;{</div><div class="line"><a name="l00480"></a><span class="lineno"><a class="line" href="struct_f_m_c___n_o_r_s_r_a_m___timing_type_def.html#a3a22f760a9ddd85f0e256efa6d8ff8dd">  480</a></span>&#160;  uint32_t <a class="code" href="struct_f_m_c___n_o_r_s_r_a_m___timing_type_def.html#a3a22f760a9ddd85f0e256efa6d8ff8dd">AddressSetupTime</a>;             </div><div class="line"><a name="l00485"></a><span class="lineno"><a class="line" href="struct_f_m_c___n_o_r_s_r_a_m___timing_type_def.html#a93fe36daa1ceddc36ea168542dcdd010">  485</a></span>&#160;  uint32_t <a class="code" href="struct_f_m_c___n_o_r_s_r_a_m___timing_type_def.html#a93fe36daa1ceddc36ea168542dcdd010">AddressHoldTime</a>;              </div><div class="line"><a name="l00490"></a><span class="lineno"><a class="line" href="struct_f_m_c___n_o_r_s_r_a_m___timing_type_def.html#a6d98531021e36edf901d6cb01d6adaaa">  490</a></span>&#160;  uint32_t <a class="code" href="struct_f_m_c___n_o_r_s_r_a_m___timing_type_def.html#a6d98531021e36edf901d6cb01d6adaaa">DataSetupTime</a>;                </div><div class="line"><a name="l00496"></a><span class="lineno"><a class="line" href="struct_f_m_c___n_o_r_s_r_a_m___timing_type_def.html#a430810aecc228ce17dd109c7a709da58">  496</a></span>&#160;  uint32_t <a class="code" href="struct_f_m_c___n_o_r_s_r_a_m___timing_type_def.html#a430810aecc228ce17dd109c7a709da58">BusTurnAroundDuration</a>;        </div><div class="line"><a name="l00501"></a><span class="lineno"><a class="line" href="struct_f_m_c___n_o_r_s_r_a_m___timing_type_def.html#a093fa589f174cde14dbc2c6caeee08ff">  501</a></span>&#160;  uint32_t <a class="code" href="struct_f_m_c___n_o_r_s_r_a_m___timing_type_def.html#a093fa589f174cde14dbc2c6caeee08ff">CLKDivision</a>;                  </div><div class="line"><a name="l00506"></a><span class="lineno"><a class="line" href="struct_f_m_c___n_o_r_s_r_a_m___timing_type_def.html#ad747ab03382954e5b7db99c1448f8a88">  506</a></span>&#160;  uint32_t <a class="code" href="struct_f_m_c___n_o_r_s_r_a_m___timing_type_def.html#ad747ab03382954e5b7db99c1448f8a88">DataLatency</a>;                  </div><div class="line"><a name="l00514"></a><span class="lineno"><a class="line" href="struct_f_m_c___n_o_r_s_r_a_m___timing_type_def.html#a749d0d44b1fd4e711b0a6897edc3ccfc">  514</a></span>&#160;  uint32_t <a class="code" href="struct_f_m_c___n_o_r_s_r_a_m___timing_type_def.html#a749d0d44b1fd4e711b0a6897edc3ccfc">AccessMode</a>;                   </div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;}<a class="code" href="struct_f_m_c___n_o_r_s_r_a_m___timing_type_def.html">FMC_NORSRAM_TimingTypeDef</a>;</div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;</div><div class="line"><a name="l00521"></a><span class="lineno"><a class="line" href="struct_f_m_c___n_a_n_d___init_type_def.html">  521</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;{</div><div class="line"><a name="l00523"></a><span class="lineno"><a class="line" href="struct_f_m_c___n_a_n_d___init_type_def.html#ade342163a8ca0ad3651cc870b3368d6c">  523</a></span>&#160;  uint32_t <a class="code" href="struct_f_m_c___n_a_n_d___init_type_def.html#ade342163a8ca0ad3651cc870b3368d6c">NandBank</a>;               </div><div class="line"><a name="l00526"></a><span class="lineno"><a class="line" href="struct_f_m_c___n_a_n_d___init_type_def.html#af32f615ad4a0715b2eb29376480f06e6">  526</a></span>&#160;  uint32_t <a class="code" href="struct_f_m_c___n_a_n_d___init_type_def.html#af32f615ad4a0715b2eb29376480f06e6">Waitfeature</a>;            </div><div class="line"><a name="l00529"></a><span class="lineno"><a class="line" href="struct_f_m_c___n_a_n_d___init_type_def.html#afba56d09ca367a400126147a86ccda2e">  529</a></span>&#160;  uint32_t <a class="code" href="struct_f_m_c___n_a_n_d___init_type_def.html#afba56d09ca367a400126147a86ccda2e">MemoryDataWidth</a>;        </div><div class="line"><a name="l00532"></a><span class="lineno"><a class="line" href="struct_f_m_c___n_a_n_d___init_type_def.html#ad335b69985dfaba63645e4eedb12dceb">  532</a></span>&#160;  uint32_t <a class="code" href="struct_f_m_c___n_a_n_d___init_type_def.html#ad335b69985dfaba63645e4eedb12dceb">EccComputation</a>;         </div><div class="line"><a name="l00535"></a><span class="lineno"><a class="line" href="struct_f_m_c___n_a_n_d___init_type_def.html#ad1f82ad7a61b76489541c17868e7544b">  535</a></span>&#160;  uint32_t <a class="code" href="struct_f_m_c___n_a_n_d___init_type_def.html#ad1f82ad7a61b76489541c17868e7544b">ECCPageSize</a>;            </div><div class="line"><a name="l00538"></a><span class="lineno"><a class="line" href="struct_f_m_c___n_a_n_d___init_type_def.html#a92b101e748404ea12ea1f83456108129">  538</a></span>&#160;  uint32_t <a class="code" href="struct_f_m_c___n_a_n_d___init_type_def.html#a92b101e748404ea12ea1f83456108129">TCLRSetupTime</a>;          </div><div class="line"><a name="l00542"></a><span class="lineno"><a class="line" href="struct_f_m_c___n_a_n_d___init_type_def.html#a9bc5349964a50606c1ce4da4931b21d7">  542</a></span>&#160;  uint32_t <a class="code" href="struct_f_m_c___n_a_n_d___init_type_def.html#a9bc5349964a50606c1ce4da4931b21d7">TARSetupTime</a>;           </div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;}<a class="code" href="struct_f_m_c___n_a_n_d___init_type_def.html">FMC_NAND_InitTypeDef</a>;</div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;</div><div class="line"><a name="l00550"></a><span class="lineno"><a class="line" href="struct_f_m_c___n_a_n_d___p_c_c___timing_type_def.html">  550</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;{</div><div class="line"><a name="l00552"></a><span class="lineno"><a class="line" href="struct_f_m_c___n_a_n_d___p_c_c___timing_type_def.html#a7f999bb43ce5bd642439b90056dd2819">  552</a></span>&#160;  uint32_t <a class="code" href="struct_f_m_c___n_a_n_d___p_c_c___timing_type_def.html#a7f999bb43ce5bd642439b90056dd2819">SetupTime</a>;            </div><div class="line"><a name="l00558"></a><span class="lineno"><a class="line" href="struct_f_m_c___n_a_n_d___p_c_c___timing_type_def.html#abec51342237cf19aacfbbdfa866648d9">  558</a></span>&#160;  uint32_t <a class="code" href="struct_f_m_c___n_a_n_d___p_c_c___timing_type_def.html#abec51342237cf19aacfbbdfa866648d9">WaitSetupTime</a>;        </div><div class="line"><a name="l00564"></a><span class="lineno"><a class="line" href="struct_f_m_c___n_a_n_d___p_c_c___timing_type_def.html#a57728d0f89fd95015265e4dd195226d3">  564</a></span>&#160;  uint32_t <a class="code" href="struct_f_m_c___n_a_n_d___p_c_c___timing_type_def.html#a57728d0f89fd95015265e4dd195226d3">HoldSetupTime</a>;        </div><div class="line"><a name="l00571"></a><span class="lineno"><a class="line" href="struct_f_m_c___n_a_n_d___p_c_c___timing_type_def.html#a0dbc37d1de815af58ecfd6c4e06b176d">  571</a></span>&#160;  uint32_t <a class="code" href="struct_f_m_c___n_a_n_d___p_c_c___timing_type_def.html#a0dbc37d1de815af58ecfd6c4e06b176d">HiZSetupTime</a>;         </div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;}<a class="code" href="struct_f_m_c___n_a_n_d___p_c_c___timing_type_def.html">FMC_NAND_PCC_TimingTypeDef</a>;</div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;</div><div class="line"><a name="l00581"></a><span class="lineno"><a class="line" href="struct_f_m_c___s_d_r_a_m___init_type_def.html">  581</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;{</div><div class="line"><a name="l00583"></a><span class="lineno"><a class="line" href="struct_f_m_c___s_d_r_a_m___init_type_def.html#aea667abcdef2269338f2172c9b23e0be">  583</a></span>&#160;  uint32_t <a class="code" href="struct_f_m_c___s_d_r_a_m___init_type_def.html#aea667abcdef2269338f2172c9b23e0be">SDBank</a>;                      </div><div class="line"><a name="l00586"></a><span class="lineno"><a class="line" href="struct_f_m_c___s_d_r_a_m___init_type_def.html#a2c498d704e18f17cc41c6e1e50d45447">  586</a></span>&#160;  uint32_t <a class="code" href="struct_f_m_c___s_d_r_a_m___init_type_def.html#a2c498d704e18f17cc41c6e1e50d45447">ColumnBitsNumber</a>;            </div><div class="line"><a name="l00589"></a><span class="lineno"><a class="line" href="struct_f_m_c___s_d_r_a_m___init_type_def.html#a8a7f54fd1e3b04c566a76b774d00adda">  589</a></span>&#160;  uint32_t <a class="code" href="struct_f_m_c___s_d_r_a_m___init_type_def.html#a8a7f54fd1e3b04c566a76b774d00adda">RowBitsNumber</a>;               </div><div class="line"><a name="l00592"></a><span class="lineno"><a class="line" href="struct_f_m_c___s_d_r_a_m___init_type_def.html#a370d52e3c7296bd5d4d65344928af04c">  592</a></span>&#160;  uint32_t <a class="code" href="struct_f_m_c___s_d_r_a_m___init_type_def.html#a370d52e3c7296bd5d4d65344928af04c">MemoryDataWidth</a>;             </div><div class="line"><a name="l00595"></a><span class="lineno"><a class="line" href="struct_f_m_c___s_d_r_a_m___init_type_def.html#a11bcccbe5190e20eb00b2e07d9a16401">  595</a></span>&#160;  uint32_t <a class="code" href="struct_f_m_c___s_d_r_a_m___init_type_def.html#a11bcccbe5190e20eb00b2e07d9a16401">InternalBankNumber</a>;          </div><div class="line"><a name="l00598"></a><span class="lineno"><a class="line" href="struct_f_m_c___s_d_r_a_m___init_type_def.html#aa55520658496327bbc831183b8dead9e">  598</a></span>&#160;  uint32_t <a class="code" href="struct_f_m_c___s_d_r_a_m___init_type_def.html#aa55520658496327bbc831183b8dead9e">CASLatency</a>;                  </div><div class="line"><a name="l00601"></a><span class="lineno"><a class="line" href="struct_f_m_c___s_d_r_a_m___init_type_def.html#a5baf22e72bd710a0522b0814723f518d">  601</a></span>&#160;  uint32_t <a class="code" href="struct_f_m_c___s_d_r_a_m___init_type_def.html#a5baf22e72bd710a0522b0814723f518d">WriteProtection</a>;             </div><div class="line"><a name="l00604"></a><span class="lineno"><a class="line" href="struct_f_m_c___s_d_r_a_m___init_type_def.html#af7845a58e91f2166717b2f7f15d14dbb">  604</a></span>&#160;  uint32_t <a class="code" href="struct_f_m_c___s_d_r_a_m___init_type_def.html#af7845a58e91f2166717b2f7f15d14dbb">SDClockPeriod</a>;               </div><div class="line"><a name="l00608"></a><span class="lineno"><a class="line" href="struct_f_m_c___s_d_r_a_m___init_type_def.html#aba6b0f5c64dc6d68a4a5dbe5c7511c4f">  608</a></span>&#160;  uint32_t <a class="code" href="struct_f_m_c___s_d_r_a_m___init_type_def.html#aba6b0f5c64dc6d68a4a5dbe5c7511c4f">ReadBurst</a>;                   </div><div class="line"><a name="l00612"></a><span class="lineno"><a class="line" href="struct_f_m_c___s_d_r_a_m___init_type_def.html#a3513cfd5140bd410cef2f0015c5a3733">  612</a></span>&#160;  uint32_t <a class="code" href="struct_f_m_c___s_d_r_a_m___init_type_def.html#a3513cfd5140bd410cef2f0015c5a3733">ReadPipeDelay</a>;               </div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;}<a class="code" href="struct_f_m_c___s_d_r_a_m___init_type_def.html">FMC_SDRAM_InitTypeDef</a>;</div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;</div><div class="line"><a name="l00619"></a><span class="lineno"><a class="line" href="struct_f_m_c___s_d_r_a_m___timing_type_def.html">  619</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;{</div><div class="line"><a name="l00621"></a><span class="lineno"><a class="line" href="struct_f_m_c___s_d_r_a_m___timing_type_def.html#aa4e0baa631f3af95366dae966699f102">  621</a></span>&#160;  uint32_t <a class="code" href="struct_f_m_c___s_d_r_a_m___timing_type_def.html#aa4e0baa631f3af95366dae966699f102">LoadToActiveDelay</a>;            </div><div class="line"><a name="l00625"></a><span class="lineno"><a class="line" href="struct_f_m_c___s_d_r_a_m___timing_type_def.html#a05c3b7b4946d8fa707e5263a39baf73d">  625</a></span>&#160;  uint32_t <a class="code" href="struct_f_m_c___s_d_r_a_m___timing_type_def.html#a05c3b7b4946d8fa707e5263a39baf73d">ExitSelfRefreshDelay</a>;         </div><div class="line"><a name="l00629"></a><span class="lineno"><a class="line" href="struct_f_m_c___s_d_r_a_m___timing_type_def.html#a8847315f4ac89d7278021ca07281f6f1">  629</a></span>&#160;  uint32_t <a class="code" href="struct_f_m_c___s_d_r_a_m___timing_type_def.html#a8847315f4ac89d7278021ca07281f6f1">SelfRefreshTime</a>;              </div><div class="line"><a name="l00633"></a><span class="lineno"><a class="line" href="struct_f_m_c___s_d_r_a_m___timing_type_def.html#ad766564847851a0d5cda78f70a7c7b1e">  633</a></span>&#160;  uint32_t <a class="code" href="struct_f_m_c___s_d_r_a_m___timing_type_def.html#ad766564847851a0d5cda78f70a7c7b1e">RowCycleDelay</a>;                </div><div class="line"><a name="l00638"></a><span class="lineno"><a class="line" href="struct_f_m_c___s_d_r_a_m___timing_type_def.html#a9b4e896e7795ac9a32339a0e6520975e">  638</a></span>&#160;  uint32_t <a class="code" href="struct_f_m_c___s_d_r_a_m___timing_type_def.html#a9b4e896e7795ac9a32339a0e6520975e">WriteRecoveryTime</a>;            </div><div class="line"><a name="l00641"></a><span class="lineno"><a class="line" href="struct_f_m_c___s_d_r_a_m___timing_type_def.html#a499042750059231bf7fc5bf9fc2c46aa">  641</a></span>&#160;  uint32_t <a class="code" href="struct_f_m_c___s_d_r_a_m___timing_type_def.html#a499042750059231bf7fc5bf9fc2c46aa">RPDelay</a>;                      </div><div class="line"><a name="l00645"></a><span class="lineno"><a class="line" href="struct_f_m_c___s_d_r_a_m___timing_type_def.html#a99beff6ce115b68684c7872a9196e61d">  645</a></span>&#160;  uint32_t <a class="code" href="struct_f_m_c___s_d_r_a_m___timing_type_def.html#a99beff6ce115b68684c7872a9196e61d">RCDDelay</a>;                     </div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;}<a class="code" href="struct_f_m_c___s_d_r_a_m___timing_type_def.html">FMC_SDRAM_TimingTypeDef</a>;</div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;</div><div class="line"><a name="l00653"></a><span class="lineno"><a class="line" href="struct_f_m_c___s_d_r_a_m___command_type_def.html">  653</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;{</div><div class="line"><a name="l00655"></a><span class="lineno"><a class="line" href="struct_f_m_c___s_d_r_a_m___command_type_def.html#acce198aed22a4a6ee69abc568393a728">  655</a></span>&#160;  uint32_t <a class="code" href="struct_f_m_c___s_d_r_a_m___command_type_def.html#acce198aed22a4a6ee69abc568393a728">CommandMode</a>;                  </div><div class="line"><a name="l00658"></a><span class="lineno"><a class="line" href="struct_f_m_c___s_d_r_a_m___command_type_def.html#a1b77fbf8ef17e12284c64f174ed736de">  658</a></span>&#160;  uint32_t <a class="code" href="struct_f_m_c___s_d_r_a_m___command_type_def.html#a1b77fbf8ef17e12284c64f174ed736de">CommandTarget</a>;                </div><div class="line"><a name="l00661"></a><span class="lineno"><a class="line" href="struct_f_m_c___s_d_r_a_m___command_type_def.html#a22efd0147d0fa1372592aae8d4c2d037">  661</a></span>&#160;  uint32_t <a class="code" href="struct_f_m_c___s_d_r_a_m___command_type_def.html#a22efd0147d0fa1372592aae8d4c2d037">AutoRefreshNumber</a>;            </div><div class="line"><a name="l00664"></a><span class="lineno"><a class="line" href="struct_f_m_c___s_d_r_a_m___command_type_def.html#ab50d70f643184b7d297f7bd3569b20d7">  664</a></span>&#160;  uint32_t <a class="code" href="struct_f_m_c___s_d_r_a_m___command_type_def.html#ab50d70f643184b7d297f7bd3569b20d7">ModeRegisterDefinition</a>;       </div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;}<a class="code" href="struct_f_m_c___s_d_r_a_m___command_type_def.html">FMC_SDRAM_CommandTypeDef</a>;</div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;<span class="comment">/* Exported constants --------------------------------------------------------*/</span></div><div class="line"><a name="l00682"></a><span class="lineno"><a class="line" href="group___f_m_c___n_o_r_s_r_a_m___bank.html#gae21fc4cb32bdf66a091f9b07542128c0">  682</a></span>&#160;<span class="preprocessor">#define FMC_NORSRAM_BANK1                       ((uint32_t)0x00000000U)</span></div><div class="line"><a name="l00683"></a><span class="lineno"><a class="line" href="group___f_m_c___n_o_r_s_r_a_m___bank.html#ga62300a734aa0e396592f6f7635b634e9">  683</a></span>&#160;<span class="preprocessor">#define FMC_NORSRAM_BANK2                       ((uint32_t)0x00000002U)</span></div><div class="line"><a name="l00684"></a><span class="lineno"><a class="line" href="group___f_m_c___n_o_r_s_r_a_m___bank.html#ga6f7b4268d1fd3acb923f92b8907968fe">  684</a></span>&#160;<span class="preprocessor">#define FMC_NORSRAM_BANK3                       ((uint32_t)0x00000004U)</span></div><div class="line"><a name="l00685"></a><span class="lineno"><a class="line" href="group___f_m_c___n_o_r_s_r_a_m___bank.html#ga3213b481ce2e43f7cfffc9d903060b97">  685</a></span>&#160;<span class="preprocessor">#define FMC_NORSRAM_BANK4                       ((uint32_t)0x00000006U)</span></div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;</div><div class="line"><a name="l00693"></a><span class="lineno"><a class="line" href="group___f_m_c___data___address___bus___multiplexing.html#ga1419fde4656962a8a279ad72a0e6f57c">  693</a></span>&#160;<span class="preprocessor">#define FMC_DATA_ADDRESS_MUX_DISABLE            ((uint32_t)0x00000000U)</span></div><div class="line"><a name="l00694"></a><span class="lineno"><a class="line" href="group___f_m_c___data___address___bus___multiplexing.html#ga725254689d3e6d669c5cf71466d30958">  694</a></span>&#160;<span class="preprocessor">#define FMC_DATA_ADDRESS_MUX_ENABLE             ((uint32_t)0x00000002U)</span></div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;</div><div class="line"><a name="l00702"></a><span class="lineno"><a class="line" href="group___f_m_c___memory___type.html#gadfa4983431ac691268cdb7c639d2b3af">  702</a></span>&#160;<span class="preprocessor">#define FMC_MEMORY_TYPE_SRAM                    ((uint32_t)0x00000000U)</span></div><div class="line"><a name="l00703"></a><span class="lineno"><a class="line" href="group___f_m_c___memory___type.html#ga0da8ea1853bd5ef7e3adf05f12741ef2">  703</a></span>&#160;<span class="preprocessor">#define FMC_MEMORY_TYPE_PSRAM                   ((uint32_t)0x00000004U)</span></div><div class="line"><a name="l00704"></a><span class="lineno"><a class="line" href="group___f_m_c___memory___type.html#ga09cccfa7eb21563c0573214113a64ab5">  704</a></span>&#160;<span class="preprocessor">#define FMC_MEMORY_TYPE_NOR                     ((uint32_t)0x00000008U)</span></div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;</div><div class="line"><a name="l00712"></a><span class="lineno"><a class="line" href="group___f_m_c___n_o_r_s_r_a_m___data___width.html#gabfc59a8d291d1cc049e657d021ead97c">  712</a></span>&#160;<span class="preprocessor">#define FMC_NORSRAM_MEM_BUS_WIDTH_8             ((uint32_t)0x00000000U)</span></div><div class="line"><a name="l00713"></a><span class="lineno"><a class="line" href="group___f_m_c___n_o_r_s_r_a_m___data___width.html#gab170b7221689e0db870c4173331ead46">  713</a></span>&#160;<span class="preprocessor">#define FMC_NORSRAM_MEM_BUS_WIDTH_16            ((uint32_t)0x00000010U)</span></div><div class="line"><a name="l00714"></a><span class="lineno"><a class="line" href="group___f_m_c___n_o_r_s_r_a_m___data___width.html#ga705a55384cfbc4ff4492708a4efad6a3">  714</a></span>&#160;<span class="preprocessor">#define FMC_NORSRAM_MEM_BUS_WIDTH_32            ((uint32_t)0x00000020U)</span></div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;</div><div class="line"><a name="l00722"></a><span class="lineno"><a class="line" href="group___f_m_c___n_o_r_s_r_a_m___flash___access.html#ga6d3f3cbae61452a085ff8dbe2b3ae7c9">  722</a></span>&#160;<span class="preprocessor">#define FMC_NORSRAM_FLASH_ACCESS_ENABLE         ((uint32_t)0x00000040U)</span></div><div class="line"><a name="l00723"></a><span class="lineno"><a class="line" href="group___f_m_c___n_o_r_s_r_a_m___flash___access.html#gada21371f712db11ebd92f152f712a2bf">  723</a></span>&#160;<span class="preprocessor">#define FMC_NORSRAM_FLASH_ACCESS_DISABLE        ((uint32_t)0x00000000U)</span></div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;</div><div class="line"><a name="l00731"></a><span class="lineno"><a class="line" href="group___f_m_c___burst___access___mode.html#ga7d07740e2e5b8bae56f9f78e07354bb9">  731</a></span>&#160;<span class="preprocessor">#define FMC_BURST_ACCESS_MODE_DISABLE           ((uint32_t)0x00000000U) </span></div><div class="line"><a name="l00732"></a><span class="lineno"><a class="line" href="group___f_m_c___burst___access___mode.html#gace7c535743e9e59f821645f923966b82">  732</a></span>&#160;<span class="preprocessor">#define FMC_BURST_ACCESS_MODE_ENABLE            ((uint32_t)0x00000100U)</span></div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;</div><div class="line"><a name="l00740"></a><span class="lineno"><a class="line" href="group___f_m_c___wait___signal___polarity.html#gac34b12eb54afdd02abeb853c09dfd6b2">  740</a></span>&#160;<span class="preprocessor">#define FMC_WAIT_SIGNAL_POLARITY_LOW            ((uint32_t)0x00000000U)</span></div><div class="line"><a name="l00741"></a><span class="lineno"><a class="line" href="group___f_m_c___wait___signal___polarity.html#gaca059707d16adc2986cf4716daf45d6a">  741</a></span>&#160;<span class="preprocessor">#define FMC_WAIT_SIGNAL_POLARITY_HIGH           ((uint32_t)0x00000200U)</span></div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;</div><div class="line"><a name="l00749"></a><span class="lineno"><a class="line" href="group___f_m_c___wait___timing.html#ga80ca167409942de2aff833b8c6675a14">  749</a></span>&#160;<span class="preprocessor">#define FMC_WAIT_TIMING_BEFORE_WS               ((uint32_t)0x00000000U)</span></div><div class="line"><a name="l00750"></a><span class="lineno"><a class="line" href="group___f_m_c___wait___timing.html#ga28a9487a32e1fa577ccc30af040807a1">  750</a></span>&#160;<span class="preprocessor">#define FMC_WAIT_TIMING_DURING_WS               ((uint32_t)0x00000800U) </span></div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;</div><div class="line"><a name="l00758"></a><span class="lineno"><a class="line" href="group___f_m_c___write___operation.html#ga092a1fcc2e841ea9b3498a5a10aa014d">  758</a></span>&#160;<span class="preprocessor">#define FMC_WRITE_OPERATION_DISABLE             ((uint32_t)0x00000000U)</span></div><div class="line"><a name="l00759"></a><span class="lineno"><a class="line" href="group___f_m_c___write___operation.html#ga80e96126e1aa1194164504b1e76b5fb6">  759</a></span>&#160;<span class="preprocessor">#define FMC_WRITE_OPERATION_ENABLE              ((uint32_t)0x00001000U)</span></div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;</div><div class="line"><a name="l00767"></a><span class="lineno"><a class="line" href="group___f_m_c___wait___signal.html#ga31b172a3d02efb7051cbdf65c0534ffb">  767</a></span>&#160;<span class="preprocessor">#define FMC_WAIT_SIGNAL_DISABLE                 ((uint32_t)0x00000000U)</span></div><div class="line"><a name="l00768"></a><span class="lineno"><a class="line" href="group___f_m_c___wait___signal.html#ga36e1d48524ff618121a8ef7781d526dc">  768</a></span>&#160;<span class="preprocessor">#define FMC_WAIT_SIGNAL_ENABLE                  ((uint32_t)0x00002000U)</span></div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;</div><div class="line"><a name="l00776"></a><span class="lineno"><a class="line" href="group___f_m_c___extended___mode.html#ga68365a3a44310b097eaa8e81fa38fa8d">  776</a></span>&#160;<span class="preprocessor">#define FMC_EXTENDED_MODE_DISABLE               ((uint32_t)0x00000000U)</span></div><div class="line"><a name="l00777"></a><span class="lineno"><a class="line" href="group___f_m_c___extended___mode.html#ga9239a72c8a1a58ee12189743905b8e29">  777</a></span>&#160;<span class="preprocessor">#define FMC_EXTENDED_MODE_ENABLE                ((uint32_t)0x00004000U)</span></div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;</div><div class="line"><a name="l00785"></a><span class="lineno"><a class="line" href="group___f_m_c___asynchronous_wait.html#ga1aa2d6b730db6e64217a0b1873af113e">  785</a></span>&#160;<span class="preprocessor">#define FMC_ASYNCHRONOUS_WAIT_DISABLE           ((uint32_t)0x00000000U)</span></div><div class="line"><a name="l00786"></a><span class="lineno"><a class="line" href="group___f_m_c___asynchronous_wait.html#gaa96144188a5b15be4095c33952c6371d">  786</a></span>&#160;<span class="preprocessor">#define FMC_ASYNCHRONOUS_WAIT_ENABLE            ((uint32_t)0x00008000U)</span></div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;</div><div class="line"><a name="l00794"></a><span class="lineno"><a class="line" href="group___f_m_c___page___size.html#gaa310b7443b738052ae4b44515d0127cf">  794</a></span>&#160;<span class="preprocessor">#define FMC_PAGE_SIZE_NONE           ((uint32_t)0x00000000U)</span></div><div class="line"><a name="l00795"></a><span class="lineno"><a class="line" href="group___f_m_c___page___size.html#ga011ea57ad1e735287a8f39f0c05f5ccf">  795</a></span>&#160;<span class="preprocessor">#define FMC_PAGE_SIZE_128            ((uint32_t)FMC_BCR1_CPSIZE_0)</span></div><div class="line"><a name="l00796"></a><span class="lineno"><a class="line" href="group___f_m_c___page___size.html#ga8544fe7cee2b7e53c6f29f2d2812e9cb">  796</a></span>&#160;<span class="preprocessor">#define FMC_PAGE_SIZE_256            ((uint32_t)FMC_BCR1_CPSIZE_1)</span></div><div class="line"><a name="l00797"></a><span class="lineno"><a class="line" href="group___f_m_c___page___size.html#gade2059599b45251f081a5612a6211f1b">  797</a></span>&#160;<span class="preprocessor">#define FMC_PAGE_SIZE_512            ((uint32_t)(FMC_BCR1_CPSIZE_0 | FMC_BCR1_CPSIZE_1))</span></div><div class="line"><a name="l00798"></a><span class="lineno"><a class="line" href="group___f_m_c___page___size.html#gae360b96ac0493b3a8f4a29187a7f3848">  798</a></span>&#160;<span class="preprocessor">#define FMC_PAGE_SIZE_1024           ((uint32_t)FMC_BCR1_CPSIZE_2)</span></div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;</div><div class="line"><a name="l00806"></a><span class="lineno"><a class="line" href="group___f_m_c___write___burst.html#ga7e1852380a805bd6bf4fbea04c4a337a">  806</a></span>&#160;<span class="preprocessor">#define FMC_WRITE_BURST_DISABLE                 ((uint32_t)0x00000000U)</span></div><div class="line"><a name="l00807"></a><span class="lineno"><a class="line" href="group___f_m_c___write___burst.html#ga64927bd92465fbab6bcae780ebdf62ad">  807</a></span>&#160;<span class="preprocessor">#define FMC_WRITE_BURST_ENABLE                  ((uint32_t)0x00080000U) </span></div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;</div><div class="line"><a name="l00815"></a><span class="lineno"><a class="line" href="group___f_m_c___continous___clock.html#ga8d5f2f11df52b83013b7a49703ce9ebf">  815</a></span>&#160;<span class="preprocessor">#define FMC_CONTINUOUS_CLOCK_SYNC_ONLY          ((uint32_t)0x00000000U)</span></div><div class="line"><a name="l00816"></a><span class="lineno"><a class="line" href="group___f_m_c___continous___clock.html#gaa8893acc7cf9c703518f8182926679ed">  816</a></span>&#160;<span class="preprocessor">#define FMC_CONTINUOUS_CLOCK_SYNC_ASYNC         ((uint32_t)0x00100000U)</span></div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;</div><div class="line"><a name="l00824"></a><span class="lineno"><a class="line" href="group___f_m_c___write___f_i_f_o.html#ga396c155e0f664f909a2bff7e68f20aa1">  824</a></span>&#160;<span class="preprocessor">#define FMC_WRITE_FIFO_DISABLE           ((uint32_t)FMC_BCR1_WFDIS)</span></div><div class="line"><a name="l00825"></a><span class="lineno"><a class="line" href="group___f_m_c___write___f_i_f_o.html#gaeb5fd2f03bcdf1bbdd63cfdfe2b4088b">  825</a></span>&#160;<span class="preprocessor">#define FMC_WRITE_FIFO_ENABLE            ((uint32_t)0x00000000U)</span></div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;</div><div class="line"><a name="l00833"></a><span class="lineno"><a class="line" href="group___f_m_c___access___mode.html#ga721ad1bb7db9ca6669b214c87cfcc803">  833</a></span>&#160;<span class="preprocessor">#define FMC_ACCESS_MODE_A                        ((uint32_t)0x00000000U)</span></div><div class="line"><a name="l00834"></a><span class="lineno"><a class="line" href="group___f_m_c___access___mode.html#gadee1873c02d935d656de66cc998ff9c5">  834</a></span>&#160;<span class="preprocessor">#define FMC_ACCESS_MODE_B                        ((uint32_t)0x10000000U) </span></div><div class="line"><a name="l00835"></a><span class="lineno"><a class="line" href="group___f_m_c___access___mode.html#ga22f235a332eabeb673cb05b931e6e30b">  835</a></span>&#160;<span class="preprocessor">#define FMC_ACCESS_MODE_C                        ((uint32_t)0x20000000U)</span></div><div class="line"><a name="l00836"></a><span class="lineno"><a class="line" href="group___f_m_c___access___mode.html#gaa98f7809223f4d9c5f8dec47fb5ad590">  836</a></span>&#160;<span class="preprocessor">#define FMC_ACCESS_MODE_D                        ((uint32_t)0x30000000)</span></div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;</div><div class="line"><a name="l00851"></a><span class="lineno"><a class="line" href="group___f_m_c___n_a_n_d___bank.html#gaaabc5218c166c52562406f42a7a116d6">  851</a></span>&#160;<span class="preprocessor">#define FMC_NAND_BANK3                          ((uint32_t)0x00000100U) </span></div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;</div><div class="line"><a name="l00859"></a><span class="lineno"><a class="line" href="group___f_m_c___wait__feature.html#ga786f6ec5018f08a63751db49c5a6e504">  859</a></span>&#160;<span class="preprocessor">#define FMC_NAND_WAIT_FEATURE_DISABLE           ((uint32_t)0x00000000U)</span></div><div class="line"><a name="l00860"></a><span class="lineno"><a class="line" href="group___f_m_c___wait__feature.html#gabec9b7be17eabb7a382b7980d41341de">  860</a></span>&#160;<span class="preprocessor">#define FMC_NAND_WAIT_FEATURE_ENABLE            ((uint32_t)0x00000002U)</span></div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;</div><div class="line"><a name="l00868"></a><span class="lineno"><a class="line" href="group___f_m_c___p_c_r___memory___type.html#ga5c234a89c5d925a16c55eeee5d5173b2">  868</a></span>&#160;<span class="preprocessor">#define FMC_PCR_MEMORY_TYPE_NAND          ((uint32_t)0x00000008U)</span></div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;</div><div class="line"><a name="l00876"></a><span class="lineno"><a class="line" href="group___f_m_c___n_a_n_d___data___width.html#gaa469bab7e7c2618c993f702561913781">  876</a></span>&#160;<span class="preprocessor">#define FMC_NAND_MEM_BUS_WIDTH_8                ((uint32_t)0x00000000U)</span></div><div class="line"><a name="l00877"></a><span class="lineno"><a class="line" href="group___f_m_c___n_a_n_d___data___width.html#ga68c3dba3bf2f3af66f9f510d5a3f7253">  877</a></span>&#160;<span class="preprocessor">#define FMC_NAND_MEM_BUS_WIDTH_16               ((uint32_t)0x00000010U)</span></div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;</div><div class="line"><a name="l00885"></a><span class="lineno"><a class="line" href="group___f_m_c___e_c_c.html#gaca6a47995e466cc4c4cf35fd6e3ded15">  885</a></span>&#160;<span class="preprocessor">#define FMC_NAND_ECC_DISABLE                    ((uint32_t)0x00000000U)</span></div><div class="line"><a name="l00886"></a><span class="lineno"><a class="line" href="group___f_m_c___e_c_c.html#gae9dfe41aa7796772271738ee8f21bdf8">  886</a></span>&#160;<span class="preprocessor">#define FMC_NAND_ECC_ENABLE                     ((uint32_t)0x00000040U)</span></div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;</div><div class="line"><a name="l00894"></a><span class="lineno"><a class="line" href="group___f_m_c___e_c_c___page___size.html#ga0f375c640fad597b2dfdda35e1c61e82">  894</a></span>&#160;<span class="preprocessor">#define FMC_NAND_ECC_PAGE_SIZE_256BYTE          ((uint32_t)0x00000000U)</span></div><div class="line"><a name="l00895"></a><span class="lineno"><a class="line" href="group___f_m_c___e_c_c___page___size.html#gadd336e72d48c0d3c2f16d1e1a1c8e490">  895</a></span>&#160;<span class="preprocessor">#define FMC_NAND_ECC_PAGE_SIZE_512BYTE          ((uint32_t)0x00020000U)</span></div><div class="line"><a name="l00896"></a><span class="lineno"><a class="line" href="group___f_m_c___e_c_c___page___size.html#ga8863e3415ae19dda54daa82f9ce1ed22">  896</a></span>&#160;<span class="preprocessor">#define FMC_NAND_ECC_PAGE_SIZE_1024BYTE         ((uint32_t)0x00040000U)</span></div><div class="line"><a name="l00897"></a><span class="lineno"><a class="line" href="group___f_m_c___e_c_c___page___size.html#ga2875548ae2b5cd2f7545307561d550d9">  897</a></span>&#160;<span class="preprocessor">#define FMC_NAND_ECC_PAGE_SIZE_2048BYTE         ((uint32_t)0x00060000U)</span></div><div class="line"><a name="l00898"></a><span class="lineno"><a class="line" href="group___f_m_c___e_c_c___page___size.html#gaa2e34fa611baf547461b930e6fae9c8a">  898</a></span>&#160;<span class="preprocessor">#define FMC_NAND_ECC_PAGE_SIZE_4096BYTE         ((uint32_t)0x00080000U)</span></div><div class="line"><a name="l00899"></a><span class="lineno"><a class="line" href="group___f_m_c___e_c_c___page___size.html#ga8f7f54eaa946e9e35001cb2566def05a">  899</a></span>&#160;<span class="preprocessor">#define FMC_NAND_ECC_PAGE_SIZE_8192BYTE         ((uint32_t)0x000A0000U)</span></div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;</div><div class="line"><a name="l00914"></a><span class="lineno"><a class="line" href="group___f_m_c___s_d_r_a_m___bank.html#ga16cd8f57889d0d38ab07a21e7a0075a8">  914</a></span>&#160;<span class="preprocessor">#define FMC_SDRAM_BANK1                       ((uint32_t)0x00000000U)</span></div><div class="line"><a name="l00915"></a><span class="lineno"><a class="line" href="group___f_m_c___s_d_r_a_m___bank.html#ga8006b2913c143929ed0e5bd4c38aa7e9">  915</a></span>&#160;<span class="preprocessor">#define FMC_SDRAM_BANK2                       ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;</div><div class="line"><a name="l00923"></a><span class="lineno"><a class="line" href="group___f_m_c___s_d_r_a_m___column___bits__number.html#gacff6ecebd16a4dcc371c8cf3d46ca35c">  923</a></span>&#160;<span class="preprocessor">#define FMC_SDRAM_COLUMN_BITS_NUM_8           ((uint32_t)0x00000000U)</span></div><div class="line"><a name="l00924"></a><span class="lineno"><a class="line" href="group___f_m_c___s_d_r_a_m___column___bits__number.html#gaa7b5ef2abd57e77c54328f3e378bcf61">  924</a></span>&#160;<span class="preprocessor">#define FMC_SDRAM_COLUMN_BITS_NUM_9           ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l00925"></a><span class="lineno"><a class="line" href="group___f_m_c___s_d_r_a_m___column___bits__number.html#ga6e8ebd8ef747f00d4004056da4f4fac2">  925</a></span>&#160;<span class="preprocessor">#define FMC_SDRAM_COLUMN_BITS_NUM_10          ((uint32_t)0x00000002U)</span></div><div class="line"><a name="l00926"></a><span class="lineno"><a class="line" href="group___f_m_c___s_d_r_a_m___column___bits__number.html#ga1aff72b3751e633d64343bd265527294">  926</a></span>&#160;<span class="preprocessor">#define FMC_SDRAM_COLUMN_BITS_NUM_11          ((uint32_t)0x00000003U)</span></div><div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;</div><div class="line"><a name="l00934"></a><span class="lineno"><a class="line" href="group___f_m_c___s_d_r_a_m___row___bits__number.html#ga5c80f75ce6d6c0e68b8e28485490497e">  934</a></span>&#160;<span class="preprocessor">#define FMC_SDRAM_ROW_BITS_NUM_11             ((uint32_t)0x00000000U)</span></div><div class="line"><a name="l00935"></a><span class="lineno"><a class="line" href="group___f_m_c___s_d_r_a_m___row___bits__number.html#ga52c8df2a362f49cf52c215af794e5215">  935</a></span>&#160;<span class="preprocessor">#define FMC_SDRAM_ROW_BITS_NUM_12             ((uint32_t)0x00000004U)</span></div><div class="line"><a name="l00936"></a><span class="lineno"><a class="line" href="group___f_m_c___s_d_r_a_m___row___bits__number.html#gab254c8d54ab0702f69db399465f060b5">  936</a></span>&#160;<span class="preprocessor">#define FMC_SDRAM_ROW_BITS_NUM_13             ((uint32_t)0x00000008U)</span></div><div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;</div><div class="line"><a name="l00944"></a><span class="lineno"><a class="line" href="group___f_m_c___s_d_r_a_m___memory___bus___width.html#ga851dfc858c936259fc165d9819830a17">  944</a></span>&#160;<span class="preprocessor">#define FMC_SDRAM_MEM_BUS_WIDTH_8             ((uint32_t)0x00000000U)</span></div><div class="line"><a name="l00945"></a><span class="lineno"><a class="line" href="group___f_m_c___s_d_r_a_m___memory___bus___width.html#gaf43c45a557d1dc59ecd807ba07111cbf">  945</a></span>&#160;<span class="preprocessor">#define FMC_SDRAM_MEM_BUS_WIDTH_16            ((uint32_t)0x00000010U)</span></div><div class="line"><a name="l00946"></a><span class="lineno"><a class="line" href="group___f_m_c___s_d_r_a_m___memory___bus___width.html#gae450977a4eadfe2e4d6d0a1aaa9990fa">  946</a></span>&#160;<span class="preprocessor">#define FMC_SDRAM_MEM_BUS_WIDTH_32            ((uint32_t)0x00000020U)</span></div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;</div><div class="line"><a name="l00954"></a><span class="lineno"><a class="line" href="group___f_m_c___s_d_r_a_m___internal___banks___number.html#ga0adbd4c172efd2a3cf66dd6274f901c4">  954</a></span>&#160;<span class="preprocessor">#define FMC_SDRAM_INTERN_BANKS_NUM_2          ((uint32_t)0x00000000U)</span></div><div class="line"><a name="l00955"></a><span class="lineno"><a class="line" href="group___f_m_c___s_d_r_a_m___internal___banks___number.html#gaa7eda2b73174811f3a8a00ad924b020e">  955</a></span>&#160;<span class="preprocessor">#define FMC_SDRAM_INTERN_BANKS_NUM_4          ((uint32_t)0x00000040U)</span></div><div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;</div><div class="line"><a name="l00963"></a><span class="lineno"><a class="line" href="group___f_m_c___s_d_r_a_m___c_a_s___latency.html#ga21331e86a5b3fc0a722576393b345658">  963</a></span>&#160;<span class="preprocessor">#define FMC_SDRAM_CAS_LATENCY_1               ((uint32_t)0x00000080U)</span></div><div class="line"><a name="l00964"></a><span class="lineno"><a class="line" href="group___f_m_c___s_d_r_a_m___c_a_s___latency.html#gac8d25370782fd7f6403cc50c7a326654">  964</a></span>&#160;<span class="preprocessor">#define FMC_SDRAM_CAS_LATENCY_2               ((uint32_t)0x00000100U)</span></div><div class="line"><a name="l00965"></a><span class="lineno"><a class="line" href="group___f_m_c___s_d_r_a_m___c_a_s___latency.html#ga71368a9ab24ffc182e56c39173f409b9">  965</a></span>&#160;<span class="preprocessor">#define FMC_SDRAM_CAS_LATENCY_3               ((uint32_t)0x00000180)</span></div><div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;</div><div class="line"><a name="l00973"></a><span class="lineno"><a class="line" href="group___f_m_c___s_d_r_a_m___write___protection.html#gac6012236dcde15a636bcff6a8361d081">  973</a></span>&#160;<span class="preprocessor">#define FMC_SDRAM_WRITE_PROTECTION_DISABLE    ((uint32_t)0x00000000U)</span></div><div class="line"><a name="l00974"></a><span class="lineno"><a class="line" href="group___f_m_c___s_d_r_a_m___write___protection.html#ga6ea4cf7132de5ff229c48cafd6998545">  974</a></span>&#160;<span class="preprocessor">#define FMC_SDRAM_WRITE_PROTECTION_ENABLE     ((uint32_t)0x00000200U)</span></div><div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;</div><div class="line"><a name="l00982"></a><span class="lineno"><a class="line" href="group___f_m_c___s_d_r_a_m___clock___period.html#ga7f461258f347622159b9e7ccb9d5b727">  982</a></span>&#160;<span class="preprocessor">#define FMC_SDRAM_CLOCK_DISABLE               ((uint32_t)0x00000000U)</span></div><div class="line"><a name="l00983"></a><span class="lineno"><a class="line" href="group___f_m_c___s_d_r_a_m___clock___period.html#gad245ddc6c69736fd6dcfc5a9ca922e73">  983</a></span>&#160;<span class="preprocessor">#define FMC_SDRAM_CLOCK_PERIOD_2              ((uint32_t)0x00000800U)</span></div><div class="line"><a name="l00984"></a><span class="lineno"><a class="line" href="group___f_m_c___s_d_r_a_m___clock___period.html#ga0ba047762065d7a39f1f979c48c19c2b">  984</a></span>&#160;<span class="preprocessor">#define FMC_SDRAM_CLOCK_PERIOD_3              ((uint32_t)0x00000C00)</span></div><div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;</div><div class="line"><a name="l00992"></a><span class="lineno"><a class="line" href="group___f_m_c___s_d_r_a_m___read___burst.html#ga8e364aed581a0c376a24e61201f1174d">  992</a></span>&#160;<span class="preprocessor">#define FMC_SDRAM_RBURST_DISABLE              ((uint32_t)0x00000000U)</span></div><div class="line"><a name="l00993"></a><span class="lineno"><a class="line" href="group___f_m_c___s_d_r_a_m___read___burst.html#ga1cdc6394b8810cf1643f2745bb4799b3">  993</a></span>&#160;<span class="preprocessor">#define FMC_SDRAM_RBURST_ENABLE               ((uint32_t)0x00001000U)</span></div><div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;</div><div class="line"><a name="l01001"></a><span class="lineno"><a class="line" href="group___f_m_c___s_d_r_a_m___read___pipe___delay.html#gad9a15d936c86ced1dea32d8b11a484c5"> 1001</a></span>&#160;<span class="preprocessor">#define FMC_SDRAM_RPIPE_DELAY_0               ((uint32_t)0x00000000U)</span></div><div class="line"><a name="l01002"></a><span class="lineno"><a class="line" href="group___f_m_c___s_d_r_a_m___read___pipe___delay.html#ga096bcdebed749e90e8e35d2627503f7a"> 1002</a></span>&#160;<span class="preprocessor">#define FMC_SDRAM_RPIPE_DELAY_1               ((uint32_t)0x00002000U)</span></div><div class="line"><a name="l01003"></a><span class="lineno"><a class="line" href="group___f_m_c___s_d_r_a_m___read___pipe___delay.html#gac26caa2b462887e9f7fa0c5f90298a83"> 1003</a></span>&#160;<span class="preprocessor">#define FMC_SDRAM_RPIPE_DELAY_2               ((uint32_t)0x00004000U)</span></div><div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;</div><div class="line"><a name="l01011"></a><span class="lineno"><a class="line" href="group___f_m_c___s_d_r_a_m___command___mode.html#gae77f3f49da601862158427a2d0928f28"> 1011</a></span>&#160;<span class="preprocessor">#define FMC_SDRAM_CMD_NORMAL_MODE             ((uint32_t)0x00000000U)</span></div><div class="line"><a name="l01012"></a><span class="lineno"><a class="line" href="group___f_m_c___s_d_r_a_m___command___mode.html#gaf2f6a589a8110f2545385bcba6f9c80b"> 1012</a></span>&#160;<span class="preprocessor">#define FMC_SDRAM_CMD_CLK_ENABLE              ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l01013"></a><span class="lineno"><a class="line" href="group___f_m_c___s_d_r_a_m___command___mode.html#ga4609ad4c2f2b7080f2b60af54fb25e77"> 1013</a></span>&#160;<span class="preprocessor">#define FMC_SDRAM_CMD_PALL                    ((uint32_t)0x00000002U)</span></div><div class="line"><a name="l01014"></a><span class="lineno"><a class="line" href="group___f_m_c___s_d_r_a_m___command___mode.html#ga8b389b643c0f9345b66d501048e9f999"> 1014</a></span>&#160;<span class="preprocessor">#define FMC_SDRAM_CMD_AUTOREFRESH_MODE        ((uint32_t)0x00000003U)</span></div><div class="line"><a name="l01015"></a><span class="lineno"><a class="line" href="group___f_m_c___s_d_r_a_m___command___mode.html#gac06c7b73b2b0453b0c6fa8e863bbc698"> 1015</a></span>&#160;<span class="preprocessor">#define FMC_SDRAM_CMD_LOAD_MODE               ((uint32_t)0x00000004U)</span></div><div class="line"><a name="l01016"></a><span class="lineno"><a class="line" href="group___f_m_c___s_d_r_a_m___command___mode.html#ga52f01a3065f042e64ab20b2162a78f69"> 1016</a></span>&#160;<span class="preprocessor">#define FMC_SDRAM_CMD_SELFREFRESH_MODE        ((uint32_t)0x00000005U)</span></div><div class="line"><a name="l01017"></a><span class="lineno"><a class="line" href="group___f_m_c___s_d_r_a_m___command___mode.html#gaded954e404bf8d89b5a3ee6b76664101"> 1017</a></span>&#160;<span class="preprocessor">#define FMC_SDRAM_CMD_POWERDOWN_MODE          ((uint32_t)0x00000006U)</span></div><div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;</div><div class="line"><a name="l01025"></a><span class="lineno"><a class="line" href="group___f_m_c___s_d_r_a_m___command___target.html#gae0394622e1c2e7abb15825a4c1941f59"> 1025</a></span>&#160;<span class="preprocessor">#define FMC_SDRAM_CMD_TARGET_BANK2            FMC_SDCMR_CTB2</span></div><div class="line"><a name="l01026"></a><span class="lineno"><a class="line" href="group___f_m_c___s_d_r_a_m___command___target.html#ga6b78f8593d1fd620f659406d5fc72a4c"> 1026</a></span>&#160;<span class="preprocessor">#define FMC_SDRAM_CMD_TARGET_BANK1            FMC_SDCMR_CTB1</span></div><div class="line"><a name="l01027"></a><span class="lineno"><a class="line" href="group___f_m_c___s_d_r_a_m___command___target.html#gac837eb624920f03c2849021b387306c3"> 1027</a></span>&#160;<span class="preprocessor">#define FMC_SDRAM_CMD_TARGET_BANK1_2          ((uint32_t)0x00000018U)</span></div><div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;</div><div class="line"><a name="l01035"></a><span class="lineno"><a class="line" href="group___f_m_c___s_d_r_a_m___mode___status.html#gab9ee9b57cae6b0db11b17d9ac798d741"> 1035</a></span>&#160;<span class="preprocessor">#define FMC_SDRAM_NORMAL_MODE                     ((uint32_t)0x00000000U)</span></div><div class="line"><a name="l01036"></a><span class="lineno"><a class="line" href="group___f_m_c___s_d_r_a_m___mode___status.html#ga52e55ef672c1038b560927fffc99d87d"> 1036</a></span>&#160;<span class="preprocessor">#define FMC_SDRAM_SELF_REFRESH_MODE               FMC_SDSR_MODES1_0</span></div><div class="line"><a name="l01037"></a><span class="lineno"><a class="line" href="group___f_m_c___s_d_r_a_m___mode___status.html#gaddad58a9df73cd00b183cd1e55d179ee"> 1037</a></span>&#160;<span class="preprocessor">#define FMC_SDRAM_POWER_DOWN_MODE                 FMC_SDSR_MODES1_1</span></div><div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;</div><div class="line"><a name="l01049"></a><span class="lineno"><a class="line" href="group___f_m_c___l_l___interrupt__definition.html#ga6a73f7db63d0a0c1295916101954cfca"> 1049</a></span>&#160;<span class="preprocessor">#define FMC_IT_RISING_EDGE                ((uint32_t)0x00000008U)</span></div><div class="line"><a name="l01050"></a><span class="lineno"><a class="line" href="group___f_m_c___l_l___interrupt__definition.html#ga6b575231b100951258acaebd3408101b"> 1050</a></span>&#160;<span class="preprocessor">#define FMC_IT_LEVEL                      ((uint32_t)0x00000010U)</span></div><div class="line"><a name="l01051"></a><span class="lineno"><a class="line" href="group___f_m_c___l_l___interrupt__definition.html#gabb1de5c7521639d0f954aa8d7899d696"> 1051</a></span>&#160;<span class="preprocessor">#define FMC_IT_FALLING_EDGE               ((uint32_t)0x00000020U)</span></div><div class="line"><a name="l01052"></a><span class="lineno"><a class="line" href="group___f_m_c___l_l___interrupt__definition.html#gad80be6ea9a033869214a46a0a92f223d"> 1052</a></span>&#160;<span class="preprocessor">#define FMC_IT_REFRESH_ERROR              ((uint32_t)0x00004000U)</span></div><div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;</div><div class="line"><a name="l01060"></a><span class="lineno"><a class="line" href="group___f_m_c___l_l___flag__definition.html#ga697cdef648bd297ceb4d0f381661f9b0"> 1060</a></span>&#160;<span class="preprocessor">#define FMC_FLAG_RISING_EDGE                    ((uint32_t)0x00000001U)</span></div><div class="line"><a name="l01061"></a><span class="lineno"><a class="line" href="group___f_m_c___l_l___flag__definition.html#gab2638c082cb1f005a12aaac211c2bca3"> 1061</a></span>&#160;<span class="preprocessor">#define FMC_FLAG_LEVEL                          ((uint32_t)0x00000002U)</span></div><div class="line"><a name="l01062"></a><span class="lineno"><a class="line" href="group___f_m_c___l_l___flag__definition.html#gadade0d8bc3889dee0e5cdb5c35ccb46c"> 1062</a></span>&#160;<span class="preprocessor">#define FMC_FLAG_FALLING_EDGE                   ((uint32_t)0x00000004U)</span></div><div class="line"><a name="l01063"></a><span class="lineno"><a class="line" href="group___f_m_c___l_l___flag__definition.html#gaea0e27112081804b8a00a6d1d51e3787"> 1063</a></span>&#160;<span class="preprocessor">#define FMC_FLAG_FEMPT                          ((uint32_t)0x00000040U)</span></div><div class="line"><a name="l01064"></a><span class="lineno"><a class="line" href="group___f_m_c___l_l___flag__definition.html#ga38dced18d685dc07368db56c22fd25a7"> 1064</a></span>&#160;<span class="preprocessor">#define FMC_SDRAM_FLAG_REFRESH_IT               FMC_SDSR_RE</span></div><div class="line"><a name="l01065"></a><span class="lineno"><a class="line" href="group___f_m_c___l_l___flag__definition.html#gaad4d11c914b1d4ac4190cab2a88cab3d"> 1065</a></span>&#160;<span class="preprocessor">#define FMC_SDRAM_FLAG_BUSY                     FMC_SDSR_BUSY</span></div><div class="line"><a name="l01066"></a><span class="lineno"><a class="line" href="group___f_m_c___l_l___flag__definition.html#ga0717e85128c2258f73881c815d4ee59f"> 1066</a></span>&#160;<span class="preprocessor">#define FMC_SDRAM_FLAG_REFRESH_ERROR            FMC_SDRTR_CRE</span></div><div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;</div><div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;<span class="comment">/* Private macro -------------------------------------------------------------*/</span></div><div class="line"><a name="l01094"></a><span class="lineno"><a class="line" href="group___f_m_c___l_l___n_o_r___macros.html#ga3439ff665bae18ccd6442c12ec0f608b"> 1094</a></span>&#160;<span class="preprocessor">#define __FMC_NORSRAM_ENABLE(__INSTANCE__, __BANK__)  ((__INSTANCE__)-&gt;BTCR[(__BANK__)] |= FMC_BCR1_MBKEN)</span></div><div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;</div><div class="line"><a name="l01102"></a><span class="lineno"><a class="line" href="group___f_m_c___l_l___n_o_r___macros.html#gafca44410b72dec386bf717bd0a5b878f"> 1102</a></span>&#160;<span class="preprocessor">#define __FMC_NORSRAM_DISABLE(__INSTANCE__, __BANK__) ((__INSTANCE__)-&gt;BTCR[(__BANK__)] &amp;= ~FMC_BCR1_MBKEN)  </span></div><div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;</div><div class="line"><a name="l01118"></a><span class="lineno"><a class="line" href="group___f_m_c___l_l___n_a_n_d___macros.html#gacfd211f7ce45b8c81994e933027634dd"> 1118</a></span>&#160;<span class="preprocessor">#define __FMC_NAND_ENABLE(__INSTANCE__)  ((__INSTANCE__)-&gt;PCR |= FMC_PCR_PBKEN)</span></div><div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;</div><div class="line"><a name="l01125"></a><span class="lineno"><a class="line" href="group___f_m_c___l_l___n_a_n_d___macros.html#gaf948f077abdd4434c393f26a4e5daf9f"> 1125</a></span>&#160;<span class="preprocessor">#define __FMC_NAND_DISABLE(__INSTANCE__) ((__INSTANCE__)-&gt;PCR &amp;= ~FMC_PCR_PBKEN)</span></div><div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;</div><div class="line"><a name="l01146"></a><span class="lineno"><a class="line" href="group___f_m_c___interrupt.html#gac987a19c7472bde0a1ab73b7beaa720c"> 1146</a></span>&#160;<span class="preprocessor">#define __FMC_NAND_ENABLE_IT(__INSTANCE__, __INTERRUPT__)  ((__INSTANCE__)-&gt;SR |= (__INTERRUPT__))</span></div><div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;</div><div class="line"><a name="l01158"></a><span class="lineno"><a class="line" href="group___f_m_c___interrupt.html#ga1dd78a5561099971ebd2385e878ece44"> 1158</a></span>&#160;<span class="preprocessor">#define __FMC_NAND_DISABLE_IT(__INSTANCE__, __INTERRUPT__)  ((__INSTANCE__)-&gt;SR &amp;= ~(__INTERRUPT__))</span></div><div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;                                                                                                                           </div><div class="line"><a name="l01172"></a><span class="lineno"><a class="line" href="group___f_m_c___interrupt.html#ga2d5410e74f47125ccd059b590c250aaa"> 1172</a></span>&#160;<span class="preprocessor">#define __FMC_NAND_GET_FLAG(__INSTANCE__, __BANK__, __FLAG__)  (((__INSTANCE__)-&gt;SR &amp;(__FLAG__)) == (__FLAG__))</span></div><div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;</div><div class="line"><a name="l01185"></a><span class="lineno"><a class="line" href="group___f_m_c___interrupt.html#gac30546913de02eafcf354a95fc04407d"> 1185</a></span>&#160;<span class="preprocessor">#define __FMC_NAND_CLEAR_FLAG(__INSTANCE__, __FLAG__)  ((__INSTANCE__)-&gt;SR &amp;= ~(__FLAG__))  </span></div><div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;</div><div class="line"><a name="l01195"></a><span class="lineno"><a class="line" href="group___f_m_c___interrupt.html#gad1855e98b4d5300dc74042fa65f248be"> 1195</a></span>&#160;<span class="preprocessor">#define __FMC_SDRAM_ENABLE_IT(__INSTANCE__, __INTERRUPT__)  ((__INSTANCE__)-&gt;SDRTR |= (__INTERRUPT__))</span></div><div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;</div><div class="line"><a name="l01205"></a><span class="lineno"><a class="line" href="group___f_m_c___interrupt.html#ga61bc780f3e521a19d21dcb581c7e8fb8"> 1205</a></span>&#160;<span class="preprocessor">#define __FMC_SDRAM_DISABLE_IT(__INSTANCE__, __INTERRUPT__)  ((__INSTANCE__)-&gt;SDRTR &amp;= ~(__INTERRUPT__))</span></div><div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;</div><div class="line"><a name="l01217"></a><span class="lineno"><a class="line" href="group___f_m_c___interrupt.html#gabc8c6163b78fd62615941cb42cb731fc"> 1217</a></span>&#160;<span class="preprocessor">#define __FMC_SDRAM_GET_FLAG(__INSTANCE__, __FLAG__)  (((__INSTANCE__)-&gt;SDSR &amp;(__FLAG__)) == (__FLAG__))</span></div><div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;</div><div class="line"><a name="l01227"></a><span class="lineno"><a class="line" href="group___f_m_c___interrupt.html#ga86544f5ed4b78b20e59121e9f7c75d2d"> 1227</a></span>&#160;<span class="preprocessor">#define __FMC_SDRAM_CLEAR_FLAG(__INSTANCE__, __FLAG__)  ((__INSTANCE__)-&gt;SDRTR |= (__FLAG__))</span></div><div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;</div><div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;<span class="comment">/* Private functions ---------------------------------------------------------*/</span></div><div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160;<a class="code" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>  <a class="code" href="group___f_m_c___l_l___n_o_r_s_r_a_m___private___functions___group1.html#ga69f71e9189dab5f8b384065a9165b8bd">FMC_NORSRAM_Init</a>(<a class="code" href="group___f_m_c___exported__typedef.html#ga3c2be18a99209a78da8e80b28cf2f5b7">FMC_NORSRAM_TypeDef</a> *Device, <a class="code" href="struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html">FMC_NORSRAM_InitTypeDef</a> *Init);</div><div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;<a class="code" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>  <a class="code" href="group___f_m_c___l_l___n_o_r_s_r_a_m___private___functions___group1.html#ga95dcf37fab03f8995bbacca99f7092ff">FMC_NORSRAM_Timing_Init</a>(<a class="code" href="group___f_m_c___exported__typedef.html#ga3c2be18a99209a78da8e80b28cf2f5b7">FMC_NORSRAM_TypeDef</a> *Device, <a class="code" href="struct_f_m_c___n_o_r_s_r_a_m___timing_type_def.html">FMC_NORSRAM_TimingTypeDef</a> *Timing, uint32_t Bank);</div><div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;<a class="code" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>  <a class="code" href="group___f_m_c___l_l___n_o_r_s_r_a_m___private___functions___group1.html#gaf59154ca6a3208092f248fe25cd421c5">FMC_NORSRAM_Extended_Timing_Init</a>(<a class="code" href="group___f_m_c___exported__typedef.html#ga622edd64de89d4a45a09947818be1082">FMC_NORSRAM_EXTENDED_TypeDef</a> *Device, <a class="code" href="struct_f_m_c___n_o_r_s_r_a_m___timing_type_def.html">FMC_NORSRAM_TimingTypeDef</a> *Timing, uint32_t Bank, uint32_t ExtendedMode);</div><div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;<a class="code" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>  <a class="code" href="group___f_m_c___l_l___n_o_r_s_r_a_m___private___functions___group1.html#ga5bdfef91b866a10a7c91385018db5618">FMC_NORSRAM_DeInit</a>(<a class="code" href="group___f_m_c___exported__typedef.html#ga3c2be18a99209a78da8e80b28cf2f5b7">FMC_NORSRAM_TypeDef</a> *Device, <a class="code" href="group___f_m_c___exported__typedef.html#ga622edd64de89d4a45a09947818be1082">FMC_NORSRAM_EXTENDED_TypeDef</a> *ExDevice, uint32_t Bank);</div><div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;<a class="code" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>  <a class="code" href="group___f_m_c___l_l___n_o_r_s_r_a_m___private___functions___group2.html#gaf65abd6e124e49bf83af3c80b27ad332">FMC_NORSRAM_WriteOperation_Enable</a>(<a class="code" href="group___f_m_c___exported__typedef.html#ga3c2be18a99209a78da8e80b28cf2f5b7">FMC_NORSRAM_TypeDef</a> *Device, uint32_t Bank);</div><div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160;<a class="code" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>  <a class="code" href="group___f_m_c___l_l___n_o_r_s_r_a_m___private___functions___group2.html#ga5db03521d17c15b98685cc34540d638d">FMC_NORSRAM_WriteOperation_Disable</a>(<a class="code" href="group___f_m_c___exported__typedef.html#ga3c2be18a99209a78da8e80b28cf2f5b7">FMC_NORSRAM_TypeDef</a> *Device, uint32_t Bank);</div><div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;<a class="code" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>  <a class="code" href="group___f_m_c___l_l___n_a_n_d___private___functions___group1.html#ga350a12b485a4873077c17ea33e8135e6">FMC_NAND_Init</a>(<a class="code" href="group___f_m_c___exported__typedef.html#ga6d8a647bc5306f6eed892982ffc88158">FMC_NAND_TypeDef</a> *Device, <a class="code" href="struct_f_m_c___n_a_n_d___init_type_def.html">FMC_NAND_InitTypeDef</a> *Init);</div><div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;<a class="code" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>  <a class="code" href="group___f_m_c___l_l___n_a_n_d___private___functions___group1.html#ga1d4a635307ee611e2367ca2cba97d9d6">FMC_NAND_CommonSpace_Timing_Init</a>(<a class="code" href="group___f_m_c___exported__typedef.html#ga6d8a647bc5306f6eed892982ffc88158">FMC_NAND_TypeDef</a> *Device, <a class="code" href="struct_f_m_c___n_a_n_d___p_c_c___timing_type_def.html">FMC_NAND_PCC_TimingTypeDef</a> *Timing, uint32_t Bank);</div><div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160;<a class="code" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>  <a class="code" href="group___f_m_c___l_l___n_a_n_d___private___functions___group1.html#ga4466e188ee95374ab26afffaae8dd496">FMC_NAND_AttributeSpace_Timing_Init</a>(<a class="code" href="group___f_m_c___exported__typedef.html#ga6d8a647bc5306f6eed892982ffc88158">FMC_NAND_TypeDef</a> *Device, <a class="code" href="struct_f_m_c___n_a_n_d___p_c_c___timing_type_def.html">FMC_NAND_PCC_TimingTypeDef</a> *Timing, uint32_t Bank);</div><div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;<a class="code" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>  <a class="code" href="group___f_m_c___l_l___n_a_n_d___private___functions___group1.html#gaa08341e94ce1b34d8008ca45b162c8b8">FMC_NAND_DeInit</a>(<a class="code" href="group___f_m_c___exported__typedef.html#ga6d8a647bc5306f6eed892982ffc88158">FMC_NAND_TypeDef</a> *Device, uint32_t Bank);</div><div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160;<a class="code" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>  <a class="code" href="group___f_m_c___l_l___n_a_n_d___private___functions___group2.html#ga9f4f2bd5aac7047be227344b99b371a1">FMC_NAND_ECC_Enable</a>(<a class="code" href="group___f_m_c___exported__typedef.html#ga6d8a647bc5306f6eed892982ffc88158">FMC_NAND_TypeDef</a> *Device, uint32_t Bank);</div><div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;<a class="code" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>  <a class="code" href="group___f_m_c___l_l___n_a_n_d___private___functions___group2.html#ga567e17faf0dd3db7148be9dd1dc1da4b">FMC_NAND_ECC_Disable</a>(<a class="code" href="group___f_m_c___exported__typedef.html#ga6d8a647bc5306f6eed892982ffc88158">FMC_NAND_TypeDef</a> *Device, uint32_t Bank);</div><div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;<a class="code" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>  <a class="code" href="group___f_m_c___l_l___n_a_n_d___private___functions___group2.html#gad992995f2c9337ca28d4fad0de69a8d3">FMC_NAND_GetECC</a>(<a class="code" href="group___f_m_c___exported__typedef.html#ga6d8a647bc5306f6eed892982ffc88158">FMC_NAND_TypeDef</a> *Device, uint32_t *ECCval, uint32_t Bank, uint32_t Timeout);</div><div class="line"><a name="l01297"></a><span class="lineno"> 1297</span>&#160;<a class="code" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>  <a class="code" href="group___f_m_c___l_l___s_d_r_a_m___private___functions___group1.html#gac31e934f1ffb131dccc62b6fe6844560">FMC_SDRAM_Init</a>(<a class="code" href="group___f_m_c___exported__typedef.html#gaba1c548ce7fd2d0d4da284ad845ab6f5">FMC_SDRAM_TypeDef</a> *Device, <a class="code" href="struct_f_m_c___s_d_r_a_m___init_type_def.html">FMC_SDRAM_InitTypeDef</a> *Init);</div><div class="line"><a name="l01298"></a><span class="lineno"> 1298</span>&#160;<a class="code" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>  <a class="code" href="group___f_m_c___l_l___s_d_r_a_m___private___functions___group1.html#ga7c28889074955caf3b854e8c99dced73">FMC_SDRAM_Timing_Init</a>(<a class="code" href="group___f_m_c___exported__typedef.html#gaba1c548ce7fd2d0d4da284ad845ab6f5">FMC_SDRAM_TypeDef</a> *Device, <a class="code" href="struct_f_m_c___s_d_r_a_m___timing_type_def.html">FMC_SDRAM_TimingTypeDef</a> *Timing, uint32_t Bank);</div><div class="line"><a name="l01299"></a><span class="lineno"> 1299</span>&#160;<a class="code" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>  <a class="code" href="group___f_m_c___l_l___s_d_r_a_m___private___functions___group1.html#ga893cc61d8d10a5f828937665c32ae6a3">FMC_SDRAM_DeInit</a>(<a class="code" href="group___f_m_c___exported__typedef.html#gaba1c548ce7fd2d0d4da284ad845ab6f5">FMC_SDRAM_TypeDef</a> *Device, uint32_t Bank);</div><div class="line"><a name="l01300"></a><span class="lineno"> 1300</span>&#160;</div><div class="line"><a name="l01308"></a><span class="lineno"> 1308</span>&#160;<a class="code" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>  <a class="code" href="group___f_m_c___l_l___s_d_r_a_m___private___functions___group2.html#gae479dff64b562136b1630ece63af9e98">FMC_SDRAM_WriteProtection_Enable</a>(<a class="code" href="group___f_m_c___exported__typedef.html#gaba1c548ce7fd2d0d4da284ad845ab6f5">FMC_SDRAM_TypeDef</a> *Device, uint32_t Bank);</div><div class="line"><a name="l01309"></a><span class="lineno"> 1309</span>&#160;<a class="code" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>  <a class="code" href="group___f_m_c___l_l___s_d_r_a_m___private___functions___group2.html#ga277d3d1a938a9482d66a14cd45ed1305">FMC_SDRAM_WriteProtection_Disable</a>(<a class="code" href="group___f_m_c___exported__typedef.html#gaba1c548ce7fd2d0d4da284ad845ab6f5">FMC_SDRAM_TypeDef</a> *Device, uint32_t Bank);</div><div class="line"><a name="l01310"></a><span class="lineno"> 1310</span>&#160;<a class="code" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>  <a class="code" href="group___f_m_c___l_l___s_d_r_a_m___private___functions___group2.html#gad35de253de4db9128388a51e4ba56e8f">FMC_SDRAM_SendCommand</a>(<a class="code" href="group___f_m_c___exported__typedef.html#gaba1c548ce7fd2d0d4da284ad845ab6f5">FMC_SDRAM_TypeDef</a> *Device, <a class="code" href="struct_f_m_c___s_d_r_a_m___command_type_def.html">FMC_SDRAM_CommandTypeDef</a> *Command, uint32_t Timeout);</div><div class="line"><a name="l01311"></a><span class="lineno"> 1311</span>&#160;<a class="code" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>  <a class="code" href="group___f_m_c___l_l___s_d_r_a_m___private___functions___group2.html#gaf8704a78ec9ae7b0fa92dd5ae5df95e0">FMC_SDRAM_ProgramRefreshRate</a>(<a class="code" href="group___f_m_c___exported__typedef.html#gaba1c548ce7fd2d0d4da284ad845ab6f5">FMC_SDRAM_TypeDef</a> *Device, uint32_t RefreshRate);</div><div class="line"><a name="l01312"></a><span class="lineno"> 1312</span>&#160;<a class="code" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>  <a class="code" href="group___f_m_c___l_l___s_d_r_a_m___private___functions___group2.html#ga4f18f59507119e129bfdea88f25ca896">FMC_SDRAM_SetAutoRefreshNumber</a>(<a class="code" href="group___f_m_c___exported__typedef.html#gaba1c548ce7fd2d0d4da284ad845ab6f5">FMC_SDRAM_TypeDef</a> *Device, uint32_t AutoRefreshNumber);</div><div class="line"><a name="l01313"></a><span class="lineno"> 1313</span>&#160;uint32_t           <a class="code" href="group___f_m_c___l_l___s_d_r_a_m___private___functions___group2.html#gacc01c14afaa0f4c1685a8ad52e0c9eeb">FMC_SDRAM_GetModeStatus</a>(<a class="code" href="group___f_m_c___exported__typedef.html#gaba1c548ce7fd2d0d4da284ad845ab6f5">FMC_SDRAM_TypeDef</a> *Device, uint32_t Bank);</div><div class="line"><a name="l01333"></a><span class="lineno"> 1333</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l01334"></a><span class="lineno"> 1334</span>&#160;}</div><div class="line"><a name="l01335"></a><span class="lineno"> 1335</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01336"></a><span class="lineno"> 1336</span>&#160;</div><div class="line"><a name="l01337"></a><span class="lineno"> 1337</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __STM32F7xx_LL_FMC_H */</span><span class="preprocessor"></span></div><div class="line"><a name="l01338"></a><span class="lineno"> 1338</span>&#160;</div><div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160;<span class="comment">/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/</span></div><div class="ttc" id="struct_f_m_c___s_d_r_a_m___init_type_def_html_a370d52e3c7296bd5d4d65344928af04c"><div class="ttname"><a href="struct_f_m_c___s_d_r_a_m___init_type_def.html#a370d52e3c7296bd5d4d65344928af04c">FMC_SDRAM_InitTypeDef::MemoryDataWidth</a></div><div class="ttdeci">uint32_t MemoryDataWidth</div><div class="ttdef"><b>Definition:</b> stm32f7xx_ll_fmc.h:592</div></div>
<div class="ttc" id="struct_f_m_c___n_a_n_d___init_type_def_html_ad335b69985dfaba63645e4eedb12dceb"><div class="ttname"><a href="struct_f_m_c___n_a_n_d___init_type_def.html#ad335b69985dfaba63645e4eedb12dceb">FMC_NAND_InitTypeDef::EccComputation</a></div><div class="ttdeci">uint32_t EccComputation</div><div class="ttdef"><b>Definition:</b> stm32f7xx_ll_fmc.h:532</div></div>
<div class="ttc" id="group___f_m_c___exported__typedef_html_ga622edd64de89d4a45a09947818be1082"><div class="ttname"><a href="group___f_m_c___exported__typedef.html#ga622edd64de89d4a45a09947818be1082">FMC_NORSRAM_EXTENDED_TypeDef</a></div><div class="ttdeci">#define FMC_NORSRAM_EXTENDED_TypeDef</div><div class="ttdef"><b>Definition:</b> stm32f7xx_ll_fmc.h:402</div></div>
<div class="ttc" id="struct_f_m_c___n_a_n_d___p_c_c___timing_type_def_html"><div class="ttname"><a href="struct_f_m_c___n_a_n_d___p_c_c___timing_type_def.html">FMC_NAND_PCC_TimingTypeDef</a></div><div class="ttdoc">FMC NAND Timing parameters structure definition. </div><div class="ttdef"><b>Definition:</b> stm32f7xx_ll_fmc.h:550</div></div>
<div class="ttc" id="struct_f_m_c___n_a_n_d___init_type_def_html_ad1f82ad7a61b76489541c17868e7544b"><div class="ttname"><a href="struct_f_m_c___n_a_n_d___init_type_def.html#ad1f82ad7a61b76489541c17868e7544b">FMC_NAND_InitTypeDef::ECCPageSize</a></div><div class="ttdeci">uint32_t ECCPageSize</div><div class="ttdef"><b>Definition:</b> stm32f7xx_ll_fmc.h:535</div></div>
<div class="ttc" id="struct_f_m_c___s_d_r_a_m___init_type_def_html_aa55520658496327bbc831183b8dead9e"><div class="ttname"><a href="struct_f_m_c___s_d_r_a_m___init_type_def.html#aa55520658496327bbc831183b8dead9e">FMC_SDRAM_InitTypeDef::CASLatency</a></div><div class="ttdeci">uint32_t CASLatency</div><div class="ttdef"><b>Definition:</b> stm32f7xx_ll_fmc.h:598</div></div>
<div class="ttc" id="group___f_m_c___l_l___n_o_r_s_r_a_m___private___functions___group1_html_ga69f71e9189dab5f8b384065a9165b8bd"><div class="ttname"><a href="group___f_m_c___l_l___n_o_r_s_r_a_m___private___functions___group1.html#ga69f71e9189dab5f8b384065a9165b8bd">FMC_NORSRAM_Init</a></div><div class="ttdeci">HAL_StatusTypeDef FMC_NORSRAM_Init(FMC_NORSRAM_TypeDef *Device, FMC_NORSRAM_InitTypeDef *Init)</div></div>
<div class="ttc" id="struct_f_m_c___s_d_r_a_m___init_type_def_html_af7845a58e91f2166717b2f7f15d14dbb"><div class="ttname"><a href="struct_f_m_c___s_d_r_a_m___init_type_def.html#af7845a58e91f2166717b2f7f15d14dbb">FMC_SDRAM_InitTypeDef::SDClockPeriod</a></div><div class="ttdeci">uint32_t SDClockPeriod</div><div class="ttdef"><b>Definition:</b> stm32f7xx_ll_fmc.h:604</div></div>
<div class="ttc" id="struct_f_m_c___n_o_r_s_r_a_m___timing_type_def_html_a749d0d44b1fd4e711b0a6897edc3ccfc"><div class="ttname"><a href="struct_f_m_c___n_o_r_s_r_a_m___timing_type_def.html#a749d0d44b1fd4e711b0a6897edc3ccfc">FMC_NORSRAM_TimingTypeDef::AccessMode</a></div><div class="ttdeci">uint32_t AccessMode</div><div class="ttdef"><b>Definition:</b> stm32f7xx_ll_fmc.h:514</div></div>
<div class="ttc" id="group___f_m_c___exported__typedef_html_ga6d8a647bc5306f6eed892982ffc88158"><div class="ttname"><a href="group___f_m_c___exported__typedef.html#ga6d8a647bc5306f6eed892982ffc88158">FMC_NAND_TypeDef</a></div><div class="ttdeci">#define FMC_NAND_TypeDef</div><div class="ttdef"><b>Definition:</b> stm32f7xx_ll_fmc.h:403</div></div>
<div class="ttc" id="struct_f_m_c___n_o_r_s_r_a_m___init_type_def_html_a7cff014761b0db5e497e668b66ac0507"><div class="ttname"><a href="struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html#a7cff014761b0db5e497e668b66ac0507">FMC_NORSRAM_InitTypeDef::WaitSignal</a></div><div class="ttdeci">uint32_t WaitSignal</div><div class="ttdef"><b>Definition:</b> stm32f7xx_ll_fmc.h:446</div></div>
<div class="ttc" id="struct_f_m_c___n_o_r_s_r_a_m___init_type_def_html_a5b7e34c6d9947bbd35fdede522088372"><div class="ttname"><a href="struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html#a5b7e34c6d9947bbd35fdede522088372">FMC_NORSRAM_InitTypeDef::DataAddressMux</a></div><div class="ttdeci">uint32_t DataAddressMux</div><div class="ttdef"><b>Definition:</b> stm32f7xx_ll_fmc.h:419</div></div>
<div class="ttc" id="struct_f_m_c___n_o_r_s_r_a_m___timing_type_def_html_a093fa589f174cde14dbc2c6caeee08ff"><div class="ttname"><a href="struct_f_m_c___n_o_r_s_r_a_m___timing_type_def.html#a093fa589f174cde14dbc2c6caeee08ff">FMC_NORSRAM_TimingTypeDef::CLKDivision</a></div><div class="ttdeci">uint32_t CLKDivision</div><div class="ttdef"><b>Definition:</b> stm32f7xx_ll_fmc.h:501</div></div>
<div class="ttc" id="struct_f_m_c___s_d_r_a_m___timing_type_def_html"><div class="ttname"><a href="struct_f_m_c___s_d_r_a_m___timing_type_def.html">FMC_SDRAM_TimingTypeDef</a></div><div class="ttdoc">FMC SDRAM Timing parameters structure definition. </div><div class="ttdef"><b>Definition:</b> stm32f7xx_ll_fmc.h:619</div></div>
<div class="ttc" id="struct_f_m_c___n_a_n_d___init_type_def_html_a9bc5349964a50606c1ce4da4931b21d7"><div class="ttname"><a href="struct_f_m_c___n_a_n_d___init_type_def.html#a9bc5349964a50606c1ce4da4931b21d7">FMC_NAND_InitTypeDef::TARSetupTime</a></div><div class="ttdeci">uint32_t TARSetupTime</div><div class="ttdef"><b>Definition:</b> stm32f7xx_ll_fmc.h:542</div></div>
<div class="ttc" id="group___f_m_c___l_l___n_a_n_d___private___functions___group1_html_gaa08341e94ce1b34d8008ca45b162c8b8"><div class="ttname"><a href="group___f_m_c___l_l___n_a_n_d___private___functions___group1.html#gaa08341e94ce1b34d8008ca45b162c8b8">FMC_NAND_DeInit</a></div><div class="ttdeci">HAL_StatusTypeDef FMC_NAND_DeInit(FMC_NAND_TypeDef *Device, uint32_t Bank)</div></div>
<div class="ttc" id="struct_f_m_c___s_d_r_a_m___command_type_def_html_a1b77fbf8ef17e12284c64f174ed736de"><div class="ttname"><a href="struct_f_m_c___s_d_r_a_m___command_type_def.html#a1b77fbf8ef17e12284c64f174ed736de">FMC_SDRAM_CommandTypeDef::CommandTarget</a></div><div class="ttdeci">uint32_t CommandTarget</div><div class="ttdef"><b>Definition:</b> stm32f7xx_ll_fmc.h:658</div></div>
<div class="ttc" id="struct_f_m_c___s_d_r_a_m___init_type_def_html_a5baf22e72bd710a0522b0814723f518d"><div class="ttname"><a href="struct_f_m_c___s_d_r_a_m___init_type_def.html#a5baf22e72bd710a0522b0814723f518d">FMC_SDRAM_InitTypeDef::WriteProtection</a></div><div class="ttdeci">uint32_t WriteProtection</div><div class="ttdef"><b>Definition:</b> stm32f7xx_ll_fmc.h:601</div></div>
<div class="ttc" id="struct_f_m_c___n_o_r_s_r_a_m___init_type_def_html_a7c1ca739b9c8ec32feebc9a84a6a4b1c"><div class="ttname"><a href="struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html#a7c1ca739b9c8ec32feebc9a84a6a4b1c">FMC_NORSRAM_InitTypeDef::WaitSignalActive</a></div><div class="ttdeci">uint32_t WaitSignalActive</div><div class="ttdef"><b>Definition:</b> stm32f7xx_ll_fmc.h:438</div></div>
<div class="ttc" id="group___f_m_c___exported__typedef_html_ga3c2be18a99209a78da8e80b28cf2f5b7"><div class="ttname"><a href="group___f_m_c___exported__typedef.html#ga3c2be18a99209a78da8e80b28cf2f5b7">FMC_NORSRAM_TypeDef</a></div><div class="ttdeci">#define FMC_NORSRAM_TypeDef</div><div class="ttdef"><b>Definition:</b> stm32f7xx_ll_fmc.h:401</div></div>
<div class="ttc" id="struct_f_m_c___s_d_r_a_m___timing_type_def_html_ad766564847851a0d5cda78f70a7c7b1e"><div class="ttname"><a href="struct_f_m_c___s_d_r_a_m___timing_type_def.html#ad766564847851a0d5cda78f70a7c7b1e">FMC_SDRAM_TimingTypeDef::RowCycleDelay</a></div><div class="ttdeci">uint32_t RowCycleDelay</div><div class="ttdef"><b>Definition:</b> stm32f7xx_ll_fmc.h:633</div></div>
<div class="ttc" id="struct_f_m_c___n_o_r_s_r_a_m___init_type_def_html_a39fda8766e93963f67170f40f2983e87"><div class="ttname"><a href="struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html#a39fda8766e93963f67170f40f2983e87">FMC_NORSRAM_InitTypeDef::WriteBurst</a></div><div class="ttdeci">uint32_t WriteBurst</div><div class="ttdef"><b>Definition:</b> stm32f7xx_ll_fmc.h:457</div></div>
<div class="ttc" id="struct_f_m_c___n_o_r_s_r_a_m___timing_type_def_html_ad747ab03382954e5b7db99c1448f8a88"><div class="ttname"><a href="struct_f_m_c___n_o_r_s_r_a_m___timing_type_def.html#ad747ab03382954e5b7db99c1448f8a88">FMC_NORSRAM_TimingTypeDef::DataLatency</a></div><div class="ttdeci">uint32_t DataLatency</div><div class="ttdef"><b>Definition:</b> stm32f7xx_ll_fmc.h:506</div></div>
<div class="ttc" id="struct_f_m_c___n_a_n_d___init_type_def_html_afba56d09ca367a400126147a86ccda2e"><div class="ttname"><a href="struct_f_m_c___n_a_n_d___init_type_def.html#afba56d09ca367a400126147a86ccda2e">FMC_NAND_InitTypeDef::MemoryDataWidth</a></div><div class="ttdeci">uint32_t MemoryDataWidth</div><div class="ttdef"><b>Definition:</b> stm32f7xx_ll_fmc.h:529</div></div>
<div class="ttc" id="struct_f_m_c___n_a_n_d___p_c_c___timing_type_def_html_a7f999bb43ce5bd642439b90056dd2819"><div class="ttname"><a href="struct_f_m_c___n_a_n_d___p_c_c___timing_type_def.html#a7f999bb43ce5bd642439b90056dd2819">FMC_NAND_PCC_TimingTypeDef::SetupTime</a></div><div class="ttdeci">uint32_t SetupTime</div><div class="ttdef"><b>Definition:</b> stm32f7xx_ll_fmc.h:552</div></div>
<div class="ttc" id="struct_f_m_c___s_d_r_a_m___timing_type_def_html_a9b4e896e7795ac9a32339a0e6520975e"><div class="ttname"><a href="struct_f_m_c___s_d_r_a_m___timing_type_def.html#a9b4e896e7795ac9a32339a0e6520975e">FMC_SDRAM_TimingTypeDef::WriteRecoveryTime</a></div><div class="ttdeci">uint32_t WriteRecoveryTime</div><div class="ttdef"><b>Definition:</b> stm32f7xx_ll_fmc.h:638</div></div>
<div class="ttc" id="struct_f_m_c___s_d_r_a_m___command_type_def_html_ab50d70f643184b7d297f7bd3569b20d7"><div class="ttname"><a href="struct_f_m_c___s_d_r_a_m___command_type_def.html#ab50d70f643184b7d297f7bd3569b20d7">FMC_SDRAM_CommandTypeDef::ModeRegisterDefinition</a></div><div class="ttdeci">uint32_t ModeRegisterDefinition</div><div class="ttdef"><b>Definition:</b> stm32f7xx_ll_fmc.h:664</div></div>
<div class="ttc" id="struct_f_m_c___n_a_n_d___p_c_c___timing_type_def_html_abec51342237cf19aacfbbdfa866648d9"><div class="ttname"><a href="struct_f_m_c___n_a_n_d___p_c_c___timing_type_def.html#abec51342237cf19aacfbbdfa866648d9">FMC_NAND_PCC_TimingTypeDef::WaitSetupTime</a></div><div class="ttdeci">uint32_t WaitSetupTime</div><div class="ttdef"><b>Definition:</b> stm32f7xx_ll_fmc.h:558</div></div>
<div class="ttc" id="struct_f_m_c___n_a_n_d___init_type_def_html_af32f615ad4a0715b2eb29376480f06e6"><div class="ttname"><a href="struct_f_m_c___n_a_n_d___init_type_def.html#af32f615ad4a0715b2eb29376480f06e6">FMC_NAND_InitTypeDef::Waitfeature</a></div><div class="ttdeci">uint32_t Waitfeature</div><div class="ttdef"><b>Definition:</b> stm32f7xx_ll_fmc.h:526</div></div>
<div class="ttc" id="group___f_m_c___l_l___s_d_r_a_m___private___functions___group2_html_ga277d3d1a938a9482d66a14cd45ed1305"><div class="ttname"><a href="group___f_m_c___l_l___s_d_r_a_m___private___functions___group2.html#ga277d3d1a938a9482d66a14cd45ed1305">FMC_SDRAM_WriteProtection_Disable</a></div><div class="ttdeci">HAL_StatusTypeDef FMC_SDRAM_WriteProtection_Disable(FMC_SDRAM_TypeDef *Device, uint32_t Bank)</div></div>
<div class="ttc" id="group___f_m_c___l_l___s_d_r_a_m___private___functions___group2_html_gacc01c14afaa0f4c1685a8ad52e0c9eeb"><div class="ttname"><a href="group___f_m_c___l_l___s_d_r_a_m___private___functions___group2.html#gacc01c14afaa0f4c1685a8ad52e0c9eeb">FMC_SDRAM_GetModeStatus</a></div><div class="ttdeci">uint32_t FMC_SDRAM_GetModeStatus(FMC_SDRAM_TypeDef *Device, uint32_t Bank)</div></div>
<div class="ttc" id="group___f_m_c___l_l___s_d_r_a_m___private___functions___group2_html_gaf8704a78ec9ae7b0fa92dd5ae5df95e0"><div class="ttname"><a href="group___f_m_c___l_l___s_d_r_a_m___private___functions___group2.html#gaf8704a78ec9ae7b0fa92dd5ae5df95e0">FMC_SDRAM_ProgramRefreshRate</a></div><div class="ttdeci">HAL_StatusTypeDef FMC_SDRAM_ProgramRefreshRate(FMC_SDRAM_TypeDef *Device, uint32_t RefreshRate)</div></div>
<div class="ttc" id="group___f_m_c___l_l___s_d_r_a_m___private___functions___group2_html_ga4f18f59507119e129bfdea88f25ca896"><div class="ttname"><a href="group___f_m_c___l_l___s_d_r_a_m___private___functions___group2.html#ga4f18f59507119e129bfdea88f25ca896">FMC_SDRAM_SetAutoRefreshNumber</a></div><div class="ttdeci">HAL_StatusTypeDef FMC_SDRAM_SetAutoRefreshNumber(FMC_SDRAM_TypeDef *Device, uint32_t AutoRefreshNumber)</div></div>
<div class="ttc" id="struct_f_m_c___n_o_r_s_r_a_m___init_type_def_html_ad43ca00a46db6527d3ac3fde29ec20cb"><div class="ttname"><a href="struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html#ad43ca00a46db6527d3ac3fde29ec20cb">FMC_NORSRAM_InitTypeDef::NSBank</a></div><div class="ttdeci">uint32_t NSBank</div><div class="ttdef"><b>Definition:</b> stm32f7xx_ll_fmc.h:416</div></div>
<div class="ttc" id="struct_f_m_c___s_d_r_a_m___timing_type_def_html_a99beff6ce115b68684c7872a9196e61d"><div class="ttname"><a href="struct_f_m_c___s_d_r_a_m___timing_type_def.html#a99beff6ce115b68684c7872a9196e61d">FMC_SDRAM_TimingTypeDef::RCDDelay</a></div><div class="ttdeci">uint32_t RCDDelay</div><div class="ttdef"><b>Definition:</b> stm32f7xx_ll_fmc.h:645</div></div>
<div class="ttc" id="struct_f_m_c___n_o_r_s_r_a_m___init_type_def_html_a4ae26963827925c3fa05a4acac6bf7de"><div class="ttname"><a href="struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html#a4ae26963827925c3fa05a4acac6bf7de">FMC_NORSRAM_InitTypeDef::BurstAccessMode</a></div><div class="ttdeci">uint32_t BurstAccessMode</div><div class="ttdef"><b>Definition:</b> stm32f7xx_ll_fmc.h:430</div></div>
<div class="ttc" id="struct_f_m_c___n_o_r_s_r_a_m___timing_type_def_html"><div class="ttname"><a href="struct_f_m_c___n_o_r_s_r_a_m___timing_type_def.html">FMC_NORSRAM_TimingTypeDef</a></div><div class="ttdoc">FMC NORSRAM Timing parameters structure definition. </div><div class="ttdef"><b>Definition:</b> stm32f7xx_ll_fmc.h:478</div></div>
<div class="ttc" id="struct_f_m_c___s_d_r_a_m___timing_type_def_html_aa4e0baa631f3af95366dae966699f102"><div class="ttname"><a href="struct_f_m_c___s_d_r_a_m___timing_type_def.html#aa4e0baa631f3af95366dae966699f102">FMC_SDRAM_TimingTypeDef::LoadToActiveDelay</a></div><div class="ttdeci">uint32_t LoadToActiveDelay</div><div class="ttdef"><b>Definition:</b> stm32f7xx_ll_fmc.h:621</div></div>
<div class="ttc" id="struct_f_m_c___n_o_r_s_r_a_m___timing_type_def_html_a430810aecc228ce17dd109c7a709da58"><div class="ttname"><a href="struct_f_m_c___n_o_r_s_r_a_m___timing_type_def.html#a430810aecc228ce17dd109c7a709da58">FMC_NORSRAM_TimingTypeDef::BusTurnAroundDuration</a></div><div class="ttdeci">uint32_t BusTurnAroundDuration</div><div class="ttdef"><b>Definition:</b> stm32f7xx_ll_fmc.h:496</div></div>
<div class="ttc" id="struct_f_m_c___s_d_r_a_m___command_type_def_html"><div class="ttname"><a href="struct_f_m_c___s_d_r_a_m___command_type_def.html">FMC_SDRAM_CommandTypeDef</a></div><div class="ttdoc">SDRAM command parameters structure definition. </div><div class="ttdef"><b>Definition:</b> stm32f7xx_ll_fmc.h:653</div></div>
<div class="ttc" id="struct_f_m_c___n_o_r_s_r_a_m___init_type_def_html_a63aa26b1c1e61a2ac9b9e59d0b2c7b9d"><div class="ttname"><a href="struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html#a63aa26b1c1e61a2ac9b9e59d0b2c7b9d">FMC_NORSRAM_InitTypeDef::WriteFifo</a></div><div class="ttdeci">uint32_t WriteFifo</div><div class="ttdef"><b>Definition:</b> stm32f7xx_ll_fmc.h:465</div></div>
<div class="ttc" id="struct_f_m_c___n_o_r_s_r_a_m___init_type_def_html_a71050a4b16715f3acf90c4a7b92fd91f"><div class="ttname"><a href="struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html#a71050a4b16715f3acf90c4a7b92fd91f">FMC_NORSRAM_InitTypeDef::WriteOperation</a></div><div class="ttdeci">uint32_t WriteOperation</div><div class="ttdef"><b>Definition:</b> stm32f7xx_ll_fmc.h:443</div></div>
<div class="ttc" id="struct_f_m_c___n_o_r_s_r_a_m___init_type_def_html_a2516472b7d961cd65c000f991536bf2d"><div class="ttname"><a href="struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html#a2516472b7d961cd65c000f991536bf2d">FMC_NORSRAM_InitTypeDef::MemoryDataWidth</a></div><div class="ttdeci">uint32_t MemoryDataWidth</div><div class="ttdef"><b>Definition:</b> stm32f7xx_ll_fmc.h:427</div></div>
<div class="ttc" id="struct_f_m_c___s_d_r_a_m___timing_type_def_html_a499042750059231bf7fc5bf9fc2c46aa"><div class="ttname"><a href="struct_f_m_c___s_d_r_a_m___timing_type_def.html#a499042750059231bf7fc5bf9fc2c46aa">FMC_SDRAM_TimingTypeDef::RPDelay</a></div><div class="ttdeci">uint32_t RPDelay</div><div class="ttdef"><b>Definition:</b> stm32f7xx_ll_fmc.h:641</div></div>
<div class="ttc" id="group___f_m_c___l_l___s_d_r_a_m___private___functions___group1_html_ga7c28889074955caf3b854e8c99dced73"><div class="ttname"><a href="group___f_m_c___l_l___s_d_r_a_m___private___functions___group1.html#ga7c28889074955caf3b854e8c99dced73">FMC_SDRAM_Timing_Init</a></div><div class="ttdeci">HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)</div></div>
<div class="ttc" id="group___f_m_c___l_l___s_d_r_a_m___private___functions___group1_html_gac31e934f1ffb131dccc62b6fe6844560"><div class="ttname"><a href="group___f_m_c___l_l___s_d_r_a_m___private___functions___group1.html#gac31e934f1ffb131dccc62b6fe6844560">FMC_SDRAM_Init</a></div><div class="ttdeci">HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_InitTypeDef *Init)</div></div>
<div class="ttc" id="group___f_m_c___l_l___s_d_r_a_m___private___functions___group2_html_gad35de253de4db9128388a51e4ba56e8f"><div class="ttname"><a href="group___f_m_c___l_l___s_d_r_a_m___private___functions___group2.html#gad35de253de4db9128388a51e4ba56e8f">FMC_SDRAM_SendCommand</a></div><div class="ttdeci">HAL_StatusTypeDef FMC_SDRAM_SendCommand(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)</div></div>
<div class="ttc" id="group___f_m_c___l_l___n_o_r_s_r_a_m___private___functions___group1_html_ga95dcf37fab03f8995bbacca99f7092ff"><div class="ttname"><a href="group___f_m_c___l_l___n_o_r_s_r_a_m___private___functions___group1.html#ga95dcf37fab03f8995bbacca99f7092ff">FMC_NORSRAM_Timing_Init</a></div><div class="ttdeci">HAL_StatusTypeDef FMC_NORSRAM_Timing_Init(FMC_NORSRAM_TypeDef *Device, FMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)</div></div>
<div class="ttc" id="struct_f_m_c___n_o_r_s_r_a_m___init_type_def_html_a419ca7c73455102bad5d08bcb499535e"><div class="ttname"><a href="struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html#a419ca7c73455102bad5d08bcb499535e">FMC_NORSRAM_InitTypeDef::PageSize</a></div><div class="ttdeci">uint32_t PageSize</div><div class="ttdef"><b>Definition:</b> stm32f7xx_ll_fmc.h:470</div></div>
<div class="ttc" id="struct_f_m_c___n_o_r_s_r_a_m___init_type_def_html_ac32cd637777b91e2898d2a661df4facb"><div class="ttname"><a href="struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html#ac32cd637777b91e2898d2a661df4facb">FMC_NORSRAM_InitTypeDef::WaitSignalPolarity</a></div><div class="ttdeci">uint32_t WaitSignalPolarity</div><div class="ttdef"><b>Definition:</b> stm32f7xx_ll_fmc.h:434</div></div>
<div class="ttc" id="struct_f_m_c___s_d_r_a_m___init_type_def_html_a8a7f54fd1e3b04c566a76b774d00adda"><div class="ttname"><a href="struct_f_m_c___s_d_r_a_m___init_type_def.html#a8a7f54fd1e3b04c566a76b774d00adda">FMC_SDRAM_InitTypeDef::RowBitsNumber</a></div><div class="ttdeci">uint32_t RowBitsNumber</div><div class="ttdef"><b>Definition:</b> stm32f7xx_ll_fmc.h:589</div></div>
<div class="ttc" id="struct_f_m_c___n_o_r_s_r_a_m___init_type_def_html_afeddf8d3760034019b347645ef85e31e"><div class="ttname"><a href="struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html#afeddf8d3760034019b347645ef85e31e">FMC_NORSRAM_InitTypeDef::ContinuousClock</a></div><div class="ttdeci">uint32_t ContinuousClock</div><div class="ttdef"><b>Definition:</b> stm32f7xx_ll_fmc.h:460</div></div>
<div class="ttc" id="struct_f_m_c___n_o_r_s_r_a_m___timing_type_def_html_a93fe36daa1ceddc36ea168542dcdd010"><div class="ttname"><a href="struct_f_m_c___n_o_r_s_r_a_m___timing_type_def.html#a93fe36daa1ceddc36ea168542dcdd010">FMC_NORSRAM_TimingTypeDef::AddressHoldTime</a></div><div class="ttdeci">uint32_t AddressHoldTime</div><div class="ttdef"><b>Definition:</b> stm32f7xx_ll_fmc.h:485</div></div>
<div class="ttc" id="struct_f_m_c___s_d_r_a_m___init_type_def_html_a3513cfd5140bd410cef2f0015c5a3733"><div class="ttname"><a href="struct_f_m_c___s_d_r_a_m___init_type_def.html#a3513cfd5140bd410cef2f0015c5a3733">FMC_SDRAM_InitTypeDef::ReadPipeDelay</a></div><div class="ttdeci">uint32_t ReadPipeDelay</div><div class="ttdef"><b>Definition:</b> stm32f7xx_ll_fmc.h:612</div></div>
<div class="ttc" id="group___f_m_c___l_l___n_o_r_s_r_a_m___private___functions___group2_html_ga5db03521d17c15b98685cc34540d638d"><div class="ttname"><a href="group___f_m_c___l_l___n_o_r_s_r_a_m___private___functions___group2.html#ga5db03521d17c15b98685cc34540d638d">FMC_NORSRAM_WriteOperation_Disable</a></div><div class="ttdeci">HAL_StatusTypeDef FMC_NORSRAM_WriteOperation_Disable(FMC_NORSRAM_TypeDef *Device, uint32_t Bank)</div></div>
<div class="ttc" id="struct_f_m_c___s_d_r_a_m___init_type_def_html"><div class="ttname"><a href="struct_f_m_c___s_d_r_a_m___init_type_def.html">FMC_SDRAM_InitTypeDef</a></div><div class="ttdoc">FMC SDRAM Configuration Structure definition. </div><div class="ttdef"><b>Definition:</b> stm32f7xx_ll_fmc.h:581</div></div>
<div class="ttc" id="struct_f_m_c___s_d_r_a_m___init_type_def_html_a11bcccbe5190e20eb00b2e07d9a16401"><div class="ttname"><a href="struct_f_m_c___s_d_r_a_m___init_type_def.html#a11bcccbe5190e20eb00b2e07d9a16401">FMC_SDRAM_InitTypeDef::InternalBankNumber</a></div><div class="ttdeci">uint32_t InternalBankNumber</div><div class="ttdef"><b>Definition:</b> stm32f7xx_ll_fmc.h:595</div></div>
<div class="ttc" id="struct_f_m_c___n_o_r_s_r_a_m___timing_type_def_html_a3a22f760a9ddd85f0e256efa6d8ff8dd"><div class="ttname"><a href="struct_f_m_c___n_o_r_s_r_a_m___timing_type_def.html#a3a22f760a9ddd85f0e256efa6d8ff8dd">FMC_NORSRAM_TimingTypeDef::AddressSetupTime</a></div><div class="ttdeci">uint32_t AddressSetupTime</div><div class="ttdef"><b>Definition:</b> stm32f7xx_ll_fmc.h:480</div></div>
<div class="ttc" id="struct_f_m_c___n_a_n_d___p_c_c___timing_type_def_html_a0dbc37d1de815af58ecfd6c4e06b176d"><div class="ttname"><a href="struct_f_m_c___n_a_n_d___p_c_c___timing_type_def.html#a0dbc37d1de815af58ecfd6c4e06b176d">FMC_NAND_PCC_TimingTypeDef::HiZSetupTime</a></div><div class="ttdeci">uint32_t HiZSetupTime</div><div class="ttdef"><b>Definition:</b> stm32f7xx_ll_fmc.h:571</div></div>
<div class="ttc" id="group___f_m_c___l_l___n_a_n_d___private___functions___group1_html_ga4466e188ee95374ab26afffaae8dd496"><div class="ttname"><a href="group___f_m_c___l_l___n_a_n_d___private___functions___group1.html#ga4466e188ee95374ab26afffaae8dd496">FMC_NAND_AttributeSpace_Timing_Init</a></div><div class="ttdeci">HAL_StatusTypeDef FMC_NAND_AttributeSpace_Timing_Init(FMC_NAND_TypeDef *Device, FMC_NAND_PCC_TimingTypeDef *Timing, uint32_t Bank)</div></div>
<div class="ttc" id="struct_f_m_c___s_d_r_a_m___init_type_def_html_aea667abcdef2269338f2172c9b23e0be"><div class="ttname"><a href="struct_f_m_c___s_d_r_a_m___init_type_def.html#aea667abcdef2269338f2172c9b23e0be">FMC_SDRAM_InitTypeDef::SDBank</a></div><div class="ttdeci">uint32_t SDBank</div><div class="ttdef"><b>Definition:</b> stm32f7xx_ll_fmc.h:583</div></div>
<div class="ttc" id="group___f_m_c___l_l___n_a_n_d___private___functions___group2_html_gad992995f2c9337ca28d4fad0de69a8d3"><div class="ttname"><a href="group___f_m_c___l_l___n_a_n_d___private___functions___group2.html#gad992995f2c9337ca28d4fad0de69a8d3">FMC_NAND_GetECC</a></div><div class="ttdeci">HAL_StatusTypeDef FMC_NAND_GetECC(FMC_NAND_TypeDef *Device, uint32_t *ECCval, uint32_t Bank, uint32_t Timeout)</div></div>
<div class="ttc" id="group___f_m_c___l_l___n_a_n_d___private___functions___group2_html_ga9f4f2bd5aac7047be227344b99b371a1"><div class="ttname"><a href="group___f_m_c___l_l___n_a_n_d___private___functions___group2.html#ga9f4f2bd5aac7047be227344b99b371a1">FMC_NAND_ECC_Enable</a></div><div class="ttdeci">HAL_StatusTypeDef FMC_NAND_ECC_Enable(FMC_NAND_TypeDef *Device, uint32_t Bank)</div></div>
<div class="ttc" id="struct_f_m_c___n_o_r_s_r_a_m___init_type_def_html"><div class="ttname"><a href="struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html">FMC_NORSRAM_InitTypeDef</a></div><div class="ttdoc">FMC NORSRAM Configuration Structure definition. </div><div class="ttdef"><b>Definition:</b> stm32f7xx_ll_fmc.h:414</div></div>
<div class="ttc" id="group___f_m_c___l_l___s_d_r_a_m___private___functions___group2_html_gae479dff64b562136b1630ece63af9e98"><div class="ttname"><a href="group___f_m_c___l_l___s_d_r_a_m___private___functions___group2.html#gae479dff64b562136b1630ece63af9e98">FMC_SDRAM_WriteProtection_Enable</a></div><div class="ttdeci">HAL_StatusTypeDef FMC_SDRAM_WriteProtection_Enable(FMC_SDRAM_TypeDef *Device, uint32_t Bank)</div></div>
<div class="ttc" id="group___f_m_c___l_l___n_a_n_d___private___functions___group2_html_ga567e17faf0dd3db7148be9dd1dc1da4b"><div class="ttname"><a href="group___f_m_c___l_l___n_a_n_d___private___functions___group2.html#ga567e17faf0dd3db7148be9dd1dc1da4b">FMC_NAND_ECC_Disable</a></div><div class="ttdeci">HAL_StatusTypeDef FMC_NAND_ECC_Disable(FMC_NAND_TypeDef *Device, uint32_t Bank)</div></div>
<div class="ttc" id="struct_f_m_c___n_a_n_d___init_type_def_html_ade342163a8ca0ad3651cc870b3368d6c"><div class="ttname"><a href="struct_f_m_c___n_a_n_d___init_type_def.html#ade342163a8ca0ad3651cc870b3368d6c">FMC_NAND_InitTypeDef::NandBank</a></div><div class="ttdeci">uint32_t NandBank</div><div class="ttdef"><b>Definition:</b> stm32f7xx_ll_fmc.h:523</div></div>
<div class="ttc" id="group___f_m_c___exported__typedef_html_gaba1c548ce7fd2d0d4da284ad845ab6f5"><div class="ttname"><a href="group___f_m_c___exported__typedef.html#gaba1c548ce7fd2d0d4da284ad845ab6f5">FMC_SDRAM_TypeDef</a></div><div class="ttdeci">#define FMC_SDRAM_TypeDef</div><div class="ttdef"><b>Definition:</b> stm32f7xx_ll_fmc.h:404</div></div>
<div class="ttc" id="group___f_m_c___l_l___n_o_r_s_r_a_m___private___functions___group2_html_gaf65abd6e124e49bf83af3c80b27ad332"><div class="ttname"><a href="group___f_m_c___l_l___n_o_r_s_r_a_m___private___functions___group2.html#gaf65abd6e124e49bf83af3c80b27ad332">FMC_NORSRAM_WriteOperation_Enable</a></div><div class="ttdeci">HAL_StatusTypeDef FMC_NORSRAM_WriteOperation_Enable(FMC_NORSRAM_TypeDef *Device, uint32_t Bank)</div></div>
<div class="ttc" id="group___f_m_c___l_l___n_o_r_s_r_a_m___private___functions___group1_html_gaf59154ca6a3208092f248fe25cd421c5"><div class="ttname"><a href="group___f_m_c___l_l___n_o_r_s_r_a_m___private___functions___group1.html#gaf59154ca6a3208092f248fe25cd421c5">FMC_NORSRAM_Extended_Timing_Init</a></div><div class="ttdeci">HAL_StatusTypeDef FMC_NORSRAM_Extended_Timing_Init(FMC_NORSRAM_EXTENDED_TypeDef *Device, FMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank, uint32_t ExtendedMode)</div></div>
<div class="ttc" id="struct_f_m_c___s_d_r_a_m___init_type_def_html_a2c498d704e18f17cc41c6e1e50d45447"><div class="ttname"><a href="struct_f_m_c___s_d_r_a_m___init_type_def.html#a2c498d704e18f17cc41c6e1e50d45447">FMC_SDRAM_InitTypeDef::ColumnBitsNumber</a></div><div class="ttdeci">uint32_t ColumnBitsNumber</div><div class="ttdef"><b>Definition:</b> stm32f7xx_ll_fmc.h:586</div></div>
<div class="ttc" id="stm32f7xx__hal__def_8h_html"><div class="ttname"><a href="stm32f7xx__hal__def_8h.html">stm32f7xx_hal_def.h</a></div><div class="ttdoc">This file contains HAL common defines, enumeration, macros and structures definitions. </div></div>
<div class="ttc" id="struct_f_m_c___n_o_r_s_r_a_m___init_type_def_html_a53eb4b6eb5a7fef776280a6f95a52dbf"><div class="ttname"><a href="struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html#a53eb4b6eb5a7fef776280a6f95a52dbf">FMC_NORSRAM_InitTypeDef::MemoryType</a></div><div class="ttdeci">uint32_t MemoryType</div><div class="ttdef"><b>Definition:</b> stm32f7xx_ll_fmc.h:423</div></div>
<div class="ttc" id="group___f_m_c___l_l___n_a_n_d___private___functions___group1_html_ga1d4a635307ee611e2367ca2cba97d9d6"><div class="ttname"><a href="group___f_m_c___l_l___n_a_n_d___private___functions___group1.html#ga1d4a635307ee611e2367ca2cba97d9d6">FMC_NAND_CommonSpace_Timing_Init</a></div><div class="ttdeci">HAL_StatusTypeDef FMC_NAND_CommonSpace_Timing_Init(FMC_NAND_TypeDef *Device, FMC_NAND_PCC_TimingTypeDef *Timing, uint32_t Bank)</div></div>
<div class="ttc" id="group___f_m_c___l_l___n_o_r_s_r_a_m___private___functions___group1_html_ga5bdfef91b866a10a7c91385018db5618"><div class="ttname"><a href="group___f_m_c___l_l___n_o_r_s_r_a_m___private___functions___group1.html#ga5bdfef91b866a10a7c91385018db5618">FMC_NORSRAM_DeInit</a></div><div class="ttdeci">HAL_StatusTypeDef FMC_NORSRAM_DeInit(FMC_NORSRAM_TypeDef *Device, FMC_NORSRAM_EXTENDED_TypeDef *ExDevice, uint32_t Bank)</div></div>
<div class="ttc" id="struct_f_m_c___s_d_r_a_m___init_type_def_html_aba6b0f5c64dc6d68a4a5dbe5c7511c4f"><div class="ttname"><a href="struct_f_m_c___s_d_r_a_m___init_type_def.html#aba6b0f5c64dc6d68a4a5dbe5c7511c4f">FMC_SDRAM_InitTypeDef::ReadBurst</a></div><div class="ttdeci">uint32_t ReadBurst</div><div class="ttdef"><b>Definition:</b> stm32f7xx_ll_fmc.h:608</div></div>
<div class="ttc" id="struct_f_m_c___n_a_n_d___init_type_def_html_a92b101e748404ea12ea1f83456108129"><div class="ttname"><a href="struct_f_m_c___n_a_n_d___init_type_def.html#a92b101e748404ea12ea1f83456108129">FMC_NAND_InitTypeDef::TCLRSetupTime</a></div><div class="ttdeci">uint32_t TCLRSetupTime</div><div class="ttdef"><b>Definition:</b> stm32f7xx_ll_fmc.h:538</div></div>
<div class="ttc" id="struct_f_m_c___s_d_r_a_m___command_type_def_html_a22efd0147d0fa1372592aae8d4c2d037"><div class="ttname"><a href="struct_f_m_c___s_d_r_a_m___command_type_def.html#a22efd0147d0fa1372592aae8d4c2d037">FMC_SDRAM_CommandTypeDef::AutoRefreshNumber</a></div><div class="ttdeci">uint32_t AutoRefreshNumber</div><div class="ttdef"><b>Definition:</b> stm32f7xx_ll_fmc.h:661</div></div>
<div class="ttc" id="struct_f_m_c___s_d_r_a_m___command_type_def_html_acce198aed22a4a6ee69abc568393a728"><div class="ttname"><a href="struct_f_m_c___s_d_r_a_m___command_type_def.html#acce198aed22a4a6ee69abc568393a728">FMC_SDRAM_CommandTypeDef::CommandMode</a></div><div class="ttdeci">uint32_t CommandMode</div><div class="ttdef"><b>Definition:</b> stm32f7xx_ll_fmc.h:655</div></div>
<div class="ttc" id="stm32f7xx__hal__def_8h_html_a63c0679d1cb8b8c684fbb0632743478f"><div class="ttname"><a href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a></div><div class="ttdeci">HAL_StatusTypeDef</div><div class="ttdoc">HAL Status structures definition. </div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_def.h:57</div></div>
<div class="ttc" id="struct_f_m_c___n_a_n_d___p_c_c___timing_type_def_html_a57728d0f89fd95015265e4dd195226d3"><div class="ttname"><a href="struct_f_m_c___n_a_n_d___p_c_c___timing_type_def.html#a57728d0f89fd95015265e4dd195226d3">FMC_NAND_PCC_TimingTypeDef::HoldSetupTime</a></div><div class="ttdeci">uint32_t HoldSetupTime</div><div class="ttdef"><b>Definition:</b> stm32f7xx_ll_fmc.h:564</div></div>
<div class="ttc" id="struct_f_m_c___n_o_r_s_r_a_m___timing_type_def_html_a6d98531021e36edf901d6cb01d6adaaa"><div class="ttname"><a href="struct_f_m_c___n_o_r_s_r_a_m___timing_type_def.html#a6d98531021e36edf901d6cb01d6adaaa">FMC_NORSRAM_TimingTypeDef::DataSetupTime</a></div><div class="ttdeci">uint32_t DataSetupTime</div><div class="ttdef"><b>Definition:</b> stm32f7xx_ll_fmc.h:490</div></div>
<div class="ttc" id="struct_f_m_c___s_d_r_a_m___timing_type_def_html_a8847315f4ac89d7278021ca07281f6f1"><div class="ttname"><a href="struct_f_m_c___s_d_r_a_m___timing_type_def.html#a8847315f4ac89d7278021ca07281f6f1">FMC_SDRAM_TimingTypeDef::SelfRefreshTime</a></div><div class="ttdeci">uint32_t SelfRefreshTime</div><div class="ttdef"><b>Definition:</b> stm32f7xx_ll_fmc.h:629</div></div>
<div class="ttc" id="group___f_m_c___l_l___n_a_n_d___private___functions___group1_html_ga350a12b485a4873077c17ea33e8135e6"><div class="ttname"><a href="group___f_m_c___l_l___n_a_n_d___private___functions___group1.html#ga350a12b485a4873077c17ea33e8135e6">FMC_NAND_Init</a></div><div class="ttdeci">HAL_StatusTypeDef FMC_NAND_Init(FMC_NAND_TypeDef *Device, FMC_NAND_InitTypeDef *Init)</div></div>
<div class="ttc" id="group___f_m_c___l_l___s_d_r_a_m___private___functions___group1_html_ga893cc61d8d10a5f828937665c32ae6a3"><div class="ttname"><a href="group___f_m_c___l_l___s_d_r_a_m___private___functions___group1.html#ga893cc61d8d10a5f828937665c32ae6a3">FMC_SDRAM_DeInit</a></div><div class="ttdeci">HAL_StatusTypeDef FMC_SDRAM_DeInit(FMC_SDRAM_TypeDef *Device, uint32_t Bank)</div></div>
<div class="ttc" id="struct_f_m_c___s_d_r_a_m___timing_type_def_html_a05c3b7b4946d8fa707e5263a39baf73d"><div class="ttname"><a href="struct_f_m_c___s_d_r_a_m___timing_type_def.html#a05c3b7b4946d8fa707e5263a39baf73d">FMC_SDRAM_TimingTypeDef::ExitSelfRefreshDelay</a></div><div class="ttdeci">uint32_t ExitSelfRefreshDelay</div><div class="ttdef"><b>Definition:</b> stm32f7xx_ll_fmc.h:625</div></div>
<div class="ttc" id="struct_f_m_c___n_a_n_d___init_type_def_html"><div class="ttname"><a href="struct_f_m_c___n_a_n_d___init_type_def.html">FMC_NAND_InitTypeDef</a></div><div class="ttdoc">FMC NAND Configuration Structure definition. </div><div class="ttdef"><b>Definition:</b> stm32f7xx_ll_fmc.h:521</div></div>
<div class="ttc" id="struct_f_m_c___n_o_r_s_r_a_m___init_type_def_html_a4e181791a7d3f24a7899eff5e03efe44"><div class="ttname"><a href="struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html#a4e181791a7d3f24a7899eff5e03efe44">FMC_NORSRAM_InitTypeDef::ExtendedMode</a></div><div class="ttdeci">uint32_t ExtendedMode</div><div class="ttdef"><b>Definition:</b> stm32f7xx_ll_fmc.h:450</div></div>
<div class="ttc" id="struct_f_m_c___n_o_r_s_r_a_m___init_type_def_html_a6f7202e07e74e5661035e39d6835fc01"><div class="ttname"><a href="struct_f_m_c___n_o_r_s_r_a_m___init_type_def.html#a6f7202e07e74e5661035e39d6835fc01">FMC_NORSRAM_InitTypeDef::AsynchronousWait</a></div><div class="ttdeci">uint32_t AsynchronousWait</div><div class="ttdef"><b>Definition:</b> stm32f7xx_ll_fmc.h:453</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_397d9aeee4af8edecac90968d93b57df.html">external</a></li><li class="navelem"><a class="el" href="dir_d44dc8085d5faa6a792c35ee8daf1893.html">STM32F7xx_HAL_Drivers</a></li><li class="navelem"><a class="el" href="dir_ad8ec080499984a8e3c23a7affdafd94.html">Inc</a></li><li class="navelem"><a class="el" href="stm32f7xx__ll__fmc_8h.html">stm32f7xx_ll_fmc.h</a></li>
    <li class="footer">Generated on Fri Jul 3 2020 23:57:32 for GT RoboCup SSL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
