
Photonic.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002cc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000957c  080002cc  080002cc  000012cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000058  08009848  08009848  0000a848  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  080098a0  080098a0  0000a8a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .fini_array   00000004  080098a4  080098a4  0000a8a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .data         00000104  24000000  080098a8  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00001d1c  24000104  080099ac  0000b104  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  24001e20  080099ac  0000be20  2**0
                  ALLOC
  8 .ARM.attributes 0000002e  00000000  00000000  0000b104  2**0
                  CONTENTS, READONLY
  9 .debug_info   0001acc9  00000000  00000000  0000b132  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_abbrev 00003e6d  00000000  00000000  00025dfb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_aranges 00001658  00000000  00000000  00029c68  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_rnglists 00001109  00000000  00000000  0002b2c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_macro  000362ae  00000000  00000000  0002c3c9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line   0001d404  00000000  00000000  00062677  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_str    0014df77  00000000  00000000  0007fa7b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .comment      00000043  00000000  00000000  001cd9f2  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00005da8  00000000  00000000  001cda38  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line_str 00000060  00000000  00000000  001d37e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002cc <__do_global_dtors_aux>:
 80002cc:	b510      	push	{r4, lr}
 80002ce:	4c05      	ldr	r4, [pc, #20]	@ (80002e4 <__do_global_dtors_aux+0x18>)
 80002d0:	7823      	ldrb	r3, [r4, #0]
 80002d2:	b933      	cbnz	r3, 80002e2 <__do_global_dtors_aux+0x16>
 80002d4:	4b04      	ldr	r3, [pc, #16]	@ (80002e8 <__do_global_dtors_aux+0x1c>)
 80002d6:	b113      	cbz	r3, 80002de <__do_global_dtors_aux+0x12>
 80002d8:	4804      	ldr	r0, [pc, #16]	@ (80002ec <__do_global_dtors_aux+0x20>)
 80002da:	f3af 8000 	nop.w
 80002de:	2301      	movs	r3, #1
 80002e0:	7023      	strb	r3, [r4, #0]
 80002e2:	bd10      	pop	{r4, pc}
 80002e4:	24000104 	.word	0x24000104
 80002e8:	00000000 	.word	0x00000000
 80002ec:	08009830 	.word	0x08009830

080002f0 <frame_dummy>:
 80002f0:	b508      	push	{r3, lr}
 80002f2:	4b03      	ldr	r3, [pc, #12]	@ (8000300 <frame_dummy+0x10>)
 80002f4:	b11b      	cbz	r3, 80002fe <frame_dummy+0xe>
 80002f6:	4903      	ldr	r1, [pc, #12]	@ (8000304 <frame_dummy+0x14>)
 80002f8:	4803      	ldr	r0, [pc, #12]	@ (8000308 <frame_dummy+0x18>)
 80002fa:	f3af 8000 	nop.w
 80002fe:	bd08      	pop	{r3, pc}
 8000300:	00000000 	.word	0x00000000
 8000304:	24000108 	.word	0x24000108
 8000308:	08009830 	.word	0x08009830

0800030c <USB_DataReceived>:

#include "ISRcallbacks.h"
uint8_t rx_array[64];
uint8_t rx_flag = 0;
//ISR usb intterupt rutine ting
void USB_DataReceived(uint8_t* Buf, uint32_t Len) {
 800030c:	b580      	push	{r7, lr}
 800030e:	b084      	sub	sp, #16
 8000310:	af00      	add	r7, sp, #0
 8000312:	6078      	str	r0, [r7, #4]
 8000314:	6039      	str	r1, [r7, #0]
    static uint8_t i = 0;
    GPIOB->BSRR = GPIO_PIN_2;
 8000316:	4b18      	ldr	r3, [pc, #96]	@ (8000378 <USB_DataReceived+0x6c>)
 8000318:	2204      	movs	r2, #4
 800031a:	619a      	str	r2, [r3, #24]

    // Copy ALL bytes from this USB packet
    for (uint32_t j = 0; j < Len; j++) {
 800031c:	2300      	movs	r3, #0
 800031e:	60fb      	str	r3, [r7, #12]
 8000320:	e010      	b.n	8000344 <USB_DataReceived+0x38>
        rx_array[i] = Buf[j];  // Buf[j], not Buf[i]
 8000322:	687a      	ldr	r2, [r7, #4]
 8000324:	68fb      	ldr	r3, [r7, #12]
 8000326:	4413      	add	r3, r2
 8000328:	4a14      	ldr	r2, [pc, #80]	@ (800037c <USB_DataReceived+0x70>)
 800032a:	7812      	ldrb	r2, [r2, #0]
 800032c:	7819      	ldrb	r1, [r3, #0]
 800032e:	4b14      	ldr	r3, [pc, #80]	@ (8000380 <USB_DataReceived+0x74>)
 8000330:	5499      	strb	r1, [r3, r2]
    	//CDC_Transmit_FS(&rx_array[i], 1);
        i++;
 8000332:	4b12      	ldr	r3, [pc, #72]	@ (800037c <USB_DataReceived+0x70>)
 8000334:	781b      	ldrb	r3, [r3, #0]
 8000336:	3301      	adds	r3, #1
 8000338:	b2da      	uxtb	r2, r3
 800033a:	4b10      	ldr	r3, [pc, #64]	@ (800037c <USB_DataReceived+0x70>)
 800033c:	701a      	strb	r2, [r3, #0]
    for (uint32_t j = 0; j < Len; j++) {
 800033e:	68fb      	ldr	r3, [r7, #12]
 8000340:	3301      	adds	r3, #1
 8000342:	60fb      	str	r3, [r7, #12]
 8000344:	68fa      	ldr	r2, [r7, #12]
 8000346:	683b      	ldr	r3, [r7, #0]
 8000348:	429a      	cmp	r2, r3
 800034a:	d3ea      	bcc.n	8000322 <USB_DataReceived+0x16>
    }



    //rx_array[1] corresponds to the length of the packet
    if (i == rx_array[1]) {
 800034c:	4b0c      	ldr	r3, [pc, #48]	@ (8000380 <USB_DataReceived+0x74>)
 800034e:	785a      	ldrb	r2, [r3, #1]
 8000350:	4b0a      	ldr	r3, [pc, #40]	@ (800037c <USB_DataReceived+0x70>)
 8000352:	781b      	ldrb	r3, [r3, #0]
 8000354:	429a      	cmp	r2, r3
 8000356:	d10b      	bne.n	8000370 <USB_DataReceived+0x64>
        // finished
    	//CDC_Transmit_FS(rx_array, i);
    	rx_flag = 1;
 8000358:	4b0a      	ldr	r3, [pc, #40]	@ (8000384 <USB_DataReceived+0x78>)
 800035a:	2201      	movs	r2, #1
 800035c:	701a      	strb	r2, [r3, #0]
    	CDC_Transmit_HS(rx_array, i);
 800035e:	4b07      	ldr	r3, [pc, #28]	@ (800037c <USB_DataReceived+0x70>)
 8000360:	781b      	ldrb	r3, [r3, #0]
 8000362:	4619      	mov	r1, r3
 8000364:	4806      	ldr	r0, [pc, #24]	@ (8000380 <USB_DataReceived+0x74>)
 8000366:	f008 fdbb 	bl	8008ee0 <CDC_Transmit_HS>
        i = 0;
 800036a:	4b04      	ldr	r3, [pc, #16]	@ (800037c <USB_DataReceived+0x70>)
 800036c:	2200      	movs	r2, #0
 800036e:	701a      	strb	r2, [r3, #0]
    }




}
 8000370:	bf00      	nop
 8000372:	3710      	adds	r7, #16
 8000374:	46bd      	mov	sp, r7
 8000376:	bd80      	pop	{r7, pc}
 8000378:	58020400 	.word	0x58020400
 800037c:	24000161 	.word	0x24000161
 8000380:	24000120 	.word	0x24000120
 8000384:	24000160 	.word	0x24000160

08000388 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000388:	b580      	push	{r7, lr}
 800038a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 800038c:	f000 f9dc 	bl	8000748 <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000390:	f000 fbda 	bl	8000b48 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000394:	f000 f828 	bl	80003e8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000398:	f000 f92e 	bl	80005f8 <MX_GPIO_Init>
  MX_SPI5_Init();
 800039c:	f000 f882 	bl	80004a4 <MX_SPI5_Init>
  MX_TIM1_Init();
 80003a0:	f000 f8d6 	bl	8000550 <MX_TIM1_Init>
  MX_USB_DEVICE_Init();
 80003a4:	f008 fcd6 	bl	8008d54 <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 2 */
  spi_init_24bit();
 80003a8:	f000 fa00 	bl	80007ac <spi_init_24bit>
//write_to_dac(3, 9, 0x8F32);
//uint16_t voltage_read_0 = read_dac(3, 9);
  //uint8_t voltage[3] = {0x0, 0x01, 0x00};


  GPIOA->BSRR = GPIO_PIN_0;          // set high
 80003ac:	4b0c      	ldr	r3, [pc, #48]	@ (80003e0 <main+0x58>)
 80003ae:	2201      	movs	r2, #1
 80003b0:	619a      	str	r2, [r3, #24]
  GPIOA->BSRR = GPIO_PIN_1;          // set high
 80003b2:	4b0b      	ldr	r3, [pc, #44]	@ (80003e0 <main+0x58>)
 80003b4:	2202      	movs	r2, #2
 80003b6:	619a      	str	r2, [r3, #24]
  GPIOA->BSRR = GPIO_PIN_2;          // set high
 80003b8:	4b09      	ldr	r3, [pc, #36]	@ (80003e0 <main+0x58>)
 80003ba:	2204      	movs	r2, #4
 80003bc:	619a      	str	r2, [r3, #24]
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  GPIOB->BSRR = GPIO_PIN_2;
 80003be:	4b09      	ldr	r3, [pc, #36]	@ (80003e4 <main+0x5c>)
 80003c0:	2204      	movs	r2, #4
 80003c2:	619a      	str	r2, [r3, #24]
	  HAL_Delay(2000);
 80003c4:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80003c8:	f000 fc50 	bl	8000c6c <HAL_Delay>

	  GPIOB->BSRR = (uint32_t)GPIO_PIN_2 << 16U;
 80003cc:	4b05      	ldr	r3, [pc, #20]	@ (80003e4 <main+0x5c>)
 80003ce:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 80003d2:	619a      	str	r2, [r3, #24]
	  HAL_Delay(2000);
 80003d4:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80003d8:	f000 fc48 	bl	8000c6c <HAL_Delay>
	  GPIOB->BSRR = GPIO_PIN_2;
 80003dc:	bf00      	nop
 80003de:	e7ee      	b.n	80003be <main+0x36>
 80003e0:	58020000 	.word	0x58020000
 80003e4:	58020400 	.word	0x58020400

080003e8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80003e8:	b580      	push	{r7, lr}
 80003ea:	b09c      	sub	sp, #112	@ 0x70
 80003ec:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80003ee:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80003f2:	224c      	movs	r2, #76	@ 0x4c
 80003f4:	2100      	movs	r1, #0
 80003f6:	4618      	mov	r0, r3
 80003f8:	f009 f9ee 	bl	80097d8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80003fc:	1d3b      	adds	r3, r7, #4
 80003fe:	2220      	movs	r2, #32
 8000400:	2100      	movs	r1, #0
 8000402:	4618      	mov	r0, r3
 8000404:	f009 f9e8 	bl	80097d8 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8000408:	2002      	movs	r0, #2
 800040a:	f002 fa53 	bl	80028b4 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 800040e:	2300      	movs	r3, #0
 8000410:	603b      	str	r3, [r7, #0]
 8000412:	4b23      	ldr	r3, [pc, #140]	@ (80004a0 <SystemClock_Config+0xb8>)
 8000414:	699b      	ldr	r3, [r3, #24]
 8000416:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 800041a:	4a21      	ldr	r2, [pc, #132]	@ (80004a0 <SystemClock_Config+0xb8>)
 800041c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000420:	6193      	str	r3, [r2, #24]
 8000422:	4b1f      	ldr	r3, [pc, #124]	@ (80004a0 <SystemClock_Config+0xb8>)
 8000424:	699b      	ldr	r3, [r3, #24]
 8000426:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800042a:	603b      	str	r3, [r7, #0]
 800042c:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 800042e:	bf00      	nop
 8000430:	4b1b      	ldr	r3, [pc, #108]	@ (80004a0 <SystemClock_Config+0xb8>)
 8000432:	699b      	ldr	r3, [r3, #24]
 8000434:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000438:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800043c:	d1f8      	bne.n	8000430 <SystemClock_Config+0x48>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSE;
 800043e:	2321      	movs	r3, #33	@ 0x21
 8000440:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000442:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8000446:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8000448:	2301      	movs	r3, #1
 800044a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800044c:	2300      	movs	r3, #0
 800044e:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000450:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000454:	4618      	mov	r0, r3
 8000456:	f002 fa77 	bl	8002948 <HAL_RCC_OscConfig>
 800045a:	4603      	mov	r3, r0
 800045c:	2b00      	cmp	r3, #0
 800045e:	d001      	beq.n	8000464 <SystemClock_Config+0x7c>
  {
    Error_Handler();
 8000460:	f000 f99e 	bl	80007a0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000464:	233f      	movs	r3, #63	@ 0x3f
 8000466:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 8000468:	2302      	movs	r3, #2
 800046a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 800046c:	2300      	movs	r3, #0
 800046e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8000470:	2300      	movs	r3, #0
 8000472:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 8000474:	2300      	movs	r3, #0
 8000476:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 8000478:	2300      	movs	r3, #0
 800047a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 800047c:	2300      	movs	r3, #0
 800047e:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 8000480:	2300      	movs	r3, #0
 8000482:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000484:	1d3b      	adds	r3, r7, #4
 8000486:	2101      	movs	r1, #1
 8000488:	4618      	mov	r0, r3
 800048a:	f002 fe37 	bl	80030fc <HAL_RCC_ClockConfig>
 800048e:	4603      	mov	r3, r0
 8000490:	2b00      	cmp	r3, #0
 8000492:	d001      	beq.n	8000498 <SystemClock_Config+0xb0>
  {
    Error_Handler();
 8000494:	f000 f984 	bl	80007a0 <Error_Handler>
  }
}
 8000498:	bf00      	nop
 800049a:	3770      	adds	r7, #112	@ 0x70
 800049c:	46bd      	mov	sp, r7
 800049e:	bd80      	pop	{r7, pc}
 80004a0:	58024800 	.word	0x58024800

080004a4 <MX_SPI5_Init>:
  * @brief SPI5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI5_Init(void)
{
 80004a4:	b580      	push	{r7, lr}
 80004a6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI5_Init 1 */

  /* USER CODE END SPI5_Init 1 */
  /* SPI5 parameter configuration*/
  hspi5.Instance = SPI5;
 80004a8:	4b27      	ldr	r3, [pc, #156]	@ (8000548 <MX_SPI5_Init+0xa4>)
 80004aa:	4a28      	ldr	r2, [pc, #160]	@ (800054c <MX_SPI5_Init+0xa8>)
 80004ac:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 80004ae:	4b26      	ldr	r3, [pc, #152]	@ (8000548 <MX_SPI5_Init+0xa4>)
 80004b0:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 80004b4:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 80004b6:	4b24      	ldr	r3, [pc, #144]	@ (8000548 <MX_SPI5_Init+0xa4>)
 80004b8:	2200      	movs	r2, #0
 80004ba:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 80004bc:	4b22      	ldr	r3, [pc, #136]	@ (8000548 <MX_SPI5_Init+0xa4>)
 80004be:	2207      	movs	r2, #7
 80004c0:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 80004c2:	4b21      	ldr	r3, [pc, #132]	@ (8000548 <MX_SPI5_Init+0xa4>)
 80004c4:	2200      	movs	r2, #0
 80004c6:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_2EDGE;
 80004c8:	4b1f      	ldr	r3, [pc, #124]	@ (8000548 <MX_SPI5_Init+0xa4>)
 80004ca:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80004ce:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 80004d0:	4b1d      	ldr	r3, [pc, #116]	@ (8000548 <MX_SPI5_Init+0xa4>)
 80004d2:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 80004d6:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80004d8:	4b1b      	ldr	r3, [pc, #108]	@ (8000548 <MX_SPI5_Init+0xa4>)
 80004da:	2200      	movs	r2, #0
 80004dc:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80004de:	4b1a      	ldr	r3, [pc, #104]	@ (8000548 <MX_SPI5_Init+0xa4>)
 80004e0:	2200      	movs	r2, #0
 80004e2:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 80004e4:	4b18      	ldr	r3, [pc, #96]	@ (8000548 <MX_SPI5_Init+0xa4>)
 80004e6:	2200      	movs	r2, #0
 80004e8:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80004ea:	4b17      	ldr	r3, [pc, #92]	@ (8000548 <MX_SPI5_Init+0xa4>)
 80004ec:	2200      	movs	r2, #0
 80004ee:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi5.Init.CRCPolynomial = 0x0;
 80004f0:	4b15      	ldr	r3, [pc, #84]	@ (8000548 <MX_SPI5_Init+0xa4>)
 80004f2:	2200      	movs	r2, #0
 80004f4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi5.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80004f6:	4b14      	ldr	r3, [pc, #80]	@ (8000548 <MX_SPI5_Init+0xa4>)
 80004f8:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80004fc:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi5.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 80004fe:	4b12      	ldr	r3, [pc, #72]	@ (8000548 <MX_SPI5_Init+0xa4>)
 8000500:	2200      	movs	r2, #0
 8000502:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi5.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8000504:	4b10      	ldr	r3, [pc, #64]	@ (8000548 <MX_SPI5_Init+0xa4>)
 8000506:	2200      	movs	r2, #0
 8000508:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi5.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 800050a:	4b0f      	ldr	r3, [pc, #60]	@ (8000548 <MX_SPI5_Init+0xa4>)
 800050c:	2200      	movs	r2, #0
 800050e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi5.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8000510:	4b0d      	ldr	r3, [pc, #52]	@ (8000548 <MX_SPI5_Init+0xa4>)
 8000512:	2200      	movs	r2, #0
 8000514:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi5.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8000516:	4b0c      	ldr	r3, [pc, #48]	@ (8000548 <MX_SPI5_Init+0xa4>)
 8000518:	2200      	movs	r2, #0
 800051a:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi5.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 800051c:	4b0a      	ldr	r3, [pc, #40]	@ (8000548 <MX_SPI5_Init+0xa4>)
 800051e:	2200      	movs	r2, #0
 8000520:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi5.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8000522:	4b09      	ldr	r3, [pc, #36]	@ (8000548 <MX_SPI5_Init+0xa4>)
 8000524:	2200      	movs	r2, #0
 8000526:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi5.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8000528:	4b07      	ldr	r3, [pc, #28]	@ (8000548 <MX_SPI5_Init+0xa4>)
 800052a:	2200      	movs	r2, #0
 800052c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi5.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 800052e:	4b06      	ldr	r3, [pc, #24]	@ (8000548 <MX_SPI5_Init+0xa4>)
 8000530:	2200      	movs	r2, #0
 8000532:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 8000534:	4804      	ldr	r0, [pc, #16]	@ (8000548 <MX_SPI5_Init+0xa4>)
 8000536:	f004 fc45 	bl	8004dc4 <HAL_SPI_Init>
 800053a:	4603      	mov	r3, r0
 800053c:	2b00      	cmp	r3, #0
 800053e:	d001      	beq.n	8000544 <MX_SPI5_Init+0xa0>
  {
    Error_Handler();
 8000540:	f000 f92e 	bl	80007a0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI5_Init 2 */

  /* USER CODE END SPI5_Init 2 */

}
 8000544:	bf00      	nop
 8000546:	bd80      	pop	{r7, pc}
 8000548:	24000164 	.word	0x24000164
 800054c:	40015000 	.word	0x40015000

08000550 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000550:	b580      	push	{r7, lr}
 8000552:	b088      	sub	sp, #32
 8000554:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000556:	f107 0310 	add.w	r3, r7, #16
 800055a:	2200      	movs	r2, #0
 800055c:	601a      	str	r2, [r3, #0]
 800055e:	605a      	str	r2, [r3, #4]
 8000560:	609a      	str	r2, [r3, #8]
 8000562:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000564:	1d3b      	adds	r3, r7, #4
 8000566:	2200      	movs	r2, #0
 8000568:	601a      	str	r2, [r3, #0]
 800056a:	605a      	str	r2, [r3, #4]
 800056c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800056e:	4b20      	ldr	r3, [pc, #128]	@ (80005f0 <MX_TIM1_Init+0xa0>)
 8000570:	4a20      	ldr	r2, [pc, #128]	@ (80005f4 <MX_TIM1_Init+0xa4>)
 8000572:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 137;
 8000574:	4b1e      	ldr	r3, [pc, #120]	@ (80005f0 <MX_TIM1_Init+0xa0>)
 8000576:	2289      	movs	r2, #137	@ 0x89
 8000578:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800057a:	4b1d      	ldr	r3, [pc, #116]	@ (80005f0 <MX_TIM1_Init+0xa0>)
 800057c:	2200      	movs	r2, #0
 800057e:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8000580:	4b1b      	ldr	r3, [pc, #108]	@ (80005f0 <MX_TIM1_Init+0xa0>)
 8000582:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000586:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000588:	4b19      	ldr	r3, [pc, #100]	@ (80005f0 <MX_TIM1_Init+0xa0>)
 800058a:	2200      	movs	r2, #0
 800058c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800058e:	4b18      	ldr	r3, [pc, #96]	@ (80005f0 <MX_TIM1_Init+0xa0>)
 8000590:	2200      	movs	r2, #0
 8000592:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000594:	4b16      	ldr	r3, [pc, #88]	@ (80005f0 <MX_TIM1_Init+0xa0>)
 8000596:	2200      	movs	r2, #0
 8000598:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800059a:	4815      	ldr	r0, [pc, #84]	@ (80005f0 <MX_TIM1_Init+0xa0>)
 800059c:	f004 fd51 	bl	8005042 <HAL_TIM_Base_Init>
 80005a0:	4603      	mov	r3, r0
 80005a2:	2b00      	cmp	r3, #0
 80005a4:	d001      	beq.n	80005aa <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 80005a6:	f000 f8fb 	bl	80007a0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80005aa:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80005ae:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80005b0:	f107 0310 	add.w	r3, r7, #16
 80005b4:	4619      	mov	r1, r3
 80005b6:	480e      	ldr	r0, [pc, #56]	@ (80005f0 <MX_TIM1_Init+0xa0>)
 80005b8:	f004 fd9a 	bl	80050f0 <HAL_TIM_ConfigClockSource>
 80005bc:	4603      	mov	r3, r0
 80005be:	2b00      	cmp	r3, #0
 80005c0:	d001      	beq.n	80005c6 <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 80005c2:	f000 f8ed 	bl	80007a0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80005c6:	2300      	movs	r3, #0
 80005c8:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80005ca:	2300      	movs	r3, #0
 80005cc:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80005ce:	2300      	movs	r3, #0
 80005d0:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80005d2:	1d3b      	adds	r3, r7, #4
 80005d4:	4619      	mov	r1, r3
 80005d6:	4806      	ldr	r0, [pc, #24]	@ (80005f0 <MX_TIM1_Init+0xa0>)
 80005d8:	f004 ffcc 	bl	8005574 <HAL_TIMEx_MasterConfigSynchronization>
 80005dc:	4603      	mov	r3, r0
 80005de:	2b00      	cmp	r3, #0
 80005e0:	d001      	beq.n	80005e6 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 80005e2:	f000 f8dd 	bl	80007a0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80005e6:	bf00      	nop
 80005e8:	3720      	adds	r7, #32
 80005ea:	46bd      	mov	sp, r7
 80005ec:	bd80      	pop	{r7, pc}
 80005ee:	bf00      	nop
 80005f0:	240001ec 	.word	0x240001ec
 80005f4:	40010000 	.word	0x40010000

080005f8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80005f8:	b580      	push	{r7, lr}
 80005fa:	b08a      	sub	sp, #40	@ 0x28
 80005fc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005fe:	f107 0314 	add.w	r3, r7, #20
 8000602:	2200      	movs	r2, #0
 8000604:	601a      	str	r2, [r3, #0]
 8000606:	605a      	str	r2, [r3, #4]
 8000608:	609a      	str	r2, [r3, #8]
 800060a:	60da      	str	r2, [r3, #12]
 800060c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800060e:	4b4a      	ldr	r3, [pc, #296]	@ (8000738 <MX_GPIO_Init+0x140>)
 8000610:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000614:	4a48      	ldr	r2, [pc, #288]	@ (8000738 <MX_GPIO_Init+0x140>)
 8000616:	f043 0320 	orr.w	r3, r3, #32
 800061a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800061e:	4b46      	ldr	r3, [pc, #280]	@ (8000738 <MX_GPIO_Init+0x140>)
 8000620:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000624:	f003 0320 	and.w	r3, r3, #32
 8000628:	613b      	str	r3, [r7, #16]
 800062a:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800062c:	4b42      	ldr	r3, [pc, #264]	@ (8000738 <MX_GPIO_Init+0x140>)
 800062e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000632:	4a41      	ldr	r2, [pc, #260]	@ (8000738 <MX_GPIO_Init+0x140>)
 8000634:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000638:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800063c:	4b3e      	ldr	r3, [pc, #248]	@ (8000738 <MX_GPIO_Init+0x140>)
 800063e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000642:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000646:	60fb      	str	r3, [r7, #12]
 8000648:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800064a:	4b3b      	ldr	r3, [pc, #236]	@ (8000738 <MX_GPIO_Init+0x140>)
 800064c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000650:	4a39      	ldr	r2, [pc, #228]	@ (8000738 <MX_GPIO_Init+0x140>)
 8000652:	f043 0301 	orr.w	r3, r3, #1
 8000656:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800065a:	4b37      	ldr	r3, [pc, #220]	@ (8000738 <MX_GPIO_Init+0x140>)
 800065c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000660:	f003 0301 	and.w	r3, r3, #1
 8000664:	60bb      	str	r3, [r7, #8]
 8000666:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000668:	4b33      	ldr	r3, [pc, #204]	@ (8000738 <MX_GPIO_Init+0x140>)
 800066a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800066e:	4a32      	ldr	r2, [pc, #200]	@ (8000738 <MX_GPIO_Init+0x140>)
 8000670:	f043 0302 	orr.w	r3, r3, #2
 8000674:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000678:	4b2f      	ldr	r3, [pc, #188]	@ (8000738 <MX_GPIO_Init+0x140>)
 800067a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800067e:	f003 0302 	and.w	r3, r3, #2
 8000682:	607b      	str	r3, [r7, #4]
 8000684:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000686:	4b2c      	ldr	r3, [pc, #176]	@ (8000738 <MX_GPIO_Init+0x140>)
 8000688:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800068c:	4a2a      	ldr	r2, [pc, #168]	@ (8000738 <MX_GPIO_Init+0x140>)
 800068e:	f043 0310 	orr.w	r3, r3, #16
 8000692:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000696:	4b28      	ldr	r3, [pc, #160]	@ (8000738 <MX_GPIO_Init+0x140>)
 8000698:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800069c:	f003 0310 	and.w	r3, r3, #16
 80006a0:	603b      	str	r3, [r7, #0]
 80006a2:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_5, GPIO_PIN_RESET);
 80006a4:	2200      	movs	r2, #0
 80006a6:	2127      	movs	r1, #39	@ 0x27
 80006a8:	4824      	ldr	r0, [pc, #144]	@ (800073c <MX_GPIO_Init+0x144>)
 80006aa:	f000 fe49 	bl	8001340 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2|GPIO_PIN_14, GPIO_PIN_RESET);
 80006ae:	2200      	movs	r2, #0
 80006b0:	f244 0104 	movw	r1, #16388	@ 0x4004
 80006b4:	4822      	ldr	r0, [pc, #136]	@ (8000740 <MX_GPIO_Init+0x148>)
 80006b6:	f000 fe43 	bl	8001340 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_1, GPIO_PIN_RESET);
 80006ba:	2200      	movs	r2, #0
 80006bc:	2102      	movs	r1, #2
 80006be:	4821      	ldr	r0, [pc, #132]	@ (8000744 <MX_GPIO_Init+0x14c>)
 80006c0:	f000 fe3e 	bl	8001340 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA0 PA1 PA2 PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_5;
 80006c4:	2327      	movs	r3, #39	@ 0x27
 80006c6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006c8:	2301      	movs	r3, #1
 80006ca:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006cc:	2300      	movs	r3, #0
 80006ce:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006d0:	2300      	movs	r3, #0
 80006d2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006d4:	f107 0314 	add.w	r3, r7, #20
 80006d8:	4619      	mov	r1, r3
 80006da:	4818      	ldr	r0, [pc, #96]	@ (800073c <MX_GPIO_Init+0x144>)
 80006dc:	f000 fc88 	bl	8000ff0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB2 PB14 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_14;
 80006e0:	f244 0304 	movw	r3, #16388	@ 0x4004
 80006e4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006e6:	2301      	movs	r3, #1
 80006e8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006ea:	2300      	movs	r3, #0
 80006ec:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006ee:	2300      	movs	r3, #0
 80006f0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80006f2:	f107 0314 	add.w	r3, r7, #20
 80006f6:	4619      	mov	r1, r3
 80006f8:	4811      	ldr	r0, [pc, #68]	@ (8000740 <MX_GPIO_Init+0x148>)
 80006fa:	f000 fc79 	bl	8000ff0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 80006fe:	2302      	movs	r3, #2
 8000700:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000702:	2301      	movs	r3, #1
 8000704:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000706:	2300      	movs	r3, #0
 8000708:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800070a:	2300      	movs	r3, #0
 800070c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800070e:	f107 0314 	add.w	r3, r7, #20
 8000712:	4619      	mov	r1, r3
 8000714:	480b      	ldr	r0, [pc, #44]	@ (8000744 <MX_GPIO_Init+0x14c>)
 8000716:	f000 fc6b 	bl	8000ff0 <HAL_GPIO_Init>

  /*AnalogSwitch Config */
  HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PA0, SYSCFG_SWITCH_PA0_CLOSE);
 800071a:	2100      	movs	r1, #0
 800071c:	f04f 7080 	mov.w	r0, #16777216	@ 0x1000000
 8000720:	f000 fac8 	bl	8000cb4 <HAL_SYSCFG_AnalogSwitchConfig>

  /*AnalogSwitch Config */
  HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PA1, SYSCFG_SWITCH_PA1_CLOSE);
 8000724:	2100      	movs	r1, #0
 8000726:	f04f 7000 	mov.w	r0, #33554432	@ 0x2000000
 800072a:	f000 fac3 	bl	8000cb4 <HAL_SYSCFG_AnalogSwitchConfig>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800072e:	bf00      	nop
 8000730:	3728      	adds	r7, #40	@ 0x28
 8000732:	46bd      	mov	sp, r7
 8000734:	bd80      	pop	{r7, pc}
 8000736:	bf00      	nop
 8000738:	58024400 	.word	0x58024400
 800073c:	58020000 	.word	0x58020000
 8000740:	58020400 	.word	0x58020400
 8000744:	58021000 	.word	0x58021000

08000748 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 8000748:	b580      	push	{r7, lr}
 800074a:	b084      	sub	sp, #16
 800074c:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 800074e:	463b      	mov	r3, r7
 8000750:	2200      	movs	r2, #0
 8000752:	601a      	str	r2, [r3, #0]
 8000754:	605a      	str	r2, [r3, #4]
 8000756:	609a      	str	r2, [r3, #8]
 8000758:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 800075a:	f000 fbd1 	bl	8000f00 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 800075e:	2301      	movs	r3, #1
 8000760:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8000762:	2300      	movs	r3, #0
 8000764:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 8000766:	2300      	movs	r3, #0
 8000768:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 800076a:	231f      	movs	r3, #31
 800076c:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 800076e:	2387      	movs	r3, #135	@ 0x87
 8000770:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8000772:	2300      	movs	r3, #0
 8000774:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 8000776:	2300      	movs	r3, #0
 8000778:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 800077a:	2301      	movs	r3, #1
 800077c:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 800077e:	2301      	movs	r3, #1
 8000780:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8000782:	2300      	movs	r3, #0
 8000784:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8000786:	2300      	movs	r3, #0
 8000788:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 800078a:	463b      	mov	r3, r7
 800078c:	4618      	mov	r0, r3
 800078e:	f000 fbef 	bl	8000f70 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8000792:	2004      	movs	r0, #4
 8000794:	f000 fbcc 	bl	8000f30 <HAL_MPU_Enable>

}
 8000798:	bf00      	nop
 800079a:	3710      	adds	r7, #16
 800079c:	46bd      	mov	sp, r7
 800079e:	bd80      	pop	{r7, pc}

080007a0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80007a0:	b480      	push	{r7}
 80007a2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80007a4:	b672      	cpsid	i
}
 80007a6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80007a8:	bf00      	nop
 80007aa:	e7fd      	b.n	80007a8 <Error_Handler+0x8>

080007ac <spi_init_24bit>:
#define SPI_CR1_SPE     (1UL << 0)   // SPI Enable
#define SPI_CR1_CSTART  (1UL << 9)   // Start transfer



void spi_init_24bit() {
 80007ac:	b480      	push	{r7}
 80007ae:	af00      	add	r7, sp, #0
    // CubeMX already configured everything, just enable it permanently
    SPI5->CR2 = (SPI5->CR2 & ~0xFFFFU) | 3;  // Set TSIZE=3 permanently for 24-bit
 80007b0:	4b09      	ldr	r3, [pc, #36]	@ (80007d8 <spi_init_24bit+0x2c>)
 80007b2:	685a      	ldr	r2, [r3, #4]
 80007b4:	4b09      	ldr	r3, [pc, #36]	@ (80007dc <spi_init_24bit+0x30>)
 80007b6:	4013      	ands	r3, r2
 80007b8:	4a07      	ldr	r2, [pc, #28]	@ (80007d8 <spi_init_24bit+0x2c>)
 80007ba:	f043 0303 	orr.w	r3, r3, #3
 80007be:	6053      	str	r3, [r2, #4]
    SPI5->CR1 |= SPI_CR1_SPE;                // Enable permanently
 80007c0:	4b05      	ldr	r3, [pc, #20]	@ (80007d8 <spi_init_24bit+0x2c>)
 80007c2:	681b      	ldr	r3, [r3, #0]
 80007c4:	4a04      	ldr	r2, [pc, #16]	@ (80007d8 <spi_init_24bit+0x2c>)
 80007c6:	f043 0301 	orr.w	r3, r3, #1
 80007ca:	6013      	str	r3, [r2, #0]
}
 80007cc:	bf00      	nop
 80007ce:	46bd      	mov	sp, r7
 80007d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007d4:	4770      	bx	lr
 80007d6:	bf00      	nop
 80007d8:	40015000 	.word	0x40015000
 80007dc:	ffff0000 	.word	0xffff0000

080007e0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80007e0:	b480      	push	{r7}
 80007e2:	b083      	sub	sp, #12
 80007e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80007e6:	4b0a      	ldr	r3, [pc, #40]	@ (8000810 <HAL_MspInit+0x30>)
 80007e8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80007ec:	4a08      	ldr	r2, [pc, #32]	@ (8000810 <HAL_MspInit+0x30>)
 80007ee:	f043 0302 	orr.w	r3, r3, #2
 80007f2:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80007f6:	4b06      	ldr	r3, [pc, #24]	@ (8000810 <HAL_MspInit+0x30>)
 80007f8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80007fc:	f003 0302 	and.w	r3, r3, #2
 8000800:	607b      	str	r3, [r7, #4]
 8000802:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000804:	bf00      	nop
 8000806:	370c      	adds	r7, #12
 8000808:	46bd      	mov	sp, r7
 800080a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800080e:	4770      	bx	lr
 8000810:	58024400 	.word	0x58024400

08000814 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000814:	b580      	push	{r7, lr}
 8000816:	b0b8      	sub	sp, #224	@ 0xe0
 8000818:	af00      	add	r7, sp, #0
 800081a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800081c:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8000820:	2200      	movs	r2, #0
 8000822:	601a      	str	r2, [r3, #0]
 8000824:	605a      	str	r2, [r3, #4]
 8000826:	609a      	str	r2, [r3, #8]
 8000828:	60da      	str	r2, [r3, #12]
 800082a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800082c:	f107 0310 	add.w	r3, r7, #16
 8000830:	22b8      	movs	r2, #184	@ 0xb8
 8000832:	2100      	movs	r1, #0
 8000834:	4618      	mov	r0, r3
 8000836:	f008 ffcf 	bl	80097d8 <memset>
  if(hspi->Instance==SPI5)
 800083a:	687b      	ldr	r3, [r7, #4]
 800083c:	681b      	ldr	r3, [r3, #0]
 800083e:	4a27      	ldr	r2, [pc, #156]	@ (80008dc <HAL_SPI_MspInit+0xc8>)
 8000840:	4293      	cmp	r3, r2
 8000842:	d146      	bne.n	80008d2 <HAL_SPI_MspInit+0xbe>

    /* USER CODE END SPI5_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI5;
 8000844:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000848:	f04f 0300 	mov.w	r3, #0
 800084c:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Spi45ClockSelection = RCC_SPI45CLKSOURCE_HSE;
 8000850:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8000854:	673b      	str	r3, [r7, #112]	@ 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000856:	f107 0310 	add.w	r3, r7, #16
 800085a:	4618      	mov	r0, r3
 800085c:	f002 ffae 	bl	80037bc <HAL_RCCEx_PeriphCLKConfig>
 8000860:	4603      	mov	r3, r0
 8000862:	2b00      	cmp	r3, #0
 8000864:	d001      	beq.n	800086a <HAL_SPI_MspInit+0x56>
    {
      Error_Handler();
 8000866:	f7ff ff9b 	bl	80007a0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI5_CLK_ENABLE();
 800086a:	4b1d      	ldr	r3, [pc, #116]	@ (80008e0 <HAL_SPI_MspInit+0xcc>)
 800086c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8000870:	4a1b      	ldr	r2, [pc, #108]	@ (80008e0 <HAL_SPI_MspInit+0xcc>)
 8000872:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000876:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800087a:	4b19      	ldr	r3, [pc, #100]	@ (80008e0 <HAL_SPI_MspInit+0xcc>)
 800087c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8000880:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000884:	60fb      	str	r3, [r7, #12]
 8000886:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8000888:	4b15      	ldr	r3, [pc, #84]	@ (80008e0 <HAL_SPI_MspInit+0xcc>)
 800088a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800088e:	4a14      	ldr	r2, [pc, #80]	@ (80008e0 <HAL_SPI_MspInit+0xcc>)
 8000890:	f043 0320 	orr.w	r3, r3, #32
 8000894:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000898:	4b11      	ldr	r3, [pc, #68]	@ (80008e0 <HAL_SPI_MspInit+0xcc>)
 800089a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800089e:	f003 0320 	and.w	r3, r3, #32
 80008a2:	60bb      	str	r3, [r7, #8]
 80008a4:	68bb      	ldr	r3, [r7, #8]
    /**SPI5 GPIO Configuration
    PF7     ------> SPI5_SCK
    PF8     ------> SPI5_MISO
    PF9     ------> SPI5_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 80008a6:	f44f 7360 	mov.w	r3, #896	@ 0x380
 80008aa:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008ae:	2302      	movs	r3, #2
 80008b0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008b4:	2300      	movs	r3, #0
 80008b6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008ba:	2300      	movs	r3, #0
 80008bc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 80008c0:	2305      	movs	r3, #5
 80008c2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80008c6:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 80008ca:	4619      	mov	r1, r3
 80008cc:	4805      	ldr	r0, [pc, #20]	@ (80008e4 <HAL_SPI_MspInit+0xd0>)
 80008ce:	f000 fb8f 	bl	8000ff0 <HAL_GPIO_Init>

    /* USER CODE END SPI5_MspInit 1 */

  }

}
 80008d2:	bf00      	nop
 80008d4:	37e0      	adds	r7, #224	@ 0xe0
 80008d6:	46bd      	mov	sp, r7
 80008d8:	bd80      	pop	{r7, pc}
 80008da:	bf00      	nop
 80008dc:	40015000 	.word	0x40015000
 80008e0:	58024400 	.word	0x58024400
 80008e4:	58021400 	.word	0x58021400

080008e8 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80008e8:	b480      	push	{r7}
 80008ea:	b085      	sub	sp, #20
 80008ec:	af00      	add	r7, sp, #0
 80008ee:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80008f0:	687b      	ldr	r3, [r7, #4]
 80008f2:	681b      	ldr	r3, [r3, #0]
 80008f4:	4a0b      	ldr	r2, [pc, #44]	@ (8000924 <HAL_TIM_Base_MspInit+0x3c>)
 80008f6:	4293      	cmp	r3, r2
 80008f8:	d10e      	bne.n	8000918 <HAL_TIM_Base_MspInit+0x30>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80008fa:	4b0b      	ldr	r3, [pc, #44]	@ (8000928 <HAL_TIM_Base_MspInit+0x40>)
 80008fc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8000900:	4a09      	ldr	r2, [pc, #36]	@ (8000928 <HAL_TIM_Base_MspInit+0x40>)
 8000902:	f043 0301 	orr.w	r3, r3, #1
 8000906:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800090a:	4b07      	ldr	r3, [pc, #28]	@ (8000928 <HAL_TIM_Base_MspInit+0x40>)
 800090c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8000910:	f003 0301 	and.w	r3, r3, #1
 8000914:	60fb      	str	r3, [r7, #12]
 8000916:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 8000918:	bf00      	nop
 800091a:	3714      	adds	r7, #20
 800091c:	46bd      	mov	sp, r7
 800091e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000922:	4770      	bx	lr
 8000924:	40010000 	.word	0x40010000
 8000928:	58024400 	.word	0x58024400

0800092c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800092c:	b480      	push	{r7}
 800092e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000930:	bf00      	nop
 8000932:	e7fd      	b.n	8000930 <NMI_Handler+0x4>

08000934 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000934:	b480      	push	{r7}
 8000936:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000938:	bf00      	nop
 800093a:	e7fd      	b.n	8000938 <HardFault_Handler+0x4>

0800093c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800093c:	b480      	push	{r7}
 800093e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000940:	bf00      	nop
 8000942:	e7fd      	b.n	8000940 <MemManage_Handler+0x4>

08000944 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000944:	b480      	push	{r7}
 8000946:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000948:	bf00      	nop
 800094a:	e7fd      	b.n	8000948 <BusFault_Handler+0x4>

0800094c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800094c:	b480      	push	{r7}
 800094e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000950:	bf00      	nop
 8000952:	e7fd      	b.n	8000950 <UsageFault_Handler+0x4>

08000954 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000954:	b480      	push	{r7}
 8000956:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000958:	bf00      	nop
 800095a:	46bd      	mov	sp, r7
 800095c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000960:	4770      	bx	lr

08000962 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000962:	b480      	push	{r7}
 8000964:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000966:	bf00      	nop
 8000968:	46bd      	mov	sp, r7
 800096a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800096e:	4770      	bx	lr

08000970 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000970:	b480      	push	{r7}
 8000972:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000974:	bf00      	nop
 8000976:	46bd      	mov	sp, r7
 8000978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800097c:	4770      	bx	lr

0800097e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800097e:	b580      	push	{r7, lr}
 8000980:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000982:	f000 f953 	bl	8000c2c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000986:	bf00      	nop
 8000988:	bd80      	pop	{r7, pc}
	...

0800098c <OTG_HS_IRQHandler>:

/**
  * @brief This function handles USB On The Go HS global interrupt.
  */
void OTG_HS_IRQHandler(void)
{
 800098c:	b580      	push	{r7, lr}
 800098e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_HS_IRQn 0 */

  /* USER CODE END OTG_HS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_HS);
 8000990:	4802      	ldr	r0, [pc, #8]	@ (800099c <OTG_HS_IRQHandler+0x10>)
 8000992:	f000 fe2f 	bl	80015f4 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_HS_IRQn 1 */

  /* USER CODE END OTG_HS_IRQn 1 */
}
 8000996:	bf00      	nop
 8000998:	bd80      	pop	{r7, pc}
 800099a:	bf00      	nop
 800099c:	2400171c 	.word	0x2400171c

080009a0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80009a0:	b480      	push	{r7}
 80009a2:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80009a4:	4b3e      	ldr	r3, [pc, #248]	@ (8000aa0 <SystemInit+0x100>)
 80009a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80009aa:	4a3d      	ldr	r2, [pc, #244]	@ (8000aa0 <SystemInit+0x100>)
 80009ac:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80009b0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80009b4:	4b3b      	ldr	r3, [pc, #236]	@ (8000aa4 <SystemInit+0x104>)
 80009b6:	681b      	ldr	r3, [r3, #0]
 80009b8:	f003 030f 	and.w	r3, r3, #15
 80009bc:	2b06      	cmp	r3, #6
 80009be:	d807      	bhi.n	80009d0 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80009c0:	4b38      	ldr	r3, [pc, #224]	@ (8000aa4 <SystemInit+0x104>)
 80009c2:	681b      	ldr	r3, [r3, #0]
 80009c4:	f023 030f 	bic.w	r3, r3, #15
 80009c8:	4a36      	ldr	r2, [pc, #216]	@ (8000aa4 <SystemInit+0x104>)
 80009ca:	f043 0307 	orr.w	r3, r3, #7
 80009ce:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80009d0:	4b35      	ldr	r3, [pc, #212]	@ (8000aa8 <SystemInit+0x108>)
 80009d2:	681b      	ldr	r3, [r3, #0]
 80009d4:	4a34      	ldr	r2, [pc, #208]	@ (8000aa8 <SystemInit+0x108>)
 80009d6:	f043 0301 	orr.w	r3, r3, #1
 80009da:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80009dc:	4b32      	ldr	r3, [pc, #200]	@ (8000aa8 <SystemInit+0x108>)
 80009de:	2200      	movs	r2, #0
 80009e0:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 80009e2:	4b31      	ldr	r3, [pc, #196]	@ (8000aa8 <SystemInit+0x108>)
 80009e4:	681a      	ldr	r2, [r3, #0]
 80009e6:	4930      	ldr	r1, [pc, #192]	@ (8000aa8 <SystemInit+0x108>)
 80009e8:	4b30      	ldr	r3, [pc, #192]	@ (8000aac <SystemInit+0x10c>)
 80009ea:	4013      	ands	r3, r2
 80009ec:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80009ee:	4b2d      	ldr	r3, [pc, #180]	@ (8000aa4 <SystemInit+0x104>)
 80009f0:	681b      	ldr	r3, [r3, #0]
 80009f2:	f003 0308 	and.w	r3, r3, #8
 80009f6:	2b00      	cmp	r3, #0
 80009f8:	d007      	beq.n	8000a0a <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80009fa:	4b2a      	ldr	r3, [pc, #168]	@ (8000aa4 <SystemInit+0x104>)
 80009fc:	681b      	ldr	r3, [r3, #0]
 80009fe:	f023 030f 	bic.w	r3, r3, #15
 8000a02:	4a28      	ldr	r2, [pc, #160]	@ (8000aa4 <SystemInit+0x104>)
 8000a04:	f043 0307 	orr.w	r3, r3, #7
 8000a08:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8000a0a:	4b27      	ldr	r3, [pc, #156]	@ (8000aa8 <SystemInit+0x108>)
 8000a0c:	2200      	movs	r2, #0
 8000a0e:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000a10:	4b25      	ldr	r3, [pc, #148]	@ (8000aa8 <SystemInit+0x108>)
 8000a12:	2200      	movs	r2, #0
 8000a14:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8000a16:	4b24      	ldr	r3, [pc, #144]	@ (8000aa8 <SystemInit+0x108>)
 8000a18:	2200      	movs	r2, #0
 8000a1a:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8000a1c:	4b22      	ldr	r3, [pc, #136]	@ (8000aa8 <SystemInit+0x108>)
 8000a1e:	4a24      	ldr	r2, [pc, #144]	@ (8000ab0 <SystemInit+0x110>)
 8000a20:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8000a22:	4b21      	ldr	r3, [pc, #132]	@ (8000aa8 <SystemInit+0x108>)
 8000a24:	4a23      	ldr	r2, [pc, #140]	@ (8000ab4 <SystemInit+0x114>)
 8000a26:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000a28:	4b1f      	ldr	r3, [pc, #124]	@ (8000aa8 <SystemInit+0x108>)
 8000a2a:	4a23      	ldr	r2, [pc, #140]	@ (8000ab8 <SystemInit+0x118>)
 8000a2c:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8000a2e:	4b1e      	ldr	r3, [pc, #120]	@ (8000aa8 <SystemInit+0x108>)
 8000a30:	2200      	movs	r2, #0
 8000a32:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8000a34:	4b1c      	ldr	r3, [pc, #112]	@ (8000aa8 <SystemInit+0x108>)
 8000a36:	4a20      	ldr	r2, [pc, #128]	@ (8000ab8 <SystemInit+0x118>)
 8000a38:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8000a3a:	4b1b      	ldr	r3, [pc, #108]	@ (8000aa8 <SystemInit+0x108>)
 8000a3c:	2200      	movs	r2, #0
 8000a3e:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8000a40:	4b19      	ldr	r3, [pc, #100]	@ (8000aa8 <SystemInit+0x108>)
 8000a42:	4a1d      	ldr	r2, [pc, #116]	@ (8000ab8 <SystemInit+0x118>)
 8000a44:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8000a46:	4b18      	ldr	r3, [pc, #96]	@ (8000aa8 <SystemInit+0x108>)
 8000a48:	2200      	movs	r2, #0
 8000a4a:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000a4c:	4b16      	ldr	r3, [pc, #88]	@ (8000aa8 <SystemInit+0x108>)
 8000a4e:	681b      	ldr	r3, [r3, #0]
 8000a50:	4a15      	ldr	r2, [pc, #84]	@ (8000aa8 <SystemInit+0x108>)
 8000a52:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000a56:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000a58:	4b13      	ldr	r3, [pc, #76]	@ (8000aa8 <SystemInit+0x108>)
 8000a5a:	2200      	movs	r2, #0
 8000a5c:	661a      	str	r2, [r3, #96]	@ 0x60
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8000a5e:	4b12      	ldr	r3, [pc, #72]	@ (8000aa8 <SystemInit+0x108>)
 8000a60:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000a64:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000a68:	2b00      	cmp	r3, #0
 8000a6a:	d113      	bne.n	8000a94 <SystemInit+0xf4>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8000a6c:	4b0e      	ldr	r3, [pc, #56]	@ (8000aa8 <SystemInit+0x108>)
 8000a6e:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000a72:	4a0d      	ldr	r2, [pc, #52]	@ (8000aa8 <SystemInit+0x108>)
 8000a74:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000a78:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8000a7c:	4b0f      	ldr	r3, [pc, #60]	@ (8000abc <SystemInit+0x11c>)
 8000a7e:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8000a82:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8000a84:	4b08      	ldr	r3, [pc, #32]	@ (8000aa8 <SystemInit+0x108>)
 8000a86:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000a8a:	4a07      	ldr	r2, [pc, #28]	@ (8000aa8 <SystemInit+0x108>)
 8000a8c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8000a90:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8000a94:	bf00      	nop
 8000a96:	46bd      	mov	sp, r7
 8000a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a9c:	4770      	bx	lr
 8000a9e:	bf00      	nop
 8000aa0:	e000ed00 	.word	0xe000ed00
 8000aa4:	52002000 	.word	0x52002000
 8000aa8:	58024400 	.word	0x58024400
 8000aac:	eaf6ed7f 	.word	0xeaf6ed7f
 8000ab0:	02020200 	.word	0x02020200
 8000ab4:	01ff0000 	.word	0x01ff0000
 8000ab8:	01010280 	.word	0x01010280
 8000abc:	52004000 	.word	0x52004000

08000ac0 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8000ac0:	b480      	push	{r7}
 8000ac2:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 8000ac4:	4b09      	ldr	r3, [pc, #36]	@ (8000aec <ExitRun0Mode+0x2c>)
 8000ac6:	68db      	ldr	r3, [r3, #12]
 8000ac8:	4a08      	ldr	r2, [pc, #32]	@ (8000aec <ExitRun0Mode+0x2c>)
 8000aca:	f043 0302 	orr.w	r3, r3, #2
 8000ace:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8000ad0:	bf00      	nop
 8000ad2:	4b06      	ldr	r3, [pc, #24]	@ (8000aec <ExitRun0Mode+0x2c>)
 8000ad4:	685b      	ldr	r3, [r3, #4]
 8000ad6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000ada:	2b00      	cmp	r3, #0
 8000adc:	d0f9      	beq.n	8000ad2 <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8000ade:	bf00      	nop
 8000ae0:	bf00      	nop
 8000ae2:	46bd      	mov	sp, r7
 8000ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ae8:	4770      	bx	lr
 8000aea:	bf00      	nop
 8000aec:	58024800 	.word	0x58024800

08000af0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
 ldr   sp, =_estack      /* set stack pointer */
 8000af0:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8000b2c <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8000af4:	f7ff ffe4 	bl	8000ac0 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000af8:	f7ff ff52 	bl	80009a0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000afc:	480c      	ldr	r0, [pc, #48]	@ (8000b30 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000afe:	490d      	ldr	r1, [pc, #52]	@ (8000b34 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000b00:	4a0d      	ldr	r2, [pc, #52]	@ (8000b38 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000b02:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000b04:	e002      	b.n	8000b0c <LoopCopyDataInit>

08000b06 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000b06:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000b08:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000b0a:	3304      	adds	r3, #4

08000b0c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000b0c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000b0e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000b10:	d3f9      	bcc.n	8000b06 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000b12:	4a0a      	ldr	r2, [pc, #40]	@ (8000b3c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000b14:	4c0a      	ldr	r4, [pc, #40]	@ (8000b40 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000b16:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000b18:	e001      	b.n	8000b1e <LoopFillZerobss>

08000b1a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000b1a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000b1c:	3204      	adds	r2, #4

08000b1e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000b1e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000b20:	d3fb      	bcc.n	8000b1a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000b22:	f008 fe61 	bl	80097e8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000b26:	f7ff fc2f 	bl	8000388 <main>
  bx  lr
 8000b2a:	4770      	bx	lr
 ldr   sp, =_estack      /* set stack pointer */
 8000b2c:	24050000 	.word	0x24050000
  ldr r0, =_sdata
 8000b30:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8000b34:	24000104 	.word	0x24000104
  ldr r2, =_sidata
 8000b38:	080098a8 	.word	0x080098a8
  ldr r2, =_sbss
 8000b3c:	24000104 	.word	0x24000104
  ldr r4, =_ebss
 8000b40:	24001e20 	.word	0x24001e20

08000b44 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000b44:	e7fe      	b.n	8000b44 <ADC3_IRQHandler>
	...

08000b48 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000b48:	b580      	push	{r7, lr}
 8000b4a:	b082      	sub	sp, #8
 8000b4c:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000b4e:	2003      	movs	r0, #3
 8000b50:	f000 f996 	bl	8000e80 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8000b54:	f002 fc88 	bl	8003468 <HAL_RCC_GetSysClockFreq>
 8000b58:	4602      	mov	r2, r0
 8000b5a:	4b15      	ldr	r3, [pc, #84]	@ (8000bb0 <HAL_Init+0x68>)
 8000b5c:	699b      	ldr	r3, [r3, #24]
 8000b5e:	0a1b      	lsrs	r3, r3, #8
 8000b60:	f003 030f 	and.w	r3, r3, #15
 8000b64:	4913      	ldr	r1, [pc, #76]	@ (8000bb4 <HAL_Init+0x6c>)
 8000b66:	5ccb      	ldrb	r3, [r1, r3]
 8000b68:	f003 031f 	and.w	r3, r3, #31
 8000b6c:	fa22 f303 	lsr.w	r3, r2, r3
 8000b70:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8000b72:	4b0f      	ldr	r3, [pc, #60]	@ (8000bb0 <HAL_Init+0x68>)
 8000b74:	699b      	ldr	r3, [r3, #24]
 8000b76:	f003 030f 	and.w	r3, r3, #15
 8000b7a:	4a0e      	ldr	r2, [pc, #56]	@ (8000bb4 <HAL_Init+0x6c>)
 8000b7c:	5cd3      	ldrb	r3, [r2, r3]
 8000b7e:	f003 031f 	and.w	r3, r3, #31
 8000b82:	687a      	ldr	r2, [r7, #4]
 8000b84:	fa22 f303 	lsr.w	r3, r2, r3
 8000b88:	4a0b      	ldr	r2, [pc, #44]	@ (8000bb8 <HAL_Init+0x70>)
 8000b8a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8000b8c:	4a0b      	ldr	r2, [pc, #44]	@ (8000bbc <HAL_Init+0x74>)
 8000b8e:	687b      	ldr	r3, [r7, #4]
 8000b90:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000b92:	200f      	movs	r0, #15
 8000b94:	f000 f814 	bl	8000bc0 <HAL_InitTick>
 8000b98:	4603      	mov	r3, r0
 8000b9a:	2b00      	cmp	r3, #0
 8000b9c:	d001      	beq.n	8000ba2 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8000b9e:	2301      	movs	r3, #1
 8000ba0:	e002      	b.n	8000ba8 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8000ba2:	f7ff fe1d 	bl	80007e0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000ba6:	2300      	movs	r3, #0
}
 8000ba8:	4618      	mov	r0, r3
 8000baa:	3708      	adds	r7, #8
 8000bac:	46bd      	mov	sp, r7
 8000bae:	bd80      	pop	{r7, pc}
 8000bb0:	58024400 	.word	0x58024400
 8000bb4:	08009890 	.word	0x08009890
 8000bb8:	24000004 	.word	0x24000004
 8000bbc:	24000000 	.word	0x24000000

08000bc0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000bc0:	b580      	push	{r7, lr}
 8000bc2:	b082      	sub	sp, #8
 8000bc4:	af00      	add	r7, sp, #0
 8000bc6:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8000bc8:	4b15      	ldr	r3, [pc, #84]	@ (8000c20 <HAL_InitTick+0x60>)
 8000bca:	781b      	ldrb	r3, [r3, #0]
 8000bcc:	2b00      	cmp	r3, #0
 8000bce:	d101      	bne.n	8000bd4 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8000bd0:	2301      	movs	r3, #1
 8000bd2:	e021      	b.n	8000c18 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8000bd4:	4b13      	ldr	r3, [pc, #76]	@ (8000c24 <HAL_InitTick+0x64>)
 8000bd6:	681a      	ldr	r2, [r3, #0]
 8000bd8:	4b11      	ldr	r3, [pc, #68]	@ (8000c20 <HAL_InitTick+0x60>)
 8000bda:	781b      	ldrb	r3, [r3, #0]
 8000bdc:	4619      	mov	r1, r3
 8000bde:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000be2:	fbb3 f3f1 	udiv	r3, r3, r1
 8000be6:	fbb2 f3f3 	udiv	r3, r2, r3
 8000bea:	4618      	mov	r0, r3
 8000bec:	f000 f97b 	bl	8000ee6 <HAL_SYSTICK_Config>
 8000bf0:	4603      	mov	r3, r0
 8000bf2:	2b00      	cmp	r3, #0
 8000bf4:	d001      	beq.n	8000bfa <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8000bf6:	2301      	movs	r3, #1
 8000bf8:	e00e      	b.n	8000c18 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000bfa:	687b      	ldr	r3, [r7, #4]
 8000bfc:	2b0f      	cmp	r3, #15
 8000bfe:	d80a      	bhi.n	8000c16 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000c00:	2200      	movs	r2, #0
 8000c02:	6879      	ldr	r1, [r7, #4]
 8000c04:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000c08:	f000 f945 	bl	8000e96 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000c0c:	4a06      	ldr	r2, [pc, #24]	@ (8000c28 <HAL_InitTick+0x68>)
 8000c0e:	687b      	ldr	r3, [r7, #4]
 8000c10:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000c12:	2300      	movs	r3, #0
 8000c14:	e000      	b.n	8000c18 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8000c16:	2301      	movs	r3, #1
}
 8000c18:	4618      	mov	r0, r3
 8000c1a:	3708      	adds	r7, #8
 8000c1c:	46bd      	mov	sp, r7
 8000c1e:	bd80      	pop	{r7, pc}
 8000c20:	2400000c 	.word	0x2400000c
 8000c24:	24000000 	.word	0x24000000
 8000c28:	24000008 	.word	0x24000008

08000c2c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000c2c:	b480      	push	{r7}
 8000c2e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000c30:	4b06      	ldr	r3, [pc, #24]	@ (8000c4c <HAL_IncTick+0x20>)
 8000c32:	781b      	ldrb	r3, [r3, #0]
 8000c34:	461a      	mov	r2, r3
 8000c36:	4b06      	ldr	r3, [pc, #24]	@ (8000c50 <HAL_IncTick+0x24>)
 8000c38:	681b      	ldr	r3, [r3, #0]
 8000c3a:	4413      	add	r3, r2
 8000c3c:	4a04      	ldr	r2, [pc, #16]	@ (8000c50 <HAL_IncTick+0x24>)
 8000c3e:	6013      	str	r3, [r2, #0]
}
 8000c40:	bf00      	nop
 8000c42:	46bd      	mov	sp, r7
 8000c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c48:	4770      	bx	lr
 8000c4a:	bf00      	nop
 8000c4c:	2400000c 	.word	0x2400000c
 8000c50:	24000238 	.word	0x24000238

08000c54 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000c54:	b480      	push	{r7}
 8000c56:	af00      	add	r7, sp, #0
  return uwTick;
 8000c58:	4b03      	ldr	r3, [pc, #12]	@ (8000c68 <HAL_GetTick+0x14>)
 8000c5a:	681b      	ldr	r3, [r3, #0]
}
 8000c5c:	4618      	mov	r0, r3
 8000c5e:	46bd      	mov	sp, r7
 8000c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c64:	4770      	bx	lr
 8000c66:	bf00      	nop
 8000c68:	24000238 	.word	0x24000238

08000c6c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000c6c:	b580      	push	{r7, lr}
 8000c6e:	b084      	sub	sp, #16
 8000c70:	af00      	add	r7, sp, #0
 8000c72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000c74:	f7ff ffee 	bl	8000c54 <HAL_GetTick>
 8000c78:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000c7a:	687b      	ldr	r3, [r7, #4]
 8000c7c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000c7e:	68fb      	ldr	r3, [r7, #12]
 8000c80:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8000c84:	d005      	beq.n	8000c92 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000c86:	4b0a      	ldr	r3, [pc, #40]	@ (8000cb0 <HAL_Delay+0x44>)
 8000c88:	781b      	ldrb	r3, [r3, #0]
 8000c8a:	461a      	mov	r2, r3
 8000c8c:	68fb      	ldr	r3, [r7, #12]
 8000c8e:	4413      	add	r3, r2
 8000c90:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000c92:	bf00      	nop
 8000c94:	f7ff ffde 	bl	8000c54 <HAL_GetTick>
 8000c98:	4602      	mov	r2, r0
 8000c9a:	68bb      	ldr	r3, [r7, #8]
 8000c9c:	1ad3      	subs	r3, r2, r3
 8000c9e:	68fa      	ldr	r2, [r7, #12]
 8000ca0:	429a      	cmp	r2, r3
 8000ca2:	d8f7      	bhi.n	8000c94 <HAL_Delay+0x28>
  {
  }
}
 8000ca4:	bf00      	nop
 8000ca6:	bf00      	nop
 8000ca8:	3710      	adds	r7, #16
 8000caa:	46bd      	mov	sp, r7
 8000cac:	bd80      	pop	{r7, pc}
 8000cae:	bf00      	nop
 8000cb0:	2400000c 	.word	0x2400000c

08000cb4 <HAL_SYSCFG_AnalogSwitchConfig>:
  *   @arg SYSCFG_SWITCH_PC3_CLOSE
  * @retval None
  */

void HAL_SYSCFG_AnalogSwitchConfig(uint32_t SYSCFG_AnalogSwitch , uint32_t SYSCFG_SwitchState )
{
 8000cb4:	b480      	push	{r7}
 8000cb6:	b083      	sub	sp, #12
 8000cb8:	af00      	add	r7, sp, #0
 8000cba:	6078      	str	r0, [r7, #4]
 8000cbc:	6039      	str	r1, [r7, #0]
  /* Check the parameter */
  assert_param(IS_SYSCFG_ANALOG_SWITCH(SYSCFG_AnalogSwitch));
  assert_param(IS_SYSCFG_SWITCH_STATE(SYSCFG_SwitchState));

  MODIFY_REG(SYSCFG->PMCR, (uint32_t) SYSCFG_AnalogSwitch, (uint32_t)(SYSCFG_SwitchState));
 8000cbe:	4b07      	ldr	r3, [pc, #28]	@ (8000cdc <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 8000cc0:	685a      	ldr	r2, [r3, #4]
 8000cc2:	687b      	ldr	r3, [r7, #4]
 8000cc4:	43db      	mvns	r3, r3
 8000cc6:	401a      	ands	r2, r3
 8000cc8:	4904      	ldr	r1, [pc, #16]	@ (8000cdc <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 8000cca:	683b      	ldr	r3, [r7, #0]
 8000ccc:	4313      	orrs	r3, r2
 8000cce:	604b      	str	r3, [r1, #4]
}
 8000cd0:	bf00      	nop
 8000cd2:	370c      	adds	r7, #12
 8000cd4:	46bd      	mov	sp, r7
 8000cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cda:	4770      	bx	lr
 8000cdc:	58000400 	.word	0x58000400

08000ce0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ce0:	b480      	push	{r7}
 8000ce2:	b085      	sub	sp, #20
 8000ce4:	af00      	add	r7, sp, #0
 8000ce6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000ce8:	687b      	ldr	r3, [r7, #4]
 8000cea:	f003 0307 	and.w	r3, r3, #7
 8000cee:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000cf0:	4b0b      	ldr	r3, [pc, #44]	@ (8000d20 <__NVIC_SetPriorityGrouping+0x40>)
 8000cf2:	68db      	ldr	r3, [r3, #12]
 8000cf4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000cf6:	68ba      	ldr	r2, [r7, #8]
 8000cf8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000cfc:	4013      	ands	r3, r2
 8000cfe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000d00:	68fb      	ldr	r3, [r7, #12]
 8000d02:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000d04:	68bb      	ldr	r3, [r7, #8]
 8000d06:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8000d08:	4b06      	ldr	r3, [pc, #24]	@ (8000d24 <__NVIC_SetPriorityGrouping+0x44>)
 8000d0a:	4313      	orrs	r3, r2
 8000d0c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000d0e:	4a04      	ldr	r2, [pc, #16]	@ (8000d20 <__NVIC_SetPriorityGrouping+0x40>)
 8000d10:	68bb      	ldr	r3, [r7, #8]
 8000d12:	60d3      	str	r3, [r2, #12]
}
 8000d14:	bf00      	nop
 8000d16:	3714      	adds	r7, #20
 8000d18:	46bd      	mov	sp, r7
 8000d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d1e:	4770      	bx	lr
 8000d20:	e000ed00 	.word	0xe000ed00
 8000d24:	05fa0000 	.word	0x05fa0000

08000d28 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000d28:	b480      	push	{r7}
 8000d2a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000d2c:	4b04      	ldr	r3, [pc, #16]	@ (8000d40 <__NVIC_GetPriorityGrouping+0x18>)
 8000d2e:	68db      	ldr	r3, [r3, #12]
 8000d30:	0a1b      	lsrs	r3, r3, #8
 8000d32:	f003 0307 	and.w	r3, r3, #7
}
 8000d36:	4618      	mov	r0, r3
 8000d38:	46bd      	mov	sp, r7
 8000d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d3e:	4770      	bx	lr
 8000d40:	e000ed00 	.word	0xe000ed00

08000d44 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d44:	b480      	push	{r7}
 8000d46:	b083      	sub	sp, #12
 8000d48:	af00      	add	r7, sp, #0
 8000d4a:	4603      	mov	r3, r0
 8000d4c:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8000d4e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000d52:	2b00      	cmp	r3, #0
 8000d54:	db0b      	blt.n	8000d6e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000d56:	88fb      	ldrh	r3, [r7, #6]
 8000d58:	f003 021f 	and.w	r2, r3, #31
 8000d5c:	4907      	ldr	r1, [pc, #28]	@ (8000d7c <__NVIC_EnableIRQ+0x38>)
 8000d5e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000d62:	095b      	lsrs	r3, r3, #5
 8000d64:	2001      	movs	r0, #1
 8000d66:	fa00 f202 	lsl.w	r2, r0, r2
 8000d6a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000d6e:	bf00      	nop
 8000d70:	370c      	adds	r7, #12
 8000d72:	46bd      	mov	sp, r7
 8000d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d78:	4770      	bx	lr
 8000d7a:	bf00      	nop
 8000d7c:	e000e100 	.word	0xe000e100

08000d80 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000d80:	b480      	push	{r7}
 8000d82:	b083      	sub	sp, #12
 8000d84:	af00      	add	r7, sp, #0
 8000d86:	4603      	mov	r3, r0
 8000d88:	6039      	str	r1, [r7, #0]
 8000d8a:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8000d8c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000d90:	2b00      	cmp	r3, #0
 8000d92:	db0a      	blt.n	8000daa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d94:	683b      	ldr	r3, [r7, #0]
 8000d96:	b2da      	uxtb	r2, r3
 8000d98:	490c      	ldr	r1, [pc, #48]	@ (8000dcc <__NVIC_SetPriority+0x4c>)
 8000d9a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000d9e:	0112      	lsls	r2, r2, #4
 8000da0:	b2d2      	uxtb	r2, r2
 8000da2:	440b      	add	r3, r1
 8000da4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000da8:	e00a      	b.n	8000dc0 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000daa:	683b      	ldr	r3, [r7, #0]
 8000dac:	b2da      	uxtb	r2, r3
 8000dae:	4908      	ldr	r1, [pc, #32]	@ (8000dd0 <__NVIC_SetPriority+0x50>)
 8000db0:	88fb      	ldrh	r3, [r7, #6]
 8000db2:	f003 030f 	and.w	r3, r3, #15
 8000db6:	3b04      	subs	r3, #4
 8000db8:	0112      	lsls	r2, r2, #4
 8000dba:	b2d2      	uxtb	r2, r2
 8000dbc:	440b      	add	r3, r1
 8000dbe:	761a      	strb	r2, [r3, #24]
}
 8000dc0:	bf00      	nop
 8000dc2:	370c      	adds	r7, #12
 8000dc4:	46bd      	mov	sp, r7
 8000dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dca:	4770      	bx	lr
 8000dcc:	e000e100 	.word	0xe000e100
 8000dd0:	e000ed00 	.word	0xe000ed00

08000dd4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000dd4:	b480      	push	{r7}
 8000dd6:	b089      	sub	sp, #36	@ 0x24
 8000dd8:	af00      	add	r7, sp, #0
 8000dda:	60f8      	str	r0, [r7, #12]
 8000ddc:	60b9      	str	r1, [r7, #8]
 8000dde:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000de0:	68fb      	ldr	r3, [r7, #12]
 8000de2:	f003 0307 	and.w	r3, r3, #7
 8000de6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000de8:	69fb      	ldr	r3, [r7, #28]
 8000dea:	f1c3 0307 	rsb	r3, r3, #7
 8000dee:	2b04      	cmp	r3, #4
 8000df0:	bf28      	it	cs
 8000df2:	2304      	movcs	r3, #4
 8000df4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000df6:	69fb      	ldr	r3, [r7, #28]
 8000df8:	3304      	adds	r3, #4
 8000dfa:	2b06      	cmp	r3, #6
 8000dfc:	d902      	bls.n	8000e04 <NVIC_EncodePriority+0x30>
 8000dfe:	69fb      	ldr	r3, [r7, #28]
 8000e00:	3b03      	subs	r3, #3
 8000e02:	e000      	b.n	8000e06 <NVIC_EncodePriority+0x32>
 8000e04:	2300      	movs	r3, #0
 8000e06:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e08:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000e0c:	69bb      	ldr	r3, [r7, #24]
 8000e0e:	fa02 f303 	lsl.w	r3, r2, r3
 8000e12:	43da      	mvns	r2, r3
 8000e14:	68bb      	ldr	r3, [r7, #8]
 8000e16:	401a      	ands	r2, r3
 8000e18:	697b      	ldr	r3, [r7, #20]
 8000e1a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000e1c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8000e20:	697b      	ldr	r3, [r7, #20]
 8000e22:	fa01 f303 	lsl.w	r3, r1, r3
 8000e26:	43d9      	mvns	r1, r3
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e2c:	4313      	orrs	r3, r2
         );
}
 8000e2e:	4618      	mov	r0, r3
 8000e30:	3724      	adds	r7, #36	@ 0x24
 8000e32:	46bd      	mov	sp, r7
 8000e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e38:	4770      	bx	lr
	...

08000e3c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000e3c:	b580      	push	{r7, lr}
 8000e3e:	b082      	sub	sp, #8
 8000e40:	af00      	add	r7, sp, #0
 8000e42:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	3b01      	subs	r3, #1
 8000e48:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000e4c:	d301      	bcc.n	8000e52 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000e4e:	2301      	movs	r3, #1
 8000e50:	e00f      	b.n	8000e72 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000e52:	4a0a      	ldr	r2, [pc, #40]	@ (8000e7c <SysTick_Config+0x40>)
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	3b01      	subs	r3, #1
 8000e58:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000e5a:	210f      	movs	r1, #15
 8000e5c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000e60:	f7ff ff8e 	bl	8000d80 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000e64:	4b05      	ldr	r3, [pc, #20]	@ (8000e7c <SysTick_Config+0x40>)
 8000e66:	2200      	movs	r2, #0
 8000e68:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000e6a:	4b04      	ldr	r3, [pc, #16]	@ (8000e7c <SysTick_Config+0x40>)
 8000e6c:	2207      	movs	r2, #7
 8000e6e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000e70:	2300      	movs	r3, #0
}
 8000e72:	4618      	mov	r0, r3
 8000e74:	3708      	adds	r7, #8
 8000e76:	46bd      	mov	sp, r7
 8000e78:	bd80      	pop	{r7, pc}
 8000e7a:	bf00      	nop
 8000e7c:	e000e010 	.word	0xe000e010

08000e80 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e80:	b580      	push	{r7, lr}
 8000e82:	b082      	sub	sp, #8
 8000e84:	af00      	add	r7, sp, #0
 8000e86:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000e88:	6878      	ldr	r0, [r7, #4]
 8000e8a:	f7ff ff29 	bl	8000ce0 <__NVIC_SetPriorityGrouping>
}
 8000e8e:	bf00      	nop
 8000e90:	3708      	adds	r7, #8
 8000e92:	46bd      	mov	sp, r7
 8000e94:	bd80      	pop	{r7, pc}

08000e96 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e96:	b580      	push	{r7, lr}
 8000e98:	b086      	sub	sp, #24
 8000e9a:	af00      	add	r7, sp, #0
 8000e9c:	4603      	mov	r3, r0
 8000e9e:	60b9      	str	r1, [r7, #8]
 8000ea0:	607a      	str	r2, [r7, #4]
 8000ea2:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000ea4:	f7ff ff40 	bl	8000d28 <__NVIC_GetPriorityGrouping>
 8000ea8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000eaa:	687a      	ldr	r2, [r7, #4]
 8000eac:	68b9      	ldr	r1, [r7, #8]
 8000eae:	6978      	ldr	r0, [r7, #20]
 8000eb0:	f7ff ff90 	bl	8000dd4 <NVIC_EncodePriority>
 8000eb4:	4602      	mov	r2, r0
 8000eb6:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000eba:	4611      	mov	r1, r2
 8000ebc:	4618      	mov	r0, r3
 8000ebe:	f7ff ff5f 	bl	8000d80 <__NVIC_SetPriority>
}
 8000ec2:	bf00      	nop
 8000ec4:	3718      	adds	r7, #24
 8000ec6:	46bd      	mov	sp, r7
 8000ec8:	bd80      	pop	{r7, pc}

08000eca <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000eca:	b580      	push	{r7, lr}
 8000ecc:	b082      	sub	sp, #8
 8000ece:	af00      	add	r7, sp, #0
 8000ed0:	4603      	mov	r3, r0
 8000ed2:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000ed4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000ed8:	4618      	mov	r0, r3
 8000eda:	f7ff ff33 	bl	8000d44 <__NVIC_EnableIRQ>
}
 8000ede:	bf00      	nop
 8000ee0:	3708      	adds	r7, #8
 8000ee2:	46bd      	mov	sp, r7
 8000ee4:	bd80      	pop	{r7, pc}

08000ee6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000ee6:	b580      	push	{r7, lr}
 8000ee8:	b082      	sub	sp, #8
 8000eea:	af00      	add	r7, sp, #0
 8000eec:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000eee:	6878      	ldr	r0, [r7, #4]
 8000ef0:	f7ff ffa4 	bl	8000e3c <SysTick_Config>
 8000ef4:	4603      	mov	r3, r0
}
 8000ef6:	4618      	mov	r0, r3
 8000ef8:	3708      	adds	r7, #8
 8000efa:	46bd      	mov	sp, r7
 8000efc:	bd80      	pop	{r7, pc}
	...

08000f00 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8000f00:	b480      	push	{r7}
 8000f02:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8000f04:	f3bf 8f5f 	dmb	sy
}
 8000f08:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8000f0a:	4b07      	ldr	r3, [pc, #28]	@ (8000f28 <HAL_MPU_Disable+0x28>)
 8000f0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000f0e:	4a06      	ldr	r2, [pc, #24]	@ (8000f28 <HAL_MPU_Disable+0x28>)
 8000f10:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000f14:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8000f16:	4b05      	ldr	r3, [pc, #20]	@ (8000f2c <HAL_MPU_Disable+0x2c>)
 8000f18:	2200      	movs	r2, #0
 8000f1a:	605a      	str	r2, [r3, #4]
}
 8000f1c:	bf00      	nop
 8000f1e:	46bd      	mov	sp, r7
 8000f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f24:	4770      	bx	lr
 8000f26:	bf00      	nop
 8000f28:	e000ed00 	.word	0xe000ed00
 8000f2c:	e000ed90 	.word	0xe000ed90

08000f30 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8000f30:	b480      	push	{r7}
 8000f32:	b083      	sub	sp, #12
 8000f34:	af00      	add	r7, sp, #0
 8000f36:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8000f38:	4a0b      	ldr	r2, [pc, #44]	@ (8000f68 <HAL_MPU_Enable+0x38>)
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	f043 0301 	orr.w	r3, r3, #1
 8000f40:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8000f42:	4b0a      	ldr	r3, [pc, #40]	@ (8000f6c <HAL_MPU_Enable+0x3c>)
 8000f44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000f46:	4a09      	ldr	r2, [pc, #36]	@ (8000f6c <HAL_MPU_Enable+0x3c>)
 8000f48:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000f4c:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8000f4e:	f3bf 8f4f 	dsb	sy
}
 8000f52:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000f54:	f3bf 8f6f 	isb	sy
}
 8000f58:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8000f5a:	bf00      	nop
 8000f5c:	370c      	adds	r7, #12
 8000f5e:	46bd      	mov	sp, r7
 8000f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f64:	4770      	bx	lr
 8000f66:	bf00      	nop
 8000f68:	e000ed90 	.word	0xe000ed90
 8000f6c:	e000ed00 	.word	0xe000ed00

08000f70 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 8000f70:	b480      	push	{r7}
 8000f72:	b083      	sub	sp, #12
 8000f74:	af00      	add	r7, sp, #0
 8000f76:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	785a      	ldrb	r2, [r3, #1]
 8000f7c:	4b1b      	ldr	r3, [pc, #108]	@ (8000fec <HAL_MPU_ConfigRegion+0x7c>)
 8000f7e:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8000f80:	4b1a      	ldr	r3, [pc, #104]	@ (8000fec <HAL_MPU_ConfigRegion+0x7c>)
 8000f82:	691b      	ldr	r3, [r3, #16]
 8000f84:	4a19      	ldr	r2, [pc, #100]	@ (8000fec <HAL_MPU_ConfigRegion+0x7c>)
 8000f86:	f023 0301 	bic.w	r3, r3, #1
 8000f8a:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8000f8c:	4a17      	ldr	r2, [pc, #92]	@ (8000fec <HAL_MPU_ConfigRegion+0x7c>)
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	685b      	ldr	r3, [r3, #4]
 8000f92:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	7b1b      	ldrb	r3, [r3, #12]
 8000f98:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	7adb      	ldrb	r3, [r3, #11]
 8000f9e:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8000fa0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	7a9b      	ldrb	r3, [r3, #10]
 8000fa6:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8000fa8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	7b5b      	ldrb	r3, [r3, #13]
 8000fae:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8000fb0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	7b9b      	ldrb	r3, [r3, #14]
 8000fb6:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8000fb8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	7bdb      	ldrb	r3, [r3, #15]
 8000fbe:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8000fc0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	7a5b      	ldrb	r3, [r3, #9]
 8000fc6:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8000fc8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	7a1b      	ldrb	r3, [r3, #8]
 8000fce:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8000fd0:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8000fd2:	687a      	ldr	r2, [r7, #4]
 8000fd4:	7812      	ldrb	r2, [r2, #0]
 8000fd6:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8000fd8:	4a04      	ldr	r2, [pc, #16]	@ (8000fec <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8000fda:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8000fdc:	6113      	str	r3, [r2, #16]
}
 8000fde:	bf00      	nop
 8000fe0:	370c      	adds	r7, #12
 8000fe2:	46bd      	mov	sp, r7
 8000fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe8:	4770      	bx	lr
 8000fea:	bf00      	nop
 8000fec:	e000ed90 	.word	0xe000ed90

08000ff0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8000ff0:	b480      	push	{r7}
 8000ff2:	b089      	sub	sp, #36	@ 0x24
 8000ff4:	af00      	add	r7, sp, #0
 8000ff6:	6078      	str	r0, [r7, #4]
 8000ff8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8000ffa:	2300      	movs	r3, #0
 8000ffc:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8000ffe:	4b86      	ldr	r3, [pc, #536]	@ (8001218 <HAL_GPIO_Init+0x228>)
 8001000:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8001002:	e18c      	b.n	800131e <HAL_GPIO_Init+0x32e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001004:	683b      	ldr	r3, [r7, #0]
 8001006:	681a      	ldr	r2, [r3, #0]
 8001008:	2101      	movs	r1, #1
 800100a:	69fb      	ldr	r3, [r7, #28]
 800100c:	fa01 f303 	lsl.w	r3, r1, r3
 8001010:	4013      	ands	r3, r2
 8001012:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8001014:	693b      	ldr	r3, [r7, #16]
 8001016:	2b00      	cmp	r3, #0
 8001018:	f000 817e 	beq.w	8001318 <HAL_GPIO_Init+0x328>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800101c:	683b      	ldr	r3, [r7, #0]
 800101e:	685b      	ldr	r3, [r3, #4]
 8001020:	f003 0303 	and.w	r3, r3, #3
 8001024:	2b01      	cmp	r3, #1
 8001026:	d005      	beq.n	8001034 <HAL_GPIO_Init+0x44>
 8001028:	683b      	ldr	r3, [r7, #0]
 800102a:	685b      	ldr	r3, [r3, #4]
 800102c:	f003 0303 	and.w	r3, r3, #3
 8001030:	2b02      	cmp	r3, #2
 8001032:	d130      	bne.n	8001096 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	689b      	ldr	r3, [r3, #8]
 8001038:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800103a:	69fb      	ldr	r3, [r7, #28]
 800103c:	005b      	lsls	r3, r3, #1
 800103e:	2203      	movs	r2, #3
 8001040:	fa02 f303 	lsl.w	r3, r2, r3
 8001044:	43db      	mvns	r3, r3
 8001046:	69ba      	ldr	r2, [r7, #24]
 8001048:	4013      	ands	r3, r2
 800104a:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800104c:	683b      	ldr	r3, [r7, #0]
 800104e:	68da      	ldr	r2, [r3, #12]
 8001050:	69fb      	ldr	r3, [r7, #28]
 8001052:	005b      	lsls	r3, r3, #1
 8001054:	fa02 f303 	lsl.w	r3, r2, r3
 8001058:	69ba      	ldr	r2, [r7, #24]
 800105a:	4313      	orrs	r3, r2
 800105c:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	69ba      	ldr	r2, [r7, #24]
 8001062:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	685b      	ldr	r3, [r3, #4]
 8001068:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800106a:	2201      	movs	r2, #1
 800106c:	69fb      	ldr	r3, [r7, #28]
 800106e:	fa02 f303 	lsl.w	r3, r2, r3
 8001072:	43db      	mvns	r3, r3
 8001074:	69ba      	ldr	r2, [r7, #24]
 8001076:	4013      	ands	r3, r2
 8001078:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800107a:	683b      	ldr	r3, [r7, #0]
 800107c:	685b      	ldr	r3, [r3, #4]
 800107e:	091b      	lsrs	r3, r3, #4
 8001080:	f003 0201 	and.w	r2, r3, #1
 8001084:	69fb      	ldr	r3, [r7, #28]
 8001086:	fa02 f303 	lsl.w	r3, r2, r3
 800108a:	69ba      	ldr	r2, [r7, #24]
 800108c:	4313      	orrs	r3, r2
 800108e:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	69ba      	ldr	r2, [r7, #24]
 8001094:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001096:	683b      	ldr	r3, [r7, #0]
 8001098:	685b      	ldr	r3, [r3, #4]
 800109a:	f003 0303 	and.w	r3, r3, #3
 800109e:	2b03      	cmp	r3, #3
 80010a0:	d017      	beq.n	80010d2 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	68db      	ldr	r3, [r3, #12]
 80010a6:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80010a8:	69fb      	ldr	r3, [r7, #28]
 80010aa:	005b      	lsls	r3, r3, #1
 80010ac:	2203      	movs	r2, #3
 80010ae:	fa02 f303 	lsl.w	r3, r2, r3
 80010b2:	43db      	mvns	r3, r3
 80010b4:	69ba      	ldr	r2, [r7, #24]
 80010b6:	4013      	ands	r3, r2
 80010b8:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80010ba:	683b      	ldr	r3, [r7, #0]
 80010bc:	689a      	ldr	r2, [r3, #8]
 80010be:	69fb      	ldr	r3, [r7, #28]
 80010c0:	005b      	lsls	r3, r3, #1
 80010c2:	fa02 f303 	lsl.w	r3, r2, r3
 80010c6:	69ba      	ldr	r2, [r7, #24]
 80010c8:	4313      	orrs	r3, r2
 80010ca:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	69ba      	ldr	r2, [r7, #24]
 80010d0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80010d2:	683b      	ldr	r3, [r7, #0]
 80010d4:	685b      	ldr	r3, [r3, #4]
 80010d6:	f003 0303 	and.w	r3, r3, #3
 80010da:	2b02      	cmp	r3, #2
 80010dc:	d123      	bne.n	8001126 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80010de:	69fb      	ldr	r3, [r7, #28]
 80010e0:	08da      	lsrs	r2, r3, #3
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	3208      	adds	r2, #8
 80010e6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80010ea:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80010ec:	69fb      	ldr	r3, [r7, #28]
 80010ee:	f003 0307 	and.w	r3, r3, #7
 80010f2:	009b      	lsls	r3, r3, #2
 80010f4:	220f      	movs	r2, #15
 80010f6:	fa02 f303 	lsl.w	r3, r2, r3
 80010fa:	43db      	mvns	r3, r3
 80010fc:	69ba      	ldr	r2, [r7, #24]
 80010fe:	4013      	ands	r3, r2
 8001100:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8001102:	683b      	ldr	r3, [r7, #0]
 8001104:	691a      	ldr	r2, [r3, #16]
 8001106:	69fb      	ldr	r3, [r7, #28]
 8001108:	f003 0307 	and.w	r3, r3, #7
 800110c:	009b      	lsls	r3, r3, #2
 800110e:	fa02 f303 	lsl.w	r3, r2, r3
 8001112:	69ba      	ldr	r2, [r7, #24]
 8001114:	4313      	orrs	r3, r2
 8001116:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001118:	69fb      	ldr	r3, [r7, #28]
 800111a:	08da      	lsrs	r2, r3, #3
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	3208      	adds	r2, #8
 8001120:	69b9      	ldr	r1, [r7, #24]
 8001122:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	681b      	ldr	r3, [r3, #0]
 800112a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800112c:	69fb      	ldr	r3, [r7, #28]
 800112e:	005b      	lsls	r3, r3, #1
 8001130:	2203      	movs	r2, #3
 8001132:	fa02 f303 	lsl.w	r3, r2, r3
 8001136:	43db      	mvns	r3, r3
 8001138:	69ba      	ldr	r2, [r7, #24]
 800113a:	4013      	ands	r3, r2
 800113c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800113e:	683b      	ldr	r3, [r7, #0]
 8001140:	685b      	ldr	r3, [r3, #4]
 8001142:	f003 0203 	and.w	r2, r3, #3
 8001146:	69fb      	ldr	r3, [r7, #28]
 8001148:	005b      	lsls	r3, r3, #1
 800114a:	fa02 f303 	lsl.w	r3, r2, r3
 800114e:	69ba      	ldr	r2, [r7, #24]
 8001150:	4313      	orrs	r3, r2
 8001152:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	69ba      	ldr	r2, [r7, #24]
 8001158:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800115a:	683b      	ldr	r3, [r7, #0]
 800115c:	685b      	ldr	r3, [r3, #4]
 800115e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001162:	2b00      	cmp	r3, #0
 8001164:	f000 80d8 	beq.w	8001318 <HAL_GPIO_Init+0x328>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001168:	4b2c      	ldr	r3, [pc, #176]	@ (800121c <HAL_GPIO_Init+0x22c>)
 800116a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800116e:	4a2b      	ldr	r2, [pc, #172]	@ (800121c <HAL_GPIO_Init+0x22c>)
 8001170:	f043 0302 	orr.w	r3, r3, #2
 8001174:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8001178:	4b28      	ldr	r3, [pc, #160]	@ (800121c <HAL_GPIO_Init+0x22c>)
 800117a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800117e:	f003 0302 	and.w	r3, r3, #2
 8001182:	60fb      	str	r3, [r7, #12]
 8001184:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001186:	4a26      	ldr	r2, [pc, #152]	@ (8001220 <HAL_GPIO_Init+0x230>)
 8001188:	69fb      	ldr	r3, [r7, #28]
 800118a:	089b      	lsrs	r3, r3, #2
 800118c:	3302      	adds	r3, #2
 800118e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001192:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8001194:	69fb      	ldr	r3, [r7, #28]
 8001196:	f003 0303 	and.w	r3, r3, #3
 800119a:	009b      	lsls	r3, r3, #2
 800119c:	220f      	movs	r2, #15
 800119e:	fa02 f303 	lsl.w	r3, r2, r3
 80011a2:	43db      	mvns	r3, r3
 80011a4:	69ba      	ldr	r2, [r7, #24]
 80011a6:	4013      	ands	r3, r2
 80011a8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	4a1d      	ldr	r2, [pc, #116]	@ (8001224 <HAL_GPIO_Init+0x234>)
 80011ae:	4293      	cmp	r3, r2
 80011b0:	d04a      	beq.n	8001248 <HAL_GPIO_Init+0x258>
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	4a1c      	ldr	r2, [pc, #112]	@ (8001228 <HAL_GPIO_Init+0x238>)
 80011b6:	4293      	cmp	r3, r2
 80011b8:	d02b      	beq.n	8001212 <HAL_GPIO_Init+0x222>
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	4a1b      	ldr	r2, [pc, #108]	@ (800122c <HAL_GPIO_Init+0x23c>)
 80011be:	4293      	cmp	r3, r2
 80011c0:	d025      	beq.n	800120e <HAL_GPIO_Init+0x21e>
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	4a1a      	ldr	r2, [pc, #104]	@ (8001230 <HAL_GPIO_Init+0x240>)
 80011c6:	4293      	cmp	r3, r2
 80011c8:	d01f      	beq.n	800120a <HAL_GPIO_Init+0x21a>
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	4a19      	ldr	r2, [pc, #100]	@ (8001234 <HAL_GPIO_Init+0x244>)
 80011ce:	4293      	cmp	r3, r2
 80011d0:	d019      	beq.n	8001206 <HAL_GPIO_Init+0x216>
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	4a18      	ldr	r2, [pc, #96]	@ (8001238 <HAL_GPIO_Init+0x248>)
 80011d6:	4293      	cmp	r3, r2
 80011d8:	d013      	beq.n	8001202 <HAL_GPIO_Init+0x212>
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	4a17      	ldr	r2, [pc, #92]	@ (800123c <HAL_GPIO_Init+0x24c>)
 80011de:	4293      	cmp	r3, r2
 80011e0:	d00d      	beq.n	80011fe <HAL_GPIO_Init+0x20e>
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	4a16      	ldr	r2, [pc, #88]	@ (8001240 <HAL_GPIO_Init+0x250>)
 80011e6:	4293      	cmp	r3, r2
 80011e8:	d007      	beq.n	80011fa <HAL_GPIO_Init+0x20a>
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	4a15      	ldr	r2, [pc, #84]	@ (8001244 <HAL_GPIO_Init+0x254>)
 80011ee:	4293      	cmp	r3, r2
 80011f0:	d101      	bne.n	80011f6 <HAL_GPIO_Init+0x206>
 80011f2:	2309      	movs	r3, #9
 80011f4:	e029      	b.n	800124a <HAL_GPIO_Init+0x25a>
 80011f6:	230a      	movs	r3, #10
 80011f8:	e027      	b.n	800124a <HAL_GPIO_Init+0x25a>
 80011fa:	2307      	movs	r3, #7
 80011fc:	e025      	b.n	800124a <HAL_GPIO_Init+0x25a>
 80011fe:	2306      	movs	r3, #6
 8001200:	e023      	b.n	800124a <HAL_GPIO_Init+0x25a>
 8001202:	2305      	movs	r3, #5
 8001204:	e021      	b.n	800124a <HAL_GPIO_Init+0x25a>
 8001206:	2304      	movs	r3, #4
 8001208:	e01f      	b.n	800124a <HAL_GPIO_Init+0x25a>
 800120a:	2303      	movs	r3, #3
 800120c:	e01d      	b.n	800124a <HAL_GPIO_Init+0x25a>
 800120e:	2302      	movs	r3, #2
 8001210:	e01b      	b.n	800124a <HAL_GPIO_Init+0x25a>
 8001212:	2301      	movs	r3, #1
 8001214:	e019      	b.n	800124a <HAL_GPIO_Init+0x25a>
 8001216:	bf00      	nop
 8001218:	58000080 	.word	0x58000080
 800121c:	58024400 	.word	0x58024400
 8001220:	58000400 	.word	0x58000400
 8001224:	58020000 	.word	0x58020000
 8001228:	58020400 	.word	0x58020400
 800122c:	58020800 	.word	0x58020800
 8001230:	58020c00 	.word	0x58020c00
 8001234:	58021000 	.word	0x58021000
 8001238:	58021400 	.word	0x58021400
 800123c:	58021800 	.word	0x58021800
 8001240:	58021c00 	.word	0x58021c00
 8001244:	58022400 	.word	0x58022400
 8001248:	2300      	movs	r3, #0
 800124a:	69fa      	ldr	r2, [r7, #28]
 800124c:	f002 0203 	and.w	r2, r2, #3
 8001250:	0092      	lsls	r2, r2, #2
 8001252:	4093      	lsls	r3, r2
 8001254:	69ba      	ldr	r2, [r7, #24]
 8001256:	4313      	orrs	r3, r2
 8001258:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800125a:	4938      	ldr	r1, [pc, #224]	@ (800133c <HAL_GPIO_Init+0x34c>)
 800125c:	69fb      	ldr	r3, [r7, #28]
 800125e:	089b      	lsrs	r3, r3, #2
 8001260:	3302      	adds	r3, #2
 8001262:	69ba      	ldr	r2, [r7, #24]
 8001264:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001268:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800126c:	681b      	ldr	r3, [r3, #0]
 800126e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001270:	693b      	ldr	r3, [r7, #16]
 8001272:	43db      	mvns	r3, r3
 8001274:	69ba      	ldr	r2, [r7, #24]
 8001276:	4013      	ands	r3, r2
 8001278:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800127a:	683b      	ldr	r3, [r7, #0]
 800127c:	685b      	ldr	r3, [r3, #4]
 800127e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001282:	2b00      	cmp	r3, #0
 8001284:	d003      	beq.n	800128e <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 8001286:	69ba      	ldr	r2, [r7, #24]
 8001288:	693b      	ldr	r3, [r7, #16]
 800128a:	4313      	orrs	r3, r2
 800128c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 800128e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001292:	69bb      	ldr	r3, [r7, #24]
 8001294:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8001296:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800129a:	685b      	ldr	r3, [r3, #4]
 800129c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800129e:	693b      	ldr	r3, [r7, #16]
 80012a0:	43db      	mvns	r3, r3
 80012a2:	69ba      	ldr	r2, [r7, #24]
 80012a4:	4013      	ands	r3, r2
 80012a6:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80012a8:	683b      	ldr	r3, [r7, #0]
 80012aa:	685b      	ldr	r3, [r3, #4]
 80012ac:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	d003      	beq.n	80012bc <HAL_GPIO_Init+0x2cc>
        {
          temp |= iocurrent;
 80012b4:	69ba      	ldr	r2, [r7, #24]
 80012b6:	693b      	ldr	r3, [r7, #16]
 80012b8:	4313      	orrs	r3, r2
 80012ba:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 80012bc:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80012c0:	69bb      	ldr	r3, [r7, #24]
 80012c2:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 80012c4:	697b      	ldr	r3, [r7, #20]
 80012c6:	685b      	ldr	r3, [r3, #4]
 80012c8:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80012ca:	693b      	ldr	r3, [r7, #16]
 80012cc:	43db      	mvns	r3, r3
 80012ce:	69ba      	ldr	r2, [r7, #24]
 80012d0:	4013      	ands	r3, r2
 80012d2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80012d4:	683b      	ldr	r3, [r7, #0]
 80012d6:	685b      	ldr	r3, [r3, #4]
 80012d8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80012dc:	2b00      	cmp	r3, #0
 80012de:	d003      	beq.n	80012e8 <HAL_GPIO_Init+0x2f8>
        {
          temp |= iocurrent;
 80012e0:	69ba      	ldr	r2, [r7, #24]
 80012e2:	693b      	ldr	r3, [r7, #16]
 80012e4:	4313      	orrs	r3, r2
 80012e6:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 80012e8:	697b      	ldr	r3, [r7, #20]
 80012ea:	69ba      	ldr	r2, [r7, #24]
 80012ec:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 80012ee:	697b      	ldr	r3, [r7, #20]
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80012f4:	693b      	ldr	r3, [r7, #16]
 80012f6:	43db      	mvns	r3, r3
 80012f8:	69ba      	ldr	r2, [r7, #24]
 80012fa:	4013      	ands	r3, r2
 80012fc:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80012fe:	683b      	ldr	r3, [r7, #0]
 8001300:	685b      	ldr	r3, [r3, #4]
 8001302:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001306:	2b00      	cmp	r3, #0
 8001308:	d003      	beq.n	8001312 <HAL_GPIO_Init+0x322>
        {
          temp |= iocurrent;
 800130a:	69ba      	ldr	r2, [r7, #24]
 800130c:	693b      	ldr	r3, [r7, #16]
 800130e:	4313      	orrs	r3, r2
 8001310:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8001312:	697b      	ldr	r3, [r7, #20]
 8001314:	69ba      	ldr	r2, [r7, #24]
 8001316:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8001318:	69fb      	ldr	r3, [r7, #28]
 800131a:	3301      	adds	r3, #1
 800131c:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800131e:	683b      	ldr	r3, [r7, #0]
 8001320:	681a      	ldr	r2, [r3, #0]
 8001322:	69fb      	ldr	r3, [r7, #28]
 8001324:	fa22 f303 	lsr.w	r3, r2, r3
 8001328:	2b00      	cmp	r3, #0
 800132a:	f47f ae6b 	bne.w	8001004 <HAL_GPIO_Init+0x14>
  }
}
 800132e:	bf00      	nop
 8001330:	bf00      	nop
 8001332:	3724      	adds	r7, #36	@ 0x24
 8001334:	46bd      	mov	sp, r7
 8001336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800133a:	4770      	bx	lr
 800133c:	58000400 	.word	0x58000400

08001340 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001340:	b480      	push	{r7}
 8001342:	b083      	sub	sp, #12
 8001344:	af00      	add	r7, sp, #0
 8001346:	6078      	str	r0, [r7, #4]
 8001348:	460b      	mov	r3, r1
 800134a:	807b      	strh	r3, [r7, #2]
 800134c:	4613      	mov	r3, r2
 800134e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001350:	787b      	ldrb	r3, [r7, #1]
 8001352:	2b00      	cmp	r3, #0
 8001354:	d003      	beq.n	800135e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001356:	887a      	ldrh	r2, [r7, #2]
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 800135c:	e003      	b.n	8001366 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 800135e:	887b      	ldrh	r3, [r7, #2]
 8001360:	041a      	lsls	r2, r3, #16
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	619a      	str	r2, [r3, #24]
}
 8001366:	bf00      	nop
 8001368:	370c      	adds	r7, #12
 800136a:	46bd      	mov	sp, r7
 800136c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001370:	4770      	bx	lr

08001372 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8001372:	b580      	push	{r7, lr}
 8001374:	b086      	sub	sp, #24
 8001376:	af02      	add	r7, sp, #8
 8001378:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	2b00      	cmp	r3, #0
 800137e:	d101      	bne.n	8001384 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8001380:	2301      	movs	r3, #1
 8001382:	e0fe      	b.n	8001582 <HAL_PCD_Init+0x210>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 800138a:	b2db      	uxtb	r3, r3
 800138c:	2b00      	cmp	r3, #0
 800138e:	d106      	bne.n	800139e <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	2200      	movs	r2, #0
 8001394:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8001398:	6878      	ldr	r0, [r7, #4]
 800139a:	f007 fee9 	bl	8009170 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	2203      	movs	r2, #3
 80013a2:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	4618      	mov	r0, r3
 80013ac:	f004 faa3 	bl	80058f6 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	6818      	ldr	r0, [r3, #0]
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	7c1a      	ldrb	r2, [r3, #16]
 80013b8:	f88d 2000 	strb.w	r2, [sp]
 80013bc:	3304      	adds	r3, #4
 80013be:	cb0e      	ldmia	r3, {r1, r2, r3}
 80013c0:	f004 f974 	bl	80056ac <USB_CoreInit>
 80013c4:	4603      	mov	r3, r0
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d005      	beq.n	80013d6 <HAL_PCD_Init+0x64>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	2202      	movs	r2, #2
 80013ce:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80013d2:	2301      	movs	r3, #1
 80013d4:	e0d5      	b.n	8001582 <HAL_PCD_Init+0x210>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	2100      	movs	r1, #0
 80013dc:	4618      	mov	r0, r3
 80013de:	f004 fa9b 	bl	8005918 <USB_SetCurrentMode>
 80013e2:	4603      	mov	r3, r0
 80013e4:	2b00      	cmp	r3, #0
 80013e6:	d005      	beq.n	80013f4 <HAL_PCD_Init+0x82>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	2202      	movs	r2, #2
 80013ec:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80013f0:	2301      	movs	r3, #1
 80013f2:	e0c6      	b.n	8001582 <HAL_PCD_Init+0x210>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80013f4:	2300      	movs	r3, #0
 80013f6:	73fb      	strb	r3, [r7, #15]
 80013f8:	e04a      	b.n	8001490 <HAL_PCD_Init+0x11e>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80013fa:	7bfa      	ldrb	r2, [r7, #15]
 80013fc:	6879      	ldr	r1, [r7, #4]
 80013fe:	4613      	mov	r3, r2
 8001400:	00db      	lsls	r3, r3, #3
 8001402:	4413      	add	r3, r2
 8001404:	009b      	lsls	r3, r3, #2
 8001406:	440b      	add	r3, r1
 8001408:	3315      	adds	r3, #21
 800140a:	2201      	movs	r2, #1
 800140c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800140e:	7bfa      	ldrb	r2, [r7, #15]
 8001410:	6879      	ldr	r1, [r7, #4]
 8001412:	4613      	mov	r3, r2
 8001414:	00db      	lsls	r3, r3, #3
 8001416:	4413      	add	r3, r2
 8001418:	009b      	lsls	r3, r3, #2
 800141a:	440b      	add	r3, r1
 800141c:	3314      	adds	r3, #20
 800141e:	7bfa      	ldrb	r2, [r7, #15]
 8001420:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8001422:	7bfa      	ldrb	r2, [r7, #15]
 8001424:	7bfb      	ldrb	r3, [r7, #15]
 8001426:	b298      	uxth	r0, r3
 8001428:	6879      	ldr	r1, [r7, #4]
 800142a:	4613      	mov	r3, r2
 800142c:	00db      	lsls	r3, r3, #3
 800142e:	4413      	add	r3, r2
 8001430:	009b      	lsls	r3, r3, #2
 8001432:	440b      	add	r3, r1
 8001434:	332e      	adds	r3, #46	@ 0x2e
 8001436:	4602      	mov	r2, r0
 8001438:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800143a:	7bfa      	ldrb	r2, [r7, #15]
 800143c:	6879      	ldr	r1, [r7, #4]
 800143e:	4613      	mov	r3, r2
 8001440:	00db      	lsls	r3, r3, #3
 8001442:	4413      	add	r3, r2
 8001444:	009b      	lsls	r3, r3, #2
 8001446:	440b      	add	r3, r1
 8001448:	3318      	adds	r3, #24
 800144a:	2200      	movs	r2, #0
 800144c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800144e:	7bfa      	ldrb	r2, [r7, #15]
 8001450:	6879      	ldr	r1, [r7, #4]
 8001452:	4613      	mov	r3, r2
 8001454:	00db      	lsls	r3, r3, #3
 8001456:	4413      	add	r3, r2
 8001458:	009b      	lsls	r3, r3, #2
 800145a:	440b      	add	r3, r1
 800145c:	331c      	adds	r3, #28
 800145e:	2200      	movs	r2, #0
 8001460:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8001462:	7bfa      	ldrb	r2, [r7, #15]
 8001464:	6879      	ldr	r1, [r7, #4]
 8001466:	4613      	mov	r3, r2
 8001468:	00db      	lsls	r3, r3, #3
 800146a:	4413      	add	r3, r2
 800146c:	009b      	lsls	r3, r3, #2
 800146e:	440b      	add	r3, r1
 8001470:	3320      	adds	r3, #32
 8001472:	2200      	movs	r2, #0
 8001474:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8001476:	7bfa      	ldrb	r2, [r7, #15]
 8001478:	6879      	ldr	r1, [r7, #4]
 800147a:	4613      	mov	r3, r2
 800147c:	00db      	lsls	r3, r3, #3
 800147e:	4413      	add	r3, r2
 8001480:	009b      	lsls	r3, r3, #2
 8001482:	440b      	add	r3, r1
 8001484:	3324      	adds	r3, #36	@ 0x24
 8001486:	2200      	movs	r2, #0
 8001488:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800148a:	7bfb      	ldrb	r3, [r7, #15]
 800148c:	3301      	adds	r3, #1
 800148e:	73fb      	strb	r3, [r7, #15]
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	791b      	ldrb	r3, [r3, #4]
 8001494:	7bfa      	ldrb	r2, [r7, #15]
 8001496:	429a      	cmp	r2, r3
 8001498:	d3af      	bcc.n	80013fa <HAL_PCD_Init+0x88>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800149a:	2300      	movs	r3, #0
 800149c:	73fb      	strb	r3, [r7, #15]
 800149e:	e044      	b.n	800152a <HAL_PCD_Init+0x1b8>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80014a0:	7bfa      	ldrb	r2, [r7, #15]
 80014a2:	6879      	ldr	r1, [r7, #4]
 80014a4:	4613      	mov	r3, r2
 80014a6:	00db      	lsls	r3, r3, #3
 80014a8:	4413      	add	r3, r2
 80014aa:	009b      	lsls	r3, r3, #2
 80014ac:	440b      	add	r3, r1
 80014ae:	f203 2355 	addw	r3, r3, #597	@ 0x255
 80014b2:	2200      	movs	r2, #0
 80014b4:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80014b6:	7bfa      	ldrb	r2, [r7, #15]
 80014b8:	6879      	ldr	r1, [r7, #4]
 80014ba:	4613      	mov	r3, r2
 80014bc:	00db      	lsls	r3, r3, #3
 80014be:	4413      	add	r3, r2
 80014c0:	009b      	lsls	r3, r3, #2
 80014c2:	440b      	add	r3, r1
 80014c4:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 80014c8:	7bfa      	ldrb	r2, [r7, #15]
 80014ca:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80014cc:	7bfa      	ldrb	r2, [r7, #15]
 80014ce:	6879      	ldr	r1, [r7, #4]
 80014d0:	4613      	mov	r3, r2
 80014d2:	00db      	lsls	r3, r3, #3
 80014d4:	4413      	add	r3, r2
 80014d6:	009b      	lsls	r3, r3, #2
 80014d8:	440b      	add	r3, r1
 80014da:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 80014de:	2200      	movs	r2, #0
 80014e0:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80014e2:	7bfa      	ldrb	r2, [r7, #15]
 80014e4:	6879      	ldr	r1, [r7, #4]
 80014e6:	4613      	mov	r3, r2
 80014e8:	00db      	lsls	r3, r3, #3
 80014ea:	4413      	add	r3, r2
 80014ec:	009b      	lsls	r3, r3, #2
 80014ee:	440b      	add	r3, r1
 80014f0:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 80014f4:	2200      	movs	r2, #0
 80014f6:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80014f8:	7bfa      	ldrb	r2, [r7, #15]
 80014fa:	6879      	ldr	r1, [r7, #4]
 80014fc:	4613      	mov	r3, r2
 80014fe:	00db      	lsls	r3, r3, #3
 8001500:	4413      	add	r3, r2
 8001502:	009b      	lsls	r3, r3, #2
 8001504:	440b      	add	r3, r1
 8001506:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800150a:	2200      	movs	r2, #0
 800150c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800150e:	7bfa      	ldrb	r2, [r7, #15]
 8001510:	6879      	ldr	r1, [r7, #4]
 8001512:	4613      	mov	r3, r2
 8001514:	00db      	lsls	r3, r3, #3
 8001516:	4413      	add	r3, r2
 8001518:	009b      	lsls	r3, r3, #2
 800151a:	440b      	add	r3, r1
 800151c:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8001520:	2200      	movs	r2, #0
 8001522:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001524:	7bfb      	ldrb	r3, [r7, #15]
 8001526:	3301      	adds	r3, #1
 8001528:	73fb      	strb	r3, [r7, #15]
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	791b      	ldrb	r3, [r3, #4]
 800152e:	7bfa      	ldrb	r2, [r7, #15]
 8001530:	429a      	cmp	r2, r3
 8001532:	d3b5      	bcc.n	80014a0 <HAL_PCD_Init+0x12e>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	6818      	ldr	r0, [r3, #0]
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	7c1a      	ldrb	r2, [r3, #16]
 800153c:	f88d 2000 	strb.w	r2, [sp]
 8001540:	3304      	adds	r3, #4
 8001542:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001544:	f004 fa34 	bl	80059b0 <USB_DevInit>
 8001548:	4603      	mov	r3, r0
 800154a:	2b00      	cmp	r3, #0
 800154c:	d005      	beq.n	800155a <HAL_PCD_Init+0x1e8>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	2202      	movs	r2, #2
 8001552:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8001556:	2301      	movs	r3, #1
 8001558:	e013      	b.n	8001582 <HAL_PCD_Init+0x210>
  }

  hpcd->USB_Address = 0U;
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	2200      	movs	r2, #0
 800155e:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	2201      	movs	r2, #1
 8001564:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	7b1b      	ldrb	r3, [r3, #12]
 800156c:	2b01      	cmp	r3, #1
 800156e:	d102      	bne.n	8001576 <HAL_PCD_Init+0x204>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8001570:	6878      	ldr	r0, [r7, #4]
 8001572:	f001 f96f 	bl	8002854 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	4618      	mov	r0, r3
 800157c:	f005 fa77 	bl	8006a6e <USB_DevDisconnect>

  return HAL_OK;
 8001580:	2300      	movs	r3, #0
}
 8001582:	4618      	mov	r0, r3
 8001584:	3710      	adds	r7, #16
 8001586:	46bd      	mov	sp, r7
 8001588:	bd80      	pop	{r7, pc}

0800158a <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800158a:	b580      	push	{r7, lr}
 800158c:	b084      	sub	sp, #16
 800158e:	af00      	add	r7, sp, #0
 8001590:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800159e:	2b01      	cmp	r3, #1
 80015a0:	d101      	bne.n	80015a6 <HAL_PCD_Start+0x1c>
 80015a2:	2302      	movs	r3, #2
 80015a4:	e022      	b.n	80015ec <HAL_PCD_Start+0x62>
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	2201      	movs	r2, #1
 80015aa:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 80015ae:	68fb      	ldr	r3, [r7, #12]
 80015b0:	68db      	ldr	r3, [r3, #12]
 80015b2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d009      	beq.n	80015ce <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 80015be:	2b01      	cmp	r3, #1
 80015c0:	d105      	bne.n	80015ce <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80015c2:	68fb      	ldr	r3, [r7, #12]
 80015c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80015c6:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80015ca:	68fb      	ldr	r3, [r7, #12]
 80015cc:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	4618      	mov	r0, r3
 80015d4:	f004 f97e 	bl	80058d4 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	4618      	mov	r0, r3
 80015de:	f005 fa25 	bl	8006a2c <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	2200      	movs	r2, #0
 80015e6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80015ea:	2300      	movs	r3, #0
}
 80015ec:	4618      	mov	r0, r3
 80015ee:	3710      	adds	r7, #16
 80015f0:	46bd      	mov	sp, r7
 80015f2:	bd80      	pop	{r7, pc}

080015f4 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80015f4:	b590      	push	{r4, r7, lr}
 80015f6:	b08d      	sub	sp, #52	@ 0x34
 80015f8:	af00      	add	r7, sp, #0
 80015fa:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001602:	6a3b      	ldr	r3, [r7, #32]
 8001604:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	4618      	mov	r0, r3
 800160c:	f005 fae3 	bl	8006bd6 <USB_GetMode>
 8001610:	4603      	mov	r3, r0
 8001612:	2b00      	cmp	r3, #0
 8001614:	f040 84b9 	bne.w	8001f8a <HAL_PCD_IRQHandler+0x996>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	4618      	mov	r0, r3
 800161e:	f005 fa47 	bl	8006ab0 <USB_ReadInterrupts>
 8001622:	4603      	mov	r3, r0
 8001624:	2b00      	cmp	r3, #0
 8001626:	f000 84af 	beq.w	8001f88 <HAL_PCD_IRQHandler+0x994>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 800162a:	69fb      	ldr	r3, [r7, #28]
 800162c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001630:	689b      	ldr	r3, [r3, #8]
 8001632:	0a1b      	lsrs	r3, r3, #8
 8001634:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	4618      	mov	r0, r3
 8001644:	f005 fa34 	bl	8006ab0 <USB_ReadInterrupts>
 8001648:	4603      	mov	r3, r0
 800164a:	f003 0302 	and.w	r3, r3, #2
 800164e:	2b02      	cmp	r3, #2
 8001650:	d107      	bne.n	8001662 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	695a      	ldr	r2, [r3, #20]
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	f002 0202 	and.w	r2, r2, #2
 8001660:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	4618      	mov	r0, r3
 8001668:	f005 fa22 	bl	8006ab0 <USB_ReadInterrupts>
 800166c:	4603      	mov	r3, r0
 800166e:	f003 0310 	and.w	r3, r3, #16
 8001672:	2b10      	cmp	r3, #16
 8001674:	d161      	bne.n	800173a <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	681b      	ldr	r3, [r3, #0]
 800167a:	699a      	ldr	r2, [r3, #24]
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	f022 0210 	bic.w	r2, r2, #16
 8001684:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8001686:	6a3b      	ldr	r3, [r7, #32]
 8001688:	6a1b      	ldr	r3, [r3, #32]
 800168a:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 800168c:	69bb      	ldr	r3, [r7, #24]
 800168e:	f003 020f 	and.w	r2, r3, #15
 8001692:	4613      	mov	r3, r2
 8001694:	00db      	lsls	r3, r3, #3
 8001696:	4413      	add	r3, r2
 8001698:	009b      	lsls	r3, r3, #2
 800169a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800169e:	687a      	ldr	r2, [r7, #4]
 80016a0:	4413      	add	r3, r2
 80016a2:	3304      	adds	r3, #4
 80016a4:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 80016a6:	69bb      	ldr	r3, [r7, #24]
 80016a8:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 80016ac:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80016b0:	d124      	bne.n	80016fc <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 80016b2:	69ba      	ldr	r2, [r7, #24]
 80016b4:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 80016b8:	4013      	ands	r3, r2
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	d035      	beq.n	800172a <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80016be:	697b      	ldr	r3, [r7, #20]
 80016c0:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 80016c2:	69bb      	ldr	r3, [r7, #24]
 80016c4:	091b      	lsrs	r3, r3, #4
 80016c6:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80016c8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80016cc:	b29b      	uxth	r3, r3
 80016ce:	461a      	mov	r2, r3
 80016d0:	6a38      	ldr	r0, [r7, #32]
 80016d2:	f005 f859 	bl	8006788 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80016d6:	697b      	ldr	r3, [r7, #20]
 80016d8:	68da      	ldr	r2, [r3, #12]
 80016da:	69bb      	ldr	r3, [r7, #24]
 80016dc:	091b      	lsrs	r3, r3, #4
 80016de:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80016e2:	441a      	add	r2, r3
 80016e4:	697b      	ldr	r3, [r7, #20]
 80016e6:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80016e8:	697b      	ldr	r3, [r7, #20]
 80016ea:	695a      	ldr	r2, [r3, #20]
 80016ec:	69bb      	ldr	r3, [r7, #24]
 80016ee:	091b      	lsrs	r3, r3, #4
 80016f0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80016f4:	441a      	add	r2, r3
 80016f6:	697b      	ldr	r3, [r7, #20]
 80016f8:	615a      	str	r2, [r3, #20]
 80016fa:	e016      	b.n	800172a <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 80016fc:	69bb      	ldr	r3, [r7, #24]
 80016fe:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8001702:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8001706:	d110      	bne.n	800172a <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800170e:	2208      	movs	r2, #8
 8001710:	4619      	mov	r1, r3
 8001712:	6a38      	ldr	r0, [r7, #32]
 8001714:	f005 f838 	bl	8006788 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8001718:	697b      	ldr	r3, [r7, #20]
 800171a:	695a      	ldr	r2, [r3, #20]
 800171c:	69bb      	ldr	r3, [r7, #24]
 800171e:	091b      	lsrs	r3, r3, #4
 8001720:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001724:	441a      	add	r2, r3
 8001726:	697b      	ldr	r3, [r7, #20]
 8001728:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	699a      	ldr	r2, [r3, #24]
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	f042 0210 	orr.w	r2, r2, #16
 8001738:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	4618      	mov	r0, r3
 8001740:	f005 f9b6 	bl	8006ab0 <USB_ReadInterrupts>
 8001744:	4603      	mov	r3, r0
 8001746:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800174a:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800174e:	f040 80a7 	bne.w	80018a0 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8001752:	2300      	movs	r3, #0
 8001754:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	4618      	mov	r0, r3
 800175c:	f005 f9bb 	bl	8006ad6 <USB_ReadDevAllOutEpInterrupt>
 8001760:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8001762:	e099      	b.n	8001898 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8001764:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001766:	f003 0301 	and.w	r3, r3, #1
 800176a:	2b00      	cmp	r3, #0
 800176c:	f000 808e 	beq.w	800188c <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001776:	b2d2      	uxtb	r2, r2
 8001778:	4611      	mov	r1, r2
 800177a:	4618      	mov	r0, r3
 800177c:	f005 f9df 	bl	8006b3e <USB_ReadDevOutEPInterrupt>
 8001780:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8001782:	693b      	ldr	r3, [r7, #16]
 8001784:	f003 0301 	and.w	r3, r3, #1
 8001788:	2b00      	cmp	r3, #0
 800178a:	d00c      	beq.n	80017a6 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 800178c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800178e:	015a      	lsls	r2, r3, #5
 8001790:	69fb      	ldr	r3, [r7, #28]
 8001792:	4413      	add	r3, r2
 8001794:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001798:	461a      	mov	r2, r3
 800179a:	2301      	movs	r3, #1
 800179c:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 800179e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80017a0:	6878      	ldr	r0, [r7, #4]
 80017a2:	f000 fed1 	bl	8002548 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 80017a6:	693b      	ldr	r3, [r7, #16]
 80017a8:	f003 0308 	and.w	r3, r3, #8
 80017ac:	2b00      	cmp	r3, #0
 80017ae:	d00c      	beq.n	80017ca <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 80017b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017b2:	015a      	lsls	r2, r3, #5
 80017b4:	69fb      	ldr	r3, [r7, #28]
 80017b6:	4413      	add	r3, r2
 80017b8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80017bc:	461a      	mov	r2, r3
 80017be:	2308      	movs	r3, #8
 80017c0:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 80017c2:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80017c4:	6878      	ldr	r0, [r7, #4]
 80017c6:	f000 ffa7 	bl	8002718 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 80017ca:	693b      	ldr	r3, [r7, #16]
 80017cc:	f003 0310 	and.w	r3, r3, #16
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	d008      	beq.n	80017e6 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 80017d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017d6:	015a      	lsls	r2, r3, #5
 80017d8:	69fb      	ldr	r3, [r7, #28]
 80017da:	4413      	add	r3, r2
 80017dc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80017e0:	461a      	mov	r2, r3
 80017e2:	2310      	movs	r3, #16
 80017e4:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 80017e6:	693b      	ldr	r3, [r7, #16]
 80017e8:	f003 0302 	and.w	r3, r3, #2
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	d030      	beq.n	8001852 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 80017f0:	6a3b      	ldr	r3, [r7, #32]
 80017f2:	695b      	ldr	r3, [r3, #20]
 80017f4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80017f8:	2b80      	cmp	r3, #128	@ 0x80
 80017fa:	d109      	bne.n	8001810 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 80017fc:	69fb      	ldr	r3, [r7, #28]
 80017fe:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001802:	685b      	ldr	r3, [r3, #4]
 8001804:	69fa      	ldr	r2, [r7, #28]
 8001806:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800180a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800180e:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8001810:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001812:	4613      	mov	r3, r2
 8001814:	00db      	lsls	r3, r3, #3
 8001816:	4413      	add	r3, r2
 8001818:	009b      	lsls	r3, r3, #2
 800181a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800181e:	687a      	ldr	r2, [r7, #4]
 8001820:	4413      	add	r3, r2
 8001822:	3304      	adds	r3, #4
 8001824:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8001826:	697b      	ldr	r3, [r7, #20]
 8001828:	78db      	ldrb	r3, [r3, #3]
 800182a:	2b01      	cmp	r3, #1
 800182c:	d108      	bne.n	8001840 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 800182e:	697b      	ldr	r3, [r7, #20]
 8001830:	2200      	movs	r2, #0
 8001832:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8001834:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001836:	b2db      	uxtb	r3, r3
 8001838:	4619      	mov	r1, r3
 800183a:	6878      	ldr	r0, [r7, #4]
 800183c:	f007 fdb8 	bl	80093b0 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8001840:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001842:	015a      	lsls	r2, r3, #5
 8001844:	69fb      	ldr	r3, [r7, #28]
 8001846:	4413      	add	r3, r2
 8001848:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800184c:	461a      	mov	r2, r3
 800184e:	2302      	movs	r3, #2
 8001850:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8001852:	693b      	ldr	r3, [r7, #16]
 8001854:	f003 0320 	and.w	r3, r3, #32
 8001858:	2b00      	cmp	r3, #0
 800185a:	d008      	beq.n	800186e <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800185c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800185e:	015a      	lsls	r2, r3, #5
 8001860:	69fb      	ldr	r3, [r7, #28]
 8001862:	4413      	add	r3, r2
 8001864:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001868:	461a      	mov	r2, r3
 800186a:	2320      	movs	r3, #32
 800186c:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 800186e:	693b      	ldr	r3, [r7, #16]
 8001870:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001874:	2b00      	cmp	r3, #0
 8001876:	d009      	beq.n	800188c <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8001878:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800187a:	015a      	lsls	r2, r3, #5
 800187c:	69fb      	ldr	r3, [r7, #28]
 800187e:	4413      	add	r3, r2
 8001880:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001884:	461a      	mov	r2, r3
 8001886:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800188a:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 800188c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800188e:	3301      	adds	r3, #1
 8001890:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8001892:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001894:	085b      	lsrs	r3, r3, #1
 8001896:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8001898:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800189a:	2b00      	cmp	r3, #0
 800189c:	f47f af62 	bne.w	8001764 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	4618      	mov	r0, r3
 80018a6:	f005 f903 	bl	8006ab0 <USB_ReadInterrupts>
 80018aa:	4603      	mov	r3, r0
 80018ac:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80018b0:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80018b4:	f040 80db 	bne.w	8001a6e <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	4618      	mov	r0, r3
 80018be:	f005 f924 	bl	8006b0a <USB_ReadDevAllInEpInterrupt>
 80018c2:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 80018c4:	2300      	movs	r3, #0
 80018c6:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 80018c8:	e0cd      	b.n	8001a66 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 80018ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80018cc:	f003 0301 	and.w	r3, r3, #1
 80018d0:	2b00      	cmp	r3, #0
 80018d2:	f000 80c2 	beq.w	8001a5a <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80018dc:	b2d2      	uxtb	r2, r2
 80018de:	4611      	mov	r1, r2
 80018e0:	4618      	mov	r0, r3
 80018e2:	f005 f94a 	bl	8006b7a <USB_ReadDevInEPInterrupt>
 80018e6:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 80018e8:	693b      	ldr	r3, [r7, #16]
 80018ea:	f003 0301 	and.w	r3, r3, #1
 80018ee:	2b00      	cmp	r3, #0
 80018f0:	d057      	beq.n	80019a2 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80018f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018f4:	f003 030f 	and.w	r3, r3, #15
 80018f8:	2201      	movs	r2, #1
 80018fa:	fa02 f303 	lsl.w	r3, r2, r3
 80018fe:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8001900:	69fb      	ldr	r3, [r7, #28]
 8001902:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001906:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001908:	68fb      	ldr	r3, [r7, #12]
 800190a:	43db      	mvns	r3, r3
 800190c:	69f9      	ldr	r1, [r7, #28]
 800190e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8001912:	4013      	ands	r3, r2
 8001914:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8001916:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001918:	015a      	lsls	r2, r3, #5
 800191a:	69fb      	ldr	r3, [r7, #28]
 800191c:	4413      	add	r3, r2
 800191e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001922:	461a      	mov	r2, r3
 8001924:	2301      	movs	r3, #1
 8001926:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	799b      	ldrb	r3, [r3, #6]
 800192c:	2b01      	cmp	r3, #1
 800192e:	d132      	bne.n	8001996 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8001930:	6879      	ldr	r1, [r7, #4]
 8001932:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001934:	4613      	mov	r3, r2
 8001936:	00db      	lsls	r3, r3, #3
 8001938:	4413      	add	r3, r2
 800193a:	009b      	lsls	r3, r3, #2
 800193c:	440b      	add	r3, r1
 800193e:	3320      	adds	r3, #32
 8001940:	6819      	ldr	r1, [r3, #0]
 8001942:	6878      	ldr	r0, [r7, #4]
 8001944:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001946:	4613      	mov	r3, r2
 8001948:	00db      	lsls	r3, r3, #3
 800194a:	4413      	add	r3, r2
 800194c:	009b      	lsls	r3, r3, #2
 800194e:	4403      	add	r3, r0
 8001950:	331c      	adds	r3, #28
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	4419      	add	r1, r3
 8001956:	6878      	ldr	r0, [r7, #4]
 8001958:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800195a:	4613      	mov	r3, r2
 800195c:	00db      	lsls	r3, r3, #3
 800195e:	4413      	add	r3, r2
 8001960:	009b      	lsls	r3, r3, #2
 8001962:	4403      	add	r3, r0
 8001964:	3320      	adds	r3, #32
 8001966:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8001968:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800196a:	2b00      	cmp	r3, #0
 800196c:	d113      	bne.n	8001996 <HAL_PCD_IRQHandler+0x3a2>
 800196e:	6879      	ldr	r1, [r7, #4]
 8001970:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001972:	4613      	mov	r3, r2
 8001974:	00db      	lsls	r3, r3, #3
 8001976:	4413      	add	r3, r2
 8001978:	009b      	lsls	r3, r3, #2
 800197a:	440b      	add	r3, r1
 800197c:	3324      	adds	r3, #36	@ 0x24
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	2b00      	cmp	r3, #0
 8001982:	d108      	bne.n	8001996 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	6818      	ldr	r0, [r3, #0]
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800198e:	461a      	mov	r2, r3
 8001990:	2101      	movs	r1, #1
 8001992:	f005 f953 	bl	8006c3c <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8001996:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001998:	b2db      	uxtb	r3, r3
 800199a:	4619      	mov	r1, r3
 800199c:	6878      	ldr	r0, [r7, #4]
 800199e:	f007 fc82 	bl	80092a6 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 80019a2:	693b      	ldr	r3, [r7, #16]
 80019a4:	f003 0308 	and.w	r3, r3, #8
 80019a8:	2b00      	cmp	r3, #0
 80019aa:	d008      	beq.n	80019be <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 80019ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019ae:	015a      	lsls	r2, r3, #5
 80019b0:	69fb      	ldr	r3, [r7, #28]
 80019b2:	4413      	add	r3, r2
 80019b4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80019b8:	461a      	mov	r2, r3
 80019ba:	2308      	movs	r3, #8
 80019bc:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 80019be:	693b      	ldr	r3, [r7, #16]
 80019c0:	f003 0310 	and.w	r3, r3, #16
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	d008      	beq.n	80019da <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 80019c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019ca:	015a      	lsls	r2, r3, #5
 80019cc:	69fb      	ldr	r3, [r7, #28]
 80019ce:	4413      	add	r3, r2
 80019d0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80019d4:	461a      	mov	r2, r3
 80019d6:	2310      	movs	r3, #16
 80019d8:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 80019da:	693b      	ldr	r3, [r7, #16]
 80019dc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80019e0:	2b00      	cmp	r3, #0
 80019e2:	d008      	beq.n	80019f6 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 80019e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019e6:	015a      	lsls	r2, r3, #5
 80019e8:	69fb      	ldr	r3, [r7, #28]
 80019ea:	4413      	add	r3, r2
 80019ec:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80019f0:	461a      	mov	r2, r3
 80019f2:	2340      	movs	r3, #64	@ 0x40
 80019f4:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 80019f6:	693b      	ldr	r3, [r7, #16]
 80019f8:	f003 0302 	and.w	r3, r3, #2
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	d023      	beq.n	8001a48 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8001a00:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001a02:	6a38      	ldr	r0, [r7, #32]
 8001a04:	f004 f932 	bl	8005c6c <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8001a08:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001a0a:	4613      	mov	r3, r2
 8001a0c:	00db      	lsls	r3, r3, #3
 8001a0e:	4413      	add	r3, r2
 8001a10:	009b      	lsls	r3, r3, #2
 8001a12:	3310      	adds	r3, #16
 8001a14:	687a      	ldr	r2, [r7, #4]
 8001a16:	4413      	add	r3, r2
 8001a18:	3304      	adds	r3, #4
 8001a1a:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8001a1c:	697b      	ldr	r3, [r7, #20]
 8001a1e:	78db      	ldrb	r3, [r3, #3]
 8001a20:	2b01      	cmp	r3, #1
 8001a22:	d108      	bne.n	8001a36 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8001a24:	697b      	ldr	r3, [r7, #20]
 8001a26:	2200      	movs	r2, #0
 8001a28:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8001a2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a2c:	b2db      	uxtb	r3, r3
 8001a2e:	4619      	mov	r1, r3
 8001a30:	6878      	ldr	r0, [r7, #4]
 8001a32:	f007 fccf 	bl	80093d4 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8001a36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a38:	015a      	lsls	r2, r3, #5
 8001a3a:	69fb      	ldr	r3, [r7, #28]
 8001a3c:	4413      	add	r3, r2
 8001a3e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001a42:	461a      	mov	r2, r3
 8001a44:	2302      	movs	r3, #2
 8001a46:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8001a48:	693b      	ldr	r3, [r7, #16]
 8001a4a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d003      	beq.n	8001a5a <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8001a52:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001a54:	6878      	ldr	r0, [r7, #4]
 8001a56:	f000 fcea 	bl	800242e <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8001a5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a5c:	3301      	adds	r3, #1
 8001a5e:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8001a60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001a62:	085b      	lsrs	r3, r3, #1
 8001a64:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8001a66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001a68:	2b00      	cmp	r3, #0
 8001a6a:	f47f af2e 	bne.w	80018ca <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	4618      	mov	r0, r3
 8001a74:	f005 f81c 	bl	8006ab0 <USB_ReadInterrupts>
 8001a78:	4603      	mov	r3, r0
 8001a7a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8001a7e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8001a82:	d122      	bne.n	8001aca <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8001a84:	69fb      	ldr	r3, [r7, #28]
 8001a86:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001a8a:	685b      	ldr	r3, [r3, #4]
 8001a8c:	69fa      	ldr	r2, [r7, #28]
 8001a8e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001a92:	f023 0301 	bic.w	r3, r3, #1
 8001a96:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8001a9e:	2b01      	cmp	r3, #1
 8001aa0:	d108      	bne.n	8001ab4 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	2200      	movs	r2, #0
 8001aa6:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8001aaa:	2100      	movs	r1, #0
 8001aac:	6878      	ldr	r0, [r7, #4]
 8001aae:	f000 fef5 	bl	800289c <HAL_PCDEx_LPM_Callback>
 8001ab2:	e002      	b.n	8001aba <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8001ab4:	6878      	ldr	r0, [r7, #4]
 8001ab6:	f007 fc6d 	bl	8009394 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	695a      	ldr	r2, [r3, #20]
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8001ac8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	4618      	mov	r0, r3
 8001ad0:	f004 ffee 	bl	8006ab0 <USB_ReadInterrupts>
 8001ad4:	4603      	mov	r3, r0
 8001ad6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001ada:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8001ade:	d112      	bne.n	8001b06 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8001ae0:	69fb      	ldr	r3, [r7, #28]
 8001ae2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001ae6:	689b      	ldr	r3, [r3, #8]
 8001ae8:	f003 0301 	and.w	r3, r3, #1
 8001aec:	2b01      	cmp	r3, #1
 8001aee:	d102      	bne.n	8001af6 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8001af0:	6878      	ldr	r0, [r7, #4]
 8001af2:	f007 fc29 	bl	8009348 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	695a      	ldr	r2, [r3, #20]
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8001b04:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	4618      	mov	r0, r3
 8001b0c:	f004 ffd0 	bl	8006ab0 <USB_ReadInterrupts>
 8001b10:	4603      	mov	r3, r0
 8001b12:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8001b16:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8001b1a:	d121      	bne.n	8001b60 <HAL_PCD_IRQHandler+0x56c>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	695a      	ldr	r2, [r3, #20]
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	f002 6200 	and.w	r2, r2, #134217728	@ 0x8000000
 8001b2a:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	d111      	bne.n	8001b5a <HAL_PCD_IRQHandler+0x566>
      {
        hpcd->LPM_State = LPM_L1;
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	2201      	movs	r2, #1
 8001b3a:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001b44:	089b      	lsrs	r3, r3, #2
 8001b46:	f003 020f 	and.w	r2, r3, #15
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	f8c3 24d0 	str.w	r2, [r3, #1232]	@ 0x4d0

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8001b50:	2101      	movs	r1, #1
 8001b52:	6878      	ldr	r0, [r7, #4]
 8001b54:	f000 fea2 	bl	800289c <HAL_PCDEx_LPM_Callback>
 8001b58:	e002      	b.n	8001b60 <HAL_PCD_IRQHandler+0x56c>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8001b5a:	6878      	ldr	r0, [r7, #4]
 8001b5c:	f007 fbf4 	bl	8009348 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	4618      	mov	r0, r3
 8001b66:	f004 ffa3 	bl	8006ab0 <USB_ReadInterrupts>
 8001b6a:	4603      	mov	r3, r0
 8001b6c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001b70:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001b74:	f040 80b7 	bne.w	8001ce6 <HAL_PCD_IRQHandler+0x6f2>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8001b78:	69fb      	ldr	r3, [r7, #28]
 8001b7a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001b7e:	685b      	ldr	r3, [r3, #4]
 8001b80:	69fa      	ldr	r2, [r7, #28]
 8001b82:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001b86:	f023 0301 	bic.w	r3, r3, #1
 8001b8a:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	2110      	movs	r1, #16
 8001b92:	4618      	mov	r0, r3
 8001b94:	f004 f86a 	bl	8005c6c <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001b98:	2300      	movs	r3, #0
 8001b9a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001b9c:	e046      	b.n	8001c2c <HAL_PCD_IRQHandler+0x638>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8001b9e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001ba0:	015a      	lsls	r2, r3, #5
 8001ba2:	69fb      	ldr	r3, [r7, #28]
 8001ba4:	4413      	add	r3, r2
 8001ba6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001baa:	461a      	mov	r2, r3
 8001bac:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8001bb0:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8001bb2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001bb4:	015a      	lsls	r2, r3, #5
 8001bb6:	69fb      	ldr	r3, [r7, #28]
 8001bb8:	4413      	add	r3, r2
 8001bba:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001bc2:	0151      	lsls	r1, r2, #5
 8001bc4:	69fa      	ldr	r2, [r7, #28]
 8001bc6:	440a      	add	r2, r1
 8001bc8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8001bcc:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8001bd0:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8001bd2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001bd4:	015a      	lsls	r2, r3, #5
 8001bd6:	69fb      	ldr	r3, [r7, #28]
 8001bd8:	4413      	add	r3, r2
 8001bda:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001bde:	461a      	mov	r2, r3
 8001be0:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8001be4:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8001be6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001be8:	015a      	lsls	r2, r3, #5
 8001bea:	69fb      	ldr	r3, [r7, #28]
 8001bec:	4413      	add	r3, r2
 8001bee:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001bf6:	0151      	lsls	r1, r2, #5
 8001bf8:	69fa      	ldr	r2, [r7, #28]
 8001bfa:	440a      	add	r2, r1
 8001bfc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8001c00:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8001c04:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8001c06:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001c08:	015a      	lsls	r2, r3, #5
 8001c0a:	69fb      	ldr	r3, [r7, #28]
 8001c0c:	4413      	add	r3, r2
 8001c0e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001c16:	0151      	lsls	r1, r2, #5
 8001c18:	69fa      	ldr	r2, [r7, #28]
 8001c1a:	440a      	add	r2, r1
 8001c1c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8001c20:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8001c24:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001c26:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001c28:	3301      	adds	r3, #1
 8001c2a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	791b      	ldrb	r3, [r3, #4]
 8001c30:	461a      	mov	r2, r3
 8001c32:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001c34:	4293      	cmp	r3, r2
 8001c36:	d3b2      	bcc.n	8001b9e <HAL_PCD_IRQHandler+0x5aa>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8001c38:	69fb      	ldr	r3, [r7, #28]
 8001c3a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001c3e:	69db      	ldr	r3, [r3, #28]
 8001c40:	69fa      	ldr	r2, [r7, #28]
 8001c42:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001c46:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8001c4a:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	7bdb      	ldrb	r3, [r3, #15]
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	d016      	beq.n	8001c82 <HAL_PCD_IRQHandler+0x68e>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8001c54:	69fb      	ldr	r3, [r7, #28]
 8001c56:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001c5a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8001c5e:	69fa      	ldr	r2, [r7, #28]
 8001c60:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001c64:	f043 030b 	orr.w	r3, r3, #11
 8001c68:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8001c6c:	69fb      	ldr	r3, [r7, #28]
 8001c6e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001c72:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c74:	69fa      	ldr	r2, [r7, #28]
 8001c76:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001c7a:	f043 030b 	orr.w	r3, r3, #11
 8001c7e:	6453      	str	r3, [r2, #68]	@ 0x44
 8001c80:	e015      	b.n	8001cae <HAL_PCD_IRQHandler+0x6ba>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8001c82:	69fb      	ldr	r3, [r7, #28]
 8001c84:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001c88:	695a      	ldr	r2, [r3, #20]
 8001c8a:	69fb      	ldr	r3, [r7, #28]
 8001c8c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001c90:	4619      	mov	r1, r3
 8001c92:	f242 032b 	movw	r3, #8235	@ 0x202b
 8001c96:	4313      	orrs	r3, r2
 8001c98:	614b      	str	r3, [r1, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8001c9a:	69fb      	ldr	r3, [r7, #28]
 8001c9c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001ca0:	691b      	ldr	r3, [r3, #16]
 8001ca2:	69fa      	ldr	r2, [r7, #28]
 8001ca4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001ca8:	f043 030b 	orr.w	r3, r3, #11
 8001cac:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8001cae:	69fb      	ldr	r3, [r7, #28]
 8001cb0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	69fa      	ldr	r2, [r7, #28]
 8001cb8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001cbc:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8001cc0:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	6818      	ldr	r0, [r3, #0]
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8001cd0:	461a      	mov	r2, r3
 8001cd2:	f004 ffb3 	bl	8006c3c <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	695a      	ldr	r2, [r3, #20]
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8001ce4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	4618      	mov	r0, r3
 8001cec:	f004 fee0 	bl	8006ab0 <USB_ReadInterrupts>
 8001cf0:	4603      	mov	r3, r0
 8001cf2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001cf6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001cfa:	d123      	bne.n	8001d44 <HAL_PCD_IRQHandler+0x750>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	4618      	mov	r0, r3
 8001d02:	f004 ff77 	bl	8006bf4 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	4618      	mov	r0, r3
 8001d0c:	f004 f827 	bl	8005d5e <USB_GetDevSpeed>
 8001d10:	4603      	mov	r3, r0
 8001d12:	461a      	mov	r2, r3
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	681c      	ldr	r4, [r3, #0]
 8001d1c:	f001 fd1e 	bl	800375c <HAL_RCC_GetHCLKFreq>
 8001d20:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8001d26:	461a      	mov	r2, r3
 8001d28:	4620      	mov	r0, r4
 8001d2a:	f003 fd31 	bl	8005790 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8001d2e:	6878      	ldr	r0, [r7, #4]
 8001d30:	f007 fae1 	bl	80092f6 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	695a      	ldr	r2, [r3, #20]
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8001d42:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	4618      	mov	r0, r3
 8001d4a:	f004 feb1 	bl	8006ab0 <USB_ReadInterrupts>
 8001d4e:	4603      	mov	r3, r0
 8001d50:	f003 0308 	and.w	r3, r3, #8
 8001d54:	2b08      	cmp	r3, #8
 8001d56:	d10a      	bne.n	8001d6e <HAL_PCD_IRQHandler+0x77a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8001d58:	6878      	ldr	r0, [r7, #4]
 8001d5a:	f007 fabe 	bl	80092da <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	695a      	ldr	r2, [r3, #20]
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	f002 0208 	and.w	r2, r2, #8
 8001d6c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	4618      	mov	r0, r3
 8001d74:	f004 fe9c 	bl	8006ab0 <USB_ReadInterrupts>
 8001d78:	4603      	mov	r3, r0
 8001d7a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001d7e:	2b80      	cmp	r3, #128	@ 0x80
 8001d80:	d123      	bne.n	8001dca <HAL_PCD_IRQHandler+0x7d6>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8001d82:	6a3b      	ldr	r3, [r7, #32]
 8001d84:	699b      	ldr	r3, [r3, #24]
 8001d86:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8001d8a:	6a3b      	ldr	r3, [r7, #32]
 8001d8c:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8001d8e:	2301      	movs	r3, #1
 8001d90:	627b      	str	r3, [r7, #36]	@ 0x24
 8001d92:	e014      	b.n	8001dbe <HAL_PCD_IRQHandler+0x7ca>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8001d94:	6879      	ldr	r1, [r7, #4]
 8001d96:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001d98:	4613      	mov	r3, r2
 8001d9a:	00db      	lsls	r3, r3, #3
 8001d9c:	4413      	add	r3, r2
 8001d9e:	009b      	lsls	r3, r3, #2
 8001da0:	440b      	add	r3, r1
 8001da2:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8001da6:	781b      	ldrb	r3, [r3, #0]
 8001da8:	2b01      	cmp	r3, #1
 8001daa:	d105      	bne.n	8001db8 <HAL_PCD_IRQHandler+0x7c4>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8001dac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001dae:	b2db      	uxtb	r3, r3
 8001db0:	4619      	mov	r1, r3
 8001db2:	6878      	ldr	r0, [r7, #4]
 8001db4:	f000 fb0a 	bl	80023cc <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8001db8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001dba:	3301      	adds	r3, #1
 8001dbc:	627b      	str	r3, [r7, #36]	@ 0x24
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	791b      	ldrb	r3, [r3, #4]
 8001dc2:	461a      	mov	r2, r3
 8001dc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001dc6:	4293      	cmp	r3, r2
 8001dc8:	d3e4      	bcc.n	8001d94 <HAL_PCD_IRQHandler+0x7a0>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	4618      	mov	r0, r3
 8001dd0:	f004 fe6e 	bl	8006ab0 <USB_ReadInterrupts>
 8001dd4:	4603      	mov	r3, r0
 8001dd6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001dda:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8001dde:	d13c      	bne.n	8001e5a <HAL_PCD_IRQHandler+0x866>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8001de0:	2301      	movs	r3, #1
 8001de2:	627b      	str	r3, [r7, #36]	@ 0x24
 8001de4:	e02b      	b.n	8001e3e <HAL_PCD_IRQHandler+0x84a>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8001de6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001de8:	015a      	lsls	r2, r3, #5
 8001dea:	69fb      	ldr	r3, [r7, #28]
 8001dec:	4413      	add	r3, r2
 8001dee:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8001df6:	6879      	ldr	r1, [r7, #4]
 8001df8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001dfa:	4613      	mov	r3, r2
 8001dfc:	00db      	lsls	r3, r3, #3
 8001dfe:	4413      	add	r3, r2
 8001e00:	009b      	lsls	r3, r3, #2
 8001e02:	440b      	add	r3, r1
 8001e04:	3318      	adds	r3, #24
 8001e06:	781b      	ldrb	r3, [r3, #0]
 8001e08:	2b01      	cmp	r3, #1
 8001e0a:	d115      	bne.n	8001e38 <HAL_PCD_IRQHandler+0x844>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8001e0c:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	da12      	bge.n	8001e38 <HAL_PCD_IRQHandler+0x844>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8001e12:	6879      	ldr	r1, [r7, #4]
 8001e14:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001e16:	4613      	mov	r3, r2
 8001e18:	00db      	lsls	r3, r3, #3
 8001e1a:	4413      	add	r3, r2
 8001e1c:	009b      	lsls	r3, r3, #2
 8001e1e:	440b      	add	r3, r1
 8001e20:	3317      	adds	r3, #23
 8001e22:	2201      	movs	r2, #1
 8001e24:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8001e26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e28:	b2db      	uxtb	r3, r3
 8001e2a:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001e2e:	b2db      	uxtb	r3, r3
 8001e30:	4619      	mov	r1, r3
 8001e32:	6878      	ldr	r0, [r7, #4]
 8001e34:	f000 faca 	bl	80023cc <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8001e38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e3a:	3301      	adds	r3, #1
 8001e3c:	627b      	str	r3, [r7, #36]	@ 0x24
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	791b      	ldrb	r3, [r3, #4]
 8001e42:	461a      	mov	r2, r3
 8001e44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e46:	4293      	cmp	r3, r2
 8001e48:	d3cd      	bcc.n	8001de6 <HAL_PCD_IRQHandler+0x7f2>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	695a      	ldr	r2, [r3, #20]
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8001e58:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	4618      	mov	r0, r3
 8001e60:	f004 fe26 	bl	8006ab0 <USB_ReadInterrupts>
 8001e64:	4603      	mov	r3, r0
 8001e66:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001e6a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8001e6e:	d156      	bne.n	8001f1e <HAL_PCD_IRQHandler+0x92a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8001e70:	2301      	movs	r3, #1
 8001e72:	627b      	str	r3, [r7, #36]	@ 0x24
 8001e74:	e045      	b.n	8001f02 <HAL_PCD_IRQHandler+0x90e>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8001e76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e78:	015a      	lsls	r2, r3, #5
 8001e7a:	69fb      	ldr	r3, [r7, #28]
 8001e7c:	4413      	add	r3, r2
 8001e7e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8001e86:	6879      	ldr	r1, [r7, #4]
 8001e88:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001e8a:	4613      	mov	r3, r2
 8001e8c:	00db      	lsls	r3, r3, #3
 8001e8e:	4413      	add	r3, r2
 8001e90:	009b      	lsls	r3, r3, #2
 8001e92:	440b      	add	r3, r1
 8001e94:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8001e98:	781b      	ldrb	r3, [r3, #0]
 8001e9a:	2b01      	cmp	r3, #1
 8001e9c:	d12e      	bne.n	8001efc <HAL_PCD_IRQHandler+0x908>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8001e9e:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	da2b      	bge.n	8001efc <HAL_PCD_IRQHandler+0x908>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 8001ea4:	69bb      	ldr	r3, [r7, #24]
 8001ea6:	0c1a      	lsrs	r2, r3, #16
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 8001eae:	4053      	eors	r3, r2
 8001eb0:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d121      	bne.n	8001efc <HAL_PCD_IRQHandler+0x908>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8001eb8:	6879      	ldr	r1, [r7, #4]
 8001eba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001ebc:	4613      	mov	r3, r2
 8001ebe:	00db      	lsls	r3, r3, #3
 8001ec0:	4413      	add	r3, r2
 8001ec2:	009b      	lsls	r3, r3, #2
 8001ec4:	440b      	add	r3, r1
 8001ec6:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8001eca:	2201      	movs	r2, #1
 8001ecc:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8001ece:	6a3b      	ldr	r3, [r7, #32]
 8001ed0:	699b      	ldr	r3, [r3, #24]
 8001ed2:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8001ed6:	6a3b      	ldr	r3, [r7, #32]
 8001ed8:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8001eda:	6a3b      	ldr	r3, [r7, #32]
 8001edc:	695b      	ldr	r3, [r3, #20]
 8001ede:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d10a      	bne.n	8001efc <HAL_PCD_IRQHandler+0x908>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8001ee6:	69fb      	ldr	r3, [r7, #28]
 8001ee8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001eec:	685b      	ldr	r3, [r3, #4]
 8001eee:	69fa      	ldr	r2, [r7, #28]
 8001ef0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001ef4:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001ef8:	6053      	str	r3, [r2, #4]
            break;
 8001efa:	e008      	b.n	8001f0e <HAL_PCD_IRQHandler+0x91a>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8001efc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001efe:	3301      	adds	r3, #1
 8001f00:	627b      	str	r3, [r7, #36]	@ 0x24
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	791b      	ldrb	r3, [r3, #4]
 8001f06:	461a      	mov	r2, r3
 8001f08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f0a:	4293      	cmp	r3, r2
 8001f0c:	d3b3      	bcc.n	8001e76 <HAL_PCD_IRQHandler+0x882>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	695a      	ldr	r2, [r3, #20]
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8001f1c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	4618      	mov	r0, r3
 8001f24:	f004 fdc4 	bl	8006ab0 <USB_ReadInterrupts>
 8001f28:	4603      	mov	r3, r0
 8001f2a:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8001f2e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001f32:	d10a      	bne.n	8001f4a <HAL_PCD_IRQHandler+0x956>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8001f34:	6878      	ldr	r0, [r7, #4]
 8001f36:	f007 fa5f 	bl	80093f8 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	695a      	ldr	r2, [r3, #20]
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8001f48:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	4618      	mov	r0, r3
 8001f50:	f004 fdae 	bl	8006ab0 <USB_ReadInterrupts>
 8001f54:	4603      	mov	r3, r0
 8001f56:	f003 0304 	and.w	r3, r3, #4
 8001f5a:	2b04      	cmp	r3, #4
 8001f5c:	d115      	bne.n	8001f8a <HAL_PCD_IRQHandler+0x996>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	685b      	ldr	r3, [r3, #4]
 8001f64:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8001f66:	69bb      	ldr	r3, [r7, #24]
 8001f68:	f003 0304 	and.w	r3, r3, #4
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	d002      	beq.n	8001f76 <HAL_PCD_IRQHandler+0x982>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8001f70:	6878      	ldr	r0, [r7, #4]
 8001f72:	f007 fa4f 	bl	8009414 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	6859      	ldr	r1, [r3, #4]
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	69ba      	ldr	r2, [r7, #24]
 8001f82:	430a      	orrs	r2, r1
 8001f84:	605a      	str	r2, [r3, #4]
 8001f86:	e000      	b.n	8001f8a <HAL_PCD_IRQHandler+0x996>
      return;
 8001f88:	bf00      	nop
    }
  }
}
 8001f8a:	3734      	adds	r7, #52	@ 0x34
 8001f8c:	46bd      	mov	sp, r7
 8001f8e:	bd90      	pop	{r4, r7, pc}

08001f90 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8001f90:	b580      	push	{r7, lr}
 8001f92:	b082      	sub	sp, #8
 8001f94:	af00      	add	r7, sp, #0
 8001f96:	6078      	str	r0, [r7, #4]
 8001f98:	460b      	mov	r3, r1
 8001f9a:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8001fa2:	2b01      	cmp	r3, #1
 8001fa4:	d101      	bne.n	8001faa <HAL_PCD_SetAddress+0x1a>
 8001fa6:	2302      	movs	r3, #2
 8001fa8:	e012      	b.n	8001fd0 <HAL_PCD_SetAddress+0x40>
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	2201      	movs	r2, #1
 8001fae:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	78fa      	ldrb	r2, [r7, #3]
 8001fb6:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	78fa      	ldrb	r2, [r7, #3]
 8001fbe:	4611      	mov	r1, r2
 8001fc0:	4618      	mov	r0, r3
 8001fc2:	f004 fd0d 	bl	80069e0 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	2200      	movs	r2, #0
 8001fca:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8001fce:	2300      	movs	r3, #0
}
 8001fd0:	4618      	mov	r0, r3
 8001fd2:	3708      	adds	r7, #8
 8001fd4:	46bd      	mov	sp, r7
 8001fd6:	bd80      	pop	{r7, pc}

08001fd8 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8001fd8:	b580      	push	{r7, lr}
 8001fda:	b084      	sub	sp, #16
 8001fdc:	af00      	add	r7, sp, #0
 8001fde:	6078      	str	r0, [r7, #4]
 8001fe0:	4608      	mov	r0, r1
 8001fe2:	4611      	mov	r1, r2
 8001fe4:	461a      	mov	r2, r3
 8001fe6:	4603      	mov	r3, r0
 8001fe8:	70fb      	strb	r3, [r7, #3]
 8001fea:	460b      	mov	r3, r1
 8001fec:	803b      	strh	r3, [r7, #0]
 8001fee:	4613      	mov	r3, r2
 8001ff0:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8001ff2:	2300      	movs	r3, #0
 8001ff4:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8001ff6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	da0f      	bge.n	800201e <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001ffe:	78fb      	ldrb	r3, [r7, #3]
 8002000:	f003 020f 	and.w	r2, r3, #15
 8002004:	4613      	mov	r3, r2
 8002006:	00db      	lsls	r3, r3, #3
 8002008:	4413      	add	r3, r2
 800200a:	009b      	lsls	r3, r3, #2
 800200c:	3310      	adds	r3, #16
 800200e:	687a      	ldr	r2, [r7, #4]
 8002010:	4413      	add	r3, r2
 8002012:	3304      	adds	r3, #4
 8002014:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002016:	68fb      	ldr	r3, [r7, #12]
 8002018:	2201      	movs	r2, #1
 800201a:	705a      	strb	r2, [r3, #1]
 800201c:	e00f      	b.n	800203e <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800201e:	78fb      	ldrb	r3, [r7, #3]
 8002020:	f003 020f 	and.w	r2, r3, #15
 8002024:	4613      	mov	r3, r2
 8002026:	00db      	lsls	r3, r3, #3
 8002028:	4413      	add	r3, r2
 800202a:	009b      	lsls	r3, r3, #2
 800202c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002030:	687a      	ldr	r2, [r7, #4]
 8002032:	4413      	add	r3, r2
 8002034:	3304      	adds	r3, #4
 8002036:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002038:	68fb      	ldr	r3, [r7, #12]
 800203a:	2200      	movs	r2, #0
 800203c:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800203e:	78fb      	ldrb	r3, [r7, #3]
 8002040:	f003 030f 	and.w	r3, r3, #15
 8002044:	b2da      	uxtb	r2, r3
 8002046:	68fb      	ldr	r3, [r7, #12]
 8002048:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 800204a:	883b      	ldrh	r3, [r7, #0]
 800204c:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8002050:	68fb      	ldr	r3, [r7, #12]
 8002052:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8002054:	68fb      	ldr	r3, [r7, #12]
 8002056:	78ba      	ldrb	r2, [r7, #2]
 8002058:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 800205a:	68fb      	ldr	r3, [r7, #12]
 800205c:	785b      	ldrb	r3, [r3, #1]
 800205e:	2b00      	cmp	r3, #0
 8002060:	d004      	beq.n	800206c <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8002062:	68fb      	ldr	r3, [r7, #12]
 8002064:	781b      	ldrb	r3, [r3, #0]
 8002066:	461a      	mov	r2, r3
 8002068:	68fb      	ldr	r3, [r7, #12]
 800206a:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800206c:	78bb      	ldrb	r3, [r7, #2]
 800206e:	2b02      	cmp	r3, #2
 8002070:	d102      	bne.n	8002078 <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 8002072:	68fb      	ldr	r3, [r7, #12]
 8002074:	2200      	movs	r2, #0
 8002076:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800207e:	2b01      	cmp	r3, #1
 8002080:	d101      	bne.n	8002086 <HAL_PCD_EP_Open+0xae>
 8002082:	2302      	movs	r3, #2
 8002084:	e00e      	b.n	80020a4 <HAL_PCD_EP_Open+0xcc>
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	2201      	movs	r2, #1
 800208a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	68f9      	ldr	r1, [r7, #12]
 8002094:	4618      	mov	r0, r3
 8002096:	f003 fe87 	bl	8005da8 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	2200      	movs	r2, #0
 800209e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 80020a2:	7afb      	ldrb	r3, [r7, #11]
}
 80020a4:	4618      	mov	r0, r3
 80020a6:	3710      	adds	r7, #16
 80020a8:	46bd      	mov	sp, r7
 80020aa:	bd80      	pop	{r7, pc}

080020ac <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80020ac:	b580      	push	{r7, lr}
 80020ae:	b084      	sub	sp, #16
 80020b0:	af00      	add	r7, sp, #0
 80020b2:	6078      	str	r0, [r7, #4]
 80020b4:	460b      	mov	r3, r1
 80020b6:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80020b8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80020bc:	2b00      	cmp	r3, #0
 80020be:	da0f      	bge.n	80020e0 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80020c0:	78fb      	ldrb	r3, [r7, #3]
 80020c2:	f003 020f 	and.w	r2, r3, #15
 80020c6:	4613      	mov	r3, r2
 80020c8:	00db      	lsls	r3, r3, #3
 80020ca:	4413      	add	r3, r2
 80020cc:	009b      	lsls	r3, r3, #2
 80020ce:	3310      	adds	r3, #16
 80020d0:	687a      	ldr	r2, [r7, #4]
 80020d2:	4413      	add	r3, r2
 80020d4:	3304      	adds	r3, #4
 80020d6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80020d8:	68fb      	ldr	r3, [r7, #12]
 80020da:	2201      	movs	r2, #1
 80020dc:	705a      	strb	r2, [r3, #1]
 80020de:	e00f      	b.n	8002100 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80020e0:	78fb      	ldrb	r3, [r7, #3]
 80020e2:	f003 020f 	and.w	r2, r3, #15
 80020e6:	4613      	mov	r3, r2
 80020e8:	00db      	lsls	r3, r3, #3
 80020ea:	4413      	add	r3, r2
 80020ec:	009b      	lsls	r3, r3, #2
 80020ee:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80020f2:	687a      	ldr	r2, [r7, #4]
 80020f4:	4413      	add	r3, r2
 80020f6:	3304      	adds	r3, #4
 80020f8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80020fa:	68fb      	ldr	r3, [r7, #12]
 80020fc:	2200      	movs	r2, #0
 80020fe:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8002100:	78fb      	ldrb	r3, [r7, #3]
 8002102:	f003 030f 	and.w	r3, r3, #15
 8002106:	b2da      	uxtb	r2, r3
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8002112:	2b01      	cmp	r3, #1
 8002114:	d101      	bne.n	800211a <HAL_PCD_EP_Close+0x6e>
 8002116:	2302      	movs	r3, #2
 8002118:	e00e      	b.n	8002138 <HAL_PCD_EP_Close+0x8c>
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	2201      	movs	r2, #1
 800211e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	68f9      	ldr	r1, [r7, #12]
 8002128:	4618      	mov	r0, r3
 800212a:	f003 fec5 	bl	8005eb8 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	2200      	movs	r2, #0
 8002132:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 8002136:	2300      	movs	r3, #0
}
 8002138:	4618      	mov	r0, r3
 800213a:	3710      	adds	r7, #16
 800213c:	46bd      	mov	sp, r7
 800213e:	bd80      	pop	{r7, pc}

08002140 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002140:	b580      	push	{r7, lr}
 8002142:	b086      	sub	sp, #24
 8002144:	af00      	add	r7, sp, #0
 8002146:	60f8      	str	r0, [r7, #12]
 8002148:	607a      	str	r2, [r7, #4]
 800214a:	603b      	str	r3, [r7, #0]
 800214c:	460b      	mov	r3, r1
 800214e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002150:	7afb      	ldrb	r3, [r7, #11]
 8002152:	f003 020f 	and.w	r2, r3, #15
 8002156:	4613      	mov	r3, r2
 8002158:	00db      	lsls	r3, r3, #3
 800215a:	4413      	add	r3, r2
 800215c:	009b      	lsls	r3, r3, #2
 800215e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002162:	68fa      	ldr	r2, [r7, #12]
 8002164:	4413      	add	r3, r2
 8002166:	3304      	adds	r3, #4
 8002168:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800216a:	697b      	ldr	r3, [r7, #20]
 800216c:	687a      	ldr	r2, [r7, #4]
 800216e:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8002170:	697b      	ldr	r3, [r7, #20]
 8002172:	683a      	ldr	r2, [r7, #0]
 8002174:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8002176:	697b      	ldr	r3, [r7, #20]
 8002178:	2200      	movs	r2, #0
 800217a:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 800217c:	697b      	ldr	r3, [r7, #20]
 800217e:	2200      	movs	r2, #0
 8002180:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002182:	7afb      	ldrb	r3, [r7, #11]
 8002184:	f003 030f 	and.w	r3, r3, #15
 8002188:	b2da      	uxtb	r2, r3
 800218a:	697b      	ldr	r3, [r7, #20]
 800218c:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800218e:	68fb      	ldr	r3, [r7, #12]
 8002190:	799b      	ldrb	r3, [r3, #6]
 8002192:	2b01      	cmp	r3, #1
 8002194:	d102      	bne.n	800219c <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8002196:	687a      	ldr	r2, [r7, #4]
 8002198:	697b      	ldr	r3, [r7, #20]
 800219a:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800219c:	68fb      	ldr	r3, [r7, #12]
 800219e:	6818      	ldr	r0, [r3, #0]
 80021a0:	68fb      	ldr	r3, [r7, #12]
 80021a2:	799b      	ldrb	r3, [r3, #6]
 80021a4:	461a      	mov	r2, r3
 80021a6:	6979      	ldr	r1, [r7, #20]
 80021a8:	f003 ff62 	bl	8006070 <USB_EPStartXfer>

  return HAL_OK;
 80021ac:	2300      	movs	r3, #0
}
 80021ae:	4618      	mov	r0, r3
 80021b0:	3718      	adds	r7, #24
 80021b2:	46bd      	mov	sp, r7
 80021b4:	bd80      	pop	{r7, pc}

080021b6 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 80021b6:	b480      	push	{r7}
 80021b8:	b083      	sub	sp, #12
 80021ba:	af00      	add	r7, sp, #0
 80021bc:	6078      	str	r0, [r7, #4]
 80021be:	460b      	mov	r3, r1
 80021c0:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80021c2:	78fb      	ldrb	r3, [r7, #3]
 80021c4:	f003 020f 	and.w	r2, r3, #15
 80021c8:	6879      	ldr	r1, [r7, #4]
 80021ca:	4613      	mov	r3, r2
 80021cc:	00db      	lsls	r3, r3, #3
 80021ce:	4413      	add	r3, r2
 80021d0:	009b      	lsls	r3, r3, #2
 80021d2:	440b      	add	r3, r1
 80021d4:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 80021d8:	681b      	ldr	r3, [r3, #0]
}
 80021da:	4618      	mov	r0, r3
 80021dc:	370c      	adds	r7, #12
 80021de:	46bd      	mov	sp, r7
 80021e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021e4:	4770      	bx	lr

080021e6 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80021e6:	b580      	push	{r7, lr}
 80021e8:	b086      	sub	sp, #24
 80021ea:	af00      	add	r7, sp, #0
 80021ec:	60f8      	str	r0, [r7, #12]
 80021ee:	607a      	str	r2, [r7, #4]
 80021f0:	603b      	str	r3, [r7, #0]
 80021f2:	460b      	mov	r3, r1
 80021f4:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80021f6:	7afb      	ldrb	r3, [r7, #11]
 80021f8:	f003 020f 	and.w	r2, r3, #15
 80021fc:	4613      	mov	r3, r2
 80021fe:	00db      	lsls	r3, r3, #3
 8002200:	4413      	add	r3, r2
 8002202:	009b      	lsls	r3, r3, #2
 8002204:	3310      	adds	r3, #16
 8002206:	68fa      	ldr	r2, [r7, #12]
 8002208:	4413      	add	r3, r2
 800220a:	3304      	adds	r3, #4
 800220c:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800220e:	697b      	ldr	r3, [r7, #20]
 8002210:	687a      	ldr	r2, [r7, #4]
 8002212:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8002214:	697b      	ldr	r3, [r7, #20]
 8002216:	683a      	ldr	r2, [r7, #0]
 8002218:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 800221a:	697b      	ldr	r3, [r7, #20]
 800221c:	2200      	movs	r2, #0
 800221e:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 8002220:	697b      	ldr	r3, [r7, #20]
 8002222:	2201      	movs	r2, #1
 8002224:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002226:	7afb      	ldrb	r3, [r7, #11]
 8002228:	f003 030f 	and.w	r3, r3, #15
 800222c:	b2da      	uxtb	r2, r3
 800222e:	697b      	ldr	r3, [r7, #20]
 8002230:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8002232:	68fb      	ldr	r3, [r7, #12]
 8002234:	799b      	ldrb	r3, [r3, #6]
 8002236:	2b01      	cmp	r3, #1
 8002238:	d102      	bne.n	8002240 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800223a:	687a      	ldr	r2, [r7, #4]
 800223c:	697b      	ldr	r3, [r7, #20]
 800223e:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8002240:	68fb      	ldr	r3, [r7, #12]
 8002242:	6818      	ldr	r0, [r3, #0]
 8002244:	68fb      	ldr	r3, [r7, #12]
 8002246:	799b      	ldrb	r3, [r3, #6]
 8002248:	461a      	mov	r2, r3
 800224a:	6979      	ldr	r1, [r7, #20]
 800224c:	f003 ff10 	bl	8006070 <USB_EPStartXfer>

  return HAL_OK;
 8002250:	2300      	movs	r3, #0
}
 8002252:	4618      	mov	r0, r3
 8002254:	3718      	adds	r7, #24
 8002256:	46bd      	mov	sp, r7
 8002258:	bd80      	pop	{r7, pc}

0800225a <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800225a:	b580      	push	{r7, lr}
 800225c:	b084      	sub	sp, #16
 800225e:	af00      	add	r7, sp, #0
 8002260:	6078      	str	r0, [r7, #4]
 8002262:	460b      	mov	r3, r1
 8002264:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8002266:	78fb      	ldrb	r3, [r7, #3]
 8002268:	f003 030f 	and.w	r3, r3, #15
 800226c:	687a      	ldr	r2, [r7, #4]
 800226e:	7912      	ldrb	r2, [r2, #4]
 8002270:	4293      	cmp	r3, r2
 8002272:	d901      	bls.n	8002278 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8002274:	2301      	movs	r3, #1
 8002276:	e04f      	b.n	8002318 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8002278:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800227c:	2b00      	cmp	r3, #0
 800227e:	da0f      	bge.n	80022a0 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002280:	78fb      	ldrb	r3, [r7, #3]
 8002282:	f003 020f 	and.w	r2, r3, #15
 8002286:	4613      	mov	r3, r2
 8002288:	00db      	lsls	r3, r3, #3
 800228a:	4413      	add	r3, r2
 800228c:	009b      	lsls	r3, r3, #2
 800228e:	3310      	adds	r3, #16
 8002290:	687a      	ldr	r2, [r7, #4]
 8002292:	4413      	add	r3, r2
 8002294:	3304      	adds	r3, #4
 8002296:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002298:	68fb      	ldr	r3, [r7, #12]
 800229a:	2201      	movs	r2, #1
 800229c:	705a      	strb	r2, [r3, #1]
 800229e:	e00d      	b.n	80022bc <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80022a0:	78fa      	ldrb	r2, [r7, #3]
 80022a2:	4613      	mov	r3, r2
 80022a4:	00db      	lsls	r3, r3, #3
 80022a6:	4413      	add	r3, r2
 80022a8:	009b      	lsls	r3, r3, #2
 80022aa:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80022ae:	687a      	ldr	r2, [r7, #4]
 80022b0:	4413      	add	r3, r2
 80022b2:	3304      	adds	r3, #4
 80022b4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80022b6:	68fb      	ldr	r3, [r7, #12]
 80022b8:	2200      	movs	r2, #0
 80022ba:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	2201      	movs	r2, #1
 80022c0:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80022c2:	78fb      	ldrb	r3, [r7, #3]
 80022c4:	f003 030f 	and.w	r3, r3, #15
 80022c8:	b2da      	uxtb	r2, r3
 80022ca:	68fb      	ldr	r3, [r7, #12]
 80022cc:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80022d4:	2b01      	cmp	r3, #1
 80022d6:	d101      	bne.n	80022dc <HAL_PCD_EP_SetStall+0x82>
 80022d8:	2302      	movs	r3, #2
 80022da:	e01d      	b.n	8002318 <HAL_PCD_EP_SetStall+0xbe>
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	2201      	movs	r2, #1
 80022e0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	68f9      	ldr	r1, [r7, #12]
 80022ea:	4618      	mov	r0, r3
 80022ec:	f004 faa4 	bl	8006838 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80022f0:	78fb      	ldrb	r3, [r7, #3]
 80022f2:	f003 030f 	and.w	r3, r3, #15
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d109      	bne.n	800230e <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	6818      	ldr	r0, [r3, #0]
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	7999      	ldrb	r1, [r3, #6]
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002308:	461a      	mov	r2, r3
 800230a:	f004 fc97 	bl	8006c3c <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	2200      	movs	r2, #0
 8002312:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8002316:	2300      	movs	r3, #0
}
 8002318:	4618      	mov	r0, r3
 800231a:	3710      	adds	r7, #16
 800231c:	46bd      	mov	sp, r7
 800231e:	bd80      	pop	{r7, pc}

08002320 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002320:	b580      	push	{r7, lr}
 8002322:	b084      	sub	sp, #16
 8002324:	af00      	add	r7, sp, #0
 8002326:	6078      	str	r0, [r7, #4]
 8002328:	460b      	mov	r3, r1
 800232a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800232c:	78fb      	ldrb	r3, [r7, #3]
 800232e:	f003 030f 	and.w	r3, r3, #15
 8002332:	687a      	ldr	r2, [r7, #4]
 8002334:	7912      	ldrb	r2, [r2, #4]
 8002336:	4293      	cmp	r3, r2
 8002338:	d901      	bls.n	800233e <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800233a:	2301      	movs	r3, #1
 800233c:	e042      	b.n	80023c4 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800233e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002342:	2b00      	cmp	r3, #0
 8002344:	da0f      	bge.n	8002366 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002346:	78fb      	ldrb	r3, [r7, #3]
 8002348:	f003 020f 	and.w	r2, r3, #15
 800234c:	4613      	mov	r3, r2
 800234e:	00db      	lsls	r3, r3, #3
 8002350:	4413      	add	r3, r2
 8002352:	009b      	lsls	r3, r3, #2
 8002354:	3310      	adds	r3, #16
 8002356:	687a      	ldr	r2, [r7, #4]
 8002358:	4413      	add	r3, r2
 800235a:	3304      	adds	r3, #4
 800235c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800235e:	68fb      	ldr	r3, [r7, #12]
 8002360:	2201      	movs	r2, #1
 8002362:	705a      	strb	r2, [r3, #1]
 8002364:	e00f      	b.n	8002386 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002366:	78fb      	ldrb	r3, [r7, #3]
 8002368:	f003 020f 	and.w	r2, r3, #15
 800236c:	4613      	mov	r3, r2
 800236e:	00db      	lsls	r3, r3, #3
 8002370:	4413      	add	r3, r2
 8002372:	009b      	lsls	r3, r3, #2
 8002374:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002378:	687a      	ldr	r2, [r7, #4]
 800237a:	4413      	add	r3, r2
 800237c:	3304      	adds	r3, #4
 800237e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002380:	68fb      	ldr	r3, [r7, #12]
 8002382:	2200      	movs	r2, #0
 8002384:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8002386:	68fb      	ldr	r3, [r7, #12]
 8002388:	2200      	movs	r2, #0
 800238a:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800238c:	78fb      	ldrb	r3, [r7, #3]
 800238e:	f003 030f 	and.w	r3, r3, #15
 8002392:	b2da      	uxtb	r2, r3
 8002394:	68fb      	ldr	r3, [r7, #12]
 8002396:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800239e:	2b01      	cmp	r3, #1
 80023a0:	d101      	bne.n	80023a6 <HAL_PCD_EP_ClrStall+0x86>
 80023a2:	2302      	movs	r3, #2
 80023a4:	e00e      	b.n	80023c4 <HAL_PCD_EP_ClrStall+0xa4>
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	2201      	movs	r2, #1
 80023aa:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	68f9      	ldr	r1, [r7, #12]
 80023b4:	4618      	mov	r0, r3
 80023b6:	f004 faad 	bl	8006914 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	2200      	movs	r2, #0
 80023be:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80023c2:	2300      	movs	r3, #0
}
 80023c4:	4618      	mov	r0, r3
 80023c6:	3710      	adds	r7, #16
 80023c8:	46bd      	mov	sp, r7
 80023ca:	bd80      	pop	{r7, pc}

080023cc <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80023cc:	b580      	push	{r7, lr}
 80023ce:	b084      	sub	sp, #16
 80023d0:	af00      	add	r7, sp, #0
 80023d2:	6078      	str	r0, [r7, #4]
 80023d4:	460b      	mov	r3, r1
 80023d6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 80023d8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80023dc:	2b00      	cmp	r3, #0
 80023de:	da0c      	bge.n	80023fa <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80023e0:	78fb      	ldrb	r3, [r7, #3]
 80023e2:	f003 020f 	and.w	r2, r3, #15
 80023e6:	4613      	mov	r3, r2
 80023e8:	00db      	lsls	r3, r3, #3
 80023ea:	4413      	add	r3, r2
 80023ec:	009b      	lsls	r3, r3, #2
 80023ee:	3310      	adds	r3, #16
 80023f0:	687a      	ldr	r2, [r7, #4]
 80023f2:	4413      	add	r3, r2
 80023f4:	3304      	adds	r3, #4
 80023f6:	60fb      	str	r3, [r7, #12]
 80023f8:	e00c      	b.n	8002414 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80023fa:	78fb      	ldrb	r3, [r7, #3]
 80023fc:	f003 020f 	and.w	r2, r3, #15
 8002400:	4613      	mov	r3, r2
 8002402:	00db      	lsls	r3, r3, #3
 8002404:	4413      	add	r3, r2
 8002406:	009b      	lsls	r3, r3, #2
 8002408:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800240c:	687a      	ldr	r2, [r7, #4]
 800240e:	4413      	add	r3, r2
 8002410:	3304      	adds	r3, #4
 8002412:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	68f9      	ldr	r1, [r7, #12]
 800241a:	4618      	mov	r0, r3
 800241c:	f004 f8cc 	bl	80065b8 <USB_EPStopXfer>
 8002420:	4603      	mov	r3, r0
 8002422:	72fb      	strb	r3, [r7, #11]

  return ret;
 8002424:	7afb      	ldrb	r3, [r7, #11]
}
 8002426:	4618      	mov	r0, r3
 8002428:	3710      	adds	r7, #16
 800242a:	46bd      	mov	sp, r7
 800242c:	bd80      	pop	{r7, pc}

0800242e <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800242e:	b580      	push	{r7, lr}
 8002430:	b08a      	sub	sp, #40	@ 0x28
 8002432:	af02      	add	r7, sp, #8
 8002434:	6078      	str	r0, [r7, #4]
 8002436:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800243e:	697b      	ldr	r3, [r7, #20]
 8002440:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8002442:	683a      	ldr	r2, [r7, #0]
 8002444:	4613      	mov	r3, r2
 8002446:	00db      	lsls	r3, r3, #3
 8002448:	4413      	add	r3, r2
 800244a:	009b      	lsls	r3, r3, #2
 800244c:	3310      	adds	r3, #16
 800244e:	687a      	ldr	r2, [r7, #4]
 8002450:	4413      	add	r3, r2
 8002452:	3304      	adds	r3, #4
 8002454:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8002456:	68fb      	ldr	r3, [r7, #12]
 8002458:	695a      	ldr	r2, [r3, #20]
 800245a:	68fb      	ldr	r3, [r7, #12]
 800245c:	691b      	ldr	r3, [r3, #16]
 800245e:	429a      	cmp	r2, r3
 8002460:	d901      	bls.n	8002466 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8002462:	2301      	movs	r3, #1
 8002464:	e06b      	b.n	800253e <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 8002466:	68fb      	ldr	r3, [r7, #12]
 8002468:	691a      	ldr	r2, [r3, #16]
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	695b      	ldr	r3, [r3, #20]
 800246e:	1ad3      	subs	r3, r2, r3
 8002470:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8002472:	68fb      	ldr	r3, [r7, #12]
 8002474:	689b      	ldr	r3, [r3, #8]
 8002476:	69fa      	ldr	r2, [r7, #28]
 8002478:	429a      	cmp	r2, r3
 800247a:	d902      	bls.n	8002482 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 800247c:	68fb      	ldr	r3, [r7, #12]
 800247e:	689b      	ldr	r3, [r3, #8]
 8002480:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8002482:	69fb      	ldr	r3, [r7, #28]
 8002484:	3303      	adds	r3, #3
 8002486:	089b      	lsrs	r3, r3, #2
 8002488:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800248a:	e02a      	b.n	80024e2 <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 800248c:	68fb      	ldr	r3, [r7, #12]
 800248e:	691a      	ldr	r2, [r3, #16]
 8002490:	68fb      	ldr	r3, [r7, #12]
 8002492:	695b      	ldr	r3, [r3, #20]
 8002494:	1ad3      	subs	r3, r2, r3
 8002496:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	689b      	ldr	r3, [r3, #8]
 800249c:	69fa      	ldr	r2, [r7, #28]
 800249e:	429a      	cmp	r2, r3
 80024a0:	d902      	bls.n	80024a8 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 80024a2:	68fb      	ldr	r3, [r7, #12]
 80024a4:	689b      	ldr	r3, [r3, #8]
 80024a6:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 80024a8:	69fb      	ldr	r3, [r7, #28]
 80024aa:	3303      	adds	r3, #3
 80024ac:	089b      	lsrs	r3, r3, #2
 80024ae:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80024b0:	68fb      	ldr	r3, [r7, #12]
 80024b2:	68d9      	ldr	r1, [r3, #12]
 80024b4:	683b      	ldr	r3, [r7, #0]
 80024b6:	b2da      	uxtb	r2, r3
 80024b8:	69fb      	ldr	r3, [r7, #28]
 80024ba:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80024c0:	9300      	str	r3, [sp, #0]
 80024c2:	4603      	mov	r3, r0
 80024c4:	6978      	ldr	r0, [r7, #20]
 80024c6:	f004 f921 	bl	800670c <USB_WritePacket>

    ep->xfer_buff  += len;
 80024ca:	68fb      	ldr	r3, [r7, #12]
 80024cc:	68da      	ldr	r2, [r3, #12]
 80024ce:	69fb      	ldr	r3, [r7, #28]
 80024d0:	441a      	add	r2, r3
 80024d2:	68fb      	ldr	r3, [r7, #12]
 80024d4:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 80024d6:	68fb      	ldr	r3, [r7, #12]
 80024d8:	695a      	ldr	r2, [r3, #20]
 80024da:	69fb      	ldr	r3, [r7, #28]
 80024dc:	441a      	add	r2, r3
 80024de:	68fb      	ldr	r3, [r7, #12]
 80024e0:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80024e2:	683b      	ldr	r3, [r7, #0]
 80024e4:	015a      	lsls	r2, r3, #5
 80024e6:	693b      	ldr	r3, [r7, #16]
 80024e8:	4413      	add	r3, r2
 80024ea:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80024ee:	699b      	ldr	r3, [r3, #24]
 80024f0:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80024f2:	69ba      	ldr	r2, [r7, #24]
 80024f4:	429a      	cmp	r2, r3
 80024f6:	d809      	bhi.n	800250c <PCD_WriteEmptyTxFifo+0xde>
 80024f8:	68fb      	ldr	r3, [r7, #12]
 80024fa:	695a      	ldr	r2, [r3, #20]
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8002500:	429a      	cmp	r2, r3
 8002502:	d203      	bcs.n	800250c <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	691b      	ldr	r3, [r3, #16]
 8002508:	2b00      	cmp	r3, #0
 800250a:	d1bf      	bne.n	800248c <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	691a      	ldr	r2, [r3, #16]
 8002510:	68fb      	ldr	r3, [r7, #12]
 8002512:	695b      	ldr	r3, [r3, #20]
 8002514:	429a      	cmp	r2, r3
 8002516:	d811      	bhi.n	800253c <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8002518:	683b      	ldr	r3, [r7, #0]
 800251a:	f003 030f 	and.w	r3, r3, #15
 800251e:	2201      	movs	r2, #1
 8002520:	fa02 f303 	lsl.w	r3, r2, r3
 8002524:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8002526:	693b      	ldr	r3, [r7, #16]
 8002528:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800252c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800252e:	68bb      	ldr	r3, [r7, #8]
 8002530:	43db      	mvns	r3, r3
 8002532:	6939      	ldr	r1, [r7, #16]
 8002534:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8002538:	4013      	ands	r3, r2
 800253a:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 800253c:	2300      	movs	r3, #0
}
 800253e:	4618      	mov	r0, r3
 8002540:	3720      	adds	r7, #32
 8002542:	46bd      	mov	sp, r7
 8002544:	bd80      	pop	{r7, pc}
	...

08002548 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8002548:	b580      	push	{r7, lr}
 800254a:	b088      	sub	sp, #32
 800254c:	af00      	add	r7, sp, #0
 800254e:	6078      	str	r0, [r7, #4]
 8002550:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002558:	69fb      	ldr	r3, [r7, #28]
 800255a:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800255c:	69fb      	ldr	r3, [r7, #28]
 800255e:	333c      	adds	r3, #60	@ 0x3c
 8002560:	3304      	adds	r3, #4
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8002566:	683b      	ldr	r3, [r7, #0]
 8002568:	015a      	lsls	r2, r3, #5
 800256a:	69bb      	ldr	r3, [r7, #24]
 800256c:	4413      	add	r3, r2
 800256e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002572:	689b      	ldr	r3, [r3, #8]
 8002574:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	799b      	ldrb	r3, [r3, #6]
 800257a:	2b01      	cmp	r3, #1
 800257c:	d17b      	bne.n	8002676 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 800257e:	693b      	ldr	r3, [r7, #16]
 8002580:	f003 0308 	and.w	r3, r3, #8
 8002584:	2b00      	cmp	r3, #0
 8002586:	d015      	beq.n	80025b4 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002588:	697b      	ldr	r3, [r7, #20]
 800258a:	4a61      	ldr	r2, [pc, #388]	@ (8002710 <PCD_EP_OutXfrComplete_int+0x1c8>)
 800258c:	4293      	cmp	r3, r2
 800258e:	f240 80b9 	bls.w	8002704 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8002592:	693b      	ldr	r3, [r7, #16]
 8002594:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002598:	2b00      	cmp	r3, #0
 800259a:	f000 80b3 	beq.w	8002704 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800259e:	683b      	ldr	r3, [r7, #0]
 80025a0:	015a      	lsls	r2, r3, #5
 80025a2:	69bb      	ldr	r3, [r7, #24]
 80025a4:	4413      	add	r3, r2
 80025a6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80025aa:	461a      	mov	r2, r3
 80025ac:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80025b0:	6093      	str	r3, [r2, #8]
 80025b2:	e0a7      	b.n	8002704 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 80025b4:	693b      	ldr	r3, [r7, #16]
 80025b6:	f003 0320 	and.w	r3, r3, #32
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d009      	beq.n	80025d2 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80025be:	683b      	ldr	r3, [r7, #0]
 80025c0:	015a      	lsls	r2, r3, #5
 80025c2:	69bb      	ldr	r3, [r7, #24]
 80025c4:	4413      	add	r3, r2
 80025c6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80025ca:	461a      	mov	r2, r3
 80025cc:	2320      	movs	r3, #32
 80025ce:	6093      	str	r3, [r2, #8]
 80025d0:	e098      	b.n	8002704 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 80025d2:	693b      	ldr	r3, [r7, #16]
 80025d4:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80025d8:	2b00      	cmp	r3, #0
 80025da:	f040 8093 	bne.w	8002704 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80025de:	697b      	ldr	r3, [r7, #20]
 80025e0:	4a4b      	ldr	r2, [pc, #300]	@ (8002710 <PCD_EP_OutXfrComplete_int+0x1c8>)
 80025e2:	4293      	cmp	r3, r2
 80025e4:	d90f      	bls.n	8002606 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80025e6:	693b      	ldr	r3, [r7, #16]
 80025e8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d00a      	beq.n	8002606 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80025f0:	683b      	ldr	r3, [r7, #0]
 80025f2:	015a      	lsls	r2, r3, #5
 80025f4:	69bb      	ldr	r3, [r7, #24]
 80025f6:	4413      	add	r3, r2
 80025f8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80025fc:	461a      	mov	r2, r3
 80025fe:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002602:	6093      	str	r3, [r2, #8]
 8002604:	e07e      	b.n	8002704 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8002606:	683a      	ldr	r2, [r7, #0]
 8002608:	4613      	mov	r3, r2
 800260a:	00db      	lsls	r3, r3, #3
 800260c:	4413      	add	r3, r2
 800260e:	009b      	lsls	r3, r3, #2
 8002610:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002614:	687a      	ldr	r2, [r7, #4]
 8002616:	4413      	add	r3, r2
 8002618:	3304      	adds	r3, #4
 800261a:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 800261c:	68fb      	ldr	r3, [r7, #12]
 800261e:	6a1a      	ldr	r2, [r3, #32]
 8002620:	683b      	ldr	r3, [r7, #0]
 8002622:	0159      	lsls	r1, r3, #5
 8002624:	69bb      	ldr	r3, [r7, #24]
 8002626:	440b      	add	r3, r1
 8002628:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800262c:	691b      	ldr	r3, [r3, #16]
 800262e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002632:	1ad2      	subs	r2, r2, r3
 8002634:	68fb      	ldr	r3, [r7, #12]
 8002636:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8002638:	683b      	ldr	r3, [r7, #0]
 800263a:	2b00      	cmp	r3, #0
 800263c:	d114      	bne.n	8002668 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 800263e:	68fb      	ldr	r3, [r7, #12]
 8002640:	691b      	ldr	r3, [r3, #16]
 8002642:	2b00      	cmp	r3, #0
 8002644:	d109      	bne.n	800265a <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	6818      	ldr	r0, [r3, #0]
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002650:	461a      	mov	r2, r3
 8002652:	2101      	movs	r1, #1
 8002654:	f004 faf2 	bl	8006c3c <USB_EP0_OutStart>
 8002658:	e006      	b.n	8002668 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 800265a:	68fb      	ldr	r3, [r7, #12]
 800265c:	68da      	ldr	r2, [r3, #12]
 800265e:	68fb      	ldr	r3, [r7, #12]
 8002660:	695b      	ldr	r3, [r3, #20]
 8002662:	441a      	add	r2, r3
 8002664:	68fb      	ldr	r3, [r7, #12]
 8002666:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8002668:	683b      	ldr	r3, [r7, #0]
 800266a:	b2db      	uxtb	r3, r3
 800266c:	4619      	mov	r1, r3
 800266e:	6878      	ldr	r0, [r7, #4]
 8002670:	f006 fdfe 	bl	8009270 <HAL_PCD_DataOutStageCallback>
 8002674:	e046      	b.n	8002704 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8002676:	697b      	ldr	r3, [r7, #20]
 8002678:	4a26      	ldr	r2, [pc, #152]	@ (8002714 <PCD_EP_OutXfrComplete_int+0x1cc>)
 800267a:	4293      	cmp	r3, r2
 800267c:	d124      	bne.n	80026c8 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 800267e:	693b      	ldr	r3, [r7, #16]
 8002680:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002684:	2b00      	cmp	r3, #0
 8002686:	d00a      	beq.n	800269e <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8002688:	683b      	ldr	r3, [r7, #0]
 800268a:	015a      	lsls	r2, r3, #5
 800268c:	69bb      	ldr	r3, [r7, #24]
 800268e:	4413      	add	r3, r2
 8002690:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002694:	461a      	mov	r2, r3
 8002696:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800269a:	6093      	str	r3, [r2, #8]
 800269c:	e032      	b.n	8002704 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800269e:	693b      	ldr	r3, [r7, #16]
 80026a0:	f003 0320 	and.w	r3, r3, #32
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d008      	beq.n	80026ba <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80026a8:	683b      	ldr	r3, [r7, #0]
 80026aa:	015a      	lsls	r2, r3, #5
 80026ac:	69bb      	ldr	r3, [r7, #24]
 80026ae:	4413      	add	r3, r2
 80026b0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80026b4:	461a      	mov	r2, r3
 80026b6:	2320      	movs	r3, #32
 80026b8:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80026ba:	683b      	ldr	r3, [r7, #0]
 80026bc:	b2db      	uxtb	r3, r3
 80026be:	4619      	mov	r1, r3
 80026c0:	6878      	ldr	r0, [r7, #4]
 80026c2:	f006 fdd5 	bl	8009270 <HAL_PCD_DataOutStageCallback>
 80026c6:	e01d      	b.n	8002704 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 80026c8:	683b      	ldr	r3, [r7, #0]
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d114      	bne.n	80026f8 <PCD_EP_OutXfrComplete_int+0x1b0>
 80026ce:	6879      	ldr	r1, [r7, #4]
 80026d0:	683a      	ldr	r2, [r7, #0]
 80026d2:	4613      	mov	r3, r2
 80026d4:	00db      	lsls	r3, r3, #3
 80026d6:	4413      	add	r3, r2
 80026d8:	009b      	lsls	r3, r3, #2
 80026da:	440b      	add	r3, r1
 80026dc:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d108      	bne.n	80026f8 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	6818      	ldr	r0, [r3, #0]
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80026f0:	461a      	mov	r2, r3
 80026f2:	2100      	movs	r1, #0
 80026f4:	f004 faa2 	bl	8006c3c <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80026f8:	683b      	ldr	r3, [r7, #0]
 80026fa:	b2db      	uxtb	r3, r3
 80026fc:	4619      	mov	r1, r3
 80026fe:	6878      	ldr	r0, [r7, #4]
 8002700:	f006 fdb6 	bl	8009270 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8002704:	2300      	movs	r3, #0
}
 8002706:	4618      	mov	r0, r3
 8002708:	3720      	adds	r7, #32
 800270a:	46bd      	mov	sp, r7
 800270c:	bd80      	pop	{r7, pc}
 800270e:	bf00      	nop
 8002710:	4f54300a 	.word	0x4f54300a
 8002714:	4f54310a 	.word	0x4f54310a

08002718 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8002718:	b580      	push	{r7, lr}
 800271a:	b086      	sub	sp, #24
 800271c:	af00      	add	r7, sp, #0
 800271e:	6078      	str	r0, [r7, #4]
 8002720:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002728:	697b      	ldr	r3, [r7, #20]
 800272a:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800272c:	697b      	ldr	r3, [r7, #20]
 800272e:	333c      	adds	r3, #60	@ 0x3c
 8002730:	3304      	adds	r3, #4
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8002736:	683b      	ldr	r3, [r7, #0]
 8002738:	015a      	lsls	r2, r3, #5
 800273a:	693b      	ldr	r3, [r7, #16]
 800273c:	4413      	add	r3, r2
 800273e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002742:	689b      	ldr	r3, [r3, #8]
 8002744:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002746:	68fb      	ldr	r3, [r7, #12]
 8002748:	4a15      	ldr	r2, [pc, #84]	@ (80027a0 <PCD_EP_OutSetupPacket_int+0x88>)
 800274a:	4293      	cmp	r3, r2
 800274c:	d90e      	bls.n	800276c <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800274e:	68bb      	ldr	r3, [r7, #8]
 8002750:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002754:	2b00      	cmp	r3, #0
 8002756:	d009      	beq.n	800276c <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8002758:	683b      	ldr	r3, [r7, #0]
 800275a:	015a      	lsls	r2, r3, #5
 800275c:	693b      	ldr	r3, [r7, #16]
 800275e:	4413      	add	r3, r2
 8002760:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002764:	461a      	mov	r2, r3
 8002766:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800276a:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 800276c:	6878      	ldr	r0, [r7, #4]
 800276e:	f006 fd6d 	bl	800924c <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	4a0a      	ldr	r2, [pc, #40]	@ (80027a0 <PCD_EP_OutSetupPacket_int+0x88>)
 8002776:	4293      	cmp	r3, r2
 8002778:	d90c      	bls.n	8002794 <PCD_EP_OutSetupPacket_int+0x7c>
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	799b      	ldrb	r3, [r3, #6]
 800277e:	2b01      	cmp	r3, #1
 8002780:	d108      	bne.n	8002794 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	6818      	ldr	r0, [r3, #0]
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800278c:	461a      	mov	r2, r3
 800278e:	2101      	movs	r1, #1
 8002790:	f004 fa54 	bl	8006c3c <USB_EP0_OutStart>
  }

  return HAL_OK;
 8002794:	2300      	movs	r3, #0
}
 8002796:	4618      	mov	r0, r3
 8002798:	3718      	adds	r7, #24
 800279a:	46bd      	mov	sp, r7
 800279c:	bd80      	pop	{r7, pc}
 800279e:	bf00      	nop
 80027a0:	4f54300a 	.word	0x4f54300a

080027a4 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 80027a4:	b480      	push	{r7}
 80027a6:	b085      	sub	sp, #20
 80027a8:	af00      	add	r7, sp, #0
 80027aa:	6078      	str	r0, [r7, #4]
 80027ac:	460b      	mov	r3, r1
 80027ae:	70fb      	strb	r3, [r7, #3]
 80027b0:	4613      	mov	r3, r2
 80027b2:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027ba:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 80027bc:	78fb      	ldrb	r3, [r7, #3]
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d107      	bne.n	80027d2 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 80027c2:	883b      	ldrh	r3, [r7, #0]
 80027c4:	0419      	lsls	r1, r3, #16
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	68ba      	ldr	r2, [r7, #8]
 80027cc:	430a      	orrs	r2, r1
 80027ce:	629a      	str	r2, [r3, #40]	@ 0x28
 80027d0:	e028      	b.n	8002824 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027d8:	0c1b      	lsrs	r3, r3, #16
 80027da:	68ba      	ldr	r2, [r7, #8]
 80027dc:	4413      	add	r3, r2
 80027de:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80027e0:	2300      	movs	r3, #0
 80027e2:	73fb      	strb	r3, [r7, #15]
 80027e4:	e00d      	b.n	8002802 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	681a      	ldr	r2, [r3, #0]
 80027ea:	7bfb      	ldrb	r3, [r7, #15]
 80027ec:	3340      	adds	r3, #64	@ 0x40
 80027ee:	009b      	lsls	r3, r3, #2
 80027f0:	4413      	add	r3, r2
 80027f2:	685b      	ldr	r3, [r3, #4]
 80027f4:	0c1b      	lsrs	r3, r3, #16
 80027f6:	68ba      	ldr	r2, [r7, #8]
 80027f8:	4413      	add	r3, r2
 80027fa:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80027fc:	7bfb      	ldrb	r3, [r7, #15]
 80027fe:	3301      	adds	r3, #1
 8002800:	73fb      	strb	r3, [r7, #15]
 8002802:	7bfa      	ldrb	r2, [r7, #15]
 8002804:	78fb      	ldrb	r3, [r7, #3]
 8002806:	3b01      	subs	r3, #1
 8002808:	429a      	cmp	r2, r3
 800280a:	d3ec      	bcc.n	80027e6 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 800280c:	883b      	ldrh	r3, [r7, #0]
 800280e:	0418      	lsls	r0, r3, #16
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	6819      	ldr	r1, [r3, #0]
 8002814:	78fb      	ldrb	r3, [r7, #3]
 8002816:	3b01      	subs	r3, #1
 8002818:	68ba      	ldr	r2, [r7, #8]
 800281a:	4302      	orrs	r2, r0
 800281c:	3340      	adds	r3, #64	@ 0x40
 800281e:	009b      	lsls	r3, r3, #2
 8002820:	440b      	add	r3, r1
 8002822:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8002824:	2300      	movs	r3, #0
}
 8002826:	4618      	mov	r0, r3
 8002828:	3714      	adds	r7, #20
 800282a:	46bd      	mov	sp, r7
 800282c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002830:	4770      	bx	lr

08002832 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8002832:	b480      	push	{r7}
 8002834:	b083      	sub	sp, #12
 8002836:	af00      	add	r7, sp, #0
 8002838:	6078      	str	r0, [r7, #4]
 800283a:	460b      	mov	r3, r1
 800283c:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	887a      	ldrh	r2, [r7, #2]
 8002844:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8002846:	2300      	movs	r3, #0
}
 8002848:	4618      	mov	r0, r3
 800284a:	370c      	adds	r7, #12
 800284c:	46bd      	mov	sp, r7
 800284e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002852:	4770      	bx	lr

08002854 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8002854:	b480      	push	{r7}
 8002856:	b085      	sub	sp, #20
 8002858:	af00      	add	r7, sp, #0
 800285a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	2201      	movs	r2, #1
 8002866:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	2200      	movs	r2, #0
 800286e:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8002872:	68fb      	ldr	r3, [r7, #12]
 8002874:	699b      	ldr	r3, [r3, #24]
 8002876:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800287a:	68fb      	ldr	r3, [r7, #12]
 800287c:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8002882:	4b05      	ldr	r3, [pc, #20]	@ (8002898 <HAL_PCDEx_ActivateLPM+0x44>)
 8002884:	4313      	orrs	r3, r2
 8002886:	68fa      	ldr	r2, [r7, #12]
 8002888:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 800288a:	2300      	movs	r3, #0
}
 800288c:	4618      	mov	r0, r3
 800288e:	3714      	adds	r7, #20
 8002890:	46bd      	mov	sp, r7
 8002892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002896:	4770      	bx	lr
 8002898:	10000003 	.word	0x10000003

0800289c <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 800289c:	b480      	push	{r7}
 800289e:	b083      	sub	sp, #12
 80028a0:	af00      	add	r7, sp, #0
 80028a2:	6078      	str	r0, [r7, #4]
 80028a4:	460b      	mov	r3, r1
 80028a6:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 80028a8:	bf00      	nop
 80028aa:	370c      	adds	r7, #12
 80028ac:	46bd      	mov	sp, r7
 80028ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b2:	4770      	bx	lr

080028b4 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 80028b4:	b580      	push	{r7, lr}
 80028b6:	b084      	sub	sp, #16
 80028b8:	af00      	add	r7, sp, #0
 80028ba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 80028bc:	4b19      	ldr	r3, [pc, #100]	@ (8002924 <HAL_PWREx_ConfigSupply+0x70>)
 80028be:	68db      	ldr	r3, [r3, #12]
 80028c0:	f003 0304 	and.w	r3, r3, #4
 80028c4:	2b04      	cmp	r3, #4
 80028c6:	d00a      	beq.n	80028de <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 80028c8:	4b16      	ldr	r3, [pc, #88]	@ (8002924 <HAL_PWREx_ConfigSupply+0x70>)
 80028ca:	68db      	ldr	r3, [r3, #12]
 80028cc:	f003 0307 	and.w	r3, r3, #7
 80028d0:	687a      	ldr	r2, [r7, #4]
 80028d2:	429a      	cmp	r2, r3
 80028d4:	d001      	beq.n	80028da <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 80028d6:	2301      	movs	r3, #1
 80028d8:	e01f      	b.n	800291a <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 80028da:	2300      	movs	r3, #0
 80028dc:	e01d      	b.n	800291a <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 80028de:	4b11      	ldr	r3, [pc, #68]	@ (8002924 <HAL_PWREx_ConfigSupply+0x70>)
 80028e0:	68db      	ldr	r3, [r3, #12]
 80028e2:	f023 0207 	bic.w	r2, r3, #7
 80028e6:	490f      	ldr	r1, [pc, #60]	@ (8002924 <HAL_PWREx_ConfigSupply+0x70>)
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	4313      	orrs	r3, r2
 80028ec:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 80028ee:	f7fe f9b1 	bl	8000c54 <HAL_GetTick>
 80028f2:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80028f4:	e009      	b.n	800290a <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 80028f6:	f7fe f9ad 	bl	8000c54 <HAL_GetTick>
 80028fa:	4602      	mov	r2, r0
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	1ad3      	subs	r3, r2, r3
 8002900:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002904:	d901      	bls.n	800290a <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8002906:	2301      	movs	r3, #1
 8002908:	e007      	b.n	800291a <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800290a:	4b06      	ldr	r3, [pc, #24]	@ (8002924 <HAL_PWREx_ConfigSupply+0x70>)
 800290c:	685b      	ldr	r3, [r3, #4]
 800290e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002912:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002916:	d1ee      	bne.n	80028f6 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8002918:	2300      	movs	r3, #0
}
 800291a:	4618      	mov	r0, r3
 800291c:	3710      	adds	r7, #16
 800291e:	46bd      	mov	sp, r7
 8002920:	bd80      	pop	{r7, pc}
 8002922:	bf00      	nop
 8002924:	58024800 	.word	0x58024800

08002928 <HAL_PWREx_EnableUSBVoltageDetector>:
/**
  * @brief Enable the USB voltage level detector.
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
 8002928:	b480      	push	{r7}
 800292a:	af00      	add	r7, sp, #0
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 800292c:	4b05      	ldr	r3, [pc, #20]	@ (8002944 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 800292e:	68db      	ldr	r3, [r3, #12]
 8002930:	4a04      	ldr	r2, [pc, #16]	@ (8002944 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 8002932:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002936:	60d3      	str	r3, [r2, #12]
}
 8002938:	bf00      	nop
 800293a:	46bd      	mov	sp, r7
 800293c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002940:	4770      	bx	lr
 8002942:	bf00      	nop
 8002944:	58024800 	.word	0x58024800

08002948 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002948:	b580      	push	{r7, lr}
 800294a:	b08c      	sub	sp, #48	@ 0x30
 800294c:	af00      	add	r7, sp, #0
 800294e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	2b00      	cmp	r3, #0
 8002954:	d101      	bne.n	800295a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002956:	2301      	movs	r3, #1
 8002958:	e3c8      	b.n	80030ec <HAL_RCC_OscConfig+0x7a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	f003 0301 	and.w	r3, r3, #1
 8002962:	2b00      	cmp	r3, #0
 8002964:	f000 8087 	beq.w	8002a76 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002968:	4b88      	ldr	r3, [pc, #544]	@ (8002b8c <HAL_RCC_OscConfig+0x244>)
 800296a:	691b      	ldr	r3, [r3, #16]
 800296c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002970:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002972:	4b86      	ldr	r3, [pc, #536]	@ (8002b8c <HAL_RCC_OscConfig+0x244>)
 8002974:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002976:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8002978:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800297a:	2b10      	cmp	r3, #16
 800297c:	d007      	beq.n	800298e <HAL_RCC_OscConfig+0x46>
 800297e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002980:	2b18      	cmp	r3, #24
 8002982:	d110      	bne.n	80029a6 <HAL_RCC_OscConfig+0x5e>
 8002984:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002986:	f003 0303 	and.w	r3, r3, #3
 800298a:	2b02      	cmp	r3, #2
 800298c:	d10b      	bne.n	80029a6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800298e:	4b7f      	ldr	r3, [pc, #508]	@ (8002b8c <HAL_RCC_OscConfig+0x244>)
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002996:	2b00      	cmp	r3, #0
 8002998:	d06c      	beq.n	8002a74 <HAL_RCC_OscConfig+0x12c>
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	685b      	ldr	r3, [r3, #4]
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d168      	bne.n	8002a74 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80029a2:	2301      	movs	r3, #1
 80029a4:	e3a2      	b.n	80030ec <HAL_RCC_OscConfig+0x7a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	685b      	ldr	r3, [r3, #4]
 80029aa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80029ae:	d106      	bne.n	80029be <HAL_RCC_OscConfig+0x76>
 80029b0:	4b76      	ldr	r3, [pc, #472]	@ (8002b8c <HAL_RCC_OscConfig+0x244>)
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	4a75      	ldr	r2, [pc, #468]	@ (8002b8c <HAL_RCC_OscConfig+0x244>)
 80029b6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80029ba:	6013      	str	r3, [r2, #0]
 80029bc:	e02e      	b.n	8002a1c <HAL_RCC_OscConfig+0xd4>
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	685b      	ldr	r3, [r3, #4]
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d10c      	bne.n	80029e0 <HAL_RCC_OscConfig+0x98>
 80029c6:	4b71      	ldr	r3, [pc, #452]	@ (8002b8c <HAL_RCC_OscConfig+0x244>)
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	4a70      	ldr	r2, [pc, #448]	@ (8002b8c <HAL_RCC_OscConfig+0x244>)
 80029cc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80029d0:	6013      	str	r3, [r2, #0]
 80029d2:	4b6e      	ldr	r3, [pc, #440]	@ (8002b8c <HAL_RCC_OscConfig+0x244>)
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	4a6d      	ldr	r2, [pc, #436]	@ (8002b8c <HAL_RCC_OscConfig+0x244>)
 80029d8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80029dc:	6013      	str	r3, [r2, #0]
 80029de:	e01d      	b.n	8002a1c <HAL_RCC_OscConfig+0xd4>
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	685b      	ldr	r3, [r3, #4]
 80029e4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80029e8:	d10c      	bne.n	8002a04 <HAL_RCC_OscConfig+0xbc>
 80029ea:	4b68      	ldr	r3, [pc, #416]	@ (8002b8c <HAL_RCC_OscConfig+0x244>)
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	4a67      	ldr	r2, [pc, #412]	@ (8002b8c <HAL_RCC_OscConfig+0x244>)
 80029f0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80029f4:	6013      	str	r3, [r2, #0]
 80029f6:	4b65      	ldr	r3, [pc, #404]	@ (8002b8c <HAL_RCC_OscConfig+0x244>)
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	4a64      	ldr	r2, [pc, #400]	@ (8002b8c <HAL_RCC_OscConfig+0x244>)
 80029fc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002a00:	6013      	str	r3, [r2, #0]
 8002a02:	e00b      	b.n	8002a1c <HAL_RCC_OscConfig+0xd4>
 8002a04:	4b61      	ldr	r3, [pc, #388]	@ (8002b8c <HAL_RCC_OscConfig+0x244>)
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	4a60      	ldr	r2, [pc, #384]	@ (8002b8c <HAL_RCC_OscConfig+0x244>)
 8002a0a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002a0e:	6013      	str	r3, [r2, #0]
 8002a10:	4b5e      	ldr	r3, [pc, #376]	@ (8002b8c <HAL_RCC_OscConfig+0x244>)
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	4a5d      	ldr	r2, [pc, #372]	@ (8002b8c <HAL_RCC_OscConfig+0x244>)
 8002a16:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002a1a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	685b      	ldr	r3, [r3, #4]
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	d013      	beq.n	8002a4c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a24:	f7fe f916 	bl	8000c54 <HAL_GetTick>
 8002a28:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002a2a:	e008      	b.n	8002a3e <HAL_RCC_OscConfig+0xf6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002a2c:	f7fe f912 	bl	8000c54 <HAL_GetTick>
 8002a30:	4602      	mov	r2, r0
 8002a32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a34:	1ad3      	subs	r3, r2, r3
 8002a36:	2b64      	cmp	r3, #100	@ 0x64
 8002a38:	d901      	bls.n	8002a3e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002a3a:	2303      	movs	r3, #3
 8002a3c:	e356      	b.n	80030ec <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002a3e:	4b53      	ldr	r3, [pc, #332]	@ (8002b8c <HAL_RCC_OscConfig+0x244>)
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d0f0      	beq.n	8002a2c <HAL_RCC_OscConfig+0xe4>
 8002a4a:	e014      	b.n	8002a76 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a4c:	f7fe f902 	bl	8000c54 <HAL_GetTick>
 8002a50:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002a52:	e008      	b.n	8002a66 <HAL_RCC_OscConfig+0x11e>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002a54:	f7fe f8fe 	bl	8000c54 <HAL_GetTick>
 8002a58:	4602      	mov	r2, r0
 8002a5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a5c:	1ad3      	subs	r3, r2, r3
 8002a5e:	2b64      	cmp	r3, #100	@ 0x64
 8002a60:	d901      	bls.n	8002a66 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002a62:	2303      	movs	r3, #3
 8002a64:	e342      	b.n	80030ec <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002a66:	4b49      	ldr	r3, [pc, #292]	@ (8002b8c <HAL_RCC_OscConfig+0x244>)
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d1f0      	bne.n	8002a54 <HAL_RCC_OscConfig+0x10c>
 8002a72:	e000      	b.n	8002a76 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a74:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	f003 0302 	and.w	r3, r3, #2
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	f000 808c 	beq.w	8002b9c <HAL_RCC_OscConfig+0x254>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002a84:	4b41      	ldr	r3, [pc, #260]	@ (8002b8c <HAL_RCC_OscConfig+0x244>)
 8002a86:	691b      	ldr	r3, [r3, #16]
 8002a88:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002a8c:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002a8e:	4b3f      	ldr	r3, [pc, #252]	@ (8002b8c <HAL_RCC_OscConfig+0x244>)
 8002a90:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a92:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8002a94:	6a3b      	ldr	r3, [r7, #32]
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d007      	beq.n	8002aaa <HAL_RCC_OscConfig+0x162>
 8002a9a:	6a3b      	ldr	r3, [r7, #32]
 8002a9c:	2b18      	cmp	r3, #24
 8002a9e:	d137      	bne.n	8002b10 <HAL_RCC_OscConfig+0x1c8>
 8002aa0:	69fb      	ldr	r3, [r7, #28]
 8002aa2:	f003 0303 	and.w	r3, r3, #3
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d132      	bne.n	8002b10 <HAL_RCC_OscConfig+0x1c8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002aaa:	4b38      	ldr	r3, [pc, #224]	@ (8002b8c <HAL_RCC_OscConfig+0x244>)
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	f003 0304 	and.w	r3, r3, #4
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d005      	beq.n	8002ac2 <HAL_RCC_OscConfig+0x17a>
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	68db      	ldr	r3, [r3, #12]
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d101      	bne.n	8002ac2 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8002abe:	2301      	movs	r3, #1
 8002ac0:	e314      	b.n	80030ec <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8002ac2:	4b32      	ldr	r3, [pc, #200]	@ (8002b8c <HAL_RCC_OscConfig+0x244>)
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	f023 0219 	bic.w	r2, r3, #25
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	68db      	ldr	r3, [r3, #12]
 8002ace:	492f      	ldr	r1, [pc, #188]	@ (8002b8c <HAL_RCC_OscConfig+0x244>)
 8002ad0:	4313      	orrs	r3, r2
 8002ad2:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ad4:	f7fe f8be 	bl	8000c54 <HAL_GetTick>
 8002ad8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002ada:	e008      	b.n	8002aee <HAL_RCC_OscConfig+0x1a6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002adc:	f7fe f8ba 	bl	8000c54 <HAL_GetTick>
 8002ae0:	4602      	mov	r2, r0
 8002ae2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ae4:	1ad3      	subs	r3, r2, r3
 8002ae6:	2b02      	cmp	r3, #2
 8002ae8:	d901      	bls.n	8002aee <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 8002aea:	2303      	movs	r3, #3
 8002aec:	e2fe      	b.n	80030ec <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002aee:	4b27      	ldr	r3, [pc, #156]	@ (8002b8c <HAL_RCC_OscConfig+0x244>)
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	f003 0304 	and.w	r3, r3, #4
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d0f0      	beq.n	8002adc <HAL_RCC_OscConfig+0x194>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002afa:	4b24      	ldr	r3, [pc, #144]	@ (8002b8c <HAL_RCC_OscConfig+0x244>)
 8002afc:	685b      	ldr	r3, [r3, #4]
 8002afe:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	691b      	ldr	r3, [r3, #16]
 8002b06:	061b      	lsls	r3, r3, #24
 8002b08:	4920      	ldr	r1, [pc, #128]	@ (8002b8c <HAL_RCC_OscConfig+0x244>)
 8002b0a:	4313      	orrs	r3, r2
 8002b0c:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002b0e:	e045      	b.n	8002b9c <HAL_RCC_OscConfig+0x254>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	68db      	ldr	r3, [r3, #12]
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	d026      	beq.n	8002b66 <HAL_RCC_OscConfig+0x21e>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8002b18:	4b1c      	ldr	r3, [pc, #112]	@ (8002b8c <HAL_RCC_OscConfig+0x244>)
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	f023 0219 	bic.w	r2, r3, #25
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	68db      	ldr	r3, [r3, #12]
 8002b24:	4919      	ldr	r1, [pc, #100]	@ (8002b8c <HAL_RCC_OscConfig+0x244>)
 8002b26:	4313      	orrs	r3, r2
 8002b28:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b2a:	f7fe f893 	bl	8000c54 <HAL_GetTick>
 8002b2e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002b30:	e008      	b.n	8002b44 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002b32:	f7fe f88f 	bl	8000c54 <HAL_GetTick>
 8002b36:	4602      	mov	r2, r0
 8002b38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b3a:	1ad3      	subs	r3, r2, r3
 8002b3c:	2b02      	cmp	r3, #2
 8002b3e:	d901      	bls.n	8002b44 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8002b40:	2303      	movs	r3, #3
 8002b42:	e2d3      	b.n	80030ec <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002b44:	4b11      	ldr	r3, [pc, #68]	@ (8002b8c <HAL_RCC_OscConfig+0x244>)
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	f003 0304 	and.w	r3, r3, #4
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d0f0      	beq.n	8002b32 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b50:	4b0e      	ldr	r3, [pc, #56]	@ (8002b8c <HAL_RCC_OscConfig+0x244>)
 8002b52:	685b      	ldr	r3, [r3, #4]
 8002b54:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	691b      	ldr	r3, [r3, #16]
 8002b5c:	061b      	lsls	r3, r3, #24
 8002b5e:	490b      	ldr	r1, [pc, #44]	@ (8002b8c <HAL_RCC_OscConfig+0x244>)
 8002b60:	4313      	orrs	r3, r2
 8002b62:	604b      	str	r3, [r1, #4]
 8002b64:	e01a      	b.n	8002b9c <HAL_RCC_OscConfig+0x254>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002b66:	4b09      	ldr	r3, [pc, #36]	@ (8002b8c <HAL_RCC_OscConfig+0x244>)
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	4a08      	ldr	r2, [pc, #32]	@ (8002b8c <HAL_RCC_OscConfig+0x244>)
 8002b6c:	f023 0301 	bic.w	r3, r3, #1
 8002b70:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b72:	f7fe f86f 	bl	8000c54 <HAL_GetTick>
 8002b76:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002b78:	e00a      	b.n	8002b90 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002b7a:	f7fe f86b 	bl	8000c54 <HAL_GetTick>
 8002b7e:	4602      	mov	r2, r0
 8002b80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b82:	1ad3      	subs	r3, r2, r3
 8002b84:	2b02      	cmp	r3, #2
 8002b86:	d903      	bls.n	8002b90 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8002b88:	2303      	movs	r3, #3
 8002b8a:	e2af      	b.n	80030ec <HAL_RCC_OscConfig+0x7a4>
 8002b8c:	58024400 	.word	0x58024400
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002b90:	4b96      	ldr	r3, [pc, #600]	@ (8002dec <HAL_RCC_OscConfig+0x4a4>)
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	f003 0304 	and.w	r3, r3, #4
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	d1ee      	bne.n	8002b7a <HAL_RCC_OscConfig+0x232>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	f003 0310 	and.w	r3, r3, #16
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d06a      	beq.n	8002c7e <HAL_RCC_OscConfig+0x336>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002ba8:	4b90      	ldr	r3, [pc, #576]	@ (8002dec <HAL_RCC_OscConfig+0x4a4>)
 8002baa:	691b      	ldr	r3, [r3, #16]
 8002bac:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002bb0:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002bb2:	4b8e      	ldr	r3, [pc, #568]	@ (8002dec <HAL_RCC_OscConfig+0x4a4>)
 8002bb4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002bb6:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8002bb8:	69bb      	ldr	r3, [r7, #24]
 8002bba:	2b08      	cmp	r3, #8
 8002bbc:	d007      	beq.n	8002bce <HAL_RCC_OscConfig+0x286>
 8002bbe:	69bb      	ldr	r3, [r7, #24]
 8002bc0:	2b18      	cmp	r3, #24
 8002bc2:	d11b      	bne.n	8002bfc <HAL_RCC_OscConfig+0x2b4>
 8002bc4:	697b      	ldr	r3, [r7, #20]
 8002bc6:	f003 0303 	and.w	r3, r3, #3
 8002bca:	2b01      	cmp	r3, #1
 8002bcc:	d116      	bne.n	8002bfc <HAL_RCC_OscConfig+0x2b4>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002bce:	4b87      	ldr	r3, [pc, #540]	@ (8002dec <HAL_RCC_OscConfig+0x4a4>)
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d005      	beq.n	8002be6 <HAL_RCC_OscConfig+0x29e>
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	69db      	ldr	r3, [r3, #28]
 8002bde:	2b80      	cmp	r3, #128	@ 0x80
 8002be0:	d001      	beq.n	8002be6 <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 8002be2:	2301      	movs	r3, #1
 8002be4:	e282      	b.n	80030ec <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002be6:	4b81      	ldr	r3, [pc, #516]	@ (8002dec <HAL_RCC_OscConfig+0x4a4>)
 8002be8:	68db      	ldr	r3, [r3, #12]
 8002bea:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	6a1b      	ldr	r3, [r3, #32]
 8002bf2:	061b      	lsls	r3, r3, #24
 8002bf4:	497d      	ldr	r1, [pc, #500]	@ (8002dec <HAL_RCC_OscConfig+0x4a4>)
 8002bf6:	4313      	orrs	r3, r2
 8002bf8:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002bfa:	e040      	b.n	8002c7e <HAL_RCC_OscConfig+0x336>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	69db      	ldr	r3, [r3, #28]
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	d023      	beq.n	8002c4c <HAL_RCC_OscConfig+0x304>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8002c04:	4b79      	ldr	r3, [pc, #484]	@ (8002dec <HAL_RCC_OscConfig+0x4a4>)
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	4a78      	ldr	r2, [pc, #480]	@ (8002dec <HAL_RCC_OscConfig+0x4a4>)
 8002c0a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002c0e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c10:	f7fe f820 	bl	8000c54 <HAL_GetTick>
 8002c14:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002c16:	e008      	b.n	8002c2a <HAL_RCC_OscConfig+0x2e2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8002c18:	f7fe f81c 	bl	8000c54 <HAL_GetTick>
 8002c1c:	4602      	mov	r2, r0
 8002c1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c20:	1ad3      	subs	r3, r2, r3
 8002c22:	2b02      	cmp	r3, #2
 8002c24:	d901      	bls.n	8002c2a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8002c26:	2303      	movs	r3, #3
 8002c28:	e260      	b.n	80030ec <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002c2a:	4b70      	ldr	r3, [pc, #448]	@ (8002dec <HAL_RCC_OscConfig+0x4a4>)
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d0f0      	beq.n	8002c18 <HAL_RCC_OscConfig+0x2d0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002c36:	4b6d      	ldr	r3, [pc, #436]	@ (8002dec <HAL_RCC_OscConfig+0x4a4>)
 8002c38:	68db      	ldr	r3, [r3, #12]
 8002c3a:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	6a1b      	ldr	r3, [r3, #32]
 8002c42:	061b      	lsls	r3, r3, #24
 8002c44:	4969      	ldr	r1, [pc, #420]	@ (8002dec <HAL_RCC_OscConfig+0x4a4>)
 8002c46:	4313      	orrs	r3, r2
 8002c48:	60cb      	str	r3, [r1, #12]
 8002c4a:	e018      	b.n	8002c7e <HAL_RCC_OscConfig+0x336>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8002c4c:	4b67      	ldr	r3, [pc, #412]	@ (8002dec <HAL_RCC_OscConfig+0x4a4>)
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	4a66      	ldr	r2, [pc, #408]	@ (8002dec <HAL_RCC_OscConfig+0x4a4>)
 8002c52:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002c56:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c58:	f7fd fffc 	bl	8000c54 <HAL_GetTick>
 8002c5c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8002c5e:	e008      	b.n	8002c72 <HAL_RCC_OscConfig+0x32a>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8002c60:	f7fd fff8 	bl	8000c54 <HAL_GetTick>
 8002c64:	4602      	mov	r2, r0
 8002c66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c68:	1ad3      	subs	r3, r2, r3
 8002c6a:	2b02      	cmp	r3, #2
 8002c6c:	d901      	bls.n	8002c72 <HAL_RCC_OscConfig+0x32a>
          {
            return HAL_TIMEOUT;
 8002c6e:	2303      	movs	r3, #3
 8002c70:	e23c      	b.n	80030ec <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8002c72:	4b5e      	ldr	r3, [pc, #376]	@ (8002dec <HAL_RCC_OscConfig+0x4a4>)
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d1f0      	bne.n	8002c60 <HAL_RCC_OscConfig+0x318>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	f003 0308 	and.w	r3, r3, #8
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d036      	beq.n	8002cf8 <HAL_RCC_OscConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	695b      	ldr	r3, [r3, #20]
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d019      	beq.n	8002cc6 <HAL_RCC_OscConfig+0x37e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002c92:	4b56      	ldr	r3, [pc, #344]	@ (8002dec <HAL_RCC_OscConfig+0x4a4>)
 8002c94:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002c96:	4a55      	ldr	r2, [pc, #340]	@ (8002dec <HAL_RCC_OscConfig+0x4a4>)
 8002c98:	f043 0301 	orr.w	r3, r3, #1
 8002c9c:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c9e:	f7fd ffd9 	bl	8000c54 <HAL_GetTick>
 8002ca2:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002ca4:	e008      	b.n	8002cb8 <HAL_RCC_OscConfig+0x370>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002ca6:	f7fd ffd5 	bl	8000c54 <HAL_GetTick>
 8002caa:	4602      	mov	r2, r0
 8002cac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cae:	1ad3      	subs	r3, r2, r3
 8002cb0:	2b02      	cmp	r3, #2
 8002cb2:	d901      	bls.n	8002cb8 <HAL_RCC_OscConfig+0x370>
        {
          return HAL_TIMEOUT;
 8002cb4:	2303      	movs	r3, #3
 8002cb6:	e219      	b.n	80030ec <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002cb8:	4b4c      	ldr	r3, [pc, #304]	@ (8002dec <HAL_RCC_OscConfig+0x4a4>)
 8002cba:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002cbc:	f003 0302 	and.w	r3, r3, #2
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d0f0      	beq.n	8002ca6 <HAL_RCC_OscConfig+0x35e>
 8002cc4:	e018      	b.n	8002cf8 <HAL_RCC_OscConfig+0x3b0>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002cc6:	4b49      	ldr	r3, [pc, #292]	@ (8002dec <HAL_RCC_OscConfig+0x4a4>)
 8002cc8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002cca:	4a48      	ldr	r2, [pc, #288]	@ (8002dec <HAL_RCC_OscConfig+0x4a4>)
 8002ccc:	f023 0301 	bic.w	r3, r3, #1
 8002cd0:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002cd2:	f7fd ffbf 	bl	8000c54 <HAL_GetTick>
 8002cd6:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002cd8:	e008      	b.n	8002cec <HAL_RCC_OscConfig+0x3a4>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002cda:	f7fd ffbb 	bl	8000c54 <HAL_GetTick>
 8002cde:	4602      	mov	r2, r0
 8002ce0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ce2:	1ad3      	subs	r3, r2, r3
 8002ce4:	2b02      	cmp	r3, #2
 8002ce6:	d901      	bls.n	8002cec <HAL_RCC_OscConfig+0x3a4>
        {
          return HAL_TIMEOUT;
 8002ce8:	2303      	movs	r3, #3
 8002cea:	e1ff      	b.n	80030ec <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002cec:	4b3f      	ldr	r3, [pc, #252]	@ (8002dec <HAL_RCC_OscConfig+0x4a4>)
 8002cee:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002cf0:	f003 0302 	and.w	r3, r3, #2
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d1f0      	bne.n	8002cda <HAL_RCC_OscConfig+0x392>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	f003 0320 	and.w	r3, r3, #32
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d036      	beq.n	8002d72 <HAL_RCC_OscConfig+0x42a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	699b      	ldr	r3, [r3, #24]
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d019      	beq.n	8002d40 <HAL_RCC_OscConfig+0x3f8>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002d0c:	4b37      	ldr	r3, [pc, #220]	@ (8002dec <HAL_RCC_OscConfig+0x4a4>)
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	4a36      	ldr	r2, [pc, #216]	@ (8002dec <HAL_RCC_OscConfig+0x4a4>)
 8002d12:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002d16:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8002d18:	f7fd ff9c 	bl	8000c54 <HAL_GetTick>
 8002d1c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002d1e:	e008      	b.n	8002d32 <HAL_RCC_OscConfig+0x3ea>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002d20:	f7fd ff98 	bl	8000c54 <HAL_GetTick>
 8002d24:	4602      	mov	r2, r0
 8002d26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d28:	1ad3      	subs	r3, r2, r3
 8002d2a:	2b02      	cmp	r3, #2
 8002d2c:	d901      	bls.n	8002d32 <HAL_RCC_OscConfig+0x3ea>
        {
          return HAL_TIMEOUT;
 8002d2e:	2303      	movs	r3, #3
 8002d30:	e1dc      	b.n	80030ec <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002d32:	4b2e      	ldr	r3, [pc, #184]	@ (8002dec <HAL_RCC_OscConfig+0x4a4>)
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d0f0      	beq.n	8002d20 <HAL_RCC_OscConfig+0x3d8>
 8002d3e:	e018      	b.n	8002d72 <HAL_RCC_OscConfig+0x42a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002d40:	4b2a      	ldr	r3, [pc, #168]	@ (8002dec <HAL_RCC_OscConfig+0x4a4>)
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	4a29      	ldr	r2, [pc, #164]	@ (8002dec <HAL_RCC_OscConfig+0x4a4>)
 8002d46:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002d4a:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8002d4c:	f7fd ff82 	bl	8000c54 <HAL_GetTick>
 8002d50:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002d52:	e008      	b.n	8002d66 <HAL_RCC_OscConfig+0x41e>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002d54:	f7fd ff7e 	bl	8000c54 <HAL_GetTick>
 8002d58:	4602      	mov	r2, r0
 8002d5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d5c:	1ad3      	subs	r3, r2, r3
 8002d5e:	2b02      	cmp	r3, #2
 8002d60:	d901      	bls.n	8002d66 <HAL_RCC_OscConfig+0x41e>
        {
          return HAL_TIMEOUT;
 8002d62:	2303      	movs	r3, #3
 8002d64:	e1c2      	b.n	80030ec <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002d66:	4b21      	ldr	r3, [pc, #132]	@ (8002dec <HAL_RCC_OscConfig+0x4a4>)
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d1f0      	bne.n	8002d54 <HAL_RCC_OscConfig+0x40c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	f003 0304 	and.w	r3, r3, #4
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	f000 8086 	beq.w	8002e8c <HAL_RCC_OscConfig+0x544>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8002d80:	4b1b      	ldr	r3, [pc, #108]	@ (8002df0 <HAL_RCC_OscConfig+0x4a8>)
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	4a1a      	ldr	r2, [pc, #104]	@ (8002df0 <HAL_RCC_OscConfig+0x4a8>)
 8002d86:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002d8a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002d8c:	f7fd ff62 	bl	8000c54 <HAL_GetTick>
 8002d90:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002d92:	e008      	b.n	8002da6 <HAL_RCC_OscConfig+0x45e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002d94:	f7fd ff5e 	bl	8000c54 <HAL_GetTick>
 8002d98:	4602      	mov	r2, r0
 8002d9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d9c:	1ad3      	subs	r3, r2, r3
 8002d9e:	2b64      	cmp	r3, #100	@ 0x64
 8002da0:	d901      	bls.n	8002da6 <HAL_RCC_OscConfig+0x45e>
      {
        return HAL_TIMEOUT;
 8002da2:	2303      	movs	r3, #3
 8002da4:	e1a2      	b.n	80030ec <HAL_RCC_OscConfig+0x7a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002da6:	4b12      	ldr	r3, [pc, #72]	@ (8002df0 <HAL_RCC_OscConfig+0x4a8>)
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d0f0      	beq.n	8002d94 <HAL_RCC_OscConfig+0x44c>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	689b      	ldr	r3, [r3, #8]
 8002db6:	2b01      	cmp	r3, #1
 8002db8:	d106      	bne.n	8002dc8 <HAL_RCC_OscConfig+0x480>
 8002dba:	4b0c      	ldr	r3, [pc, #48]	@ (8002dec <HAL_RCC_OscConfig+0x4a4>)
 8002dbc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002dbe:	4a0b      	ldr	r2, [pc, #44]	@ (8002dec <HAL_RCC_OscConfig+0x4a4>)
 8002dc0:	f043 0301 	orr.w	r3, r3, #1
 8002dc4:	6713      	str	r3, [r2, #112]	@ 0x70
 8002dc6:	e032      	b.n	8002e2e <HAL_RCC_OscConfig+0x4e6>
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	689b      	ldr	r3, [r3, #8]
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	d111      	bne.n	8002df4 <HAL_RCC_OscConfig+0x4ac>
 8002dd0:	4b06      	ldr	r3, [pc, #24]	@ (8002dec <HAL_RCC_OscConfig+0x4a4>)
 8002dd2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002dd4:	4a05      	ldr	r2, [pc, #20]	@ (8002dec <HAL_RCC_OscConfig+0x4a4>)
 8002dd6:	f023 0301 	bic.w	r3, r3, #1
 8002dda:	6713      	str	r3, [r2, #112]	@ 0x70
 8002ddc:	4b03      	ldr	r3, [pc, #12]	@ (8002dec <HAL_RCC_OscConfig+0x4a4>)
 8002dde:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002de0:	4a02      	ldr	r2, [pc, #8]	@ (8002dec <HAL_RCC_OscConfig+0x4a4>)
 8002de2:	f023 0304 	bic.w	r3, r3, #4
 8002de6:	6713      	str	r3, [r2, #112]	@ 0x70
 8002de8:	e021      	b.n	8002e2e <HAL_RCC_OscConfig+0x4e6>
 8002dea:	bf00      	nop
 8002dec:	58024400 	.word	0x58024400
 8002df0:	58024800 	.word	0x58024800
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	689b      	ldr	r3, [r3, #8]
 8002df8:	2b05      	cmp	r3, #5
 8002dfa:	d10c      	bne.n	8002e16 <HAL_RCC_OscConfig+0x4ce>
 8002dfc:	4b83      	ldr	r3, [pc, #524]	@ (800300c <HAL_RCC_OscConfig+0x6c4>)
 8002dfe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e00:	4a82      	ldr	r2, [pc, #520]	@ (800300c <HAL_RCC_OscConfig+0x6c4>)
 8002e02:	f043 0304 	orr.w	r3, r3, #4
 8002e06:	6713      	str	r3, [r2, #112]	@ 0x70
 8002e08:	4b80      	ldr	r3, [pc, #512]	@ (800300c <HAL_RCC_OscConfig+0x6c4>)
 8002e0a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e0c:	4a7f      	ldr	r2, [pc, #508]	@ (800300c <HAL_RCC_OscConfig+0x6c4>)
 8002e0e:	f043 0301 	orr.w	r3, r3, #1
 8002e12:	6713      	str	r3, [r2, #112]	@ 0x70
 8002e14:	e00b      	b.n	8002e2e <HAL_RCC_OscConfig+0x4e6>
 8002e16:	4b7d      	ldr	r3, [pc, #500]	@ (800300c <HAL_RCC_OscConfig+0x6c4>)
 8002e18:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e1a:	4a7c      	ldr	r2, [pc, #496]	@ (800300c <HAL_RCC_OscConfig+0x6c4>)
 8002e1c:	f023 0301 	bic.w	r3, r3, #1
 8002e20:	6713      	str	r3, [r2, #112]	@ 0x70
 8002e22:	4b7a      	ldr	r3, [pc, #488]	@ (800300c <HAL_RCC_OscConfig+0x6c4>)
 8002e24:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e26:	4a79      	ldr	r2, [pc, #484]	@ (800300c <HAL_RCC_OscConfig+0x6c4>)
 8002e28:	f023 0304 	bic.w	r3, r3, #4
 8002e2c:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	689b      	ldr	r3, [r3, #8]
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d015      	beq.n	8002e62 <HAL_RCC_OscConfig+0x51a>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e36:	f7fd ff0d 	bl	8000c54 <HAL_GetTick>
 8002e3a:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002e3c:	e00a      	b.n	8002e54 <HAL_RCC_OscConfig+0x50c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e3e:	f7fd ff09 	bl	8000c54 <HAL_GetTick>
 8002e42:	4602      	mov	r2, r0
 8002e44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e46:	1ad3      	subs	r3, r2, r3
 8002e48:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002e4c:	4293      	cmp	r3, r2
 8002e4e:	d901      	bls.n	8002e54 <HAL_RCC_OscConfig+0x50c>
        {
          return HAL_TIMEOUT;
 8002e50:	2303      	movs	r3, #3
 8002e52:	e14b      	b.n	80030ec <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002e54:	4b6d      	ldr	r3, [pc, #436]	@ (800300c <HAL_RCC_OscConfig+0x6c4>)
 8002e56:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e58:	f003 0302 	and.w	r3, r3, #2
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d0ee      	beq.n	8002e3e <HAL_RCC_OscConfig+0x4f6>
 8002e60:	e014      	b.n	8002e8c <HAL_RCC_OscConfig+0x544>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e62:	f7fd fef7 	bl	8000c54 <HAL_GetTick>
 8002e66:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002e68:	e00a      	b.n	8002e80 <HAL_RCC_OscConfig+0x538>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e6a:	f7fd fef3 	bl	8000c54 <HAL_GetTick>
 8002e6e:	4602      	mov	r2, r0
 8002e70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e72:	1ad3      	subs	r3, r2, r3
 8002e74:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002e78:	4293      	cmp	r3, r2
 8002e7a:	d901      	bls.n	8002e80 <HAL_RCC_OscConfig+0x538>
        {
          return HAL_TIMEOUT;
 8002e7c:	2303      	movs	r3, #3
 8002e7e:	e135      	b.n	80030ec <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002e80:	4b62      	ldr	r3, [pc, #392]	@ (800300c <HAL_RCC_OscConfig+0x6c4>)
 8002e82:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e84:	f003 0302 	and.w	r3, r3, #2
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	d1ee      	bne.n	8002e6a <HAL_RCC_OscConfig+0x522>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	f000 812a 	beq.w	80030ea <HAL_RCC_OscConfig+0x7a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8002e96:	4b5d      	ldr	r3, [pc, #372]	@ (800300c <HAL_RCC_OscConfig+0x6c4>)
 8002e98:	691b      	ldr	r3, [r3, #16]
 8002e9a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002e9e:	2b18      	cmp	r3, #24
 8002ea0:	f000 80ba 	beq.w	8003018 <HAL_RCC_OscConfig+0x6d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ea8:	2b02      	cmp	r3, #2
 8002eaa:	f040 8095 	bne.w	8002fd8 <HAL_RCC_OscConfig+0x690>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002eae:	4b57      	ldr	r3, [pc, #348]	@ (800300c <HAL_RCC_OscConfig+0x6c4>)
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	4a56      	ldr	r2, [pc, #344]	@ (800300c <HAL_RCC_OscConfig+0x6c4>)
 8002eb4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002eb8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002eba:	f7fd fecb 	bl	8000c54 <HAL_GetTick>
 8002ebe:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002ec0:	e008      	b.n	8002ed4 <HAL_RCC_OscConfig+0x58c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ec2:	f7fd fec7 	bl	8000c54 <HAL_GetTick>
 8002ec6:	4602      	mov	r2, r0
 8002ec8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002eca:	1ad3      	subs	r3, r2, r3
 8002ecc:	2b02      	cmp	r3, #2
 8002ece:	d901      	bls.n	8002ed4 <HAL_RCC_OscConfig+0x58c>
          {
            return HAL_TIMEOUT;
 8002ed0:	2303      	movs	r3, #3
 8002ed2:	e10b      	b.n	80030ec <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002ed4:	4b4d      	ldr	r3, [pc, #308]	@ (800300c <HAL_RCC_OscConfig+0x6c4>)
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	d1f0      	bne.n	8002ec2 <HAL_RCC_OscConfig+0x57a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002ee0:	4b4a      	ldr	r3, [pc, #296]	@ (800300c <HAL_RCC_OscConfig+0x6c4>)
 8002ee2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002ee4:	4b4a      	ldr	r3, [pc, #296]	@ (8003010 <HAL_RCC_OscConfig+0x6c8>)
 8002ee6:	4013      	ands	r3, r2
 8002ee8:	687a      	ldr	r2, [r7, #4]
 8002eea:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8002eec:	687a      	ldr	r2, [r7, #4]
 8002eee:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8002ef0:	0112      	lsls	r2, r2, #4
 8002ef2:	430a      	orrs	r2, r1
 8002ef4:	4945      	ldr	r1, [pc, #276]	@ (800300c <HAL_RCC_OscConfig+0x6c4>)
 8002ef6:	4313      	orrs	r3, r2
 8002ef8:	628b      	str	r3, [r1, #40]	@ 0x28
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002efe:	3b01      	subs	r3, #1
 8002f00:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002f08:	3b01      	subs	r3, #1
 8002f0a:	025b      	lsls	r3, r3, #9
 8002f0c:	b29b      	uxth	r3, r3
 8002f0e:	431a      	orrs	r2, r3
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002f14:	3b01      	subs	r3, #1
 8002f16:	041b      	lsls	r3, r3, #16
 8002f18:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8002f1c:	431a      	orrs	r2, r3
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002f22:	3b01      	subs	r3, #1
 8002f24:	061b      	lsls	r3, r3, #24
 8002f26:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8002f2a:	4938      	ldr	r1, [pc, #224]	@ (800300c <HAL_RCC_OscConfig+0x6c4>)
 8002f2c:	4313      	orrs	r3, r2
 8002f2e:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8002f30:	4b36      	ldr	r3, [pc, #216]	@ (800300c <HAL_RCC_OscConfig+0x6c4>)
 8002f32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f34:	4a35      	ldr	r2, [pc, #212]	@ (800300c <HAL_RCC_OscConfig+0x6c4>)
 8002f36:	f023 0301 	bic.w	r3, r3, #1
 8002f3a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8002f3c:	4b33      	ldr	r3, [pc, #204]	@ (800300c <HAL_RCC_OscConfig+0x6c4>)
 8002f3e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002f40:	4b34      	ldr	r3, [pc, #208]	@ (8003014 <HAL_RCC_OscConfig+0x6cc>)
 8002f42:	4013      	ands	r3, r2
 8002f44:	687a      	ldr	r2, [r7, #4]
 8002f46:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002f48:	00d2      	lsls	r2, r2, #3
 8002f4a:	4930      	ldr	r1, [pc, #192]	@ (800300c <HAL_RCC_OscConfig+0x6c4>)
 8002f4c:	4313      	orrs	r3, r2
 8002f4e:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8002f50:	4b2e      	ldr	r3, [pc, #184]	@ (800300c <HAL_RCC_OscConfig+0x6c4>)
 8002f52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f54:	f023 020c 	bic.w	r2, r3, #12
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f5c:	492b      	ldr	r1, [pc, #172]	@ (800300c <HAL_RCC_OscConfig+0x6c4>)
 8002f5e:	4313      	orrs	r3, r2
 8002f60:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8002f62:	4b2a      	ldr	r3, [pc, #168]	@ (800300c <HAL_RCC_OscConfig+0x6c4>)
 8002f64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f66:	f023 0202 	bic.w	r2, r3, #2
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f6e:	4927      	ldr	r1, [pc, #156]	@ (800300c <HAL_RCC_OscConfig+0x6c4>)
 8002f70:	4313      	orrs	r3, r2
 8002f72:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8002f74:	4b25      	ldr	r3, [pc, #148]	@ (800300c <HAL_RCC_OscConfig+0x6c4>)
 8002f76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f78:	4a24      	ldr	r2, [pc, #144]	@ (800300c <HAL_RCC_OscConfig+0x6c4>)
 8002f7a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002f7e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002f80:	4b22      	ldr	r3, [pc, #136]	@ (800300c <HAL_RCC_OscConfig+0x6c4>)
 8002f82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f84:	4a21      	ldr	r2, [pc, #132]	@ (800300c <HAL_RCC_OscConfig+0x6c4>)
 8002f86:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002f8a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8002f8c:	4b1f      	ldr	r3, [pc, #124]	@ (800300c <HAL_RCC_OscConfig+0x6c4>)
 8002f8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f90:	4a1e      	ldr	r2, [pc, #120]	@ (800300c <HAL_RCC_OscConfig+0x6c4>)
 8002f92:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002f96:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8002f98:	4b1c      	ldr	r3, [pc, #112]	@ (800300c <HAL_RCC_OscConfig+0x6c4>)
 8002f9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f9c:	4a1b      	ldr	r2, [pc, #108]	@ (800300c <HAL_RCC_OscConfig+0x6c4>)
 8002f9e:	f043 0301 	orr.w	r3, r3, #1
 8002fa2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002fa4:	4b19      	ldr	r3, [pc, #100]	@ (800300c <HAL_RCC_OscConfig+0x6c4>)
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	4a18      	ldr	r2, [pc, #96]	@ (800300c <HAL_RCC_OscConfig+0x6c4>)
 8002faa:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002fae:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002fb0:	f7fd fe50 	bl	8000c54 <HAL_GetTick>
 8002fb4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002fb6:	e008      	b.n	8002fca <HAL_RCC_OscConfig+0x682>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002fb8:	f7fd fe4c 	bl	8000c54 <HAL_GetTick>
 8002fbc:	4602      	mov	r2, r0
 8002fbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fc0:	1ad3      	subs	r3, r2, r3
 8002fc2:	2b02      	cmp	r3, #2
 8002fc4:	d901      	bls.n	8002fca <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 8002fc6:	2303      	movs	r3, #3
 8002fc8:	e090      	b.n	80030ec <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002fca:	4b10      	ldr	r3, [pc, #64]	@ (800300c <HAL_RCC_OscConfig+0x6c4>)
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d0f0      	beq.n	8002fb8 <HAL_RCC_OscConfig+0x670>
 8002fd6:	e088      	b.n	80030ea <HAL_RCC_OscConfig+0x7a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002fd8:	4b0c      	ldr	r3, [pc, #48]	@ (800300c <HAL_RCC_OscConfig+0x6c4>)
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	4a0b      	ldr	r2, [pc, #44]	@ (800300c <HAL_RCC_OscConfig+0x6c4>)
 8002fde:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002fe2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002fe4:	f7fd fe36 	bl	8000c54 <HAL_GetTick>
 8002fe8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002fea:	e008      	b.n	8002ffe <HAL_RCC_OscConfig+0x6b6>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002fec:	f7fd fe32 	bl	8000c54 <HAL_GetTick>
 8002ff0:	4602      	mov	r2, r0
 8002ff2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ff4:	1ad3      	subs	r3, r2, r3
 8002ff6:	2b02      	cmp	r3, #2
 8002ff8:	d901      	bls.n	8002ffe <HAL_RCC_OscConfig+0x6b6>
          {
            return HAL_TIMEOUT;
 8002ffa:	2303      	movs	r3, #3
 8002ffc:	e076      	b.n	80030ec <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002ffe:	4b03      	ldr	r3, [pc, #12]	@ (800300c <HAL_RCC_OscConfig+0x6c4>)
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003006:	2b00      	cmp	r3, #0
 8003008:	d1f0      	bne.n	8002fec <HAL_RCC_OscConfig+0x6a4>
 800300a:	e06e      	b.n	80030ea <HAL_RCC_OscConfig+0x7a2>
 800300c:	58024400 	.word	0x58024400
 8003010:	fffffc0c 	.word	0xfffffc0c
 8003014:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8003018:	4b36      	ldr	r3, [pc, #216]	@ (80030f4 <HAL_RCC_OscConfig+0x7ac>)
 800301a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800301c:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800301e:	4b35      	ldr	r3, [pc, #212]	@ (80030f4 <HAL_RCC_OscConfig+0x7ac>)
 8003020:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003022:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003028:	2b01      	cmp	r3, #1
 800302a:	d031      	beq.n	8003090 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800302c:	693b      	ldr	r3, [r7, #16]
 800302e:	f003 0203 	and.w	r2, r3, #3
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003036:	429a      	cmp	r2, r3
 8003038:	d12a      	bne.n	8003090 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800303a:	693b      	ldr	r3, [r7, #16]
 800303c:	091b      	lsrs	r3, r3, #4
 800303e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003046:	429a      	cmp	r2, r3
 8003048:	d122      	bne.n	8003090 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003054:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8003056:	429a      	cmp	r2, r3
 8003058:	d11a      	bne.n	8003090 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	0a5b      	lsrs	r3, r3, #9
 800305e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003066:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8003068:	429a      	cmp	r2, r3
 800306a:	d111      	bne.n	8003090 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	0c1b      	lsrs	r3, r3, #16
 8003070:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003078:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800307a:	429a      	cmp	r2, r3
 800307c:	d108      	bne.n	8003090 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	0e1b      	lsrs	r3, r3, #24
 8003082:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800308a:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800308c:	429a      	cmp	r2, r3
 800308e:	d001      	beq.n	8003094 <HAL_RCC_OscConfig+0x74c>
      {
        return HAL_ERROR;
 8003090:	2301      	movs	r3, #1
 8003092:	e02b      	b.n	80030ec <HAL_RCC_OscConfig+0x7a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8003094:	4b17      	ldr	r3, [pc, #92]	@ (80030f4 <HAL_RCC_OscConfig+0x7ac>)
 8003096:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003098:	08db      	lsrs	r3, r3, #3
 800309a:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800309e:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80030a4:	693a      	ldr	r2, [r7, #16]
 80030a6:	429a      	cmp	r2, r3
 80030a8:	d01f      	beq.n	80030ea <HAL_RCC_OscConfig+0x7a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 80030aa:	4b12      	ldr	r3, [pc, #72]	@ (80030f4 <HAL_RCC_OscConfig+0x7ac>)
 80030ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80030ae:	4a11      	ldr	r2, [pc, #68]	@ (80030f4 <HAL_RCC_OscConfig+0x7ac>)
 80030b0:	f023 0301 	bic.w	r3, r3, #1
 80030b4:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80030b6:	f7fd fdcd 	bl	8000c54 <HAL_GetTick>
 80030ba:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 80030bc:	bf00      	nop
 80030be:	f7fd fdc9 	bl	8000c54 <HAL_GetTick>
 80030c2:	4602      	mov	r2, r0
 80030c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030c6:	4293      	cmp	r3, r2
 80030c8:	d0f9      	beq.n	80030be <HAL_RCC_OscConfig+0x776>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80030ca:	4b0a      	ldr	r3, [pc, #40]	@ (80030f4 <HAL_RCC_OscConfig+0x7ac>)
 80030cc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80030ce:	4b0a      	ldr	r3, [pc, #40]	@ (80030f8 <HAL_RCC_OscConfig+0x7b0>)
 80030d0:	4013      	ands	r3, r2
 80030d2:	687a      	ldr	r2, [r7, #4]
 80030d4:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80030d6:	00d2      	lsls	r2, r2, #3
 80030d8:	4906      	ldr	r1, [pc, #24]	@ (80030f4 <HAL_RCC_OscConfig+0x7ac>)
 80030da:	4313      	orrs	r3, r2
 80030dc:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 80030de:	4b05      	ldr	r3, [pc, #20]	@ (80030f4 <HAL_RCC_OscConfig+0x7ac>)
 80030e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80030e2:	4a04      	ldr	r2, [pc, #16]	@ (80030f4 <HAL_RCC_OscConfig+0x7ac>)
 80030e4:	f043 0301 	orr.w	r3, r3, #1
 80030e8:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 80030ea:	2300      	movs	r3, #0
}
 80030ec:	4618      	mov	r0, r3
 80030ee:	3730      	adds	r7, #48	@ 0x30
 80030f0:	46bd      	mov	sp, r7
 80030f2:	bd80      	pop	{r7, pc}
 80030f4:	58024400 	.word	0x58024400
 80030f8:	ffff0007 	.word	0xffff0007

080030fc <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80030fc:	b580      	push	{r7, lr}
 80030fe:	b086      	sub	sp, #24
 8003100:	af00      	add	r7, sp, #0
 8003102:	6078      	str	r0, [r7, #4]
 8003104:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	2b00      	cmp	r3, #0
 800310a:	d101      	bne.n	8003110 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800310c:	2301      	movs	r3, #1
 800310e:	e19c      	b.n	800344a <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003110:	4b8a      	ldr	r3, [pc, #552]	@ (800333c <HAL_RCC_ClockConfig+0x240>)
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	f003 030f 	and.w	r3, r3, #15
 8003118:	683a      	ldr	r2, [r7, #0]
 800311a:	429a      	cmp	r2, r3
 800311c:	d910      	bls.n	8003140 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800311e:	4b87      	ldr	r3, [pc, #540]	@ (800333c <HAL_RCC_ClockConfig+0x240>)
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	f023 020f 	bic.w	r2, r3, #15
 8003126:	4985      	ldr	r1, [pc, #532]	@ (800333c <HAL_RCC_ClockConfig+0x240>)
 8003128:	683b      	ldr	r3, [r7, #0]
 800312a:	4313      	orrs	r3, r2
 800312c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800312e:	4b83      	ldr	r3, [pc, #524]	@ (800333c <HAL_RCC_ClockConfig+0x240>)
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	f003 030f 	and.w	r3, r3, #15
 8003136:	683a      	ldr	r2, [r7, #0]
 8003138:	429a      	cmp	r2, r3
 800313a:	d001      	beq.n	8003140 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800313c:	2301      	movs	r3, #1
 800313e:	e184      	b.n	800344a <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	f003 0304 	and.w	r3, r3, #4
 8003148:	2b00      	cmp	r3, #0
 800314a:	d010      	beq.n	800316e <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	691a      	ldr	r2, [r3, #16]
 8003150:	4b7b      	ldr	r3, [pc, #492]	@ (8003340 <HAL_RCC_ClockConfig+0x244>)
 8003152:	699b      	ldr	r3, [r3, #24]
 8003154:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003158:	429a      	cmp	r2, r3
 800315a:	d908      	bls.n	800316e <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800315c:	4b78      	ldr	r3, [pc, #480]	@ (8003340 <HAL_RCC_ClockConfig+0x244>)
 800315e:	699b      	ldr	r3, [r3, #24]
 8003160:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	691b      	ldr	r3, [r3, #16]
 8003168:	4975      	ldr	r1, [pc, #468]	@ (8003340 <HAL_RCC_ClockConfig+0x244>)
 800316a:	4313      	orrs	r3, r2
 800316c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	f003 0308 	and.w	r3, r3, #8
 8003176:	2b00      	cmp	r3, #0
 8003178:	d010      	beq.n	800319c <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	695a      	ldr	r2, [r3, #20]
 800317e:	4b70      	ldr	r3, [pc, #448]	@ (8003340 <HAL_RCC_ClockConfig+0x244>)
 8003180:	69db      	ldr	r3, [r3, #28]
 8003182:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003186:	429a      	cmp	r2, r3
 8003188:	d908      	bls.n	800319c <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800318a:	4b6d      	ldr	r3, [pc, #436]	@ (8003340 <HAL_RCC_ClockConfig+0x244>)
 800318c:	69db      	ldr	r3, [r3, #28]
 800318e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	695b      	ldr	r3, [r3, #20]
 8003196:	496a      	ldr	r1, [pc, #424]	@ (8003340 <HAL_RCC_ClockConfig+0x244>)
 8003198:	4313      	orrs	r3, r2
 800319a:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	f003 0310 	and.w	r3, r3, #16
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d010      	beq.n	80031ca <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	699a      	ldr	r2, [r3, #24]
 80031ac:	4b64      	ldr	r3, [pc, #400]	@ (8003340 <HAL_RCC_ClockConfig+0x244>)
 80031ae:	69db      	ldr	r3, [r3, #28]
 80031b0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80031b4:	429a      	cmp	r2, r3
 80031b6:	d908      	bls.n	80031ca <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80031b8:	4b61      	ldr	r3, [pc, #388]	@ (8003340 <HAL_RCC_ClockConfig+0x244>)
 80031ba:	69db      	ldr	r3, [r3, #28]
 80031bc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	699b      	ldr	r3, [r3, #24]
 80031c4:	495e      	ldr	r1, [pc, #376]	@ (8003340 <HAL_RCC_ClockConfig+0x244>)
 80031c6:	4313      	orrs	r3, r2
 80031c8:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	f003 0320 	and.w	r3, r3, #32
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d010      	beq.n	80031f8 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	69da      	ldr	r2, [r3, #28]
 80031da:	4b59      	ldr	r3, [pc, #356]	@ (8003340 <HAL_RCC_ClockConfig+0x244>)
 80031dc:	6a1b      	ldr	r3, [r3, #32]
 80031de:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80031e2:	429a      	cmp	r2, r3
 80031e4:	d908      	bls.n	80031f8 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80031e6:	4b56      	ldr	r3, [pc, #344]	@ (8003340 <HAL_RCC_ClockConfig+0x244>)
 80031e8:	6a1b      	ldr	r3, [r3, #32]
 80031ea:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	69db      	ldr	r3, [r3, #28]
 80031f2:	4953      	ldr	r1, [pc, #332]	@ (8003340 <HAL_RCC_ClockConfig+0x244>)
 80031f4:	4313      	orrs	r3, r2
 80031f6:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	f003 0302 	and.w	r3, r3, #2
 8003200:	2b00      	cmp	r3, #0
 8003202:	d010      	beq.n	8003226 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	68da      	ldr	r2, [r3, #12]
 8003208:	4b4d      	ldr	r3, [pc, #308]	@ (8003340 <HAL_RCC_ClockConfig+0x244>)
 800320a:	699b      	ldr	r3, [r3, #24]
 800320c:	f003 030f 	and.w	r3, r3, #15
 8003210:	429a      	cmp	r2, r3
 8003212:	d908      	bls.n	8003226 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003214:	4b4a      	ldr	r3, [pc, #296]	@ (8003340 <HAL_RCC_ClockConfig+0x244>)
 8003216:	699b      	ldr	r3, [r3, #24]
 8003218:	f023 020f 	bic.w	r2, r3, #15
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	68db      	ldr	r3, [r3, #12]
 8003220:	4947      	ldr	r1, [pc, #284]	@ (8003340 <HAL_RCC_ClockConfig+0x244>)
 8003222:	4313      	orrs	r3, r2
 8003224:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	f003 0301 	and.w	r3, r3, #1
 800322e:	2b00      	cmp	r3, #0
 8003230:	d055      	beq.n	80032de <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8003232:	4b43      	ldr	r3, [pc, #268]	@ (8003340 <HAL_RCC_ClockConfig+0x244>)
 8003234:	699b      	ldr	r3, [r3, #24]
 8003236:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	689b      	ldr	r3, [r3, #8]
 800323e:	4940      	ldr	r1, [pc, #256]	@ (8003340 <HAL_RCC_ClockConfig+0x244>)
 8003240:	4313      	orrs	r3, r2
 8003242:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	685b      	ldr	r3, [r3, #4]
 8003248:	2b02      	cmp	r3, #2
 800324a:	d107      	bne.n	800325c <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800324c:	4b3c      	ldr	r3, [pc, #240]	@ (8003340 <HAL_RCC_ClockConfig+0x244>)
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003254:	2b00      	cmp	r3, #0
 8003256:	d121      	bne.n	800329c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003258:	2301      	movs	r3, #1
 800325a:	e0f6      	b.n	800344a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	685b      	ldr	r3, [r3, #4]
 8003260:	2b03      	cmp	r3, #3
 8003262:	d107      	bne.n	8003274 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003264:	4b36      	ldr	r3, [pc, #216]	@ (8003340 <HAL_RCC_ClockConfig+0x244>)
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800326c:	2b00      	cmp	r3, #0
 800326e:	d115      	bne.n	800329c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003270:	2301      	movs	r3, #1
 8003272:	e0ea      	b.n	800344a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	685b      	ldr	r3, [r3, #4]
 8003278:	2b01      	cmp	r3, #1
 800327a:	d107      	bne.n	800328c <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800327c:	4b30      	ldr	r3, [pc, #192]	@ (8003340 <HAL_RCC_ClockConfig+0x244>)
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003284:	2b00      	cmp	r3, #0
 8003286:	d109      	bne.n	800329c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003288:	2301      	movs	r3, #1
 800328a:	e0de      	b.n	800344a <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800328c:	4b2c      	ldr	r3, [pc, #176]	@ (8003340 <HAL_RCC_ClockConfig+0x244>)
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	f003 0304 	and.w	r3, r3, #4
 8003294:	2b00      	cmp	r3, #0
 8003296:	d101      	bne.n	800329c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003298:	2301      	movs	r3, #1
 800329a:	e0d6      	b.n	800344a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800329c:	4b28      	ldr	r3, [pc, #160]	@ (8003340 <HAL_RCC_ClockConfig+0x244>)
 800329e:	691b      	ldr	r3, [r3, #16]
 80032a0:	f023 0207 	bic.w	r2, r3, #7
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	685b      	ldr	r3, [r3, #4]
 80032a8:	4925      	ldr	r1, [pc, #148]	@ (8003340 <HAL_RCC_ClockConfig+0x244>)
 80032aa:	4313      	orrs	r3, r2
 80032ac:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80032ae:	f7fd fcd1 	bl	8000c54 <HAL_GetTick>
 80032b2:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80032b4:	e00a      	b.n	80032cc <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80032b6:	f7fd fccd 	bl	8000c54 <HAL_GetTick>
 80032ba:	4602      	mov	r2, r0
 80032bc:	697b      	ldr	r3, [r7, #20]
 80032be:	1ad3      	subs	r3, r2, r3
 80032c0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80032c4:	4293      	cmp	r3, r2
 80032c6:	d901      	bls.n	80032cc <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 80032c8:	2303      	movs	r3, #3
 80032ca:	e0be      	b.n	800344a <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80032cc:	4b1c      	ldr	r3, [pc, #112]	@ (8003340 <HAL_RCC_ClockConfig+0x244>)
 80032ce:	691b      	ldr	r3, [r3, #16]
 80032d0:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	685b      	ldr	r3, [r3, #4]
 80032d8:	00db      	lsls	r3, r3, #3
 80032da:	429a      	cmp	r2, r3
 80032dc:	d1eb      	bne.n	80032b6 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	f003 0302 	and.w	r3, r3, #2
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d010      	beq.n	800330c <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	68da      	ldr	r2, [r3, #12]
 80032ee:	4b14      	ldr	r3, [pc, #80]	@ (8003340 <HAL_RCC_ClockConfig+0x244>)
 80032f0:	699b      	ldr	r3, [r3, #24]
 80032f2:	f003 030f 	and.w	r3, r3, #15
 80032f6:	429a      	cmp	r2, r3
 80032f8:	d208      	bcs.n	800330c <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80032fa:	4b11      	ldr	r3, [pc, #68]	@ (8003340 <HAL_RCC_ClockConfig+0x244>)
 80032fc:	699b      	ldr	r3, [r3, #24]
 80032fe:	f023 020f 	bic.w	r2, r3, #15
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	68db      	ldr	r3, [r3, #12]
 8003306:	490e      	ldr	r1, [pc, #56]	@ (8003340 <HAL_RCC_ClockConfig+0x244>)
 8003308:	4313      	orrs	r3, r2
 800330a:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800330c:	4b0b      	ldr	r3, [pc, #44]	@ (800333c <HAL_RCC_ClockConfig+0x240>)
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	f003 030f 	and.w	r3, r3, #15
 8003314:	683a      	ldr	r2, [r7, #0]
 8003316:	429a      	cmp	r2, r3
 8003318:	d214      	bcs.n	8003344 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800331a:	4b08      	ldr	r3, [pc, #32]	@ (800333c <HAL_RCC_ClockConfig+0x240>)
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	f023 020f 	bic.w	r2, r3, #15
 8003322:	4906      	ldr	r1, [pc, #24]	@ (800333c <HAL_RCC_ClockConfig+0x240>)
 8003324:	683b      	ldr	r3, [r7, #0]
 8003326:	4313      	orrs	r3, r2
 8003328:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800332a:	4b04      	ldr	r3, [pc, #16]	@ (800333c <HAL_RCC_ClockConfig+0x240>)
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	f003 030f 	and.w	r3, r3, #15
 8003332:	683a      	ldr	r2, [r7, #0]
 8003334:	429a      	cmp	r2, r3
 8003336:	d005      	beq.n	8003344 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8003338:	2301      	movs	r3, #1
 800333a:	e086      	b.n	800344a <HAL_RCC_ClockConfig+0x34e>
 800333c:	52002000 	.word	0x52002000
 8003340:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	f003 0304 	and.w	r3, r3, #4
 800334c:	2b00      	cmp	r3, #0
 800334e:	d010      	beq.n	8003372 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	691a      	ldr	r2, [r3, #16]
 8003354:	4b3f      	ldr	r3, [pc, #252]	@ (8003454 <HAL_RCC_ClockConfig+0x358>)
 8003356:	699b      	ldr	r3, [r3, #24]
 8003358:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800335c:	429a      	cmp	r2, r3
 800335e:	d208      	bcs.n	8003372 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8003360:	4b3c      	ldr	r3, [pc, #240]	@ (8003454 <HAL_RCC_ClockConfig+0x358>)
 8003362:	699b      	ldr	r3, [r3, #24]
 8003364:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	691b      	ldr	r3, [r3, #16]
 800336c:	4939      	ldr	r1, [pc, #228]	@ (8003454 <HAL_RCC_ClockConfig+0x358>)
 800336e:	4313      	orrs	r3, r2
 8003370:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	f003 0308 	and.w	r3, r3, #8
 800337a:	2b00      	cmp	r3, #0
 800337c:	d010      	beq.n	80033a0 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	695a      	ldr	r2, [r3, #20]
 8003382:	4b34      	ldr	r3, [pc, #208]	@ (8003454 <HAL_RCC_ClockConfig+0x358>)
 8003384:	69db      	ldr	r3, [r3, #28]
 8003386:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800338a:	429a      	cmp	r2, r3
 800338c:	d208      	bcs.n	80033a0 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800338e:	4b31      	ldr	r3, [pc, #196]	@ (8003454 <HAL_RCC_ClockConfig+0x358>)
 8003390:	69db      	ldr	r3, [r3, #28]
 8003392:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	695b      	ldr	r3, [r3, #20]
 800339a:	492e      	ldr	r1, [pc, #184]	@ (8003454 <HAL_RCC_ClockConfig+0x358>)
 800339c:	4313      	orrs	r3, r2
 800339e:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	f003 0310 	and.w	r3, r3, #16
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d010      	beq.n	80033ce <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	699a      	ldr	r2, [r3, #24]
 80033b0:	4b28      	ldr	r3, [pc, #160]	@ (8003454 <HAL_RCC_ClockConfig+0x358>)
 80033b2:	69db      	ldr	r3, [r3, #28]
 80033b4:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80033b8:	429a      	cmp	r2, r3
 80033ba:	d208      	bcs.n	80033ce <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80033bc:	4b25      	ldr	r3, [pc, #148]	@ (8003454 <HAL_RCC_ClockConfig+0x358>)
 80033be:	69db      	ldr	r3, [r3, #28]
 80033c0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	699b      	ldr	r3, [r3, #24]
 80033c8:	4922      	ldr	r1, [pc, #136]	@ (8003454 <HAL_RCC_ClockConfig+0x358>)
 80033ca:	4313      	orrs	r3, r2
 80033cc:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	f003 0320 	and.w	r3, r3, #32
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d010      	beq.n	80033fc <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	69da      	ldr	r2, [r3, #28]
 80033de:	4b1d      	ldr	r3, [pc, #116]	@ (8003454 <HAL_RCC_ClockConfig+0x358>)
 80033e0:	6a1b      	ldr	r3, [r3, #32]
 80033e2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80033e6:	429a      	cmp	r2, r3
 80033e8:	d208      	bcs.n	80033fc <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80033ea:	4b1a      	ldr	r3, [pc, #104]	@ (8003454 <HAL_RCC_ClockConfig+0x358>)
 80033ec:	6a1b      	ldr	r3, [r3, #32]
 80033ee:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	69db      	ldr	r3, [r3, #28]
 80033f6:	4917      	ldr	r1, [pc, #92]	@ (8003454 <HAL_RCC_ClockConfig+0x358>)
 80033f8:	4313      	orrs	r3, r2
 80033fa:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80033fc:	f000 f834 	bl	8003468 <HAL_RCC_GetSysClockFreq>
 8003400:	4602      	mov	r2, r0
 8003402:	4b14      	ldr	r3, [pc, #80]	@ (8003454 <HAL_RCC_ClockConfig+0x358>)
 8003404:	699b      	ldr	r3, [r3, #24]
 8003406:	0a1b      	lsrs	r3, r3, #8
 8003408:	f003 030f 	and.w	r3, r3, #15
 800340c:	4912      	ldr	r1, [pc, #72]	@ (8003458 <HAL_RCC_ClockConfig+0x35c>)
 800340e:	5ccb      	ldrb	r3, [r1, r3]
 8003410:	f003 031f 	and.w	r3, r3, #31
 8003414:	fa22 f303 	lsr.w	r3, r2, r3
 8003418:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800341a:	4b0e      	ldr	r3, [pc, #56]	@ (8003454 <HAL_RCC_ClockConfig+0x358>)
 800341c:	699b      	ldr	r3, [r3, #24]
 800341e:	f003 030f 	and.w	r3, r3, #15
 8003422:	4a0d      	ldr	r2, [pc, #52]	@ (8003458 <HAL_RCC_ClockConfig+0x35c>)
 8003424:	5cd3      	ldrb	r3, [r2, r3]
 8003426:	f003 031f 	and.w	r3, r3, #31
 800342a:	693a      	ldr	r2, [r7, #16]
 800342c:	fa22 f303 	lsr.w	r3, r2, r3
 8003430:	4a0a      	ldr	r2, [pc, #40]	@ (800345c <HAL_RCC_ClockConfig+0x360>)
 8003432:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8003434:	4a0a      	ldr	r2, [pc, #40]	@ (8003460 <HAL_RCC_ClockConfig+0x364>)
 8003436:	693b      	ldr	r3, [r7, #16]
 8003438:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 800343a:	4b0a      	ldr	r3, [pc, #40]	@ (8003464 <HAL_RCC_ClockConfig+0x368>)
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	4618      	mov	r0, r3
 8003440:	f7fd fbbe 	bl	8000bc0 <HAL_InitTick>
 8003444:	4603      	mov	r3, r0
 8003446:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8003448:	7bfb      	ldrb	r3, [r7, #15]
}
 800344a:	4618      	mov	r0, r3
 800344c:	3718      	adds	r7, #24
 800344e:	46bd      	mov	sp, r7
 8003450:	bd80      	pop	{r7, pc}
 8003452:	bf00      	nop
 8003454:	58024400 	.word	0x58024400
 8003458:	08009890 	.word	0x08009890
 800345c:	24000004 	.word	0x24000004
 8003460:	24000000 	.word	0x24000000
 8003464:	24000008 	.word	0x24000008

08003468 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003468:	b480      	push	{r7}
 800346a:	b089      	sub	sp, #36	@ 0x24
 800346c:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800346e:	4bb3      	ldr	r3, [pc, #716]	@ (800373c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003470:	691b      	ldr	r3, [r3, #16]
 8003472:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003476:	2b18      	cmp	r3, #24
 8003478:	f200 8155 	bhi.w	8003726 <HAL_RCC_GetSysClockFreq+0x2be>
 800347c:	a201      	add	r2, pc, #4	@ (adr r2, 8003484 <HAL_RCC_GetSysClockFreq+0x1c>)
 800347e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003482:	bf00      	nop
 8003484:	080034e9 	.word	0x080034e9
 8003488:	08003727 	.word	0x08003727
 800348c:	08003727 	.word	0x08003727
 8003490:	08003727 	.word	0x08003727
 8003494:	08003727 	.word	0x08003727
 8003498:	08003727 	.word	0x08003727
 800349c:	08003727 	.word	0x08003727
 80034a0:	08003727 	.word	0x08003727
 80034a4:	0800350f 	.word	0x0800350f
 80034a8:	08003727 	.word	0x08003727
 80034ac:	08003727 	.word	0x08003727
 80034b0:	08003727 	.word	0x08003727
 80034b4:	08003727 	.word	0x08003727
 80034b8:	08003727 	.word	0x08003727
 80034bc:	08003727 	.word	0x08003727
 80034c0:	08003727 	.word	0x08003727
 80034c4:	08003515 	.word	0x08003515
 80034c8:	08003727 	.word	0x08003727
 80034cc:	08003727 	.word	0x08003727
 80034d0:	08003727 	.word	0x08003727
 80034d4:	08003727 	.word	0x08003727
 80034d8:	08003727 	.word	0x08003727
 80034dc:	08003727 	.word	0x08003727
 80034e0:	08003727 	.word	0x08003727
 80034e4:	0800351b 	.word	0x0800351b
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80034e8:	4b94      	ldr	r3, [pc, #592]	@ (800373c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	f003 0320 	and.w	r3, r3, #32
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	d009      	beq.n	8003508 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80034f4:	4b91      	ldr	r3, [pc, #580]	@ (800373c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	08db      	lsrs	r3, r3, #3
 80034fa:	f003 0303 	and.w	r3, r3, #3
 80034fe:	4a90      	ldr	r2, [pc, #576]	@ (8003740 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003500:	fa22 f303 	lsr.w	r3, r2, r3
 8003504:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8003506:	e111      	b.n	800372c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8003508:	4b8d      	ldr	r3, [pc, #564]	@ (8003740 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800350a:	61bb      	str	r3, [r7, #24]
      break;
 800350c:	e10e      	b.n	800372c <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 800350e:	4b8d      	ldr	r3, [pc, #564]	@ (8003744 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8003510:	61bb      	str	r3, [r7, #24]
      break;
 8003512:	e10b      	b.n	800372c <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8003514:	4b8c      	ldr	r3, [pc, #560]	@ (8003748 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8003516:	61bb      	str	r3, [r7, #24]
      break;
 8003518:	e108      	b.n	800372c <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800351a:	4b88      	ldr	r3, [pc, #544]	@ (800373c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800351c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800351e:	f003 0303 	and.w	r3, r3, #3
 8003522:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8003524:	4b85      	ldr	r3, [pc, #532]	@ (800373c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003526:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003528:	091b      	lsrs	r3, r3, #4
 800352a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800352e:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8003530:	4b82      	ldr	r3, [pc, #520]	@ (800373c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003532:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003534:	f003 0301 	and.w	r3, r3, #1
 8003538:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800353a:	4b80      	ldr	r3, [pc, #512]	@ (800373c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800353c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800353e:	08db      	lsrs	r3, r3, #3
 8003540:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003544:	68fa      	ldr	r2, [r7, #12]
 8003546:	fb02 f303 	mul.w	r3, r2, r3
 800354a:	ee07 3a90 	vmov	s15, r3
 800354e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003552:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8003556:	693b      	ldr	r3, [r7, #16]
 8003558:	2b00      	cmp	r3, #0
 800355a:	f000 80e1 	beq.w	8003720 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 800355e:	697b      	ldr	r3, [r7, #20]
 8003560:	2b02      	cmp	r3, #2
 8003562:	f000 8083 	beq.w	800366c <HAL_RCC_GetSysClockFreq+0x204>
 8003566:	697b      	ldr	r3, [r7, #20]
 8003568:	2b02      	cmp	r3, #2
 800356a:	f200 80a1 	bhi.w	80036b0 <HAL_RCC_GetSysClockFreq+0x248>
 800356e:	697b      	ldr	r3, [r7, #20]
 8003570:	2b00      	cmp	r3, #0
 8003572:	d003      	beq.n	800357c <HAL_RCC_GetSysClockFreq+0x114>
 8003574:	697b      	ldr	r3, [r7, #20]
 8003576:	2b01      	cmp	r3, #1
 8003578:	d056      	beq.n	8003628 <HAL_RCC_GetSysClockFreq+0x1c0>
 800357a:	e099      	b.n	80036b0 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800357c:	4b6f      	ldr	r3, [pc, #444]	@ (800373c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	f003 0320 	and.w	r3, r3, #32
 8003584:	2b00      	cmp	r3, #0
 8003586:	d02d      	beq.n	80035e4 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003588:	4b6c      	ldr	r3, [pc, #432]	@ (800373c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	08db      	lsrs	r3, r3, #3
 800358e:	f003 0303 	and.w	r3, r3, #3
 8003592:	4a6b      	ldr	r2, [pc, #428]	@ (8003740 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003594:	fa22 f303 	lsr.w	r3, r2, r3
 8003598:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	ee07 3a90 	vmov	s15, r3
 80035a0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80035a4:	693b      	ldr	r3, [r7, #16]
 80035a6:	ee07 3a90 	vmov	s15, r3
 80035aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80035ae:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80035b2:	4b62      	ldr	r3, [pc, #392]	@ (800373c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80035b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035b6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80035ba:	ee07 3a90 	vmov	s15, r3
 80035be:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80035c2:	ed97 6a02 	vldr	s12, [r7, #8]
 80035c6:	eddf 5a61 	vldr	s11, [pc, #388]	@ 800374c <HAL_RCC_GetSysClockFreq+0x2e4>
 80035ca:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80035ce:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80035d2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80035d6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80035da:	ee67 7a27 	vmul.f32	s15, s14, s15
 80035de:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 80035e2:	e087      	b.n	80036f4 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80035e4:	693b      	ldr	r3, [r7, #16]
 80035e6:	ee07 3a90 	vmov	s15, r3
 80035ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80035ee:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8003750 <HAL_RCC_GetSysClockFreq+0x2e8>
 80035f2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80035f6:	4b51      	ldr	r3, [pc, #324]	@ (800373c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80035f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035fa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80035fe:	ee07 3a90 	vmov	s15, r3
 8003602:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003606:	ed97 6a02 	vldr	s12, [r7, #8]
 800360a:	eddf 5a50 	vldr	s11, [pc, #320]	@ 800374c <HAL_RCC_GetSysClockFreq+0x2e4>
 800360e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003612:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003616:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800361a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800361e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003622:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003626:	e065      	b.n	80036f4 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003628:	693b      	ldr	r3, [r7, #16]
 800362a:	ee07 3a90 	vmov	s15, r3
 800362e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003632:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8003754 <HAL_RCC_GetSysClockFreq+0x2ec>
 8003636:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800363a:	4b40      	ldr	r3, [pc, #256]	@ (800373c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800363c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800363e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003642:	ee07 3a90 	vmov	s15, r3
 8003646:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800364a:	ed97 6a02 	vldr	s12, [r7, #8]
 800364e:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 800374c <HAL_RCC_GetSysClockFreq+0x2e4>
 8003652:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003656:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800365a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800365e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003662:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003666:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800366a:	e043      	b.n	80036f4 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800366c:	693b      	ldr	r3, [r7, #16]
 800366e:	ee07 3a90 	vmov	s15, r3
 8003672:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003676:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8003758 <HAL_RCC_GetSysClockFreq+0x2f0>
 800367a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800367e:	4b2f      	ldr	r3, [pc, #188]	@ (800373c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003680:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003682:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003686:	ee07 3a90 	vmov	s15, r3
 800368a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800368e:	ed97 6a02 	vldr	s12, [r7, #8]
 8003692:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 800374c <HAL_RCC_GetSysClockFreq+0x2e4>
 8003696:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800369a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800369e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80036a2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80036a6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80036aa:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80036ae:	e021      	b.n	80036f4 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80036b0:	693b      	ldr	r3, [r7, #16]
 80036b2:	ee07 3a90 	vmov	s15, r3
 80036b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80036ba:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8003754 <HAL_RCC_GetSysClockFreq+0x2ec>
 80036be:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80036c2:	4b1e      	ldr	r3, [pc, #120]	@ (800373c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80036c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036c6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80036ca:	ee07 3a90 	vmov	s15, r3
 80036ce:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80036d2:	ed97 6a02 	vldr	s12, [r7, #8]
 80036d6:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 800374c <HAL_RCC_GetSysClockFreq+0x2e4>
 80036da:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80036de:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80036e2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80036e6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80036ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 80036ee:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80036f2:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 80036f4:	4b11      	ldr	r3, [pc, #68]	@ (800373c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80036f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036f8:	0a5b      	lsrs	r3, r3, #9
 80036fa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80036fe:	3301      	adds	r3, #1
 8003700:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8003702:	683b      	ldr	r3, [r7, #0]
 8003704:	ee07 3a90 	vmov	s15, r3
 8003708:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800370c:	edd7 6a07 	vldr	s13, [r7, #28]
 8003710:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003714:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003718:	ee17 3a90 	vmov	r3, s15
 800371c:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 800371e:	e005      	b.n	800372c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8003720:	2300      	movs	r3, #0
 8003722:	61bb      	str	r3, [r7, #24]
      break;
 8003724:	e002      	b.n	800372c <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8003726:	4b07      	ldr	r3, [pc, #28]	@ (8003744 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8003728:	61bb      	str	r3, [r7, #24]
      break;
 800372a:	bf00      	nop
  }

  return sysclockfreq;
 800372c:	69bb      	ldr	r3, [r7, #24]
}
 800372e:	4618      	mov	r0, r3
 8003730:	3724      	adds	r7, #36	@ 0x24
 8003732:	46bd      	mov	sp, r7
 8003734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003738:	4770      	bx	lr
 800373a:	bf00      	nop
 800373c:	58024400 	.word	0x58024400
 8003740:	03d09000 	.word	0x03d09000
 8003744:	003d0900 	.word	0x003d0900
 8003748:	02dc6c00 	.word	0x02dc6c00
 800374c:	46000000 	.word	0x46000000
 8003750:	4c742400 	.word	0x4c742400
 8003754:	4a742400 	.word	0x4a742400
 8003758:	4c371b00 	.word	0x4c371b00

0800375c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800375c:	b580      	push	{r7, lr}
 800375e:	b082      	sub	sp, #8
 8003760:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8003762:	f7ff fe81 	bl	8003468 <HAL_RCC_GetSysClockFreq>
 8003766:	4602      	mov	r2, r0
 8003768:	4b10      	ldr	r3, [pc, #64]	@ (80037ac <HAL_RCC_GetHCLKFreq+0x50>)
 800376a:	699b      	ldr	r3, [r3, #24]
 800376c:	0a1b      	lsrs	r3, r3, #8
 800376e:	f003 030f 	and.w	r3, r3, #15
 8003772:	490f      	ldr	r1, [pc, #60]	@ (80037b0 <HAL_RCC_GetHCLKFreq+0x54>)
 8003774:	5ccb      	ldrb	r3, [r1, r3]
 8003776:	f003 031f 	and.w	r3, r3, #31
 800377a:	fa22 f303 	lsr.w	r3, r2, r3
 800377e:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003780:	4b0a      	ldr	r3, [pc, #40]	@ (80037ac <HAL_RCC_GetHCLKFreq+0x50>)
 8003782:	699b      	ldr	r3, [r3, #24]
 8003784:	f003 030f 	and.w	r3, r3, #15
 8003788:	4a09      	ldr	r2, [pc, #36]	@ (80037b0 <HAL_RCC_GetHCLKFreq+0x54>)
 800378a:	5cd3      	ldrb	r3, [r2, r3]
 800378c:	f003 031f 	and.w	r3, r3, #31
 8003790:	687a      	ldr	r2, [r7, #4]
 8003792:	fa22 f303 	lsr.w	r3, r2, r3
 8003796:	4a07      	ldr	r2, [pc, #28]	@ (80037b4 <HAL_RCC_GetHCLKFreq+0x58>)
 8003798:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800379a:	4a07      	ldr	r2, [pc, #28]	@ (80037b8 <HAL_RCC_GetHCLKFreq+0x5c>)
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 80037a0:	4b04      	ldr	r3, [pc, #16]	@ (80037b4 <HAL_RCC_GetHCLKFreq+0x58>)
 80037a2:	681b      	ldr	r3, [r3, #0]
}
 80037a4:	4618      	mov	r0, r3
 80037a6:	3708      	adds	r7, #8
 80037a8:	46bd      	mov	sp, r7
 80037aa:	bd80      	pop	{r7, pc}
 80037ac:	58024400 	.word	0x58024400
 80037b0:	08009890 	.word	0x08009890
 80037b4:	24000004 	.word	0x24000004
 80037b8:	24000000 	.word	0x24000000

080037bc <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80037bc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80037c0:	b0c6      	sub	sp, #280	@ 0x118
 80037c2:	af00      	add	r7, sp, #0
 80037c4:	f8c7 0104 	str.w	r0, [r7, #260]	@ 0x104
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80037c8:	2300      	movs	r3, #0
 80037ca:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80037ce:	2300      	movs	r3, #0
 80037d0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80037d4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80037d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037dc:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 80037e0:	2500      	movs	r5, #0
 80037e2:	ea54 0305 	orrs.w	r3, r4, r5
 80037e6:	d049      	beq.n	800387c <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 80037e8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80037ec:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80037ee:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80037f2:	d02f      	beq.n	8003854 <HAL_RCCEx_PeriphCLKConfig+0x98>
 80037f4:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80037f8:	d828      	bhi.n	800384c <HAL_RCCEx_PeriphCLKConfig+0x90>
 80037fa:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80037fe:	d01a      	beq.n	8003836 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8003800:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003804:	d822      	bhi.n	800384c <HAL_RCCEx_PeriphCLKConfig+0x90>
 8003806:	2b00      	cmp	r3, #0
 8003808:	d003      	beq.n	8003812 <HAL_RCCEx_PeriphCLKConfig+0x56>
 800380a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800380e:	d007      	beq.n	8003820 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8003810:	e01c      	b.n	800384c <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003812:	4bab      	ldr	r3, [pc, #684]	@ (8003ac0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8003814:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003816:	4aaa      	ldr	r2, [pc, #680]	@ (8003ac0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8003818:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800381c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800381e:	e01a      	b.n	8003856 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003820:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003824:	3308      	adds	r3, #8
 8003826:	2102      	movs	r1, #2
 8003828:	4618      	mov	r0, r3
 800382a:	f001 f967 	bl	8004afc <RCCEx_PLL2_Config>
 800382e:	4603      	mov	r3, r0
 8003830:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8003834:	e00f      	b.n	8003856 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003836:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800383a:	3328      	adds	r3, #40	@ 0x28
 800383c:	2102      	movs	r1, #2
 800383e:	4618      	mov	r0, r3
 8003840:	f001 fa0e 	bl	8004c60 <RCCEx_PLL3_Config>
 8003844:	4603      	mov	r3, r0
 8003846:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800384a:	e004      	b.n	8003856 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800384c:	2301      	movs	r3, #1
 800384e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8003852:	e000      	b.n	8003856 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8003854:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003856:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800385a:	2b00      	cmp	r3, #0
 800385c:	d10a      	bne.n	8003874 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800385e:	4b98      	ldr	r3, [pc, #608]	@ (8003ac0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8003860:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003862:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8003866:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800386a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800386c:	4a94      	ldr	r2, [pc, #592]	@ (8003ac0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800386e:	430b      	orrs	r3, r1
 8003870:	6513      	str	r3, [r2, #80]	@ 0x50
 8003872:	e003      	b.n	800387c <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003874:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003878:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800387c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003880:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003884:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8003888:	f04f 0900 	mov.w	r9, #0
 800388c:	ea58 0309 	orrs.w	r3, r8, r9
 8003890:	d047      	beq.n	8003922 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8003892:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003896:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003898:	2b04      	cmp	r3, #4
 800389a:	d82a      	bhi.n	80038f2 <HAL_RCCEx_PeriphCLKConfig+0x136>
 800389c:	a201      	add	r2, pc, #4	@ (adr r2, 80038a4 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 800389e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80038a2:	bf00      	nop
 80038a4:	080038b9 	.word	0x080038b9
 80038a8:	080038c7 	.word	0x080038c7
 80038ac:	080038dd 	.word	0x080038dd
 80038b0:	080038fb 	.word	0x080038fb
 80038b4:	080038fb 	.word	0x080038fb
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80038b8:	4b81      	ldr	r3, [pc, #516]	@ (8003ac0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80038ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80038bc:	4a80      	ldr	r2, [pc, #512]	@ (8003ac0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80038be:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80038c2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80038c4:	e01a      	b.n	80038fc <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80038c6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80038ca:	3308      	adds	r3, #8
 80038cc:	2100      	movs	r1, #0
 80038ce:	4618      	mov	r0, r3
 80038d0:	f001 f914 	bl	8004afc <RCCEx_PLL2_Config>
 80038d4:	4603      	mov	r3, r0
 80038d6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80038da:	e00f      	b.n	80038fc <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80038dc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80038e0:	3328      	adds	r3, #40	@ 0x28
 80038e2:	2100      	movs	r1, #0
 80038e4:	4618      	mov	r0, r3
 80038e6:	f001 f9bb 	bl	8004c60 <RCCEx_PLL3_Config>
 80038ea:	4603      	mov	r3, r0
 80038ec:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80038f0:	e004      	b.n	80038fc <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80038f2:	2301      	movs	r3, #1
 80038f4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80038f8:	e000      	b.n	80038fc <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 80038fa:	bf00      	nop
    }

    if (ret == HAL_OK)
 80038fc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003900:	2b00      	cmp	r3, #0
 8003902:	d10a      	bne.n	800391a <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003904:	4b6e      	ldr	r3, [pc, #440]	@ (8003ac0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8003906:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003908:	f023 0107 	bic.w	r1, r3, #7
 800390c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003910:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003912:	4a6b      	ldr	r2, [pc, #428]	@ (8003ac0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8003914:	430b      	orrs	r3, r1
 8003916:	6513      	str	r3, [r2, #80]	@ 0x50
 8003918:	e003      	b.n	8003922 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800391a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800391e:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8003922:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003926:	e9d3 2300 	ldrd	r2, r3, [r3]
 800392a:	f402 6a80 	and.w	sl, r2, #1024	@ 0x400
 800392e:	f04f 0b00 	mov.w	fp, #0
 8003932:	ea5a 030b 	orrs.w	r3, sl, fp
 8003936:	d05b      	beq.n	80039f0 <HAL_RCCEx_PeriphCLKConfig+0x234>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8003938:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800393c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8003940:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 8003944:	d03b      	beq.n	80039be <HAL_RCCEx_PeriphCLKConfig+0x202>
 8003946:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 800394a:	d834      	bhi.n	80039b6 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 800394c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003950:	d037      	beq.n	80039c2 <HAL_RCCEx_PeriphCLKConfig+0x206>
 8003952:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003956:	d82e      	bhi.n	80039b6 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8003958:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800395c:	d033      	beq.n	80039c6 <HAL_RCCEx_PeriphCLKConfig+0x20a>
 800395e:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8003962:	d828      	bhi.n	80039b6 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8003964:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003968:	d01a      	beq.n	80039a0 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
 800396a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800396e:	d822      	bhi.n	80039b6 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8003970:	2b00      	cmp	r3, #0
 8003972:	d003      	beq.n	800397c <HAL_RCCEx_PeriphCLKConfig+0x1c0>
 8003974:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003978:	d007      	beq.n	800398a <HAL_RCCEx_PeriphCLKConfig+0x1ce>
 800397a:	e01c      	b.n	80039b6 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800397c:	4b50      	ldr	r3, [pc, #320]	@ (8003ac0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800397e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003980:	4a4f      	ldr	r2, [pc, #316]	@ (8003ac0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8003982:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003986:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003988:	e01e      	b.n	80039c8 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800398a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800398e:	3308      	adds	r3, #8
 8003990:	2100      	movs	r1, #0
 8003992:	4618      	mov	r0, r3
 8003994:	f001 f8b2 	bl	8004afc <RCCEx_PLL2_Config>
 8003998:	4603      	mov	r3, r0
 800399a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800399e:	e013      	b.n	80039c8 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80039a0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80039a4:	3328      	adds	r3, #40	@ 0x28
 80039a6:	2100      	movs	r1, #0
 80039a8:	4618      	mov	r0, r3
 80039aa:	f001 f959 	bl	8004c60 <RCCEx_PLL3_Config>
 80039ae:	4603      	mov	r3, r0
 80039b0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80039b4:	e008      	b.n	80039c8 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80039b6:	2301      	movs	r3, #1
 80039b8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80039bc:	e004      	b.n	80039c8 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 80039be:	bf00      	nop
 80039c0:	e002      	b.n	80039c8 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 80039c2:	bf00      	nop
 80039c4:	e000      	b.n	80039c8 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 80039c6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80039c8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	d10b      	bne.n	80039e8 <HAL_RCCEx_PeriphCLKConfig+0x22c>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 80039d0:	4b3b      	ldr	r3, [pc, #236]	@ (8003ac0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80039d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80039d4:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 80039d8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80039dc:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80039e0:	4a37      	ldr	r2, [pc, #220]	@ (8003ac0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80039e2:	430b      	orrs	r3, r1
 80039e4:	6593      	str	r3, [r2, #88]	@ 0x58
 80039e6:	e003      	b.n	80039f0 <HAL_RCCEx_PeriphCLKConfig+0x234>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80039e8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80039ec:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 80039f0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80039f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039f8:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 80039fc:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8003a00:	2300      	movs	r3, #0
 8003a02:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8003a06:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8003a0a:	460b      	mov	r3, r1
 8003a0c:	4313      	orrs	r3, r2
 8003a0e:	d05d      	beq.n	8003acc <HAL_RCCEx_PeriphCLKConfig+0x310>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8003a10:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003a14:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8003a18:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8003a1c:	d03b      	beq.n	8003a96 <HAL_RCCEx_PeriphCLKConfig+0x2da>
 8003a1e:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8003a22:	d834      	bhi.n	8003a8e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8003a24:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003a28:	d037      	beq.n	8003a9a <HAL_RCCEx_PeriphCLKConfig+0x2de>
 8003a2a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003a2e:	d82e      	bhi.n	8003a8e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8003a30:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003a34:	d033      	beq.n	8003a9e <HAL_RCCEx_PeriphCLKConfig+0x2e2>
 8003a36:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003a3a:	d828      	bhi.n	8003a8e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8003a3c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003a40:	d01a      	beq.n	8003a78 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
 8003a42:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003a46:	d822      	bhi.n	8003a8e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	d003      	beq.n	8003a54 <HAL_RCCEx_PeriphCLKConfig+0x298>
 8003a4c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003a50:	d007      	beq.n	8003a62 <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 8003a52:	e01c      	b.n	8003a8e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003a54:	4b1a      	ldr	r3, [pc, #104]	@ (8003ac0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8003a56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a58:	4a19      	ldr	r2, [pc, #100]	@ (8003ac0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8003a5a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003a5e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003a60:	e01e      	b.n	8003aa0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003a62:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003a66:	3308      	adds	r3, #8
 8003a68:	2100      	movs	r1, #0
 8003a6a:	4618      	mov	r0, r3
 8003a6c:	f001 f846 	bl	8004afc <RCCEx_PLL2_Config>
 8003a70:	4603      	mov	r3, r0
 8003a72:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8003a76:	e013      	b.n	8003aa0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003a78:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003a7c:	3328      	adds	r3, #40	@ 0x28
 8003a7e:	2100      	movs	r1, #0
 8003a80:	4618      	mov	r0, r3
 8003a82:	f001 f8ed 	bl	8004c60 <RCCEx_PLL3_Config>
 8003a86:	4603      	mov	r3, r0
 8003a88:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003a8c:	e008      	b.n	8003aa0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8003a8e:	2301      	movs	r3, #1
 8003a90:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8003a94:	e004      	b.n	8003aa0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 8003a96:	bf00      	nop
 8003a98:	e002      	b.n	8003aa0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 8003a9a:	bf00      	nop
 8003a9c:	e000      	b.n	8003aa0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 8003a9e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003aa0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	d10d      	bne.n	8003ac4 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8003aa8:	4b05      	ldr	r3, [pc, #20]	@ (8003ac0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8003aaa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003aac:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8003ab0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003ab4:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8003ab8:	4a01      	ldr	r2, [pc, #4]	@ (8003ac0 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8003aba:	430b      	orrs	r3, r1
 8003abc:	6593      	str	r3, [r2, #88]	@ 0x58
 8003abe:	e005      	b.n	8003acc <HAL_RCCEx_PeriphCLKConfig+0x310>
 8003ac0:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003ac4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003ac8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8003acc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003ad0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ad4:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8003ad8:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8003adc:	2300      	movs	r3, #0
 8003ade:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8003ae2:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8003ae6:	460b      	mov	r3, r1
 8003ae8:	4313      	orrs	r3, r2
 8003aea:	d03a      	beq.n	8003b62 <HAL_RCCEx_PeriphCLKConfig+0x3a6>
  {
    switch (PeriphClkInit->OspiClockSelection)
 8003aec:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003af0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003af2:	2b30      	cmp	r3, #48	@ 0x30
 8003af4:	d01f      	beq.n	8003b36 <HAL_RCCEx_PeriphCLKConfig+0x37a>
 8003af6:	2b30      	cmp	r3, #48	@ 0x30
 8003af8:	d819      	bhi.n	8003b2e <HAL_RCCEx_PeriphCLKConfig+0x372>
 8003afa:	2b20      	cmp	r3, #32
 8003afc:	d00c      	beq.n	8003b18 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 8003afe:	2b20      	cmp	r3, #32
 8003b00:	d815      	bhi.n	8003b2e <HAL_RCCEx_PeriphCLKConfig+0x372>
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d019      	beq.n	8003b3a <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8003b06:	2b10      	cmp	r3, #16
 8003b08:	d111      	bne.n	8003b2e <HAL_RCCEx_PeriphCLKConfig+0x372>
    {
      case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
        /* Enable OSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003b0a:	4baa      	ldr	r3, [pc, #680]	@ (8003db4 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8003b0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b0e:	4aa9      	ldr	r2, [pc, #676]	@ (8003db4 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8003b10:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003b14:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* OSPI clock source configuration done later after clock selection check */
        break;
 8003b16:	e011      	b.n	8003b3c <HAL_RCCEx_PeriphCLKConfig+0x380>

      case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003b18:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003b1c:	3308      	adds	r3, #8
 8003b1e:	2102      	movs	r1, #2
 8003b20:	4618      	mov	r0, r3
 8003b22:	f000 ffeb 	bl	8004afc <RCCEx_PLL2_Config>
 8003b26:	4603      	mov	r3, r0
 8003b28:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* OSPI clock source configuration done later after clock selection check */
        break;
 8003b2c:	e006      	b.n	8003b3c <HAL_RCCEx_PeriphCLKConfig+0x380>
      case RCC_OSPICLKSOURCE_HCLK:
        /* HCLK clock selected as OSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8003b2e:	2301      	movs	r3, #1
 8003b30:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8003b34:	e002      	b.n	8003b3c <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 8003b36:	bf00      	nop
 8003b38:	e000      	b.n	8003b3c <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 8003b3a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003b3c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	d10a      	bne.n	8003b5a <HAL_RCCEx_PeriphCLKConfig+0x39e>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8003b44:	4b9b      	ldr	r3, [pc, #620]	@ (8003db4 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8003b46:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003b48:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8003b4c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003b50:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003b52:	4a98      	ldr	r2, [pc, #608]	@ (8003db4 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8003b54:	430b      	orrs	r3, r1
 8003b56:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003b58:	e003      	b.n	8003b62 <HAL_RCCEx_PeriphCLKConfig+0x3a6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003b5a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003b5e:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8003b62:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003b66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b6a:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8003b6e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8003b72:	2300      	movs	r3, #0
 8003b74:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8003b78:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8003b7c:	460b      	mov	r3, r1
 8003b7e:	4313      	orrs	r3, r2
 8003b80:	d051      	beq.n	8003c26 <HAL_RCCEx_PeriphCLKConfig+0x46a>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8003b82:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003b86:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b88:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003b8c:	d035      	beq.n	8003bfa <HAL_RCCEx_PeriphCLKConfig+0x43e>
 8003b8e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003b92:	d82e      	bhi.n	8003bf2 <HAL_RCCEx_PeriphCLKConfig+0x436>
 8003b94:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003b98:	d031      	beq.n	8003bfe <HAL_RCCEx_PeriphCLKConfig+0x442>
 8003b9a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003b9e:	d828      	bhi.n	8003bf2 <HAL_RCCEx_PeriphCLKConfig+0x436>
 8003ba0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003ba4:	d01a      	beq.n	8003bdc <HAL_RCCEx_PeriphCLKConfig+0x420>
 8003ba6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003baa:	d822      	bhi.n	8003bf2 <HAL_RCCEx_PeriphCLKConfig+0x436>
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	d003      	beq.n	8003bb8 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
 8003bb0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003bb4:	d007      	beq.n	8003bc6 <HAL_RCCEx_PeriphCLKConfig+0x40a>
 8003bb6:	e01c      	b.n	8003bf2 <HAL_RCCEx_PeriphCLKConfig+0x436>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003bb8:	4b7e      	ldr	r3, [pc, #504]	@ (8003db4 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8003bba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003bbc:	4a7d      	ldr	r2, [pc, #500]	@ (8003db4 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8003bbe:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003bc2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8003bc4:	e01c      	b.n	8003c00 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003bc6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003bca:	3308      	adds	r3, #8
 8003bcc:	2100      	movs	r1, #0
 8003bce:	4618      	mov	r0, r3
 8003bd0:	f000 ff94 	bl	8004afc <RCCEx_PLL2_Config>
 8003bd4:	4603      	mov	r3, r0
 8003bd6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8003bda:	e011      	b.n	8003c00 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003bdc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003be0:	3328      	adds	r3, #40	@ 0x28
 8003be2:	2100      	movs	r1, #0
 8003be4:	4618      	mov	r0, r3
 8003be6:	f001 f83b 	bl	8004c60 <RCCEx_PLL3_Config>
 8003bea:	4603      	mov	r3, r0
 8003bec:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8003bf0:	e006      	b.n	8003c00 <HAL_RCCEx_PeriphCLKConfig+0x444>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003bf2:	2301      	movs	r3, #1
 8003bf4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8003bf8:	e002      	b.n	8003c00 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 8003bfa:	bf00      	nop
 8003bfc:	e000      	b.n	8003c00 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 8003bfe:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003c00:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d10a      	bne.n	8003c1e <HAL_RCCEx_PeriphCLKConfig+0x462>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8003c08:	4b6a      	ldr	r3, [pc, #424]	@ (8003db4 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8003c0a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003c0c:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8003c10:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003c14:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c16:	4a67      	ldr	r2, [pc, #412]	@ (8003db4 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8003c18:	430b      	orrs	r3, r1
 8003c1a:	6513      	str	r3, [r2, #80]	@ 0x50
 8003c1c:	e003      	b.n	8003c26 <HAL_RCCEx_PeriphCLKConfig+0x46a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003c1e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003c22:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8003c26:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003c2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c2e:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8003c32:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8003c36:	2300      	movs	r3, #0
 8003c38:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8003c3c:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8003c40:	460b      	mov	r3, r1
 8003c42:	4313      	orrs	r3, r2
 8003c44:	d053      	beq.n	8003cee <HAL_RCCEx_PeriphCLKConfig+0x532>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8003c46:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003c4a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003c4c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003c50:	d033      	beq.n	8003cba <HAL_RCCEx_PeriphCLKConfig+0x4fe>
 8003c52:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003c56:	d82c      	bhi.n	8003cb2 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8003c58:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003c5c:	d02f      	beq.n	8003cbe <HAL_RCCEx_PeriphCLKConfig+0x502>
 8003c5e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003c62:	d826      	bhi.n	8003cb2 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8003c64:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003c68:	d02b      	beq.n	8003cc2 <HAL_RCCEx_PeriphCLKConfig+0x506>
 8003c6a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003c6e:	d820      	bhi.n	8003cb2 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8003c70:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003c74:	d012      	beq.n	8003c9c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
 8003c76:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003c7a:	d81a      	bhi.n	8003cb2 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d022      	beq.n	8003cc6 <HAL_RCCEx_PeriphCLKConfig+0x50a>
 8003c80:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003c84:	d115      	bne.n	8003cb2 <HAL_RCCEx_PeriphCLKConfig+0x4f6>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003c86:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003c8a:	3308      	adds	r3, #8
 8003c8c:	2101      	movs	r1, #1
 8003c8e:	4618      	mov	r0, r3
 8003c90:	f000 ff34 	bl	8004afc <RCCEx_PLL2_Config>
 8003c94:	4603      	mov	r3, r0
 8003c96:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8003c9a:	e015      	b.n	8003cc8 <HAL_RCCEx_PeriphCLKConfig+0x50c>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003c9c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003ca0:	3328      	adds	r3, #40	@ 0x28
 8003ca2:	2101      	movs	r1, #1
 8003ca4:	4618      	mov	r0, r3
 8003ca6:	f000 ffdb 	bl	8004c60 <RCCEx_PLL3_Config>
 8003caa:	4603      	mov	r3, r0
 8003cac:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8003cb0:	e00a      	b.n	8003cc8 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003cb2:	2301      	movs	r3, #1
 8003cb4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8003cb8:	e006      	b.n	8003cc8 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8003cba:	bf00      	nop
 8003cbc:	e004      	b.n	8003cc8 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8003cbe:	bf00      	nop
 8003cc0:	e002      	b.n	8003cc8 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8003cc2:	bf00      	nop
 8003cc4:	e000      	b.n	8003cc8 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8003cc6:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003cc8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d10a      	bne.n	8003ce6 <HAL_RCCEx_PeriphCLKConfig+0x52a>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8003cd0:	4b38      	ldr	r3, [pc, #224]	@ (8003db4 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8003cd2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003cd4:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8003cd8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003cdc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003cde:	4a35      	ldr	r2, [pc, #212]	@ (8003db4 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8003ce0:	430b      	orrs	r3, r1
 8003ce2:	6513      	str	r3, [r2, #80]	@ 0x50
 8003ce4:	e003      	b.n	8003cee <HAL_RCCEx_PeriphCLKConfig+0x532>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003ce6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003cea:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8003cee:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003cf2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003cf6:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8003cfa:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8003cfe:	2300      	movs	r3, #0
 8003d00:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8003d04:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8003d08:	460b      	mov	r3, r1
 8003d0a:	4313      	orrs	r3, r2
 8003d0c:	d058      	beq.n	8003dc0 <HAL_RCCEx_PeriphCLKConfig+0x604>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8003d0e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003d12:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8003d16:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003d1a:	d033      	beq.n	8003d84 <HAL_RCCEx_PeriphCLKConfig+0x5c8>
 8003d1c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003d20:	d82c      	bhi.n	8003d7c <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8003d22:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003d26:	d02f      	beq.n	8003d88 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
 8003d28:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003d2c:	d826      	bhi.n	8003d7c <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8003d2e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003d32:	d02b      	beq.n	8003d8c <HAL_RCCEx_PeriphCLKConfig+0x5d0>
 8003d34:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003d38:	d820      	bhi.n	8003d7c <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8003d3a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003d3e:	d012      	beq.n	8003d66 <HAL_RCCEx_PeriphCLKConfig+0x5aa>
 8003d40:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003d44:	d81a      	bhi.n	8003d7c <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d022      	beq.n	8003d90 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8003d4a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003d4e:	d115      	bne.n	8003d7c <HAL_RCCEx_PeriphCLKConfig+0x5c0>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003d50:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003d54:	3308      	adds	r3, #8
 8003d56:	2101      	movs	r1, #1
 8003d58:	4618      	mov	r0, r3
 8003d5a:	f000 fecf 	bl	8004afc <RCCEx_PLL2_Config>
 8003d5e:	4603      	mov	r3, r0
 8003d60:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8003d64:	e015      	b.n	8003d92 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003d66:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003d6a:	3328      	adds	r3, #40	@ 0x28
 8003d6c:	2101      	movs	r1, #1
 8003d6e:	4618      	mov	r0, r3
 8003d70:	f000 ff76 	bl	8004c60 <RCCEx_PLL3_Config>
 8003d74:	4603      	mov	r3, r0
 8003d76:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8003d7a:	e00a      	b.n	8003d92 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8003d7c:	2301      	movs	r3, #1
 8003d7e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8003d82:	e006      	b.n	8003d92 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8003d84:	bf00      	nop
 8003d86:	e004      	b.n	8003d92 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8003d88:	bf00      	nop
 8003d8a:	e002      	b.n	8003d92 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8003d8c:	bf00      	nop
 8003d8e:	e000      	b.n	8003d92 <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8003d90:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003d92:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	d10e      	bne.n	8003db8 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8003d9a:	4b06      	ldr	r3, [pc, #24]	@ (8003db4 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8003d9c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d9e:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8003da2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003da6:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8003daa:	4a02      	ldr	r2, [pc, #8]	@ (8003db4 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8003dac:	430b      	orrs	r3, r1
 8003dae:	6593      	str	r3, [r2, #88]	@ 0x58
 8003db0:	e006      	b.n	8003dc0 <HAL_RCCEx_PeriphCLKConfig+0x604>
 8003db2:	bf00      	nop
 8003db4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003db8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003dbc:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8003dc0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003dc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003dc8:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8003dcc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003dd0:	2300      	movs	r3, #0
 8003dd2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8003dd6:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8003dda:	460b      	mov	r3, r1
 8003ddc:	4313      	orrs	r3, r2
 8003dde:	d037      	beq.n	8003e50 <HAL_RCCEx_PeriphCLKConfig+0x694>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8003de0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003de4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003de6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003dea:	d00e      	beq.n	8003e0a <HAL_RCCEx_PeriphCLKConfig+0x64e>
 8003dec:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003df0:	d816      	bhi.n	8003e20 <HAL_RCCEx_PeriphCLKConfig+0x664>
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d018      	beq.n	8003e28 <HAL_RCCEx_PeriphCLKConfig+0x66c>
 8003df6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003dfa:	d111      	bne.n	8003e20 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003dfc:	4bc4      	ldr	r3, [pc, #784]	@ (8004110 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003dfe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e00:	4ac3      	ldr	r2, [pc, #780]	@ (8004110 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003e02:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003e06:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8003e08:	e00f      	b.n	8003e2a <HAL_RCCEx_PeriphCLKConfig+0x66e>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003e0a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003e0e:	3308      	adds	r3, #8
 8003e10:	2101      	movs	r1, #1
 8003e12:	4618      	mov	r0, r3
 8003e14:	f000 fe72 	bl	8004afc <RCCEx_PLL2_Config>
 8003e18:	4603      	mov	r3, r0
 8003e1a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8003e1e:	e004      	b.n	8003e2a <HAL_RCCEx_PeriphCLKConfig+0x66e>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003e20:	2301      	movs	r3, #1
 8003e22:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8003e26:	e000      	b.n	8003e2a <HAL_RCCEx_PeriphCLKConfig+0x66e>
        break;
 8003e28:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003e2a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d10a      	bne.n	8003e48 <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8003e32:	4bb7      	ldr	r3, [pc, #732]	@ (8004110 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003e34:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003e36:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8003e3a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003e3e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003e40:	4ab3      	ldr	r2, [pc, #716]	@ (8004110 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003e42:	430b      	orrs	r3, r1
 8003e44:	6513      	str	r3, [r2, #80]	@ 0x50
 8003e46:	e003      	b.n	8003e50 <HAL_RCCEx_PeriphCLKConfig+0x694>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003e48:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003e4c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8003e50:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003e54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e58:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8003e5c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003e60:	2300      	movs	r3, #0
 8003e62:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8003e66:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8003e6a:	460b      	mov	r3, r1
 8003e6c:	4313      	orrs	r3, r2
 8003e6e:	d039      	beq.n	8003ee4 <HAL_RCCEx_PeriphCLKConfig+0x728>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8003e70:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003e74:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003e76:	2b03      	cmp	r3, #3
 8003e78:	d81c      	bhi.n	8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x6f8>
 8003e7a:	a201      	add	r2, pc, #4	@ (adr r2, 8003e80 <HAL_RCCEx_PeriphCLKConfig+0x6c4>)
 8003e7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e80:	08003ebd 	.word	0x08003ebd
 8003e84:	08003e91 	.word	0x08003e91
 8003e88:	08003e9f 	.word	0x08003e9f
 8003e8c:	08003ebd 	.word	0x08003ebd
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003e90:	4b9f      	ldr	r3, [pc, #636]	@ (8004110 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003e92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e94:	4a9e      	ldr	r2, [pc, #632]	@ (8004110 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003e96:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003e9a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8003e9c:	e00f      	b.n	8003ebe <HAL_RCCEx_PeriphCLKConfig+0x702>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003e9e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003ea2:	3308      	adds	r3, #8
 8003ea4:	2102      	movs	r1, #2
 8003ea6:	4618      	mov	r0, r3
 8003ea8:	f000 fe28 	bl	8004afc <RCCEx_PLL2_Config>
 8003eac:	4603      	mov	r3, r0
 8003eae:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FMC clock source configuration done later after clock selection check */
        break;
 8003eb2:	e004      	b.n	8003ebe <HAL_RCCEx_PeriphCLKConfig+0x702>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8003eb4:	2301      	movs	r3, #1
 8003eb6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8003eba:	e000      	b.n	8003ebe <HAL_RCCEx_PeriphCLKConfig+0x702>
        break;
 8003ebc:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003ebe:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d10a      	bne.n	8003edc <HAL_RCCEx_PeriphCLKConfig+0x720>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8003ec6:	4b92      	ldr	r3, [pc, #584]	@ (8004110 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003ec8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003eca:	f023 0103 	bic.w	r1, r3, #3
 8003ece:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003ed2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003ed4:	4a8e      	ldr	r2, [pc, #568]	@ (8004110 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003ed6:	430b      	orrs	r3, r1
 8003ed8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003eda:	e003      	b.n	8003ee4 <HAL_RCCEx_PeriphCLKConfig+0x728>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003edc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003ee0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003ee4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003ee8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003eec:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8003ef0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003ef4:	2300      	movs	r3, #0
 8003ef6:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8003efa:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8003efe:	460b      	mov	r3, r1
 8003f00:	4313      	orrs	r3, r2
 8003f02:	f000 8099 	beq.w	8004038 <HAL_RCCEx_PeriphCLKConfig+0x87c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003f06:	4b83      	ldr	r3, [pc, #524]	@ (8004114 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	4a82      	ldr	r2, [pc, #520]	@ (8004114 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8003f0c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003f10:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003f12:	f7fc fe9f 	bl	8000c54 <HAL_GetTick>
 8003f16:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003f1a:	e00b      	b.n	8003f34 <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003f1c:	f7fc fe9a 	bl	8000c54 <HAL_GetTick>
 8003f20:	4602      	mov	r2, r0
 8003f22:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8003f26:	1ad3      	subs	r3, r2, r3
 8003f28:	2b64      	cmp	r3, #100	@ 0x64
 8003f2a:	d903      	bls.n	8003f34 <HAL_RCCEx_PeriphCLKConfig+0x778>
      {
        ret = HAL_TIMEOUT;
 8003f2c:	2303      	movs	r3, #3
 8003f2e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8003f32:	e005      	b.n	8003f40 <HAL_RCCEx_PeriphCLKConfig+0x784>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003f34:	4b77      	ldr	r3, [pc, #476]	@ (8004114 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d0ed      	beq.n	8003f1c <HAL_RCCEx_PeriphCLKConfig+0x760>
      }
    }

    if (ret == HAL_OK)
 8003f40:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003f44:	2b00      	cmp	r3, #0
 8003f46:	d173      	bne.n	8004030 <HAL_RCCEx_PeriphCLKConfig+0x874>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8003f48:	4b71      	ldr	r3, [pc, #452]	@ (8004110 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003f4a:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8003f4c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003f50:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8003f54:	4053      	eors	r3, r2
 8003f56:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d015      	beq.n	8003f8a <HAL_RCCEx_PeriphCLKConfig+0x7ce>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003f5e:	4b6c      	ldr	r3, [pc, #432]	@ (8004110 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003f60:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f62:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003f66:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003f6a:	4b69      	ldr	r3, [pc, #420]	@ (8004110 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003f6c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f6e:	4a68      	ldr	r2, [pc, #416]	@ (8004110 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003f70:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003f74:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003f76:	4b66      	ldr	r3, [pc, #408]	@ (8004110 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003f78:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f7a:	4a65      	ldr	r2, [pc, #404]	@ (8004110 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003f7c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003f80:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8003f82:	4a63      	ldr	r2, [pc, #396]	@ (8004110 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003f84:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003f88:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8003f8a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003f8e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8003f92:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003f96:	d118      	bne.n	8003fca <HAL_RCCEx_PeriphCLKConfig+0x80e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f98:	f7fc fe5c 	bl	8000c54 <HAL_GetTick>
 8003f9c:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003fa0:	e00d      	b.n	8003fbe <HAL_RCCEx_PeriphCLKConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003fa2:	f7fc fe57 	bl	8000c54 <HAL_GetTick>
 8003fa6:	4602      	mov	r2, r0
 8003fa8:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8003fac:	1ad2      	subs	r2, r2, r3
 8003fae:	f241 3388 	movw	r3, #5000	@ 0x1388
 8003fb2:	429a      	cmp	r2, r3
 8003fb4:	d903      	bls.n	8003fbe <HAL_RCCEx_PeriphCLKConfig+0x802>
          {
            ret = HAL_TIMEOUT;
 8003fb6:	2303      	movs	r3, #3
 8003fb8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
            break;
 8003fbc:	e005      	b.n	8003fca <HAL_RCCEx_PeriphCLKConfig+0x80e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003fbe:	4b54      	ldr	r3, [pc, #336]	@ (8004110 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003fc0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003fc2:	f003 0302 	and.w	r3, r3, #2
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d0eb      	beq.n	8003fa2 <HAL_RCCEx_PeriphCLKConfig+0x7e6>
          }
        }
      }

      if (ret == HAL_OK)
 8003fca:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d129      	bne.n	8004026 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003fd2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003fd6:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8003fda:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003fde:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003fe2:	d10e      	bne.n	8004002 <HAL_RCCEx_PeriphCLKConfig+0x846>
 8003fe4:	4b4a      	ldr	r3, [pc, #296]	@ (8004110 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003fe6:	691b      	ldr	r3, [r3, #16]
 8003fe8:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8003fec:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003ff0:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8003ff4:	091a      	lsrs	r2, r3, #4
 8003ff6:	4b48      	ldr	r3, [pc, #288]	@ (8004118 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8003ff8:	4013      	ands	r3, r2
 8003ffa:	4a45      	ldr	r2, [pc, #276]	@ (8004110 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8003ffc:	430b      	orrs	r3, r1
 8003ffe:	6113      	str	r3, [r2, #16]
 8004000:	e005      	b.n	800400e <HAL_RCCEx_PeriphCLKConfig+0x852>
 8004002:	4b43      	ldr	r3, [pc, #268]	@ (8004110 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004004:	691b      	ldr	r3, [r3, #16]
 8004006:	4a42      	ldr	r2, [pc, #264]	@ (8004110 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004008:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800400c:	6113      	str	r3, [r2, #16]
 800400e:	4b40      	ldr	r3, [pc, #256]	@ (8004110 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004010:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8004012:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004016:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800401a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800401e:	4a3c      	ldr	r2, [pc, #240]	@ (8004110 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004020:	430b      	orrs	r3, r1
 8004022:	6713      	str	r3, [r2, #112]	@ 0x70
 8004024:	e008      	b.n	8004038 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004026:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800402a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
 800402e:	e003      	b.n	8004038 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004030:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004034:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8004038:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800403c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004040:	f002 0301 	and.w	r3, r2, #1
 8004044:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004048:	2300      	movs	r3, #0
 800404a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800404e:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8004052:	460b      	mov	r3, r1
 8004054:	4313      	orrs	r3, r2
 8004056:	f000 808f 	beq.w	8004178 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 800405a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800405e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004060:	2b28      	cmp	r3, #40	@ 0x28
 8004062:	d871      	bhi.n	8004148 <HAL_RCCEx_PeriphCLKConfig+0x98c>
 8004064:	a201      	add	r2, pc, #4	@ (adr r2, 800406c <HAL_RCCEx_PeriphCLKConfig+0x8b0>)
 8004066:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800406a:	bf00      	nop
 800406c:	08004151 	.word	0x08004151
 8004070:	08004149 	.word	0x08004149
 8004074:	08004149 	.word	0x08004149
 8004078:	08004149 	.word	0x08004149
 800407c:	08004149 	.word	0x08004149
 8004080:	08004149 	.word	0x08004149
 8004084:	08004149 	.word	0x08004149
 8004088:	08004149 	.word	0x08004149
 800408c:	0800411d 	.word	0x0800411d
 8004090:	08004149 	.word	0x08004149
 8004094:	08004149 	.word	0x08004149
 8004098:	08004149 	.word	0x08004149
 800409c:	08004149 	.word	0x08004149
 80040a0:	08004149 	.word	0x08004149
 80040a4:	08004149 	.word	0x08004149
 80040a8:	08004149 	.word	0x08004149
 80040ac:	08004133 	.word	0x08004133
 80040b0:	08004149 	.word	0x08004149
 80040b4:	08004149 	.word	0x08004149
 80040b8:	08004149 	.word	0x08004149
 80040bc:	08004149 	.word	0x08004149
 80040c0:	08004149 	.word	0x08004149
 80040c4:	08004149 	.word	0x08004149
 80040c8:	08004149 	.word	0x08004149
 80040cc:	08004151 	.word	0x08004151
 80040d0:	08004149 	.word	0x08004149
 80040d4:	08004149 	.word	0x08004149
 80040d8:	08004149 	.word	0x08004149
 80040dc:	08004149 	.word	0x08004149
 80040e0:	08004149 	.word	0x08004149
 80040e4:	08004149 	.word	0x08004149
 80040e8:	08004149 	.word	0x08004149
 80040ec:	08004151 	.word	0x08004151
 80040f0:	08004149 	.word	0x08004149
 80040f4:	08004149 	.word	0x08004149
 80040f8:	08004149 	.word	0x08004149
 80040fc:	08004149 	.word	0x08004149
 8004100:	08004149 	.word	0x08004149
 8004104:	08004149 	.word	0x08004149
 8004108:	08004149 	.word	0x08004149
 800410c:	08004151 	.word	0x08004151
 8004110:	58024400 	.word	0x58024400
 8004114:	58024800 	.word	0x58024800
 8004118:	00ffffcf 	.word	0x00ffffcf
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800411c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004120:	3308      	adds	r3, #8
 8004122:	2101      	movs	r1, #1
 8004124:	4618      	mov	r0, r3
 8004126:	f000 fce9 	bl	8004afc <RCCEx_PLL2_Config>
 800412a:	4603      	mov	r3, r0
 800412c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8004130:	e00f      	b.n	8004152 <HAL_RCCEx_PeriphCLKConfig+0x996>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004132:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004136:	3328      	adds	r3, #40	@ 0x28
 8004138:	2101      	movs	r1, #1
 800413a:	4618      	mov	r0, r3
 800413c:	f000 fd90 	bl	8004c60 <RCCEx_PLL3_Config>
 8004140:	4603      	mov	r3, r0
 8004142:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8004146:	e004      	b.n	8004152 <HAL_RCCEx_PeriphCLKConfig+0x996>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004148:	2301      	movs	r3, #1
 800414a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800414e:	e000      	b.n	8004152 <HAL_RCCEx_PeriphCLKConfig+0x996>
        break;
 8004150:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004152:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004156:	2b00      	cmp	r3, #0
 8004158:	d10a      	bne.n	8004170 <HAL_RCCEx_PeriphCLKConfig+0x9b4>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800415a:	4bbf      	ldr	r3, [pc, #764]	@ (8004458 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800415c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800415e:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8004162:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004166:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004168:	4abb      	ldr	r2, [pc, #748]	@ (8004458 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800416a:	430b      	orrs	r3, r1
 800416c:	6553      	str	r3, [r2, #84]	@ 0x54
 800416e:	e003      	b.n	8004178 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004170:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004174:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8004178:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800417c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004180:	f002 0302 	and.w	r3, r2, #2
 8004184:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004188:	2300      	movs	r3, #0
 800418a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800418e:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8004192:	460b      	mov	r3, r1
 8004194:	4313      	orrs	r3, r2
 8004196:	d041      	beq.n	800421c <HAL_RCCEx_PeriphCLKConfig+0xa60>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8004198:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800419c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800419e:	2b05      	cmp	r3, #5
 80041a0:	d824      	bhi.n	80041ec <HAL_RCCEx_PeriphCLKConfig+0xa30>
 80041a2:	a201      	add	r2, pc, #4	@ (adr r2, 80041a8 <HAL_RCCEx_PeriphCLKConfig+0x9ec>)
 80041a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80041a8:	080041f5 	.word	0x080041f5
 80041ac:	080041c1 	.word	0x080041c1
 80041b0:	080041d7 	.word	0x080041d7
 80041b4:	080041f5 	.word	0x080041f5
 80041b8:	080041f5 	.word	0x080041f5
 80041bc:	080041f5 	.word	0x080041f5
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80041c0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80041c4:	3308      	adds	r3, #8
 80041c6:	2101      	movs	r1, #1
 80041c8:	4618      	mov	r0, r3
 80041ca:	f000 fc97 	bl	8004afc <RCCEx_PLL2_Config>
 80041ce:	4603      	mov	r3, r0
 80041d0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 80041d4:	e00f      	b.n	80041f6 <HAL_RCCEx_PeriphCLKConfig+0xa3a>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80041d6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80041da:	3328      	adds	r3, #40	@ 0x28
 80041dc:	2101      	movs	r1, #1
 80041de:	4618      	mov	r0, r3
 80041e0:	f000 fd3e 	bl	8004c60 <RCCEx_PLL3_Config>
 80041e4:	4603      	mov	r3, r0
 80041e6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 80041ea:	e004      	b.n	80041f6 <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80041ec:	2301      	movs	r3, #1
 80041ee:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80041f2:	e000      	b.n	80041f6 <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        break;
 80041f4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80041f6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d10a      	bne.n	8004214 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 80041fe:	4b96      	ldr	r3, [pc, #600]	@ (8004458 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8004200:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004202:	f023 0107 	bic.w	r1, r3, #7
 8004206:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800420a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800420c:	4a92      	ldr	r2, [pc, #584]	@ (8004458 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800420e:	430b      	orrs	r3, r1
 8004210:	6553      	str	r3, [r2, #84]	@ 0x54
 8004212:	e003      	b.n	800421c <HAL_RCCEx_PeriphCLKConfig+0xa60>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004214:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004218:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800421c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004220:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004224:	f002 0304 	and.w	r3, r2, #4
 8004228:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800422c:	2300      	movs	r3, #0
 800422e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004232:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8004236:	460b      	mov	r3, r1
 8004238:	4313      	orrs	r3, r2
 800423a:	d044      	beq.n	80042c6 <HAL_RCCEx_PeriphCLKConfig+0xb0a>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 800423c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004240:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004244:	2b05      	cmp	r3, #5
 8004246:	d825      	bhi.n	8004294 <HAL_RCCEx_PeriphCLKConfig+0xad8>
 8004248:	a201      	add	r2, pc, #4	@ (adr r2, 8004250 <HAL_RCCEx_PeriphCLKConfig+0xa94>)
 800424a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800424e:	bf00      	nop
 8004250:	0800429d 	.word	0x0800429d
 8004254:	08004269 	.word	0x08004269
 8004258:	0800427f 	.word	0x0800427f
 800425c:	0800429d 	.word	0x0800429d
 8004260:	0800429d 	.word	0x0800429d
 8004264:	0800429d 	.word	0x0800429d
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004268:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800426c:	3308      	adds	r3, #8
 800426e:	2101      	movs	r1, #1
 8004270:	4618      	mov	r0, r3
 8004272:	f000 fc43 	bl	8004afc <RCCEx_PLL2_Config>
 8004276:	4603      	mov	r3, r0
 8004278:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800427c:	e00f      	b.n	800429e <HAL_RCCEx_PeriphCLKConfig+0xae2>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800427e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004282:	3328      	adds	r3, #40	@ 0x28
 8004284:	2101      	movs	r1, #1
 8004286:	4618      	mov	r0, r3
 8004288:	f000 fcea 	bl	8004c60 <RCCEx_PLL3_Config>
 800428c:	4603      	mov	r3, r0
 800428e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8004292:	e004      	b.n	800429e <HAL_RCCEx_PeriphCLKConfig+0xae2>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004294:	2301      	movs	r3, #1
 8004296:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800429a:	e000      	b.n	800429e <HAL_RCCEx_PeriphCLKConfig+0xae2>
        break;
 800429c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800429e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d10b      	bne.n	80042be <HAL_RCCEx_PeriphCLKConfig+0xb02>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80042a6:	4b6c      	ldr	r3, [pc, #432]	@ (8004458 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80042a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80042aa:	f023 0107 	bic.w	r1, r3, #7
 80042ae:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80042b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80042b6:	4a68      	ldr	r2, [pc, #416]	@ (8004458 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80042b8:	430b      	orrs	r3, r1
 80042ba:	6593      	str	r3, [r2, #88]	@ 0x58
 80042bc:	e003      	b.n	80042c6 <HAL_RCCEx_PeriphCLKConfig+0xb0a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80042be:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80042c2:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80042c6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80042ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042ce:	f002 0320 	and.w	r3, r2, #32
 80042d2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80042d6:	2300      	movs	r3, #0
 80042d8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80042dc:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 80042e0:	460b      	mov	r3, r1
 80042e2:	4313      	orrs	r3, r2
 80042e4:	d055      	beq.n	8004392 <HAL_RCCEx_PeriphCLKConfig+0xbd6>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 80042e6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80042ea:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80042ee:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80042f2:	d033      	beq.n	800435c <HAL_RCCEx_PeriphCLKConfig+0xba0>
 80042f4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80042f8:	d82c      	bhi.n	8004354 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 80042fa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80042fe:	d02f      	beq.n	8004360 <HAL_RCCEx_PeriphCLKConfig+0xba4>
 8004300:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004304:	d826      	bhi.n	8004354 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8004306:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800430a:	d02b      	beq.n	8004364 <HAL_RCCEx_PeriphCLKConfig+0xba8>
 800430c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004310:	d820      	bhi.n	8004354 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8004312:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004316:	d012      	beq.n	800433e <HAL_RCCEx_PeriphCLKConfig+0xb82>
 8004318:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800431c:	d81a      	bhi.n	8004354 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800431e:	2b00      	cmp	r3, #0
 8004320:	d022      	beq.n	8004368 <HAL_RCCEx_PeriphCLKConfig+0xbac>
 8004322:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004326:	d115      	bne.n	8004354 <HAL_RCCEx_PeriphCLKConfig+0xb98>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004328:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800432c:	3308      	adds	r3, #8
 800432e:	2100      	movs	r1, #0
 8004330:	4618      	mov	r0, r3
 8004332:	f000 fbe3 	bl	8004afc <RCCEx_PLL2_Config>
 8004336:	4603      	mov	r3, r0
 8004338:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800433c:	e015      	b.n	800436a <HAL_RCCEx_PeriphCLKConfig+0xbae>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800433e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004342:	3328      	adds	r3, #40	@ 0x28
 8004344:	2102      	movs	r1, #2
 8004346:	4618      	mov	r0, r3
 8004348:	f000 fc8a 	bl	8004c60 <RCCEx_PLL3_Config>
 800434c:	4603      	mov	r3, r0
 800434e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8004352:	e00a      	b.n	800436a <HAL_RCCEx_PeriphCLKConfig+0xbae>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004354:	2301      	movs	r3, #1
 8004356:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800435a:	e006      	b.n	800436a <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 800435c:	bf00      	nop
 800435e:	e004      	b.n	800436a <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8004360:	bf00      	nop
 8004362:	e002      	b.n	800436a <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8004364:	bf00      	nop
 8004366:	e000      	b.n	800436a <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8004368:	bf00      	nop
    }

    if (ret == HAL_OK)
 800436a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800436e:	2b00      	cmp	r3, #0
 8004370:	d10b      	bne.n	800438a <HAL_RCCEx_PeriphCLKConfig+0xbce>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004372:	4b39      	ldr	r3, [pc, #228]	@ (8004458 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8004374:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004376:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800437a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800437e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004382:	4a35      	ldr	r2, [pc, #212]	@ (8004458 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8004384:	430b      	orrs	r3, r1
 8004386:	6553      	str	r3, [r2, #84]	@ 0x54
 8004388:	e003      	b.n	8004392 <HAL_RCCEx_PeriphCLKConfig+0xbd6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800438a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800438e:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8004392:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004396:	e9d3 2300 	ldrd	r2, r3, [r3]
 800439a:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 800439e:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80043a2:	2300      	movs	r3, #0
 80043a4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80043a8:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 80043ac:	460b      	mov	r3, r1
 80043ae:	4313      	orrs	r3, r2
 80043b0:	d058      	beq.n	8004464 <HAL_RCCEx_PeriphCLKConfig+0xca8>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 80043b2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80043b6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80043ba:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 80043be:	d033      	beq.n	8004428 <HAL_RCCEx_PeriphCLKConfig+0xc6c>
 80043c0:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 80043c4:	d82c      	bhi.n	8004420 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 80043c6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80043ca:	d02f      	beq.n	800442c <HAL_RCCEx_PeriphCLKConfig+0xc70>
 80043cc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80043d0:	d826      	bhi.n	8004420 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 80043d2:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80043d6:	d02b      	beq.n	8004430 <HAL_RCCEx_PeriphCLKConfig+0xc74>
 80043d8:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80043dc:	d820      	bhi.n	8004420 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 80043de:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80043e2:	d012      	beq.n	800440a <HAL_RCCEx_PeriphCLKConfig+0xc4e>
 80043e4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80043e8:	d81a      	bhi.n	8004420 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d022      	beq.n	8004434 <HAL_RCCEx_PeriphCLKConfig+0xc78>
 80043ee:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80043f2:	d115      	bne.n	8004420 <HAL_RCCEx_PeriphCLKConfig+0xc64>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80043f4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80043f8:	3308      	adds	r3, #8
 80043fa:	2100      	movs	r1, #0
 80043fc:	4618      	mov	r0, r3
 80043fe:	f000 fb7d 	bl	8004afc <RCCEx_PLL2_Config>
 8004402:	4603      	mov	r3, r0
 8004404:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8004408:	e015      	b.n	8004436 <HAL_RCCEx_PeriphCLKConfig+0xc7a>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800440a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800440e:	3328      	adds	r3, #40	@ 0x28
 8004410:	2102      	movs	r1, #2
 8004412:	4618      	mov	r0, r3
 8004414:	f000 fc24 	bl	8004c60 <RCCEx_PLL3_Config>
 8004418:	4603      	mov	r3, r0
 800441a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800441e:	e00a      	b.n	8004436 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004420:	2301      	movs	r3, #1
 8004422:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8004426:	e006      	b.n	8004436 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8004428:	bf00      	nop
 800442a:	e004      	b.n	8004436 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 800442c:	bf00      	nop
 800442e:	e002      	b.n	8004436 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8004430:	bf00      	nop
 8004432:	e000      	b.n	8004436 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8004434:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004436:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800443a:	2b00      	cmp	r3, #0
 800443c:	d10e      	bne.n	800445c <HAL_RCCEx_PeriphCLKConfig+0xca0>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800443e:	4b06      	ldr	r3, [pc, #24]	@ (8004458 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8004440:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004442:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8004446:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800444a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800444e:	4a02      	ldr	r2, [pc, #8]	@ (8004458 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8004450:	430b      	orrs	r3, r1
 8004452:	6593      	str	r3, [r2, #88]	@ 0x58
 8004454:	e006      	b.n	8004464 <HAL_RCCEx_PeriphCLKConfig+0xca8>
 8004456:	bf00      	nop
 8004458:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800445c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004460:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8004464:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004468:	e9d3 2300 	ldrd	r2, r3, [r3]
 800446c:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8004470:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004474:	2300      	movs	r3, #0
 8004476:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800447a:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 800447e:	460b      	mov	r3, r1
 8004480:	4313      	orrs	r3, r2
 8004482:	d055      	beq.n	8004530 <HAL_RCCEx_PeriphCLKConfig+0xd74>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8004484:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004488:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800448c:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8004490:	d033      	beq.n	80044fa <HAL_RCCEx_PeriphCLKConfig+0xd3e>
 8004492:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8004496:	d82c      	bhi.n	80044f2 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8004498:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800449c:	d02f      	beq.n	80044fe <HAL_RCCEx_PeriphCLKConfig+0xd42>
 800449e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80044a2:	d826      	bhi.n	80044f2 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 80044a4:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80044a8:	d02b      	beq.n	8004502 <HAL_RCCEx_PeriphCLKConfig+0xd46>
 80044aa:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80044ae:	d820      	bhi.n	80044f2 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 80044b0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80044b4:	d012      	beq.n	80044dc <HAL_RCCEx_PeriphCLKConfig+0xd20>
 80044b6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80044ba:	d81a      	bhi.n	80044f2 <HAL_RCCEx_PeriphCLKConfig+0xd36>
 80044bc:	2b00      	cmp	r3, #0
 80044be:	d022      	beq.n	8004506 <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 80044c0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80044c4:	d115      	bne.n	80044f2 <HAL_RCCEx_PeriphCLKConfig+0xd36>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80044c6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80044ca:	3308      	adds	r3, #8
 80044cc:	2100      	movs	r1, #0
 80044ce:	4618      	mov	r0, r3
 80044d0:	f000 fb14 	bl	8004afc <RCCEx_PLL2_Config>
 80044d4:	4603      	mov	r3, r0
 80044d6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 80044da:	e015      	b.n	8004508 <HAL_RCCEx_PeriphCLKConfig+0xd4c>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80044dc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80044e0:	3328      	adds	r3, #40	@ 0x28
 80044e2:	2102      	movs	r1, #2
 80044e4:	4618      	mov	r0, r3
 80044e6:	f000 fbbb 	bl	8004c60 <RCCEx_PLL3_Config>
 80044ea:	4603      	mov	r3, r0
 80044ec:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 80044f0:	e00a      	b.n	8004508 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80044f2:	2301      	movs	r3, #1
 80044f4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80044f8:	e006      	b.n	8004508 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 80044fa:	bf00      	nop
 80044fc:	e004      	b.n	8004508 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 80044fe:	bf00      	nop
 8004500:	e002      	b.n	8004508 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8004502:	bf00      	nop
 8004504:	e000      	b.n	8004508 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8004506:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004508:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800450c:	2b00      	cmp	r3, #0
 800450e:	d10b      	bne.n	8004528 <HAL_RCCEx_PeriphCLKConfig+0xd6c>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8004510:	4ba0      	ldr	r3, [pc, #640]	@ (8004794 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8004512:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004514:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8004518:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800451c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004520:	4a9c      	ldr	r2, [pc, #624]	@ (8004794 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8004522:	430b      	orrs	r3, r1
 8004524:	6593      	str	r3, [r2, #88]	@ 0x58
 8004526:	e003      	b.n	8004530 <HAL_RCCEx_PeriphCLKConfig+0xd74>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004528:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800452c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ I2C1/2/3/5* Configuration ------------------------*/
#if defined(I2C5)
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1235) == RCC_PERIPHCLK_I2C1235)
 8004530:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004534:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004538:	f002 0308 	and.w	r3, r2, #8
 800453c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004540:	2300      	movs	r3, #0
 8004542:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8004546:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 800454a:	460b      	mov	r3, r1
 800454c:	4313      	orrs	r3, r2
 800454e:	d01e      	beq.n	800458e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1235CLKSOURCE(PeriphClkInit->I2c1235ClockSelection));

    if ((PeriphClkInit->I2c1235ClockSelection) == RCC_I2C1235CLKSOURCE_PLL3)
 8004550:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004554:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004558:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800455c:	d10c      	bne.n	8004578 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800455e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004562:	3328      	adds	r3, #40	@ 0x28
 8004564:	2102      	movs	r1, #2
 8004566:	4618      	mov	r0, r3
 8004568:	f000 fb7a 	bl	8004c60 <RCCEx_PLL3_Config>
 800456c:	4603      	mov	r3, r0
 800456e:	2b00      	cmp	r3, #0
 8004570:	d002      	beq.n	8004578 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
      {
        status = HAL_ERROR;
 8004572:	2301      	movs	r3, #1
 8004574:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);
 8004578:	4b86      	ldr	r3, [pc, #536]	@ (8004794 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800457a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800457c:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004580:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004584:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004588:	4a82      	ldr	r2, [pc, #520]	@ (8004794 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800458a:	430b      	orrs	r3, r1
 800458c:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800458e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004592:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004596:	f002 0310 	and.w	r3, r2, #16
 800459a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800459e:	2300      	movs	r3, #0
 80045a0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80045a4:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 80045a8:	460b      	mov	r3, r1
 80045aa:	4313      	orrs	r3, r2
 80045ac:	d01e      	beq.n	80045ec <HAL_RCCEx_PeriphCLKConfig+0xe30>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 80045ae:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80045b2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80045b6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80045ba:	d10c      	bne.n	80045d6 <HAL_RCCEx_PeriphCLKConfig+0xe1a>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80045bc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80045c0:	3328      	adds	r3, #40	@ 0x28
 80045c2:	2102      	movs	r1, #2
 80045c4:	4618      	mov	r0, r3
 80045c6:	f000 fb4b 	bl	8004c60 <RCCEx_PLL3_Config>
 80045ca:	4603      	mov	r3, r0
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	d002      	beq.n	80045d6 <HAL_RCCEx_PeriphCLKConfig+0xe1a>
      {
        status = HAL_ERROR;
 80045d0:	2301      	movs	r3, #1
 80045d2:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80045d6:	4b6f      	ldr	r3, [pc, #444]	@ (8004794 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80045d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80045da:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80045de:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80045e2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80045e6:	4a6b      	ldr	r2, [pc, #428]	@ (8004794 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80045e8:	430b      	orrs	r3, r1
 80045ea:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80045ec:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80045f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045f4:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 80045f8:	67bb      	str	r3, [r7, #120]	@ 0x78
 80045fa:	2300      	movs	r3, #0
 80045fc:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80045fe:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8004602:	460b      	mov	r3, r1
 8004604:	4313      	orrs	r3, r2
 8004606:	d03e      	beq.n	8004686 <HAL_RCCEx_PeriphCLKConfig+0xeca>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8004608:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800460c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8004610:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004614:	d022      	beq.n	800465c <HAL_RCCEx_PeriphCLKConfig+0xea0>
 8004616:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800461a:	d81b      	bhi.n	8004654 <HAL_RCCEx_PeriphCLKConfig+0xe98>
 800461c:	2b00      	cmp	r3, #0
 800461e:	d003      	beq.n	8004628 <HAL_RCCEx_PeriphCLKConfig+0xe6c>
 8004620:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004624:	d00b      	beq.n	800463e <HAL_RCCEx_PeriphCLKConfig+0xe82>
 8004626:	e015      	b.n	8004654 <HAL_RCCEx_PeriphCLKConfig+0xe98>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004628:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800462c:	3308      	adds	r3, #8
 800462e:	2100      	movs	r1, #0
 8004630:	4618      	mov	r0, r3
 8004632:	f000 fa63 	bl	8004afc <RCCEx_PLL2_Config>
 8004636:	4603      	mov	r3, r0
 8004638:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 800463c:	e00f      	b.n	800465e <HAL_RCCEx_PeriphCLKConfig+0xea2>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800463e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004642:	3328      	adds	r3, #40	@ 0x28
 8004644:	2102      	movs	r1, #2
 8004646:	4618      	mov	r0, r3
 8004648:	f000 fb0a 	bl	8004c60 <RCCEx_PLL3_Config>
 800464c:	4603      	mov	r3, r0
 800464e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 8004652:	e004      	b.n	800465e <HAL_RCCEx_PeriphCLKConfig+0xea2>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004654:	2301      	movs	r3, #1
 8004656:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800465a:	e000      	b.n	800465e <HAL_RCCEx_PeriphCLKConfig+0xea2>
        break;
 800465c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800465e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004662:	2b00      	cmp	r3, #0
 8004664:	d10b      	bne.n	800467e <HAL_RCCEx_PeriphCLKConfig+0xec2>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004666:	4b4b      	ldr	r3, [pc, #300]	@ (8004794 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8004668:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800466a:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 800466e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004672:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8004676:	4a47      	ldr	r2, [pc, #284]	@ (8004794 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8004678:	430b      	orrs	r3, r1
 800467a:	6593      	str	r3, [r2, #88]	@ 0x58
 800467c:	e003      	b.n	8004686 <HAL_RCCEx_PeriphCLKConfig+0xeca>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800467e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004682:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004686:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800468a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800468e:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8004692:	673b      	str	r3, [r7, #112]	@ 0x70
 8004694:	2300      	movs	r3, #0
 8004696:	677b      	str	r3, [r7, #116]	@ 0x74
 8004698:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 800469c:	460b      	mov	r3, r1
 800469e:	4313      	orrs	r3, r2
 80046a0:	d03b      	beq.n	800471a <HAL_RCCEx_PeriphCLKConfig+0xf5e>
  {

    switch (PeriphClkInit->UsbClockSelection)
 80046a2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80046a6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80046aa:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80046ae:	d01f      	beq.n	80046f0 <HAL_RCCEx_PeriphCLKConfig+0xf34>
 80046b0:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80046b4:	d818      	bhi.n	80046e8 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
 80046b6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80046ba:	d003      	beq.n	80046c4 <HAL_RCCEx_PeriphCLKConfig+0xf08>
 80046bc:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80046c0:	d007      	beq.n	80046d2 <HAL_RCCEx_PeriphCLKConfig+0xf16>
 80046c2:	e011      	b.n	80046e8 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80046c4:	4b33      	ldr	r3, [pc, #204]	@ (8004794 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80046c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80046c8:	4a32      	ldr	r2, [pc, #200]	@ (8004794 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80046ca:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80046ce:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 80046d0:	e00f      	b.n	80046f2 <HAL_RCCEx_PeriphCLKConfig+0xf36>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80046d2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80046d6:	3328      	adds	r3, #40	@ 0x28
 80046d8:	2101      	movs	r1, #1
 80046da:	4618      	mov	r0, r3
 80046dc:	f000 fac0 	bl	8004c60 <RCCEx_PLL3_Config>
 80046e0:	4603      	mov	r3, r0
 80046e2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* USB clock source configuration done later after clock selection check */
        break;
 80046e6:	e004      	b.n	80046f2 <HAL_RCCEx_PeriphCLKConfig+0xf36>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80046e8:	2301      	movs	r3, #1
 80046ea:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80046ee:	e000      	b.n	80046f2 <HAL_RCCEx_PeriphCLKConfig+0xf36>
        break;
 80046f0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80046f2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d10b      	bne.n	8004712 <HAL_RCCEx_PeriphCLKConfig+0xf56>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80046fa:	4b26      	ldr	r3, [pc, #152]	@ (8004794 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80046fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80046fe:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8004702:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004706:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800470a:	4a22      	ldr	r2, [pc, #136]	@ (8004794 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800470c:	430b      	orrs	r3, r1
 800470e:	6553      	str	r3, [r2, #84]	@ 0x54
 8004710:	e003      	b.n	800471a <HAL_RCCEx_PeriphCLKConfig+0xf5e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004712:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004716:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800471a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800471e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004722:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8004726:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004728:	2300      	movs	r3, #0
 800472a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800472c:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8004730:	460b      	mov	r3, r1
 8004732:	4313      	orrs	r3, r2
 8004734:	d034      	beq.n	80047a0 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8004736:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800473a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800473c:	2b00      	cmp	r3, #0
 800473e:	d003      	beq.n	8004748 <HAL_RCCEx_PeriphCLKConfig+0xf8c>
 8004740:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004744:	d007      	beq.n	8004756 <HAL_RCCEx_PeriphCLKConfig+0xf9a>
 8004746:	e011      	b.n	800476c <HAL_RCCEx_PeriphCLKConfig+0xfb0>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004748:	4b12      	ldr	r3, [pc, #72]	@ (8004794 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800474a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800474c:	4a11      	ldr	r2, [pc, #68]	@ (8004794 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800474e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004752:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8004754:	e00e      	b.n	8004774 <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004756:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800475a:	3308      	adds	r3, #8
 800475c:	2102      	movs	r1, #2
 800475e:	4618      	mov	r0, r3
 8004760:	f000 f9cc 	bl	8004afc <RCCEx_PLL2_Config>
 8004764:	4603      	mov	r3, r0
 8004766:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800476a:	e003      	b.n	8004774 <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      default:
        ret = HAL_ERROR;
 800476c:	2301      	movs	r3, #1
 800476e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8004772:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004774:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004778:	2b00      	cmp	r3, #0
 800477a:	d10d      	bne.n	8004798 <HAL_RCCEx_PeriphCLKConfig+0xfdc>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800477c:	4b05      	ldr	r3, [pc, #20]	@ (8004794 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800477e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004780:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8004784:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004788:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800478a:	4a02      	ldr	r2, [pc, #8]	@ (8004794 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800478c:	430b      	orrs	r3, r1
 800478e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004790:	e006      	b.n	80047a0 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
 8004792:	bf00      	nop
 8004794:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004798:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800479c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80047a0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80047a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047a8:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 80047ac:	663b      	str	r3, [r7, #96]	@ 0x60
 80047ae:	2300      	movs	r3, #0
 80047b0:	667b      	str	r3, [r7, #100]	@ 0x64
 80047b2:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 80047b6:	460b      	mov	r3, r1
 80047b8:	4313      	orrs	r3, r2
 80047ba:	d00c      	beq.n	80047d6 <HAL_RCCEx_PeriphCLKConfig+0x101a>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80047bc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80047c0:	3328      	adds	r3, #40	@ 0x28
 80047c2:	2102      	movs	r1, #2
 80047c4:	4618      	mov	r0, r3
 80047c6:	f000 fa4b 	bl	8004c60 <RCCEx_PLL3_Config>
 80047ca:	4603      	mov	r3, r0
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	d002      	beq.n	80047d6 <HAL_RCCEx_PeriphCLKConfig+0x101a>
    {
      status = HAL_ERROR;
 80047d0:	2301      	movs	r3, #1
 80047d2:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 80047d6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80047da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047de:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 80047e2:	65bb      	str	r3, [r7, #88]	@ 0x58
 80047e4:	2300      	movs	r3, #0
 80047e6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80047e8:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 80047ec:	460b      	mov	r3, r1
 80047ee:	4313      	orrs	r3, r2
 80047f0:	d036      	beq.n	8004860 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
  {

    switch (PeriphClkInit->RngClockSelection)
 80047f2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80047f6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80047f8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80047fc:	d018      	beq.n	8004830 <HAL_RCCEx_PeriphCLKConfig+0x1074>
 80047fe:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004802:	d811      	bhi.n	8004828 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 8004804:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004808:	d014      	beq.n	8004834 <HAL_RCCEx_PeriphCLKConfig+0x1078>
 800480a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800480e:	d80b      	bhi.n	8004828 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 8004810:	2b00      	cmp	r3, #0
 8004812:	d011      	beq.n	8004838 <HAL_RCCEx_PeriphCLKConfig+0x107c>
 8004814:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004818:	d106      	bne.n	8004828 <HAL_RCCEx_PeriphCLKConfig+0x106c>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800481a:	4bb7      	ldr	r3, [pc, #732]	@ (8004af8 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800481c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800481e:	4ab6      	ldr	r2, [pc, #728]	@ (8004af8 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8004820:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004824:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8004826:	e008      	b.n	800483a <HAL_RCCEx_PeriphCLKConfig+0x107e>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004828:	2301      	movs	r3, #1
 800482a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800482e:	e004      	b.n	800483a <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 8004830:	bf00      	nop
 8004832:	e002      	b.n	800483a <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 8004834:	bf00      	nop
 8004836:	e000      	b.n	800483a <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 8004838:	bf00      	nop
    }

    if (ret == HAL_OK)
 800483a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800483e:	2b00      	cmp	r3, #0
 8004840:	d10a      	bne.n	8004858 <HAL_RCCEx_PeriphCLKConfig+0x109c>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004842:	4bad      	ldr	r3, [pc, #692]	@ (8004af8 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8004844:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004846:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800484a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800484e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004850:	4aa9      	ldr	r2, [pc, #676]	@ (8004af8 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8004852:	430b      	orrs	r3, r1
 8004854:	6553      	str	r3, [r2, #84]	@ 0x54
 8004856:	e003      	b.n	8004860 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004858:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800485c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004860:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004864:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004868:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 800486c:	653b      	str	r3, [r7, #80]	@ 0x50
 800486e:	2300      	movs	r3, #0
 8004870:	657b      	str	r3, [r7, #84]	@ 0x54
 8004872:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8004876:	460b      	mov	r3, r1
 8004878:	4313      	orrs	r3, r2
 800487a:	d009      	beq.n	8004890 <HAL_RCCEx_PeriphCLKConfig+0x10d4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800487c:	4b9e      	ldr	r3, [pc, #632]	@ (8004af8 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800487e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004880:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8004884:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004888:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800488a:	4a9b      	ldr	r2, [pc, #620]	@ (8004af8 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800488c:	430b      	orrs	r3, r1
 800488e:	6513      	str	r3, [r2, #80]	@ 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004890:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004894:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004898:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 800489c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800489e:	2300      	movs	r3, #0
 80048a0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80048a2:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 80048a6:	460b      	mov	r3, r1
 80048a8:	4313      	orrs	r3, r2
 80048aa:	d009      	beq.n	80048c0 <HAL_RCCEx_PeriphCLKConfig+0x1104>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80048ac:	4b92      	ldr	r3, [pc, #584]	@ (8004af8 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80048ae:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80048b0:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 80048b4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80048b8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80048ba:	4a8f      	ldr	r2, [pc, #572]	@ (8004af8 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80048bc:	430b      	orrs	r3, r1
 80048be:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 80048c0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80048c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048c8:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 80048cc:	643b      	str	r3, [r7, #64]	@ 0x40
 80048ce:	2300      	movs	r3, #0
 80048d0:	647b      	str	r3, [r7, #68]	@ 0x44
 80048d2:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 80048d6:	460b      	mov	r3, r1
 80048d8:	4313      	orrs	r3, r2
 80048da:	d00e      	beq.n	80048fa <HAL_RCCEx_PeriphCLKConfig+0x113e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80048dc:	4b86      	ldr	r3, [pc, #536]	@ (8004af8 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80048de:	691b      	ldr	r3, [r3, #16]
 80048e0:	4a85      	ldr	r2, [pc, #532]	@ (8004af8 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80048e2:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80048e6:	6113      	str	r3, [r2, #16]
 80048e8:	4b83      	ldr	r3, [pc, #524]	@ (8004af8 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80048ea:	6919      	ldr	r1, [r3, #16]
 80048ec:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80048f0:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80048f4:	4a80      	ldr	r2, [pc, #512]	@ (8004af8 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 80048f6:	430b      	orrs	r3, r1
 80048f8:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 80048fa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80048fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004902:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8004906:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004908:	2300      	movs	r3, #0
 800490a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800490c:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8004910:	460b      	mov	r3, r1
 8004912:	4313      	orrs	r3, r2
 8004914:	d009      	beq.n	800492a <HAL_RCCEx_PeriphCLKConfig+0x116e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8004916:	4b78      	ldr	r3, [pc, #480]	@ (8004af8 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8004918:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800491a:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800491e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004922:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004924:	4a74      	ldr	r2, [pc, #464]	@ (8004af8 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8004926:	430b      	orrs	r3, r1
 8004928:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800492a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800492e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004932:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8004936:	633b      	str	r3, [r7, #48]	@ 0x30
 8004938:	2300      	movs	r3, #0
 800493a:	637b      	str	r3, [r7, #52]	@ 0x34
 800493c:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8004940:	460b      	mov	r3, r1
 8004942:	4313      	orrs	r3, r2
 8004944:	d00a      	beq.n	800495c <HAL_RCCEx_PeriphCLKConfig+0x11a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8004946:	4b6c      	ldr	r3, [pc, #432]	@ (8004af8 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8004948:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800494a:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 800494e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004952:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004956:	4a68      	ldr	r2, [pc, #416]	@ (8004af8 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8004958:	430b      	orrs	r3, r1
 800495a:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 800495c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004960:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004964:	2100      	movs	r1, #0
 8004966:	62b9      	str	r1, [r7, #40]	@ 0x28
 8004968:	f003 0301 	and.w	r3, r3, #1
 800496c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800496e:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8004972:	460b      	mov	r3, r1
 8004974:	4313      	orrs	r3, r2
 8004976:	d011      	beq.n	800499c <HAL_RCCEx_PeriphCLKConfig+0x11e0>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004978:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800497c:	3308      	adds	r3, #8
 800497e:	2100      	movs	r1, #0
 8004980:	4618      	mov	r0, r3
 8004982:	f000 f8bb 	bl	8004afc <RCCEx_PLL2_Config>
 8004986:	4603      	mov	r3, r0
 8004988:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 800498c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004990:	2b00      	cmp	r3, #0
 8004992:	d003      	beq.n	800499c <HAL_RCCEx_PeriphCLKConfig+0x11e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004994:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004998:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800499c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80049a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049a4:	2100      	movs	r1, #0
 80049a6:	6239      	str	r1, [r7, #32]
 80049a8:	f003 0302 	and.w	r3, r3, #2
 80049ac:	627b      	str	r3, [r7, #36]	@ 0x24
 80049ae:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 80049b2:	460b      	mov	r3, r1
 80049b4:	4313      	orrs	r3, r2
 80049b6:	d011      	beq.n	80049dc <HAL_RCCEx_PeriphCLKConfig+0x1220>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80049b8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80049bc:	3308      	adds	r3, #8
 80049be:	2101      	movs	r1, #1
 80049c0:	4618      	mov	r0, r3
 80049c2:	f000 f89b 	bl	8004afc <RCCEx_PLL2_Config>
 80049c6:	4603      	mov	r3, r0
 80049c8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 80049cc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	d003      	beq.n	80049dc <HAL_RCCEx_PeriphCLKConfig+0x1220>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80049d4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80049d8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 80049dc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80049e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049e4:	2100      	movs	r1, #0
 80049e6:	61b9      	str	r1, [r7, #24]
 80049e8:	f003 0304 	and.w	r3, r3, #4
 80049ec:	61fb      	str	r3, [r7, #28]
 80049ee:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 80049f2:	460b      	mov	r3, r1
 80049f4:	4313      	orrs	r3, r2
 80049f6:	d011      	beq.n	8004a1c <HAL_RCCEx_PeriphCLKConfig+0x1260>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80049f8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80049fc:	3308      	adds	r3, #8
 80049fe:	2102      	movs	r1, #2
 8004a00:	4618      	mov	r0, r3
 8004a02:	f000 f87b 	bl	8004afc <RCCEx_PLL2_Config>
 8004a06:	4603      	mov	r3, r0
 8004a08:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8004a0c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	d003      	beq.n	8004a1c <HAL_RCCEx_PeriphCLKConfig+0x1260>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004a14:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004a18:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8004a1c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004a20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a24:	2100      	movs	r1, #0
 8004a26:	6139      	str	r1, [r7, #16]
 8004a28:	f003 0308 	and.w	r3, r3, #8
 8004a2c:	617b      	str	r3, [r7, #20]
 8004a2e:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8004a32:	460b      	mov	r3, r1
 8004a34:	4313      	orrs	r3, r2
 8004a36:	d011      	beq.n	8004a5c <HAL_RCCEx_PeriphCLKConfig+0x12a0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004a38:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004a3c:	3328      	adds	r3, #40	@ 0x28
 8004a3e:	2100      	movs	r1, #0
 8004a40:	4618      	mov	r0, r3
 8004a42:	f000 f90d 	bl	8004c60 <RCCEx_PLL3_Config>
 8004a46:	4603      	mov	r3, r0
 8004a48:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  
    if (ret == HAL_OK)
 8004a4c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004a50:	2b00      	cmp	r3, #0
 8004a52:	d003      	beq.n	8004a5c <HAL_RCCEx_PeriphCLKConfig+0x12a0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004a54:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004a58:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8004a5c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004a60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a64:	2100      	movs	r1, #0
 8004a66:	60b9      	str	r1, [r7, #8]
 8004a68:	f003 0310 	and.w	r3, r3, #16
 8004a6c:	60fb      	str	r3, [r7, #12]
 8004a6e:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8004a72:	460b      	mov	r3, r1
 8004a74:	4313      	orrs	r3, r2
 8004a76:	d011      	beq.n	8004a9c <HAL_RCCEx_PeriphCLKConfig+0x12e0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004a78:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004a7c:	3328      	adds	r3, #40	@ 0x28
 8004a7e:	2101      	movs	r1, #1
 8004a80:	4618      	mov	r0, r3
 8004a82:	f000 f8ed 	bl	8004c60 <RCCEx_PLL3_Config>
 8004a86:	4603      	mov	r3, r0
 8004a88:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8004a8c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004a90:	2b00      	cmp	r3, #0
 8004a92:	d003      	beq.n	8004a9c <HAL_RCCEx_PeriphCLKConfig+0x12e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004a94:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004a98:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8004a9c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004aa0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004aa4:	2100      	movs	r1, #0
 8004aa6:	6039      	str	r1, [r7, #0]
 8004aa8:	f003 0320 	and.w	r3, r3, #32
 8004aac:	607b      	str	r3, [r7, #4]
 8004aae:	e9d7 1200 	ldrd	r1, r2, [r7]
 8004ab2:	460b      	mov	r3, r1
 8004ab4:	4313      	orrs	r3, r2
 8004ab6:	d011      	beq.n	8004adc <HAL_RCCEx_PeriphCLKConfig+0x1320>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004ab8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004abc:	3328      	adds	r3, #40	@ 0x28
 8004abe:	2102      	movs	r1, #2
 8004ac0:	4618      	mov	r0, r3
 8004ac2:	f000 f8cd 	bl	8004c60 <RCCEx_PLL3_Config>
 8004ac6:	4603      	mov	r3, r0
 8004ac8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8004acc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d003      	beq.n	8004adc <HAL_RCCEx_PeriphCLKConfig+0x1320>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004ad4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004ad8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }

  if (status == HAL_OK)
 8004adc:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d101      	bne.n	8004ae8 <HAL_RCCEx_PeriphCLKConfig+0x132c>
  {
    return HAL_OK;
 8004ae4:	2300      	movs	r3, #0
 8004ae6:	e000      	b.n	8004aea <HAL_RCCEx_PeriphCLKConfig+0x132e>
  }
  return HAL_ERROR;
 8004ae8:	2301      	movs	r3, #1
}
 8004aea:	4618      	mov	r0, r3
 8004aec:	f507 778c 	add.w	r7, r7, #280	@ 0x118
 8004af0:	46bd      	mov	sp, r7
 8004af2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004af6:	bf00      	nop
 8004af8:	58024400 	.word	0x58024400

08004afc <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8004afc:	b580      	push	{r7, lr}
 8004afe:	b084      	sub	sp, #16
 8004b00:	af00      	add	r7, sp, #0
 8004b02:	6078      	str	r0, [r7, #4]
 8004b04:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004b06:	2300      	movs	r3, #0
 8004b08:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8004b0a:	4b53      	ldr	r3, [pc, #332]	@ (8004c58 <RCCEx_PLL2_Config+0x15c>)
 8004b0c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b0e:	f003 0303 	and.w	r3, r3, #3
 8004b12:	2b03      	cmp	r3, #3
 8004b14:	d101      	bne.n	8004b1a <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8004b16:	2301      	movs	r3, #1
 8004b18:	e099      	b.n	8004c4e <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8004b1a:	4b4f      	ldr	r3, [pc, #316]	@ (8004c58 <RCCEx_PLL2_Config+0x15c>)
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	4a4e      	ldr	r2, [pc, #312]	@ (8004c58 <RCCEx_PLL2_Config+0x15c>)
 8004b20:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004b24:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004b26:	f7fc f895 	bl	8000c54 <HAL_GetTick>
 8004b2a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8004b2c:	e008      	b.n	8004b40 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8004b2e:	f7fc f891 	bl	8000c54 <HAL_GetTick>
 8004b32:	4602      	mov	r2, r0
 8004b34:	68bb      	ldr	r3, [r7, #8]
 8004b36:	1ad3      	subs	r3, r2, r3
 8004b38:	2b02      	cmp	r3, #2
 8004b3a:	d901      	bls.n	8004b40 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8004b3c:	2303      	movs	r3, #3
 8004b3e:	e086      	b.n	8004c4e <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8004b40:	4b45      	ldr	r3, [pc, #276]	@ (8004c58 <RCCEx_PLL2_Config+0x15c>)
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004b48:	2b00      	cmp	r3, #0
 8004b4a:	d1f0      	bne.n	8004b2e <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8004b4c:	4b42      	ldr	r3, [pc, #264]	@ (8004c58 <RCCEx_PLL2_Config+0x15c>)
 8004b4e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b50:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	031b      	lsls	r3, r3, #12
 8004b5a:	493f      	ldr	r1, [pc, #252]	@ (8004c58 <RCCEx_PLL2_Config+0x15c>)
 8004b5c:	4313      	orrs	r3, r2
 8004b5e:	628b      	str	r3, [r1, #40]	@ 0x28
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	685b      	ldr	r3, [r3, #4]
 8004b64:	3b01      	subs	r3, #1
 8004b66:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	689b      	ldr	r3, [r3, #8]
 8004b6e:	3b01      	subs	r3, #1
 8004b70:	025b      	lsls	r3, r3, #9
 8004b72:	b29b      	uxth	r3, r3
 8004b74:	431a      	orrs	r2, r3
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	68db      	ldr	r3, [r3, #12]
 8004b7a:	3b01      	subs	r3, #1
 8004b7c:	041b      	lsls	r3, r3, #16
 8004b7e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8004b82:	431a      	orrs	r2, r3
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	691b      	ldr	r3, [r3, #16]
 8004b88:	3b01      	subs	r3, #1
 8004b8a:	061b      	lsls	r3, r3, #24
 8004b8c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8004b90:	4931      	ldr	r1, [pc, #196]	@ (8004c58 <RCCEx_PLL2_Config+0x15c>)
 8004b92:	4313      	orrs	r3, r2
 8004b94:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8004b96:	4b30      	ldr	r3, [pc, #192]	@ (8004c58 <RCCEx_PLL2_Config+0x15c>)
 8004b98:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b9a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	695b      	ldr	r3, [r3, #20]
 8004ba2:	492d      	ldr	r1, [pc, #180]	@ (8004c58 <RCCEx_PLL2_Config+0x15c>)
 8004ba4:	4313      	orrs	r3, r2
 8004ba6:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8004ba8:	4b2b      	ldr	r3, [pc, #172]	@ (8004c58 <RCCEx_PLL2_Config+0x15c>)
 8004baa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004bac:	f023 0220 	bic.w	r2, r3, #32
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	699b      	ldr	r3, [r3, #24]
 8004bb4:	4928      	ldr	r1, [pc, #160]	@ (8004c58 <RCCEx_PLL2_Config+0x15c>)
 8004bb6:	4313      	orrs	r3, r2
 8004bb8:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8004bba:	4b27      	ldr	r3, [pc, #156]	@ (8004c58 <RCCEx_PLL2_Config+0x15c>)
 8004bbc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004bbe:	4a26      	ldr	r2, [pc, #152]	@ (8004c58 <RCCEx_PLL2_Config+0x15c>)
 8004bc0:	f023 0310 	bic.w	r3, r3, #16
 8004bc4:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8004bc6:	4b24      	ldr	r3, [pc, #144]	@ (8004c58 <RCCEx_PLL2_Config+0x15c>)
 8004bc8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004bca:	4b24      	ldr	r3, [pc, #144]	@ (8004c5c <RCCEx_PLL2_Config+0x160>)
 8004bcc:	4013      	ands	r3, r2
 8004bce:	687a      	ldr	r2, [r7, #4]
 8004bd0:	69d2      	ldr	r2, [r2, #28]
 8004bd2:	00d2      	lsls	r2, r2, #3
 8004bd4:	4920      	ldr	r1, [pc, #128]	@ (8004c58 <RCCEx_PLL2_Config+0x15c>)
 8004bd6:	4313      	orrs	r3, r2
 8004bd8:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8004bda:	4b1f      	ldr	r3, [pc, #124]	@ (8004c58 <RCCEx_PLL2_Config+0x15c>)
 8004bdc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004bde:	4a1e      	ldr	r2, [pc, #120]	@ (8004c58 <RCCEx_PLL2_Config+0x15c>)
 8004be0:	f043 0310 	orr.w	r3, r3, #16
 8004be4:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8004be6:	683b      	ldr	r3, [r7, #0]
 8004be8:	2b00      	cmp	r3, #0
 8004bea:	d106      	bne.n	8004bfa <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8004bec:	4b1a      	ldr	r3, [pc, #104]	@ (8004c58 <RCCEx_PLL2_Config+0x15c>)
 8004bee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004bf0:	4a19      	ldr	r2, [pc, #100]	@ (8004c58 <RCCEx_PLL2_Config+0x15c>)
 8004bf2:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8004bf6:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8004bf8:	e00f      	b.n	8004c1a <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8004bfa:	683b      	ldr	r3, [r7, #0]
 8004bfc:	2b01      	cmp	r3, #1
 8004bfe:	d106      	bne.n	8004c0e <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8004c00:	4b15      	ldr	r3, [pc, #84]	@ (8004c58 <RCCEx_PLL2_Config+0x15c>)
 8004c02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c04:	4a14      	ldr	r2, [pc, #80]	@ (8004c58 <RCCEx_PLL2_Config+0x15c>)
 8004c06:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004c0a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8004c0c:	e005      	b.n	8004c1a <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8004c0e:	4b12      	ldr	r3, [pc, #72]	@ (8004c58 <RCCEx_PLL2_Config+0x15c>)
 8004c10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c12:	4a11      	ldr	r2, [pc, #68]	@ (8004c58 <RCCEx_PLL2_Config+0x15c>)
 8004c14:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8004c18:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8004c1a:	4b0f      	ldr	r3, [pc, #60]	@ (8004c58 <RCCEx_PLL2_Config+0x15c>)
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	4a0e      	ldr	r2, [pc, #56]	@ (8004c58 <RCCEx_PLL2_Config+0x15c>)
 8004c20:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004c24:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004c26:	f7fc f815 	bl	8000c54 <HAL_GetTick>
 8004c2a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8004c2c:	e008      	b.n	8004c40 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8004c2e:	f7fc f811 	bl	8000c54 <HAL_GetTick>
 8004c32:	4602      	mov	r2, r0
 8004c34:	68bb      	ldr	r3, [r7, #8]
 8004c36:	1ad3      	subs	r3, r2, r3
 8004c38:	2b02      	cmp	r3, #2
 8004c3a:	d901      	bls.n	8004c40 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8004c3c:	2303      	movs	r3, #3
 8004c3e:	e006      	b.n	8004c4e <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8004c40:	4b05      	ldr	r3, [pc, #20]	@ (8004c58 <RCCEx_PLL2_Config+0x15c>)
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	d0f0      	beq.n	8004c2e <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8004c4c:	7bfb      	ldrb	r3, [r7, #15]
}
 8004c4e:	4618      	mov	r0, r3
 8004c50:	3710      	adds	r7, #16
 8004c52:	46bd      	mov	sp, r7
 8004c54:	bd80      	pop	{r7, pc}
 8004c56:	bf00      	nop
 8004c58:	58024400 	.word	0x58024400
 8004c5c:	ffff0007 	.word	0xffff0007

08004c60 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8004c60:	b580      	push	{r7, lr}
 8004c62:	b084      	sub	sp, #16
 8004c64:	af00      	add	r7, sp, #0
 8004c66:	6078      	str	r0, [r7, #4]
 8004c68:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004c6a:	2300      	movs	r3, #0
 8004c6c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8004c6e:	4b53      	ldr	r3, [pc, #332]	@ (8004dbc <RCCEx_PLL3_Config+0x15c>)
 8004c70:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c72:	f003 0303 	and.w	r3, r3, #3
 8004c76:	2b03      	cmp	r3, #3
 8004c78:	d101      	bne.n	8004c7e <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8004c7a:	2301      	movs	r3, #1
 8004c7c:	e099      	b.n	8004db2 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8004c7e:	4b4f      	ldr	r3, [pc, #316]	@ (8004dbc <RCCEx_PLL3_Config+0x15c>)
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	4a4e      	ldr	r2, [pc, #312]	@ (8004dbc <RCCEx_PLL3_Config+0x15c>)
 8004c84:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004c88:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004c8a:	f7fb ffe3 	bl	8000c54 <HAL_GetTick>
 8004c8e:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8004c90:	e008      	b.n	8004ca4 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8004c92:	f7fb ffdf 	bl	8000c54 <HAL_GetTick>
 8004c96:	4602      	mov	r2, r0
 8004c98:	68bb      	ldr	r3, [r7, #8]
 8004c9a:	1ad3      	subs	r3, r2, r3
 8004c9c:	2b02      	cmp	r3, #2
 8004c9e:	d901      	bls.n	8004ca4 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8004ca0:	2303      	movs	r3, #3
 8004ca2:	e086      	b.n	8004db2 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8004ca4:	4b45      	ldr	r3, [pc, #276]	@ (8004dbc <RCCEx_PLL3_Config+0x15c>)
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004cac:	2b00      	cmp	r3, #0
 8004cae:	d1f0      	bne.n	8004c92 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8004cb0:	4b42      	ldr	r3, [pc, #264]	@ (8004dbc <RCCEx_PLL3_Config+0x15c>)
 8004cb2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004cb4:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	051b      	lsls	r3, r3, #20
 8004cbe:	493f      	ldr	r1, [pc, #252]	@ (8004dbc <RCCEx_PLL3_Config+0x15c>)
 8004cc0:	4313      	orrs	r3, r2
 8004cc2:	628b      	str	r3, [r1, #40]	@ 0x28
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	685b      	ldr	r3, [r3, #4]
 8004cc8:	3b01      	subs	r3, #1
 8004cca:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	689b      	ldr	r3, [r3, #8]
 8004cd2:	3b01      	subs	r3, #1
 8004cd4:	025b      	lsls	r3, r3, #9
 8004cd6:	b29b      	uxth	r3, r3
 8004cd8:	431a      	orrs	r2, r3
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	68db      	ldr	r3, [r3, #12]
 8004cde:	3b01      	subs	r3, #1
 8004ce0:	041b      	lsls	r3, r3, #16
 8004ce2:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8004ce6:	431a      	orrs	r2, r3
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	691b      	ldr	r3, [r3, #16]
 8004cec:	3b01      	subs	r3, #1
 8004cee:	061b      	lsls	r3, r3, #24
 8004cf0:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8004cf4:	4931      	ldr	r1, [pc, #196]	@ (8004dbc <RCCEx_PLL3_Config+0x15c>)
 8004cf6:	4313      	orrs	r3, r2
 8004cf8:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8004cfa:	4b30      	ldr	r3, [pc, #192]	@ (8004dbc <RCCEx_PLL3_Config+0x15c>)
 8004cfc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004cfe:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	695b      	ldr	r3, [r3, #20]
 8004d06:	492d      	ldr	r1, [pc, #180]	@ (8004dbc <RCCEx_PLL3_Config+0x15c>)
 8004d08:	4313      	orrs	r3, r2
 8004d0a:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8004d0c:	4b2b      	ldr	r3, [pc, #172]	@ (8004dbc <RCCEx_PLL3_Config+0x15c>)
 8004d0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d10:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	699b      	ldr	r3, [r3, #24]
 8004d18:	4928      	ldr	r1, [pc, #160]	@ (8004dbc <RCCEx_PLL3_Config+0x15c>)
 8004d1a:	4313      	orrs	r3, r2
 8004d1c:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8004d1e:	4b27      	ldr	r3, [pc, #156]	@ (8004dbc <RCCEx_PLL3_Config+0x15c>)
 8004d20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d22:	4a26      	ldr	r2, [pc, #152]	@ (8004dbc <RCCEx_PLL3_Config+0x15c>)
 8004d24:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004d28:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8004d2a:	4b24      	ldr	r3, [pc, #144]	@ (8004dbc <RCCEx_PLL3_Config+0x15c>)
 8004d2c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004d2e:	4b24      	ldr	r3, [pc, #144]	@ (8004dc0 <RCCEx_PLL3_Config+0x160>)
 8004d30:	4013      	ands	r3, r2
 8004d32:	687a      	ldr	r2, [r7, #4]
 8004d34:	69d2      	ldr	r2, [r2, #28]
 8004d36:	00d2      	lsls	r2, r2, #3
 8004d38:	4920      	ldr	r1, [pc, #128]	@ (8004dbc <RCCEx_PLL3_Config+0x15c>)
 8004d3a:	4313      	orrs	r3, r2
 8004d3c:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8004d3e:	4b1f      	ldr	r3, [pc, #124]	@ (8004dbc <RCCEx_PLL3_Config+0x15c>)
 8004d40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d42:	4a1e      	ldr	r2, [pc, #120]	@ (8004dbc <RCCEx_PLL3_Config+0x15c>)
 8004d44:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004d48:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8004d4a:	683b      	ldr	r3, [r7, #0]
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	d106      	bne.n	8004d5e <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8004d50:	4b1a      	ldr	r3, [pc, #104]	@ (8004dbc <RCCEx_PLL3_Config+0x15c>)
 8004d52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d54:	4a19      	ldr	r2, [pc, #100]	@ (8004dbc <RCCEx_PLL3_Config+0x15c>)
 8004d56:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8004d5a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8004d5c:	e00f      	b.n	8004d7e <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8004d5e:	683b      	ldr	r3, [r7, #0]
 8004d60:	2b01      	cmp	r3, #1
 8004d62:	d106      	bne.n	8004d72 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8004d64:	4b15      	ldr	r3, [pc, #84]	@ (8004dbc <RCCEx_PLL3_Config+0x15c>)
 8004d66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d68:	4a14      	ldr	r2, [pc, #80]	@ (8004dbc <RCCEx_PLL3_Config+0x15c>)
 8004d6a:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8004d6e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8004d70:	e005      	b.n	8004d7e <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8004d72:	4b12      	ldr	r3, [pc, #72]	@ (8004dbc <RCCEx_PLL3_Config+0x15c>)
 8004d74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d76:	4a11      	ldr	r2, [pc, #68]	@ (8004dbc <RCCEx_PLL3_Config+0x15c>)
 8004d78:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004d7c:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8004d7e:	4b0f      	ldr	r3, [pc, #60]	@ (8004dbc <RCCEx_PLL3_Config+0x15c>)
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	4a0e      	ldr	r2, [pc, #56]	@ (8004dbc <RCCEx_PLL3_Config+0x15c>)
 8004d84:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004d88:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004d8a:	f7fb ff63 	bl	8000c54 <HAL_GetTick>
 8004d8e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8004d90:	e008      	b.n	8004da4 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8004d92:	f7fb ff5f 	bl	8000c54 <HAL_GetTick>
 8004d96:	4602      	mov	r2, r0
 8004d98:	68bb      	ldr	r3, [r7, #8]
 8004d9a:	1ad3      	subs	r3, r2, r3
 8004d9c:	2b02      	cmp	r3, #2
 8004d9e:	d901      	bls.n	8004da4 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8004da0:	2303      	movs	r3, #3
 8004da2:	e006      	b.n	8004db2 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8004da4:	4b05      	ldr	r3, [pc, #20]	@ (8004dbc <RCCEx_PLL3_Config+0x15c>)
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004dac:	2b00      	cmp	r3, #0
 8004dae:	d0f0      	beq.n	8004d92 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8004db0:	7bfb      	ldrb	r3, [r7, #15]
}
 8004db2:	4618      	mov	r0, r3
 8004db4:	3710      	adds	r7, #16
 8004db6:	46bd      	mov	sp, r7
 8004db8:	bd80      	pop	{r7, pc}
 8004dba:	bf00      	nop
 8004dbc:	58024400 	.word	0x58024400
 8004dc0:	ffff0007 	.word	0xffff0007

08004dc4 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004dc4:	b580      	push	{r7, lr}
 8004dc6:	b084      	sub	sp, #16
 8004dc8:	af00      	add	r7, sp, #0
 8004dca:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	d101      	bne.n	8004dd6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004dd2:	2301      	movs	r3, #1
 8004dd4:	e10f      	b.n	8004ff6 <HAL_SPI_Init+0x232>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	2200      	movs	r2, #0
 8004dda:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	4a87      	ldr	r2, [pc, #540]	@ (8005000 <HAL_SPI_Init+0x23c>)
 8004de2:	4293      	cmp	r3, r2
 8004de4:	d00f      	beq.n	8004e06 <HAL_SPI_Init+0x42>
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	4a86      	ldr	r2, [pc, #536]	@ (8005004 <HAL_SPI_Init+0x240>)
 8004dec:	4293      	cmp	r3, r2
 8004dee:	d00a      	beq.n	8004e06 <HAL_SPI_Init+0x42>
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	4a84      	ldr	r2, [pc, #528]	@ (8005008 <HAL_SPI_Init+0x244>)
 8004df6:	4293      	cmp	r3, r2
 8004df8:	d005      	beq.n	8004e06 <HAL_SPI_Init+0x42>
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	68db      	ldr	r3, [r3, #12]
 8004dfe:	2b0f      	cmp	r3, #15
 8004e00:	d901      	bls.n	8004e06 <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 8004e02:	2301      	movs	r3, #1
 8004e04:	e0f7      	b.n	8004ff6 <HAL_SPI_Init+0x232>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 8004e06:	6878      	ldr	r0, [r7, #4]
 8004e08:	f000 f900 	bl	800500c <SPI_GetPacketSize>
 8004e0c:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	4a7b      	ldr	r2, [pc, #492]	@ (8005000 <HAL_SPI_Init+0x23c>)
 8004e14:	4293      	cmp	r3, r2
 8004e16:	d00c      	beq.n	8004e32 <HAL_SPI_Init+0x6e>
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	4a79      	ldr	r2, [pc, #484]	@ (8005004 <HAL_SPI_Init+0x240>)
 8004e1e:	4293      	cmp	r3, r2
 8004e20:	d007      	beq.n	8004e32 <HAL_SPI_Init+0x6e>
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	4a78      	ldr	r2, [pc, #480]	@ (8005008 <HAL_SPI_Init+0x244>)
 8004e28:	4293      	cmp	r3, r2
 8004e2a:	d002      	beq.n	8004e32 <HAL_SPI_Init+0x6e>
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	2b08      	cmp	r3, #8
 8004e30:	d811      	bhi.n	8004e56 <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8004e36:	4a72      	ldr	r2, [pc, #456]	@ (8005000 <HAL_SPI_Init+0x23c>)
 8004e38:	4293      	cmp	r3, r2
 8004e3a:	d009      	beq.n	8004e50 <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	4a70      	ldr	r2, [pc, #448]	@ (8005004 <HAL_SPI_Init+0x240>)
 8004e42:	4293      	cmp	r3, r2
 8004e44:	d004      	beq.n	8004e50 <HAL_SPI_Init+0x8c>
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	4a6f      	ldr	r2, [pc, #444]	@ (8005008 <HAL_SPI_Init+0x244>)
 8004e4c:	4293      	cmp	r3, r2
 8004e4e:	d104      	bne.n	8004e5a <HAL_SPI_Init+0x96>
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	2b10      	cmp	r3, #16
 8004e54:	d901      	bls.n	8004e5a <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 8004e56:	2301      	movs	r3, #1
 8004e58:	e0cd      	b.n	8004ff6 <HAL_SPI_Init+0x232>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8004e60:	b2db      	uxtb	r3, r3
 8004e62:	2b00      	cmp	r3, #0
 8004e64:	d106      	bne.n	8004e74 <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	2200      	movs	r2, #0
 8004e6a:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004e6e:	6878      	ldr	r0, [r7, #4]
 8004e70:	f7fb fcd0 	bl	8000814 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	2202      	movs	r2, #2
 8004e78:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	681a      	ldr	r2, [r3, #0]
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	f022 0201 	bic.w	r2, r2, #1
 8004e8a:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	689b      	ldr	r3, [r3, #8]
 8004e92:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 8004e96:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	699b      	ldr	r3, [r3, #24]
 8004e9c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004ea0:	d119      	bne.n	8004ed6 <HAL_SPI_Init+0x112>
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	685b      	ldr	r3, [r3, #4]
 8004ea6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004eaa:	d103      	bne.n	8004eb4 <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8004eb0:	2b00      	cmp	r3, #0
 8004eb2:	d008      	beq.n	8004ec6 <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8004eb8:	2b00      	cmp	r3, #0
 8004eba:	d10c      	bne.n	8004ed6 <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8004ec0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004ec4:	d107      	bne.n	8004ed6 <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	681a      	ldr	r2, [r3, #0]
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004ed4:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	685b      	ldr	r3, [r3, #4]
 8004eda:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d00f      	beq.n	8004f02 <HAL_SPI_Init+0x13e>
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	68db      	ldr	r3, [r3, #12]
 8004ee6:	2b06      	cmp	r3, #6
 8004ee8:	d90b      	bls.n	8004f02 <HAL_SPI_Init+0x13e>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	430a      	orrs	r2, r1
 8004efe:	601a      	str	r2, [r3, #0]
 8004f00:	e007      	b.n	8004f12 <HAL_SPI_Init+0x14e>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	681a      	ldr	r2, [r3, #0]
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004f10:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	69da      	ldr	r2, [r3, #28]
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f1a:	431a      	orrs	r2, r3
 8004f1c:	68bb      	ldr	r3, [r7, #8]
 8004f1e:	431a      	orrs	r2, r3
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004f24:	ea42 0103 	orr.w	r1, r2, r3
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	68da      	ldr	r2, [r3, #12]
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	430a      	orrs	r2, r1
 8004f32:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f3c:	431a      	orrs	r2, r3
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f42:	431a      	orrs	r2, r3
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	699b      	ldr	r3, [r3, #24]
 8004f48:	431a      	orrs	r2, r3
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	691b      	ldr	r3, [r3, #16]
 8004f4e:	431a      	orrs	r2, r3
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	695b      	ldr	r3, [r3, #20]
 8004f54:	431a      	orrs	r2, r3
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	6a1b      	ldr	r3, [r3, #32]
 8004f5a:	431a      	orrs	r2, r3
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	685b      	ldr	r3, [r3, #4]
 8004f60:	431a      	orrs	r2, r3
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004f66:	431a      	orrs	r2, r3
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	689b      	ldr	r3, [r3, #8]
 8004f6c:	431a      	orrs	r2, r3
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004f72:	ea42 0103 	orr.w	r1, r2, r3
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	430a      	orrs	r2, r1
 8004f80:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	685b      	ldr	r3, [r3, #4]
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	d113      	bne.n	8004fb2 <HAL_SPI_Init+0x1ee>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	689b      	ldr	r3, [r3, #8]
 8004f90:	f423 52c0 	bic.w	r2, r3, #6144	@ 0x1800
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004f9c:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	689b      	ldr	r3, [r3, #8]
 8004fa4:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004fb0:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	f022 0201 	bic.w	r2, r2, #1
 8004fc0:	651a      	str	r2, [r3, #80]	@ 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	685b      	ldr	r3, [r3, #4]
 8004fc6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	d00a      	beq.n	8004fe4 <HAL_SPI_Init+0x220>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	68db      	ldr	r3, [r3, #12]
 8004fd4:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	430a      	orrs	r2, r1
 8004fe2:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	2200      	movs	r2, #0
 8004fe8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	2201      	movs	r2, #1
 8004ff0:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  return HAL_OK;
 8004ff4:	2300      	movs	r3, #0
}
 8004ff6:	4618      	mov	r0, r3
 8004ff8:	3710      	adds	r7, #16
 8004ffa:	46bd      	mov	sp, r7
 8004ffc:	bd80      	pop	{r7, pc}
 8004ffe:	bf00      	nop
 8005000:	40013000 	.word	0x40013000
 8005004:	40003800 	.word	0x40003800
 8005008:	40003c00 	.word	0x40003c00

0800500c <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 800500c:	b480      	push	{r7}
 800500e:	b085      	sub	sp, #20
 8005010:	af00      	add	r7, sp, #0
 8005012:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005018:	095b      	lsrs	r3, r3, #5
 800501a:	3301      	adds	r3, #1
 800501c:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	68db      	ldr	r3, [r3, #12]
 8005022:	3301      	adds	r3, #1
 8005024:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 8005026:	68bb      	ldr	r3, [r7, #8]
 8005028:	3307      	adds	r3, #7
 800502a:	08db      	lsrs	r3, r3, #3
 800502c:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 800502e:	68bb      	ldr	r3, [r7, #8]
 8005030:	68fa      	ldr	r2, [r7, #12]
 8005032:	fb02 f303 	mul.w	r3, r2, r3
}
 8005036:	4618      	mov	r0, r3
 8005038:	3714      	adds	r7, #20
 800503a:	46bd      	mov	sp, r7
 800503c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005040:	4770      	bx	lr

08005042 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005042:	b580      	push	{r7, lr}
 8005044:	b082      	sub	sp, #8
 8005046:	af00      	add	r7, sp, #0
 8005048:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	2b00      	cmp	r3, #0
 800504e:	d101      	bne.n	8005054 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005050:	2301      	movs	r3, #1
 8005052:	e049      	b.n	80050e8 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800505a:	b2db      	uxtb	r3, r3
 800505c:	2b00      	cmp	r3, #0
 800505e:	d106      	bne.n	800506e <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	2200      	movs	r2, #0
 8005064:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005068:	6878      	ldr	r0, [r7, #4]
 800506a:	f7fb fc3d 	bl	80008e8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	2202      	movs	r2, #2
 8005072:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	681a      	ldr	r2, [r3, #0]
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	3304      	adds	r3, #4
 800507e:	4619      	mov	r1, r3
 8005080:	4610      	mov	r0, r2
 8005082:	f000 f92d 	bl	80052e0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	2201      	movs	r2, #1
 800508a:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	2201      	movs	r2, #1
 8005092:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	2201      	movs	r2, #1
 800509a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	2201      	movs	r2, #1
 80050a2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	2201      	movs	r2, #1
 80050aa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	2201      	movs	r2, #1
 80050b2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	2201      	movs	r2, #1
 80050ba:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	2201      	movs	r2, #1
 80050c2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	2201      	movs	r2, #1
 80050ca:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	2201      	movs	r2, #1
 80050d2:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	2201      	movs	r2, #1
 80050da:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	2201      	movs	r2, #1
 80050e2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80050e6:	2300      	movs	r3, #0
}
 80050e8:	4618      	mov	r0, r3
 80050ea:	3708      	adds	r7, #8
 80050ec:	46bd      	mov	sp, r7
 80050ee:	bd80      	pop	{r7, pc}

080050f0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80050f0:	b580      	push	{r7, lr}
 80050f2:	b084      	sub	sp, #16
 80050f4:	af00      	add	r7, sp, #0
 80050f6:	6078      	str	r0, [r7, #4]
 80050f8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80050fa:	2300      	movs	r3, #0
 80050fc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005104:	2b01      	cmp	r3, #1
 8005106:	d101      	bne.n	800510c <HAL_TIM_ConfigClockSource+0x1c>
 8005108:	2302      	movs	r3, #2
 800510a:	e0dc      	b.n	80052c6 <HAL_TIM_ConfigClockSource+0x1d6>
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	2201      	movs	r2, #1
 8005110:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	2202      	movs	r2, #2
 8005118:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	689b      	ldr	r3, [r3, #8]
 8005122:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005124:	68ba      	ldr	r2, [r7, #8]
 8005126:	4b6a      	ldr	r3, [pc, #424]	@ (80052d0 <HAL_TIM_ConfigClockSource+0x1e0>)
 8005128:	4013      	ands	r3, r2
 800512a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800512c:	68bb      	ldr	r3, [r7, #8]
 800512e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005132:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	68ba      	ldr	r2, [r7, #8]
 800513a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800513c:	683b      	ldr	r3, [r7, #0]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	4a64      	ldr	r2, [pc, #400]	@ (80052d4 <HAL_TIM_ConfigClockSource+0x1e4>)
 8005142:	4293      	cmp	r3, r2
 8005144:	f000 80a9 	beq.w	800529a <HAL_TIM_ConfigClockSource+0x1aa>
 8005148:	4a62      	ldr	r2, [pc, #392]	@ (80052d4 <HAL_TIM_ConfigClockSource+0x1e4>)
 800514a:	4293      	cmp	r3, r2
 800514c:	f200 80ae 	bhi.w	80052ac <HAL_TIM_ConfigClockSource+0x1bc>
 8005150:	4a61      	ldr	r2, [pc, #388]	@ (80052d8 <HAL_TIM_ConfigClockSource+0x1e8>)
 8005152:	4293      	cmp	r3, r2
 8005154:	f000 80a1 	beq.w	800529a <HAL_TIM_ConfigClockSource+0x1aa>
 8005158:	4a5f      	ldr	r2, [pc, #380]	@ (80052d8 <HAL_TIM_ConfigClockSource+0x1e8>)
 800515a:	4293      	cmp	r3, r2
 800515c:	f200 80a6 	bhi.w	80052ac <HAL_TIM_ConfigClockSource+0x1bc>
 8005160:	4a5e      	ldr	r2, [pc, #376]	@ (80052dc <HAL_TIM_ConfigClockSource+0x1ec>)
 8005162:	4293      	cmp	r3, r2
 8005164:	f000 8099 	beq.w	800529a <HAL_TIM_ConfigClockSource+0x1aa>
 8005168:	4a5c      	ldr	r2, [pc, #368]	@ (80052dc <HAL_TIM_ConfigClockSource+0x1ec>)
 800516a:	4293      	cmp	r3, r2
 800516c:	f200 809e 	bhi.w	80052ac <HAL_TIM_ConfigClockSource+0x1bc>
 8005170:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8005174:	f000 8091 	beq.w	800529a <HAL_TIM_ConfigClockSource+0x1aa>
 8005178:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800517c:	f200 8096 	bhi.w	80052ac <HAL_TIM_ConfigClockSource+0x1bc>
 8005180:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005184:	f000 8089 	beq.w	800529a <HAL_TIM_ConfigClockSource+0x1aa>
 8005188:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800518c:	f200 808e 	bhi.w	80052ac <HAL_TIM_ConfigClockSource+0x1bc>
 8005190:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005194:	d03e      	beq.n	8005214 <HAL_TIM_ConfigClockSource+0x124>
 8005196:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800519a:	f200 8087 	bhi.w	80052ac <HAL_TIM_ConfigClockSource+0x1bc>
 800519e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80051a2:	f000 8086 	beq.w	80052b2 <HAL_TIM_ConfigClockSource+0x1c2>
 80051a6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80051aa:	d87f      	bhi.n	80052ac <HAL_TIM_ConfigClockSource+0x1bc>
 80051ac:	2b70      	cmp	r3, #112	@ 0x70
 80051ae:	d01a      	beq.n	80051e6 <HAL_TIM_ConfigClockSource+0xf6>
 80051b0:	2b70      	cmp	r3, #112	@ 0x70
 80051b2:	d87b      	bhi.n	80052ac <HAL_TIM_ConfigClockSource+0x1bc>
 80051b4:	2b60      	cmp	r3, #96	@ 0x60
 80051b6:	d050      	beq.n	800525a <HAL_TIM_ConfigClockSource+0x16a>
 80051b8:	2b60      	cmp	r3, #96	@ 0x60
 80051ba:	d877      	bhi.n	80052ac <HAL_TIM_ConfigClockSource+0x1bc>
 80051bc:	2b50      	cmp	r3, #80	@ 0x50
 80051be:	d03c      	beq.n	800523a <HAL_TIM_ConfigClockSource+0x14a>
 80051c0:	2b50      	cmp	r3, #80	@ 0x50
 80051c2:	d873      	bhi.n	80052ac <HAL_TIM_ConfigClockSource+0x1bc>
 80051c4:	2b40      	cmp	r3, #64	@ 0x40
 80051c6:	d058      	beq.n	800527a <HAL_TIM_ConfigClockSource+0x18a>
 80051c8:	2b40      	cmp	r3, #64	@ 0x40
 80051ca:	d86f      	bhi.n	80052ac <HAL_TIM_ConfigClockSource+0x1bc>
 80051cc:	2b30      	cmp	r3, #48	@ 0x30
 80051ce:	d064      	beq.n	800529a <HAL_TIM_ConfigClockSource+0x1aa>
 80051d0:	2b30      	cmp	r3, #48	@ 0x30
 80051d2:	d86b      	bhi.n	80052ac <HAL_TIM_ConfigClockSource+0x1bc>
 80051d4:	2b20      	cmp	r3, #32
 80051d6:	d060      	beq.n	800529a <HAL_TIM_ConfigClockSource+0x1aa>
 80051d8:	2b20      	cmp	r3, #32
 80051da:	d867      	bhi.n	80052ac <HAL_TIM_ConfigClockSource+0x1bc>
 80051dc:	2b00      	cmp	r3, #0
 80051de:	d05c      	beq.n	800529a <HAL_TIM_ConfigClockSource+0x1aa>
 80051e0:	2b10      	cmp	r3, #16
 80051e2:	d05a      	beq.n	800529a <HAL_TIM_ConfigClockSource+0x1aa>
 80051e4:	e062      	b.n	80052ac <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80051ea:	683b      	ldr	r3, [r7, #0]
 80051ec:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80051ee:	683b      	ldr	r3, [r7, #0]
 80051f0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80051f2:	683b      	ldr	r3, [r7, #0]
 80051f4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80051f6:	f000 f99d 	bl	8005534 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	689b      	ldr	r3, [r3, #8]
 8005200:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005202:	68bb      	ldr	r3, [r7, #8]
 8005204:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005208:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	68ba      	ldr	r2, [r7, #8]
 8005210:	609a      	str	r2, [r3, #8]
      break;
 8005212:	e04f      	b.n	80052b4 <HAL_TIM_ConfigClockSource+0x1c4>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005218:	683b      	ldr	r3, [r7, #0]
 800521a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800521c:	683b      	ldr	r3, [r7, #0]
 800521e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005220:	683b      	ldr	r3, [r7, #0]
 8005222:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005224:	f000 f986 	bl	8005534 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	689a      	ldr	r2, [r3, #8]
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005236:	609a      	str	r2, [r3, #8]
      break;
 8005238:	e03c      	b.n	80052b4 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800523e:	683b      	ldr	r3, [r7, #0]
 8005240:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005242:	683b      	ldr	r3, [r7, #0]
 8005244:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005246:	461a      	mov	r2, r3
 8005248:	f000 f8f6 	bl	8005438 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	2150      	movs	r1, #80	@ 0x50
 8005252:	4618      	mov	r0, r3
 8005254:	f000 f950 	bl	80054f8 <TIM_ITRx_SetConfig>
      break;
 8005258:	e02c      	b.n	80052b4 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800525e:	683b      	ldr	r3, [r7, #0]
 8005260:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005262:	683b      	ldr	r3, [r7, #0]
 8005264:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005266:	461a      	mov	r2, r3
 8005268:	f000 f915 	bl	8005496 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	2160      	movs	r1, #96	@ 0x60
 8005272:	4618      	mov	r0, r3
 8005274:	f000 f940 	bl	80054f8 <TIM_ITRx_SetConfig>
      break;
 8005278:	e01c      	b.n	80052b4 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800527e:	683b      	ldr	r3, [r7, #0]
 8005280:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005282:	683b      	ldr	r3, [r7, #0]
 8005284:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005286:	461a      	mov	r2, r3
 8005288:	f000 f8d6 	bl	8005438 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	2140      	movs	r1, #64	@ 0x40
 8005292:	4618      	mov	r0, r3
 8005294:	f000 f930 	bl	80054f8 <TIM_ITRx_SetConfig>
      break;
 8005298:	e00c      	b.n	80052b4 <HAL_TIM_ConfigClockSource+0x1c4>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	681a      	ldr	r2, [r3, #0]
 800529e:	683b      	ldr	r3, [r7, #0]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	4619      	mov	r1, r3
 80052a4:	4610      	mov	r0, r2
 80052a6:	f000 f927 	bl	80054f8 <TIM_ITRx_SetConfig>
      break;
 80052aa:	e003      	b.n	80052b4 <HAL_TIM_ConfigClockSource+0x1c4>
    }

    default:
      status = HAL_ERROR;
 80052ac:	2301      	movs	r3, #1
 80052ae:	73fb      	strb	r3, [r7, #15]
      break;
 80052b0:	e000      	b.n	80052b4 <HAL_TIM_ConfigClockSource+0x1c4>
      break;
 80052b2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	2201      	movs	r2, #1
 80052b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	2200      	movs	r2, #0
 80052c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80052c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80052c6:	4618      	mov	r0, r3
 80052c8:	3710      	adds	r7, #16
 80052ca:	46bd      	mov	sp, r7
 80052cc:	bd80      	pop	{r7, pc}
 80052ce:	bf00      	nop
 80052d0:	ffceff88 	.word	0xffceff88
 80052d4:	00100040 	.word	0x00100040
 80052d8:	00100030 	.word	0x00100030
 80052dc:	00100020 	.word	0x00100020

080052e0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80052e0:	b480      	push	{r7}
 80052e2:	b085      	sub	sp, #20
 80052e4:	af00      	add	r7, sp, #0
 80052e6:	6078      	str	r0, [r7, #4]
 80052e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	4a47      	ldr	r2, [pc, #284]	@ (8005410 <TIM_Base_SetConfig+0x130>)
 80052f4:	4293      	cmp	r3, r2
 80052f6:	d013      	beq.n	8005320 <TIM_Base_SetConfig+0x40>
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80052fe:	d00f      	beq.n	8005320 <TIM_Base_SetConfig+0x40>
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	4a44      	ldr	r2, [pc, #272]	@ (8005414 <TIM_Base_SetConfig+0x134>)
 8005304:	4293      	cmp	r3, r2
 8005306:	d00b      	beq.n	8005320 <TIM_Base_SetConfig+0x40>
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	4a43      	ldr	r2, [pc, #268]	@ (8005418 <TIM_Base_SetConfig+0x138>)
 800530c:	4293      	cmp	r3, r2
 800530e:	d007      	beq.n	8005320 <TIM_Base_SetConfig+0x40>
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	4a42      	ldr	r2, [pc, #264]	@ (800541c <TIM_Base_SetConfig+0x13c>)
 8005314:	4293      	cmp	r3, r2
 8005316:	d003      	beq.n	8005320 <TIM_Base_SetConfig+0x40>
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	4a41      	ldr	r2, [pc, #260]	@ (8005420 <TIM_Base_SetConfig+0x140>)
 800531c:	4293      	cmp	r3, r2
 800531e:	d108      	bne.n	8005332 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005326:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005328:	683b      	ldr	r3, [r7, #0]
 800532a:	685b      	ldr	r3, [r3, #4]
 800532c:	68fa      	ldr	r2, [r7, #12]
 800532e:	4313      	orrs	r3, r2
 8005330:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	4a36      	ldr	r2, [pc, #216]	@ (8005410 <TIM_Base_SetConfig+0x130>)
 8005336:	4293      	cmp	r3, r2
 8005338:	d027      	beq.n	800538a <TIM_Base_SetConfig+0xaa>
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005340:	d023      	beq.n	800538a <TIM_Base_SetConfig+0xaa>
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	4a33      	ldr	r2, [pc, #204]	@ (8005414 <TIM_Base_SetConfig+0x134>)
 8005346:	4293      	cmp	r3, r2
 8005348:	d01f      	beq.n	800538a <TIM_Base_SetConfig+0xaa>
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	4a32      	ldr	r2, [pc, #200]	@ (8005418 <TIM_Base_SetConfig+0x138>)
 800534e:	4293      	cmp	r3, r2
 8005350:	d01b      	beq.n	800538a <TIM_Base_SetConfig+0xaa>
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	4a31      	ldr	r2, [pc, #196]	@ (800541c <TIM_Base_SetConfig+0x13c>)
 8005356:	4293      	cmp	r3, r2
 8005358:	d017      	beq.n	800538a <TIM_Base_SetConfig+0xaa>
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	4a30      	ldr	r2, [pc, #192]	@ (8005420 <TIM_Base_SetConfig+0x140>)
 800535e:	4293      	cmp	r3, r2
 8005360:	d013      	beq.n	800538a <TIM_Base_SetConfig+0xaa>
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	4a2f      	ldr	r2, [pc, #188]	@ (8005424 <TIM_Base_SetConfig+0x144>)
 8005366:	4293      	cmp	r3, r2
 8005368:	d00f      	beq.n	800538a <TIM_Base_SetConfig+0xaa>
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	4a2e      	ldr	r2, [pc, #184]	@ (8005428 <TIM_Base_SetConfig+0x148>)
 800536e:	4293      	cmp	r3, r2
 8005370:	d00b      	beq.n	800538a <TIM_Base_SetConfig+0xaa>
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	4a2d      	ldr	r2, [pc, #180]	@ (800542c <TIM_Base_SetConfig+0x14c>)
 8005376:	4293      	cmp	r3, r2
 8005378:	d007      	beq.n	800538a <TIM_Base_SetConfig+0xaa>
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	4a2c      	ldr	r2, [pc, #176]	@ (8005430 <TIM_Base_SetConfig+0x150>)
 800537e:	4293      	cmp	r3, r2
 8005380:	d003      	beq.n	800538a <TIM_Base_SetConfig+0xaa>
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	4a2b      	ldr	r2, [pc, #172]	@ (8005434 <TIM_Base_SetConfig+0x154>)
 8005386:	4293      	cmp	r3, r2
 8005388:	d108      	bne.n	800539c <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005390:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005392:	683b      	ldr	r3, [r7, #0]
 8005394:	68db      	ldr	r3, [r3, #12]
 8005396:	68fa      	ldr	r2, [r7, #12]
 8005398:	4313      	orrs	r3, r2
 800539a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80053a2:	683b      	ldr	r3, [r7, #0]
 80053a4:	695b      	ldr	r3, [r3, #20]
 80053a6:	4313      	orrs	r3, r2
 80053a8:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80053aa:	683b      	ldr	r3, [r7, #0]
 80053ac:	689a      	ldr	r2, [r3, #8]
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80053b2:	683b      	ldr	r3, [r7, #0]
 80053b4:	681a      	ldr	r2, [r3, #0]
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	4a14      	ldr	r2, [pc, #80]	@ (8005410 <TIM_Base_SetConfig+0x130>)
 80053be:	4293      	cmp	r3, r2
 80053c0:	d00f      	beq.n	80053e2 <TIM_Base_SetConfig+0x102>
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	4a16      	ldr	r2, [pc, #88]	@ (8005420 <TIM_Base_SetConfig+0x140>)
 80053c6:	4293      	cmp	r3, r2
 80053c8:	d00b      	beq.n	80053e2 <TIM_Base_SetConfig+0x102>
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	4a15      	ldr	r2, [pc, #84]	@ (8005424 <TIM_Base_SetConfig+0x144>)
 80053ce:	4293      	cmp	r3, r2
 80053d0:	d007      	beq.n	80053e2 <TIM_Base_SetConfig+0x102>
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	4a14      	ldr	r2, [pc, #80]	@ (8005428 <TIM_Base_SetConfig+0x148>)
 80053d6:	4293      	cmp	r3, r2
 80053d8:	d003      	beq.n	80053e2 <TIM_Base_SetConfig+0x102>
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	4a13      	ldr	r2, [pc, #76]	@ (800542c <TIM_Base_SetConfig+0x14c>)
 80053de:	4293      	cmp	r3, r2
 80053e0:	d103      	bne.n	80053ea <TIM_Base_SetConfig+0x10a>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80053e2:	683b      	ldr	r3, [r7, #0]
 80053e4:	691a      	ldr	r2, [r3, #16]
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	f043 0204 	orr.w	r2, r3, #4
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	2201      	movs	r2, #1
 80053fa:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	68fa      	ldr	r2, [r7, #12]
 8005400:	601a      	str	r2, [r3, #0]
}
 8005402:	bf00      	nop
 8005404:	3714      	adds	r7, #20
 8005406:	46bd      	mov	sp, r7
 8005408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800540c:	4770      	bx	lr
 800540e:	bf00      	nop
 8005410:	40010000 	.word	0x40010000
 8005414:	40000400 	.word	0x40000400
 8005418:	40000800 	.word	0x40000800
 800541c:	40000c00 	.word	0x40000c00
 8005420:	40010400 	.word	0x40010400
 8005424:	40014000 	.word	0x40014000
 8005428:	40014400 	.word	0x40014400
 800542c:	40014800 	.word	0x40014800
 8005430:	4000e000 	.word	0x4000e000
 8005434:	4000e400 	.word	0x4000e400

08005438 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005438:	b480      	push	{r7}
 800543a:	b087      	sub	sp, #28
 800543c:	af00      	add	r7, sp, #0
 800543e:	60f8      	str	r0, [r7, #12]
 8005440:	60b9      	str	r1, [r7, #8]
 8005442:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	6a1b      	ldr	r3, [r3, #32]
 8005448:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	6a1b      	ldr	r3, [r3, #32]
 800544e:	f023 0201 	bic.w	r2, r3, #1
 8005452:	68fb      	ldr	r3, [r7, #12]
 8005454:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	699b      	ldr	r3, [r3, #24]
 800545a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800545c:	693b      	ldr	r3, [r7, #16]
 800545e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005462:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	011b      	lsls	r3, r3, #4
 8005468:	693a      	ldr	r2, [r7, #16]
 800546a:	4313      	orrs	r3, r2
 800546c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800546e:	697b      	ldr	r3, [r7, #20]
 8005470:	f023 030a 	bic.w	r3, r3, #10
 8005474:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005476:	697a      	ldr	r2, [r7, #20]
 8005478:	68bb      	ldr	r3, [r7, #8]
 800547a:	4313      	orrs	r3, r2
 800547c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	693a      	ldr	r2, [r7, #16]
 8005482:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	697a      	ldr	r2, [r7, #20]
 8005488:	621a      	str	r2, [r3, #32]
}
 800548a:	bf00      	nop
 800548c:	371c      	adds	r7, #28
 800548e:	46bd      	mov	sp, r7
 8005490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005494:	4770      	bx	lr

08005496 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005496:	b480      	push	{r7}
 8005498:	b087      	sub	sp, #28
 800549a:	af00      	add	r7, sp, #0
 800549c:	60f8      	str	r0, [r7, #12]
 800549e:	60b9      	str	r1, [r7, #8]
 80054a0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	6a1b      	ldr	r3, [r3, #32]
 80054a6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	6a1b      	ldr	r3, [r3, #32]
 80054ac:	f023 0210 	bic.w	r2, r3, #16
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	699b      	ldr	r3, [r3, #24]
 80054b8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80054ba:	693b      	ldr	r3, [r7, #16]
 80054bc:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80054c0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	031b      	lsls	r3, r3, #12
 80054c6:	693a      	ldr	r2, [r7, #16]
 80054c8:	4313      	orrs	r3, r2
 80054ca:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80054cc:	697b      	ldr	r3, [r7, #20]
 80054ce:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80054d2:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80054d4:	68bb      	ldr	r3, [r7, #8]
 80054d6:	011b      	lsls	r3, r3, #4
 80054d8:	697a      	ldr	r2, [r7, #20]
 80054da:	4313      	orrs	r3, r2
 80054dc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80054de:	68fb      	ldr	r3, [r7, #12]
 80054e0:	693a      	ldr	r2, [r7, #16]
 80054e2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	697a      	ldr	r2, [r7, #20]
 80054e8:	621a      	str	r2, [r3, #32]
}
 80054ea:	bf00      	nop
 80054ec:	371c      	adds	r7, #28
 80054ee:	46bd      	mov	sp, r7
 80054f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054f4:	4770      	bx	lr
	...

080054f8 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80054f8:	b480      	push	{r7}
 80054fa:	b085      	sub	sp, #20
 80054fc:	af00      	add	r7, sp, #0
 80054fe:	6078      	str	r0, [r7, #4]
 8005500:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	689b      	ldr	r3, [r3, #8]
 8005506:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005508:	68fa      	ldr	r2, [r7, #12]
 800550a:	4b09      	ldr	r3, [pc, #36]	@ (8005530 <TIM_ITRx_SetConfig+0x38>)
 800550c:	4013      	ands	r3, r2
 800550e:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005510:	683a      	ldr	r2, [r7, #0]
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	4313      	orrs	r3, r2
 8005516:	f043 0307 	orr.w	r3, r3, #7
 800551a:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	68fa      	ldr	r2, [r7, #12]
 8005520:	609a      	str	r2, [r3, #8]
}
 8005522:	bf00      	nop
 8005524:	3714      	adds	r7, #20
 8005526:	46bd      	mov	sp, r7
 8005528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800552c:	4770      	bx	lr
 800552e:	bf00      	nop
 8005530:	ffcfff8f 	.word	0xffcfff8f

08005534 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005534:	b480      	push	{r7}
 8005536:	b087      	sub	sp, #28
 8005538:	af00      	add	r7, sp, #0
 800553a:	60f8      	str	r0, [r7, #12]
 800553c:	60b9      	str	r1, [r7, #8]
 800553e:	607a      	str	r2, [r7, #4]
 8005540:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	689b      	ldr	r3, [r3, #8]
 8005546:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005548:	697b      	ldr	r3, [r7, #20]
 800554a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800554e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005550:	683b      	ldr	r3, [r7, #0]
 8005552:	021a      	lsls	r2, r3, #8
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	431a      	orrs	r2, r3
 8005558:	68bb      	ldr	r3, [r7, #8]
 800555a:	4313      	orrs	r3, r2
 800555c:	697a      	ldr	r2, [r7, #20]
 800555e:	4313      	orrs	r3, r2
 8005560:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005562:	68fb      	ldr	r3, [r7, #12]
 8005564:	697a      	ldr	r2, [r7, #20]
 8005566:	609a      	str	r2, [r3, #8]
}
 8005568:	bf00      	nop
 800556a:	371c      	adds	r7, #28
 800556c:	46bd      	mov	sp, r7
 800556e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005572:	4770      	bx	lr

08005574 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005574:	b480      	push	{r7}
 8005576:	b085      	sub	sp, #20
 8005578:	af00      	add	r7, sp, #0
 800557a:	6078      	str	r0, [r7, #4]
 800557c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005584:	2b01      	cmp	r3, #1
 8005586:	d101      	bne.n	800558c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005588:	2302      	movs	r3, #2
 800558a:	e077      	b.n	800567c <HAL_TIMEx_MasterConfigSynchronization+0x108>
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	2201      	movs	r2, #1
 8005590:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	2202      	movs	r2, #2
 8005598:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	685b      	ldr	r3, [r3, #4]
 80055a2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	689b      	ldr	r3, [r3, #8]
 80055aa:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	4a35      	ldr	r2, [pc, #212]	@ (8005688 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80055b2:	4293      	cmp	r3, r2
 80055b4:	d004      	beq.n	80055c0 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	4a34      	ldr	r2, [pc, #208]	@ (800568c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80055bc:	4293      	cmp	r3, r2
 80055be:	d108      	bne.n	80055d2 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80055c6:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80055c8:	683b      	ldr	r3, [r7, #0]
 80055ca:	685b      	ldr	r3, [r3, #4]
 80055cc:	68fa      	ldr	r2, [r7, #12]
 80055ce:	4313      	orrs	r3, r2
 80055d0:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80055d8:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80055da:	683b      	ldr	r3, [r7, #0]
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	68fa      	ldr	r2, [r7, #12]
 80055e0:	4313      	orrs	r3, r2
 80055e2:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	68fa      	ldr	r2, [r7, #12]
 80055ea:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	4a25      	ldr	r2, [pc, #148]	@ (8005688 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80055f2:	4293      	cmp	r3, r2
 80055f4:	d02c      	beq.n	8005650 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80055fe:	d027      	beq.n	8005650 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	4a22      	ldr	r2, [pc, #136]	@ (8005690 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8005606:	4293      	cmp	r3, r2
 8005608:	d022      	beq.n	8005650 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	4a21      	ldr	r2, [pc, #132]	@ (8005694 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 8005610:	4293      	cmp	r3, r2
 8005612:	d01d      	beq.n	8005650 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	4a1f      	ldr	r2, [pc, #124]	@ (8005698 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 800561a:	4293      	cmp	r3, r2
 800561c:	d018      	beq.n	8005650 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	4a1a      	ldr	r2, [pc, #104]	@ (800568c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8005624:	4293      	cmp	r3, r2
 8005626:	d013      	beq.n	8005650 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	4a1b      	ldr	r2, [pc, #108]	@ (800569c <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 800562e:	4293      	cmp	r3, r2
 8005630:	d00e      	beq.n	8005650 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	4a1a      	ldr	r2, [pc, #104]	@ (80056a0 <HAL_TIMEx_MasterConfigSynchronization+0x12c>)
 8005638:	4293      	cmp	r3, r2
 800563a:	d009      	beq.n	8005650 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	4a18      	ldr	r2, [pc, #96]	@ (80056a4 <HAL_TIMEx_MasterConfigSynchronization+0x130>)
 8005642:	4293      	cmp	r3, r2
 8005644:	d004      	beq.n	8005650 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	4a17      	ldr	r2, [pc, #92]	@ (80056a8 <HAL_TIMEx_MasterConfigSynchronization+0x134>)
 800564c:	4293      	cmp	r3, r2
 800564e:	d10c      	bne.n	800566a <HAL_TIMEx_MasterConfigSynchronization+0xf6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005650:	68bb      	ldr	r3, [r7, #8]
 8005652:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005656:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005658:	683b      	ldr	r3, [r7, #0]
 800565a:	689b      	ldr	r3, [r3, #8]
 800565c:	68ba      	ldr	r2, [r7, #8]
 800565e:	4313      	orrs	r3, r2
 8005660:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	68ba      	ldr	r2, [r7, #8]
 8005668:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	2201      	movs	r2, #1
 800566e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	2200      	movs	r2, #0
 8005676:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800567a:	2300      	movs	r3, #0
}
 800567c:	4618      	mov	r0, r3
 800567e:	3714      	adds	r7, #20
 8005680:	46bd      	mov	sp, r7
 8005682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005686:	4770      	bx	lr
 8005688:	40010000 	.word	0x40010000
 800568c:	40010400 	.word	0x40010400
 8005690:	40000400 	.word	0x40000400
 8005694:	40000800 	.word	0x40000800
 8005698:	40000c00 	.word	0x40000c00
 800569c:	40001800 	.word	0x40001800
 80056a0:	40014000 	.word	0x40014000
 80056a4:	4000e000 	.word	0x4000e000
 80056a8:	4000e400 	.word	0x4000e400

080056ac <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80056ac:	b084      	sub	sp, #16
 80056ae:	b580      	push	{r7, lr}
 80056b0:	b084      	sub	sp, #16
 80056b2:	af00      	add	r7, sp, #0
 80056b4:	6078      	str	r0, [r7, #4]
 80056b6:	f107 001c 	add.w	r0, r7, #28
 80056ba:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80056be:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80056c2:	2b01      	cmp	r3, #1
 80056c4:	d121      	bne.n	800570a <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80056ca:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	68da      	ldr	r2, [r3, #12]
 80056d6:	4b2c      	ldr	r3, [pc, #176]	@ (8005788 <USB_CoreInit+0xdc>)
 80056d8:	4013      	ands	r3, r2
 80056da:	687a      	ldr	r2, [r7, #4]
 80056dc:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	68db      	ldr	r3, [r3, #12]
 80056e2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80056ea:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80056ee:	2b01      	cmp	r3, #1
 80056f0:	d105      	bne.n	80056fe <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	68db      	ldr	r3, [r3, #12]
 80056f6:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80056fe:	6878      	ldr	r0, [r7, #4]
 8005700:	f001 fafa 	bl	8006cf8 <USB_CoreReset>
 8005704:	4603      	mov	r3, r0
 8005706:	73fb      	strb	r3, [r7, #15]
 8005708:	e01b      	b.n	8005742 <USB_CoreInit+0x96>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	68db      	ldr	r3, [r3, #12]
 800570e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8005716:	6878      	ldr	r0, [r7, #4]
 8005718:	f001 faee 	bl	8006cf8 <USB_CoreReset>
 800571c:	4603      	mov	r3, r0
 800571e:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8005720:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8005724:	2b00      	cmp	r3, #0
 8005726:	d106      	bne.n	8005736 <USB_CoreInit+0x8a>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800572c:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	639a      	str	r2, [r3, #56]	@ 0x38
 8005734:	e005      	b.n	8005742 <USB_CoreInit+0x96>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800573a:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8005742:	7fbb      	ldrb	r3, [r7, #30]
 8005744:	2b01      	cmp	r3, #1
 8005746:	d116      	bne.n	8005776 <USB_CoreInit+0xca>
  {
    /* make sure to reserve 18 fifo Locations for DMA buffers */
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800574c:	b29a      	uxth	r2, r3
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	65da      	str	r2, [r3, #92]	@ 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8005756:	4b0d      	ldr	r3, [pc, #52]	@ (800578c <USB_CoreInit+0xe0>)
 8005758:	4313      	orrs	r3, r2
 800575a:	687a      	ldr	r2, [r7, #4]
 800575c:	65d3      	str	r3, [r2, #92]	@ 0x5c

    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	689b      	ldr	r3, [r3, #8]
 8005762:	f043 0206 	orr.w	r2, r3, #6
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	689b      	ldr	r3, [r3, #8]
 800576e:	f043 0220 	orr.w	r2, r3, #32
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8005776:	7bfb      	ldrb	r3, [r7, #15]
}
 8005778:	4618      	mov	r0, r3
 800577a:	3710      	adds	r7, #16
 800577c:	46bd      	mov	sp, r7
 800577e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005782:	b004      	add	sp, #16
 8005784:	4770      	bx	lr
 8005786:	bf00      	nop
 8005788:	ffbdffbf 	.word	0xffbdffbf
 800578c:	03ee0000 	.word	0x03ee0000

08005790 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8005790:	b480      	push	{r7}
 8005792:	b087      	sub	sp, #28
 8005794:	af00      	add	r7, sp, #0
 8005796:	60f8      	str	r0, [r7, #12]
 8005798:	60b9      	str	r1, [r7, #8]
 800579a:	4613      	mov	r3, r2
 800579c:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800579e:	79fb      	ldrb	r3, [r7, #7]
 80057a0:	2b02      	cmp	r3, #2
 80057a2:	d165      	bne.n	8005870 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 80057a4:	68bb      	ldr	r3, [r7, #8]
 80057a6:	4a41      	ldr	r2, [pc, #260]	@ (80058ac <USB_SetTurnaroundTime+0x11c>)
 80057a8:	4293      	cmp	r3, r2
 80057aa:	d906      	bls.n	80057ba <USB_SetTurnaroundTime+0x2a>
 80057ac:	68bb      	ldr	r3, [r7, #8]
 80057ae:	4a40      	ldr	r2, [pc, #256]	@ (80058b0 <USB_SetTurnaroundTime+0x120>)
 80057b0:	4293      	cmp	r3, r2
 80057b2:	d202      	bcs.n	80057ba <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 80057b4:	230f      	movs	r3, #15
 80057b6:	617b      	str	r3, [r7, #20]
 80057b8:	e062      	b.n	8005880 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 80057ba:	68bb      	ldr	r3, [r7, #8]
 80057bc:	4a3c      	ldr	r2, [pc, #240]	@ (80058b0 <USB_SetTurnaroundTime+0x120>)
 80057be:	4293      	cmp	r3, r2
 80057c0:	d306      	bcc.n	80057d0 <USB_SetTurnaroundTime+0x40>
 80057c2:	68bb      	ldr	r3, [r7, #8]
 80057c4:	4a3b      	ldr	r2, [pc, #236]	@ (80058b4 <USB_SetTurnaroundTime+0x124>)
 80057c6:	4293      	cmp	r3, r2
 80057c8:	d202      	bcs.n	80057d0 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 80057ca:	230e      	movs	r3, #14
 80057cc:	617b      	str	r3, [r7, #20]
 80057ce:	e057      	b.n	8005880 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 80057d0:	68bb      	ldr	r3, [r7, #8]
 80057d2:	4a38      	ldr	r2, [pc, #224]	@ (80058b4 <USB_SetTurnaroundTime+0x124>)
 80057d4:	4293      	cmp	r3, r2
 80057d6:	d306      	bcc.n	80057e6 <USB_SetTurnaroundTime+0x56>
 80057d8:	68bb      	ldr	r3, [r7, #8]
 80057da:	4a37      	ldr	r2, [pc, #220]	@ (80058b8 <USB_SetTurnaroundTime+0x128>)
 80057dc:	4293      	cmp	r3, r2
 80057de:	d202      	bcs.n	80057e6 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 80057e0:	230d      	movs	r3, #13
 80057e2:	617b      	str	r3, [r7, #20]
 80057e4:	e04c      	b.n	8005880 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 80057e6:	68bb      	ldr	r3, [r7, #8]
 80057e8:	4a33      	ldr	r2, [pc, #204]	@ (80058b8 <USB_SetTurnaroundTime+0x128>)
 80057ea:	4293      	cmp	r3, r2
 80057ec:	d306      	bcc.n	80057fc <USB_SetTurnaroundTime+0x6c>
 80057ee:	68bb      	ldr	r3, [r7, #8]
 80057f0:	4a32      	ldr	r2, [pc, #200]	@ (80058bc <USB_SetTurnaroundTime+0x12c>)
 80057f2:	4293      	cmp	r3, r2
 80057f4:	d802      	bhi.n	80057fc <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 80057f6:	230c      	movs	r3, #12
 80057f8:	617b      	str	r3, [r7, #20]
 80057fa:	e041      	b.n	8005880 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 80057fc:	68bb      	ldr	r3, [r7, #8]
 80057fe:	4a2f      	ldr	r2, [pc, #188]	@ (80058bc <USB_SetTurnaroundTime+0x12c>)
 8005800:	4293      	cmp	r3, r2
 8005802:	d906      	bls.n	8005812 <USB_SetTurnaroundTime+0x82>
 8005804:	68bb      	ldr	r3, [r7, #8]
 8005806:	4a2e      	ldr	r2, [pc, #184]	@ (80058c0 <USB_SetTurnaroundTime+0x130>)
 8005808:	4293      	cmp	r3, r2
 800580a:	d802      	bhi.n	8005812 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 800580c:	230b      	movs	r3, #11
 800580e:	617b      	str	r3, [r7, #20]
 8005810:	e036      	b.n	8005880 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8005812:	68bb      	ldr	r3, [r7, #8]
 8005814:	4a2a      	ldr	r2, [pc, #168]	@ (80058c0 <USB_SetTurnaroundTime+0x130>)
 8005816:	4293      	cmp	r3, r2
 8005818:	d906      	bls.n	8005828 <USB_SetTurnaroundTime+0x98>
 800581a:	68bb      	ldr	r3, [r7, #8]
 800581c:	4a29      	ldr	r2, [pc, #164]	@ (80058c4 <USB_SetTurnaroundTime+0x134>)
 800581e:	4293      	cmp	r3, r2
 8005820:	d802      	bhi.n	8005828 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8005822:	230a      	movs	r3, #10
 8005824:	617b      	str	r3, [r7, #20]
 8005826:	e02b      	b.n	8005880 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8005828:	68bb      	ldr	r3, [r7, #8]
 800582a:	4a26      	ldr	r2, [pc, #152]	@ (80058c4 <USB_SetTurnaroundTime+0x134>)
 800582c:	4293      	cmp	r3, r2
 800582e:	d906      	bls.n	800583e <USB_SetTurnaroundTime+0xae>
 8005830:	68bb      	ldr	r3, [r7, #8]
 8005832:	4a25      	ldr	r2, [pc, #148]	@ (80058c8 <USB_SetTurnaroundTime+0x138>)
 8005834:	4293      	cmp	r3, r2
 8005836:	d202      	bcs.n	800583e <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8005838:	2309      	movs	r3, #9
 800583a:	617b      	str	r3, [r7, #20]
 800583c:	e020      	b.n	8005880 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800583e:	68bb      	ldr	r3, [r7, #8]
 8005840:	4a21      	ldr	r2, [pc, #132]	@ (80058c8 <USB_SetTurnaroundTime+0x138>)
 8005842:	4293      	cmp	r3, r2
 8005844:	d306      	bcc.n	8005854 <USB_SetTurnaroundTime+0xc4>
 8005846:	68bb      	ldr	r3, [r7, #8]
 8005848:	4a20      	ldr	r2, [pc, #128]	@ (80058cc <USB_SetTurnaroundTime+0x13c>)
 800584a:	4293      	cmp	r3, r2
 800584c:	d802      	bhi.n	8005854 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800584e:	2308      	movs	r3, #8
 8005850:	617b      	str	r3, [r7, #20]
 8005852:	e015      	b.n	8005880 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8005854:	68bb      	ldr	r3, [r7, #8]
 8005856:	4a1d      	ldr	r2, [pc, #116]	@ (80058cc <USB_SetTurnaroundTime+0x13c>)
 8005858:	4293      	cmp	r3, r2
 800585a:	d906      	bls.n	800586a <USB_SetTurnaroundTime+0xda>
 800585c:	68bb      	ldr	r3, [r7, #8]
 800585e:	4a1c      	ldr	r2, [pc, #112]	@ (80058d0 <USB_SetTurnaroundTime+0x140>)
 8005860:	4293      	cmp	r3, r2
 8005862:	d202      	bcs.n	800586a <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8005864:	2307      	movs	r3, #7
 8005866:	617b      	str	r3, [r7, #20]
 8005868:	e00a      	b.n	8005880 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800586a:	2306      	movs	r3, #6
 800586c:	617b      	str	r3, [r7, #20]
 800586e:	e007      	b.n	8005880 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8005870:	79fb      	ldrb	r3, [r7, #7]
 8005872:	2b00      	cmp	r3, #0
 8005874:	d102      	bne.n	800587c <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8005876:	2309      	movs	r3, #9
 8005878:	617b      	str	r3, [r7, #20]
 800587a:	e001      	b.n	8005880 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800587c:	2309      	movs	r3, #9
 800587e:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	68db      	ldr	r3, [r3, #12]
 8005884:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	68da      	ldr	r2, [r3, #12]
 8005890:	697b      	ldr	r3, [r7, #20]
 8005892:	029b      	lsls	r3, r3, #10
 8005894:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8005898:	431a      	orrs	r2, r3
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800589e:	2300      	movs	r3, #0
}
 80058a0:	4618      	mov	r0, r3
 80058a2:	371c      	adds	r7, #28
 80058a4:	46bd      	mov	sp, r7
 80058a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058aa:	4770      	bx	lr
 80058ac:	00d8acbf 	.word	0x00d8acbf
 80058b0:	00e4e1c0 	.word	0x00e4e1c0
 80058b4:	00f42400 	.word	0x00f42400
 80058b8:	01067380 	.word	0x01067380
 80058bc:	011a499f 	.word	0x011a499f
 80058c0:	01312cff 	.word	0x01312cff
 80058c4:	014ca43f 	.word	0x014ca43f
 80058c8:	016e3600 	.word	0x016e3600
 80058cc:	01a6ab1f 	.word	0x01a6ab1f
 80058d0:	01e84800 	.word	0x01e84800

080058d4 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80058d4:	b480      	push	{r7}
 80058d6:	b083      	sub	sp, #12
 80058d8:	af00      	add	r7, sp, #0
 80058da:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	689b      	ldr	r3, [r3, #8]
 80058e0:	f043 0201 	orr.w	r2, r3, #1
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80058e8:	2300      	movs	r3, #0
}
 80058ea:	4618      	mov	r0, r3
 80058ec:	370c      	adds	r7, #12
 80058ee:	46bd      	mov	sp, r7
 80058f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058f4:	4770      	bx	lr

080058f6 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80058f6:	b480      	push	{r7}
 80058f8:	b083      	sub	sp, #12
 80058fa:	af00      	add	r7, sp, #0
 80058fc:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	689b      	ldr	r3, [r3, #8]
 8005902:	f023 0201 	bic.w	r2, r3, #1
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800590a:	2300      	movs	r3, #0
}
 800590c:	4618      	mov	r0, r3
 800590e:	370c      	adds	r7, #12
 8005910:	46bd      	mov	sp, r7
 8005912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005916:	4770      	bx	lr

08005918 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8005918:	b580      	push	{r7, lr}
 800591a:	b084      	sub	sp, #16
 800591c:	af00      	add	r7, sp, #0
 800591e:	6078      	str	r0, [r7, #4]
 8005920:	460b      	mov	r3, r1
 8005922:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8005924:	2300      	movs	r3, #0
 8005926:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	68db      	ldr	r3, [r3, #12]
 800592c:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8005934:	78fb      	ldrb	r3, [r7, #3]
 8005936:	2b01      	cmp	r3, #1
 8005938:	d115      	bne.n	8005966 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	68db      	ldr	r3, [r3, #12]
 800593e:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8005946:	200a      	movs	r0, #10
 8005948:	f7fb f990 	bl	8000c6c <HAL_Delay>
      ms += 10U;
 800594c:	68fb      	ldr	r3, [r7, #12]
 800594e:	330a      	adds	r3, #10
 8005950:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8005952:	6878      	ldr	r0, [r7, #4]
 8005954:	f001 f93f 	bl	8006bd6 <USB_GetMode>
 8005958:	4603      	mov	r3, r0
 800595a:	2b01      	cmp	r3, #1
 800595c:	d01e      	beq.n	800599c <USB_SetCurrentMode+0x84>
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	2bc7      	cmp	r3, #199	@ 0xc7
 8005962:	d9f0      	bls.n	8005946 <USB_SetCurrentMode+0x2e>
 8005964:	e01a      	b.n	800599c <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8005966:	78fb      	ldrb	r3, [r7, #3]
 8005968:	2b00      	cmp	r3, #0
 800596a:	d115      	bne.n	8005998 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	68db      	ldr	r3, [r3, #12]
 8005970:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8005978:	200a      	movs	r0, #10
 800597a:	f7fb f977 	bl	8000c6c <HAL_Delay>
      ms += 10U;
 800597e:	68fb      	ldr	r3, [r7, #12]
 8005980:	330a      	adds	r3, #10
 8005982:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8005984:	6878      	ldr	r0, [r7, #4]
 8005986:	f001 f926 	bl	8006bd6 <USB_GetMode>
 800598a:	4603      	mov	r3, r0
 800598c:	2b00      	cmp	r3, #0
 800598e:	d005      	beq.n	800599c <USB_SetCurrentMode+0x84>
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	2bc7      	cmp	r3, #199	@ 0xc7
 8005994:	d9f0      	bls.n	8005978 <USB_SetCurrentMode+0x60>
 8005996:	e001      	b.n	800599c <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8005998:	2301      	movs	r3, #1
 800599a:	e005      	b.n	80059a8 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	2bc8      	cmp	r3, #200	@ 0xc8
 80059a0:	d101      	bne.n	80059a6 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80059a2:	2301      	movs	r3, #1
 80059a4:	e000      	b.n	80059a8 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80059a6:	2300      	movs	r3, #0
}
 80059a8:	4618      	mov	r0, r3
 80059aa:	3710      	adds	r7, #16
 80059ac:	46bd      	mov	sp, r7
 80059ae:	bd80      	pop	{r7, pc}

080059b0 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80059b0:	b084      	sub	sp, #16
 80059b2:	b580      	push	{r7, lr}
 80059b4:	b086      	sub	sp, #24
 80059b6:	af00      	add	r7, sp, #0
 80059b8:	6078      	str	r0, [r7, #4]
 80059ba:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 80059be:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80059c2:	2300      	movs	r3, #0
 80059c4:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 80059ca:	2300      	movs	r3, #0
 80059cc:	613b      	str	r3, [r7, #16]
 80059ce:	e009      	b.n	80059e4 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 80059d0:	687a      	ldr	r2, [r7, #4]
 80059d2:	693b      	ldr	r3, [r7, #16]
 80059d4:	3340      	adds	r3, #64	@ 0x40
 80059d6:	009b      	lsls	r3, r3, #2
 80059d8:	4413      	add	r3, r2
 80059da:	2200      	movs	r2, #0
 80059dc:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 80059de:	693b      	ldr	r3, [r7, #16]
 80059e0:	3301      	adds	r3, #1
 80059e2:	613b      	str	r3, [r7, #16]
 80059e4:	693b      	ldr	r3, [r7, #16]
 80059e6:	2b0e      	cmp	r3, #14
 80059e8:	d9f2      	bls.n	80059d0 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 80059ea:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80059ee:	2b00      	cmp	r3, #0
 80059f0:	d11c      	bne.n	8005a2c <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80059f2:	68fb      	ldr	r3, [r7, #12]
 80059f4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80059f8:	685b      	ldr	r3, [r3, #4]
 80059fa:	68fa      	ldr	r2, [r7, #12]
 80059fc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005a00:	f043 0302 	orr.w	r3, r3, #2
 8005a04:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a0a:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	601a      	str	r2, [r3, #0]
 8005a2a:	e005      	b.n	8005a38 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a30:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8005a3e:	461a      	mov	r2, r3
 8005a40:	2300      	movs	r3, #0
 8005a42:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8005a44:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8005a48:	2b01      	cmp	r3, #1
 8005a4a:	d10d      	bne.n	8005a68 <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8005a4c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005a50:	2b00      	cmp	r3, #0
 8005a52:	d104      	bne.n	8005a5e <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8005a54:	2100      	movs	r1, #0
 8005a56:	6878      	ldr	r0, [r7, #4]
 8005a58:	f000 f968 	bl	8005d2c <USB_SetDevSpeed>
 8005a5c:	e008      	b.n	8005a70 <USB_DevInit+0xc0>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8005a5e:	2101      	movs	r1, #1
 8005a60:	6878      	ldr	r0, [r7, #4]
 8005a62:	f000 f963 	bl	8005d2c <USB_SetDevSpeed>
 8005a66:	e003      	b.n	8005a70 <USB_DevInit+0xc0>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8005a68:	2103      	movs	r1, #3
 8005a6a:	6878      	ldr	r0, [r7, #4]
 8005a6c:	f000 f95e 	bl	8005d2c <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8005a70:	2110      	movs	r1, #16
 8005a72:	6878      	ldr	r0, [r7, #4]
 8005a74:	f000 f8fa 	bl	8005c6c <USB_FlushTxFifo>
 8005a78:	4603      	mov	r3, r0
 8005a7a:	2b00      	cmp	r3, #0
 8005a7c:	d001      	beq.n	8005a82 <USB_DevInit+0xd2>
  {
    ret = HAL_ERROR;
 8005a7e:	2301      	movs	r3, #1
 8005a80:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8005a82:	6878      	ldr	r0, [r7, #4]
 8005a84:	f000 f924 	bl	8005cd0 <USB_FlushRxFifo>
 8005a88:	4603      	mov	r3, r0
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	d001      	beq.n	8005a92 <USB_DevInit+0xe2>
  {
    ret = HAL_ERROR;
 8005a8e:	2301      	movs	r3, #1
 8005a90:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8005a92:	68fb      	ldr	r3, [r7, #12]
 8005a94:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005a98:	461a      	mov	r2, r3
 8005a9a:	2300      	movs	r3, #0
 8005a9c:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005aa4:	461a      	mov	r2, r3
 8005aa6:	2300      	movs	r3, #0
 8005aa8:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005ab0:	461a      	mov	r2, r3
 8005ab2:	2300      	movs	r3, #0
 8005ab4:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005ab6:	2300      	movs	r3, #0
 8005ab8:	613b      	str	r3, [r7, #16]
 8005aba:	e043      	b.n	8005b44 <USB_DevInit+0x194>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8005abc:	693b      	ldr	r3, [r7, #16]
 8005abe:	015a      	lsls	r2, r3, #5
 8005ac0:	68fb      	ldr	r3, [r7, #12]
 8005ac2:	4413      	add	r3, r2
 8005ac4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005ace:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005ad2:	d118      	bne.n	8005b06 <USB_DevInit+0x156>
    {
      if (i == 0U)
 8005ad4:	693b      	ldr	r3, [r7, #16]
 8005ad6:	2b00      	cmp	r3, #0
 8005ad8:	d10a      	bne.n	8005af0 <USB_DevInit+0x140>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8005ada:	693b      	ldr	r3, [r7, #16]
 8005adc:	015a      	lsls	r2, r3, #5
 8005ade:	68fb      	ldr	r3, [r7, #12]
 8005ae0:	4413      	add	r3, r2
 8005ae2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005ae6:	461a      	mov	r2, r3
 8005ae8:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8005aec:	6013      	str	r3, [r2, #0]
 8005aee:	e013      	b.n	8005b18 <USB_DevInit+0x168>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8005af0:	693b      	ldr	r3, [r7, #16]
 8005af2:	015a      	lsls	r2, r3, #5
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	4413      	add	r3, r2
 8005af8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005afc:	461a      	mov	r2, r3
 8005afe:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8005b02:	6013      	str	r3, [r2, #0]
 8005b04:	e008      	b.n	8005b18 <USB_DevInit+0x168>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8005b06:	693b      	ldr	r3, [r7, #16]
 8005b08:	015a      	lsls	r2, r3, #5
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	4413      	add	r3, r2
 8005b0e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005b12:	461a      	mov	r2, r3
 8005b14:	2300      	movs	r3, #0
 8005b16:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8005b18:	693b      	ldr	r3, [r7, #16]
 8005b1a:	015a      	lsls	r2, r3, #5
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	4413      	add	r3, r2
 8005b20:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005b24:	461a      	mov	r2, r3
 8005b26:	2300      	movs	r3, #0
 8005b28:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8005b2a:	693b      	ldr	r3, [r7, #16]
 8005b2c:	015a      	lsls	r2, r3, #5
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	4413      	add	r3, r2
 8005b32:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005b36:	461a      	mov	r2, r3
 8005b38:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8005b3c:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005b3e:	693b      	ldr	r3, [r7, #16]
 8005b40:	3301      	adds	r3, #1
 8005b42:	613b      	str	r3, [r7, #16]
 8005b44:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8005b48:	461a      	mov	r2, r3
 8005b4a:	693b      	ldr	r3, [r7, #16]
 8005b4c:	4293      	cmp	r3, r2
 8005b4e:	d3b5      	bcc.n	8005abc <USB_DevInit+0x10c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005b50:	2300      	movs	r3, #0
 8005b52:	613b      	str	r3, [r7, #16]
 8005b54:	e043      	b.n	8005bde <USB_DevInit+0x22e>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005b56:	693b      	ldr	r3, [r7, #16]
 8005b58:	015a      	lsls	r2, r3, #5
 8005b5a:	68fb      	ldr	r3, [r7, #12]
 8005b5c:	4413      	add	r3, r2
 8005b5e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005b68:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005b6c:	d118      	bne.n	8005ba0 <USB_DevInit+0x1f0>
    {
      if (i == 0U)
 8005b6e:	693b      	ldr	r3, [r7, #16]
 8005b70:	2b00      	cmp	r3, #0
 8005b72:	d10a      	bne.n	8005b8a <USB_DevInit+0x1da>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8005b74:	693b      	ldr	r3, [r7, #16]
 8005b76:	015a      	lsls	r2, r3, #5
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	4413      	add	r3, r2
 8005b7c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005b80:	461a      	mov	r2, r3
 8005b82:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8005b86:	6013      	str	r3, [r2, #0]
 8005b88:	e013      	b.n	8005bb2 <USB_DevInit+0x202>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8005b8a:	693b      	ldr	r3, [r7, #16]
 8005b8c:	015a      	lsls	r2, r3, #5
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	4413      	add	r3, r2
 8005b92:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005b96:	461a      	mov	r2, r3
 8005b98:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8005b9c:	6013      	str	r3, [r2, #0]
 8005b9e:	e008      	b.n	8005bb2 <USB_DevInit+0x202>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8005ba0:	693b      	ldr	r3, [r7, #16]
 8005ba2:	015a      	lsls	r2, r3, #5
 8005ba4:	68fb      	ldr	r3, [r7, #12]
 8005ba6:	4413      	add	r3, r2
 8005ba8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005bac:	461a      	mov	r2, r3
 8005bae:	2300      	movs	r3, #0
 8005bb0:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8005bb2:	693b      	ldr	r3, [r7, #16]
 8005bb4:	015a      	lsls	r2, r3, #5
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	4413      	add	r3, r2
 8005bba:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005bbe:	461a      	mov	r2, r3
 8005bc0:	2300      	movs	r3, #0
 8005bc2:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8005bc4:	693b      	ldr	r3, [r7, #16]
 8005bc6:	015a      	lsls	r2, r3, #5
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	4413      	add	r3, r2
 8005bcc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005bd0:	461a      	mov	r2, r3
 8005bd2:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8005bd6:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005bd8:	693b      	ldr	r3, [r7, #16]
 8005bda:	3301      	adds	r3, #1
 8005bdc:	613b      	str	r3, [r7, #16]
 8005bde:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8005be2:	461a      	mov	r2, r3
 8005be4:	693b      	ldr	r3, [r7, #16]
 8005be6:	4293      	cmp	r3, r2
 8005be8:	d3b5      	bcc.n	8005b56 <USB_DevInit+0x1a6>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005bf0:	691b      	ldr	r3, [r3, #16]
 8005bf2:	68fa      	ldr	r2, [r7, #12]
 8005bf4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005bf8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005bfc:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	2200      	movs	r2, #0
 8005c02:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8005c0a:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8005c0c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8005c10:	2b00      	cmp	r3, #0
 8005c12:	d105      	bne.n	8005c20 <USB_DevInit+0x270>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	699b      	ldr	r3, [r3, #24]
 8005c18:	f043 0210 	orr.w	r2, r3, #16
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	699a      	ldr	r2, [r3, #24]
 8005c24:	4b0f      	ldr	r3, [pc, #60]	@ (8005c64 <USB_DevInit+0x2b4>)
 8005c26:	4313      	orrs	r3, r2
 8005c28:	687a      	ldr	r2, [r7, #4]
 8005c2a:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8005c2c:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8005c30:	2b00      	cmp	r3, #0
 8005c32:	d005      	beq.n	8005c40 <USB_DevInit+0x290>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	699b      	ldr	r3, [r3, #24]
 8005c38:	f043 0208 	orr.w	r2, r3, #8
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8005c40:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8005c44:	2b01      	cmp	r3, #1
 8005c46:	d105      	bne.n	8005c54 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	699a      	ldr	r2, [r3, #24]
 8005c4c:	4b06      	ldr	r3, [pc, #24]	@ (8005c68 <USB_DevInit+0x2b8>)
 8005c4e:	4313      	orrs	r3, r2
 8005c50:	687a      	ldr	r2, [r7, #4]
 8005c52:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8005c54:	7dfb      	ldrb	r3, [r7, #23]
}
 8005c56:	4618      	mov	r0, r3
 8005c58:	3718      	adds	r7, #24
 8005c5a:	46bd      	mov	sp, r7
 8005c5c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005c60:	b004      	add	sp, #16
 8005c62:	4770      	bx	lr
 8005c64:	803c3800 	.word	0x803c3800
 8005c68:	40000004 	.word	0x40000004

08005c6c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8005c6c:	b480      	push	{r7}
 8005c6e:	b085      	sub	sp, #20
 8005c70:	af00      	add	r7, sp, #0
 8005c72:	6078      	str	r0, [r7, #4]
 8005c74:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8005c76:	2300      	movs	r3, #0
 8005c78:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	3301      	adds	r3, #1
 8005c7e:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005c86:	d901      	bls.n	8005c8c <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8005c88:	2303      	movs	r3, #3
 8005c8a:	e01b      	b.n	8005cc4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	691b      	ldr	r3, [r3, #16]
 8005c90:	2b00      	cmp	r3, #0
 8005c92:	daf2      	bge.n	8005c7a <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8005c94:	2300      	movs	r3, #0
 8005c96:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8005c98:	683b      	ldr	r3, [r7, #0]
 8005c9a:	019b      	lsls	r3, r3, #6
 8005c9c:	f043 0220 	orr.w	r2, r3, #32
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	3301      	adds	r3, #1
 8005ca8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005cb0:	d901      	bls.n	8005cb6 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8005cb2:	2303      	movs	r3, #3
 8005cb4:	e006      	b.n	8005cc4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	691b      	ldr	r3, [r3, #16]
 8005cba:	f003 0320 	and.w	r3, r3, #32
 8005cbe:	2b20      	cmp	r3, #32
 8005cc0:	d0f0      	beq.n	8005ca4 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8005cc2:	2300      	movs	r3, #0
}
 8005cc4:	4618      	mov	r0, r3
 8005cc6:	3714      	adds	r7, #20
 8005cc8:	46bd      	mov	sp, r7
 8005cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cce:	4770      	bx	lr

08005cd0 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8005cd0:	b480      	push	{r7}
 8005cd2:	b085      	sub	sp, #20
 8005cd4:	af00      	add	r7, sp, #0
 8005cd6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005cd8:	2300      	movs	r3, #0
 8005cda:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005cdc:	68fb      	ldr	r3, [r7, #12]
 8005cde:	3301      	adds	r3, #1
 8005ce0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005ce8:	d901      	bls.n	8005cee <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8005cea:	2303      	movs	r3, #3
 8005cec:	e018      	b.n	8005d20 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	691b      	ldr	r3, [r3, #16]
 8005cf2:	2b00      	cmp	r3, #0
 8005cf4:	daf2      	bge.n	8005cdc <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8005cf6:	2300      	movs	r3, #0
 8005cf8:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	2210      	movs	r2, #16
 8005cfe:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	3301      	adds	r3, #1
 8005d04:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005d06:	68fb      	ldr	r3, [r7, #12]
 8005d08:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005d0c:	d901      	bls.n	8005d12 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8005d0e:	2303      	movs	r3, #3
 8005d10:	e006      	b.n	8005d20 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	691b      	ldr	r3, [r3, #16]
 8005d16:	f003 0310 	and.w	r3, r3, #16
 8005d1a:	2b10      	cmp	r3, #16
 8005d1c:	d0f0      	beq.n	8005d00 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8005d1e:	2300      	movs	r3, #0
}
 8005d20:	4618      	mov	r0, r3
 8005d22:	3714      	adds	r7, #20
 8005d24:	46bd      	mov	sp, r7
 8005d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d2a:	4770      	bx	lr

08005d2c <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8005d2c:	b480      	push	{r7}
 8005d2e:	b085      	sub	sp, #20
 8005d30:	af00      	add	r7, sp, #0
 8005d32:	6078      	str	r0, [r7, #4]
 8005d34:	460b      	mov	r3, r1
 8005d36:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005d42:	681a      	ldr	r2, [r3, #0]
 8005d44:	78fb      	ldrb	r3, [r7, #3]
 8005d46:	68f9      	ldr	r1, [r7, #12]
 8005d48:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005d4c:	4313      	orrs	r3, r2
 8005d4e:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8005d50:	2300      	movs	r3, #0
}
 8005d52:	4618      	mov	r0, r3
 8005d54:	3714      	adds	r7, #20
 8005d56:	46bd      	mov	sp, r7
 8005d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d5c:	4770      	bx	lr

08005d5e <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 8005d5e:	b480      	push	{r7}
 8005d60:	b087      	sub	sp, #28
 8005d62:	af00      	add	r7, sp, #0
 8005d64:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8005d6a:	693b      	ldr	r3, [r7, #16]
 8005d6c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005d70:	689b      	ldr	r3, [r3, #8]
 8005d72:	f003 0306 	and.w	r3, r3, #6
 8005d76:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8005d78:	68fb      	ldr	r3, [r7, #12]
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	d102      	bne.n	8005d84 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8005d7e:	2300      	movs	r3, #0
 8005d80:	75fb      	strb	r3, [r7, #23]
 8005d82:	e00a      	b.n	8005d9a <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	2b02      	cmp	r3, #2
 8005d88:	d002      	beq.n	8005d90 <USB_GetDevSpeed+0x32>
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	2b06      	cmp	r3, #6
 8005d8e:	d102      	bne.n	8005d96 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8005d90:	2302      	movs	r3, #2
 8005d92:	75fb      	strb	r3, [r7, #23]
 8005d94:	e001      	b.n	8005d9a <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8005d96:	230f      	movs	r3, #15
 8005d98:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8005d9a:	7dfb      	ldrb	r3, [r7, #23]
}
 8005d9c:	4618      	mov	r0, r3
 8005d9e:	371c      	adds	r7, #28
 8005da0:	46bd      	mov	sp, r7
 8005da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005da6:	4770      	bx	lr

08005da8 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8005da8:	b480      	push	{r7}
 8005daa:	b085      	sub	sp, #20
 8005dac:	af00      	add	r7, sp, #0
 8005dae:	6078      	str	r0, [r7, #4]
 8005db0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8005db6:	683b      	ldr	r3, [r7, #0]
 8005db8:	781b      	ldrb	r3, [r3, #0]
 8005dba:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8005dbc:	683b      	ldr	r3, [r7, #0]
 8005dbe:	785b      	ldrb	r3, [r3, #1]
 8005dc0:	2b01      	cmp	r3, #1
 8005dc2:	d139      	bne.n	8005e38 <USB_ActivateEndpoint+0x90>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005dca:	69da      	ldr	r2, [r3, #28]
 8005dcc:	683b      	ldr	r3, [r7, #0]
 8005dce:	781b      	ldrb	r3, [r3, #0]
 8005dd0:	f003 030f 	and.w	r3, r3, #15
 8005dd4:	2101      	movs	r1, #1
 8005dd6:	fa01 f303 	lsl.w	r3, r1, r3
 8005dda:	b29b      	uxth	r3, r3
 8005ddc:	68f9      	ldr	r1, [r7, #12]
 8005dde:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005de2:	4313      	orrs	r3, r2
 8005de4:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8005de6:	68bb      	ldr	r3, [r7, #8]
 8005de8:	015a      	lsls	r2, r3, #5
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	4413      	add	r3, r2
 8005dee:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005df8:	2b00      	cmp	r3, #0
 8005dfa:	d153      	bne.n	8005ea4 <USB_ActivateEndpoint+0xfc>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8005dfc:	68bb      	ldr	r3, [r7, #8]
 8005dfe:	015a      	lsls	r2, r3, #5
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	4413      	add	r3, r2
 8005e04:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005e08:	681a      	ldr	r2, [r3, #0]
 8005e0a:	683b      	ldr	r3, [r7, #0]
 8005e0c:	689b      	ldr	r3, [r3, #8]
 8005e0e:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8005e12:	683b      	ldr	r3, [r7, #0]
 8005e14:	791b      	ldrb	r3, [r3, #4]
 8005e16:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8005e18:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8005e1a:	68bb      	ldr	r3, [r7, #8]
 8005e1c:	059b      	lsls	r3, r3, #22
 8005e1e:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8005e20:	431a      	orrs	r2, r3
 8005e22:	68bb      	ldr	r3, [r7, #8]
 8005e24:	0159      	lsls	r1, r3, #5
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	440b      	add	r3, r1
 8005e2a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005e2e:	4619      	mov	r1, r3
 8005e30:	4b20      	ldr	r3, [pc, #128]	@ (8005eb4 <USB_ActivateEndpoint+0x10c>)
 8005e32:	4313      	orrs	r3, r2
 8005e34:	600b      	str	r3, [r1, #0]
 8005e36:	e035      	b.n	8005ea4 <USB_ActivateEndpoint+0xfc>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005e3e:	69da      	ldr	r2, [r3, #28]
 8005e40:	683b      	ldr	r3, [r7, #0]
 8005e42:	781b      	ldrb	r3, [r3, #0]
 8005e44:	f003 030f 	and.w	r3, r3, #15
 8005e48:	2101      	movs	r1, #1
 8005e4a:	fa01 f303 	lsl.w	r3, r1, r3
 8005e4e:	041b      	lsls	r3, r3, #16
 8005e50:	68f9      	ldr	r1, [r7, #12]
 8005e52:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005e56:	4313      	orrs	r3, r2
 8005e58:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8005e5a:	68bb      	ldr	r3, [r7, #8]
 8005e5c:	015a      	lsls	r2, r3, #5
 8005e5e:	68fb      	ldr	r3, [r7, #12]
 8005e60:	4413      	add	r3, r2
 8005e62:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005e6c:	2b00      	cmp	r3, #0
 8005e6e:	d119      	bne.n	8005ea4 <USB_ActivateEndpoint+0xfc>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8005e70:	68bb      	ldr	r3, [r7, #8]
 8005e72:	015a      	lsls	r2, r3, #5
 8005e74:	68fb      	ldr	r3, [r7, #12]
 8005e76:	4413      	add	r3, r2
 8005e78:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005e7c:	681a      	ldr	r2, [r3, #0]
 8005e7e:	683b      	ldr	r3, [r7, #0]
 8005e80:	689b      	ldr	r3, [r3, #8]
 8005e82:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8005e86:	683b      	ldr	r3, [r7, #0]
 8005e88:	791b      	ldrb	r3, [r3, #4]
 8005e8a:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8005e8c:	430b      	orrs	r3, r1
 8005e8e:	431a      	orrs	r2, r3
 8005e90:	68bb      	ldr	r3, [r7, #8]
 8005e92:	0159      	lsls	r1, r3, #5
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	440b      	add	r3, r1
 8005e98:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005e9c:	4619      	mov	r1, r3
 8005e9e:	4b05      	ldr	r3, [pc, #20]	@ (8005eb4 <USB_ActivateEndpoint+0x10c>)
 8005ea0:	4313      	orrs	r3, r2
 8005ea2:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8005ea4:	2300      	movs	r3, #0
}
 8005ea6:	4618      	mov	r0, r3
 8005ea8:	3714      	adds	r7, #20
 8005eaa:	46bd      	mov	sp, r7
 8005eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eb0:	4770      	bx	lr
 8005eb2:	bf00      	nop
 8005eb4:	10008000 	.word	0x10008000

08005eb8 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8005eb8:	b480      	push	{r7}
 8005eba:	b085      	sub	sp, #20
 8005ebc:	af00      	add	r7, sp, #0
 8005ebe:	6078      	str	r0, [r7, #4]
 8005ec0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8005ec6:	683b      	ldr	r3, [r7, #0]
 8005ec8:	781b      	ldrb	r3, [r3, #0]
 8005eca:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8005ecc:	683b      	ldr	r3, [r7, #0]
 8005ece:	785b      	ldrb	r3, [r3, #1]
 8005ed0:	2b01      	cmp	r3, #1
 8005ed2:	d161      	bne.n	8005f98 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8005ed4:	68bb      	ldr	r3, [r7, #8]
 8005ed6:	015a      	lsls	r2, r3, #5
 8005ed8:	68fb      	ldr	r3, [r7, #12]
 8005eda:	4413      	add	r3, r2
 8005edc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005ee6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005eea:	d11f      	bne.n	8005f2c <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8005eec:	68bb      	ldr	r3, [r7, #8]
 8005eee:	015a      	lsls	r2, r3, #5
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	4413      	add	r3, r2
 8005ef4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	68ba      	ldr	r2, [r7, #8]
 8005efc:	0151      	lsls	r1, r2, #5
 8005efe:	68fa      	ldr	r2, [r7, #12]
 8005f00:	440a      	add	r2, r1
 8005f02:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005f06:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8005f0a:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8005f0c:	68bb      	ldr	r3, [r7, #8]
 8005f0e:	015a      	lsls	r2, r3, #5
 8005f10:	68fb      	ldr	r3, [r7, #12]
 8005f12:	4413      	add	r3, r2
 8005f14:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	68ba      	ldr	r2, [r7, #8]
 8005f1c:	0151      	lsls	r1, r2, #5
 8005f1e:	68fa      	ldr	r2, [r7, #12]
 8005f20:	440a      	add	r2, r1
 8005f22:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005f26:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005f2a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005f32:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005f34:	683b      	ldr	r3, [r7, #0]
 8005f36:	781b      	ldrb	r3, [r3, #0]
 8005f38:	f003 030f 	and.w	r3, r3, #15
 8005f3c:	2101      	movs	r1, #1
 8005f3e:	fa01 f303 	lsl.w	r3, r1, r3
 8005f42:	b29b      	uxth	r3, r3
 8005f44:	43db      	mvns	r3, r3
 8005f46:	68f9      	ldr	r1, [r7, #12]
 8005f48:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005f4c:	4013      	ands	r3, r2
 8005f4e:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8005f50:	68fb      	ldr	r3, [r7, #12]
 8005f52:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005f56:	69da      	ldr	r2, [r3, #28]
 8005f58:	683b      	ldr	r3, [r7, #0]
 8005f5a:	781b      	ldrb	r3, [r3, #0]
 8005f5c:	f003 030f 	and.w	r3, r3, #15
 8005f60:	2101      	movs	r1, #1
 8005f62:	fa01 f303 	lsl.w	r3, r1, r3
 8005f66:	b29b      	uxth	r3, r3
 8005f68:	43db      	mvns	r3, r3
 8005f6a:	68f9      	ldr	r1, [r7, #12]
 8005f6c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005f70:	4013      	ands	r3, r2
 8005f72:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8005f74:	68bb      	ldr	r3, [r7, #8]
 8005f76:	015a      	lsls	r2, r3, #5
 8005f78:	68fb      	ldr	r3, [r7, #12]
 8005f7a:	4413      	add	r3, r2
 8005f7c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005f80:	681a      	ldr	r2, [r3, #0]
 8005f82:	68bb      	ldr	r3, [r7, #8]
 8005f84:	0159      	lsls	r1, r3, #5
 8005f86:	68fb      	ldr	r3, [r7, #12]
 8005f88:	440b      	add	r3, r1
 8005f8a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005f8e:	4619      	mov	r1, r3
 8005f90:	4b35      	ldr	r3, [pc, #212]	@ (8006068 <USB_DeactivateEndpoint+0x1b0>)
 8005f92:	4013      	ands	r3, r2
 8005f94:	600b      	str	r3, [r1, #0]
 8005f96:	e060      	b.n	800605a <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005f98:	68bb      	ldr	r3, [r7, #8]
 8005f9a:	015a      	lsls	r2, r3, #5
 8005f9c:	68fb      	ldr	r3, [r7, #12]
 8005f9e:	4413      	add	r3, r2
 8005fa0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005faa:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005fae:	d11f      	bne.n	8005ff0 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8005fb0:	68bb      	ldr	r3, [r7, #8]
 8005fb2:	015a      	lsls	r2, r3, #5
 8005fb4:	68fb      	ldr	r3, [r7, #12]
 8005fb6:	4413      	add	r3, r2
 8005fb8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	68ba      	ldr	r2, [r7, #8]
 8005fc0:	0151      	lsls	r1, r2, #5
 8005fc2:	68fa      	ldr	r2, [r7, #12]
 8005fc4:	440a      	add	r2, r1
 8005fc6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005fca:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8005fce:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8005fd0:	68bb      	ldr	r3, [r7, #8]
 8005fd2:	015a      	lsls	r2, r3, #5
 8005fd4:	68fb      	ldr	r3, [r7, #12]
 8005fd6:	4413      	add	r3, r2
 8005fd8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	68ba      	ldr	r2, [r7, #8]
 8005fe0:	0151      	lsls	r1, r2, #5
 8005fe2:	68fa      	ldr	r2, [r7, #12]
 8005fe4:	440a      	add	r2, r1
 8005fe6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005fea:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005fee:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8005ff0:	68fb      	ldr	r3, [r7, #12]
 8005ff2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005ff6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005ff8:	683b      	ldr	r3, [r7, #0]
 8005ffa:	781b      	ldrb	r3, [r3, #0]
 8005ffc:	f003 030f 	and.w	r3, r3, #15
 8006000:	2101      	movs	r1, #1
 8006002:	fa01 f303 	lsl.w	r3, r1, r3
 8006006:	041b      	lsls	r3, r3, #16
 8006008:	43db      	mvns	r3, r3
 800600a:	68f9      	ldr	r1, [r7, #12]
 800600c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006010:	4013      	ands	r3, r2
 8006012:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800601a:	69da      	ldr	r2, [r3, #28]
 800601c:	683b      	ldr	r3, [r7, #0]
 800601e:	781b      	ldrb	r3, [r3, #0]
 8006020:	f003 030f 	and.w	r3, r3, #15
 8006024:	2101      	movs	r1, #1
 8006026:	fa01 f303 	lsl.w	r3, r1, r3
 800602a:	041b      	lsls	r3, r3, #16
 800602c:	43db      	mvns	r3, r3
 800602e:	68f9      	ldr	r1, [r7, #12]
 8006030:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006034:	4013      	ands	r3, r2
 8006036:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8006038:	68bb      	ldr	r3, [r7, #8]
 800603a:	015a      	lsls	r2, r3, #5
 800603c:	68fb      	ldr	r3, [r7, #12]
 800603e:	4413      	add	r3, r2
 8006040:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006044:	681a      	ldr	r2, [r3, #0]
 8006046:	68bb      	ldr	r3, [r7, #8]
 8006048:	0159      	lsls	r1, r3, #5
 800604a:	68fb      	ldr	r3, [r7, #12]
 800604c:	440b      	add	r3, r1
 800604e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006052:	4619      	mov	r1, r3
 8006054:	4b05      	ldr	r3, [pc, #20]	@ (800606c <USB_DeactivateEndpoint+0x1b4>)
 8006056:	4013      	ands	r3, r2
 8006058:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800605a:	2300      	movs	r3, #0
}
 800605c:	4618      	mov	r0, r3
 800605e:	3714      	adds	r7, #20
 8006060:	46bd      	mov	sp, r7
 8006062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006066:	4770      	bx	lr
 8006068:	ec337800 	.word	0xec337800
 800606c:	eff37800 	.word	0xeff37800

08006070 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8006070:	b580      	push	{r7, lr}
 8006072:	b08a      	sub	sp, #40	@ 0x28
 8006074:	af02      	add	r7, sp, #8
 8006076:	60f8      	str	r0, [r7, #12]
 8006078:	60b9      	str	r1, [r7, #8]
 800607a:	4613      	mov	r3, r2
 800607c:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8006082:	68bb      	ldr	r3, [r7, #8]
 8006084:	781b      	ldrb	r3, [r3, #0]
 8006086:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8006088:	68bb      	ldr	r3, [r7, #8]
 800608a:	785b      	ldrb	r3, [r3, #1]
 800608c:	2b01      	cmp	r3, #1
 800608e:	f040 8185 	bne.w	800639c <USB_EPStartXfer+0x32c>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8006092:	68bb      	ldr	r3, [r7, #8]
 8006094:	691b      	ldr	r3, [r3, #16]
 8006096:	2b00      	cmp	r3, #0
 8006098:	d132      	bne.n	8006100 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800609a:	69bb      	ldr	r3, [r7, #24]
 800609c:	015a      	lsls	r2, r3, #5
 800609e:	69fb      	ldr	r3, [r7, #28]
 80060a0:	4413      	add	r3, r2
 80060a2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80060a6:	691a      	ldr	r2, [r3, #16]
 80060a8:	69bb      	ldr	r3, [r7, #24]
 80060aa:	0159      	lsls	r1, r3, #5
 80060ac:	69fb      	ldr	r3, [r7, #28]
 80060ae:	440b      	add	r3, r1
 80060b0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80060b4:	4619      	mov	r1, r3
 80060b6:	4ba7      	ldr	r3, [pc, #668]	@ (8006354 <USB_EPStartXfer+0x2e4>)
 80060b8:	4013      	ands	r3, r2
 80060ba:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80060bc:	69bb      	ldr	r3, [r7, #24]
 80060be:	015a      	lsls	r2, r3, #5
 80060c0:	69fb      	ldr	r3, [r7, #28]
 80060c2:	4413      	add	r3, r2
 80060c4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80060c8:	691b      	ldr	r3, [r3, #16]
 80060ca:	69ba      	ldr	r2, [r7, #24]
 80060cc:	0151      	lsls	r1, r2, #5
 80060ce:	69fa      	ldr	r2, [r7, #28]
 80060d0:	440a      	add	r2, r1
 80060d2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80060d6:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80060da:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80060dc:	69bb      	ldr	r3, [r7, #24]
 80060de:	015a      	lsls	r2, r3, #5
 80060e0:	69fb      	ldr	r3, [r7, #28]
 80060e2:	4413      	add	r3, r2
 80060e4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80060e8:	691a      	ldr	r2, [r3, #16]
 80060ea:	69bb      	ldr	r3, [r7, #24]
 80060ec:	0159      	lsls	r1, r3, #5
 80060ee:	69fb      	ldr	r3, [r7, #28]
 80060f0:	440b      	add	r3, r1
 80060f2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80060f6:	4619      	mov	r1, r3
 80060f8:	4b97      	ldr	r3, [pc, #604]	@ (8006358 <USB_EPStartXfer+0x2e8>)
 80060fa:	4013      	ands	r3, r2
 80060fc:	610b      	str	r3, [r1, #16]
 80060fe:	e097      	b.n	8006230 <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8006100:	69bb      	ldr	r3, [r7, #24]
 8006102:	015a      	lsls	r2, r3, #5
 8006104:	69fb      	ldr	r3, [r7, #28]
 8006106:	4413      	add	r3, r2
 8006108:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800610c:	691a      	ldr	r2, [r3, #16]
 800610e:	69bb      	ldr	r3, [r7, #24]
 8006110:	0159      	lsls	r1, r3, #5
 8006112:	69fb      	ldr	r3, [r7, #28]
 8006114:	440b      	add	r3, r1
 8006116:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800611a:	4619      	mov	r1, r3
 800611c:	4b8e      	ldr	r3, [pc, #568]	@ (8006358 <USB_EPStartXfer+0x2e8>)
 800611e:	4013      	ands	r3, r2
 8006120:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8006122:	69bb      	ldr	r3, [r7, #24]
 8006124:	015a      	lsls	r2, r3, #5
 8006126:	69fb      	ldr	r3, [r7, #28]
 8006128:	4413      	add	r3, r2
 800612a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800612e:	691a      	ldr	r2, [r3, #16]
 8006130:	69bb      	ldr	r3, [r7, #24]
 8006132:	0159      	lsls	r1, r3, #5
 8006134:	69fb      	ldr	r3, [r7, #28]
 8006136:	440b      	add	r3, r1
 8006138:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800613c:	4619      	mov	r1, r3
 800613e:	4b85      	ldr	r3, [pc, #532]	@ (8006354 <USB_EPStartXfer+0x2e4>)
 8006140:	4013      	ands	r3, r2
 8006142:	610b      	str	r3, [r1, #16]

      if (epnum == 0U)
 8006144:	69bb      	ldr	r3, [r7, #24]
 8006146:	2b00      	cmp	r3, #0
 8006148:	d11a      	bne.n	8006180 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 800614a:	68bb      	ldr	r3, [r7, #8]
 800614c:	691a      	ldr	r2, [r3, #16]
 800614e:	68bb      	ldr	r3, [r7, #8]
 8006150:	689b      	ldr	r3, [r3, #8]
 8006152:	429a      	cmp	r2, r3
 8006154:	d903      	bls.n	800615e <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 8006156:	68bb      	ldr	r3, [r7, #8]
 8006158:	689a      	ldr	r2, [r3, #8]
 800615a:	68bb      	ldr	r3, [r7, #8]
 800615c:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800615e:	69bb      	ldr	r3, [r7, #24]
 8006160:	015a      	lsls	r2, r3, #5
 8006162:	69fb      	ldr	r3, [r7, #28]
 8006164:	4413      	add	r3, r2
 8006166:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800616a:	691b      	ldr	r3, [r3, #16]
 800616c:	69ba      	ldr	r2, [r7, #24]
 800616e:	0151      	lsls	r1, r2, #5
 8006170:	69fa      	ldr	r2, [r7, #28]
 8006172:	440a      	add	r2, r1
 8006174:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006178:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800617c:	6113      	str	r3, [r2, #16]
 800617e:	e044      	b.n	800620a <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8006180:	68bb      	ldr	r3, [r7, #8]
 8006182:	691a      	ldr	r2, [r3, #16]
 8006184:	68bb      	ldr	r3, [r7, #8]
 8006186:	689b      	ldr	r3, [r3, #8]
 8006188:	4413      	add	r3, r2
 800618a:	1e5a      	subs	r2, r3, #1
 800618c:	68bb      	ldr	r3, [r7, #8]
 800618e:	689b      	ldr	r3, [r3, #8]
 8006190:	fbb2 f3f3 	udiv	r3, r2, r3
 8006194:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 8006196:	69bb      	ldr	r3, [r7, #24]
 8006198:	015a      	lsls	r2, r3, #5
 800619a:	69fb      	ldr	r3, [r7, #28]
 800619c:	4413      	add	r3, r2
 800619e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80061a2:	691a      	ldr	r2, [r3, #16]
 80061a4:	8afb      	ldrh	r3, [r7, #22]
 80061a6:	04d9      	lsls	r1, r3, #19
 80061a8:	4b6c      	ldr	r3, [pc, #432]	@ (800635c <USB_EPStartXfer+0x2ec>)
 80061aa:	400b      	ands	r3, r1
 80061ac:	69b9      	ldr	r1, [r7, #24]
 80061ae:	0148      	lsls	r0, r1, #5
 80061b0:	69f9      	ldr	r1, [r7, #28]
 80061b2:	4401      	add	r1, r0
 80061b4:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 80061b8:	4313      	orrs	r3, r2
 80061ba:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 80061bc:	68bb      	ldr	r3, [r7, #8]
 80061be:	791b      	ldrb	r3, [r3, #4]
 80061c0:	2b01      	cmp	r3, #1
 80061c2:	d122      	bne.n	800620a <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 80061c4:	69bb      	ldr	r3, [r7, #24]
 80061c6:	015a      	lsls	r2, r3, #5
 80061c8:	69fb      	ldr	r3, [r7, #28]
 80061ca:	4413      	add	r3, r2
 80061cc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80061d0:	691b      	ldr	r3, [r3, #16]
 80061d2:	69ba      	ldr	r2, [r7, #24]
 80061d4:	0151      	lsls	r1, r2, #5
 80061d6:	69fa      	ldr	r2, [r7, #28]
 80061d8:	440a      	add	r2, r1
 80061da:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80061de:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 80061e2:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 80061e4:	69bb      	ldr	r3, [r7, #24]
 80061e6:	015a      	lsls	r2, r3, #5
 80061e8:	69fb      	ldr	r3, [r7, #28]
 80061ea:	4413      	add	r3, r2
 80061ec:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80061f0:	691a      	ldr	r2, [r3, #16]
 80061f2:	8afb      	ldrh	r3, [r7, #22]
 80061f4:	075b      	lsls	r3, r3, #29
 80061f6:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 80061fa:	69b9      	ldr	r1, [r7, #24]
 80061fc:	0148      	lsls	r0, r1, #5
 80061fe:	69f9      	ldr	r1, [r7, #28]
 8006200:	4401      	add	r1, r0
 8006202:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8006206:	4313      	orrs	r3, r2
 8006208:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800620a:	69bb      	ldr	r3, [r7, #24]
 800620c:	015a      	lsls	r2, r3, #5
 800620e:	69fb      	ldr	r3, [r7, #28]
 8006210:	4413      	add	r3, r2
 8006212:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006216:	691a      	ldr	r2, [r3, #16]
 8006218:	68bb      	ldr	r3, [r7, #8]
 800621a:	691b      	ldr	r3, [r3, #16]
 800621c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006220:	69b9      	ldr	r1, [r7, #24]
 8006222:	0148      	lsls	r0, r1, #5
 8006224:	69f9      	ldr	r1, [r7, #28]
 8006226:	4401      	add	r1, r0
 8006228:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800622c:	4313      	orrs	r3, r2
 800622e:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8006230:	79fb      	ldrb	r3, [r7, #7]
 8006232:	2b01      	cmp	r3, #1
 8006234:	d14b      	bne.n	80062ce <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8006236:	68bb      	ldr	r3, [r7, #8]
 8006238:	69db      	ldr	r3, [r3, #28]
 800623a:	2b00      	cmp	r3, #0
 800623c:	d009      	beq.n	8006252 <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800623e:	69bb      	ldr	r3, [r7, #24]
 8006240:	015a      	lsls	r2, r3, #5
 8006242:	69fb      	ldr	r3, [r7, #28]
 8006244:	4413      	add	r3, r2
 8006246:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800624a:	461a      	mov	r2, r3
 800624c:	68bb      	ldr	r3, [r7, #8]
 800624e:	69db      	ldr	r3, [r3, #28]
 8006250:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8006252:	68bb      	ldr	r3, [r7, #8]
 8006254:	791b      	ldrb	r3, [r3, #4]
 8006256:	2b01      	cmp	r3, #1
 8006258:	d128      	bne.n	80062ac <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800625a:	69fb      	ldr	r3, [r7, #28]
 800625c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006260:	689b      	ldr	r3, [r3, #8]
 8006262:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006266:	2b00      	cmp	r3, #0
 8006268:	d110      	bne.n	800628c <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800626a:	69bb      	ldr	r3, [r7, #24]
 800626c:	015a      	lsls	r2, r3, #5
 800626e:	69fb      	ldr	r3, [r7, #28]
 8006270:	4413      	add	r3, r2
 8006272:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	69ba      	ldr	r2, [r7, #24]
 800627a:	0151      	lsls	r1, r2, #5
 800627c:	69fa      	ldr	r2, [r7, #28]
 800627e:	440a      	add	r2, r1
 8006280:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006284:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8006288:	6013      	str	r3, [r2, #0]
 800628a:	e00f      	b.n	80062ac <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800628c:	69bb      	ldr	r3, [r7, #24]
 800628e:	015a      	lsls	r2, r3, #5
 8006290:	69fb      	ldr	r3, [r7, #28]
 8006292:	4413      	add	r3, r2
 8006294:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	69ba      	ldr	r2, [r7, #24]
 800629c:	0151      	lsls	r1, r2, #5
 800629e:	69fa      	ldr	r2, [r7, #28]
 80062a0:	440a      	add	r2, r1
 80062a2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80062a6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80062aa:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80062ac:	69bb      	ldr	r3, [r7, #24]
 80062ae:	015a      	lsls	r2, r3, #5
 80062b0:	69fb      	ldr	r3, [r7, #28]
 80062b2:	4413      	add	r3, r2
 80062b4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	69ba      	ldr	r2, [r7, #24]
 80062bc:	0151      	lsls	r1, r2, #5
 80062be:	69fa      	ldr	r2, [r7, #28]
 80062c0:	440a      	add	r2, r1
 80062c2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80062c6:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80062ca:	6013      	str	r3, [r2, #0]
 80062cc:	e169      	b.n	80065a2 <USB_EPStartXfer+0x532>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80062ce:	69bb      	ldr	r3, [r7, #24]
 80062d0:	015a      	lsls	r2, r3, #5
 80062d2:	69fb      	ldr	r3, [r7, #28]
 80062d4:	4413      	add	r3, r2
 80062d6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	69ba      	ldr	r2, [r7, #24]
 80062de:	0151      	lsls	r1, r2, #5
 80062e0:	69fa      	ldr	r2, [r7, #28]
 80062e2:	440a      	add	r2, r1
 80062e4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80062e8:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80062ec:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80062ee:	68bb      	ldr	r3, [r7, #8]
 80062f0:	791b      	ldrb	r3, [r3, #4]
 80062f2:	2b01      	cmp	r3, #1
 80062f4:	d015      	beq.n	8006322 <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 80062f6:	68bb      	ldr	r3, [r7, #8]
 80062f8:	691b      	ldr	r3, [r3, #16]
 80062fa:	2b00      	cmp	r3, #0
 80062fc:	f000 8151 	beq.w	80065a2 <USB_EPStartXfer+0x532>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8006300:	69fb      	ldr	r3, [r7, #28]
 8006302:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006306:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006308:	68bb      	ldr	r3, [r7, #8]
 800630a:	781b      	ldrb	r3, [r3, #0]
 800630c:	f003 030f 	and.w	r3, r3, #15
 8006310:	2101      	movs	r1, #1
 8006312:	fa01 f303 	lsl.w	r3, r1, r3
 8006316:	69f9      	ldr	r1, [r7, #28]
 8006318:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800631c:	4313      	orrs	r3, r2
 800631e:	634b      	str	r3, [r1, #52]	@ 0x34
 8006320:	e13f      	b.n	80065a2 <USB_EPStartXfer+0x532>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8006322:	69fb      	ldr	r3, [r7, #28]
 8006324:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006328:	689b      	ldr	r3, [r3, #8]
 800632a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800632e:	2b00      	cmp	r3, #0
 8006330:	d116      	bne.n	8006360 <USB_EPStartXfer+0x2f0>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8006332:	69bb      	ldr	r3, [r7, #24]
 8006334:	015a      	lsls	r2, r3, #5
 8006336:	69fb      	ldr	r3, [r7, #28]
 8006338:	4413      	add	r3, r2
 800633a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	69ba      	ldr	r2, [r7, #24]
 8006342:	0151      	lsls	r1, r2, #5
 8006344:	69fa      	ldr	r2, [r7, #28]
 8006346:	440a      	add	r2, r1
 8006348:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800634c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8006350:	6013      	str	r3, [r2, #0]
 8006352:	e015      	b.n	8006380 <USB_EPStartXfer+0x310>
 8006354:	e007ffff 	.word	0xe007ffff
 8006358:	fff80000 	.word	0xfff80000
 800635c:	1ff80000 	.word	0x1ff80000
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8006360:	69bb      	ldr	r3, [r7, #24]
 8006362:	015a      	lsls	r2, r3, #5
 8006364:	69fb      	ldr	r3, [r7, #28]
 8006366:	4413      	add	r3, r2
 8006368:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	69ba      	ldr	r2, [r7, #24]
 8006370:	0151      	lsls	r1, r2, #5
 8006372:	69fa      	ldr	r2, [r7, #28]
 8006374:	440a      	add	r2, r1
 8006376:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800637a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800637e:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8006380:	68bb      	ldr	r3, [r7, #8]
 8006382:	68d9      	ldr	r1, [r3, #12]
 8006384:	68bb      	ldr	r3, [r7, #8]
 8006386:	781a      	ldrb	r2, [r3, #0]
 8006388:	68bb      	ldr	r3, [r7, #8]
 800638a:	691b      	ldr	r3, [r3, #16]
 800638c:	b298      	uxth	r0, r3
 800638e:	79fb      	ldrb	r3, [r7, #7]
 8006390:	9300      	str	r3, [sp, #0]
 8006392:	4603      	mov	r3, r0
 8006394:	68f8      	ldr	r0, [r7, #12]
 8006396:	f000 f9b9 	bl	800670c <USB_WritePacket>
 800639a:	e102      	b.n	80065a2 <USB_EPStartXfer+0x532>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800639c:	69bb      	ldr	r3, [r7, #24]
 800639e:	015a      	lsls	r2, r3, #5
 80063a0:	69fb      	ldr	r3, [r7, #28]
 80063a2:	4413      	add	r3, r2
 80063a4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80063a8:	691a      	ldr	r2, [r3, #16]
 80063aa:	69bb      	ldr	r3, [r7, #24]
 80063ac:	0159      	lsls	r1, r3, #5
 80063ae:	69fb      	ldr	r3, [r7, #28]
 80063b0:	440b      	add	r3, r1
 80063b2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80063b6:	4619      	mov	r1, r3
 80063b8:	4b7c      	ldr	r3, [pc, #496]	@ (80065ac <USB_EPStartXfer+0x53c>)
 80063ba:	4013      	ands	r3, r2
 80063bc:	610b      	str	r3, [r1, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 80063be:	69bb      	ldr	r3, [r7, #24]
 80063c0:	015a      	lsls	r2, r3, #5
 80063c2:	69fb      	ldr	r3, [r7, #28]
 80063c4:	4413      	add	r3, r2
 80063c6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80063ca:	691a      	ldr	r2, [r3, #16]
 80063cc:	69bb      	ldr	r3, [r7, #24]
 80063ce:	0159      	lsls	r1, r3, #5
 80063d0:	69fb      	ldr	r3, [r7, #28]
 80063d2:	440b      	add	r3, r1
 80063d4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80063d8:	4619      	mov	r1, r3
 80063da:	4b75      	ldr	r3, [pc, #468]	@ (80065b0 <USB_EPStartXfer+0x540>)
 80063dc:	4013      	ands	r3, r2
 80063de:	610b      	str	r3, [r1, #16]

    if (epnum == 0U)
 80063e0:	69bb      	ldr	r3, [r7, #24]
 80063e2:	2b00      	cmp	r3, #0
 80063e4:	d12f      	bne.n	8006446 <USB_EPStartXfer+0x3d6>
    {
      if (ep->xfer_len > 0U)
 80063e6:	68bb      	ldr	r3, [r7, #8]
 80063e8:	691b      	ldr	r3, [r3, #16]
 80063ea:	2b00      	cmp	r3, #0
 80063ec:	d003      	beq.n	80063f6 <USB_EPStartXfer+0x386>
      {
        ep->xfer_len = ep->maxpacket;
 80063ee:	68bb      	ldr	r3, [r7, #8]
 80063f0:	689a      	ldr	r2, [r3, #8]
 80063f2:	68bb      	ldr	r3, [r7, #8]
 80063f4:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 80063f6:	68bb      	ldr	r3, [r7, #8]
 80063f8:	689a      	ldr	r2, [r3, #8]
 80063fa:	68bb      	ldr	r3, [r7, #8]
 80063fc:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 80063fe:	69bb      	ldr	r3, [r7, #24]
 8006400:	015a      	lsls	r2, r3, #5
 8006402:	69fb      	ldr	r3, [r7, #28]
 8006404:	4413      	add	r3, r2
 8006406:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800640a:	691a      	ldr	r2, [r3, #16]
 800640c:	68bb      	ldr	r3, [r7, #8]
 800640e:	6a1b      	ldr	r3, [r3, #32]
 8006410:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006414:	69b9      	ldr	r1, [r7, #24]
 8006416:	0148      	lsls	r0, r1, #5
 8006418:	69f9      	ldr	r1, [r7, #28]
 800641a:	4401      	add	r1, r0
 800641c:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8006420:	4313      	orrs	r3, r2
 8006422:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8006424:	69bb      	ldr	r3, [r7, #24]
 8006426:	015a      	lsls	r2, r3, #5
 8006428:	69fb      	ldr	r3, [r7, #28]
 800642a:	4413      	add	r3, r2
 800642c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006430:	691b      	ldr	r3, [r3, #16]
 8006432:	69ba      	ldr	r2, [r7, #24]
 8006434:	0151      	lsls	r1, r2, #5
 8006436:	69fa      	ldr	r2, [r7, #28]
 8006438:	440a      	add	r2, r1
 800643a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800643e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8006442:	6113      	str	r3, [r2, #16]
 8006444:	e05f      	b.n	8006506 <USB_EPStartXfer+0x496>
    }
    else
    {
      if (ep->xfer_len == 0U)
 8006446:	68bb      	ldr	r3, [r7, #8]
 8006448:	691b      	ldr	r3, [r3, #16]
 800644a:	2b00      	cmp	r3, #0
 800644c:	d123      	bne.n	8006496 <USB_EPStartXfer+0x426>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800644e:	69bb      	ldr	r3, [r7, #24]
 8006450:	015a      	lsls	r2, r3, #5
 8006452:	69fb      	ldr	r3, [r7, #28]
 8006454:	4413      	add	r3, r2
 8006456:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800645a:	691a      	ldr	r2, [r3, #16]
 800645c:	68bb      	ldr	r3, [r7, #8]
 800645e:	689b      	ldr	r3, [r3, #8]
 8006460:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006464:	69b9      	ldr	r1, [r7, #24]
 8006466:	0148      	lsls	r0, r1, #5
 8006468:	69f9      	ldr	r1, [r7, #28]
 800646a:	4401      	add	r1, r0
 800646c:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8006470:	4313      	orrs	r3, r2
 8006472:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8006474:	69bb      	ldr	r3, [r7, #24]
 8006476:	015a      	lsls	r2, r3, #5
 8006478:	69fb      	ldr	r3, [r7, #28]
 800647a:	4413      	add	r3, r2
 800647c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006480:	691b      	ldr	r3, [r3, #16]
 8006482:	69ba      	ldr	r2, [r7, #24]
 8006484:	0151      	lsls	r1, r2, #5
 8006486:	69fa      	ldr	r2, [r7, #28]
 8006488:	440a      	add	r2, r1
 800648a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800648e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8006492:	6113      	str	r3, [r2, #16]
 8006494:	e037      	b.n	8006506 <USB_EPStartXfer+0x496>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8006496:	68bb      	ldr	r3, [r7, #8]
 8006498:	691a      	ldr	r2, [r3, #16]
 800649a:	68bb      	ldr	r3, [r7, #8]
 800649c:	689b      	ldr	r3, [r3, #8]
 800649e:	4413      	add	r3, r2
 80064a0:	1e5a      	subs	r2, r3, #1
 80064a2:	68bb      	ldr	r3, [r7, #8]
 80064a4:	689b      	ldr	r3, [r3, #8]
 80064a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80064aa:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 80064ac:	68bb      	ldr	r3, [r7, #8]
 80064ae:	689b      	ldr	r3, [r3, #8]
 80064b0:	8afa      	ldrh	r2, [r7, #22]
 80064b2:	fb03 f202 	mul.w	r2, r3, r2
 80064b6:	68bb      	ldr	r3, [r7, #8]
 80064b8:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 80064ba:	69bb      	ldr	r3, [r7, #24]
 80064bc:	015a      	lsls	r2, r3, #5
 80064be:	69fb      	ldr	r3, [r7, #28]
 80064c0:	4413      	add	r3, r2
 80064c2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80064c6:	691a      	ldr	r2, [r3, #16]
 80064c8:	8afb      	ldrh	r3, [r7, #22]
 80064ca:	04d9      	lsls	r1, r3, #19
 80064cc:	4b39      	ldr	r3, [pc, #228]	@ (80065b4 <USB_EPStartXfer+0x544>)
 80064ce:	400b      	ands	r3, r1
 80064d0:	69b9      	ldr	r1, [r7, #24]
 80064d2:	0148      	lsls	r0, r1, #5
 80064d4:	69f9      	ldr	r1, [r7, #28]
 80064d6:	4401      	add	r1, r0
 80064d8:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80064dc:	4313      	orrs	r3, r2
 80064de:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 80064e0:	69bb      	ldr	r3, [r7, #24]
 80064e2:	015a      	lsls	r2, r3, #5
 80064e4:	69fb      	ldr	r3, [r7, #28]
 80064e6:	4413      	add	r3, r2
 80064e8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80064ec:	691a      	ldr	r2, [r3, #16]
 80064ee:	68bb      	ldr	r3, [r7, #8]
 80064f0:	6a1b      	ldr	r3, [r3, #32]
 80064f2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80064f6:	69b9      	ldr	r1, [r7, #24]
 80064f8:	0148      	lsls	r0, r1, #5
 80064fa:	69f9      	ldr	r1, [r7, #28]
 80064fc:	4401      	add	r1, r0
 80064fe:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8006502:	4313      	orrs	r3, r2
 8006504:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 8006506:	79fb      	ldrb	r3, [r7, #7]
 8006508:	2b01      	cmp	r3, #1
 800650a:	d10d      	bne.n	8006528 <USB_EPStartXfer+0x4b8>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800650c:	68bb      	ldr	r3, [r7, #8]
 800650e:	68db      	ldr	r3, [r3, #12]
 8006510:	2b00      	cmp	r3, #0
 8006512:	d009      	beq.n	8006528 <USB_EPStartXfer+0x4b8>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8006514:	68bb      	ldr	r3, [r7, #8]
 8006516:	68d9      	ldr	r1, [r3, #12]
 8006518:	69bb      	ldr	r3, [r7, #24]
 800651a:	015a      	lsls	r2, r3, #5
 800651c:	69fb      	ldr	r3, [r7, #28]
 800651e:	4413      	add	r3, r2
 8006520:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006524:	460a      	mov	r2, r1
 8006526:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8006528:	68bb      	ldr	r3, [r7, #8]
 800652a:	791b      	ldrb	r3, [r3, #4]
 800652c:	2b01      	cmp	r3, #1
 800652e:	d128      	bne.n	8006582 <USB_EPStartXfer+0x512>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8006530:	69fb      	ldr	r3, [r7, #28]
 8006532:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006536:	689b      	ldr	r3, [r3, #8]
 8006538:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800653c:	2b00      	cmp	r3, #0
 800653e:	d110      	bne.n	8006562 <USB_EPStartXfer+0x4f2>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8006540:	69bb      	ldr	r3, [r7, #24]
 8006542:	015a      	lsls	r2, r3, #5
 8006544:	69fb      	ldr	r3, [r7, #28]
 8006546:	4413      	add	r3, r2
 8006548:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	69ba      	ldr	r2, [r7, #24]
 8006550:	0151      	lsls	r1, r2, #5
 8006552:	69fa      	ldr	r2, [r7, #28]
 8006554:	440a      	add	r2, r1
 8006556:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800655a:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800655e:	6013      	str	r3, [r2, #0]
 8006560:	e00f      	b.n	8006582 <USB_EPStartXfer+0x512>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8006562:	69bb      	ldr	r3, [r7, #24]
 8006564:	015a      	lsls	r2, r3, #5
 8006566:	69fb      	ldr	r3, [r7, #28]
 8006568:	4413      	add	r3, r2
 800656a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	69ba      	ldr	r2, [r7, #24]
 8006572:	0151      	lsls	r1, r2, #5
 8006574:	69fa      	ldr	r2, [r7, #28]
 8006576:	440a      	add	r2, r1
 8006578:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800657c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006580:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8006582:	69bb      	ldr	r3, [r7, #24]
 8006584:	015a      	lsls	r2, r3, #5
 8006586:	69fb      	ldr	r3, [r7, #28]
 8006588:	4413      	add	r3, r2
 800658a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	69ba      	ldr	r2, [r7, #24]
 8006592:	0151      	lsls	r1, r2, #5
 8006594:	69fa      	ldr	r2, [r7, #28]
 8006596:	440a      	add	r2, r1
 8006598:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800659c:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80065a0:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80065a2:	2300      	movs	r3, #0
}
 80065a4:	4618      	mov	r0, r3
 80065a6:	3720      	adds	r7, #32
 80065a8:	46bd      	mov	sp, r7
 80065aa:	bd80      	pop	{r7, pc}
 80065ac:	fff80000 	.word	0xfff80000
 80065b0:	e007ffff 	.word	0xe007ffff
 80065b4:	1ff80000 	.word	0x1ff80000

080065b8 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80065b8:	b480      	push	{r7}
 80065ba:	b087      	sub	sp, #28
 80065bc:	af00      	add	r7, sp, #0
 80065be:	6078      	str	r0, [r7, #4]
 80065c0:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80065c2:	2300      	movs	r3, #0
 80065c4:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 80065c6:	2300      	movs	r3, #0
 80065c8:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 80065ce:	683b      	ldr	r3, [r7, #0]
 80065d0:	785b      	ldrb	r3, [r3, #1]
 80065d2:	2b01      	cmp	r3, #1
 80065d4:	d14a      	bne.n	800666c <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80065d6:	683b      	ldr	r3, [r7, #0]
 80065d8:	781b      	ldrb	r3, [r3, #0]
 80065da:	015a      	lsls	r2, r3, #5
 80065dc:	693b      	ldr	r3, [r7, #16]
 80065de:	4413      	add	r3, r2
 80065e0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80065ea:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80065ee:	f040 8086 	bne.w	80066fe <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 80065f2:	683b      	ldr	r3, [r7, #0]
 80065f4:	781b      	ldrb	r3, [r3, #0]
 80065f6:	015a      	lsls	r2, r3, #5
 80065f8:	693b      	ldr	r3, [r7, #16]
 80065fa:	4413      	add	r3, r2
 80065fc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	683a      	ldr	r2, [r7, #0]
 8006604:	7812      	ldrb	r2, [r2, #0]
 8006606:	0151      	lsls	r1, r2, #5
 8006608:	693a      	ldr	r2, [r7, #16]
 800660a:	440a      	add	r2, r1
 800660c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006610:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8006614:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8006616:	683b      	ldr	r3, [r7, #0]
 8006618:	781b      	ldrb	r3, [r3, #0]
 800661a:	015a      	lsls	r2, r3, #5
 800661c:	693b      	ldr	r3, [r7, #16]
 800661e:	4413      	add	r3, r2
 8006620:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	683a      	ldr	r2, [r7, #0]
 8006628:	7812      	ldrb	r2, [r2, #0]
 800662a:	0151      	lsls	r1, r2, #5
 800662c:	693a      	ldr	r2, [r7, #16]
 800662e:	440a      	add	r2, r1
 8006630:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006634:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006638:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800663a:	68fb      	ldr	r3, [r7, #12]
 800663c:	3301      	adds	r3, #1
 800663e:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8006640:	68fb      	ldr	r3, [r7, #12]
 8006642:	f242 7210 	movw	r2, #10000	@ 0x2710
 8006646:	4293      	cmp	r3, r2
 8006648:	d902      	bls.n	8006650 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 800664a:	2301      	movs	r3, #1
 800664c:	75fb      	strb	r3, [r7, #23]
          break;
 800664e:	e056      	b.n	80066fe <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8006650:	683b      	ldr	r3, [r7, #0]
 8006652:	781b      	ldrb	r3, [r3, #0]
 8006654:	015a      	lsls	r2, r3, #5
 8006656:	693b      	ldr	r3, [r7, #16]
 8006658:	4413      	add	r3, r2
 800665a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006664:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006668:	d0e7      	beq.n	800663a <USB_EPStopXfer+0x82>
 800666a:	e048      	b.n	80066fe <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800666c:	683b      	ldr	r3, [r7, #0]
 800666e:	781b      	ldrb	r3, [r3, #0]
 8006670:	015a      	lsls	r2, r3, #5
 8006672:	693b      	ldr	r3, [r7, #16]
 8006674:	4413      	add	r3, r2
 8006676:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006680:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006684:	d13b      	bne.n	80066fe <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8006686:	683b      	ldr	r3, [r7, #0]
 8006688:	781b      	ldrb	r3, [r3, #0]
 800668a:	015a      	lsls	r2, r3, #5
 800668c:	693b      	ldr	r3, [r7, #16]
 800668e:	4413      	add	r3, r2
 8006690:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	683a      	ldr	r2, [r7, #0]
 8006698:	7812      	ldrb	r2, [r2, #0]
 800669a:	0151      	lsls	r1, r2, #5
 800669c:	693a      	ldr	r2, [r7, #16]
 800669e:	440a      	add	r2, r1
 80066a0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80066a4:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80066a8:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 80066aa:	683b      	ldr	r3, [r7, #0]
 80066ac:	781b      	ldrb	r3, [r3, #0]
 80066ae:	015a      	lsls	r2, r3, #5
 80066b0:	693b      	ldr	r3, [r7, #16]
 80066b2:	4413      	add	r3, r2
 80066b4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	683a      	ldr	r2, [r7, #0]
 80066bc:	7812      	ldrb	r2, [r2, #0]
 80066be:	0151      	lsls	r1, r2, #5
 80066c0:	693a      	ldr	r2, [r7, #16]
 80066c2:	440a      	add	r2, r1
 80066c4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80066c8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80066cc:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 80066ce:	68fb      	ldr	r3, [r7, #12]
 80066d0:	3301      	adds	r3, #1
 80066d2:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 80066d4:	68fb      	ldr	r3, [r7, #12]
 80066d6:	f242 7210 	movw	r2, #10000	@ 0x2710
 80066da:	4293      	cmp	r3, r2
 80066dc:	d902      	bls.n	80066e4 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 80066de:	2301      	movs	r3, #1
 80066e0:	75fb      	strb	r3, [r7, #23]
          break;
 80066e2:	e00c      	b.n	80066fe <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 80066e4:	683b      	ldr	r3, [r7, #0]
 80066e6:	781b      	ldrb	r3, [r3, #0]
 80066e8:	015a      	lsls	r2, r3, #5
 80066ea:	693b      	ldr	r3, [r7, #16]
 80066ec:	4413      	add	r3, r2
 80066ee:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80066f8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80066fc:	d0e7      	beq.n	80066ce <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 80066fe:	7dfb      	ldrb	r3, [r7, #23]
}
 8006700:	4618      	mov	r0, r3
 8006702:	371c      	adds	r7, #28
 8006704:	46bd      	mov	sp, r7
 8006706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800670a:	4770      	bx	lr

0800670c <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800670c:	b480      	push	{r7}
 800670e:	b089      	sub	sp, #36	@ 0x24
 8006710:	af00      	add	r7, sp, #0
 8006712:	60f8      	str	r0, [r7, #12]
 8006714:	60b9      	str	r1, [r7, #8]
 8006716:	4611      	mov	r1, r2
 8006718:	461a      	mov	r2, r3
 800671a:	460b      	mov	r3, r1
 800671c:	71fb      	strb	r3, [r7, #7]
 800671e:	4613      	mov	r3, r2
 8006720:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006722:	68fb      	ldr	r3, [r7, #12]
 8006724:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8006726:	68bb      	ldr	r3, [r7, #8]
 8006728:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800672a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800672e:	2b00      	cmp	r3, #0
 8006730:	d123      	bne.n	800677a <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8006732:	88bb      	ldrh	r3, [r7, #4]
 8006734:	3303      	adds	r3, #3
 8006736:	089b      	lsrs	r3, r3, #2
 8006738:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800673a:	2300      	movs	r3, #0
 800673c:	61bb      	str	r3, [r7, #24]
 800673e:	e018      	b.n	8006772 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8006740:	79fb      	ldrb	r3, [r7, #7]
 8006742:	031a      	lsls	r2, r3, #12
 8006744:	697b      	ldr	r3, [r7, #20]
 8006746:	4413      	add	r3, r2
 8006748:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800674c:	461a      	mov	r2, r3
 800674e:	69fb      	ldr	r3, [r7, #28]
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	6013      	str	r3, [r2, #0]
      pSrc++;
 8006754:	69fb      	ldr	r3, [r7, #28]
 8006756:	3301      	adds	r3, #1
 8006758:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800675a:	69fb      	ldr	r3, [r7, #28]
 800675c:	3301      	adds	r3, #1
 800675e:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8006760:	69fb      	ldr	r3, [r7, #28]
 8006762:	3301      	adds	r3, #1
 8006764:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8006766:	69fb      	ldr	r3, [r7, #28]
 8006768:	3301      	adds	r3, #1
 800676a:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800676c:	69bb      	ldr	r3, [r7, #24]
 800676e:	3301      	adds	r3, #1
 8006770:	61bb      	str	r3, [r7, #24]
 8006772:	69ba      	ldr	r2, [r7, #24]
 8006774:	693b      	ldr	r3, [r7, #16]
 8006776:	429a      	cmp	r2, r3
 8006778:	d3e2      	bcc.n	8006740 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800677a:	2300      	movs	r3, #0
}
 800677c:	4618      	mov	r0, r3
 800677e:	3724      	adds	r7, #36	@ 0x24
 8006780:	46bd      	mov	sp, r7
 8006782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006786:	4770      	bx	lr

08006788 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8006788:	b480      	push	{r7}
 800678a:	b08b      	sub	sp, #44	@ 0x2c
 800678c:	af00      	add	r7, sp, #0
 800678e:	60f8      	str	r0, [r7, #12]
 8006790:	60b9      	str	r1, [r7, #8]
 8006792:	4613      	mov	r3, r2
 8006794:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006796:	68fb      	ldr	r3, [r7, #12]
 8006798:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800679a:	68bb      	ldr	r3, [r7, #8]
 800679c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800679e:	88fb      	ldrh	r3, [r7, #6]
 80067a0:	089b      	lsrs	r3, r3, #2
 80067a2:	b29b      	uxth	r3, r3
 80067a4:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 80067a6:	88fb      	ldrh	r3, [r7, #6]
 80067a8:	f003 0303 	and.w	r3, r3, #3
 80067ac:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 80067ae:	2300      	movs	r3, #0
 80067b0:	623b      	str	r3, [r7, #32]
 80067b2:	e014      	b.n	80067de <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 80067b4:	69bb      	ldr	r3, [r7, #24]
 80067b6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80067ba:	681a      	ldr	r2, [r3, #0]
 80067bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067be:	601a      	str	r2, [r3, #0]
    pDest++;
 80067c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067c2:	3301      	adds	r3, #1
 80067c4:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80067c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067c8:	3301      	adds	r3, #1
 80067ca:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80067cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067ce:	3301      	adds	r3, #1
 80067d0:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80067d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067d4:	3301      	adds	r3, #1
 80067d6:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 80067d8:	6a3b      	ldr	r3, [r7, #32]
 80067da:	3301      	adds	r3, #1
 80067dc:	623b      	str	r3, [r7, #32]
 80067de:	6a3a      	ldr	r2, [r7, #32]
 80067e0:	697b      	ldr	r3, [r7, #20]
 80067e2:	429a      	cmp	r2, r3
 80067e4:	d3e6      	bcc.n	80067b4 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 80067e6:	8bfb      	ldrh	r3, [r7, #30]
 80067e8:	2b00      	cmp	r3, #0
 80067ea:	d01e      	beq.n	800682a <USB_ReadPacket+0xa2>
  {
    i = 0U;
 80067ec:	2300      	movs	r3, #0
 80067ee:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 80067f0:	69bb      	ldr	r3, [r7, #24]
 80067f2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80067f6:	461a      	mov	r2, r3
 80067f8:	f107 0310 	add.w	r3, r7, #16
 80067fc:	6812      	ldr	r2, [r2, #0]
 80067fe:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8006800:	693a      	ldr	r2, [r7, #16]
 8006802:	6a3b      	ldr	r3, [r7, #32]
 8006804:	b2db      	uxtb	r3, r3
 8006806:	00db      	lsls	r3, r3, #3
 8006808:	fa22 f303 	lsr.w	r3, r2, r3
 800680c:	b2da      	uxtb	r2, r3
 800680e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006810:	701a      	strb	r2, [r3, #0]
      i++;
 8006812:	6a3b      	ldr	r3, [r7, #32]
 8006814:	3301      	adds	r3, #1
 8006816:	623b      	str	r3, [r7, #32]
      pDest++;
 8006818:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800681a:	3301      	adds	r3, #1
 800681c:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 800681e:	8bfb      	ldrh	r3, [r7, #30]
 8006820:	3b01      	subs	r3, #1
 8006822:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8006824:	8bfb      	ldrh	r3, [r7, #30]
 8006826:	2b00      	cmp	r3, #0
 8006828:	d1ea      	bne.n	8006800 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800682a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800682c:	4618      	mov	r0, r3
 800682e:	372c      	adds	r7, #44	@ 0x2c
 8006830:	46bd      	mov	sp, r7
 8006832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006836:	4770      	bx	lr

08006838 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8006838:	b480      	push	{r7}
 800683a:	b085      	sub	sp, #20
 800683c:	af00      	add	r7, sp, #0
 800683e:	6078      	str	r0, [r7, #4]
 8006840:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8006846:	683b      	ldr	r3, [r7, #0]
 8006848:	781b      	ldrb	r3, [r3, #0]
 800684a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800684c:	683b      	ldr	r3, [r7, #0]
 800684e:	785b      	ldrb	r3, [r3, #1]
 8006850:	2b01      	cmp	r3, #1
 8006852:	d12c      	bne.n	80068ae <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8006854:	68bb      	ldr	r3, [r7, #8]
 8006856:	015a      	lsls	r2, r3, #5
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	4413      	add	r3, r2
 800685c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	2b00      	cmp	r3, #0
 8006864:	db12      	blt.n	800688c <USB_EPSetStall+0x54>
 8006866:	68bb      	ldr	r3, [r7, #8]
 8006868:	2b00      	cmp	r3, #0
 800686a:	d00f      	beq.n	800688c <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800686c:	68bb      	ldr	r3, [r7, #8]
 800686e:	015a      	lsls	r2, r3, #5
 8006870:	68fb      	ldr	r3, [r7, #12]
 8006872:	4413      	add	r3, r2
 8006874:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	68ba      	ldr	r2, [r7, #8]
 800687c:	0151      	lsls	r1, r2, #5
 800687e:	68fa      	ldr	r2, [r7, #12]
 8006880:	440a      	add	r2, r1
 8006882:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006886:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800688a:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800688c:	68bb      	ldr	r3, [r7, #8]
 800688e:	015a      	lsls	r2, r3, #5
 8006890:	68fb      	ldr	r3, [r7, #12]
 8006892:	4413      	add	r3, r2
 8006894:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	68ba      	ldr	r2, [r7, #8]
 800689c:	0151      	lsls	r1, r2, #5
 800689e:	68fa      	ldr	r2, [r7, #12]
 80068a0:	440a      	add	r2, r1
 80068a2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80068a6:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80068aa:	6013      	str	r3, [r2, #0]
 80068ac:	e02b      	b.n	8006906 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 80068ae:	68bb      	ldr	r3, [r7, #8]
 80068b0:	015a      	lsls	r2, r3, #5
 80068b2:	68fb      	ldr	r3, [r7, #12]
 80068b4:	4413      	add	r3, r2
 80068b6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	2b00      	cmp	r3, #0
 80068be:	db12      	blt.n	80068e6 <USB_EPSetStall+0xae>
 80068c0:	68bb      	ldr	r3, [r7, #8]
 80068c2:	2b00      	cmp	r3, #0
 80068c4:	d00f      	beq.n	80068e6 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 80068c6:	68bb      	ldr	r3, [r7, #8]
 80068c8:	015a      	lsls	r2, r3, #5
 80068ca:	68fb      	ldr	r3, [r7, #12]
 80068cc:	4413      	add	r3, r2
 80068ce:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	68ba      	ldr	r2, [r7, #8]
 80068d6:	0151      	lsls	r1, r2, #5
 80068d8:	68fa      	ldr	r2, [r7, #12]
 80068da:	440a      	add	r2, r1
 80068dc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80068e0:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80068e4:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 80068e6:	68bb      	ldr	r3, [r7, #8]
 80068e8:	015a      	lsls	r2, r3, #5
 80068ea:	68fb      	ldr	r3, [r7, #12]
 80068ec:	4413      	add	r3, r2
 80068ee:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	68ba      	ldr	r2, [r7, #8]
 80068f6:	0151      	lsls	r1, r2, #5
 80068f8:	68fa      	ldr	r2, [r7, #12]
 80068fa:	440a      	add	r2, r1
 80068fc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006900:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8006904:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8006906:	2300      	movs	r3, #0
}
 8006908:	4618      	mov	r0, r3
 800690a:	3714      	adds	r7, #20
 800690c:	46bd      	mov	sp, r7
 800690e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006912:	4770      	bx	lr

08006914 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8006914:	b480      	push	{r7}
 8006916:	b085      	sub	sp, #20
 8006918:	af00      	add	r7, sp, #0
 800691a:	6078      	str	r0, [r7, #4]
 800691c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8006922:	683b      	ldr	r3, [r7, #0]
 8006924:	781b      	ldrb	r3, [r3, #0]
 8006926:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8006928:	683b      	ldr	r3, [r7, #0]
 800692a:	785b      	ldrb	r3, [r3, #1]
 800692c:	2b01      	cmp	r3, #1
 800692e:	d128      	bne.n	8006982 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8006930:	68bb      	ldr	r3, [r7, #8]
 8006932:	015a      	lsls	r2, r3, #5
 8006934:	68fb      	ldr	r3, [r7, #12]
 8006936:	4413      	add	r3, r2
 8006938:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	68ba      	ldr	r2, [r7, #8]
 8006940:	0151      	lsls	r1, r2, #5
 8006942:	68fa      	ldr	r2, [r7, #12]
 8006944:	440a      	add	r2, r1
 8006946:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800694a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800694e:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8006950:	683b      	ldr	r3, [r7, #0]
 8006952:	791b      	ldrb	r3, [r3, #4]
 8006954:	2b03      	cmp	r3, #3
 8006956:	d003      	beq.n	8006960 <USB_EPClearStall+0x4c>
 8006958:	683b      	ldr	r3, [r7, #0]
 800695a:	791b      	ldrb	r3, [r3, #4]
 800695c:	2b02      	cmp	r3, #2
 800695e:	d138      	bne.n	80069d2 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8006960:	68bb      	ldr	r3, [r7, #8]
 8006962:	015a      	lsls	r2, r3, #5
 8006964:	68fb      	ldr	r3, [r7, #12]
 8006966:	4413      	add	r3, r2
 8006968:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	68ba      	ldr	r2, [r7, #8]
 8006970:	0151      	lsls	r1, r2, #5
 8006972:	68fa      	ldr	r2, [r7, #12]
 8006974:	440a      	add	r2, r1
 8006976:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800697a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800697e:	6013      	str	r3, [r2, #0]
 8006980:	e027      	b.n	80069d2 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8006982:	68bb      	ldr	r3, [r7, #8]
 8006984:	015a      	lsls	r2, r3, #5
 8006986:	68fb      	ldr	r3, [r7, #12]
 8006988:	4413      	add	r3, r2
 800698a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	68ba      	ldr	r2, [r7, #8]
 8006992:	0151      	lsls	r1, r2, #5
 8006994:	68fa      	ldr	r2, [r7, #12]
 8006996:	440a      	add	r2, r1
 8006998:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800699c:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80069a0:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80069a2:	683b      	ldr	r3, [r7, #0]
 80069a4:	791b      	ldrb	r3, [r3, #4]
 80069a6:	2b03      	cmp	r3, #3
 80069a8:	d003      	beq.n	80069b2 <USB_EPClearStall+0x9e>
 80069aa:	683b      	ldr	r3, [r7, #0]
 80069ac:	791b      	ldrb	r3, [r3, #4]
 80069ae:	2b02      	cmp	r3, #2
 80069b0:	d10f      	bne.n	80069d2 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80069b2:	68bb      	ldr	r3, [r7, #8]
 80069b4:	015a      	lsls	r2, r3, #5
 80069b6:	68fb      	ldr	r3, [r7, #12]
 80069b8:	4413      	add	r3, r2
 80069ba:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	68ba      	ldr	r2, [r7, #8]
 80069c2:	0151      	lsls	r1, r2, #5
 80069c4:	68fa      	ldr	r2, [r7, #12]
 80069c6:	440a      	add	r2, r1
 80069c8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80069cc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80069d0:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 80069d2:	2300      	movs	r3, #0
}
 80069d4:	4618      	mov	r0, r3
 80069d6:	3714      	adds	r7, #20
 80069d8:	46bd      	mov	sp, r7
 80069da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069de:	4770      	bx	lr

080069e0 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 80069e0:	b480      	push	{r7}
 80069e2:	b085      	sub	sp, #20
 80069e4:	af00      	add	r7, sp, #0
 80069e6:	6078      	str	r0, [r7, #4]
 80069e8:	460b      	mov	r3, r1
 80069ea:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 80069f0:	68fb      	ldr	r3, [r7, #12]
 80069f2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	68fa      	ldr	r2, [r7, #12]
 80069fa:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80069fe:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8006a02:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8006a04:	68fb      	ldr	r3, [r7, #12]
 8006a06:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006a0a:	681a      	ldr	r2, [r3, #0]
 8006a0c:	78fb      	ldrb	r3, [r7, #3]
 8006a0e:	011b      	lsls	r3, r3, #4
 8006a10:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 8006a14:	68f9      	ldr	r1, [r7, #12]
 8006a16:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006a1a:	4313      	orrs	r3, r2
 8006a1c:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8006a1e:	2300      	movs	r3, #0
}
 8006a20:	4618      	mov	r0, r3
 8006a22:	3714      	adds	r7, #20
 8006a24:	46bd      	mov	sp, r7
 8006a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a2a:	4770      	bx	lr

08006a2c <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8006a2c:	b480      	push	{r7}
 8006a2e:	b085      	sub	sp, #20
 8006a30:	af00      	add	r7, sp, #0
 8006a32:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8006a38:	68fb      	ldr	r3, [r7, #12]
 8006a3a:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	68fa      	ldr	r2, [r7, #12]
 8006a42:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8006a46:	f023 0303 	bic.w	r3, r3, #3
 8006a4a:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8006a4c:	68fb      	ldr	r3, [r7, #12]
 8006a4e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006a52:	685b      	ldr	r3, [r3, #4]
 8006a54:	68fa      	ldr	r2, [r7, #12]
 8006a56:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006a5a:	f023 0302 	bic.w	r3, r3, #2
 8006a5e:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8006a60:	2300      	movs	r3, #0
}
 8006a62:	4618      	mov	r0, r3
 8006a64:	3714      	adds	r7, #20
 8006a66:	46bd      	mov	sp, r7
 8006a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a6c:	4770      	bx	lr

08006a6e <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8006a6e:	b480      	push	{r7}
 8006a70:	b085      	sub	sp, #20
 8006a72:	af00      	add	r7, sp, #0
 8006a74:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8006a7a:	68fb      	ldr	r3, [r7, #12]
 8006a7c:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8006a80:	681b      	ldr	r3, [r3, #0]
 8006a82:	68fa      	ldr	r2, [r7, #12]
 8006a84:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8006a88:	f023 0303 	bic.w	r3, r3, #3
 8006a8c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8006a8e:	68fb      	ldr	r3, [r7, #12]
 8006a90:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006a94:	685b      	ldr	r3, [r3, #4]
 8006a96:	68fa      	ldr	r2, [r7, #12]
 8006a98:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006a9c:	f043 0302 	orr.w	r3, r3, #2
 8006aa0:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8006aa2:	2300      	movs	r3, #0
}
 8006aa4:	4618      	mov	r0, r3
 8006aa6:	3714      	adds	r7, #20
 8006aa8:	46bd      	mov	sp, r7
 8006aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aae:	4770      	bx	lr

08006ab0 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8006ab0:	b480      	push	{r7}
 8006ab2:	b085      	sub	sp, #20
 8006ab4:	af00      	add	r7, sp, #0
 8006ab6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	695b      	ldr	r3, [r3, #20]
 8006abc:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	699b      	ldr	r3, [r3, #24]
 8006ac2:	68fa      	ldr	r2, [r7, #12]
 8006ac4:	4013      	ands	r3, r2
 8006ac6:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8006ac8:	68fb      	ldr	r3, [r7, #12]
}
 8006aca:	4618      	mov	r0, r3
 8006acc:	3714      	adds	r7, #20
 8006ace:	46bd      	mov	sp, r7
 8006ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ad4:	4770      	bx	lr

08006ad6 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8006ad6:	b480      	push	{r7}
 8006ad8:	b085      	sub	sp, #20
 8006ada:	af00      	add	r7, sp, #0
 8006adc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006ae8:	699b      	ldr	r3, [r3, #24]
 8006aea:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8006aec:	68fb      	ldr	r3, [r7, #12]
 8006aee:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006af2:	69db      	ldr	r3, [r3, #28]
 8006af4:	68ba      	ldr	r2, [r7, #8]
 8006af6:	4013      	ands	r3, r2
 8006af8:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8006afa:	68bb      	ldr	r3, [r7, #8]
 8006afc:	0c1b      	lsrs	r3, r3, #16
}
 8006afe:	4618      	mov	r0, r3
 8006b00:	3714      	adds	r7, #20
 8006b02:	46bd      	mov	sp, r7
 8006b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b08:	4770      	bx	lr

08006b0a <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8006b0a:	b480      	push	{r7}
 8006b0c:	b085      	sub	sp, #20
 8006b0e:	af00      	add	r7, sp, #0
 8006b10:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8006b16:	68fb      	ldr	r3, [r7, #12]
 8006b18:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006b1c:	699b      	ldr	r3, [r3, #24]
 8006b1e:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8006b20:	68fb      	ldr	r3, [r7, #12]
 8006b22:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006b26:	69db      	ldr	r3, [r3, #28]
 8006b28:	68ba      	ldr	r2, [r7, #8]
 8006b2a:	4013      	ands	r3, r2
 8006b2c:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8006b2e:	68bb      	ldr	r3, [r7, #8]
 8006b30:	b29b      	uxth	r3, r3
}
 8006b32:	4618      	mov	r0, r3
 8006b34:	3714      	adds	r7, #20
 8006b36:	46bd      	mov	sp, r7
 8006b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b3c:	4770      	bx	lr

08006b3e <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8006b3e:	b480      	push	{r7}
 8006b40:	b085      	sub	sp, #20
 8006b42:	af00      	add	r7, sp, #0
 8006b44:	6078      	str	r0, [r7, #4]
 8006b46:	460b      	mov	r3, r1
 8006b48:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8006b4e:	78fb      	ldrb	r3, [r7, #3]
 8006b50:	015a      	lsls	r2, r3, #5
 8006b52:	68fb      	ldr	r3, [r7, #12]
 8006b54:	4413      	add	r3, r2
 8006b56:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006b5a:	689b      	ldr	r3, [r3, #8]
 8006b5c:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8006b5e:	68fb      	ldr	r3, [r7, #12]
 8006b60:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006b64:	695b      	ldr	r3, [r3, #20]
 8006b66:	68ba      	ldr	r2, [r7, #8]
 8006b68:	4013      	ands	r3, r2
 8006b6a:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8006b6c:	68bb      	ldr	r3, [r7, #8]
}
 8006b6e:	4618      	mov	r0, r3
 8006b70:	3714      	adds	r7, #20
 8006b72:	46bd      	mov	sp, r7
 8006b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b78:	4770      	bx	lr

08006b7a <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8006b7a:	b480      	push	{r7}
 8006b7c:	b087      	sub	sp, #28
 8006b7e:	af00      	add	r7, sp, #0
 8006b80:	6078      	str	r0, [r7, #4]
 8006b82:	460b      	mov	r3, r1
 8006b84:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8006b8a:	697b      	ldr	r3, [r7, #20]
 8006b8c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006b90:	691b      	ldr	r3, [r3, #16]
 8006b92:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8006b94:	697b      	ldr	r3, [r7, #20]
 8006b96:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006b9a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006b9c:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8006b9e:	78fb      	ldrb	r3, [r7, #3]
 8006ba0:	f003 030f 	and.w	r3, r3, #15
 8006ba4:	68fa      	ldr	r2, [r7, #12]
 8006ba6:	fa22 f303 	lsr.w	r3, r2, r3
 8006baa:	01db      	lsls	r3, r3, #7
 8006bac:	b2db      	uxtb	r3, r3
 8006bae:	693a      	ldr	r2, [r7, #16]
 8006bb0:	4313      	orrs	r3, r2
 8006bb2:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8006bb4:	78fb      	ldrb	r3, [r7, #3]
 8006bb6:	015a      	lsls	r2, r3, #5
 8006bb8:	697b      	ldr	r3, [r7, #20]
 8006bba:	4413      	add	r3, r2
 8006bbc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006bc0:	689b      	ldr	r3, [r3, #8]
 8006bc2:	693a      	ldr	r2, [r7, #16]
 8006bc4:	4013      	ands	r3, r2
 8006bc6:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8006bc8:	68bb      	ldr	r3, [r7, #8]
}
 8006bca:	4618      	mov	r0, r3
 8006bcc:	371c      	adds	r7, #28
 8006bce:	46bd      	mov	sp, r7
 8006bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bd4:	4770      	bx	lr

08006bd6 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8006bd6:	b480      	push	{r7}
 8006bd8:	b083      	sub	sp, #12
 8006bda:	af00      	add	r7, sp, #0
 8006bdc:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	695b      	ldr	r3, [r3, #20]
 8006be2:	f003 0301 	and.w	r3, r3, #1
}
 8006be6:	4618      	mov	r0, r3
 8006be8:	370c      	adds	r7, #12
 8006bea:	46bd      	mov	sp, r7
 8006bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bf0:	4770      	bx	lr
	...

08006bf4 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 8006bf4:	b480      	push	{r7}
 8006bf6:	b085      	sub	sp, #20
 8006bf8:	af00      	add	r7, sp, #0
 8006bfa:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8006c00:	68fb      	ldr	r3, [r7, #12]
 8006c02:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006c06:	681a      	ldr	r2, [r3, #0]
 8006c08:	68fb      	ldr	r3, [r7, #12]
 8006c0a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006c0e:	4619      	mov	r1, r3
 8006c10:	4b09      	ldr	r3, [pc, #36]	@ (8006c38 <USB_ActivateSetup+0x44>)
 8006c12:	4013      	ands	r3, r2
 8006c14:	600b      	str	r3, [r1, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8006c16:	68fb      	ldr	r3, [r7, #12]
 8006c18:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006c1c:	685b      	ldr	r3, [r3, #4]
 8006c1e:	68fa      	ldr	r2, [r7, #12]
 8006c20:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006c24:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006c28:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8006c2a:	2300      	movs	r3, #0
}
 8006c2c:	4618      	mov	r0, r3
 8006c2e:	3714      	adds	r7, #20
 8006c30:	46bd      	mov	sp, r7
 8006c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c36:	4770      	bx	lr
 8006c38:	fffff800 	.word	0xfffff800

08006c3c <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 8006c3c:	b480      	push	{r7}
 8006c3e:	b087      	sub	sp, #28
 8006c40:	af00      	add	r7, sp, #0
 8006c42:	60f8      	str	r0, [r7, #12]
 8006c44:	460b      	mov	r3, r1
 8006c46:	607a      	str	r2, [r7, #4]
 8006c48:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006c4a:	68fb      	ldr	r3, [r7, #12]
 8006c4c:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8006c4e:	68fb      	ldr	r3, [r7, #12]
 8006c50:	333c      	adds	r3, #60	@ 0x3c
 8006c52:	3304      	adds	r3, #4
 8006c54:	681b      	ldr	r3, [r3, #0]
 8006c56:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8006c58:	693b      	ldr	r3, [r7, #16]
 8006c5a:	4a26      	ldr	r2, [pc, #152]	@ (8006cf4 <USB_EP0_OutStart+0xb8>)
 8006c5c:	4293      	cmp	r3, r2
 8006c5e:	d90a      	bls.n	8006c76 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006c60:	697b      	ldr	r3, [r7, #20]
 8006c62:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006c66:	681b      	ldr	r3, [r3, #0]
 8006c68:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006c6c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006c70:	d101      	bne.n	8006c76 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8006c72:	2300      	movs	r3, #0
 8006c74:	e037      	b.n	8006ce6 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8006c76:	697b      	ldr	r3, [r7, #20]
 8006c78:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006c7c:	461a      	mov	r2, r3
 8006c7e:	2300      	movs	r3, #0
 8006c80:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8006c82:	697b      	ldr	r3, [r7, #20]
 8006c84:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006c88:	691b      	ldr	r3, [r3, #16]
 8006c8a:	697a      	ldr	r2, [r7, #20]
 8006c8c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006c90:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8006c94:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8006c96:	697b      	ldr	r3, [r7, #20]
 8006c98:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006c9c:	691b      	ldr	r3, [r3, #16]
 8006c9e:	697a      	ldr	r2, [r7, #20]
 8006ca0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006ca4:	f043 0318 	orr.w	r3, r3, #24
 8006ca8:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8006caa:	697b      	ldr	r3, [r7, #20]
 8006cac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006cb0:	691b      	ldr	r3, [r3, #16]
 8006cb2:	697a      	ldr	r2, [r7, #20]
 8006cb4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006cb8:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 8006cbc:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8006cbe:	7afb      	ldrb	r3, [r7, #11]
 8006cc0:	2b01      	cmp	r3, #1
 8006cc2:	d10f      	bne.n	8006ce4 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8006cc4:	697b      	ldr	r3, [r7, #20]
 8006cc6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006cca:	461a      	mov	r2, r3
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8006cd0:	697b      	ldr	r3, [r7, #20]
 8006cd2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	697a      	ldr	r2, [r7, #20]
 8006cda:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006cde:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 8006ce2:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8006ce4:	2300      	movs	r3, #0
}
 8006ce6:	4618      	mov	r0, r3
 8006ce8:	371c      	adds	r7, #28
 8006cea:	46bd      	mov	sp, r7
 8006cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cf0:	4770      	bx	lr
 8006cf2:	bf00      	nop
 8006cf4:	4f54300a 	.word	0x4f54300a

08006cf8 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8006cf8:	b480      	push	{r7}
 8006cfa:	b085      	sub	sp, #20
 8006cfc:	af00      	add	r7, sp, #0
 8006cfe:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006d00:	2300      	movs	r3, #0
 8006d02:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006d04:	68fb      	ldr	r3, [r7, #12]
 8006d06:	3301      	adds	r3, #1
 8006d08:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006d0a:	68fb      	ldr	r3, [r7, #12]
 8006d0c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006d10:	d901      	bls.n	8006d16 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8006d12:	2303      	movs	r3, #3
 8006d14:	e01b      	b.n	8006d4e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	691b      	ldr	r3, [r3, #16]
 8006d1a:	2b00      	cmp	r3, #0
 8006d1c:	daf2      	bge.n	8006d04 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8006d1e:	2300      	movs	r3, #0
 8006d20:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	691b      	ldr	r3, [r3, #16]
 8006d26:	f043 0201 	orr.w	r2, r3, #1
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006d2e:	68fb      	ldr	r3, [r7, #12]
 8006d30:	3301      	adds	r3, #1
 8006d32:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006d34:	68fb      	ldr	r3, [r7, #12]
 8006d36:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006d3a:	d901      	bls.n	8006d40 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8006d3c:	2303      	movs	r3, #3
 8006d3e:	e006      	b.n	8006d4e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	691b      	ldr	r3, [r3, #16]
 8006d44:	f003 0301 	and.w	r3, r3, #1
 8006d48:	2b01      	cmp	r3, #1
 8006d4a:	d0f0      	beq.n	8006d2e <USB_CoreReset+0x36>

  return HAL_OK;
 8006d4c:	2300      	movs	r3, #0
}
 8006d4e:	4618      	mov	r0, r3
 8006d50:	3714      	adds	r7, #20
 8006d52:	46bd      	mov	sp, r7
 8006d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d58:	4770      	bx	lr
	...

08006d5c <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8006d5c:	b580      	push	{r7, lr}
 8006d5e:	b084      	sub	sp, #16
 8006d60:	af00      	add	r7, sp, #0
 8006d62:	6078      	str	r0, [r7, #4]
 8006d64:	460b      	mov	r3, r1
 8006d66:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8006d68:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 8006d6c:	f002 fcf0 	bl	8009750 <USBD_static_malloc>
 8006d70:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 8006d72:	68fb      	ldr	r3, [r7, #12]
 8006d74:	2b00      	cmp	r3, #0
 8006d76:	d109      	bne.n	8006d8c <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	32b0      	adds	r2, #176	@ 0xb0
 8006d82:	2100      	movs	r1, #0
 8006d84:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8006d88:	2302      	movs	r3, #2
 8006d8a:	e0d4      	b.n	8006f36 <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 8006d8c:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 8006d90:	2100      	movs	r1, #0
 8006d92:	68f8      	ldr	r0, [r7, #12]
 8006d94:	f002 fd20 	bl	80097d8 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	32b0      	adds	r2, #176	@ 0xb0
 8006da2:	68f9      	ldr	r1, [r7, #12]
 8006da4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	32b0      	adds	r2, #176	@ 0xb0
 8006db2:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	7c1b      	ldrb	r3, [r3, #16]
 8006dc0:	2b00      	cmp	r3, #0
 8006dc2:	d138      	bne.n	8006e36 <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8006dc4:	4b5e      	ldr	r3, [pc, #376]	@ (8006f40 <USBD_CDC_Init+0x1e4>)
 8006dc6:	7819      	ldrb	r1, [r3, #0]
 8006dc8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006dcc:	2202      	movs	r2, #2
 8006dce:	6878      	ldr	r0, [r7, #4]
 8006dd0:	f002 fb9b 	bl	800950a <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8006dd4:	4b5a      	ldr	r3, [pc, #360]	@ (8006f40 <USBD_CDC_Init+0x1e4>)
 8006dd6:	781b      	ldrb	r3, [r3, #0]
 8006dd8:	f003 020f 	and.w	r2, r3, #15
 8006ddc:	6879      	ldr	r1, [r7, #4]
 8006dde:	4613      	mov	r3, r2
 8006de0:	009b      	lsls	r3, r3, #2
 8006de2:	4413      	add	r3, r2
 8006de4:	009b      	lsls	r3, r3, #2
 8006de6:	440b      	add	r3, r1
 8006de8:	3324      	adds	r3, #36	@ 0x24
 8006dea:	2201      	movs	r2, #1
 8006dec:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8006dee:	4b55      	ldr	r3, [pc, #340]	@ (8006f44 <USBD_CDC_Init+0x1e8>)
 8006df0:	7819      	ldrb	r1, [r3, #0]
 8006df2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006df6:	2202      	movs	r2, #2
 8006df8:	6878      	ldr	r0, [r7, #4]
 8006dfa:	f002 fb86 	bl	800950a <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8006dfe:	4b51      	ldr	r3, [pc, #324]	@ (8006f44 <USBD_CDC_Init+0x1e8>)
 8006e00:	781b      	ldrb	r3, [r3, #0]
 8006e02:	f003 020f 	and.w	r2, r3, #15
 8006e06:	6879      	ldr	r1, [r7, #4]
 8006e08:	4613      	mov	r3, r2
 8006e0a:	009b      	lsls	r3, r3, #2
 8006e0c:	4413      	add	r3, r2
 8006e0e:	009b      	lsls	r3, r3, #2
 8006e10:	440b      	add	r3, r1
 8006e12:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8006e16:	2201      	movs	r2, #1
 8006e18:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8006e1a:	4b4b      	ldr	r3, [pc, #300]	@ (8006f48 <USBD_CDC_Init+0x1ec>)
 8006e1c:	781b      	ldrb	r3, [r3, #0]
 8006e1e:	f003 020f 	and.w	r2, r3, #15
 8006e22:	6879      	ldr	r1, [r7, #4]
 8006e24:	4613      	mov	r3, r2
 8006e26:	009b      	lsls	r3, r3, #2
 8006e28:	4413      	add	r3, r2
 8006e2a:	009b      	lsls	r3, r3, #2
 8006e2c:	440b      	add	r3, r1
 8006e2e:	3326      	adds	r3, #38	@ 0x26
 8006e30:	2210      	movs	r2, #16
 8006e32:	801a      	strh	r2, [r3, #0]
 8006e34:	e035      	b.n	8006ea2 <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8006e36:	4b42      	ldr	r3, [pc, #264]	@ (8006f40 <USBD_CDC_Init+0x1e4>)
 8006e38:	7819      	ldrb	r1, [r3, #0]
 8006e3a:	2340      	movs	r3, #64	@ 0x40
 8006e3c:	2202      	movs	r2, #2
 8006e3e:	6878      	ldr	r0, [r7, #4]
 8006e40:	f002 fb63 	bl	800950a <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8006e44:	4b3e      	ldr	r3, [pc, #248]	@ (8006f40 <USBD_CDC_Init+0x1e4>)
 8006e46:	781b      	ldrb	r3, [r3, #0]
 8006e48:	f003 020f 	and.w	r2, r3, #15
 8006e4c:	6879      	ldr	r1, [r7, #4]
 8006e4e:	4613      	mov	r3, r2
 8006e50:	009b      	lsls	r3, r3, #2
 8006e52:	4413      	add	r3, r2
 8006e54:	009b      	lsls	r3, r3, #2
 8006e56:	440b      	add	r3, r1
 8006e58:	3324      	adds	r3, #36	@ 0x24
 8006e5a:	2201      	movs	r2, #1
 8006e5c:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8006e5e:	4b39      	ldr	r3, [pc, #228]	@ (8006f44 <USBD_CDC_Init+0x1e8>)
 8006e60:	7819      	ldrb	r1, [r3, #0]
 8006e62:	2340      	movs	r3, #64	@ 0x40
 8006e64:	2202      	movs	r2, #2
 8006e66:	6878      	ldr	r0, [r7, #4]
 8006e68:	f002 fb4f 	bl	800950a <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8006e6c:	4b35      	ldr	r3, [pc, #212]	@ (8006f44 <USBD_CDC_Init+0x1e8>)
 8006e6e:	781b      	ldrb	r3, [r3, #0]
 8006e70:	f003 020f 	and.w	r2, r3, #15
 8006e74:	6879      	ldr	r1, [r7, #4]
 8006e76:	4613      	mov	r3, r2
 8006e78:	009b      	lsls	r3, r3, #2
 8006e7a:	4413      	add	r3, r2
 8006e7c:	009b      	lsls	r3, r3, #2
 8006e7e:	440b      	add	r3, r1
 8006e80:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8006e84:	2201      	movs	r2, #1
 8006e86:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8006e88:	4b2f      	ldr	r3, [pc, #188]	@ (8006f48 <USBD_CDC_Init+0x1ec>)
 8006e8a:	781b      	ldrb	r3, [r3, #0]
 8006e8c:	f003 020f 	and.w	r2, r3, #15
 8006e90:	6879      	ldr	r1, [r7, #4]
 8006e92:	4613      	mov	r3, r2
 8006e94:	009b      	lsls	r3, r3, #2
 8006e96:	4413      	add	r3, r2
 8006e98:	009b      	lsls	r3, r3, #2
 8006e9a:	440b      	add	r3, r1
 8006e9c:	3326      	adds	r3, #38	@ 0x26
 8006e9e:	2210      	movs	r2, #16
 8006ea0:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8006ea2:	4b29      	ldr	r3, [pc, #164]	@ (8006f48 <USBD_CDC_Init+0x1ec>)
 8006ea4:	7819      	ldrb	r1, [r3, #0]
 8006ea6:	2308      	movs	r3, #8
 8006ea8:	2203      	movs	r2, #3
 8006eaa:	6878      	ldr	r0, [r7, #4]
 8006eac:	f002 fb2d 	bl	800950a <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 8006eb0:	4b25      	ldr	r3, [pc, #148]	@ (8006f48 <USBD_CDC_Init+0x1ec>)
 8006eb2:	781b      	ldrb	r3, [r3, #0]
 8006eb4:	f003 020f 	and.w	r2, r3, #15
 8006eb8:	6879      	ldr	r1, [r7, #4]
 8006eba:	4613      	mov	r3, r2
 8006ebc:	009b      	lsls	r3, r3, #2
 8006ebe:	4413      	add	r3, r2
 8006ec0:	009b      	lsls	r3, r3, #2
 8006ec2:	440b      	add	r3, r1
 8006ec4:	3324      	adds	r3, #36	@ 0x24
 8006ec6:	2201      	movs	r2, #1
 8006ec8:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 8006eca:	68fb      	ldr	r3, [r7, #12]
 8006ecc:	2200      	movs	r2, #0
 8006ece:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006ed8:	687a      	ldr	r2, [r7, #4]
 8006eda:	33b0      	adds	r3, #176	@ 0xb0
 8006edc:	009b      	lsls	r3, r3, #2
 8006ede:	4413      	add	r3, r2
 8006ee0:	685b      	ldr	r3, [r3, #4]
 8006ee2:	681b      	ldr	r3, [r3, #0]
 8006ee4:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8006ee6:	68fb      	ldr	r3, [r7, #12]
 8006ee8:	2200      	movs	r2, #0
 8006eea:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 8006eee:	68fb      	ldr	r3, [r7, #12]
 8006ef0:	2200      	movs	r2, #0
 8006ef2:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 8006ef6:	68fb      	ldr	r3, [r7, #12]
 8006ef8:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 8006efc:	2b00      	cmp	r3, #0
 8006efe:	d101      	bne.n	8006f04 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 8006f00:	2302      	movs	r3, #2
 8006f02:	e018      	b.n	8006f36 <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	7c1b      	ldrb	r3, [r3, #16]
 8006f08:	2b00      	cmp	r3, #0
 8006f0a:	d10a      	bne.n	8006f22 <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8006f0c:	4b0d      	ldr	r3, [pc, #52]	@ (8006f44 <USBD_CDC_Init+0x1e8>)
 8006f0e:	7819      	ldrb	r1, [r3, #0]
 8006f10:	68fb      	ldr	r3, [r7, #12]
 8006f12:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8006f16:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006f1a:	6878      	ldr	r0, [r7, #4]
 8006f1c:	f002 fbe4 	bl	80096e8 <USBD_LL_PrepareReceive>
 8006f20:	e008      	b.n	8006f34 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8006f22:	4b08      	ldr	r3, [pc, #32]	@ (8006f44 <USBD_CDC_Init+0x1e8>)
 8006f24:	7819      	ldrb	r1, [r3, #0]
 8006f26:	68fb      	ldr	r3, [r7, #12]
 8006f28:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8006f2c:	2340      	movs	r3, #64	@ 0x40
 8006f2e:	6878      	ldr	r0, [r7, #4]
 8006f30:	f002 fbda 	bl	80096e8 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8006f34:	2300      	movs	r3, #0
}
 8006f36:	4618      	mov	r0, r3
 8006f38:	3710      	adds	r7, #16
 8006f3a:	46bd      	mov	sp, r7
 8006f3c:	bd80      	pop	{r7, pc}
 8006f3e:	bf00      	nop
 8006f40:	24000097 	.word	0x24000097
 8006f44:	24000098 	.word	0x24000098
 8006f48:	24000099 	.word	0x24000099

08006f4c <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8006f4c:	b580      	push	{r7, lr}
 8006f4e:	b082      	sub	sp, #8
 8006f50:	af00      	add	r7, sp, #0
 8006f52:	6078      	str	r0, [r7, #4]
 8006f54:	460b      	mov	r3, r1
 8006f56:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 8006f58:	4b3a      	ldr	r3, [pc, #232]	@ (8007044 <USBD_CDC_DeInit+0xf8>)
 8006f5a:	781b      	ldrb	r3, [r3, #0]
 8006f5c:	4619      	mov	r1, r3
 8006f5e:	6878      	ldr	r0, [r7, #4]
 8006f60:	f002 faf9 	bl	8009556 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 8006f64:	4b37      	ldr	r3, [pc, #220]	@ (8007044 <USBD_CDC_DeInit+0xf8>)
 8006f66:	781b      	ldrb	r3, [r3, #0]
 8006f68:	f003 020f 	and.w	r2, r3, #15
 8006f6c:	6879      	ldr	r1, [r7, #4]
 8006f6e:	4613      	mov	r3, r2
 8006f70:	009b      	lsls	r3, r3, #2
 8006f72:	4413      	add	r3, r2
 8006f74:	009b      	lsls	r3, r3, #2
 8006f76:	440b      	add	r3, r1
 8006f78:	3324      	adds	r3, #36	@ 0x24
 8006f7a:	2200      	movs	r2, #0
 8006f7c:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 8006f7e:	4b32      	ldr	r3, [pc, #200]	@ (8007048 <USBD_CDC_DeInit+0xfc>)
 8006f80:	781b      	ldrb	r3, [r3, #0]
 8006f82:	4619      	mov	r1, r3
 8006f84:	6878      	ldr	r0, [r7, #4]
 8006f86:	f002 fae6 	bl	8009556 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 8006f8a:	4b2f      	ldr	r3, [pc, #188]	@ (8007048 <USBD_CDC_DeInit+0xfc>)
 8006f8c:	781b      	ldrb	r3, [r3, #0]
 8006f8e:	f003 020f 	and.w	r2, r3, #15
 8006f92:	6879      	ldr	r1, [r7, #4]
 8006f94:	4613      	mov	r3, r2
 8006f96:	009b      	lsls	r3, r3, #2
 8006f98:	4413      	add	r3, r2
 8006f9a:	009b      	lsls	r3, r3, #2
 8006f9c:	440b      	add	r3, r1
 8006f9e:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8006fa2:	2200      	movs	r2, #0
 8006fa4:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 8006fa6:	4b29      	ldr	r3, [pc, #164]	@ (800704c <USBD_CDC_DeInit+0x100>)
 8006fa8:	781b      	ldrb	r3, [r3, #0]
 8006faa:	4619      	mov	r1, r3
 8006fac:	6878      	ldr	r0, [r7, #4]
 8006fae:	f002 fad2 	bl	8009556 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 8006fb2:	4b26      	ldr	r3, [pc, #152]	@ (800704c <USBD_CDC_DeInit+0x100>)
 8006fb4:	781b      	ldrb	r3, [r3, #0]
 8006fb6:	f003 020f 	and.w	r2, r3, #15
 8006fba:	6879      	ldr	r1, [r7, #4]
 8006fbc:	4613      	mov	r3, r2
 8006fbe:	009b      	lsls	r3, r3, #2
 8006fc0:	4413      	add	r3, r2
 8006fc2:	009b      	lsls	r3, r3, #2
 8006fc4:	440b      	add	r3, r1
 8006fc6:	3324      	adds	r3, #36	@ 0x24
 8006fc8:	2200      	movs	r2, #0
 8006fca:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 8006fcc:	4b1f      	ldr	r3, [pc, #124]	@ (800704c <USBD_CDC_DeInit+0x100>)
 8006fce:	781b      	ldrb	r3, [r3, #0]
 8006fd0:	f003 020f 	and.w	r2, r3, #15
 8006fd4:	6879      	ldr	r1, [r7, #4]
 8006fd6:	4613      	mov	r3, r2
 8006fd8:	009b      	lsls	r3, r3, #2
 8006fda:	4413      	add	r3, r2
 8006fdc:	009b      	lsls	r3, r3, #2
 8006fde:	440b      	add	r3, r1
 8006fe0:	3326      	adds	r3, #38	@ 0x26
 8006fe2:	2200      	movs	r2, #0
 8006fe4:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	32b0      	adds	r2, #176	@ 0xb0
 8006ff0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006ff4:	2b00      	cmp	r3, #0
 8006ff6:	d01f      	beq.n	8007038 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006ffe:	687a      	ldr	r2, [r7, #4]
 8007000:	33b0      	adds	r3, #176	@ 0xb0
 8007002:	009b      	lsls	r3, r3, #2
 8007004:	4413      	add	r3, r2
 8007006:	685b      	ldr	r3, [r3, #4]
 8007008:	685b      	ldr	r3, [r3, #4]
 800700a:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	32b0      	adds	r2, #176	@ 0xb0
 8007016:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800701a:	4618      	mov	r0, r3
 800701c:	f002 fba6 	bl	800976c <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	32b0      	adds	r2, #176	@ 0xb0
 800702a:	2100      	movs	r1, #0
 800702c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	2200      	movs	r2, #0
 8007034:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 8007038:	2300      	movs	r3, #0
}
 800703a:	4618      	mov	r0, r3
 800703c:	3708      	adds	r7, #8
 800703e:	46bd      	mov	sp, r7
 8007040:	bd80      	pop	{r7, pc}
 8007042:	bf00      	nop
 8007044:	24000097 	.word	0x24000097
 8007048:	24000098 	.word	0x24000098
 800704c:	24000099 	.word	0x24000099

08007050 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8007050:	b580      	push	{r7, lr}
 8007052:	b086      	sub	sp, #24
 8007054:	af00      	add	r7, sp, #0
 8007056:	6078      	str	r0, [r7, #4]
 8007058:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	32b0      	adds	r2, #176	@ 0xb0
 8007064:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007068:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800706a:	2300      	movs	r3, #0
 800706c:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800706e:	2300      	movs	r3, #0
 8007070:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8007072:	2300      	movs	r3, #0
 8007074:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8007076:	693b      	ldr	r3, [r7, #16]
 8007078:	2b00      	cmp	r3, #0
 800707a:	d101      	bne.n	8007080 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 800707c:	2303      	movs	r3, #3
 800707e:	e0bf      	b.n	8007200 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007080:	683b      	ldr	r3, [r7, #0]
 8007082:	781b      	ldrb	r3, [r3, #0]
 8007084:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8007088:	2b00      	cmp	r3, #0
 800708a:	d050      	beq.n	800712e <USBD_CDC_Setup+0xde>
 800708c:	2b20      	cmp	r3, #32
 800708e:	f040 80af 	bne.w	80071f0 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8007092:	683b      	ldr	r3, [r7, #0]
 8007094:	88db      	ldrh	r3, [r3, #6]
 8007096:	2b00      	cmp	r3, #0
 8007098:	d03a      	beq.n	8007110 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800709a:	683b      	ldr	r3, [r7, #0]
 800709c:	781b      	ldrb	r3, [r3, #0]
 800709e:	b25b      	sxtb	r3, r3
 80070a0:	2b00      	cmp	r3, #0
 80070a2:	da1b      	bge.n	80070dc <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80070aa:	687a      	ldr	r2, [r7, #4]
 80070ac:	33b0      	adds	r3, #176	@ 0xb0
 80070ae:	009b      	lsls	r3, r3, #2
 80070b0:	4413      	add	r3, r2
 80070b2:	685b      	ldr	r3, [r3, #4]
 80070b4:	689b      	ldr	r3, [r3, #8]
 80070b6:	683a      	ldr	r2, [r7, #0]
 80070b8:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 80070ba:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80070bc:	683a      	ldr	r2, [r7, #0]
 80070be:	88d2      	ldrh	r2, [r2, #6]
 80070c0:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 80070c2:	683b      	ldr	r3, [r7, #0]
 80070c4:	88db      	ldrh	r3, [r3, #6]
 80070c6:	2b07      	cmp	r3, #7
 80070c8:	bf28      	it	cs
 80070ca:	2307      	movcs	r3, #7
 80070cc:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 80070ce:	693b      	ldr	r3, [r7, #16]
 80070d0:	89fa      	ldrh	r2, [r7, #14]
 80070d2:	4619      	mov	r1, r3
 80070d4:	6878      	ldr	r0, [r7, #4]
 80070d6:	f001 fdbd 	bl	8008c54 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 80070da:	e090      	b.n	80071fe <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 80070dc:	683b      	ldr	r3, [r7, #0]
 80070de:	785a      	ldrb	r2, [r3, #1]
 80070e0:	693b      	ldr	r3, [r7, #16]
 80070e2:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 80070e6:	683b      	ldr	r3, [r7, #0]
 80070e8:	88db      	ldrh	r3, [r3, #6]
 80070ea:	2b3f      	cmp	r3, #63	@ 0x3f
 80070ec:	d803      	bhi.n	80070f6 <USBD_CDC_Setup+0xa6>
 80070ee:	683b      	ldr	r3, [r7, #0]
 80070f0:	88db      	ldrh	r3, [r3, #6]
 80070f2:	b2da      	uxtb	r2, r3
 80070f4:	e000      	b.n	80070f8 <USBD_CDC_Setup+0xa8>
 80070f6:	2240      	movs	r2, #64	@ 0x40
 80070f8:	693b      	ldr	r3, [r7, #16]
 80070fa:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 80070fe:	6939      	ldr	r1, [r7, #16]
 8007100:	693b      	ldr	r3, [r7, #16]
 8007102:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 8007106:	461a      	mov	r2, r3
 8007108:	6878      	ldr	r0, [r7, #4]
 800710a:	f001 fdcf 	bl	8008cac <USBD_CtlPrepareRx>
      break;
 800710e:	e076      	b.n	80071fe <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007116:	687a      	ldr	r2, [r7, #4]
 8007118:	33b0      	adds	r3, #176	@ 0xb0
 800711a:	009b      	lsls	r3, r3, #2
 800711c:	4413      	add	r3, r2
 800711e:	685b      	ldr	r3, [r3, #4]
 8007120:	689b      	ldr	r3, [r3, #8]
 8007122:	683a      	ldr	r2, [r7, #0]
 8007124:	7850      	ldrb	r0, [r2, #1]
 8007126:	2200      	movs	r2, #0
 8007128:	6839      	ldr	r1, [r7, #0]
 800712a:	4798      	blx	r3
      break;
 800712c:	e067      	b.n	80071fe <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800712e:	683b      	ldr	r3, [r7, #0]
 8007130:	785b      	ldrb	r3, [r3, #1]
 8007132:	2b0b      	cmp	r3, #11
 8007134:	d851      	bhi.n	80071da <USBD_CDC_Setup+0x18a>
 8007136:	a201      	add	r2, pc, #4	@ (adr r2, 800713c <USBD_CDC_Setup+0xec>)
 8007138:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800713c:	0800716d 	.word	0x0800716d
 8007140:	080071e9 	.word	0x080071e9
 8007144:	080071db 	.word	0x080071db
 8007148:	080071db 	.word	0x080071db
 800714c:	080071db 	.word	0x080071db
 8007150:	080071db 	.word	0x080071db
 8007154:	080071db 	.word	0x080071db
 8007158:	080071db 	.word	0x080071db
 800715c:	080071db 	.word	0x080071db
 8007160:	080071db 	.word	0x080071db
 8007164:	08007197 	.word	0x08007197
 8007168:	080071c1 	.word	0x080071c1
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007172:	b2db      	uxtb	r3, r3
 8007174:	2b03      	cmp	r3, #3
 8007176:	d107      	bne.n	8007188 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8007178:	f107 030a 	add.w	r3, r7, #10
 800717c:	2202      	movs	r2, #2
 800717e:	4619      	mov	r1, r3
 8007180:	6878      	ldr	r0, [r7, #4]
 8007182:	f001 fd67 	bl	8008c54 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8007186:	e032      	b.n	80071ee <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8007188:	6839      	ldr	r1, [r7, #0]
 800718a:	6878      	ldr	r0, [r7, #4]
 800718c:	f001 fce5 	bl	8008b5a <USBD_CtlError>
            ret = USBD_FAIL;
 8007190:	2303      	movs	r3, #3
 8007192:	75fb      	strb	r3, [r7, #23]
          break;
 8007194:	e02b      	b.n	80071ee <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800719c:	b2db      	uxtb	r3, r3
 800719e:	2b03      	cmp	r3, #3
 80071a0:	d107      	bne.n	80071b2 <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 80071a2:	f107 030d 	add.w	r3, r7, #13
 80071a6:	2201      	movs	r2, #1
 80071a8:	4619      	mov	r1, r3
 80071aa:	6878      	ldr	r0, [r7, #4]
 80071ac:	f001 fd52 	bl	8008c54 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80071b0:	e01d      	b.n	80071ee <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 80071b2:	6839      	ldr	r1, [r7, #0]
 80071b4:	6878      	ldr	r0, [r7, #4]
 80071b6:	f001 fcd0 	bl	8008b5a <USBD_CtlError>
            ret = USBD_FAIL;
 80071ba:	2303      	movs	r3, #3
 80071bc:	75fb      	strb	r3, [r7, #23]
          break;
 80071be:	e016      	b.n	80071ee <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80071c6:	b2db      	uxtb	r3, r3
 80071c8:	2b03      	cmp	r3, #3
 80071ca:	d00f      	beq.n	80071ec <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 80071cc:	6839      	ldr	r1, [r7, #0]
 80071ce:	6878      	ldr	r0, [r7, #4]
 80071d0:	f001 fcc3 	bl	8008b5a <USBD_CtlError>
            ret = USBD_FAIL;
 80071d4:	2303      	movs	r3, #3
 80071d6:	75fb      	strb	r3, [r7, #23]
          }
          break;
 80071d8:	e008      	b.n	80071ec <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 80071da:	6839      	ldr	r1, [r7, #0]
 80071dc:	6878      	ldr	r0, [r7, #4]
 80071de:	f001 fcbc 	bl	8008b5a <USBD_CtlError>
          ret = USBD_FAIL;
 80071e2:	2303      	movs	r3, #3
 80071e4:	75fb      	strb	r3, [r7, #23]
          break;
 80071e6:	e002      	b.n	80071ee <USBD_CDC_Setup+0x19e>
          break;
 80071e8:	bf00      	nop
 80071ea:	e008      	b.n	80071fe <USBD_CDC_Setup+0x1ae>
          break;
 80071ec:	bf00      	nop
      }
      break;
 80071ee:	e006      	b.n	80071fe <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 80071f0:	6839      	ldr	r1, [r7, #0]
 80071f2:	6878      	ldr	r0, [r7, #4]
 80071f4:	f001 fcb1 	bl	8008b5a <USBD_CtlError>
      ret = USBD_FAIL;
 80071f8:	2303      	movs	r3, #3
 80071fa:	75fb      	strb	r3, [r7, #23]
      break;
 80071fc:	bf00      	nop
  }

  return (uint8_t)ret;
 80071fe:	7dfb      	ldrb	r3, [r7, #23]
}
 8007200:	4618      	mov	r0, r3
 8007202:	3718      	adds	r7, #24
 8007204:	46bd      	mov	sp, r7
 8007206:	bd80      	pop	{r7, pc}

08007208 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8007208:	b580      	push	{r7, lr}
 800720a:	b084      	sub	sp, #16
 800720c:	af00      	add	r7, sp, #0
 800720e:	6078      	str	r0, [r7, #4]
 8007210:	460b      	mov	r3, r1
 8007212:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800721a:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	32b0      	adds	r2, #176	@ 0xb0
 8007226:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800722a:	2b00      	cmp	r3, #0
 800722c:	d101      	bne.n	8007232 <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 800722e:	2303      	movs	r3, #3
 8007230:	e065      	b.n	80072fe <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	32b0      	adds	r2, #176	@ 0xb0
 800723c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007240:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8007242:	78fb      	ldrb	r3, [r7, #3]
 8007244:	f003 020f 	and.w	r2, r3, #15
 8007248:	6879      	ldr	r1, [r7, #4]
 800724a:	4613      	mov	r3, r2
 800724c:	009b      	lsls	r3, r3, #2
 800724e:	4413      	add	r3, r2
 8007250:	009b      	lsls	r3, r3, #2
 8007252:	440b      	add	r3, r1
 8007254:	3318      	adds	r3, #24
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	2b00      	cmp	r3, #0
 800725a:	d02f      	beq.n	80072bc <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 800725c:	78fb      	ldrb	r3, [r7, #3]
 800725e:	f003 020f 	and.w	r2, r3, #15
 8007262:	6879      	ldr	r1, [r7, #4]
 8007264:	4613      	mov	r3, r2
 8007266:	009b      	lsls	r3, r3, #2
 8007268:	4413      	add	r3, r2
 800726a:	009b      	lsls	r3, r3, #2
 800726c:	440b      	add	r3, r1
 800726e:	3318      	adds	r3, #24
 8007270:	681a      	ldr	r2, [r3, #0]
 8007272:	78fb      	ldrb	r3, [r7, #3]
 8007274:	f003 010f 	and.w	r1, r3, #15
 8007278:	68f8      	ldr	r0, [r7, #12]
 800727a:	460b      	mov	r3, r1
 800727c:	00db      	lsls	r3, r3, #3
 800727e:	440b      	add	r3, r1
 8007280:	009b      	lsls	r3, r3, #2
 8007282:	4403      	add	r3, r0
 8007284:	331c      	adds	r3, #28
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	fbb2 f1f3 	udiv	r1, r2, r3
 800728c:	fb01 f303 	mul.w	r3, r1, r3
 8007290:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8007292:	2b00      	cmp	r3, #0
 8007294:	d112      	bne.n	80072bc <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 8007296:	78fb      	ldrb	r3, [r7, #3]
 8007298:	f003 020f 	and.w	r2, r3, #15
 800729c:	6879      	ldr	r1, [r7, #4]
 800729e:	4613      	mov	r3, r2
 80072a0:	009b      	lsls	r3, r3, #2
 80072a2:	4413      	add	r3, r2
 80072a4:	009b      	lsls	r3, r3, #2
 80072a6:	440b      	add	r3, r1
 80072a8:	3318      	adds	r3, #24
 80072aa:	2200      	movs	r2, #0
 80072ac:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 80072ae:	78f9      	ldrb	r1, [r7, #3]
 80072b0:	2300      	movs	r3, #0
 80072b2:	2200      	movs	r2, #0
 80072b4:	6878      	ldr	r0, [r7, #4]
 80072b6:	f002 f9f6 	bl	80096a6 <USBD_LL_Transmit>
 80072ba:	e01f      	b.n	80072fc <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 80072bc:	68bb      	ldr	r3, [r7, #8]
 80072be:	2200      	movs	r2, #0
 80072c0:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80072ca:	687a      	ldr	r2, [r7, #4]
 80072cc:	33b0      	adds	r3, #176	@ 0xb0
 80072ce:	009b      	lsls	r3, r3, #2
 80072d0:	4413      	add	r3, r2
 80072d2:	685b      	ldr	r3, [r3, #4]
 80072d4:	691b      	ldr	r3, [r3, #16]
 80072d6:	2b00      	cmp	r3, #0
 80072d8:	d010      	beq.n	80072fc <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80072e0:	687a      	ldr	r2, [r7, #4]
 80072e2:	33b0      	adds	r3, #176	@ 0xb0
 80072e4:	009b      	lsls	r3, r3, #2
 80072e6:	4413      	add	r3, r2
 80072e8:	685b      	ldr	r3, [r3, #4]
 80072ea:	691b      	ldr	r3, [r3, #16]
 80072ec:	68ba      	ldr	r2, [r7, #8]
 80072ee:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 80072f2:	68ba      	ldr	r2, [r7, #8]
 80072f4:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 80072f8:	78fa      	ldrb	r2, [r7, #3]
 80072fa:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 80072fc:	2300      	movs	r3, #0
}
 80072fe:	4618      	mov	r0, r3
 8007300:	3710      	adds	r7, #16
 8007302:	46bd      	mov	sp, r7
 8007304:	bd80      	pop	{r7, pc}

08007306 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8007306:	b580      	push	{r7, lr}
 8007308:	b084      	sub	sp, #16
 800730a:	af00      	add	r7, sp, #0
 800730c:	6078      	str	r0, [r7, #4]
 800730e:	460b      	mov	r3, r1
 8007310:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	32b0      	adds	r2, #176	@ 0xb0
 800731c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007320:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	32b0      	adds	r2, #176	@ 0xb0
 800732c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007330:	2b00      	cmp	r3, #0
 8007332:	d101      	bne.n	8007338 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8007334:	2303      	movs	r3, #3
 8007336:	e01a      	b.n	800736e <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8007338:	78fb      	ldrb	r3, [r7, #3]
 800733a:	4619      	mov	r1, r3
 800733c:	6878      	ldr	r0, [r7, #4]
 800733e:	f002 f9f4 	bl	800972a <USBD_LL_GetRxDataSize>
 8007342:	4602      	mov	r2, r0
 8007344:	68fb      	ldr	r3, [r7, #12]
 8007346:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007350:	687a      	ldr	r2, [r7, #4]
 8007352:	33b0      	adds	r3, #176	@ 0xb0
 8007354:	009b      	lsls	r3, r3, #2
 8007356:	4413      	add	r3, r2
 8007358:	685b      	ldr	r3, [r3, #4]
 800735a:	68db      	ldr	r3, [r3, #12]
 800735c:	68fa      	ldr	r2, [r7, #12]
 800735e:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 8007362:	68fa      	ldr	r2, [r7, #12]
 8007364:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 8007368:	4611      	mov	r1, r2
 800736a:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800736c:	2300      	movs	r3, #0
}
 800736e:	4618      	mov	r0, r3
 8007370:	3710      	adds	r7, #16
 8007372:	46bd      	mov	sp, r7
 8007374:	bd80      	pop	{r7, pc}

08007376 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8007376:	b580      	push	{r7, lr}
 8007378:	b084      	sub	sp, #16
 800737a:	af00      	add	r7, sp, #0
 800737c:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	32b0      	adds	r2, #176	@ 0xb0
 8007388:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800738c:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800738e:	68fb      	ldr	r3, [r7, #12]
 8007390:	2b00      	cmp	r3, #0
 8007392:	d101      	bne.n	8007398 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8007394:	2303      	movs	r3, #3
 8007396:	e024      	b.n	80073e2 <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800739e:	687a      	ldr	r2, [r7, #4]
 80073a0:	33b0      	adds	r3, #176	@ 0xb0
 80073a2:	009b      	lsls	r3, r3, #2
 80073a4:	4413      	add	r3, r2
 80073a6:	685b      	ldr	r3, [r3, #4]
 80073a8:	2b00      	cmp	r3, #0
 80073aa:	d019      	beq.n	80073e0 <USBD_CDC_EP0_RxReady+0x6a>
 80073ac:	68fb      	ldr	r3, [r7, #12]
 80073ae:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 80073b2:	2bff      	cmp	r3, #255	@ 0xff
 80073b4:	d014      	beq.n	80073e0 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80073bc:	687a      	ldr	r2, [r7, #4]
 80073be:	33b0      	adds	r3, #176	@ 0xb0
 80073c0:	009b      	lsls	r3, r3, #2
 80073c2:	4413      	add	r3, r2
 80073c4:	685b      	ldr	r3, [r3, #4]
 80073c6:	689b      	ldr	r3, [r3, #8]
 80073c8:	68fa      	ldr	r2, [r7, #12]
 80073ca:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 80073ce:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 80073d0:	68fa      	ldr	r2, [r7, #12]
 80073d2:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 80073d6:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 80073d8:	68fb      	ldr	r3, [r7, #12]
 80073da:	22ff      	movs	r2, #255	@ 0xff
 80073dc:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 80073e0:	2300      	movs	r3, #0
}
 80073e2:	4618      	mov	r0, r3
 80073e4:	3710      	adds	r7, #16
 80073e6:	46bd      	mov	sp, r7
 80073e8:	bd80      	pop	{r7, pc}
	...

080073ec <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 80073ec:	b580      	push	{r7, lr}
 80073ee:	b086      	sub	sp, #24
 80073f0:	af00      	add	r7, sp, #0
 80073f2:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 80073f4:	2182      	movs	r1, #130	@ 0x82
 80073f6:	4818      	ldr	r0, [pc, #96]	@ (8007458 <USBD_CDC_GetFSCfgDesc+0x6c>)
 80073f8:	f000 fd4f 	bl	8007e9a <USBD_GetEpDesc>
 80073fc:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 80073fe:	2101      	movs	r1, #1
 8007400:	4815      	ldr	r0, [pc, #84]	@ (8007458 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8007402:	f000 fd4a 	bl	8007e9a <USBD_GetEpDesc>
 8007406:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8007408:	2181      	movs	r1, #129	@ 0x81
 800740a:	4813      	ldr	r0, [pc, #76]	@ (8007458 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800740c:	f000 fd45 	bl	8007e9a <USBD_GetEpDesc>
 8007410:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8007412:	697b      	ldr	r3, [r7, #20]
 8007414:	2b00      	cmp	r3, #0
 8007416:	d002      	beq.n	800741e <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8007418:	697b      	ldr	r3, [r7, #20]
 800741a:	2210      	movs	r2, #16
 800741c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800741e:	693b      	ldr	r3, [r7, #16]
 8007420:	2b00      	cmp	r3, #0
 8007422:	d006      	beq.n	8007432 <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8007424:	693b      	ldr	r3, [r7, #16]
 8007426:	2200      	movs	r2, #0
 8007428:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800742c:	711a      	strb	r2, [r3, #4]
 800742e:	2200      	movs	r2, #0
 8007430:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8007432:	68fb      	ldr	r3, [r7, #12]
 8007434:	2b00      	cmp	r3, #0
 8007436:	d006      	beq.n	8007446 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8007438:	68fb      	ldr	r3, [r7, #12]
 800743a:	2200      	movs	r2, #0
 800743c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007440:	711a      	strb	r2, [r3, #4]
 8007442:	2200      	movs	r2, #0
 8007444:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	2243      	movs	r2, #67	@ 0x43
 800744a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800744c:	4b02      	ldr	r3, [pc, #8]	@ (8007458 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 800744e:	4618      	mov	r0, r3
 8007450:	3718      	adds	r7, #24
 8007452:	46bd      	mov	sp, r7
 8007454:	bd80      	pop	{r7, pc}
 8007456:	bf00      	nop
 8007458:	24000054 	.word	0x24000054

0800745c <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800745c:	b580      	push	{r7, lr}
 800745e:	b086      	sub	sp, #24
 8007460:	af00      	add	r7, sp, #0
 8007462:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8007464:	2182      	movs	r1, #130	@ 0x82
 8007466:	4818      	ldr	r0, [pc, #96]	@ (80074c8 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8007468:	f000 fd17 	bl	8007e9a <USBD_GetEpDesc>
 800746c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800746e:	2101      	movs	r1, #1
 8007470:	4815      	ldr	r0, [pc, #84]	@ (80074c8 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8007472:	f000 fd12 	bl	8007e9a <USBD_GetEpDesc>
 8007476:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8007478:	2181      	movs	r1, #129	@ 0x81
 800747a:	4813      	ldr	r0, [pc, #76]	@ (80074c8 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800747c:	f000 fd0d 	bl	8007e9a <USBD_GetEpDesc>
 8007480:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8007482:	697b      	ldr	r3, [r7, #20]
 8007484:	2b00      	cmp	r3, #0
 8007486:	d002      	beq.n	800748e <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8007488:	697b      	ldr	r3, [r7, #20]
 800748a:	2210      	movs	r2, #16
 800748c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800748e:	693b      	ldr	r3, [r7, #16]
 8007490:	2b00      	cmp	r3, #0
 8007492:	d006      	beq.n	80074a2 <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8007494:	693b      	ldr	r3, [r7, #16]
 8007496:	2200      	movs	r2, #0
 8007498:	711a      	strb	r2, [r3, #4]
 800749a:	2200      	movs	r2, #0
 800749c:	f042 0202 	orr.w	r2, r2, #2
 80074a0:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 80074a2:	68fb      	ldr	r3, [r7, #12]
 80074a4:	2b00      	cmp	r3, #0
 80074a6:	d006      	beq.n	80074b6 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 80074a8:	68fb      	ldr	r3, [r7, #12]
 80074aa:	2200      	movs	r2, #0
 80074ac:	711a      	strb	r2, [r3, #4]
 80074ae:	2200      	movs	r2, #0
 80074b0:	f042 0202 	orr.w	r2, r2, #2
 80074b4:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	2243      	movs	r2, #67	@ 0x43
 80074ba:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 80074bc:	4b02      	ldr	r3, [pc, #8]	@ (80074c8 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 80074be:	4618      	mov	r0, r3
 80074c0:	3718      	adds	r7, #24
 80074c2:	46bd      	mov	sp, r7
 80074c4:	bd80      	pop	{r7, pc}
 80074c6:	bf00      	nop
 80074c8:	24000054 	.word	0x24000054

080074cc <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 80074cc:	b580      	push	{r7, lr}
 80074ce:	b086      	sub	sp, #24
 80074d0:	af00      	add	r7, sp, #0
 80074d2:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 80074d4:	2182      	movs	r1, #130	@ 0x82
 80074d6:	4818      	ldr	r0, [pc, #96]	@ (8007538 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 80074d8:	f000 fcdf 	bl	8007e9a <USBD_GetEpDesc>
 80074dc:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 80074de:	2101      	movs	r1, #1
 80074e0:	4815      	ldr	r0, [pc, #84]	@ (8007538 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 80074e2:	f000 fcda 	bl	8007e9a <USBD_GetEpDesc>
 80074e6:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 80074e8:	2181      	movs	r1, #129	@ 0x81
 80074ea:	4813      	ldr	r0, [pc, #76]	@ (8007538 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 80074ec:	f000 fcd5 	bl	8007e9a <USBD_GetEpDesc>
 80074f0:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 80074f2:	697b      	ldr	r3, [r7, #20]
 80074f4:	2b00      	cmp	r3, #0
 80074f6:	d002      	beq.n	80074fe <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 80074f8:	697b      	ldr	r3, [r7, #20]
 80074fa:	2210      	movs	r2, #16
 80074fc:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 80074fe:	693b      	ldr	r3, [r7, #16]
 8007500:	2b00      	cmp	r3, #0
 8007502:	d006      	beq.n	8007512 <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8007504:	693b      	ldr	r3, [r7, #16]
 8007506:	2200      	movs	r2, #0
 8007508:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800750c:	711a      	strb	r2, [r3, #4]
 800750e:	2200      	movs	r2, #0
 8007510:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8007512:	68fb      	ldr	r3, [r7, #12]
 8007514:	2b00      	cmp	r3, #0
 8007516:	d006      	beq.n	8007526 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8007518:	68fb      	ldr	r3, [r7, #12]
 800751a:	2200      	movs	r2, #0
 800751c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007520:	711a      	strb	r2, [r3, #4]
 8007522:	2200      	movs	r2, #0
 8007524:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	2243      	movs	r2, #67	@ 0x43
 800752a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800752c:	4b02      	ldr	r3, [pc, #8]	@ (8007538 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 800752e:	4618      	mov	r0, r3
 8007530:	3718      	adds	r7, #24
 8007532:	46bd      	mov	sp, r7
 8007534:	bd80      	pop	{r7, pc}
 8007536:	bf00      	nop
 8007538:	24000054 	.word	0x24000054

0800753c <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800753c:	b480      	push	{r7}
 800753e:	b083      	sub	sp, #12
 8007540:	af00      	add	r7, sp, #0
 8007542:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	220a      	movs	r2, #10
 8007548:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800754a:	4b03      	ldr	r3, [pc, #12]	@ (8007558 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800754c:	4618      	mov	r0, r3
 800754e:	370c      	adds	r7, #12
 8007550:	46bd      	mov	sp, r7
 8007552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007556:	4770      	bx	lr
 8007558:	24000010 	.word	0x24000010

0800755c <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800755c:	b480      	push	{r7}
 800755e:	b083      	sub	sp, #12
 8007560:	af00      	add	r7, sp, #0
 8007562:	6078      	str	r0, [r7, #4]
 8007564:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8007566:	683b      	ldr	r3, [r7, #0]
 8007568:	2b00      	cmp	r3, #0
 800756a:	d101      	bne.n	8007570 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800756c:	2303      	movs	r3, #3
 800756e:	e009      	b.n	8007584 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007576:	687a      	ldr	r2, [r7, #4]
 8007578:	33b0      	adds	r3, #176	@ 0xb0
 800757a:	009b      	lsls	r3, r3, #2
 800757c:	4413      	add	r3, r2
 800757e:	683a      	ldr	r2, [r7, #0]
 8007580:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 8007582:	2300      	movs	r3, #0
}
 8007584:	4618      	mov	r0, r3
 8007586:	370c      	adds	r7, #12
 8007588:	46bd      	mov	sp, r7
 800758a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800758e:	4770      	bx	lr

08007590 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8007590:	b480      	push	{r7}
 8007592:	b087      	sub	sp, #28
 8007594:	af00      	add	r7, sp, #0
 8007596:	60f8      	str	r0, [r7, #12]
 8007598:	60b9      	str	r1, [r7, #8]
 800759a:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800759c:	68fb      	ldr	r3, [r7, #12]
 800759e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80075a2:	68fb      	ldr	r3, [r7, #12]
 80075a4:	32b0      	adds	r2, #176	@ 0xb0
 80075a6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80075aa:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 80075ac:	697b      	ldr	r3, [r7, #20]
 80075ae:	2b00      	cmp	r3, #0
 80075b0:	d101      	bne.n	80075b6 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 80075b2:	2303      	movs	r3, #3
 80075b4:	e008      	b.n	80075c8 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 80075b6:	697b      	ldr	r3, [r7, #20]
 80075b8:	68ba      	ldr	r2, [r7, #8]
 80075ba:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 80075be:	697b      	ldr	r3, [r7, #20]
 80075c0:	687a      	ldr	r2, [r7, #4]
 80075c2:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 80075c6:	2300      	movs	r3, #0
}
 80075c8:	4618      	mov	r0, r3
 80075ca:	371c      	adds	r7, #28
 80075cc:	46bd      	mov	sp, r7
 80075ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075d2:	4770      	bx	lr

080075d4 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 80075d4:	b480      	push	{r7}
 80075d6:	b085      	sub	sp, #20
 80075d8:	af00      	add	r7, sp, #0
 80075da:	6078      	str	r0, [r7, #4]
 80075dc:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	32b0      	adds	r2, #176	@ 0xb0
 80075e8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80075ec:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 80075ee:	68fb      	ldr	r3, [r7, #12]
 80075f0:	2b00      	cmp	r3, #0
 80075f2:	d101      	bne.n	80075f8 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 80075f4:	2303      	movs	r3, #3
 80075f6:	e004      	b.n	8007602 <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 80075f8:	68fb      	ldr	r3, [r7, #12]
 80075fa:	683a      	ldr	r2, [r7, #0]
 80075fc:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 8007600:	2300      	movs	r3, #0
}
 8007602:	4618      	mov	r0, r3
 8007604:	3714      	adds	r7, #20
 8007606:	46bd      	mov	sp, r7
 8007608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800760c:	4770      	bx	lr
	...

08007610 <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8007610:	b580      	push	{r7, lr}
 8007612:	b084      	sub	sp, #16
 8007614:	af00      	add	r7, sp, #0
 8007616:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	32b0      	adds	r2, #176	@ 0xb0
 8007622:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007626:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 8007628:	2301      	movs	r3, #1
 800762a:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 800762c:	68bb      	ldr	r3, [r7, #8]
 800762e:	2b00      	cmp	r3, #0
 8007630:	d101      	bne.n	8007636 <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8007632:	2303      	movs	r3, #3
 8007634:	e025      	b.n	8007682 <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 8007636:	68bb      	ldr	r3, [r7, #8]
 8007638:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800763c:	2b00      	cmp	r3, #0
 800763e:	d11f      	bne.n	8007680 <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8007640:	68bb      	ldr	r3, [r7, #8]
 8007642:	2201      	movs	r2, #1
 8007644:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 8007648:	4b10      	ldr	r3, [pc, #64]	@ (800768c <USBD_CDC_TransmitPacket+0x7c>)
 800764a:	781b      	ldrb	r3, [r3, #0]
 800764c:	f003 020f 	and.w	r2, r3, #15
 8007650:	68bb      	ldr	r3, [r7, #8]
 8007652:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 8007656:	6878      	ldr	r0, [r7, #4]
 8007658:	4613      	mov	r3, r2
 800765a:	009b      	lsls	r3, r3, #2
 800765c:	4413      	add	r3, r2
 800765e:	009b      	lsls	r3, r3, #2
 8007660:	4403      	add	r3, r0
 8007662:	3318      	adds	r3, #24
 8007664:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 8007666:	4b09      	ldr	r3, [pc, #36]	@ (800768c <USBD_CDC_TransmitPacket+0x7c>)
 8007668:	7819      	ldrb	r1, [r3, #0]
 800766a:	68bb      	ldr	r3, [r7, #8]
 800766c:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 8007670:	68bb      	ldr	r3, [r7, #8]
 8007672:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 8007676:	6878      	ldr	r0, [r7, #4]
 8007678:	f002 f815 	bl	80096a6 <USBD_LL_Transmit>

    ret = USBD_OK;
 800767c:	2300      	movs	r3, #0
 800767e:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 8007680:	7bfb      	ldrb	r3, [r7, #15]
}
 8007682:	4618      	mov	r0, r3
 8007684:	3710      	adds	r7, #16
 8007686:	46bd      	mov	sp, r7
 8007688:	bd80      	pop	{r7, pc}
 800768a:	bf00      	nop
 800768c:	24000097 	.word	0x24000097

08007690 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8007690:	b580      	push	{r7, lr}
 8007692:	b084      	sub	sp, #16
 8007694:	af00      	add	r7, sp, #0
 8007696:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	32b0      	adds	r2, #176	@ 0xb0
 80076a2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80076a6:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	32b0      	adds	r2, #176	@ 0xb0
 80076b2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80076b6:	2b00      	cmp	r3, #0
 80076b8:	d101      	bne.n	80076be <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 80076ba:	2303      	movs	r3, #3
 80076bc:	e018      	b.n	80076f0 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	7c1b      	ldrb	r3, [r3, #16]
 80076c2:	2b00      	cmp	r3, #0
 80076c4:	d10a      	bne.n	80076dc <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80076c6:	4b0c      	ldr	r3, [pc, #48]	@ (80076f8 <USBD_CDC_ReceivePacket+0x68>)
 80076c8:	7819      	ldrb	r1, [r3, #0]
 80076ca:	68fb      	ldr	r3, [r7, #12]
 80076cc:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80076d0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80076d4:	6878      	ldr	r0, [r7, #4]
 80076d6:	f002 f807 	bl	80096e8 <USBD_LL_PrepareReceive>
 80076da:	e008      	b.n	80076ee <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80076dc:	4b06      	ldr	r3, [pc, #24]	@ (80076f8 <USBD_CDC_ReceivePacket+0x68>)
 80076de:	7819      	ldrb	r1, [r3, #0]
 80076e0:	68fb      	ldr	r3, [r7, #12]
 80076e2:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80076e6:	2340      	movs	r3, #64	@ 0x40
 80076e8:	6878      	ldr	r0, [r7, #4]
 80076ea:	f001 fffd 	bl	80096e8 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 80076ee:	2300      	movs	r3, #0
}
 80076f0:	4618      	mov	r0, r3
 80076f2:	3710      	adds	r7, #16
 80076f4:	46bd      	mov	sp, r7
 80076f6:	bd80      	pop	{r7, pc}
 80076f8:	24000098 	.word	0x24000098

080076fc <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 80076fc:	b580      	push	{r7, lr}
 80076fe:	b086      	sub	sp, #24
 8007700:	af00      	add	r7, sp, #0
 8007702:	60f8      	str	r0, [r7, #12]
 8007704:	60b9      	str	r1, [r7, #8]
 8007706:	4613      	mov	r3, r2
 8007708:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800770a:	68fb      	ldr	r3, [r7, #12]
 800770c:	2b00      	cmp	r3, #0
 800770e:	d101      	bne.n	8007714 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8007710:	2303      	movs	r3, #3
 8007712:	e01f      	b.n	8007754 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8007714:	68fb      	ldr	r3, [r7, #12]
 8007716:	2200      	movs	r2, #0
 8007718:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 800771c:	68fb      	ldr	r3, [r7, #12]
 800771e:	2200      	movs	r2, #0
 8007720:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8007724:	68fb      	ldr	r3, [r7, #12]
 8007726:	2200      	movs	r2, #0
 8007728:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800772c:	68bb      	ldr	r3, [r7, #8]
 800772e:	2b00      	cmp	r3, #0
 8007730:	d003      	beq.n	800773a <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8007732:	68fb      	ldr	r3, [r7, #12]
 8007734:	68ba      	ldr	r2, [r7, #8]
 8007736:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800773a:	68fb      	ldr	r3, [r7, #12]
 800773c:	2201      	movs	r2, #1
 800773e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 8007742:	68fb      	ldr	r3, [r7, #12]
 8007744:	79fa      	ldrb	r2, [r7, #7]
 8007746:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8007748:	68f8      	ldr	r0, [r7, #12]
 800774a:	f001 fe71 	bl	8009430 <USBD_LL_Init>
 800774e:	4603      	mov	r3, r0
 8007750:	75fb      	strb	r3, [r7, #23]

  return ret;
 8007752:	7dfb      	ldrb	r3, [r7, #23]
}
 8007754:	4618      	mov	r0, r3
 8007756:	3718      	adds	r7, #24
 8007758:	46bd      	mov	sp, r7
 800775a:	bd80      	pop	{r7, pc}

0800775c <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800775c:	b580      	push	{r7, lr}
 800775e:	b084      	sub	sp, #16
 8007760:	af00      	add	r7, sp, #0
 8007762:	6078      	str	r0, [r7, #4]
 8007764:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8007766:	2300      	movs	r3, #0
 8007768:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800776a:	683b      	ldr	r3, [r7, #0]
 800776c:	2b00      	cmp	r3, #0
 800776e:	d101      	bne.n	8007774 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8007770:	2303      	movs	r3, #3
 8007772:	e025      	b.n	80077c0 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	683a      	ldr	r2, [r7, #0]
 8007778:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	32ae      	adds	r2, #174	@ 0xae
 8007786:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800778a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800778c:	2b00      	cmp	r3, #0
 800778e:	d00f      	beq.n	80077b0 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	32ae      	adds	r2, #174	@ 0xae
 800779a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800779e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80077a0:	f107 020e 	add.w	r2, r7, #14
 80077a4:	4610      	mov	r0, r2
 80077a6:	4798      	blx	r3
 80077a8:	4602      	mov	r2, r0
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 80077b6:	1c5a      	adds	r2, r3, #1
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 80077be:	2300      	movs	r3, #0
}
 80077c0:	4618      	mov	r0, r3
 80077c2:	3710      	adds	r7, #16
 80077c4:	46bd      	mov	sp, r7
 80077c6:	bd80      	pop	{r7, pc}

080077c8 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 80077c8:	b580      	push	{r7, lr}
 80077ca:	b082      	sub	sp, #8
 80077cc:	af00      	add	r7, sp, #0
 80077ce:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 80077d0:	6878      	ldr	r0, [r7, #4]
 80077d2:	f001 fe7f 	bl	80094d4 <USBD_LL_Start>
 80077d6:	4603      	mov	r3, r0
}
 80077d8:	4618      	mov	r0, r3
 80077da:	3708      	adds	r7, #8
 80077dc:	46bd      	mov	sp, r7
 80077de:	bd80      	pop	{r7, pc}

080077e0 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 80077e0:	b480      	push	{r7}
 80077e2:	b083      	sub	sp, #12
 80077e4:	af00      	add	r7, sp, #0
 80077e6:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80077e8:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 80077ea:	4618      	mov	r0, r3
 80077ec:	370c      	adds	r7, #12
 80077ee:	46bd      	mov	sp, r7
 80077f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077f4:	4770      	bx	lr

080077f6 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80077f6:	b580      	push	{r7, lr}
 80077f8:	b084      	sub	sp, #16
 80077fa:	af00      	add	r7, sp, #0
 80077fc:	6078      	str	r0, [r7, #4]
 80077fe:	460b      	mov	r3, r1
 8007800:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8007802:	2300      	movs	r3, #0
 8007804:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800780c:	2b00      	cmp	r3, #0
 800780e:	d009      	beq.n	8007824 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007816:	681b      	ldr	r3, [r3, #0]
 8007818:	78fa      	ldrb	r2, [r7, #3]
 800781a:	4611      	mov	r1, r2
 800781c:	6878      	ldr	r0, [r7, #4]
 800781e:	4798      	blx	r3
 8007820:	4603      	mov	r3, r0
 8007822:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8007824:	7bfb      	ldrb	r3, [r7, #15]
}
 8007826:	4618      	mov	r0, r3
 8007828:	3710      	adds	r7, #16
 800782a:	46bd      	mov	sp, r7
 800782c:	bd80      	pop	{r7, pc}

0800782e <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800782e:	b580      	push	{r7, lr}
 8007830:	b084      	sub	sp, #16
 8007832:	af00      	add	r7, sp, #0
 8007834:	6078      	str	r0, [r7, #4]
 8007836:	460b      	mov	r3, r1
 8007838:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800783a:	2300      	movs	r3, #0
 800783c:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007844:	685b      	ldr	r3, [r3, #4]
 8007846:	78fa      	ldrb	r2, [r7, #3]
 8007848:	4611      	mov	r1, r2
 800784a:	6878      	ldr	r0, [r7, #4]
 800784c:	4798      	blx	r3
 800784e:	4603      	mov	r3, r0
 8007850:	2b00      	cmp	r3, #0
 8007852:	d001      	beq.n	8007858 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8007854:	2303      	movs	r3, #3
 8007856:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8007858:	7bfb      	ldrb	r3, [r7, #15]
}
 800785a:	4618      	mov	r0, r3
 800785c:	3710      	adds	r7, #16
 800785e:	46bd      	mov	sp, r7
 8007860:	bd80      	pop	{r7, pc}

08007862 <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8007862:	b580      	push	{r7, lr}
 8007864:	b084      	sub	sp, #16
 8007866:	af00      	add	r7, sp, #0
 8007868:	6078      	str	r0, [r7, #4]
 800786a:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8007872:	6839      	ldr	r1, [r7, #0]
 8007874:	4618      	mov	r0, r3
 8007876:	f001 f936 	bl	8008ae6 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	2201      	movs	r2, #1
 800787e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 8007888:	461a      	mov	r2, r3
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8007896:	f003 031f 	and.w	r3, r3, #31
 800789a:	2b02      	cmp	r3, #2
 800789c:	d01a      	beq.n	80078d4 <USBD_LL_SetupStage+0x72>
 800789e:	2b02      	cmp	r3, #2
 80078a0:	d822      	bhi.n	80078e8 <USBD_LL_SetupStage+0x86>
 80078a2:	2b00      	cmp	r3, #0
 80078a4:	d002      	beq.n	80078ac <USBD_LL_SetupStage+0x4a>
 80078a6:	2b01      	cmp	r3, #1
 80078a8:	d00a      	beq.n	80078c0 <USBD_LL_SetupStage+0x5e>
 80078aa:	e01d      	b.n	80078e8 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80078b2:	4619      	mov	r1, r3
 80078b4:	6878      	ldr	r0, [r7, #4]
 80078b6:	f000 fb63 	bl	8007f80 <USBD_StdDevReq>
 80078ba:	4603      	mov	r3, r0
 80078bc:	73fb      	strb	r3, [r7, #15]
      break;
 80078be:	e020      	b.n	8007902 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80078c6:	4619      	mov	r1, r3
 80078c8:	6878      	ldr	r0, [r7, #4]
 80078ca:	f000 fbcb 	bl	8008064 <USBD_StdItfReq>
 80078ce:	4603      	mov	r3, r0
 80078d0:	73fb      	strb	r3, [r7, #15]
      break;
 80078d2:	e016      	b.n	8007902 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80078da:	4619      	mov	r1, r3
 80078dc:	6878      	ldr	r0, [r7, #4]
 80078de:	f000 fc2d 	bl	800813c <USBD_StdEPReq>
 80078e2:	4603      	mov	r3, r0
 80078e4:	73fb      	strb	r3, [r7, #15]
      break;
 80078e6:	e00c      	b.n	8007902 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80078ee:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 80078f2:	b2db      	uxtb	r3, r3
 80078f4:	4619      	mov	r1, r3
 80078f6:	6878      	ldr	r0, [r7, #4]
 80078f8:	f001 fe4c 	bl	8009594 <USBD_LL_StallEP>
 80078fc:	4603      	mov	r3, r0
 80078fe:	73fb      	strb	r3, [r7, #15]
      break;
 8007900:	bf00      	nop
  }

  return ret;
 8007902:	7bfb      	ldrb	r3, [r7, #15]
}
 8007904:	4618      	mov	r0, r3
 8007906:	3710      	adds	r7, #16
 8007908:	46bd      	mov	sp, r7
 800790a:	bd80      	pop	{r7, pc}

0800790c <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800790c:	b580      	push	{r7, lr}
 800790e:	b086      	sub	sp, #24
 8007910:	af00      	add	r7, sp, #0
 8007912:	60f8      	str	r0, [r7, #12]
 8007914:	460b      	mov	r3, r1
 8007916:	607a      	str	r2, [r7, #4]
 8007918:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 800791a:	2300      	movs	r3, #0
 800791c:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 800791e:	7afb      	ldrb	r3, [r7, #11]
 8007920:	2b00      	cmp	r3, #0
 8007922:	d16e      	bne.n	8007a02 <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 8007924:	68fb      	ldr	r3, [r7, #12]
 8007926:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800792a:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800792c:	68fb      	ldr	r3, [r7, #12]
 800792e:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8007932:	2b03      	cmp	r3, #3
 8007934:	f040 8098 	bne.w	8007a68 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 8007938:	693b      	ldr	r3, [r7, #16]
 800793a:	689a      	ldr	r2, [r3, #8]
 800793c:	693b      	ldr	r3, [r7, #16]
 800793e:	68db      	ldr	r3, [r3, #12]
 8007940:	429a      	cmp	r2, r3
 8007942:	d913      	bls.n	800796c <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 8007944:	693b      	ldr	r3, [r7, #16]
 8007946:	689a      	ldr	r2, [r3, #8]
 8007948:	693b      	ldr	r3, [r7, #16]
 800794a:	68db      	ldr	r3, [r3, #12]
 800794c:	1ad2      	subs	r2, r2, r3
 800794e:	693b      	ldr	r3, [r7, #16]
 8007950:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8007952:	693b      	ldr	r3, [r7, #16]
 8007954:	68da      	ldr	r2, [r3, #12]
 8007956:	693b      	ldr	r3, [r7, #16]
 8007958:	689b      	ldr	r3, [r3, #8]
 800795a:	4293      	cmp	r3, r2
 800795c:	bf28      	it	cs
 800795e:	4613      	movcs	r3, r2
 8007960:	461a      	mov	r2, r3
 8007962:	6879      	ldr	r1, [r7, #4]
 8007964:	68f8      	ldr	r0, [r7, #12]
 8007966:	f001 f9be 	bl	8008ce6 <USBD_CtlContinueRx>
 800796a:	e07d      	b.n	8007a68 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 800796c:	68fb      	ldr	r3, [r7, #12]
 800796e:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8007972:	f003 031f 	and.w	r3, r3, #31
 8007976:	2b02      	cmp	r3, #2
 8007978:	d014      	beq.n	80079a4 <USBD_LL_DataOutStage+0x98>
 800797a:	2b02      	cmp	r3, #2
 800797c:	d81d      	bhi.n	80079ba <USBD_LL_DataOutStage+0xae>
 800797e:	2b00      	cmp	r3, #0
 8007980:	d002      	beq.n	8007988 <USBD_LL_DataOutStage+0x7c>
 8007982:	2b01      	cmp	r3, #1
 8007984:	d003      	beq.n	800798e <USBD_LL_DataOutStage+0x82>
 8007986:	e018      	b.n	80079ba <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8007988:	2300      	movs	r3, #0
 800798a:	75bb      	strb	r3, [r7, #22]
            break;
 800798c:	e018      	b.n	80079c0 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 800798e:	68fb      	ldr	r3, [r7, #12]
 8007990:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8007994:	b2db      	uxtb	r3, r3
 8007996:	4619      	mov	r1, r3
 8007998:	68f8      	ldr	r0, [r7, #12]
 800799a:	f000 fa64 	bl	8007e66 <USBD_CoreFindIF>
 800799e:	4603      	mov	r3, r0
 80079a0:	75bb      	strb	r3, [r7, #22]
            break;
 80079a2:	e00d      	b.n	80079c0 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 80079a4:	68fb      	ldr	r3, [r7, #12]
 80079a6:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 80079aa:	b2db      	uxtb	r3, r3
 80079ac:	4619      	mov	r1, r3
 80079ae:	68f8      	ldr	r0, [r7, #12]
 80079b0:	f000 fa66 	bl	8007e80 <USBD_CoreFindEP>
 80079b4:	4603      	mov	r3, r0
 80079b6:	75bb      	strb	r3, [r7, #22]
            break;
 80079b8:	e002      	b.n	80079c0 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 80079ba:	2300      	movs	r3, #0
 80079bc:	75bb      	strb	r3, [r7, #22]
            break;
 80079be:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 80079c0:	7dbb      	ldrb	r3, [r7, #22]
 80079c2:	2b00      	cmp	r3, #0
 80079c4:	d119      	bne.n	80079fa <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80079c6:	68fb      	ldr	r3, [r7, #12]
 80079c8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80079cc:	b2db      	uxtb	r3, r3
 80079ce:	2b03      	cmp	r3, #3
 80079d0:	d113      	bne.n	80079fa <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 80079d2:	7dba      	ldrb	r2, [r7, #22]
 80079d4:	68fb      	ldr	r3, [r7, #12]
 80079d6:	32ae      	adds	r2, #174	@ 0xae
 80079d8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80079dc:	691b      	ldr	r3, [r3, #16]
 80079de:	2b00      	cmp	r3, #0
 80079e0:	d00b      	beq.n	80079fa <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 80079e2:	7dba      	ldrb	r2, [r7, #22]
 80079e4:	68fb      	ldr	r3, [r7, #12]
 80079e6:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 80079ea:	7dba      	ldrb	r2, [r7, #22]
 80079ec:	68fb      	ldr	r3, [r7, #12]
 80079ee:	32ae      	adds	r2, #174	@ 0xae
 80079f0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80079f4:	691b      	ldr	r3, [r3, #16]
 80079f6:	68f8      	ldr	r0, [r7, #12]
 80079f8:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 80079fa:	68f8      	ldr	r0, [r7, #12]
 80079fc:	f001 f984 	bl	8008d08 <USBD_CtlSendStatus>
 8007a00:	e032      	b.n	8007a68 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8007a02:	7afb      	ldrb	r3, [r7, #11]
 8007a04:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007a08:	b2db      	uxtb	r3, r3
 8007a0a:	4619      	mov	r1, r3
 8007a0c:	68f8      	ldr	r0, [r7, #12]
 8007a0e:	f000 fa37 	bl	8007e80 <USBD_CoreFindEP>
 8007a12:	4603      	mov	r3, r0
 8007a14:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8007a16:	7dbb      	ldrb	r3, [r7, #22]
 8007a18:	2bff      	cmp	r3, #255	@ 0xff
 8007a1a:	d025      	beq.n	8007a68 <USBD_LL_DataOutStage+0x15c>
 8007a1c:	7dbb      	ldrb	r3, [r7, #22]
 8007a1e:	2b00      	cmp	r3, #0
 8007a20:	d122      	bne.n	8007a68 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007a22:	68fb      	ldr	r3, [r7, #12]
 8007a24:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007a28:	b2db      	uxtb	r3, r3
 8007a2a:	2b03      	cmp	r3, #3
 8007a2c:	d117      	bne.n	8007a5e <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8007a2e:	7dba      	ldrb	r2, [r7, #22]
 8007a30:	68fb      	ldr	r3, [r7, #12]
 8007a32:	32ae      	adds	r2, #174	@ 0xae
 8007a34:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007a38:	699b      	ldr	r3, [r3, #24]
 8007a3a:	2b00      	cmp	r3, #0
 8007a3c:	d00f      	beq.n	8007a5e <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 8007a3e:	7dba      	ldrb	r2, [r7, #22]
 8007a40:	68fb      	ldr	r3, [r7, #12]
 8007a42:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8007a46:	7dba      	ldrb	r2, [r7, #22]
 8007a48:	68fb      	ldr	r3, [r7, #12]
 8007a4a:	32ae      	adds	r2, #174	@ 0xae
 8007a4c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007a50:	699b      	ldr	r3, [r3, #24]
 8007a52:	7afa      	ldrb	r2, [r7, #11]
 8007a54:	4611      	mov	r1, r2
 8007a56:	68f8      	ldr	r0, [r7, #12]
 8007a58:	4798      	blx	r3
 8007a5a:	4603      	mov	r3, r0
 8007a5c:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8007a5e:	7dfb      	ldrb	r3, [r7, #23]
 8007a60:	2b00      	cmp	r3, #0
 8007a62:	d001      	beq.n	8007a68 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 8007a64:	7dfb      	ldrb	r3, [r7, #23]
 8007a66:	e000      	b.n	8007a6a <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 8007a68:	2300      	movs	r3, #0
}
 8007a6a:	4618      	mov	r0, r3
 8007a6c:	3718      	adds	r7, #24
 8007a6e:	46bd      	mov	sp, r7
 8007a70:	bd80      	pop	{r7, pc}

08007a72 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8007a72:	b580      	push	{r7, lr}
 8007a74:	b086      	sub	sp, #24
 8007a76:	af00      	add	r7, sp, #0
 8007a78:	60f8      	str	r0, [r7, #12]
 8007a7a:	460b      	mov	r3, r1
 8007a7c:	607a      	str	r2, [r7, #4]
 8007a7e:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 8007a80:	7afb      	ldrb	r3, [r7, #11]
 8007a82:	2b00      	cmp	r3, #0
 8007a84:	d16f      	bne.n	8007b66 <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 8007a86:	68fb      	ldr	r3, [r7, #12]
 8007a88:	3314      	adds	r3, #20
 8007a8a:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8007a8c:	68fb      	ldr	r3, [r7, #12]
 8007a8e:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8007a92:	2b02      	cmp	r3, #2
 8007a94:	d15a      	bne.n	8007b4c <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 8007a96:	693b      	ldr	r3, [r7, #16]
 8007a98:	689a      	ldr	r2, [r3, #8]
 8007a9a:	693b      	ldr	r3, [r7, #16]
 8007a9c:	68db      	ldr	r3, [r3, #12]
 8007a9e:	429a      	cmp	r2, r3
 8007aa0:	d914      	bls.n	8007acc <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8007aa2:	693b      	ldr	r3, [r7, #16]
 8007aa4:	689a      	ldr	r2, [r3, #8]
 8007aa6:	693b      	ldr	r3, [r7, #16]
 8007aa8:	68db      	ldr	r3, [r3, #12]
 8007aaa:	1ad2      	subs	r2, r2, r3
 8007aac:	693b      	ldr	r3, [r7, #16]
 8007aae:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8007ab0:	693b      	ldr	r3, [r7, #16]
 8007ab2:	689b      	ldr	r3, [r3, #8]
 8007ab4:	461a      	mov	r2, r3
 8007ab6:	6879      	ldr	r1, [r7, #4]
 8007ab8:	68f8      	ldr	r0, [r7, #12]
 8007aba:	f001 f8e6 	bl	8008c8a <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8007abe:	2300      	movs	r3, #0
 8007ac0:	2200      	movs	r2, #0
 8007ac2:	2100      	movs	r1, #0
 8007ac4:	68f8      	ldr	r0, [r7, #12]
 8007ac6:	f001 fe0f 	bl	80096e8 <USBD_LL_PrepareReceive>
 8007aca:	e03f      	b.n	8007b4c <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8007acc:	693b      	ldr	r3, [r7, #16]
 8007ace:	68da      	ldr	r2, [r3, #12]
 8007ad0:	693b      	ldr	r3, [r7, #16]
 8007ad2:	689b      	ldr	r3, [r3, #8]
 8007ad4:	429a      	cmp	r2, r3
 8007ad6:	d11c      	bne.n	8007b12 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8007ad8:	693b      	ldr	r3, [r7, #16]
 8007ada:	685a      	ldr	r2, [r3, #4]
 8007adc:	693b      	ldr	r3, [r7, #16]
 8007ade:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8007ae0:	429a      	cmp	r2, r3
 8007ae2:	d316      	bcc.n	8007b12 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8007ae4:	693b      	ldr	r3, [r7, #16]
 8007ae6:	685a      	ldr	r2, [r3, #4]
 8007ae8:	68fb      	ldr	r3, [r7, #12]
 8007aea:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8007aee:	429a      	cmp	r2, r3
 8007af0:	d20f      	bcs.n	8007b12 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8007af2:	2200      	movs	r2, #0
 8007af4:	2100      	movs	r1, #0
 8007af6:	68f8      	ldr	r0, [r7, #12]
 8007af8:	f001 f8c7 	bl	8008c8a <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8007afc:	68fb      	ldr	r3, [r7, #12]
 8007afe:	2200      	movs	r2, #0
 8007b00:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8007b04:	2300      	movs	r3, #0
 8007b06:	2200      	movs	r2, #0
 8007b08:	2100      	movs	r1, #0
 8007b0a:	68f8      	ldr	r0, [r7, #12]
 8007b0c:	f001 fdec 	bl	80096e8 <USBD_LL_PrepareReceive>
 8007b10:	e01c      	b.n	8007b4c <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007b12:	68fb      	ldr	r3, [r7, #12]
 8007b14:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007b18:	b2db      	uxtb	r3, r3
 8007b1a:	2b03      	cmp	r3, #3
 8007b1c:	d10f      	bne.n	8007b3e <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8007b1e:	68fb      	ldr	r3, [r7, #12]
 8007b20:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007b24:	68db      	ldr	r3, [r3, #12]
 8007b26:	2b00      	cmp	r3, #0
 8007b28:	d009      	beq.n	8007b3e <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 8007b2a:	68fb      	ldr	r3, [r7, #12]
 8007b2c:	2200      	movs	r2, #0
 8007b2e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 8007b32:	68fb      	ldr	r3, [r7, #12]
 8007b34:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007b38:	68db      	ldr	r3, [r3, #12]
 8007b3a:	68f8      	ldr	r0, [r7, #12]
 8007b3c:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8007b3e:	2180      	movs	r1, #128	@ 0x80
 8007b40:	68f8      	ldr	r0, [r7, #12]
 8007b42:	f001 fd27 	bl	8009594 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8007b46:	68f8      	ldr	r0, [r7, #12]
 8007b48:	f001 f8f1 	bl	8008d2e <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 8007b4c:	68fb      	ldr	r3, [r7, #12]
 8007b4e:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8007b52:	2b00      	cmp	r3, #0
 8007b54:	d03a      	beq.n	8007bcc <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 8007b56:	68f8      	ldr	r0, [r7, #12]
 8007b58:	f7ff fe42 	bl	80077e0 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8007b5c:	68fb      	ldr	r3, [r7, #12]
 8007b5e:	2200      	movs	r2, #0
 8007b60:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8007b64:	e032      	b.n	8007bcc <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 8007b66:	7afb      	ldrb	r3, [r7, #11]
 8007b68:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8007b6c:	b2db      	uxtb	r3, r3
 8007b6e:	4619      	mov	r1, r3
 8007b70:	68f8      	ldr	r0, [r7, #12]
 8007b72:	f000 f985 	bl	8007e80 <USBD_CoreFindEP>
 8007b76:	4603      	mov	r3, r0
 8007b78:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8007b7a:	7dfb      	ldrb	r3, [r7, #23]
 8007b7c:	2bff      	cmp	r3, #255	@ 0xff
 8007b7e:	d025      	beq.n	8007bcc <USBD_LL_DataInStage+0x15a>
 8007b80:	7dfb      	ldrb	r3, [r7, #23]
 8007b82:	2b00      	cmp	r3, #0
 8007b84:	d122      	bne.n	8007bcc <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007b86:	68fb      	ldr	r3, [r7, #12]
 8007b88:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007b8c:	b2db      	uxtb	r3, r3
 8007b8e:	2b03      	cmp	r3, #3
 8007b90:	d11c      	bne.n	8007bcc <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 8007b92:	7dfa      	ldrb	r2, [r7, #23]
 8007b94:	68fb      	ldr	r3, [r7, #12]
 8007b96:	32ae      	adds	r2, #174	@ 0xae
 8007b98:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007b9c:	695b      	ldr	r3, [r3, #20]
 8007b9e:	2b00      	cmp	r3, #0
 8007ba0:	d014      	beq.n	8007bcc <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 8007ba2:	7dfa      	ldrb	r2, [r7, #23]
 8007ba4:	68fb      	ldr	r3, [r7, #12]
 8007ba6:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8007baa:	7dfa      	ldrb	r2, [r7, #23]
 8007bac:	68fb      	ldr	r3, [r7, #12]
 8007bae:	32ae      	adds	r2, #174	@ 0xae
 8007bb0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007bb4:	695b      	ldr	r3, [r3, #20]
 8007bb6:	7afa      	ldrb	r2, [r7, #11]
 8007bb8:	4611      	mov	r1, r2
 8007bba:	68f8      	ldr	r0, [r7, #12]
 8007bbc:	4798      	blx	r3
 8007bbe:	4603      	mov	r3, r0
 8007bc0:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 8007bc2:	7dbb      	ldrb	r3, [r7, #22]
 8007bc4:	2b00      	cmp	r3, #0
 8007bc6:	d001      	beq.n	8007bcc <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 8007bc8:	7dbb      	ldrb	r3, [r7, #22]
 8007bca:	e000      	b.n	8007bce <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 8007bcc:	2300      	movs	r3, #0
}
 8007bce:	4618      	mov	r0, r3
 8007bd0:	3718      	adds	r7, #24
 8007bd2:	46bd      	mov	sp, r7
 8007bd4:	bd80      	pop	{r7, pc}

08007bd6 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8007bd6:	b580      	push	{r7, lr}
 8007bd8:	b084      	sub	sp, #16
 8007bda:	af00      	add	r7, sp, #0
 8007bdc:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 8007bde:	2300      	movs	r3, #0
 8007be0:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	2201      	movs	r2, #1
 8007be6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	2200      	movs	r2, #0
 8007bee:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	2200      	movs	r2, #0
 8007bf6:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	2200      	movs	r2, #0
 8007bfc:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	2200      	movs	r2, #0
 8007c04:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007c0e:	2b00      	cmp	r3, #0
 8007c10:	d014      	beq.n	8007c3c <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007c18:	685b      	ldr	r3, [r3, #4]
 8007c1a:	2b00      	cmp	r3, #0
 8007c1c:	d00e      	beq.n	8007c3c <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007c24:	685b      	ldr	r3, [r3, #4]
 8007c26:	687a      	ldr	r2, [r7, #4]
 8007c28:	6852      	ldr	r2, [r2, #4]
 8007c2a:	b2d2      	uxtb	r2, r2
 8007c2c:	4611      	mov	r1, r2
 8007c2e:	6878      	ldr	r0, [r7, #4]
 8007c30:	4798      	blx	r3
 8007c32:	4603      	mov	r3, r0
 8007c34:	2b00      	cmp	r3, #0
 8007c36:	d001      	beq.n	8007c3c <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8007c38:	2303      	movs	r3, #3
 8007c3a:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8007c3c:	2340      	movs	r3, #64	@ 0x40
 8007c3e:	2200      	movs	r2, #0
 8007c40:	2100      	movs	r1, #0
 8007c42:	6878      	ldr	r0, [r7, #4]
 8007c44:	f001 fc61 	bl	800950a <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	2201      	movs	r2, #1
 8007c4c:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	2240      	movs	r2, #64	@ 0x40
 8007c54:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8007c58:	2340      	movs	r3, #64	@ 0x40
 8007c5a:	2200      	movs	r2, #0
 8007c5c:	2180      	movs	r1, #128	@ 0x80
 8007c5e:	6878      	ldr	r0, [r7, #4]
 8007c60:	f001 fc53 	bl	800950a <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	2201      	movs	r2, #1
 8007c68:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	2240      	movs	r2, #64	@ 0x40
 8007c6e:	621a      	str	r2, [r3, #32]

  return ret;
 8007c70:	7bfb      	ldrb	r3, [r7, #15]
}
 8007c72:	4618      	mov	r0, r3
 8007c74:	3710      	adds	r7, #16
 8007c76:	46bd      	mov	sp, r7
 8007c78:	bd80      	pop	{r7, pc}

08007c7a <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8007c7a:	b480      	push	{r7}
 8007c7c:	b083      	sub	sp, #12
 8007c7e:	af00      	add	r7, sp, #0
 8007c80:	6078      	str	r0, [r7, #4]
 8007c82:	460b      	mov	r3, r1
 8007c84:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	78fa      	ldrb	r2, [r7, #3]
 8007c8a:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8007c8c:	2300      	movs	r3, #0
}
 8007c8e:	4618      	mov	r0, r3
 8007c90:	370c      	adds	r7, #12
 8007c92:	46bd      	mov	sp, r7
 8007c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c98:	4770      	bx	lr

08007c9a <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8007c9a:	b480      	push	{r7}
 8007c9c:	b083      	sub	sp, #12
 8007c9e:	af00      	add	r7, sp, #0
 8007ca0:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007ca8:	b2db      	uxtb	r3, r3
 8007caa:	2b04      	cmp	r3, #4
 8007cac:	d006      	beq.n	8007cbc <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007cb4:	b2da      	uxtb	r2, r3
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	2204      	movs	r2, #4
 8007cc0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8007cc4:	2300      	movs	r3, #0
}
 8007cc6:	4618      	mov	r0, r3
 8007cc8:	370c      	adds	r7, #12
 8007cca:	46bd      	mov	sp, r7
 8007ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cd0:	4770      	bx	lr

08007cd2 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8007cd2:	b480      	push	{r7}
 8007cd4:	b083      	sub	sp, #12
 8007cd6:	af00      	add	r7, sp, #0
 8007cd8:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007ce0:	b2db      	uxtb	r3, r3
 8007ce2:	2b04      	cmp	r3, #4
 8007ce4:	d106      	bne.n	8007cf4 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 8007cec:	b2da      	uxtb	r2, r3
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8007cf4:	2300      	movs	r3, #0
}
 8007cf6:	4618      	mov	r0, r3
 8007cf8:	370c      	adds	r7, #12
 8007cfa:	46bd      	mov	sp, r7
 8007cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d00:	4770      	bx	lr

08007d02 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8007d02:	b580      	push	{r7, lr}
 8007d04:	b082      	sub	sp, #8
 8007d06:	af00      	add	r7, sp, #0
 8007d08:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007d10:	b2db      	uxtb	r3, r3
 8007d12:	2b03      	cmp	r3, #3
 8007d14:	d110      	bne.n	8007d38 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007d1c:	2b00      	cmp	r3, #0
 8007d1e:	d00b      	beq.n	8007d38 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007d26:	69db      	ldr	r3, [r3, #28]
 8007d28:	2b00      	cmp	r3, #0
 8007d2a:	d005      	beq.n	8007d38 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007d32:	69db      	ldr	r3, [r3, #28]
 8007d34:	6878      	ldr	r0, [r7, #4]
 8007d36:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8007d38:	2300      	movs	r3, #0
}
 8007d3a:	4618      	mov	r0, r3
 8007d3c:	3708      	adds	r7, #8
 8007d3e:	46bd      	mov	sp, r7
 8007d40:	bd80      	pop	{r7, pc}

08007d42 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8007d42:	b580      	push	{r7, lr}
 8007d44:	b082      	sub	sp, #8
 8007d46:	af00      	add	r7, sp, #0
 8007d48:	6078      	str	r0, [r7, #4]
 8007d4a:	460b      	mov	r3, r1
 8007d4c:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	32ae      	adds	r2, #174	@ 0xae
 8007d58:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007d5c:	2b00      	cmp	r3, #0
 8007d5e:	d101      	bne.n	8007d64 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 8007d60:	2303      	movs	r3, #3
 8007d62:	e01c      	b.n	8007d9e <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007d6a:	b2db      	uxtb	r3, r3
 8007d6c:	2b03      	cmp	r3, #3
 8007d6e:	d115      	bne.n	8007d9c <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	32ae      	adds	r2, #174	@ 0xae
 8007d7a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007d7e:	6a1b      	ldr	r3, [r3, #32]
 8007d80:	2b00      	cmp	r3, #0
 8007d82:	d00b      	beq.n	8007d9c <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	32ae      	adds	r2, #174	@ 0xae
 8007d8e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007d92:	6a1b      	ldr	r3, [r3, #32]
 8007d94:	78fa      	ldrb	r2, [r7, #3]
 8007d96:	4611      	mov	r1, r2
 8007d98:	6878      	ldr	r0, [r7, #4]
 8007d9a:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8007d9c:	2300      	movs	r3, #0
}
 8007d9e:	4618      	mov	r0, r3
 8007da0:	3708      	adds	r7, #8
 8007da2:	46bd      	mov	sp, r7
 8007da4:	bd80      	pop	{r7, pc}

08007da6 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8007da6:	b580      	push	{r7, lr}
 8007da8:	b082      	sub	sp, #8
 8007daa:	af00      	add	r7, sp, #0
 8007dac:	6078      	str	r0, [r7, #4]
 8007dae:	460b      	mov	r3, r1
 8007db0:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	32ae      	adds	r2, #174	@ 0xae
 8007dbc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007dc0:	2b00      	cmp	r3, #0
 8007dc2:	d101      	bne.n	8007dc8 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 8007dc4:	2303      	movs	r3, #3
 8007dc6:	e01c      	b.n	8007e02 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007dce:	b2db      	uxtb	r3, r3
 8007dd0:	2b03      	cmp	r3, #3
 8007dd2:	d115      	bne.n	8007e00 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	32ae      	adds	r2, #174	@ 0xae
 8007dde:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007de2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007de4:	2b00      	cmp	r3, #0
 8007de6:	d00b      	beq.n	8007e00 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	32ae      	adds	r2, #174	@ 0xae
 8007df2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007df6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007df8:	78fa      	ldrb	r2, [r7, #3]
 8007dfa:	4611      	mov	r1, r2
 8007dfc:	6878      	ldr	r0, [r7, #4]
 8007dfe:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8007e00:	2300      	movs	r3, #0
}
 8007e02:	4618      	mov	r0, r3
 8007e04:	3708      	adds	r7, #8
 8007e06:	46bd      	mov	sp, r7
 8007e08:	bd80      	pop	{r7, pc}

08007e0a <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8007e0a:	b480      	push	{r7}
 8007e0c:	b083      	sub	sp, #12
 8007e0e:	af00      	add	r7, sp, #0
 8007e10:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8007e12:	2300      	movs	r3, #0
}
 8007e14:	4618      	mov	r0, r3
 8007e16:	370c      	adds	r7, #12
 8007e18:	46bd      	mov	sp, r7
 8007e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e1e:	4770      	bx	lr

08007e20 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8007e20:	b580      	push	{r7, lr}
 8007e22:	b084      	sub	sp, #16
 8007e24:	af00      	add	r7, sp, #0
 8007e26:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 8007e28:	2300      	movs	r3, #0
 8007e2a:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	2201      	movs	r2, #1
 8007e30:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007e3a:	2b00      	cmp	r3, #0
 8007e3c:	d00e      	beq.n	8007e5c <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007e44:	685b      	ldr	r3, [r3, #4]
 8007e46:	687a      	ldr	r2, [r7, #4]
 8007e48:	6852      	ldr	r2, [r2, #4]
 8007e4a:	b2d2      	uxtb	r2, r2
 8007e4c:	4611      	mov	r1, r2
 8007e4e:	6878      	ldr	r0, [r7, #4]
 8007e50:	4798      	blx	r3
 8007e52:	4603      	mov	r3, r0
 8007e54:	2b00      	cmp	r3, #0
 8007e56:	d001      	beq.n	8007e5c <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 8007e58:	2303      	movs	r3, #3
 8007e5a:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8007e5c:	7bfb      	ldrb	r3, [r7, #15]
}
 8007e5e:	4618      	mov	r0, r3
 8007e60:	3710      	adds	r7, #16
 8007e62:	46bd      	mov	sp, r7
 8007e64:	bd80      	pop	{r7, pc}

08007e66 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8007e66:	b480      	push	{r7}
 8007e68:	b083      	sub	sp, #12
 8007e6a:	af00      	add	r7, sp, #0
 8007e6c:	6078      	str	r0, [r7, #4]
 8007e6e:	460b      	mov	r3, r1
 8007e70:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8007e72:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8007e74:	4618      	mov	r0, r3
 8007e76:	370c      	adds	r7, #12
 8007e78:	46bd      	mov	sp, r7
 8007e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e7e:	4770      	bx	lr

08007e80 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8007e80:	b480      	push	{r7}
 8007e82:	b083      	sub	sp, #12
 8007e84:	af00      	add	r7, sp, #0
 8007e86:	6078      	str	r0, [r7, #4]
 8007e88:	460b      	mov	r3, r1
 8007e8a:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8007e8c:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8007e8e:	4618      	mov	r0, r3
 8007e90:	370c      	adds	r7, #12
 8007e92:	46bd      	mov	sp, r7
 8007e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e98:	4770      	bx	lr

08007e9a <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 8007e9a:	b580      	push	{r7, lr}
 8007e9c:	b086      	sub	sp, #24
 8007e9e:	af00      	add	r7, sp, #0
 8007ea0:	6078      	str	r0, [r7, #4]
 8007ea2:	460b      	mov	r3, r1
 8007ea4:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 8007eae:	2300      	movs	r3, #0
 8007eb0:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 8007eb2:	68fb      	ldr	r3, [r7, #12]
 8007eb4:	885b      	ldrh	r3, [r3, #2]
 8007eb6:	b29b      	uxth	r3, r3
 8007eb8:	68fa      	ldr	r2, [r7, #12]
 8007eba:	7812      	ldrb	r2, [r2, #0]
 8007ebc:	4293      	cmp	r3, r2
 8007ebe:	d91f      	bls.n	8007f00 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 8007ec0:	68fb      	ldr	r3, [r7, #12]
 8007ec2:	781b      	ldrb	r3, [r3, #0]
 8007ec4:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 8007ec6:	e013      	b.n	8007ef0 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8007ec8:	f107 030a 	add.w	r3, r7, #10
 8007ecc:	4619      	mov	r1, r3
 8007ece:	6978      	ldr	r0, [r7, #20]
 8007ed0:	f000 f81b 	bl	8007f0a <USBD_GetNextDesc>
 8007ed4:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8007ed6:	697b      	ldr	r3, [r7, #20]
 8007ed8:	785b      	ldrb	r3, [r3, #1]
 8007eda:	2b05      	cmp	r3, #5
 8007edc:	d108      	bne.n	8007ef0 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 8007ede:	697b      	ldr	r3, [r7, #20]
 8007ee0:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 8007ee2:	693b      	ldr	r3, [r7, #16]
 8007ee4:	789b      	ldrb	r3, [r3, #2]
 8007ee6:	78fa      	ldrb	r2, [r7, #3]
 8007ee8:	429a      	cmp	r2, r3
 8007eea:	d008      	beq.n	8007efe <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 8007eec:	2300      	movs	r3, #0
 8007eee:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 8007ef0:	68fb      	ldr	r3, [r7, #12]
 8007ef2:	885b      	ldrh	r3, [r3, #2]
 8007ef4:	b29a      	uxth	r2, r3
 8007ef6:	897b      	ldrh	r3, [r7, #10]
 8007ef8:	429a      	cmp	r2, r3
 8007efa:	d8e5      	bhi.n	8007ec8 <USBD_GetEpDesc+0x2e>
 8007efc:	e000      	b.n	8007f00 <USBD_GetEpDesc+0x66>
          break;
 8007efe:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 8007f00:	693b      	ldr	r3, [r7, #16]
}
 8007f02:	4618      	mov	r0, r3
 8007f04:	3718      	adds	r7, #24
 8007f06:	46bd      	mov	sp, r7
 8007f08:	bd80      	pop	{r7, pc}

08007f0a <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8007f0a:	b480      	push	{r7}
 8007f0c:	b085      	sub	sp, #20
 8007f0e:	af00      	add	r7, sp, #0
 8007f10:	6078      	str	r0, [r7, #4]
 8007f12:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 8007f18:	683b      	ldr	r3, [r7, #0]
 8007f1a:	881b      	ldrh	r3, [r3, #0]
 8007f1c:	68fa      	ldr	r2, [r7, #12]
 8007f1e:	7812      	ldrb	r2, [r2, #0]
 8007f20:	4413      	add	r3, r2
 8007f22:	b29a      	uxth	r2, r3
 8007f24:	683b      	ldr	r3, [r7, #0]
 8007f26:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 8007f28:	68fb      	ldr	r3, [r7, #12]
 8007f2a:	781b      	ldrb	r3, [r3, #0]
 8007f2c:	461a      	mov	r2, r3
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	4413      	add	r3, r2
 8007f32:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8007f34:	68fb      	ldr	r3, [r7, #12]
}
 8007f36:	4618      	mov	r0, r3
 8007f38:	3714      	adds	r7, #20
 8007f3a:	46bd      	mov	sp, r7
 8007f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f40:	4770      	bx	lr

08007f42 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8007f42:	b480      	push	{r7}
 8007f44:	b087      	sub	sp, #28
 8007f46:	af00      	add	r7, sp, #0
 8007f48:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8007f4e:	697b      	ldr	r3, [r7, #20]
 8007f50:	781b      	ldrb	r3, [r3, #0]
 8007f52:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8007f54:	697b      	ldr	r3, [r7, #20]
 8007f56:	3301      	adds	r3, #1
 8007f58:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8007f5a:	697b      	ldr	r3, [r7, #20]
 8007f5c:	781b      	ldrb	r3, [r3, #0]
 8007f5e:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8007f60:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8007f64:	021b      	lsls	r3, r3, #8
 8007f66:	b21a      	sxth	r2, r3
 8007f68:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8007f6c:	4313      	orrs	r3, r2
 8007f6e:	b21b      	sxth	r3, r3
 8007f70:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8007f72:	89fb      	ldrh	r3, [r7, #14]
}
 8007f74:	4618      	mov	r0, r3
 8007f76:	371c      	adds	r7, #28
 8007f78:	46bd      	mov	sp, r7
 8007f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f7e:	4770      	bx	lr

08007f80 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007f80:	b580      	push	{r7, lr}
 8007f82:	b084      	sub	sp, #16
 8007f84:	af00      	add	r7, sp, #0
 8007f86:	6078      	str	r0, [r7, #4]
 8007f88:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8007f8a:	2300      	movs	r3, #0
 8007f8c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007f8e:	683b      	ldr	r3, [r7, #0]
 8007f90:	781b      	ldrb	r3, [r3, #0]
 8007f92:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8007f96:	2b40      	cmp	r3, #64	@ 0x40
 8007f98:	d005      	beq.n	8007fa6 <USBD_StdDevReq+0x26>
 8007f9a:	2b40      	cmp	r3, #64	@ 0x40
 8007f9c:	d857      	bhi.n	800804e <USBD_StdDevReq+0xce>
 8007f9e:	2b00      	cmp	r3, #0
 8007fa0:	d00f      	beq.n	8007fc2 <USBD_StdDevReq+0x42>
 8007fa2:	2b20      	cmp	r3, #32
 8007fa4:	d153      	bne.n	800804e <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	32ae      	adds	r2, #174	@ 0xae
 8007fb0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007fb4:	689b      	ldr	r3, [r3, #8]
 8007fb6:	6839      	ldr	r1, [r7, #0]
 8007fb8:	6878      	ldr	r0, [r7, #4]
 8007fba:	4798      	blx	r3
 8007fbc:	4603      	mov	r3, r0
 8007fbe:	73fb      	strb	r3, [r7, #15]
      break;
 8007fc0:	e04a      	b.n	8008058 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8007fc2:	683b      	ldr	r3, [r7, #0]
 8007fc4:	785b      	ldrb	r3, [r3, #1]
 8007fc6:	2b09      	cmp	r3, #9
 8007fc8:	d83b      	bhi.n	8008042 <USBD_StdDevReq+0xc2>
 8007fca:	a201      	add	r2, pc, #4	@ (adr r2, 8007fd0 <USBD_StdDevReq+0x50>)
 8007fcc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007fd0:	08008025 	.word	0x08008025
 8007fd4:	08008039 	.word	0x08008039
 8007fd8:	08008043 	.word	0x08008043
 8007fdc:	0800802f 	.word	0x0800802f
 8007fe0:	08008043 	.word	0x08008043
 8007fe4:	08008003 	.word	0x08008003
 8007fe8:	08007ff9 	.word	0x08007ff9
 8007fec:	08008043 	.word	0x08008043
 8007ff0:	0800801b 	.word	0x0800801b
 8007ff4:	0800800d 	.word	0x0800800d
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8007ff8:	6839      	ldr	r1, [r7, #0]
 8007ffa:	6878      	ldr	r0, [r7, #4]
 8007ffc:	f000 fa3c 	bl	8008478 <USBD_GetDescriptor>
          break;
 8008000:	e024      	b.n	800804c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8008002:	6839      	ldr	r1, [r7, #0]
 8008004:	6878      	ldr	r0, [r7, #4]
 8008006:	f000 fbcb 	bl	80087a0 <USBD_SetAddress>
          break;
 800800a:	e01f      	b.n	800804c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800800c:	6839      	ldr	r1, [r7, #0]
 800800e:	6878      	ldr	r0, [r7, #4]
 8008010:	f000 fc0a 	bl	8008828 <USBD_SetConfig>
 8008014:	4603      	mov	r3, r0
 8008016:	73fb      	strb	r3, [r7, #15]
          break;
 8008018:	e018      	b.n	800804c <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800801a:	6839      	ldr	r1, [r7, #0]
 800801c:	6878      	ldr	r0, [r7, #4]
 800801e:	f000 fcad 	bl	800897c <USBD_GetConfig>
          break;
 8008022:	e013      	b.n	800804c <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8008024:	6839      	ldr	r1, [r7, #0]
 8008026:	6878      	ldr	r0, [r7, #4]
 8008028:	f000 fcde 	bl	80089e8 <USBD_GetStatus>
          break;
 800802c:	e00e      	b.n	800804c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800802e:	6839      	ldr	r1, [r7, #0]
 8008030:	6878      	ldr	r0, [r7, #4]
 8008032:	f000 fd0d 	bl	8008a50 <USBD_SetFeature>
          break;
 8008036:	e009      	b.n	800804c <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8008038:	6839      	ldr	r1, [r7, #0]
 800803a:	6878      	ldr	r0, [r7, #4]
 800803c:	f000 fd31 	bl	8008aa2 <USBD_ClrFeature>
          break;
 8008040:	e004      	b.n	800804c <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 8008042:	6839      	ldr	r1, [r7, #0]
 8008044:	6878      	ldr	r0, [r7, #4]
 8008046:	f000 fd88 	bl	8008b5a <USBD_CtlError>
          break;
 800804a:	bf00      	nop
      }
      break;
 800804c:	e004      	b.n	8008058 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800804e:	6839      	ldr	r1, [r7, #0]
 8008050:	6878      	ldr	r0, [r7, #4]
 8008052:	f000 fd82 	bl	8008b5a <USBD_CtlError>
      break;
 8008056:	bf00      	nop
  }

  return ret;
 8008058:	7bfb      	ldrb	r3, [r7, #15]
}
 800805a:	4618      	mov	r0, r3
 800805c:	3710      	adds	r7, #16
 800805e:	46bd      	mov	sp, r7
 8008060:	bd80      	pop	{r7, pc}
 8008062:	bf00      	nop

08008064 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008064:	b580      	push	{r7, lr}
 8008066:	b084      	sub	sp, #16
 8008068:	af00      	add	r7, sp, #0
 800806a:	6078      	str	r0, [r7, #4]
 800806c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800806e:	2300      	movs	r3, #0
 8008070:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008072:	683b      	ldr	r3, [r7, #0]
 8008074:	781b      	ldrb	r3, [r3, #0]
 8008076:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800807a:	2b40      	cmp	r3, #64	@ 0x40
 800807c:	d005      	beq.n	800808a <USBD_StdItfReq+0x26>
 800807e:	2b40      	cmp	r3, #64	@ 0x40
 8008080:	d852      	bhi.n	8008128 <USBD_StdItfReq+0xc4>
 8008082:	2b00      	cmp	r3, #0
 8008084:	d001      	beq.n	800808a <USBD_StdItfReq+0x26>
 8008086:	2b20      	cmp	r3, #32
 8008088:	d14e      	bne.n	8008128 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008090:	b2db      	uxtb	r3, r3
 8008092:	3b01      	subs	r3, #1
 8008094:	2b02      	cmp	r3, #2
 8008096:	d840      	bhi.n	800811a <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8008098:	683b      	ldr	r3, [r7, #0]
 800809a:	889b      	ldrh	r3, [r3, #4]
 800809c:	b2db      	uxtb	r3, r3
 800809e:	2b01      	cmp	r3, #1
 80080a0:	d836      	bhi.n	8008110 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 80080a2:	683b      	ldr	r3, [r7, #0]
 80080a4:	889b      	ldrh	r3, [r3, #4]
 80080a6:	b2db      	uxtb	r3, r3
 80080a8:	4619      	mov	r1, r3
 80080aa:	6878      	ldr	r0, [r7, #4]
 80080ac:	f7ff fedb 	bl	8007e66 <USBD_CoreFindIF>
 80080b0:	4603      	mov	r3, r0
 80080b2:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80080b4:	7bbb      	ldrb	r3, [r7, #14]
 80080b6:	2bff      	cmp	r3, #255	@ 0xff
 80080b8:	d01d      	beq.n	80080f6 <USBD_StdItfReq+0x92>
 80080ba:	7bbb      	ldrb	r3, [r7, #14]
 80080bc:	2b00      	cmp	r3, #0
 80080be:	d11a      	bne.n	80080f6 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 80080c0:	7bba      	ldrb	r2, [r7, #14]
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	32ae      	adds	r2, #174	@ 0xae
 80080c6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80080ca:	689b      	ldr	r3, [r3, #8]
 80080cc:	2b00      	cmp	r3, #0
 80080ce:	d00f      	beq.n	80080f0 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 80080d0:	7bba      	ldrb	r2, [r7, #14]
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 80080d8:	7bba      	ldrb	r2, [r7, #14]
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	32ae      	adds	r2, #174	@ 0xae
 80080de:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80080e2:	689b      	ldr	r3, [r3, #8]
 80080e4:	6839      	ldr	r1, [r7, #0]
 80080e6:	6878      	ldr	r0, [r7, #4]
 80080e8:	4798      	blx	r3
 80080ea:	4603      	mov	r3, r0
 80080ec:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 80080ee:	e004      	b.n	80080fa <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 80080f0:	2303      	movs	r3, #3
 80080f2:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 80080f4:	e001      	b.n	80080fa <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 80080f6:	2303      	movs	r3, #3
 80080f8:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 80080fa:	683b      	ldr	r3, [r7, #0]
 80080fc:	88db      	ldrh	r3, [r3, #6]
 80080fe:	2b00      	cmp	r3, #0
 8008100:	d110      	bne.n	8008124 <USBD_StdItfReq+0xc0>
 8008102:	7bfb      	ldrb	r3, [r7, #15]
 8008104:	2b00      	cmp	r3, #0
 8008106:	d10d      	bne.n	8008124 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8008108:	6878      	ldr	r0, [r7, #4]
 800810a:	f000 fdfd 	bl	8008d08 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800810e:	e009      	b.n	8008124 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8008110:	6839      	ldr	r1, [r7, #0]
 8008112:	6878      	ldr	r0, [r7, #4]
 8008114:	f000 fd21 	bl	8008b5a <USBD_CtlError>
          break;
 8008118:	e004      	b.n	8008124 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800811a:	6839      	ldr	r1, [r7, #0]
 800811c:	6878      	ldr	r0, [r7, #4]
 800811e:	f000 fd1c 	bl	8008b5a <USBD_CtlError>
          break;
 8008122:	e000      	b.n	8008126 <USBD_StdItfReq+0xc2>
          break;
 8008124:	bf00      	nop
      }
      break;
 8008126:	e004      	b.n	8008132 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8008128:	6839      	ldr	r1, [r7, #0]
 800812a:	6878      	ldr	r0, [r7, #4]
 800812c:	f000 fd15 	bl	8008b5a <USBD_CtlError>
      break;
 8008130:	bf00      	nop
  }

  return ret;
 8008132:	7bfb      	ldrb	r3, [r7, #15]
}
 8008134:	4618      	mov	r0, r3
 8008136:	3710      	adds	r7, #16
 8008138:	46bd      	mov	sp, r7
 800813a:	bd80      	pop	{r7, pc}

0800813c <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800813c:	b580      	push	{r7, lr}
 800813e:	b084      	sub	sp, #16
 8008140:	af00      	add	r7, sp, #0
 8008142:	6078      	str	r0, [r7, #4]
 8008144:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 8008146:	2300      	movs	r3, #0
 8008148:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800814a:	683b      	ldr	r3, [r7, #0]
 800814c:	889b      	ldrh	r3, [r3, #4]
 800814e:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008150:	683b      	ldr	r3, [r7, #0]
 8008152:	781b      	ldrb	r3, [r3, #0]
 8008154:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8008158:	2b40      	cmp	r3, #64	@ 0x40
 800815a:	d007      	beq.n	800816c <USBD_StdEPReq+0x30>
 800815c:	2b40      	cmp	r3, #64	@ 0x40
 800815e:	f200 817f 	bhi.w	8008460 <USBD_StdEPReq+0x324>
 8008162:	2b00      	cmp	r3, #0
 8008164:	d02a      	beq.n	80081bc <USBD_StdEPReq+0x80>
 8008166:	2b20      	cmp	r3, #32
 8008168:	f040 817a 	bne.w	8008460 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800816c:	7bbb      	ldrb	r3, [r7, #14]
 800816e:	4619      	mov	r1, r3
 8008170:	6878      	ldr	r0, [r7, #4]
 8008172:	f7ff fe85 	bl	8007e80 <USBD_CoreFindEP>
 8008176:	4603      	mov	r3, r0
 8008178:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800817a:	7b7b      	ldrb	r3, [r7, #13]
 800817c:	2bff      	cmp	r3, #255	@ 0xff
 800817e:	f000 8174 	beq.w	800846a <USBD_StdEPReq+0x32e>
 8008182:	7b7b      	ldrb	r3, [r7, #13]
 8008184:	2b00      	cmp	r3, #0
 8008186:	f040 8170 	bne.w	800846a <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 800818a:	7b7a      	ldrb	r2, [r7, #13]
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 8008192:	7b7a      	ldrb	r2, [r7, #13]
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	32ae      	adds	r2, #174	@ 0xae
 8008198:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800819c:	689b      	ldr	r3, [r3, #8]
 800819e:	2b00      	cmp	r3, #0
 80081a0:	f000 8163 	beq.w	800846a <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 80081a4:	7b7a      	ldrb	r2, [r7, #13]
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	32ae      	adds	r2, #174	@ 0xae
 80081aa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80081ae:	689b      	ldr	r3, [r3, #8]
 80081b0:	6839      	ldr	r1, [r7, #0]
 80081b2:	6878      	ldr	r0, [r7, #4]
 80081b4:	4798      	blx	r3
 80081b6:	4603      	mov	r3, r0
 80081b8:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80081ba:	e156      	b.n	800846a <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80081bc:	683b      	ldr	r3, [r7, #0]
 80081be:	785b      	ldrb	r3, [r3, #1]
 80081c0:	2b03      	cmp	r3, #3
 80081c2:	d008      	beq.n	80081d6 <USBD_StdEPReq+0x9a>
 80081c4:	2b03      	cmp	r3, #3
 80081c6:	f300 8145 	bgt.w	8008454 <USBD_StdEPReq+0x318>
 80081ca:	2b00      	cmp	r3, #0
 80081cc:	f000 809b 	beq.w	8008306 <USBD_StdEPReq+0x1ca>
 80081d0:	2b01      	cmp	r3, #1
 80081d2:	d03c      	beq.n	800824e <USBD_StdEPReq+0x112>
 80081d4:	e13e      	b.n	8008454 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80081dc:	b2db      	uxtb	r3, r3
 80081de:	2b02      	cmp	r3, #2
 80081e0:	d002      	beq.n	80081e8 <USBD_StdEPReq+0xac>
 80081e2:	2b03      	cmp	r3, #3
 80081e4:	d016      	beq.n	8008214 <USBD_StdEPReq+0xd8>
 80081e6:	e02c      	b.n	8008242 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80081e8:	7bbb      	ldrb	r3, [r7, #14]
 80081ea:	2b00      	cmp	r3, #0
 80081ec:	d00d      	beq.n	800820a <USBD_StdEPReq+0xce>
 80081ee:	7bbb      	ldrb	r3, [r7, #14]
 80081f0:	2b80      	cmp	r3, #128	@ 0x80
 80081f2:	d00a      	beq.n	800820a <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 80081f4:	7bbb      	ldrb	r3, [r7, #14]
 80081f6:	4619      	mov	r1, r3
 80081f8:	6878      	ldr	r0, [r7, #4]
 80081fa:	f001 f9cb 	bl	8009594 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 80081fe:	2180      	movs	r1, #128	@ 0x80
 8008200:	6878      	ldr	r0, [r7, #4]
 8008202:	f001 f9c7 	bl	8009594 <USBD_LL_StallEP>
 8008206:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8008208:	e020      	b.n	800824c <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800820a:	6839      	ldr	r1, [r7, #0]
 800820c:	6878      	ldr	r0, [r7, #4]
 800820e:	f000 fca4 	bl	8008b5a <USBD_CtlError>
              break;
 8008212:	e01b      	b.n	800824c <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8008214:	683b      	ldr	r3, [r7, #0]
 8008216:	885b      	ldrh	r3, [r3, #2]
 8008218:	2b00      	cmp	r3, #0
 800821a:	d10e      	bne.n	800823a <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800821c:	7bbb      	ldrb	r3, [r7, #14]
 800821e:	2b00      	cmp	r3, #0
 8008220:	d00b      	beq.n	800823a <USBD_StdEPReq+0xfe>
 8008222:	7bbb      	ldrb	r3, [r7, #14]
 8008224:	2b80      	cmp	r3, #128	@ 0x80
 8008226:	d008      	beq.n	800823a <USBD_StdEPReq+0xfe>
 8008228:	683b      	ldr	r3, [r7, #0]
 800822a:	88db      	ldrh	r3, [r3, #6]
 800822c:	2b00      	cmp	r3, #0
 800822e:	d104      	bne.n	800823a <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8008230:	7bbb      	ldrb	r3, [r7, #14]
 8008232:	4619      	mov	r1, r3
 8008234:	6878      	ldr	r0, [r7, #4]
 8008236:	f001 f9ad 	bl	8009594 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800823a:	6878      	ldr	r0, [r7, #4]
 800823c:	f000 fd64 	bl	8008d08 <USBD_CtlSendStatus>

              break;
 8008240:	e004      	b.n	800824c <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 8008242:	6839      	ldr	r1, [r7, #0]
 8008244:	6878      	ldr	r0, [r7, #4]
 8008246:	f000 fc88 	bl	8008b5a <USBD_CtlError>
              break;
 800824a:	bf00      	nop
          }
          break;
 800824c:	e107      	b.n	800845e <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008254:	b2db      	uxtb	r3, r3
 8008256:	2b02      	cmp	r3, #2
 8008258:	d002      	beq.n	8008260 <USBD_StdEPReq+0x124>
 800825a:	2b03      	cmp	r3, #3
 800825c:	d016      	beq.n	800828c <USBD_StdEPReq+0x150>
 800825e:	e04b      	b.n	80082f8 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008260:	7bbb      	ldrb	r3, [r7, #14]
 8008262:	2b00      	cmp	r3, #0
 8008264:	d00d      	beq.n	8008282 <USBD_StdEPReq+0x146>
 8008266:	7bbb      	ldrb	r3, [r7, #14]
 8008268:	2b80      	cmp	r3, #128	@ 0x80
 800826a:	d00a      	beq.n	8008282 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800826c:	7bbb      	ldrb	r3, [r7, #14]
 800826e:	4619      	mov	r1, r3
 8008270:	6878      	ldr	r0, [r7, #4]
 8008272:	f001 f98f 	bl	8009594 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8008276:	2180      	movs	r1, #128	@ 0x80
 8008278:	6878      	ldr	r0, [r7, #4]
 800827a:	f001 f98b 	bl	8009594 <USBD_LL_StallEP>
 800827e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8008280:	e040      	b.n	8008304 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 8008282:	6839      	ldr	r1, [r7, #0]
 8008284:	6878      	ldr	r0, [r7, #4]
 8008286:	f000 fc68 	bl	8008b5a <USBD_CtlError>
              break;
 800828a:	e03b      	b.n	8008304 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800828c:	683b      	ldr	r3, [r7, #0]
 800828e:	885b      	ldrh	r3, [r3, #2]
 8008290:	2b00      	cmp	r3, #0
 8008292:	d136      	bne.n	8008302 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8008294:	7bbb      	ldrb	r3, [r7, #14]
 8008296:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800829a:	2b00      	cmp	r3, #0
 800829c:	d004      	beq.n	80082a8 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800829e:	7bbb      	ldrb	r3, [r7, #14]
 80082a0:	4619      	mov	r1, r3
 80082a2:	6878      	ldr	r0, [r7, #4]
 80082a4:	f001 f995 	bl	80095d2 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 80082a8:	6878      	ldr	r0, [r7, #4]
 80082aa:	f000 fd2d 	bl	8008d08 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 80082ae:	7bbb      	ldrb	r3, [r7, #14]
 80082b0:	4619      	mov	r1, r3
 80082b2:	6878      	ldr	r0, [r7, #4]
 80082b4:	f7ff fde4 	bl	8007e80 <USBD_CoreFindEP>
 80082b8:	4603      	mov	r3, r0
 80082ba:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80082bc:	7b7b      	ldrb	r3, [r7, #13]
 80082be:	2bff      	cmp	r3, #255	@ 0xff
 80082c0:	d01f      	beq.n	8008302 <USBD_StdEPReq+0x1c6>
 80082c2:	7b7b      	ldrb	r3, [r7, #13]
 80082c4:	2b00      	cmp	r3, #0
 80082c6:	d11c      	bne.n	8008302 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 80082c8:	7b7a      	ldrb	r2, [r7, #13]
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 80082d0:	7b7a      	ldrb	r2, [r7, #13]
 80082d2:	687b      	ldr	r3, [r7, #4]
 80082d4:	32ae      	adds	r2, #174	@ 0xae
 80082d6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80082da:	689b      	ldr	r3, [r3, #8]
 80082dc:	2b00      	cmp	r3, #0
 80082de:	d010      	beq.n	8008302 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 80082e0:	7b7a      	ldrb	r2, [r7, #13]
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	32ae      	adds	r2, #174	@ 0xae
 80082e6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80082ea:	689b      	ldr	r3, [r3, #8]
 80082ec:	6839      	ldr	r1, [r7, #0]
 80082ee:	6878      	ldr	r0, [r7, #4]
 80082f0:	4798      	blx	r3
 80082f2:	4603      	mov	r3, r0
 80082f4:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 80082f6:	e004      	b.n	8008302 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 80082f8:	6839      	ldr	r1, [r7, #0]
 80082fa:	6878      	ldr	r0, [r7, #4]
 80082fc:	f000 fc2d 	bl	8008b5a <USBD_CtlError>
              break;
 8008300:	e000      	b.n	8008304 <USBD_StdEPReq+0x1c8>
              break;
 8008302:	bf00      	nop
          }
          break;
 8008304:	e0ab      	b.n	800845e <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800830c:	b2db      	uxtb	r3, r3
 800830e:	2b02      	cmp	r3, #2
 8008310:	d002      	beq.n	8008318 <USBD_StdEPReq+0x1dc>
 8008312:	2b03      	cmp	r3, #3
 8008314:	d032      	beq.n	800837c <USBD_StdEPReq+0x240>
 8008316:	e097      	b.n	8008448 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008318:	7bbb      	ldrb	r3, [r7, #14]
 800831a:	2b00      	cmp	r3, #0
 800831c:	d007      	beq.n	800832e <USBD_StdEPReq+0x1f2>
 800831e:	7bbb      	ldrb	r3, [r7, #14]
 8008320:	2b80      	cmp	r3, #128	@ 0x80
 8008322:	d004      	beq.n	800832e <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 8008324:	6839      	ldr	r1, [r7, #0]
 8008326:	6878      	ldr	r0, [r7, #4]
 8008328:	f000 fc17 	bl	8008b5a <USBD_CtlError>
                break;
 800832c:	e091      	b.n	8008452 <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800832e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008332:	2b00      	cmp	r3, #0
 8008334:	da0b      	bge.n	800834e <USBD_StdEPReq+0x212>
 8008336:	7bbb      	ldrb	r3, [r7, #14]
 8008338:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800833c:	4613      	mov	r3, r2
 800833e:	009b      	lsls	r3, r3, #2
 8008340:	4413      	add	r3, r2
 8008342:	009b      	lsls	r3, r3, #2
 8008344:	3310      	adds	r3, #16
 8008346:	687a      	ldr	r2, [r7, #4]
 8008348:	4413      	add	r3, r2
 800834a:	3304      	adds	r3, #4
 800834c:	e00b      	b.n	8008366 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800834e:	7bbb      	ldrb	r3, [r7, #14]
 8008350:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008354:	4613      	mov	r3, r2
 8008356:	009b      	lsls	r3, r3, #2
 8008358:	4413      	add	r3, r2
 800835a:	009b      	lsls	r3, r3, #2
 800835c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8008360:	687a      	ldr	r2, [r7, #4]
 8008362:	4413      	add	r3, r2
 8008364:	3304      	adds	r3, #4
 8008366:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8008368:	68bb      	ldr	r3, [r7, #8]
 800836a:	2200      	movs	r2, #0
 800836c:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800836e:	68bb      	ldr	r3, [r7, #8]
 8008370:	2202      	movs	r2, #2
 8008372:	4619      	mov	r1, r3
 8008374:	6878      	ldr	r0, [r7, #4]
 8008376:	f000 fc6d 	bl	8008c54 <USBD_CtlSendData>
              break;
 800837a:	e06a      	b.n	8008452 <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800837c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008380:	2b00      	cmp	r3, #0
 8008382:	da11      	bge.n	80083a8 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8008384:	7bbb      	ldrb	r3, [r7, #14]
 8008386:	f003 020f 	and.w	r2, r3, #15
 800838a:	6879      	ldr	r1, [r7, #4]
 800838c:	4613      	mov	r3, r2
 800838e:	009b      	lsls	r3, r3, #2
 8008390:	4413      	add	r3, r2
 8008392:	009b      	lsls	r3, r3, #2
 8008394:	440b      	add	r3, r1
 8008396:	3324      	adds	r3, #36	@ 0x24
 8008398:	881b      	ldrh	r3, [r3, #0]
 800839a:	2b00      	cmp	r3, #0
 800839c:	d117      	bne.n	80083ce <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800839e:	6839      	ldr	r1, [r7, #0]
 80083a0:	6878      	ldr	r0, [r7, #4]
 80083a2:	f000 fbda 	bl	8008b5a <USBD_CtlError>
                  break;
 80083a6:	e054      	b.n	8008452 <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 80083a8:	7bbb      	ldrb	r3, [r7, #14]
 80083aa:	f003 020f 	and.w	r2, r3, #15
 80083ae:	6879      	ldr	r1, [r7, #4]
 80083b0:	4613      	mov	r3, r2
 80083b2:	009b      	lsls	r3, r3, #2
 80083b4:	4413      	add	r3, r2
 80083b6:	009b      	lsls	r3, r3, #2
 80083b8:	440b      	add	r3, r1
 80083ba:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 80083be:	881b      	ldrh	r3, [r3, #0]
 80083c0:	2b00      	cmp	r3, #0
 80083c2:	d104      	bne.n	80083ce <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 80083c4:	6839      	ldr	r1, [r7, #0]
 80083c6:	6878      	ldr	r0, [r7, #4]
 80083c8:	f000 fbc7 	bl	8008b5a <USBD_CtlError>
                  break;
 80083cc:	e041      	b.n	8008452 <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80083ce:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80083d2:	2b00      	cmp	r3, #0
 80083d4:	da0b      	bge.n	80083ee <USBD_StdEPReq+0x2b2>
 80083d6:	7bbb      	ldrb	r3, [r7, #14]
 80083d8:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80083dc:	4613      	mov	r3, r2
 80083de:	009b      	lsls	r3, r3, #2
 80083e0:	4413      	add	r3, r2
 80083e2:	009b      	lsls	r3, r3, #2
 80083e4:	3310      	adds	r3, #16
 80083e6:	687a      	ldr	r2, [r7, #4]
 80083e8:	4413      	add	r3, r2
 80083ea:	3304      	adds	r3, #4
 80083ec:	e00b      	b.n	8008406 <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80083ee:	7bbb      	ldrb	r3, [r7, #14]
 80083f0:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80083f4:	4613      	mov	r3, r2
 80083f6:	009b      	lsls	r3, r3, #2
 80083f8:	4413      	add	r3, r2
 80083fa:	009b      	lsls	r3, r3, #2
 80083fc:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8008400:	687a      	ldr	r2, [r7, #4]
 8008402:	4413      	add	r3, r2
 8008404:	3304      	adds	r3, #4
 8008406:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8008408:	7bbb      	ldrb	r3, [r7, #14]
 800840a:	2b00      	cmp	r3, #0
 800840c:	d002      	beq.n	8008414 <USBD_StdEPReq+0x2d8>
 800840e:	7bbb      	ldrb	r3, [r7, #14]
 8008410:	2b80      	cmp	r3, #128	@ 0x80
 8008412:	d103      	bne.n	800841c <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 8008414:	68bb      	ldr	r3, [r7, #8]
 8008416:	2200      	movs	r2, #0
 8008418:	601a      	str	r2, [r3, #0]
 800841a:	e00e      	b.n	800843a <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800841c:	7bbb      	ldrb	r3, [r7, #14]
 800841e:	4619      	mov	r1, r3
 8008420:	6878      	ldr	r0, [r7, #4]
 8008422:	f001 f8f5 	bl	8009610 <USBD_LL_IsStallEP>
 8008426:	4603      	mov	r3, r0
 8008428:	2b00      	cmp	r3, #0
 800842a:	d003      	beq.n	8008434 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 800842c:	68bb      	ldr	r3, [r7, #8]
 800842e:	2201      	movs	r2, #1
 8008430:	601a      	str	r2, [r3, #0]
 8008432:	e002      	b.n	800843a <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 8008434:	68bb      	ldr	r3, [r7, #8]
 8008436:	2200      	movs	r2, #0
 8008438:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800843a:	68bb      	ldr	r3, [r7, #8]
 800843c:	2202      	movs	r2, #2
 800843e:	4619      	mov	r1, r3
 8008440:	6878      	ldr	r0, [r7, #4]
 8008442:	f000 fc07 	bl	8008c54 <USBD_CtlSendData>
              break;
 8008446:	e004      	b.n	8008452 <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 8008448:	6839      	ldr	r1, [r7, #0]
 800844a:	6878      	ldr	r0, [r7, #4]
 800844c:	f000 fb85 	bl	8008b5a <USBD_CtlError>
              break;
 8008450:	bf00      	nop
          }
          break;
 8008452:	e004      	b.n	800845e <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 8008454:	6839      	ldr	r1, [r7, #0]
 8008456:	6878      	ldr	r0, [r7, #4]
 8008458:	f000 fb7f 	bl	8008b5a <USBD_CtlError>
          break;
 800845c:	bf00      	nop
      }
      break;
 800845e:	e005      	b.n	800846c <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 8008460:	6839      	ldr	r1, [r7, #0]
 8008462:	6878      	ldr	r0, [r7, #4]
 8008464:	f000 fb79 	bl	8008b5a <USBD_CtlError>
      break;
 8008468:	e000      	b.n	800846c <USBD_StdEPReq+0x330>
      break;
 800846a:	bf00      	nop
  }

  return ret;
 800846c:	7bfb      	ldrb	r3, [r7, #15]
}
 800846e:	4618      	mov	r0, r3
 8008470:	3710      	adds	r7, #16
 8008472:	46bd      	mov	sp, r7
 8008474:	bd80      	pop	{r7, pc}
	...

08008478 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008478:	b580      	push	{r7, lr}
 800847a:	b084      	sub	sp, #16
 800847c:	af00      	add	r7, sp, #0
 800847e:	6078      	str	r0, [r7, #4]
 8008480:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8008482:	2300      	movs	r3, #0
 8008484:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8008486:	2300      	movs	r3, #0
 8008488:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800848a:	2300      	movs	r3, #0
 800848c:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800848e:	683b      	ldr	r3, [r7, #0]
 8008490:	885b      	ldrh	r3, [r3, #2]
 8008492:	0a1b      	lsrs	r3, r3, #8
 8008494:	b29b      	uxth	r3, r3
 8008496:	3b01      	subs	r3, #1
 8008498:	2b0e      	cmp	r3, #14
 800849a:	f200 8152 	bhi.w	8008742 <USBD_GetDescriptor+0x2ca>
 800849e:	a201      	add	r2, pc, #4	@ (adr r2, 80084a4 <USBD_GetDescriptor+0x2c>)
 80084a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80084a4:	08008515 	.word	0x08008515
 80084a8:	0800852d 	.word	0x0800852d
 80084ac:	0800856d 	.word	0x0800856d
 80084b0:	08008743 	.word	0x08008743
 80084b4:	08008743 	.word	0x08008743
 80084b8:	080086e3 	.word	0x080086e3
 80084bc:	0800870f 	.word	0x0800870f
 80084c0:	08008743 	.word	0x08008743
 80084c4:	08008743 	.word	0x08008743
 80084c8:	08008743 	.word	0x08008743
 80084cc:	08008743 	.word	0x08008743
 80084d0:	08008743 	.word	0x08008743
 80084d4:	08008743 	.word	0x08008743
 80084d8:	08008743 	.word	0x08008743
 80084dc:	080084e1 	.word	0x080084e1
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80084e6:	69db      	ldr	r3, [r3, #28]
 80084e8:	2b00      	cmp	r3, #0
 80084ea:	d00b      	beq.n	8008504 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80084f2:	69db      	ldr	r3, [r3, #28]
 80084f4:	687a      	ldr	r2, [r7, #4]
 80084f6:	7c12      	ldrb	r2, [r2, #16]
 80084f8:	f107 0108 	add.w	r1, r7, #8
 80084fc:	4610      	mov	r0, r2
 80084fe:	4798      	blx	r3
 8008500:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008502:	e126      	b.n	8008752 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8008504:	6839      	ldr	r1, [r7, #0]
 8008506:	6878      	ldr	r0, [r7, #4]
 8008508:	f000 fb27 	bl	8008b5a <USBD_CtlError>
        err++;
 800850c:	7afb      	ldrb	r3, [r7, #11]
 800850e:	3301      	adds	r3, #1
 8008510:	72fb      	strb	r3, [r7, #11]
      break;
 8008512:	e11e      	b.n	8008752 <USBD_GetDescriptor+0x2da>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800851a:	681b      	ldr	r3, [r3, #0]
 800851c:	687a      	ldr	r2, [r7, #4]
 800851e:	7c12      	ldrb	r2, [r2, #16]
 8008520:	f107 0108 	add.w	r1, r7, #8
 8008524:	4610      	mov	r0, r2
 8008526:	4798      	blx	r3
 8008528:	60f8      	str	r0, [r7, #12]
      break;
 800852a:	e112      	b.n	8008752 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	7c1b      	ldrb	r3, [r3, #16]
 8008530:	2b00      	cmp	r3, #0
 8008532:	d10d      	bne.n	8008550 <USBD_GetDescriptor+0xd8>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800853a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800853c:	f107 0208 	add.w	r2, r7, #8
 8008540:	4610      	mov	r0, r2
 8008542:	4798      	blx	r3
 8008544:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8008546:	68fb      	ldr	r3, [r7, #12]
 8008548:	3301      	adds	r3, #1
 800854a:	2202      	movs	r2, #2
 800854c:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800854e:	e100      	b.n	8008752 <USBD_GetDescriptor+0x2da>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008556:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008558:	f107 0208 	add.w	r2, r7, #8
 800855c:	4610      	mov	r0, r2
 800855e:	4798      	blx	r3
 8008560:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8008562:	68fb      	ldr	r3, [r7, #12]
 8008564:	3301      	adds	r3, #1
 8008566:	2202      	movs	r2, #2
 8008568:	701a      	strb	r2, [r3, #0]
      break;
 800856a:	e0f2      	b.n	8008752 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800856c:	683b      	ldr	r3, [r7, #0]
 800856e:	885b      	ldrh	r3, [r3, #2]
 8008570:	b2db      	uxtb	r3, r3
 8008572:	2b05      	cmp	r3, #5
 8008574:	f200 80ac 	bhi.w	80086d0 <USBD_GetDescriptor+0x258>
 8008578:	a201      	add	r2, pc, #4	@ (adr r2, 8008580 <USBD_GetDescriptor+0x108>)
 800857a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800857e:	bf00      	nop
 8008580:	08008599 	.word	0x08008599
 8008584:	080085cd 	.word	0x080085cd
 8008588:	08008601 	.word	0x08008601
 800858c:	08008635 	.word	0x08008635
 8008590:	08008669 	.word	0x08008669
 8008594:	0800869d 	.word	0x0800869d
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800859e:	685b      	ldr	r3, [r3, #4]
 80085a0:	2b00      	cmp	r3, #0
 80085a2:	d00b      	beq.n	80085bc <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80085aa:	685b      	ldr	r3, [r3, #4]
 80085ac:	687a      	ldr	r2, [r7, #4]
 80085ae:	7c12      	ldrb	r2, [r2, #16]
 80085b0:	f107 0108 	add.w	r1, r7, #8
 80085b4:	4610      	mov	r0, r2
 80085b6:	4798      	blx	r3
 80085b8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80085ba:	e091      	b.n	80086e0 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80085bc:	6839      	ldr	r1, [r7, #0]
 80085be:	6878      	ldr	r0, [r7, #4]
 80085c0:	f000 facb 	bl	8008b5a <USBD_CtlError>
            err++;
 80085c4:	7afb      	ldrb	r3, [r7, #11]
 80085c6:	3301      	adds	r3, #1
 80085c8:	72fb      	strb	r3, [r7, #11]
          break;
 80085ca:	e089      	b.n	80086e0 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80085d2:	689b      	ldr	r3, [r3, #8]
 80085d4:	2b00      	cmp	r3, #0
 80085d6:	d00b      	beq.n	80085f0 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80085de:	689b      	ldr	r3, [r3, #8]
 80085e0:	687a      	ldr	r2, [r7, #4]
 80085e2:	7c12      	ldrb	r2, [r2, #16]
 80085e4:	f107 0108 	add.w	r1, r7, #8
 80085e8:	4610      	mov	r0, r2
 80085ea:	4798      	blx	r3
 80085ec:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80085ee:	e077      	b.n	80086e0 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80085f0:	6839      	ldr	r1, [r7, #0]
 80085f2:	6878      	ldr	r0, [r7, #4]
 80085f4:	f000 fab1 	bl	8008b5a <USBD_CtlError>
            err++;
 80085f8:	7afb      	ldrb	r3, [r7, #11]
 80085fa:	3301      	adds	r3, #1
 80085fc:	72fb      	strb	r3, [r7, #11]
          break;
 80085fe:	e06f      	b.n	80086e0 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008606:	68db      	ldr	r3, [r3, #12]
 8008608:	2b00      	cmp	r3, #0
 800860a:	d00b      	beq.n	8008624 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008612:	68db      	ldr	r3, [r3, #12]
 8008614:	687a      	ldr	r2, [r7, #4]
 8008616:	7c12      	ldrb	r2, [r2, #16]
 8008618:	f107 0108 	add.w	r1, r7, #8
 800861c:	4610      	mov	r0, r2
 800861e:	4798      	blx	r3
 8008620:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008622:	e05d      	b.n	80086e0 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8008624:	6839      	ldr	r1, [r7, #0]
 8008626:	6878      	ldr	r0, [r7, #4]
 8008628:	f000 fa97 	bl	8008b5a <USBD_CtlError>
            err++;
 800862c:	7afb      	ldrb	r3, [r7, #11]
 800862e:	3301      	adds	r3, #1
 8008630:	72fb      	strb	r3, [r7, #11]
          break;
 8008632:	e055      	b.n	80086e0 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800863a:	691b      	ldr	r3, [r3, #16]
 800863c:	2b00      	cmp	r3, #0
 800863e:	d00b      	beq.n	8008658 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008646:	691b      	ldr	r3, [r3, #16]
 8008648:	687a      	ldr	r2, [r7, #4]
 800864a:	7c12      	ldrb	r2, [r2, #16]
 800864c:	f107 0108 	add.w	r1, r7, #8
 8008650:	4610      	mov	r0, r2
 8008652:	4798      	blx	r3
 8008654:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008656:	e043      	b.n	80086e0 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8008658:	6839      	ldr	r1, [r7, #0]
 800865a:	6878      	ldr	r0, [r7, #4]
 800865c:	f000 fa7d 	bl	8008b5a <USBD_CtlError>
            err++;
 8008660:	7afb      	ldrb	r3, [r7, #11]
 8008662:	3301      	adds	r3, #1
 8008664:	72fb      	strb	r3, [r7, #11]
          break;
 8008666:	e03b      	b.n	80086e0 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800866e:	695b      	ldr	r3, [r3, #20]
 8008670:	2b00      	cmp	r3, #0
 8008672:	d00b      	beq.n	800868c <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800867a:	695b      	ldr	r3, [r3, #20]
 800867c:	687a      	ldr	r2, [r7, #4]
 800867e:	7c12      	ldrb	r2, [r2, #16]
 8008680:	f107 0108 	add.w	r1, r7, #8
 8008684:	4610      	mov	r0, r2
 8008686:	4798      	blx	r3
 8008688:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800868a:	e029      	b.n	80086e0 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800868c:	6839      	ldr	r1, [r7, #0]
 800868e:	6878      	ldr	r0, [r7, #4]
 8008690:	f000 fa63 	bl	8008b5a <USBD_CtlError>
            err++;
 8008694:	7afb      	ldrb	r3, [r7, #11]
 8008696:	3301      	adds	r3, #1
 8008698:	72fb      	strb	r3, [r7, #11]
          break;
 800869a:	e021      	b.n	80086e0 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80086a2:	699b      	ldr	r3, [r3, #24]
 80086a4:	2b00      	cmp	r3, #0
 80086a6:	d00b      	beq.n	80086c0 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80086ae:	699b      	ldr	r3, [r3, #24]
 80086b0:	687a      	ldr	r2, [r7, #4]
 80086b2:	7c12      	ldrb	r2, [r2, #16]
 80086b4:	f107 0108 	add.w	r1, r7, #8
 80086b8:	4610      	mov	r0, r2
 80086ba:	4798      	blx	r3
 80086bc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80086be:	e00f      	b.n	80086e0 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80086c0:	6839      	ldr	r1, [r7, #0]
 80086c2:	6878      	ldr	r0, [r7, #4]
 80086c4:	f000 fa49 	bl	8008b5a <USBD_CtlError>
            err++;
 80086c8:	7afb      	ldrb	r3, [r7, #11]
 80086ca:	3301      	adds	r3, #1
 80086cc:	72fb      	strb	r3, [r7, #11]
          break;
 80086ce:	e007      	b.n	80086e0 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 80086d0:	6839      	ldr	r1, [r7, #0]
 80086d2:	6878      	ldr	r0, [r7, #4]
 80086d4:	f000 fa41 	bl	8008b5a <USBD_CtlError>
          err++;
 80086d8:	7afb      	ldrb	r3, [r7, #11]
 80086da:	3301      	adds	r3, #1
 80086dc:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 80086de:	bf00      	nop
      }
      break;
 80086e0:	e037      	b.n	8008752 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	7c1b      	ldrb	r3, [r3, #16]
 80086e6:	2b00      	cmp	r3, #0
 80086e8:	d109      	bne.n	80086fe <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80086f0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80086f2:	f107 0208 	add.w	r2, r7, #8
 80086f6:	4610      	mov	r0, r2
 80086f8:	4798      	blx	r3
 80086fa:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80086fc:	e029      	b.n	8008752 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 80086fe:	6839      	ldr	r1, [r7, #0]
 8008700:	6878      	ldr	r0, [r7, #4]
 8008702:	f000 fa2a 	bl	8008b5a <USBD_CtlError>
        err++;
 8008706:	7afb      	ldrb	r3, [r7, #11]
 8008708:	3301      	adds	r3, #1
 800870a:	72fb      	strb	r3, [r7, #11]
      break;
 800870c:	e021      	b.n	8008752 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	7c1b      	ldrb	r3, [r3, #16]
 8008712:	2b00      	cmp	r3, #0
 8008714:	d10d      	bne.n	8008732 <USBD_GetDescriptor+0x2ba>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 8008716:	687b      	ldr	r3, [r7, #4]
 8008718:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800871c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800871e:	f107 0208 	add.w	r2, r7, #8
 8008722:	4610      	mov	r0, r2
 8008724:	4798      	blx	r3
 8008726:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8008728:	68fb      	ldr	r3, [r7, #12]
 800872a:	3301      	adds	r3, #1
 800872c:	2207      	movs	r2, #7
 800872e:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8008730:	e00f      	b.n	8008752 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8008732:	6839      	ldr	r1, [r7, #0]
 8008734:	6878      	ldr	r0, [r7, #4]
 8008736:	f000 fa10 	bl	8008b5a <USBD_CtlError>
        err++;
 800873a:	7afb      	ldrb	r3, [r7, #11]
 800873c:	3301      	adds	r3, #1
 800873e:	72fb      	strb	r3, [r7, #11]
      break;
 8008740:	e007      	b.n	8008752 <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 8008742:	6839      	ldr	r1, [r7, #0]
 8008744:	6878      	ldr	r0, [r7, #4]
 8008746:	f000 fa08 	bl	8008b5a <USBD_CtlError>
      err++;
 800874a:	7afb      	ldrb	r3, [r7, #11]
 800874c:	3301      	adds	r3, #1
 800874e:	72fb      	strb	r3, [r7, #11]
      break;
 8008750:	bf00      	nop
  }

  if (err != 0U)
 8008752:	7afb      	ldrb	r3, [r7, #11]
 8008754:	2b00      	cmp	r3, #0
 8008756:	d11e      	bne.n	8008796 <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 8008758:	683b      	ldr	r3, [r7, #0]
 800875a:	88db      	ldrh	r3, [r3, #6]
 800875c:	2b00      	cmp	r3, #0
 800875e:	d016      	beq.n	800878e <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 8008760:	893b      	ldrh	r3, [r7, #8]
 8008762:	2b00      	cmp	r3, #0
 8008764:	d00e      	beq.n	8008784 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 8008766:	683b      	ldr	r3, [r7, #0]
 8008768:	88da      	ldrh	r2, [r3, #6]
 800876a:	893b      	ldrh	r3, [r7, #8]
 800876c:	4293      	cmp	r3, r2
 800876e:	bf28      	it	cs
 8008770:	4613      	movcs	r3, r2
 8008772:	b29b      	uxth	r3, r3
 8008774:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8008776:	893b      	ldrh	r3, [r7, #8]
 8008778:	461a      	mov	r2, r3
 800877a:	68f9      	ldr	r1, [r7, #12]
 800877c:	6878      	ldr	r0, [r7, #4]
 800877e:	f000 fa69 	bl	8008c54 <USBD_CtlSendData>
 8008782:	e009      	b.n	8008798 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8008784:	6839      	ldr	r1, [r7, #0]
 8008786:	6878      	ldr	r0, [r7, #4]
 8008788:	f000 f9e7 	bl	8008b5a <USBD_CtlError>
 800878c:	e004      	b.n	8008798 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800878e:	6878      	ldr	r0, [r7, #4]
 8008790:	f000 faba 	bl	8008d08 <USBD_CtlSendStatus>
 8008794:	e000      	b.n	8008798 <USBD_GetDescriptor+0x320>
    return;
 8008796:	bf00      	nop
  }
}
 8008798:	3710      	adds	r7, #16
 800879a:	46bd      	mov	sp, r7
 800879c:	bd80      	pop	{r7, pc}
 800879e:	bf00      	nop

080087a0 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80087a0:	b580      	push	{r7, lr}
 80087a2:	b084      	sub	sp, #16
 80087a4:	af00      	add	r7, sp, #0
 80087a6:	6078      	str	r0, [r7, #4]
 80087a8:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 80087aa:	683b      	ldr	r3, [r7, #0]
 80087ac:	889b      	ldrh	r3, [r3, #4]
 80087ae:	2b00      	cmp	r3, #0
 80087b0:	d131      	bne.n	8008816 <USBD_SetAddress+0x76>
 80087b2:	683b      	ldr	r3, [r7, #0]
 80087b4:	88db      	ldrh	r3, [r3, #6]
 80087b6:	2b00      	cmp	r3, #0
 80087b8:	d12d      	bne.n	8008816 <USBD_SetAddress+0x76>
 80087ba:	683b      	ldr	r3, [r7, #0]
 80087bc:	885b      	ldrh	r3, [r3, #2]
 80087be:	2b7f      	cmp	r3, #127	@ 0x7f
 80087c0:	d829      	bhi.n	8008816 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 80087c2:	683b      	ldr	r3, [r7, #0]
 80087c4:	885b      	ldrh	r3, [r3, #2]
 80087c6:	b2db      	uxtb	r3, r3
 80087c8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80087cc:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80087d4:	b2db      	uxtb	r3, r3
 80087d6:	2b03      	cmp	r3, #3
 80087d8:	d104      	bne.n	80087e4 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 80087da:	6839      	ldr	r1, [r7, #0]
 80087dc:	6878      	ldr	r0, [r7, #4]
 80087de:	f000 f9bc 	bl	8008b5a <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80087e2:	e01d      	b.n	8008820 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	7bfa      	ldrb	r2, [r7, #15]
 80087e8:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 80087ec:	7bfb      	ldrb	r3, [r7, #15]
 80087ee:	4619      	mov	r1, r3
 80087f0:	6878      	ldr	r0, [r7, #4]
 80087f2:	f000 ff39 	bl	8009668 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 80087f6:	6878      	ldr	r0, [r7, #4]
 80087f8:	f000 fa86 	bl	8008d08 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 80087fc:	7bfb      	ldrb	r3, [r7, #15]
 80087fe:	2b00      	cmp	r3, #0
 8008800:	d004      	beq.n	800880c <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	2202      	movs	r2, #2
 8008806:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800880a:	e009      	b.n	8008820 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	2201      	movs	r2, #1
 8008810:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008814:	e004      	b.n	8008820 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8008816:	6839      	ldr	r1, [r7, #0]
 8008818:	6878      	ldr	r0, [r7, #4]
 800881a:	f000 f99e 	bl	8008b5a <USBD_CtlError>
  }
}
 800881e:	bf00      	nop
 8008820:	bf00      	nop
 8008822:	3710      	adds	r7, #16
 8008824:	46bd      	mov	sp, r7
 8008826:	bd80      	pop	{r7, pc}

08008828 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008828:	b580      	push	{r7, lr}
 800882a:	b084      	sub	sp, #16
 800882c:	af00      	add	r7, sp, #0
 800882e:	6078      	str	r0, [r7, #4]
 8008830:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8008832:	2300      	movs	r3, #0
 8008834:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8008836:	683b      	ldr	r3, [r7, #0]
 8008838:	885b      	ldrh	r3, [r3, #2]
 800883a:	b2da      	uxtb	r2, r3
 800883c:	4b4e      	ldr	r3, [pc, #312]	@ (8008978 <USBD_SetConfig+0x150>)
 800883e:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8008840:	4b4d      	ldr	r3, [pc, #308]	@ (8008978 <USBD_SetConfig+0x150>)
 8008842:	781b      	ldrb	r3, [r3, #0]
 8008844:	2b01      	cmp	r3, #1
 8008846:	d905      	bls.n	8008854 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8008848:	6839      	ldr	r1, [r7, #0]
 800884a:	6878      	ldr	r0, [r7, #4]
 800884c:	f000 f985 	bl	8008b5a <USBD_CtlError>
    return USBD_FAIL;
 8008850:	2303      	movs	r3, #3
 8008852:	e08c      	b.n	800896e <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800885a:	b2db      	uxtb	r3, r3
 800885c:	2b02      	cmp	r3, #2
 800885e:	d002      	beq.n	8008866 <USBD_SetConfig+0x3e>
 8008860:	2b03      	cmp	r3, #3
 8008862:	d029      	beq.n	80088b8 <USBD_SetConfig+0x90>
 8008864:	e075      	b.n	8008952 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 8008866:	4b44      	ldr	r3, [pc, #272]	@ (8008978 <USBD_SetConfig+0x150>)
 8008868:	781b      	ldrb	r3, [r3, #0]
 800886a:	2b00      	cmp	r3, #0
 800886c:	d020      	beq.n	80088b0 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800886e:	4b42      	ldr	r3, [pc, #264]	@ (8008978 <USBD_SetConfig+0x150>)
 8008870:	781b      	ldrb	r3, [r3, #0]
 8008872:	461a      	mov	r2, r3
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8008878:	4b3f      	ldr	r3, [pc, #252]	@ (8008978 <USBD_SetConfig+0x150>)
 800887a:	781b      	ldrb	r3, [r3, #0]
 800887c:	4619      	mov	r1, r3
 800887e:	6878      	ldr	r0, [r7, #4]
 8008880:	f7fe ffb9 	bl	80077f6 <USBD_SetClassConfig>
 8008884:	4603      	mov	r3, r0
 8008886:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8008888:	7bfb      	ldrb	r3, [r7, #15]
 800888a:	2b00      	cmp	r3, #0
 800888c:	d008      	beq.n	80088a0 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800888e:	6839      	ldr	r1, [r7, #0]
 8008890:	6878      	ldr	r0, [r7, #4]
 8008892:	f000 f962 	bl	8008b5a <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	2202      	movs	r2, #2
 800889a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800889e:	e065      	b.n	800896c <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 80088a0:	6878      	ldr	r0, [r7, #4]
 80088a2:	f000 fa31 	bl	8008d08 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	2203      	movs	r2, #3
 80088aa:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 80088ae:	e05d      	b.n	800896c <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 80088b0:	6878      	ldr	r0, [r7, #4]
 80088b2:	f000 fa29 	bl	8008d08 <USBD_CtlSendStatus>
      break;
 80088b6:	e059      	b.n	800896c <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 80088b8:	4b2f      	ldr	r3, [pc, #188]	@ (8008978 <USBD_SetConfig+0x150>)
 80088ba:	781b      	ldrb	r3, [r3, #0]
 80088bc:	2b00      	cmp	r3, #0
 80088be:	d112      	bne.n	80088e6 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	2202      	movs	r2, #2
 80088c4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 80088c8:	4b2b      	ldr	r3, [pc, #172]	@ (8008978 <USBD_SetConfig+0x150>)
 80088ca:	781b      	ldrb	r3, [r3, #0]
 80088cc:	461a      	mov	r2, r3
 80088ce:	687b      	ldr	r3, [r7, #4]
 80088d0:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 80088d2:	4b29      	ldr	r3, [pc, #164]	@ (8008978 <USBD_SetConfig+0x150>)
 80088d4:	781b      	ldrb	r3, [r3, #0]
 80088d6:	4619      	mov	r1, r3
 80088d8:	6878      	ldr	r0, [r7, #4]
 80088da:	f7fe ffa8 	bl	800782e <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 80088de:	6878      	ldr	r0, [r7, #4]
 80088e0:	f000 fa12 	bl	8008d08 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 80088e4:	e042      	b.n	800896c <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 80088e6:	4b24      	ldr	r3, [pc, #144]	@ (8008978 <USBD_SetConfig+0x150>)
 80088e8:	781b      	ldrb	r3, [r3, #0]
 80088ea:	461a      	mov	r2, r3
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	685b      	ldr	r3, [r3, #4]
 80088f0:	429a      	cmp	r2, r3
 80088f2:	d02a      	beq.n	800894a <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	685b      	ldr	r3, [r3, #4]
 80088f8:	b2db      	uxtb	r3, r3
 80088fa:	4619      	mov	r1, r3
 80088fc:	6878      	ldr	r0, [r7, #4]
 80088fe:	f7fe ff96 	bl	800782e <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8008902:	4b1d      	ldr	r3, [pc, #116]	@ (8008978 <USBD_SetConfig+0x150>)
 8008904:	781b      	ldrb	r3, [r3, #0]
 8008906:	461a      	mov	r2, r3
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800890c:	4b1a      	ldr	r3, [pc, #104]	@ (8008978 <USBD_SetConfig+0x150>)
 800890e:	781b      	ldrb	r3, [r3, #0]
 8008910:	4619      	mov	r1, r3
 8008912:	6878      	ldr	r0, [r7, #4]
 8008914:	f7fe ff6f 	bl	80077f6 <USBD_SetClassConfig>
 8008918:	4603      	mov	r3, r0
 800891a:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800891c:	7bfb      	ldrb	r3, [r7, #15]
 800891e:	2b00      	cmp	r3, #0
 8008920:	d00f      	beq.n	8008942 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 8008922:	6839      	ldr	r1, [r7, #0]
 8008924:	6878      	ldr	r0, [r7, #4]
 8008926:	f000 f918 	bl	8008b5a <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	685b      	ldr	r3, [r3, #4]
 800892e:	b2db      	uxtb	r3, r3
 8008930:	4619      	mov	r1, r3
 8008932:	6878      	ldr	r0, [r7, #4]
 8008934:	f7fe ff7b 	bl	800782e <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	2202      	movs	r2, #2
 800893c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8008940:	e014      	b.n	800896c <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8008942:	6878      	ldr	r0, [r7, #4]
 8008944:	f000 f9e0 	bl	8008d08 <USBD_CtlSendStatus>
      break;
 8008948:	e010      	b.n	800896c <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800894a:	6878      	ldr	r0, [r7, #4]
 800894c:	f000 f9dc 	bl	8008d08 <USBD_CtlSendStatus>
      break;
 8008950:	e00c      	b.n	800896c <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 8008952:	6839      	ldr	r1, [r7, #0]
 8008954:	6878      	ldr	r0, [r7, #4]
 8008956:	f000 f900 	bl	8008b5a <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800895a:	4b07      	ldr	r3, [pc, #28]	@ (8008978 <USBD_SetConfig+0x150>)
 800895c:	781b      	ldrb	r3, [r3, #0]
 800895e:	4619      	mov	r1, r3
 8008960:	6878      	ldr	r0, [r7, #4]
 8008962:	f7fe ff64 	bl	800782e <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8008966:	2303      	movs	r3, #3
 8008968:	73fb      	strb	r3, [r7, #15]
      break;
 800896a:	bf00      	nop
  }

  return ret;
 800896c:	7bfb      	ldrb	r3, [r7, #15]
}
 800896e:	4618      	mov	r0, r3
 8008970:	3710      	adds	r7, #16
 8008972:	46bd      	mov	sp, r7
 8008974:	bd80      	pop	{r7, pc}
 8008976:	bf00      	nop
 8008978:	2400023c 	.word	0x2400023c

0800897c <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800897c:	b580      	push	{r7, lr}
 800897e:	b082      	sub	sp, #8
 8008980:	af00      	add	r7, sp, #0
 8008982:	6078      	str	r0, [r7, #4]
 8008984:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8008986:	683b      	ldr	r3, [r7, #0]
 8008988:	88db      	ldrh	r3, [r3, #6]
 800898a:	2b01      	cmp	r3, #1
 800898c:	d004      	beq.n	8008998 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800898e:	6839      	ldr	r1, [r7, #0]
 8008990:	6878      	ldr	r0, [r7, #4]
 8008992:	f000 f8e2 	bl	8008b5a <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8008996:	e023      	b.n	80089e0 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800899e:	b2db      	uxtb	r3, r3
 80089a0:	2b02      	cmp	r3, #2
 80089a2:	dc02      	bgt.n	80089aa <USBD_GetConfig+0x2e>
 80089a4:	2b00      	cmp	r3, #0
 80089a6:	dc03      	bgt.n	80089b0 <USBD_GetConfig+0x34>
 80089a8:	e015      	b.n	80089d6 <USBD_GetConfig+0x5a>
 80089aa:	2b03      	cmp	r3, #3
 80089ac:	d00b      	beq.n	80089c6 <USBD_GetConfig+0x4a>
 80089ae:	e012      	b.n	80089d6 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 80089b0:	687b      	ldr	r3, [r7, #4]
 80089b2:	2200      	movs	r2, #0
 80089b4:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 80089b6:	687b      	ldr	r3, [r7, #4]
 80089b8:	3308      	adds	r3, #8
 80089ba:	2201      	movs	r2, #1
 80089bc:	4619      	mov	r1, r3
 80089be:	6878      	ldr	r0, [r7, #4]
 80089c0:	f000 f948 	bl	8008c54 <USBD_CtlSendData>
        break;
 80089c4:	e00c      	b.n	80089e0 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	3304      	adds	r3, #4
 80089ca:	2201      	movs	r2, #1
 80089cc:	4619      	mov	r1, r3
 80089ce:	6878      	ldr	r0, [r7, #4]
 80089d0:	f000 f940 	bl	8008c54 <USBD_CtlSendData>
        break;
 80089d4:	e004      	b.n	80089e0 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 80089d6:	6839      	ldr	r1, [r7, #0]
 80089d8:	6878      	ldr	r0, [r7, #4]
 80089da:	f000 f8be 	bl	8008b5a <USBD_CtlError>
        break;
 80089de:	bf00      	nop
}
 80089e0:	bf00      	nop
 80089e2:	3708      	adds	r7, #8
 80089e4:	46bd      	mov	sp, r7
 80089e6:	bd80      	pop	{r7, pc}

080089e8 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80089e8:	b580      	push	{r7, lr}
 80089ea:	b082      	sub	sp, #8
 80089ec:	af00      	add	r7, sp, #0
 80089ee:	6078      	str	r0, [r7, #4]
 80089f0:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80089f2:	687b      	ldr	r3, [r7, #4]
 80089f4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80089f8:	b2db      	uxtb	r3, r3
 80089fa:	3b01      	subs	r3, #1
 80089fc:	2b02      	cmp	r3, #2
 80089fe:	d81e      	bhi.n	8008a3e <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8008a00:	683b      	ldr	r3, [r7, #0]
 8008a02:	88db      	ldrh	r3, [r3, #6]
 8008a04:	2b02      	cmp	r3, #2
 8008a06:	d004      	beq.n	8008a12 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8008a08:	6839      	ldr	r1, [r7, #0]
 8008a0a:	6878      	ldr	r0, [r7, #4]
 8008a0c:	f000 f8a5 	bl	8008b5a <USBD_CtlError>
        break;
 8008a10:	e01a      	b.n	8008a48 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	2201      	movs	r2, #1
 8008a16:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 8008a1e:	2b00      	cmp	r3, #0
 8008a20:	d005      	beq.n	8008a2e <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	68db      	ldr	r3, [r3, #12]
 8008a26:	f043 0202 	orr.w	r2, r3, #2
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8008a2e:	687b      	ldr	r3, [r7, #4]
 8008a30:	330c      	adds	r3, #12
 8008a32:	2202      	movs	r2, #2
 8008a34:	4619      	mov	r1, r3
 8008a36:	6878      	ldr	r0, [r7, #4]
 8008a38:	f000 f90c 	bl	8008c54 <USBD_CtlSendData>
      break;
 8008a3c:	e004      	b.n	8008a48 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8008a3e:	6839      	ldr	r1, [r7, #0]
 8008a40:	6878      	ldr	r0, [r7, #4]
 8008a42:	f000 f88a 	bl	8008b5a <USBD_CtlError>
      break;
 8008a46:	bf00      	nop
  }
}
 8008a48:	bf00      	nop
 8008a4a:	3708      	adds	r7, #8
 8008a4c:	46bd      	mov	sp, r7
 8008a4e:	bd80      	pop	{r7, pc}

08008a50 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008a50:	b580      	push	{r7, lr}
 8008a52:	b082      	sub	sp, #8
 8008a54:	af00      	add	r7, sp, #0
 8008a56:	6078      	str	r0, [r7, #4]
 8008a58:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8008a5a:	683b      	ldr	r3, [r7, #0]
 8008a5c:	885b      	ldrh	r3, [r3, #2]
 8008a5e:	2b01      	cmp	r3, #1
 8008a60:	d107      	bne.n	8008a72 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 8008a62:	687b      	ldr	r3, [r7, #4]
 8008a64:	2201      	movs	r2, #1
 8008a66:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8008a6a:	6878      	ldr	r0, [r7, #4]
 8008a6c:	f000 f94c 	bl	8008d08 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 8008a70:	e013      	b.n	8008a9a <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 8008a72:	683b      	ldr	r3, [r7, #0]
 8008a74:	885b      	ldrh	r3, [r3, #2]
 8008a76:	2b02      	cmp	r3, #2
 8008a78:	d10b      	bne.n	8008a92 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 8008a7a:	683b      	ldr	r3, [r7, #0]
 8008a7c:	889b      	ldrh	r3, [r3, #4]
 8008a7e:	0a1b      	lsrs	r3, r3, #8
 8008a80:	b29b      	uxth	r3, r3
 8008a82:	b2da      	uxtb	r2, r3
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 8008a8a:	6878      	ldr	r0, [r7, #4]
 8008a8c:	f000 f93c 	bl	8008d08 <USBD_CtlSendStatus>
}
 8008a90:	e003      	b.n	8008a9a <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 8008a92:	6839      	ldr	r1, [r7, #0]
 8008a94:	6878      	ldr	r0, [r7, #4]
 8008a96:	f000 f860 	bl	8008b5a <USBD_CtlError>
}
 8008a9a:	bf00      	nop
 8008a9c:	3708      	adds	r7, #8
 8008a9e:	46bd      	mov	sp, r7
 8008aa0:	bd80      	pop	{r7, pc}

08008aa2 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008aa2:	b580      	push	{r7, lr}
 8008aa4:	b082      	sub	sp, #8
 8008aa6:	af00      	add	r7, sp, #0
 8008aa8:	6078      	str	r0, [r7, #4]
 8008aaa:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008ab2:	b2db      	uxtb	r3, r3
 8008ab4:	3b01      	subs	r3, #1
 8008ab6:	2b02      	cmp	r3, #2
 8008ab8:	d80b      	bhi.n	8008ad2 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8008aba:	683b      	ldr	r3, [r7, #0]
 8008abc:	885b      	ldrh	r3, [r3, #2]
 8008abe:	2b01      	cmp	r3, #1
 8008ac0:	d10c      	bne.n	8008adc <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	2200      	movs	r2, #0
 8008ac6:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8008aca:	6878      	ldr	r0, [r7, #4]
 8008acc:	f000 f91c 	bl	8008d08 <USBD_CtlSendStatus>
      }
      break;
 8008ad0:	e004      	b.n	8008adc <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8008ad2:	6839      	ldr	r1, [r7, #0]
 8008ad4:	6878      	ldr	r0, [r7, #4]
 8008ad6:	f000 f840 	bl	8008b5a <USBD_CtlError>
      break;
 8008ada:	e000      	b.n	8008ade <USBD_ClrFeature+0x3c>
      break;
 8008adc:	bf00      	nop
  }
}
 8008ade:	bf00      	nop
 8008ae0:	3708      	adds	r7, #8
 8008ae2:	46bd      	mov	sp, r7
 8008ae4:	bd80      	pop	{r7, pc}

08008ae6 <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8008ae6:	b580      	push	{r7, lr}
 8008ae8:	b084      	sub	sp, #16
 8008aea:	af00      	add	r7, sp, #0
 8008aec:	6078      	str	r0, [r7, #4]
 8008aee:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8008af0:	683b      	ldr	r3, [r7, #0]
 8008af2:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8008af4:	68fb      	ldr	r3, [r7, #12]
 8008af6:	781a      	ldrb	r2, [r3, #0]
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8008afc:	68fb      	ldr	r3, [r7, #12]
 8008afe:	3301      	adds	r3, #1
 8008b00:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8008b02:	68fb      	ldr	r3, [r7, #12]
 8008b04:	781a      	ldrb	r2, [r3, #0]
 8008b06:	687b      	ldr	r3, [r7, #4]
 8008b08:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8008b0a:	68fb      	ldr	r3, [r7, #12]
 8008b0c:	3301      	adds	r3, #1
 8008b0e:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8008b10:	68f8      	ldr	r0, [r7, #12]
 8008b12:	f7ff fa16 	bl	8007f42 <SWAPBYTE>
 8008b16:	4603      	mov	r3, r0
 8008b18:	461a      	mov	r2, r3
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8008b1e:	68fb      	ldr	r3, [r7, #12]
 8008b20:	3301      	adds	r3, #1
 8008b22:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8008b24:	68fb      	ldr	r3, [r7, #12]
 8008b26:	3301      	adds	r3, #1
 8008b28:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8008b2a:	68f8      	ldr	r0, [r7, #12]
 8008b2c:	f7ff fa09 	bl	8007f42 <SWAPBYTE>
 8008b30:	4603      	mov	r3, r0
 8008b32:	461a      	mov	r2, r3
 8008b34:	687b      	ldr	r3, [r7, #4]
 8008b36:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8008b38:	68fb      	ldr	r3, [r7, #12]
 8008b3a:	3301      	adds	r3, #1
 8008b3c:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8008b3e:	68fb      	ldr	r3, [r7, #12]
 8008b40:	3301      	adds	r3, #1
 8008b42:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8008b44:	68f8      	ldr	r0, [r7, #12]
 8008b46:	f7ff f9fc 	bl	8007f42 <SWAPBYTE>
 8008b4a:	4603      	mov	r3, r0
 8008b4c:	461a      	mov	r2, r3
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	80da      	strh	r2, [r3, #6]
}
 8008b52:	bf00      	nop
 8008b54:	3710      	adds	r7, #16
 8008b56:	46bd      	mov	sp, r7
 8008b58:	bd80      	pop	{r7, pc}

08008b5a <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008b5a:	b580      	push	{r7, lr}
 8008b5c:	b082      	sub	sp, #8
 8008b5e:	af00      	add	r7, sp, #0
 8008b60:	6078      	str	r0, [r7, #4]
 8008b62:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8008b64:	2180      	movs	r1, #128	@ 0x80
 8008b66:	6878      	ldr	r0, [r7, #4]
 8008b68:	f000 fd14 	bl	8009594 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8008b6c:	2100      	movs	r1, #0
 8008b6e:	6878      	ldr	r0, [r7, #4]
 8008b70:	f000 fd10 	bl	8009594 <USBD_LL_StallEP>
}
 8008b74:	bf00      	nop
 8008b76:	3708      	adds	r7, #8
 8008b78:	46bd      	mov	sp, r7
 8008b7a:	bd80      	pop	{r7, pc}

08008b7c <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8008b7c:	b580      	push	{r7, lr}
 8008b7e:	b086      	sub	sp, #24
 8008b80:	af00      	add	r7, sp, #0
 8008b82:	60f8      	str	r0, [r7, #12]
 8008b84:	60b9      	str	r1, [r7, #8]
 8008b86:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8008b88:	2300      	movs	r3, #0
 8008b8a:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8008b8c:	68fb      	ldr	r3, [r7, #12]
 8008b8e:	2b00      	cmp	r3, #0
 8008b90:	d042      	beq.n	8008c18 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 8008b92:	68fb      	ldr	r3, [r7, #12]
 8008b94:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 8008b96:	6938      	ldr	r0, [r7, #16]
 8008b98:	f000 f842 	bl	8008c20 <USBD_GetLen>
 8008b9c:	4603      	mov	r3, r0
 8008b9e:	3301      	adds	r3, #1
 8008ba0:	005b      	lsls	r3, r3, #1
 8008ba2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008ba6:	d808      	bhi.n	8008bba <USBD_GetString+0x3e>
 8008ba8:	6938      	ldr	r0, [r7, #16]
 8008baa:	f000 f839 	bl	8008c20 <USBD_GetLen>
 8008bae:	4603      	mov	r3, r0
 8008bb0:	3301      	adds	r3, #1
 8008bb2:	b29b      	uxth	r3, r3
 8008bb4:	005b      	lsls	r3, r3, #1
 8008bb6:	b29a      	uxth	r2, r3
 8008bb8:	e001      	b.n	8008bbe <USBD_GetString+0x42>
 8008bba:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8008bc2:	7dfb      	ldrb	r3, [r7, #23]
 8008bc4:	68ba      	ldr	r2, [r7, #8]
 8008bc6:	4413      	add	r3, r2
 8008bc8:	687a      	ldr	r2, [r7, #4]
 8008bca:	7812      	ldrb	r2, [r2, #0]
 8008bcc:	701a      	strb	r2, [r3, #0]
  idx++;
 8008bce:	7dfb      	ldrb	r3, [r7, #23]
 8008bd0:	3301      	adds	r3, #1
 8008bd2:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8008bd4:	7dfb      	ldrb	r3, [r7, #23]
 8008bd6:	68ba      	ldr	r2, [r7, #8]
 8008bd8:	4413      	add	r3, r2
 8008bda:	2203      	movs	r2, #3
 8008bdc:	701a      	strb	r2, [r3, #0]
  idx++;
 8008bde:	7dfb      	ldrb	r3, [r7, #23]
 8008be0:	3301      	adds	r3, #1
 8008be2:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8008be4:	e013      	b.n	8008c0e <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 8008be6:	7dfb      	ldrb	r3, [r7, #23]
 8008be8:	68ba      	ldr	r2, [r7, #8]
 8008bea:	4413      	add	r3, r2
 8008bec:	693a      	ldr	r2, [r7, #16]
 8008bee:	7812      	ldrb	r2, [r2, #0]
 8008bf0:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8008bf2:	693b      	ldr	r3, [r7, #16]
 8008bf4:	3301      	adds	r3, #1
 8008bf6:	613b      	str	r3, [r7, #16]
    idx++;
 8008bf8:	7dfb      	ldrb	r3, [r7, #23]
 8008bfa:	3301      	adds	r3, #1
 8008bfc:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8008bfe:	7dfb      	ldrb	r3, [r7, #23]
 8008c00:	68ba      	ldr	r2, [r7, #8]
 8008c02:	4413      	add	r3, r2
 8008c04:	2200      	movs	r2, #0
 8008c06:	701a      	strb	r2, [r3, #0]
    idx++;
 8008c08:	7dfb      	ldrb	r3, [r7, #23]
 8008c0a:	3301      	adds	r3, #1
 8008c0c:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8008c0e:	693b      	ldr	r3, [r7, #16]
 8008c10:	781b      	ldrb	r3, [r3, #0]
 8008c12:	2b00      	cmp	r3, #0
 8008c14:	d1e7      	bne.n	8008be6 <USBD_GetString+0x6a>
 8008c16:	e000      	b.n	8008c1a <USBD_GetString+0x9e>
    return;
 8008c18:	bf00      	nop
  }
}
 8008c1a:	3718      	adds	r7, #24
 8008c1c:	46bd      	mov	sp, r7
 8008c1e:	bd80      	pop	{r7, pc}

08008c20 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8008c20:	b480      	push	{r7}
 8008c22:	b085      	sub	sp, #20
 8008c24:	af00      	add	r7, sp, #0
 8008c26:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8008c28:	2300      	movs	r3, #0
 8008c2a:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8008c30:	e005      	b.n	8008c3e <USBD_GetLen+0x1e>
  {
    len++;
 8008c32:	7bfb      	ldrb	r3, [r7, #15]
 8008c34:	3301      	adds	r3, #1
 8008c36:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8008c38:	68bb      	ldr	r3, [r7, #8]
 8008c3a:	3301      	adds	r3, #1
 8008c3c:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8008c3e:	68bb      	ldr	r3, [r7, #8]
 8008c40:	781b      	ldrb	r3, [r3, #0]
 8008c42:	2b00      	cmp	r3, #0
 8008c44:	d1f5      	bne.n	8008c32 <USBD_GetLen+0x12>
  }

  return len;
 8008c46:	7bfb      	ldrb	r3, [r7, #15]
}
 8008c48:	4618      	mov	r0, r3
 8008c4a:	3714      	adds	r7, #20
 8008c4c:	46bd      	mov	sp, r7
 8008c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c52:	4770      	bx	lr

08008c54 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8008c54:	b580      	push	{r7, lr}
 8008c56:	b084      	sub	sp, #16
 8008c58:	af00      	add	r7, sp, #0
 8008c5a:	60f8      	str	r0, [r7, #12]
 8008c5c:	60b9      	str	r1, [r7, #8]
 8008c5e:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8008c60:	68fb      	ldr	r3, [r7, #12]
 8008c62:	2202      	movs	r2, #2
 8008c64:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 8008c68:	68fb      	ldr	r3, [r7, #12]
 8008c6a:	687a      	ldr	r2, [r7, #4]
 8008c6c:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8008c6e:	68fb      	ldr	r3, [r7, #12]
 8008c70:	687a      	ldr	r2, [r7, #4]
 8008c72:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	68ba      	ldr	r2, [r7, #8]
 8008c78:	2100      	movs	r1, #0
 8008c7a:	68f8      	ldr	r0, [r7, #12]
 8008c7c:	f000 fd13 	bl	80096a6 <USBD_LL_Transmit>

  return USBD_OK;
 8008c80:	2300      	movs	r3, #0
}
 8008c82:	4618      	mov	r0, r3
 8008c84:	3710      	adds	r7, #16
 8008c86:	46bd      	mov	sp, r7
 8008c88:	bd80      	pop	{r7, pc}

08008c8a <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8008c8a:	b580      	push	{r7, lr}
 8008c8c:	b084      	sub	sp, #16
 8008c8e:	af00      	add	r7, sp, #0
 8008c90:	60f8      	str	r0, [r7, #12]
 8008c92:	60b9      	str	r1, [r7, #8]
 8008c94:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	68ba      	ldr	r2, [r7, #8]
 8008c9a:	2100      	movs	r1, #0
 8008c9c:	68f8      	ldr	r0, [r7, #12]
 8008c9e:	f000 fd02 	bl	80096a6 <USBD_LL_Transmit>

  return USBD_OK;
 8008ca2:	2300      	movs	r3, #0
}
 8008ca4:	4618      	mov	r0, r3
 8008ca6:	3710      	adds	r7, #16
 8008ca8:	46bd      	mov	sp, r7
 8008caa:	bd80      	pop	{r7, pc}

08008cac <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8008cac:	b580      	push	{r7, lr}
 8008cae:	b084      	sub	sp, #16
 8008cb0:	af00      	add	r7, sp, #0
 8008cb2:	60f8      	str	r0, [r7, #12]
 8008cb4:	60b9      	str	r1, [r7, #8]
 8008cb6:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8008cb8:	68fb      	ldr	r3, [r7, #12]
 8008cba:	2203      	movs	r2, #3
 8008cbc:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 8008cc0:	68fb      	ldr	r3, [r7, #12]
 8008cc2:	687a      	ldr	r2, [r7, #4]
 8008cc4:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8008cc8:	68fb      	ldr	r3, [r7, #12]
 8008cca:	687a      	ldr	r2, [r7, #4]
 8008ccc:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	68ba      	ldr	r2, [r7, #8]
 8008cd4:	2100      	movs	r1, #0
 8008cd6:	68f8      	ldr	r0, [r7, #12]
 8008cd8:	f000 fd06 	bl	80096e8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008cdc:	2300      	movs	r3, #0
}
 8008cde:	4618      	mov	r0, r3
 8008ce0:	3710      	adds	r7, #16
 8008ce2:	46bd      	mov	sp, r7
 8008ce4:	bd80      	pop	{r7, pc}

08008ce6 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8008ce6:	b580      	push	{r7, lr}
 8008ce8:	b084      	sub	sp, #16
 8008cea:	af00      	add	r7, sp, #0
 8008cec:	60f8      	str	r0, [r7, #12]
 8008cee:	60b9      	str	r1, [r7, #8]
 8008cf0:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	68ba      	ldr	r2, [r7, #8]
 8008cf6:	2100      	movs	r1, #0
 8008cf8:	68f8      	ldr	r0, [r7, #12]
 8008cfa:	f000 fcf5 	bl	80096e8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008cfe:	2300      	movs	r3, #0
}
 8008d00:	4618      	mov	r0, r3
 8008d02:	3710      	adds	r7, #16
 8008d04:	46bd      	mov	sp, r7
 8008d06:	bd80      	pop	{r7, pc}

08008d08 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8008d08:	b580      	push	{r7, lr}
 8008d0a:	b082      	sub	sp, #8
 8008d0c:	af00      	add	r7, sp, #0
 8008d0e:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	2204      	movs	r2, #4
 8008d14:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8008d18:	2300      	movs	r3, #0
 8008d1a:	2200      	movs	r2, #0
 8008d1c:	2100      	movs	r1, #0
 8008d1e:	6878      	ldr	r0, [r7, #4]
 8008d20:	f000 fcc1 	bl	80096a6 <USBD_LL_Transmit>

  return USBD_OK;
 8008d24:	2300      	movs	r3, #0
}
 8008d26:	4618      	mov	r0, r3
 8008d28:	3708      	adds	r7, #8
 8008d2a:	46bd      	mov	sp, r7
 8008d2c:	bd80      	pop	{r7, pc}

08008d2e <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8008d2e:	b580      	push	{r7, lr}
 8008d30:	b082      	sub	sp, #8
 8008d32:	af00      	add	r7, sp, #0
 8008d34:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	2205      	movs	r2, #5
 8008d3a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008d3e:	2300      	movs	r3, #0
 8008d40:	2200      	movs	r2, #0
 8008d42:	2100      	movs	r1, #0
 8008d44:	6878      	ldr	r0, [r7, #4]
 8008d46:	f000 fccf 	bl	80096e8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008d4a:	2300      	movs	r3, #0
}
 8008d4c:	4618      	mov	r0, r3
 8008d4e:	3708      	adds	r7, #8
 8008d50:	46bd      	mov	sp, r7
 8008d52:	bd80      	pop	{r7, pc}

08008d54 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8008d54:	b580      	push	{r7, lr}
 8008d56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceHS, &HS_Desc, DEVICE_HS) != USBD_OK)
 8008d58:	2201      	movs	r2, #1
 8008d5a:	4913      	ldr	r1, [pc, #76]	@ (8008da8 <MX_USB_DEVICE_Init+0x54>)
 8008d5c:	4813      	ldr	r0, [pc, #76]	@ (8008dac <MX_USB_DEVICE_Init+0x58>)
 8008d5e:	f7fe fccd 	bl	80076fc <USBD_Init>
 8008d62:	4603      	mov	r3, r0
 8008d64:	2b00      	cmp	r3, #0
 8008d66:	d001      	beq.n	8008d6c <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8008d68:	f7f7 fd1a 	bl	80007a0 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceHS, &USBD_CDC) != USBD_OK)
 8008d6c:	4910      	ldr	r1, [pc, #64]	@ (8008db0 <MX_USB_DEVICE_Init+0x5c>)
 8008d6e:	480f      	ldr	r0, [pc, #60]	@ (8008dac <MX_USB_DEVICE_Init+0x58>)
 8008d70:	f7fe fcf4 	bl	800775c <USBD_RegisterClass>
 8008d74:	4603      	mov	r3, r0
 8008d76:	2b00      	cmp	r3, #0
 8008d78:	d001      	beq.n	8008d7e <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8008d7a:	f7f7 fd11 	bl	80007a0 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceHS, &USBD_Interface_fops_HS) != USBD_OK)
 8008d7e:	490d      	ldr	r1, [pc, #52]	@ (8008db4 <MX_USB_DEVICE_Init+0x60>)
 8008d80:	480a      	ldr	r0, [pc, #40]	@ (8008dac <MX_USB_DEVICE_Init+0x58>)
 8008d82:	f7fe fbeb 	bl	800755c <USBD_CDC_RegisterInterface>
 8008d86:	4603      	mov	r3, r0
 8008d88:	2b00      	cmp	r3, #0
 8008d8a:	d001      	beq.n	8008d90 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8008d8c:	f7f7 fd08 	bl	80007a0 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceHS) != USBD_OK)
 8008d90:	4806      	ldr	r0, [pc, #24]	@ (8008dac <MX_USB_DEVICE_Init+0x58>)
 8008d92:	f7fe fd19 	bl	80077c8 <USBD_Start>
 8008d96:	4603      	mov	r3, r0
 8008d98:	2b00      	cmp	r3, #0
 8008d9a:	d001      	beq.n	8008da0 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8008d9c:	f7f7 fd00 	bl	80007a0 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  HAL_PWREx_EnableUSBVoltageDetector();
 8008da0:	f7f9 fdc2 	bl	8002928 <HAL_PWREx_EnableUSBVoltageDetector>

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8008da4:	bf00      	nop
 8008da6:	bd80      	pop	{r7, pc}
 8008da8:	240000b0 	.word	0x240000b0
 8008dac:	24000240 	.word	0x24000240
 8008db0:	2400001c 	.word	0x2400001c
 8008db4:	2400009c 	.word	0x2400009c

08008db8 <CDC_Init_HS>:
/**
  * @brief  Initializes the CDC media low layer over the USB HS IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_HS(void)
{
 8008db8:	b580      	push	{r7, lr}
 8008dba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 8 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceHS, UserTxBufferHS, 0);
 8008dbc:	2200      	movs	r2, #0
 8008dbe:	4905      	ldr	r1, [pc, #20]	@ (8008dd4 <CDC_Init_HS+0x1c>)
 8008dc0:	4805      	ldr	r0, [pc, #20]	@ (8008dd8 <CDC_Init_HS+0x20>)
 8008dc2:	f7fe fbe5 	bl	8007590 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceHS, UserRxBufferHS);
 8008dc6:	4905      	ldr	r1, [pc, #20]	@ (8008ddc <CDC_Init_HS+0x24>)
 8008dc8:	4803      	ldr	r0, [pc, #12]	@ (8008dd8 <CDC_Init_HS+0x20>)
 8008dca:	f7fe fc03 	bl	80075d4 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8008dce:	2300      	movs	r3, #0
  /* USER CODE END 8 */
}
 8008dd0:	4618      	mov	r0, r3
 8008dd2:	bd80      	pop	{r7, pc}
 8008dd4:	24000d1c 	.word	0x24000d1c
 8008dd8:	24000240 	.word	0x24000240
 8008ddc:	2400051c 	.word	0x2400051c

08008de0 <CDC_DeInit_HS>:
  * @brief  DeInitializes the CDC media low layer
  * @param  None
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_HS(void)
{
 8008de0:	b480      	push	{r7}
 8008de2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 9 */
  return (USBD_OK);
 8008de4:	2300      	movs	r3, #0
  /* USER CODE END 9 */
}
 8008de6:	4618      	mov	r0, r3
 8008de8:	46bd      	mov	sp, r7
 8008dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dee:	4770      	bx	lr

08008df0 <CDC_Control_HS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_HS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8008df0:	b480      	push	{r7}
 8008df2:	b083      	sub	sp, #12
 8008df4:	af00      	add	r7, sp, #0
 8008df6:	4603      	mov	r3, r0
 8008df8:	6039      	str	r1, [r7, #0]
 8008dfa:	71fb      	strb	r3, [r7, #7]
 8008dfc:	4613      	mov	r3, r2
 8008dfe:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 10 */
  switch(cmd)
 8008e00:	79fb      	ldrb	r3, [r7, #7]
 8008e02:	2b23      	cmp	r3, #35	@ 0x23
 8008e04:	d84a      	bhi.n	8008e9c <CDC_Control_HS+0xac>
 8008e06:	a201      	add	r2, pc, #4	@ (adr r2, 8008e0c <CDC_Control_HS+0x1c>)
 8008e08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008e0c:	08008e9d 	.word	0x08008e9d
 8008e10:	08008e9d 	.word	0x08008e9d
 8008e14:	08008e9d 	.word	0x08008e9d
 8008e18:	08008e9d 	.word	0x08008e9d
 8008e1c:	08008e9d 	.word	0x08008e9d
 8008e20:	08008e9d 	.word	0x08008e9d
 8008e24:	08008e9d 	.word	0x08008e9d
 8008e28:	08008e9d 	.word	0x08008e9d
 8008e2c:	08008e9d 	.word	0x08008e9d
 8008e30:	08008e9d 	.word	0x08008e9d
 8008e34:	08008e9d 	.word	0x08008e9d
 8008e38:	08008e9d 	.word	0x08008e9d
 8008e3c:	08008e9d 	.word	0x08008e9d
 8008e40:	08008e9d 	.word	0x08008e9d
 8008e44:	08008e9d 	.word	0x08008e9d
 8008e48:	08008e9d 	.word	0x08008e9d
 8008e4c:	08008e9d 	.word	0x08008e9d
 8008e50:	08008e9d 	.word	0x08008e9d
 8008e54:	08008e9d 	.word	0x08008e9d
 8008e58:	08008e9d 	.word	0x08008e9d
 8008e5c:	08008e9d 	.word	0x08008e9d
 8008e60:	08008e9d 	.word	0x08008e9d
 8008e64:	08008e9d 	.word	0x08008e9d
 8008e68:	08008e9d 	.word	0x08008e9d
 8008e6c:	08008e9d 	.word	0x08008e9d
 8008e70:	08008e9d 	.word	0x08008e9d
 8008e74:	08008e9d 	.word	0x08008e9d
 8008e78:	08008e9d 	.word	0x08008e9d
 8008e7c:	08008e9d 	.word	0x08008e9d
 8008e80:	08008e9d 	.word	0x08008e9d
 8008e84:	08008e9d 	.word	0x08008e9d
 8008e88:	08008e9d 	.word	0x08008e9d
 8008e8c:	08008e9d 	.word	0x08008e9d
 8008e90:	08008e9d 	.word	0x08008e9d
 8008e94:	08008e9d 	.word	0x08008e9d
 8008e98:	08008e9d 	.word	0x08008e9d
  case CDC_SEND_BREAK:

    break;

  default:
    break;
 8008e9c:	bf00      	nop
  }

  return (USBD_OK);
 8008e9e:	2300      	movs	r3, #0
  /* USER CODE END 10 */
}
 8008ea0:	4618      	mov	r0, r3
 8008ea2:	370c      	adds	r7, #12
 8008ea4:	46bd      	mov	sp, r7
 8008ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eaa:	4770      	bx	lr

08008eac <CDC_Receive_HS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAILL
  */
static int8_t CDC_Receive_HS(uint8_t* Buf, uint32_t *Len)
{
 8008eac:	b580      	push	{r7, lr}
 8008eae:	b082      	sub	sp, #8
 8008eb0:	af00      	add	r7, sp, #0
 8008eb2:	6078      	str	r0, [r7, #4]
 8008eb4:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 11 */
	USB_DataReceived(Buf, *Len);  // call your function
 8008eb6:	683b      	ldr	r3, [r7, #0]
 8008eb8:	681b      	ldr	r3, [r3, #0]
 8008eba:	4619      	mov	r1, r3
 8008ebc:	6878      	ldr	r0, [r7, #4]
 8008ebe:	f7f7 fa25 	bl	800030c <USB_DataReceived>

  USBD_CDC_SetRxBuffer(&hUsbDeviceHS, &Buf[0]);
 8008ec2:	6879      	ldr	r1, [r7, #4]
 8008ec4:	4805      	ldr	r0, [pc, #20]	@ (8008edc <CDC_Receive_HS+0x30>)
 8008ec6:	f7fe fb85 	bl	80075d4 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceHS);
 8008eca:	4804      	ldr	r0, [pc, #16]	@ (8008edc <CDC_Receive_HS+0x30>)
 8008ecc:	f7fe fbe0 	bl	8007690 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8008ed0:	2300      	movs	r3, #0
  /* USER CODE END 11 */
}
 8008ed2:	4618      	mov	r0, r3
 8008ed4:	3708      	adds	r7, #8
 8008ed6:	46bd      	mov	sp, r7
 8008ed8:	bd80      	pop	{r7, pc}
 8008eda:	bf00      	nop
 8008edc:	24000240 	.word	0x24000240

08008ee0 <CDC_Transmit_HS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_HS(uint8_t* Buf, uint16_t Len)
{
 8008ee0:	b580      	push	{r7, lr}
 8008ee2:	b084      	sub	sp, #16
 8008ee4:	af00      	add	r7, sp, #0
 8008ee6:	6078      	str	r0, [r7, #4]
 8008ee8:	460b      	mov	r3, r1
 8008eea:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8008eec:	2300      	movs	r3, #0
 8008eee:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 12 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceHS.pClassData;
 8008ef0:	4b0d      	ldr	r3, [pc, #52]	@ (8008f28 <CDC_Transmit_HS+0x48>)
 8008ef2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8008ef6:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8008ef8:	68bb      	ldr	r3, [r7, #8]
 8008efa:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8008efe:	2b00      	cmp	r3, #0
 8008f00:	d001      	beq.n	8008f06 <CDC_Transmit_HS+0x26>
    return USBD_BUSY;
 8008f02:	2301      	movs	r3, #1
 8008f04:	e00b      	b.n	8008f1e <CDC_Transmit_HS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceHS, Buf, Len);
 8008f06:	887b      	ldrh	r3, [r7, #2]
 8008f08:	461a      	mov	r2, r3
 8008f0a:	6879      	ldr	r1, [r7, #4]
 8008f0c:	4806      	ldr	r0, [pc, #24]	@ (8008f28 <CDC_Transmit_HS+0x48>)
 8008f0e:	f7fe fb3f 	bl	8007590 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceHS);
 8008f12:	4805      	ldr	r0, [pc, #20]	@ (8008f28 <CDC_Transmit_HS+0x48>)
 8008f14:	f7fe fb7c 	bl	8007610 <USBD_CDC_TransmitPacket>
 8008f18:	4603      	mov	r3, r0
 8008f1a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 12 */
  return result;
 8008f1c:	7bfb      	ldrb	r3, [r7, #15]
}
 8008f1e:	4618      	mov	r0, r3
 8008f20:	3710      	adds	r7, #16
 8008f22:	46bd      	mov	sp, r7
 8008f24:	bd80      	pop	{r7, pc}
 8008f26:	bf00      	nop
 8008f28:	24000240 	.word	0x24000240

08008f2c <CDC_TransmitCplt_HS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_HS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8008f2c:	b480      	push	{r7}
 8008f2e:	b087      	sub	sp, #28
 8008f30:	af00      	add	r7, sp, #0
 8008f32:	60f8      	str	r0, [r7, #12]
 8008f34:	60b9      	str	r1, [r7, #8]
 8008f36:	4613      	mov	r3, r2
 8008f38:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 8008f3a:	2300      	movs	r3, #0
 8008f3c:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 14 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 14 */
  return result;
 8008f3e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8008f42:	4618      	mov	r0, r3
 8008f44:	371c      	adds	r7, #28
 8008f46:	46bd      	mov	sp, r7
 8008f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f4c:	4770      	bx	lr
	...

08008f50 <USBD_HS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008f50:	b480      	push	{r7}
 8008f52:	b083      	sub	sp, #12
 8008f54:	af00      	add	r7, sp, #0
 8008f56:	4603      	mov	r3, r0
 8008f58:	6039      	str	r1, [r7, #0]
 8008f5a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_HS_DeviceDesc);
 8008f5c:	683b      	ldr	r3, [r7, #0]
 8008f5e:	2212      	movs	r2, #18
 8008f60:	801a      	strh	r2, [r3, #0]
  return USBD_HS_DeviceDesc;
 8008f62:	4b03      	ldr	r3, [pc, #12]	@ (8008f70 <USBD_HS_DeviceDescriptor+0x20>)
}
 8008f64:	4618      	mov	r0, r3
 8008f66:	370c      	adds	r7, #12
 8008f68:	46bd      	mov	sp, r7
 8008f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f6e:	4770      	bx	lr
 8008f70:	240000d0 	.word	0x240000d0

08008f74 <USBD_HS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008f74:	b480      	push	{r7}
 8008f76:	b083      	sub	sp, #12
 8008f78:	af00      	add	r7, sp, #0
 8008f7a:	4603      	mov	r3, r0
 8008f7c:	6039      	str	r1, [r7, #0]
 8008f7e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8008f80:	683b      	ldr	r3, [r7, #0]
 8008f82:	2204      	movs	r2, #4
 8008f84:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8008f86:	4b03      	ldr	r3, [pc, #12]	@ (8008f94 <USBD_HS_LangIDStrDescriptor+0x20>)
}
 8008f88:	4618      	mov	r0, r3
 8008f8a:	370c      	adds	r7, #12
 8008f8c:	46bd      	mov	sp, r7
 8008f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f92:	4770      	bx	lr
 8008f94:	240000e4 	.word	0x240000e4

08008f98 <USBD_HS_ProductStrDescriptor>:
  * @param  speed : current device speed
  * @param  length : pointer to data length variable
  * @retval pointer to descriptor buffer
  */
uint8_t * USBD_HS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008f98:	b580      	push	{r7, lr}
 8008f9a:	b082      	sub	sp, #8
 8008f9c:	af00      	add	r7, sp, #0
 8008f9e:	4603      	mov	r3, r0
 8008fa0:	6039      	str	r1, [r7, #0]
 8008fa2:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8008fa4:	79fb      	ldrb	r3, [r7, #7]
 8008fa6:	2b00      	cmp	r3, #0
 8008fa8:	d105      	bne.n	8008fb6 <USBD_HS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_HS, USBD_StrDesc, length);
 8008faa:	683a      	ldr	r2, [r7, #0]
 8008fac:	4907      	ldr	r1, [pc, #28]	@ (8008fcc <USBD_HS_ProductStrDescriptor+0x34>)
 8008fae:	4808      	ldr	r0, [pc, #32]	@ (8008fd0 <USBD_HS_ProductStrDescriptor+0x38>)
 8008fb0:	f7ff fde4 	bl	8008b7c <USBD_GetString>
 8008fb4:	e004      	b.n	8008fc0 <USBD_HS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_HS, USBD_StrDesc, length);
 8008fb6:	683a      	ldr	r2, [r7, #0]
 8008fb8:	4904      	ldr	r1, [pc, #16]	@ (8008fcc <USBD_HS_ProductStrDescriptor+0x34>)
 8008fba:	4805      	ldr	r0, [pc, #20]	@ (8008fd0 <USBD_HS_ProductStrDescriptor+0x38>)
 8008fbc:	f7ff fdde 	bl	8008b7c <USBD_GetString>
  }
  return USBD_StrDesc;
 8008fc0:	4b02      	ldr	r3, [pc, #8]	@ (8008fcc <USBD_HS_ProductStrDescriptor+0x34>)
}
 8008fc2:	4618      	mov	r0, r3
 8008fc4:	3708      	adds	r7, #8
 8008fc6:	46bd      	mov	sp, r7
 8008fc8:	bd80      	pop	{r7, pc}
 8008fca:	bf00      	nop
 8008fcc:	2400151c 	.word	0x2400151c
 8008fd0:	08009848 	.word	0x08009848

08008fd4 <USBD_HS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008fd4:	b580      	push	{r7, lr}
 8008fd6:	b082      	sub	sp, #8
 8008fd8:	af00      	add	r7, sp, #0
 8008fda:	4603      	mov	r3, r0
 8008fdc:	6039      	str	r1, [r7, #0]
 8008fde:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8008fe0:	683a      	ldr	r2, [r7, #0]
 8008fe2:	4904      	ldr	r1, [pc, #16]	@ (8008ff4 <USBD_HS_ManufacturerStrDescriptor+0x20>)
 8008fe4:	4804      	ldr	r0, [pc, #16]	@ (8008ff8 <USBD_HS_ManufacturerStrDescriptor+0x24>)
 8008fe6:	f7ff fdc9 	bl	8008b7c <USBD_GetString>
  return USBD_StrDesc;
 8008fea:	4b02      	ldr	r3, [pc, #8]	@ (8008ff4 <USBD_HS_ManufacturerStrDescriptor+0x20>)
}
 8008fec:	4618      	mov	r0, r3
 8008fee:	3708      	adds	r7, #8
 8008ff0:	46bd      	mov	sp, r7
 8008ff2:	bd80      	pop	{r7, pc}
 8008ff4:	2400151c 	.word	0x2400151c
 8008ff8:	08009860 	.word	0x08009860

08008ffc <USBD_HS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008ffc:	b580      	push	{r7, lr}
 8008ffe:	b082      	sub	sp, #8
 8009000:	af00      	add	r7, sp, #0
 8009002:	4603      	mov	r3, r0
 8009004:	6039      	str	r1, [r7, #0]
 8009006:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8009008:	683b      	ldr	r3, [r7, #0]
 800900a:	221a      	movs	r2, #26
 800900c:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800900e:	f000 f843 	bl	8009098 <Get_SerialNum>
  /* USER CODE BEGIN USBD_HS_SerialStrDescriptor */

  /* USER CODE END USBD_HS_SerialStrDescriptor */

  return (uint8_t *) USBD_StringSerial;
 8009012:	4b02      	ldr	r3, [pc, #8]	@ (800901c <USBD_HS_SerialStrDescriptor+0x20>)
}
 8009014:	4618      	mov	r0, r3
 8009016:	3708      	adds	r7, #8
 8009018:	46bd      	mov	sp, r7
 800901a:	bd80      	pop	{r7, pc}
 800901c:	240000e8 	.word	0x240000e8

08009020 <USBD_HS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009020:	b580      	push	{r7, lr}
 8009022:	b082      	sub	sp, #8
 8009024:	af00      	add	r7, sp, #0
 8009026:	4603      	mov	r3, r0
 8009028:	6039      	str	r1, [r7, #0]
 800902a:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800902c:	79fb      	ldrb	r3, [r7, #7]
 800902e:	2b00      	cmp	r3, #0
 8009030:	d105      	bne.n	800903e <USBD_HS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_HS, USBD_StrDesc, length);
 8009032:	683a      	ldr	r2, [r7, #0]
 8009034:	4907      	ldr	r1, [pc, #28]	@ (8009054 <USBD_HS_ConfigStrDescriptor+0x34>)
 8009036:	4808      	ldr	r0, [pc, #32]	@ (8009058 <USBD_HS_ConfigStrDescriptor+0x38>)
 8009038:	f7ff fda0 	bl	8008b7c <USBD_GetString>
 800903c:	e004      	b.n	8009048 <USBD_HS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_HS, USBD_StrDesc, length);
 800903e:	683a      	ldr	r2, [r7, #0]
 8009040:	4904      	ldr	r1, [pc, #16]	@ (8009054 <USBD_HS_ConfigStrDescriptor+0x34>)
 8009042:	4805      	ldr	r0, [pc, #20]	@ (8009058 <USBD_HS_ConfigStrDescriptor+0x38>)
 8009044:	f7ff fd9a 	bl	8008b7c <USBD_GetString>
  }
  return USBD_StrDesc;
 8009048:	4b02      	ldr	r3, [pc, #8]	@ (8009054 <USBD_HS_ConfigStrDescriptor+0x34>)
}
 800904a:	4618      	mov	r0, r3
 800904c:	3708      	adds	r7, #8
 800904e:	46bd      	mov	sp, r7
 8009050:	bd80      	pop	{r7, pc}
 8009052:	bf00      	nop
 8009054:	2400151c 	.word	0x2400151c
 8009058:	08009874 	.word	0x08009874

0800905c <USBD_HS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800905c:	b580      	push	{r7, lr}
 800905e:	b082      	sub	sp, #8
 8009060:	af00      	add	r7, sp, #0
 8009062:	4603      	mov	r3, r0
 8009064:	6039      	str	r1, [r7, #0]
 8009066:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8009068:	79fb      	ldrb	r3, [r7, #7]
 800906a:	2b00      	cmp	r3, #0
 800906c:	d105      	bne.n	800907a <USBD_HS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_HS, USBD_StrDesc, length);
 800906e:	683a      	ldr	r2, [r7, #0]
 8009070:	4907      	ldr	r1, [pc, #28]	@ (8009090 <USBD_HS_InterfaceStrDescriptor+0x34>)
 8009072:	4808      	ldr	r0, [pc, #32]	@ (8009094 <USBD_HS_InterfaceStrDescriptor+0x38>)
 8009074:	f7ff fd82 	bl	8008b7c <USBD_GetString>
 8009078:	e004      	b.n	8009084 <USBD_HS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_HS, USBD_StrDesc, length);
 800907a:	683a      	ldr	r2, [r7, #0]
 800907c:	4904      	ldr	r1, [pc, #16]	@ (8009090 <USBD_HS_InterfaceStrDescriptor+0x34>)
 800907e:	4805      	ldr	r0, [pc, #20]	@ (8009094 <USBD_HS_InterfaceStrDescriptor+0x38>)
 8009080:	f7ff fd7c 	bl	8008b7c <USBD_GetString>
  }
  return USBD_StrDesc;
 8009084:	4b02      	ldr	r3, [pc, #8]	@ (8009090 <USBD_HS_InterfaceStrDescriptor+0x34>)
}
 8009086:	4618      	mov	r0, r3
 8009088:	3708      	adds	r7, #8
 800908a:	46bd      	mov	sp, r7
 800908c:	bd80      	pop	{r7, pc}
 800908e:	bf00      	nop
 8009090:	2400151c 	.word	0x2400151c
 8009094:	08009880 	.word	0x08009880

08009098 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8009098:	b580      	push	{r7, lr}
 800909a:	b084      	sub	sp, #16
 800909c:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800909e:	4b0f      	ldr	r3, [pc, #60]	@ (80090dc <Get_SerialNum+0x44>)
 80090a0:	681b      	ldr	r3, [r3, #0]
 80090a2:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 80090a4:	4b0e      	ldr	r3, [pc, #56]	@ (80090e0 <Get_SerialNum+0x48>)
 80090a6:	681b      	ldr	r3, [r3, #0]
 80090a8:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 80090aa:	4b0e      	ldr	r3, [pc, #56]	@ (80090e4 <Get_SerialNum+0x4c>)
 80090ac:	681b      	ldr	r3, [r3, #0]
 80090ae:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 80090b0:	68fa      	ldr	r2, [r7, #12]
 80090b2:	687b      	ldr	r3, [r7, #4]
 80090b4:	4413      	add	r3, r2
 80090b6:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 80090b8:	68fb      	ldr	r3, [r7, #12]
 80090ba:	2b00      	cmp	r3, #0
 80090bc:	d009      	beq.n	80090d2 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 80090be:	2208      	movs	r2, #8
 80090c0:	4909      	ldr	r1, [pc, #36]	@ (80090e8 <Get_SerialNum+0x50>)
 80090c2:	68f8      	ldr	r0, [r7, #12]
 80090c4:	f000 f814 	bl	80090f0 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 80090c8:	2204      	movs	r2, #4
 80090ca:	4908      	ldr	r1, [pc, #32]	@ (80090ec <Get_SerialNum+0x54>)
 80090cc:	68b8      	ldr	r0, [r7, #8]
 80090ce:	f000 f80f 	bl	80090f0 <IntToUnicode>
  }
}
 80090d2:	bf00      	nop
 80090d4:	3710      	adds	r7, #16
 80090d6:	46bd      	mov	sp, r7
 80090d8:	bd80      	pop	{r7, pc}
 80090da:	bf00      	nop
 80090dc:	1ff1e800 	.word	0x1ff1e800
 80090e0:	1ff1e804 	.word	0x1ff1e804
 80090e4:	1ff1e808 	.word	0x1ff1e808
 80090e8:	240000ea 	.word	0x240000ea
 80090ec:	240000fa 	.word	0x240000fa

080090f0 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 80090f0:	b480      	push	{r7}
 80090f2:	b087      	sub	sp, #28
 80090f4:	af00      	add	r7, sp, #0
 80090f6:	60f8      	str	r0, [r7, #12]
 80090f8:	60b9      	str	r1, [r7, #8]
 80090fa:	4613      	mov	r3, r2
 80090fc:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 80090fe:	2300      	movs	r3, #0
 8009100:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8009102:	2300      	movs	r3, #0
 8009104:	75fb      	strb	r3, [r7, #23]
 8009106:	e027      	b.n	8009158 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8009108:	68fb      	ldr	r3, [r7, #12]
 800910a:	0f1b      	lsrs	r3, r3, #28
 800910c:	2b09      	cmp	r3, #9
 800910e:	d80b      	bhi.n	8009128 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8009110:	68fb      	ldr	r3, [r7, #12]
 8009112:	0f1b      	lsrs	r3, r3, #28
 8009114:	b2da      	uxtb	r2, r3
 8009116:	7dfb      	ldrb	r3, [r7, #23]
 8009118:	005b      	lsls	r3, r3, #1
 800911a:	4619      	mov	r1, r3
 800911c:	68bb      	ldr	r3, [r7, #8]
 800911e:	440b      	add	r3, r1
 8009120:	3230      	adds	r2, #48	@ 0x30
 8009122:	b2d2      	uxtb	r2, r2
 8009124:	701a      	strb	r2, [r3, #0]
 8009126:	e00a      	b.n	800913e <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8009128:	68fb      	ldr	r3, [r7, #12]
 800912a:	0f1b      	lsrs	r3, r3, #28
 800912c:	b2da      	uxtb	r2, r3
 800912e:	7dfb      	ldrb	r3, [r7, #23]
 8009130:	005b      	lsls	r3, r3, #1
 8009132:	4619      	mov	r1, r3
 8009134:	68bb      	ldr	r3, [r7, #8]
 8009136:	440b      	add	r3, r1
 8009138:	3237      	adds	r2, #55	@ 0x37
 800913a:	b2d2      	uxtb	r2, r2
 800913c:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800913e:	68fb      	ldr	r3, [r7, #12]
 8009140:	011b      	lsls	r3, r3, #4
 8009142:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8009144:	7dfb      	ldrb	r3, [r7, #23]
 8009146:	005b      	lsls	r3, r3, #1
 8009148:	3301      	adds	r3, #1
 800914a:	68ba      	ldr	r2, [r7, #8]
 800914c:	4413      	add	r3, r2
 800914e:	2200      	movs	r2, #0
 8009150:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8009152:	7dfb      	ldrb	r3, [r7, #23]
 8009154:	3301      	adds	r3, #1
 8009156:	75fb      	strb	r3, [r7, #23]
 8009158:	7dfa      	ldrb	r2, [r7, #23]
 800915a:	79fb      	ldrb	r3, [r7, #7]
 800915c:	429a      	cmp	r2, r3
 800915e:	d3d3      	bcc.n	8009108 <IntToUnicode+0x18>
  }
}
 8009160:	bf00      	nop
 8009162:	bf00      	nop
 8009164:	371c      	adds	r7, #28
 8009166:	46bd      	mov	sp, r7
 8009168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800916c:	4770      	bx	lr
	...

08009170 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8009170:	b580      	push	{r7, lr}
 8009172:	b0b8      	sub	sp, #224	@ 0xe0
 8009174:	af00      	add	r7, sp, #0
 8009176:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009178:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 800917c:	2200      	movs	r2, #0
 800917e:	601a      	str	r2, [r3, #0]
 8009180:	605a      	str	r2, [r3, #4]
 8009182:	609a      	str	r2, [r3, #8]
 8009184:	60da      	str	r2, [r3, #12]
 8009186:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8009188:	f107 0310 	add.w	r3, r7, #16
 800918c:	22b8      	movs	r2, #184	@ 0xb8
 800918e:	2100      	movs	r1, #0
 8009190:	4618      	mov	r0, r3
 8009192:	f000 fb21 	bl	80097d8 <memset>
  if(pcdHandle->Instance==USB_OTG_HS)
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	681b      	ldr	r3, [r3, #0]
 800919a:	4a29      	ldr	r2, [pc, #164]	@ (8009240 <HAL_PCD_MspInit+0xd0>)
 800919c:	4293      	cmp	r3, r2
 800919e:	d14b      	bne.n	8009238 <HAL_PCD_MspInit+0xc8>

  /* USER CODE END USB_OTG_HS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 80091a0:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 80091a4:	f04f 0300 	mov.w	r3, #0
 80091a8:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 80091ac:	f44f 1340 	mov.w	r3, #3145728	@ 0x300000
 80091b0:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80091b4:	f107 0310 	add.w	r3, r7, #16
 80091b8:	4618      	mov	r0, r3
 80091ba:	f7fa faff 	bl	80037bc <HAL_RCCEx_PeriphCLKConfig>
 80091be:	4603      	mov	r3, r0
 80091c0:	2b00      	cmp	r3, #0
 80091c2:	d001      	beq.n	80091c8 <HAL_PCD_MspInit+0x58>
    {
      Error_Handler();
 80091c4:	f7f7 faec 	bl	80007a0 <Error_Handler>
    }

  /** Enable USB Voltage detector
  */
    HAL_PWREx_EnableUSBVoltageDetector();
 80091c8:	f7f9 fbae 	bl	8002928 <HAL_PWREx_EnableUSBVoltageDetector>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80091cc:	4b1d      	ldr	r3, [pc, #116]	@ (8009244 <HAL_PCD_MspInit+0xd4>)
 80091ce:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80091d2:	4a1c      	ldr	r2, [pc, #112]	@ (8009244 <HAL_PCD_MspInit+0xd4>)
 80091d4:	f043 0301 	orr.w	r3, r3, #1
 80091d8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80091dc:	4b19      	ldr	r3, [pc, #100]	@ (8009244 <HAL_PCD_MspInit+0xd4>)
 80091de:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80091e2:	f003 0301 	and.w	r3, r3, #1
 80091e6:	60fb      	str	r3, [r7, #12]
 80091e8:	68fb      	ldr	r3, [r7, #12]
    /**USB_OTG_HS GPIO Configuration
    PA9     ------> USB_OTG_HS_VBUS
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80091ea:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80091ee:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80091f2:	2300      	movs	r3, #0
 80091f4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80091f8:	2300      	movs	r3, #0
 80091fa:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80091fe:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8009202:	4619      	mov	r1, r3
 8009204:	4810      	ldr	r0, [pc, #64]	@ (8009248 <HAL_PCD_MspInit+0xd8>)
 8009206:	f7f7 fef3 	bl	8000ff0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_HS_CLK_ENABLE();
 800920a:	4b0e      	ldr	r3, [pc, #56]	@ (8009244 <HAL_PCD_MspInit+0xd4>)
 800920c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8009210:	4a0c      	ldr	r2, [pc, #48]	@ (8009244 <HAL_PCD_MspInit+0xd4>)
 8009212:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8009216:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800921a:	4b0a      	ldr	r3, [pc, #40]	@ (8009244 <HAL_PCD_MspInit+0xd4>)
 800921c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8009220:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009224:	60bb      	str	r3, [r7, #8]
 8009226:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_HS_IRQn, 0, 0);
 8009228:	2200      	movs	r2, #0
 800922a:	2100      	movs	r1, #0
 800922c:	204d      	movs	r0, #77	@ 0x4d
 800922e:	f7f7 fe32 	bl	8000e96 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_HS_IRQn);
 8009232:	204d      	movs	r0, #77	@ 0x4d
 8009234:	f7f7 fe49 	bl	8000eca <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_HS_MspInit 1 */

  /* USER CODE END USB_OTG_HS_MspInit 1 */
  }
}
 8009238:	bf00      	nop
 800923a:	37e0      	adds	r7, #224	@ 0xe0
 800923c:	46bd      	mov	sp, r7
 800923e:	bd80      	pop	{r7, pc}
 8009240:	40040000 	.word	0x40040000
 8009244:	58024400 	.word	0x58024400
 8009248:	58020000 	.word	0x58020000

0800924c <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800924c:	b580      	push	{r7, lr}
 800924e:	b082      	sub	sp, #8
 8009250:	af00      	add	r7, sp, #0
 8009252:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8009254:	687b      	ldr	r3, [r7, #4]
 8009256:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 800925a:	687b      	ldr	r3, [r7, #4]
 800925c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8009260:	4619      	mov	r1, r3
 8009262:	4610      	mov	r0, r2
 8009264:	f7fe fafd 	bl	8007862 <USBD_LL_SetupStage>
}
 8009268:	bf00      	nop
 800926a:	3708      	adds	r7, #8
 800926c:	46bd      	mov	sp, r7
 800926e:	bd80      	pop	{r7, pc}

08009270 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009270:	b580      	push	{r7, lr}
 8009272:	b082      	sub	sp, #8
 8009274:	af00      	add	r7, sp, #0
 8009276:	6078      	str	r0, [r7, #4]
 8009278:	460b      	mov	r3, r1
 800927a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800927c:	687b      	ldr	r3, [r7, #4]
 800927e:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 8009282:	78fa      	ldrb	r2, [r7, #3]
 8009284:	6879      	ldr	r1, [r7, #4]
 8009286:	4613      	mov	r3, r2
 8009288:	00db      	lsls	r3, r3, #3
 800928a:	4413      	add	r3, r2
 800928c:	009b      	lsls	r3, r3, #2
 800928e:	440b      	add	r3, r1
 8009290:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8009294:	681a      	ldr	r2, [r3, #0]
 8009296:	78fb      	ldrb	r3, [r7, #3]
 8009298:	4619      	mov	r1, r3
 800929a:	f7fe fb37 	bl	800790c <USBD_LL_DataOutStage>
}
 800929e:	bf00      	nop
 80092a0:	3708      	adds	r7, #8
 80092a2:	46bd      	mov	sp, r7
 80092a4:	bd80      	pop	{r7, pc}

080092a6 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80092a6:	b580      	push	{r7, lr}
 80092a8:	b082      	sub	sp, #8
 80092aa:	af00      	add	r7, sp, #0
 80092ac:	6078      	str	r0, [r7, #4]
 80092ae:	460b      	mov	r3, r1
 80092b0:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 80092b2:	687b      	ldr	r3, [r7, #4]
 80092b4:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 80092b8:	78fa      	ldrb	r2, [r7, #3]
 80092ba:	6879      	ldr	r1, [r7, #4]
 80092bc:	4613      	mov	r3, r2
 80092be:	00db      	lsls	r3, r3, #3
 80092c0:	4413      	add	r3, r2
 80092c2:	009b      	lsls	r3, r3, #2
 80092c4:	440b      	add	r3, r1
 80092c6:	3320      	adds	r3, #32
 80092c8:	681a      	ldr	r2, [r3, #0]
 80092ca:	78fb      	ldrb	r3, [r7, #3]
 80092cc:	4619      	mov	r1, r3
 80092ce:	f7fe fbd0 	bl	8007a72 <USBD_LL_DataInStage>
}
 80092d2:	bf00      	nop
 80092d4:	3708      	adds	r7, #8
 80092d6:	46bd      	mov	sp, r7
 80092d8:	bd80      	pop	{r7, pc}

080092da <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80092da:	b580      	push	{r7, lr}
 80092dc:	b082      	sub	sp, #8
 80092de:	af00      	add	r7, sp, #0
 80092e0:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 80092e2:	687b      	ldr	r3, [r7, #4]
 80092e4:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80092e8:	4618      	mov	r0, r3
 80092ea:	f7fe fd0a 	bl	8007d02 <USBD_LL_SOF>
}
 80092ee:	bf00      	nop
 80092f0:	3708      	adds	r7, #8
 80092f2:	46bd      	mov	sp, r7
 80092f4:	bd80      	pop	{r7, pc}

080092f6 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80092f6:	b580      	push	{r7, lr}
 80092f8:	b084      	sub	sp, #16
 80092fa:	af00      	add	r7, sp, #0
 80092fc:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 80092fe:	2301      	movs	r3, #1
 8009300:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 8009302:	687b      	ldr	r3, [r7, #4]
 8009304:	79db      	ldrb	r3, [r3, #7]
 8009306:	2b00      	cmp	r3, #0
 8009308:	d102      	bne.n	8009310 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800930a:	2300      	movs	r3, #0
 800930c:	73fb      	strb	r3, [r7, #15]
 800930e:	e008      	b.n	8009322 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 8009310:	687b      	ldr	r3, [r7, #4]
 8009312:	79db      	ldrb	r3, [r3, #7]
 8009314:	2b02      	cmp	r3, #2
 8009316:	d102      	bne.n	800931e <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 8009318:	2301      	movs	r3, #1
 800931a:	73fb      	strb	r3, [r7, #15]
 800931c:	e001      	b.n	8009322 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800931e:	f7f7 fa3f 	bl	80007a0 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8009322:	687b      	ldr	r3, [r7, #4]
 8009324:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8009328:	7bfa      	ldrb	r2, [r7, #15]
 800932a:	4611      	mov	r1, r2
 800932c:	4618      	mov	r0, r3
 800932e:	f7fe fca4 	bl	8007c7a <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8009332:	687b      	ldr	r3, [r7, #4]
 8009334:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8009338:	4618      	mov	r0, r3
 800933a:	f7fe fc4c 	bl	8007bd6 <USBD_LL_Reset>
}
 800933e:	bf00      	nop
 8009340:	3710      	adds	r7, #16
 8009342:	46bd      	mov	sp, r7
 8009344:	bd80      	pop	{r7, pc}
	...

08009348 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009348:	b580      	push	{r7, lr}
 800934a:	b082      	sub	sp, #8
 800934c:	af00      	add	r7, sp, #0
 800934e:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8009350:	687b      	ldr	r3, [r7, #4]
 8009352:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8009356:	4618      	mov	r0, r3
 8009358:	f7fe fc9f 	bl	8007c9a <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800935c:	687b      	ldr	r3, [r7, #4]
 800935e:	681b      	ldr	r3, [r3, #0]
 8009360:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8009364:	681b      	ldr	r3, [r3, #0]
 8009366:	687a      	ldr	r2, [r7, #4]
 8009368:	6812      	ldr	r2, [r2, #0]
 800936a:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800936e:	f043 0301 	orr.w	r3, r3, #1
 8009372:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8009374:	687b      	ldr	r3, [r7, #4]
 8009376:	7adb      	ldrb	r3, [r3, #11]
 8009378:	2b00      	cmp	r3, #0
 800937a:	d005      	beq.n	8009388 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800937c:	4b04      	ldr	r3, [pc, #16]	@ (8009390 <HAL_PCD_SuspendCallback+0x48>)
 800937e:	691b      	ldr	r3, [r3, #16]
 8009380:	4a03      	ldr	r2, [pc, #12]	@ (8009390 <HAL_PCD_SuspendCallback+0x48>)
 8009382:	f043 0306 	orr.w	r3, r3, #6
 8009386:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8009388:	bf00      	nop
 800938a:	3708      	adds	r7, #8
 800938c:	46bd      	mov	sp, r7
 800938e:	bd80      	pop	{r7, pc}
 8009390:	e000ed00 	.word	0xe000ed00

08009394 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009394:	b580      	push	{r7, lr}
 8009396:	b082      	sub	sp, #8
 8009398:	af00      	add	r7, sp, #0
 800939a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800939c:	687b      	ldr	r3, [r7, #4]
 800939e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80093a2:	4618      	mov	r0, r3
 80093a4:	f7fe fc95 	bl	8007cd2 <USBD_LL_Resume>
}
 80093a8:	bf00      	nop
 80093aa:	3708      	adds	r7, #8
 80093ac:	46bd      	mov	sp, r7
 80093ae:	bd80      	pop	{r7, pc}

080093b0 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80093b0:	b580      	push	{r7, lr}
 80093b2:	b082      	sub	sp, #8
 80093b4:	af00      	add	r7, sp, #0
 80093b6:	6078      	str	r0, [r7, #4]
 80093b8:	460b      	mov	r3, r1
 80093ba:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 80093bc:	687b      	ldr	r3, [r7, #4]
 80093be:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80093c2:	78fa      	ldrb	r2, [r7, #3]
 80093c4:	4611      	mov	r1, r2
 80093c6:	4618      	mov	r0, r3
 80093c8:	f7fe fced 	bl	8007da6 <USBD_LL_IsoOUTIncomplete>
}
 80093cc:	bf00      	nop
 80093ce:	3708      	adds	r7, #8
 80093d0:	46bd      	mov	sp, r7
 80093d2:	bd80      	pop	{r7, pc}

080093d4 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80093d4:	b580      	push	{r7, lr}
 80093d6:	b082      	sub	sp, #8
 80093d8:	af00      	add	r7, sp, #0
 80093da:	6078      	str	r0, [r7, #4]
 80093dc:	460b      	mov	r3, r1
 80093de:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 80093e0:	687b      	ldr	r3, [r7, #4]
 80093e2:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80093e6:	78fa      	ldrb	r2, [r7, #3]
 80093e8:	4611      	mov	r1, r2
 80093ea:	4618      	mov	r0, r3
 80093ec:	f7fe fca9 	bl	8007d42 <USBD_LL_IsoINIncomplete>
}
 80093f0:	bf00      	nop
 80093f2:	3708      	adds	r7, #8
 80093f4:	46bd      	mov	sp, r7
 80093f6:	bd80      	pop	{r7, pc}

080093f8 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80093f8:	b580      	push	{r7, lr}
 80093fa:	b082      	sub	sp, #8
 80093fc:	af00      	add	r7, sp, #0
 80093fe:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8009400:	687b      	ldr	r3, [r7, #4]
 8009402:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8009406:	4618      	mov	r0, r3
 8009408:	f7fe fcff 	bl	8007e0a <USBD_LL_DevConnected>
}
 800940c:	bf00      	nop
 800940e:	3708      	adds	r7, #8
 8009410:	46bd      	mov	sp, r7
 8009412:	bd80      	pop	{r7, pc}

08009414 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009414:	b580      	push	{r7, lr}
 8009416:	b082      	sub	sp, #8
 8009418:	af00      	add	r7, sp, #0
 800941a:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800941c:	687b      	ldr	r3, [r7, #4]
 800941e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8009422:	4618      	mov	r0, r3
 8009424:	f7fe fcfc 	bl	8007e20 <USBD_LL_DevDisconnected>
}
 8009428:	bf00      	nop
 800942a:	3708      	adds	r7, #8
 800942c:	46bd      	mov	sp, r7
 800942e:	bd80      	pop	{r7, pc}

08009430 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8009430:	b580      	push	{r7, lr}
 8009432:	b082      	sub	sp, #8
 8009434:	af00      	add	r7, sp, #0
 8009436:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_HS) {
 8009438:	687b      	ldr	r3, [r7, #4]
 800943a:	781b      	ldrb	r3, [r3, #0]
 800943c:	2b01      	cmp	r3, #1
 800943e:	d140      	bne.n	80094c2 <USBD_LL_Init+0x92>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_HS.pData = pdev;
 8009440:	4a22      	ldr	r2, [pc, #136]	@ (80094cc <USBD_LL_Init+0x9c>)
 8009442:	687b      	ldr	r3, [r7, #4]
 8009444:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_HS;
 8009448:	687b      	ldr	r3, [r7, #4]
 800944a:	4a20      	ldr	r2, [pc, #128]	@ (80094cc <USBD_LL_Init+0x9c>)
 800944c:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_HS.Instance = USB_OTG_HS;
 8009450:	4b1e      	ldr	r3, [pc, #120]	@ (80094cc <USBD_LL_Init+0x9c>)
 8009452:	4a1f      	ldr	r2, [pc, #124]	@ (80094d0 <USBD_LL_Init+0xa0>)
 8009454:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_HS.Init.dev_endpoints = 9;
 8009456:	4b1d      	ldr	r3, [pc, #116]	@ (80094cc <USBD_LL_Init+0x9c>)
 8009458:	2209      	movs	r2, #9
 800945a:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_HS.Init.speed = PCD_SPEED_FULL;
 800945c:	4b1b      	ldr	r3, [pc, #108]	@ (80094cc <USBD_LL_Init+0x9c>)
 800945e:	2202      	movs	r2, #2
 8009460:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_HS.Init.dma_enable = DISABLE;
 8009462:	4b1a      	ldr	r3, [pc, #104]	@ (80094cc <USBD_LL_Init+0x9c>)
 8009464:	2200      	movs	r2, #0
 8009466:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_HS.Init.phy_itface = USB_OTG_EMBEDDED_PHY;
 8009468:	4b18      	ldr	r3, [pc, #96]	@ (80094cc <USBD_LL_Init+0x9c>)
 800946a:	2202      	movs	r2, #2
 800946c:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_HS.Init.Sof_enable = DISABLE;
 800946e:	4b17      	ldr	r3, [pc, #92]	@ (80094cc <USBD_LL_Init+0x9c>)
 8009470:	2200      	movs	r2, #0
 8009472:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_HS.Init.low_power_enable = DISABLE;
 8009474:	4b15      	ldr	r3, [pc, #84]	@ (80094cc <USBD_LL_Init+0x9c>)
 8009476:	2200      	movs	r2, #0
 8009478:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_HS.Init.lpm_enable = DISABLE;
 800947a:	4b14      	ldr	r3, [pc, #80]	@ (80094cc <USBD_LL_Init+0x9c>)
 800947c:	2200      	movs	r2, #0
 800947e:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_HS.Init.vbus_sensing_enable = ENABLE;
 8009480:	4b12      	ldr	r3, [pc, #72]	@ (80094cc <USBD_LL_Init+0x9c>)
 8009482:	2201      	movs	r2, #1
 8009484:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_HS.Init.use_dedicated_ep1 = DISABLE;
 8009486:	4b11      	ldr	r3, [pc, #68]	@ (80094cc <USBD_LL_Init+0x9c>)
 8009488:	2200      	movs	r2, #0
 800948a:	73da      	strb	r2, [r3, #15]
  hpcd_USB_OTG_HS.Init.use_external_vbus = DISABLE;
 800948c:	4b0f      	ldr	r3, [pc, #60]	@ (80094cc <USBD_LL_Init+0x9c>)
 800948e:	2200      	movs	r2, #0
 8009490:	741a      	strb	r2, [r3, #16]
  if (HAL_PCD_Init(&hpcd_USB_OTG_HS) != HAL_OK)
 8009492:	480e      	ldr	r0, [pc, #56]	@ (80094cc <USBD_LL_Init+0x9c>)
 8009494:	f7f7 ff6d 	bl	8001372 <HAL_PCD_Init>
 8009498:	4603      	mov	r3, r0
 800949a:	2b00      	cmp	r3, #0
 800949c:	d001      	beq.n	80094a2 <USBD_LL_Init+0x72>
  {
    Error_Handler( );
 800949e:	f7f7 f97f 	bl	80007a0 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_HS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_HS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_HS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN TxRx_HS_Configuration */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_HS, 0x200);
 80094a2:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80094a6:	4809      	ldr	r0, [pc, #36]	@ (80094cc <USBD_LL_Init+0x9c>)
 80094a8:	f7f9 f9c3 	bl	8002832 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_HS, 0, 0x80);
 80094ac:	2280      	movs	r2, #128	@ 0x80
 80094ae:	2100      	movs	r1, #0
 80094b0:	4806      	ldr	r0, [pc, #24]	@ (80094cc <USBD_LL_Init+0x9c>)
 80094b2:	f7f9 f977 	bl	80027a4 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_HS, 1, 0x174);
 80094b6:	f44f 72ba 	mov.w	r2, #372	@ 0x174
 80094ba:	2101      	movs	r1, #1
 80094bc:	4803      	ldr	r0, [pc, #12]	@ (80094cc <USBD_LL_Init+0x9c>)
 80094be:	f7f9 f971 	bl	80027a4 <HAL_PCDEx_SetTxFiFo>
  /* USER CODE END TxRx_HS_Configuration */
  }
  return USBD_OK;
 80094c2:	2300      	movs	r3, #0
}
 80094c4:	4618      	mov	r0, r3
 80094c6:	3708      	adds	r7, #8
 80094c8:	46bd      	mov	sp, r7
 80094ca:	bd80      	pop	{r7, pc}
 80094cc:	2400171c 	.word	0x2400171c
 80094d0:	40040000 	.word	0x40040000

080094d4 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 80094d4:	b580      	push	{r7, lr}
 80094d6:	b084      	sub	sp, #16
 80094d8:	af00      	add	r7, sp, #0
 80094da:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80094dc:	2300      	movs	r3, #0
 80094de:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80094e0:	2300      	movs	r3, #0
 80094e2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 80094e4:	687b      	ldr	r3, [r7, #4]
 80094e6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80094ea:	4618      	mov	r0, r3
 80094ec:	f7f8 f84d 	bl	800158a <HAL_PCD_Start>
 80094f0:	4603      	mov	r3, r0
 80094f2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80094f4:	7bfb      	ldrb	r3, [r7, #15]
 80094f6:	4618      	mov	r0, r3
 80094f8:	f000 f942 	bl	8009780 <USBD_Get_USB_Status>
 80094fc:	4603      	mov	r3, r0
 80094fe:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009500:	7bbb      	ldrb	r3, [r7, #14]
}
 8009502:	4618      	mov	r0, r3
 8009504:	3710      	adds	r7, #16
 8009506:	46bd      	mov	sp, r7
 8009508:	bd80      	pop	{r7, pc}

0800950a <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800950a:	b580      	push	{r7, lr}
 800950c:	b084      	sub	sp, #16
 800950e:	af00      	add	r7, sp, #0
 8009510:	6078      	str	r0, [r7, #4]
 8009512:	4608      	mov	r0, r1
 8009514:	4611      	mov	r1, r2
 8009516:	461a      	mov	r2, r3
 8009518:	4603      	mov	r3, r0
 800951a:	70fb      	strb	r3, [r7, #3]
 800951c:	460b      	mov	r3, r1
 800951e:	70bb      	strb	r3, [r7, #2]
 8009520:	4613      	mov	r3, r2
 8009522:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009524:	2300      	movs	r3, #0
 8009526:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009528:	2300      	movs	r3, #0
 800952a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800952c:	687b      	ldr	r3, [r7, #4]
 800952e:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8009532:	78bb      	ldrb	r3, [r7, #2]
 8009534:	883a      	ldrh	r2, [r7, #0]
 8009536:	78f9      	ldrb	r1, [r7, #3]
 8009538:	f7f8 fd4e 	bl	8001fd8 <HAL_PCD_EP_Open>
 800953c:	4603      	mov	r3, r0
 800953e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009540:	7bfb      	ldrb	r3, [r7, #15]
 8009542:	4618      	mov	r0, r3
 8009544:	f000 f91c 	bl	8009780 <USBD_Get_USB_Status>
 8009548:	4603      	mov	r3, r0
 800954a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800954c:	7bbb      	ldrb	r3, [r7, #14]
}
 800954e:	4618      	mov	r0, r3
 8009550:	3710      	adds	r7, #16
 8009552:	46bd      	mov	sp, r7
 8009554:	bd80      	pop	{r7, pc}

08009556 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009556:	b580      	push	{r7, lr}
 8009558:	b084      	sub	sp, #16
 800955a:	af00      	add	r7, sp, #0
 800955c:	6078      	str	r0, [r7, #4]
 800955e:	460b      	mov	r3, r1
 8009560:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009562:	2300      	movs	r3, #0
 8009564:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009566:	2300      	movs	r3, #0
 8009568:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800956a:	687b      	ldr	r3, [r7, #4]
 800956c:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8009570:	78fa      	ldrb	r2, [r7, #3]
 8009572:	4611      	mov	r1, r2
 8009574:	4618      	mov	r0, r3
 8009576:	f7f8 fd99 	bl	80020ac <HAL_PCD_EP_Close>
 800957a:	4603      	mov	r3, r0
 800957c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800957e:	7bfb      	ldrb	r3, [r7, #15]
 8009580:	4618      	mov	r0, r3
 8009582:	f000 f8fd 	bl	8009780 <USBD_Get_USB_Status>
 8009586:	4603      	mov	r3, r0
 8009588:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800958a:	7bbb      	ldrb	r3, [r7, #14]
}
 800958c:	4618      	mov	r0, r3
 800958e:	3710      	adds	r7, #16
 8009590:	46bd      	mov	sp, r7
 8009592:	bd80      	pop	{r7, pc}

08009594 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009594:	b580      	push	{r7, lr}
 8009596:	b084      	sub	sp, #16
 8009598:	af00      	add	r7, sp, #0
 800959a:	6078      	str	r0, [r7, #4]
 800959c:	460b      	mov	r3, r1
 800959e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80095a0:	2300      	movs	r3, #0
 80095a2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80095a4:	2300      	movs	r3, #0
 80095a6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 80095a8:	687b      	ldr	r3, [r7, #4]
 80095aa:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80095ae:	78fa      	ldrb	r2, [r7, #3]
 80095b0:	4611      	mov	r1, r2
 80095b2:	4618      	mov	r0, r3
 80095b4:	f7f8 fe51 	bl	800225a <HAL_PCD_EP_SetStall>
 80095b8:	4603      	mov	r3, r0
 80095ba:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80095bc:	7bfb      	ldrb	r3, [r7, #15]
 80095be:	4618      	mov	r0, r3
 80095c0:	f000 f8de 	bl	8009780 <USBD_Get_USB_Status>
 80095c4:	4603      	mov	r3, r0
 80095c6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80095c8:	7bbb      	ldrb	r3, [r7, #14]
}
 80095ca:	4618      	mov	r0, r3
 80095cc:	3710      	adds	r7, #16
 80095ce:	46bd      	mov	sp, r7
 80095d0:	bd80      	pop	{r7, pc}

080095d2 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80095d2:	b580      	push	{r7, lr}
 80095d4:	b084      	sub	sp, #16
 80095d6:	af00      	add	r7, sp, #0
 80095d8:	6078      	str	r0, [r7, #4]
 80095da:	460b      	mov	r3, r1
 80095dc:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80095de:	2300      	movs	r3, #0
 80095e0:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80095e2:	2300      	movs	r3, #0
 80095e4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 80095e6:	687b      	ldr	r3, [r7, #4]
 80095e8:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80095ec:	78fa      	ldrb	r2, [r7, #3]
 80095ee:	4611      	mov	r1, r2
 80095f0:	4618      	mov	r0, r3
 80095f2:	f7f8 fe95 	bl	8002320 <HAL_PCD_EP_ClrStall>
 80095f6:	4603      	mov	r3, r0
 80095f8:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80095fa:	7bfb      	ldrb	r3, [r7, #15]
 80095fc:	4618      	mov	r0, r3
 80095fe:	f000 f8bf 	bl	8009780 <USBD_Get_USB_Status>
 8009602:	4603      	mov	r3, r0
 8009604:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009606:	7bbb      	ldrb	r3, [r7, #14]
}
 8009608:	4618      	mov	r0, r3
 800960a:	3710      	adds	r7, #16
 800960c:	46bd      	mov	sp, r7
 800960e:	bd80      	pop	{r7, pc}

08009610 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009610:	b480      	push	{r7}
 8009612:	b085      	sub	sp, #20
 8009614:	af00      	add	r7, sp, #0
 8009616:	6078      	str	r0, [r7, #4]
 8009618:	460b      	mov	r3, r1
 800961a:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800961c:	687b      	ldr	r3, [r7, #4]
 800961e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8009622:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8009624:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009628:	2b00      	cmp	r3, #0
 800962a:	da0b      	bge.n	8009644 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800962c:	78fb      	ldrb	r3, [r7, #3]
 800962e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8009632:	68f9      	ldr	r1, [r7, #12]
 8009634:	4613      	mov	r3, r2
 8009636:	00db      	lsls	r3, r3, #3
 8009638:	4413      	add	r3, r2
 800963a:	009b      	lsls	r3, r3, #2
 800963c:	440b      	add	r3, r1
 800963e:	3316      	adds	r3, #22
 8009640:	781b      	ldrb	r3, [r3, #0]
 8009642:	e00b      	b.n	800965c <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8009644:	78fb      	ldrb	r3, [r7, #3]
 8009646:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800964a:	68f9      	ldr	r1, [r7, #12]
 800964c:	4613      	mov	r3, r2
 800964e:	00db      	lsls	r3, r3, #3
 8009650:	4413      	add	r3, r2
 8009652:	009b      	lsls	r3, r3, #2
 8009654:	440b      	add	r3, r1
 8009656:	f203 2356 	addw	r3, r3, #598	@ 0x256
 800965a:	781b      	ldrb	r3, [r3, #0]
  }
}
 800965c:	4618      	mov	r0, r3
 800965e:	3714      	adds	r7, #20
 8009660:	46bd      	mov	sp, r7
 8009662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009666:	4770      	bx	lr

08009668 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8009668:	b580      	push	{r7, lr}
 800966a:	b084      	sub	sp, #16
 800966c:	af00      	add	r7, sp, #0
 800966e:	6078      	str	r0, [r7, #4]
 8009670:	460b      	mov	r3, r1
 8009672:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009674:	2300      	movs	r3, #0
 8009676:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009678:	2300      	movs	r3, #0
 800967a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800967c:	687b      	ldr	r3, [r7, #4]
 800967e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8009682:	78fa      	ldrb	r2, [r7, #3]
 8009684:	4611      	mov	r1, r2
 8009686:	4618      	mov	r0, r3
 8009688:	f7f8 fc82 	bl	8001f90 <HAL_PCD_SetAddress>
 800968c:	4603      	mov	r3, r0
 800968e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009690:	7bfb      	ldrb	r3, [r7, #15]
 8009692:	4618      	mov	r0, r3
 8009694:	f000 f874 	bl	8009780 <USBD_Get_USB_Status>
 8009698:	4603      	mov	r3, r0
 800969a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800969c:	7bbb      	ldrb	r3, [r7, #14]
}
 800969e:	4618      	mov	r0, r3
 80096a0:	3710      	adds	r7, #16
 80096a2:	46bd      	mov	sp, r7
 80096a4:	bd80      	pop	{r7, pc}

080096a6 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 80096a6:	b580      	push	{r7, lr}
 80096a8:	b086      	sub	sp, #24
 80096aa:	af00      	add	r7, sp, #0
 80096ac:	60f8      	str	r0, [r7, #12]
 80096ae:	607a      	str	r2, [r7, #4]
 80096b0:	603b      	str	r3, [r7, #0]
 80096b2:	460b      	mov	r3, r1
 80096b4:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80096b6:	2300      	movs	r3, #0
 80096b8:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80096ba:	2300      	movs	r3, #0
 80096bc:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 80096be:	68fb      	ldr	r3, [r7, #12]
 80096c0:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 80096c4:	7af9      	ldrb	r1, [r7, #11]
 80096c6:	683b      	ldr	r3, [r7, #0]
 80096c8:	687a      	ldr	r2, [r7, #4]
 80096ca:	f7f8 fd8c 	bl	80021e6 <HAL_PCD_EP_Transmit>
 80096ce:	4603      	mov	r3, r0
 80096d0:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80096d2:	7dfb      	ldrb	r3, [r7, #23]
 80096d4:	4618      	mov	r0, r3
 80096d6:	f000 f853 	bl	8009780 <USBD_Get_USB_Status>
 80096da:	4603      	mov	r3, r0
 80096dc:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 80096de:	7dbb      	ldrb	r3, [r7, #22]
}
 80096e0:	4618      	mov	r0, r3
 80096e2:	3718      	adds	r7, #24
 80096e4:	46bd      	mov	sp, r7
 80096e6:	bd80      	pop	{r7, pc}

080096e8 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 80096e8:	b580      	push	{r7, lr}
 80096ea:	b086      	sub	sp, #24
 80096ec:	af00      	add	r7, sp, #0
 80096ee:	60f8      	str	r0, [r7, #12]
 80096f0:	607a      	str	r2, [r7, #4]
 80096f2:	603b      	str	r3, [r7, #0]
 80096f4:	460b      	mov	r3, r1
 80096f6:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80096f8:	2300      	movs	r3, #0
 80096fa:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80096fc:	2300      	movs	r3, #0
 80096fe:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8009700:	68fb      	ldr	r3, [r7, #12]
 8009702:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8009706:	7af9      	ldrb	r1, [r7, #11]
 8009708:	683b      	ldr	r3, [r7, #0]
 800970a:	687a      	ldr	r2, [r7, #4]
 800970c:	f7f8 fd18 	bl	8002140 <HAL_PCD_EP_Receive>
 8009710:	4603      	mov	r3, r0
 8009712:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009714:	7dfb      	ldrb	r3, [r7, #23]
 8009716:	4618      	mov	r0, r3
 8009718:	f000 f832 	bl	8009780 <USBD_Get_USB_Status>
 800971c:	4603      	mov	r3, r0
 800971e:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8009720:	7dbb      	ldrb	r3, [r7, #22]
}
 8009722:	4618      	mov	r0, r3
 8009724:	3718      	adds	r7, #24
 8009726:	46bd      	mov	sp, r7
 8009728:	bd80      	pop	{r7, pc}

0800972a <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800972a:	b580      	push	{r7, lr}
 800972c:	b082      	sub	sp, #8
 800972e:	af00      	add	r7, sp, #0
 8009730:	6078      	str	r0, [r7, #4]
 8009732:	460b      	mov	r3, r1
 8009734:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8009736:	687b      	ldr	r3, [r7, #4]
 8009738:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800973c:	78fa      	ldrb	r2, [r7, #3]
 800973e:	4611      	mov	r1, r2
 8009740:	4618      	mov	r0, r3
 8009742:	f7f8 fd38 	bl	80021b6 <HAL_PCD_EP_GetRxCount>
 8009746:	4603      	mov	r3, r0
}
 8009748:	4618      	mov	r0, r3
 800974a:	3708      	adds	r7, #8
 800974c:	46bd      	mov	sp, r7
 800974e:	bd80      	pop	{r7, pc}

08009750 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8009750:	b480      	push	{r7}
 8009752:	b083      	sub	sp, #12
 8009754:	af00      	add	r7, sp, #0
 8009756:	6078      	str	r0, [r7, #4]
  UNUSED(size);
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8009758:	4b03      	ldr	r3, [pc, #12]	@ (8009768 <USBD_static_malloc+0x18>)
}
 800975a:	4618      	mov	r0, r3
 800975c:	370c      	adds	r7, #12
 800975e:	46bd      	mov	sp, r7
 8009760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009764:	4770      	bx	lr
 8009766:	bf00      	nop
 8009768:	24001c00 	.word	0x24001c00

0800976c <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800976c:	b480      	push	{r7}
 800976e:	b083      	sub	sp, #12
 8009770:	af00      	add	r7, sp, #0
 8009772:	6078      	str	r0, [r7, #4]
  UNUSED(p);
}
 8009774:	bf00      	nop
 8009776:	370c      	adds	r7, #12
 8009778:	46bd      	mov	sp, r7
 800977a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800977e:	4770      	bx	lr

08009780 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8009780:	b480      	push	{r7}
 8009782:	b085      	sub	sp, #20
 8009784:	af00      	add	r7, sp, #0
 8009786:	4603      	mov	r3, r0
 8009788:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800978a:	2300      	movs	r3, #0
 800978c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800978e:	79fb      	ldrb	r3, [r7, #7]
 8009790:	2b03      	cmp	r3, #3
 8009792:	d817      	bhi.n	80097c4 <USBD_Get_USB_Status+0x44>
 8009794:	a201      	add	r2, pc, #4	@ (adr r2, 800979c <USBD_Get_USB_Status+0x1c>)
 8009796:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800979a:	bf00      	nop
 800979c:	080097ad 	.word	0x080097ad
 80097a0:	080097b3 	.word	0x080097b3
 80097a4:	080097b9 	.word	0x080097b9
 80097a8:	080097bf 	.word	0x080097bf
  {
    case HAL_OK :
      usb_status = USBD_OK;
 80097ac:	2300      	movs	r3, #0
 80097ae:	73fb      	strb	r3, [r7, #15]
    break;
 80097b0:	e00b      	b.n	80097ca <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 80097b2:	2303      	movs	r3, #3
 80097b4:	73fb      	strb	r3, [r7, #15]
    break;
 80097b6:	e008      	b.n	80097ca <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80097b8:	2301      	movs	r3, #1
 80097ba:	73fb      	strb	r3, [r7, #15]
    break;
 80097bc:	e005      	b.n	80097ca <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 80097be:	2303      	movs	r3, #3
 80097c0:	73fb      	strb	r3, [r7, #15]
    break;
 80097c2:	e002      	b.n	80097ca <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 80097c4:	2303      	movs	r3, #3
 80097c6:	73fb      	strb	r3, [r7, #15]
    break;
 80097c8:	bf00      	nop
  }
  return usb_status;
 80097ca:	7bfb      	ldrb	r3, [r7, #15]
}
 80097cc:	4618      	mov	r0, r3
 80097ce:	3714      	adds	r7, #20
 80097d0:	46bd      	mov	sp, r7
 80097d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097d6:	4770      	bx	lr

080097d8 <memset>:
 80097d8:	4402      	add	r2, r0
 80097da:	4603      	mov	r3, r0
 80097dc:	4293      	cmp	r3, r2
 80097de:	d100      	bne.n	80097e2 <memset+0xa>
 80097e0:	4770      	bx	lr
 80097e2:	f803 1b01 	strb.w	r1, [r3], #1
 80097e6:	e7f9      	b.n	80097dc <memset+0x4>

080097e8 <__libc_init_array>:
 80097e8:	b570      	push	{r4, r5, r6, lr}
 80097ea:	4d0d      	ldr	r5, [pc, #52]	@ (8009820 <__libc_init_array+0x38>)
 80097ec:	4c0d      	ldr	r4, [pc, #52]	@ (8009824 <__libc_init_array+0x3c>)
 80097ee:	1b64      	subs	r4, r4, r5
 80097f0:	10a4      	asrs	r4, r4, #2
 80097f2:	2600      	movs	r6, #0
 80097f4:	42a6      	cmp	r6, r4
 80097f6:	d109      	bne.n	800980c <__libc_init_array+0x24>
 80097f8:	4d0b      	ldr	r5, [pc, #44]	@ (8009828 <__libc_init_array+0x40>)
 80097fa:	4c0c      	ldr	r4, [pc, #48]	@ (800982c <__libc_init_array+0x44>)
 80097fc:	f000 f818 	bl	8009830 <_init>
 8009800:	1b64      	subs	r4, r4, r5
 8009802:	10a4      	asrs	r4, r4, #2
 8009804:	2600      	movs	r6, #0
 8009806:	42a6      	cmp	r6, r4
 8009808:	d105      	bne.n	8009816 <__libc_init_array+0x2e>
 800980a:	bd70      	pop	{r4, r5, r6, pc}
 800980c:	f855 3b04 	ldr.w	r3, [r5], #4
 8009810:	4798      	blx	r3
 8009812:	3601      	adds	r6, #1
 8009814:	e7ee      	b.n	80097f4 <__libc_init_array+0xc>
 8009816:	f855 3b04 	ldr.w	r3, [r5], #4
 800981a:	4798      	blx	r3
 800981c:	3601      	adds	r6, #1
 800981e:	e7f2      	b.n	8009806 <__libc_init_array+0x1e>
 8009820:	080098a0 	.word	0x080098a0
 8009824:	080098a0 	.word	0x080098a0
 8009828:	080098a0 	.word	0x080098a0
 800982c:	080098a4 	.word	0x080098a4

08009830 <_init>:
 8009830:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009832:	bf00      	nop
 8009834:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009836:	bc08      	pop	{r3}
 8009838:	469e      	mov	lr, r3
 800983a:	4770      	bx	lr

0800983c <_fini>:
 800983c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800983e:	bf00      	nop
 8009840:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009842:	bc08      	pop	{r3}
 8009844:	469e      	mov	lr, r3
 8009846:	4770      	bx	lr
