s1(14Dec2023:17:58:46):  xrun -gui -access +r b01.v b01_tb.v 
s2(19Dec2023:11:09:18):  xrun -gui -access +r -l verilog.log -v /opt/ic_tools/pdk/ams_c35_410/verilog/udp.v -v /opt/ic_tools/pdk/ams_c35_410/verilog/c35b4/c35_CORELIB.v circuito_scan_syn.v circuit_tb.v 
s3(19Dec2023:11:11:08):  xrun -gui -access +r -l verilog.log -v /opt/ic_tools/pdk/ams_c35_410/verilog/udp.v -v /opt/ic_tools/pdk/ams_c35_410/verilog/c35b4/c35_CORELIB.v circuito_scan_syn.v circuit_tb.v 
s4(19Dec2023:11:12:40):  xrun -gui -access +r -l verilog.log -v /opt/ic_tools/pdk/ams_c35_410/verilog/udp.v -v /opt/ic_tools/pdk/ams_c35_410/verilog/c35b4/c35_CORELIB.v circuito_scan_syn.v circuit_tb.v 
s5(19Dec2023:11:15:48):  xrun -gui -access +r circuito12.v test_bench.v 
s6(19Dec2023:11:18:27):  xrun -gui -access +r circuito12.v test_bench.v 
s7(19Dec2023:11:20:37):  xrun -gui -access +r circuito12.v test_bench.v 
s8(19Dec2023:11:21:50):  xrun -gui -access +r main.v test_bench.v 
s9(19Dec2023:11:23:44):  xrun -gui -access +r main.v test_bench.v 
s10(19Dec2023:11:25:10):  xrun -gui -access +r main.v test_bench.v 
s11(19Dec2023:11:30:30):  xrun -gui -access +r main.v test_bench.v 
s12(19Dec2023:11:35:20):  xrun -gui -access +r -l verilog.log -v /opt/ic_tools/pdk/ams_c35_410/verilog/udp.v -v /opt/ic_tools/pdk/ams_c35_410/verilog/c35b4/c35_CORELIB.v circuito_scan_syn.v test_bench.v 
s13(19Dec2023:11:41:17):  xrun -gui -access +r -l verilog.log -v /opt/ic_tools/pdk/ams_c35_410/verilog/udp.v -v /opt/ic_tools/pdk/ams_c35_410/verilog/c35b4/c35_CORELIB.v circuito_scan_syn.v test_bench.v 
s14(19Dec2023:11:44:05):  xrun -gui -access +r -l verilog.log -v /opt/ic_tools/pdk/ams_c35_410/verilog/udp.v -v /opt/ic_tools/pdk/ams_c35_410/verilog/c35b4/c35_CORELIB.v circuito_scan_syn.v 
s15(19Dec2023:11:47:06):  xrun -gui -access +r -l verilog.log -v /opt/ic_tools/pdk/ams_c35_410/verilog/udp.v -v /opt/ic_tools/pdk/ams_c35_410/verilog/c35b4/c35_CORELIB.v circuito_scan_syn.v 
s16(19Dec2023:11:51:06):  xrun -gui -access +r -l verilog.log -v /opt/ic_tools/pdk/ams_c35_410/verilog/udp.v -v /opt/ic_tools/pdk/ams_c35_410/verilog/c35b4/c35_CORELIB.v circuito_scan_syn.v 
s17(19Dec2023:11:52:17):  xrun -gui -access +r -l verilog.log -v /opt/ic_tools/pdk/ams_c35_410/verilog/udp.v -v /opt/ic_tools/pdk/ams_c35_410/verilog/c35b4/c35_CORELIB.v circuito_scan_syn.v main.v LFSR.v MISR.v Bist_control.v test_bench.v 
s18(19Dec2023:11:52:31):  xrun -gui -access +r -l verilog.log -v /opt/ic_tools/pdk/ams_c35_410/verilog/udp.v -v /opt/ic_tools/pdk/ams_c35_410/verilog/c35b4/c35_CORELIB.v circuito_scan_syn.v main.v LFSR.v MISR.v Bist_control.v test_bench.v 
s19(19Dec2023:11:53:08):  xrun -gui -access +r -l verilog.log -v /opt/ic_tools/pdk/ams_c35_410/verilog/udp.v -v /opt/ic_tools/pdk/ams_c35_410/verilog/c35b4/c35_CORELIB.v circuito_scan_syn.v main.v LFSR.v MISR.v Bist_Control.v test_bench.v 
s20(19Dec2023:11:55:40):  xrun -gui -access +r -l verilog.log -v /opt/ic_tools/pdk/ams_c35_410/verilog/udp.v -v /opt/ic_tools/pdk/ams_c35_410/verilog/c35b4/c35_CORELIB.v circuito_scan_syn.v main.v LFSR.v MISR.v Bist_Control.v test_bench.v 
s21(19Dec2023:11:58:09):  xrun -gui -access +r -l verilog.log -v /opt/ic_tools/pdk/ams_c35_410/verilog/udp.v -v /opt/ic_tools/pdk/ams_c35_410/verilog/c35b4/c35_CORELIB.v circuito_scan_syn.v main.v LFSR.v MISR.v Bist_Control.v test_bench.v 
s22(19Dec2023:11:59:06):  xrun -gui -access +r -l verilog.log -v /opt/ic_tools/pdk/ams_c35_410/verilog/udp.v -v /opt/ic_tools/pdk/ams_c35_410/verilog/c35b4/c35_CORELIB.v circuito_scan_syn.v main.v LFSR.v MISR.v Bist_Control.v test_bench.v 
s23(19Dec2023:11:59:46):  xrun -gui -access +r -l verilog.log -v /opt/ic_tools/pdk/ams_c35_410/verilog/udp.v -v /opt/ic_tools/pdk/ams_c35_410/verilog/c35b4/c35_CORELIB.v circuito_scan_syn.v main.v LFSR.v MISR.v Bist_Control.v test_bench.v 
s24(19Dec2023:12:01:34):  xrun -gui -access +r -l verilog.log -v /opt/ic_tools/pdk/ams_c35_410/verilog/udp.v -v /opt/ic_tools/pdk/ams_c35_410/verilog/c35b4/c35_CORELIB.v circuito_scan_syn.v main.v LFSR.v MISR.v Bist_Control.v test_bench.v 
s25(19Dec2023:12:02:31):  xrun -gui -access +r -l verilog.log -v /opt/ic_tools/pdk/ams_c35_410/verilog/udp.v -v /opt/ic_tools/pdk/ams_c35_410/verilog/c35b4/c35_CORELIB.v circuito_scan_syn.v main.v LFSR.v MISR.v Bist_Control.v test_bench.v 
s26(19Dec2023:12:09:41):  xrun -gui -access +r -l verilog.log -v /opt/ic_tools/pdk/ams_c35_410/verilog/udp.v -v /opt/ic_tools/pdk/ams_c35_410/verilog/c35b4/c35_CORELIB.v circuito_scan_syn.v main.v LFSR.v MISR.v Bist_Control.v test_bench.v 
s27(19Dec2023:12:15:27):  xrun -gui -access +r -l verilog.log -v /opt/ic_tools/pdk/ams_c35_410/verilog/udp.v -v /opt/ic_tools/pdk/ams_c35_410/verilog/c35b4/c35_CORELIB.v circuito_scan_syn.v main.v LFSR.v MISR.v Bist_Control.v test_bench.v 
s28(19Dec2023:12:21:16):  xrun -gui -access +r -l verilog.log -v /opt/ic_tools/pdk/ams_c35_410/verilog/udp.v -v /opt/ic_tools/pdk/ams_c35_410/verilog/c35b4/c35_CORELIB.v circuito_scan_syn.v main.v LFSR.v MISR.v Bist_Control.v test_bench.v 
s29(19Dec2023:12:31:07):  xrun -gui -access +r -l verilog.log -v /opt/ic_tools/pdk/ams_c35_410/verilog/udp.v -v /opt/ic_tools/pdk/ams_c35_410/verilog/c35b4/c35_CORELIB.v circuito_scan_syn.v main.v LFSR.v MISR.v Bist_Control.v test_bench.v 
s30(19Dec2023:12:36:37):  xrun -gui -access +r -l verilog.log -v /opt/ic_tools/pdk/ams_c35_410/verilog/udp.v -v /opt/ic_tools/pdk/ams_c35_410/verilog/c35b4/c35_CORELIB.v circuito_scan_syn.v main.v LFSR.v MISR.v Bist_Control.v test_bench.v 
s31(19Dec2023:12:38:28):  xrun -gui -access +r -l verilog.log -v /opt/ic_tools/pdk/ams_c35_410/verilog/udp.v -v /opt/ic_tools/pdk/ams_c35_410/verilog/c35b4/c35_CORELIB.v circuito_scan_syn.v main.v LFSR.v MISR.v Bist_Control.v test_bench.v 
s32(19Dec2023:12:39:15):  xrun -gui -access +r -l verilog.log -v /opt/ic_tools/pdk/ams_c35_410/verilog/udp.v -v /opt/ic_tools/pdk/ams_c35_410/verilog/c35b4/c35_CORELIB.v circuito_scan_syn.v main.v LFSR.v MISR.v Bist_Control.v test_bench.v 
s33(19Dec2023:12:41:39):  xrun -gui -access +r -l verilog.log -v /opt/ic_tools/pdk/ams_c35_410/verilog/udp.v -v /opt/ic_tools/pdk/ams_c35_410/verilog/c35b4/c35_CORELIB.v circuito_scan_syn.v main.v LFSR.v MISR.v Bist_Control.v test_bench.v 
s34(19Dec2023:12:42:00):  xrun -gui -access +r -l verilog.log -v /opt/ic_tools/pdk/ams_c35_410/verilog/udp.v -v /opt/ic_tools/pdk/ams_c35_410/verilog/c35b4/c35_CORELIB.v circuito_scan_syn.v main.v LFSR.v MISR.v Bist_Control.v test_bench.v 
s35(19Dec2023:12:44:06):  xrun -gui -access +r -l verilog.log -v /opt/ic_tools/pdk/ams_c35_410/verilog/udp.v -v /opt/ic_tools/pdk/ams_c35_410/verilog/c35b4/c35_CORELIB.v circuito_scan_syn.v main.v LFSR.v MISR.v Bist_Control.v test_bench.v 
s36(19Dec2023:12:48:05):  xrun -gui -access +r -l verilog.log -v /opt/ic_tools/pdk/ams_c35_410/verilog/udp.v -v /opt/ic_tools/pdk/ams_c35_410/verilog/c35b4/c35_CORELIB.v circuito_scan_syn.v main.v LFSR.v MISR.v Bist_Control.v test_bench.v 
s37(19Dec2023:12:55:08):  xrun test_bench.v 
s38(31Dec2023:12:00:33):  xrun -gui -access +r -l verilog.log -v /opt/ic_tools/pdk/ams_c35_410/verilog/udp.v -v /opt/ic_tools/pdk/ams_c35_410/verilog/c35b4/c35_CORELIB.v circuito_scan_syn.v main.v LFSR.v MISR.v Bist_Control.v test_bench.v 
s39(31Dec2023:12:10:56):  xrun -gui -access +r -l verilog.log -v /opt/ic_tools/pdk/ams_c35_410/verilog/udp.v -v /opt/ic_tools/pdk/ams_c35_410/verilog/c35b4/c35_CORELIB.v circuito_scan_syn.v main.v LFSR.v MISR.v Bist_Control.v test_bench.v 
s40(31Dec2023:12:15:39):  xrun -gui -access +r -l verilog.log -v /opt/ic_tools/pdk/ams_c35_410/verilog/udp.v -v /opt/ic_tools/pdk/ams_c35_410/verilog/c35b4/c35_CORELIB.v circuito_scan_syn.v main.v LFSR.v MISR.v Bist_Control.v test_bench.v 
s41(03Jan2024:12:18:27):  xrun -gui -access +r -l verilog.log -v /opt/ic_tools/pdk/ams_c35_410/verilog/udp.v -v /opt/ic_tools/pdk/ams_c35_410/verilog/c35b4/c35_CORELIB.v circuito_scan_syn.v main.v LFSR.v MISR.v Bist_Control.v test_bench.v 
s42(03Jan2024:12:20:16):  xrun -gui -access +r -l verilog.log -v /opt/ic_tools/pdk/ams_c35_410/verilog/udp.v -v /opt/ic_tools/pdk/ams_c35_410/verilog/c35b4/c35_CORELIB.v circuito_scan_syn.v main.v LFSR.v MISR.v Bist_Control.v test_bench.v 
s43(03Jan2024:12:22:23):  xrun -gui -access +r -l verilog.log -v /opt/ic_tools/pdk/ams_c35_410/verilog/udp.v -v /opt/ic_tools/pdk/ams_c35_410/verilog/c35b4/c35_CORELIB.v circuito_scan_syn.v main.v LFSR.v MISR.v Bist_Control.v test_bench.v 
s44(05Jan2024:15:20:53):  irun -c -q -nostdout -access +rwc -xmelabargs -partialdesign -log ./.hal-irun.log main.v LFSR.v MISR.v Bist_Control.v 
s45(05Jan2024:15:27:05):  irun -c -q -nostdout -access +rwc -xmelabargs -partialdesign -log ./.hal-irun.log main.v LFSR.v MISR.v Bist_Control.v 
s46(05Jan2024:15:28:35):  irun -c -q -nostdout -access +rwc -xmelabargs -partialdesign -log ./.hal-irun.log main.v LFSR.v MISR.v Bist_Control.v circuito_scan_syn.v 
