{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 17 02:06:35 2010 " "Info: Processing started: Tue Aug 17 02:06:35 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off serial_1 -c serial_1 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off serial_1 -c serial_1 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "serial_1.v" "" { Text "E:/ep2c5q208/demo7-uart/serial_1.v" 14 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clkbaud8x " "Info: Detected ripple clock \"clkbaud8x\" as buffer" {  } { { "serial_1.v" "" { Text "E:/ep2c5q208/demo7-uart/serial_1.v" 31 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clkbaud8x" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register key_entry2 register key_entry1 152.79 MHz 6.545 ns Internal " "Info: Clock \"clk\" has Internal fmax of 152.79 MHz between source register \"key_entry2\" and destination register \"key_entry1\" (period= 6.545 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.590 ns + Longest register register " "Info: + Longest register to register delay is 1.590 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns key_entry2 1 REG LCFF_X20_Y7_N9 20 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X20_Y7_N9; Fanout = 20; REG Node = 'key_entry2'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { key_entry2 } "NODE_NAME" } } { "serial_1.v" "" { Text "E:/ep2c5q208/demo7-uart/serial_1.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.768 ns) + CELL(0.822 ns) 1.590 ns key_entry1 2 REG LCFF_X19_Y7_N17 4 " "Info: 2: + IC(0.768 ns) + CELL(0.822 ns) = 1.590 ns; Loc. = LCFF_X19_Y7_N17; Fanout = 4; REG Node = 'key_entry1'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.590 ns" { key_entry2 key_entry1 } "NODE_NAME" } } { "serial_1.v" "" { Text "E:/ep2c5q208/demo7-uart/serial_1.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.822 ns ( 51.70 % ) " "Info: Total cell delay = 0.822 ns ( 51.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.768 ns ( 48.30 % ) " "Info: Total interconnect delay = 0.768 ns ( 48.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.590 ns" { key_entry2 key_entry1 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.590 ns" { key_entry2 {} key_entry1 {} } { 0.000ns 0.768ns } { 0.000ns 0.822ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.691 ns - Smallest " "Info: - Smallest clock skew is -4.691 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.771 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.771 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_23 2 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 2; CLK Node = 'clk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "serial_1.v" "" { Text "E:/ep2c5q208/demo7-uart/serial_1.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.283 ns clk~clkctrl 2 COMB CLKCTRL_G2 38 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.283 ns; Loc. = CLKCTRL_G2; Fanout = 38; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "serial_1.v" "" { Text "E:/ep2c5q208/demo7-uart/serial_1.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.822 ns) + CELL(0.666 ns) 2.771 ns key_entry1 3 REG LCFF_X19_Y7_N17 4 " "Info: 3: + IC(0.822 ns) + CELL(0.666 ns) = 2.771 ns; Loc. = LCFF_X19_Y7_N17; Fanout = 4; REG Node = 'key_entry1'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.488 ns" { clk~clkctrl key_entry1 } "NODE_NAME" } } { "serial_1.v" "" { Text "E:/ep2c5q208/demo7-uart/serial_1.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 65.18 % ) " "Info: Total cell delay = 1.806 ns ( 65.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.965 ns ( 34.82 % ) " "Info: Total interconnect delay = 0.965 ns ( 34.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.771 ns" { clk clk~clkctrl key_entry1 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.771 ns" { clk {} clk~combout {} clk~clkctrl {} key_entry1 {} } { 0.000ns 0.000ns 0.143ns 0.822ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.462 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 7.462 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_23 2 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 2; CLK Node = 'clk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "serial_1.v" "" { Text "E:/ep2c5q208/demo7-uart/serial_1.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.366 ns) + CELL(0.970 ns) 3.476 ns clkbaud8x 2 REG LCFF_X13_Y6_N23 2 " "Info: 2: + IC(1.366 ns) + CELL(0.970 ns) = 3.476 ns; Loc. = LCFF_X13_Y6_N23; Fanout = 2; REG Node = 'clkbaud8x'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.336 ns" { clk clkbaud8x } "NODE_NAME" } } { "serial_1.v" "" { Text "E:/ep2c5q208/demo7-uart/serial_1.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.493 ns) + CELL(0.000 ns) 5.969 ns clkbaud8x~clkctrl 3 COMB CLKCTRL_G7 39 " "Info: 3: + IC(2.493 ns) + CELL(0.000 ns) = 5.969 ns; Loc. = CLKCTRL_G7; Fanout = 39; COMB Node = 'clkbaud8x~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.493 ns" { clkbaud8x clkbaud8x~clkctrl } "NODE_NAME" } } { "serial_1.v" "" { Text "E:/ep2c5q208/demo7-uart/serial_1.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.666 ns) 7.462 ns key_entry2 4 REG LCFF_X20_Y7_N9 20 " "Info: 4: + IC(0.827 ns) + CELL(0.666 ns) = 7.462 ns; Loc. = LCFF_X20_Y7_N9; Fanout = 20; REG Node = 'key_entry2'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.493 ns" { clkbaud8x~clkctrl key_entry2 } "NODE_NAME" } } { "serial_1.v" "" { Text "E:/ep2c5q208/demo7-uart/serial_1.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.776 ns ( 37.20 % ) " "Info: Total cell delay = 2.776 ns ( 37.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.686 ns ( 62.80 % ) " "Info: Total interconnect delay = 4.686 ns ( 62.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.462 ns" { clk clkbaud8x clkbaud8x~clkctrl key_entry2 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.462 ns" { clk {} clk~combout {} clkbaud8x {} clkbaud8x~clkctrl {} key_entry2 {} } { 0.000ns 0.000ns 1.366ns 2.493ns 0.827ns } { 0.000ns 1.140ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.771 ns" { clk clk~clkctrl key_entry1 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.771 ns" { clk {} clk~combout {} clk~clkctrl {} key_entry1 {} } { 0.000ns 0.000ns 0.143ns 0.822ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.462 ns" { clk clkbaud8x clkbaud8x~clkctrl key_entry2 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.462 ns" { clk {} clk~combout {} clkbaud8x {} clkbaud8x~clkctrl {} key_entry2 {} } { 0.000ns 0.000ns 1.366ns 2.493ns 0.827ns } { 0.000ns 1.140ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "serial_1.v" "" { Text "E:/ep2c5q208/demo7-uart/serial_1.v" 47 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "serial_1.v" "" { Text "E:/ep2c5q208/demo7-uart/serial_1.v" 47 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.590 ns" { key_entry2 key_entry1 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.590 ns" { key_entry2 {} key_entry1 {} } { 0.000ns 0.768ns } { 0.000ns 0.822ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.771 ns" { clk clk~clkctrl key_entry1 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.771 ns" { clk {} clk~combout {} clk~clkctrl {} key_entry1 {} } { 0.000ns 0.000ns 0.143ns 0.822ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.462 ns" { clk clkbaud8x clkbaud8x~clkctrl key_entry2 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.462 ns" { clk {} clk~combout {} clkbaud8x {} clkbaud8x~clkctrl {} key_entry2 {} } { 0.000ns 0.000ns 1.366ns 2.493ns 0.827ns } { 0.000ns 1.140ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 8 " "Warning: Circuit may not operate. Detected 8 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "key_entry1 key_entry2 clk 3.148 ns " "Info: Found hold time violation between source  pin or register \"key_entry1\" and destination pin or register \"key_entry2\" for clock \"clk\" (Hold time is 3.148 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.691 ns + Largest " "Info: + Largest clock skew is 4.691 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.462 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 7.462 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_23 2 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 2; CLK Node = 'clk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "serial_1.v" "" { Text "E:/ep2c5q208/demo7-uart/serial_1.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.366 ns) + CELL(0.970 ns) 3.476 ns clkbaud8x 2 REG LCFF_X13_Y6_N23 2 " "Info: 2: + IC(1.366 ns) + CELL(0.970 ns) = 3.476 ns; Loc. = LCFF_X13_Y6_N23; Fanout = 2; REG Node = 'clkbaud8x'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.336 ns" { clk clkbaud8x } "NODE_NAME" } } { "serial_1.v" "" { Text "E:/ep2c5q208/demo7-uart/serial_1.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.493 ns) + CELL(0.000 ns) 5.969 ns clkbaud8x~clkctrl 3 COMB CLKCTRL_G7 39 " "Info: 3: + IC(2.493 ns) + CELL(0.000 ns) = 5.969 ns; Loc. = CLKCTRL_G7; Fanout = 39; COMB Node = 'clkbaud8x~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.493 ns" { clkbaud8x clkbaud8x~clkctrl } "NODE_NAME" } } { "serial_1.v" "" { Text "E:/ep2c5q208/demo7-uart/serial_1.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.827 ns) + CELL(0.666 ns) 7.462 ns key_entry2 4 REG LCFF_X20_Y7_N9 20 " "Info: 4: + IC(0.827 ns) + CELL(0.666 ns) = 7.462 ns; Loc. = LCFF_X20_Y7_N9; Fanout = 20; REG Node = 'key_entry2'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.493 ns" { clkbaud8x~clkctrl key_entry2 } "NODE_NAME" } } { "serial_1.v" "" { Text "E:/ep2c5q208/demo7-uart/serial_1.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.776 ns ( 37.20 % ) " "Info: Total cell delay = 2.776 ns ( 37.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.686 ns ( 62.80 % ) " "Info: Total interconnect delay = 4.686 ns ( 62.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.462 ns" { clk clkbaud8x clkbaud8x~clkctrl key_entry2 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.462 ns" { clk {} clk~combout {} clkbaud8x {} clkbaud8x~clkctrl {} key_entry2 {} } { 0.000ns 0.000ns 1.366ns 2.493ns 0.827ns } { 0.000ns 1.140ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.771 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 2.771 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_23 2 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 2; CLK Node = 'clk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "serial_1.v" "" { Text "E:/ep2c5q208/demo7-uart/serial_1.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.283 ns clk~clkctrl 2 COMB CLKCTRL_G2 38 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.283 ns; Loc. = CLKCTRL_G2; Fanout = 38; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "serial_1.v" "" { Text "E:/ep2c5q208/demo7-uart/serial_1.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.822 ns) + CELL(0.666 ns) 2.771 ns key_entry1 3 REG LCFF_X19_Y7_N17 4 " "Info: 3: + IC(0.822 ns) + CELL(0.666 ns) = 2.771 ns; Loc. = LCFF_X19_Y7_N17; Fanout = 4; REG Node = 'key_entry1'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.488 ns" { clk~clkctrl key_entry1 } "NODE_NAME" } } { "serial_1.v" "" { Text "E:/ep2c5q208/demo7-uart/serial_1.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 65.18 % ) " "Info: Total cell delay = 1.806 ns ( 65.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.965 ns ( 34.82 % ) " "Info: Total interconnect delay = 0.965 ns ( 34.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.771 ns" { clk clk~clkctrl key_entry1 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.771 ns" { clk {} clk~combout {} clk~clkctrl {} key_entry1 {} } { 0.000ns 0.000ns 0.143ns 0.822ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.462 ns" { clk clkbaud8x clkbaud8x~clkctrl key_entry2 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.462 ns" { clk {} clk~combout {} clkbaud8x {} clkbaud8x~clkctrl {} key_entry2 {} } { 0.000ns 0.000ns 1.366ns 2.493ns 0.827ns } { 0.000ns 1.140ns 0.970ns 0.000ns 0.666ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.771 ns" { clk clk~clkctrl key_entry1 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.771 ns" { clk {} clk~combout {} clk~clkctrl {} key_entry1 {} } { 0.000ns 0.000ns 0.143ns 0.822ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "serial_1.v" "" { Text "E:/ep2c5q208/demo7-uart/serial_1.v" 47 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.545 ns - Shortest register register " "Info: - Shortest register to register delay is 1.545 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns key_entry1 1 REG LCFF_X19_Y7_N17 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y7_N17; Fanout = 4; REG Node = 'key_entry1'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { key_entry1 } "NODE_NAME" } } { "serial_1.v" "" { Text "E:/ep2c5q208/demo7-uart/serial_1.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.085 ns) + CELL(0.460 ns) 1.545 ns key_entry2 2 REG LCFF_X20_Y7_N9 20 " "Info: 2: + IC(1.085 ns) + CELL(0.460 ns) = 1.545 ns; Loc. = LCFF_X20_Y7_N9; Fanout = 20; REG Node = 'key_entry2'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.545 ns" { key_entry1 key_entry2 } "NODE_NAME" } } { "serial_1.v" "" { Text "E:/ep2c5q208/demo7-uart/serial_1.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.460 ns ( 29.77 % ) " "Info: Total cell delay = 0.460 ns ( 29.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.085 ns ( 70.23 % ) " "Info: Total interconnect delay = 1.085 ns ( 70.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.545 ns" { key_entry1 key_entry2 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.545 ns" { key_entry1 {} key_entry2 {} } { 0.000ns 1.085ns } { 0.000ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "serial_1.v" "" { Text "E:/ep2c5q208/demo7-uart/serial_1.v" 47 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.462 ns" { clk clkbaud8x clkbaud8x~clkctrl key_entry2 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.462 ns" { clk {} clk~combout {} clkbaud8x {} clkbaud8x~clkctrl {} key_entry2 {} } { 0.000ns 0.000ns 1.366ns 2.493ns 0.827ns } { 0.000ns 1.140ns 0.970ns 0.000ns 0.666ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.771 ns" { clk clk~clkctrl key_entry1 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.771 ns" { clk {} clk~combout {} clk~clkctrl {} key_entry1 {} } { 0.000ns 0.000ns 0.143ns 0.822ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.545 ns" { key_entry1 key_entry2 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.545 ns" { key_entry1 {} key_entry2 {} } { 0.000ns 1.085ns } { 0.000ns 0.460ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "div_reg\[5\] rst clk 7.113 ns register " "Info: tsu for register \"div_reg\[5\]\" (data pin = \"rst\", clock pin = \"clk\") is 7.113 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.924 ns + Longest pin register " "Info: + Longest pin to register delay is 9.924 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns rst 1 PIN PIN_30 7 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_30; Fanout = 7; PIN Node = 'rst'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "serial_1.v" "" { Text "E:/ep2c5q208/demo7-uart/serial_1.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.291 ns) + CELL(0.647 ns) 7.923 ns div_reg\[5\]~50 2 COMB LCCOMB_X10_Y5_N24 16 " "Info: 2: + IC(6.291 ns) + CELL(0.647 ns) = 7.923 ns; Loc. = LCCOMB_X10_Y5_N24; Fanout = 16; COMB Node = 'div_reg\[5\]~50'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.938 ns" { rst div_reg[5]~50 } "NODE_NAME" } } { "serial_1.v" "" { Text "E:/ep2c5q208/demo7-uart/serial_1.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.341 ns) + CELL(0.660 ns) 9.924 ns div_reg\[5\] 3 REG LCFF_X12_Y6_N11 3 " "Info: 3: + IC(1.341 ns) + CELL(0.660 ns) = 9.924 ns; Loc. = LCFF_X12_Y6_N11; Fanout = 3; REG Node = 'div_reg\[5\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.001 ns" { div_reg[5]~50 div_reg[5] } "NODE_NAME" } } { "serial_1.v" "" { Text "E:/ep2c5q208/demo7-uart/serial_1.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.292 ns ( 23.10 % ) " "Info: Total cell delay = 2.292 ns ( 23.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.632 ns ( 76.90 % ) " "Info: Total interconnect delay = 7.632 ns ( 76.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.924 ns" { rst div_reg[5]~50 div_reg[5] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.924 ns" { rst {} rst~combout {} div_reg[5]~50 {} div_reg[5] {} } { 0.000ns 0.000ns 6.291ns 1.341ns } { 0.000ns 0.985ns 0.647ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "serial_1.v" "" { Text "E:/ep2c5q208/demo7-uart/serial_1.v" 93 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.771 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.771 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_23 2 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 2; CLK Node = 'clk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "serial_1.v" "" { Text "E:/ep2c5q208/demo7-uart/serial_1.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.283 ns clk~clkctrl 2 COMB CLKCTRL_G2 38 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.283 ns; Loc. = CLKCTRL_G2; Fanout = 38; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "serial_1.v" "" { Text "E:/ep2c5q208/demo7-uart/serial_1.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.822 ns) + CELL(0.666 ns) 2.771 ns div_reg\[5\] 3 REG LCFF_X12_Y6_N11 3 " "Info: 3: + IC(0.822 ns) + CELL(0.666 ns) = 2.771 ns; Loc. = LCFF_X12_Y6_N11; Fanout = 3; REG Node = 'div_reg\[5\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.488 ns" { clk~clkctrl div_reg[5] } "NODE_NAME" } } { "serial_1.v" "" { Text "E:/ep2c5q208/demo7-uart/serial_1.v" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 65.18 % ) " "Info: Total cell delay = 1.806 ns ( 65.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.965 ns ( 34.82 % ) " "Info: Total interconnect delay = 0.965 ns ( 34.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.771 ns" { clk clk~clkctrl div_reg[5] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.771 ns" { clk {} clk~combout {} clk~clkctrl {} div_reg[5] {} } { 0.000ns 0.000ns 0.143ns 0.822ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.924 ns" { rst div_reg[5]~50 div_reg[5] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.924 ns" { rst {} rst~combout {} div_reg[5]~50 {} div_reg[5] {} } { 0.000ns 0.000ns 6.291ns 1.341ns } { 0.000ns 0.985ns 0.647ns 0.660ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.771 ns" { clk clk~clkctrl div_reg[5] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.771 ns" { clk {} clk~combout {} clk~clkctrl {} div_reg[5] {} } { 0.000ns 0.000ns 0.143ns 0.822ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk seg_data\[1\] rxd_buf\[1\] 19.599 ns register " "Info: tco from clock \"clk\" to destination pin \"seg_data\[1\]\" through register \"rxd_buf\[1\]\" is 19.599 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.477 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 7.477 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_23 2 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 2; CLK Node = 'clk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "serial_1.v" "" { Text "E:/ep2c5q208/demo7-uart/serial_1.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.366 ns) + CELL(0.970 ns) 3.476 ns clkbaud8x 2 REG LCFF_X13_Y6_N23 2 " "Info: 2: + IC(1.366 ns) + CELL(0.970 ns) = 3.476 ns; Loc. = LCFF_X13_Y6_N23; Fanout = 2; REG Node = 'clkbaud8x'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.336 ns" { clk clkbaud8x } "NODE_NAME" } } { "serial_1.v" "" { Text "E:/ep2c5q208/demo7-uart/serial_1.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.493 ns) + CELL(0.000 ns) 5.969 ns clkbaud8x~clkctrl 3 COMB CLKCTRL_G7 39 " "Info: 3: + IC(2.493 ns) + CELL(0.000 ns) = 5.969 ns; Loc. = CLKCTRL_G7; Fanout = 39; COMB Node = 'clkbaud8x~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.493 ns" { clkbaud8x clkbaud8x~clkctrl } "NODE_NAME" } } { "serial_1.v" "" { Text "E:/ep2c5q208/demo7-uart/serial_1.v" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.842 ns) + CELL(0.666 ns) 7.477 ns rxd_buf\[1\] 4 REG LCFF_X20_Y4_N13 11 " "Info: 4: + IC(0.842 ns) + CELL(0.666 ns) = 7.477 ns; Loc. = LCFF_X20_Y4_N13; Fanout = 11; REG Node = 'rxd_buf\[1\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.508 ns" { clkbaud8x~clkctrl rxd_buf[1] } "NODE_NAME" } } { "serial_1.v" "" { Text "E:/ep2c5q208/demo7-uart/serial_1.v" 287 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.776 ns ( 37.13 % ) " "Info: Total cell delay = 2.776 ns ( 37.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.701 ns ( 62.87 % ) " "Info: Total interconnect delay = 4.701 ns ( 62.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.477 ns" { clk clkbaud8x clkbaud8x~clkctrl rxd_buf[1] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.477 ns" { clk {} clk~combout {} clkbaud8x {} clkbaud8x~clkctrl {} rxd_buf[1] {} } { 0.000ns 0.000ns 1.366ns 2.493ns 0.842ns } { 0.000ns 1.140ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "serial_1.v" "" { Text "E:/ep2c5q208/demo7-uart/serial_1.v" 287 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.818 ns + Longest register pin " "Info: + Longest register to pin delay is 11.818 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns rxd_buf\[1\] 1 REG LCFF_X20_Y4_N13 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X20_Y4_N13; Fanout = 11; REG Node = 'rxd_buf\[1\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { rxd_buf[1] } "NODE_NAME" } } { "serial_1.v" "" { Text "E:/ep2c5q208/demo7-uart/serial_1.v" 287 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.511 ns) + CELL(0.206 ns) 1.717 ns WideOr9~0 2 COMB LCCOMB_X26_Y4_N12 1 " "Info: 2: + IC(1.511 ns) + CELL(0.206 ns) = 1.717 ns; Loc. = LCCOMB_X26_Y4_N12; Fanout = 1; COMB Node = 'WideOr9~0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.717 ns" { rxd_buf[1] WideOr9~0 } "NODE_NAME" } } { "serial_1.v" "" { Text "E:/ep2c5q208/demo7-uart/serial_1.v" 316 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.392 ns) + CELL(0.647 ns) 3.756 ns WideOr5~0 3 COMB LCCOMB_X26_Y4_N6 3 " "Info: 3: + IC(1.392 ns) + CELL(0.647 ns) = 3.756 ns; Loc. = LCCOMB_X26_Y4_N6; Fanout = 3; COMB Node = 'WideOr5~0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.039 ns" { WideOr9~0 WideOr5~0 } "NODE_NAME" } } { "serial_1.v" "" { Text "E:/ep2c5q208/demo7-uart/serial_1.v" 316 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.408 ns) + CELL(0.370 ns) 5.534 ns WideOr9~1 4 COMB LCCOMB_X20_Y4_N6 3 " "Info: 4: + IC(1.408 ns) + CELL(0.370 ns) = 5.534 ns; Loc. = LCCOMB_X20_Y4_N6; Fanout = 3; COMB Node = 'WideOr9~1'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.778 ns" { WideOr5~0 WideOr9~1 } "NODE_NAME" } } { "serial_1.v" "" { Text "E:/ep2c5q208/demo7-uart/serial_1.v" 316 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.375 ns) + CELL(0.206 ns) 6.115 ns WideOr9~4 5 COMB LCCOMB_X20_Y4_N4 1 " "Info: 5: + IC(0.375 ns) + CELL(0.206 ns) = 6.115 ns; Loc. = LCCOMB_X20_Y4_N4; Fanout = 1; COMB Node = 'WideOr9~4'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.581 ns" { WideOr9~1 WideOr9~4 } "NODE_NAME" } } { "serial_1.v" "" { Text "E:/ep2c5q208/demo7-uart/serial_1.v" 316 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.407 ns) + CELL(3.296 ns) 11.818 ns seg_data\[1\] 6 PIN PIN_63 0 " "Info: 6: + IC(2.407 ns) + CELL(3.296 ns) = 11.818 ns; Loc. = PIN_63; Fanout = 0; PIN Node = 'seg_data\[1\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.703 ns" { WideOr9~4 seg_data[1] } "NODE_NAME" } } { "serial_1.v" "" { Text "E:/ep2c5q208/demo7-uart/serial_1.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.725 ns ( 39.98 % ) " "Info: Total cell delay = 4.725 ns ( 39.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.093 ns ( 60.02 % ) " "Info: Total interconnect delay = 7.093 ns ( 60.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.818 ns" { rxd_buf[1] WideOr9~0 WideOr5~0 WideOr9~1 WideOr9~4 seg_data[1] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.818 ns" { rxd_buf[1] {} WideOr9~0 {} WideOr5~0 {} WideOr9~1 {} WideOr9~4 {} seg_data[1] {} } { 0.000ns 1.511ns 1.392ns 1.408ns 0.375ns 2.407ns } { 0.000ns 0.206ns 0.647ns 0.370ns 0.206ns 3.296ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.477 ns" { clk clkbaud8x clkbaud8x~clkctrl rxd_buf[1] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.477 ns" { clk {} clk~combout {} clkbaud8x {} clkbaud8x~clkctrl {} rxd_buf[1] {} } { 0.000ns 0.000ns 1.366ns 2.493ns 0.842ns } { 0.000ns 1.140ns 0.970ns 0.000ns 0.666ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.818 ns" { rxd_buf[1] WideOr9~0 WideOr5~0 WideOr9~1 WideOr9~4 seg_data[1] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.818 ns" { rxd_buf[1] {} WideOr9~0 {} WideOr5~0 {} WideOr9~1 {} WideOr9~4 {} seg_data[1] {} } { 0.000ns 1.511ns 1.392ns 1.408ns 0.375ns 2.407ns } { 0.000ns 0.206ns 0.647ns 0.370ns 0.206ns 3.296ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "key_entry1 key_input clk -0.436 ns register " "Info: th for register \"key_entry1\" (data pin = \"key_input\", clock pin = \"clk\") is -0.436 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.771 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.771 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_23 2 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 2; CLK Node = 'clk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "serial_1.v" "" { Text "E:/ep2c5q208/demo7-uart/serial_1.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.283 ns clk~clkctrl 2 COMB CLKCTRL_G2 38 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.283 ns; Loc. = CLKCTRL_G2; Fanout = 38; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "serial_1.v" "" { Text "E:/ep2c5q208/demo7-uart/serial_1.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.822 ns) + CELL(0.666 ns) 2.771 ns key_entry1 3 REG LCFF_X19_Y7_N17 4 " "Info: 3: + IC(0.822 ns) + CELL(0.666 ns) = 2.771 ns; Loc. = LCFF_X19_Y7_N17; Fanout = 4; REG Node = 'key_entry1'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.488 ns" { clk~clkctrl key_entry1 } "NODE_NAME" } } { "serial_1.v" "" { Text "E:/ep2c5q208/demo7-uart/serial_1.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 65.18 % ) " "Info: Total cell delay = 1.806 ns ( 65.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.965 ns ( 34.82 % ) " "Info: Total interconnect delay = 0.965 ns ( 34.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.771 ns" { clk clk~clkctrl key_entry1 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.771 ns" { clk {} clk~combout {} clk~clkctrl {} key_entry1 {} } { 0.000ns 0.000ns 0.143ns 0.822ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "serial_1.v" "" { Text "E:/ep2c5q208/demo7-uart/serial_1.v" 47 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.513 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.513 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns key_input 1 PIN PIN_24 2 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 2; PIN Node = 'key_input'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { key_input } "NODE_NAME" } } { "serial_1.v" "" { Text "E:/ep2c5q208/demo7-uart/serial_1.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.624 ns) + CELL(0.651 ns) 3.405 ns key_entry1~4 2 COMB LCCOMB_X19_Y7_N16 1 " "Info: 2: + IC(1.624 ns) + CELL(0.651 ns) = 3.405 ns; Loc. = LCCOMB_X19_Y7_N16; Fanout = 1; COMB Node = 'key_entry1~4'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.275 ns" { key_input key_entry1~4 } "NODE_NAME" } } { "serial_1.v" "" { Text "E:/ep2c5q208/demo7-uart/serial_1.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 3.513 ns key_entry1 3 REG LCFF_X19_Y7_N17 4 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 3.513 ns; Loc. = LCFF_X19_Y7_N17; Fanout = 4; REG Node = 'key_entry1'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { key_entry1~4 key_entry1 } "NODE_NAME" } } { "serial_1.v" "" { Text "E:/ep2c5q208/demo7-uart/serial_1.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.889 ns ( 53.77 % ) " "Info: Total cell delay = 1.889 ns ( 53.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.624 ns ( 46.23 % ) " "Info: Total interconnect delay = 1.624 ns ( 46.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.513 ns" { key_input key_entry1~4 key_entry1 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.513 ns" { key_input {} key_input~combout {} key_entry1~4 {} key_entry1 {} } { 0.000ns 0.000ns 1.624ns 0.000ns } { 0.000ns 1.130ns 0.651ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.771 ns" { clk clk~clkctrl key_entry1 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.771 ns" { clk {} clk~combout {} clk~clkctrl {} key_entry1 {} } { 0.000ns 0.000ns 0.143ns 0.822ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.513 ns" { key_input key_entry1~4 key_entry1 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.513 ns" { key_input {} key_input~combout {} key_entry1~4 {} key_entry1 {} } { 0.000ns 0.000ns 1.624ns 0.000ns } { 0.000ns 1.130ns 0.651ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "144 " "Info: Peak virtual memory: 144 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 17 02:06:37 2010 " "Info: Processing ended: Tue Aug 17 02:06:37 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
