{
  "design": {
    "design_info": {
      "boundary_crc": "0x950E5DE92F5009BA",
      "device": "xc7a100tcsg324-1",
      "name": "design_cache_arm_cpu",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2018.3",
      "validated": "true"
    },
    "design_tree": {
      "ARM_CPU_0": "",
      "Data_Memory_0": "",
      "IC_0": ""
    },
    "ports": {
      "RESET_0": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "CLOCK_0": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_RESET": {
            "value": "RESET_0",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "design_cache_arm_cpu_CLOCK_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      }
    },
    "components": {
      "ARM_CPU_0": {
        "vlnv": "xilinx.com:module_ref:ARM_CPU:1.0",
        "xci_name": "design_cache_arm_cpu_ARM_CPU_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "ARM_CPU",
          "boundary_crc": "0x0"
        },
        "ports": {
          "RESET": {
            "type": "rst",
            "direction": "I"
          },
          "CLOCK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "RESET",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "design_cache_arm_cpu_CLOCK_0",
                "value_src": "default_prop"
              }
            }
          },
          "IC": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "mem_data_in": {
            "direction": "I",
            "left": "63",
            "right": "0"
          },
          "PC": {
            "direction": "O",
            "left": "63",
            "right": "0"
          },
          "mem_address_out": {
            "direction": "O",
            "left": "63",
            "right": "0"
          },
          "mem_data_out": {
            "direction": "O",
            "left": "63",
            "right": "0"
          },
          "control_memwrite_out": {
            "direction": "O"
          },
          "control_memread_out": {
            "direction": "O"
          }
        }
      },
      "Data_Memory_0": {
        "vlnv": "xilinx.com:module_ref:Data_Memory:1.0",
        "xci_name": "design_cache_arm_cpu_Data_Memory_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Data_Memory",
          "boundary_crc": "0x0"
        },
        "ports": {
          "inputAddress": {
            "direction": "I",
            "left": "63",
            "right": "0"
          },
          "inputData": {
            "direction": "I",
            "left": "63",
            "right": "0"
          },
          "CONTROL_MemWrite": {
            "direction": "I"
          },
          "CONTROL_MemRead": {
            "direction": "I"
          },
          "outputData": {
            "direction": "O",
            "left": "63",
            "right": "0"
          }
        }
      },
      "IC_0": {
        "vlnv": "xilinx.com:module_ref:IC:1.0",
        "xci_name": "design_cache_arm_cpu_IC_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "IC",
          "boundary_crc": "0x0"
        },
        "ports": {
          "PC_in": {
            "direction": "I",
            "left": "63",
            "right": "0"
          },
          "instruction_out": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      }
    },
    "nets": {
      "ARM_CPU_0_PC": {
        "ports": [
          "ARM_CPU_0/PC",
          "IC_0/PC_in"
        ]
      },
      "IC_0_instruction_out": {
        "ports": [
          "IC_0/instruction_out",
          "ARM_CPU_0/IC"
        ]
      },
      "Data_Memory_0_outputData": {
        "ports": [
          "Data_Memory_0/outputData",
          "ARM_CPU_0/mem_data_in"
        ]
      },
      "ARM_CPU_0_control_memwrite_out": {
        "ports": [
          "ARM_CPU_0/control_memwrite_out",
          "Data_Memory_0/CONTROL_MemWrite"
        ]
      },
      "ARM_CPU_0_control_memread_out": {
        "ports": [
          "ARM_CPU_0/control_memread_out",
          "Data_Memory_0/CONTROL_MemRead"
        ]
      },
      "ARM_CPU_0_mem_address_out": {
        "ports": [
          "ARM_CPU_0/mem_address_out",
          "Data_Memory_0/inputAddress"
        ]
      },
      "ARM_CPU_0_mem_data_out": {
        "ports": [
          "ARM_CPU_0/mem_data_out",
          "Data_Memory_0/inputData"
        ]
      },
      "RESET_0_1": {
        "ports": [
          "RESET_0",
          "ARM_CPU_0/RESET"
        ]
      },
      "CLOCK_0_1": {
        "ports": [
          "CLOCK_0",
          "ARM_CPU_0/CLOCK"
        ]
      }
    }
  }
}