Synthesizing design: i2c_slave.sv

                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

            Version G-2012.06 for RHEL64 -- May 30, 2012
               Copyright (c) 1988-2012 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
dc_shell> dc_shell> Running PRESTO HDLC
Searching for ./scl_edge.sv
Searching for /package/eda/synopsys/syn-G-2012.06/libraries/syn/scl_edge.sv
Searching for /package/eda/synopsys/syn-G-2012.06/dw/sim_ver/scl_edge.sv
Searching for ./source/scl_edge.sv
Searching for ./sda_sel.sv
Searching for /package/eda/synopsys/syn-G-2012.06/libraries/syn/sda_sel.sv
Searching for /package/eda/synopsys/syn-G-2012.06/dw/sim_ver/sda_sel.sv
Searching for ./source/sda_sel.sv
Searching for ./decode.sv
Searching for /package/eda/synopsys/syn-G-2012.06/libraries/syn/decode.sv
Searching for /package/eda/synopsys/syn-G-2012.06/dw/sim_ver/decode.sv
Searching for ./source/decode.sv
Searching for ./tx_fifo.sv
Searching for /package/eda/synopsys/syn-G-2012.06/libraries/syn/tx_fifo.sv
Searching for /package/eda/synopsys/syn-G-2012.06/dw/sim_ver/tx_fifo.sv
Searching for ./source/tx_fifo.sv
Searching for ./tx_sr.sv
Searching for /package/eda/synopsys/syn-G-2012.06/libraries/syn/tx_sr.sv
Searching for /package/eda/synopsys/syn-G-2012.06/dw/sim_ver/tx_sr.sv
Searching for ./source/tx_sr.sv
Searching for ./rx_sr.sv
Searching for /package/eda/synopsys/syn-G-2012.06/libraries/syn/rx_sr.sv
Searching for /package/eda/synopsys/syn-G-2012.06/dw/sim_ver/rx_sr.sv
Searching for ./source/rx_sr.sv
Searching for ./controller.sv
Searching for /package/eda/synopsys/syn-G-2012.06/libraries/syn/controller.sv
Searching for /package/eda/synopsys/syn-G-2012.06/dw/sim_ver/controller.sv
Searching for ./source/controller.sv
Searching for ./timer.sv
Searching for /package/eda/synopsys/syn-G-2012.06/libraries/syn/timer.sv
Searching for /package/eda/synopsys/syn-G-2012.06/dw/sim_ver/timer.sv
Searching for ./source/timer.sv
Searching for ./flex_counter.sv
Searching for /package/eda/synopsys/syn-G-2012.06/libraries/syn/flex_counter.sv
Searching for /package/eda/synopsys/syn-G-2012.06/dw/sim_ver/flex_counter.sv
Searching for ./source/flex_counter.sv
Searching for ./flex_stp_sr.sv
Searching for /package/eda/synopsys/syn-G-2012.06/libraries/syn/flex_stp_sr.sv
Searching for /package/eda/synopsys/syn-G-2012.06/dw/sim_ver/flex_stp_sr.sv
Searching for ./source/flex_stp_sr.sv
Searching for ./flex_pts_sr.sv
Searching for /package/eda/synopsys/syn-G-2012.06/libraries/syn/flex_pts_sr.sv
Searching for /package/eda/synopsys/syn-G-2012.06/dw/sim_ver/flex_pts_sr.sv
Searching for ./source/flex_pts_sr.sv
Searching for ./i2c_slave.sv
Searching for /package/eda/synopsys/syn-G-2012.06/libraries/syn/i2c_slave.sv
Searching for /package/eda/synopsys/syn-G-2012.06/dw/sim_ver/i2c_slave.sv
Searching for ./source/i2c_slave.sv
Compiling source file ./source/scl_edge.sv
Compiling source file ./source/sda_sel.sv
Compiling source file ./source/decode.sv
Compiling source file ./source/tx_fifo.sv
Compiling source file ./source/tx_sr.sv
Compiling source file ./source/rx_sr.sv
Compiling source file ./source/controller.sv
Compiling source file ./source/timer.sv
Warning:  ./source/timer.sv:42: the undeclared symbol 'rollover_flag' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  ./source/timer.sv:42: The delay specification for net declaration is ignored. (VER-976)
Compiling source file ./source/flex_counter.sv
Compiling source file ./source/flex_stp_sr.sv
Warning:  ./source/flex_stp_sr.sv:22: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Compiling source file ./source/flex_pts_sr.sv
Compiling source file ./source/i2c_slave.sv
Presto compilation completed successfully.
Loading db file '/package/eda/cells/OSU/v2.7/synopsys/lib/ami05/osu05_stdcells.db'
Loading db file '/package/eda/synopsys/syn-G-2012.06/libraries/syn/dw_foundation.sldb'
1
dc_shell> Loading db file '/package/eda/synopsys/syn-G-2012.06/libraries/syn/gtech.db'
Loading db file '/package/eda/synopsys/syn-G-2012.06/libraries/syn/standard.sldb'
  Loading link library 'osu05_stdcells'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'i2c_slave'.
Information: Building the design 'scl_edge'. (HDL-193)
Warning:  ./source/scl_edge.sv:25: signed to unsigned assignment occurs. (VER-318)
Warning:  ./source/scl_edge.sv:26: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine scl_edge line 28 in file
		'./source/scl_edge.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     scl_pre_reg     | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|      scl_c_reg      | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'sda_sel'. (HDL-193)
Warning:  ./source/sda_sel.sv:20: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 18 in file
	'./source/sda_sel.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            20            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'tx_sr'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'tx_fifo'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'decode'. (HDL-193)
Warning:  ./source/decode.sv:68: signed to unsigned assignment occurs. (VER-318)
Warning:  ./source/decode.sv:69: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine decode line 43 in file
		'./source/decode.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      sda_c_reg      | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|     scl_pre_reg     | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|      scl_c_reg      | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|     scl_new_reg     | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|     sda_pre_reg     | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|     sda_new_reg     | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'rx_sr'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'timer'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'controller'. (HDL-193)

Statistics for case statements in always block at line 57 in file
	'./source/controller.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            66            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine controller line 48 in file
		'./source/controller.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'flex_pts_sr' instantiated from design 'tx_sr' with
	the parameters "NUM_BITS=8,SHIFT_MSB=1". (HDL-193)
Warning:  ./source/flex_pts_sr.sv:60: Statement unreachable (Branch condition impossible to meet).  (VER-61)

Inferred memory devices in process
	in routine flex_pts_sr_NUM_BITS8_SHIFT_MSB1 line 36 in file
		'./source/flex_pts_sr.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       in_reg        | Flip-flop |   8   |  Y  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'fifo'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'flex_stp_sr' instantiated from design 'rx_sr' with
	the parameters "NUM_BITS=8,SHIFT_MSB=1". (HDL-193)
Warning:  ./source/flex_stp_sr.sv:45: Statement unreachable (Branch condition impossible to meet).  (VER-61)

Inferred memory devices in process
	in routine flex_stp_sr_NUM_BITS8_SHIFT_MSB1 line 28 in file
		'./source/flex_stp_sr.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   8   |  Y  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'flex_counter' instantiated from design 'timer' with
	the parameters "4". (HDL-193)

Inferred memory devices in process
	in routine flex_counter_NUM_CNT_BITS4 line 59 in file
		'./source/flex_counter.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| rollover_flag_c_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     current_reg     | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'fiforam'. (HDL-193)

Inferred memory devices in process
	in routine fiforam line 48 in file
		'./Course_IP_VHDL/Fifo/source/fiforam.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     fiforeg_reg     | Flip-flop |  64   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'write_fifo_ctrl'. (HDL-193)

Inferred memory devices in process
	in routine write_fifo_ctrl line 76 in file
		'./Course_IP_VHDL/Fifo/source/write_fifo_ctrl.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    wrptr_r1_reg     | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|    wrptr_r2_reg     | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine write_fifo_ctrl line 102 in file
		'./Course_IP_VHDL/Fifo/source/write_fifo_ctrl.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   full_flag_r_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine write_fifo_ctrl line 115 in file
		'./Course_IP_VHDL/Fifo/source/write_fifo_ctrl.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      waddr_reg      | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'read_fifo_ctrl'. (HDL-193)

Inferred memory devices in process
	in routine read_fifo_ctrl line 75 in file
		'./Course_IP_VHDL/Fifo/source/read_fifo_ctrl.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    rwptr_r1_reg     | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|    rwptr_r2_reg     | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine read_fifo_ctrl line 100 in file
		'./Course_IP_VHDL/Fifo/source/read_fifo_ctrl.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  empty_flag_r_reg   | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine read_fifo_ctrl line 114 in file
		'./Course_IP_VHDL/Fifo/source/read_fifo_ctrl.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      raddr_reg      | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'write_ptr'. (HDL-193)

Inferred memory devices in process
	in routine write_ptr line 79 in file
		'./Course_IP_VHDL/Fifo/source/write_ptr.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    binary_r_reg     | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine write_ptr line 89 in file
		'./Course_IP_VHDL/Fifo/source/write_ptr.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     gray_r_reg      | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'read_ptr'. (HDL-193)

Inferred memory devices in process
	in routine read_ptr line 79 in file
		'./Course_IP_VHDL/Fifo/source/read_ptr.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    binary_r_reg     | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine read_ptr line 89 in file
		'./Course_IP_VHDL/Fifo/source/read_ptr.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     gray_r_reg      | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
dc_shell> dc_shell> 1
dc_shell> dc_shell> dc_shell> dc_shell> dc_shell> dc_shell> 1
dc_shell> dc_shell> dc_shell> Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | G-2012.06-DWBB_201206.0 |     *     |
| Licensed DW Building Blocks        | G-2012.06-DWBB_201206.0 |     *     |
============================================================================


Information: There are 11 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'controller'
  Processing 'flex_counter_NUM_CNT_BITS4'
Information: Added key list 'DesignWare' to design 'flex_counter_NUM_CNT_BITS4'. (DDB-72)
  Processing 'timer'
  Processing 'flex_stp_sr_NUM_BITS8_SHIFT_MSB1'
  Processing 'rx_sr'
  Processing 'decode'
  Processing 'read_ptr'
  Processing 'read_fifo_ctrl'
Information: Added key list 'DesignWare' to design 'read_fifo_ctrl'. (DDB-72)
  Processing 'write_ptr'
  Processing 'write_fifo_ctrl'
Information: Added key list 'DesignWare' to design 'write_fifo_ctrl'. (DDB-72)
  Processing 'fiforam'
  Processing 'fifo'
  Processing 'tx_fifo'
  Processing 'flex_pts_sr_NUM_BITS8_SHIFT_MSB1'
  Processing 'tx_sr'
  Processing 'sda_sel'
  Processing 'scl_edge'
  Processing 'i2c_slave'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'flex_counter_NUM_CNT_BITS4_DW01_dec_0'
  Processing 'DW01_inc_width4'
  Mapping 'flex_counter_NUM_CNT_BITS4_DW_mult_uns_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01  340731.0      0.89      81.1       0.0                          
    0:00:01  340731.0      0.89      81.1       0.0                          
    0:00:01  340731.0      0.89      81.1       0.0                          
    0:00:01  340731.0      0.89      81.1       0.0                          
    0:00:01  340731.0      0.89      81.1       0.0                          
    0:00:01  340731.0      0.89      81.1       0.0                          
    0:00:01  334971.0      0.89      77.0       0.0                          
    0:00:01  335691.0      0.89      72.8       0.0                          
    0:00:01  335979.0      0.88      71.5       0.0                          
    0:00:01  335763.0      0.86      71.1       0.0                          
    0:00:01  335907.0      0.82      70.7       0.0                          
    0:00:01  335907.0      0.82      70.7       0.0                          
    0:00:01  335907.0      0.82      70.7       0.0                          
    0:00:01  335907.0      0.82      70.7       0.0                          
    0:00:01  335907.0      0.82      70.7       0.0                          
    0:00:01  335907.0      0.82      70.7       0.0                          
    0:00:01  335907.0      0.82      70.7       0.0                          
    0:00:01  335907.0      0.82      70.7       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01  335907.0      0.82      70.7       0.0                          
    0:00:01  337383.0      0.79      70.3       0.0 TIMER/EIGHT/current_reg[2]/D
    0:00:01  338751.0      0.73      68.0       0.0 TX_FIFO/FIFO/URFC/empty_flag_r_reg/D
    0:00:01  340983.0      0.70      65.3       0.0 TX_FIFO/FIFO/URFC/raddr_reg[2]/D
    0:00:01  340335.0      0.69      62.5       0.0 TX_FIFO/FIFO/URFC/empty_flag_r_reg/D
    0:00:01  341559.0      0.68      60.4       0.0 TX_FIFO/FIFO/UFIFORAM/fiforeg_reg[0][2]/D
    0:00:01  345159.0      0.66      57.3       0.0 TX_FIFO/FIFO/URFC/empty_flag_r_reg/D
    0:00:01  345735.0      0.65      57.1       0.0 TX_FIFO/FIFO/UWFC/full_flag_r_reg/D
    0:00:01  346167.0      0.65      57.1       0.0 TX_FIFO/FIFO/UFIFORAM/fiforeg_reg[0][0]/D
    0:00:01  347103.0      0.63      57.5       0.0 TX_FIFO/FIFO/URFC/empty_flag_r_reg/D
    0:00:02  347031.0      0.62      55.9       0.0 TX_FIFO/FIFO/URFC/empty_flag_r_reg/D
    0:00:02  347391.0      0.61      55.3       0.0 TX_FIFO/FIFO/UFIFORAM/fiforeg_reg[0][0]/D
    0:00:02  347643.0      0.59      53.7       0.0 TX_FIFO/FIFO/UFIFORAM/fiforeg_reg[0][0]/D
    0:00:02  347787.0      0.58      52.5       0.0 TX_FIFO/FIFO/URFC/empty_flag_r_reg/D
    0:00:02  348291.0      0.56      52.0       0.0 TX_FIFO/FIFO/URFC/empty_flag_r_reg/D
    0:00:02  348363.0      0.56      51.9       0.0 TX_FIFO/FIFO/URFC/empty_flag_r_reg/D
    0:00:02  349371.0      0.56      50.7       0.0 TX_FIFO/FIFO/UFIFORAM/fiforeg_reg[0][2]/D
    0:00:02  350235.0      0.55      50.6       0.0 TX_FIFO/FIFO/UFIFORAM/fiforeg_reg[0][2]/D
    0:00:02  350307.0      0.55      50.3       0.0 TX_FIFO/FIFO/UFIFORAM/fiforeg_reg[0][1]/D
    0:00:02  350955.0      0.55      49.7       0.0 TIMER/EIGHT/current_reg[1]/D
    0:00:02  352467.0      0.53      49.1       0.0 TX_FIFO/FIFO/UFIFORAM/fiforeg_reg[2][1]/D
    0:00:02  352755.0      0.52      47.9       0.0 TX_FIFO/FIFO/URFC/empty_flag_r_reg/D
    0:00:02  352755.0      0.52      46.6       0.0                          
    0:00:02  352467.0      0.52      46.5       0.0                          
    0:00:02  352683.0      0.52      46.8       0.0                          
    0:00:02  352395.0      0.52      46.6       0.0                          
    0:00:02  352107.0      0.52      46.3       0.0                          
    0:00:02  352179.0      0.52      45.9       0.0                          
    0:00:02  351819.0      0.52      45.7       0.0                          
    0:00:02  351603.0      0.52      45.7       0.0                          
    0:00:03  351873.0      0.52      45.3       0.0                          
    0:00:03  351873.0      0.52      45.1       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:03  351873.0      0.52      45.1       0.0                          
    0:00:03  351873.0      0.52      45.1       0.0                          
    0:00:03  351873.0      0.52      45.1       0.0                          
    0:00:03  347769.0      0.52      44.5       0.0                          
    0:00:03  346905.0      0.52      45.0       0.0                          
    0:00:03  346329.0      0.52      45.0       0.0                          
    0:00:03  346041.0      0.52      44.8       0.0                          
    0:00:03  346041.0      0.52      44.8       0.0                          
    0:00:03  346041.0      0.52      44.8       0.0                          
    0:00:03  346041.0      0.52      44.8       0.0                          
    0:00:03  346041.0      0.52      44.8       0.0                          
    0:00:03  346041.0      0.52      44.8       0.0                          
    0:00:03  345537.0      0.53      45.1       0.0                          
    0:00:03  345537.0      0.53      45.1       0.0                          
    0:00:03  345537.0      0.53      45.1       0.0                          
    0:00:03  345537.0      0.53      45.1       0.0                          
    0:00:03  345537.0      0.53      45.1       0.0                          
    0:00:03  345537.0      0.53      45.1       0.0                          
    0:00:03  345753.0      0.52      44.8       0.0                          
    0:00:03  345753.0      0.52      44.7       0.0                          
    0:00:03  345969.0      0.52      43.8       0.0                          
    0:00:03  346041.0      0.52      43.8       0.0                          
    0:00:03  346365.0      0.52      43.8       0.0                          
    0:00:03  346149.0      0.52      43.7       0.0                          
    0:00:03  346221.0      0.52      43.7       0.0                          
Loading db file '/package/eda/cells/OSU/v2.7/synopsys/lib/ami05/osu05_stdcells.db'

  Optimization Complete
  ---------------------
1
dc_shell> dc_shell> dc_shell> dc_shell> dc_shell> dc_shell> dc_shell> dc_shell> Writing verilog file '/home/ecegrid/a/mg104/ece337/Lab6/mapped/i2c_slave.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
dc_shell> 
Script Done

dc_shell> 
Checking Design

dc_shell>  
****************************************
check_design summary:
Version:     G-2012.06
Date:        Thu Oct 23 13:45:21 2014
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                      1
    Feedthrough (LINT-29)                                           1

Cells                                                               7
    Connected to power or ground (LINT-32)                          4
    Nets connected to multiple pins on same cell (LINT-33)          3
--------------------------------------------------------------------------------

Warning: In design 'decode', input port 'starting_byte[0]' is connected directly to output port 'rw_mode'. (LINT-29)
Warning: In design 'timer', a pin on submodule 'EIGHT' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[3]' is connected to logic 1. 
Warning: In design 'timer', a pin on submodule 'EIGHT' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[2]' is connected to logic 0. 
Warning: In design 'timer', a pin on submodule 'EIGHT' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[1]' is connected to logic 0. 
Warning: In design 'timer', a pin on submodule 'EIGHT' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'rollover_val[0]' is connected to logic 1. 
Warning: In design 'tx_fifo', the same net is connected to more than one pin on submodule 'FIFO'. (LINT-33)
   Net 'clk' is connected to pins 'r_clk', 'w_clk''.
Warning: In design 'timer', the same net is connected to more than one pin on submodule 'EIGHT'. (LINT-33)
   Net '*Logic1*' is connected to pins 'rollover_val[3]', 'rollover_val[0]''.
Warning: In design 'timer', the same net is connected to more than one pin on submodule 'EIGHT'. (LINT-33)
   Net '*Logic0*' is connected to pins 'rollover_val[2]', 'rollover_val[1]''.
1
dc_shell> 
Thank you...
Done


