
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.116116                       # Number of seconds simulated
sim_ticks                                116115514375                       # Number of ticks simulated
final_tick                               1170946132454                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  51397                       # Simulator instruction rate (inst/s)
host_op_rate                                    64920                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                5425456                       # Simulator tick rate (ticks/s)
host_mem_usage                               16876860                       # Number of bytes of host memory used
host_seconds                                 21401.98                       # Real time elapsed on the host
sim_insts                                  1100000002                       # Number of instructions simulated
sim_ops                                    1389424583                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus.data       659968                       # Number of bytes read from this memory
system.physmem.bytes_read::total               661760                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       438144                       # Number of bytes written to this memory
system.physmem.bytes_written::total            438144                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus.data         5156                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  5170                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            3423                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.inst                 0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.data                 0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 3423                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus.inst        15433                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus.data      5683719                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                 5699152                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus.inst        15433                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              15433                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           3773346                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                3773346                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           3773346                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.inst        15433                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus.data      5683719                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total                9472498                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.cpu.workload.num_syscalls                    0                       # Number of system calls
system.switch_cpus.numCycles                139394376                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.BPredUnit.lookups         23405254                       # Number of BP lookups
system.switch_cpus.BPredUnit.condPredicted     18986220                       # Number of conditional branches predicted
system.switch_cpus.BPredUnit.condIncorrect      1996167                       # Number of conditional branches incorrect
system.switch_cpus.BPredUnit.BTBLookups       9677899                       # Number of BTB lookups
system.switch_cpus.BPredUnit.BTBHits          9018017                       # Number of BTB hits
system.switch_cpus.BPredUnit.BTBCorrect             0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.BPredUnit.usedRAS          2521701                       # Number of times the RAS was used to get a target.
system.switch_cpus.BPredUnit.RASInCorrect        92396                       # Number of incorrect RAS predictions.
system.switch_cpus.fetch.icacheStallCycles    102321515                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts              127980045                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches            23405254                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches     11539718                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles              28186301                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles         6498341                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles        2632469                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.CacheLines          11951350                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes       1569553                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples    137616930                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.138522                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.542252                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        109430629     79.52%     79.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1          1984983      1.44%     80.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          3644995      2.65%     83.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          3289521      2.39%     86.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          2102364      1.53%     87.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          1718151      1.25%     88.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           997494      0.72%     89.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7          1039119      0.76%     90.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8         13409674      9.74%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    137616930                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.167907                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.918115                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        101276867                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles       3993031                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles          27823333                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles         47269                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles        4476422                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved      4048327                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred           224                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts      154922763                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts          1281                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles        4476422                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        102092033                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles         1063853                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles      1767893                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles          27037485                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles       1179236                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts      153230934                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents            14                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         224984                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents        508805                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.RenamedOperands    216739751                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups     713575958                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups    713575958                       # Number of integer rename lookups
system.switch_cpus.rename.CommittedMaps     171704564                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps         45035182                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts        33812                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts        16906                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts           4233822                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads     14538382                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      7210490                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads        82717                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      1612322                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded          150364546                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded        33812                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued         139752278                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued       157071                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     26309028                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined     57761788                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    137616930                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.015517                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.560665                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     79074585     57.46%     57.46% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     24098071     17.51%     74.97% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2     12667348      9.20%     84.18% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      7321671      5.32%     89.50% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      8103340      5.89%     95.38% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      3007784      2.19%     97.57% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2669199      1.94%     99.51% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       512432      0.37%     99.88% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       162500      0.12%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    137616930                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          559702     68.76%     68.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     68.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         116420     14.30%     83.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        137912     16.94%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     117685994     84.21%     84.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      1977962      1.42%     85.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     85.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     85.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc        16906      0.01%     85.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     12898201      9.23%     94.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      7173215      5.13%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      139752278                       # Type of FU issued
system.switch_cpus.iq.rate                   1.002568                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt              814034                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.005825                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads    418092591                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes    176707591                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    136688594                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses      140566312                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads       269976                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads      3344947                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses           12                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation          205                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores       119448                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles        4476422                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles          686984                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles        105812                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts    150398358                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts        61230                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts      14538382                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts      7210490                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts        16906                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents          91800                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents          205                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect      1116458                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect      1116439                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts      2232897                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts     137447261                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts      12387356                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      2305017                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_refs             19560245                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches         19560957                       # Number of branches executed
system.switch_cpus.iew.exec_stores            7172889                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.986032                       # Inst execution rate
system.switch_cpus.iew.wb_sent              136814024                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count             136688594                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers          79776112                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers         224037081                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               0.980589                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.356084                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus.commit.commitCommittedOps    123129416                       # The number of committed instructions
system.switch_cpus.commit.commitSquashedInsts     27269374                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls        33812                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts      2021303                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples    133140508                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.924808                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.694788                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     82492005     61.96%     61.96% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     23464662     17.62%     79.58% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     11656012      8.75%     88.34% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      3960825      2.97%     91.31% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      4882307      3.67%     94.98% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5      1708994      1.28%     96.26% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      1205999      0.91%     97.17% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       997569      0.75%     97.92% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      2772135      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    133140508                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps      123129416                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs               18284477                       # Number of memory references committed
system.switch_cpus.commit.loads              11193435                       # Number of loads committed
system.switch_cpus.commit.membars               16906                       # Number of memory barriers committed
system.switch_cpus.commit.branches           17772285                       # Number of branches committed
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts         110930287                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls      2539564                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events       2772135                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads            280767163                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           305274195                       # The number of ROB writes
system.switch_cpus.timesIdled                   42101                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                 1777446                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts           100000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps             123129416                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total     100000001                       # Number of Instructions Simulated
system.switch_cpus.cpi                       1.393944                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.393944                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.717389                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.717389                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads        618887658                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       191340129                       # number of integer regfile writes
system.switch_cpus.misc_regfile_reads       144324759                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes          33812                       # number of misc regfile writes
system.l2.replacements                           5171                       # number of replacements
system.l2.tagsinuse                              8192                       # Cycle average of tags in use
system.l2.total_refs                           358607                       # Total number of references to valid blocks.
system.l2.sampled_refs                          13363                       # Sample count of references to valid blocks.
system.l2.avg_refs                          26.835815                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           268.041816                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.inst      11.985709                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus.data    2491.735156                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data            5420.237319                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.032720                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.inst      0.001463                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus.data      0.304167                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.661650                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.data        33689                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   33689                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            10277                       # number of Writeback hits
system.l2.Writeback_hits::total                 10277                       # number of Writeback hits
system.l2.demand_hits::switch_cpus.data         33689                       # number of demand (read+write) hits
system.l2.demand_hits::total                    33689                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.data        33689                       # number of overall hits
system.l2.overall_hits::total                   33689                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data         5156                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  5170                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data         5156                       # number of demand (read+write) misses
system.l2.demand_misses::total                   5170                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus.data         5156                       # number of overall misses
system.l2.overall_misses::total                  5170                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst      2481550                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data    877595675                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       880077225                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst      2481550                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data    877595675                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        880077225                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst      2481550                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data    877595675                       # number of overall miss cycles
system.l2.overall_miss_latency::total       880077225                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data        38845                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               38859                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        10277                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             10277                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data        38845                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                38859                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data        38845                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               38859                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.132733                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.133045                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.132733                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.133045                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.132733                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.133045                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 177253.571429                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 170208.625873                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 170227.703095                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 177253.571429                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 170208.625873                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 170227.703095                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 177253.571429                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 170208.625873                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 170227.703095                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 3423                       # number of writebacks
system.l2.writebacks::total                      3423                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data         5156                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             5170                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data         5156                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              5170                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data         5156                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             5170                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst      1664953                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data    575970534                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    577635487                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst      1664953                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data    575970534                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    577635487                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst      1664953                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data    575970534                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    577635487                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.132733                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.133045                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.132733                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.133045                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.132733                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.133045                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 118925.214286                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 111708.792475                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 111728.334043                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 118925.214286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 111708.792475                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 111728.334043                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 118925.214286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 111708.792475                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 111728.334043                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.tagsinuse                462.996527                       # Cycle average of tags in use
system.cpu.icache.total_refs               1011958983                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                    463                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs               2185656.550756                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::switch_cpus.inst    13.996527                       # Average occupied blocks per requestor
system.cpu.icache.occ_blocks::cpu.inst            449                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::switch_cpus.inst     0.022430                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::cpu.inst      0.719551                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.741982                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst     11951334                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        11951334                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst     11951334                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         11951334                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst     11951334                       # number of overall hits
system.cpu.icache.overall_hits::total        11951334                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst           16                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            16                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst           16                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             16                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst           16                       # number of overall misses
system.cpu.icache.overall_misses::total            16                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst      3054090                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      3054090                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst      3054090                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      3054090                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst      3054090                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      3054090                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst     11951350                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     11951350                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst     11951350                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     11951350                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst     11951350                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     11951350                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 190880.625000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 190880.625000                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 190880.625000                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 190880.625000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 190880.625000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 190880.625000                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst            2                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst            2                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst            2                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst           14                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst           14                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst           14                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst      2597950                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      2597950                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst      2597950                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      2597950                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst      2597950                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      2597950                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 185567.857143                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 185567.857143                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 185567.857143                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 185567.857143                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 185567.857143                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 185567.857143                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                  38845                       # number of replacements
system.cpu.dcache.tagsinuse                       256                       # Cycle average of tags in use
system.cpu.dcache.total_refs                168058427                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                  39101                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                4298.059564                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::switch_cpus.data   231.605619                       # Average occupied blocks per requestor
system.cpu.dcache.occ_blocks::cpu.data      24.394381                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::switch_cpus.data     0.904709                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::cpu.data      0.095291                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total                1                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data      9316551                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         9316551                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data      7057777                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        7057777                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data        16906                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        16906                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data        16906                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        16906                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data     16374328                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         16374328                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data     16374328                       # number of overall hits
system.cpu.dcache.overall_hits::total        16374328                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data       117634                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        117634                       # number of ReadReq misses
system.cpu.dcache.demand_misses::switch_cpus.data       117634                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         117634                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data       117634                       # number of overall misses
system.cpu.dcache.overall_misses::total        117634                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data  11770347146                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  11770347146                       # number of ReadReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data  11770347146                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  11770347146                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data  11770347146                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  11770347146                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data      9434185                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      9434185                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data      7057777                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      7057777                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data        16906                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        16906                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data        16906                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        16906                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data     16491962                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     16491962                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data     16491962                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     16491962                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.012469                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.012469                       # miss rate for ReadReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.007133                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.007133                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.007133                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.007133                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 100059.057296                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 100059.057296                       # average ReadReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 100059.057296                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 100059.057296                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 100059.057296                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 100059.057296                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        10277                       # number of writebacks
system.cpu.dcache.writebacks::total             10277                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data        78789                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        78789                       # number of ReadReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data        78789                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        78789                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data        78789                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        78789                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data        38845                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        38845                       # number of ReadReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data        38845                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        38845                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data        38845                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        38845                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data   3111603374                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   3111603374                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data   3111603374                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3111603374                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data   3111603374                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3111603374                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.004117                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004117                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.002355                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002355                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.002355                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002355                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 80103.060214                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 80103.060214                       # average ReadReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 80103.060214                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 80103.060214                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 80103.060214                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 80103.060214                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
