--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml UART_top.twx UART_top.ncd -o UART_top.twr UART_top.pcf -ucf
UART_top.ucf

Design file:              UART_top.ncd
Physical constraint file: UART_top.pcf
Device,package,speed:     xc6slx45,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 100 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 235 paths analyzed, 146 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.721ns.
--------------------------------------------------------------------------------

Paths for end point Inst_RxModule/b_reg_0 (SLICE_X58Y39.A1), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.279ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_BaudRateGenerator/s_tick_reg (FF)
  Destination:          Inst_RxModule/b_reg_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.598ns (Levels of Logic = 2)
  Clock Path Skew:      -0.088ns (0.539 - 0.627)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_BaudRateGenerator/s_tick_reg to Inst_RxModule/b_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y76.AQ      Tcko                  0.391   Inst_BaudRateGenerator/s_tick_reg
                                                       Inst_BaudRateGenerator/s_tick_reg
    SLICE_X38Y68.C4      net (fanout=6)        1.438   Inst_BaudRateGenerator/s_tick_reg
    SLICE_X38Y68.C       Tilo                  0.204   Inst_RxModule/state_reg_FSM_FFd2
                                                       Inst_RxModule/Mmux_s_next411
    SLICE_X58Y39.A1      net (fanout=11)       3.224   Inst_RxModule/Mmux_s_next41
    SLICE_X58Y39.CLK     Tas                   0.341   Inst_RxModule/b_reg<3>
                                                       Inst_RxModule/b_reg_0_rstpot
                                                       Inst_RxModule/b_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      5.598ns (0.936ns logic, 4.662ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.623ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_RxModule/s_reg_1 (FF)
  Destination:          Inst_RxModule/b_reg_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.280ns (Levels of Logic = 2)
  Clock Path Skew:      -0.062ns (0.539 - 0.601)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_RxModule/s_reg_1 to Inst_RxModule/b_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y74.CQ      Tcko                  0.447   Inst_RxModule/s_reg<1>
                                                       Inst_RxModule/s_reg_1
    SLICE_X38Y68.C1      net (fanout=6)        1.064   Inst_RxModule/s_reg<1>
    SLICE_X38Y68.C       Tilo                  0.204   Inst_RxModule/state_reg_FSM_FFd2
                                                       Inst_RxModule/Mmux_s_next411
    SLICE_X58Y39.A1      net (fanout=11)       3.224   Inst_RxModule/Mmux_s_next41
    SLICE_X58Y39.CLK     Tas                   0.341   Inst_RxModule/b_reg<3>
                                                       Inst_RxModule/b_reg_0_rstpot
                                                       Inst_RxModule/b_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      5.280ns (0.992ns logic, 4.288ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.940ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_RxModule/s_reg_0 (FF)
  Destination:          Inst_RxModule/b_reg_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.963ns (Levels of Logic = 2)
  Clock Path Skew:      -0.062ns (0.539 - 0.601)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_RxModule/s_reg_0 to Inst_RxModule/b_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y74.AQ      Tcko                  0.447   Inst_RxModule/s_reg<1>
                                                       Inst_RxModule/s_reg_0
    SLICE_X38Y68.C3      net (fanout=6)        0.747   Inst_RxModule/s_reg<0>
    SLICE_X38Y68.C       Tilo                  0.204   Inst_RxModule/state_reg_FSM_FFd2
                                                       Inst_RxModule/Mmux_s_next411
    SLICE_X58Y39.A1      net (fanout=11)       3.224   Inst_RxModule/Mmux_s_next41
    SLICE_X58Y39.CLK     Tas                   0.341   Inst_RxModule/b_reg<3>
                                                       Inst_RxModule/b_reg_0_rstpot
                                                       Inst_RxModule/b_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      4.963ns (0.992ns logic, 3.971ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------

Paths for end point Inst_RxModule/b_reg_1 (SLICE_X58Y39.B4), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.452ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_BaudRateGenerator/s_tick_reg (FF)
  Destination:          Inst_RxModule/b_reg_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.425ns (Levels of Logic = 2)
  Clock Path Skew:      -0.088ns (0.539 - 0.627)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_BaudRateGenerator/s_tick_reg to Inst_RxModule/b_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y76.AQ      Tcko                  0.391   Inst_BaudRateGenerator/s_tick_reg
                                                       Inst_BaudRateGenerator/s_tick_reg
    SLICE_X38Y68.C4      net (fanout=6)        1.438   Inst_BaudRateGenerator/s_tick_reg
    SLICE_X38Y68.C       Tilo                  0.204   Inst_RxModule/state_reg_FSM_FFd2
                                                       Inst_RxModule/Mmux_s_next411
    SLICE_X58Y39.B4      net (fanout=11)       3.051   Inst_RxModule/Mmux_s_next41
    SLICE_X58Y39.CLK     Tas                   0.341   Inst_RxModule/b_reg<3>
                                                       Inst_RxModule/b_reg_1_rstpot
                                                       Inst_RxModule/b_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      5.425ns (0.936ns logic, 4.489ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.796ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_RxModule/s_reg_1 (FF)
  Destination:          Inst_RxModule/b_reg_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.107ns (Levels of Logic = 2)
  Clock Path Skew:      -0.062ns (0.539 - 0.601)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_RxModule/s_reg_1 to Inst_RxModule/b_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y74.CQ      Tcko                  0.447   Inst_RxModule/s_reg<1>
                                                       Inst_RxModule/s_reg_1
    SLICE_X38Y68.C1      net (fanout=6)        1.064   Inst_RxModule/s_reg<1>
    SLICE_X38Y68.C       Tilo                  0.204   Inst_RxModule/state_reg_FSM_FFd2
                                                       Inst_RxModule/Mmux_s_next411
    SLICE_X58Y39.B4      net (fanout=11)       3.051   Inst_RxModule/Mmux_s_next41
    SLICE_X58Y39.CLK     Tas                   0.341   Inst_RxModule/b_reg<3>
                                                       Inst_RxModule/b_reg_1_rstpot
                                                       Inst_RxModule/b_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      5.107ns (0.992ns logic, 4.115ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.113ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_RxModule/s_reg_0 (FF)
  Destination:          Inst_RxModule/b_reg_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.790ns (Levels of Logic = 2)
  Clock Path Skew:      -0.062ns (0.539 - 0.601)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_RxModule/s_reg_0 to Inst_RxModule/b_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y74.AQ      Tcko                  0.447   Inst_RxModule/s_reg<1>
                                                       Inst_RxModule/s_reg_0
    SLICE_X38Y68.C3      net (fanout=6)        0.747   Inst_RxModule/s_reg<0>
    SLICE_X38Y68.C       Tilo                  0.204   Inst_RxModule/state_reg_FSM_FFd2
                                                       Inst_RxModule/Mmux_s_next411
    SLICE_X58Y39.B4      net (fanout=11)       3.051   Inst_RxModule/Mmux_s_next41
    SLICE_X58Y39.CLK     Tas                   0.341   Inst_RxModule/b_reg<3>
                                                       Inst_RxModule/b_reg_1_rstpot
                                                       Inst_RxModule/b_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      4.790ns (0.992ns logic, 3.798ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------

Paths for end point Inst_RxModule/b_reg_3 (SLICE_X58Y39.D5), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.526ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_BaudRateGenerator/s_tick_reg (FF)
  Destination:          Inst_RxModule/b_reg_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.351ns (Levels of Logic = 2)
  Clock Path Skew:      -0.088ns (0.539 - 0.627)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_BaudRateGenerator/s_tick_reg to Inst_RxModule/b_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y76.AQ      Tcko                  0.391   Inst_BaudRateGenerator/s_tick_reg
                                                       Inst_BaudRateGenerator/s_tick_reg
    SLICE_X38Y68.C4      net (fanout=6)        1.438   Inst_BaudRateGenerator/s_tick_reg
    SLICE_X38Y68.C       Tilo                  0.204   Inst_RxModule/state_reg_FSM_FFd2
                                                       Inst_RxModule/Mmux_s_next411
    SLICE_X58Y39.D5      net (fanout=11)       2.977   Inst_RxModule/Mmux_s_next41
    SLICE_X58Y39.CLK     Tas                   0.341   Inst_RxModule/b_reg<3>
                                                       Inst_RxModule/b_reg_3_rstpot
                                                       Inst_RxModule/b_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      5.351ns (0.936ns logic, 4.415ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.870ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_RxModule/s_reg_1 (FF)
  Destination:          Inst_RxModule/b_reg_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.033ns (Levels of Logic = 2)
  Clock Path Skew:      -0.062ns (0.539 - 0.601)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_RxModule/s_reg_1 to Inst_RxModule/b_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y74.CQ      Tcko                  0.447   Inst_RxModule/s_reg<1>
                                                       Inst_RxModule/s_reg_1
    SLICE_X38Y68.C1      net (fanout=6)        1.064   Inst_RxModule/s_reg<1>
    SLICE_X38Y68.C       Tilo                  0.204   Inst_RxModule/state_reg_FSM_FFd2
                                                       Inst_RxModule/Mmux_s_next411
    SLICE_X58Y39.D5      net (fanout=11)       2.977   Inst_RxModule/Mmux_s_next41
    SLICE_X58Y39.CLK     Tas                   0.341   Inst_RxModule/b_reg<3>
                                                       Inst_RxModule/b_reg_3_rstpot
                                                       Inst_RxModule/b_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      5.033ns (0.992ns logic, 4.041ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.187ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_RxModule/s_reg_0 (FF)
  Destination:          Inst_RxModule/b_reg_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.716ns (Levels of Logic = 2)
  Clock Path Skew:      -0.062ns (0.539 - 0.601)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_RxModule/s_reg_0 to Inst_RxModule/b_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y74.AQ      Tcko                  0.447   Inst_RxModule/s_reg<1>
                                                       Inst_RxModule/s_reg_0
    SLICE_X38Y68.C3      net (fanout=6)        0.747   Inst_RxModule/s_reg<0>
    SLICE_X38Y68.C       Tilo                  0.204   Inst_RxModule/state_reg_FSM_FFd2
                                                       Inst_RxModule/Mmux_s_next411
    SLICE_X58Y39.D5      net (fanout=11)       2.977   Inst_RxModule/Mmux_s_next41
    SLICE_X58Y39.CLK     Tas                   0.341   Inst_RxModule/b_reg<3>
                                                       Inst_RxModule/b_reg_3_rstpot
                                                       Inst_RxModule/b_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      4.716ns (0.992ns logic, 3.724ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_RxModule/b_reg_3 (SLICE_X58Y39.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.421ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_RxModule/b_reg_3 (FF)
  Destination:          Inst_RxModule/b_reg_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.421ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_RxModule/b_reg_3 to Inst_RxModule/b_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y39.DQ      Tcko                  0.200   Inst_RxModule/b_reg<3>
                                                       Inst_RxModule/b_reg_3
    SLICE_X58Y39.D6      net (fanout=3)        0.031   Inst_RxModule/b_reg<3>
    SLICE_X58Y39.CLK     Tah         (-Th)    -0.190   Inst_RxModule/b_reg<3>
                                                       Inst_RxModule/b_reg_3_rstpot
                                                       Inst_RxModule/b_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      0.421ns (0.390ns logic, 0.031ns route)
                                                       (92.6% logic, 7.4% route)

--------------------------------------------------------------------------------

Paths for end point Inst_BaudRateGenerator/counter_reg_9 (SLICE_X28Y76.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.425ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_BaudRateGenerator/counter_reg_9 (FF)
  Destination:          Inst_BaudRateGenerator/counter_reg_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.425ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_BaudRateGenerator/counter_reg_9 to Inst_BaudRateGenerator/counter_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y76.DQ      Tcko                  0.200   Inst_BaudRateGenerator/counter_reg<9>
                                                       Inst_BaudRateGenerator/counter_reg_9
    SLICE_X28Y76.D6      net (fanout=5)        0.035   Inst_BaudRateGenerator/counter_reg<9>
    SLICE_X28Y76.CLK     Tah         (-Th)    -0.190   Inst_BaudRateGenerator/counter_reg<9>
                                                       Inst_BaudRateGenerator/Mmux_counter_next101
                                                       Inst_BaudRateGenerator/counter_reg_9
    -------------------------------------------------  ---------------------------
    Total                                      0.425ns (0.390ns logic, 0.035ns route)
                                                       (91.8% logic, 8.2% route)

--------------------------------------------------------------------------------

Paths for end point Inst_BaudRateGenerator/counter_reg_4 (SLICE_X27Y76.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.447ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_BaudRateGenerator/counter_reg_4 (FF)
  Destination:          Inst_BaudRateGenerator/counter_reg_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.447ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_BaudRateGenerator/counter_reg_4 to Inst_BaudRateGenerator/counter_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y76.DQ      Tcko                  0.198   Inst_BaudRateGenerator/counter_reg<4>
                                                       Inst_BaudRateGenerator/counter_reg_4
    SLICE_X27Y76.D6      net (fanout=4)        0.034   Inst_BaudRateGenerator/counter_reg<4>
    SLICE_X27Y76.CLK     Tah         (-Th)    -0.215   Inst_BaudRateGenerator/counter_reg<4>
                                                       Inst_BaudRateGenerator/Mmux_counter_next51
                                                       Inst_BaudRateGenerator/counter_reg_4
    -------------------------------------------------  ---------------------------
    Total                                      0.447ns (0.413ns logic, 0.034ns route)
                                                       (92.4% logic, 7.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y4.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_BaudRateGenerator/counter_reg<9>/CLK
  Logical resource: Inst_BaudRateGenerator/counter_reg_7/CK
  Location pin: SLICE_X28Y76.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: Inst_BaudRateGenerator/counter_reg<9>/SR
  Logical resource: Inst_BaudRateGenerator/counter_reg_7/SR
  Location pin: SLICE_X28Y76.SR
  Clock network: reset_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.721|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 235 paths, 0 nets, and 186 connections

Design statistics:
   Minimum period:   5.721ns{1}   (Maximum frequency: 174.795MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Jul  2 15:40:32 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 447 MB



