{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1637686236313 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1637686236318 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 23 22:20:36 2021 " "Processing started: Tue Nov 23 22:20:36 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1637686236318 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637686236318 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VSCPU -c VSCPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off VSCPU -c VSCPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637686236318 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1637686236777 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1637686236779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_vscpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_vscpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_VSCPU-stim " "Found design unit 1: tb_VSCPU-stim" {  } { { "tb_VSCPU.vhd" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/VSCPU/tb_VSCPU.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637686244595 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_VSCPU " "Found entity 1: tb_VSCPU" {  } { { "tb_VSCPU.vhd" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/VSCPU/tb_VSCPU.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637686244595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637686244595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vscpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vscpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vscpu-rch " "Found design unit 1: vscpu-rch" {  } { { "VSCPU.vhd" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/VSCPU/VSCPU.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637686244599 ""} { "Info" "ISGN_ENTITY_NAME" "1 vscpu " "Found entity 1: vscpu" {  } { { "VSCPU.vhd" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/VSCPU/VSCPU.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637686244599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637686244599 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "VSCPU " "Elaborating entity \"VSCPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1637686244622 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset VSCPU.vhd(200) " "VHDL Process Statement warning at VSCPU.vhd(200): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VSCPU.vhd" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/VSCPU/VSCPU.vhd" 200 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637686244643 "|VSCPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "start VSCPU.vhd(201) " "VHDL Process Statement warning at VSCPU.vhd(201): signal \"start\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VSCPU.vhd" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/VSCPU/VSCPU.vhd" 201 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637686244643 "|VSCPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem_write VSCPU.vhd(202) " "VHDL Process Statement warning at VSCPU.vhd(202): signal \"mem_write\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VSCPU.vhd" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/VSCPU/VSCPU.vhd" 202 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637686244643 "|VSCPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PC_ff VSCPU.vhd(203) " "VHDL Process Statement warning at VSCPU.vhd(203): signal \"PC_ff\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VSCPU.vhd" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/VSCPU/VSCPU.vhd" 203 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637686244643 "|VSCPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "stvar_ff VSCPU.vhd(204) " "VHDL Process Statement warning at VSCPU.vhd(204): signal \"stvar_ff\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VSCPU.vhd" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/VSCPU/VSCPU.vhd" 204 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637686244644 "|VSCPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AC_ff VSCPU.vhd(205) " "VHDL Process Statement warning at VSCPU.vhd(205): signal \"AC_ff\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VSCPU.vhd" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/VSCPU/VSCPU.vhd" 205 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637686244644 "|VSCPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AR_ff VSCPU.vhd(206) " "VHDL Process Statement warning at VSCPU.vhd(206): signal \"AR_ff\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VSCPU.vhd" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/VSCPU/VSCPU.vhd" 206 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637686244644 "|VSCPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR_ff VSCPU.vhd(207) " "VHDL Process Statement warning at VSCPU.vhd(207): signal \"IR_ff\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VSCPU.vhd" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/VSCPU/VSCPU.vhd" 207 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637686244644 "|VSCPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DR_ff VSCPU.vhd(208) " "VHDL Process Statement warning at VSCPU.vhd(208): signal \"DR_ff\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VSCPU.vhd" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/VSCPU/VSCPU.vhd" 208 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637686244644 "|VSCPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cy_flag VSCPU.vhd(209) " "VHDL Process Statement warning at VSCPU.vhd(209): signal \"cy_flag\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VSCPU.vhd" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/VSCPU/VSCPU.vhd" 209 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637686244644 "|VSCPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dbus VSCPU.vhd(210) " "VHDL Process Statement warning at VSCPU.vhd(210): signal \"dbus\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VSCPU.vhd" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/VSCPU/VSCPU.vhd" 210 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637686244644 "|VSCPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem_read VSCPU.vhd(211) " "VHDL Process Statement warning at VSCPU.vhd(211): signal \"mem_read\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VSCPU.vhd" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/VSCPU/VSCPU.vhd" 211 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637686244644 "|VSCPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem_address VSCPU.vhd(212) " "VHDL Process Statement warning at VSCPU.vhd(212): signal \"mem_address\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VSCPU.vhd" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/VSCPU/VSCPU.vhd" 212 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637686244644 "|VSCPU"}
{ "Info" "IVRFX_VHDL_REPORT_NOTE" "\"   clock = '.'   reset = '.'   start = '.'   write = '.'   PC = 0   state = 0   AC = 0   AR = 0   IR = 0   DR = 0   carry flag = '.'   data_bus = 0   read = '.'   address = 0\" VSCPU.vhd(199) " "VHDL Report Statement at VSCPU.vhd(199): \"   clock = '.'   reset = '.'   start = '.'   write = '.'   PC = 0   state = 0   AC = 0   AR = 0   IR = 0   DR = 0   carry flag = '.'   data_bus = 0   read = '.'   address = 0\" (NOTE)" {  } { { "VSCPU.vhd" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/VSCPU/VSCPU.vhd" 199 0 0 } }  } 0 10635 "VHDL Report Statement at %2!s!: %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1637686244644 "|VSCPU"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "status VCC " "Pin \"status\" is stuck at VCC" {  } { { "VSCPU.vhd" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/VSCPU/VSCPU.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1637686246226 "|vscpu|status"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1637686246226 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4163 " "4163 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1637686246243 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1637686246357 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637686246357 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "28 " "Design contains 28 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "VSCPU.vhd" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/VSCPU/VSCPU.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1637686246421 "|vscpu|reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "start " "No output dependent on input pin \"start\"" {  } { { "VSCPU.vhd" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/VSCPU/VSCPU.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1637686246421 "|vscpu|start"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "VSCPU.vhd" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/VSCPU/VSCPU.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1637686246421 "|vscpu|clock"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[0\] " "No output dependent on input pin \"addr\[0\]\"" {  } { { "VSCPU.vhd" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/VSCPU/VSCPU.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1637686246421 "|vscpu|addr[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[1\] " "No output dependent on input pin \"addr\[1\]\"" {  } { { "VSCPU.vhd" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/VSCPU/VSCPU.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1637686246421 "|vscpu|addr[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[2\] " "No output dependent on input pin \"addr\[2\]\"" {  } { { "VSCPU.vhd" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/VSCPU/VSCPU.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1637686246421 "|vscpu|addr[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[3\] " "No output dependent on input pin \"addr\[3\]\"" {  } { { "VSCPU.vhd" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/VSCPU/VSCPU.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1637686246421 "|vscpu|addr[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[4\] " "No output dependent on input pin \"addr\[4\]\"" {  } { { "VSCPU.vhd" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/VSCPU/VSCPU.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1637686246421 "|vscpu|addr[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[5\] " "No output dependent on input pin \"addr\[5\]\"" {  } { { "VSCPU.vhd" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/VSCPU/VSCPU.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1637686246421 "|vscpu|addr[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[6\] " "No output dependent on input pin \"addr\[6\]\"" {  } { { "VSCPU.vhd" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/VSCPU/VSCPU.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1637686246421 "|vscpu|addr[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "addr\[7\] " "No output dependent on input pin \"addr\[7\]\"" {  } { { "VSCPU.vhd" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/VSCPU/VSCPU.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1637686246421 "|vscpu|addr[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[13\] " "No output dependent on input pin \"data\[13\]\"" {  } { { "VSCPU.vhd" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/VSCPU/VSCPU.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1637686246421 "|vscpu|data[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem_write " "No output dependent on input pin \"mem_write\"" {  } { { "VSCPU.vhd" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/VSCPU/VSCPU.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1637686246421 "|vscpu|mem_write"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[14\] " "No output dependent on input pin \"data\[14\]\"" {  } { { "VSCPU.vhd" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/VSCPU/VSCPU.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1637686246421 "|vscpu|data[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[15\] " "No output dependent on input pin \"data\[15\]\"" {  } { { "VSCPU.vhd" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/VSCPU/VSCPU.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1637686246421 "|vscpu|data[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[0\] " "No output dependent on input pin \"data\[0\]\"" {  } { { "VSCPU.vhd" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/VSCPU/VSCPU.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1637686246421 "|vscpu|data[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[1\] " "No output dependent on input pin \"data\[1\]\"" {  } { { "VSCPU.vhd" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/VSCPU/VSCPU.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1637686246421 "|vscpu|data[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[2\] " "No output dependent on input pin \"data\[2\]\"" {  } { { "VSCPU.vhd" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/VSCPU/VSCPU.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1637686246421 "|vscpu|data[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[3\] " "No output dependent on input pin \"data\[3\]\"" {  } { { "VSCPU.vhd" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/VSCPU/VSCPU.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1637686246421 "|vscpu|data[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[4\] " "No output dependent on input pin \"data\[4\]\"" {  } { { "VSCPU.vhd" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/VSCPU/VSCPU.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1637686246421 "|vscpu|data[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[5\] " "No output dependent on input pin \"data\[5\]\"" {  } { { "VSCPU.vhd" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/VSCPU/VSCPU.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1637686246421 "|vscpu|data[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[6\] " "No output dependent on input pin \"data\[6\]\"" {  } { { "VSCPU.vhd" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/VSCPU/VSCPU.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1637686246421 "|vscpu|data[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[7\] " "No output dependent on input pin \"data\[7\]\"" {  } { { "VSCPU.vhd" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/VSCPU/VSCPU.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1637686246421 "|vscpu|data[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[12\] " "No output dependent on input pin \"data\[12\]\"" {  } { { "VSCPU.vhd" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/VSCPU/VSCPU.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1637686246421 "|vscpu|data[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[11\] " "No output dependent on input pin \"data\[11\]\"" {  } { { "VSCPU.vhd" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/VSCPU/VSCPU.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1637686246421 "|vscpu|data[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[10\] " "No output dependent on input pin \"data\[10\]\"" {  } { { "VSCPU.vhd" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/VSCPU/VSCPU.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1637686246421 "|vscpu|data[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[9\] " "No output dependent on input pin \"data\[9\]\"" {  } { { "VSCPU.vhd" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/VSCPU/VSCPU.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1637686246421 "|vscpu|data[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data\[8\] " "No output dependent on input pin \"data\[8\]\"" {  } { { "VSCPU.vhd" "" { Text "C:/Data/QuartusPrimeWorkingDirectory/VSCPU/VSCPU.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1637686246421 "|vscpu|data[8]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1637686246421 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "29 " "Implemented 29 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "28 " "Implemented 28 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1637686246422 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1637686246422 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1637686246422 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 45 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 45 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4890 " "Peak virtual memory: 4890 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1637686246439 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 23 22:20:46 2021 " "Processing ended: Tue Nov 23 22:20:46 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1637686246439 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1637686246439 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1637686246439 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1637686246439 ""}
