#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Sat Nov 12 09:39:08 2022
# Process ID: 12860
# Current directory: E:/FPGA/zu02/zu02/AXU2CGA/course_s1_fpga/13_1_lcd7_test
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18412 E:\FPGA\zu02\zu02\AXU2CGA\course_s1_fpga\13_1_lcd7_test\lcd7_test.xpr
# Log file: E:/FPGA/zu02/zu02/AXU2CGA/course_s1_fpga/13_1_lcd7_test/vivado.log
# Journal file: E:/FPGA/zu02/zu02/AXU2CGA/course_s1_fpga/13_1_lcd7_test\vivado.jou
# Running On: DESKTOP-CJ3G5DI, OS: Windows, CPU Frequency: 3600 MHz, CPU Physical cores: 8, Host memory: 34290 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project E:/FPGA/zu02/zu02/AXU2CGA/course_s1_fpga/13_1_lcd7_test/lcd7_test.xpr
INFO: [Project 1-313] Project file moved from 'E:/XilinxPrj/AXU2CG/course_32b/course_s1_fpga/13_1_lcd7_test' since last save.
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory 'E:/FPGA/zu02/zu02/AXU2CGA/course_s1_fpga/13_1_lcd7_test/lcd7_test.ip_user_files', nor could it be found using path 'E:/XilinxPrj/AXU2CG/course_32b/course_s1_fpga/13_1_lcd7_test/lcd7_test.ip_user_files'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.1/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'video_pll' is locked:
* IP definition 'Clocking Wizard (6.0)' for IP 'video_pll' (customized with software release 2020.1) has a different revision in the IP Catalog.
INFO: [Project 1-230] Project 'lcd7_test.xpr' upgraded for this version of Vivado.
upgrade_project -migrate_output_products
WARNING: [IP_Flow 19-2162] IP 'video_pll' is locked:
* IP definition 'Clocking Wizard (6.0)' for IP 'video_pll' (customized with software release 2020.1) has a different revision in the IP Catalog.
INFO: [Coretcl 2-1816] Migrated 'video_pll.xci'
  Source files are located in 'e:/FPGA/zu02/zu02/AXU2CGA/course_s1_fpga/13_1_lcd7_test/lcd7_test.srcs/sources_1/ip/video_pll'
  Output files are located in 'e:/FPGA/zu02/zu02/AXU2CGA/course_s1_fpga/13_1_lcd7_test/lcd7_test.gen/sources_1/ip/video_pll'.
update_compile_order -fileset sources_1
upgrade_ip -srcset video_pll -vlnv xilinx.com:ip:clk_wiz:6.0 [get_ips  video_pll] -log ip_upgrade.log
Upgrading 'video_pll'
INFO: [Project 1-386] Moving file 'e:/FPGA/zu02/zu02/AXU2CGA/course_s1_fpga/13_1_lcd7_test/lcd7_test.srcs/sources_1/ip/video_pll/video_pll.xci' from fileset 'video_pll' to fileset 'sources_1'.
INFO: [IP_Flow 19-3422] Upgraded video_pll (Clocking Wizard 6.0) from revision 5 to revision 10
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'video_pll'...
INFO: [Coretcl 2-1525] Wrote upgrade log to 'E:/FPGA/zu02/zu02/AXU2CGA/course_s1_fpga/13_1_lcd7_test/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2234.176 ; gain = 628.727
export_ip_user_files -of_objects [get_ips video_pll] -no_script -sync -force -quiet
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'video_pll'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'video_pll'...
[Sat Nov 12 09:40:51 2022] Launched video_pll_synth_1, synth_1...
Run output will be captured here:
video_pll_synth_1: E:/FPGA/zu02/zu02/AXU2CGA/course_s1_fpga/13_1_lcd7_test/lcd7_test.runs/video_pll_synth_1/runme.log
synth_1: E:/FPGA/zu02/zu02/AXU2CGA/course_s1_fpga/13_1_lcd7_test/lcd7_test.runs/synth_1/runme.log
[Sat Nov 12 09:40:51 2022] Launched impl_1...
Run output will be captured here: E:/FPGA/zu02/zu02/AXU2CGA/course_s1_fpga/13_1_lcd7_test/lcd7_test.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.1
  **** Build date : Apr 18 2022 at 16:02:36
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.1.0
  ****** Build date   : Apr 13 2022-03:12:08
    **** Build number : 2022.1.1649790728
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 2296.918 ; gain = 0.621
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Digilent/210512180081.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Common 17-39] 'open_hw_target' failed due to earlier errors.
CRITICAL WARNING: [Labtools 27-3421] xczu3_0 PL Power Status OFF, cannot connect PL TAP.  Check POR_B signal.
set_property PROBES.FILE {} [get_hw_devices xczu2_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xczu2_1]
set_property PROGRAM.FILE {E:/FPGA/zu02/zu02/AXU2CGA/course_s1_fpga/13_1_lcd7_test/lcd7_test.runs/impl_1/top.bit} [get_hw_devices xczu2_1]
program_hw_devices [get_hw_devices xczu2_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xczu2_1] 0]
INFO: [Labtools 27-1434] Device xczu2 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
refresh_hw_device [lindex [get_hw_devices xczu2_1] 0]
INFO: [Labtools 27-1434] Device xczu2 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
refresh_hw_device [lindex [get_hw_devices xczu2_1] 0]
INFO: [Labtools 27-1434] Device xczu2 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xczu2_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xczu2_1]
set_property PROGRAM.FILE {E:/FPGA/zu02/zu02/AXU2CGA/course_s1_fpga/13_1_lcd7_test/lcd7_test.runs/impl_1/top.bit} [get_hw_devices xczu2_1]
program_hw_devices [get_hw_devices xczu2_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xczu2_1] 0]
INFO: [Labtools 27-1434] Device xczu2 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210512180081
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
ERROR: [Xicom 50-224] Failed to get JTAG register list: Invalid URL: .
ERROR: [Common 17-39] 'open_hw_target' failed due to earlier errors.
ERROR: [Labtools 27-2312] Device dummy_dap_0 is no longer available.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target.
Use open_hw_target to re-register the hardware device.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtools 27-2312] Device xczu3_1 is no longer available.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target.
Use open_hw_target to re-register the hardware device.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
