// Seed: 1552555409
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  id_3(
      .id_0(1),
      .id_1((id_1) - id_2),
      .id_2(id_1),
      .id_3(id_2),
      .id_4(id_1 == id_1 ? 1'd0 : 1),
      .id_5(id_2),
      .id_6(1),
      .id_7(1)
  );
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    input wand id_1,
    output wor id_2,
    output wand id_3,
    input tri id_4,
    input tri1 id_5
);
  wire id_7;
  module_0 modCall_1 (
      id_7,
      id_7
  );
endmodule
