CAPI=2:
name: fusesoc:pcie:axis:1.0.0
description: axis

filesets:
  rtl:
    files:
      - rtl/axis_register.v
      - rtl/axis_arb_mux.v
      - rtl/arbiter.v
      - rtl/axis_fifo.v
      - rtl/priority_encoder.v
      - rtl/axis_adapter.v
      - rtl/axis_async_fifo.v
    file_type: systemVerilogSource

targets:
  # The "default" target is special in FuseSoC and used in dependencies.
  # The "&default" is a YAML anchor referenced later.
  default: &default
    filesets:
      - rtl
    toplevel: axis_dp