From 9e42269e108ca7f8811178af317616291a8647bb Mon Sep 17 00:00:00 2001
From: Ghennadi Procopciuc <ghennadi.procopciuc@nxp.com>
Date: Tue, 10 May 2022 14:33:36 +0300
Subject: [PATCH 42/64] arm: dts: s32cc: Make QSPI part of the soc node

Issue: ALB-8823
Upstream-Status: Pending 

Signed-off-by: Ghennadi Procopciuc <ghennadi.procopciuc@nxp.com>
Signed-off-by: Zhantao Tang <zhantao.tang@windriver.com>
---
 arch/arm/dts/s32cc.dtsi | 33 +++++++++++++++++----------------
 1 file changed, 17 insertions(+), 16 deletions(-)

diff --git a/arch/arm/dts/s32cc.dtsi b/arch/arm/dts/s32cc.dtsi
index 81f9157d4d..82f52c22b5 100644
--- a/arch/arm/dts/s32cc.dtsi
+++ b/arch/arm/dts/s32cc.dtsi
@@ -143,6 +143,23 @@
 			reg = <0x0 0x4007c400 0x0 0x100>;
 			status = "okay";
 		};
+
+		qspi: spi@40134000 {
+			compatible = "nxp,s32cc-qspi";
+			#address-cells = <1>;
+			#size-cells = <0>;
+			reg = <0x0 0x00000000 0x0 0x20000000>,
+				<0x0 0x40134000 0x0 0x1000>;
+			reg-names = "QuadSPI-memory", "QuadSPI";
+			clock-names = "qspi_en", "qspi";
+			clocks = <&clks S32GEN1_SCMI_CLK_QSPI_FLASH1X>,
+				 <&clks S32GEN1_SCMI_CLK_QSPI_FLASH1X>;
+			spi-max-frequency = <200000000>;
+			// For U-Boot 2020.04 only
+			num-cs = <2>;
+			spi-num-chipselects = <2>;
+			status = "disabled";
+		};
 	};
 
 	uart0:serial@401C8000 {
@@ -328,22 +345,6 @@
 		status = "disabled";
 	};
 
-	qspi: quadspi@40134000 {
-		#address-cells = <1>;
-		#size-cells = <0>;
-		reg = <0x0 0x00000000 0x0 0x20000000>,
-			<0x0 0x40134000 0x0 0x1000>;
-		reg-names = "QuadSPI-memory", "QuadSPI";
-		clock-names = "qspi_en", "qspi";
-		clocks = <&clks S32GEN1_SCMI_CLK_QSPI_FLASH1X>,
-			 <&clks S32GEN1_SCMI_CLK_QSPI_FLASH1X>;
-		spi-max-frequency = <200000000>;
-		// For U-Boot 2020.04 only
-		num-cs = <2>;
-		spi-num-chipselects = <2>;
-		status = "disabled";
-	};
-
 	gmac0: ethernet@4033c000 {
 		compatible = "nxp,s32cc-dwmac";
 		reg = <0x0 0x4033c000 0x0 0x2000>, /* gmac IP */
-- 
2.17.1

