     [PA-PSM]     
     [PA-PSM]     $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
     [PA-PSM]     $$$$$$$$$$$$$$$              EXTRACTED FROM PROTOTYPE_DESIGN              $$$$$$$$$$$$$$$
     [PA-PSM]     $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
     [PA-PSM]     
     [PA-PSM]     **********************  Assertion at critical points  ***************************
     [PA-PSM]     Primay input SA coverage : 100%
     [PA-PSM]     Flop Output SA coverage : 99.884%
     [PA-PSM]     Flop Clk SA coverage : 100%
     [PA-PSM]     For more information on assertion, please refer to file : /users/students/r0678912/Downloads/zigzag/hls_impl/PE/Catapult/SIF/calypto_opt_vhdl/sa.log
     [PA-PSM]     ***********************************************************************************
     [PA-PSM]      Total primary inout ports(word-level) in PowerPro : 0
     [PA-CCOP]    Total number of primary inout ports(bit-level) in PowerPro : 0
     [PA-PSM]     **********************  Tech Cell Read In PowerPro ***************************
     [PA-PSM]      Total number of tech flops in RTL : 0
     [PA-PSM]      Total number of tech cells(other than flop) in RTL : 0
     [PA-PSM]     ***********************************************************************************
     [PA-PSM]      Total number of dead flops(word-level) in PowerPro : 76
     [PA-PSM]      Total number of dead flops(bit-level) in PowerPro : 1234
