// SPDX-License-Identifier: Apache-2.0
// Generated by PeakRDL-cheader - A free and open-source header generator
//  https://github.com/SystemRDL/PeakRDL-cheader

#ifndef I3CCSR_H
#define I3CCSR_H

#ifdef __cplusplus
extern "C" {
#endif

#include <stdint.h>
#include <assert.h>

// Reg - I3CCSR.I3CBase.HCI_VERSION
#define I3CCSR__I3CBASE__HCI_VERSION__VALUE_bm 0xffffffff
#define I3CCSR__I3CBASE__HCI_VERSION__VALUE_bp 0
#define I3CCSR__I3CBASE__HCI_VERSION__VALUE_bw 32
#define I3CCSR__I3CBASE__HCI_VERSION__VALUE_reset 0x120

// Reg - I3CCSR.I3CBase.HC_CONTROL
#define I3CCSR__I3CBASE__HC_CONTROL__IBA_INCLUDE_bm 0x1
#define I3CCSR__I3CBASE__HC_CONTROL__IBA_INCLUDE_bp 0
#define I3CCSR__I3CBASE__HC_CONTROL__IBA_INCLUDE_bw 1
#define I3CCSR__I3CBASE__HC_CONTROL__IBA_INCLUDE_reset 0x0
#define I3CCSR__I3CBASE__HC_CONTROL__AUTOCMD_DATA_RPT_bm 0x8
#define I3CCSR__I3CBASE__HC_CONTROL__AUTOCMD_DATA_RPT_bp 3
#define I3CCSR__I3CBASE__HC_CONTROL__AUTOCMD_DATA_RPT_bw 1
#define I3CCSR__I3CBASE__HC_CONTROL__AUTOCMD_DATA_RPT_reset 0x0
#define I3CCSR__I3CBASE__HC_CONTROL__BYTE_ORDER_bm 0x10
#define I3CCSR__I3CBASE__HC_CONTROL__BYTE_ORDER_bp 4
#define I3CCSR__I3CBASE__HC_CONTROL__BYTE_ORDER_bw 1
#define I3CCSR__I3CBASE__HC_CONTROL__BYTE_ORDER_reset 0x0
#define I3CCSR__I3CBASE__HC_CONTROL__MODE_bm 0x40
#define I3CCSR__I3CBASE__HC_CONTROL__MODE_bp 6
#define I3CCSR__I3CBASE__HC_CONTROL__MODE_bw 1
#define I3CCSR__I3CBASE__HC_CONTROL__MODE_reset 0x1
#define I3CCSR__I3CBASE__HC_CONTROL__I2C_DEVS_bm 0x80
#define I3CCSR__I3CBASE__HC_CONTROL__I2C_DEVS_bp 7
#define I3CCSR__I3CBASE__HC_CONTROL__I2C_DEVS_bw 1
#define I3CCSR__I3CBASE__HC_CONTROL__I2C_DEVS_reset 0x0
#define I3CCSR__I3CBASE__HC_CONTROL__HOT_JOIN_bm 0x100
#define I3CCSR__I3CBASE__HC_CONTROL__HOT_JOIN_bp 8
#define I3CCSR__I3CBASE__HC_CONTROL__HOT_JOIN_bw 1
#define I3CCSR__I3CBASE__HC_CONTROL__HOT_JOIN_reset 0x0
#define I3CCSR__I3CBASE__HC_CONTROL__HALT_ON_CMD_SEQ_TIMEOUT_bm 0x1000
#define I3CCSR__I3CBASE__HC_CONTROL__HALT_ON_CMD_SEQ_TIMEOUT_bp 12
#define I3CCSR__I3CBASE__HC_CONTROL__HALT_ON_CMD_SEQ_TIMEOUT_bw 1
#define I3CCSR__I3CBASE__HC_CONTROL__HALT_ON_CMD_SEQ_TIMEOUT_reset 0x0
#define I3CCSR__I3CBASE__HC_CONTROL__ABORT_bm 0x20000000
#define I3CCSR__I3CBASE__HC_CONTROL__ABORT_bp 29
#define I3CCSR__I3CBASE__HC_CONTROL__ABORT_bw 1
#define I3CCSR__I3CBASE__HC_CONTROL__ABORT_reset 0x0
#define I3CCSR__I3CBASE__HC_CONTROL__RESUME_bm 0x40000000
#define I3CCSR__I3CBASE__HC_CONTROL__RESUME_bp 30
#define I3CCSR__I3CBASE__HC_CONTROL__RESUME_bw 1
#define I3CCSR__I3CBASE__HC_CONTROL__RESUME_reset 0x0
#define I3CCSR__I3CBASE__HC_CONTROL__BUS_ENABLE_bm 0x80000000
#define I3CCSR__I3CBASE__HC_CONTROL__BUS_ENABLE_bp 31
#define I3CCSR__I3CBASE__HC_CONTROL__BUS_ENABLE_bw 1
#define I3CCSR__I3CBASE__HC_CONTROL__BUS_ENABLE_reset 0x0

// Reg - I3CCSR.I3CBase.CONTROLLER_DEVICE_ADDR
#define I3CCSR__I3CBASE__CONTROLLER_DEVICE_ADDR__DYNAMIC_ADDR_bm 0x7f0000
#define I3CCSR__I3CBASE__CONTROLLER_DEVICE_ADDR__DYNAMIC_ADDR_bp 16
#define I3CCSR__I3CBASE__CONTROLLER_DEVICE_ADDR__DYNAMIC_ADDR_bw 7
#define I3CCSR__I3CBASE__CONTROLLER_DEVICE_ADDR__DYNAMIC_ADDR_reset 0x0
#define I3CCSR__I3CBASE__CONTROLLER_DEVICE_ADDR__DYNAMIC_ADDR_VALID_bm 0x80000000
#define I3CCSR__I3CBASE__CONTROLLER_DEVICE_ADDR__DYNAMIC_ADDR_VALID_bp 31
#define I3CCSR__I3CBASE__CONTROLLER_DEVICE_ADDR__DYNAMIC_ADDR_VALID_bw 1
#define I3CCSR__I3CBASE__CONTROLLER_DEVICE_ADDR__DYNAMIC_ADDR_VALID_reset 0x0

// Reg - I3CCSR.I3CBase.HC_CAPABILITIES
#define I3CCSR__I3CBASE__HC_CAPABILITIES__COMB_CMD_bm 0x4
#define I3CCSR__I3CBASE__HC_CAPABILITIES__COMB_CMD_bp 2
#define I3CCSR__I3CBASE__HC_CAPABILITIES__COMB_CMD_bw 1
#define I3CCSR__I3CBASE__HC_CAPABILITIES__COMB_CMD_reset 0x0
#define I3CCSR__I3CBASE__HC_CAPABILITIES__AUTO_CMD_bm 0x8
#define I3CCSR__I3CBASE__HC_CAPABILITIES__AUTO_CMD_bp 3
#define I3CCSR__I3CBASE__HC_CAPABILITIES__AUTO_CMD_bw 1
#define I3CCSR__I3CBASE__HC_CAPABILITIES__AUTO_CMD_reset 0x0
#define I3CCSR__I3CBASE__HC_CAPABILITIES__STANDBY_CR_bm 0x20
#define I3CCSR__I3CBASE__HC_CAPABILITIES__STANDBY_CR_bp 5
#define I3CCSR__I3CBASE__HC_CAPABILITIES__STANDBY_CR_bw 1
#define I3CCSR__I3CBASE__HC_CAPABILITIES__STANDBY_CR_reset 0x0
#define I3CCSR__I3CBASE__HC_CAPABILITIES__HDR_DDR_bm 0x40
#define I3CCSR__I3CBASE__HC_CAPABILITIES__HDR_DDR_bp 6
#define I3CCSR__I3CBASE__HC_CAPABILITIES__HDR_DDR_bw 1
#define I3CCSR__I3CBASE__HC_CAPABILITIES__HDR_DDR_reset 0x0
#define I3CCSR__I3CBASE__HC_CAPABILITIES__HDR_TS_bm 0x80
#define I3CCSR__I3CBASE__HC_CAPABILITIES__HDR_TS_bp 7
#define I3CCSR__I3CBASE__HC_CAPABILITIES__HDR_TS_bw 1
#define I3CCSR__I3CBASE__HC_CAPABILITIES__HDR_TS_reset 0x0
#define I3CCSR__I3CBASE__HC_CAPABILITIES__CMD_CCC_DEFBYTE_bm 0x400
#define I3CCSR__I3CBASE__HC_CAPABILITIES__CMD_CCC_DEFBYTE_bp 10
#define I3CCSR__I3CBASE__HC_CAPABILITIES__CMD_CCC_DEFBYTE_bw 1
#define I3CCSR__I3CBASE__HC_CAPABILITIES__CMD_CCC_DEFBYTE_reset 0x1
#define I3CCSR__I3CBASE__HC_CAPABILITIES__IBI_DATA_ABORT_bm 0x800
#define I3CCSR__I3CBASE__HC_CAPABILITIES__IBI_DATA_ABORT_bp 11
#define I3CCSR__I3CBASE__HC_CAPABILITIES__IBI_DATA_ABORT_bw 1
#define I3CCSR__I3CBASE__HC_CAPABILITIES__IBI_DATA_ABORT_reset 0x0
#define I3CCSR__I3CBASE__HC_CAPABILITIES__IBI_CREDIT_COUNT_bm 0x1000
#define I3CCSR__I3CBASE__HC_CAPABILITIES__IBI_CREDIT_COUNT_bp 12
#define I3CCSR__I3CBASE__HC_CAPABILITIES__IBI_CREDIT_COUNT_bw 1
#define I3CCSR__I3CBASE__HC_CAPABILITIES__IBI_CREDIT_COUNT_reset 0x0
#define I3CCSR__I3CBASE__HC_CAPABILITIES__SCHEDULED_COMMANDS_bm 0x2000
#define I3CCSR__I3CBASE__HC_CAPABILITIES__SCHEDULED_COMMANDS_bp 13
#define I3CCSR__I3CBASE__HC_CAPABILITIES__SCHEDULED_COMMANDS_bw 1
#define I3CCSR__I3CBASE__HC_CAPABILITIES__SCHEDULED_COMMANDS_reset 0x0
#define I3CCSR__I3CBASE__HC_CAPABILITIES__CMD_SIZE_bm 0x300000
#define I3CCSR__I3CBASE__HC_CAPABILITIES__CMD_SIZE_bp 20
#define I3CCSR__I3CBASE__HC_CAPABILITIES__CMD_SIZE_bw 2
#define I3CCSR__I3CBASE__HC_CAPABILITIES__CMD_SIZE_reset 0x0
#define I3CCSR__I3CBASE__HC_CAPABILITIES__SC_CR_EN_bm 0x10000000
#define I3CCSR__I3CBASE__HC_CAPABILITIES__SC_CR_EN_bp 28
#define I3CCSR__I3CBASE__HC_CAPABILITIES__SC_CR_EN_bw 1
#define I3CCSR__I3CBASE__HC_CAPABILITIES__SC_CR_EN_reset 0x0
#define I3CCSR__I3CBASE__HC_CAPABILITIES__SC_IBI_EN_bm 0x20000000
#define I3CCSR__I3CBASE__HC_CAPABILITIES__SC_IBI_EN_bp 29
#define I3CCSR__I3CBASE__HC_CAPABILITIES__SC_IBI_EN_bw 1
#define I3CCSR__I3CBASE__HC_CAPABILITIES__SC_IBI_EN_reset 0x0
#define I3CCSR__I3CBASE__HC_CAPABILITIES__SG_DC_EN_bm 0x40000000
#define I3CCSR__I3CBASE__HC_CAPABILITIES__SG_DC_EN_bp 30
#define I3CCSR__I3CBASE__HC_CAPABILITIES__SG_DC_EN_bw 1
#define I3CCSR__I3CBASE__HC_CAPABILITIES__SG_DC_EN_reset 0x0

// Reg - I3CCSR.I3CBase.RESET_CONTROL
#define I3CCSR__I3CBASE__RESET_CONTROL__SOFT_RST_bm 0x1
#define I3CCSR__I3CBASE__RESET_CONTROL__SOFT_RST_bp 0
#define I3CCSR__I3CBASE__RESET_CONTROL__SOFT_RST_bw 1
#define I3CCSR__I3CBASE__RESET_CONTROL__SOFT_RST_reset 0x0
#define I3CCSR__I3CBASE__RESET_CONTROL__CMD_QUEUE_bm 0x2
#define I3CCSR__I3CBASE__RESET_CONTROL__CMD_QUEUE_bp 1
#define I3CCSR__I3CBASE__RESET_CONTROL__CMD_QUEUE_bw 1
#define I3CCSR__I3CBASE__RESET_CONTROL__CMD_QUEUE_reset 0x0
#define I3CCSR__I3CBASE__RESET_CONTROL__RESP_QUEUE_bm 0x4
#define I3CCSR__I3CBASE__RESET_CONTROL__RESP_QUEUE_bp 2
#define I3CCSR__I3CBASE__RESET_CONTROL__RESP_QUEUE_bw 1
#define I3CCSR__I3CBASE__RESET_CONTROL__RESP_QUEUE_reset 0x0
#define I3CCSR__I3CBASE__RESET_CONTROL__TX_FIFO_bm 0x8
#define I3CCSR__I3CBASE__RESET_CONTROL__TX_FIFO_bp 3
#define I3CCSR__I3CBASE__RESET_CONTROL__TX_FIFO_bw 1
#define I3CCSR__I3CBASE__RESET_CONTROL__TX_FIFO_reset 0x0
#define I3CCSR__I3CBASE__RESET_CONTROL__RX_FIFO_bm 0x10
#define I3CCSR__I3CBASE__RESET_CONTROL__RX_FIFO_bp 4
#define I3CCSR__I3CBASE__RESET_CONTROL__RX_FIFO_bw 1
#define I3CCSR__I3CBASE__RESET_CONTROL__RX_FIFO_reset 0x0
#define I3CCSR__I3CBASE__RESET_CONTROL__IBI_QUEUE_bm 0x20
#define I3CCSR__I3CBASE__RESET_CONTROL__IBI_QUEUE_bp 5
#define I3CCSR__I3CBASE__RESET_CONTROL__IBI_QUEUE_bw 1
#define I3CCSR__I3CBASE__RESET_CONTROL__IBI_QUEUE_reset 0x0

// Reg - I3CCSR.I3CBase.PRESENT_STATE
#define I3CCSR__I3CBASE__PRESENT_STATE__AC_CURRENT_OWN_bm 0x4
#define I3CCSR__I3CBASE__PRESENT_STATE__AC_CURRENT_OWN_bp 2
#define I3CCSR__I3CBASE__PRESENT_STATE__AC_CURRENT_OWN_bw 1
#define I3CCSR__I3CBASE__PRESENT_STATE__AC_CURRENT_OWN_reset 0x1

// Reg - I3CCSR.I3CBase.INTR_STATUS
#define I3CCSR__I3CBASE__INTR_STATUS__HC_INTERNAL_ERR_bm 0x400
#define I3CCSR__I3CBASE__INTR_STATUS__HC_INTERNAL_ERR_bp 10
#define I3CCSR__I3CBASE__INTR_STATUS__HC_INTERNAL_ERR_bw 1
#define I3CCSR__I3CBASE__INTR_STATUS__HC_INTERNAL_ERR_reset 0x0
#define I3CCSR__I3CBASE__INTR_STATUS__HC_SEQ_CANCEL_STAT_bm 0x800
#define I3CCSR__I3CBASE__INTR_STATUS__HC_SEQ_CANCEL_STAT_bp 11
#define I3CCSR__I3CBASE__INTR_STATUS__HC_SEQ_CANCEL_STAT_bw 1
#define I3CCSR__I3CBASE__INTR_STATUS__HC_SEQ_CANCEL_STAT_reset 0x0
#define I3CCSR__I3CBASE__INTR_STATUS__HC_WARN_CMD_SEQ_STALL_bm 0x1000
#define I3CCSR__I3CBASE__INTR_STATUS__HC_WARN_CMD_SEQ_STALL_bp 12
#define I3CCSR__I3CBASE__INTR_STATUS__HC_WARN_CMD_SEQ_STALL_bw 1
#define I3CCSR__I3CBASE__INTR_STATUS__HC_WARN_CMD_SEQ_STALL_reset 0x0
#define I3CCSR__I3CBASE__INTR_STATUS__HC_ERR_CMD_SEQ_TIMEOUT_bm 0x2000
#define I3CCSR__I3CBASE__INTR_STATUS__HC_ERR_CMD_SEQ_TIMEOUT_bp 13
#define I3CCSR__I3CBASE__INTR_STATUS__HC_ERR_CMD_SEQ_TIMEOUT_bw 1
#define I3CCSR__I3CBASE__INTR_STATUS__HC_ERR_CMD_SEQ_TIMEOUT_reset 0x0
#define I3CCSR__I3CBASE__INTR_STATUS__SCHED_CMD_MISSED_TICK_bm 0x4000
#define I3CCSR__I3CBASE__INTR_STATUS__SCHED_CMD_MISSED_TICK_bp 14
#define I3CCSR__I3CBASE__INTR_STATUS__SCHED_CMD_MISSED_TICK_bw 1
#define I3CCSR__I3CBASE__INTR_STATUS__SCHED_CMD_MISSED_TICK_reset 0x0

// Reg - I3CCSR.I3CBase.INTR_STATUS_ENABLE
#define I3CCSR__I3CBASE__INTR_STATUS_ENABLE__HC_INTERNAL_ERR_EN_bm 0x400
#define I3CCSR__I3CBASE__INTR_STATUS_ENABLE__HC_INTERNAL_ERR_EN_bp 10
#define I3CCSR__I3CBASE__INTR_STATUS_ENABLE__HC_INTERNAL_ERR_EN_bw 1
#define I3CCSR__I3CBASE__INTR_STATUS_ENABLE__HC_INTERNAL_ERR_EN_reset 0x0
#define I3CCSR__I3CBASE__INTR_STATUS_ENABLE__HC_SEQ_CANCEL_STAT_EN_bm 0x800
#define I3CCSR__I3CBASE__INTR_STATUS_ENABLE__HC_SEQ_CANCEL_STAT_EN_bp 11
#define I3CCSR__I3CBASE__INTR_STATUS_ENABLE__HC_SEQ_CANCEL_STAT_EN_bw 1
#define I3CCSR__I3CBASE__INTR_STATUS_ENABLE__HC_SEQ_CANCEL_STAT_EN_reset 0x0
#define I3CCSR__I3CBASE__INTR_STATUS_ENABLE__HC_WARN_CMD_SEQ_STALL_EN_bm 0x1000
#define I3CCSR__I3CBASE__INTR_STATUS_ENABLE__HC_WARN_CMD_SEQ_STALL_EN_bp 12
#define I3CCSR__I3CBASE__INTR_STATUS_ENABLE__HC_WARN_CMD_SEQ_STALL_EN_bw 1
#define I3CCSR__I3CBASE__INTR_STATUS_ENABLE__HC_WARN_CMD_SEQ_STALL_EN_reset 0x0
#define I3CCSR__I3CBASE__INTR_STATUS_ENABLE__HC_ERR_CMD_SEQ_TIMEOUT_EN_bm 0x2000
#define I3CCSR__I3CBASE__INTR_STATUS_ENABLE__HC_ERR_CMD_SEQ_TIMEOUT_EN_bp 13
#define I3CCSR__I3CBASE__INTR_STATUS_ENABLE__HC_ERR_CMD_SEQ_TIMEOUT_EN_bw 1
#define I3CCSR__I3CBASE__INTR_STATUS_ENABLE__HC_ERR_CMD_SEQ_TIMEOUT_EN_reset 0x0
#define I3CCSR__I3CBASE__INTR_STATUS_ENABLE__SCHED_CMD_MISSED_TICK_EN_bm 0x4000
#define I3CCSR__I3CBASE__INTR_STATUS_ENABLE__SCHED_CMD_MISSED_TICK_EN_bp 14
#define I3CCSR__I3CBASE__INTR_STATUS_ENABLE__SCHED_CMD_MISSED_TICK_EN_bw 1
#define I3CCSR__I3CBASE__INTR_STATUS_ENABLE__SCHED_CMD_MISSED_TICK_EN_reset 0x0

// Reg - I3CCSR.I3CBase.INTR_SIGNAL_ENABLE
#define I3CCSR__I3CBASE__INTR_SIGNAL_ENABLE__HC_INTERNAL_ERR_INTR_EN_bm 0x400
#define I3CCSR__I3CBASE__INTR_SIGNAL_ENABLE__HC_INTERNAL_ERR_INTR_EN_bp 10
#define I3CCSR__I3CBASE__INTR_SIGNAL_ENABLE__HC_INTERNAL_ERR_INTR_EN_bw 1
#define I3CCSR__I3CBASE__INTR_SIGNAL_ENABLE__HC_INTERNAL_ERR_INTR_EN_reset 0x0
#define I3CCSR__I3CBASE__INTR_SIGNAL_ENABLE__HC_SEQ_CANCEL_STAT_INTR_EN_bm 0x800
#define I3CCSR__I3CBASE__INTR_SIGNAL_ENABLE__HC_SEQ_CANCEL_STAT_INTR_EN_bp 11
#define I3CCSR__I3CBASE__INTR_SIGNAL_ENABLE__HC_SEQ_CANCEL_STAT_INTR_EN_bw 1
#define I3CCSR__I3CBASE__INTR_SIGNAL_ENABLE__HC_SEQ_CANCEL_STAT_INTR_EN_reset 0x0
#define I3CCSR__I3CBASE__INTR_SIGNAL_ENABLE__HC_WARN_CMD_SEQ_STALL_INTR_EN_bm 0x1000
#define I3CCSR__I3CBASE__INTR_SIGNAL_ENABLE__HC_WARN_CMD_SEQ_STALL_INTR_EN_bp 12
#define I3CCSR__I3CBASE__INTR_SIGNAL_ENABLE__HC_WARN_CMD_SEQ_STALL_INTR_EN_bw 1
#define I3CCSR__I3CBASE__INTR_SIGNAL_ENABLE__HC_WARN_CMD_SEQ_STALL_INTR_EN_reset 0x0
#define I3CCSR__I3CBASE__INTR_SIGNAL_ENABLE__HC_ERR_CMD_SEQ_TIMEOUT_INTR_EN_bm 0x2000
#define I3CCSR__I3CBASE__INTR_SIGNAL_ENABLE__HC_ERR_CMD_SEQ_TIMEOUT_INTR_EN_bp 13
#define I3CCSR__I3CBASE__INTR_SIGNAL_ENABLE__HC_ERR_CMD_SEQ_TIMEOUT_INTR_EN_bw 1
#define I3CCSR__I3CBASE__INTR_SIGNAL_ENABLE__HC_ERR_CMD_SEQ_TIMEOUT_INTR_EN_reset 0x0
#define I3CCSR__I3CBASE__INTR_SIGNAL_ENABLE__SCHED_CMD_MISSED_TICK_INTR_EN_bm 0x4000
#define I3CCSR__I3CBASE__INTR_SIGNAL_ENABLE__SCHED_CMD_MISSED_TICK_INTR_EN_bp 14
#define I3CCSR__I3CBASE__INTR_SIGNAL_ENABLE__SCHED_CMD_MISSED_TICK_INTR_EN_bw 1
#define I3CCSR__I3CBASE__INTR_SIGNAL_ENABLE__SCHED_CMD_MISSED_TICK_INTR_EN_reset 0x0

// Reg - I3CCSR.I3CBase.INTR_FORCE
#define I3CCSR__I3CBASE__INTR_FORCE__FORCE_HC_INTERNAL_ERR_bm 0x400
#define I3CCSR__I3CBASE__INTR_FORCE__FORCE_HC_INTERNAL_ERR_bp 10
#define I3CCSR__I3CBASE__INTR_FORCE__FORCE_HC_INTERNAL_ERR_bw 1
#define I3CCSR__I3CBASE__INTR_FORCE__FORCE_HC_INTERNAL_ERR_reset 0x0
#define I3CCSR__I3CBASE__INTR_FORCE__FORCE_HC_SEQ_CANCEL_STAT_bm 0x800
#define I3CCSR__I3CBASE__INTR_FORCE__FORCE_HC_SEQ_CANCEL_STAT_bp 11
#define I3CCSR__I3CBASE__INTR_FORCE__FORCE_HC_SEQ_CANCEL_STAT_bw 1
#define I3CCSR__I3CBASE__INTR_FORCE__FORCE_HC_SEQ_CANCEL_STAT_reset 0x0
#define I3CCSR__I3CBASE__INTR_FORCE__FORCE_HC_WARN_CMD_SEQ_STALL_bm 0x1000
#define I3CCSR__I3CBASE__INTR_FORCE__FORCE_HC_WARN_CMD_SEQ_STALL_bp 12
#define I3CCSR__I3CBASE__INTR_FORCE__FORCE_HC_WARN_CMD_SEQ_STALL_bw 1
#define I3CCSR__I3CBASE__INTR_FORCE__FORCE_HC_WARN_CMD_SEQ_STALL_reset 0x0
#define I3CCSR__I3CBASE__INTR_FORCE__FORCE_HC_ERR_CMD_SEQ_TIMEOUT_bm 0x2000
#define I3CCSR__I3CBASE__INTR_FORCE__FORCE_HC_ERR_CMD_SEQ_TIMEOUT_bp 13
#define I3CCSR__I3CBASE__INTR_FORCE__FORCE_HC_ERR_CMD_SEQ_TIMEOUT_bw 1
#define I3CCSR__I3CBASE__INTR_FORCE__FORCE_HC_ERR_CMD_SEQ_TIMEOUT_reset 0x0
#define I3CCSR__I3CBASE__INTR_FORCE__FORCE_SCHED_CMD_MISSED_TICK_bm 0x4000
#define I3CCSR__I3CBASE__INTR_FORCE__FORCE_SCHED_CMD_MISSED_TICK_bp 14
#define I3CCSR__I3CBASE__INTR_FORCE__FORCE_SCHED_CMD_MISSED_TICK_bw 1
#define I3CCSR__I3CBASE__INTR_FORCE__FORCE_SCHED_CMD_MISSED_TICK_reset 0x0

// Reg - I3CCSR.I3CBase.DAT_SECTION_OFFSET
#define I3CCSR__I3CBASE__DAT_SECTION_OFFSET__TABLE_OFFSET_bm 0xfff
#define I3CCSR__I3CBASE__DAT_SECTION_OFFSET__TABLE_OFFSET_bp 0
#define I3CCSR__I3CBASE__DAT_SECTION_OFFSET__TABLE_OFFSET_bw 12
#define I3CCSR__I3CBASE__DAT_SECTION_OFFSET__TABLE_OFFSET_reset 0x400
#define I3CCSR__I3CBASE__DAT_SECTION_OFFSET__DAT_ENTIRES_bm 0x7f000
#define I3CCSR__I3CBASE__DAT_SECTION_OFFSET__DAT_ENTIRES_bp 12
#define I3CCSR__I3CBASE__DAT_SECTION_OFFSET__DAT_ENTIRES_bw 7
#define I3CCSR__I3CBASE__DAT_SECTION_OFFSET__DAT_ENTIRES_reset 0x7f
#define I3CCSR__I3CBASE__DAT_SECTION_OFFSET__ENTRY_SIZE_bm 0xf0000000
#define I3CCSR__I3CBASE__DAT_SECTION_OFFSET__ENTRY_SIZE_bp 28
#define I3CCSR__I3CBASE__DAT_SECTION_OFFSET__ENTRY_SIZE_bw 4
#define I3CCSR__I3CBASE__DAT_SECTION_OFFSET__ENTRY_SIZE_reset 0x0

// Reg - I3CCSR.I3CBase.DCT_SECTION_OFFSET
#define I3CCSR__I3CBASE__DCT_SECTION_OFFSET__TABLE_OFFSET_bm 0xfff
#define I3CCSR__I3CBASE__DCT_SECTION_OFFSET__TABLE_OFFSET_bp 0
#define I3CCSR__I3CBASE__DCT_SECTION_OFFSET__TABLE_OFFSET_bw 12
#define I3CCSR__I3CBASE__DCT_SECTION_OFFSET__TABLE_OFFSET_reset 0x800
#define I3CCSR__I3CBASE__DCT_SECTION_OFFSET__DCT_SIZE_bm 0x7f000
#define I3CCSR__I3CBASE__DCT_SECTION_OFFSET__DCT_SIZE_bp 12
#define I3CCSR__I3CBASE__DCT_SECTION_OFFSET__DCT_SIZE_bw 7
#define I3CCSR__I3CBASE__DCT_SECTION_OFFSET__DCT_SIZE_reset 0x7f
#define I3CCSR__I3CBASE__DCT_SECTION_OFFSET__TABLE_IDX_bm 0xf80000
#define I3CCSR__I3CBASE__DCT_SECTION_OFFSET__TABLE_IDX_bp 19
#define I3CCSR__I3CBASE__DCT_SECTION_OFFSET__TABLE_IDX_bw 5
#define I3CCSR__I3CBASE__DCT_SECTION_OFFSET__TABLE_IDX_reset 0x0
#define I3CCSR__I3CBASE__DCT_SECTION_OFFSET__ENTRY_SIZE_bm 0xf0000000
#define I3CCSR__I3CBASE__DCT_SECTION_OFFSET__ENTRY_SIZE_bp 28
#define I3CCSR__I3CBASE__DCT_SECTION_OFFSET__ENTRY_SIZE_bw 4
#define I3CCSR__I3CBASE__DCT_SECTION_OFFSET__ENTRY_SIZE_reset 0x0

// Reg - I3CCSR.I3CBase.RING_HEADERS_SECTION_OFFSET
#define I3CCSR__I3CBASE__RING_HEADERS_SECTION_OFFSET__RING_OFFSET_bm 0xffff
#define I3CCSR__I3CBASE__RING_HEADERS_SECTION_OFFSET__RING_OFFSET_bp 0
#define I3CCSR__I3CBASE__RING_HEADERS_SECTION_OFFSET__RING_OFFSET_bw 16
#define I3CCSR__I3CBASE__RING_HEADERS_SECTION_OFFSET__RING_OFFSET_reset 0x0

// Reg - I3CCSR.I3CBase.PIO_SECTION_OFFSET
#define I3CCSR__I3CBASE__PIO_SECTION_OFFSET__PIO_OFFSET_bm 0xffff
#define I3CCSR__I3CBASE__PIO_SECTION_OFFSET__PIO_OFFSET_bp 0
#define I3CCSR__I3CBASE__PIO_SECTION_OFFSET__PIO_OFFSET_bw 16
#define I3CCSR__I3CBASE__PIO_SECTION_OFFSET__PIO_OFFSET_reset 0x100

// Reg - I3CCSR.I3CBase.EXT_CAPS_SECTION_OFFSET
#define I3CCSR__I3CBASE__EXT_CAPS_SECTION_OFFSET__EXT_OFFSET_bm 0xffff
#define I3CCSR__I3CBASE__EXT_CAPS_SECTION_OFFSET__EXT_OFFSET_bp 0
#define I3CCSR__I3CBASE__EXT_CAPS_SECTION_OFFSET__EXT_OFFSET_bw 16
#define I3CCSR__I3CBASE__EXT_CAPS_SECTION_OFFSET__EXT_OFFSET_reset 0x0

// Reg - I3CCSR.I3CBase.INT_CTRL_CMDS_EN
#define I3CCSR__I3CBASE__INT_CTRL_CMDS_EN__ICC_SUPPORT_bm 0x1
#define I3CCSR__I3CBASE__INT_CTRL_CMDS_EN__ICC_SUPPORT_bp 0
#define I3CCSR__I3CBASE__INT_CTRL_CMDS_EN__ICC_SUPPORT_bw 1
#define I3CCSR__I3CBASE__INT_CTRL_CMDS_EN__ICC_SUPPORT_reset 0x1
#define I3CCSR__I3CBASE__INT_CTRL_CMDS_EN__MIPI_SUPPORT_bm 0xfffe
#define I3CCSR__I3CBASE__INT_CTRL_CMDS_EN__MIPI_SUPPORT_bp 1
#define I3CCSR__I3CBASE__INT_CTRL_CMDS_EN__MIPI_SUPPORT_bw 15
#define I3CCSR__I3CBASE__INT_CTRL_CMDS_EN__MIPI_SUPPORT_reset 0x35

// Reg - I3CCSR.I3CBase.IBI_NOTIFY_CTRL
#define I3CCSR__I3CBASE__IBI_NOTIFY_CTRL__HJ_REJECTED_bm 0x1
#define I3CCSR__I3CBASE__IBI_NOTIFY_CTRL__HJ_REJECTED_bp 0
#define I3CCSR__I3CBASE__IBI_NOTIFY_CTRL__HJ_REJECTED_bw 1
#define I3CCSR__I3CBASE__IBI_NOTIFY_CTRL__HJ_REJECTED_reset 0x0
#define I3CCSR__I3CBASE__IBI_NOTIFY_CTRL__CRR_REJECTED_bm 0x2
#define I3CCSR__I3CBASE__IBI_NOTIFY_CTRL__CRR_REJECTED_bp 1
#define I3CCSR__I3CBASE__IBI_NOTIFY_CTRL__CRR_REJECTED_bw 1
#define I3CCSR__I3CBASE__IBI_NOTIFY_CTRL__CRR_REJECTED_reset 0x0
#define I3CCSR__I3CBASE__IBI_NOTIFY_CTRL__IBI_REJECTED_bm 0x8
#define I3CCSR__I3CBASE__IBI_NOTIFY_CTRL__IBI_REJECTED_bp 3
#define I3CCSR__I3CBASE__IBI_NOTIFY_CTRL__IBI_REJECTED_bw 1
#define I3CCSR__I3CBASE__IBI_NOTIFY_CTRL__IBI_REJECTED_reset 0x0

// Reg - I3CCSR.I3CBase.IBI_DATA_ABORT_CTRL
#define I3CCSR__I3CBASE__IBI_DATA_ABORT_CTRL__MATCH_ID_bm 0xff00
#define I3CCSR__I3CBASE__IBI_DATA_ABORT_CTRL__MATCH_ID_bp 8
#define I3CCSR__I3CBASE__IBI_DATA_ABORT_CTRL__MATCH_ID_bw 8
#define I3CCSR__I3CBASE__IBI_DATA_ABORT_CTRL__MATCH_ID_reset 0x0
#define I3CCSR__I3CBASE__IBI_DATA_ABORT_CTRL__MAX_DATA_LENGTH_bm 0x30000
#define I3CCSR__I3CBASE__IBI_DATA_ABORT_CTRL__MAX_DATA_LENGTH_bp 16
#define I3CCSR__I3CBASE__IBI_DATA_ABORT_CTRL__MAX_DATA_LENGTH_bw 2
#define I3CCSR__I3CBASE__IBI_DATA_ABORT_CTRL__MAX_DATA_LENGTH_reset 0x0
#define I3CCSR__I3CBASE__IBI_DATA_ABORT_CTRL__IBI_MATCH_STATSUS_bm 0x1c0000
#define I3CCSR__I3CBASE__IBI_DATA_ABORT_CTRL__IBI_MATCH_STATSUS_bp 18
#define I3CCSR__I3CBASE__IBI_DATA_ABORT_CTRL__IBI_MATCH_STATSUS_bw 3
#define I3CCSR__I3CBASE__IBI_DATA_ABORT_CTRL__IBI_MATCH_STATSUS_reset 0x0
#define I3CCSR__I3CBASE__IBI_DATA_ABORT_CTRL__DATA_ABORT_MONITOR_bm 0x80000000
#define I3CCSR__I3CBASE__IBI_DATA_ABORT_CTRL__DATA_ABORT_MONITOR_bp 31
#define I3CCSR__I3CBASE__IBI_DATA_ABORT_CTRL__DATA_ABORT_MONITOR_bw 1
#define I3CCSR__I3CBASE__IBI_DATA_ABORT_CTRL__DATA_ABORT_MONITOR_reset 0x0

// Reg - I3CCSR.I3CBase.DEV_CTX_BASE_LO
#define I3CCSR__I3CBASE__DEV_CTX_BASE_LO__BASE_LO_bm 0x1
#define I3CCSR__I3CBASE__DEV_CTX_BASE_LO__BASE_LO_bp 0
#define I3CCSR__I3CBASE__DEV_CTX_BASE_LO__BASE_LO_bw 1
#define I3CCSR__I3CBASE__DEV_CTX_BASE_LO__BASE_LO_reset 0x0

// Reg - I3CCSR.I3CBase.DEV_CTX_BASE_HI
#define I3CCSR__I3CBASE__DEV_CTX_BASE_HI__BASE_HI_bm 0x1
#define I3CCSR__I3CBASE__DEV_CTX_BASE_HI__BASE_HI_bp 0
#define I3CCSR__I3CBASE__DEV_CTX_BASE_HI__BASE_HI_bw 1
#define I3CCSR__I3CBASE__DEV_CTX_BASE_HI__BASE_HI_reset 0x0

// Reg - I3CCSR.I3CBase.DEV_CTX_SG
#define I3CCSR__I3CBASE__DEV_CTX_SG__LIST_SIZE_bm 0xffff
#define I3CCSR__I3CBASE__DEV_CTX_SG__LIST_SIZE_bp 0
#define I3CCSR__I3CBASE__DEV_CTX_SG__LIST_SIZE_bw 16
#define I3CCSR__I3CBASE__DEV_CTX_SG__LIST_SIZE_reset 0x0
#define I3CCSR__I3CBASE__DEV_CTX_SG__BLP_bm 0x80000000
#define I3CCSR__I3CBASE__DEV_CTX_SG__BLP_bp 31
#define I3CCSR__I3CBASE__DEV_CTX_SG__BLP_bw 1
#define I3CCSR__I3CBASE__DEV_CTX_SG__BLP_reset 0x0

// Regfile - I3CCSR.I3CBase
typedef struct __attribute__ ((__packed__)) {
    uint32_t HCI_VERSION;
    uint32_t HC_CONTROL;
    uint32_t CONTROLLER_DEVICE_ADDR;
    uint32_t HC_CAPABILITIES;
    uint32_t RESET_CONTROL;
    uint32_t PRESENT_STATE;
    uint8_t RESERVED_18_1f[0x8];
    uint32_t INTR_STATUS;
    uint32_t INTR_STATUS_ENABLE;
    uint32_t INTR_SIGNAL_ENABLE;
    uint32_t INTR_FORCE;
    uint32_t DAT_SECTION_OFFSET;
    uint32_t DCT_SECTION_OFFSET;
    uint32_t RING_HEADERS_SECTION_OFFSET;
    uint32_t PIO_SECTION_OFFSET;
    uint32_t EXT_CAPS_SECTION_OFFSET;
    uint8_t RESERVED_44_4b[0x8];
    uint32_t INT_CTRL_CMDS_EN;
    uint8_t RESERVED_50_57[0x8];
    uint32_t IBI_NOTIFY_CTRL;
    uint32_t IBI_DATA_ABORT_CTRL;
    uint32_t DEV_CTX_BASE_LO;
    uint32_t DEV_CTX_BASE_HI;
    uint32_t DEV_CTX_SG;
} I3CCSR__I3CBase_t;

// Reg - I3CCSR.PIOControl.COMMAND_PORT
#define I3CCSR__PIOCONTROL__COMMAND_PORT__CMD_bm 0x1
#define I3CCSR__PIOCONTROL__COMMAND_PORT__CMD_bp 0
#define I3CCSR__PIOCONTROL__COMMAND_PORT__CMD_bw 1

// Reg - I3CCSR.PIOControl.RESPONSE_PORT
#define I3CCSR__PIOCONTROL__RESPONSE_PORT__RESP_bm 0x1
#define I3CCSR__PIOCONTROL__RESPONSE_PORT__RESP_bp 0
#define I3CCSR__PIOCONTROL__RESPONSE_PORT__RESP_bw 1

// Reg - I3CCSR.PIOControl.XFER_DATA_PORT
#define I3CCSR__PIOCONTROL__XFER_DATA_PORT__TX_DATA_bm 0xffffffff
#define I3CCSR__PIOCONTROL__XFER_DATA_PORT__TX_DATA_bp 0
#define I3CCSR__PIOCONTROL__XFER_DATA_PORT__TX_DATA_bw 32
#define I3CCSR__PIOCONTROL__XFER_DATA_PORT__RX_DATA_bm 0xffffffff
#define I3CCSR__PIOCONTROL__XFER_DATA_PORT__RX_DATA_bp 0
#define I3CCSR__PIOCONTROL__XFER_DATA_PORT__RX_DATA_bw 32

// Reg - I3CCSR.PIOControl.IBI_PORT
#define I3CCSR__PIOCONTROL__IBI_PORT__IBI_PORT_bm 0x1
#define I3CCSR__PIOCONTROL__IBI_PORT__IBI_PORT_bp 0
#define I3CCSR__PIOCONTROL__IBI_PORT__IBI_PORT_bw 1

// Reg - I3CCSR.PIOControl.QUEUE_THLD_CTRL
#define I3CCSR__PIOCONTROL__QUEUE_THLD_CTRL__CMD_EMPTY_bm 0xff
#define I3CCSR__PIOCONTROL__QUEUE_THLD_CTRL__CMD_EMPTY_bp 0
#define I3CCSR__PIOCONTROL__QUEUE_THLD_CTRL__CMD_EMPTY_bw 8
#define I3CCSR__PIOCONTROL__QUEUE_THLD_CTRL__CMD_EMPTY_reset 0x1
#define I3CCSR__PIOCONTROL__QUEUE_THLD_CTRL__RESP_BUF_bm 0xff00
#define I3CCSR__PIOCONTROL__QUEUE_THLD_CTRL__RESP_BUF_bp 8
#define I3CCSR__PIOCONTROL__QUEUE_THLD_CTRL__RESP_BUF_bw 8
#define I3CCSR__PIOCONTROL__QUEUE_THLD_CTRL__RESP_BUF_reset 0x1
#define I3CCSR__PIOCONTROL__QUEUE_THLD_CTRL__IBI_DATA_SIZE_bm 0xff0000
#define I3CCSR__PIOCONTROL__QUEUE_THLD_CTRL__IBI_DATA_SIZE_bp 16
#define I3CCSR__PIOCONTROL__QUEUE_THLD_CTRL__IBI_DATA_SIZE_bw 8
#define I3CCSR__PIOCONTROL__QUEUE_THLD_CTRL__IBI_DATA_SIZE_reset 0x1
#define I3CCSR__PIOCONTROL__QUEUE_THLD_CTRL__IBI_STATUS_bm 0xff000000
#define I3CCSR__PIOCONTROL__QUEUE_THLD_CTRL__IBI_STATUS_bp 24
#define I3CCSR__PIOCONTROL__QUEUE_THLD_CTRL__IBI_STATUS_bw 8
#define I3CCSR__PIOCONTROL__QUEUE_THLD_CTRL__IBI_STATUS_reset 0x1

// Reg - I3CCSR.PIOControl.DATA_BUFFER_THLD_CTRL
#define I3CCSR__PIOCONTROL__DATA_BUFFER_THLD_CTRL__TX_BUX_bm 0x7
#define I3CCSR__PIOCONTROL__DATA_BUFFER_THLD_CTRL__TX_BUX_bp 0
#define I3CCSR__PIOCONTROL__DATA_BUFFER_THLD_CTRL__TX_BUX_bw 3
#define I3CCSR__PIOCONTROL__DATA_BUFFER_THLD_CTRL__TX_BUX_reset 0x1
#define I3CCSR__PIOCONTROL__DATA_BUFFER_THLD_CTRL__RX_BUF_bm 0x700
#define I3CCSR__PIOCONTROL__DATA_BUFFER_THLD_CTRL__RX_BUF_bp 8
#define I3CCSR__PIOCONTROL__DATA_BUFFER_THLD_CTRL__RX_BUF_bw 3
#define I3CCSR__PIOCONTROL__DATA_BUFFER_THLD_CTRL__RX_BUF_reset 0x1
#define I3CCSR__PIOCONTROL__DATA_BUFFER_THLD_CTRL__TX_START_LOG_bm 0x70000
#define I3CCSR__PIOCONTROL__DATA_BUFFER_THLD_CTRL__TX_START_LOG_bp 16
#define I3CCSR__PIOCONTROL__DATA_BUFFER_THLD_CTRL__TX_START_LOG_bw 3
#define I3CCSR__PIOCONTROL__DATA_BUFFER_THLD_CTRL__TX_START_LOG_reset 0x1
#define I3CCSR__PIOCONTROL__DATA_BUFFER_THLD_CTRL__RX_START_LOG_bm 0x7000000
#define I3CCSR__PIOCONTROL__DATA_BUFFER_THLD_CTRL__RX_START_LOG_bp 24
#define I3CCSR__PIOCONTROL__DATA_BUFFER_THLD_CTRL__RX_START_LOG_bw 3
#define I3CCSR__PIOCONTROL__DATA_BUFFER_THLD_CTRL__RX_START_LOG_reset 0x1

// Reg - I3CCSR.PIOControl.QUEUE_SIZE
#define I3CCSR__PIOCONTROL__QUEUE_SIZE__CR_QUEUE_SIZE_bm 0xff
#define I3CCSR__PIOCONTROL__QUEUE_SIZE__CR_QUEUE_SIZE_bp 0
#define I3CCSR__PIOCONTROL__QUEUE_SIZE__CR_QUEUE_SIZE_bw 8
#define I3CCSR__PIOCONTROL__QUEUE_SIZE__CR_QUEUE_SIZE_reset 0xff
#define I3CCSR__PIOCONTROL__QUEUE_SIZE__IBI_QUEUE_SIZE_bm 0xff00
#define I3CCSR__PIOCONTROL__QUEUE_SIZE__IBI_QUEUE_SIZE_bp 8
#define I3CCSR__PIOCONTROL__QUEUE_SIZE__IBI_QUEUE_SIZE_bw 8
#define I3CCSR__PIOCONTROL__QUEUE_SIZE__IBI_QUEUE_SIZE_reset 0xff
#define I3CCSR__PIOCONTROL__QUEUE_SIZE__RX_QUEUE_SIZE_bm 0xff0000
#define I3CCSR__PIOCONTROL__QUEUE_SIZE__RX_QUEUE_SIZE_bp 16
#define I3CCSR__PIOCONTROL__QUEUE_SIZE__RX_QUEUE_SIZE_bw 8
#define I3CCSR__PIOCONTROL__QUEUE_SIZE__RX_QUEUE_SIZE_reset 0x7
#define I3CCSR__PIOCONTROL__QUEUE_SIZE__TX_QUEUE_SIZE_bm 0xff000000
#define I3CCSR__PIOCONTROL__QUEUE_SIZE__TX_QUEUE_SIZE_bp 24
#define I3CCSR__PIOCONTROL__QUEUE_SIZE__TX_QUEUE_SIZE_bw 8
#define I3CCSR__PIOCONTROL__QUEUE_SIZE__TX_QUEUE_SIZE_reset 0x7

// Reg - I3CCSR.PIOControl.ALT_QUEUE_SIZE
#define I3CCSR__PIOCONTROL__ALT_QUEUE_SIZE__ALT_RESP_QUEUE_SIZE_bm 0xff
#define I3CCSR__PIOCONTROL__ALT_QUEUE_SIZE__ALT_RESP_QUEUE_SIZE_bp 0
#define I3CCSR__PIOCONTROL__ALT_QUEUE_SIZE__ALT_RESP_QUEUE_SIZE_bw 8
#define I3CCSR__PIOCONTROL__ALT_QUEUE_SIZE__ALT_RESP_QUEUE_SIZE_reset 0x0
#define I3CCSR__PIOCONTROL__ALT_QUEUE_SIZE__ALT_RESP_QUEUE_EN_bm 0x1000000
#define I3CCSR__PIOCONTROL__ALT_QUEUE_SIZE__ALT_RESP_QUEUE_EN_bp 24
#define I3CCSR__PIOCONTROL__ALT_QUEUE_SIZE__ALT_RESP_QUEUE_EN_bw 1
#define I3CCSR__PIOCONTROL__ALT_QUEUE_SIZE__ALT_RESP_QUEUE_EN_reset 0x0
#define I3CCSR__PIOCONTROL__ALT_QUEUE_SIZE__EXT_IBI_QUEUE_SIZE_bm 0x10000000
#define I3CCSR__PIOCONTROL__ALT_QUEUE_SIZE__EXT_IBI_QUEUE_SIZE_bp 28
#define I3CCSR__PIOCONTROL__ALT_QUEUE_SIZE__EXT_IBI_QUEUE_SIZE_bw 1
#define I3CCSR__PIOCONTROL__ALT_QUEUE_SIZE__EXT_IBI_QUEUE_SIZE_reset 0x0

// Reg - I3CCSR.PIOControl.PIO_INTR_STATUS
#define I3CCSR__PIOCONTROL__PIO_INTR_STATUS__TX_THRESHOLD_bm 0x1
#define I3CCSR__PIOCONTROL__PIO_INTR_STATUS__TX_THRESHOLD_bp 0
#define I3CCSR__PIOCONTROL__PIO_INTR_STATUS__TX_THRESHOLD_bw 1
#define I3CCSR__PIOCONTROL__PIO_INTR_STATUS__TX_THRESHOLD_reset 0x0
#define I3CCSR__PIOCONTROL__PIO_INTR_STATUS__RX_THRESHOLD_bm 0x2
#define I3CCSR__PIOCONTROL__PIO_INTR_STATUS__RX_THRESHOLD_bp 1
#define I3CCSR__PIOCONTROL__PIO_INTR_STATUS__RX_THRESHOLD_bw 1
#define I3CCSR__PIOCONTROL__PIO_INTR_STATUS__RX_THRESHOLD_reset 0x0
#define I3CCSR__PIOCONTROL__PIO_INTR_STATUS__IBI_STATUS_bm 0x4
#define I3CCSR__PIOCONTROL__PIO_INTR_STATUS__IBI_STATUS_bp 2
#define I3CCSR__PIOCONTROL__PIO_INTR_STATUS__IBI_STATUS_bw 1
#define I3CCSR__PIOCONTROL__PIO_INTR_STATUS__IBI_STATUS_reset 0x0
#define I3CCSR__PIOCONTROL__PIO_INTR_STATUS__CMD_QUEUE_READY_bm 0x8
#define I3CCSR__PIOCONTROL__PIO_INTR_STATUS__CMD_QUEUE_READY_bp 3
#define I3CCSR__PIOCONTROL__PIO_INTR_STATUS__CMD_QUEUE_READY_bw 1
#define I3CCSR__PIOCONTROL__PIO_INTR_STATUS__CMD_QUEUE_READY_reset 0x0
#define I3CCSR__PIOCONTROL__PIO_INTR_STATUS__RESP_READY_bm 0x10
#define I3CCSR__PIOCONTROL__PIO_INTR_STATUS__RESP_READY_bp 4
#define I3CCSR__PIOCONTROL__PIO_INTR_STATUS__RESP_READY_bw 1
#define I3CCSR__PIOCONTROL__PIO_INTR_STATUS__RESP_READY_reset 0x0
#define I3CCSR__PIOCONTROL__PIO_INTR_STATUS__TRANSFER_ABORT_bm 0x20
#define I3CCSR__PIOCONTROL__PIO_INTR_STATUS__TRANSFER_ABORT_bp 5
#define I3CCSR__PIOCONTROL__PIO_INTR_STATUS__TRANSFER_ABORT_bw 1
#define I3CCSR__PIOCONTROL__PIO_INTR_STATUS__TRANSFER_ABORT_reset 0x0
#define I3CCSR__PIOCONTROL__PIO_INTR_STATUS__TRANSFER_ERR_bm 0x200
#define I3CCSR__PIOCONTROL__PIO_INTR_STATUS__TRANSFER_ERR_bp 9
#define I3CCSR__PIOCONTROL__PIO_INTR_STATUS__TRANSFER_ERR_bw 1
#define I3CCSR__PIOCONTROL__PIO_INTR_STATUS__TRANSFER_ERR_reset 0x0

// Reg - I3CCSR.PIOControl.PIO_INTR_STATUS_ENABLE
#define I3CCSR__PIOCONTROL__PIO_INTR_STATUS_ENABLE__TX_THRESHOLD_EN_bm 0x1
#define I3CCSR__PIOCONTROL__PIO_INTR_STATUS_ENABLE__TX_THRESHOLD_EN_bp 0
#define I3CCSR__PIOCONTROL__PIO_INTR_STATUS_ENABLE__TX_THRESHOLD_EN_bw 1
#define I3CCSR__PIOCONTROL__PIO_INTR_STATUS_ENABLE__TX_THRESHOLD_EN_reset 0x0
#define I3CCSR__PIOCONTROL__PIO_INTR_STATUS_ENABLE__RX_THRESHOLD_EN_bm 0x2
#define I3CCSR__PIOCONTROL__PIO_INTR_STATUS_ENABLE__RX_THRESHOLD_EN_bp 1
#define I3CCSR__PIOCONTROL__PIO_INTR_STATUS_ENABLE__RX_THRESHOLD_EN_bw 1
#define I3CCSR__PIOCONTROL__PIO_INTR_STATUS_ENABLE__RX_THRESHOLD_EN_reset 0x0
#define I3CCSR__PIOCONTROL__PIO_INTR_STATUS_ENABLE__IBI_STATUS_EN_bm 0x4
#define I3CCSR__PIOCONTROL__PIO_INTR_STATUS_ENABLE__IBI_STATUS_EN_bp 2
#define I3CCSR__PIOCONTROL__PIO_INTR_STATUS_ENABLE__IBI_STATUS_EN_bw 1
#define I3CCSR__PIOCONTROL__PIO_INTR_STATUS_ENABLE__IBI_STATUS_EN_reset 0x0
#define I3CCSR__PIOCONTROL__PIO_INTR_STATUS_ENABLE__CMD_QUEUE_READY_EN_bm 0x8
#define I3CCSR__PIOCONTROL__PIO_INTR_STATUS_ENABLE__CMD_QUEUE_READY_EN_bp 3
#define I3CCSR__PIOCONTROL__PIO_INTR_STATUS_ENABLE__CMD_QUEUE_READY_EN_bw 1
#define I3CCSR__PIOCONTROL__PIO_INTR_STATUS_ENABLE__CMD_QUEUE_READY_EN_reset 0x0
#define I3CCSR__PIOCONTROL__PIO_INTR_STATUS_ENABLE__RESP_READY_EN_bm 0x10
#define I3CCSR__PIOCONTROL__PIO_INTR_STATUS_ENABLE__RESP_READY_EN_bp 4
#define I3CCSR__PIOCONTROL__PIO_INTR_STATUS_ENABLE__RESP_READY_EN_bw 1
#define I3CCSR__PIOCONTROL__PIO_INTR_STATUS_ENABLE__RESP_READY_EN_reset 0x0
#define I3CCSR__PIOCONTROL__PIO_INTR_STATUS_ENABLE__TRANSFER_ABORT_EN_bm 0x20
#define I3CCSR__PIOCONTROL__PIO_INTR_STATUS_ENABLE__TRANSFER_ABORT_EN_bp 5
#define I3CCSR__PIOCONTROL__PIO_INTR_STATUS_ENABLE__TRANSFER_ABORT_EN_bw 1
#define I3CCSR__PIOCONTROL__PIO_INTR_STATUS_ENABLE__TRANSFER_ABORT_EN_reset 0x0
#define I3CCSR__PIOCONTROL__PIO_INTR_STATUS_ENABLE__TRANSFER_ERR_EN_bm 0x200
#define I3CCSR__PIOCONTROL__PIO_INTR_STATUS_ENABLE__TRANSFER_ERR_EN_bp 9
#define I3CCSR__PIOCONTROL__PIO_INTR_STATUS_ENABLE__TRANSFER_ERR_EN_bw 1
#define I3CCSR__PIOCONTROL__PIO_INTR_STATUS_ENABLE__TRANSFER_ERR_EN_reset 0x0

// Reg - I3CCSR.PIOControl.PIO_INTR_SIGNAL_ENABLE
#define I3CCSR__PIOCONTROL__PIO_INTR_SIGNAL_ENABLE__TX_THRESHOLD_INTR_EN_bm 0x1
#define I3CCSR__PIOCONTROL__PIO_INTR_SIGNAL_ENABLE__TX_THRESHOLD_INTR_EN_bp 0
#define I3CCSR__PIOCONTROL__PIO_INTR_SIGNAL_ENABLE__TX_THRESHOLD_INTR_EN_bw 1
#define I3CCSR__PIOCONTROL__PIO_INTR_SIGNAL_ENABLE__TX_THRESHOLD_INTR_EN_reset 0x0
#define I3CCSR__PIOCONTROL__PIO_INTR_SIGNAL_ENABLE__RX_THRESHOLD_INTR_EN_bm 0x2
#define I3CCSR__PIOCONTROL__PIO_INTR_SIGNAL_ENABLE__RX_THRESHOLD_INTR_EN_bp 1
#define I3CCSR__PIOCONTROL__PIO_INTR_SIGNAL_ENABLE__RX_THRESHOLD_INTR_EN_bw 1
#define I3CCSR__PIOCONTROL__PIO_INTR_SIGNAL_ENABLE__RX_THRESHOLD_INTR_EN_reset 0x0
#define I3CCSR__PIOCONTROL__PIO_INTR_SIGNAL_ENABLE__IBI_STATUS_INTR_EN_bm 0x4
#define I3CCSR__PIOCONTROL__PIO_INTR_SIGNAL_ENABLE__IBI_STATUS_INTR_EN_bp 2
#define I3CCSR__PIOCONTROL__PIO_INTR_SIGNAL_ENABLE__IBI_STATUS_INTR_EN_bw 1
#define I3CCSR__PIOCONTROL__PIO_INTR_SIGNAL_ENABLE__IBI_STATUS_INTR_EN_reset 0x0
#define I3CCSR__PIOCONTROL__PIO_INTR_SIGNAL_ENABLE__CMD_QUEUE_READY_INTR_EN_bm 0x8
#define I3CCSR__PIOCONTROL__PIO_INTR_SIGNAL_ENABLE__CMD_QUEUE_READY_INTR_EN_bp 3
#define I3CCSR__PIOCONTROL__PIO_INTR_SIGNAL_ENABLE__CMD_QUEUE_READY_INTR_EN_bw 1
#define I3CCSR__PIOCONTROL__PIO_INTR_SIGNAL_ENABLE__CMD_QUEUE_READY_INTR_EN_reset 0x0
#define I3CCSR__PIOCONTROL__PIO_INTR_SIGNAL_ENABLE__RESP_READY_INTR_EN_bm 0x10
#define I3CCSR__PIOCONTROL__PIO_INTR_SIGNAL_ENABLE__RESP_READY_INTR_EN_bp 4
#define I3CCSR__PIOCONTROL__PIO_INTR_SIGNAL_ENABLE__RESP_READY_INTR_EN_bw 1
#define I3CCSR__PIOCONTROL__PIO_INTR_SIGNAL_ENABLE__RESP_READY_INTR_EN_reset 0x0
#define I3CCSR__PIOCONTROL__PIO_INTR_SIGNAL_ENABLE__TRANSFER_ABORT_INTR_EN_bm 0x20
#define I3CCSR__PIOCONTROL__PIO_INTR_SIGNAL_ENABLE__TRANSFER_ABORT_INTR_EN_bp 5
#define I3CCSR__PIOCONTROL__PIO_INTR_SIGNAL_ENABLE__TRANSFER_ABORT_INTR_EN_bw 1
#define I3CCSR__PIOCONTROL__PIO_INTR_SIGNAL_ENABLE__TRANSFER_ABORT_INTR_EN_reset 0x0
#define I3CCSR__PIOCONTROL__PIO_INTR_SIGNAL_ENABLE__TRANSFER_ERR_INTR_EN_bm 0x200
#define I3CCSR__PIOCONTROL__PIO_INTR_SIGNAL_ENABLE__TRANSFER_ERR_INTR_EN_bp 9
#define I3CCSR__PIOCONTROL__PIO_INTR_SIGNAL_ENABLE__TRANSFER_ERR_INTR_EN_bw 1
#define I3CCSR__PIOCONTROL__PIO_INTR_SIGNAL_ENABLE__TRANSFER_ERR_INTR_EN_reset 0x0

// Reg - I3CCSR.PIOControl.PIO_INTR_FORCE
#define I3CCSR__PIOCONTROL__PIO_INTR_FORCE__FORCE_TX_THRESHOLD_bm 0x1
#define I3CCSR__PIOCONTROL__PIO_INTR_FORCE__FORCE_TX_THRESHOLD_bp 0
#define I3CCSR__PIOCONTROL__PIO_INTR_FORCE__FORCE_TX_THRESHOLD_bw 1
#define I3CCSR__PIOCONTROL__PIO_INTR_FORCE__FORCE_TX_THRESHOLD_reset 0x0
#define I3CCSR__PIOCONTROL__PIO_INTR_FORCE__FORCE_RX_THRESHOLD_bm 0x2
#define I3CCSR__PIOCONTROL__PIO_INTR_FORCE__FORCE_RX_THRESHOLD_bp 1
#define I3CCSR__PIOCONTROL__PIO_INTR_FORCE__FORCE_RX_THRESHOLD_bw 1
#define I3CCSR__PIOCONTROL__PIO_INTR_FORCE__FORCE_RX_THRESHOLD_reset 0x0
#define I3CCSR__PIOCONTROL__PIO_INTR_FORCE__FORCE_IBI_STATUS_bm 0x4
#define I3CCSR__PIOCONTROL__PIO_INTR_FORCE__FORCE_IBI_STATUS_bp 2
#define I3CCSR__PIOCONTROL__PIO_INTR_FORCE__FORCE_IBI_STATUS_bw 1
#define I3CCSR__PIOCONTROL__PIO_INTR_FORCE__FORCE_IBI_STATUS_reset 0x0
#define I3CCSR__PIOCONTROL__PIO_INTR_FORCE__FORCE_CMD_QUEUE_READY_bm 0x8
#define I3CCSR__PIOCONTROL__PIO_INTR_FORCE__FORCE_CMD_QUEUE_READY_bp 3
#define I3CCSR__PIOCONTROL__PIO_INTR_FORCE__FORCE_CMD_QUEUE_READY_bw 1
#define I3CCSR__PIOCONTROL__PIO_INTR_FORCE__FORCE_CMD_QUEUE_READY_reset 0x0
#define I3CCSR__PIOCONTROL__PIO_INTR_FORCE__FORCE_RESP_READY_bm 0x10
#define I3CCSR__PIOCONTROL__PIO_INTR_FORCE__FORCE_RESP_READY_bp 4
#define I3CCSR__PIOCONTROL__PIO_INTR_FORCE__FORCE_RESP_READY_bw 1
#define I3CCSR__PIOCONTROL__PIO_INTR_FORCE__FORCE_RESP_READY_reset 0x0
#define I3CCSR__PIOCONTROL__PIO_INTR_FORCE__FORCE_TRANSFER_ABORT_bm 0x20
#define I3CCSR__PIOCONTROL__PIO_INTR_FORCE__FORCE_TRANSFER_ABORT_bp 5
#define I3CCSR__PIOCONTROL__PIO_INTR_FORCE__FORCE_TRANSFER_ABORT_bw 1
#define I3CCSR__PIOCONTROL__PIO_INTR_FORCE__FORCE_TRANSFER_ABORT_reset 0x0
#define I3CCSR__PIOCONTROL__PIO_INTR_FORCE__FORCE_TRANSFER_ERR_bm 0x200
#define I3CCSR__PIOCONTROL__PIO_INTR_FORCE__FORCE_TRANSFER_ERR_bp 9
#define I3CCSR__PIOCONTROL__PIO_INTR_FORCE__FORCE_TRANSFER_ERR_bw 1
#define I3CCSR__PIOCONTROL__PIO_INTR_FORCE__FORCE_TRANSFER_ERR_reset 0x0

// Reg - I3CCSR.PIOControl.PIO_CONTROL
#define I3CCSR__PIOCONTROL__PIO_CONTROL__ENABLE_REQ_bm 0x1
#define I3CCSR__PIOCONTROL__PIO_CONTROL__ENABLE_REQ_bp 0
#define I3CCSR__PIOCONTROL__PIO_CONTROL__ENABLE_REQ_bw 1
#define I3CCSR__PIOCONTROL__PIO_CONTROL__ENABLE_REQ_reset 0x1
#define I3CCSR__PIOCONTROL__PIO_CONTROL__RS_REQ_bm 0x2
#define I3CCSR__PIOCONTROL__PIO_CONTROL__RS_REQ_bp 1
#define I3CCSR__PIOCONTROL__PIO_CONTROL__RS_REQ_bw 1
#define I3CCSR__PIOCONTROL__PIO_CONTROL__RS_REQ_reset 0x0
#define I3CCSR__PIOCONTROL__PIO_CONTROL__ABORT_REQ_bm 0x4
#define I3CCSR__PIOCONTROL__PIO_CONTROL__ABORT_REQ_bp 2
#define I3CCSR__PIOCONTROL__PIO_CONTROL__ABORT_REQ_bw 1
#define I3CCSR__PIOCONTROL__PIO_CONTROL__ABORT_REQ_reset 0x0

// Regfile - I3CCSR.PIOControl
typedef struct __attribute__ ((__packed__)) {
    uint32_t COMMAND_PORT;
    uint32_t RESPONSE_PORT;
    uint32_t XFER_DATA_PORT;
    uint32_t IBI_PORT;
    uint32_t QUEUE_THLD_CTRL;
    uint32_t DATA_BUFFER_THLD_CTRL;
    uint32_t QUEUE_SIZE;
    uint32_t ALT_QUEUE_SIZE;
    uint32_t PIO_INTR_STATUS;
    uint32_t PIO_INTR_STATUS_ENABLE;
    uint32_t PIO_INTR_SIGNAL_ENABLE;
    uint32_t PIO_INTR_FORCE;
    uint32_t PIO_CONTROL;
} I3CCSR__PIOControl_t;

// Reg - I3CCSR.DAT.DAT_MEMORY[]
#define I3CCSR__DAT__DAT_MEMORYX__STATIC_ADDR_bm 0x7f
#define I3CCSR__DAT__DAT_MEMORYX__STATIC_ADDR_bp 0
#define I3CCSR__DAT__DAT_MEMORYX__STATIC_ADDR_bw 7
#define I3CCSR__DAT__DAT_MEMORYX__IBI_PAYLOAD_bm 0x1000
#define I3CCSR__DAT__DAT_MEMORYX__IBI_PAYLOAD_bp 12
#define I3CCSR__DAT__DAT_MEMORYX__IBI_PAYLOAD_bw 1
#define I3CCSR__DAT__DAT_MEMORYX__IBI_REJECT_bm 0x2000
#define I3CCSR__DAT__DAT_MEMORYX__IBI_REJECT_bp 13
#define I3CCSR__DAT__DAT_MEMORYX__IBI_REJECT_bw 1
#define I3CCSR__DAT__DAT_MEMORYX__CRR_REJECT_bm 0x4000
#define I3CCSR__DAT__DAT_MEMORYX__CRR_REJECT_bp 14
#define I3CCSR__DAT__DAT_MEMORYX__CRR_REJECT_bw 1
#define I3CCSR__DAT__DAT_MEMORYX__TS_bm 0x8000
#define I3CCSR__DAT__DAT_MEMORYX__TS_bp 15
#define I3CCSR__DAT__DAT_MEMORYX__TS_bw 1
#define I3CCSR__DAT__DAT_MEMORYX__DYNAMIC_ADR_bm 0xff0000
#define I3CCSR__DAT__DAT_MEMORYX__DYNAMIC_ADR_bp 16
#define I3CCSR__DAT__DAT_MEMORYX__DYNAMIC_ADR_bw 8
#define I3CCSR__DAT__DAT_MEMORYX__RING_ID_bm 0x1c000000
#define I3CCSR__DAT__DAT_MEMORYX__RING_ID_bp 26
#define I3CCSR__DAT__DAT_MEMORYX__RING_ID_bw 3
#define I3CCSR__DAT__DAT_MEMORYX__RETRY_CNT_bm 0x60000000
#define I3CCSR__DAT__DAT_MEMORYX__RETRY_CNT_bp 29
#define I3CCSR__DAT__DAT_MEMORYX__RETRY_CNT_bw 2
#define I3CCSR__DAT__DAT_MEMORYX__DEV_bm 0x80000000
#define I3CCSR__DAT__DAT_MEMORYX__DEV_bp 31
#define I3CCSR__DAT__DAT_MEMORYX__DEV_bw 1
#define I3CCSR__DAT__DAT_MEMORYX__AUTOCMD_MASK_bm 0xff00000000
#define I3CCSR__DAT__DAT_MEMORYX__AUTOCMD_MASK_bp 32
#define I3CCSR__DAT__DAT_MEMORYX__AUTOCMD_MASK_bw 8
#define I3CCSR__DAT__DAT_MEMORYX__AUTOCMD_VAL_bm 0xff0000000000
#define I3CCSR__DAT__DAT_MEMORYX__AUTOCMD_VAL_bp 40
#define I3CCSR__DAT__DAT_MEMORYX__AUTOCMD_VAL_bw 8
#define I3CCSR__DAT__DAT_MEMORYX__AUTOCMD_MODE_bm 0x7000000000000
#define I3CCSR__DAT__DAT_MEMORYX__AUTOCMD_MODE_bp 48
#define I3CCSR__DAT__DAT_MEMORYX__AUTOCMD_MODE_bw 3
#define I3CCSR__DAT__DAT_MEMORYX__AUTOCMD_HDR_bm 0x7f8000000000000
#define I3CCSR__DAT__DAT_MEMORYX__AUTOCMD_HDR_bp 51
#define I3CCSR__DAT__DAT_MEMORYX__AUTOCMD_HDR_bw 8

// Mem - I3CCSR.DAT
typedef struct __attribute__ ((__packed__)) {
    uint64_t DAT_MEMORY[128];
} I3CCSR__DAT_t;

// Reg - I3CCSR.DCT.DCT_MEMORY[]
#define I3CCSR__DCT__DCT_MEMORYX__PID_HI_bm 0xffffffff
#define I3CCSR__DCT__DCT_MEMORYX__PID_HI_bp 0
#define I3CCSR__DCT__DCT_MEMORYX__PID_HI_bw 32
#define I3CCSR__DCT__DCT_MEMORYX__PID_LO_bm 0xffff00000000
#define I3CCSR__DCT__DCT_MEMORYX__PID_LO_bp 32
#define I3CCSR__DCT__DCT_MEMORYX__PID_LO_bw 16
#define I3CCSR__DCT__DCT_MEMORYX__DCR_bm 0xff0000000000000000
#define I3CCSR__DCT__DCT_MEMORYX__DCR_bp 64
#define I3CCSR__DCT__DCT_MEMORYX__DCR_bw 8
#define I3CCSR__DCT__DCT_MEMORYX__BCR_bm 0xff000000000000000000
#define I3CCSR__DCT__DCT_MEMORYX__BCR_bp 72
#define I3CCSR__DCT__DCT_MEMORYX__BCR_bw 8
#define I3CCSR__DCT__DCT_MEMORYX__DYNAMIC_ADDR_bm 0xff000000000000000000000000
#define I3CCSR__DCT__DCT_MEMORYX__DYNAMIC_ADDR_bp 96
#define I3CCSR__DCT__DCT_MEMORYX__DYNAMIC_ADDR_bw 8

// Mem - I3CCSR.DCT
typedef struct __attribute__ ((__packed__)) {
    uint32_t DCT_MEMORY[128][4];
} I3CCSR__DCT_t;

// Addrmap - I3CCSR
typedef struct __attribute__ ((__packed__)) {
    I3CCSR__I3CBase_t I3CBase;
    uint8_t RESERVED_6c_ff[0x94];
    I3CCSR__PIOControl_t PIOControl;
    uint8_t RESERVED_134_3ff[0x2cc];
    I3CCSR__DAT_t DAT;
    I3CCSR__DCT_t DCT;
} I3CCSR_t;


static_assert(sizeof(I3CCSR_t) == 0x1000, "Packing error");

#ifdef __cplusplus
}
#endif

#endif /* I3CCSR_H */
