--------------------------------------------------------------------------------
Release 12.1 Trace  (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

E:\Programs\Xilinx\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml Task_2.twx Task_2.ncd -o Task_2.twr Task_2.pcf -ucf
Pins_names.ucf

Design file:              Task_2.ncd
Physical constraint file: Task_2.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRELIMINARY 1.08 2010-04-09)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock clock to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
AN0         |         7.523(R)|      SLOW  |         3.390(R)|      FAST  |clock_BUFGP       |   0.000|
AN1         |         7.270(R)|      SLOW  |         3.194(R)|      FAST  |clock_BUFGP       |   0.000|
a           |        10.733(R)|      SLOW  |         4.020(R)|      FAST  |clock_BUFGP       |   0.000|
b           |        10.704(R)|      SLOW  |         3.981(R)|      FAST  |clock_BUFGP       |   0.000|
c           |        10.832(R)|      SLOW  |         3.949(R)|      FAST  |clock_BUFGP       |   0.000|
d           |        10.713(R)|      SLOW  |         4.089(R)|      FAST  |clock_BUFGP       |   0.000|
e           |        10.699(R)|      SLOW  |         4.318(R)|      FAST  |clock_BUFGP       |   0.000|
f           |        10.669(R)|      SLOW  |         4.251(R)|      FAST  |clock_BUFGP       |   0.000|
g           |        10.922(R)|      SLOW  |         4.038(R)|      FAST  |clock_BUFGP       |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |    4.346|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Thu Nov 16 16:18:09 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 154 MB



