{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1597655230689 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1597655230690 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 17 17:07:10 2020 " "Processing started: Mon Aug 17 17:07:10 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1597655230690 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1597655230690 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RV32 -c RV32 " "Command: quartus_map --read_settings_files=on --write_settings_files=off RV32 -c RV32" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1597655230690 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1597655231326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workfiles/verilog/rv32/src/pipeline.v 1 1 " "Found 1 design units, including 1 entities, in source file /workfiles/verilog/rv32/src/pipeline.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipeline " "Found entity 1: pipeline" {  } { { "../src/pipeline.v" "" { Text "F:/WorkFiles/verilog/RV32/src/pipeline.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1597655231381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1597655231381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workfiles/verilog/rv32/src/non_pipeline.v 1 1 " "Found 1 design units, including 1 entities, in source file /workfiles/verilog/rv32/src/non_pipeline.v" { { "Info" "ISGN_ENTITY_NAME" "1 non_pipeline " "Found entity 1: non_pipeline" {  } { { "../src/non_pipeline.v" "" { Text "F:/WorkFiles/verilog/RV32/src/non_pipeline.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1597655231385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1597655231385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workfiles/verilog/rv32/src/regnumdecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /workfiles/verilog/rv32/src/regnumdecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 regnumDecoder " "Found entity 1: regnumDecoder" {  } { { "../src/regnumDecoder.v" "" { Text "F:/WorkFiles/verilog/RV32/src/regnumDecoder.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1597655231389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1597655231389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workfiles/verilog/rv32/src/regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file /workfiles/verilog/rv32/src/regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regFile " "Found entity 1: regFile" {  } { { "../src/regFile.v" "" { Text "F:/WorkFiles/verilog/RV32/src/regFile.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1597655231393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1597655231393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workfiles/verilog/rv32/src/pc.v 1 1 " "Found 1 design units, including 1 entities, in source file /workfiles/verilog/rv32/src/pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "../src/PC.v" "" { Text "F:/WorkFiles/verilog/RV32/src/PC.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1597655231396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1597655231396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workfiles/verilog/rv32/src/paras.v 0 0 " "Found 0 design units, including 0 entities, in source file /workfiles/verilog/rv32/src/paras.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1597655231399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workfiles/verilog/rv32/src/mul3t1.v 1 1 " "Found 1 design units, including 1 entities, in source file /workfiles/verilog/rv32/src/mul3t1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mul3t1 " "Found entity 1: mul3t1" {  } { { "../src/mul3t1.v" "" { Text "F:/WorkFiles/verilog/RV32/src/mul3t1.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1597655231403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1597655231403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workfiles/verilog/rv32/src/mul2t1.v 1 1 " "Found 1 design units, including 1 entities, in source file /workfiles/verilog/rv32/src/mul2t1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mul2t1 " "Found entity 1: mul2t1" {  } { { "../src/mul2t1.v" "" { Text "F:/WorkFiles/verilog/RV32/src/mul2t1.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1597655231407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1597655231407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workfiles/verilog/rv32/src/memory.v 1 1 " "Found 1 design units, including 1 entities, in source file /workfiles/verilog/rv32/src/memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "../src/memory.v" "" { Text "F:/WorkFiles/verilog/RV32/src/memory.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1597655231411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1597655231411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workfiles/verilog/rv32/src/lsbextract.v 1 1 " "Found 1 design units, including 1 entities, in source file /workfiles/verilog/rv32/src/lsbextract.v" { { "Info" "ISGN_ENTITY_NAME" "1 LSBextract " "Found entity 1: LSBextract" {  } { { "../src/LSBextract.v" "" { Text "F:/WorkFiles/verilog/RV32/src/LSBextract.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1597655231414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1597655231414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workfiles/verilog/rv32/src/instmem.v 1 1 " "Found 1 design units, including 1 entities, in source file /workfiles/verilog/rv32/src/instmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 instMem " "Found entity 1: instMem" {  } { { "../src/instMem.v" "" { Text "F:/WorkFiles/verilog/RV32/src/instMem.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1597655231417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1597655231417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workfiles/verilog/rv32/src/immgen.v 1 1 " "Found 1 design units, including 1 entities, in source file /workfiles/verilog/rv32/src/immgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 immGen " "Found entity 1: immGen" {  } { { "../src/immGen.v" "" { Text "F:/WorkFiles/verilog/RV32/src/immGen.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1597655231422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1597655231422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workfiles/verilog/rv32/src/datamodifier.v 1 1 " "Found 1 design units, including 1 entities, in source file /workfiles/verilog/rv32/src/datamodifier.v" { { "Info" "ISGN_ENTITY_NAME" "1 dataModifier " "Found entity 1: dataModifier" {  } { { "../src/dataModifier.v" "" { Text "F:/WorkFiles/verilog/RV32/src/dataModifier.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1597655231426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1597655231426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workfiles/verilog/rv32/src/control.v 1 1 " "Found 1 design units, including 1 entities, in source file /workfiles/verilog/rv32/src/control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "../src/control.v" "" { Text "F:/WorkFiles/verilog/RV32/src/control.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1597655231431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1597655231431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workfiles/verilog/rv32/src/comparator.v 1 1 " "Found 1 design units, including 1 entities, in source file /workfiles/verilog/rv32/src/comparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "../src/comparator.v" "" { Text "F:/WorkFiles/verilog/RV32/src/comparator.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1597655231434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1597655231434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workfiles/verilog/rv32/src/alusagen.v 1 1 " "Found 1 design units, including 1 entities, in source file /workfiles/verilog/rv32/src/alusagen.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUSaGen " "Found entity 1: ALUSaGen" {  } { { "../src/ALUSaGen.v" "" { Text "F:/WorkFiles/verilog/RV32/src/ALUSaGen.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1597655231438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1597655231438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workfiles/verilog/rv32/src/aluctl.v 1 1 " "Found 1 design units, including 1 entities, in source file /workfiles/verilog/rv32/src/aluctl.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUctl " "Found entity 1: ALUctl" {  } { { "../src/ALUctl.v" "" { Text "F:/WorkFiles/verilog/RV32/src/ALUctl.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1597655231441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1597655231441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workfiles/verilog/rv32/src/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /workfiles/verilog/rv32/src/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../src/ALU.v" "" { Text "F:/WorkFiles/verilog/RV32/src/ALU.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1597655231445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1597655231445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workfiles/verilog/rv32/src/adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /workfiles/verilog/rv32/src/adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "../src/adder.v" "" { Text "F:/WorkFiles/verilog/RV32/src/adder.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1597655231448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1597655231448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workfiles/verilog/rv32/src/pipeline_regs/ifid.v 1 1 " "Found 1 design units, including 1 entities, in source file /workfiles/verilog/rv32/src/pipeline_regs/ifid.v" { { "Info" "ISGN_ENTITY_NAME" "1 IFID " "Found entity 1: IFID" {  } { { "../src/pipeline_regs/IFID.v" "" { Text "F:/WorkFiles/verilog/RV32/src/pipeline_regs/IFID.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1597655231453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1597655231453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workfiles/verilog/rv32/src/pipeline_regs/idex.v 1 1 " "Found 1 design units, including 1 entities, in source file /workfiles/verilog/rv32/src/pipeline_regs/idex.v" { { "Info" "ISGN_ENTITY_NAME" "1 IDEX " "Found entity 1: IDEX" {  } { { "../src/pipeline_regs/IDEX.v" "" { Text "F:/WorkFiles/verilog/RV32/src/pipeline_regs/IDEX.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1597655231456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1597655231456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workfiles/verilog/rv32/src/pipeline_regs/exmem.v 1 1 " "Found 1 design units, including 1 entities, in source file /workfiles/verilog/rv32/src/pipeline_regs/exmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 EXMEM " "Found entity 1: EXMEM" {  } { { "../src/pipeline_regs/EXMEM.v" "" { Text "F:/WorkFiles/verilog/RV32/src/pipeline_regs/EXMEM.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1597655231460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1597655231460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workfiles/verilog/rv32/src/pipeline_regs/memwb.v 1 1 " "Found 1 design units, including 1 entities, in source file /workfiles/verilog/rv32/src/pipeline_regs/memwb.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEMWB " "Found entity 1: MEMWB" {  } { { "../src/pipeline_regs/MEMWB.v" "" { Text "F:/WorkFiles/verilog/RV32/src/pipeline_regs/MEMWB.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1597655231463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1597655231463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workfiles/verilog/rv32/src/branchhandler.v 1 1 " "Found 1 design units, including 1 entities, in source file /workfiles/verilog/rv32/src/branchhandler.v" { { "Info" "ISGN_ENTITY_NAME" "1 branchHandler " "Found entity 1: branchHandler" {  } { { "../src/branchHandler.v" "" { Text "F:/WorkFiles/verilog/RV32/src/branchHandler.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1597655231467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1597655231467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workfiles/verilog/rv32/src/foward.v 1 1 " "Found 1 design units, including 1 entities, in source file /workfiles/verilog/rv32/src/foward.v" { { "Info" "ISGN_ENTITY_NAME" "1 foward " "Found entity 1: foward" {  } { { "../src/foward.v" "" { Text "F:/WorkFiles/verilog/RV32/src/foward.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1597655231470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1597655231470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workfiles/verilog/rv32/src/hazarddetect.v 1 1 " "Found 1 design units, including 1 entities, in source file /workfiles/verilog/rv32/src/hazarddetect.v" { { "Info" "ISGN_ENTITY_NAME" "1 hazardDetect " "Found entity 1: hazardDetect" {  } { { "../src/hazardDetect.v" "" { Text "F:/WorkFiles/verilog/RV32/src/hazardDetect.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1597655231473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1597655231473 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pipeline " "Elaborating entity \"pipeline\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1597655231513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:b2v_inst " "Elaborating entity \"PC\" for hierarchy \"PC:b2v_inst\"" {  } { { "../src/pipeline.v" "b2v_inst" { Text "F:/WorkFiles/verilog/RV32/src/pipeline.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1597655231523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instMem instMem:b2v_inst1 " "Elaborating entity \"instMem\" for hierarchy \"instMem:b2v_inst1\"" {  } { { "../src/pipeline.v" "b2v_inst1" { Text "F:/WorkFiles/verilog/RV32/src/pipeline.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1597655231525 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memory instMem.v(33) " "Verilog HDL warning at instMem.v(33): object memory used but never assigned" {  } { { "../src/instMem.v" "" { Text "F:/WorkFiles/verilog/RV32/src/instMem.v" 33 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1597655231530 "|non_pipeline|instMem:b2v_inst1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory 0 instMem.v(33) " "Net \"memory\" at instMem.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "../src/instMem.v" "" { Text "F:/WorkFiles/verilog/RV32/src/instMem.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1597655231530 "|non_pipeline|instMem:b2v_inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mul2t1 mul2t1:b2v_inst10 " "Elaborating entity \"mul2t1\" for hierarchy \"mul2t1:b2v_inst10\"" {  } { { "../src/pipeline.v" "b2v_inst10" { Text "F:/WorkFiles/verilog/RV32/src/pipeline.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1597655231531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUctl ALUctl:b2v_inst11 " "Elaborating entity \"ALUctl\" for hierarchy \"ALUctl:b2v_inst11\"" {  } { { "../src/pipeline.v" "b2v_inst11" { Text "F:/WorkFiles/verilog/RV32/src/pipeline.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1597655231533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:b2v_inst12 " "Elaborating entity \"control\" for hierarchy \"control:b2v_inst12\"" {  } { { "../src/pipeline.v" "b2v_inst12" { Text "F:/WorkFiles/verilog/RV32/src/pipeline.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1597655231536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IDEX IDEX:b2v_inst14 " "Elaborating entity \"IDEX\" for hierarchy \"IDEX:b2v_inst14\"" {  } { { "../src/pipeline.v" "b2v_inst14" { Text "F:/WorkFiles/verilog/RV32/src/pipeline.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1597655231539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:b2v_inst15 " "Elaborating entity \"ALU\" for hierarchy \"ALU:b2v_inst15\"" {  } { { "../src/pipeline.v" "b2v_inst15" { Text "F:/WorkFiles/verilog/RV32/src/pipeline.v" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1597655231543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branchHandler branchHandler:b2v_inst16 " "Elaborating entity \"branchHandler\" for hierarchy \"branchHandler:b2v_inst16\"" {  } { { "../src/pipeline.v" "b2v_inst16" { Text "F:/WorkFiles/verilog/RV32/src/pipeline.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1597655231546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator comparator:b2v_inst17 " "Elaborating entity \"comparator\" for hierarchy \"comparator:b2v_inst17\"" {  } { { "../src/pipeline.v" "b2v_inst17" { Text "F:/WorkFiles/verilog/RV32/src/pipeline.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1597655231548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder adder:b2v_inst18 " "Elaborating entity \"adder\" for hierarchy \"adder:b2v_inst18\"" {  } { { "../src/pipeline.v" "b2v_inst18" { Text "F:/WorkFiles/verilog/RV32/src/pipeline.v" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1597655231551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LSBextract LSBextract:b2v_inst19 " "Elaborating entity \"LSBextract\" for hierarchy \"LSBextract:b2v_inst19\"" {  } { { "../src/pipeline.v" "b2v_inst19" { Text "F:/WorkFiles/verilog/RV32/src/pipeline.v" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1597655231553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IFID IFID:b2v_inst2 " "Elaborating entity \"IFID\" for hierarchy \"IFID:b2v_inst2\"" {  } { { "../src/pipeline.v" "b2v_inst2" { Text "F:/WorkFiles/verilog/RV32/src/pipeline.v" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1597655231554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUSaGen ALUSaGen:b2v_inst20 " "Elaborating entity \"ALUSaGen\" for hierarchy \"ALUSaGen:b2v_inst20\"" {  } { { "../src/pipeline.v" "b2v_inst20" { Text "F:/WorkFiles/verilog/RV32/src/pipeline.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1597655231558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mul3t1 mul3t1:b2v_inst22 " "Elaborating entity \"mul3t1\" for hierarchy \"mul3t1:b2v_inst22\"" {  } { { "../src/pipeline.v" "b2v_inst22" { Text "F:/WorkFiles/verilog/RV32/src/pipeline.v" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1597655231560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mul2t1 mul2t1:b2v_inst24 " "Elaborating entity \"mul2t1\" for hierarchy \"mul2t1:b2v_inst24\"" {  } { { "../src/pipeline.v" "b2v_inst24" { Text "F:/WorkFiles/verilog/RV32/src/pipeline.v" 309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1597655231563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EXMEM EXMEM:b2v_inst26 " "Elaborating entity \"EXMEM\" for hierarchy \"EXMEM:b2v_inst26\"" {  } { { "../src/pipeline.v" "b2v_inst26" { Text "F:/WorkFiles/verilog/RV32/src/pipeline.v" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1597655231565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:b2v_inst28 " "Elaborating entity \"memory\" for hierarchy \"memory:b2v_inst28\"" {  } { { "../src/pipeline.v" "b2v_inst28" { Text "F:/WorkFiles/verilog/RV32/src/pipeline.v" 365 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1597655231570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataModifier dataModifier:b2v_inst29 " "Elaborating entity \"dataModifier\" for hierarchy \"dataModifier:b2v_inst29\"" {  } { { "../src/pipeline.v" "b2v_inst29" { Text "F:/WorkFiles/verilog/RV32/src/pipeline.v" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1597655232028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEMWB MEMWB:b2v_inst30 " "Elaborating entity \"MEMWB\" for hierarchy \"MEMWB:b2v_inst30\"" {  } { { "../src/pipeline.v" "b2v_inst30" { Text "F:/WorkFiles/verilog/RV32/src/pipeline.v" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1597655232030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "foward foward:b2v_inst31 " "Elaborating entity \"foward\" for hierarchy \"foward:b2v_inst31\"" {  } { { "../src/pipeline.v" "b2v_inst31" { Text "F:/WorkFiles/verilog/RV32/src/pipeline.v" 402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1597655232033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hazardDetect hazardDetect:b2v_inst32 " "Elaborating entity \"hazardDetect\" for hierarchy \"hazardDetect:b2v_inst32\"" {  } { { "../src/pipeline.v" "b2v_inst32" { Text "F:/WorkFiles/verilog/RV32/src/pipeline.v" 411 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1597655232054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regnumDecoder regnumDecoder:b2v_inst6 " "Elaborating entity \"regnumDecoder\" for hierarchy \"regnumDecoder:b2v_inst6\"" {  } { { "../src/pipeline.v" "b2v_inst6" { Text "F:/WorkFiles/verilog/RV32/src/pipeline.v" 421 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1597655232056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regFile regFile:b2v_inst8 " "Elaborating entity \"regFile\" for hierarchy \"regFile:b2v_inst8\"" {  } { { "../src/pipeline.v" "b2v_inst8" { Text "F:/WorkFiles/verilog/RV32/src/pipeline.v" 442 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1597655232058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "immGen immGen:b2v_inst9 " "Elaborating entity \"immGen\" for hierarchy \"immGen:b2v_inst9\"" {  } { { "../src/pipeline.v" "b2v_inst9" { Text "F:/WorkFiles/verilog/RV32/src/pipeline.v" 450 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1597655232078 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1597655235451 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1597655235713 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597655235713 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "39 " "Design contains 39 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "../src/pipeline.v" "" { Text "F:/WorkFiles/verilog/RV32/src/pipeline.v" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597655235804 "|pipeline|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst_n " "No output dependent on input pin \"rst_n\"" {  } { { "../src/pipeline.v" "" { Text "F:/WorkFiles/verilog/RV32/src/pipeline.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597655235804 "|pipeline|rst_n"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "const_4\[0\] " "No output dependent on input pin \"const_4\[0\]\"" {  } { { "../src/pipeline.v" "" { Text "F:/WorkFiles/verilog/RV32/src/pipeline.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597655235804 "|pipeline|const_4[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "const_4\[1\] " "No output dependent on input pin \"const_4\[1\]\"" {  } { { "../src/pipeline.v" "" { Text "F:/WorkFiles/verilog/RV32/src/pipeline.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597655235804 "|pipeline|const_4[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "const_4\[2\] " "No output dependent on input pin \"const_4\[2\]\"" {  } { { "../src/pipeline.v" "" { Text "F:/WorkFiles/verilog/RV32/src/pipeline.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597655235804 "|pipeline|const_4[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "const_4\[3\] " "No output dependent on input pin \"const_4\[3\]\"" {  } { { "../src/pipeline.v" "" { Text "F:/WorkFiles/verilog/RV32/src/pipeline.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597655235804 "|pipeline|const_4[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "const_4\[4\] " "No output dependent on input pin \"const_4\[4\]\"" {  } { { "../src/pipeline.v" "" { Text "F:/WorkFiles/verilog/RV32/src/pipeline.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597655235804 "|pipeline|const_4[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "const_4\[5\] " "No output dependent on input pin \"const_4\[5\]\"" {  } { { "../src/pipeline.v" "" { Text "F:/WorkFiles/verilog/RV32/src/pipeline.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597655235804 "|pipeline|const_4[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "const_4\[6\] " "No output dependent on input pin \"const_4\[6\]\"" {  } { { "../src/pipeline.v" "" { Text "F:/WorkFiles/verilog/RV32/src/pipeline.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597655235804 "|pipeline|const_4[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "const_4\[7\] " "No output dependent on input pin \"const_4\[7\]\"" {  } { { "../src/pipeline.v" "" { Text "F:/WorkFiles/verilog/RV32/src/pipeline.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597655235804 "|pipeline|const_4[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "const_4\[8\] " "No output dependent on input pin \"const_4\[8\]\"" {  } { { "../src/pipeline.v" "" { Text "F:/WorkFiles/verilog/RV32/src/pipeline.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597655235804 "|pipeline|const_4[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "const_4\[9\] " "No output dependent on input pin \"const_4\[9\]\"" {  } { { "../src/pipeline.v" "" { Text "F:/WorkFiles/verilog/RV32/src/pipeline.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597655235804 "|pipeline|const_4[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "const_4\[10\] " "No output dependent on input pin \"const_4\[10\]\"" {  } { { "../src/pipeline.v" "" { Text "F:/WorkFiles/verilog/RV32/src/pipeline.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597655235804 "|pipeline|const_4[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "const_4\[11\] " "No output dependent on input pin \"const_4\[11\]\"" {  } { { "../src/pipeline.v" "" { Text "F:/WorkFiles/verilog/RV32/src/pipeline.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597655235804 "|pipeline|const_4[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "const_4\[12\] " "No output dependent on input pin \"const_4\[12\]\"" {  } { { "../src/pipeline.v" "" { Text "F:/WorkFiles/verilog/RV32/src/pipeline.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597655235804 "|pipeline|const_4[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "const_4\[13\] " "No output dependent on input pin \"const_4\[13\]\"" {  } { { "../src/pipeline.v" "" { Text "F:/WorkFiles/verilog/RV32/src/pipeline.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597655235804 "|pipeline|const_4[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "const_4\[14\] " "No output dependent on input pin \"const_4\[14\]\"" {  } { { "../src/pipeline.v" "" { Text "F:/WorkFiles/verilog/RV32/src/pipeline.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597655235804 "|pipeline|const_4[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "const_4\[15\] " "No output dependent on input pin \"const_4\[15\]\"" {  } { { "../src/pipeline.v" "" { Text "F:/WorkFiles/verilog/RV32/src/pipeline.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597655235804 "|pipeline|const_4[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "const_4\[16\] " "No output dependent on input pin \"const_4\[16\]\"" {  } { { "../src/pipeline.v" "" { Text "F:/WorkFiles/verilog/RV32/src/pipeline.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597655235804 "|pipeline|const_4[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "const_4\[17\] " "No output dependent on input pin \"const_4\[17\]\"" {  } { { "../src/pipeline.v" "" { Text "F:/WorkFiles/verilog/RV32/src/pipeline.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597655235804 "|pipeline|const_4[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "const_4\[18\] " "No output dependent on input pin \"const_4\[18\]\"" {  } { { "../src/pipeline.v" "" { Text "F:/WorkFiles/verilog/RV32/src/pipeline.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597655235804 "|pipeline|const_4[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "const_4\[19\] " "No output dependent on input pin \"const_4\[19\]\"" {  } { { "../src/pipeline.v" "" { Text "F:/WorkFiles/verilog/RV32/src/pipeline.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597655235804 "|pipeline|const_4[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "const_4\[20\] " "No output dependent on input pin \"const_4\[20\]\"" {  } { { "../src/pipeline.v" "" { Text "F:/WorkFiles/verilog/RV32/src/pipeline.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597655235804 "|pipeline|const_4[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "const_4\[21\] " "No output dependent on input pin \"const_4\[21\]\"" {  } { { "../src/pipeline.v" "" { Text "F:/WorkFiles/verilog/RV32/src/pipeline.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597655235804 "|pipeline|const_4[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "const_4\[22\] " "No output dependent on input pin \"const_4\[22\]\"" {  } { { "../src/pipeline.v" "" { Text "F:/WorkFiles/verilog/RV32/src/pipeline.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597655235804 "|pipeline|const_4[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "const_4\[23\] " "No output dependent on input pin \"const_4\[23\]\"" {  } { { "../src/pipeline.v" "" { Text "F:/WorkFiles/verilog/RV32/src/pipeline.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597655235804 "|pipeline|const_4[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "const_4\[24\] " "No output dependent on input pin \"const_4\[24\]\"" {  } { { "../src/pipeline.v" "" { Text "F:/WorkFiles/verilog/RV32/src/pipeline.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597655235804 "|pipeline|const_4[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "const_4\[25\] " "No output dependent on input pin \"const_4\[25\]\"" {  } { { "../src/pipeline.v" "" { Text "F:/WorkFiles/verilog/RV32/src/pipeline.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597655235804 "|pipeline|const_4[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "const_4\[26\] " "No output dependent on input pin \"const_4\[26\]\"" {  } { { "../src/pipeline.v" "" { Text "F:/WorkFiles/verilog/RV32/src/pipeline.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597655235804 "|pipeline|const_4[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "const_4\[27\] " "No output dependent on input pin \"const_4\[27\]\"" {  } { { "../src/pipeline.v" "" { Text "F:/WorkFiles/verilog/RV32/src/pipeline.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597655235804 "|pipeline|const_4[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "const_4\[28\] " "No output dependent on input pin \"const_4\[28\]\"" {  } { { "../src/pipeline.v" "" { Text "F:/WorkFiles/verilog/RV32/src/pipeline.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597655235804 "|pipeline|const_4[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "const_4\[29\] " "No output dependent on input pin \"const_4\[29\]\"" {  } { { "../src/pipeline.v" "" { Text "F:/WorkFiles/verilog/RV32/src/pipeline.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597655235804 "|pipeline|const_4[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "const_4\[30\] " "No output dependent on input pin \"const_4\[30\]\"" {  } { { "../src/pipeline.v" "" { Text "F:/WorkFiles/verilog/RV32/src/pipeline.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597655235804 "|pipeline|const_4[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "const_4\[31\] " "No output dependent on input pin \"const_4\[31\]\"" {  } { { "../src/pipeline.v" "" { Text "F:/WorkFiles/verilog/RV32/src/pipeline.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597655235804 "|pipeline|const_4[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "zero\[0\] " "No output dependent on input pin \"zero\[0\]\"" {  } { { "../src/pipeline.v" "" { Text "F:/WorkFiles/verilog/RV32/src/pipeline.v" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597655235804 "|pipeline|zero[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "zero\[1\] " "No output dependent on input pin \"zero\[1\]\"" {  } { { "../src/pipeline.v" "" { Text "F:/WorkFiles/verilog/RV32/src/pipeline.v" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597655235804 "|pipeline|zero[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "zero\[2\] " "No output dependent on input pin \"zero\[2\]\"" {  } { { "../src/pipeline.v" "" { Text "F:/WorkFiles/verilog/RV32/src/pipeline.v" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597655235804 "|pipeline|zero[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "zero\[3\] " "No output dependent on input pin \"zero\[3\]\"" {  } { { "../src/pipeline.v" "" { Text "F:/WorkFiles/verilog/RV32/src/pipeline.v" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597655235804 "|pipeline|zero[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "zero\[4\] " "No output dependent on input pin \"zero\[4\]\"" {  } { { "../src/pipeline.v" "" { Text "F:/WorkFiles/verilog/RV32/src/pipeline.v" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597655235804 "|pipeline|zero[4]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1597655235804 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "39 " "Implemented 39 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "39 " "Implemented 39 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1597655235807 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1597655235807 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1597655235807 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 43 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 43 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4761 " "Peak virtual memory: 4761 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1597655235869 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 17 17:07:15 2020 " "Processing ended: Mon Aug 17 17:07:15 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1597655235869 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1597655235869 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1597655235869 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1597655235869 ""}
