// Seed: 2681420258
module module_0 (
    output wire id_0,
    output wire id_1,
    input wor id_2,
    output wand id_3,
    input tri0 id_4,
    input supply1 id_5,
    output wand id_6,
    output supply1 id_7,
    output wor id_8,
    input uwire id_9,
    output uwire id_10,
    output wand id_11
);
  wire id_13;
  wire id_14;
  supply0 id_15 = 1;
  logic id_16 = -1;
endmodule
module module_1 #(
    parameter id_7 = 32'd70
) (
    output supply0 id_0,
    output tri id_1,
    input tri1 id_2,
    input supply1 id_3,
    output tri id_4,
    output wor id_5,
    input wire id_6,
    output tri0 _id_7,
    output tri1 id_8
);
  logic [id_7 : -1] id_10, id_11;
  module_0 modCall_1 (
      id_5,
      id_4,
      id_3,
      id_8,
      id_3,
      id_6,
      id_5,
      id_1,
      id_1,
      id_6,
      id_1,
      id_0
  );
  assign modCall_1.id_15 = 0;
  wire id_12;
endmodule
