//! **************************************************************************
// Written by: Map P.20131013 on Tue Aug 01 18:07:06 2017
//! **************************************************************************

SCHEMATIC START;
CONFIG VCCAUX = "3.3";
COMP "Adata<0>" LOCATE = SITE "G22" LEVEL 1;
COMP "Adata<1>" LOCATE = SITE "G20" LEVEL 1;
COMP "Adata<2>" LOCATE = SITE "K22" LEVEL 1;
COMP "Adata<3>" LOCATE = SITE "R22" LEVEL 1;
COMP "Adata<4>" LOCATE = SITE "R20" LEVEL 1;
COMP "Adata<5>" LOCATE = SITE "U22" LEVEL 1;
COMP "Adata<6>" LOCATE = SITE "L15" LEVEL 1;
COMP "Adata<7>" LOCATE = SITE "F19" LEVEL 1;
COMP "Adata<8>" LOCATE = SITE "F18" LEVEL 1;
COMP "Adata<9>" LOCATE = SITE "D20" LEVEL 1;
COMP "Bdata<0>" LOCATE = SITE "K18" LEVEL 1;
COMP "Bdata<1>" LOCATE = SITE "L17" LEVEL 1;
COMP "Bdata<2>" LOCATE = SITE "D8" LEVEL 1;
COMP "Bdata<3>" LOCATE = SITE "D7" LEVEL 1;
COMP "Bdata<4>" LOCATE = SITE "D17" LEVEL 1;
COMP "Bdata<5>" LOCATE = SITE "E16" LEVEL 1;
COMP "Bdata<6>" LOCATE = SITE "C14" LEVEL 1;
COMP "Bdata<7>" LOCATE = SITE "D14" LEVEL 1;
COMP "Bdata<8>" LOCATE = SITE "A5" LEVEL 1;
COMP "Bdata<9>" LOCATE = SITE "C5" LEVEL 1;
COMP "Cdata<0>" LOCATE = SITE "F21" LEVEL 1;
COMP "Cdata<1>" LOCATE = SITE "P22" LEVEL 1;
COMP "Cdata<2>" LOCATE = SITE "P21" LEVEL 1;
COMP "Cdata<3>" LOCATE = SITE "T22" LEVEL 1;
COMP "Cdata<4>" LOCATE = SITE "V22" LEVEL 1;
COMP "Cdata<5>" LOCATE = SITE "V21" LEVEL 1;
COMP "Cdata<6>" LOCATE = SITE "J16" LEVEL 1;
COMP "Cdata<7>" LOCATE = SITE "K17" LEVEL 1;
COMP "Cdata<8>" LOCATE = SITE "J17" LEVEL 1;
COMP "Cdata<9>" LOCATE = SITE "F17" LEVEL 1;
COMP "Ddata<0>" LOCATE = SITE "A6" LEVEL 1;
COMP "Ddata<1>" LOCATE = SITE "B6" LEVEL 1;
COMP "Ddata<2>" LOCATE = SITE "D15" LEVEL 1;
COMP "Ddata<3>" LOCATE = SITE "D10" LEVEL 1;
COMP "Ddata<4>" LOCATE = SITE "C8" LEVEL 1;
COMP "Ddata<5>" LOCATE = SITE "D9" LEVEL 1;
COMP "Ddata<6>" LOCATE = SITE "R19" LEVEL 1;
COMP "Ddata<7>" LOCATE = SITE "P18" LEVEL 1;
COMP "Ddata<8>" LOCATE = SITE "M18" LEVEL 1;
COMP "Ddata<9>" LOCATE = SITE "M17" LEVEL 1;
COMP "okAA" LOCATE = SITE "W11" LEVEL 1;
COMP "Adata<10>" LOCATE = SITE "D19" LEVEL 1;
COMP "Adata<11>" LOCATE = SITE "J19" LEVEL 1;
COMP "Adata<12>" LOCATE = SITE "F20" LEVEL 1;
COMP "Adata<13>" LOCATE = SITE "G19" LEVEL 1;
COMP "Bdata<10>" LOCATE = SITE "V20" LEVEL 1;
COMP "Bdata<11>" LOCATE = SITE "U19" LEVEL 1;
COMP "Bdata<12>" LOCATE = SITE "W22" LEVEL 1;
COMP "Bdata<13>" LOCATE = SITE "W20" LEVEL 1;
COMP "okUHU<10>" LOCATE = SITE "W4" LEVEL 1;
COMP "okUHU<11>" LOCATE = SITE "AB6" LEVEL 1;
COMP "okUHU<12>" LOCATE = SITE "AA6" LEVEL 1;
COMP "okUHU<20>" LOCATE = SITE "R15" LEVEL 1;
COMP "okUHU<13>" LOCATE = SITE "U13" LEVEL 1;
COMP "okUHU<21>" LOCATE = SITE "U17" LEVEL 1;
COMP "okUHU<14>" LOCATE = SITE "U14" LEVEL 1;
COMP "okUHU<22>" LOCATE = SITE "AA14" LEVEL 1;
COMP "okUHU<30>" LOCATE = SITE "Y5" LEVEL 1;
COMP "okUHU<15>" LOCATE = SITE "AA20" LEVEL 1;
COMP "okUHU<23>" LOCATE = SITE "T15" LEVEL 1;
COMP "okUHU<31>" LOCATE = SITE "U8" LEVEL 1;
COMP "okUHU<16>" LOCATE = SITE "T16" LEVEL 1;
COMP "okUHU<24>" LOCATE = SITE "T10" LEVEL 1;
COMP "okUHU<17>" LOCATE = SITE "AA10" LEVEL 1;
COMP "okUHU<25>" LOCATE = SITE "Y17" LEVEL 1;
COMP "okUHU<18>" LOCATE = SITE "U16" LEVEL 1;
COMP "okUHU<26>" LOCATE = SITE "AA16" LEVEL 1;
COMP "okUHU<19>" LOCATE = SITE "Y15" LEVEL 1;
COMP "okUHU<27>" LOCATE = SITE "R16" LEVEL 1;
COMP "okUHU<28>" LOCATE = SITE "V9" LEVEL 1;
COMP "okUHU<29>" LOCATE = SITE "AB15" LEVEL 1;
COMP "Cdata<10>" LOCATE = SITE "F16" LEVEL 1;
COMP "Cdata<11>" LOCATE = SITE "H18" LEVEL 1;
COMP "Cdata<12>" LOCATE = SITE "G17" LEVEL 1;
COMP "Cdata<13>" LOCATE = SITE "G16" LEVEL 1;
COMP "Ddata<10>" LOCATE = SITE "N16" LEVEL 1;
COMP "Ddata<11>" LOCATE = SITE "P17" LEVEL 1;
COMP "Ddata<12>" LOCATE = SITE "T20" LEVEL 1;
COMP "Ddata<13>" LOCATE = SITE "T19" LEVEL 1;
COMP "okHU<0>" LOCATE = SITE "AA8" LEVEL 1;
COMP "okHU<1>" LOCATE = SITE "U10" LEVEL 1;
COMP "okHU<2>" LOCATE = SITE "AB5" LEVEL 1;
COMP "okUH<0>" LOCATE = SITE "Y12" LEVEL 1;
COMP "okUH<1>" LOCATE = SITE "AA4" LEVEL 1;
COMP "okUH<2>" LOCATE = SITE "AB3" LEVEL 1;
COMP "okUH<3>" LOCATE = SITE "Y6" LEVEL 1;
COMP "okUH<4>" LOCATE = SITE "AB21" LEVEL 1;
COMP "sys_clk" LOCATE = SITE "J22" LEVEL 1;
COMP "okUHU<0>" LOCATE = SITE "AB12" LEVEL 1;
COMP "okUHU<1>" LOCATE = SITE "AA12" LEVEL 1;
COMP "okUHU<2>" LOCATE = SITE "Y13" LEVEL 1;
COMP "okUHU<3>" LOCATE = SITE "AB18" LEVEL 1;
COMP "okUHU<4>" LOCATE = SITE "AA18" LEVEL 1;
COMP "okUHU<5>" LOCATE = SITE "V15" LEVEL 1;
COMP "okUHU<6>" LOCATE = SITE "AB2" LEVEL 1;
COMP "okUHU<7>" LOCATE = SITE "AA2" LEVEL 1;
COMP "okUHU<8>" LOCATE = SITE "Y7" LEVEL 1;
COMP "okUHU<9>" LOCATE = SITE "Y4" LEVEL 1;
COMP "led<0>" LOCATE = SITE "V19" LEVEL 1;
COMP "led<1>" LOCATE = SITE "V18" LEVEL 1;
COMP "led<2>" LOCATE = SITE "Y19" LEVEL 1;
COMP "led<3>" LOCATE = SITE "AB14" LEVEL 1;
COMP "led<4>" LOCATE = SITE "AB19" LEVEL 1;
COMP "led<5>" LOCATE = SITE "AB17" LEVEL 1;
COMP "led<6>" LOCATE = SITE "AB16" LEVEL 1;
COMP "led<7>" LOCATE = SITE "AB10" LEVEL 1;
PIN
        u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
TIMEGRP clk_33621d2a = BEL "wr_en0" BEL "wr_en2" BEL "s_datain0_0" BEL
        "s_datain0_1" BEL "s_datain0_2" BEL "s_datain0_3" BEL "s_datain0_4"
        BEL "s_datain0_5" BEL "s_datain0_6" BEL "s_datain0_7" BEL
        "s_datain0_8" BEL "s_datain0_9" BEL "s_datain0_10" BEL "s_datain0_11"
        BEL "s_datain0_12" BEL "s_datain0_13" BEL "s_datain0_14" BEL
        "s_datain0_15" BEL "s_datain0_16" BEL "s_datain0_17" BEL
        "s_datain0_18" BEL "s_datain0_19" BEL "s_datain0_20" BEL
        "s_datain0_21" BEL "s_datain0_22" BEL "s_datain0_23" BEL
        "s_datain0_24" BEL "s_datain0_25" BEL "s_datain0_26" BEL
        "s_datain0_27" BEL "s_datain0_28" BEL "s_datain0_29" BEL
        "s_datain0_30" BEL "s_datain0_31" BEL "s_datain1_0" BEL "s_datain1_1"
        BEL "s_datain1_2" BEL "s_datain1_3" BEL "s_datain1_4" BEL
        "s_datain1_5" BEL "s_datain1_6" BEL "s_datain1_7" BEL "s_datain1_8"
        BEL "s_datain1_9" BEL "s_datain1_10" BEL "s_datain1_11" BEL
        "s_datain1_12" BEL "s_datain1_13" BEL "s_datain1_14" BEL
        "s_datain1_15" BEL "s_datain1_16" BEL "s_datain1_17" BEL
        "s_datain1_18" BEL "s_datain1_19" BEL "s_datain1_20" BEL
        "s_datain1_21" BEL "s_datain1_22" BEL "s_datain1_23" BEL
        "s_datain1_24" BEL "s_datain1_25" BEL "s_datain1_26" BEL
        "s_datain1_27" BEL "s_datain1_28" BEL "s_datain1_29" BEL
        "s_datain1_30" BEL "s_datain1_31" BEL "s_datain2_0" BEL "s_datain2_1"
        BEL "s_datain2_2" BEL "s_datain2_3" BEL "s_datain2_4" BEL
        "s_datain2_5" BEL "s_datain2_6" BEL "s_datain2_7" BEL "s_datain2_8"
        BEL "s_datain2_9" BEL "s_datain2_10" BEL "s_datain2_11" BEL
        "s_datain2_12" BEL "s_datain2_13" BEL "s_datain2_14" BEL
        "s_datain2_15" BEL "s_datain2_16" BEL "s_datain2_17" BEL
        "s_datain2_18" BEL "s_datain2_19" BEL "s_datain2_20" BEL
        "s_datain2_21" BEL "s_datain2_22" BEL "s_datain2_23" BEL
        "s_datain2_24" BEL "s_datain2_25" BEL "s_datain2_26" BEL
        "s_datain2_27" BEL "s_datain2_28" BEL "s_datain2_29" BEL
        "s_datain2_30" BEL "s_datain2_31" BEL "s_datain3_0" BEL "s_datain3_1"
        BEL "s_datain3_2" BEL "s_datain3_3" BEL "s_datain3_4" BEL
        "s_datain3_5" BEL "s_datain3_6" BEL "s_datain3_7" BEL "s_datain3_8"
        BEL "s_datain3_9" BEL "s_datain3_10" BEL "s_datain3_11" BEL
        "s_datain3_12" BEL "s_datain3_13" BEL "s_datain3_14" BEL
        "s_datain3_15" BEL "s_datain3_16" BEL "s_datain3_17" BEL
        "s_datain3_18" BEL "s_datain3_19" BEL "s_datain3_20" BEL
        "s_datain3_21" BEL "s_datain3_22" BEL "s_datain3_23" BEL
        "s_datain3_24" BEL "s_datain3_25" BEL "s_datain3_26" BEL
        "s_datain3_27" BEL "s_datain3_28" BEL "s_datain3_29" BEL
        "s_datain3_30" BEL "s_datain3_31" BEL "ep20wire_0" BEL "ep20wire_1"
        BEL "ep20wire_2" BEL "ep20wire_3" BEL "s_fullcnt0_0" BEL
        "s_fullcnt0_1" BEL "s_fullcnt0_2" BEL "s_fullcnt0_3" BEL
        "s_fullcnt0_4" BEL "s_fullcnt0_5" BEL "s_fullcnt0_6" BEL
        "s_fullcnt0_7" BEL "s_fullcnt0_8" BEL "s_fullcnt0_9" BEL
        "s_fullcnt0_10" BEL "s_fullcnt0_11" BEL "s_fullcnt0_12" BEL
        "s_fullcnt0_13" BEL "s_fullcnt0_14" BEL "s_fullcnt0_15" BEL
        "s_fullcnt0_16" BEL "s_fullcnt0_17" BEL "s_fullcnt0_18" BEL
        "s_fullcnt0_19" BEL "s_fullcnt0_20" BEL "s_fullcnt0_21" BEL
        "s_fullcnt0_22" BEL "s_fullcnt0_23" BEL "s_fullcnt0_24" BEL "s_cnt_0"
        BEL "s_cnt_1" BEL "s_cnt_2" BEL "s_cnt_3" BEL "s_cnt_4" BEL "s_cnt_5"
        BEL "s_cnt_6" BEL "s_cnt_7" BEL "s_cnt_8" BEL "s_cnt_9" BEL "s_cnt_10"
        BEL "s_cnt_11" BEL "s_cnt_12" BEL "s_cnt_13" BEL "s_cnt_14" BEL
        "s_cnt_15" BEL "s_cnt_16" BEL "s_cnt_17" BEL "s_cnt_18" BEL "s_cnt_19"
        BEL "s_cnt_20" BEL "s_cnt_21" BEL "s_cnt_22" BEL "s_cnt_23" BEL
        "s_cnt_24" BEL "s_cnt_25" BEL "s_cnt_26" BEL "s_cnt_27" BEL "s_cnt_28"
        BEL "s_fullcnt2_0" BEL "s_fullcnt2_1" BEL "s_fullcnt2_2" BEL
        "s_fullcnt2_3" BEL "s_fullcnt2_4" BEL "s_fullcnt2_5" BEL
        "s_fullcnt2_6" BEL "s_fullcnt2_7" BEL "s_fullcnt2_8" BEL
        "s_fullcnt2_9" BEL "s_fullcnt2_10" BEL "s_fullcnt2_11" BEL
        "s_fullcnt2_12" BEL "s_fullcnt2_13" BEL "s_fullcnt2_14" BEL
        "s_fullcnt2_15" BEL "s_fullcnt2_16" BEL "s_fullcnt2_17" BEL
        "s_fullcnt2_18" BEL "s_fullcnt2_19" BEL "s_fullcnt2_20" BEL
        "s_fullcnt2_21" BEL "s_fullcnt2_22" BEL "s_fullcnt2_23" BEL
        "s_fullcnt2_24" BEL
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i"
        BEL
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0"
        BEL
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        PIN
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        BEL
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_11"
        BEL
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_10"
        BEL
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_9"
        BEL
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_8"
        BEL
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_7"
        BEL
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_6"
        BEL
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_5"
        BEL
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4"
        BEL
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3"
        BEL
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2"
        BEL
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_10"
        BEL
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_9"
        BEL
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_8"
        BEL
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_7"
        BEL
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_6"
        BEL
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_5"
        BEL
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_4"
        BEL
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_3"
        BEL
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_2"
        BEL
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_1"
        BEL
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_10"
        BEL
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_9"
        BEL
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_8"
        BEL
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_7"
        BEL
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_6"
        BEL
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_5"
        BEL
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4"
        BEL
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3"
        BEL
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_2"
        BEL
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1"
        BEL
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_10"
        BEL
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_9"
        BEL
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_8"
        BEL
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_7"
        BEL
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_6"
        BEL
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_5"
        BEL
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_4"
        BEL
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_3"
        BEL
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_2"
        BEL
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_1"
        BEL
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0"
        BEL
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_10"
        BEL
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_9"
        BEL
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_8"
        BEL
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_7"
        BEL
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_6"
        BEL
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_5"
        BEL
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4"
        BEL
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3"
        BEL
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2"
        BEL
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1"
        BEL
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0"
        BEL
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_10"
        BEL
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_9"
        BEL
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_8"
        BEL
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_7"
        BEL
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_6"
        BEL
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_5"
        BEL
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_4"
        BEL
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_3"
        BEL
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2"
        BEL
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_1"
        BEL
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_0"
        BEL
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_10"
        BEL
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_9"
        BEL
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_8"
        BEL
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_7"
        BEL
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_6"
        BEL
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_5"
        BEL
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_4"
        BEL
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3"
        BEL
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2"
        BEL
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1"
        BEL
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0"
        BEL
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i"
        BEL
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0"
        BEL
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i"
        BEL
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0"
        BEL
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        PIN
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        BEL
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_11"
        BEL
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_10"
        BEL
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_9"
        BEL
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_8"
        BEL
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_7"
        BEL
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_6"
        BEL
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_5"
        BEL
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4"
        BEL
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3"
        BEL
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2"
        BEL
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_10"
        BEL
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_9"
        BEL
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_8"
        BEL
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_7"
        BEL
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_6"
        BEL
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_5"
        BEL
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_4"
        BEL
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_3"
        BEL
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_2"
        BEL
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_1"
        BEL
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_10"
        BEL
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_9"
        BEL
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_8"
        BEL
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_7"
        BEL
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_6"
        BEL
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_5"
        BEL
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4"
        BEL
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3"
        BEL
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_2"
        BEL
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1"
        BEL
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_10"
        BEL
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_9"
        BEL
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_8"
        BEL
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_7"
        BEL
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_6"
        BEL
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_5"
        BEL
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_4"
        BEL
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_3"
        BEL
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_2"
        BEL
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_1"
        BEL
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0"
        BEL
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_10"
        BEL
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_9"
        BEL
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_8"
        BEL
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_7"
        BEL
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_6"
        BEL
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_5"
        BEL
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4"
        BEL
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3"
        BEL
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2"
        BEL
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1"
        BEL
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0"
        BEL
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_10"
        BEL
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_9"
        BEL
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_8"
        BEL
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_7"
        BEL
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_6"
        BEL
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_5"
        BEL
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_4"
        BEL
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_3"
        BEL
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2"
        BEL
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_1"
        BEL
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_0"
        BEL
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_10"
        BEL
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_9"
        BEL
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_8"
        BEL
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_7"
        BEL
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_6"
        BEL
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_5"
        BEL
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_4"
        BEL
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3"
        BEL
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2"
        BEL
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1"
        BEL
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0"
        BEL
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i"
        BEL
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0"
        BEL
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i"
        BEL
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0"
        BEL
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        PIN
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        BEL
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_11"
        BEL
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_10"
        BEL
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_9"
        BEL
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_8"
        BEL
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_7"
        BEL
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_6"
        BEL
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_5"
        BEL
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4"
        BEL
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3"
        BEL
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2"
        BEL
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_10"
        BEL
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_9"
        BEL
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_8"
        BEL
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_7"
        BEL
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_6"
        BEL
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_5"
        BEL
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_4"
        BEL
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_3"
        BEL
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_2"
        BEL
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_1"
        BEL
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_10"
        BEL
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_9"
        BEL
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_8"
        BEL
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_7"
        BEL
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_6"
        BEL
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_5"
        BEL
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4"
        BEL
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3"
        BEL
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_2"
        BEL
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1"
        BEL
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_10"
        BEL
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_9"
        BEL
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_8"
        BEL
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_7"
        BEL
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_6"
        BEL
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_5"
        BEL
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_4"
        BEL
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_3"
        BEL
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_2"
        BEL
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_1"
        BEL
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0"
        BEL
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_10"
        BEL
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_9"
        BEL
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_8"
        BEL
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_7"
        BEL
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_6"
        BEL
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_5"
        BEL
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4"
        BEL
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3"
        BEL
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2"
        BEL
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1"
        BEL
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0"
        BEL
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_10"
        BEL
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_9"
        BEL
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_8"
        BEL
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_7"
        BEL
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_6"
        BEL
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_5"
        BEL
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_4"
        BEL
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_3"
        BEL
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2"
        BEL
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_1"
        BEL
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_0"
        BEL
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_10"
        BEL
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_9"
        BEL
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_8"
        BEL
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_7"
        BEL
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_6"
        BEL
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_5"
        BEL
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_4"
        BEL
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3"
        BEL
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2"
        BEL
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1"
        BEL
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0"
        BEL
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i"
        BEL
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0"
        BEL
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i"
        BEL
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0"
        BEL
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        PIN
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        BEL
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/diff_pntr_pad_11"
        BEL
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_10"
        BEL
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_9"
        BEL
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_8"
        BEL
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_7"
        BEL
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_6"
        BEL
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_5"
        BEL
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4"
        BEL
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3"
        BEL
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2"
        BEL
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_10"
        BEL
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_9"
        BEL
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_8"
        BEL
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_7"
        BEL
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_6"
        BEL
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_5"
        BEL
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_4"
        BEL
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_3"
        BEL
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_2"
        BEL
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_1"
        BEL
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_10"
        BEL
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_9"
        BEL
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_8"
        BEL
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_7"
        BEL
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_6"
        BEL
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_5"
        BEL
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4"
        BEL
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3"
        BEL
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_2"
        BEL
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1"
        BEL
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_10"
        BEL
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_9"
        BEL
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_8"
        BEL
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_7"
        BEL
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_6"
        BEL
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_5"
        BEL
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_4"
        BEL
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_3"
        BEL
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_2"
        BEL
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_1"
        BEL
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0"
        BEL
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_10"
        BEL
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_9"
        BEL
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_8"
        BEL
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_7"
        BEL
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_6"
        BEL
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_5"
        BEL
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4"
        BEL
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3"
        BEL
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2"
        BEL
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1"
        BEL
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0"
        BEL
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_10"
        BEL
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_9"
        BEL
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_8"
        BEL
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_7"
        BEL
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_6"
        BEL
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_5"
        BEL
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_4"
        BEL
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_3"
        BEL
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2"
        BEL
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_1"
        BEL
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_0"
        BEL
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_10"
        BEL
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_9"
        BEL
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_8"
        BEL
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_7"
        BEL
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_6"
        BEL
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_5"
        BEL
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_4"
        BEL
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3"
        BEL
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2"
        BEL
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1"
        BEL
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0"
        BEL
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i"
        BEL
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigmux_1d_7b192397cd/counter/comp2.core_instance2/blk00000001/blk00000019"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigmux_1d_7b192397cd/counter/comp2.core_instance2/blk00000001/blk0000001a"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigmux_1d_7b192397cd/counter/comp2.core_instance2/blk00000001/blk0000001b"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigmux_1d_7b192397cd/counter/comp2.core_instance2/blk00000001/blk0000001c"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigmux_1d_7b192397cd/counter/comp2.core_instance2/blk00000001/blk0000001d"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigmux_1d_7b192397cd/counter/comp2.core_instance2/blk00000001/blk0000001e"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigmux_1d_7b192397cd/counter/comp2.core_instance2/blk00000001/blk0000001f"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigmux_1d_7b192397cd/counter/comp2.core_instance2/blk00000001/blk00000020"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigmux_1d_7b192397cd/counter/comp2.core_instance2/blk00000001/blk00000021"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigmux_1d_7b192397cd/counter/comp2.core_instance2/blk00000001/blk00000022"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigmux_1d_7b192397cd/counter/comp2.core_instance2/blk00000001/blk00000023"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].srl16_used.u1"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].srl16_used.u1"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].srl16_used.u1"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].srl16_used.u1"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk00000043"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk00000044"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk00000045"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk00000046"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk00000047"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk00000048"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk00000049"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk0000004a"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk0000004b"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk0000004c"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk0000004d"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk0000004e"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk0000004f"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk00000050"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk00000051"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk00000052"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk00000053"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk00000054"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk00000055"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk00000056"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk00000057"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk00000058"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk00000059"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk0000005a"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk0000005b"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk0000005c"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk0000005d"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk0000005e"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk0000005f"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk00000060"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk00000061"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/counter/comp1.core_instance1/blk00000001/blk00000062"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/delay9/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/relational4/op_mem_32_22_0"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/relational/op_mem_32_22_0"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/relational1/op_mem_32_22_0"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/relational2/op_mem_32_22_0"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/relational3/op_mem_32_22_0"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].srl16_used.u1"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].srl16_used.u1"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].srl16_used.u1"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].srl16_used.u1"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].srl16_used.u1"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].srl16_used.u1"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].srl16_used.u1"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].srl16_used.u1"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].srl16_used.u1"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].srl16_used.u1"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].srl16_used.u1"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].srl16_used.u1"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].srl16_used.u1"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].srl16_used.u1"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].srl16_used.u1"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].srl16_used.u1"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/delay13/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/delay12/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].srl16_used.u1"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/delay12/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].srl16_used.u1"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/delay12/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].srl16_used.u1"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/delay12/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].srl16_used.u1"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/delay12/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].srl16_used.u1"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/delay12/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].srl16_used.u1"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/delay12/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].srl16_used.u1"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/delay12/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].srl16_used.u1"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/delay12/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].srl16_used.u1"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/delay12/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].srl16_used.u1"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/delay12/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].srl16_used.u1"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/delay12/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].srl16_used.u1"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/delay12/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].srl16_used.u1"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/delay12/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].srl16_used.u1"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/delay12/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].srl16_used.u1"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/delay12/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].srl16_used.u1"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/delay12/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/delay12/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/delay12/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/delay12/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/delay12/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/delay12/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/delay12/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/delay12/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/delay12/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/delay12/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/delay12/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/delay12/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/delay12/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/delay12/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/delay12/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/delay12/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].srl16_used.u1"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].srl16_used.u1"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].srl16_used.u1"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].srl16_used.u1"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].srl16_used.u1"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].srl16_used.u1"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].srl16_used.u1"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].srl16_used.u1"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].srl16_used.u1"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].srl16_used.u1"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].srl16_used.u1"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].srl16_used.u1"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].srl16_used.u1"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].srl16_used.u1"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].srl16_used.u1"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].srl16_used.u1"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/delay11/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/delay10/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].srl16_used.u1"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/delay10/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].srl16_used.u1"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/delay10/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].srl16_used.u1"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/delay10/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].srl16_used.u1"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/delay10/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].srl16_used.u1"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/delay10/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].srl16_used.u1"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/delay10/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].srl16_used.u1"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/delay10/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].srl16_used.u1"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/delay10/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].srl16_used.u1"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/delay10/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].srl16_used.u1"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/delay10/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].srl16_used.u1"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/delay10/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].srl16_used.u1"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/delay10/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].srl16_used.u1"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/delay10/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].srl16_used.u1"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/delay10/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].srl16_used.u1"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/delay10/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].srl16_used.u1"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/delay10/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/delay10/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/delay10/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/delay10/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/delay10/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/delay10/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/delay10/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/delay10/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/delay10/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/delay10/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/delay10/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/delay10/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/delay10/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/delay10/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/delay10/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/delay10/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL "U0_dkver1_cw/dkver1_x0/sigmux_1d_7b192397cd/mux1/pipe_16_22_0_15"
        BEL "U0_dkver1_cw/dkver1_x0/sigmux_1d_7b192397cd/mux1/pipe_16_22_0_14"
        BEL "U0_dkver1_cw/dkver1_x0/sigmux_1d_7b192397cd/mux1/pipe_16_22_0_13"
        BEL "U0_dkver1_cw/dkver1_x0/sigmux_1d_7b192397cd/mux1/pipe_16_22_0_12"
        BEL "U0_dkver1_cw/dkver1_x0/sigmux_1d_7b192397cd/mux1/pipe_16_22_0_11"
        BEL "U0_dkver1_cw/dkver1_x0/sigmux_1d_7b192397cd/mux1/pipe_16_22_0_10"
        BEL "U0_dkver1_cw/dkver1_x0/sigmux_1d_7b192397cd/mux1/pipe_16_22_0_9"
        BEL "U0_dkver1_cw/dkver1_x0/sigmux_1d_7b192397cd/mux1/pipe_16_22_0_8"
        BEL "U0_dkver1_cw/dkver1_x0/sigmux_1d_7b192397cd/mux1/pipe_16_22_0_7"
        BEL "U0_dkver1_cw/dkver1_x0/sigmux_1d_7b192397cd/mux1/pipe_16_22_0_6"
        BEL "U0_dkver1_cw/dkver1_x0/sigmux_1d_7b192397cd/mux1/pipe_16_22_0_5"
        BEL "U0_dkver1_cw/dkver1_x0/sigmux_1d_7b192397cd/mux1/pipe_16_22_0_4"
        BEL "U0_dkver1_cw/dkver1_x0/sigmux_1d_7b192397cd/mux1/pipe_16_22_0_3"
        BEL "U0_dkver1_cw/dkver1_x0/sigmux_1d_7b192397cd/mux1/pipe_16_22_0_2"
        BEL "U0_dkver1_cw/dkver1_x0/sigmux_1d_7b192397cd/mux1/pipe_16_22_0_1"
        BEL "U0_dkver1_cw/dkver1_x0/sigmux_1d_7b192397cd/mux1/pipe_16_22_0_0"
        BEL "U0_dkver1_cw/dkver1_x0/sigmux_1d_7b192397cd/mux2/pipe_16_22_0_15"
        BEL "U0_dkver1_cw/dkver1_x0/sigmux_1d_7b192397cd/mux2/pipe_16_22_0_14"
        BEL "U0_dkver1_cw/dkver1_x0/sigmux_1d_7b192397cd/mux2/pipe_16_22_0_13"
        BEL "U0_dkver1_cw/dkver1_x0/sigmux_1d_7b192397cd/mux2/pipe_16_22_0_12"
        BEL "U0_dkver1_cw/dkver1_x0/sigmux_1d_7b192397cd/mux2/pipe_16_22_0_11"
        BEL "U0_dkver1_cw/dkver1_x0/sigmux_1d_7b192397cd/mux2/pipe_16_22_0_10"
        BEL "U0_dkver1_cw/dkver1_x0/sigmux_1d_7b192397cd/mux2/pipe_16_22_0_9"
        BEL "U0_dkver1_cw/dkver1_x0/sigmux_1d_7b192397cd/mux2/pipe_16_22_0_8"
        BEL "U0_dkver1_cw/dkver1_x0/sigmux_1d_7b192397cd/mux2/pipe_16_22_0_7"
        BEL "U0_dkver1_cw/dkver1_x0/sigmux_1d_7b192397cd/mux2/pipe_16_22_0_6"
        BEL "U0_dkver1_cw/dkver1_x0/sigmux_1d_7b192397cd/mux2/pipe_16_22_0_5"
        BEL "U0_dkver1_cw/dkver1_x0/sigmux_1d_7b192397cd/mux2/pipe_16_22_0_4"
        BEL "U0_dkver1_cw/dkver1_x0/sigmux_1d_7b192397cd/mux2/pipe_16_22_0_3"
        BEL "U0_dkver1_cw/dkver1_x0/sigmux_1d_7b192397cd/mux2/pipe_16_22_0_2"
        BEL "U0_dkver1_cw/dkver1_x0/sigmux_1d_7b192397cd/mux2/pipe_16_22_0_1"
        BEL "U0_dkver1_cw/dkver1_x0/sigmux_1d_7b192397cd/mux2/pipe_16_22_0_0"
        BEL "U0_dkver1_cw/dkver1_x0/sigmux_1d_7b192397cd/mux3/pipe_16_22_0_15"
        BEL "U0_dkver1_cw/dkver1_x0/sigmux_1d_7b192397cd/mux3/pipe_16_22_0_14"
        BEL "U0_dkver1_cw/dkver1_x0/sigmux_1d_7b192397cd/mux3/pipe_16_22_0_13"
        BEL "U0_dkver1_cw/dkver1_x0/sigmux_1d_7b192397cd/mux3/pipe_16_22_0_12"
        BEL "U0_dkver1_cw/dkver1_x0/sigmux_1d_7b192397cd/mux3/pipe_16_22_0_11"
        BEL "U0_dkver1_cw/dkver1_x0/sigmux_1d_7b192397cd/mux3/pipe_16_22_0_10"
        BEL "U0_dkver1_cw/dkver1_x0/sigmux_1d_7b192397cd/mux3/pipe_16_22_0_9"
        BEL "U0_dkver1_cw/dkver1_x0/sigmux_1d_7b192397cd/mux3/pipe_16_22_0_8"
        BEL "U0_dkver1_cw/dkver1_x0/sigmux_1d_7b192397cd/mux3/pipe_16_22_0_7"
        BEL "U0_dkver1_cw/dkver1_x0/sigmux_1d_7b192397cd/mux3/pipe_16_22_0_6"
        BEL "U0_dkver1_cw/dkver1_x0/sigmux_1d_7b192397cd/mux3/pipe_16_22_0_5"
        BEL "U0_dkver1_cw/dkver1_x0/sigmux_1d_7b192397cd/mux3/pipe_16_22_0_4"
        BEL "U0_dkver1_cw/dkver1_x0/sigmux_1d_7b192397cd/mux3/pipe_16_22_0_3"
        BEL "U0_dkver1_cw/dkver1_x0/sigmux_1d_7b192397cd/mux3/pipe_16_22_0_2"
        BEL "U0_dkver1_cw/dkver1_x0/sigmux_1d_7b192397cd/mux3/pipe_16_22_0_1"
        BEL "U0_dkver1_cw/dkver1_x0/sigmux_1d_7b192397cd/mux3/pipe_16_22_0_0"
        BEL "U0_dkver1_cw/dkver1_x0/sigmux_1d_7b192397cd/mux4/pipe_16_22_0_15"
        BEL "U0_dkver1_cw/dkver1_x0/sigmux_1d_7b192397cd/mux4/pipe_16_22_0_14"
        BEL "U0_dkver1_cw/dkver1_x0/sigmux_1d_7b192397cd/mux4/pipe_16_22_0_13"
        BEL "U0_dkver1_cw/dkver1_x0/sigmux_1d_7b192397cd/mux4/pipe_16_22_0_12"
        BEL "U0_dkver1_cw/dkver1_x0/sigmux_1d_7b192397cd/mux4/pipe_16_22_0_11"
        BEL "U0_dkver1_cw/dkver1_x0/sigmux_1d_7b192397cd/mux4/pipe_16_22_0_10"
        BEL "U0_dkver1_cw/dkver1_x0/sigmux_1d_7b192397cd/mux4/pipe_16_22_0_9"
        BEL "U0_dkver1_cw/dkver1_x0/sigmux_1d_7b192397cd/mux4/pipe_16_22_0_8"
        BEL "U0_dkver1_cw/dkver1_x0/sigmux_1d_7b192397cd/mux4/pipe_16_22_0_7"
        BEL "U0_dkver1_cw/dkver1_x0/sigmux_1d_7b192397cd/mux4/pipe_16_22_0_6"
        BEL "U0_dkver1_cw/dkver1_x0/sigmux_1d_7b192397cd/mux4/pipe_16_22_0_5"
        BEL "U0_dkver1_cw/dkver1_x0/sigmux_1d_7b192397cd/mux4/pipe_16_22_0_4"
        BEL "U0_dkver1_cw/dkver1_x0/sigmux_1d_7b192397cd/mux4/pipe_16_22_0_3"
        BEL "U0_dkver1_cw/dkver1_x0/sigmux_1d_7b192397cd/mux4/pipe_16_22_0_2"
        BEL "U0_dkver1_cw/dkver1_x0/sigmux_1d_7b192397cd/mux4/pipe_16_22_0_1"
        BEL "U0_dkver1_cw/dkver1_x0/sigmux_1d_7b192397cd/mux4/pipe_16_22_0_0"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigseparation1_1d_9e1277b02d/convert/latency_test.reg/partial_one.last_srl17e/reg_array[15].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigseparation1_1d_9e1277b02d/convert/latency_test.reg/partial_one.last_srl17e/reg_array[14].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigseparation1_1d_9e1277b02d/convert/latency_test.reg/partial_one.last_srl17e/reg_array[13].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigseparation1_1d_9e1277b02d/convert/latency_test.reg/partial_one.last_srl17e/reg_array[12].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigseparation1_1d_9e1277b02d/convert/latency_test.reg/partial_one.last_srl17e/reg_array[11].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigseparation1_1d_9e1277b02d/convert/latency_test.reg/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigseparation1_1d_9e1277b02d/convert/latency_test.reg/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigseparation1_1d_9e1277b02d/convert/latency_test.reg/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigseparation1_1d_9e1277b02d/convert/latency_test.reg/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigseparation1_1d_9e1277b02d/convert/latency_test.reg/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigseparation1_1d_9e1277b02d/convert/latency_test.reg/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigseparation1_1d_9e1277b02d/convert/latency_test.reg/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigseparation1_1d_9e1277b02d/convert/latency_test.reg/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigseparation1_1d_9e1277b02d/convert/latency_test.reg/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigseparation1_1d_9e1277b02d/convert/latency_test.reg/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigseparation1_1d_9e1277b02d/convert/latency_test.reg/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigseparation1_1d_9e1277b02d/convert1/latency_test.reg/partial_one.last_srl17e/reg_array[15].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigseparation1_1d_9e1277b02d/convert1/latency_test.reg/partial_one.last_srl17e/reg_array[14].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigseparation1_1d_9e1277b02d/convert1/latency_test.reg/partial_one.last_srl17e/reg_array[13].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigseparation1_1d_9e1277b02d/convert1/latency_test.reg/partial_one.last_srl17e/reg_array[12].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigseparation1_1d_9e1277b02d/convert1/latency_test.reg/partial_one.last_srl17e/reg_array[11].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigseparation1_1d_9e1277b02d/convert1/latency_test.reg/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigseparation1_1d_9e1277b02d/convert1/latency_test.reg/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigseparation1_1d_9e1277b02d/convert1/latency_test.reg/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigseparation1_1d_9e1277b02d/convert1/latency_test.reg/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigseparation1_1d_9e1277b02d/convert1/latency_test.reg/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigseparation1_1d_9e1277b02d/convert1/latency_test.reg/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigseparation1_1d_9e1277b02d/convert1/latency_test.reg/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigseparation1_1d_9e1277b02d/convert1/latency_test.reg/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigseparation1_1d_9e1277b02d/convert1/latency_test.reg/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigseparation1_1d_9e1277b02d/convert1/latency_test.reg/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigseparation1_1d_9e1277b02d/convert1/latency_test.reg/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigseparation1_1d_9e1277b02d/convert2/latency_test.reg/partial_one.last_srl17e/reg_array[15].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigseparation1_1d_9e1277b02d/convert2/latency_test.reg/partial_one.last_srl17e/reg_array[14].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigseparation1_1d_9e1277b02d/convert2/latency_test.reg/partial_one.last_srl17e/reg_array[13].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigseparation1_1d_9e1277b02d/convert2/latency_test.reg/partial_one.last_srl17e/reg_array[12].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigseparation1_1d_9e1277b02d/convert2/latency_test.reg/partial_one.last_srl17e/reg_array[11].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigseparation1_1d_9e1277b02d/convert2/latency_test.reg/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigseparation1_1d_9e1277b02d/convert2/latency_test.reg/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigseparation1_1d_9e1277b02d/convert2/latency_test.reg/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigseparation1_1d_9e1277b02d/convert2/latency_test.reg/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigseparation1_1d_9e1277b02d/convert2/latency_test.reg/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigseparation1_1d_9e1277b02d/convert2/latency_test.reg/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigseparation1_1d_9e1277b02d/convert2/latency_test.reg/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigseparation1_1d_9e1277b02d/convert2/latency_test.reg/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigseparation1_1d_9e1277b02d/convert2/latency_test.reg/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigseparation1_1d_9e1277b02d/convert2/latency_test.reg/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigseparation1_1d_9e1277b02d/convert2/latency_test.reg/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigseparation1_1d_9e1277b02d/convert3/latency_test.reg/partial_one.last_srl17e/reg_array[15].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigseparation1_1d_9e1277b02d/convert3/latency_test.reg/partial_one.last_srl17e/reg_array[14].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigseparation1_1d_9e1277b02d/convert3/latency_test.reg/partial_one.last_srl17e/reg_array[13].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigseparation1_1d_9e1277b02d/convert3/latency_test.reg/partial_one.last_srl17e/reg_array[12].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigseparation1_1d_9e1277b02d/convert3/latency_test.reg/partial_one.last_srl17e/reg_array[11].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigseparation1_1d_9e1277b02d/convert3/latency_test.reg/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigseparation1_1d_9e1277b02d/convert3/latency_test.reg/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigseparation1_1d_9e1277b02d/convert3/latency_test.reg/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigseparation1_1d_9e1277b02d/convert3/latency_test.reg/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigseparation1_1d_9e1277b02d/convert3/latency_test.reg/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigseparation1_1d_9e1277b02d/convert3/latency_test.reg/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigseparation1_1d_9e1277b02d/convert3/latency_test.reg/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigseparation1_1d_9e1277b02d/convert3/latency_test.reg/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigseparation1_1d_9e1277b02d/convert3/latency_test.reg/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigseparation1_1d_9e1277b02d/convert3/latency_test.reg/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigseparation1_1d_9e1277b02d/convert3/latency_test.reg/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub/comp0.core_instance0/blk00000001/blk0000002c"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub/comp0.core_instance0/blk00000001/blk0000002d"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub/comp0.core_instance0/blk00000001/blk0000002e"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub/comp0.core_instance0/blk00000001/blk0000002f"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub/comp0.core_instance0/blk00000001/blk00000030"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub/comp0.core_instance0/blk00000001/blk00000031"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub/comp0.core_instance0/blk00000001/blk00000032"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub/comp0.core_instance0/blk00000001/blk00000033"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub/comp0.core_instance0/blk00000001/blk00000034"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub/comp0.core_instance0/blk00000001/blk00000035"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub/comp0.core_instance0/blk00000001/blk00000036"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub/comp0.core_instance0/blk00000001/blk00000037"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub/comp0.core_instance0/blk00000001/blk00000038"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub/comp0.core_instance0/blk00000001/blk00000039"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub/comp0.core_instance0/blk00000001/blk0000003a"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub/comp0.core_instance0/blk00000001/blk0000003b"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub/comp0.core_instance0/blk00000001/blk0000003c"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub/comp0.core_instance0/blk00000001/blk0000003d"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub/comp0.core_instance0/blk00000001/blk0000003e"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub/comp0.core_instance0/blk00000001/blk0000003f"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub/comp0.core_instance0/blk00000001/blk00000040"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/comp0.core_instance0/blk00000001/blk0000002c"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/comp0.core_instance0/blk00000001/blk0000002d"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/comp0.core_instance0/blk00000001/blk0000002e"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/comp0.core_instance0/blk00000001/blk0000002f"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/comp0.core_instance0/blk00000001/blk00000030"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/comp0.core_instance0/blk00000001/blk00000031"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/comp0.core_instance0/blk00000001/blk00000032"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/comp0.core_instance0/blk00000001/blk00000033"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/comp0.core_instance0/blk00000001/blk00000034"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/comp0.core_instance0/blk00000001/blk00000035"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/comp0.core_instance0/blk00000001/blk00000036"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/comp0.core_instance0/blk00000001/blk00000037"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/comp0.core_instance0/blk00000001/blk00000038"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/comp0.core_instance0/blk00000001/blk00000039"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/comp0.core_instance0/blk00000001/blk0000003a"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/comp0.core_instance0/blk00000001/blk0000003b"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/comp0.core_instance0/blk00000001/blk0000003c"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/comp0.core_instance0/blk00000001/blk0000003d"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/comp0.core_instance0/blk00000001/blk0000003e"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/comp0.core_instance0/blk00000001/blk0000003f"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub1/comp0.core_instance0/blk00000001/blk00000040"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub2/comp0.core_instance0/blk00000001/blk0000002c"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub2/comp0.core_instance0/blk00000001/blk0000002d"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub2/comp0.core_instance0/blk00000001/blk0000002e"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub2/comp0.core_instance0/blk00000001/blk0000002f"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub2/comp0.core_instance0/blk00000001/blk00000030"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub2/comp0.core_instance0/blk00000001/blk00000031"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub2/comp0.core_instance0/blk00000001/blk00000032"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub2/comp0.core_instance0/blk00000001/blk00000033"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub2/comp0.core_instance0/blk00000001/blk00000034"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub2/comp0.core_instance0/blk00000001/blk00000035"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub2/comp0.core_instance0/blk00000001/blk00000036"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub2/comp0.core_instance0/blk00000001/blk00000037"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub2/comp0.core_instance0/blk00000001/blk00000038"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub2/comp0.core_instance0/blk00000001/blk00000039"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub2/comp0.core_instance0/blk00000001/blk0000003a"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub2/comp0.core_instance0/blk00000001/blk0000003b"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub2/comp0.core_instance0/blk00000001/blk0000003c"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub2/comp0.core_instance0/blk00000001/blk0000003d"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub2/comp0.core_instance0/blk00000001/blk0000003e"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub2/comp0.core_instance0/blk00000001/blk0000003f"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub2/comp0.core_instance0/blk00000001/blk00000040"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub3/comp0.core_instance0/blk00000001/blk0000002c"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub3/comp0.core_instance0/blk00000001/blk0000002d"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub3/comp0.core_instance0/blk00000001/blk0000002e"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub3/comp0.core_instance0/blk00000001/blk0000002f"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub3/comp0.core_instance0/blk00000001/blk00000030"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub3/comp0.core_instance0/blk00000001/blk00000031"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub3/comp0.core_instance0/blk00000001/blk00000032"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub3/comp0.core_instance0/blk00000001/blk00000033"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub3/comp0.core_instance0/blk00000001/blk00000034"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub3/comp0.core_instance0/blk00000001/blk00000035"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub3/comp0.core_instance0/blk00000001/blk00000036"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub3/comp0.core_instance0/blk00000001/blk00000037"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub3/comp0.core_instance0/blk00000001/blk00000038"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub3/comp0.core_instance0/blk00000001/blk00000039"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub3/comp0.core_instance0/blk00000001/blk0000003a"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub3/comp0.core_instance0/blk00000001/blk0000003b"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub3/comp0.core_instance0/blk00000001/blk0000003c"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub3/comp0.core_instance0/blk00000001/blk0000003d"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub3/comp0.core_instance0/blk00000001/blk0000003e"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub3/comp0.core_instance0/blk00000001/blk0000003f"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_1d_722b8ff6b9/addsub3/comp0.core_instance0/blk00000001/blk00000040"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/counter/comp0.core_instance0/blk00000001/blk0000001d"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/counter/comp0.core_instance0/blk00000001/blk0000001e"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/counter/comp0.core_instance0/blk00000001/blk0000001f"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/counter/comp0.core_instance0/blk00000001/blk00000020"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/counter/comp0.core_instance0/blk00000001/blk00000021"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/counter/comp0.core_instance0/blk00000001/blk00000022"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/counter/comp0.core_instance0/blk00000001/blk00000023"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/counter/comp0.core_instance0/blk00000001/blk00000024"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/counter/comp0.core_instance0/blk00000001/blk00000025"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/counter/comp0.core_instance0/blk00000001/blk00000026"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/counter/comp0.core_instance0/blk00000001/blk00000027"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/counter/comp0.core_instance0/blk00000001/blk00000028"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/counter/comp0.core_instance0/blk00000001/blk00000029"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/accumulator/accum_reg_41_23_31"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/accumulator/accum_reg_41_23_30"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/accumulator/accum_reg_41_23_29"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/accumulator/accum_reg_41_23_28"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/accumulator/accum_reg_41_23_27"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/accumulator/accum_reg_41_23_26"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/accumulator/accum_reg_41_23_25"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/accumulator/accum_reg_41_23_24"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/accumulator/accum_reg_41_23_23"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/accumulator/accum_reg_41_23_22"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/accumulator/accum_reg_41_23_21"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/accumulator/accum_reg_41_23_20"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/accumulator/accum_reg_41_23_19"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/accumulator/accum_reg_41_23_18"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/accumulator/accum_reg_41_23_17"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/accumulator/accum_reg_41_23_16"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/accumulator/accum_reg_41_23_15"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/accumulator/accum_reg_41_23_14"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/accumulator/accum_reg_41_23_13"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/accumulator/accum_reg_41_23_12"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/accumulator/accum_reg_41_23_11"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/accumulator/accum_reg_41_23_10"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/accumulator/accum_reg_41_23_9"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/accumulator/accum_reg_41_23_8"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/accumulator/accum_reg_41_23_7"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/accumulator/accum_reg_41_23_6"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/accumulator/accum_reg_41_23_5"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/accumulator/accum_reg_41_23_4"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/accumulator/accum_reg_41_23_3"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/accumulator/accum_reg_41_23_2"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/accumulator/accum_reg_41_23_1"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/accumulator/accum_reg_41_23_0"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/accumulator1/accum_reg_41_23_31"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/accumulator1/accum_reg_41_23_30"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/accumulator1/accum_reg_41_23_29"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/accumulator1/accum_reg_41_23_28"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/accumulator1/accum_reg_41_23_27"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/accumulator1/accum_reg_41_23_26"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/accumulator1/accum_reg_41_23_25"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/accumulator1/accum_reg_41_23_24"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/accumulator1/accum_reg_41_23_23"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/accumulator1/accum_reg_41_23_22"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/accumulator1/accum_reg_41_23_21"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/accumulator1/accum_reg_41_23_20"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/accumulator1/accum_reg_41_23_19"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/accumulator1/accum_reg_41_23_18"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/accumulator1/accum_reg_41_23_17"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/accumulator1/accum_reg_41_23_16"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/accumulator1/accum_reg_41_23_15"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/accumulator1/accum_reg_41_23_14"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/accumulator1/accum_reg_41_23_13"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/accumulator1/accum_reg_41_23_12"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/accumulator1/accum_reg_41_23_11"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/accumulator1/accum_reg_41_23_10"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/accumulator1/accum_reg_41_23_9"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/accumulator1/accum_reg_41_23_8"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/accumulator1/accum_reg_41_23_7"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/accumulator1/accum_reg_41_23_6"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/accumulator1/accum_reg_41_23_5"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/accumulator1/accum_reg_41_23_4"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/accumulator1/accum_reg_41_23_3"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/accumulator1/accum_reg_41_23_2"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/accumulator1/accum_reg_41_23_1"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/accumulator1/accum_reg_41_23_0"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/accumulator2/accum_reg_41_23_31"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/accumulator2/accum_reg_41_23_30"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/accumulator2/accum_reg_41_23_29"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/accumulator2/accum_reg_41_23_28"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/accumulator2/accum_reg_41_23_27"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/accumulator2/accum_reg_41_23_26"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/accumulator2/accum_reg_41_23_25"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/accumulator2/accum_reg_41_23_24"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/accumulator2/accum_reg_41_23_23"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/accumulator2/accum_reg_41_23_22"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/accumulator2/accum_reg_41_23_21"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/accumulator2/accum_reg_41_23_20"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/accumulator2/accum_reg_41_23_19"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/accumulator2/accum_reg_41_23_18"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/accumulator2/accum_reg_41_23_17"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/accumulator2/accum_reg_41_23_16"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/accumulator2/accum_reg_41_23_15"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/accumulator2/accum_reg_41_23_14"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/accumulator2/accum_reg_41_23_13"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/accumulator2/accum_reg_41_23_12"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/accumulator2/accum_reg_41_23_11"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/accumulator2/accum_reg_41_23_10"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/accumulator2/accum_reg_41_23_9"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/accumulator2/accum_reg_41_23_8"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/accumulator2/accum_reg_41_23_7"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/accumulator2/accum_reg_41_23_6"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/accumulator2/accum_reg_41_23_5"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/accumulator2/accum_reg_41_23_4"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/accumulator2/accum_reg_41_23_3"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/accumulator2/accum_reg_41_23_2"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/accumulator2/accum_reg_41_23_1"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/accumulator2/accum_reg_41_23_0"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/accumulator3/accum_reg_41_23_31"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/accumulator3/accum_reg_41_23_30"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/accumulator3/accum_reg_41_23_29"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/accumulator3/accum_reg_41_23_28"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/accumulator3/accum_reg_41_23_27"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/accumulator3/accum_reg_41_23_26"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/accumulator3/accum_reg_41_23_25"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/accumulator3/accum_reg_41_23_24"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/accumulator3/accum_reg_41_23_23"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/accumulator3/accum_reg_41_23_22"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/accumulator3/accum_reg_41_23_21"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/accumulator3/accum_reg_41_23_20"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/accumulator3/accum_reg_41_23_19"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/accumulator3/accum_reg_41_23_18"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/accumulator3/accum_reg_41_23_17"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/accumulator3/accum_reg_41_23_16"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/accumulator3/accum_reg_41_23_15"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/accumulator3/accum_reg_41_23_14"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/accumulator3/accum_reg_41_23_13"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/accumulator3/accum_reg_41_23_12"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/accumulator3/accum_reg_41_23_11"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/accumulator3/accum_reg_41_23_10"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/accumulator3/accum_reg_41_23_9"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/accumulator3/accum_reg_41_23_8"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/accumulator3/accum_reg_41_23_7"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/accumulator3/accum_reg_41_23_6"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/accumulator3/accum_reg_41_23_5"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/accumulator3/accum_reg_41_23_4"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/accumulator3/accum_reg_41_23_3"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/accumulator3/accum_reg_41_23_2"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/accumulator3/accum_reg_41_23_1"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/accumulator3/accum_reg_41_23_0"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/logical/latency_pipe_5_26_0"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/inverter/op_mem_22_20_0"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/convert4/latency_test.reg/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/convert3/latency_test.reg/partial_one.last_srl17e/reg_array[19].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/convert3/latency_test.reg/partial_one.last_srl17e/reg_array[18].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/convert3/latency_test.reg/partial_one.last_srl17e/reg_array[17].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/convert3/latency_test.reg/partial_one.last_srl17e/reg_array[16].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/convert3/latency_test.reg/partial_one.last_srl17e/reg_array[15].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/convert3/latency_test.reg/partial_one.last_srl17e/reg_array[14].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/convert3/latency_test.reg/partial_one.last_srl17e/reg_array[13].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/convert3/latency_test.reg/partial_one.last_srl17e/reg_array[12].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/convert3/latency_test.reg/partial_one.last_srl17e/reg_array[11].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/convert3/latency_test.reg/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/convert3/latency_test.reg/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/convert3/latency_test.reg/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/convert3/latency_test.reg/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/convert3/latency_test.reg/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/convert3/latency_test.reg/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/convert3/latency_test.reg/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/convert3/latency_test.reg/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/convert3/latency_test.reg/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/convert3/latency_test.reg/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/convert3/latency_test.reg/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/convert2/latency_test.reg/partial_one.last_srl17e/reg_array[19].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/convert2/latency_test.reg/partial_one.last_srl17e/reg_array[18].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/convert2/latency_test.reg/partial_one.last_srl17e/reg_array[17].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/convert2/latency_test.reg/partial_one.last_srl17e/reg_array[16].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/convert2/latency_test.reg/partial_one.last_srl17e/reg_array[15].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/convert2/latency_test.reg/partial_one.last_srl17e/reg_array[14].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/convert2/latency_test.reg/partial_one.last_srl17e/reg_array[13].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/convert2/latency_test.reg/partial_one.last_srl17e/reg_array[12].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/convert2/latency_test.reg/partial_one.last_srl17e/reg_array[11].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/convert2/latency_test.reg/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/convert2/latency_test.reg/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/convert2/latency_test.reg/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/convert2/latency_test.reg/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/convert2/latency_test.reg/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/convert2/latency_test.reg/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/convert2/latency_test.reg/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/convert2/latency_test.reg/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/convert2/latency_test.reg/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/convert2/latency_test.reg/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/convert2/latency_test.reg/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/convert1/latency_test.reg/partial_one.last_srl17e/reg_array[19].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/convert1/latency_test.reg/partial_one.last_srl17e/reg_array[18].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/convert1/latency_test.reg/partial_one.last_srl17e/reg_array[17].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/convert1/latency_test.reg/partial_one.last_srl17e/reg_array[16].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/convert1/latency_test.reg/partial_one.last_srl17e/reg_array[15].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/convert1/latency_test.reg/partial_one.last_srl17e/reg_array[14].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/convert1/latency_test.reg/partial_one.last_srl17e/reg_array[13].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/convert1/latency_test.reg/partial_one.last_srl17e/reg_array[12].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/convert1/latency_test.reg/partial_one.last_srl17e/reg_array[11].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/convert1/latency_test.reg/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/convert1/latency_test.reg/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/convert1/latency_test.reg/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/convert1/latency_test.reg/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/convert1/latency_test.reg/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/convert1/latency_test.reg/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/convert1/latency_test.reg/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/convert1/latency_test.reg/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/convert1/latency_test.reg/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/convert1/latency_test.reg/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/convert1/latency_test.reg/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/convert/latency_test.reg/partial_one.last_srl17e/reg_array[19].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/convert/latency_test.reg/partial_one.last_srl17e/reg_array[18].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/convert/latency_test.reg/partial_one.last_srl17e/reg_array[17].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/convert/latency_test.reg/partial_one.last_srl17e/reg_array[16].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/convert/latency_test.reg/partial_one.last_srl17e/reg_array[15].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/convert/latency_test.reg/partial_one.last_srl17e/reg_array[14].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/convert/latency_test.reg/partial_one.last_srl17e/reg_array[13].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/convert/latency_test.reg/partial_one.last_srl17e/reg_array[12].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/convert/latency_test.reg/partial_one.last_srl17e/reg_array[11].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/convert/latency_test.reg/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/convert/latency_test.reg/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/convert/latency_test.reg/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/convert/latency_test.reg/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/convert/latency_test.reg/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/convert/latency_test.reg/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/convert/latency_test.reg/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/convert/latency_test.reg/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/convert/latency_test.reg/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/convert/latency_test.reg/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/convert/latency_test.reg/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[16].bit_is_0.fdre_comp"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp"
        BEL
        "U0_dkver1_cw/dkver1_x0/offsetctrl_3d_dcaf28bbd4/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/inverter/op_mem_22_20_0"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].srl16_used.u1"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].srl16_used.u1"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].srl16_used.u1"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].srl16_used.u1"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].srl16_used.u1"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].srl16_used.u1"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].srl16_used.u1"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].srl16_used.u1"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].srl16_used.u1"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].srl16_used.u1"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].srl16_used.u1"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].srl16_used.u1"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].srl16_used.u1"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].srl16_used.u1"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].srl16_used.u1"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].srl16_used.u1"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].srl16_used.u1"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].srl16_used.u1"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].srl16_used.u1"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].srl16_used.u1"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].srl16_used.u1"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].srl16_used.u1"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].srl16_used.u1"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].srl16_used.u1"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].srl16_used.u1"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].srl16_used.u1"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].srl16_used.u1"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].srl16_used.u1"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].srl16_used.u1"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].srl16_used.u1"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].srl16_used.u1"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].srl16_used.u1"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].srl16_used.u1"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].srl16_used.u1"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].srl16_used.u1"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].srl16_used.u1"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].srl16_used.u1"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].srl16_used.u1"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].srl16_used.u1"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].srl16_used.u1"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].srl16_used.u1"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].srl16_used.u1"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].srl16_used.u1"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].srl16_used.u1"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].srl16_used.u1"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].srl16_used.u1"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].srl16_used.u1"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].srl16_used.u1"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].srl16_used.u1"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].srl16_used.u1"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].srl16_used.u1"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].srl16_used.u1"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].srl16_used.u1"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].srl16_used.u1"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].srl16_used.u1"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].srl16_used.u1"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].srl16_used.u1"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].srl16_used.u1"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].srl16_used.u1"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].srl16_used.u1"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].srl16_used.u1"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].srl16_used.u1"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].srl16_used.u1"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].srl16_used.u1"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2"
        BEL
        "U0_dkver1_cw/dkver1_x0/sigdetect_10d_019b4552c7/delay8/op_mem_0_8_24"
        BEL
        "U0_dkver1_cw/dkver1_x0/peaksensing_3d_dc4d47ad19/delay/op_mem_0_8_24";
PIN
        u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN okHI/core0/core0/r0_pins<28> = BEL "okHI/core0/core0/r0" PINNAME CLKA;
PIN okHI/core0/core0/r0_pins<29> = BEL "okHI/core0/core0/r0" PINNAME CLKB;
PIN okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom_pins<28> = BEL
        "okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom" PINNAME CLKA;
PIN SP6_INS_BUFIO2FB_DCM_ML_BUFIO2FB_1_pins<1> = BEL
        "SP6_INS_BUFIO2FB_DCM_ML_BUFIO2FB_1" PINNAME O;
PIN okHI/dcm0_pins<1> = BEL "okHI/dcm0" PINNAME CLKFB;
TIMEGRP okHI_dcm0_clk0 = BEL "okHI/regctrlout1" BEL "okHI/regctrlout0" BEL
        "okHI/regctrlin3a" BEL "okHI/regctrlin2a" BEL "okHI/regctrlin1a" BEL
        "okHI/regctrlin0a" BEL "okHI/iob_regs[31].regin0" BEL
        "okHI/iob_regs[31].regvalid" BEL "okHI/iob_regs[31].regout0" BEL
        "okHI/iob_regs[30].regin0" BEL "okHI/iob_regs[30].regvalid" BEL
        "okHI/iob_regs[30].regout0" BEL "okHI/iob_regs[29].regin0" BEL
        "okHI/iob_regs[29].regvalid" BEL "okHI/iob_regs[29].regout0" BEL
        "okHI/iob_regs[28].regin0" BEL "okHI/iob_regs[28].regvalid" BEL
        "okHI/iob_regs[28].regout0" BEL "okHI/iob_regs[27].regvalid" BEL
        "okHI/iob_regs[27].regout0" BEL "okHI/iob_regs[26].regvalid" BEL
        "okHI/iob_regs[26].regout0" BEL "okHI/iob_regs[25].regvalid" BEL
        "okHI/iob_regs[25].regout0" BEL "okHI/iob_regs[24].regvalid" BEL
        "okHI/iob_regs[24].regout0" BEL "okHI/iob_regs[23].regvalid" BEL
        "okHI/iob_regs[23].regout0" BEL "okHI/iob_regs[22].regin0" BEL
        "okHI/iob_regs[22].regvalid" BEL "okHI/iob_regs[22].regout0" BEL
        "okHI/iob_regs[21].regin0" BEL "okHI/iob_regs[21].regvalid" BEL
        "okHI/iob_regs[21].regout0" BEL "okHI/iob_regs[20].regin0" BEL
        "okHI/iob_regs[20].regvalid" BEL "okHI/iob_regs[20].regout0" BEL
        "okHI/iob_regs[19].regin0" BEL "okHI/iob_regs[19].regvalid" BEL
        "okHI/iob_regs[19].regout0" BEL "okHI/iob_regs[18].regin0" BEL
        "okHI/iob_regs[18].regvalid" BEL "okHI/iob_regs[18].regout0" BEL
        "okHI/iob_regs[17].regin0" BEL "okHI/iob_regs[17].regvalid" BEL
        "okHI/iob_regs[17].regout0" BEL "okHI/iob_regs[16].regin0" BEL
        "okHI/iob_regs[16].regvalid" BEL "okHI/iob_regs[16].regout0" BEL
        "okHI/iob_regs[15].regin0" BEL "okHI/iob_regs[15].regvalid" BEL
        "okHI/iob_regs[15].regout0" BEL "okHI/iob_regs[14].regin0" BEL
        "okHI/iob_regs[14].regvalid" BEL "okHI/iob_regs[14].regout0" BEL
        "okHI/iob_regs[13].regin0" BEL "okHI/iob_regs[13].regvalid" BEL
        "okHI/iob_regs[13].regout0" BEL "okHI/iob_regs[12].regin0" BEL
        "okHI/iob_regs[12].regvalid" BEL "okHI/iob_regs[12].regout0" BEL
        "okHI/iob_regs[11].regin0" BEL "okHI/iob_regs[11].regvalid" BEL
        "okHI/iob_regs[11].regout0" BEL "okHI/iob_regs[10].regin0" BEL
        "okHI/iob_regs[10].regvalid" BEL "okHI/iob_regs[10].regout0" BEL
        "okHI/iob_regs[9].regin0" BEL "okHI/iob_regs[9].regvalid" BEL
        "okHI/iob_regs[9].regout0" BEL "okHI/iob_regs[8].regin0" BEL
        "okHI/iob_regs[8].regvalid" BEL "okHI/iob_regs[8].regout0" BEL
        "okHI/iob_regs[7].regin0" BEL "okHI/iob_regs[7].regvalid" BEL
        "okHI/iob_regs[7].regout0" BEL "okHI/iob_regs[6].regin0" BEL
        "okHI/iob_regs[6].regvalid" BEL "okHI/iob_regs[6].regout0" BEL
        "okHI/iob_regs[5].regin0" BEL "okHI/iob_regs[5].regvalid" BEL
        "okHI/iob_regs[5].regout0" BEL "okHI/iob_regs[4].regin0" BEL
        "okHI/iob_regs[4].regvalid" BEL "okHI/iob_regs[4].regout0" BEL
        "okHI/iob_regs[3].regin0" BEL "okHI/iob_regs[3].regvalid" BEL
        "okHI/iob_regs[3].regout0" BEL "okHI/iob_regs[2].regin0" BEL
        "okHI/iob_regs[2].regvalid" BEL "okHI/iob_regs[2].regout0" BEL
        "okHI/iob_regs[1].regin0" BEL "okHI/iob_regs[1].regvalid" BEL
        "okHI/iob_regs[1].regout0" BEL "okHI/iob_regs[0].regin0" BEL
        "okHI/iob_regs[0].regvalid" BEL "okHI/iob_regs[0].regout0" BEL
        "wi00/ep_datahold_0" BEL "wi00/ep_datahold_1" BEL "wi00/ep_datahold_2"
        BEL "wi00/ep_datahold_3" BEL "wi00/ep_datahold_4" BEL
        "wi00/ep_datahold_5" BEL "wi00/ep_datahold_6" BEL "wi00/ep_datahold_7"
        BEL "wi00/ep_datahold_8" BEL "wi00/ep_datahold_9" BEL
        "wi00/ep_datahold_10" BEL "wi00/ep_datahold_11" BEL
        "wi00/ep_datahold_12" BEL "wi00/ep_datahold_13" BEL
        "wi00/ep_datahold_14" BEL "wi00/ep_datahold_15" BEL
        "wi00/ep_datahold_16" BEL "wi00/ep_datahold_17" BEL
        "wi00/ep_datahold_18" BEL "wi00/ep_datahold_19" BEL
        "wi00/ep_datahold_20" BEL "wi00/ep_datahold_21" BEL
        "wi00/ep_datahold_22" BEL "wi00/ep_datahold_28" BEL
        "wi00/ep_datahold_29" BEL "wi00/ep_datahold_30" BEL
        "wi00/ep_datahold_31" BEL "wi00/ep_dataout_0" BEL "wi00/ep_dataout_1"
        BEL "wi00/ep_dataout_2" BEL "wi00/ep_dataout_3" BEL
        "wi00/ep_dataout_4" BEL "wi00/ep_dataout_5" BEL "wi00/ep_dataout_6"
        BEL "wi00/ep_dataout_7" BEL "wi00/ep_dataout_8" BEL
        "wi00/ep_dataout_9" BEL "wi00/ep_dataout_10" BEL "wi00/ep_dataout_11"
        BEL "wi00/ep_dataout_12" BEL "wi00/ep_dataout_13" BEL
        "wi00/ep_dataout_14" BEL "wi00/ep_dataout_15" BEL "wi00/ep_dataout_16"
        BEL "wi00/ep_dataout_17" BEL "wi00/ep_dataout_18" BEL
        "wi00/ep_dataout_19" BEL "wi00/ep_dataout_20" BEL "wi00/ep_dataout_21"
        BEL "wi00/ep_dataout_22" BEL "wi00/ep_dataout_28" BEL
        "wi00/ep_dataout_29" BEL "wi00/ep_dataout_30" BEL "wi00/ep_dataout_31"
        BEL "wi20/wirehold_0" BEL "wi20/wirehold_1" BEL "wi20/wirehold_2" BEL
        "wi20/wirehold_3" BEL
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i"
        BEL
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1"
        BEL
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1"
        PIN
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        BEL
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_10"
        BEL
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_9"
        BEL
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_8"
        BEL
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_7"
        BEL
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_6"
        BEL
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_5"
        BEL
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4"
        BEL
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3"
        BEL
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2"
        BEL
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1"
        BEL
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0"
        BEL
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_10"
        BEL
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_9"
        BEL
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_8"
        BEL
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_7"
        BEL
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_6"
        BEL
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_5"
        BEL
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_4"
        BEL
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3"
        BEL
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2"
        BEL
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1"
        BEL
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_10"
        BEL
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_9"
        BEL
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_8"
        BEL
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_7"
        BEL
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_6"
        BEL
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_5"
        BEL
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_4"
        BEL
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_3"
        BEL
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_2"
        BEL
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_1"
        BEL
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_0"
        BEL
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_10"
        BEL
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_9"
        BEL
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_8"
        BEL
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_7"
        BEL
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_6"
        BEL
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_5"
        BEL
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_4"
        BEL
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3"
        BEL
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2"
        BEL
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1"
        BEL
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0"
        BEL
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_10"
        BEL
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_9"
        BEL
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_8"
        BEL
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_7"
        BEL
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_6"
        BEL
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_5"
        BEL
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_4"
        BEL
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_3"
        BEL
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_2"
        BEL
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_1"
        BEL
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_0"
        BEL
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_10"
        BEL
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_9"
        BEL
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_8"
        BEL
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_7"
        BEL
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_6"
        BEL
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_5"
        BEL
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_4"
        BEL
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3"
        BEL
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2"
        BEL
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1"
        BEL
        "u3_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0"
        BEL
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i"
        BEL
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1"
        BEL
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1"
        PIN
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        BEL
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_10"
        BEL
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_9"
        BEL
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_8"
        BEL
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_7"
        BEL
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_6"
        BEL
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_5"
        BEL
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4"
        BEL
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3"
        BEL
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2"
        BEL
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1"
        BEL
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0"
        BEL
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_10"
        BEL
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_9"
        BEL
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_8"
        BEL
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_7"
        BEL
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_6"
        BEL
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_5"
        BEL
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_4"
        BEL
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3"
        BEL
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2"
        BEL
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1"
        BEL
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_10"
        BEL
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_9"
        BEL
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_8"
        BEL
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_7"
        BEL
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_6"
        BEL
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_5"
        BEL
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_4"
        BEL
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_3"
        BEL
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_2"
        BEL
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_1"
        BEL
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_0"
        BEL
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_10"
        BEL
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_9"
        BEL
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_8"
        BEL
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_7"
        BEL
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_6"
        BEL
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_5"
        BEL
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_4"
        BEL
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3"
        BEL
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2"
        BEL
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1"
        BEL
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0"
        BEL
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_10"
        BEL
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_9"
        BEL
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_8"
        BEL
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_7"
        BEL
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_6"
        BEL
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_5"
        BEL
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_4"
        BEL
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_3"
        BEL
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_2"
        BEL
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_1"
        BEL
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_0"
        BEL
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_10"
        BEL
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_9"
        BEL
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_8"
        BEL
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_7"
        BEL
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_6"
        BEL
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_5"
        BEL
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_4"
        BEL
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3"
        BEL
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2"
        BEL
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1"
        BEL
        "u2_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0"
        BEL
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i"
        BEL
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1"
        BEL
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1"
        PIN
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        BEL
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_10"
        BEL
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_9"
        BEL
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_8"
        BEL
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_7"
        BEL
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_6"
        BEL
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_5"
        BEL
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4"
        BEL
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3"
        BEL
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2"
        BEL
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1"
        BEL
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0"
        BEL
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_10"
        BEL
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_9"
        BEL
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_8"
        BEL
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_7"
        BEL
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_6"
        BEL
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_5"
        BEL
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_4"
        BEL
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3"
        BEL
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2"
        BEL
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1"
        BEL
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_10"
        BEL
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_9"
        BEL
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_8"
        BEL
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_7"
        BEL
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_6"
        BEL
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_5"
        BEL
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_4"
        BEL
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_3"
        BEL
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_2"
        BEL
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_1"
        BEL
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_0"
        BEL
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_10"
        BEL
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_9"
        BEL
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_8"
        BEL
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_7"
        BEL
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_6"
        BEL
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_5"
        BEL
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_4"
        BEL
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3"
        BEL
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2"
        BEL
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1"
        BEL
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0"
        BEL
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_10"
        BEL
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_9"
        BEL
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_8"
        BEL
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_7"
        BEL
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_6"
        BEL
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_5"
        BEL
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_4"
        BEL
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_3"
        BEL
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_2"
        BEL
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_1"
        BEL
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_0"
        BEL
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_10"
        BEL
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_9"
        BEL
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_8"
        BEL
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_7"
        BEL
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_6"
        BEL
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_5"
        BEL
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_4"
        BEL
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3"
        BEL
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2"
        BEL
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1"
        BEL
        "u1_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0"
        BEL
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i"
        BEL
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1"
        BEL
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1"
        PIN
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        BEL
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_10"
        BEL
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_9"
        BEL
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_8"
        BEL
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_7"
        BEL
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_6"
        BEL
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_5"
        BEL
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4"
        BEL
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3"
        BEL
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2"
        BEL
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1"
        BEL
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0"
        BEL
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_10"
        BEL
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_9"
        BEL
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_8"
        BEL
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_7"
        BEL
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_6"
        BEL
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_5"
        BEL
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_4"
        BEL
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3"
        BEL
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2"
        BEL
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1"
        BEL
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_10"
        BEL
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_9"
        BEL
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_8"
        BEL
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_7"
        BEL
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_6"
        BEL
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_5"
        BEL
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_4"
        BEL
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_3"
        BEL
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_2"
        BEL
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_1"
        BEL
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_0"
        BEL
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_10"
        BEL
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_9"
        BEL
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_8"
        BEL
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_7"
        BEL
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_6"
        BEL
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_5"
        BEL
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_4"
        BEL
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3"
        BEL
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2"
        BEL
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1"
        BEL
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0"
        BEL
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_10"
        BEL
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_9"
        BEL
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_8"
        BEL
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_7"
        BEL
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_6"
        BEL
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_5"
        BEL
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_4"
        BEL
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_3"
        BEL
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_2"
        BEL
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_1"
        BEL
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_0"
        BEL
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_10"
        BEL
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_9"
        BEL
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_8"
        BEL
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_7"
        BEL
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_6"
        BEL
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_5"
        BEL
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_4"
        BEL
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3"
        BEL
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2"
        BEL
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1"
        BEL
        "u0_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0"
        BEL "okHI/core0/core0/state_FSM_FFd6" BEL
        "okHI/core0/core0/state_FSM_FFd7" BEL
        "okHI/core0/core0/state_FSM_FFd10" BEL
        "okHI/core0/core0/state_FSM_FFd13" BEL
        "okHI/core0/core0/state_FSM_FFd16" BEL
        "okHI/core0/core0/state_FSM_FFd2" BEL
        "okHI/core0/core0/state_FSM_FFd3" BEL
        "okHI/core0/core0/state_FSM_FFd1" BEL
        "okHI/core0/core0/state_FSM_FFd4" BEL
        "okHI/core0/core0/state_FSM_FFd5" BEL
        "okHI/core0/core0/state_FSM_FFd9" BEL
        "okHI/core0/core0/state_FSM_FFd8" BEL
        "okHI/core0/core0/state_FSM_FFd11" BEL
        "okHI/core0/core0/state_FSM_FFd12" BEL
        "okHI/core0/core0/state_FSM_FFd14" BEL
        "okHI/core0/core0/state_FSM_FFd17" BEL
        "okHI/core0/core0/state_FSM_FFd15" BEL
        "okHI/core0/core0/state_FSM_FFd18" BEL
        "okHI/core0/core0/state_FSM_FFd19" BEL
        "okHI/core0/core0/state_FSM_FFd20" BEL
        "okHI/core0/core0/state_FSM_FFd21" BEL
        "okHI/core0/core0/state_FSM_FFd23" BEL
        "okHI/core0/core0/state_FSM_FFd24" BEL
        "okHI/core0/core0/state_FSM_FFd22" BEL
        "okHI/core0/core0/state_FSM_FFd25" BEL
        "okHI/core0/core0/state_FSM_FFd26" BEL
        "okHI/core0/core0/state_FSM_FFd27" BEL
        "okHI/core0/core0/regmem_addr_8" BEL "okHI/core0/core0/regmem_addr_7"
        BEL "okHI/core0/core0/regmem_addr_6" BEL
        "okHI/core0/core0/regmem_addr_5" BEL "okHI/core0/core0/regmem_addr_4"
        BEL "okHI/core0/core0/regmem_addr_3" BEL
        "okHI/core0/core0/regmem_addr_2" BEL "okHI/core0/core0/regmem_addr_1"
        BEL "okHI/core0/core0/regmem_addr_0" BEL
        "okHI/core0/core0/ti_wireupdate" BEL "okHI/core0/core0/regmem_write"
        BEL "okHI/core0/core0/ti_reg_read" BEL
        "okHI/core0/core0/status_word_31" BEL
        "okHI/core0/core0/status_word_30" BEL
        "okHI/core0/core0/status_word_29" BEL
        "okHI/core0/core0/status_word_28" BEL
        "okHI/core0/core0/status_word_27" BEL
        "okHI/core0/core0/status_word_26" BEL
        "okHI/core0/core0/status_word_25" BEL
        "okHI/core0/core0/status_word_24" BEL
        "okHI/core0/core0/status_word_23" BEL
        "okHI/core0/core0/status_word_22" BEL
        "okHI/core0/core0/status_word_21" BEL
        "okHI/core0/core0/status_word_20" BEL
        "okHI/core0/core0/status_word_19" BEL
        "okHI/core0/core0/status_word_18" BEL
        "okHI/core0/core0/status_word_17" BEL
        "okHI/core0/core0/status_word_16" BEL
        "okHI/core0/core0/status_word_15" BEL
        "okHI/core0/core0/status_word_14" BEL
        "okHI/core0/core0/status_word_13" BEL
        "okHI/core0/core0/status_word_12" BEL
        "okHI/core0/core0/status_word_11" BEL
        "okHI/core0/core0/status_word_10" BEL "okHI/core0/core0/status_word_9"
        BEL "okHI/core0/core0/status_word_8" BEL
        "okHI/core0/core0/status_word_7" BEL "okHI/core0/core0/status_word_6"
        BEL "okHI/core0/core0/status_word_5" BEL
        "okHI/core0/core0/status_word_4" BEL "okHI/core0/core0/status_word_3"
        BEL "okHI/core0/core0/status_word_2" BEL
        "okHI/core0/core0/status_word_1" BEL "okHI/core0/core0/status_word_0"
        BEL "okHI/core0/core0/ti_read2" BEL "okHI/core0/core0/ti_read1" BEL
        "okHI/core0/core0/pipe_blockcount_15" BEL
        "okHI/core0/core0/pipe_blockcount_14" BEL
        "okHI/core0/core0/pipe_blockcount_13" BEL
        "okHI/core0/core0/pipe_blockcount_12" BEL
        "okHI/core0/core0/pipe_blockcount_11" BEL
        "okHI/core0/core0/pipe_blockcount_10" BEL
        "okHI/core0/core0/pipe_blockcount_9" BEL
        "okHI/core0/core0/pipe_blockcount_8" BEL
        "okHI/core0/core0/pipe_blockcount_7" BEL
        "okHI/core0/core0/pipe_blockcount_6" BEL
        "okHI/core0/core0/pipe_blockcount_5" BEL
        "okHI/core0/core0/pipe_blockcount_4" BEL
        "okHI/core0/core0/pipe_blockcount_3" BEL
        "okHI/core0/core0/pipe_blockcount_2" BEL
        "okHI/core0/core0/pipe_blockcount_1" BEL
        "okHI/core0/core0/pipe_blockcount_0" BEL
        "okHI/core0/core0/ti_dataout_31" BEL "okHI/core0/core0/ti_dataout_30"
        BEL "okHI/core0/core0/ti_dataout_29" BEL
        "okHI/core0/core0/ti_dataout_28" BEL "okHI/core0/core0/ti_dataout_22"
        BEL "okHI/core0/core0/ti_dataout_21" BEL
        "okHI/core0/core0/ti_dataout_20" BEL "okHI/core0/core0/ti_dataout_19"
        BEL "okHI/core0/core0/ti_dataout_18" BEL
        "okHI/core0/core0/ti_dataout_17" BEL "okHI/core0/core0/ti_dataout_16"
        BEL "okHI/core0/core0/ti_dataout_15" BEL
        "okHI/core0/core0/ti_dataout_14" BEL "okHI/core0/core0/ti_dataout_13"
        BEL "okHI/core0/core0/ti_dataout_12" BEL
        "okHI/core0/core0/ti_dataout_11" BEL "okHI/core0/core0/ti_dataout_10"
        BEL "okHI/core0/core0/ti_dataout_9" BEL
        "okHI/core0/core0/ti_dataout_8" BEL "okHI/core0/core0/ti_dataout_7"
        BEL "okHI/core0/core0/ti_dataout_6" BEL
        "okHI/core0/core0/ti_dataout_5" BEL "okHI/core0/core0/ti_dataout_4"
        BEL "okHI/core0/core0/ti_dataout_3" BEL
        "okHI/core0/core0/ti_dataout_2" BEL "okHI/core0/core0/ti_dataout_1"
        BEL "okHI/core0/core0/ti_dataout_0" BEL
        "okHI/core0/core0/pipe_blocksize_15" BEL
        "okHI/core0/core0/pipe_blocksize_14" BEL
        "okHI/core0/core0/pipe_blocksize_13" BEL
        "okHI/core0/core0/pipe_blocksize_12" BEL
        "okHI/core0/core0/pipe_blocksize_11" BEL
        "okHI/core0/core0/pipe_blocksize_10" BEL
        "okHI/core0/core0/pipe_blocksize_9" BEL
        "okHI/core0/core0/pipe_blocksize_8" BEL
        "okHI/core0/core0/pipe_blocksize_7" BEL
        "okHI/core0/core0/pipe_blocksize_6" BEL
        "okHI/core0/core0/pipe_blocksize_5" BEL
        "okHI/core0/core0/pipe_blocksize_4" BEL
        "okHI/core0/core0/pipe_blocksize_3" BEL
        "okHI/core0/core0/pipe_blocksize_2" BEL
        "okHI/core0/core0/pipe_blocksize_1" BEL
        "okHI/core0/core0/pipe_blocksize_0" BEL
        "okHI/core0/core0/ti_addrstop_7" BEL "okHI/core0/core0/ti_addrstop_6"
        BEL "okHI/core0/core0/ti_addrstop_5" BEL
        "okHI/core0/core0/ti_addrstop_4" BEL "okHI/core0/core0/ti_addrstop_3"
        BEL "okHI/core0/core0/ti_addrstop_2" BEL
        "okHI/core0/core0/ti_addrstop_1" BEL "okHI/core0/core0/ti_addrstop_0"
        BEL "okHI/core0/core0/pipeout_count_31" BEL
        "okHI/core0/core0/pipeout_count_30" BEL
        "okHI/core0/core0/pipeout_count_29" BEL
        "okHI/core0/core0/pipeout_count_28" BEL
        "okHI/core0/core0/pipeout_count_27" BEL
        "okHI/core0/core0/pipeout_count_26" BEL
        "okHI/core0/core0/pipeout_count_25" BEL
        "okHI/core0/core0/pipeout_count_24" BEL
        "okHI/core0/core0/pipeout_count_23" BEL
        "okHI/core0/core0/pipeout_count_22" BEL
        "okHI/core0/core0/pipeout_count_21" BEL
        "okHI/core0/core0/pipeout_count_20" BEL
        "okHI/core0/core0/pipeout_count_19" BEL
        "okHI/core0/core0/pipeout_count_18" BEL
        "okHI/core0/core0/pipeout_count_17" BEL
        "okHI/core0/core0/pipeout_count_16" BEL
        "okHI/core0/core0/pipeout_count_15" BEL
        "okHI/core0/core0/pipeout_count_14" BEL
        "okHI/core0/core0/pipeout_count_13" BEL
        "okHI/core0/core0/pipeout_count_12" BEL
        "okHI/core0/core0/pipeout_count_11" BEL
        "okHI/core0/core0/pipeout_count_10" BEL
        "okHI/core0/core0/pipeout_count_9" BEL
        "okHI/core0/core0/pipeout_count_8" BEL
        "okHI/core0/core0/pipeout_count_7" BEL
        "okHI/core0/core0/pipeout_count_6" BEL
        "okHI/core0/core0/pipeout_count_5" BEL
        "okHI/core0/core0/pipeout_count_4" BEL
        "okHI/core0/core0/pipeout_count_3" BEL
        "okHI/core0/core0/pipeout_count_2" BEL
        "okHI/core0/core0/pipeout_count_1" BEL
        "okHI/core0/core0/pipeout_count_0" BEL
        "okHI/core0/core0/pipein_count_31" BEL
        "okHI/core0/core0/pipein_count_30" BEL
        "okHI/core0/core0/pipein_count_29" BEL
        "okHI/core0/core0/pipein_count_28" BEL
        "okHI/core0/core0/pipein_count_27" BEL
        "okHI/core0/core0/pipein_count_26" BEL
        "okHI/core0/core0/pipein_count_25" BEL
        "okHI/core0/core0/pipein_count_24" BEL
        "okHI/core0/core0/pipein_count_23" BEL
        "okHI/core0/core0/pipein_count_22" BEL
        "okHI/core0/core0/pipein_count_21" BEL
        "okHI/core0/core0/pipein_count_20" BEL
        "okHI/core0/core0/pipein_count_19" BEL
        "okHI/core0/core0/pipein_count_18" BEL
        "okHI/core0/core0/pipein_count_17" BEL
        "okHI/core0/core0/pipein_count_16" BEL
        "okHI/core0/core0/pipein_count_15" BEL
        "okHI/core0/core0/pipein_count_14" BEL
        "okHI/core0/core0/pipein_count_13" BEL
        "okHI/core0/core0/pipein_count_12" BEL
        "okHI/core0/core0/pipein_count_11" BEL
        "okHI/core0/core0/pipein_count_10" BEL
        "okHI/core0/core0/pipein_count_9" BEL
        "okHI/core0/core0/pipein_count_8" BEL
        "okHI/core0/core0/pipein_count_7" BEL
        "okHI/core0/core0/pipein_count_6" BEL
        "okHI/core0/core0/pipein_count_5" BEL
        "okHI/core0/core0/pipein_count_4" BEL
        "okHI/core0/core0/pipein_count_3" BEL
        "okHI/core0/core0/pipein_count_2" BEL
        "okHI/core0/core0/pipein_count_1" BEL
        "okHI/core0/core0/pipein_count_0" BEL "okHI/core0/core0/pipe0_addr_7"
        BEL "okHI/core0/core0/pipe0_addr_6" BEL
        "okHI/core0/core0/pipe0_addr_5" BEL "okHI/core0/core0/pipe0_addr_4"
        BEL "okHI/core0/core0/pipe0_addr_3" BEL
        "okHI/core0/core0/pipe0_addr_2" BEL "okHI/core0/core0/pipe0_addr_1"
        BEL "okHI/core0/core0/pipe0_addr_0" BEL
        "okHI/core0/core0/valid_count_7" BEL "okHI/core0/core0/valid_count_6"
        BEL "okHI/core0/core0/valid_count_5" BEL
        "okHI/core0/core0/valid_count_4" BEL "okHI/core0/core0/valid_count_3"
        BEL "okHI/core0/core0/valid_count_2" BEL
        "okHI/core0/core0/valid_count_1" BEL "okHI/core0/core0/valid_count_0"
        BEL "okHI/core0/core0/cmd_mode_3" BEL "okHI/core0/core0/cmd_mode_2"
        BEL "okHI/core0/core0/cmd_mode_1" BEL "okHI/core0/core0/cmd_mode_0"
        BEL "okHI/core0/core0/ti_addr_7" BEL "okHI/core0/core0/ti_addr_6" BEL
        "okHI/core0/core0/ti_addr_5" BEL "okHI/core0/core0/ti_addr_4" BEL
        "okHI/core0/core0/ti_addr_3" BEL "okHI/core0/core0/ti_addr_2" BEL
        "okHI/core0/core0/ti_addr_1" BEL "okHI/core0/core0/ti_addr_0" BEL
        "okHI/core0/core0/hi_dataout_31" BEL "okHI/core0/core0/hi_dataout_30"
        BEL "okHI/core0/core0/hi_dataout_29" BEL
        "okHI/core0/core0/hi_dataout_28" BEL "okHI/core0/core0/hi_dataout_27"
        BEL "okHI/core0/core0/hi_dataout_26" BEL
        "okHI/core0/core0/hi_dataout_25" BEL "okHI/core0/core0/hi_dataout_24"
        BEL "okHI/core0/core0/hi_dataout_23" BEL
        "okHI/core0/core0/hi_dataout_22" BEL "okHI/core0/core0/hi_dataout_21"
        BEL "okHI/core0/core0/hi_dataout_20" BEL
        "okHI/core0/core0/hi_dataout_19" BEL "okHI/core0/core0/hi_dataout_18"
        BEL "okHI/core0/core0/hi_dataout_17" BEL
        "okHI/core0/core0/hi_dataout_16" BEL "okHI/core0/core0/hi_dataout_15"
        BEL "okHI/core0/core0/hi_dataout_14" BEL
        "okHI/core0/core0/hi_dataout_13" BEL "okHI/core0/core0/hi_dataout_12"
        BEL "okHI/core0/core0/hi_dataout_11" BEL
        "okHI/core0/core0/hi_dataout_10" BEL "okHI/core0/core0/hi_dataout_9"
        BEL "okHI/core0/core0/hi_dataout_8" BEL
        "okHI/core0/core0/hi_dataout_7" BEL "okHI/core0/core0/hi_dataout_6"
        BEL "okHI/core0/core0/hi_dataout_5" BEL
        "okHI/core0/core0/hi_dataout_4" BEL "okHI/core0/core0/hi_dataout_3"
        BEL "okHI/core0/core0/hi_dataout_2" BEL
        "okHI/core0/core0/hi_dataout_1" BEL "okHI/core0/core0/hi_dataout_0"
        BEL "okHI/core0/core0/hi_ready" BEL "okHI/core0/core0/ti_write" BEL
        "okHI/core0/core0/state_count_7" BEL "okHI/core0/core0/state_count_6"
        BEL "okHI/core0/core0/state_count_5" BEL
        "okHI/core0/core0/state_count_4" BEL "okHI/core0/core0/state_count_3"
        BEL "okHI/core0/core0/state_count_2" BEL
        "okHI/core0/core0/state_count_1" BEL "okHI/core0/core0/state_count_0"
        BEL "okHI/core0/core0/hi_valid" BEL "okHI/core0/core0/ti_read" BEL
        "okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.rd/grss.rsts/ram_empty_i"
        BEL
        "okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i"
        BEL
        "okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i"
        BEL
        "okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i"
        BEL "okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/rstblk/RST_FULL_GEN" BEL
        "okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d2" BEL
        "okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d2" BEL
        "okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL "okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d1" BEL
        "okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d1" BEL
        "okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL "okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/rstblk/rd_rst_asreg" BEL
        "okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/rstblk/wr_rst_asreg" BEL
        "okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        BEL "okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/dout_i_7" BEL
        "okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/dout_i_6" BEL
        "okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/dout_i_5" BEL
        "okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/dout_i_4" BEL
        "okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/dout_i_3" BEL
        "okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/dout_i_2" BEL
        "okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/dout_i_1" BEL
        "okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/dout_i_0" BEL
        "okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_5"
        BEL
        "okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_4"
        BEL
        "okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_3"
        BEL
        "okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_2"
        BEL
        "okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_1"
        BEL
        "okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_0"
        BEL "okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_5"
        BEL "okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_4"
        BEL "okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_3"
        BEL "okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_2"
        BEL "okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_1"
        BEL "okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_0"
        BEL
        "okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_d1_5"
        BEL
        "okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_d1_4"
        BEL
        "okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_d1_3"
        BEL
        "okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_d1_2"
        BEL
        "okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_d1_1"
        BEL
        "okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_d1_0"
        BEL
        "okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_5"
        BEL
        "okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_4"
        BEL
        "okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_3"
        BEL
        "okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_2"
        BEL
        "okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_1"
        BEL
        "okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_0"
        BEL "okHI/core0/core0/a0/des_round_3" BEL
        "okHI/core0/core0/a0/des_round_2" BEL
        "okHI/core0/core0/a0/des_round_1" BEL
        "okHI/core0/core0/a0/des_round_0" BEL "okHI/core0/core0/a0/timeout_29"
        BEL "okHI/core0/core0/a0/timeout_28" BEL
        "okHI/core0/core0/a0/timeout_27" BEL "okHI/core0/core0/a0/timeout_26"
        BEL "okHI/core0/core0/a0/timeout_25" BEL
        "okHI/core0/core0/a0/timeout_24" BEL "okHI/core0/core0/a0/timeout_23"
        BEL "okHI/core0/core0/a0/timeout_22" BEL
        "okHI/core0/core0/a0/timeout_21" BEL "okHI/core0/core0/a0/timeout_20"
        BEL "okHI/core0/core0/a0/timeout_19" BEL
        "okHI/core0/core0/a0/timeout_18" BEL "okHI/core0/core0/a0/timeout_17"
        BEL "okHI/core0/core0/a0/timeout_16" BEL
        "okHI/core0/core0/a0/timeout_15" BEL "okHI/core0/core0/a0/timeout_14"
        BEL "okHI/core0/core0/a0/timeout_13" BEL
        "okHI/core0/core0/a0/timeout_12" BEL "okHI/core0/core0/a0/timeout_11"
        BEL "okHI/core0/core0/a0/timeout_10" BEL
        "okHI/core0/core0/a0/timeout_9" BEL "okHI/core0/core0/a0/timeout_8"
        BEL "okHI/core0/core0/a0/timeout_7" BEL
        "okHI/core0/core0/a0/timeout_6" BEL "okHI/core0/core0/a0/timeout_5"
        BEL "okHI/core0/core0/a0/timeout_4" BEL
        "okHI/core0/core0/a0/timeout_3" BEL "okHI/core0/core0/a0/timeout_2"
        BEL "okHI/core0/core0/a0/timeout_1" BEL
        "okHI/core0/core0/a0/timeout_0" BEL
        "okHI/core0/core0/a0/atmel_status_fuses_19" BEL
        "okHI/core0/core0/a0/atmel_status_fuses_18" BEL
        "okHI/core0/core0/a0/atmel_status_fuses_17" BEL
        "okHI/core0/core0/a0/atmel_status_fuses_16" BEL
        "okHI/core0/core0/a0/atmel_status_fuses_15" BEL
        "okHI/core0/core0/a0/atmel_status_fuses_14" BEL
        "okHI/core0/core0/a0/atmel_status_fuses_13" BEL
        "okHI/core0/core0/a0/atmel_status_fuses_12" BEL
        "okHI/core0/core0/a0/atmel_status_fuses_11" BEL
        "okHI/core0/core0/a0/atmel_status_fuses_10" BEL
        "okHI/core0/core0/a0/atmel_status_fuses_9" BEL
        "okHI/core0/core0/a0/atmel_status_fuses_8" BEL
        "okHI/core0/core0/a0/atmel_status_fuses_7" BEL
        "okHI/core0/core0/a0/atmel_status_fuses_6" BEL
        "okHI/core0/core0/a0/atmel_status_fuses_5" BEL
        "okHI/core0/core0/a0/atmel_status_fuses_4" BEL
        "okHI/core0/core0/a0/atmel_status_fuses_3" BEL
        "okHI/core0/core0/a0/atmel_status_fuses_2" BEL
        "okHI/core0/core0/a0/atmel_status_fuses_1" BEL
        "okHI/core0/core0/a0/atmel_status_fuses_0" BEL
        "okHI/core0/core0/a0/tok_mem_rd_en" BEL
        "okHI/core0/core0/a0/tok_mem_reset" BEL
        "okHI/core0/core0/a0/tok_wk_start" BEL
        "okHI/core0/core0/a0/tok_tx_start" BEL "okHI/core0/core0/a0/tok_tx_7"
        BEL "okHI/core0/core0/a0/tok_tx_6" BEL "okHI/core0/core0/a0/tok_tx_5"
        BEL "okHI/core0/core0/a0/tok_tx_4" BEL "okHI/core0/core0/a0/tok_tx_3"
        BEL "okHI/core0/core0/a0/tok_tx_2" BEL "okHI/core0/core0/a0/tok_tx_1"
        BEL "okHI/core0/core0/a0/tok_tx_0" BEL
        "okHI/core0/core0/a0/pico_in_port_7" BEL
        "okHI/core0/core0/a0/pico_in_port_6" BEL
        "okHI/core0/core0/a0/pico_in_port_5" BEL
        "okHI/core0/core0/a0/pico_in_port_4" BEL
        "okHI/core0/core0/a0/pico_in_port_3" BEL
        "okHI/core0/core0/a0/pico_in_port_2" BEL
        "okHI/core0/core0/a0/pico_in_port_1" BEL
        "okHI/core0/core0/a0/pico_in_port_0" BEL "okHI/core0/core0/a0/edna_0"
        BEL "okHI/core0/core0/a0/edna_2" BEL "okHI/core0/core0/a0/edna_3" BEL
        "okHI/core0/core0/a0/edna_1" BEL "okHI/core0/core0/a0/edna_5" BEL
        "okHI/core0/core0/a0/edna_6" BEL "okHI/core0/core0/a0/edna_4" BEL
        "okHI/core0/core0/a0/edna_8" BEL "okHI/core0/core0/a0/edna_9" BEL
        "okHI/core0/core0/a0/edna_7" BEL "okHI/core0/core0/a0/edna_11" BEL
        "okHI/core0/core0/a0/edna_12" BEL "okHI/core0/core0/a0/edna_10" BEL
        "okHI/core0/core0/a0/edna_14" BEL "okHI/core0/core0/a0/edna_15" BEL
        "okHI/core0/core0/a0/edna_13" BEL "okHI/core0/core0/a0/edna_17" BEL
        "okHI/core0/core0/a0/edna_18" BEL "okHI/core0/core0/a0/edna_16" BEL
        "okHI/core0/core0/a0/edna_19" BEL "okHI/core0/core0/a0/des0/R_1" BEL
        "okHI/core0/core0/a0/des0/R_2" BEL "okHI/core0/core0/a0/des0/R_3" BEL
        "okHI/core0/core0/a0/des0/R_4" BEL "okHI/core0/core0/a0/des0/R_5" BEL
        "okHI/core0/core0/a0/des0/R_6" BEL "okHI/core0/core0/a0/des0/R_7" BEL
        "okHI/core0/core0/a0/des0/R_8" BEL "okHI/core0/core0/a0/des0/R_9" BEL
        "okHI/core0/core0/a0/des0/R_10" BEL "okHI/core0/core0/a0/des0/R_11"
        BEL "okHI/core0/core0/a0/des0/R_12" BEL
        "okHI/core0/core0/a0/des0/R_13" BEL "okHI/core0/core0/a0/des0/R_14"
        BEL "okHI/core0/core0/a0/des0/R_15" BEL
        "okHI/core0/core0/a0/des0/R_16" BEL "okHI/core0/core0/a0/des0/R_17"
        BEL "okHI/core0/core0/a0/des0/R_18" BEL
        "okHI/core0/core0/a0/des0/R_19" BEL "okHI/core0/core0/a0/des0/R_20"
        BEL "okHI/core0/core0/a0/des0/R_21" BEL
        "okHI/core0/core0/a0/des0/R_22" BEL "okHI/core0/core0/a0/des0/R_23"
        BEL "okHI/core0/core0/a0/des0/R_24" BEL
        "okHI/core0/core0/a0/des0/R_25" BEL "okHI/core0/core0/a0/des0/R_26"
        BEL "okHI/core0/core0/a0/des0/R_27" BEL
        "okHI/core0/core0/a0/des0/R_28" BEL "okHI/core0/core0/a0/des0/R_29"
        BEL "okHI/core0/core0/a0/des0/R_30" BEL
        "okHI/core0/core0/a0/des0/R_31" BEL "okHI/core0/core0/a0/des0/R_32"
        BEL "okHI/core0/core0/a0/des0/L_1" BEL "okHI/core0/core0/a0/des0/L_2"
        BEL "okHI/core0/core0/a0/des0/L_3" BEL "okHI/core0/core0/a0/des0/L_4"
        BEL "okHI/core0/core0/a0/des0/L_5" BEL "okHI/core0/core0/a0/des0/L_6"
        BEL "okHI/core0/core0/a0/des0/L_7" BEL "okHI/core0/core0/a0/des0/L_8"
        BEL "okHI/core0/core0/a0/des0/L_9" BEL "okHI/core0/core0/a0/des0/L_10"
        BEL "okHI/core0/core0/a0/des0/L_11" BEL
        "okHI/core0/core0/a0/des0/L_12" BEL "okHI/core0/core0/a0/des0/L_13"
        BEL "okHI/core0/core0/a0/des0/L_14" BEL
        "okHI/core0/core0/a0/des0/L_15" BEL "okHI/core0/core0/a0/des0/L_16"
        BEL "okHI/core0/core0/a0/des0/L_17" BEL
        "okHI/core0/core0/a0/des0/L_18" BEL "okHI/core0/core0/a0/des0/L_19"
        BEL "okHI/core0/core0/a0/des0/L_20" BEL
        "okHI/core0/core0/a0/des0/L_21" BEL "okHI/core0/core0/a0/des0/L_22"
        BEL "okHI/core0/core0/a0/des0/L_23" BEL
        "okHI/core0/core0/a0/des0/L_24" BEL "okHI/core0/core0/a0/des0/L_25"
        BEL "okHI/core0/core0/a0/des0/L_26" BEL
        "okHI/core0/core0/a0/des0/L_27" BEL "okHI/core0/core0/a0/des0/L_28"
        BEL "okHI/core0/core0/a0/des0/L_29" BEL
        "okHI/core0/core0/a0/des0/L_30" BEL "okHI/core0/core0/a0/des0/L_31"
        BEL "okHI/core0/core0/a0/des0/L_32" BEL
        "okHI/core0/core0/a0/d0/cycle_0" BEL "okHI/core0/core0/a0/d0/div_4"
        BEL "okHI/core0/core0/a0/d0/div_3" BEL "okHI/core0/core0/a0/d0/div_2"
        BEL "okHI/core0/core0/a0/d0/div_1" BEL "okHI/core0/core0/a0/d0/div_0"
        BEL "okHI/core0/core0/a0/d0/cycle_5" BEL
        "okHI/core0/core0/a0/d0/cycle_4" BEL "okHI/core0/core0/a0/d0/cycle_3"
        BEL "okHI/core0/core0/a0/d0/cycle_2" BEL
        "okHI/core0/core0/a0/d0/cycle_1" BEL "okHI/core0/core0/a0/d0/dna_56"
        BEL "okHI/core0/core0/a0/d0/dna_55" BEL
        "okHI/core0/core0/a0/d0/dna_54" BEL "okHI/core0/core0/a0/d0/dna_53"
        BEL "okHI/core0/core0/a0/d0/dna_52" BEL
        "okHI/core0/core0/a0/d0/dna_51" BEL "okHI/core0/core0/a0/d0/dna_50"
        BEL "okHI/core0/core0/a0/d0/dna_49" BEL
        "okHI/core0/core0/a0/d0/dna_48" BEL "okHI/core0/core0/a0/d0/dna_47"
        BEL "okHI/core0/core0/a0/d0/dna_46" BEL
        "okHI/core0/core0/a0/d0/dna_45" BEL "okHI/core0/core0/a0/d0/dna_44"
        BEL "okHI/core0/core0/a0/d0/dna_43" BEL
        "okHI/core0/core0/a0/d0/dna_42" BEL "okHI/core0/core0/a0/d0/dna_41"
        BEL "okHI/core0/core0/a0/d0/dna_40" BEL
        "okHI/core0/core0/a0/d0/dna_39" BEL "okHI/core0/core0/a0/d0/dna_38"
        BEL "okHI/core0/core0/a0/d0/dna_37" BEL
        "okHI/core0/core0/a0/d0/dna_36" BEL "okHI/core0/core0/a0/d0/dna_35"
        BEL "okHI/core0/core0/a0/d0/dna_34" BEL
        "okHI/core0/core0/a0/d0/dna_33" BEL "okHI/core0/core0/a0/d0/dna_32"
        BEL "okHI/core0/core0/a0/d0/dna_31" BEL
        "okHI/core0/core0/a0/d0/dna_30" BEL "okHI/core0/core0/a0/d0/dna_29"
        BEL "okHI/core0/core0/a0/d0/dna_28" BEL
        "okHI/core0/core0/a0/d0/dna_27" BEL "okHI/core0/core0/a0/d0/dna_26"
        BEL "okHI/core0/core0/a0/d0/dna_25" BEL
        "okHI/core0/core0/a0/d0/dna_24" BEL "okHI/core0/core0/a0/d0/dna_23"
        BEL "okHI/core0/core0/a0/d0/dna_22" BEL
        "okHI/core0/core0/a0/d0/dna_21" BEL "okHI/core0/core0/a0/d0/dna_20"
        BEL "okHI/core0/core0/a0/d0/dna_19" BEL
        "okHI/core0/core0/a0/d0/dna_18" BEL "okHI/core0/core0/a0/d0/dna_17"
        BEL "okHI/core0/core0/a0/d0/dna_16" BEL
        "okHI/core0/core0/a0/d0/dna_15" BEL "okHI/core0/core0/a0/d0/dna_14"
        BEL "okHI/core0/core0/a0/d0/dna_13" BEL
        "okHI/core0/core0/a0/d0/dna_12" BEL "okHI/core0/core0/a0/d0/dna_11"
        BEL "okHI/core0/core0/a0/d0/dna_10" BEL "okHI/core0/core0/a0/d0/dna_9"
        BEL "okHI/core0/core0/a0/d0/dna_8" BEL "okHI/core0/core0/a0/d0/dna_7"
        BEL "okHI/core0/core0/a0/d0/dna_6" BEL "okHI/core0/core0/a0/d0/dna_5"
        BEL "okHI/core0/core0/a0/d0/dna_4" BEL "okHI/core0/core0/a0/d0/dna_3"
        BEL "okHI/core0/core0/a0/d0/dna_2" BEL "okHI/core0/core0/a0/d0/dna_1"
        BEL "okHI/core0/core0/a0/d0/dna_0" BEL
        "okHI/core0/core0/a0/d0/dna_read" BEL
        "okHI/core0/core0/a0/d0/dna_shift" BEL
        "okHI/core0/core0/a0/c0/t_state_FSM_FFd1" BEL
        "okHI/core0/core0/a0/c0/t_state_FSM_FFd2" BEL
        "okHI/core0/core0/a0/c0/t_state_FSM_FFd4" BEL
        "okHI/core0/core0/a0/c0/t_state_FSM_FFd3" BEL
        "okHI/core0/core0/a0/c0/read_valid" BEL
        "okHI/core0/core0/a0/c0/baud_count_5" BEL
        "okHI/core0/core0/a0/c0/baud_count_4" BEL
        "okHI/core0/core0/a0/c0/baud_count_3" BEL
        "okHI/core0/core0/a0/c0/baud_count_2" BEL
        "okHI/core0/core0/a0/c0/baud_count_1" BEL
        "okHI/core0/core0/a0/c0/baud_count_0" BEL
        "okHI/core0/core0/a0/c0/done" BEL "okHI/core0/core0/a0/c0/atmel_dout"
        BEL "okHI/core0/core0/a0/c0/atmel_t" BEL
        "okHI/core0/core0/a0/c0/t_count_12" BEL
        "okHI/core0/core0/a0/c0/t_count_11" BEL
        "okHI/core0/core0/a0/c0/t_count_10" BEL
        "okHI/core0/core0/a0/c0/t_count_9" BEL
        "okHI/core0/core0/a0/c0/t_count_8" BEL
        "okHI/core0/core0/a0/c0/t_count_7" BEL
        "okHI/core0/core0/a0/c0/t_count_6" BEL
        "okHI/core0/core0/a0/c0/t_count_5" BEL
        "okHI/core0/core0/a0/c0/t_count_4" BEL
        "okHI/core0/core0/a0/c0/t_count_3" BEL
        "okHI/core0/core0/a0/c0/t_count_2" BEL
        "okHI/core0/core0/a0/c0/t_count_1" BEL
        "okHI/core0/core0/a0/c0/t_count_0" BEL
        "okHI/core0/core0/a0/c0/t_count_tok_2" BEL
        "okHI/core0/core0/a0/c0/t_count_tok_1" BEL
        "okHI/core0/core0/a0/c0/t_count_tok_0" BEL
        "okHI/core0/core0/a0/c0/dataout_7" BEL
        "okHI/core0/core0/a0/c0/dataout_6" BEL
        "okHI/core0/core0/a0/c0/dataout_5" BEL
        "okHI/core0/core0/a0/c0/dataout_4" BEL
        "okHI/core0/core0/a0/c0/dataout_3" BEL
        "okHI/core0/core0/a0/c0/dataout_2" BEL
        "okHI/core0/core0/a0/c0/dataout_1" BEL
        "okHI/core0/core0/a0/c0/dataout_0" BEL
        "okHI/core0/core0/a0/c0/t_count_rd_2" BEL
        "okHI/core0/core0/a0/c0/t_count_rd_1" BEL
        "okHI/core0/core0/a0/c0/t_count_rd_0" BEL
        "okHI/core0/core0/a0/c0/baud_en" BEL
        "okHI/core0/core0/a0/c0/tok_tx_hold_7" BEL
        "okHI/core0/core0/a0/c0/tok_tx_hold_6" BEL
        "okHI/core0/core0/a0/c0/tok_tx_hold_5" BEL
        "okHI/core0/core0/a0/c0/tok_tx_hold_4" BEL
        "okHI/core0/core0/a0/c0/tok_tx_hold_3" BEL
        "okHI/core0/core0/a0/c0/tok_tx_hold_2" BEL
        "okHI/core0/core0/a0/c0/tok_tx_hold_1" BEL
        "okHI/core0/core0/a0/c0/tok_tx_hold_0" BEL
        "okHI/core0/core0/a0/pc0/data_path_loop[7].medium_spm.spm_flop" BEL
        "okHI/core0/core0/a0/pc0/data_path_loop[7].low_hwbuild.shift_rotate_flop"
        BEL "okHI/core0/core0/a0/pc0/data_path_loop[7].arith_logical_flop" BEL
        "okHI/core0/core0/a0/pc0/data_path_loop[6].medium_spm.spm_flop" BEL
        "okHI/core0/core0/a0/pc0/data_path_loop[6].low_hwbuild.shift_rotate_flop"
        BEL "okHI/core0/core0/a0/pc0/data_path_loop[6].arith_logical_flop" BEL
        "okHI/core0/core0/a0/pc0/data_path_loop[5].medium_spm.spm_flop" BEL
        "okHI/core0/core0/a0/pc0/data_path_loop[5].low_hwbuild.shift_rotate_flop"
        BEL "okHI/core0/core0/a0/pc0/data_path_loop[5].arith_logical_flop" BEL
        "okHI/core0/core0/a0/pc0/data_path_loop[4].medium_spm.spm_flop" BEL
        "okHI/core0/core0/a0/pc0/data_path_loop[4].low_hwbuild.shift_rotate_flop"
        BEL "okHI/core0/core0/a0/pc0/data_path_loop[4].arith_logical_flop" BEL
        "okHI/core0/core0/a0/pc0/data_path_loop[3].medium_spm.spm_flop" BEL
        "okHI/core0/core0/a0/pc0/data_path_loop[3].low_hwbuild.shift_rotate_flop"
        BEL "okHI/core0/core0/a0/pc0/data_path_loop[3].arith_logical_flop" BEL
        "okHI/core0/core0/a0/pc0/data_path_loop[2].medium_spm.spm_flop" BEL
        "okHI/core0/core0/a0/pc0/data_path_loop[2].low_hwbuild.shift_rotate_flop"
        BEL "okHI/core0/core0/a0/pc0/data_path_loop[2].arith_logical_flop" BEL
        "okHI/core0/core0/a0/pc0/data_path_loop[1].medium_spm.spm_flop" BEL
        "okHI/core0/core0/a0/pc0/data_path_loop[1].low_hwbuild.shift_rotate_flop"
        BEL "okHI/core0/core0/a0/pc0/data_path_loop[1].arith_logical_flop" BEL
        "okHI/core0/core0/a0/pc0/data_path_loop[0].medium_spm.spm_flop" BEL
        "okHI/core0/core0/a0/pc0/data_path_loop[0].low_hwbuild.shift_rotate_flop"
        BEL "okHI/core0/core0/a0/pc0/data_path_loop[0].arith_logical_flop" BEL
        "okHI/core0/core0/a0/pc0/stack_loop[4].upper_stack.pointer_flop" BEL
        "okHI/core0/core0/a0/pc0/stack_loop[3].upper_stack.pointer_flop" BEL
        "okHI/core0/core0/a0/pc0/stack_loop[2].upper_stack.pointer_flop" BEL
        "okHI/core0/core0/a0/pc0/stack_loop[1].upper_stack.pointer_flop" BEL
        "okHI/core0/core0/a0/pc0/stack_loop[0].lsb_stack.pointer_flop" BEL
        "okHI/core0/core0/a0/pc0/stack_bit_flop" BEL
        "okHI/core0/core0/a0/pc0/shadow_bank_flop" BEL
        "okHI/core0/core0/a0/pc0/shadow_zero_flag_flop" BEL
        "okHI/core0/core0/a0/pc0/stack_zero_flop" BEL
        "okHI/core0/core0/a0/pc0/shadow_carry_flag_flop" BEL
        "okHI/core0/core0/a0/pc0/address_loop[11].pc_flop" BEL
        "okHI/core0/core0/a0/pc0/address_loop[11].return_vector_flop" BEL
        "okHI/core0/core0/a0/pc0/address_loop[10].pc_flop" BEL
        "okHI/core0/core0/a0/pc0/address_loop[10].return_vector_flop" BEL
        "okHI/core0/core0/a0/pc0/address_loop[9].pc_flop" BEL
        "okHI/core0/core0/a0/pc0/address_loop[9].return_vector_flop" BEL
        "okHI/core0/core0/a0/pc0/address_loop[8].pc_flop" BEL
        "okHI/core0/core0/a0/pc0/address_loop[8].return_vector_flop" BEL
        "okHI/core0/core0/a0/pc0/address_loop[7].pc_flop" BEL
        "okHI/core0/core0/a0/pc0/address_loop[7].return_vector_flop" BEL
        "okHI/core0/core0/a0/pc0/address_loop[6].pc_flop" BEL
        "okHI/core0/core0/a0/pc0/address_loop[6].return_vector_flop" BEL
        "okHI/core0/core0/a0/pc0/address_loop[5].pc_flop" BEL
        "okHI/core0/core0/a0/pc0/address_loop[5].return_vector_flop" BEL
        "okHI/core0/core0/a0/pc0/address_loop[4].pc_flop" BEL
        "okHI/core0/core0/a0/pc0/address_loop[4].return_vector_flop" BEL
        "okHI/core0/core0/a0/pc0/address_loop[3].pc_flop" BEL
        "okHI/core0/core0/a0/pc0/address_loop[3].return_vector_flop" BEL
        "okHI/core0/core0/a0/pc0/address_loop[2].pc_flop" BEL
        "okHI/core0/core0/a0/pc0/address_loop[2].return_vector_flop" BEL
        "okHI/core0/core0/a0/pc0/address_loop[1].pc_flop" BEL
        "okHI/core0/core0/a0/pc0/address_loop[1].return_vector_flop" BEL
        "okHI/core0/core0/a0/pc0/address_loop[0].pc_flop" BEL
        "okHI/core0/core0/a0/pc0/address_loop[0].return_vector_flop" BEL
        "okHI/core0/core0/a0/pc0/zero_flag_flop" BEL
        "okHI/core0/core0/a0/pc0/use_zero_flag_flop" BEL
        "okHI/core0/core0/a0/pc0/carry_flag_flop" BEL
        "okHI/core0/core0/a0/pc0/shift_carry_flop" BEL
        "okHI/core0/core0/a0/pc0/arith_carry_flop" BEL
        "okHI/core0/core0/a0/pc0/sx_addr4_flop" BEL
        "okHI/core0/core0/a0/pc0/bank_flop" BEL
        "okHI/core0/core0/a0/pc0/write_strobe_flop" BEL
        "okHI/core0/core0/a0/pc0/spm_enable_flop" BEL
        "okHI/core0/core0/a0/pc0/register_enable_flop" BEL
        "okHI/core0/core0/a0/pc0/flag_enable_flop" BEL
        "okHI/core0/core0/a0/pc0/alu_mux_sel1_flop" BEL
        "okHI/core0/core0/a0/pc0/alu_mux_sel0_flop" BEL
        "okHI/core0/core0/a0/pc0/interrupt_enable_flop" BEL
        "okHI/core0/core0/a0/pc0/t_state2_flop" BEL
        "okHI/core0/core0/a0/pc0/t_state1_flop" BEL
        "okHI/core0/core0/a0/pc0/internal_reset_flop" BEL
        "okHI/core0/core0/a0/pc0/run_flop" BEL "okHI/core0/core0/hi_drive" BEL
        "okHI/core0/core0/a0/valid" BEL "okHI/core0/core0/a0/des_running" BEL
        "okHI/core0/core0/a0/edna_valid" BEL "okHI/core0/core0/a0/stop" BEL
        "okHI/core0/core0/a0/d0/valid" BEL "okHI/core0/core0/a0/c0/tx_start_h"
        BEL "okHI/core0/core0/a0/c0/wk_start_h" BEL
        "okHI/core0/core0/a0/atmel_status_valid" BEL
        "okHI/core0/core0/a0/tok_done_flag" PIN "okHI/core0/core0/r0_pins<28>"
        PIN "okHI/core0/core0/r0_pins<29>" PIN
        "okHI/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom_pins<28>" BEL
        "okHI/core0/core0/a0/Mshreg_async_dd" BEL
        "okHI/core0/core0/a0/async_dd" BEL
        "okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM32/SP" BEL
        "okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM32/DP" BEL
        "okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM31/SP" BEL
        "okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM31/DP" BEL
        "okHI/core0/core0/a0/pc0/data_path_loop[7].medium_spm.spm_ram/HIGH"
        BEL "okHI/core0/core0/a0/pc0/data_path_loop[7].medium_spm.spm_ram/LOW"
        BEL
        "okHI/core0/core0/a0/pc0/data_path_loop[6].medium_spm.spm_ram/HIGH"
        BEL "okHI/core0/core0/a0/pc0/data_path_loop[6].medium_spm.spm_ram/LOW"
        BEL
        "okHI/core0/core0/a0/pc0/data_path_loop[5].medium_spm.spm_ram/HIGH"
        BEL "okHI/core0/core0/a0/pc0/data_path_loop[5].medium_spm.spm_ram/LOW"
        BEL
        "okHI/core0/core0/a0/pc0/data_path_loop[4].medium_spm.spm_ram/HIGH"
        BEL "okHI/core0/core0/a0/pc0/data_path_loop[4].medium_spm.spm_ram/LOW"
        BEL
        "okHI/core0/core0/a0/pc0/data_path_loop[3].medium_spm.spm_ram/HIGH"
        BEL "okHI/core0/core0/a0/pc0/data_path_loop[3].medium_spm.spm_ram/LOW"
        BEL
        "okHI/core0/core0/a0/pc0/data_path_loop[2].medium_spm.spm_ram/HIGH"
        BEL "okHI/core0/core0/a0/pc0/data_path_loop[2].medium_spm.spm_ram/LOW"
        BEL
        "okHI/core0/core0/a0/pc0/data_path_loop[1].medium_spm.spm_ram/HIGH"
        BEL "okHI/core0/core0/a0/pc0/data_path_loop[1].medium_spm.spm_ram/LOW"
        BEL
        "okHI/core0/core0/a0/pc0/data_path_loop[0].medium_spm.spm_ram/HIGH"
        BEL "okHI/core0/core0/a0/pc0/data_path_loop[0].medium_spm.spm_ram/LOW"
        BEL "okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMA"
        BEL "okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMB"
        BEL "okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMC"
        BEL "okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMD"
        BEL "okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMA"
        BEL "okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMB"
        BEL "okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMC"
        BEL "okHI/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMD"
        BEL "okHI/core0/core0/a0/pc0/lower_reg_banks_RAMA_D1" BEL
        "okHI/core0/core0/a0/pc0/lower_reg_banks_RAMA" BEL
        "okHI/core0/core0/a0/pc0/lower_reg_banks_RAMB_D1" BEL
        "okHI/core0/core0/a0/pc0/lower_reg_banks_RAMB" BEL
        "okHI/core0/core0/a0/pc0/lower_reg_banks_RAMC_D1" BEL
        "okHI/core0/core0/a0/pc0/lower_reg_banks_RAMC" BEL
        "okHI/core0/core0/a0/pc0/lower_reg_banks_RAMD_D1" BEL
        "okHI/core0/core0/a0/pc0/lower_reg_banks_RAMD" BEL
        "okHI/core0/core0/a0/pc0/stack_ram_high_RAMA_D1" BEL
        "okHI/core0/core0/a0/pc0/stack_ram_high_RAMA" BEL
        "okHI/core0/core0/a0/pc0/stack_ram_high_RAMB_D1" BEL
        "okHI/core0/core0/a0/pc0/stack_ram_high_RAMB" BEL
        "okHI/core0/core0/a0/pc0/stack_ram_high_RAMC_D1" BEL
        "okHI/core0/core0/a0/pc0/stack_ram_high_RAMC" BEL
        "okHI/core0/core0/a0/pc0/stack_ram_high_RAMD_D1" BEL
        "okHI/core0/core0/a0/pc0/stack_ram_high_RAMD" BEL
        "okHI/core0/core0/a0/pc0/stack_ram_low_RAMA_D1" BEL
        "okHI/core0/core0/a0/pc0/stack_ram_low_RAMA" BEL
        "okHI/core0/core0/a0/pc0/stack_ram_low_RAMB_D1" BEL
        "okHI/core0/core0/a0/pc0/stack_ram_low_RAMB" BEL
        "okHI/core0/core0/a0/pc0/stack_ram_low_RAMC_D1" BEL
        "okHI/core0/core0/a0/pc0/stack_ram_low_RAMC" BEL
        "okHI/core0/core0/a0/pc0/stack_ram_low_RAMD_D1" BEL
        "okHI/core0/core0/a0/pc0/stack_ram_low_RAMD" BEL
        "okHI/core0/core0/a0/pc0/upper_reg_banks_RAMA_D1" BEL
        "okHI/core0/core0/a0/pc0/upper_reg_banks_RAMA" BEL
        "okHI/core0/core0/a0/pc0/upper_reg_banks_RAMB_D1" BEL
        "okHI/core0/core0/a0/pc0/upper_reg_banks_RAMB" BEL
        "okHI/core0/core0/a0/pc0/upper_reg_banks_RAMC_D1" BEL
        "okHI/core0/core0/a0/pc0/upper_reg_banks_RAMC" BEL
        "okHI/core0/core0/a0/pc0/upper_reg_banks_RAMD_D1" BEL
        "okHI/core0/core0/a0/pc0/upper_reg_banks_RAMD" BEL "okHI/dcm0_bufg"
        PIN "SP6_INS_BUFIO2FB_DCM_ML_BUFIO2FB_1_pins<1>" PIN
        "okHI/dcm0_pins<1>";
TIMEGRP okHostINOUT_grp = BEL "okUHU<31>" BEL "okUHU<30>" BEL "okUHU<29>" BEL
        "okUHU<28>" BEL "okUHU<27>" BEL "okUHU<26>" BEL "okUHU<25>" BEL
        "okUHU<24>" BEL "okUHU<23>" BEL "okUHU<22>" BEL "okUHU<21>" BEL
        "okUHU<20>" BEL "okUHU<19>" BEL "okUHU<18>" BEL "okUHU<17>" BEL
        "okUHU<16>" BEL "okUHU<15>" BEL "okUHU<14>" BEL "okUHU<13>" BEL
        "okUHU<12>" BEL "okUHU<11>" BEL "okUHU<10>" BEL "okUHU<9>" BEL
        "okUHU<8>" BEL "okUHU<7>" BEL "okUHU<6>" BEL "okUHU<5>" BEL "okUHU<4>"
        BEL "okUHU<3>" BEL "okUHU<2>" BEL "okUHU<1>" BEL "okUHU<0>";
TIMEGRP okHostIN_grp = BEL "okUH<4>" BEL "okUH<3>" BEL "okUH<2>" BEL
        "okUH<1>";
TIMEGRP okHostOUT_grp = BEL "okHU<2>" BEL "okHU<1>" BEL "okHU<0>";
PIN SP6_BUFIO_INSERT_ML_BUFIO2_0_pins<0> = BEL "SP6_BUFIO_INSERT_ML_BUFIO2_0"
        PINNAME DIVCLK;
PIN okHI/dcm0_pins<2> = BEL "okHI/dcm0" PINNAME CLKIN;
TIMEGRP okHostClk = PIN "SP6_BUFIO_INSERT_ML_BUFIO2_0_pins<0>" PIN
        "okHI/dcm0_pins<2>";
TS_clk_33621d2a = PERIOD TIMEGRP "clk_33621d2a" 9 ns HIGH 50%;
TS_okHostClk = PERIOD TIMEGRP "okHostClk" 9.92 ns HIGH 50%;
TS_okHI_dcm0_clk0 = PERIOD TIMEGRP "okHI_dcm0_clk0" TS_okHostClk PHASE -1.24
        ns HIGH 50%;
TIMEGRP "okHostINOUT_grp" OFFSET = IN 2 ns VALID 4 ns BEFORE COMP "okUH<0>"
        "RISING";
TIMEGRP "okHostINOUT_grp" OFFSET = OUT 8 ns AFTER COMP "okUH<0>" "RISING";
TIMEGRP "okHostOUT_grp" OFFSET = OUT 8 ns AFTER COMP "okUH<0>" "RISING";
TIMEGRP "okHostIN_grp" OFFSET = IN 2 ns VALID 2 ns BEFORE COMP "okUH<0>"
        "RISING";
SCHEMATIC END;

