<stg><name>dense_latency<ap_ufixed<8, 6, 5, 3, 0>, ap_fixed<14, 7, 5, 3, 0>, config18></name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:0 %data_30_val_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %data_30_val

]]></Node>
<StgValue><ssdm name="data_30_val_read"/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:1 %data_24_val_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %data_24_val

]]></Node>
<StgValue><ssdm name="data_24_val_read"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:2 %data_21_val_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %data_21_val

]]></Node>
<StgValue><ssdm name="data_21_val_read"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:3 %data_12_val_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %data_12_val

]]></Node>
<StgValue><ssdm name="data_12_val_read"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry:4 %data_8_val_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %data_8_val

]]></Node>
<StgValue><ssdm name="data_8_val_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:5 %data_4_val_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %data_4_val

]]></Node>
<StgValue><ssdm name="data_4_val_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
entry:6 %data_2_val_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %data_2_val

]]></Node>
<StgValue><ssdm name="data_2_val_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:7 %data_0_val_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %data_0_val

]]></Node>
<StgValue><ssdm name="data_0_val_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:8 %specpipeline_ln33 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln33"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:9 %specresourcelimit_ln33 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 38, void @empty_1, void @empty_0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln33"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
entry:10 %tmp_86 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %data_0_val_read, i4 0

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="13" op_0_bw="12">
<![CDATA[
entry:11 %zext_ln73_52 = zext i12 %tmp_86

]]></Node>
<StgValue><ssdm name="zext_ln73_52"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
entry:12 %tmp_87 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %data_0_val_read, i2 0

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="13" op_0_bw="10">
<![CDATA[
entry:13 %zext_ln73_53 = zext i10 %tmp_87

]]></Node>
<StgValue><ssdm name="zext_ln73_53"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:14 %add_ln73 = add i13 %zext_ln73_52, i13 %zext_ln73_53

]]></Node>
<StgValue><ssdm name="add_ln73"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="14" op_0_bw="13">
<![CDATA[
entry:15 %zext_ln73 = zext i13 %add_ln73

]]></Node>
<StgValue><ssdm name="zext_ln73"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
entry:16 %p_shl9 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %data_0_val_read, i5 0

]]></Node>
<StgValue><ssdm name="p_shl9"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
entry:17 %tmp_88 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %data_0_val_read, i3 0

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="13" op_0_bw="11">
<![CDATA[
entry:18 %zext_ln73_54 = zext i11 %tmp_88

]]></Node>
<StgValue><ssdm name="zext_ln73_54"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:19 %sub_ln73 = sub i13 %p_shl9, i13 %zext_ln73_54

]]></Node>
<StgValue><ssdm name="sub_ln73"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="14" op_0_bw="13">
<![CDATA[
entry:20 %zext_ln73_36 = zext i13 %sub_ln73

]]></Node>
<StgValue><ssdm name="zext_ln73_36"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="14" op_0_bw="12">
<![CDATA[
entry:21 %zext_ln73_55 = zext i12 %tmp_86

]]></Node>
<StgValue><ssdm name="zext_ln73_55"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:22 %sub_ln73_21 = sub i14 0, i14 %zext_ln73_55

]]></Node>
<StgValue><ssdm name="sub_ln73_21"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="14" op_0_bw="10">
<![CDATA[
entry:23 %zext_ln73_56 = zext i10 %tmp_87

]]></Node>
<StgValue><ssdm name="zext_ln73_56"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:24 %sub_ln73_22 = sub i14 %sub_ln73_21, i14 %zext_ln73_56

]]></Node>
<StgValue><ssdm name="sub_ln73_22"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="15" op_0_bw="14">
<![CDATA[
entry:25 %sext_ln73 = sext i14 %sub_ln73_22

]]></Node>
<StgValue><ssdm name="sext_ln73"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="14" op_0_bw="13">
<![CDATA[
entry:26 %zext_ln73_57 = zext i13 %p_shl9

]]></Node>
<StgValue><ssdm name="zext_ln73_57"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="14" op_0_bw="11">
<![CDATA[
entry:27 %zext_ln73_58 = zext i11 %tmp_88

]]></Node>
<StgValue><ssdm name="zext_ln73_58"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:28 %sub_ln73_23 = sub i14 %zext_ln73_58, i14 %zext_ln73_57

]]></Node>
<StgValue><ssdm name="sub_ln73_23"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="7">
<![CDATA[
entry:29 %zext_ln70 = zext i7 %data_2_val_read

]]></Node>
<StgValue><ssdm name="zext_ln70"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
entry:30 %shl_ln73_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %data_2_val_read, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln73_1"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="13" op_0_bw="9">
<![CDATA[
entry:31 %zext_ln73_38 = zext i9 %shl_ln73_1

]]></Node>
<StgValue><ssdm name="zext_ln73_38"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="10" op_0_bw="9">
<![CDATA[
entry:32 %zext_ln73_59 = zext i9 %shl_ln73_1

]]></Node>
<StgValue><ssdm name="zext_ln73_59"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:33 %sub_ln73_24 = sub i10 0, i10 %zext_ln73_59

]]></Node>
<StgValue><ssdm name="sub_ln73_24"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="13" op_0_bw="10">
<![CDATA[
entry:34 %sext_ln73_1 = sext i10 %sub_ln73_24

]]></Node>
<StgValue><ssdm name="sext_ln73_1"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="12" op_0_bw="12" op_1_bw="7" op_2_bw="5">
<![CDATA[
entry:35 %tmp_89 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i7.i5, i7 %data_2_val_read, i5 0

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="13" op_0_bw="12">
<![CDATA[
entry:36 %zext_ln73_60 = zext i12 %tmp_89

]]></Node>
<StgValue><ssdm name="zext_ln73_60"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:37 %sub_ln73_25 = sub i13 %zext_ln73_38, i13 %zext_ln73_60

]]></Node>
<StgValue><ssdm name="sub_ln73_25"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="9" op_0_bw="6">
<![CDATA[
entry:38 %zext_ln70_1 = zext i6 %data_4_val_read

]]></Node>
<StgValue><ssdm name="zext_ln70_1"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
entry:39 %tmp_90 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %data_4_val_read, i6 0

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="13" op_0_bw="12">
<![CDATA[
entry:40 %zext_ln73_61 = zext i12 %tmp_90

]]></Node>
<StgValue><ssdm name="zext_ln73_61"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
entry:41 %tmp_91 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %data_4_val_read, i4 0

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="13" op_0_bw="10">
<![CDATA[
entry:42 %zext_ln73_62 = zext i10 %tmp_91

]]></Node>
<StgValue><ssdm name="zext_ln73_62"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:43 %sub_ln73_26 = sub i13 %zext_ln73_62, i13 %zext_ln73_61

]]></Node>
<StgValue><ssdm name="sub_ln73_26"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
entry:44 %tmp_92 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %data_4_val_read, i5 0

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="13" op_0_bw="11">
<![CDATA[
entry:45 %zext_ln73_63 = zext i11 %tmp_92

]]></Node>
<StgValue><ssdm name="zext_ln73_63"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:46 %sub_ln73_27 = sub i13 0, i13 %zext_ln73_63

]]></Node>
<StgValue><ssdm name="sub_ln73_27"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
entry:47 %tmp_93 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %data_4_val_read, i3 0

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="13" op_0_bw="9">
<![CDATA[
entry:48 %zext_ln73_64 = zext i9 %tmp_93

]]></Node>
<StgValue><ssdm name="zext_ln73_64"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:49 %sub_ln73_28 = sub i13 %sub_ln73_27, i13 %zext_ln73_64

]]></Node>
<StgValue><ssdm name="sub_ln73_28"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
entry:50 %tmp_94 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %data_4_val_read, i1 0

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="10" op_0_bw="7">
<![CDATA[
entry:51 %zext_ln73_65 = zext i7 %tmp_94

]]></Node>
<StgValue><ssdm name="zext_ln73_65"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:52 %sub_ln73_29 = sub i10 %tmp_91, i10 %zext_ln73_65

]]></Node>
<StgValue><ssdm name="sub_ln73_29"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="12" op_0_bw="10">
<![CDATA[
entry:53 %zext_ln73_39 = zext i10 %sub_ln73_29

]]></Node>
<StgValue><ssdm name="zext_ln73_39"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="11" op_0_bw="10">
<![CDATA[
entry:54 %zext_ln73_66 = zext i10 %tmp_91

]]></Node>
<StgValue><ssdm name="zext_ln73_66"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="2">
<![CDATA[
entry:55 %tmp_95 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %data_4_val_read, i2 0

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="11" op_0_bw="8">
<![CDATA[
entry:56 %zext_ln73_67 = zext i8 %tmp_95

]]></Node>
<StgValue><ssdm name="zext_ln73_67"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:57 %sub_ln73_30 = sub i11 %zext_ln73_67, i11 %zext_ln73_66

]]></Node>
<StgValue><ssdm name="sub_ln73_30"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="14" op_0_bw="11">
<![CDATA[
entry:58 %mul_ln73_9_cast = sext i11 %sub_ln73_30

]]></Node>
<StgValue><ssdm name="mul_ln73_9_cast"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="7">
<![CDATA[
entry:59 %zext_ln70_2 = zext i7 %data_8_val_read

]]></Node>
<StgValue><ssdm name="zext_ln70_2"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="9" op_0_bw="7">
<![CDATA[
entry:60 %zext_ln70_3 = zext i7 %data_8_val_read

]]></Node>
<StgValue><ssdm name="zext_ln70_3"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
entry:61 %tmp_96 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %data_8_val_read, i3 0

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="11" op_0_bw="10">
<![CDATA[
entry:62 %zext_ln73_68 = zext i10 %tmp_96

]]></Node>
<StgValue><ssdm name="zext_ln73_68"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
entry:63 %tmp_97 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %data_8_val_read, i1 0

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="11" op_0_bw="8">
<![CDATA[
entry:64 %zext_ln73_69 = zext i8 %tmp_97

]]></Node>
<StgValue><ssdm name="zext_ln73_69"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry:65 %add_ln73_1 = add i11 %zext_ln73_68, i11 %zext_ln73_69

]]></Node>
<StgValue><ssdm name="add_ln73_1"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="12" op_0_bw="11">
<![CDATA[
entry:66 %zext_ln73_40 = zext i11 %add_ln73_1

]]></Node>
<StgValue><ssdm name="zext_ln73_40"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="9" op_0_bw="8">
<![CDATA[
entry:67 %zext_ln73_70 = zext i8 %tmp_97

]]></Node>
<StgValue><ssdm name="zext_ln73_70"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:68 %sub_ln73_31 = sub i9 0, i9 %zext_ln73_70

]]></Node>
<StgValue><ssdm name="sub_ln73_31"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="10" op_0_bw="9">
<![CDATA[
entry:69 %mul_ln73_11_cast = sext i9 %sub_ln73_31

]]></Node>
<StgValue><ssdm name="mul_ln73_11_cast"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="6">
<![CDATA[
entry:70 %zext_ln70_4 = zext i6 %data_12_val_read

]]></Node>
<StgValue><ssdm name="zext_ln70_4"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
entry:71 %tmp_98 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %data_12_val_read, i6 0

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="13" op_0_bw="12">
<![CDATA[
entry:72 %zext_ln73_71 = zext i12 %tmp_98

]]></Node>
<StgValue><ssdm name="zext_ln73_71"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
entry:73 %tmp_99 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %data_12_val_read, i4 0

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="13" op_0_bw="10">
<![CDATA[
entry:74 %zext_ln73_72 = zext i10 %tmp_99

]]></Node>
<StgValue><ssdm name="zext_ln73_72"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:75 %sub_ln73_32 = sub i13 %zext_ln73_72, i13 %zext_ln73_71

]]></Node>
<StgValue><ssdm name="sub_ln73_32"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="2">
<![CDATA[
entry:76 %shl_ln73_2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %data_12_val_read, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln73_2"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="14" op_0_bw="8">
<![CDATA[
entry:77 %zext_ln73_41 = zext i8 %shl_ln73_2

]]></Node>
<StgValue><ssdm name="zext_ln73_41"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
entry:78 %shl_ln73_3 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %data_12_val_read, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln73_3"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="10" op_0_bw="9">
<![CDATA[
entry:79 %shl_ln73_3_cast = zext i9 %shl_ln73_3

]]></Node>
<StgValue><ssdm name="shl_ln73_3_cast"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="6">
<![CDATA[
entry:80 %zext_ln70_5 = zext i6 %data_21_val_read

]]></Node>
<StgValue><ssdm name="zext_ln70_5"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="12" op_0_bw="6">
<![CDATA[
entry:81 %zext_ln70_6 = zext i6 %data_21_val_read

]]></Node>
<StgValue><ssdm name="zext_ln70_6"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
entry:82 %tmp_100 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %data_21_val_read, i5 0

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="12" op_0_bw="11">
<![CDATA[
entry:83 %zext_ln73_73 = zext i11 %tmp_100

]]></Node>
<StgValue><ssdm name="zext_ln73_73"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="2">
<![CDATA[
entry:84 %tmp_101 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %data_21_val_read, i2 0

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="12" op_0_bw="8">
<![CDATA[
entry:85 %zext_ln73_74 = zext i8 %tmp_101

]]></Node>
<StgValue><ssdm name="zext_ln73_74"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:86 %sub_ln73_33 = sub i12 %zext_ln73_74, i12 %zext_ln73_73

]]></Node>
<StgValue><ssdm name="sub_ln73_33"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="14" op_0_bw="12">
<![CDATA[
entry:87 %sext_ln73_2 = sext i12 %sub_ln73_33

]]></Node>
<StgValue><ssdm name="sext_ln73_2"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:88 %add_ln73_2 = add i12 %zext_ln73_73, i12 %zext_ln70_6

]]></Node>
<StgValue><ssdm name="add_ln73_2"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="13" op_0_bw="12">
<![CDATA[
entry:89 %zext_ln73_42 = zext i12 %add_ln73_2

]]></Node>
<StgValue><ssdm name="zext_ln73_42"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
entry:90 %tmp_102 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %data_21_val_read, i1 0

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="12" op_0_bw="7">
<![CDATA[
entry:91 %zext_ln73_75 = zext i7 %tmp_102

]]></Node>
<StgValue><ssdm name="zext_ln73_75"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:92 %add_ln73_3 = add i12 %zext_ln73_73, i12 %zext_ln73_75

]]></Node>
<StgValue><ssdm name="add_ln73_3"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="14" op_0_bw="12">
<![CDATA[
entry:93 %mul_ln73_15_cast = zext i12 %add_ln73_3

]]></Node>
<StgValue><ssdm name="mul_ln73_15_cast"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="9" op_0_bw="8">
<![CDATA[
entry:94 %zext_ln70_7 = zext i8 %data_24_val_read

]]></Node>
<StgValue><ssdm name="zext_ln70_7"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
entry:95 %p_shl10 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %data_24_val_read, i4 0

]]></Node>
<StgValue><ssdm name="p_shl10"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
entry:96 %tmp_103 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %data_24_val_read, i2 0

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="12" op_0_bw="10">
<![CDATA[
entry:97 %zext_ln73_76 = zext i10 %tmp_103

]]></Node>
<StgValue><ssdm name="zext_ln73_76"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:98 %sub_ln73_34 = sub i12 %p_shl10, i12 %zext_ln73_76

]]></Node>
<StgValue><ssdm name="sub_ln73_34"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
entry:99 %tmp_104 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %data_24_val_read, i5 0

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="14" op_0_bw="13">
<![CDATA[
entry:100 %zext_ln73_77 = zext i13 %tmp_104

]]></Node>
<StgValue><ssdm name="zext_ln73_77"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
entry:101 %tmp_105 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %data_24_val_read, i3 0

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="14" op_0_bw="11">
<![CDATA[
entry:102 %zext_ln73_78 = zext i11 %tmp_105

]]></Node>
<StgValue><ssdm name="zext_ln73_78"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:103 %sub_ln73_35 = sub i14 %zext_ln73_78, i14 %zext_ln73_77

]]></Node>
<StgValue><ssdm name="sub_ln73_35"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="9" op_0_bw="8">
<![CDATA[
entry:104 %zext_ln70_8 = zext i8 %data_30_val_read

]]></Node>
<StgValue><ssdm name="zext_ln70_8"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
entry:105 %shl_ln73_4 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %data_30_val_read, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln73_4"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="13" op_0_bw="11">
<![CDATA[
entry:106 %zext_ln73_43 = zext i11 %shl_ln73_4

]]></Node>
<StgValue><ssdm name="zext_ln73_43"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
entry:107 %shl_ln73_5 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %data_30_val_read, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln73_5"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="13" op_0_bw="10">
<![CDATA[
entry:108 %zext_ln73_44 = zext i10 %shl_ln73_5

]]></Node>
<StgValue><ssdm name="zext_ln73_44"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="15" op_0_bw="15" op_1_bw="8" op_2_bw="7">
<![CDATA[
entry:109 %tmp_106 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %data_30_val_read, i7 0

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="16" op_0_bw="15">
<![CDATA[
entry:110 %zext_ln73_79 = zext i15 %tmp_106

]]></Node>
<StgValue><ssdm name="zext_ln73_79"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
entry:111 %tmp_107 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %data_30_val_read, i5 0

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="16" op_0_bw="13">
<![CDATA[
entry:112 %zext_ln73_80 = zext i13 %tmp_107

]]></Node>
<StgValue><ssdm name="zext_ln73_80"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:113 %sub_ln73_36 = sub i16 %zext_ln73_80, i16 %zext_ln73_79

]]></Node>
<StgValue><ssdm name="sub_ln73_36"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:114 %tmp = sub i8 %zext_ln70_4, i8 %zext_ln70_2

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
entry:115 %tmp_108 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %tmp, i5 0

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="14" op_0_bw="13">
<![CDATA[
entry:116 %p_shl36 = sext i13 %tmp_108

]]></Node>
<StgValue><ssdm name="p_shl36"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="11" op_0_bw="11" op_1_bw="8" op_2_bw="3">
<![CDATA[
entry:117 %tmp_109 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp, i3 0

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="14" op_0_bw="11">
<![CDATA[
entry:118 %p_shl37 = sext i11 %tmp_109

]]></Node>
<StgValue><ssdm name="p_shl37"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:119 %tmp1 = sub i14 %p_shl36, i14 %p_shl37

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:120 %add_ln58 = add i13 %zext_ln73_38, i13 %sub_ln73_26

]]></Node>
<StgValue><ssdm name="add_ln58"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="14" op_0_bw="13">
<![CDATA[
entry:121 %sext_ln58 = sext i13 %add_ln58

]]></Node>
<StgValue><ssdm name="sext_ln58"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:122 %add_ln58_55 = add i14 %sext_ln58, i14 %zext_ln73

]]></Node>
<StgValue><ssdm name="add_ln58_55"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="15" op_0_bw="14">
<![CDATA[
entry:123 %sext_ln58_29 = sext i14 %add_ln58_55

]]></Node>
<StgValue><ssdm name="sext_ln58_29"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:124 %add_ln58_56 = add i14 %sext_ln73_2, i14 %tmp1

]]></Node>
<StgValue><ssdm name="add_ln58_56"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:125 %add_ln58_57 = add i12 %sub_ln73_34, i12 540

]]></Node>
<StgValue><ssdm name="add_ln58_57"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="14" op_0_bw="12">
<![CDATA[
entry:126 %zext_ln58 = zext i12 %add_ln58_57

]]></Node>
<StgValue><ssdm name="zext_ln58"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:127 %add_ln58_58 = add i14 %zext_ln58, i14 %add_ln58_56

]]></Node>
<StgValue><ssdm name="add_ln58_58"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="15" op_0_bw="14">
<![CDATA[
entry:128 %sext_ln58_30 = sext i14 %add_ln58_58

]]></Node>
<StgValue><ssdm name="sext_ln58_30"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:129 %add_ln58_59 = add i15 %sext_ln58_30, i15 %sext_ln58_29

]]></Node>
<StgValue><ssdm name="add_ln58_59"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:130 %tmp2 = add i9 %zext_ln70_7, i9 %zext_ln70_3

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="13" op_0_bw="13" op_1_bw="9" op_2_bw="4">
<![CDATA[
entry:131 %tmp_110 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %tmp2, i4 0

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="14" op_0_bw="13">
<![CDATA[
entry:132 %p_shl35 = zext i13 %tmp_110

]]></Node>
<StgValue><ssdm name="p_shl35"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:133 %add_ln58_60 = add i13 %sext_ln73_1, i13 %sub_ln73_28

]]></Node>
<StgValue><ssdm name="add_ln58_60"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="14" op_0_bw="13">
<![CDATA[
entry:134 %sext_ln58_31 = sext i13 %add_ln58_60

]]></Node>
<StgValue><ssdm name="sext_ln58_31"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:135 %add_ln58_61 = add i14 %sext_ln58_31, i14 %zext_ln73_36

]]></Node>
<StgValue><ssdm name="add_ln58_61"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="15" op_0_bw="14">
<![CDATA[
entry:136 %sext_ln58_32 = sext i14 %add_ln58_61

]]></Node>
<StgValue><ssdm name="sext_ln58_32"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:137 %add_ln58_62 = add i13 %zext_ln73_42, i13 %zext_ln73_43

]]></Node>
<StgValue><ssdm name="add_ln58_62"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="14" op_0_bw="13">
<![CDATA[
entry:138 %zext_ln58_9 = zext i13 %add_ln58_62

]]></Node>
<StgValue><ssdm name="zext_ln58_9"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:139 %sub_ln58 = sub i14 30, i14 %p_shl35

]]></Node>
<StgValue><ssdm name="sub_ln58"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:140 %add_ln58_63 = add i14 %sub_ln58, i14 %zext_ln58_9

]]></Node>
<StgValue><ssdm name="add_ln58_63"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="15" op_0_bw="14">
<![CDATA[
entry:141 %sext_ln58_33 = sext i14 %add_ln58_63

]]></Node>
<StgValue><ssdm name="sext_ln58_33"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:142 %add_ln58_64 = add i15 %sext_ln58_33, i15 %sext_ln58_32

]]></Node>
<StgValue><ssdm name="add_ln58_64"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="9" op_0_bw="6">
<![CDATA[
entry:143 %data_21_val_cast18 = zext i6 %data_21_val_read

]]></Node>
<StgValue><ssdm name="data_21_val_cast18"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:144 %tmp55 = sub i9 %zext_ln70_7, i9 %data_21_val_cast18

]]></Node>
<StgValue><ssdm name="tmp55"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="12" op_0_bw="12" op_1_bw="9" op_2_bw="3">
<![CDATA[
entry:145 %tmp_s = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %tmp55, i3 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="13" op_0_bw="12">
<![CDATA[
entry:146 %sext_ln58_35 = sext i12 %tmp_s

]]></Node>
<StgValue><ssdm name="sext_ln58_35"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:147 %add_ln58_65 = add i13 %zext_ln73_52, i13 %sub_ln73_25

]]></Node>
<StgValue><ssdm name="add_ln58_65"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="14" op_0_bw="13">
<![CDATA[
entry:148 %sext_ln58_34 = sext i13 %add_ln58_65

]]></Node>
<StgValue><ssdm name="sext_ln58_34"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:149 %add_ln58_66 = add i12 %zext_ln73_39, i12 %zext_ln73_40

]]></Node>
<StgValue><ssdm name="add_ln58_66"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="14" op_0_bw="12">
<![CDATA[
entry:150 %zext_ln58_10 = zext i12 %add_ln58_66

]]></Node>
<StgValue><ssdm name="zext_ln58_10"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:151 %add_ln58_67 = add i14 %zext_ln58_10, i14 %sext_ln58_34

]]></Node>
<StgValue><ssdm name="add_ln58_67"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="15" op_0_bw="14">
<![CDATA[
entry:152 %sext_ln58_36 = sext i14 %add_ln58_67

]]></Node>
<StgValue><ssdm name="sext_ln58_36"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:153 %add_ln58_68 = add i13 %sub_ln73_32, i13 %zext_ln73_44

]]></Node>
<StgValue><ssdm name="add_ln58_68"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="14" op_0_bw="13">
<![CDATA[
entry:154 %sext_ln58_37 = sext i13 %add_ln58_68

]]></Node>
<StgValue><ssdm name="sext_ln58_37"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:155 %add_ln58_69 = add i13 %sext_ln58_35, i13 7876

]]></Node>
<StgValue><ssdm name="add_ln58_69"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="14" op_0_bw="13">
<![CDATA[
entry:156 %sext_ln58_44 = sext i13 %add_ln58_69

]]></Node>
<StgValue><ssdm name="sext_ln58_44"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:157 %add_ln58_70 = add i14 %sext_ln58_44, i14 %sext_ln58_37

]]></Node>
<StgValue><ssdm name="add_ln58_70"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="15" op_0_bw="14">
<![CDATA[
entry:158 %sext_ln58_45 = sext i14 %add_ln58_70

]]></Node>
<StgValue><ssdm name="sext_ln58_45"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:159 %add_ln58_71 = add i15 %sext_ln58_45, i15 %sext_ln58_36

]]></Node>
<StgValue><ssdm name="add_ln58_71"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:160 %tmp7 = add i9 %zext_ln70_8, i9 %zext_ln70_1

]]></Node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="15" op_0_bw="15" op_1_bw="9" op_2_bw="6">
<![CDATA[
entry:161 %tmp_111 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i9.i6, i9 %tmp7, i6 0

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="16" op_0_bw="15">
<![CDATA[
entry:162 %p_shl34 = zext i15 %tmp_111

]]></Node>
<StgValue><ssdm name="p_shl34"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:163 %tmp10 = sub i8 %zext_ln70_2, i8 %zext_ln70

]]></Node>
<StgValue><ssdm name="tmp10"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
entry:164 %tmp_112 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %tmp10, i5 0

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="14" op_0_bw="13">
<![CDATA[
entry:165 %sext_ln58_46 = sext i13 %tmp_112

]]></Node>
<StgValue><ssdm name="sext_ln58_46"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
entry:166 %tmp_113 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %tmp10, i2 0

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="14" op_0_bw="10">
<![CDATA[
entry:167 %sext_ln58_47 = sext i10 %tmp_113

]]></Node>
<StgValue><ssdm name="sext_ln58_47"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:168 %add_ln58_72 = add i14 %sext_ln58_46, i14 %sext_ln58_47

]]></Node>
<StgValue><ssdm name="add_ln58_72"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:169 %add_ln58_73 = add i14 %zext_ln73_41, i14 %add_ln58_72

]]></Node>
<StgValue><ssdm name="add_ln58_73"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="15" op_0_bw="14">
<![CDATA[
entry:170 %sext_ln58_38 = sext i14 %add_ln58_73

]]></Node>
<StgValue><ssdm name="sext_ln58_38"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
entry:171 %add_ln58_74 = add i15 %sext_ln58_38, i15 %sext_ln73

]]></Node>
<StgValue><ssdm name="add_ln58_74"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="16" op_0_bw="15">
<![CDATA[
entry:172 %sext_ln58_39 = sext i15 %add_ln58_74

]]></Node>
<StgValue><ssdm name="sext_ln58_39"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:173 %add_ln58_75 = add i14 %mul_ln73_15_cast, i14 %sub_ln73_35

]]></Node>
<StgValue><ssdm name="add_ln58_75"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="16" op_0_bw="14">
<![CDATA[
entry:174 %sext_ln58_40 = sext i14 %add_ln58_75

]]></Node>
<StgValue><ssdm name="sext_ln58_40"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:175 %sub_ln58_6 = sub i16 65340, i16 %p_shl34

]]></Node>
<StgValue><ssdm name="sub_ln58_6"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:176 %add_ln58_76 = add i16 %sub_ln58_6, i16 %sext_ln58_40

]]></Node>
<StgValue><ssdm name="add_ln58_76"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:177 %add_ln58_77 = add i16 %add_ln58_76, i16 %sext_ln58_39

]]></Node>
<StgValue><ssdm name="add_ln58_77"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:178 %tmp12 = add i8 %zext_ln70_5, i8 %zext_ln70

]]></Node>
<StgValue><ssdm name="tmp12"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
entry:179 %tmp_114 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %tmp12, i5 0

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="14" op_0_bw="13">
<![CDATA[
entry:180 %p_shl = zext i13 %tmp_114

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
entry:181 %tmp_115 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %tmp12, i2 0

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="14" op_0_bw="10">
<![CDATA[
entry:182 %p_shl31 = zext i10 %tmp_115

]]></Node>
<StgValue><ssdm name="p_shl31"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:183 %tmp13 = add i14 %p_shl, i14 %p_shl31

]]></Node>
<StgValue><ssdm name="tmp13"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:184 %add_ln58_78 = add i14 %sub_ln73_23, i14 %mul_ln73_9_cast

]]></Node>
<StgValue><ssdm name="add_ln58_78"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:185 %add_ln58_79 = add i10 %mul_ln73_11_cast, i10 %shl_ln73_3_cast

]]></Node>
<StgValue><ssdm name="add_ln58_79"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="14" op_0_bw="10">
<![CDATA[
entry:186 %sext_ln58_41 = sext i10 %add_ln58_79

]]></Node>
<StgValue><ssdm name="sext_ln58_41"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:187 %add_ln58_80 = add i14 %sext_ln58_41, i14 %add_ln58_78

]]></Node>
<StgValue><ssdm name="add_ln58_80"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="16" op_0_bw="14">
<![CDATA[
entry:188 %sext_ln58_42 = sext i14 %add_ln58_80

]]></Node>
<StgValue><ssdm name="sext_ln58_42"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry:189 %sub_ln58_7 = sub i14 %tmp13, i14 %zext_ln73_77

]]></Node>
<StgValue><ssdm name="sub_ln58_7"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="16" op_0_bw="14">
<![CDATA[
entry:190 %sext_ln58_43 = sext i14 %sub_ln58_7

]]></Node>
<StgValue><ssdm name="sext_ln58_43"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:191 %add_ln58_81 = add i16 %sub_ln73_36, i16 65212

]]></Node>
<StgValue><ssdm name="add_ln58_81"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:192 %add_ln58_82 = add i16 %add_ln58_81, i16 %sext_ln58_43

]]></Node>
<StgValue><ssdm name="add_ln58_82"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:193 %add_ln58_83 = add i16 %add_ln58_82, i16 %sext_ln58_42

]]></Node>
<StgValue><ssdm name="add_ln58_83"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="13" op_0_bw="13" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:194 %trunc_ln = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %add_ln58_59, i32 2, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="197" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="14" op_0_bw="13">
<![CDATA[
entry:195 %sext_ln111 = sext i13 %trunc_ln

]]></Node>
<StgValue><ssdm name="sext_ln111"/></StgValue>
</operation>

<operation id="198" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="13" op_0_bw="13" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:196 %trunc_ln111_8 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %add_ln58_64, i32 2, i32 14

]]></Node>
<StgValue><ssdm name="trunc_ln111_8"/></StgValue>
</operation>

<operation id="199" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="14" op_0_bw="13">
<![CDATA[
entry:197 %sext_ln111_5 = sext i13 %trunc_ln111_8

]]></Node>
<StgValue><ssdm name="sext_ln111_5"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="13" op_0_bw="13" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:198 %tmp_116 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %add_ln58_71, i32 2, i32 14

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="201" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="14" op_0_bw="13">
<![CDATA[
entry:199 %sext_ln111_6 = sext i13 %tmp_116

]]></Node>
<StgValue><ssdm name="sext_ln111_6"/></StgValue>
</operation>

<operation id="202" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="14" op_0_bw="14" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:200 %trunc_ln111_s = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %add_ln58_77, i32 2, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln111_s"/></StgValue>
</operation>

<operation id="203" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="14" op_0_bw="14" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:201 %trunc_ln111_1 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %add_ln58_83, i32 2, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln111_1"/></StgValue>
</operation>

<operation id="204" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="70" op_0_bw="70" op_1_bw="14">
<![CDATA[
entry:202 %mrv = insertvalue i70 <undef>, i14 %sext_ln111

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="205" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="70" op_0_bw="70" op_1_bw="14">
<![CDATA[
entry:203 %mrv_1 = insertvalue i70 %mrv, i14 %sext_ln111_5

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="206" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="70" op_0_bw="70" op_1_bw="14">
<![CDATA[
entry:204 %mrv_2 = insertvalue i70 %mrv_1, i14 %sext_ln111_6

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="207" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="70" op_0_bw="70" op_1_bw="14">
<![CDATA[
entry:205 %mrv_3 = insertvalue i70 %mrv_2, i14 %trunc_ln111_s

]]></Node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="208" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="70" op_0_bw="70" op_1_bw="14">
<![CDATA[
entry:206 %mrv_4 = insertvalue i70 %mrv_3, i14 %trunc_ln111_1

]]></Node>
<StgValue><ssdm name="mrv_4"/></StgValue>
</operation>

<operation id="209" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="70">
<![CDATA[
entry:207 %ret_ln68 = ret i70 %mrv_4

]]></Node>
<StgValue><ssdm name="ret_ln68"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
