{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 02 20:38:15 2018 " "Info: Processing started: Tue Jan 02 20:38:15 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off zlymq -c zlymq " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off zlymq -c zlymq" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zlymq.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file zlymq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zlymq-fcn " "Info: Found design unit 1: zlymq-fcn" {  } { { "zlymq.vhd" "" { Text "D:/EX_CPU/zlymq/zlymq.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 zlymq " "Info: Found entity 1: zlymq" {  } { { "zlymq.vhd" "" { Text "D:/EX_CPU/zlymq/zlymq.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "zlymq " "Info: Elaborating entity \"zlymq\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MADD zlymq.vhd(18) " "Warning (10631): VHDL Process Statement warning at zlymq.vhd(18): inferring latch(es) for signal or variable \"MADD\", which holds its previous value in one or more paths through the process" {  } { { "zlymq.vhd" "" { Text "D:/EX_CPU/zlymq/zlymq.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "INPC zlymq.vhd(18) " "Warning (10631): VHDL Process Statement warning at zlymq.vhd(18): inferring latch(es) for signal or variable \"INPC\", which holds its previous value in one or more paths through the process" {  } { { "zlymq.vhd" "" { Text "D:/EX_CPU/zlymq/zlymq.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LDPC zlymq.vhd(18) " "Warning (10631): VHDL Process Statement warning at zlymq.vhd(18): inferring latch(es) for signal or variable \"LDPC\", which holds its previous value in one or more paths through the process" {  } { { "zlymq.vhd" "" { Text "D:/EX_CPU/zlymq/zlymq.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "NWE zlymq.vhd(18) " "Warning (10631): VHDL Process Statement warning at zlymq.vhd(18): inferring latch(es) for signal or variable \"NWE\", which holds its previous value in one or more paths through the process" {  } { { "zlymq.vhd" "" { Text "D:/EX_CPU/zlymq/zlymq.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "M zlymq.vhd(18) " "Warning (10631): VHDL Process Statement warning at zlymq.vhd(18): inferring latch(es) for signal or variable \"M\", which holds its previous value in one or more paths through the process" {  } { { "zlymq.vhd" "" { Text "D:/EX_CPU/zlymq/zlymq.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "FB zlymq.vhd(18) " "Warning (10631): VHDL Process Statement warning at zlymq.vhd(18): inferring latch(es) for signal or variable \"FB\", which holds its previous value in one or more paths through the process" {  } { { "zlymq.vhd" "" { Text "D:/EX_CPU/zlymq/zlymq.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "NCS zlymq.vhd(18) " "Warning (10631): VHDL Process Statement warning at zlymq.vhd(18): inferring latch(es) for signal or variable \"NCS\", which holds its previous value in one or more paths through the process" {  } { { "zlymq.vhd" "" { Text "D:/EX_CPU/zlymq/zlymq.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DL zlymq.vhd(18) " "Warning (10631): VHDL Process Statement warning at zlymq.vhd(18): inferring latch(es) for signal or variable \"DL\", which holds its previous value in one or more paths through the process" {  } { { "zlymq.vhd" "" { Text "D:/EX_CPU/zlymq/zlymq.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "XL zlymq.vhd(18) " "Warning (10631): VHDL Process Statement warning at zlymq.vhd(18): inferring latch(es) for signal or variable \"XL\", which holds its previous value in one or more paths through the process" {  } { { "zlymq.vhd" "" { Text "D:/EX_CPU/zlymq/zlymq.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "FR zlymq.vhd(18) " "Warning (10631): VHDL Process Statement warning at zlymq.vhd(18): inferring latch(es) for signal or variable \"FR\", which holds its previous value in one or more paths through the process" {  } { { "zlymq.vhd" "" { Text "D:/EX_CPU/zlymq/zlymq.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "FL zlymq.vhd(18) " "Warning (10631): VHDL Process Statement warning at zlymq.vhd(18): inferring latch(es) for signal or variable \"FL\", which holds its previous value in one or more paths through the process" {  } { { "zlymq.vhd" "" { Text "D:/EX_CPU/zlymq/zlymq.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FL zlymq.vhd(18) " "Info (10041): Inferred latch for \"FL\" at zlymq.vhd(18)" {  } { { "zlymq.vhd" "" { Text "D:/EX_CPU/zlymq/zlymq.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FR zlymq.vhd(18) " "Info (10041): Inferred latch for \"FR\" at zlymq.vhd(18)" {  } { { "zlymq.vhd" "" { Text "D:/EX_CPU/zlymq/zlymq.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "XL zlymq.vhd(18) " "Info (10041): Inferred latch for \"XL\" at zlymq.vhd(18)" {  } { { "zlymq.vhd" "" { Text "D:/EX_CPU/zlymq/zlymq.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DL zlymq.vhd(18) " "Info (10041): Inferred latch for \"DL\" at zlymq.vhd(18)" {  } { { "zlymq.vhd" "" { Text "D:/EX_CPU/zlymq/zlymq.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NCS zlymq.vhd(18) " "Info (10041): Inferred latch for \"NCS\" at zlymq.vhd(18)" {  } { { "zlymq.vhd" "" { Text "D:/EX_CPU/zlymq/zlymq.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FB zlymq.vhd(18) " "Info (10041): Inferred latch for \"FB\" at zlymq.vhd(18)" {  } { { "zlymq.vhd" "" { Text "D:/EX_CPU/zlymq/zlymq.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M zlymq.vhd(18) " "Info (10041): Inferred latch for \"M\" at zlymq.vhd(18)" {  } { { "zlymq.vhd" "" { Text "D:/EX_CPU/zlymq/zlymq.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NWE zlymq.vhd(18) " "Info (10041): Inferred latch for \"NWE\" at zlymq.vhd(18)" {  } { { "zlymq.vhd" "" { Text "D:/EX_CPU/zlymq/zlymq.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LDPC zlymq.vhd(18) " "Info (10041): Inferred latch for \"LDPC\" at zlymq.vhd(18)" {  } { { "zlymq.vhd" "" { Text "D:/EX_CPU/zlymq/zlymq.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INPC zlymq.vhd(18) " "Info (10041): Inferred latch for \"INPC\" at zlymq.vhd(18)" {  } { { "zlymq.vhd" "" { Text "D:/EX_CPU/zlymq/zlymq.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MADD\[0\] zlymq.vhd(18) " "Info (10041): Inferred latch for \"MADD\[0\]\" at zlymq.vhd(18)" {  } { { "zlymq.vhd" "" { Text "D:/EX_CPU/zlymq/zlymq.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MADD\[1\] zlymq.vhd(18) " "Info (10041): Inferred latch for \"MADD\[1\]\" at zlymq.vhd(18)" {  } { { "zlymq.vhd" "" { Text "D:/EX_CPU/zlymq/zlymq.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "INPC\$latch " "Warning: Latch INPC\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA IN1\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal IN1\[1\]" {  } { { "zlymq.vhd" "" { Text "D:/EX_CPU/zlymq/zlymq.vhd" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "zlymq.vhd" "" { Text "D:/EX_CPU/zlymq/zlymq.vhd" 18 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LDPC\$latch " "Warning: Latch LDPC\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA IN1\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal IN1\[1\]" {  } { { "zlymq.vhd" "" { Text "D:/EX_CPU/zlymq/zlymq.vhd" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "zlymq.vhd" "" { Text "D:/EX_CPU/zlymq/zlymq.vhd" 18 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "FL\$latch " "Warning: Latch FL\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA IN2\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal IN2\[0\]" {  } { { "zlymq.vhd" "" { Text "D:/EX_CPU/zlymq/zlymq.vhd" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "zlymq.vhd" "" { Text "D:/EX_CPU/zlymq/zlymq.vhd" 18 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "FR\$latch " "Warning: Latch FR\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA IN2\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal IN2\[0\]" {  } { { "zlymq.vhd" "" { Text "D:/EX_CPU/zlymq/zlymq.vhd" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "zlymq.vhd" "" { Text "D:/EX_CPU/zlymq/zlymq.vhd" 18 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "DL\$latch " "Warning: Latch DL\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA IN1\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal IN1\[1\]" {  } { { "zlymq.vhd" "" { Text "D:/EX_CPU/zlymq/zlymq.vhd" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "zlymq.vhd" "" { Text "D:/EX_CPU/zlymq/zlymq.vhd" 18 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "XL\$latch " "Warning: Latch XL\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA IN1\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal IN1\[1\]" {  } { { "zlymq.vhd" "" { Text "D:/EX_CPU/zlymq/zlymq.vhd" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "zlymq.vhd" "" { Text "D:/EX_CPU/zlymq/zlymq.vhd" 18 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "56 " "Info: Implemented 56 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Info: Implemented 11 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Info: Implemented 20 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "25 " "Info: Implemented 25 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "297 " "Info: Peak virtual memory: 297 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 02 20:38:16 2018 " "Info: Processing ended: Tue Jan 02 20:38:16 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
