#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000000000b6b7d0 .scope module, "main" "main" 2 7;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "Reset";
v0000000000bd30f0_0 .net "A_O", 31 0, L_0000000000bd72e0;  1 drivers
v0000000000bd37d0_0 .var "Address", 31 0;
v0000000000bd4c70_0 .net "C", 0 0, v0000000000bd3910_0;  1 drivers
v0000000000bd3690_0 .net "C_U_out", 6 0, L_0000000000bd79c0;  1 drivers
v0000000000bd41d0_0 .net "DO", 31 0, v0000000000bc3c60_0;  1 drivers
v0000000000bd5350_0 .net "DO_CU", 31 0, v0000000000bbd800_0;  1 drivers
v0000000000bd3eb0_0 .net "Data_RAM_Out", 31 0, v0000000000bc1d20_0;  1 drivers
v0000000000bd5170_0 .net "EX_ALU_OP", 3 0, v0000000000b23740_0;  1 drivers
v0000000000bd43b0_0 .net "EX_Bit11_0", 31 0, v0000000000b23ec0_0;  1 drivers
v0000000000bd5670_0 .net "EX_Bit15_12", 3 0, v0000000000b252c0_0;  1 drivers
v0000000000bd4950_0 .net "EX_MUX_2X1_OUT", 31 0, L_0000000000b36230;  1 drivers
v0000000000bd4f90_0 .net "EX_RF_Enable", 0 0, v0000000000b240a0_0;  1 drivers
v0000000000bd4270_0 .net "EX_Shift_imm", 0 0, v0000000000b24960_0;  1 drivers
v0000000000bd3370_0 .net "EX_addresing_modes", 7 0, v0000000000b245a0_0;  1 drivers
v0000000000bd3410_0 .net "EX_load_instr", 0 0, v0000000000b25400_0;  1 drivers
v0000000000bd4d10_0 .net "EX_mem_read_write", 0 0, v0000000000b24640_0;  1 drivers
v0000000000bd4e50_0 .net "EX_mem_size", 0 0, v0000000000b24780_0;  1 drivers
v0000000000bd4db0_0 .net "ID_B_instr", 0 0, L_0000000000b37c70;  1 drivers
v0000000000bd4630_0 .net "ID_Bit11_0", 11 0, v0000000000bbd620_0;  1 drivers
v0000000000bd5710_0 .net "ID_Bit15_12", 3 0, v0000000000bbcae0_0;  1 drivers
v0000000000bd3af0_0 .net "ID_Bit19_16", 3 0, v0000000000bbc180_0;  1 drivers
v0000000000bd5850_0 .net "ID_Bit23_0", 23 0, v0000000000bbccc0_0;  1 drivers
v0000000000bd4310_0 .net "ID_Bit31_28", 3 0, v0000000000bbcfe0_0;  1 drivers
v0000000000bd3190_0 .net "ID_Bit3_0", 3 0, v0000000000bbce00_0;  1 drivers
v0000000000bd5030_0 .net "ID_CU", 6 0, L_0000000000b37a40;  1 drivers
o0000000000b6c9f8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000000000bd57b0_0 .net "ID_addresing_modes", 7 0, o0000000000b6c9f8;  0 drivers
v0000000000bd4450_0 .net "ID_mem_read_write", 0 0, L_0000000000b375e0;  1 drivers
o0000000000b6ca58 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000bd3230_0 .net "ID_mem_size", 0 0, o0000000000b6ca58;  0 drivers
o0000000000b6cfc8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000bd34b0_0 .net "IF_ID_Load", 0 0, o0000000000b6cfc8;  0 drivers
v0000000000bd3730_0 .net "IF_ID_load", 0 0, v0000000000bc18c0_0;  1 drivers
v0000000000bd3b90_0 .net "MEM_A_O", 31 0, v0000000000b2bb70_0;  1 drivers
v0000000000bd3c30_0 .net "MEM_Bit15_12", 3 0, v0000000000b2bdf0_0;  1 drivers
v0000000000bd50d0_0 .net "MEM_MUX3", 31 0, v0000000000b29f50_0;  1 drivers
v0000000000bd3d70_0 .net "MEM_RF_Enable", 0 0, v0000000000b2a4f0_0;  1 drivers
o0000000000b6f128 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000bd4770_0 .net "MEM_load", 0 0, o0000000000b6f128;  0 drivers
v0000000000bd3f50_0 .net "MEM_load_instr", 0 0, v0000000000b2a630_0;  1 drivers
v0000000000bd3550_0 .net "MEM_mem_read_write", 0 0, v0000000000b2a770_0;  1 drivers
v0000000000bd3ff0_0 .net "MEM_mem_size", 0 0, v0000000000b2a8b0_0;  1 drivers
v0000000000bd44f0_0 .net "MUX1_signal", 1 0, v0000000000bc0600_0;  1 drivers
v0000000000bd35f0_0 .net "MUX2_signal", 1 0, v0000000000bc1320_0;  1 drivers
v0000000000bd5210_0 .net "MUX3_signal", 1 0, v0000000000bc1780_0;  1 drivers
v0000000000bd48b0_0 .net "MUXControlUnit_signal", 0 0, v0000000000bc1dc0_0;  1 drivers
v0000000000bd52b0_0 .net "M_O", 31 0, L_0000000000b37ab0;  1 drivers
v0000000000bd4090_0 .net "Next_PC", 31 0, v0000000000bbd120_0;  1 drivers
v0000000000bd5a30_0 .net "PA", 31 0, v0000000000bcb500_0;  1 drivers
v0000000000bd5cb0_0 .net "PB", 31 0, v0000000000bc9e80_0;  1 drivers
v0000000000bd5d50_0 .net "PC4", 31 0, L_0000000000bd7e20;  1 drivers
v0000000000bd64d0_0 .net "PCI", 31 0, L_0000000000b37880;  1 drivers
v0000000000bd5fd0_0 .net "PCIN", 31 0, L_0000000000b36770;  1 drivers
v0000000000bd6430_0 .net "PCO", 31 0, L_0000000000b37340;  1 drivers
v0000000000bd6ed0_0 .net "PC_RF_ld", 0 0, v0000000000bc1e60_0;  1 drivers
v0000000000bd6610_0 .net "PCin", 31 0, L_0000000000b37500;  1 drivers
v0000000000bd5df0_0 .net "PD", 31 0, v0000000000bc9480_0;  1 drivers
v0000000000bd6b10_0 .net "PW", 31 0, L_0000000000b362a0;  1 drivers
o0000000000b70bf8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000bd5990_0 .net "RFLd", 0 0, o0000000000b70bf8;  0 drivers
o0000000000b6d118 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000bd6390_0 .net "Reset", 0 0, o0000000000b6d118;  0 drivers
L_0000000000bdb0b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000000000bd69d0_0 .net "S", 0 0, L_0000000000bdb0b8;  1 drivers
o0000000000b71378 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0000000000bd6d90_0 .net "SD", 3 0, o0000000000b71378;  0 drivers
v0000000000bd6e30_0 .net "SEx4_out", 31 0, L_0000000000b37260;  1 drivers
v0000000000bd6570_0 .net "SSE_out", 31 0, v0000000000bd4a90_0;  1 drivers
o0000000000b6e708 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000bd58f0_0 .net "Size", 0 0, o0000000000b6e708;  0 drivers
v0000000000bd6f70_0 .net "TA", 31 0, L_0000000000bd8140;  1 drivers
v0000000000bd66b0_0 .net "WB_A_O", 31 0, v0000000000bbd260_0;  1 drivers
v0000000000bd6a70_0 .net "WB_Bit15_12", 3 0, v0000000000bbd940_0;  1 drivers
o0000000000b70b98 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0000000000bd5ad0_0 .net "WB_Bit15_12_out", 3 0, o0000000000b70b98;  0 drivers
v0000000000bd5e90_0 .net "WB_Data_RAM_Out", 31 0, v0000000000bbd9e0_0;  1 drivers
v0000000000bd6bb0_0 .net "WB_RF_Enable", 0 0, v0000000000bbcf40_0;  1 drivers
v0000000000bd6750_0 .net "WB_load_instr", 0 0, v0000000000bbca40_0;  1 drivers
v0000000000bd6c50_0 .var/2u *"_ivl_14", 31 0; Local signal
v0000000000bd67f0_0 .net "asserted", 0 0, L_0000000000b36690;  1 drivers
v0000000000bd5b70_0 .net "cc_alu_1", 3 0, L_0000000000bd86e0;  1 drivers
v0000000000bd5f30_0 .net "cc_alu_2", 3 0, L_0000000000bd8aa0;  1 drivers
v0000000000bd5c10_0 .net "cc_main_alu_out", 3 0, L_0000000000bd8dc0;  1 drivers
v0000000000bd6cf0_0 .net "cc_out", 3 0, v0000000000bbdd00_0;  1 drivers
v0000000000bd6070_0 .net "choose_ta_r_nop", 0 0, v0000000000b2b710_0;  1 drivers
o0000000000b6c038 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000bd6890_0 .net "clk", 0 0, o0000000000b6c038;  0 drivers
v0000000000bd6110_0 .var/i "code", 31 0;
v0000000000bd61b0_0 .var "data", 31 0;
v0000000000bd6250_0 .var/i "file", 31 0;
v0000000000bd62f0_0 .net "mux_out_1", 31 0, L_0000000000b361c0;  1 drivers
v0000000000bd6930_0 .net "mux_out_1_A", 31 0, v0000000000bbcc20_0;  1 drivers
v0000000000bd8960_0 .net "mux_out_2", 31 0, L_0000000000b377a0;  1 drivers
v0000000000bd83c0_0 .net "mux_out_2_B", 31 0, v0000000000bbc540_0;  1 drivers
v0000000000bd9040_0 .net "mux_out_3", 31 0, L_0000000000b378f0;  1 drivers
v0000000000bd7240_0 .net "mux_out_3_C", 31 0, v0000000000bbc220_0;  1 drivers
E_0000000000b40c30/0 .event edge, v0000000000bbccc0_0, v0000000000bbd120_0, v0000000000bbc180_0, v0000000000bbce00_0;
E_0000000000b40c30/1 .event edge, v0000000000b2b8f0_0, v0000000000b25540_0, v0000000000b2b710_0, v0000000000bbd580_0;
E_0000000000b40c30/2 .event edge, v0000000000b2a1d0_0, v0000000000bbc900_0, v0000000000bbdc60_0;
E_0000000000b40c30 .event/or E_0000000000b40c30/0, E_0000000000b40c30/1, E_0000000000b40c30/2;
E_0000000000b410b0 .event edge, v0000000000bbc5e0_0, v0000000000bbc900_0, v0000000000bbd080_0;
E_0000000000b42af0 .event edge, v0000000000bbc5e0_0, v0000000000bbdc60_0;
E_0000000000b42cf0 .event edge, v0000000000bbc900_0, v0000000000bbe9b0_0, v0000000000b2b710_0, v0000000000bc1a00_0;
S_0000000000a0cd90 .scope module, "Cond_Is_Asserted" "Cond_Is_Asserted" 2 446, 2 819 0, S_0000000000b6b7d0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "cc_in";
    .port_info 1 /INPUT 4 "instr_condition";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /OUTPUT 1 "asserted";
L_0000000000b36690 .functor BUFZ 1, v0000000000b2a090_0, C4<0>, C4<0>, C4<0>;
v0000000000b2bad0_0 .net "asserted", 0 0, L_0000000000b36690;  alias, 1 drivers
v0000000000b2a090_0 .var "assrt", 0 0;
v0000000000b2adb0_0 .var/i "c", 31 0;
v0000000000b2b2b0_0 .net "cc_in", 3 0, v0000000000bbdd00_0;  alias, 1 drivers
v0000000000b2a1d0_0 .net "clk", 0 0, o0000000000b6c038;  alias, 0 drivers
v0000000000b2b8f0_0 .net "instr_condition", 3 0, v0000000000bbcfe0_0;  alias, 1 drivers
v0000000000b2b3f0_0 .var/i "n", 31 0;
v0000000000b2b670_0 .var/i "v", 31 0;
v0000000000b2bd50_0 .var/i "z", 31 0;
E_0000000000b42d30 .event posedge, v0000000000b2a1d0_0;
S_0000000000a0cf20 .scope module, "Condition_Handler" "Condition_Handler" 2 458, 2 976 0, S_0000000000b6b7d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "asserted";
    .port_info 1 /INPUT 1 "b_instr";
    .port_info 2 /OUTPUT 1 "choose_ta_r_nop";
v0000000000b2ac70_0 .net "asserted", 0 0, L_0000000000b36690;  alias, 1 drivers
v0000000000b2b5d0_0 .net "b_instr", 0 0, L_0000000000b37c70;  alias, 1 drivers
v0000000000b2b710_0 .var "choose_ta_r_nop", 0 0;
E_0000000000b42870 .event edge, v0000000000b2bad0_0, v0000000000b2b5d0_0;
S_0000000000a0d0b0 .scope module, "EX_mem_pipeline_register" "EX_MEM_pipeline_register" 2 472, 2 1093 0, S_0000000000b6b7d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mux_out_3_C";
    .port_info 1 /INPUT 32 "A_O";
    .port_info 2 /INPUT 4 "EX_Bit15_12";
    .port_info 3 /INPUT 4 "cc_main_alu_out";
    .port_info 4 /INPUT 1 "EX_load_instr";
    .port_info 5 /INPUT 1 "EX_RF_instr";
    .port_info 6 /INPUT 1 "EX_mem_read_write";
    .port_info 7 /INPUT 1 "EX_mem_size";
    .port_info 8 /INPUT 1 "clk";
    .port_info 9 /OUTPUT 32 "MEM_A_O";
    .port_info 10 /OUTPUT 32 "MEM_MUX3";
    .port_info 11 /OUTPUT 4 "MEM_Bit15_12";
    .port_info 12 /OUTPUT 1 "MEM_load_instr";
    .port_info 13 /OUTPUT 1 "MEM_RF_Enable";
    .port_info 14 /OUTPUT 1 "MEM_mem_read_write";
    .port_info 15 /OUTPUT 1 "MEM_mem_size";
v0000000000b2a950_0 .net "A_O", 31 0, L_0000000000bd72e0;  alias, 1 drivers
v0000000000b2ad10_0 .net "EX_Bit15_12", 3 0, v0000000000b252c0_0;  alias, 1 drivers
v0000000000b2aa90_0 .net "EX_RF_instr", 0 0, v0000000000b240a0_0;  alias, 1 drivers
v0000000000b2a9f0_0 .net "EX_load_instr", 0 0, v0000000000b25400_0;  alias, 1 drivers
v0000000000b2b990_0 .net "EX_mem_read_write", 0 0, v0000000000b24640_0;  alias, 1 drivers
v0000000000b2ba30_0 .net "EX_mem_size", 0 0, v0000000000b24780_0;  alias, 1 drivers
v0000000000b2bb70_0 .var "MEM_A_O", 31 0;
v0000000000b2bdf0_0 .var "MEM_Bit15_12", 3 0;
v0000000000b29f50_0 .var "MEM_MUX3", 31 0;
v0000000000b2a4f0_0 .var "MEM_RF_Enable", 0 0;
v0000000000b2a630_0 .var "MEM_load_instr", 0 0;
v0000000000b2a770_0 .var "MEM_mem_read_write", 0 0;
v0000000000b2a8b0_0 .var "MEM_mem_size", 0 0;
v0000000000b243c0_0 .net "cc_main_alu_out", 3 0, L_0000000000bd8dc0;  alias, 1 drivers
v0000000000b24000_0 .net "clk", 0 0, o0000000000b6c038;  alias, 0 drivers
v0000000000b23e20_0 .net "mux_out_3_C", 31 0, v0000000000bbc220_0;  alias, 1 drivers
S_0000000000a0f680 .scope module, "ID_EX_pipeline_register" "ID_EX_pipeline_register" 2 354, 2 1051 0, S_0000000000b6b7d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "mux_out_1_A";
    .port_info 1 /OUTPUT 32 "mux_out_2_B";
    .port_info 2 /OUTPUT 32 "mux_out_3_C";
    .port_info 3 /OUTPUT 4 "EX_Bit15_12";
    .port_info 4 /OUTPUT 1 "EX_Shift_imm";
    .port_info 5 /OUTPUT 4 "EX_ALU_OP";
    .port_info 6 /OUTPUT 1 "EX_load_instr";
    .port_info 7 /OUTPUT 1 "EX_RF_instr";
    .port_info 8 /OUTPUT 32 "EX_Bit11_0";
    .port_info 9 /OUTPUT 8 "EX_addresing_modes";
    .port_info 10 /OUTPUT 1 "EX_mem_size";
    .port_info 11 /OUTPUT 1 "EX_mem_read_write";
    .port_info 12 /INPUT 32 "mux_out_1";
    .port_info 13 /INPUT 32 "mux_out_2";
    .port_info 14 /INPUT 32 "mux_out_3";
    .port_info 15 /INPUT 4 "ID_Bit15_12";
    .port_info 16 /INPUT 7 "ID_CU";
    .port_info 17 /INPUT 12 "ID_Bit11_0";
    .port_info 18 /INPUT 8 "ID_addresing_modes";
    .port_info 19 /INPUT 1 "ID_mem_size";
    .port_info 20 /INPUT 1 "ID_mem_read_write";
    .port_info 21 /INPUT 1 "clk";
v0000000000b23740_0 .var "EX_ALU_OP", 3 0;
v0000000000b23ec0_0 .var "EX_Bit11_0", 31 0;
v0000000000b252c0_0 .var "EX_Bit15_12", 3 0;
v0000000000b240a0_0 .var "EX_RF_instr", 0 0;
v0000000000b24960_0 .var "EX_Shift_imm", 0 0;
v0000000000b245a0_0 .var "EX_addresing_modes", 7 0;
v0000000000b25400_0 .var "EX_load_instr", 0 0;
v0000000000b24640_0 .var "EX_mem_read_write", 0 0;
v0000000000b24780_0 .var "EX_mem_size", 0 0;
v0000000000b24aa0_0 .net "ID_Bit11_0", 11 0, v0000000000bbd620_0;  alias, 1 drivers
v0000000000b25540_0 .net "ID_Bit15_12", 3 0, v0000000000bbcae0_0;  alias, 1 drivers
v0000000000b24f00_0 .net "ID_CU", 6 0, L_0000000000bd79c0;  alias, 1 drivers
v0000000000a77250_0 .net "ID_addresing_modes", 7 0, o0000000000b6c9f8;  alias, 0 drivers
v0000000000a77390_0 .net "ID_mem_read_write", 0 0, L_0000000000b375e0;  alias, 1 drivers
v0000000000b0a510_0 .net "ID_mem_size", 0 0, o0000000000b6ca58;  alias, 0 drivers
v0000000000bbcd60_0 .net "clk", 0 0, o0000000000b6c038;  alias, 0 drivers
v0000000000bbd440_0 .net "mux_out_1", 31 0, L_0000000000b361c0;  alias, 1 drivers
v0000000000bbcc20_0 .var "mux_out_1_A", 31 0;
v0000000000bbd4e0_0 .net "mux_out_2", 31 0, L_0000000000b377a0;  alias, 1 drivers
v0000000000bbc540_0 .var "mux_out_2_B", 31 0;
v0000000000bbd1c0_0 .net "mux_out_3", 31 0, L_0000000000b378f0;  alias, 1 drivers
v0000000000bbc220_0 .var "mux_out_3_C", 31 0;
S_0000000000a0f980 .scope module, "IF_ID_pipeline_register" "IF_ID_pipeline_register" 2 161, 2 989 0, S_0000000000b6b7d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 24 "ID_Bit23_0";
    .port_info 1 /OUTPUT 32 "ID_Next_PC";
    .port_info 2 /OUTPUT 4 "ID_Bit19_16";
    .port_info 3 /OUTPUT 4 "ID_Bit3_0";
    .port_info 4 /OUTPUT 4 "ID_Bit31_28";
    .port_info 5 /OUTPUT 12 "ID_Bit11_0";
    .port_info 6 /OUTPUT 4 "ID_Bit15_12";
    .port_info 7 /OUTPUT 32 "ID_Bit31_0";
    .port_info 8 /INPUT 1 "nop";
    .port_info 9 /INPUT 1 "Hazard_Unit_Ld";
    .port_info 10 /INPUT 1 "clk";
    .port_info 11 /INPUT 1 "Reset";
    .port_info 12 /INPUT 32 "PC4";
    .port_info 13 /INPUT 32 "DataOut";
v0000000000bbdc60_0 .net "DataOut", 31 0, v0000000000bc3c60_0;  alias, 1 drivers
v0000000000bbd580_0 .net "Hazard_Unit_Ld", 0 0, o0000000000b6cfc8;  alias, 0 drivers
v0000000000bbd620_0 .var "ID_Bit11_0", 11 0;
v0000000000bbcae0_0 .var "ID_Bit15_12", 3 0;
v0000000000bbc180_0 .var "ID_Bit19_16", 3 0;
v0000000000bbccc0_0 .var "ID_Bit23_0", 23 0;
v0000000000bbd800_0 .var "ID_Bit31_0", 31 0;
v0000000000bbcfe0_0 .var "ID_Bit31_28", 3 0;
v0000000000bbce00_0 .var "ID_Bit3_0", 3 0;
v0000000000bbd120_0 .var "ID_Next_PC", 31 0;
v0000000000bbc900_0 .net "PC4", 31 0, L_0000000000bd7e20;  alias, 1 drivers
v0000000000bbd8a0_0 .net "Reset", 0 0, o0000000000b6d118;  alias, 0 drivers
v0000000000bbd760_0 .net "clk", 0 0, o0000000000b6c038;  alias, 0 drivers
v0000000000bbcea0_0 .net "nop", 0 0, v0000000000b2b710_0;  alias, 1 drivers
S_0000000000a072c0 .scope module, "MEM_WB_pipeline_register" "MEM_WB_pipeline_register" 2 527, 2 1117 0, S_0000000000b6b7d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "alu_out";
    .port_info 1 /INPUT 32 "data_r_out";
    .port_info 2 /INPUT 4 "bit15_12";
    .port_info 3 /INPUT 1 "MEM_load_instr";
    .port_info 4 /INPUT 1 "MEM_RF_Enable";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /OUTPUT 32 "wb_alu_out";
    .port_info 7 /OUTPUT 32 "wb_data_r_out";
    .port_info 8 /OUTPUT 4 "wb_bit15_12";
    .port_info 9 /OUTPUT 1 "WB_load_instr";
    .port_info 10 /OUTPUT 1 "WB_RF_Enable";
v0000000000bbc9a0_0 .net "MEM_RF_Enable", 0 0, v0000000000b2a4f0_0;  alias, 1 drivers
v0000000000bbd6c0_0 .net "MEM_load_instr", 0 0, v0000000000b2a630_0;  alias, 1 drivers
v0000000000bbcf40_0 .var "WB_RF_Enable", 0 0;
v0000000000bbca40_0 .var "WB_load_instr", 0 0;
v0000000000bbd300_0 .net "alu_out", 31 0, v0000000000b2bb70_0;  alias, 1 drivers
v0000000000bbd3a0_0 .net "bit15_12", 3 0, v0000000000b2bdf0_0;  alias, 1 drivers
v0000000000bbc0e0_0 .net "clk", 0 0, o0000000000b6c038;  alias, 0 drivers
v0000000000bbdb20_0 .net "data_r_out", 31 0, v0000000000bc1d20_0;  alias, 1 drivers
v0000000000bbd260_0 .var "wb_alu_out", 31 0;
v0000000000bbd940_0 .var "wb_bit15_12", 3 0;
v0000000000bbd9e0_0 .var "wb_data_r_out", 31 0;
S_0000000000a07450 .scope module, "Status_register" "Status_register" 2 186, 2 777 0, S_0000000000b6b7d0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "cc_in";
    .port_info 1 /INPUT 1 "S";
    .port_info 2 /OUTPUT 4 "cc_out";
    .port_info 3 /INPUT 1 "clk";
v0000000000bbda80_0 .net "S", 0 0, L_0000000000bdb0b8;  alias, 1 drivers
v0000000000bbdbc0_0 .net "cc_in", 3 0, L_0000000000bd8dc0;  alias, 1 drivers
v0000000000bbdd00_0 .var "cc_out", 3 0;
v0000000000bbdda0_0 .net "clk", 0 0, o0000000000b6c038;  alias, 0 drivers
S_0000000000a075e0 .scope module, "alu_1" "alu" 2 141, 3 4 0, S_0000000000b6b7d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "OPS";
    .port_info 3 /INPUT 1 "Cin";
    .port_info 4 /OUTPUT 32 "S";
    .port_info 5 /OUTPUT 4 "Alu_Out";
v0000000000bbc5e0_0 .net "A", 31 0, L_0000000000b37340;  alias, 1 drivers
v0000000000bbd080_0 .net "Alu_Out", 3 0, L_0000000000bd86e0;  alias, 1 drivers
L_0000000000bdb148 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000000000bbde40_0 .net "B", 31 0, L_0000000000bdb148;  1 drivers
L_0000000000bdb1d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000000bbdee0_0 .net "Cin", 0 0, L_0000000000bdb1d8;  1 drivers
L_0000000000bdb190 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0000000000bbc040_0 .net "OPS", 3 0, L_0000000000bdb190;  1 drivers
v0000000000bbc2c0_0 .var "OPS_result", 32 0;
v0000000000bbc360_0 .net "S", 31 0, L_0000000000bd7e20;  alias, 1 drivers
v0000000000bbc400_0 .net *"_ivl_11", 0 0, L_0000000000bd77e0;  1 drivers
v0000000000bbcb80_0 .net *"_ivl_16", 0 0, L_0000000000bd9540;  1 drivers
v0000000000bbc4a0_0 .net *"_ivl_3", 0 0, L_0000000000bd7b00;  1 drivers
v0000000000bbc680_0 .net *"_ivl_7", 0 0, L_0000000000bd8a00;  1 drivers
v0000000000bbc720_0 .var/i "ol", 31 0;
v0000000000bbc7c0_0 .var/i "tc", 31 0;
v0000000000bbc860_0 .var/i "tn", 31 0;
v0000000000bbe4b0_0 .var/i "tv", 31 0;
v0000000000bbf4f0_0 .var/i "tz", 31 0;
E_0000000000b42970/0 .event edge, v0000000000bbc040_0, v0000000000bbc5e0_0, v0000000000bbde40_0, v0000000000bbdee0_0;
E_0000000000b42970/1 .event edge, v0000000000bbc2c0_0, v0000000000bbc720_0;
E_0000000000b42970 .event/or E_0000000000b42970/0, E_0000000000b42970/1;
L_0000000000bd7b00 .part v0000000000bbc860_0, 0, 1;
L_0000000000bd8a00 .part v0000000000bbf4f0_0, 0, 1;
L_0000000000bd77e0 .part v0000000000bbc7c0_0, 0, 1;
L_0000000000bd86e0 .concat8 [ 1 1 1 1], L_0000000000bd9540, L_0000000000bd77e0, L_0000000000bd8a00, L_0000000000bd7b00;
L_0000000000bd9540 .part v0000000000bbe4b0_0, 0, 1;
L_0000000000bd7e20 .part v0000000000bbc2c0_0, 0, 32;
S_0000000000a462e0 .scope module, "alu_2" "alu" 2 211, 3 4 0, S_0000000000b6b7d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "OPS";
    .port_info 3 /INPUT 1 "Cin";
    .port_info 4 /OUTPUT 32 "S";
    .port_info 5 /OUTPUT 4 "Alu_Out";
v0000000000bbeeb0_0 .net "A", 31 0, L_0000000000b37260;  alias, 1 drivers
v0000000000bbe870_0 .net "Alu_Out", 3 0, L_0000000000bd8aa0;  alias, 1 drivers
v0000000000bbfd10_0 .net "B", 31 0, v0000000000bbd120_0;  alias, 1 drivers
L_0000000000bdb268 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000000bbf6d0_0 .net "Cin", 0 0, L_0000000000bdb268;  1 drivers
L_0000000000bdb220 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0000000000bbea50_0 .net "OPS", 3 0, L_0000000000bdb220;  1 drivers
v0000000000bbfbd0_0 .var "OPS_result", 32 0;
v0000000000bbe9b0_0 .net "S", 31 0, L_0000000000bd8140;  alias, 1 drivers
v0000000000bbf8b0_0 .net *"_ivl_11", 0 0, L_0000000000bd8e60;  1 drivers
v0000000000bbfef0_0 .net *"_ivl_16", 0 0, L_0000000000bd8b40;  1 drivers
v0000000000bbe190_0 .net *"_ivl_3", 0 0, L_0000000000bd76a0;  1 drivers
v0000000000bbf770_0 .net *"_ivl_7", 0 0, L_0000000000bd8820;  1 drivers
v0000000000bbfa90_0 .var/i "ol", 31 0;
v0000000000bbeb90_0 .var/i "tc", 31 0;
v0000000000bbf090_0 .var/i "tn", 31 0;
v0000000000bbe370_0 .var/i "tv", 31 0;
v0000000000bbec30_0 .var/i "tz", 31 0;
E_0000000000b42df0/0 .event edge, v0000000000bbea50_0, v0000000000bbeeb0_0, v0000000000bbd120_0, v0000000000bbf6d0_0;
E_0000000000b42df0/1 .event edge, v0000000000bbfbd0_0, v0000000000bbfa90_0;
E_0000000000b42df0 .event/or E_0000000000b42df0/0, E_0000000000b42df0/1;
L_0000000000bd76a0 .part v0000000000bbf090_0, 0, 1;
L_0000000000bd8820 .part v0000000000bbec30_0, 0, 1;
L_0000000000bd8e60 .part v0000000000bbeb90_0, 0, 1;
L_0000000000bd8aa0 .concat8 [ 1 1 1 1], L_0000000000bd8b40, L_0000000000bd8e60, L_0000000000bd8820, L_0000000000bd76a0;
L_0000000000bd8b40 .part v0000000000bbe370_0, 0, 1;
L_0000000000bd8140 .part v0000000000bbfbd0_0, 0, 32;
S_0000000000a46470 .scope module, "alu_main" "alu" 2 401, 3 4 0, S_0000000000b6b7d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "OPS";
    .port_info 3 /INPUT 1 "Cin";
    .port_info 4 /OUTPUT 32 "S";
    .port_info 5 /OUTPUT 4 "Alu_Out";
v0000000000bbe690_0 .net "A", 31 0, v0000000000bbcc20_0;  alias, 1 drivers
v0000000000bbef50_0 .net "Alu_Out", 3 0, L_0000000000bd8dc0;  alias, 1 drivers
v0000000000bbe0f0_0 .net "B", 31 0, L_0000000000b36230;  alias, 1 drivers
v0000000000bbe910_0 .net "Cin", 0 0, v0000000000bd3910_0;  alias, 1 drivers
v0000000000bbf810_0 .net "OPS", 3 0, v0000000000b23740_0;  alias, 1 drivers
v0000000000bbf1d0_0 .var "OPS_result", 32 0;
v0000000000bbf130_0 .net "S", 31 0, L_0000000000bd72e0;  alias, 1 drivers
v0000000000bbf450_0 .net *"_ivl_11", 0 0, L_0000000000bd7600;  1 drivers
v0000000000bbe410_0 .net *"_ivl_16", 0 0, L_0000000000bd8fa0;  1 drivers
v0000000000bbeff0_0 .net *"_ivl_3", 0 0, L_0000000000bd81e0;  1 drivers
v0000000000bbe050_0 .net *"_ivl_7", 0 0, L_0000000000bd85a0;  1 drivers
v0000000000bbe730_0 .var/i "ol", 31 0;
v0000000000bbed70_0 .var/i "tc", 31 0;
v0000000000bbecd0_0 .var/i "tn", 31 0;
v0000000000bbf270_0 .var/i "tv", 31 0;
v0000000000bbee10_0 .var/i "tz", 31 0;
E_0000000000b42e30/0 .event edge, v0000000000b23740_0, v0000000000bbcc20_0, v0000000000bbe0f0_0, v0000000000bbe910_0;
E_0000000000b42e30/1 .event edge, v0000000000bbf1d0_0, v0000000000bbe730_0;
E_0000000000b42e30 .event/or E_0000000000b42e30/0, E_0000000000b42e30/1;
L_0000000000bd81e0 .part v0000000000bbecd0_0, 0, 1;
L_0000000000bd85a0 .part v0000000000bbee10_0, 0, 1;
L_0000000000bd7600 .part v0000000000bbed70_0, 0, 1;
L_0000000000bd8dc0 .concat8 [ 1 1 1 1], L_0000000000bd8fa0, L_0000000000bd7600, L_0000000000bd85a0, L_0000000000bd81e0;
L_0000000000bd8fa0 .part v0000000000bbf270_0, 0, 1;
L_0000000000bd72e0 .part v0000000000bbf1d0_0, 0, 32;
S_0000000000a46600 .scope module, "control_unit1" "control_unit" 2 313, 2 625 0, S_0000000000b6b7d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "ID_B_instr";
    .port_info 1 /OUTPUT 1 "MemReadWrite";
    .port_info 2 /OUTPUT 7 "C_U_out";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "Reset";
    .port_info 5 /INPUT 32 "A";
L_0000000000b37c70 .functor BUFZ 1, v0000000000bbfb30_0, C4<0>, C4<0>, C4<0>;
L_0000000000b375e0 .functor BUFZ 1, v0000000000bbe2d0_0, C4<0>, C4<0>, C4<0>;
v0000000000bbe550_0 .net "A", 31 0, v0000000000bbd800_0;  alias, 1 drivers
v0000000000bbfdb0_0 .net "C_U_out", 6 0, L_0000000000bd79c0;  alias, 1 drivers
v0000000000bbe5f0_0 .net "ID_B_instr", 0 0, L_0000000000b37c70;  alias, 1 drivers
v0000000000bbe7d0_0 .net "MemReadWrite", 0 0, L_0000000000b375e0;  alias, 1 drivers
v0000000000bbeaf0_0 .net "Reset", 0 0, o0000000000b6d118;  alias, 0 drivers
v0000000000bbf310_0 .net *"_ivl_11", 0 0, v0000000000bbe230_0;  1 drivers
v0000000000bbf3b0_0 .net *"_ivl_18", 3 0, v0000000000bbf630_0;  1 drivers
v0000000000bbf590_0 .net *"_ivl_3", 0 0, v0000000000bc06a0_0;  1 drivers
v0000000000bbf950_0 .net *"_ivl_7", 0 0, v0000000000bc09c0_0;  1 drivers
v0000000000bbf630_0 .var "alu_op", 3 0;
v0000000000bbf9f0_0 .var "b_bl", 0 0;
v0000000000bbfb30_0 .var "b_instr", 0 0;
v0000000000bbfc70_0 .net "clk", 0 0, o0000000000b6c038;  alias, 0 drivers
v0000000000bbfe50_0 .var "instr", 2 0;
v0000000000bbe230_0 .var "l_instr", 0 0;
v0000000000bbe2d0_0 .var "m_rw", 0 0;
v0000000000bc0920_0 .var "r_sr_off", 0 0;
v0000000000bc09c0_0 .var "rf_instr", 0 0;
v0000000000bc06a0_0 .var "s_imm", 0 0;
v0000000000bc13c0_0 .var "u", 0 0;
E_0000000000b43470/0 .event edge, v0000000000bbd8a0_0, v0000000000bbd800_0, v0000000000bbfe50_0, v0000000000bbe230_0;
E_0000000000b43470/1 .event edge, v0000000000bc13c0_0, v0000000000bbf9f0_0;
E_0000000000b43470 .event/or E_0000000000b43470/0, E_0000000000b43470/1;
L_0000000000bd79c0 .concat8 [ 1 1 4 1], v0000000000bc09c0_0, v0000000000bbe230_0, v0000000000bbf630_0, v0000000000bc06a0_0;
S_0000000000a65200 .scope module, "data_ram" "data_ram256x8" 2 499, 2 1169 0, S_0000000000b6b7d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "DataOut";
    .port_info 1 /INPUT 1 "ReadWrite";
    .port_info 2 /INPUT 32 "Address";
    .port_info 3 /INPUT 32 "DataIn";
    .port_info 4 /INPUT 1 "Size";
v0000000000bc0380_0 .net "Address", 31 0, v0000000000b2bb70_0;  alias, 1 drivers
v0000000000bc0420_0 .net "DataIn", 31 0, v0000000000b29f50_0;  alias, 1 drivers
v0000000000bc1d20_0 .var "DataOut", 31 0;
v0000000000bc1280 .array "Mem", 255 0, 7 0;
v0000000000bc1460_0 .net "ReadWrite", 0 0, v0000000000b2a770_0;  alias, 1 drivers
v0000000000bc04c0_0 .net "Size", 0 0, o0000000000b6e708;  alias, 0 drivers
E_0000000000b433b0/0 .event edge, v0000000000bc04c0_0, v0000000000b29f50_0, v0000000000b2bb70_0, v0000000000b2a770_0;
E_0000000000b433b0/1 .event edge, v0000000000bbdb20_0;
E_0000000000b433b0 .event/or E_0000000000b433b0/0, E_0000000000b433b0/1;
S_0000000000a65390 .scope module, "h_u" "hazard_unit" 2 570, 2 1310 0, S_0000000000b6b7d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 2 "MUX1_signal";
    .port_info 1 /OUTPUT 2 "MUX2_signal";
    .port_info 2 /OUTPUT 2 "MUX3_signal";
    .port_info 3 /OUTPUT 1 "MUXControlUnit_signal";
    .port_info 4 /OUTPUT 1 "IF_ID_load";
    .port_info 5 /OUTPUT 1 "PC_RF_load";
    .port_info 6 /INPUT 1 "EX_load_instr";
    .port_info 7 /INPUT 1 "EX_RF_Enable";
    .port_info 8 /INPUT 1 "MEM_RF_Enable";
    .port_info 9 /INPUT 1 "WB_RF_Enable";
    .port_info 10 /INPUT 1 "clk";
    .port_info 11 /INPUT 4 "EX_Bit15_12";
    .port_info 12 /INPUT 4 "MEM_Bit15_12";
    .port_info 13 /INPUT 4 "WB_Bit15_12";
    .port_info 14 /INPUT 4 "ID_Bit3_0";
    .port_info 15 /INPUT 4 "ID_Bit19_16";
v0000000000bc0560_0 .net "EX_Bit15_12", 3 0, v0000000000b252c0_0;  alias, 1 drivers
v0000000000bc0100_0 .net "EX_RF_Enable", 0 0, v0000000000b240a0_0;  alias, 1 drivers
v0000000000bc10a0_0 .net "EX_load_instr", 0 0, v0000000000b25400_0;  alias, 1 drivers
v0000000000bc1500_0 .net "ID_Bit19_16", 3 0, v0000000000bbc180_0;  alias, 1 drivers
v0000000000bc1820_0 .net "ID_Bit3_0", 3 0, v0000000000bbce00_0;  alias, 1 drivers
v0000000000bc18c0_0 .var "IF_ID_load", 0 0;
v0000000000bc1000_0 .net "MEM_Bit15_12", 3 0, v0000000000b2bdf0_0;  alias, 1 drivers
v0000000000bc0240_0 .net "MEM_RF_Enable", 0 0, v0000000000b2a4f0_0;  alias, 1 drivers
v0000000000bc0600_0 .var "MUX1_signal", 1 0;
v0000000000bc1320_0 .var "MUX2_signal", 1 0;
v0000000000bc1780_0 .var "MUX3_signal", 1 0;
v0000000000bc1dc0_0 .var "MUXControlUnit_signal", 0 0;
v0000000000bc1e60_0 .var "PC_RF_load", 0 0;
v0000000000bc15a0_0 .net "WB_Bit15_12", 3 0, v0000000000bbd940_0;  alias, 1 drivers
v0000000000bc1aa0_0 .net "WB_RF_Enable", 0 0, v0000000000bbcf40_0;  alias, 1 drivers
v0000000000bc1140_0 .net "clk", 0 0, o0000000000b6c038;  alias, 0 drivers
E_0000000000b42fb0/0 .event edge, v0000000000b2a9f0_0, v0000000000bbc180_0, v0000000000b2ad10_0, v0000000000bbce00_0;
E_0000000000b42fb0/1 .event edge, v0000000000b2aa90_0, v0000000000b2a4f0_0, v0000000000b2bdf0_0, v0000000000bbcf40_0;
E_0000000000b42fb0/2 .event edge, v0000000000bbd940_0;
E_0000000000b42fb0 .event/or E_0000000000b42fb0/0, E_0000000000b42fb0/1, E_0000000000b42fb0/2;
S_0000000000a65520 .scope module, "mux_2x1_ID" "mux_2x1_ID" 2 327, 2 1234 0, S_0000000000b6b7d0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "C_U";
    .port_info 1 /INPUT 1 "HF_U";
    .port_info 2 /OUTPUT 7 "MUX_Out";
L_0000000000b37a40 .functor BUFZ 7, v0000000000bc16e0_0, C4<0000000>, C4<0000000>, C4<0000000>;
v0000000000bc1640_0 .net "C_U", 6 0, L_0000000000bd79c0;  alias, 1 drivers
v0000000000bc0740_0 .net "HF_U", 0 0, v0000000000bc1dc0_0;  alias, 1 drivers
v0000000000bc1f00_0 .net "MUX_Out", 6 0, L_0000000000b37a40;  alias, 1 drivers
v0000000000bc16e0_0 .var "salida", 6 0;
E_0000000000b428f0 .event edge, v0000000000bc1dc0_0, v0000000000b24f00_0;
S_00000000009ffda0 .scope module, "mux_2x1_PCin" "mux_2x1_Stages" 2 116, 2 1257 0, S_0000000000b6b7d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000b36770 .functor BUFZ 32, v0000000000bc1b40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000bc1a00_0 .net "A", 31 0, L_0000000000b37880;  alias, 1 drivers
L_0000000000bdb100 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000000bc0a60_0 .net "B", 31 0, L_0000000000bdb100;  1 drivers
v0000000000bc1960_0 .net "MUX_Out", 31 0, L_0000000000b36770;  alias, 1 drivers
v0000000000bc1b40_0 .var "salida", 31 0;
v0000000000bc0ba0_0 .net "sig", 0 0, o0000000000b6d118;  alias, 0 drivers
E_0000000000b42eb0 .event edge, v0000000000bbd8a0_0, v0000000000bc1a00_0, v0000000000bc0a60_0;
S_00000000009fff30 .scope module, "mux_2x1_stages_1" "mux_2x1_Stages" 2 114, 2 1257 0, S_0000000000b6b7d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000b37880 .functor BUFZ 32, v0000000000bc0060_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000bc1be0_0 .net "A", 31 0, L_0000000000bd7e20;  alias, 1 drivers
v0000000000bc1c80_0 .net "B", 31 0, L_0000000000bd8140;  alias, 1 drivers
v0000000000bc0d80_0 .net "MUX_Out", 31 0, L_0000000000b37880;  alias, 1 drivers
v0000000000bc0060_0 .var "salida", 31 0;
v0000000000bc11e0_0 .net "sig", 0 0, v0000000000b2b710_0;  alias, 1 drivers
E_0000000000b43530 .event edge, v0000000000b2b710_0, v0000000000bbc900_0, v0000000000bbe9b0_0;
S_0000000000bc2200 .scope module, "mux_2x1_stages_2" "mux_2x1_Stages" 2 431, 2 1257 0, S_0000000000b6b7d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000b36230 .functor BUFZ 32, v0000000000bc0e20_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000bc01a0_0 .net "A", 31 0, v0000000000bbc540_0;  alias, 1 drivers
v0000000000bc02e0_0 .net "B", 31 0, v0000000000bd4a90_0;  alias, 1 drivers
v0000000000bc07e0_0 .net "MUX_Out", 31 0, L_0000000000b36230;  alias, 1 drivers
v0000000000bc0e20_0 .var "salida", 31 0;
v0000000000bc0880_0 .net "sig", 0 0, v0000000000b24960_0;  alias, 1 drivers
E_0000000000b42ff0 .event edge, v0000000000b24960_0, v0000000000bbc540_0, v0000000000bc02e0_0;
S_0000000000bc2e80 .scope module, "mux_2x1_stages_3" "mux_2x1_Stages" 2 513, 2 1257 0, S_0000000000b6b7d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000b37ab0 .functor BUFZ 32, v0000000000bc0ce0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000bc0b00_0 .net "A", 31 0, v0000000000bc1d20_0;  alias, 1 drivers
v0000000000bc0c40_0 .net "B", 31 0, v0000000000b2bb70_0;  alias, 1 drivers
v0000000000bc0ec0_0 .net "MUX_Out", 31 0, L_0000000000b37ab0;  alias, 1 drivers
v0000000000bc0ce0_0 .var "salida", 31 0;
v0000000000bc0f60_0 .net "sig", 0 0, o0000000000b6f128;  alias, 0 drivers
E_0000000000b431b0 .event edge, v0000000000bc0f60_0, v0000000000bbdb20_0, v0000000000b2bb70_0;
S_0000000000bc2b60 .scope module, "mux_2x1_stages_4" "mux_2x1_Stages" 2 550, 2 1257 0, S_0000000000b6b7d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000b362a0 .functor BUFZ 32, v0000000000bc4480_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000bc4d40_0 .net "A", 31 0, v0000000000bbd9e0_0;  alias, 1 drivers
v0000000000bc4660_0 .net "B", 31 0, v0000000000bbd260_0;  alias, 1 drivers
v0000000000bc3bc0_0 .net "MUX_Out", 31 0, L_0000000000b362a0;  alias, 1 drivers
v0000000000bc4480_0 .var "salida", 31 0;
v0000000000bc48e0_0 .net "sig", 0 0, v0000000000bbca40_0;  alias, 1 drivers
E_0000000000b432f0 .event edge, v0000000000bbca40_0, v0000000000bbd9e0_0, v0000000000bbd260_0;
S_0000000000bc2520 .scope module, "mux_2x1_stages_5" "mux_2x1_Stages" 2 224, 2 1257 0, S_0000000000b6b7d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000b37500 .functor BUFZ 32, v0000000000bc43e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000bc4980_0 .net "A", 31 0, L_0000000000bd7e20;  alias, 1 drivers
v0000000000bc3da0_0 .net "B", 31 0, L_0000000000bd8140;  alias, 1 drivers
v0000000000bc4340_0 .net "MUX_Out", 31 0, L_0000000000b37500;  alias, 1 drivers
v0000000000bc43e0_0 .var "salida", 31 0;
v0000000000bc3800_0 .net "sig", 0 0, v0000000000b2b710_0;  alias, 1 drivers
S_0000000000bc2390 .scope module, "mux_4x2_ID_1" "mux_4x2_ID" 2 267, 2 1209 0, S_0000000000b6b7d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A_O";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 32 "M_O";
    .port_info 3 /INPUT 32 "X";
    .port_info 4 /INPUT 2 "HF_U";
    .port_info 5 /OUTPUT 32 "MUX_Out";
L_0000000000b361c0 .functor BUFZ 32, v0000000000bc3580_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000bc3940_0 .net "A_O", 31 0, L_0000000000bd72e0;  alias, 1 drivers
v0000000000bc4520_0 .net "HF_U", 1 0, v0000000000bc0600_0;  alias, 1 drivers
v0000000000bc45c0_0 .net "MUX_Out", 31 0, L_0000000000b361c0;  alias, 1 drivers
v0000000000bc3080_0 .net "M_O", 31 0, L_0000000000b37ab0;  alias, 1 drivers
v0000000000bc3620_0 .net "PW", 31 0, L_0000000000b362a0;  alias, 1 drivers
v0000000000bc4700_0 .net "X", 31 0, v0000000000bcb500_0;  alias, 1 drivers
v0000000000bc3580_0 .var "salida", 31 0;
E_0000000000b43570/0 .event edge, v0000000000bc0600_0, v0000000000bc4700_0, v0000000000b2a950_0, v0000000000bc0ec0_0;
E_0000000000b43570/1 .event edge, v0000000000bc3bc0_0;
E_0000000000b43570 .event/or E_0000000000b43570/0, E_0000000000b43570/1;
S_0000000000bc2070 .scope module, "mux_4x2_ID_2" "mux_4x2_ID" 2 282, 2 1209 0, S_0000000000b6b7d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A_O";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 32 "M_O";
    .port_info 3 /INPUT 32 "X";
    .port_info 4 /INPUT 2 "HF_U";
    .port_info 5 /OUTPUT 32 "MUX_Out";
L_0000000000b377a0 .functor BUFZ 32, v0000000000bc4de0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000bc3b20_0 .net "A_O", 31 0, L_0000000000bd72e0;  alias, 1 drivers
v0000000000bc47a0_0 .net "HF_U", 1 0, v0000000000bc1320_0;  alias, 1 drivers
v0000000000bc3e40_0 .net "MUX_Out", 31 0, L_0000000000b377a0;  alias, 1 drivers
v0000000000bc39e0_0 .net "M_O", 31 0, L_0000000000b37ab0;  alias, 1 drivers
v0000000000bc3a80_0 .net "PW", 31 0, L_0000000000b362a0;  alias, 1 drivers
v0000000000bc4840_0 .net "X", 31 0, v0000000000bc9e80_0;  alias, 1 drivers
v0000000000bc4de0_0 .var "salida", 31 0;
E_0000000000b42f30/0 .event edge, v0000000000bc1320_0, v0000000000bc4840_0, v0000000000b2a950_0, v0000000000bc0ec0_0;
E_0000000000b42f30/1 .event edge, v0000000000bc3bc0_0;
E_0000000000b42f30 .event/or E_0000000000b42f30/0, E_0000000000b42f30/1;
S_0000000000bc29d0 .scope module, "mux_4x2_ID_3" "mux_4x2_ID" 2 296, 2 1209 0, S_0000000000b6b7d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A_O";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 32 "M_O";
    .port_info 3 /INPUT 32 "X";
    .port_info 4 /INPUT 2 "HF_U";
    .port_info 5 /OUTPUT 32 "MUX_Out";
L_0000000000b378f0 .functor BUFZ 32, v0000000000bc4f20_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000bc4a20_0 .net "A_O", 31 0, L_0000000000bd72e0;  alias, 1 drivers
v0000000000bc40c0_0 .net "HF_U", 1 0, v0000000000bc1780_0;  alias, 1 drivers
v0000000000bc4e80_0 .net "MUX_Out", 31 0, L_0000000000b378f0;  alias, 1 drivers
v0000000000bc36c0_0 .net "M_O", 31 0, L_0000000000b37ab0;  alias, 1 drivers
v0000000000bc3760_0 .net "PW", 31 0, L_0000000000b362a0;  alias, 1 drivers
v0000000000bc38a0_0 .net "X", 31 0, v0000000000bc9480_0;  alias, 1 drivers
v0000000000bc4f20_0 .var "salida", 31 0;
E_0000000000b426b0/0 .event edge, v0000000000bc1780_0, v0000000000bc38a0_0, v0000000000b2a950_0, v0000000000bc0ec0_0;
E_0000000000b426b0/1 .event edge, v0000000000bc3bc0_0;
E_0000000000b426b0 .event/or E_0000000000b426b0/0, E_0000000000b426b0/1;
S_0000000000bc26b0 .scope module, "ram1" "inst_ram256x8" 2 81, 2 1137 0, S_0000000000b6b7d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "DataOut";
    .port_info 1 /INPUT 32 "Address";
    .port_info 2 /INPUT 1 "Reset";
v0000000000bc4ac0_0 .net "Address", 31 0, L_0000000000b37340;  alias, 1 drivers
v0000000000bc3c60_0 .var "DataOut", 31 0;
v0000000000bc4160 .array "Mem", 255 0, 7 0;
v0000000000bc3300_0 .net "Reset", 0 0, o0000000000b6d118;  alias, 0 drivers
E_0000000000b434b0 .event edge, v0000000000bbd8a0_0, v0000000000bbc5e0_0, v0000000000bbdc60_0;
S_0000000000bc2840 .scope module, "register_file_1" "register_file" 2 244, 4 6 0, S_0000000000b6b7d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PA";
    .port_info 1 /OUTPUT 32 "PB";
    .port_info 2 /OUTPUT 32 "PD";
    .port_info 3 /INPUT 32 "PW";
    .port_info 4 /INPUT 32 "PCin";
    .port_info 5 /OUTPUT 32 "PCout";
    .port_info 6 /INPUT 4 "C";
    .port_info 7 /INPUT 4 "SA";
    .port_info 8 /INPUT 4 "SB";
    .port_info 9 /INPUT 4 "SD";
    .port_info 10 /INPUT 1 "RFLd";
    .port_info 11 /INPUT 1 "HZPCld";
    .port_info 12 /INPUT 1 "CLK";
    .port_info 13 /INPUT 1 "RST";
L_0000000000b37340 .functor BUFZ 32, v0000000000bc8a40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000bcccc0_0 .net "C", 3 0, o0000000000b70b98;  alias, 0 drivers
v0000000000bcb960_0 .net "CLK", 0 0, o0000000000b6c038;  alias, 0 drivers
v0000000000bcc220_0 .net "E", 15 0, v0000000000bca7e0_0;  1 drivers
v0000000000bcbf00_0 .net "HZPCld", 0 0, v0000000000bc1e60_0;  alias, 1 drivers
v0000000000bcc7c0_0 .net "MO", 31 0, v0000000000bc9a20_0;  1 drivers
v0000000000bcc0e0_0 .net "PA", 31 0, v0000000000bcb500_0;  alias, 1 drivers
v0000000000bcc4a0_0 .net "PB", 31 0, v0000000000bc9e80_0;  alias, 1 drivers
v0000000000bcce00_0 .net "PCin", 31 0, L_0000000000b36770;  alias, 1 drivers
v0000000000bcbd20_0 .net "PCout", 31 0, L_0000000000b37340;  alias, 1 drivers
v0000000000bcc040_0 .net "PD", 31 0, v0000000000bc9480_0;  alias, 1 drivers
v0000000000bcc360_0 .net "PW", 31 0, L_0000000000b362a0;  alias, 1 drivers
v0000000000bcc180_0 .net "Q0", 31 0, v0000000000bc4ca0_0;  1 drivers
v0000000000bcc400_0 .net "Q1", 31 0, v0000000000bc3260_0;  1 drivers
v0000000000bcc540_0 .net "Q10", 31 0, v0000000000bc4200_0;  1 drivers
v0000000000bcc5e0_0 .net "Q11", 31 0, v0000000000bc34e0_0;  1 drivers
v0000000000bcbaa0_0 .net "Q12", 31 0, v0000000000bc7500_0;  1 drivers
v0000000000bcc680_0 .net "Q13", 31 0, v0000000000bc7f00_0;  1 drivers
v0000000000bcbdc0_0 .net "Q14", 31 0, v0000000000bc71e0_0;  1 drivers
v0000000000bccf40_0 .net "Q15", 31 0, v0000000000bc8a40_0;  1 drivers
v0000000000bcc720_0 .net "Q2", 31 0, v0000000000bc8040_0;  1 drivers
v0000000000bcbb40_0 .net "Q3", 31 0, v0000000000bc84a0_0;  1 drivers
v0000000000bcc2c0_0 .net "Q4", 31 0, v0000000000bc75a0_0;  1 drivers
v0000000000bccea0_0 .net "Q5", 31 0, v0000000000bc8400_0;  1 drivers
v0000000000bcb8c0_0 .net "Q6", 31 0, v0000000000bc8ea0_0;  1 drivers
v0000000000bcba00_0 .net "Q7", 31 0, v0000000000bc73c0_0;  1 drivers
v0000000000bcc860_0 .net "Q8", 31 0, v0000000000bc8c20_0;  1 drivers
v0000000000bcc900_0 .net "Q9", 31 0, v0000000000bc7320_0;  1 drivers
o0000000000b717f8 .functor BUFZ 2, C4<zz>; HiZ drive
v0000000000bcc9a0_0 .net "R15MO", 1 0, o0000000000b717f8;  0 drivers
v0000000000bcbfa0_0 .net "RFLd", 0 0, o0000000000b70bf8;  alias, 0 drivers
v0000000000bcca40_0 .net "RST", 0 0, o0000000000b6d118;  alias, 0 drivers
v0000000000bcbe60_0 .net "SA", 3 0, v0000000000bbc180_0;  alias, 1 drivers
v0000000000bccae0_0 .net "SB", 3 0, v0000000000bbce00_0;  alias, 1 drivers
v0000000000bccb80_0 .net "SD", 3 0, o0000000000b71378;  alias, 0 drivers
L_0000000000bd8be0 .part v0000000000bca7e0_0, 15, 1;
L_0000000000bd8c80 .part v0000000000bca7e0_0, 0, 1;
L_0000000000bd8460 .part v0000000000bca7e0_0, 1, 1;
L_0000000000bd9860 .part v0000000000bca7e0_0, 2, 1;
L_0000000000bd8320 .part v0000000000bca7e0_0, 3, 1;
L_0000000000bd7100 .part v0000000000bca7e0_0, 4, 1;
L_0000000000bd8f00 .part v0000000000bca7e0_0, 5, 1;
L_0000000000bd8500 .part v0000000000bca7e0_0, 6, 1;
L_0000000000bd88c0 .part v0000000000bca7e0_0, 7, 1;
L_0000000000bd7420 .part v0000000000bca7e0_0, 8, 1;
L_0000000000bd8d20 .part v0000000000bca7e0_0, 9, 1;
L_0000000000bd80a0 .part v0000000000bca7e0_0, 10, 1;
L_0000000000bd90e0 .part v0000000000bca7e0_0, 11, 1;
L_0000000000bd7880 .part v0000000000bca7e0_0, 12, 1;
L_0000000000bd7920 .part v0000000000bca7e0_0, 13, 1;
L_0000000000bd8780 .part v0000000000bca7e0_0, 14, 1;
S_0000000000bc2cf0 .scope module, "R0" "register" 4 37, 4 161 0, S_0000000000bc2840;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000bc4b60_0 .net "CLK", 0 0, o0000000000b6c038;  alias, 0 drivers
v0000000000bc4c00_0 .net "PW", 31 0, L_0000000000b362a0;  alias, 1 drivers
v0000000000bc4ca0_0 .var "Q", 31 0;
v0000000000bc3d00_0 .net "RFLd", 0 0, L_0000000000bd8c80;  1 drivers
S_0000000000bc6e40 .scope module, "R1" "register" 4 38, 4 161 0, S_0000000000bc2840;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000bc3120_0 .net "CLK", 0 0, o0000000000b6c038;  alias, 0 drivers
v0000000000bc31c0_0 .net "PW", 31 0, L_0000000000b362a0;  alias, 1 drivers
v0000000000bc3260_0 .var "Q", 31 0;
v0000000000bc3ee0_0 .net "RFLd", 0 0, L_0000000000bd8460;  1 drivers
S_0000000000bc6800 .scope module, "R10" "register" 4 47, 4 161 0, S_0000000000bc2840;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000bc3f80_0 .net "CLK", 0 0, o0000000000b6c038;  alias, 0 drivers
v0000000000bc4020_0 .net "PW", 31 0, L_0000000000b362a0;  alias, 1 drivers
v0000000000bc4200_0 .var "Q", 31 0;
v0000000000bc33a0_0 .net "RFLd", 0 0, L_0000000000bd80a0;  1 drivers
S_0000000000bc5d10 .scope module, "R11" "register" 4 48, 4 161 0, S_0000000000bc2840;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000bc42a0_0 .net "CLK", 0 0, o0000000000b6c038;  alias, 0 drivers
v0000000000bc3440_0 .net "PW", 31 0, L_0000000000b362a0;  alias, 1 drivers
v0000000000bc34e0_0 .var "Q", 31 0;
v0000000000bc7aa0_0 .net "RFLd", 0 0, L_0000000000bd90e0;  1 drivers
S_0000000000bc6990 .scope module, "R12" "register" 4 49, 4 161 0, S_0000000000bc2840;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000bc76e0_0 .net "CLK", 0 0, o0000000000b6c038;  alias, 0 drivers
v0000000000bc89a0_0 .net "PW", 31 0, L_0000000000b362a0;  alias, 1 drivers
v0000000000bc7500_0 .var "Q", 31 0;
v0000000000bc7780_0 .net "RFLd", 0 0, L_0000000000bd7880;  1 drivers
S_0000000000bc64e0 .scope module, "R13" "register" 4 50, 4 161 0, S_0000000000bc2840;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000bc8cc0_0 .net "CLK", 0 0, o0000000000b6c038;  alias, 0 drivers
v0000000000bc7d20_0 .net "PW", 31 0, L_0000000000b362a0;  alias, 1 drivers
v0000000000bc7f00_0 .var "Q", 31 0;
v0000000000bc78c0_0 .net "RFLd", 0 0, L_0000000000bd7920;  1 drivers
S_0000000000bc5ea0 .scope module, "R14" "register" 4 51, 4 161 0, S_0000000000bc2840;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000bc7c80_0 .net "CLK", 0 0, o0000000000b6c038;  alias, 0 drivers
v0000000000bc8b80_0 .net "PW", 31 0, L_0000000000b362a0;  alias, 1 drivers
v0000000000bc71e0_0 .var "Q", 31 0;
v0000000000bc8900_0 .net "RFLd", 0 0, L_0000000000bd8780;  1 drivers
S_0000000000bc6030 .scope module, "R15" "PCregister" 4 52, 4 176 0, S_0000000000bc2840;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "MOin";
    .port_info 2 /INPUT 1 "HZPCld";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000bc7820_0 .net "CLK", 0 0, o0000000000b6c038;  alias, 0 drivers
v0000000000bc7be0_0 .net "HZPCld", 0 0, v0000000000bc1e60_0;  alias, 1 drivers
v0000000000bc80e0_0 .net "MOin", 31 0, v0000000000bc9a20_0;  alias, 1 drivers
v0000000000bc8a40_0 .var "Q", 31 0;
v0000000000bc7fa0_0 .net "RST", 0 0, o0000000000b6d118;  alias, 0 drivers
E_0000000000b430b0/0 .event edge, v0000000000bc1e60_0;
E_0000000000b430b0/1 .event posedge, v0000000000bbd8a0_0, v0000000000b2a1d0_0;
E_0000000000b430b0 .event/or E_0000000000b430b0/0, E_0000000000b430b0/1;
S_0000000000bc6b20 .scope module, "R2" "register" 4 39, 4 161 0, S_0000000000bc2840;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000bc7a00_0 .net "CLK", 0 0, o0000000000b6c038;  alias, 0 drivers
v0000000000bc8360_0 .net "PW", 31 0, L_0000000000b362a0;  alias, 1 drivers
v0000000000bc8040_0 .var "Q", 31 0;
v0000000000bc7960_0 .net "RFLd", 0 0, L_0000000000bd9860;  1 drivers
S_0000000000bc5540 .scope module, "R3" "register" 4 40, 4 161 0, S_0000000000bc2840;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000bc8d60_0 .net "CLK", 0 0, o0000000000b6c038;  alias, 0 drivers
v0000000000bc8180_0 .net "PW", 31 0, L_0000000000b362a0;  alias, 1 drivers
v0000000000bc84a0_0 .var "Q", 31 0;
v0000000000bc8e00_0 .net "RFLd", 0 0, L_0000000000bd8320;  1 drivers
S_0000000000bc5b80 .scope module, "R4" "register" 4 41, 4 161 0, S_0000000000bc2840;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000bc8220_0 .net "CLK", 0 0, o0000000000b6c038;  alias, 0 drivers
v0000000000bc85e0_0 .net "PW", 31 0, L_0000000000b362a0;  alias, 1 drivers
v0000000000bc75a0_0 .var "Q", 31 0;
v0000000000bc82c0_0 .net "RFLd", 0 0, L_0000000000bd7100;  1 drivers
S_0000000000bc6cb0 .scope module, "R5" "register" 4 42, 4 161 0, S_0000000000bc2840;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000bc7640_0 .net "CLK", 0 0, o0000000000b6c038;  alias, 0 drivers
v0000000000bc7b40_0 .net "PW", 31 0, L_0000000000b362a0;  alias, 1 drivers
v0000000000bc8400_0 .var "Q", 31 0;
v0000000000bc7dc0_0 .net "RFLd", 0 0, L_0000000000bd8f00;  1 drivers
S_0000000000bc5860 .scope module, "R6" "register" 4 43, 4 161 0, S_0000000000bc2840;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000bc8540_0 .net "CLK", 0 0, o0000000000b6c038;  alias, 0 drivers
v0000000000bc8680_0 .net "PW", 31 0, L_0000000000b362a0;  alias, 1 drivers
v0000000000bc8ea0_0 .var "Q", 31 0;
v0000000000bc8ae0_0 .net "RFLd", 0 0, L_0000000000bd8500;  1 drivers
S_0000000000bc5090 .scope module, "R7" "register" 4 44, 4 161 0, S_0000000000bc2840;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000bc87c0_0 .net "CLK", 0 0, o0000000000b6c038;  alias, 0 drivers
v0000000000bc8f40_0 .net "PW", 31 0, L_0000000000b362a0;  alias, 1 drivers
v0000000000bc73c0_0 .var "Q", 31 0;
v0000000000bc70a0_0 .net "RFLd", 0 0, L_0000000000bd88c0;  1 drivers
S_0000000000bc53b0 .scope module, "R8" "register" 4 45, 4 161 0, S_0000000000bc2840;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000bc7e60_0 .net "CLK", 0 0, o0000000000b6c038;  alias, 0 drivers
v0000000000bc8720_0 .net "PW", 31 0, L_0000000000b362a0;  alias, 1 drivers
v0000000000bc8c20_0 .var "Q", 31 0;
v0000000000bc8860_0 .net "RFLd", 0 0, L_0000000000bd7420;  1 drivers
S_0000000000bc5220 .scope module, "R9" "register" 4 46, 4 161 0, S_0000000000bc2840;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
v0000000000bc7140_0 .net "CLK", 0 0, o0000000000b6c038;  alias, 0 drivers
v0000000000bc7280_0 .net "PW", 31 0, L_0000000000b362a0;  alias, 1 drivers
v0000000000bc7320_0 .var "Q", 31 0;
v0000000000bc7460_0 .net "RFLd", 0 0, L_0000000000bd8d20;  1 drivers
S_0000000000bc61c0 .scope module, "bc" "binary_decoder" 4 20, 4 57 0, S_0000000000bc2840;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "E";
    .port_info 1 /INPUT 4 "C";
    .port_info 2 /INPUT 1 "Ld";
v0000000000bcb460_0 .net "C", 3 0, o0000000000b70b98;  alias, 0 drivers
v0000000000bca7e0_0 .var "E", 15 0;
v0000000000bcb280_0 .net "Ld", 0 0, o0000000000b70bf8;  alias, 0 drivers
E_0000000000b430f0 .event edge, v0000000000bcb280_0, v0000000000bcb460_0;
S_0000000000bc56d0 .scope module, "muxA" "multiplexer" 4 23, 4 89 0, S_0000000000bc2840;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "P";
    .port_info 1 /INPUT 32 "I0";
    .port_info 2 /INPUT 32 "I1";
    .port_info 3 /INPUT 32 "I2";
    .port_info 4 /INPUT 32 "I3";
    .port_info 5 /INPUT 32 "I4";
    .port_info 6 /INPUT 32 "I5";
    .port_info 7 /INPUT 32 "I6";
    .port_info 8 /INPUT 32 "I7";
    .port_info 9 /INPUT 32 "I8";
    .port_info 10 /INPUT 32 "I9";
    .port_info 11 /INPUT 32 "I10";
    .port_info 12 /INPUT 32 "I11";
    .port_info 13 /INPUT 32 "I12";
    .port_info 14 /INPUT 32 "I13";
    .port_info 15 /INPUT 32 "I14";
    .port_info 16 /INPUT 32 "I15";
    .port_info 17 /INPUT 4 "S";
v0000000000bcb6e0_0 .net "I0", 31 0, v0000000000bc4ca0_0;  alias, 1 drivers
v0000000000bc90c0_0 .net "I1", 31 0, v0000000000bc3260_0;  alias, 1 drivers
v0000000000bca100_0 .net "I10", 31 0, v0000000000bc4200_0;  alias, 1 drivers
v0000000000bca380_0 .net "I11", 31 0, v0000000000bc34e0_0;  alias, 1 drivers
v0000000000bc9340_0 .net "I12", 31 0, v0000000000bc7500_0;  alias, 1 drivers
v0000000000bc9b60_0 .net "I13", 31 0, v0000000000bc7f00_0;  alias, 1 drivers
v0000000000bca060_0 .net "I14", 31 0, v0000000000bc71e0_0;  alias, 1 drivers
v0000000000bc9fc0_0 .net "I15", 31 0, v0000000000bc8a40_0;  alias, 1 drivers
v0000000000bcaf60_0 .net "I2", 31 0, v0000000000bc8040_0;  alias, 1 drivers
v0000000000bc92a0_0 .net "I3", 31 0, v0000000000bc84a0_0;  alias, 1 drivers
v0000000000bc9160_0 .net "I4", 31 0, v0000000000bc75a0_0;  alias, 1 drivers
v0000000000bca4c0_0 .net "I5", 31 0, v0000000000bc8400_0;  alias, 1 drivers
v0000000000bcb000_0 .net "I6", 31 0, v0000000000bc8ea0_0;  alias, 1 drivers
v0000000000bcb5a0_0 .net "I7", 31 0, v0000000000bc73c0_0;  alias, 1 drivers
v0000000000bca240_0 .net "I8", 31 0, v0000000000bc8c20_0;  alias, 1 drivers
v0000000000bc98e0_0 .net "I9", 31 0, v0000000000bc7320_0;  alias, 1 drivers
v0000000000bcb500_0 .var "P", 31 0;
v0000000000bcb640_0 .net "S", 3 0, v0000000000bbc180_0;  alias, 1 drivers
E_0000000000b43130/0 .event edge, v0000000000bc8a40_0, v0000000000bc71e0_0, v0000000000bc7f00_0, v0000000000bc7500_0;
E_0000000000b43130/1 .event edge, v0000000000bc34e0_0, v0000000000bc4200_0, v0000000000bc7320_0, v0000000000bc8c20_0;
E_0000000000b43130/2 .event edge, v0000000000bc73c0_0, v0000000000bc8ea0_0, v0000000000bc8400_0, v0000000000bc75a0_0;
E_0000000000b43130/3 .event edge, v0000000000bc84a0_0, v0000000000bc8040_0, v0000000000bc3260_0, v0000000000bc4ca0_0;
E_0000000000b43130/4 .event edge, v0000000000bbc180_0;
E_0000000000b43130 .event/or E_0000000000b43130/0, E_0000000000b43130/1, E_0000000000b43130/2, E_0000000000b43130/3, E_0000000000b43130/4;
S_0000000000bc59f0 .scope module, "muxB" "multiplexer" 4 24, 4 89 0, S_0000000000bc2840;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "P";
    .port_info 1 /INPUT 32 "I0";
    .port_info 2 /INPUT 32 "I1";
    .port_info 3 /INPUT 32 "I2";
    .port_info 4 /INPUT 32 "I3";
    .port_info 5 /INPUT 32 "I4";
    .port_info 6 /INPUT 32 "I5";
    .port_info 7 /INPUT 32 "I6";
    .port_info 8 /INPUT 32 "I7";
    .port_info 9 /INPUT 32 "I8";
    .port_info 10 /INPUT 32 "I9";
    .port_info 11 /INPUT 32 "I10";
    .port_info 12 /INPUT 32 "I11";
    .port_info 13 /INPUT 32 "I12";
    .port_info 14 /INPUT 32 "I13";
    .port_info 15 /INPUT 32 "I14";
    .port_info 16 /INPUT 32 "I15";
    .port_info 17 /INPUT 4 "S";
v0000000000bc9ac0_0 .net "I0", 31 0, v0000000000bc4ca0_0;  alias, 1 drivers
v0000000000bca9c0_0 .net "I1", 31 0, v0000000000bc3260_0;  alias, 1 drivers
v0000000000bc97a0_0 .net "I10", 31 0, v0000000000bc4200_0;  alias, 1 drivers
v0000000000bca6a0_0 .net "I11", 31 0, v0000000000bc34e0_0;  alias, 1 drivers
v0000000000bcb3c0_0 .net "I12", 31 0, v0000000000bc7500_0;  alias, 1 drivers
v0000000000bc95c0_0 .net "I13", 31 0, v0000000000bc7f00_0;  alias, 1 drivers
v0000000000bcac40_0 .net "I14", 31 0, v0000000000bc71e0_0;  alias, 1 drivers
v0000000000bc9840_0 .net "I15", 31 0, v0000000000bc8a40_0;  alias, 1 drivers
v0000000000bca1a0_0 .net "I2", 31 0, v0000000000bc8040_0;  alias, 1 drivers
v0000000000bca2e0_0 .net "I3", 31 0, v0000000000bc84a0_0;  alias, 1 drivers
v0000000000bc9de0_0 .net "I4", 31 0, v0000000000bc75a0_0;  alias, 1 drivers
v0000000000bca560_0 .net "I5", 31 0, v0000000000bc8400_0;  alias, 1 drivers
v0000000000bca600_0 .net "I6", 31 0, v0000000000bc8ea0_0;  alias, 1 drivers
v0000000000bcae20_0 .net "I7", 31 0, v0000000000bc73c0_0;  alias, 1 drivers
v0000000000bcb140_0 .net "I8", 31 0, v0000000000bc8c20_0;  alias, 1 drivers
v0000000000bca740_0 .net "I9", 31 0, v0000000000bc7320_0;  alias, 1 drivers
v0000000000bc9e80_0 .var "P", 31 0;
v0000000000bc9520_0 .net "S", 3 0, v0000000000bbce00_0;  alias, 1 drivers
E_0000000000b431f0/0 .event edge, v0000000000bc8a40_0, v0000000000bc71e0_0, v0000000000bc7f00_0, v0000000000bc7500_0;
E_0000000000b431f0/1 .event edge, v0000000000bc34e0_0, v0000000000bc4200_0, v0000000000bc7320_0, v0000000000bc8c20_0;
E_0000000000b431f0/2 .event edge, v0000000000bc73c0_0, v0000000000bc8ea0_0, v0000000000bc8400_0, v0000000000bc75a0_0;
E_0000000000b431f0/3 .event edge, v0000000000bc84a0_0, v0000000000bc8040_0, v0000000000bc3260_0, v0000000000bc4ca0_0;
E_0000000000b431f0/4 .event edge, v0000000000bbce00_0;
E_0000000000b431f0 .event/or E_0000000000b431f0/0, E_0000000000b431f0/1, E_0000000000b431f0/2, E_0000000000b431f0/3, E_0000000000b431f0/4;
S_0000000000bc6350 .scope module, "muxD" "multiplexer" 4 25, 4 89 0, S_0000000000bc2840;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "P";
    .port_info 1 /INPUT 32 "I0";
    .port_info 2 /INPUT 32 "I1";
    .port_info 3 /INPUT 32 "I2";
    .port_info 4 /INPUT 32 "I3";
    .port_info 5 /INPUT 32 "I4";
    .port_info 6 /INPUT 32 "I5";
    .port_info 7 /INPUT 32 "I6";
    .port_info 8 /INPUT 32 "I7";
    .port_info 9 /INPUT 32 "I8";
    .port_info 10 /INPUT 32 "I9";
    .port_info 11 /INPUT 32 "I10";
    .port_info 12 /INPUT 32 "I11";
    .port_info 13 /INPUT 32 "I12";
    .port_info 14 /INPUT 32 "I13";
    .port_info 15 /INPUT 32 "I14";
    .port_info 16 /INPUT 32 "I15";
    .port_info 17 /INPUT 4 "S";
v0000000000bc9660_0 .net "I0", 31 0, v0000000000bc4ca0_0;  alias, 1 drivers
v0000000000bcb780_0 .net "I1", 31 0, v0000000000bc3260_0;  alias, 1 drivers
v0000000000bcab00_0 .net "I10", 31 0, v0000000000bc4200_0;  alias, 1 drivers
v0000000000bcb0a0_0 .net "I11", 31 0, v0000000000bc34e0_0;  alias, 1 drivers
v0000000000bca920_0 .net "I12", 31 0, v0000000000bc7500_0;  alias, 1 drivers
v0000000000bcb1e0_0 .net "I13", 31 0, v0000000000bc7f00_0;  alias, 1 drivers
v0000000000bcb820_0 .net "I14", 31 0, v0000000000bc71e0_0;  alias, 1 drivers
v0000000000bcace0_0 .net "I15", 31 0, v0000000000bc8a40_0;  alias, 1 drivers
v0000000000bcad80_0 .net "I2", 31 0, v0000000000bc8040_0;  alias, 1 drivers
v0000000000bcaba0_0 .net "I3", 31 0, v0000000000bc84a0_0;  alias, 1 drivers
v0000000000bc9f20_0 .net "I4", 31 0, v0000000000bc75a0_0;  alias, 1 drivers
v0000000000bcaa60_0 .net "I5", 31 0, v0000000000bc8400_0;  alias, 1 drivers
v0000000000bcaec0_0 .net "I6", 31 0, v0000000000bc8ea0_0;  alias, 1 drivers
v0000000000bcb320_0 .net "I7", 31 0, v0000000000bc73c0_0;  alias, 1 drivers
v0000000000bc9200_0 .net "I8", 31 0, v0000000000bc8c20_0;  alias, 1 drivers
v0000000000bc93e0_0 .net "I9", 31 0, v0000000000bc7320_0;  alias, 1 drivers
v0000000000bc9480_0 .var "P", 31 0;
v0000000000bc9980_0 .net "S", 3 0, o0000000000b71378;  alias, 0 drivers
E_0000000000b43230/0 .event edge, v0000000000bc8a40_0, v0000000000bc71e0_0, v0000000000bc7f00_0, v0000000000bc7500_0;
E_0000000000b43230/1 .event edge, v0000000000bc34e0_0, v0000000000bc4200_0, v0000000000bc7320_0, v0000000000bc8c20_0;
E_0000000000b43230/2 .event edge, v0000000000bc73c0_0, v0000000000bc8ea0_0, v0000000000bc8400_0, v0000000000bc75a0_0;
E_0000000000b43230/3 .event edge, v0000000000bc84a0_0, v0000000000bc8040_0, v0000000000bc3260_0, v0000000000bc4ca0_0;
E_0000000000b43230/4 .event edge, v0000000000bc9980_0;
E_0000000000b43230 .event/or E_0000000000b43230/0, E_0000000000b43230/1, E_0000000000b43230/2, E_0000000000b43230/3, E_0000000000b43230/4;
S_0000000000bc6670 .scope module, "r15mux" "twoToOneMultiplexer" 4 33, 4 120 0, S_0000000000bc2840;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PW";
    .port_info 1 /INPUT 32 "PC";
    .port_info 2 /INPUT 1 "PWLd";
    .port_info 3 /OUTPUT 32 "MO";
v0000000000bc9a20_0 .var "MO", 31 0;
v0000000000bc9c00_0 .net "PC", 31 0, L_0000000000b36770;  alias, 1 drivers
v0000000000bc9d40_0 .net "PW", 31 0, L_0000000000b362a0;  alias, 1 drivers
v0000000000bca420_0 .net "PWLd", 0 0, L_0000000000bd8be0;  1 drivers
E_0000000000b433f0 .event edge, v0000000000bca420_0, v0000000000bc1960_0, v0000000000bc3bc0_0;
S_0000000000bd2390 .scope module, "se" "SExtender" 2 200, 2 1277 0, S_0000000000b6b7d0;
 .timescale 0 0;
    .port_info 0 /INPUT 24 "in";
    .port_info 1 /OUTPUT 32 "out1";
L_0000000000b37260 .functor BUFZ 32, v0000000000bd32d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000bccc20_0 .var/i "i", 31 0;
v0000000000bcbbe0_0 .net "in", 23 0, v0000000000bbccc0_0;  alias, 1 drivers
v0000000000bccd60_0 .var "in1", 31 0;
v0000000000bcbc80_0 .net/s "out1", 31 0, L_0000000000b37260;  alias, 1 drivers
v0000000000bd32d0_0 .var/s "result", 31 0;
v0000000000bd4130_0 .var/s "shift_result", 31 0;
v0000000000bd3e10_0 .var/s "temp_reg", 31 0;
v0000000000bd53f0_0 .var/s "twoscomp", 31 0;
E_0000000000b435f0/0 .event edge, v0000000000bbccc0_0, v0000000000bccd60_0, v0000000000bd53f0_0, v0000000000bd3e10_0;
E_0000000000b435f0/1 .event edge, v0000000000bd4130_0;
E_0000000000b435f0 .event/or E_0000000000b435f0/0, E_0000000000b435f0/1;
S_0000000000bd10d0 .scope module, "sign_shift_extender_1" "Sign_Shift_Extender" 2 415, 5 1 0, S_0000000000b6b7d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "shift_result";
    .port_info 3 /OUTPUT 1 "C";
v0000000000bd39b0_0 .net "A", 31 0, v0000000000bbc540_0;  alias, 1 drivers
v0000000000bd4ef0_0 .net "B", 31 0, v0000000000b23ec0_0;  alias, 1 drivers
v0000000000bd3910_0 .var "C", 0 0;
v0000000000bd3cd0_0 .var "by_imm_shift", 1 0;
v0000000000bd4590_0 .var/i "i", 31 0;
v0000000000bd4b30_0 .var/i "num_of_rot", 31 0;
v0000000000bd3a50_0 .var "relleno", 0 0;
v0000000000bd5490_0 .var "rm", 31 0;
v0000000000bd49f0_0 .var "rm1", 31 0;
v0000000000bd55d0_0 .var "shift", 1 0;
v0000000000bd4a90_0 .var "shift_result", 31 0;
v0000000000bd3870_0 .var "shifter_op", 2 0;
v0000000000bd4810_0 .var "tc", 0 0;
v0000000000bd46d0_0 .var "temp_reg", 31 0;
v0000000000bd5530_0 .var "temp_reg1", 31 0;
v0000000000bd4bd0_0 .var "temp_reg2", 31 0;
E_0000000000b429b0/0 .event edge, v0000000000b23ec0_0, v0000000000bd3870_0, v0000000000bbc540_0, v0000000000bbe910_0;
E_0000000000b429b0/1 .event edge, v0000000000bd3cd0_0, v0000000000bd4b30_0, v0000000000bd46d0_0, v0000000000bd4810_0;
E_0000000000b429b0/2 .event edge, v0000000000bd3a50_0, v0000000000bd55d0_0, v0000000000bd5530_0, v0000000000bd5490_0;
E_0000000000b429b0/3 .event edge, v0000000000bd4bd0_0, v0000000000bd49f0_0;
E_0000000000b429b0 .event/or E_0000000000b429b0/0, E_0000000000b429b0/1, E_0000000000b429b0/2, E_0000000000b429b0/3;
    .scope S_0000000000bc26b0;
T_0 ;
    %wait E_0000000000b434b0;
    %load/vec4 v0000000000bc3300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bc3c60_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000000000bc4ac0_0;
    %pushi/vec4 4, 0, 32;
    %mod;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v0000000000bc4ac0_0;
    %pad/u 33;
    %addi 0, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000bc4160, 4;
    %load/vec4 v0000000000bc4ac0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000bc4160, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000bc4ac0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000bc4160, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000bc4ac0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000bc4160, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000bc3c60_0, 0, 32;
    %jmp T_0.3;
T_0.2 ;
    %ix/getv 4, v0000000000bc4ac0_0;
    %load/vec4a v0000000000bc4160, 4;
    %pad/u 32;
    %store/vec4 v0000000000bc3c60_0, 0, 32;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000000009fff30;
T_1 ;
    %wait E_0000000000b43530;
    %load/vec4 v0000000000bc11e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %jmp T_1.2;
T_1.0 ;
    %load/vec4 v0000000000bc1be0_0;
    %store/vec4 v0000000000bc0060_0, 0, 32;
    %jmp T_1.2;
T_1.1 ;
    %load/vec4 v0000000000bc1c80_0;
    %store/vec4 v0000000000bc0060_0, 0, 32;
    %jmp T_1.2;
T_1.2 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_00000000009ffda0;
T_2 ;
    %wait E_0000000000b42eb0;
    %load/vec4 v0000000000bc0ba0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %jmp T_2.2;
T_2.0 ;
    %load/vec4 v0000000000bc1a00_0;
    %store/vec4 v0000000000bc1b40_0, 0, 32;
    %jmp T_2.2;
T_2.1 ;
    %load/vec4 v0000000000bc0a60_0;
    %store/vec4 v0000000000bc1b40_0, 0, 32;
    %jmp T_2.2;
T_2.2 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000000000a075e0;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bbc860_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bbf4f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bbc7c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bbe4b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bbc720_0, 0, 32;
    %end;
    .thread T_3;
    .scope S_0000000000a075e0;
T_4 ;
    %wait E_0000000000b42970;
    %load/vec4 v0000000000bbc040_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %jmp T_4.16;
T_4.0 ;
    %load/vec4 v0000000000bbc5e0_0;
    %pad/u 33;
    %load/vec4 v0000000000bbde40_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000bbc2c0_0, 0, 33;
    %jmp T_4.16;
T_4.1 ;
    %load/vec4 v0000000000bbc5e0_0;
    %pad/u 33;
    %load/vec4 v0000000000bbde40_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000bbc2c0_0, 0, 33;
    %jmp T_4.16;
T_4.2 ;
    %load/vec4 v0000000000bbc5e0_0;
    %pad/u 33;
    %load/vec4 v0000000000bbde40_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000bbc2c0_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000bbc720_0, 0, 32;
    %jmp T_4.16;
T_4.3 ;
    %load/vec4 v0000000000bbde40_0;
    %pad/u 33;
    %load/vec4 v0000000000bbc5e0_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000bbc2c0_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000bbc720_0, 0, 32;
    %jmp T_4.16;
T_4.4 ;
    %load/vec4 v0000000000bbc5e0_0;
    %pad/u 33;
    %load/vec4 v0000000000bbde40_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000bbc2c0_0, 0, 33;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0000000000bbc720_0, 0, 32;
    %jmp T_4.16;
T_4.5 ;
    %load/vec4 v0000000000bbc5e0_0;
    %pad/u 33;
    %load/vec4 v0000000000bbde40_0;
    %pad/u 33;
    %add;
    %load/vec4 v0000000000bbdee0_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000bbc2c0_0, 0, 33;
    %jmp T_4.16;
T_4.6 ;
    %load/vec4 v0000000000bbc5e0_0;
    %pad/u 33;
    %load/vec4 v0000000000bbde40_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000bbdee0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000bbc2c0_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000bbc720_0, 0, 32;
    %jmp T_4.16;
T_4.7 ;
    %load/vec4 v0000000000bbde40_0;
    %pad/u 33;
    %load/vec4 v0000000000bbc5e0_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000bbdee0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000bbc2c0_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000bbc720_0, 0, 32;
    %jmp T_4.16;
T_4.8 ;
    %load/vec4 v0000000000bbc5e0_0;
    %pad/u 33;
    %load/vec4 v0000000000bbde40_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000bbc2c0_0, 0, 33;
    %jmp T_4.16;
T_4.9 ;
    %load/vec4 v0000000000bbc5e0_0;
    %pad/u 33;
    %load/vec4 v0000000000bbde40_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000bbc2c0_0, 0, 33;
    %jmp T_4.16;
T_4.10 ;
    %load/vec4 v0000000000bbc5e0_0;
    %pad/u 33;
    %load/vec4 v0000000000bbde40_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000bbc2c0_0, 0, 33;
    %jmp T_4.16;
T_4.11 ;
    %load/vec4 v0000000000bbc5e0_0;
    %pad/u 33;
    %load/vec4 v0000000000bbde40_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000bbc2c0_0, 0, 33;
    %jmp T_4.16;
T_4.12 ;
    %load/vec4 v0000000000bbc5e0_0;
    %pad/u 33;
    %load/vec4 v0000000000bbde40_0;
    %pad/u 33;
    %or;
    %store/vec4 v0000000000bbc2c0_0, 0, 33;
    %jmp T_4.16;
T_4.13 ;
    %load/vec4 v0000000000bbde40_0;
    %pad/u 33;
    %store/vec4 v0000000000bbc2c0_0, 0, 33;
    %jmp T_4.16;
T_4.14 ;
    %load/vec4 v0000000000bbc5e0_0;
    %pad/u 33;
    %load/vec4 v0000000000bbde40_0;
    %pad/u 33;
    %inv;
    %and;
    %store/vec4 v0000000000bbc2c0_0, 0, 33;
    %jmp T_4.16;
T_4.15 ;
    %load/vec4 v0000000000bbde40_0;
    %pad/u 33;
    %inv;
    %store/vec4 v0000000000bbc2c0_0, 0, 33;
    %jmp T_4.16;
T_4.16 ;
    %pop/vec4 1;
    %load/vec4 v0000000000bbc2c0_0;
    %cmpi/e 0, 0, 33;
    %flag_mov 8, 4;
    %jmp/0 T_4.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.18, 8;
T_4.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.18, 8;
 ; End of false expr.
    %blend;
T_4.18;
    %store/vec4 v0000000000bbf4f0_0, 0, 32;
    %load/vec4 v0000000000bbc2c0_0;
    %parti/s 1, 31, 6;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_4.19, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.20, 8;
T_4.19 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.20, 8;
 ; End of false expr.
    %blend;
T_4.20;
    %store/vec4 v0000000000bbc860_0, 0, 32;
    %load/vec4 v0000000000bbc2c0_0;
    %parti/s 1, 32, 7;
    %pad/u 32;
    %store/vec4 v0000000000bbc7c0_0, 0, 32;
    %load/vec4 v0000000000bbc720_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.21, 4;
    %load/vec4 v0000000000bbc5e0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000bbde40_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_4.23, 4;
    %load/vec4 v0000000000bbc2c0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000bbde40_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_4.25, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000bbe4b0_0, 0, 32;
    %jmp T_4.26;
T_4.25 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bbe4b0_0, 0, 32;
T_4.26 ;
    %jmp T_4.24;
T_4.23 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bbe4b0_0, 0, 32;
T_4.24 ;
T_4.21 ;
    %load/vec4 v0000000000bbc720_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_4.27, 4;
    %load/vec4 v0000000000bbde40_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000bbc5e0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_4.29, 4;
    %load/vec4 v0000000000bbc2c0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000bbc5e0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_4.31, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000bbe4b0_0, 0, 32;
    %jmp T_4.32;
T_4.31 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bbe4b0_0, 0, 32;
T_4.32 ;
    %jmp T_4.30;
T_4.29 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bbe4b0_0, 0, 32;
T_4.30 ;
T_4.27 ;
    %load/vec4 v0000000000bbc720_0;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_4.33, 4;
    %load/vec4 v0000000000bbc5e0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000bbde40_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_4.35, 4;
    %load/vec4 v0000000000bbc5e0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000bbc2c0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_4.37, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000bbe4b0_0, 0, 32;
    %jmp T_4.38;
T_4.37 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bbe4b0_0, 0, 32;
T_4.38 ;
    %jmp T_4.36;
T_4.35 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bbe4b0_0, 0, 32;
T_4.36 ;
T_4.33 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000000000a0f980;
T_5 ;
    %wait E_0000000000b42d30;
    %load/vec4 v0000000000bbd8a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000bbd800_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000bbd120_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000bbce00_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000bbcfe0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000bbc180_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000bbcae0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0000000000bbccc0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0000000000bbd620_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000000000bbdc60_0;
    %assign/vec4 v0000000000bbd800_0, 0;
    %load/vec4 v0000000000bbc900_0;
    %assign/vec4 v0000000000bbd120_0, 0;
    %load/vec4 v0000000000bbdc60_0;
    %parti/s 4, 0, 2;
    %assign/vec4 v0000000000bbce00_0, 0;
    %load/vec4 v0000000000bbdc60_0;
    %parti/s 4, 28, 6;
    %assign/vec4 v0000000000bbcfe0_0, 0;
    %load/vec4 v0000000000bbdc60_0;
    %parti/s 4, 16, 6;
    %assign/vec4 v0000000000bbc180_0, 0;
    %load/vec4 v0000000000bbdc60_0;
    %parti/s 4, 12, 5;
    %assign/vec4 v0000000000bbcae0_0, 0;
    %load/vec4 v0000000000bbdc60_0;
    %parti/s 24, 0, 2;
    %assign/vec4 v0000000000bbccc0_0, 0;
    %load/vec4 v0000000000bbdc60_0;
    %parti/s 12, 0, 2;
    %assign/vec4 v0000000000bbd620_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000000000a07450;
T_6 ;
    %wait E_0000000000b42d30;
    %load/vec4 v0000000000bbda80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000bbdd00_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000000000bbdbc0_0;
    %assign/vec4 v0000000000bbdd00_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000000000bd2390;
T_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bccc20_0, 0, 32;
    %end;
    .thread T_7;
    .scope S_0000000000bd2390;
T_8 ;
    %wait E_0000000000b435f0;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0000000000bcbbe0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000bccd60_0, 0, 32;
    %load/vec4 v0000000000bccd60_0;
    %inv;
    %addi 1, 0, 32;
    %store/vec4 v0000000000bd53f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bccc20_0, 0, 32;
T_8.0 ;
    %load/vec4 v0000000000bccc20_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_8.1, 5;
    %load/vec4 v0000000000bd53f0_0;
    %parti/s 30, 0, 2;
    %concati/vec4 0, 0, 2;
    %store/vec4 v0000000000bd3e10_0, 0, 32;
    %load/vec4 v0000000000bccc20_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000bccc20_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %load/vec4 v0000000000bd3e10_0;
    %store/vec4 v0000000000bd4130_0, 0, 32;
    %load/vec4 v0000000000bd4130_0;
    %muli 4, 0, 32;
    %store/vec4 v0000000000bd32d0_0, 0, 32;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0000000000a462e0;
T_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bbf090_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bbec30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bbeb90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bbe370_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bbfa90_0, 0, 32;
    %end;
    .thread T_9;
    .scope S_0000000000a462e0;
T_10 ;
    %wait E_0000000000b42df0;
    %load/vec4 v0000000000bbea50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_10.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_10.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_10.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_10.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_10.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_10.15, 6;
    %jmp T_10.16;
T_10.0 ;
    %load/vec4 v0000000000bbeeb0_0;
    %pad/u 33;
    %load/vec4 v0000000000bbfd10_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000bbfbd0_0, 0, 33;
    %jmp T_10.16;
T_10.1 ;
    %load/vec4 v0000000000bbeeb0_0;
    %pad/u 33;
    %load/vec4 v0000000000bbfd10_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000bbfbd0_0, 0, 33;
    %jmp T_10.16;
T_10.2 ;
    %load/vec4 v0000000000bbeeb0_0;
    %pad/u 33;
    %load/vec4 v0000000000bbfd10_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000bbfbd0_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000bbfa90_0, 0, 32;
    %jmp T_10.16;
T_10.3 ;
    %load/vec4 v0000000000bbfd10_0;
    %pad/u 33;
    %load/vec4 v0000000000bbeeb0_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000bbfbd0_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000bbfa90_0, 0, 32;
    %jmp T_10.16;
T_10.4 ;
    %load/vec4 v0000000000bbeeb0_0;
    %pad/u 33;
    %load/vec4 v0000000000bbfd10_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000bbfbd0_0, 0, 33;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0000000000bbfa90_0, 0, 32;
    %jmp T_10.16;
T_10.5 ;
    %load/vec4 v0000000000bbeeb0_0;
    %pad/u 33;
    %load/vec4 v0000000000bbfd10_0;
    %pad/u 33;
    %add;
    %load/vec4 v0000000000bbf6d0_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000bbfbd0_0, 0, 33;
    %jmp T_10.16;
T_10.6 ;
    %load/vec4 v0000000000bbeeb0_0;
    %pad/u 33;
    %load/vec4 v0000000000bbfd10_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000bbf6d0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000bbfbd0_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000bbfa90_0, 0, 32;
    %jmp T_10.16;
T_10.7 ;
    %load/vec4 v0000000000bbfd10_0;
    %pad/u 33;
    %load/vec4 v0000000000bbeeb0_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000bbf6d0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000bbfbd0_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000bbfa90_0, 0, 32;
    %jmp T_10.16;
T_10.8 ;
    %load/vec4 v0000000000bbeeb0_0;
    %pad/u 33;
    %load/vec4 v0000000000bbfd10_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000bbfbd0_0, 0, 33;
    %jmp T_10.16;
T_10.9 ;
    %load/vec4 v0000000000bbeeb0_0;
    %pad/u 33;
    %load/vec4 v0000000000bbfd10_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000bbfbd0_0, 0, 33;
    %jmp T_10.16;
T_10.10 ;
    %load/vec4 v0000000000bbeeb0_0;
    %pad/u 33;
    %load/vec4 v0000000000bbfd10_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000bbfbd0_0, 0, 33;
    %jmp T_10.16;
T_10.11 ;
    %load/vec4 v0000000000bbeeb0_0;
    %pad/u 33;
    %load/vec4 v0000000000bbfd10_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000bbfbd0_0, 0, 33;
    %jmp T_10.16;
T_10.12 ;
    %load/vec4 v0000000000bbeeb0_0;
    %pad/u 33;
    %load/vec4 v0000000000bbfd10_0;
    %pad/u 33;
    %or;
    %store/vec4 v0000000000bbfbd0_0, 0, 33;
    %jmp T_10.16;
T_10.13 ;
    %load/vec4 v0000000000bbfd10_0;
    %pad/u 33;
    %store/vec4 v0000000000bbfbd0_0, 0, 33;
    %jmp T_10.16;
T_10.14 ;
    %load/vec4 v0000000000bbeeb0_0;
    %pad/u 33;
    %load/vec4 v0000000000bbfd10_0;
    %pad/u 33;
    %inv;
    %and;
    %store/vec4 v0000000000bbfbd0_0, 0, 33;
    %jmp T_10.16;
T_10.15 ;
    %load/vec4 v0000000000bbfd10_0;
    %pad/u 33;
    %inv;
    %store/vec4 v0000000000bbfbd0_0, 0, 33;
    %jmp T_10.16;
T_10.16 ;
    %pop/vec4 1;
    %load/vec4 v0000000000bbfbd0_0;
    %cmpi/e 0, 0, 33;
    %flag_mov 8, 4;
    %jmp/0 T_10.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_10.18, 8;
T_10.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_10.18, 8;
 ; End of false expr.
    %blend;
T_10.18;
    %store/vec4 v0000000000bbec30_0, 0, 32;
    %load/vec4 v0000000000bbfbd0_0;
    %parti/s 1, 31, 6;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_10.19, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_10.20, 8;
T_10.19 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_10.20, 8;
 ; End of false expr.
    %blend;
T_10.20;
    %store/vec4 v0000000000bbf090_0, 0, 32;
    %load/vec4 v0000000000bbfbd0_0;
    %parti/s 1, 32, 7;
    %pad/u 32;
    %store/vec4 v0000000000bbeb90_0, 0, 32;
    %load/vec4 v0000000000bbfa90_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.21, 4;
    %load/vec4 v0000000000bbeeb0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000bbfd10_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_10.23, 4;
    %load/vec4 v0000000000bbfbd0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000bbfd10_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_10.25, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000bbe370_0, 0, 32;
    %jmp T_10.26;
T_10.25 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bbe370_0, 0, 32;
T_10.26 ;
    %jmp T_10.24;
T_10.23 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bbe370_0, 0, 32;
T_10.24 ;
T_10.21 ;
    %load/vec4 v0000000000bbfa90_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_10.27, 4;
    %load/vec4 v0000000000bbfd10_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000bbeeb0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_10.29, 4;
    %load/vec4 v0000000000bbfbd0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000bbeeb0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_10.31, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000bbe370_0, 0, 32;
    %jmp T_10.32;
T_10.31 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bbe370_0, 0, 32;
T_10.32 ;
    %jmp T_10.30;
T_10.29 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bbe370_0, 0, 32;
T_10.30 ;
T_10.27 ;
    %load/vec4 v0000000000bbfa90_0;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_10.33, 4;
    %load/vec4 v0000000000bbeeb0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000bbfd10_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_10.35, 4;
    %load/vec4 v0000000000bbeeb0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000bbfbd0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_10.37, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000bbe370_0, 0, 32;
    %jmp T_10.38;
T_10.37 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bbe370_0, 0, 32;
T_10.38 ;
    %jmp T_10.36;
T_10.35 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bbe370_0, 0, 32;
T_10.36 ;
T_10.33 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000000000bc2520;
T_11 ;
    %wait E_0000000000b43530;
    %load/vec4 v0000000000bc3800_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %jmp T_11.2;
T_11.0 ;
    %load/vec4 v0000000000bc4980_0;
    %store/vec4 v0000000000bc43e0_0, 0, 32;
    %jmp T_11.2;
T_11.1 ;
    %load/vec4 v0000000000bc3da0_0;
    %store/vec4 v0000000000bc43e0_0, 0, 32;
    %jmp T_11.2;
T_11.2 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0000000000bc61c0;
T_12 ;
    %wait E_0000000000b430f0;
    %load/vec4 v0000000000bcb280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0000000000bcb460_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_12.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_12.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_12.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_12.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_12.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_12.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_12.14, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_12.15, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_12.16, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_12.17, 6;
    %jmp T_12.18;
T_12.2 ;
    %pushi/vec4 1, 0, 16;
    %assign/vec4 v0000000000bca7e0_0, 0;
    %jmp T_12.18;
T_12.3 ;
    %pushi/vec4 2, 0, 16;
    %assign/vec4 v0000000000bca7e0_0, 0;
    %jmp T_12.18;
T_12.4 ;
    %pushi/vec4 4, 0, 16;
    %assign/vec4 v0000000000bca7e0_0, 0;
    %jmp T_12.18;
T_12.5 ;
    %pushi/vec4 8, 0, 16;
    %assign/vec4 v0000000000bca7e0_0, 0;
    %jmp T_12.18;
T_12.6 ;
    %pushi/vec4 16, 0, 16;
    %assign/vec4 v0000000000bca7e0_0, 0;
    %jmp T_12.18;
T_12.7 ;
    %pushi/vec4 32, 0, 16;
    %assign/vec4 v0000000000bca7e0_0, 0;
    %jmp T_12.18;
T_12.8 ;
    %pushi/vec4 64, 0, 16;
    %assign/vec4 v0000000000bca7e0_0, 0;
    %jmp T_12.18;
T_12.9 ;
    %pushi/vec4 128, 0, 16;
    %assign/vec4 v0000000000bca7e0_0, 0;
    %jmp T_12.18;
T_12.10 ;
    %pushi/vec4 256, 0, 16;
    %assign/vec4 v0000000000bca7e0_0, 0;
    %jmp T_12.18;
T_12.11 ;
    %pushi/vec4 512, 0, 16;
    %assign/vec4 v0000000000bca7e0_0, 0;
    %jmp T_12.18;
T_12.12 ;
    %pushi/vec4 1024, 0, 16;
    %assign/vec4 v0000000000bca7e0_0, 0;
    %jmp T_12.18;
T_12.13 ;
    %pushi/vec4 2048, 0, 16;
    %assign/vec4 v0000000000bca7e0_0, 0;
    %jmp T_12.18;
T_12.14 ;
    %pushi/vec4 4096, 0, 16;
    %assign/vec4 v0000000000bca7e0_0, 0;
    %jmp T_12.18;
T_12.15 ;
    %pushi/vec4 8192, 0, 16;
    %assign/vec4 v0000000000bca7e0_0, 0;
    %jmp T_12.18;
T_12.16 ;
    %pushi/vec4 16384, 0, 16;
    %assign/vec4 v0000000000bca7e0_0, 0;
    %jmp T_12.18;
T_12.17 ;
    %pushi/vec4 32768, 0, 16;
    %assign/vec4 v0000000000bca7e0_0, 0;
    %jmp T_12.18;
T_12.18 ;
    %pop/vec4 1;
    %jmp T_12.1;
T_12.0 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000000000bca7e0_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0000000000bc56d0;
T_13 ;
    %wait E_0000000000b43130;
    %load/vec4 v0000000000bcb640_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %jmp T_13.16;
T_13.0 ;
    %load/vec4 v0000000000bcb6e0_0;
    %assign/vec4 v0000000000bcb500_0, 0;
    %jmp T_13.16;
T_13.1 ;
    %load/vec4 v0000000000bc90c0_0;
    %assign/vec4 v0000000000bcb500_0, 0;
    %jmp T_13.16;
T_13.2 ;
    %load/vec4 v0000000000bcaf60_0;
    %assign/vec4 v0000000000bcb500_0, 0;
    %jmp T_13.16;
T_13.3 ;
    %load/vec4 v0000000000bc92a0_0;
    %assign/vec4 v0000000000bcb500_0, 0;
    %jmp T_13.16;
T_13.4 ;
    %load/vec4 v0000000000bc9160_0;
    %assign/vec4 v0000000000bcb500_0, 0;
    %jmp T_13.16;
T_13.5 ;
    %load/vec4 v0000000000bca4c0_0;
    %assign/vec4 v0000000000bcb500_0, 0;
    %jmp T_13.16;
T_13.6 ;
    %load/vec4 v0000000000bcb000_0;
    %assign/vec4 v0000000000bcb500_0, 0;
    %jmp T_13.16;
T_13.7 ;
    %load/vec4 v0000000000bcb5a0_0;
    %assign/vec4 v0000000000bcb500_0, 0;
    %jmp T_13.16;
T_13.8 ;
    %load/vec4 v0000000000bca240_0;
    %assign/vec4 v0000000000bcb500_0, 0;
    %jmp T_13.16;
T_13.9 ;
    %load/vec4 v0000000000bc98e0_0;
    %assign/vec4 v0000000000bcb500_0, 0;
    %jmp T_13.16;
T_13.10 ;
    %load/vec4 v0000000000bca100_0;
    %assign/vec4 v0000000000bcb500_0, 0;
    %jmp T_13.16;
T_13.11 ;
    %load/vec4 v0000000000bca380_0;
    %assign/vec4 v0000000000bcb500_0, 0;
    %jmp T_13.16;
T_13.12 ;
    %load/vec4 v0000000000bc9340_0;
    %assign/vec4 v0000000000bcb500_0, 0;
    %jmp T_13.16;
T_13.13 ;
    %load/vec4 v0000000000bc9b60_0;
    %assign/vec4 v0000000000bcb500_0, 0;
    %jmp T_13.16;
T_13.14 ;
    %load/vec4 v0000000000bca060_0;
    %assign/vec4 v0000000000bcb500_0, 0;
    %jmp T_13.16;
T_13.15 ;
    %load/vec4 v0000000000bc9fc0_0;
    %assign/vec4 v0000000000bcb500_0, 0;
    %jmp T_13.16;
T_13.16 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0000000000bc59f0;
T_14 ;
    %wait E_0000000000b431f0;
    %load/vec4 v0000000000bc9520_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_14.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_14.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_14.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_14.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_14.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_14.15, 6;
    %jmp T_14.16;
T_14.0 ;
    %load/vec4 v0000000000bc9ac0_0;
    %assign/vec4 v0000000000bc9e80_0, 0;
    %jmp T_14.16;
T_14.1 ;
    %load/vec4 v0000000000bca9c0_0;
    %assign/vec4 v0000000000bc9e80_0, 0;
    %jmp T_14.16;
T_14.2 ;
    %load/vec4 v0000000000bca1a0_0;
    %assign/vec4 v0000000000bc9e80_0, 0;
    %jmp T_14.16;
T_14.3 ;
    %load/vec4 v0000000000bca2e0_0;
    %assign/vec4 v0000000000bc9e80_0, 0;
    %jmp T_14.16;
T_14.4 ;
    %load/vec4 v0000000000bc9de0_0;
    %assign/vec4 v0000000000bc9e80_0, 0;
    %jmp T_14.16;
T_14.5 ;
    %load/vec4 v0000000000bca560_0;
    %assign/vec4 v0000000000bc9e80_0, 0;
    %jmp T_14.16;
T_14.6 ;
    %load/vec4 v0000000000bca600_0;
    %assign/vec4 v0000000000bc9e80_0, 0;
    %jmp T_14.16;
T_14.7 ;
    %load/vec4 v0000000000bcae20_0;
    %assign/vec4 v0000000000bc9e80_0, 0;
    %jmp T_14.16;
T_14.8 ;
    %load/vec4 v0000000000bcb140_0;
    %assign/vec4 v0000000000bc9e80_0, 0;
    %jmp T_14.16;
T_14.9 ;
    %load/vec4 v0000000000bca740_0;
    %assign/vec4 v0000000000bc9e80_0, 0;
    %jmp T_14.16;
T_14.10 ;
    %load/vec4 v0000000000bc97a0_0;
    %assign/vec4 v0000000000bc9e80_0, 0;
    %jmp T_14.16;
T_14.11 ;
    %load/vec4 v0000000000bca6a0_0;
    %assign/vec4 v0000000000bc9e80_0, 0;
    %jmp T_14.16;
T_14.12 ;
    %load/vec4 v0000000000bcb3c0_0;
    %assign/vec4 v0000000000bc9e80_0, 0;
    %jmp T_14.16;
T_14.13 ;
    %load/vec4 v0000000000bc95c0_0;
    %assign/vec4 v0000000000bc9e80_0, 0;
    %jmp T_14.16;
T_14.14 ;
    %load/vec4 v0000000000bcac40_0;
    %assign/vec4 v0000000000bc9e80_0, 0;
    %jmp T_14.16;
T_14.15 ;
    %load/vec4 v0000000000bc9840_0;
    %assign/vec4 v0000000000bc9e80_0, 0;
    %jmp T_14.16;
T_14.16 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0000000000bc6350;
T_15 ;
    %wait E_0000000000b43230;
    %load/vec4 v0000000000bc9980_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_15.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_15.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_15.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_15.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_15.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_15.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_15.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_15.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_15.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_15.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_15.15, 6;
    %jmp T_15.16;
T_15.0 ;
    %load/vec4 v0000000000bc9660_0;
    %assign/vec4 v0000000000bc9480_0, 0;
    %jmp T_15.16;
T_15.1 ;
    %load/vec4 v0000000000bcb780_0;
    %assign/vec4 v0000000000bc9480_0, 0;
    %jmp T_15.16;
T_15.2 ;
    %load/vec4 v0000000000bcad80_0;
    %assign/vec4 v0000000000bc9480_0, 0;
    %jmp T_15.16;
T_15.3 ;
    %load/vec4 v0000000000bcaba0_0;
    %assign/vec4 v0000000000bc9480_0, 0;
    %jmp T_15.16;
T_15.4 ;
    %load/vec4 v0000000000bc9f20_0;
    %assign/vec4 v0000000000bc9480_0, 0;
    %jmp T_15.16;
T_15.5 ;
    %load/vec4 v0000000000bcaa60_0;
    %assign/vec4 v0000000000bc9480_0, 0;
    %jmp T_15.16;
T_15.6 ;
    %load/vec4 v0000000000bcaec0_0;
    %assign/vec4 v0000000000bc9480_0, 0;
    %jmp T_15.16;
T_15.7 ;
    %load/vec4 v0000000000bcb320_0;
    %assign/vec4 v0000000000bc9480_0, 0;
    %jmp T_15.16;
T_15.8 ;
    %load/vec4 v0000000000bc9200_0;
    %assign/vec4 v0000000000bc9480_0, 0;
    %jmp T_15.16;
T_15.9 ;
    %load/vec4 v0000000000bc93e0_0;
    %assign/vec4 v0000000000bc9480_0, 0;
    %jmp T_15.16;
T_15.10 ;
    %load/vec4 v0000000000bcab00_0;
    %assign/vec4 v0000000000bc9480_0, 0;
    %jmp T_15.16;
T_15.11 ;
    %load/vec4 v0000000000bcb0a0_0;
    %assign/vec4 v0000000000bc9480_0, 0;
    %jmp T_15.16;
T_15.12 ;
    %load/vec4 v0000000000bca920_0;
    %assign/vec4 v0000000000bc9480_0, 0;
    %jmp T_15.16;
T_15.13 ;
    %load/vec4 v0000000000bcb1e0_0;
    %assign/vec4 v0000000000bc9480_0, 0;
    %jmp T_15.16;
T_15.14 ;
    %load/vec4 v0000000000bcb820_0;
    %assign/vec4 v0000000000bc9480_0, 0;
    %jmp T_15.16;
T_15.15 ;
    %load/vec4 v0000000000bcace0_0;
    %assign/vec4 v0000000000bc9480_0, 0;
    %jmp T_15.16;
T_15.16 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0000000000bc6670;
T_16 ;
    %wait E_0000000000b433f0;
    %load/vec4 v0000000000bca420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0000000000bc9d40_0;
    %assign/vec4 v0000000000bc9a20_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0000000000bc9c00_0;
    %assign/vec4 v0000000000bc9a20_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0000000000bc2cf0;
T_17 ;
    %wait E_0000000000b42d30;
    %load/vec4 v0000000000bc3d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0000000000bc4c00_0;
    %assign/vec4 v0000000000bc4ca0_0, 0;
T_17.0 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0000000000bc6e40;
T_18 ;
    %wait E_0000000000b42d30;
    %load/vec4 v0000000000bc3ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0000000000bc31c0_0;
    %assign/vec4 v0000000000bc3260_0, 0;
T_18.0 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0000000000bc6b20;
T_19 ;
    %wait E_0000000000b42d30;
    %load/vec4 v0000000000bc7960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v0000000000bc8360_0;
    %assign/vec4 v0000000000bc8040_0, 0;
T_19.0 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0000000000bc5540;
T_20 ;
    %wait E_0000000000b42d30;
    %load/vec4 v0000000000bc8e00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v0000000000bc8180_0;
    %assign/vec4 v0000000000bc84a0_0, 0;
T_20.0 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0000000000bc5b80;
T_21 ;
    %wait E_0000000000b42d30;
    %load/vec4 v0000000000bc82c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v0000000000bc85e0_0;
    %assign/vec4 v0000000000bc75a0_0, 0;
T_21.0 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0000000000bc6cb0;
T_22 ;
    %wait E_0000000000b42d30;
    %load/vec4 v0000000000bc7dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v0000000000bc7b40_0;
    %assign/vec4 v0000000000bc8400_0, 0;
T_22.0 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0000000000bc5860;
T_23 ;
    %wait E_0000000000b42d30;
    %load/vec4 v0000000000bc8ae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v0000000000bc8680_0;
    %assign/vec4 v0000000000bc8ea0_0, 0;
T_23.0 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0000000000bc5090;
T_24 ;
    %wait E_0000000000b42d30;
    %load/vec4 v0000000000bc70a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %load/vec4 v0000000000bc8f40_0;
    %assign/vec4 v0000000000bc73c0_0, 0;
T_24.0 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0000000000bc53b0;
T_25 ;
    %wait E_0000000000b42d30;
    %load/vec4 v0000000000bc8860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %load/vec4 v0000000000bc8720_0;
    %assign/vec4 v0000000000bc8c20_0, 0;
T_25.0 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0000000000bc5220;
T_26 ;
    %wait E_0000000000b42d30;
    %load/vec4 v0000000000bc7460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %load/vec4 v0000000000bc7280_0;
    %assign/vec4 v0000000000bc7320_0, 0;
T_26.0 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0000000000bc6800;
T_27 ;
    %wait E_0000000000b42d30;
    %load/vec4 v0000000000bc33a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %load/vec4 v0000000000bc4020_0;
    %assign/vec4 v0000000000bc4200_0, 0;
T_27.0 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0000000000bc5d10;
T_28 ;
    %wait E_0000000000b42d30;
    %load/vec4 v0000000000bc7aa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %load/vec4 v0000000000bc3440_0;
    %assign/vec4 v0000000000bc34e0_0, 0;
T_28.0 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0000000000bc6990;
T_29 ;
    %wait E_0000000000b42d30;
    %load/vec4 v0000000000bc7780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %load/vec4 v0000000000bc89a0_0;
    %assign/vec4 v0000000000bc7500_0, 0;
T_29.0 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0000000000bc64e0;
T_30 ;
    %wait E_0000000000b42d30;
    %load/vec4 v0000000000bc78c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %load/vec4 v0000000000bc7d20_0;
    %assign/vec4 v0000000000bc7f00_0, 0;
T_30.0 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0000000000bc5ea0;
T_31 ;
    %wait E_0000000000b42d30;
    %load/vec4 v0000000000bc8900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %load/vec4 v0000000000bc8b80_0;
    %assign/vec4 v0000000000bc71e0_0, 0;
T_31.0 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0000000000bc6030;
T_32 ;
    %wait E_0000000000b430b0;
    %load/vec4 v0000000000bc7be0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %load/vec4 v0000000000bc7fa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000bc8a40_0, 0;
    %jmp T_32.3;
T_32.2 ;
    %load/vec4 v0000000000bc80e0_0;
    %assign/vec4 v0000000000bc8a40_0, 0;
T_32.3 ;
T_32.0 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0000000000bc2390;
T_33 ;
    %wait E_0000000000b43570;
    %load/vec4 v0000000000bc4520_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_33.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_33.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_33.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_33.3, 6;
    %jmp T_33.4;
T_33.0 ;
    %load/vec4 v0000000000bc4700_0;
    %store/vec4 v0000000000bc3580_0, 0, 32;
    %jmp T_33.4;
T_33.1 ;
    %load/vec4 v0000000000bc3940_0;
    %store/vec4 v0000000000bc3580_0, 0, 32;
    %jmp T_33.4;
T_33.2 ;
    %load/vec4 v0000000000bc3080_0;
    %store/vec4 v0000000000bc3580_0, 0, 32;
    %jmp T_33.4;
T_33.3 ;
    %load/vec4 v0000000000bc3620_0;
    %store/vec4 v0000000000bc3580_0, 0, 32;
    %jmp T_33.4;
T_33.4 ;
    %pop/vec4 1;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0000000000bc2070;
T_34 ;
    %wait E_0000000000b42f30;
    %load/vec4 v0000000000bc47a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_34.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_34.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_34.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_34.3, 6;
    %jmp T_34.4;
T_34.0 ;
    %load/vec4 v0000000000bc4840_0;
    %store/vec4 v0000000000bc4de0_0, 0, 32;
    %jmp T_34.4;
T_34.1 ;
    %load/vec4 v0000000000bc3b20_0;
    %store/vec4 v0000000000bc4de0_0, 0, 32;
    %jmp T_34.4;
T_34.2 ;
    %load/vec4 v0000000000bc39e0_0;
    %store/vec4 v0000000000bc4de0_0, 0, 32;
    %jmp T_34.4;
T_34.3 ;
    %load/vec4 v0000000000bc3a80_0;
    %store/vec4 v0000000000bc4de0_0, 0, 32;
    %jmp T_34.4;
T_34.4 ;
    %pop/vec4 1;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0000000000bc29d0;
T_35 ;
    %wait E_0000000000b426b0;
    %load/vec4 v0000000000bc40c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_35.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_35.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_35.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_35.3, 6;
    %jmp T_35.4;
T_35.0 ;
    %load/vec4 v0000000000bc38a0_0;
    %store/vec4 v0000000000bc4f20_0, 0, 32;
    %jmp T_35.4;
T_35.1 ;
    %load/vec4 v0000000000bc4a20_0;
    %store/vec4 v0000000000bc4f20_0, 0, 32;
    %jmp T_35.4;
T_35.2 ;
    %load/vec4 v0000000000bc36c0_0;
    %store/vec4 v0000000000bc4f20_0, 0, 32;
    %jmp T_35.4;
T_35.3 ;
    %load/vec4 v0000000000bc3760_0;
    %store/vec4 v0000000000bc4f20_0, 0, 32;
    %jmp T_35.4;
T_35.4 ;
    %pop/vec4 1;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0000000000a46600;
T_36 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bc06a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bc09c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bbe230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bbfb30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bbe2d0_0, 0, 1;
    %end;
    .thread T_36;
    .scope S_0000000000a46600;
T_37 ;
    %wait E_0000000000b43470;
    %load/vec4 v0000000000bbeaf0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000000bbe550_0;
    %cmpi/e 0, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_37.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bc06a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bc09c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bbe230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bbfb30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bbe2d0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000000000bbf630_0, 0, 4;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0000000000bbe550_0;
    %parti/s 3, 25, 6;
    %store/vec4 v0000000000bbfe50_0, 0, 3;
    %load/vec4 v0000000000bbfe50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_37.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_37.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_37.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_37.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_37.6, 6;
    %jmp T_37.7;
T_37.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bc06a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000bc09c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bbe230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bbfb30_0, 0, 1;
    %load/vec4 v0000000000bbe550_0;
    %parti/s 4, 21, 6;
    %store/vec4 v0000000000bbf630_0, 0, 4;
    %jmp T_37.7;
T_37.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000bc06a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000bc09c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bbe230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bbfb30_0, 0, 1;
    %load/vec4 v0000000000bbe550_0;
    %parti/s 4, 21, 6;
    %store/vec4 v0000000000bbf630_0, 0, 4;
    %jmp T_37.7;
T_37.4 ;
    %load/vec4 v0000000000bbe550_0;
    %parti/s 1, 23, 6;
    %store/vec4 v0000000000bc13c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bc06a0_0, 0, 1;
    %load/vec4 v0000000000bbe550_0;
    %parti/s 1, 20, 6;
    %store/vec4 v0000000000bbe230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bbfb30_0, 0, 1;
    %load/vec4 v0000000000bbe230_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_37.8, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bc09c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000bbe2d0_0, 0, 1;
    %jmp T_37.9;
T_37.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bc09c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bbe2d0_0, 0, 1;
T_37.9 ;
    %load/vec4 v0000000000bc13c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_37.10, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000000000bbf630_0, 0, 4;
    %jmp T_37.11;
T_37.10 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000000000bbf630_0, 0, 4;
T_37.11 ;
    %jmp T_37.7;
T_37.5 ;
    %load/vec4 v0000000000bbe550_0;
    %parti/s 1, 23, 6;
    %store/vec4 v0000000000bc13c0_0, 0, 1;
    %load/vec4 v0000000000bbe550_0;
    %parti/s 1, 20, 6;
    %store/vec4 v0000000000bbe230_0, 0, 1;
    %load/vec4 v0000000000bc13c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_37.12, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000000000bbf630_0, 0, 4;
    %jmp T_37.13;
T_37.12 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000000000bbf630_0, 0, 4;
T_37.13 ;
    %load/vec4 v0000000000bbe230_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_37.14, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bc09c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000bbe2d0_0, 0, 1;
    %jmp T_37.15;
T_37.14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bc09c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bbe2d0_0, 0, 1;
T_37.15 ;
    %load/vec4 v0000000000bbe550_0;
    %parti/s 8, 4, 4;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_37.16, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bc0920_0, 0, 1;
    %jmp T_37.17;
T_37.16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000bc0920_0, 0, 1;
T_37.17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bc06a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bbfb30_0, 0, 1;
    %jmp T_37.7;
T_37.6 ;
    %load/vec4 v0000000000bbe550_0;
    %parti/s 1, 24, 6;
    %store/vec4 v0000000000bbf9f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000bbfb30_0, 0, 1;
    %load/vec4 v0000000000bbf9f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_37.18, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bc06a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bc09c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bbe230_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000000000bbf630_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bbe2d0_0, 0, 1;
    %jmp T_37.19;
T_37.18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bc06a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000bc09c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bbe230_0, 0, 1;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000000000bbf630_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bbe2d0_0, 0, 1;
T_37.19 ;
    %jmp T_37.7;
T_37.7 ;
    %pop/vec4 1;
T_37.1 ;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0000000000a65520;
T_38 ;
    %wait E_0000000000b428f0;
    %load/vec4 v0000000000bc0740_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_38.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_38.1, 6;
    %jmp T_38.2;
T_38.0 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0000000000bc16e0_0, 0, 7;
    %jmp T_38.2;
T_38.1 ;
    %load/vec4 v0000000000bc1640_0;
    %store/vec4 v0000000000bc16e0_0, 0, 7;
    %jmp T_38.2;
T_38.2 ;
    %pop/vec4 1;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0000000000a0f680;
T_39 ;
    %wait E_0000000000b42d30;
    %load/vec4 v0000000000b24f00_0;
    %parti/s 1, 6, 4;
    %assign/vec4 v0000000000b24960_0, 0;
    %load/vec4 v0000000000b24f00_0;
    %parti/s 4, 2, 3;
    %assign/vec4 v0000000000b23740_0, 0;
    %load/vec4 v0000000000b24f00_0;
    %parti/s 1, 1, 2;
    %assign/vec4 v0000000000b25400_0, 0;
    %load/vec4 v0000000000b24f00_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0000000000b240a0_0, 0;
    %load/vec4 v0000000000b0a510_0;
    %assign/vec4 v0000000000b24780_0, 0;
    %load/vec4 v0000000000a77390_0;
    %assign/vec4 v0000000000b24640_0, 0;
    %load/vec4 v0000000000bbd440_0;
    %assign/vec4 v0000000000bbcc20_0, 0;
    %load/vec4 v0000000000bbd4e0_0;
    %assign/vec4 v0000000000bbc540_0, 0;
    %load/vec4 v0000000000bbd1c0_0;
    %assign/vec4 v0000000000bbc220_0, 0;
    %load/vec4 v0000000000b25540_0;
    %assign/vec4 v0000000000b252c0_0, 0;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0000000000b24aa0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000000000b23ec0_0, 0;
    %load/vec4 v0000000000a77250_0;
    %assign/vec4 v0000000000b245a0_0, 0;
    %jmp T_39;
    .thread T_39;
    .scope S_0000000000a46470;
T_40 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bbecd0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bbee10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bbed70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bbf270_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bbe730_0, 0, 32;
    %end;
    .thread T_40;
    .scope S_0000000000a46470;
T_41 ;
    %wait E_0000000000b42e30;
    %load/vec4 v0000000000bbf810_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_41.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_41.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_41.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_41.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_41.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_41.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_41.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_41.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_41.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_41.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_41.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_41.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_41.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_41.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_41.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_41.15, 6;
    %jmp T_41.16;
T_41.0 ;
    %load/vec4 v0000000000bbe690_0;
    %pad/u 33;
    %load/vec4 v0000000000bbe0f0_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000bbf1d0_0, 0, 33;
    %jmp T_41.16;
T_41.1 ;
    %load/vec4 v0000000000bbe690_0;
    %pad/u 33;
    %load/vec4 v0000000000bbe0f0_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000bbf1d0_0, 0, 33;
    %jmp T_41.16;
T_41.2 ;
    %load/vec4 v0000000000bbe690_0;
    %pad/u 33;
    %load/vec4 v0000000000bbe0f0_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000bbf1d0_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000bbe730_0, 0, 32;
    %jmp T_41.16;
T_41.3 ;
    %load/vec4 v0000000000bbe0f0_0;
    %pad/u 33;
    %load/vec4 v0000000000bbe690_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000bbf1d0_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000bbe730_0, 0, 32;
    %jmp T_41.16;
T_41.4 ;
    %load/vec4 v0000000000bbe690_0;
    %pad/u 33;
    %load/vec4 v0000000000bbe0f0_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000bbf1d0_0, 0, 33;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0000000000bbe730_0, 0, 32;
    %jmp T_41.16;
T_41.5 ;
    %load/vec4 v0000000000bbe690_0;
    %pad/u 33;
    %load/vec4 v0000000000bbe0f0_0;
    %pad/u 33;
    %add;
    %load/vec4 v0000000000bbe910_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000bbf1d0_0, 0, 33;
    %jmp T_41.16;
T_41.6 ;
    %load/vec4 v0000000000bbe690_0;
    %pad/u 33;
    %load/vec4 v0000000000bbe0f0_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000bbe910_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000bbf1d0_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000bbe730_0, 0, 32;
    %jmp T_41.16;
T_41.7 ;
    %load/vec4 v0000000000bbe0f0_0;
    %pad/u 33;
    %load/vec4 v0000000000bbe690_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000bbe910_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000bbf1d0_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000bbe730_0, 0, 32;
    %jmp T_41.16;
T_41.8 ;
    %load/vec4 v0000000000bbe690_0;
    %pad/u 33;
    %load/vec4 v0000000000bbe0f0_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000bbf1d0_0, 0, 33;
    %jmp T_41.16;
T_41.9 ;
    %load/vec4 v0000000000bbe690_0;
    %pad/u 33;
    %load/vec4 v0000000000bbe0f0_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000bbf1d0_0, 0, 33;
    %jmp T_41.16;
T_41.10 ;
    %load/vec4 v0000000000bbe690_0;
    %pad/u 33;
    %load/vec4 v0000000000bbe0f0_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000bbf1d0_0, 0, 33;
    %jmp T_41.16;
T_41.11 ;
    %load/vec4 v0000000000bbe690_0;
    %pad/u 33;
    %load/vec4 v0000000000bbe0f0_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000bbf1d0_0, 0, 33;
    %jmp T_41.16;
T_41.12 ;
    %load/vec4 v0000000000bbe690_0;
    %pad/u 33;
    %load/vec4 v0000000000bbe0f0_0;
    %pad/u 33;
    %or;
    %store/vec4 v0000000000bbf1d0_0, 0, 33;
    %jmp T_41.16;
T_41.13 ;
    %load/vec4 v0000000000bbe0f0_0;
    %pad/u 33;
    %store/vec4 v0000000000bbf1d0_0, 0, 33;
    %jmp T_41.16;
T_41.14 ;
    %load/vec4 v0000000000bbe690_0;
    %pad/u 33;
    %load/vec4 v0000000000bbe0f0_0;
    %pad/u 33;
    %inv;
    %and;
    %store/vec4 v0000000000bbf1d0_0, 0, 33;
    %jmp T_41.16;
T_41.15 ;
    %load/vec4 v0000000000bbe0f0_0;
    %pad/u 33;
    %inv;
    %store/vec4 v0000000000bbf1d0_0, 0, 33;
    %jmp T_41.16;
T_41.16 ;
    %pop/vec4 1;
    %load/vec4 v0000000000bbf1d0_0;
    %cmpi/e 0, 0, 33;
    %flag_mov 8, 4;
    %jmp/0 T_41.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_41.18, 8;
T_41.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_41.18, 8;
 ; End of false expr.
    %blend;
T_41.18;
    %store/vec4 v0000000000bbee10_0, 0, 32;
    %load/vec4 v0000000000bbf1d0_0;
    %parti/s 1, 31, 6;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_41.19, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_41.20, 8;
T_41.19 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_41.20, 8;
 ; End of false expr.
    %blend;
T_41.20;
    %store/vec4 v0000000000bbecd0_0, 0, 32;
    %load/vec4 v0000000000bbf1d0_0;
    %parti/s 1, 32, 7;
    %pad/u 32;
    %store/vec4 v0000000000bbed70_0, 0, 32;
    %load/vec4 v0000000000bbe730_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_41.21, 4;
    %load/vec4 v0000000000bbe690_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000bbe0f0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_41.23, 4;
    %load/vec4 v0000000000bbf1d0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000bbe0f0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_41.25, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000bbf270_0, 0, 32;
    %jmp T_41.26;
T_41.25 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bbf270_0, 0, 32;
T_41.26 ;
    %jmp T_41.24;
T_41.23 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bbf270_0, 0, 32;
T_41.24 ;
T_41.21 ;
    %load/vec4 v0000000000bbe730_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_41.27, 4;
    %load/vec4 v0000000000bbe0f0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000bbe690_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_41.29, 4;
    %load/vec4 v0000000000bbf1d0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000bbe690_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_41.31, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000bbf270_0, 0, 32;
    %jmp T_41.32;
T_41.31 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bbf270_0, 0, 32;
T_41.32 ;
    %jmp T_41.30;
T_41.29 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bbf270_0, 0, 32;
T_41.30 ;
T_41.27 ;
    %load/vec4 v0000000000bbe730_0;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_41.33, 4;
    %load/vec4 v0000000000bbe690_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000bbe0f0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_41.35, 4;
    %load/vec4 v0000000000bbe690_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000bbf1d0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_41.37, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000bbf270_0, 0, 32;
    %jmp T_41.38;
T_41.37 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bbf270_0, 0, 32;
T_41.38 ;
    %jmp T_41.36;
T_41.35 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bbf270_0, 0, 32;
T_41.36 ;
T_41.33 ;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0000000000bd10d0;
T_42 ;
    %wait E_0000000000b429b0;
    %load/vec4 v0000000000bd4ef0_0;
    %parti/s 3, 25, 6;
    %store/vec4 v0000000000bd3870_0, 0, 3;
    %load/vec4 v0000000000bd4ef0_0;
    %parti/s 2, 5, 4;
    %store/vec4 v0000000000bd3cd0_0, 0, 2;
    %load/vec4 v0000000000bd3870_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_42.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_42.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_42.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_42.3, 6;
    %jmp T_42.4;
T_42.0 ;
    %load/vec4 v0000000000bd39b0_0;
    %store/vec4 v0000000000bd46d0_0, 0, 32;
    %load/vec4 v0000000000bd4ef0_0;
    %parti/s 5, 7, 4;
    %pad/u 32;
    %store/vec4 v0000000000bd4b30_0, 0, 32;
    %load/vec4 v0000000000bd3910_0;
    %store/vec4 v0000000000bd4810_0, 0, 1;
    %load/vec4 v0000000000bd3cd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_42.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_42.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_42.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_42.8, 6;
    %jmp T_42.9;
T_42.5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bd4590_0, 0, 32;
T_42.10 ;
    %load/vec4 v0000000000bd4590_0;
    %load/vec4 v0000000000bd4b30_0;
    %cmp/s;
    %jmp/0xz T_42.11, 5;
    %load/vec4 v0000000000bd46d0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000bd4810_0, 0, 1;
    %load/vec4 v0000000000bd46d0_0;
    %parti/s 31, 0, 2;
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000000000bd46d0_0, 0, 32;
    %load/vec4 v0000000000bd4590_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000bd4590_0, 0, 32;
    %jmp T_42.10;
T_42.11 ;
    %load/vec4 v0000000000bd4810_0;
    %store/vec4 v0000000000bd3910_0, 0, 1;
    %load/vec4 v0000000000bd46d0_0;
    %store/vec4 v0000000000bd4a90_0, 0, 32;
    %jmp T_42.9;
T_42.6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bd4590_0, 0, 32;
T_42.12 ;
    %load/vec4 v0000000000bd4590_0;
    %load/vec4 v0000000000bd4b30_0;
    %cmp/s;
    %jmp/0xz T_42.13, 5;
    %load/vec4 v0000000000bd46d0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0000000000bd4810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000000000bd46d0_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000bd46d0_0, 0, 32;
    %load/vec4 v0000000000bd4590_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000bd4590_0, 0, 32;
    %jmp T_42.12;
T_42.13 ;
    %load/vec4 v0000000000bd4810_0;
    %store/vec4 v0000000000bd3910_0, 0, 1;
    %load/vec4 v0000000000bd46d0_0;
    %store/vec4 v0000000000bd4a90_0, 0, 32;
    %jmp T_42.9;
T_42.7 ;
    %load/vec4 v0000000000bd39b0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000bd3a50_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bd4590_0, 0, 32;
T_42.14 ;
    %load/vec4 v0000000000bd4590_0;
    %load/vec4 v0000000000bd4b30_0;
    %cmp/s;
    %jmp/0xz T_42.15, 5;
    %load/vec4 v0000000000bd46d0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0000000000bd4810_0, 0, 1;
    %load/vec4 v0000000000bd3a50_0;
    %load/vec4 v0000000000bd46d0_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000bd46d0_0, 0, 32;
    %load/vec4 v0000000000bd4590_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000bd4590_0, 0, 32;
    %jmp T_42.14;
T_42.15 ;
    %load/vec4 v0000000000bd4810_0;
    %store/vec4 v0000000000bd3910_0, 0, 1;
    %load/vec4 v0000000000bd46d0_0;
    %store/vec4 v0000000000bd4a90_0, 0, 32;
    %jmp T_42.9;
T_42.8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bd4590_0, 0, 32;
T_42.16 ;
    %load/vec4 v0000000000bd4590_0;
    %load/vec4 v0000000000bd4b30_0;
    %cmp/s;
    %jmp/0xz T_42.17, 5;
    %load/vec4 v0000000000bd46d0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0000000000bd4810_0, 0, 1;
    %load/vec4 v0000000000bd46d0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000000000bd46d0_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000bd46d0_0, 0, 32;
    %load/vec4 v0000000000bd4590_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000bd4590_0, 0, 32;
    %jmp T_42.16;
T_42.17 ;
    %load/vec4 v0000000000bd4810_0;
    %store/vec4 v0000000000bd3910_0, 0, 1;
    %load/vec4 v0000000000bd46d0_0;
    %store/vec4 v0000000000bd4a90_0, 0, 32;
    %jmp T_42.9;
T_42.9 ;
    %pop/vec4 1;
    %jmp T_42.4;
T_42.1 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0000000000bd4ef0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000bd46d0_0, 0, 32;
    %load/vec4 v0000000000bd4ef0_0;
    %parti/s 4, 8, 5;
    %pad/u 32;
    %muli 2, 0, 32;
    %store/vec4 v0000000000bd4b30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bd4590_0, 0, 32;
T_42.18 ;
    %load/vec4 v0000000000bd4590_0;
    %load/vec4 v0000000000bd4b30_0;
    %cmp/s;
    %jmp/0xz T_42.19, 5;
    %load/vec4 v0000000000bd46d0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000000000bd46d0_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000bd46d0_0, 0, 32;
    %load/vec4 v0000000000bd4590_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000bd4590_0, 0, 32;
    %jmp T_42.18;
T_42.19 ;
    %load/vec4 v0000000000bd46d0_0;
    %store/vec4 v0000000000bd4a90_0, 0, 32;
    %jmp T_42.4;
T_42.2 ;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0000000000bd4ef0_0;
    %parti/s 12, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000bd4a90_0, 0, 32;
    %jmp T_42.4;
T_42.3 ;
    %load/vec4 v0000000000bd4ef0_0;
    %parti/s 8, 4, 4;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_42.20, 4;
    %pushi/vec4 0, 0, 28;
    %load/vec4 v0000000000bd4ef0_0;
    %parti/s 4, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000bd4a90_0, 0, 32;
    %jmp T_42.21;
T_42.20 ;
    %load/vec4 v0000000000bd4ef0_0;
    %parti/s 2, 5, 4;
    %store/vec4 v0000000000bd55d0_0, 0, 2;
    %load/vec4 v0000000000bd55d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_42.22, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_42.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_42.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_42.25, 6;
    %jmp T_42.26;
T_42.22 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bd4590_0, 0, 32;
T_42.27 ;
    %load/vec4 v0000000000bd4590_0;
    %load/vec4 v0000000000bd4b30_0;
    %cmp/s;
    %jmp/0xz T_42.28, 5;
    %load/vec4 v0000000000bd46d0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000bd4810_0, 0, 1;
    %load/vec4 v0000000000bd46d0_0;
    %parti/s 31, 0, 2;
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000000000bd46d0_0, 0, 32;
    %load/vec4 v0000000000bd4590_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000bd4590_0, 0, 32;
    %jmp T_42.27;
T_42.28 ;
    %load/vec4 v0000000000bd4810_0;
    %store/vec4 v0000000000bd3910_0, 0, 1;
    %load/vec4 v0000000000bd46d0_0;
    %store/vec4 v0000000000bd4a90_0, 0, 32;
    %jmp T_42.26;
T_42.23 ;
    %load/vec4 v0000000000bd4b30_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_42.29, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bd46d0_0, 0, 32;
    %jmp T_42.30;
T_42.29 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bd4590_0, 0, 32;
T_42.31 ;
    %load/vec4 v0000000000bd4590_0;
    %load/vec4 v0000000000bd4b30_0;
    %cmp/s;
    %jmp/0xz T_42.32, 5;
    %load/vec4 v0000000000bd46d0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0000000000bd4810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000000000bd46d0_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000bd46d0_0, 0, 32;
    %load/vec4 v0000000000bd4590_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000bd4590_0, 0, 32;
    %jmp T_42.31;
T_42.32 ;
T_42.30 ;
    %load/vec4 v0000000000bd4810_0;
    %store/vec4 v0000000000bd3910_0, 0, 1;
    %load/vec4 v0000000000bd46d0_0;
    %store/vec4 v0000000000bd4a90_0, 0, 32;
    %jmp T_42.26;
T_42.24 ;
    %load/vec4 v0000000000bd4b30_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_42.33, 4;
    %load/vec4 v0000000000bd46d0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_42.35, 4;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0000000000bd46d0_0, 0, 32;
    %jmp T_42.36;
T_42.35 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bd46d0_0, 0, 32;
T_42.36 ;
    %jmp T_42.34;
T_42.33 ;
    %load/vec4 v0000000000bd39b0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000bd3a50_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bd4590_0, 0, 32;
T_42.37 ;
    %load/vec4 v0000000000bd4590_0;
    %load/vec4 v0000000000bd4b30_0;
    %cmp/s;
    %jmp/0xz T_42.38, 5;
    %load/vec4 v0000000000bd46d0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0000000000bd4810_0, 0, 1;
    %load/vec4 v0000000000bd3a50_0;
    %load/vec4 v0000000000bd46d0_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000bd46d0_0, 0, 32;
    %load/vec4 v0000000000bd4590_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000bd4590_0, 0, 32;
    %jmp T_42.37;
T_42.38 ;
T_42.34 ;
    %load/vec4 v0000000000bd4810_0;
    %store/vec4 v0000000000bd3910_0, 0, 1;
    %load/vec4 v0000000000bd46d0_0;
    %store/vec4 v0000000000bd4a90_0, 0, 32;
    %jmp T_42.26;
T_42.25 ;
    %load/vec4 v0000000000bd4b30_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_42.39, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bd4590_0, 0, 32;
T_42.41 ;
    %load/vec4 v0000000000bd4590_0;
    %cmpi/s 31, 0, 32;
    %jmp/0xz T_42.42, 5;
    %load/vec4 v0000000000bd46d0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000bd4810_0, 0, 1;
    %load/vec4 v0000000000bd46d0_0;
    %parti/s 31, 0, 2;
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000000000bd5530_0, 0, 32;
    %load/vec4 v0000000000bd4590_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000bd4590_0, 0, 32;
    %jmp T_42.41;
T_42.42 ;
    %load/vec4 v0000000000bd5530_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000bd4810_0, 0, 1;
    %pushi/vec4 0, 0, 28;
    %load/vec4 v0000000000bd4ef0_0;
    %parti/s 4, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000bd5490_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bd4590_0, 0, 32;
T_42.43 ;
    %load/vec4 v0000000000bd4590_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_42.44, 5;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000000000bd5490_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000bd4bd0_0, 0, 32;
    %load/vec4 v0000000000bd4590_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000bd4590_0, 0, 32;
    %jmp T_42.43;
T_42.44 ;
    %load/vec4 v0000000000bd4bd0_0;
    %store/vec4 v0000000000bd49f0_0, 0, 32;
    %load/vec4 v0000000000bd4810_0;
    %load/vec4 v0000000000bd49f0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %or;
    %pad/u 32;
    %store/vec4 v0000000000bd46d0_0, 0, 32;
    %jmp T_42.40;
T_42.39 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bd4590_0, 0, 32;
T_42.45 ;
    %load/vec4 v0000000000bd4590_0;
    %load/vec4 v0000000000bd4b30_0;
    %cmp/s;
    %jmp/0xz T_42.46, 5;
    %load/vec4 v0000000000bd46d0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0000000000bd4810_0, 0, 1;
    %load/vec4 v0000000000bd46d0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000000000bd46d0_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000bd46d0_0, 0, 32;
    %load/vec4 v0000000000bd4590_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000bd4590_0, 0, 32;
    %jmp T_42.45;
T_42.46 ;
T_42.40 ;
    %load/vec4 v0000000000bd4810_0;
    %store/vec4 v0000000000bd3910_0, 0, 1;
    %load/vec4 v0000000000bd46d0_0;
    %store/vec4 v0000000000bd4a90_0, 0, 32;
    %jmp T_42.26;
T_42.26 ;
    %pop/vec4 1;
T_42.21 ;
    %jmp T_42.4;
T_42.4 ;
    %pop/vec4 1;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0000000000bc2200;
T_43 ;
    %wait E_0000000000b42ff0;
    %load/vec4 v0000000000bc0880_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_43.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_43.1, 6;
    %jmp T_43.2;
T_43.0 ;
    %load/vec4 v0000000000bc01a0_0;
    %store/vec4 v0000000000bc0e20_0, 0, 32;
    %jmp T_43.2;
T_43.1 ;
    %load/vec4 v0000000000bc02e0_0;
    %store/vec4 v0000000000bc0e20_0, 0, 32;
    %jmp T_43.2;
T_43.2 ;
    %pop/vec4 1;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0000000000a0cd90;
T_44 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000b2b3f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000b2bd50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000b2adb0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000b2b670_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000b2a090_0, 0, 1;
    %end;
    .thread T_44;
    .scope S_0000000000a0cd90;
T_45 ;
    %wait E_0000000000b42d30;
    %load/vec4 v0000000000b2b2b0_0;
    %parti/s 1, 3, 3;
    %pad/u 32;
    %assign/vec4 v0000000000b2b3f0_0, 0;
    %load/vec4 v0000000000b2b2b0_0;
    %parti/s 1, 2, 3;
    %pad/u 32;
    %assign/vec4 v0000000000b2bd50_0, 0;
    %load/vec4 v0000000000b2b2b0_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %assign/vec4 v0000000000b2adb0_0, 0;
    %load/vec4 v0000000000b2b2b0_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %assign/vec4 v0000000000b2b670_0, 0;
    %load/vec4 v0000000000b2b8f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_45.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_45.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_45.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_45.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_45.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_45.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_45.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_45.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_45.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_45.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_45.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_45.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_45.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_45.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_45.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_45.15, 6;
    %jmp T_45.16;
T_45.0 ;
    %load/vec4 v0000000000b2bd50_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_45.17, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000b2a090_0, 0;
    %jmp T_45.18;
T_45.17 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b2a090_0, 0;
T_45.18 ;
    %jmp T_45.16;
T_45.1 ;
    %load/vec4 v0000000000b2bd50_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_45.19, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000b2a090_0, 0;
    %jmp T_45.20;
T_45.19 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b2a090_0, 0;
T_45.20 ;
    %jmp T_45.16;
T_45.2 ;
    %load/vec4 v0000000000b2adb0_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_45.21, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000b2a090_0, 0;
    %jmp T_45.22;
T_45.21 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b2a090_0, 0;
T_45.22 ;
    %jmp T_45.16;
T_45.3 ;
    %load/vec4 v0000000000b2adb0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_45.23, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000b2a090_0, 0;
    %jmp T_45.24;
T_45.23 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b2a090_0, 0;
T_45.24 ;
    %jmp T_45.16;
T_45.4 ;
    %load/vec4 v0000000000b2b3f0_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_45.25, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000b2a090_0, 0;
    %jmp T_45.26;
T_45.25 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b2a090_0, 0;
T_45.26 ;
    %jmp T_45.16;
T_45.5 ;
    %load/vec4 v0000000000b2b3f0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_45.27, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000b2a090_0, 0;
    %jmp T_45.28;
T_45.27 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b2a090_0, 0;
T_45.28 ;
    %jmp T_45.16;
T_45.6 ;
    %load/vec4 v0000000000b2b670_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_45.29, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000b2a090_0, 0;
    %jmp T_45.30;
T_45.29 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b2a090_0, 0;
T_45.30 ;
    %jmp T_45.16;
T_45.7 ;
    %load/vec4 v0000000000b2b670_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_45.31, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000b2a090_0, 0;
    %jmp T_45.32;
T_45.31 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b2a090_0, 0;
T_45.32 ;
    %jmp T_45.16;
T_45.8 ;
    %load/vec4 v0000000000b2adb0_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000b2bd50_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.33, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000b2a090_0, 0;
    %jmp T_45.34;
T_45.33 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b2a090_0, 0;
T_45.34 ;
    %jmp T_45.16;
T_45.9 ;
    %load/vec4 v0000000000b2adb0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000000b2bd50_0;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_45.35, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000b2a090_0, 0;
    %jmp T_45.36;
T_45.35 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b2a090_0, 0;
T_45.36 ;
    %jmp T_45.16;
T_45.10 ;
    %load/vec4 v0000000000b2b670_0;
    %load/vec4 v0000000000b2b3f0_0;
    %cmp/e;
    %jmp/0xz  T_45.37, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000b2a090_0, 0;
    %jmp T_45.38;
T_45.37 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b2a090_0, 0;
T_45.38 ;
    %jmp T_45.16;
T_45.11 ;
    %load/vec4 v0000000000b2b670_0;
    %load/vec4 v0000000000b2b3f0_0;
    %cmp/ne;
    %jmp/0xz  T_45.39, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000b2a090_0, 0;
    %jmp T_45.40;
T_45.39 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b2a090_0, 0;
T_45.40 ;
    %jmp T_45.16;
T_45.12 ;
    %load/vec4 v0000000000b2bd50_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000000b2b3f0_0;
    %load/vec4 v0000000000b2b670_0;
    %cmp/e;
    %flag_or 4, 8;
    %jmp/0xz  T_45.41, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000b2a090_0, 0;
    %jmp T_45.42;
T_45.41 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b2a090_0, 0;
T_45.42 ;
    %jmp T_45.16;
T_45.13 ;
    %load/vec4 v0000000000b2bd50_0;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000000b2b3f0_0;
    %load/vec4 v0000000000b2b670_0;
    %cmp/ne;
    %flag_or 4, 8;
    %jmp/0xz  T_45.43, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000b2a090_0, 0;
    %jmp T_45.44;
T_45.43 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b2a090_0, 0;
T_45.44 ;
    %jmp T_45.16;
T_45.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000b2a090_0, 0;
    %jmp T_45.16;
T_45.15 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000b2a090_0, 0;
    %jmp T_45.16;
T_45.16 ;
    %pop/vec4 1;
    %jmp T_45;
    .thread T_45;
    .scope S_0000000000a0cf20;
T_46 ;
    %wait E_0000000000b42870;
    %load/vec4 v0000000000b2ac70_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000b2b5d0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000b2b710_0, 0, 1;
    %jmp T_46.1;
T_46.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000b2b710_0, 0, 1;
T_46.1 ;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_0000000000a0d0b0;
T_47 ;
    %wait E_0000000000b42d30;
    %load/vec4 v0000000000b2a950_0;
    %assign/vec4 v0000000000b2bb70_0, 0;
    %load/vec4 v0000000000b23e20_0;
    %assign/vec4 v0000000000b29f50_0, 0;
    %load/vec4 v0000000000b2ad10_0;
    %assign/vec4 v0000000000b2bdf0_0, 0;
    %load/vec4 v0000000000b2a9f0_0;
    %assign/vec4 v0000000000b2a630_0, 0;
    %load/vec4 v0000000000b2aa90_0;
    %assign/vec4 v0000000000b2a4f0_0, 0;
    %load/vec4 v0000000000b2b990_0;
    %assign/vec4 v0000000000b2a770_0, 0;
    %load/vec4 v0000000000b2ba30_0;
    %assign/vec4 v0000000000b2a8b0_0, 0;
    %jmp T_47;
    .thread T_47;
    .scope S_0000000000a65200;
T_48 ;
    %wait E_0000000000b433b0;
    %load/vec4 v0000000000bc04c0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/z;
    %jmp/1 T_48.0, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/z;
    %jmp/1 T_48.1, 4;
    %jmp T_48.2;
T_48.0 ;
    %load/vec4 v0000000000bc1460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.3, 8;
    %load/vec4 v0000000000bc0420_0;
    %pad/u 8;
    %ix/getv 4, v0000000000bc0380_0;
    %store/vec4a v0000000000bc1280, 4, 0;
    %jmp T_48.4;
T_48.3 ;
    %ix/getv 4, v0000000000bc0380_0;
    %load/vec4a v0000000000bc1280, 4;
    %pad/u 32;
    %store/vec4 v0000000000bc1d20_0, 0, 32;
T_48.4 ;
    %jmp T_48.2;
T_48.1 ;
    %load/vec4 v0000000000bc1460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.5, 8;
    %load/vec4 v0000000000bc0420_0;
    %parti/s 8, 24, 6;
    %ix/getv 4, v0000000000bc0380_0;
    %store/vec4a v0000000000bc1280, 4, 0;
    %load/vec4 v0000000000bc0420_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0000000000bc0380_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000000bc1280, 4, 0;
    %load/vec4 v0000000000bc0420_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0000000000bc0380_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000000bc1280, 4, 0;
    %load/vec4 v0000000000bc0420_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0000000000bc0380_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000000bc1280, 4, 0;
    %jmp T_48.6;
T_48.5 ;
    %load/vec4 v0000000000bc0380_0;
    %pad/u 33;
    %addi 0, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000bc1280, 4;
    %load/vec4 v0000000000bc0380_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000bc1280, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000bc0380_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000bc1280, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000bc0380_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000bc1280, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000bc1d20_0, 0, 32;
T_48.6 ;
    %jmp T_48.2;
T_48.2 ;
    %pop/vec4 1;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0000000000bc2e80;
T_49 ;
    %wait E_0000000000b431b0;
    %load/vec4 v0000000000bc0f60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_49.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_49.1, 6;
    %jmp T_49.2;
T_49.0 ;
    %load/vec4 v0000000000bc0b00_0;
    %store/vec4 v0000000000bc0ce0_0, 0, 32;
    %jmp T_49.2;
T_49.1 ;
    %load/vec4 v0000000000bc0c40_0;
    %store/vec4 v0000000000bc0ce0_0, 0, 32;
    %jmp T_49.2;
T_49.2 ;
    %pop/vec4 1;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0000000000a072c0;
T_50 ;
    %wait E_0000000000b42d30;
    %load/vec4 v0000000000bbd300_0;
    %assign/vec4 v0000000000bbd260_0, 0;
    %load/vec4 v0000000000bbdb20_0;
    %assign/vec4 v0000000000bbd9e0_0, 0;
    %load/vec4 v0000000000bbd3a0_0;
    %assign/vec4 v0000000000bbd940_0, 0;
    %load/vec4 v0000000000bbd6c0_0;
    %assign/vec4 v0000000000bbca40_0, 0;
    %load/vec4 v0000000000bbc9a0_0;
    %assign/vec4 v0000000000bbcf40_0, 0;
    %jmp T_50;
    .thread T_50;
    .scope S_0000000000bc2b60;
T_51 ;
    %wait E_0000000000b432f0;
    %load/vec4 v0000000000bc48e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_51.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_51.1, 6;
    %jmp T_51.2;
T_51.0 ;
    %load/vec4 v0000000000bc4d40_0;
    %store/vec4 v0000000000bc4480_0, 0, 32;
    %jmp T_51.2;
T_51.1 ;
    %load/vec4 v0000000000bc4660_0;
    %store/vec4 v0000000000bc4480_0, 0, 32;
    %jmp T_51.2;
T_51.2 ;
    %pop/vec4 1;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0000000000a65390;
T_52 ;
    %wait E_0000000000b42fb0;
    %load/vec4 v0000000000bc10a0_0;
    %load/vec4 v0000000000bc1500_0;
    %load/vec4 v0000000000bc0560_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000bc1820_0;
    %load/vec4 v0000000000bc0560_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bc18c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bc1e60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bc1dc0_0, 0, 1;
    %jmp T_52.1;
T_52.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000bc18c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000bc1e60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000bc1dc0_0, 0, 1;
T_52.1 ;
    %load/vec4 v0000000000bc0100_0;
    %load/vec4 v0000000000bc1500_0;
    %load/vec4 v0000000000bc0560_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000bc1820_0;
    %load/vec4 v0000000000bc0560_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000000000bc0600_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000000000bc1320_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000000000bc1780_0, 0, 2;
    %jmp T_52.3;
T_52.2 ;
    %load/vec4 v0000000000bc0240_0;
    %load/vec4 v0000000000bc1500_0;
    %load/vec4 v0000000000bc1000_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000bc1820_0;
    %load/vec4 v0000000000bc1000_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.4, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000000000bc0600_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000000000bc1320_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000000000bc1780_0, 0, 2;
    %jmp T_52.5;
T_52.4 ;
    %load/vec4 v0000000000bc1aa0_0;
    %load/vec4 v0000000000bc1500_0;
    %load/vec4 v0000000000bc15a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000bc1820_0;
    %load/vec4 v0000000000bc15a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.6, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000000000bc0600_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000000000bc1320_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000000000bc1780_0, 0, 2;
    %jmp T_52.7;
T_52.6 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000000bc0600_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000000bc1320_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000000bc1780_0, 0, 2;
T_52.7 ;
T_52.5 ;
T_52.3 ;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_0000000000b6b7d0;
T_53 ;
    %vpi_func 2 85 "$fopen" 32, "ramintr.txt", "rb" {0 0 0};
    %store/vec4 v0000000000bd6250_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bd37d0_0, 0, 32;
T_53.0 ;
    %vpi_func 2 87 "$feof" 32, v0000000000bd6250_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_53.1, 8;
    %vpi_func 2 88 "$fscanf" 32, v0000000000bd6250_0, "%b", v0000000000bd61b0_0 {0 0 0};
    %store/vec4 v0000000000bd6110_0, 0, 32;
    %load/vec4 v0000000000bd61b0_0;
    %pad/u 8;
    %ix/getv 4, v0000000000bd37d0_0;
    %store/vec4a v0000000000bc4160, 4, 0;
    %load/vec4 v0000000000bd37d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000bd37d0_0, 0, 32;
    %jmp T_53.0;
T_53.1 ;
    %vpi_call 2 93 "$fclose", v0000000000bd6250_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bd6c50_0, 0, 32;
    %pushi/vec4 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0000000000bd6c50_0;
    %store/vec4 v0000000000bd37d0_0, 0, 32;
    %end;
    .thread T_53;
    .scope S_0000000000b6b7d0;
T_54 ;
    %vpi_call 2 108 "$display", "\012\012/*--------------------------------------  IF Stage  --------------------------------------*/\012 \012" {0 0 0};
    %end;
    .thread T_54;
    .scope S_0000000000b6b7d0;
T_55 ;
    %wait E_0000000000b42cf0;
    %vpi_call 2 122 "$display", " ------- MUX 2x1 PCin (salida) -------- \012" {0 0 0};
    %vpi_call 2 124 "$display", "PC4 - 0: %b  clk: %0d", v0000000000bd5d50_0, $time {0 0 0};
    %vpi_call 2 125 "$display", "TA - 1: %b   clk: %0d", v0000000000bd6f70_0, $time {0 0 0};
    %vpi_call 2 126 "$display", "choose_ta_r_nop: %b                         clk: %0d ", v0000000000bd6070_0, $time {0 0 0};
    %vpi_call 2 127 "$display", "PCin: %b     clk: %0d \012\012", v0000000000bd64d0_0, $time {0 0 0};
    %jmp T_55;
    .thread T_55, $push;
    .scope S_0000000000b6b7d0;
T_56 ;
    %wait E_0000000000b42af0;
    %vpi_call 2 132 "$display", " ------- INSTR MEM  -------- \012" {0 0 0};
    %vpi_call 2 134 "$display", "PCout: %b  clk: %0d", v0000000000bd6430_0, $time {0 0 0};
    %vpi_call 2 135 "$display", "DataOut: %b     PCout%b  clk: %0d\012\012 ", v0000000000bd41d0_0, v0000000000bd6430_0, $time {0 0 0};
    %jmp T_56;
    .thread T_56, $push;
    .scope S_0000000000b6b7d0;
T_57 ;
    %wait E_0000000000b410b0;
    %vpi_call 2 145 "$display", " ------- ALU PC+4 --------\012 " {0 0 0};
    %vpi_call 2 147 "$display", "PCout _A: %b  clk: %0d", v0000000000bd6430_0, $time {0 0 0};
    %vpi_call 2 148 "$display", "Entrada B: %b  clk: %0d", 32'b00000000000000000000000000000100, $time {0 0 0};
    %vpi_call 2 149 "$display", "Suma A&B: %b  clk: %0d", 4'b0100, $time {0 0 0};
    %vpi_call 2 150 "$display", "Carry In: %b  clk: %0d", 1'b0, $time {0 0 0};
    %vpi_call 2 151 "$display", "PC + 4: %b  clk: %0d", v0000000000bd5d50_0, $time {0 0 0};
    %vpi_call 2 152 "$display", "Condition Codes: %b  clk: %0d\012\012 ", v0000000000bd5b70_0, $time {0 0 0};
    %jmp T_57;
    .thread T_57, $push;
    .scope S_0000000000b6b7d0;
T_58 ;
    %wait E_0000000000b40c30;
    %delay 2, 0;
    %vpi_call 2 167 "$display", " ------- IF_ID_PIPE REG -------- " {0 0 0};
    %vpi_call 2 169 "$display", "ID_Bit23_0 %b ", v0000000000bd5850_0 {0 0 0};
    %vpi_call 2 170 "$display", "Next_PC %b ", v0000000000bd4090_0 {0 0 0};
    %vpi_call 2 171 "$display", "ID_Bit19_16 %b ", v0000000000bd3af0_0 {0 0 0};
    %vpi_call 2 172 "$display", "ID_Bit3_0 %b ", v0000000000bd3190_0 {0 0 0};
    %vpi_call 2 173 "$display", "ID_Bit31_28 %b ", v0000000000bd4310_0 {0 0 0};
    %vpi_call 2 174 "$display", "ID_Bit15_12 %b ", v0000000000bd5710_0 {0 0 0};
    %vpi_call 2 175 "$display", "choose_ta_r_nop %b ", v0000000000bd6070_0 {0 0 0};
    %vpi_call 2 176 "$display", "IF_ID_Load %b ", v0000000000bd34b0_0 {0 0 0};
    %vpi_call 2 177 "$display", "clk %b ", v0000000000bd6890_0 {0 0 0};
    %vpi_call 2 178 "$display", "PC4 %b ", v0000000000bd5d50_0 {0 0 0};
    %vpi_call 2 179 "$display", "DataOut %b", v0000000000bd41d0_0 {0 0 0};
    %jmp T_58;
    .thread T_58, $push;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "ppu2.v";
    "./ALU-SSExtender/PF1_Ortiz_Colon_Ashley_ALU.v";
    "./register_file/PF1_Nazario_Morales_Victor_rf.v";
    "./ALU-SSExtender/PF1_Ortiz_Colon_Ashley_Sign_Shift_Extender.v";
