#include <stdexcept>
#include "Imsic.hpp"

using namespace TT_IMSIC;

/// Until we have C++23 and std::byteswap
template <typename T,
            std::enable_if_t<std::is_integral_v<T>, int> = 0>
constexpr T byteswap(T x)
{
  if constexpr (sizeof(x) == 1)
    return x;
  if constexpr (sizeof(x) == 2)
    return __builtin_bswap16(x);
  if constexpr (sizeof(x) == 4)
    return __builtin_bswap32(x);
  if constexpr (sizeof(x) == 8)
    return __builtin_bswap64(x);
  assert(0 && "Error: Assertion failed");
  return 0;
}

template <typename URV>
bool
File::iregRead(unsigned sel, URV& val) const
{
  using EIC = ExternalInterruptCsr;
  val = 0;

  if ((sel == EIC::SRES0) or
      (sel >= EIC::SRES1 and sel <= EIC::SRES2))
    return true;
  if (sel >= EIC::IPRIO0 and sel <= EIC::IPRIO15) // accessible when V=1
    return true;

  if (sel == EIC::DELIVERY)
    val = delivery_;
  else if (sel == EIC::THRESHOLD)
    val = threshold_;
  else
    {
      unsigned offset = 0;
      const std::vector<bool>* vecPtr = nullptr;
      if (sel >= EIC::P0 and sel <= EIC::P63)
        {
          offset = sel - EIC::P0;
          vecPtr = &pending_;
        }
      else if (sel >= EIC::E0 and sel <= EIC::E63)
        {
          offset = sel - EIC::E0;
          vecPtr = &enabled_;
        }
      else
        return false;

      if constexpr (sizeof(URV) == 8)
        if (offset & 1)
          return false;

      const auto& vec = *vecPtr;
      constexpr size_t bits = sizeof(URV)*8;
      unsigned begin = offset*32;
      unsigned end = std::min(begin + bits, vec.size());
      // slow, use bitset?
      for (unsigned i = begin; i < end; i++)
        val |= uint64_t(vec.at(i)) << (i - begin);
    }

  return true;
}


template <typename URV>
bool
File::iregWrite(unsigned sel, URV val)
{
  using EIC = ExternalInterruptCsr;

  if (trace_)
    selects_.emplace_back(sel, sizeof(URV));

  if ((sel == EIC::SRES0) or
           (sel >= EIC::SRES1 and sel <= EIC::SRES2))
    return true;
  if (sel >= EIC::IPRIO0 and sel <= EIC::IPRIO15)
    return true;

  if (sel == EIC::DELIVERY)
    {
      // Legalize value.
      if ((aplic_ and val != 0x40000000) or not aplic_)
        val = val & 1;
      delivery_ = val;
    }
  else if (sel == EIC::THRESHOLD)
    threshold_ = val & thresholdMask_;
  else
    {
      unsigned offset = 0;
      std::vector<bool>* vecPtr = nullptr;
      if (sel >= EIC::P0 and sel <= EIC::P63)
        {
          offset = sel - EIC::P0;
          vecPtr = &pending_;
        }
      else if (sel >= EIC::E0 and sel <= EIC::E63)
        {
          offset = sel - EIC::E0;
          vecPtr = &enabled_;
        }
      else
        return false;

      if constexpr (sizeof(URV) == 8)
        if (offset & 1)
          return false;

      if (sel == EIC::P0 or sel == EIC::E0)
	val = (val >> 1) << 1;   // Bit corresponding to id 0 is not writable.

      auto& vec = *vecPtr;
      constexpr size_t bits = sizeof(URV)*8;
      unsigned begin = offset*32;
      unsigned end = std::min(begin + bits, vec.size());
      for (unsigned i = begin; i < end; i++)
        vec[i] = (val >> (i - begin)) & 1;

      updateTopId();
    }

  return true;
}


bool
Imsic::write(uint64_t addr,  unsigned size, uint64_t data)
{
  if (size != 4)
    return false;

  uint32_t word = data;

  File* file = nullptr;
  bool isMachine = false;
  bool isSupervisor = false;
  bool isGuest = false;
  unsigned guestIx = 0;

  if (mfile_.coversAddress(addr))
    {
      file = &mfile_;
      isMachine = true;
    }
  else if (sfile_.coversAddress(addr))
    {
      file = &sfile_;
      isSupervisor = true;
    }
  else
    for (size_t i = 1; i < gfiles_.size(); ++i)
      if (gfiles_.at(i).coversAddress(addr))
	{
	  file = &gfiles_.at(i);
	  guestIx = i;
	  isGuest = true;
	}

  if (not file)
    return false;  // Address is not covered by this imsic

  if (not file->isValidAddress(addr))
    return false;

  if (addr == file->address())
    file->setPending(word, true);
  else if (addr == file->address() + 4)
    {
      word = byteswap(word);
      file->setPending(word, true);
    }

  if (file->canDeliver() and file->topId())
    {
      if (isMachine and mInterrupt_)
        mInterrupt_(true);

      if (isSupervisor and sInterrupt_)
        sInterrupt_(true);

      if (isGuest and gInterrupt_)
        gInterrupt_(true, guestIx);
    }

  return true;
}


ImsicMgr::ImsicMgr(unsigned pageSize)
  : pageSize_(pageSize)
{
  if (pageSize_ == 0)
    throw std::runtime_error("Zero page size in ImsciMgr constructor.");
}


bool
ImsicMgr::configureMachine(uint64_t addr, uint64_t stride, unsigned ids,
                           unsigned thresholdMax, bool aplic)
{
  if ((addr % pageSize_) != 0 or (stride % pageSize_) != 0 or stride == 0)
    return false;

  if (ids == 0 or (ids % 64) != 0)
    return false;

  mbase_ = addr;
  mstride_ = stride;
  for (const auto& imsic : imsics_)
    {
      imsic->configureMachine(addr, ids, pageSize_, thresholdMax, aplic);
      addr += stride;
    }
  return true;
}


bool
ImsicMgr::configureSupervisor(uint64_t addr, uint64_t stride, unsigned ids,
                              unsigned thresholdMax, bool aplic)
{
  if ((addr % pageSize_) != 0 or (stride % pageSize_) != 0 or stride == 0)
    return false;

  if (ids == 0 or (ids % 64) != 0)
    return false;

  sbase_ = addr;
  sstride_ = stride;
  for (const auto& imsic : imsics_)
    {
      imsic->configureSupervisor(addr, ids, pageSize_, thresholdMax, aplic);
      addr += stride;
    }
  return true;
}


bool
ImsicMgr::configureGuests(unsigned n, unsigned ids, unsigned thresholdMax)
{
  if (sstride_ < static_cast<uint64_t>((n+1) * pageSize_))
    return false;  // No enough space.

  for (const auto& imsic : imsics_)
    imsic->configureGuests(n, ids, pageSize_, thresholdMax);

  return true;
}


template
bool
File::iregRead<uint32_t>(unsigned, uint32_t&) const;

template
bool
File::iregRead<uint64_t>(unsigned, uint64_t&) const;

template
bool
File::iregWrite<uint32_t>(unsigned, uint32_t);

template
bool
File::iregWrite<uint64_t>(unsigned, uint64_t);
