{"vcs1":{"timestamp_begin":1747236322.069896790, "rt":7.95, "ut":8.07, "st":0.62}}
{"vcselab":{"timestamp_begin":1747236330.105562645, "rt":0.38, "ut":0.25, "st":0.12}}
{"link":{"timestamp_begin":1747236330.546527814, "rt":0.43, "ut":0.17, "st":0.24}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747236321.432550616}
{"VCS_COMP_START_TIME": 1747236321.432550616}
{"VCS_COMP_END_TIME": 1747236331.128479324}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 483564}}
{"vcselab": {"peak_mem": 183884}}
