
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /opt/Xilinx/Vivado/2019.2/scripts/vivado_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'YL_HUANG' on host 'r7515ed520.EE.NCTU.edu.tw' (Linux_x86_64 version 3.10.0-1160.11.1.el7.x86_64) on Sun Sep 18 16:17:28 CST 2022
INFO: [HLS 200-10] On os "CentOS Linux release 7.9.2009 (Core)"
INFO: [HLS 200-10] In directory '/home/YL_HUANG/9_23/relu_array'
Sourcing Tcl script 'build_prj.tcl'
INFO: [HLS 200-10] Opening project '/home/YL_HUANG/9_23/relu_array/myproject_prj'.
INFO: [HLS 200-10] Adding design file 'firmware/myproject.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'myproject_test.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'firmware/weights' to the project
INFO: [HLS 200-10] Adding test bench file 'tb_data' to the project
INFO: [HLS 200-10] Opening solution '/home/YL_HUANG/9_23/relu_array/myproject_prj/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-e'
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
INFO: [XFORM 203-1161] The maximum of name length is set into 60.
***** C SIMULATION *****
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../firmware/myproject.cpp in debug mode
   Generating csim.exe
Processing input 0
Predictions
0 0 0 0 0 0 0 0 2 2 2 2 3 3 3 3 4 4 4 4 5 5 5 5 6 6 6 6 7 7 7 7 8 8 8 8 9 9 9 9 10 10 10 10 11 11 11 11 12 12 12 12 13 13 13 13 14 14 14 14 15 15 15 15 16 16 16 16 17 17 17 17 18 18 18 18 19 19 19 19 20 20 20 20 21 21 21 21 22 22 22 22 23 23 23 23 24 24 24 24 25 25 25 25 26 26 26 26 27 27 27 27 28 28 28 28 29 29 29 29 30 30 30 30 31 31 31 31 32 32 32 32 33 33 33 33 34 34 34 34 35 35 35 35 36 36 36 36 37 37 37 37 38 38 38 38 39 39 39 39 40 40 40 40 41 41 41 41 42 42 42 42 43 43 43 43 44 44 44 44 45 45 45 45 46 46 46 46 47 47 47 47 48 48 48 48 49 49 49 49 50 50 50 50 51 51 51 51 52 52 52 52 53 53 53 53 54 54 54 54 55 55 55 55 56 56 56 56 57 57 57 57 58 58 58 58 59 59 59 59 60 60 60 60 61 61 61 61 62 62 62 62 63 63 63 63 64 64 64 64 65 65 65 65 66 66 66 66 67 67 67 67 68 68 68 68 69 69 69 69 70 70 70 70 71 71 71 71 72 72 72 72 73 73 73 73 74 74 74 74 75 75 75 75 76 76 76 76 77 77 77 77 78 78 78 78 79 79 79 79 80 80 80 80 81 81 81 81 82 82 82 82 83 83 83 83 84 84 84 84 85 85 85 85 86 86 86 86 87 87 87 87 88 88 88 88 89 89 89 89 90 90 90 90 91 91 91 91 92 92 92 92 93 93 93 93 94 94 94 94 95 95 95 95 96 96 96 96 97 97 97 97 98 98 98 98 99 99 99 99 100 100 100 100 101 101 101 101 102 102 102 102 103 103 103 103 104 104 104 104 105 105 105 105 106 106 106 106 107 107 107 107 108 108 108 108 109 109 109 109 110 110 110 110 111 111 111 111 112 112 112 112 113 113 113 113 114 114 114 114 115 115 115 115 116 116 116 116 117 117 117 117 118 118 118 118 119 119 119 119 120 120 120 120 121 121 121 121 122 122 122 122 123 123 123 123 124 124 124 124 125 125 125 125 126 126 126 126 127 127 127 127 128 128 128 128 129 129 129 129 130 130 130 130 131 131 131 131 132 132 132 132 133 133 133 133 134 134 134 134 135 135 135 135 136 136 136 136 137 137 137 137 138 138 138 138 139 139 139 139 140 140 140 140 141 141 141 141 142 142 142 142 143 143 143 143 144 144 144 144 145 145 145 145 146 146 146 146 147 147 147 147 148 148 148 148 149 149 149 149 150 150 150 150 151 151 151 151 152 152 152 152 153 153 153 153 154 154 154 154 155 155 155 155 156 156 156 156 157 157 157 157 158 158 158 158 159 159 159 159 160 160 160 160 161 161 161 161 162 162 162 162 163 163 163 163 164 164 164 164 165 165 165 165 166 166 166 166 167 167 167 167 168 168 168 168 169 169 169 169 170 170 170 170 171 171 171 171 172 172 172 172 173 173 173 173 174 174 174 174 175 175 175 175 176 176 176 176 177 177 177 177 178 178 178 178 179 179 179 179 180 180 180 180 181 181 181 181 182 182 182 182 183 183 183 183 184 184 184 184 185 185 185 185 186 186 186 186 187 187 187 187 188 188 188 188 189 189 189 189 190 190 190 190 191 191 191 191 192 192 192 192 193 193 193 193 194 194 194 194 195 195 195 195 196 196 196 196 197 197 197 197 198 198 198 198 199 199 199 199 200 200 200 200 201 201 201 201 202 202 202 202 203 203 203 203 204 204 204 204 205 205 205 205 206 206 206 206 207 207 207 207 208 208 208 208 209 209 209 209 210 210 210 210 211 211 211 211 212 212 212 212 213 213 213 213 214 214 214 214 215 215 215 215 216 216 216 216 217 217 217 217 218 218 218 218 219 219 219 219 220 220 220 220 221 221 221 221 222 222 222 222 223 223 223 223 224 224 224 224 225 225 225 225 226 226 226 226 227 227 227 227 228 228 228 228 229 229 229 229 230 230 230 230 231 231 231 231 232 232 232 232 233 233 233 233 234 234 234 234 235 235 235 235 236 236 236 236 237 237 237 237 238 238 238 238 239 239 239 239 240 240 240 240 241 241 241 241 242 242 242 242 243 243 243 243 244 244 244 244 245 245 245 245 246 246 246 246 247 247 247 247 248 248 248 248 249 249 249 249 250 250 250 250 251 251 251 251 252 252 252 252 253 253 253 253 254 254 254 254 255 255 255 255 256 256 256 256 257 257 257 257 258 258 258 258 259 259 259 259 260 260 260 260 261 261 261 261 262 262 262 262 263 263 263 263 264 264 264 264 265 265 265 265 266 266 266 266 267 267 267 267 268 268 268 268 269 269 269 269 270 270 270 270 271 271 271 271 272 272 272 272 273 273 273 273 274 274 274 274 275 275 275 275 276 276 276 276 277 277 277 277 278 278 278 278 279 279 279 279 280 280 280 280 281 281 281 281 282 282 282 282 283 283 283 283 284 284 284 284 285 285 285 285 286 286 286 286 287 287 287 287 288 288 288 288 289 289 289 289 290 290 290 290 291 291 291 291 292 292 292 292 293 293 293 293 294 294 294 294 295 295 295 295 296 296 296 296 297 297 297 297 298 298 298 298 299 299 299 299 300 300 300 300 301 301 301 301 302 302 302 302 303 303 303 303 304 304 304 304 305 305 305 305 306 306 306 306 307 307 307 307 308 308 308 308 309 309 309 309 310 310 310 310 311 311 311 311 312 312 312 312 313 313 313 313 314 314 314 314 315 315 315 315 316 316 316 316 317 317 317 317 318 318 318 318 319 319 319 319 320 320 320 320 321 321 321 321 322 322 322 322 323 323 323 323 324 324 324 324 325 325 325 325 326 326 326 326 327 327 327 327 328 328 328 328 329 329 329 329 330 330 330 330 331 331 331 331 332 332 332 332 333 333 333 333 334 334 334 334 335 335 335 335 336 336 336 336 337 337 337 337 338 338 338 338 339 339 339 339 340 340 340 340 341 341 341 341 342 342 342 342 343 343 343 343 344 344 344 344 345 345 345 345 346 346 346 346 347 347 347 347 348 348 348 348 349 349 349 349 350 350 350 350 351 351 351 351 352 352 352 352 353 353 353 353 354 354 354 354 355 355 355 355 356 356 356 356 357 357 357 357 358 358 358 358 359 359 359 359 360 360 360 360 361 361 361 361 362 362 362 362 363 363 363 363 364 364 364 364 365 365 365 365 366 366 366 366 367 367 367 367 368 368 368 368 369 369 369 369 370 370 370 370 371 371 371 371 372 372 372 372 373 373 373 373 374 374 374 374 375 375 375 375 376 376 376 376 377 377 377 377 378 378 378 378 379 379 379 379 380 380 380 380 381 381 381 381 382 382 382 382 383 383 383 383 384 384 384 384 385 385 385 385 386 386 386 386 387 387 387 387 388 388 388 388 389 389 389 389 390 390 390 390 391 391 391 391 392 392 392 392 393 393 393 393 394 394 394 394 395 395 395 395 396 396 396 396 397 397 397 397 398 398 398 398 399 399 399 399 400 400 400 400 401 401 401 401 402 402 402 402 403 403 403 403 404 404 404 404 405 405 405 405 406 406 406 406 407 407 407 407 408 408 408 408 409 409 409 409 410 410 410 410 411 411 411 411 412 412 412 412 413 413 413 413 414 414 414 414 415 415 415 415 416 416 416 416 417 417 417 417 418 418 418 418 419 419 419 419 420 420 420 420 421 421 421 421 422 422 422 422 423 423 423 423 424 424 424 424 425 425 425 425 426 426 426 426 427 427 427 427 428 428 428 428 429 429 429 429 430 430 430 430 431 431 431 431 432 432 432 432 433 433 433 433 434 434 434 434 435 435 435 435 436 436 436 436 437 437 437 437 438 438 438 438 439 439 439 439 440 440 440 440 441 441 441 441 442 442 442 442 443 443 443 443 444 444 444 444 445 445 445 445 446 446 446 446 447 447 447 447 448 448 448 448 449 449 449 449 450 450 450 450 451 451 451 451 452 452 452 452 453 453 453 453 454 454 454 454 455 455 455 455 456 456 456 456 457 457 457 457 458 458 458 458 459 459 459 459 460 460 460 460 461 461 461 461 462 462 462 462 463 463 463 463 464 464 464 464 465 465 465 465 466 466 466 466 467 467 467 467 468 468 468 468 469 469 469 469 470 470 470 470 471 471 471 471 472 472 472 472 473 473 473 473 474 474 474 474 475 475 475 475 476 476 476 476 477 477 477 477 478 478 478 478 479 479 479 479 480 480 480 480 481 481 481 481 482 482 482 482 483 483 483 483 484 484 484 484 485 485 485 485 486 486 486 486 487 487 487 487 488 488 488 488 489 489 489 489 490 490 490 490 491 491 491 491 492 492 492 492 493 493 493 493 494 494 494 494 495 495 495 495 496 496 496 496 497 497 497 497 498 498 498 498 499 499 499 499 500 500 500 500 501 501 501 501 502 502 502 502 503 503 503 503 504 504 504 504 505 505 505 505 506 506 506 506 507 507 507 507 508 508 508 508 509 509 509 509 510 510 510 510 511 511 511 511 512 512 512 512 513 513 513 513 514 514 514 514 515 515 515 515 516 516 516 516 517 517 517 517 518 518 518 518 519 519 519 519 520 520 520 520 521 521 521 521 522 522 522 522 523 523 523 523 524 524 524 524 525 525 525 525 526 526 526 526 527 527 527 527 528 528 528 528 529 529 529 529 530 530 530 530 531 531 531 531 532 532 532 532 533 533 533 533 534 534 534 534 535 535 535 535 536 536 536 536 537 537 537 537 538 538 538 538 539 539 539 539 540 540 540 540 541 541 541 541 542 542 542 542 543 543 543 543 544 544 544 544 545 545 545 545 546 546 546 546 547 547 547 547 548 548 548 548 549 549 549 549 550 550 550 550 551 551 551 551 552 552 552 552 553 553 553 553 554 554 554 554 555 555 555 555 556 556 556 556 557 557 557 557 558 558 558 558 559 559 559 559 560 560 560 560 561 561 561 561 562 562 562 562 563 563 563 563 564 564 564 564 565 565 565 565 566 566 566 566 567 567 567 567 568 568 568 568 569 569 569 569 570 570 570 570 571 571 571 571 572 572 572 572 573 573 573 573 574 574 574 574 575 575 575 575 576 576 576 576 577 577 577 577 578 578 578 578 579 579 579 579 580 580 580 580 581 581 581 581 582 582 582 582 583 583 583 583 584 584 584 584 585 585 585 585 586 586 586 586 587 587 587 587 588 588 588 588 589 589 589 589 590 590 590 590 591 591 591 591 592 592 592 592 593 593 593 593 594 594 594 594 595 595 595 595 596 596 596 596 597 597 597 597 598 598 598 598 599 599 599 599 600 600 600 600 601 601 601 601 602 602 602 602 603 603 603 603 604 604 604 604 605 605 605 605 606 606 606 606 607 607 607 607 608 608 608 608 609 609 609 609 610 610 610 610 611 611 611 611 612 612 612 612 613 613 613 613 614 614 614 614 615 615 615 615 
Quantized predictions
0 0 0 0 0 0 0 0 2 2 2 2 3 3 3 3 4 4 4 4 5 5 5 5 6 6 6 6 7 7 7 7 8 8 8 8 9 9 9 9 10 10 10 10 11 11 11 11 12 12 12 12 13 13 13 13 14 14 14 14 15 15 15 15 16 16 16 16 17 17 17 17 18 18 18 18 19 19 19 19 20 20 20 20 21 21 21 21 22 22 22 22 23 23 23 23 24 24 24 24 25 25 25 25 26 26 26 26 27 27 27 27 28 28 28 28 29 29 29 29 30 30 30 30 31 31 31 31 32 32 32 32 33 33 33 33 34 34 34 34 35 35 35 35 36 36 36 36 37 37 37 37 38 38 38 38 39 39 39 39 40 40 40 40 41 41 41 41 42 42 42 42 43 43 43 43 44 44 44 44 45 45 45 45 46 46 46 46 47 47 47 47 48 48 48 48 49 49 49 49 50 50 50 50 51 51 51 51 52 52 52 52 53 53 53 53 54 54 54 54 55 55 55 55 56 56 56 56 57 57 57 57 58 58 58 58 59 59 59 59 60 60 60 60 61 61 61 61 62 62 62 62 63 63 63 63 64 64 64 64 65 65 65 65 66 66 66 66 67 67 67 67 68 68 68 68 69 69 69 69 70 70 70 70 71 71 71 71 72 72 72 72 73 73 73 73 74 74 74 74 75 75 75 75 76 76 76 76 77 77 77 77 78 78 78 78 79 79 79 79 80 80 80 80 81 81 81 81 82 82 82 82 83 83 83 83 84 84 84 84 85 85 85 85 86 86 86 86 87 87 87 87 88 88 88 88 89 89 89 89 90 90 90 90 91 91 91 91 92 92 92 92 93 93 93 93 94 94 94 94 95 95 95 95 96 96 96 96 97 97 97 97 98 98 98 98 99 99 99 99 100 100 100 100 101 101 101 101 102 102 102 102 103 103 103 103 104 104 104 104 105 105 105 105 106 106 106 106 107 107 107 107 108 108 108 108 109 109 109 109 110 110 110 110 111 111 111 111 112 112 112 112 113 113 113 113 114 114 114 114 115 115 115 115 116 116 116 116 117 117 117 117 118 118 118 118 119 119 119 119 120 120 120 120 121 121 121 121 122 122 122 122 123 123 123 123 124 124 124 124 125 125 125 125 126 126 126 126 127 127 127 127 128 128 128 128 129 129 129 129 130 130 130 130 131 131 131 131 132 132 132 132 133 133 133 133 134 134 134 134 135 135 135 135 136 136 136 136 137 137 137 137 138 138 138 138 139 139 139 139 140 140 140 140 141 141 141 141 142 142 142 142 143 143 143 143 144 144 144 144 145 145 145 145 146 146 146 146 147 147 147 147 148 148 148 148 149 149 149 149 150 150 150 150 151 151 151 151 152 152 152 152 153 153 153 153 154 154 154 154 155 155 155 155 156 156 156 156 157 157 157 157 158 158 158 158 159 159 159 159 160 160 160 160 161 161 161 161 162 162 162 162 163 163 163 163 164 164 164 164 165 165 165 165 166 166 166 166 167 167 167 167 168 168 168 168 169 169 169 169 170 170 170 170 171 171 171 171 172 172 172 172 173 173 173 173 174 174 174 174 175 175 175 175 176 176 176 176 177 177 177 177 178 178 178 178 179 179 179 179 180 180 180 180 181 181 181 181 182 182 182 182 183 183 183 183 184 184 184 184 185 185 185 185 186 186 186 186 187 187 187 187 188 188 188 188 189 189 189 189 190 190 190 190 191 191 191 191 192 192 192 192 193 193 193 193 194 194 194 194 195 195 195 195 196 196 196 196 197 197 197 197 198 198 198 198 199 199 199 199 200 200 200 200 201 201 201 201 202 202 202 202 203 203 203 203 204 204 204 204 205 205 205 205 206 206 206 206 207 207 207 207 208 208 208 208 209 209 209 209 210 210 210 210 211 211 211 211 212 212 212 212 213 213 213 213 214 214 214 214 215 215 215 215 216 216 216 216 217 217 217 217 218 218 218 218 219 219 219 219 220 220 220 220 221 221 221 221 222 222 222 222 223 223 223 223 224 224 224 224 225 225 225 225 226 226 226 226 227 227 227 227 228 228 228 228 229 229 229 229 230 230 230 230 231 231 231 231 232 232 232 232 233 233 233 233 234 234 234 234 235 235 235 235 236 236 236 236 237 237 237 237 238 238 238 238 239 239 239 239 240 240 240 240 241 241 241 241 242 242 242 242 243 243 243 243 244 244 244 244 245 245 245 245 246 246 246 246 247 247 247 247 248 248 248 248 249 249 249 249 250 250 250 250 251 251 251 251 252 252 252 252 253 253 253 253 254 254 254 254 255 255 255 255 256 256 256 256 257 257 257 257 258 258 258 258 259 259 259 259 260 260 260 260 261 261 261 261 262 262 262 262 263 263 263 263 264 264 264 264 265 265 265 265 266 266 266 266 267 267 267 267 268 268 268 268 269 269 269 269 270 270 270 270 271 271 271 271 272 272 272 272 273 273 273 273 274 274 274 274 275 275 275 275 276 276 276 276 277 277 277 277 278 278 278 278 279 279 279 279 280 280 280 280 281 281 281 281 282 282 282 282 283 283 283 283 284 284 284 284 285 285 285 285 286 286 286 286 287 287 287 287 288 288 288 288 289 289 289 289 290 290 290 290 291 291 291 291 292 292 292 292 293 293 293 293 294 294 294 294 295 295 295 295 296 296 296 296 297 297 297 297 298 298 298 298 299 299 299 299 300 300 300 300 301 301 301 301 302 302 302 302 303 303 303 303 304 304 304 304 305 305 305 305 306 306 306 306 307 307 307 307 308 308 308 308 309 309 309 309 310 310 310 310 311 311 311 311 312 312 312 312 313 313 313 313 314 314 314 314 315 315 315 315 316 316 316 316 317 317 317 317 318 318 318 318 319 319 319 319 320 320 320 320 321 321 321 321 322 322 322 322 323 323 323 323 324 324 324 324 325 325 325 325 326 326 326 326 327 327 327 327 328 328 328 328 329 329 329 329 330 330 330 330 331 331 331 331 332 332 332 332 333 333 333 333 334 334 334 334 335 335 335 335 336 336 336 336 337 337 337 337 338 338 338 338 339 339 339 339 340 340 340 340 341 341 341 341 342 342 342 342 343 343 343 343 344 344 344 344 345 345 345 345 346 346 346 346 347 347 347 347 348 348 348 348 349 349 349 349 350 350 350 350 351 351 351 351 352 352 352 352 353 353 353 353 354 354 354 354 355 355 355 355 356 356 356 356 357 357 357 357 358 358 358 358 359 359 359 359 360 360 360 360 361 361 361 361 362 362 362 362 363 363 363 363 364 364 364 364 365 365 365 365 366 366 366 366 367 367 367 367 368 368 368 368 369 369 369 369 370 370 370 370 371 371 371 371 372 372 372 372 373 373 373 373 374 374 374 374 375 375 375 375 376 376 376 376 377 377 377 377 378 378 378 378 379 379 379 379 380 380 380 380 381 381 381 381 382 382 382 382 383 383 383 383 384 384 384 384 385 385 385 385 386 386 386 386 387 387 387 387 388 388 388 388 389 389 389 389 390 390 390 390 391 391 391 391 392 392 392 392 393 393 393 393 394 394 394 394 395 395 395 395 396 396 396 396 397 397 397 397 398 398 398 398 399 399 399 399 400 400 400 400 401 401 401 401 402 402 402 402 403 403 403 403 404 404 404 404 405 405 405 405 406 406 406 406 407 407 407 407 408 408 408 408 409 409 409 409 410 410 410 410 411 411 411 411 412 412 412 412 413 413 413 413 414 414 414 414 415 415 415 415 416 416 416 416 417 417 417 417 418 418 418 418 419 419 419 419 420 420 420 420 421 421 421 421 422 422 422 422 423 423 423 423 424 424 424 424 425 425 425 425 426 426 426 426 427 427 427 427 428 428 428 428 429 429 429 429 430 430 430 430 431 431 431 431 432 432 432 432 433 433 433 433 434 434 434 434 435 435 435 435 436 436 436 436 437 437 437 437 438 438 438 438 439 439 439 439 440 440 440 440 441 441 441 441 442 442 442 442 443 443 443 443 444 444 444 444 445 445 445 445 446 446 446 446 447 447 447 447 448 448 448 448 449 449 449 449 450 450 450 450 451 451 451 451 452 452 452 452 453 453 453 453 454 454 454 454 455 455 455 455 456 456 456 456 457 457 457 457 458 458 458 458 459 459 459 459 460 460 460 460 461 461 461 461 462 462 462 462 463 463 463 463 464 464 464 464 465 465 465 465 466 466 466 466 467 467 467 467 468 468 468 468 469 469 469 469 470 470 470 470 471 471 471 471 472 472 472 472 473 473 473 473 474 474 474 474 475 475 475 475 476 476 476 476 477 477 477 477 478 478 478 478 479 479 479 479 480 480 480 480 481 481 481 481 482 482 482 482 483 483 483 483 484 484 484 484 485 485 485 485 486 486 486 486 487 487 487 487 488 488 488 488 489 489 489 489 490 490 490 490 491 491 491 491 492 492 492 492 493 493 493 493 494 494 494 494 495 495 495 495 496 496 496 496 497 497 497 497 498 498 498 498 499 499 499 499 500 500 500 500 501 501 501 501 502 502 502 502 503 503 503 503 504 504 504 504 505 505 505 505 506 506 506 506 507 507 507 507 508 508 508 508 509 509 509 509 510 510 510 510 511 511 511 511 512 512 512 512 513 513 513 513 514 514 514 514 515 515 515 515 516 516 516 516 517 517 517 517 518 518 518 518 519 519 519 519 520 520 520 520 521 521 521 521 522 522 522 522 523 523 523 523 524 524 524 524 525 525 525 525 526 526 526 526 527 527 527 527 528 528 528 528 529 529 529 529 530 530 530 530 531 531 531 531 532 532 532 532 533 533 533 533 534 534 534 534 535 535 535 535 536 536 536 536 537 537 537 537 538 538 538 538 539 539 539 539 540 540 540 540 541 541 541 541 542 542 542 542 543 543 543 543 544 544 544 544 545 545 545 545 546 546 546 546 547 547 547 547 548 548 548 548 549 549 549 549 550 550 550 550 551 551 551 551 552 552 552 552 553 553 553 553 554 554 554 554 555 555 555 555 556 556 556 556 557 557 557 557 558 558 558 558 559 559 559 559 560 560 560 560 561 561 561 561 562 562 562 562 563 563 563 563 564 564 564 564 565 565 565 565 566 566 566 566 567 567 567 567 568 568 568 568 569 569 569 569 570 570 570 570 571 571 571 571 572 572 572 572 573 573 573 573 574 574 574 574 575 575 575 575 576 576 576 576 577 577 577 577 578 578 578 578 579 579 579 579 580 580 580 580 581 581 581 581 582 582 582 582 583 583 583 583 584 584 584 584 585 585 585 585 586 586 586 586 587 587 587 587 588 588 588 588 589 589 589 589 590 590 590 590 591 591 591 591 592 592 592 592 593 593 593 593 594 594 594 594 595 595 595 595 596 596 596 596 597 597 597 597 598 598 598 598 599 599 599 599 600 600 600 600 601 601 601 601 602 602 602 602 603 603 603 603 604 604 604 604 605 605 605 605 606 606 606 606 607 607 607 607 608 608 608 608 609 609 609 609 610 610 610 610 611 611 611 611 612 612 612 612 613 613 613 613 614 614 614 614 615 615 615 615 
INFO: Saved inference results to file: tb_data/csim_results.log
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
***** C SIMULATION COMPLETED IN 0h0m2s *****
***** C/RTL SYNTHESIS *****
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense_latency.h:64:9
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_dense_latency.h:79:2
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: firmware/nnet_utils/nnet_dense_latency.h:76:9
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow: firmware/nnet_utils/nnet_batchnorm.h:79:9
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/myproject.cpp:38:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/myproject.cpp:39:5
WARNING: [HLS 200-471] Dataflow form checks found 6 issue(s) in file firmware/myproject.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1043.074 ; gain = 523.035 ; free physical = 81519 ; free virtual = 119781
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1043.074 ; gain = 523.035 ; free physical = 81519 ; free virtual = 119781
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1043.074 ; gain = 523.035 ; free physical = 81505 ; free virtual = 119767
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1043.773 ; gain = 523.734 ; free physical = 81491 ; free virtual = 119753
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReLUActLoop' (firmware/nnet_utils/nnet_activation_stream.h:79) in function 'nnet::relu_array<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config55>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (firmware/nnet_utils/nnet_activation_stream.h:84) in function 'nnet::relu_array<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config55>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:90) in function 'nnet::relu_array<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config55>' completely with a factor of 4.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'input_1.V.V' (firmware/myproject.cpp:28) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer2_out.V.V' (firmware/myproject.cpp:29) .
INFO: [XFORM 203-101] Partitioning array 'in_data.V' (firmware/nnet_utils/nnet_activation_stream.h:81) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_1.V.V' (firmware/myproject.cpp:28) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer2_out.V.V' (firmware/myproject.cpp:29) in dimension 1 completely.
INFO: [XFORM 203-712] Applying dataflow to function 'myproject', detected/extracted 2 process function(s): 
	 'Block__proc'
	 'nnet::relu_array<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config55>'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1043.773 ; gain = 523.734 ; free physical = 81460 ; free virtual = 119722
WARNING: [XFORM 203-631] Renaming function 'nnet::relu_array<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0>, relu_config55>' to 'relu_array<ap_fixed,ap_fixed,relu_config55>' (firmware/nnet_utils/nnet_activation_stream.h:79:73)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1043.773 ; gain = 523.734 ; free physical = 81445 ; free virtual = 119707
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'myproject' ...
WARNING: [SYN 201-103] Legalizing function name 'Block__proc' to 'Block_proc'.
WARNING: [SYN 201-103] Legalizing function name 'relu_array<ap_fixed,ap_fixed,relu_config55>' to 'relu_array_ap_fixed_ap_fixed_relu_config55_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 24.16 seconds; current allocated memory: 183.493 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 183.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_ap_fixed_relu_config55_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReLUActLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 183.686 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 183.933 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 184.014 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 184.143 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 184.260 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_ap_fixed_relu_config55_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_ap_fixed_relu_config55_s'.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 185.056 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_0_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_1_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_2_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_3_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_0_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_1_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_2_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer2_out_3_V_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/const_size_in_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/const_size_out_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'myproject' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 185.962 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 716.08 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 1107.078 ; gain = 587.039 ; free physical = 81435 ; free virtual = 119697
INFO: [VHDL 208-304] Generating VHDL RTL for myproject.
INFO: [VLOG 209-307] Generating Verilog RTL for myproject.
***** C/RTL SYNTHESIS COMPLETED IN 0h0m20s *****
***** C/RTL SIMULATION *****
INFO: [HLS 200-10] Adding test bench file 'myproject_test.cpp' to the project
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "/opt/Xilinx/Vivado/2019.2/tps/lnx64/gcc-6.2.0/bin/g++"
   Compiling myproject_test.cpp_pre.cpp.tb.cpp
   Compiling apatb_myproject.cpp
   Compiling myproject.cpp_pre.cpp.tb.cpp
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
Processing input 0
Predictions
0 0 0 0 0 0 0 0 2 2 2 2 3 3 3 3 4 4 4 4 5 5 5 5 6 6 6 6 7 7 7 7 8 8 8 8 9 9 9 9 10 10 10 10 11 11 11 11 12 12 12 12 13 13 13 13 14 14 14 14 15 15 15 15 16 16 16 16 17 17 17 17 18 18 18 18 19 19 19 19 20 20 20 20 21 21 21 21 22 22 22 22 23 23 23 23 24 24 24 24 25 25 25 25 26 26 26 26 27 27 27 27 28 28 28 28 29 29 29 29 30 30 30 30 31 31 31 31 32 32 32 32 33 33 33 33 34 34 34 34 35 35 35 35 36 36 36 36 37 37 37 37 38 38 38 38 39 39 39 39 40 40 40 40 41 41 41 41 42 42 42 42 43 43 43 43 44 44 44 44 45 45 45 45 46 46 46 46 47 47 47 47 48 48 48 48 49 49 49 49 50 50 50 50 51 51 51 51 52 52 52 52 53 53 53 53 54 54 54 54 55 55 55 55 56 56 56 56 57 57 57 57 58 58 58 58 59 59 59 59 60 60 60 60 61 61 61 61 62 62 62 62 63 63 63 63 64 64 64 64 65 65 65 65 66 66 66 66 67 67 67 67 68 68 68 68 69 69 69 69 70 70 70 70 71 71 71 71 72 72 72 72 73 73 73 73 74 74 74 74 75 75 75 75 76 76 76 76 77 77 77 77 78 78 78 78 79 79 79 79 80 80 80 80 81 81 81 81 82 82 82 82 83 83 83 83 84 84 84 84 85 85 85 85 86 86 86 86 87 87 87 87 88 88 88 88 89 89 89 89 90 90 90 90 91 91 91 91 92 92 92 92 93 93 93 93 94 94 94 94 95 95 95 95 96 96 96 96 97 97 97 97 98 98 98 98 99 99 99 99 100 100 100 100 101 101 101 101 102 102 102 102 103 103 103 103 104 104 104 104 105 105 105 105 106 106 106 106 107 107 107 107 108 108 108 108 109 109 109 109 110 110 110 110 111 111 111 111 112 112 112 112 113 113 113 113 114 114 114 114 115 115 115 115 116 116 116 116 117 117 117 117 118 118 118 118 119 119 119 119 120 120 120 120 121 121 121 121 122 122 122 122 123 123 123 123 124 124 124 124 125 125 125 125 126 126 126 126 127 127 127 127 128 128 128 128 129 129 129 129 130 130 130 130 131 131 131 131 132 132 132 132 133 133 133 133 134 134 134 134 135 135 135 135 136 136 136 136 137 137 137 137 138 138 138 138 139 139 139 139 140 140 140 140 141 141 141 141 142 142 142 142 143 143 143 143 144 144 144 144 145 145 145 145 146 146 146 146 147 147 147 147 148 148 148 148 149 149 149 149 150 150 150 150 151 151 151 151 152 152 152 152 153 153 153 153 154 154 154 154 155 155 155 155 156 156 156 156 157 157 157 157 158 158 158 158 159 159 159 159 160 160 160 160 161 161 161 161 162 162 162 162 163 163 163 163 164 164 164 164 165 165 165 165 166 166 166 166 167 167 167 167 168 168 168 168 169 169 169 169 170 170 170 170 171 171 171 171 172 172 172 172 173 173 173 173 174 174 174 174 175 175 175 175 176 176 176 176 177 177 177 177 178 178 178 178 179 179 179 179 180 180 180 180 181 181 181 181 182 182 182 182 183 183 183 183 184 184 184 184 185 185 185 185 186 186 186 186 187 187 187 187 188 188 188 188 189 189 189 189 190 190 190 190 191 191 191 191 192 192 192 192 193 193 193 193 194 194 194 194 195 195 195 195 196 196 196 196 197 197 197 197 198 198 198 198 199 199 199 199 200 200 200 200 201 201 201 201 202 202 202 202 203 203 203 203 204 204 204 204 205 205 205 205 206 206 206 206 207 207 207 207 208 208 208 208 209 209 209 209 210 210 210 210 211 211 211 211 212 212 212 212 213 213 213 213 214 214 214 214 215 215 215 215 216 216 216 216 217 217 217 217 218 218 218 218 219 219 219 219 220 220 220 220 221 221 221 221 222 222 222 222 223 223 223 223 224 224 224 224 225 225 225 225 226 226 226 226 227 227 227 227 228 228 228 228 229 229 229 229 230 230 230 230 231 231 231 231 232 232 232 232 233 233 233 233 234 234 234 234 235 235 235 235 236 236 236 236 237 237 237 237 238 238 238 238 239 239 239 239 240 240 240 240 241 241 241 241 242 242 242 242 243 243 243 243 244 244 244 244 245 245 245 245 246 246 246 246 247 247 247 247 248 248 248 248 249 249 249 249 250 250 250 250 251 251 251 251 252 252 252 252 253 253 253 253 254 254 254 254 255 255 255 255 256 256 256 256 257 257 257 257 258 258 258 258 259 259 259 259 260 260 260 260 261 261 261 261 262 262 262 262 263 263 263 263 264 264 264 264 265 265 265 265 266 266 266 266 267 267 267 267 268 268 268 268 269 269 269 269 270 270 270 270 271 271 271 271 272 272 272 272 273 273 273 273 274 274 274 274 275 275 275 275 276 276 276 276 277 277 277 277 278 278 278 278 279 279 279 279 280 280 280 280 281 281 281 281 282 282 282 282 283 283 283 283 284 284 284 284 285 285 285 285 286 286 286 286 287 287 287 287 288 288 288 288 289 289 289 289 290 290 290 290 291 291 291 291 292 292 292 292 293 293 293 293 294 294 294 294 295 295 295 295 296 296 296 296 297 297 297 297 298 298 298 298 299 299 299 299 300 300 300 300 301 301 301 301 302 302 302 302 303 303 303 303 304 304 304 304 305 305 305 305 306 306 306 306 307 307 307 307 308 308 308 308 309 309 309 309 310 310 310 310 311 311 311 311 312 312 312 312 313 313 313 313 314 314 314 314 315 315 315 315 316 316 316 316 317 317 317 317 318 318 318 318 319 319 319 319 320 320 320 320 321 321 321 321 322 322 322 322 323 323 323 323 324 324 324 324 325 325 325 325 326 326 326 326 327 327 327 327 328 328 328 328 329 329 329 329 330 330 330 330 331 331 331 331 332 332 332 332 333 333 333 333 334 334 334 334 335 335 335 335 336 336 336 336 337 337 337 337 338 338 338 338 339 339 339 339 340 340 340 340 341 341 341 341 342 342 342 342 343 343 343 343 344 344 344 344 345 345 345 345 346 346 346 346 347 347 347 347 348 348 348 348 349 349 349 349 350 350 350 350 351 351 351 351 352 352 352 352 353 353 353 353 354 354 354 354 355 355 355 355 356 356 356 356 357 357 357 357 358 358 358 358 359 359 359 359 360 360 360 360 361 361 361 361 362 362 362 362 363 363 363 363 364 364 364 364 365 365 365 365 366 366 366 366 367 367 367 367 368 368 368 368 369 369 369 369 370 370 370 370 371 371 371 371 372 372 372 372 373 373 373 373 374 374 374 374 375 375 375 375 376 376 376 376 377 377 377 377 378 378 378 378 379 379 379 379 380 380 380 380 381 381 381 381 382 382 382 382 383 383 383 383 384 384 384 384 385 385 385 385 386 386 386 386 387 387 387 387 388 388 388 388 389 389 389 389 390 390 390 390 391 391 391 391 392 392 392 392 393 393 393 393 394 394 394 394 395 395 395 395 396 396 396 396 397 397 397 397 398 398 398 398 399 399 399 399 400 400 400 400 401 401 401 401 402 402 402 402 403 403 403 403 404 404 404 404 405 405 405 405 406 406 406 406 407 407 407 407 408 408 408 408 409 409 409 409 410 410 410 410 411 411 411 411 412 412 412 412 413 413 413 413 414 414 414 414 415 415 415 415 416 416 416 416 417 417 417 417 418 418 418 418 419 419 419 419 420 420 420 420 421 421 421 421 422 422 422 422 423 423 423 423 424 424 424 424 425 425 425 425 426 426 426 426 427 427 427 427 428 428 428 428 429 429 429 429 430 430 430 430 431 431 431 431 432 432 432 432 433 433 433 433 434 434 434 434 435 435 435 435 436 436 436 436 437 437 437 437 438 438 438 438 439 439 439 439 440 440 440 440 441 441 441 441 442 442 442 442 443 443 443 443 444 444 444 444 445 445 445 445 446 446 446 446 447 447 447 447 448 448 448 448 449 449 449 449 450 450 450 450 451 451 451 451 452 452 452 452 453 453 453 453 454 454 454 454 455 455 455 455 456 456 456 456 457 457 457 457 458 458 458 458 459 459 459 459 460 460 460 460 461 461 461 461 462 462 462 462 463 463 463 463 464 464 464 464 465 465 465 465 466 466 466 466 467 467 467 467 468 468 468 468 469 469 469 469 470 470 470 470 471 471 471 471 472 472 472 472 473 473 473 473 474 474 474 474 475 475 475 475 476 476 476 476 477 477 477 477 478 478 478 478 479 479 479 479 480 480 480 480 481 481 481 481 482 482 482 482 483 483 483 483 484 484 484 484 485 485 485 485 486 486 486 486 487 487 487 487 488 488 488 488 489 489 489 489 490 490 490 490 491 491 491 491 492 492 492 492 493 493 493 493 494 494 494 494 495 495 495 495 496 496 496 496 497 497 497 497 498 498 498 498 499 499 499 499 500 500 500 500 501 501 501 501 502 502 502 502 503 503 503 503 504 504 504 504 505 505 505 505 506 506 506 506 507 507 507 507 508 508 508 508 509 509 509 509 510 510 510 510 511 511 511 511 512 512 512 512 513 513 513 513 514 514 514 514 515 515 515 515 516 516 516 516 517 517 517 517 518 518 518 518 519 519 519 519 520 520 520 520 521 521 521 521 522 522 522 522 523 523 523 523 524 524 524 524 525 525 525 525 526 526 526 526 527 527 527 527 528 528 528 528 529 529 529 529 530 530 530 530 531 531 531 531 532 532 532 532 533 533 533 533 534 534 534 534 535 535 535 535 536 536 536 536 537 537 537 537 538 538 538 538 539 539 539 539 540 540 540 540 541 541 541 541 542 542 542 542 543 543 543 543 544 544 544 544 545 545 545 545 546 546 546 546 547 547 547 547 548 548 548 548 549 549 549 549 550 550 550 550 551 551 551 551 552 552 552 552 553 553 553 553 554 554 554 554 555 555 555 555 556 556 556 556 557 557 557 557 558 558 558 558 559 559 559 559 560 560 560 560 561 561 561 561 562 562 562 562 563 563 563 563 564 564 564 564 565 565 565 565 566 566 566 566 567 567 567 567 568 568 568 568 569 569 569 569 570 570 570 570 571 571 571 571 572 572 572 572 573 573 573 573 574 574 574 574 575 575 575 575 576 576 576 576 577 577 577 577 578 578 578 578 579 579 579 579 580 580 580 580 581 581 581 581 582 582 582 582 583 583 583 583 584 584 584 584 585 585 585 585 586 586 586 586 587 587 587 587 588 588 588 588 589 589 589 589 590 590 590 590 591 591 591 591 592 592 592 592 593 593 593 593 594 594 594 594 595 595 595 595 596 596 596 596 597 597 597 597 598 598 598 598 599 599 599 599 600 600 600 600 601 601 601 601 602 602 602 602 603 603 603 603 604 604 604 604 605 605 605 605 606 606 606 606 607 607 607 607 608 608 608 608 609 609 609 609 610 610 610 610 611 611 611 611 612 612 612 612 613 613 613 613 614 614 614 614 615 615 615 615 
Quantized predictions
0 0 0 0 0 0 0 0 2 2 2 2 3 3 3 3 4 4 4 4 5 5 5 5 6 6 6 6 7 7 7 7 8 8 8 8 9 9 9 9 10 10 10 10 11 11 11 11 12 12 12 12 13 13 13 13 14 14 14 14 15 15 15 15 16 16 16 16 17 17 17 17 18 18 18 18 19 19 19 19 20 20 20 20 21 21 21 21 22 22 22 22 23 23 23 23 24 24 24 24 25 25 25 25 26 26 26 26 27 27 27 27 28 28 28 28 29 29 29 29 30 30 30 30 31 31 31 31 32 32 32 32 33 33 33 33 34 34 34 34 35 35 35 35 36 36 36 36 37 37 37 37 38 38 38 38 39 39 39 39 40 40 40 40 41 41 41 41 42 42 42 42 43 43 43 43 44 44 44 44 45 45 45 45 46 46 46 46 47 47 47 47 48 48 48 48 49 49 49 49 50 50 50 50 51 51 51 51 52 52 52 52 53 53 53 53 54 54 54 54 55 55 55 55 56 56 56 56 57 57 57 57 58 58 58 58 59 59 59 59 60 60 60 60 61 61 61 61 62 62 62 62 63 63 63 63 64 64 64 64 65 65 65 65 66 66 66 66 67 67 67 67 68 68 68 68 69 69 69 69 70 70 70 70 71 71 71 71 72 72 72 72 73 73 73 73 74 74 74 74 75 75 75 75 76 76 76 76 77 77 77 77 78 78 78 78 79 79 79 79 80 80 80 80 81 81 81 81 82 82 82 82 83 83 83 83 84 84 84 84 85 85 85 85 86 86 86 86 87 87 87 87 88 88 88 88 89 89 89 89 90 90 90 90 91 91 91 91 92 92 92 92 93 93 93 93 94 94 94 94 95 95 95 95 96 96 96 96 97 97 97 97 98 98 98 98 99 99 99 99 100 100 100 100 101 101 101 101 102 102 102 102 103 103 103 103 104 104 104 104 105 105 105 105 106 106 106 106 107 107 107 107 108 108 108 108 109 109 109 109 110 110 110 110 111 111 111 111 112 112 112 112 113 113 113 113 114 114 114 114 115 115 115 115 116 116 116 116 117 117 117 117 118 118 118 118 119 119 119 119 120 120 120 120 121 121 121 121 122 122 122 122 123 123 123 123 124 124 124 124 125 125 125 125 126 126 126 126 127 127 127 127 128 128 128 128 129 129 129 129 130 130 130 130 131 131 131 131 132 132 132 132 133 133 133 133 134 134 134 134 135 135 135 135 136 136 136 136 137 137 137 137 138 138 138 138 139 139 139 139 140 140 140 140 141 141 141 141 142 142 142 142 143 143 143 143 144 144 144 144 145 145 145 145 146 146 146 146 147 147 147 147 148 148 148 148 149 149 149 149 150 150 150 150 151 151 151 151 152 152 152 152 153 153 153 153 154 154 154 154 155 155 155 155 156 156 156 156 157 157 157 157 158 158 158 158 159 159 159 159 160 160 160 160 161 161 161 161 162 162 162 162 163 163 163 163 164 164 164 164 165 165 165 165 166 166 166 166 167 167 167 167 168 168 168 168 169 169 169 169 170 170 170 170 171 171 171 171 172 172 172 172 173 173 173 173 174 174 174 174 175 175 175 175 176 176 176 176 177 177 177 177 178 178 178 178 179 179 179 179 180 180 180 180 181 181 181 181 182 182 182 182 183 183 183 183 184 184 184 184 185 185 185 185 186 186 186 186 187 187 187 187 188 188 188 188 189 189 189 189 190 190 190 190 191 191 191 191 192 192 192 192 193 193 193 193 194 194 194 194 195 195 195 195 196 196 196 196 197 197 197 197 198 198 198 198 199 199 199 199 200 200 200 200 201 201 201 201 202 202 202 202 203 203 203 203 204 204 204 204 205 205 205 205 206 206 206 206 207 207 207 207 208 208 208 208 209 209 209 209 210 210 210 210 211 211 211 211 212 212 212 212 213 213 213 213 214 214 214 214 215 215 215 215 216 216 216 216 217 217 217 217 218 218 218 218 219 219 219 219 220 220 220 220 221 221 221 221 222 222 222 222 223 223 223 223 224 224 224 224 225 225 225 225 226 226 226 226 227 227 227 227 228 228 228 228 229 229 229 229 230 230 230 230 231 231 231 231 232 232 232 232 233 233 233 233 234 234 234 234 235 235 235 235 236 236 236 236 237 237 237 237 238 238 238 238 239 239 239 239 240 240 240 240 241 241 241 241 242 242 242 242 243 243 243 243 244 244 244 244 245 245 245 245 246 246 246 246 247 247 247 247 248 248 248 248 249 249 249 249 250 250 250 250 251 251 251 251 252 252 252 252 253 253 253 253 254 254 254 254 255 255 255 255 256 256 256 256 257 257 257 257 258 258 258 258 259 259 259 259 260 260 260 260 261 261 261 261 262 262 262 262 263 263 263 263 264 264 264 264 265 265 265 265 266 266 266 266 267 267 267 267 268 268 268 268 269 269 269 269 270 270 270 270 271 271 271 271 272 272 272 272 273 273 273 273 274 274 274 274 275 275 275 275 276 276 276 276 277 277 277 277 278 278 278 278 279 279 279 279 280 280 280 280 281 281 281 281 282 282 282 282 283 283 283 283 284 284 284 284 285 285 285 285 286 286 286 286 287 287 287 287 288 288 288 288 289 289 289 289 290 290 290 290 291 291 291 291 292 292 292 292 293 293 293 293 294 294 294 294 295 295 295 295 296 296 296 296 297 297 297 297 298 298 298 298 299 299 299 299 300 300 300 300 301 301 301 301 302 302 302 302 303 303 303 303 304 304 304 304 305 305 305 305 306 306 306 306 307 307 307 307 308 308 308 308 309 309 309 309 310 310 310 310 311 311 311 311 312 312 312 312 313 313 313 313 314 314 314 314 315 315 315 315 316 316 316 316 317 317 317 317 318 318 318 318 319 319 319 319 320 320 320 320 321 321 321 321 322 322 322 322 323 323 323 323 324 324 324 324 325 325 325 325 326 326 326 326 327 327 327 327 328 328 328 328 329 329 329 329 330 330 330 330 331 331 331 331 332 332 332 332 333 333 333 333 334 334 334 334 335 335 335 335 336 336 336 336 337 337 337 337 338 338 338 338 339 339 339 339 340 340 340 340 341 341 341 341 342 342 342 342 343 343 343 343 344 344 344 344 345 345 345 345 346 346 346 346 347 347 347 347 348 348 348 348 349 349 349 349 350 350 350 350 351 351 351 351 352 352 352 352 353 353 353 353 354 354 354 354 355 355 355 355 356 356 356 356 357 357 357 357 358 358 358 358 359 359 359 359 360 360 360 360 361 361 361 361 362 362 362 362 363 363 363 363 364 364 364 364 365 365 365 365 366 366 366 366 367 367 367 367 368 368 368 368 369 369 369 369 370 370 370 370 371 371 371 371 372 372 372 372 373 373 373 373 374 374 374 374 375 375 375 375 376 376 376 376 377 377 377 377 378 378 378 378 379 379 379 379 380 380 380 380 381 381 381 381 382 382 382 382 383 383 383 383 384 384 384 384 385 385 385 385 386 386 386 386 387 387 387 387 388 388 388 388 389 389 389 389 390 390 390 390 391 391 391 391 392 392 392 392 393 393 393 393 394 394 394 394 395 395 395 395 396 396 396 396 397 397 397 397 398 398 398 398 399 399 399 399 400 400 400 400 401 401 401 401 402 402 402 402 403 403 403 403 404 404 404 404 405 405 405 405 406 406 406 406 407 407 407 407 408 408 408 408 409 409 409 409 410 410 410 410 411 411 411 411 412 412 412 412 413 413 413 413 414 414 414 414 415 415 415 415 416 416 416 416 417 417 417 417 418 418 418 418 419 419 419 419 420 420 420 420 421 421 421 421 422 422 422 422 423 423 423 423 424 424 424 424 425 425 425 425 426 426 426 426 427 427 427 427 428 428 428 428 429 429 429 429 430 430 430 430 431 431 431 431 432 432 432 432 433 433 433 433 434 434 434 434 435 435 435 435 436 436 436 436 437 437 437 437 438 438 438 438 439 439 439 439 440 440 440 440 441 441 441 441 442 442 442 442 443 443 443 443 444 444 444 444 445 445 445 445 446 446 446 446 447 447 447 447 448 448 448 448 449 449 449 449 450 450 450 450 451 451 451 451 452 452 452 452 453 453 453 453 454 454 454 454 455 455 455 455 456 456 456 456 457 457 457 457 458 458 458 458 459 459 459 459 460 460 460 460 461 461 461 461 462 462 462 462 463 463 463 463 464 464 464 464 465 465 465 465 466 466 466 466 467 467 467 467 468 468 468 468 469 469 469 469 470 470 470 470 471 471 471 471 472 472 472 472 473 473 473 473 474 474 474 474 475 475 475 475 476 476 476 476 477 477 477 477 478 478 478 478 479 479 479 479 480 480 480 480 481 481 481 481 482 482 482 482 483 483 483 483 484 484 484 484 485 485 485 485 486 486 486 486 487 487 487 487 488 488 488 488 489 489 489 489 490 490 490 490 491 491 491 491 492 492 492 492 493 493 493 493 494 494 494 494 495 495 495 495 496 496 496 496 497 497 497 497 498 498 498 498 499 499 499 499 500 500 500 500 501 501 501 501 502 502 502 502 503 503 503 503 504 504 504 504 505 505 505 505 506 506 506 506 507 507 507 507 508 508 508 508 509 509 509 509 510 510 510 510 511 511 511 511 512 512 512 512 513 513 513 513 514 514 514 514 515 515 515 515 516 516 516 516 517 517 517 517 518 518 518 518 519 519 519 519 520 520 520 520 521 521 521 521 522 522 522 522 523 523 523 523 524 524 524 524 525 525 525 525 526 526 526 526 527 527 527 527 528 528 528 528 529 529 529 529 530 530 530 530 531 531 531 531 532 532 532 532 533 533 533 533 534 534 534 534 535 535 535 535 536 536 536 536 537 537 537 537 538 538 538 538 539 539 539 539 540 540 540 540 541 541 541 541 542 542 542 542 543 543 543 543 544 544 544 544 545 545 545 545 546 546 546 546 547 547 547 547 548 548 548 548 549 549 549 549 550 550 550 550 551 551 551 551 552 552 552 552 553 553 553 553 554 554 554 554 555 555 555 555 556 556 556 556 557 557 557 557 558 558 558 558 559 559 559 559 560 560 560 560 561 561 561 561 562 562 562 562 563 563 563 563 564 564 564 564 565 565 565 565 566 566 566 566 567 567 567 567 568 568 568 568 569 569 569 569 570 570 570 570 571 571 571 571 572 572 572 572 573 573 573 573 574 574 574 574 575 575 575 575 576 576 576 576 577 577 577 577 578 578 578 578 579 579 579 579 580 580 580 580 581 581 581 581 582 582 582 582 583 583 583 583 584 584 584 584 585 585 585 585 586 586 586 586 587 587 587 587 588 588 588 588 589 589 589 589 590 590 590 590 591 591 591 591 592 592 592 592 593 593 593 593 594 594 594 594 595 595 595 595 596 596 596 596 597 597 597 597 598 598 598 598 599 599 599 599 600 600 600 600 601 601 601 601 602 602 602 602 603 603 603 603 604 604 604 604 605 605 605 605 606 606 606 606 607 607 607 607 608 608 608 608 609 609 609 609 610 610 610 610 611 611 611 611 612 612 612 612 613 613 613 613 614 614 614 614 615 615 615 615 
INFO: Saved inference results to file: tb_data/rtl_cosim_results.log
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [XSIM 43-3496] Using init file passed via -initfile option "/opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_myproject_top glbl -prj myproject.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile /opt/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s myproject -debug wave 
Multi-threading is on. Using 14 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/9_23/relu_array/myproject_prj/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/9_23/relu_array/myproject_prj/solution1/sim/verilog/myproject.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_myproject_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/9_23/relu_array/myproject_prj/solution1/sim/verilog/AESL_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/9_23/relu_array/myproject_prj/solution1/sim/verilog/AESL_axi_s_input_1_0_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_1_0_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/9_23/relu_array/myproject_prj/solution1/sim/verilog/AESL_axi_s_input_1_1_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_1_1_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/9_23/relu_array/myproject_prj/solution1/sim/verilog/AESL_axi_s_input_1_2_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_1_2_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/9_23/relu_array/myproject_prj/solution1/sim/verilog/AESL_axi_s_input_1_3_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_input_1_3_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/9_23/relu_array/myproject_prj/solution1/sim/verilog/AESL_axi_s_layer2_out_0_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_layer2_out_0_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/9_23/relu_array/myproject_prj/solution1/sim/verilog/AESL_axi_s_layer2_out_1_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_layer2_out_1_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/9_23/relu_array/myproject_prj/solution1/sim/verilog/AESL_axi_s_layer2_out_2_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_layer2_out_2_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/9_23/relu_array/myproject_prj/solution1/sim/verilog/AESL_axi_s_layer2_out_3_V_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_layer2_out_3_V_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/9_23/relu_array/myproject_prj/solution1/sim/verilog/AESL_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/9_23/relu_array/myproject_prj/solution1/sim/verilog/AESL_deadlock_report_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_report_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/9_23/relu_array/myproject_prj/solution1/sim/verilog/AESL_deadlock_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/9_23/relu_array/myproject_prj/solution1/sim/verilog/Block_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Block_proc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/9_23/relu_array/myproject_prj/solution1/sim/verilog/relu_array_ap_fixed_ap_fixed_relu_config55_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module relu_array_ap_fixed_ap_fixed_relu_config55_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/9_23/relu_array/myproject_prj/solution1/sim/verilog/myproject.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/YL_HUANG/9_23/relu_array/myproject_prj/solution1/sim/verilog/regslice_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regslice_both
INFO: [VRFC 10-311] analyzing module regslice_forward
INFO: [VRFC 10-311] analyzing module regslice_reverse
INFO: [VRFC 10-311] analyzing module regslice_both_w1
INFO: [VRFC 10-311] analyzing module regslice_forward_w1
INFO: [VRFC 10-311] analyzing module regslice_reverse_w1
INFO: [VRFC 10-311] analyzing module ibuf
INFO: [VRFC 10-311] analyzing module obuf
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Block_proc
Compiling module xil_defaultlib.ibuf(W=17)
Compiling module xil_defaultlib.obuf(W=17)
Compiling module xil_defaultlib.regslice_both(DataWidth=16)
Compiling module xil_defaultlib.relu_array_ap_fixed_ap_fixed_rel...
Compiling module xil_defaultlib.myproject
Compiling module xil_defaultlib.fifo(DEPTH=616,WIDTH=16)
Compiling module xil_defaultlib.AESL_axi_s_input_1_0_V_V
Compiling module xil_defaultlib.AESL_axi_s_input_1_1_V_V
Compiling module xil_defaultlib.AESL_axi_s_input_1_2_V_V
Compiling module xil_defaultlib.AESL_axi_s_input_1_3_V_V
Compiling module xil_defaultlib.AESL_axi_s_layer2_out_0_V_V
Compiling module xil_defaultlib.AESL_axi_s_layer2_out_1_V_V
Compiling module xil_defaultlib.AESL_axi_s_layer2_out_2_V_V
Compiling module xil_defaultlib.AESL_axi_s_layer2_out_3_V_V
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_report_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detector_1
Compiling module xil_defaultlib.apatb_myproject_top
Compiling module work.glbl
Built simulation snapshot myproject

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /home/YL_HUANG/9_23/relu_array/myproject_prj/solution1/sim/verilog/xsim.dir/myproject/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/YL_HUANG/9_23/relu_array/myproject_prj/solution1/sim/verilog/xsim.dir/myproject/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun Sep 18 16:18:16 2022. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sun Sep 18 16:18:16 2022...

****** xsim v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source xsim.dir/myproject/xsim_script.tcl
# xsim {myproject} -autoloadwcfg -tclbatch {myproject.tcl}
Vivado Simulator 2019.2
Time resolution is 1 ps
source myproject.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set const_size_out_1_group [add_wave_group const_size_out_1(wire) -into $coutputgroup]
## add_wave /apatb_myproject_top/AESL_inst_myproject/const_size_out_1_ap_vld -into $const_size_out_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/const_size_out_1 -into $const_size_out_1_group -radix hex
## set const_size_in_1_group [add_wave_group const_size_in_1(wire) -into $coutputgroup]
## add_wave /apatb_myproject_top/AESL_inst_myproject/const_size_in_1_ap_vld -into $const_size_in_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/const_size_in_1 -into $const_size_in_1_group -radix hex
## set layer2_out_group [add_wave_group layer2_out(axis) -into $coutputgroup]
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_3_V_V_TREADY -into $layer2_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_3_V_V_TVALID -into $layer2_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_2_V_V_TREADY -into $layer2_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_2_V_V_TVALID -into $layer2_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_1_V_V_TREADY -into $layer2_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_1_V_V_TVALID -into $layer2_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_0_V_V_TREADY -into $layer2_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_0_V_V_TVALID -into $layer2_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_3_V_V_TDATA -into $layer2_out_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_2_V_V_TDATA -into $layer2_out_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_1_V_V_TDATA -into $layer2_out_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer2_out_0_V_V_TDATA -into $layer2_out_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set input_1_group [add_wave_group input_1(axis) -into $cinputgroup]
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_3_V_V_TREADY -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_3_V_V_TVALID -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_2_V_V_TREADY -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_2_V_V_TVALID -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_1_V_V_TREADY -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_1_V_V_TVALID -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_0_V_V_TREADY -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_0_V_V_TVALID -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_3_V_V_TDATA -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_2_V_V_TDATA -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_1_V_V_TDATA -into $input_1_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_0_V_V_TDATA -into $input_1_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_start -into $blocksiggroup
## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_done -into $blocksiggroup
## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_ready -into $blocksiggroup
## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_idle -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_rst_n -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_myproject_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_myproject_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_myproject_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_input_1_0_V_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_input_1_1_V_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_input_1_2_V_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_input_1_3_V_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_0_V_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_1_V_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_2_V_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer2_out_3_V_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_const_size_in_1 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_const_size_out_1 -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_const_size_out_1_group [add_wave_group const_size_out_1(wire) -into $tbcoutputgroup]
## add_wave /apatb_myproject_top/const_size_out_1_ap_vld -into $tb_const_size_out_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/const_size_out_1 -into $tb_const_size_out_1_group -radix hex
## set tb_const_size_in_1_group [add_wave_group const_size_in_1(wire) -into $tbcoutputgroup]
## add_wave /apatb_myproject_top/const_size_in_1_ap_vld -into $tb_const_size_in_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/const_size_in_1 -into $tb_const_size_in_1_group -radix hex
## set tb_layer2_out_group [add_wave_group layer2_out(axis) -into $tbcoutputgroup]
## add_wave /apatb_myproject_top/layer2_out_3_V_V_TREADY -into $tb_layer2_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_3_V_V_TVALID -into $tb_layer2_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_2_V_V_TREADY -into $tb_layer2_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_2_V_V_TVALID -into $tb_layer2_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_1_V_V_TREADY -into $tb_layer2_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_1_V_V_TVALID -into $tb_layer2_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_0_V_V_TREADY -into $tb_layer2_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_0_V_V_TVALID -into $tb_layer2_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer2_out_3_V_V_TDATA -into $tb_layer2_out_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_2_V_V_TDATA -into $tb_layer2_out_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_1_V_V_TDATA -into $tb_layer2_out_group -radix hex
## add_wave /apatb_myproject_top/layer2_out_0_V_V_TDATA -into $tb_layer2_out_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_input_1_group [add_wave_group input_1(axis) -into $tbcinputgroup]
## add_wave /apatb_myproject_top/input_1_3_V_V_TREADY -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_3_V_V_TVALID -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_2_V_V_TREADY -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_2_V_V_TVALID -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_1_V_V_TREADY -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_1_V_V_TVALID -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_0_V_V_TREADY -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_0_V_V_TVALID -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_3_V_V_TDATA -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_2_V_V_TDATA -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_1_V_V_TDATA -into $tb_input_1_group -radix hex
## add_wave /apatb_myproject_top/input_1_0_V_V_TDATA -into $tb_input_1_group -radix hex
## save_wave_config myproject.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "113000"
// RTL Simulation : 1 / 1 [100.00%] @ "3218000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 3237500 ps : File "/home/YL_HUANG/9_23/relu_array/myproject_prj/solution1/sim/verilog/myproject.autotb.v" Line 635
## quit
INFO: [Common 17-206] Exiting xsim at Sun Sep 18 16:18:27 2022...
INFO: [COSIM 212-316] Starting C post checking ...
Processing input 0
Predictions
0 0 0 0 0 0 0 0 2 2 2 2 3 3 3 3 4 4 4 4 5 5 5 5 6 6 6 6 7 7 7 7 8 8 8 8 9 9 9 9 10 10 10 10 11 11 11 11 12 12 12 12 13 13 13 13 14 14 14 14 15 15 15 15 16 16 16 16 17 17 17 17 18 18 18 18 19 19 19 19 20 20 20 20 21 21 21 21 22 22 22 22 23 23 23 23 24 24 24 24 25 25 25 25 26 26 26 26 27 27 27 27 28 28 28 28 29 29 29 29 30 30 30 30 31 31 31 31 32 32 32 32 33 33 33 33 34 34 34 34 35 35 35 35 36 36 36 36 37 37 37 37 38 38 38 38 39 39 39 39 40 40 40 40 41 41 41 41 42 42 42 42 43 43 43 43 44 44 44 44 45 45 45 45 46 46 46 46 47 47 47 47 48 48 48 48 49 49 49 49 50 50 50 50 51 51 51 51 52 52 52 52 53 53 53 53 54 54 54 54 55 55 55 55 56 56 56 56 57 57 57 57 58 58 58 58 59 59 59 59 60 60 60 60 61 61 61 61 62 62 62 62 63 63 63 63 64 64 64 64 65 65 65 65 66 66 66 66 67 67 67 67 68 68 68 68 69 69 69 69 70 70 70 70 71 71 71 71 72 72 72 72 73 73 73 73 74 74 74 74 75 75 75 75 76 76 76 76 77 77 77 77 78 78 78 78 79 79 79 79 80 80 80 80 81 81 81 81 82 82 82 82 83 83 83 83 84 84 84 84 85 85 85 85 86 86 86 86 87 87 87 87 88 88 88 88 89 89 89 89 90 90 90 90 91 91 91 91 92 92 92 92 93 93 93 93 94 94 94 94 95 95 95 95 96 96 96 96 97 97 97 97 98 98 98 98 99 99 99 99 100 100 100 100 101 101 101 101 102 102 102 102 103 103 103 103 104 104 104 104 105 105 105 105 106 106 106 106 107 107 107 107 108 108 108 108 109 109 109 109 110 110 110 110 111 111 111 111 112 112 112 112 113 113 113 113 114 114 114 114 115 115 115 115 116 116 116 116 117 117 117 117 118 118 118 118 119 119 119 119 120 120 120 120 121 121 121 121 122 122 122 122 123 123 123 123 124 124 124 124 125 125 125 125 126 126 126 126 127 127 127 127 128 128 128 128 129 129 129 129 130 130 130 130 131 131 131 131 132 132 132 132 133 133 133 133 134 134 134 134 135 135 135 135 136 136 136 136 137 137 137 137 138 138 138 138 139 139 139 139 140 140 140 140 141 141 141 141 142 142 142 142 143 143 143 143 144 144 144 144 145 145 145 145 146 146 146 146 147 147 147 147 148 148 148 148 149 149 149 149 150 150 150 150 151 151 151 151 152 152 152 152 153 153 153 153 154 154 154 154 155 155 155 155 156 156 156 156 157 157 157 157 158 158 158 158 159 159 159 159 160 160 160 160 161 161 161 161 162 162 162 162 163 163 163 163 164 164 164 164 165 165 165 165 166 166 166 166 167 167 167 167 168 168 168 168 169 169 169 169 170 170 170 170 171 171 171 171 172 172 172 172 173 173 173 173 174 174 174 174 175 175 175 175 176 176 176 176 177 177 177 177 178 178 178 178 179 179 179 179 180 180 180 180 181 181 181 181 182 182 182 182 183 183 183 183 184 184 184 184 185 185 185 185 186 186 186 186 187 187 187 187 188 188 188 188 189 189 189 189 190 190 190 190 191 191 191 191 192 192 192 192 193 193 193 193 194 194 194 194 195 195 195 195 196 196 196 196 197 197 197 197 198 198 198 198 199 199 199 199 200 200 200 200 201 201 201 201 202 202 202 202 203 203 203 203 204 204 204 204 205 205 205 205 206 206 206 206 207 207 207 207 208 208 208 208 209 209 209 209 210 210 210 210 211 211 211 211 212 212 212 212 213 213 213 213 214 214 214 214 215 215 215 215 216 216 216 216 217 217 217 217 218 218 218 218 219 219 219 219 220 220 220 220 221 221 221 221 222 222 222 222 223 223 223 223 224 224 224 224 225 225 225 225 226 226 226 226 227 227 227 227 228 228 228 228 229 229 229 229 230 230 230 230 231 231 231 231 232 232 232 232 233 233 233 233 234 234 234 234 235 235 235 235 236 236 236 236 237 237 237 237 238 238 238 238 239 239 239 239 240 240 240 240 241 241 241 241 242 242 242 242 243 243 243 243 244 244 244 244 245 245 245 245 246 246 246 246 247 247 247 247 248 248 248 248 249 249 249 249 250 250 250 250 251 251 251 251 252 252 252 252 253 253 253 253 254 254 254 254 255 255 255 255 256 256 256 256 257 257 257 257 258 258 258 258 259 259 259 259 260 260 260 260 261 261 261 261 262 262 262 262 263 263 263 263 264 264 264 264 265 265 265 265 266 266 266 266 267 267 267 267 268 268 268 268 269 269 269 269 270 270 270 270 271 271 271 271 272 272 272 272 273 273 273 273 274 274 274 274 275 275 275 275 276 276 276 276 277 277 277 277 278 278 278 278 279 279 279 279 280 280 280 280 281 281 281 281 282 282 282 282 283 283 283 283 284 284 284 284 285 285 285 285 286 286 286 286 287 287 287 287 288 288 288 288 289 289 289 289 290 290 290 290 291 291 291 291 292 292 292 292 293 293 293 293 294 294 294 294 295 295 295 295 296 296 296 296 297 297 297 297 298 298 298 298 299 299 299 299 300 300 300 300 301 301 301 301 302 302 302 302 303 303 303 303 304 304 304 304 305 305 305 305 306 306 306 306 307 307 307 307 308 308 308 308 309 309 309 309 310 310 310 310 311 311 311 311 312 312 312 312 313 313 313 313 314 314 314 314 315 315 315 315 316 316 316 316 317 317 317 317 318 318 318 318 319 319 319 319 320 320 320 320 321 321 321 321 322 322 322 322 323 323 323 323 324 324 324 324 325 325 325 325 326 326 326 326 327 327 327 327 328 328 328 328 329 329 329 329 330 330 330 330 331 331 331 331 332 332 332 332 333 333 333 333 334 334 334 334 335 335 335 335 336 336 336 336 337 337 337 337 338 338 338 338 339 339 339 339 340 340 340 340 341 341 341 341 342 342 342 342 343 343 343 343 344 344 344 344 345 345 345 345 346 346 346 346 347 347 347 347 348 348 348 348 349 349 349 349 350 350 350 350 351 351 351 351 352 352 352 352 353 353 353 353 354 354 354 354 355 355 355 355 356 356 356 356 357 357 357 357 358 358 358 358 359 359 359 359 360 360 360 360 361 361 361 361 362 362 362 362 363 363 363 363 364 364 364 364 365 365 365 365 366 366 366 366 367 367 367 367 368 368 368 368 369 369 369 369 370 370 370 370 371 371 371 371 372 372 372 372 373 373 373 373 374 374 374 374 375 375 375 375 376 376 376 376 377 377 377 377 378 378 378 378 379 379 379 379 380 380 380 380 381 381 381 381 382 382 382 382 383 383 383 383 384 384 384 384 385 385 385 385 386 386 386 386 387 387 387 387 388 388 388 388 389 389 389 389 390 390 390 390 391 391 391 391 392 392 392 392 393 393 393 393 394 394 394 394 395 395 395 395 396 396 396 396 397 397 397 397 398 398 398 398 399 399 399 399 400 400 400 400 401 401 401 401 402 402 402 402 403 403 403 403 404 404 404 404 405 405 405 405 406 406 406 406 407 407 407 407 408 408 408 408 409 409 409 409 410 410 410 410 411 411 411 411 412 412 412 412 413 413 413 413 414 414 414 414 415 415 415 415 416 416 416 416 417 417 417 417 418 418 418 418 419 419 419 419 420 420 420 420 421 421 421 421 422 422 422 422 423 423 423 423 424 424 424 424 425 425 425 425 426 426 426 426 427 427 427 427 428 428 428 428 429 429 429 429 430 430 430 430 431 431 431 431 432 432 432 432 433 433 433 433 434 434 434 434 435 435 435 435 436 436 436 436 437 437 437 437 438 438 438 438 439 439 439 439 440 440 440 440 441 441 441 441 442 442 442 442 443 443 443 443 444 444 444 444 445 445 445 445 446 446 446 446 447 447 447 447 448 448 448 448 449 449 449 449 450 450 450 450 451 451 451 451 452 452 452 452 453 453 453 453 454 454 454 454 455 455 455 455 456 456 456 456 457 457 457 457 458 458 458 458 459 459 459 459 460 460 460 460 461 461 461 461 462 462 462 462 463 463 463 463 464 464 464 464 465 465 465 465 466 466 466 466 467 467 467 467 468 468 468 468 469 469 469 469 470 470 470 470 471 471 471 471 472 472 472 472 473 473 473 473 474 474 474 474 475 475 475 475 476 476 476 476 477 477 477 477 478 478 478 478 479 479 479 479 480 480 480 480 481 481 481 481 482 482 482 482 483 483 483 483 484 484 484 484 485 485 485 485 486 486 486 486 487 487 487 487 488 488 488 488 489 489 489 489 490 490 490 490 491 491 491 491 492 492 492 492 493 493 493 493 494 494 494 494 495 495 495 495 496 496 496 496 497 497 497 497 498 498 498 498 499 499 499 499 500 500 500 500 501 501 501 501 502 502 502 502 503 503 503 503 504 504 504 504 505 505 505 505 506 506 506 506 507 507 507 507 508 508 508 508 509 509 509 509 510 510 510 510 511 511 511 511 512 512 512 512 513 513 513 513 514 514 514 514 515 515 515 515 516 516 516 516 517 517 517 517 518 518 518 518 519 519 519 519 520 520 520 520 521 521 521 521 522 522 522 522 523 523 523 523 524 524 524 524 525 525 525 525 526 526 526 526 527 527 527 527 528 528 528 528 529 529 529 529 530 530 530 530 531 531 531 531 532 532 532 532 533 533 533 533 534 534 534 534 535 535 535 535 536 536 536 536 537 537 537 537 538 538 538 538 539 539 539 539 540 540 540 540 541 541 541 541 542 542 542 542 543 543 543 543 544 544 544 544 545 545 545 545 546 546 546 546 547 547 547 547 548 548 548 548 549 549 549 549 550 550 550 550 551 551 551 551 552 552 552 552 553 553 553 553 554 554 554 554 555 555 555 555 556 556 556 556 557 557 557 557 558 558 558 558 559 559 559 559 560 560 560 560 561 561 561 561 562 562 562 562 563 563 563 563 564 564 564 564 565 565 565 565 566 566 566 566 567 567 567 567 568 568 568 568 569 569 569 569 570 570 570 570 571 571 571 571 572 572 572 572 573 573 573 573 574 574 574 574 575 575 575 575 576 576 576 576 577 577 577 577 578 578 578 578 579 579 579 579 580 580 580 580 581 581 581 581 582 582 582 582 583 583 583 583 584 584 584 584 585 585 585 585 586 586 586 586 587 587 587 587 588 588 588 588 589 589 589 589 590 590 590 590 591 591 591 591 592 592 592 592 593 593 593 593 594 594 594 594 595 595 595 595 596 596 596 596 597 597 597 597 598 598 598 598 599 599 599 599 600 600 600 600 601 601 601 601 602 602 602 602 603 603 603 603 604 604 604 604 605 605 605 605 606 606 606 606 607 607 607 607 608 608 608 608 609 609 609 609 610 610 610 610 611 611 611 611 612 612 612 612 613 613 613 613 614 614 614 614 615 615 615 615 
Quantized predictions
0 0 0 0 0 0 0 0 2 2 2 2 3 3 3 3 4 4 4 4 5 5 5 5 6 6 6 6 7 7 7 7 8 8 8 8 9 9 9 9 10 10 10 10 11 11 11 11 12 12 12 12 13 13 13 13 14 14 14 14 15 15 15 15 16 16 16 16 17 17 17 17 18 18 18 18 19 19 19 19 20 20 20 20 21 21 21 21 22 22 22 22 23 23 23 23 24 24 24 24 25 25 25 25 26 26 26 26 27 27 27 27 28 28 28 28 29 29 29 29 30 30 30 30 31 31 31 31 32 32 32 32 33 33 33 33 34 34 34 34 35 35 35 35 36 36 36 36 37 37 37 37 38 38 38 38 39 39 39 39 40 40 40 40 41 41 41 41 42 42 42 42 43 43 43 43 44 44 44 44 45 45 45 45 46 46 46 46 47 47 47 47 48 48 48 48 49 49 49 49 50 50 50 50 51 51 51 51 52 52 52 52 53 53 53 53 54 54 54 54 55 55 55 55 56 56 56 56 57 57 57 57 58 58 58 58 59 59 59 59 60 60 60 60 61 61 61 61 62 62 62 62 63 63 63 63 64 64 64 64 65 65 65 65 66 66 66 66 67 67 67 67 68 68 68 68 69 69 69 69 70 70 70 70 71 71 71 71 72 72 72 72 73 73 73 73 74 74 74 74 75 75 75 75 76 76 76 76 77 77 77 77 78 78 78 78 79 79 79 79 80 80 80 80 81 81 81 81 82 82 82 82 83 83 83 83 84 84 84 84 85 85 85 85 86 86 86 86 87 87 87 87 88 88 88 88 89 89 89 89 90 90 90 90 91 91 91 91 92 92 92 92 93 93 93 93 94 94 94 94 95 95 95 95 96 96 96 96 97 97 97 97 98 98 98 98 99 99 99 99 100 100 100 100 101 101 101 101 102 102 102 102 103 103 103 103 104 104 104 104 105 105 105 105 106 106 106 106 107 107 107 107 108 108 108 108 109 109 109 109 110 110 110 110 111 111 111 111 112 112 112 112 113 113 113 113 114 114 114 114 115 115 115 115 116 116 116 116 117 117 117 117 118 118 118 118 119 119 119 119 120 120 120 120 121 121 121 121 122 122 122 122 123 123 123 123 124 124 124 124 125 125 125 125 126 126 126 126 127 127 127 127 128 128 128 128 129 129 129 129 130 130 130 130 131 131 131 131 132 132 132 132 133 133 133 133 134 134 134 134 135 135 135 135 136 136 136 136 137 137 137 137 138 138 138 138 139 139 139 139 140 140 140 140 141 141 141 141 142 142 142 142 143 143 143 143 144 144 144 144 145 145 145 145 146 146 146 146 147 147 147 147 148 148 148 148 149 149 149 149 150 150 150 150 151 151 151 151 152 152 152 152 153 153 153 153 154 154 154 154 155 155 155 155 156 156 156 156 157 157 157 157 158 158 158 158 159 159 159 159 160 160 160 160 161 161 161 161 162 162 162 162 163 163 163 163 164 164 164 164 165 165 165 165 166 166 166 166 167 167 167 167 168 168 168 168 169 169 169 169 170 170 170 170 171 171 171 171 172 172 172 172 173 173 173 173 174 174 174 174 175 175 175 175 176 176 176 176 177 177 177 177 178 178 178 178 179 179 179 179 180 180 180 180 181 181 181 181 182 182 182 182 183 183 183 183 184 184 184 184 185 185 185 185 186 186 186 186 187 187 187 187 188 188 188 188 189 189 189 189 190 190 190 190 191 191 191 191 192 192 192 192 193 193 193 193 194 194 194 194 195 195 195 195 196 196 196 196 197 197 197 197 198 198 198 198 199 199 199 199 200 200 200 200 201 201 201 201 202 202 202 202 203 203 203 203 204 204 204 204 205 205 205 205 206 206 206 206 207 207 207 207 208 208 208 208 209 209 209 209 210 210 210 210 211 211 211 211 212 212 212 212 213 213 213 213 214 214 214 214 215 215 215 215 216 216 216 216 217 217 217 217 218 218 218 218 219 219 219 219 220 220 220 220 221 221 221 221 222 222 222 222 223 223 223 223 224 224 224 224 225 225 225 225 226 226 226 226 227 227 227 227 228 228 228 228 229 229 229 229 230 230 230 230 231 231 231 231 232 232 232 232 233 233 233 233 234 234 234 234 235 235 235 235 236 236 236 236 237 237 237 237 238 238 238 238 239 239 239 239 240 240 240 240 241 241 241 241 242 242 242 242 243 243 243 243 244 244 244 244 245 245 245 245 246 246 246 246 247 247 247 247 248 248 248 248 249 249 249 249 250 250 250 250 251 251 251 251 252 252 252 252 253 253 253 253 254 254 254 254 255 255 255 255 256 256 256 256 257 257 257 257 258 258 258 258 259 259 259 259 260 260 260 260 261 261 261 261 262 262 262 262 263 263 263 263 264 264 264 264 265 265 265 265 266 266 266 266 267 267 267 267 268 268 268 268 269 269 269 269 270 270 270 270 271 271 271 271 272 272 272 272 273 273 273 273 274 274 274 274 275 275 275 275 276 276 276 276 277 277 277 277 278 278 278 278 279 279 279 279 280 280 280 280 281 281 281 281 282 282 282 282 283 283 283 283 284 284 284 284 285 285 285 285 286 286 286 286 287 287 287 287 288 288 288 288 289 289 289 289 290 290 290 290 291 291 291 291 292 292 292 292 293 293 293 293 294 294 294 294 295 295 295 295 296 296 296 296 297 297 297 297 298 298 298 298 299 299 299 299 300 300 300 300 301 301 301 301 302 302 302 302 303 303 303 303 304 304 304 304 305 305 305 305 306 306 306 306 307 307 307 307 308 308 308 308 309 309 309 309 310 310 310 310 311 311 311 311 312 312 312 312 313 313 313 313 314 314 314 314 315 315 315 315 316 316 316 316 317 317 317 317 318 318 318 318 319 319 319 319 320 320 320 320 321 321 321 321 322 322 322 322 323 323 323 323 324 324 324 324 325 325 325 325 326 326 326 326 327 327 327 327 328 328 328 328 329 329 329 329 330 330 330 330 331 331 331 331 332 332 332 332 333 333 333 333 334 334 334 334 335 335 335 335 336 336 336 336 337 337 337 337 338 338 338 338 339 339 339 339 340 340 340 340 341 341 341 341 342 342 342 342 343 343 343 343 344 344 344 344 345 345 345 345 346 346 346 346 347 347 347 347 348 348 348 348 349 349 349 349 350 350 350 350 351 351 351 351 352 352 352 352 353 353 353 353 354 354 354 354 355 355 355 355 356 356 356 356 357 357 357 357 358 358 358 358 359 359 359 359 360 360 360 360 361 361 361 361 362 362 362 362 363 363 363 363 364 364 364 364 365 365 365 365 366 366 366 366 367 367 367 367 368 368 368 368 369 369 369 369 370 370 370 370 371 371 371 371 372 372 372 372 373 373 373 373 374 374 374 374 375 375 375 375 376 376 376 376 377 377 377 377 378 378 378 378 379 379 379 379 380 380 380 380 381 381 381 381 382 382 382 382 383 383 383 383 384 384 384 384 385 385 385 385 386 386 386 386 387 387 387 387 388 388 388 388 389 389 389 389 390 390 390 390 391 391 391 391 392 392 392 392 393 393 393 393 394 394 394 394 395 395 395 395 396 396 396 396 397 397 397 397 398 398 398 398 399 399 399 399 400 400 400 400 401 401 401 401 402 402 402 402 403 403 403 403 404 404 404 404 405 405 405 405 406 406 406 406 407 407 407 407 408 408 408 408 409 409 409 409 410 410 410 410 411 411 411 411 412 412 412 412 413 413 413 413 414 414 414 414 415 415 415 415 416 416 416 416 417 417 417 417 418 418 418 418 419 419 419 419 420 420 420 420 421 421 421 421 422 422 422 422 423 423 423 423 424 424 424 424 425 425 425 425 426 426 426 426 427 427 427 427 428 428 428 428 429 429 429 429 430 430 430 430 431 431 431 431 432 432 432 432 433 433 433 433 434 434 434 434 435 435 435 435 436 436 436 436 437 437 437 437 438 438 438 438 439 439 439 439 440 440 440 440 441 441 441 441 442 442 442 442 443 443 443 443 444 444 444 444 445 445 445 445 446 446 446 446 447 447 447 447 448 448 448 448 449 449 449 449 450 450 450 450 451 451 451 451 452 452 452 452 453 453 453 453 454 454 454 454 455 455 455 455 456 456 456 456 457 457 457 457 458 458 458 458 459 459 459 459 460 460 460 460 461 461 461 461 462 462 462 462 463 463 463 463 464 464 464 464 465 465 465 465 466 466 466 466 467 467 467 467 468 468 468 468 469 469 469 469 470 470 470 470 471 471 471 471 472 472 472 472 473 473 473 473 474 474 474 474 475 475 475 475 476 476 476 476 477 477 477 477 478 478 478 478 479 479 479 479 480 480 480 480 481 481 481 481 482 482 482 482 483 483 483 483 484 484 484 484 485 485 485 485 486 486 486 486 487 487 487 487 488 488 488 488 489 489 489 489 490 490 490 490 491 491 491 491 492 492 492 492 493 493 493 493 494 494 494 494 495 495 495 495 496 496 496 496 497 497 497 497 498 498 498 498 499 499 499 499 500 500 500 500 501 501 501 501 502 502 502 502 503 503 503 503 504 504 504 504 505 505 505 505 506 506 506 506 507 507 507 507 508 508 508 508 509 509 509 509 510 510 510 510 511 511 511 511 512 512 512 512 513 513 513 513 514 514 514 514 515 515 515 515 516 516 516 516 517 517 517 517 518 518 518 518 519 519 519 519 520 520 520 520 521 521 521 521 522 522 522 522 523 523 523 523 524 524 524 524 525 525 525 525 526 526 526 526 527 527 527 527 528 528 528 528 529 529 529 529 530 530 530 530 531 531 531 531 532 532 532 532 533 533 533 533 534 534 534 534 535 535 535 535 536 536 536 536 537 537 537 537 538 538 538 538 539 539 539 539 540 540 540 540 541 541 541 541 542 542 542 542 543 543 543 543 544 544 544 544 545 545 545 545 546 546 546 546 547 547 547 547 548 548 548 548 549 549 549 549 550 550 550 550 551 551 551 551 552 552 552 552 553 553 553 553 554 554 554 554 555 555 555 555 556 556 556 556 557 557 557 557 558 558 558 558 559 559 559 559 560 560 560 560 561 561 561 561 562 562 562 562 563 563 563 563 564 564 564 564 565 565 565 565 566 566 566 566 567 567 567 567 568 568 568 568 569 569 569 569 570 570 570 570 571 571 571 571 572 572 572 572 573 573 573 573 574 574 574 574 575 575 575 575 576 576 576 576 577 577 577 577 578 578 578 578 579 579 579 579 580 580 580 580 581 581 581 581 582 582 582 582 583 583 583 583 584 584 584 584 585 585 585 585 586 586 586 586 587 587 587 587 588 588 588 588 589 589 589 589 590 590 590 590 591 591 591 591 592 592 592 592 593 593 593 593 594 594 594 594 595 595 595 595 596 596 596 596 597 597 597 597 598 598 598 598 599 599 599 599 600 600 600 600 601 601 601 601 602 602 602 602 603 603 603 603 604 604 604 604 605 605 605 605 606 606 606 606 607 607 607 607 608 608 608 608 609 609 609 609 610 610 610 610 611 611 611 611 612 612 612 612 613 613 613 613 614 614 614 614 615 615 615 615 
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0> >.4' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0> >.3' contains leftover data, which may result in RTL simulation hanging.
WARNING: Hls::stream 'hls::stream<ap_fixed<16, 14, (ap_q_mode)5, (ap_o_mode)3, 0> >.2' contains leftover data, which may result in RTL simulation hanging.
INFO: Saved inference results to file: tb_data/rtl_cosim_results.log
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO:
Report time       : Sun Sep 18 16:18:27 CST 2022.
Solution          : solution1.
Simulation tool   : xsim.

+----------+----------+-----------------------------------------------+-----------------------------------------------+
|          |          |                    Latency                    |                    Interval                   |
+   RTL    +  Status  +-----------------------------------------------+-----------------------------------------------+
|          |          |      min      |      avg      |      max      |      min      |      avg      |      max      |
+----------+----------+-----------------------------------------------+-----------------------------------------------+
|      VHDL|        NA|             NA|             NA|             NA|             NA|             NA|             NA|
|   Verilog|      Pass|            619|            619|            619|             NA|             NA|             NA|
+----------+----------+-----------------------------------------------+-----------------------------------------------+

***** C/RTL SIMULATION COMPLETED IN 0h0m33s *****
***** C/RTL VALIDATION *****
INFO: Test PASSED
***** EXPORT IP *****
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.2/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Sun Sep 18 16:18:38 2022...
***** EXPORT IP COMPLETED IN 0h0m11s *****
INFO: [HLS 200-112] Total elapsed time: 69.95 seconds; peak allocated memory: 185.962 MB.
INFO: [Common 17-206] Exiting vivado_hls at Sun Sep 18 16:18:38 2022...
