Protel Design System Design Rule Check
PCB File : C:\Users\17122\Desktop\½ÌÑ§ÒÇÆ÷\PCB\GP-MAX-MQ\SensorGroupB.PcbDoc
Date     : 2021/1/14
Time     : 15:26:58

Processing Rule : Clearance Constraint (Gap=0.127mm) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
   Violation between Un-Routed Net Constraint: Net GND Between Via (27.813mm,71.12mm) from Top Layer to Bottom Layer And Pad LED2-2(34.671mm,54.229mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Via (29.21mm,43.688mm) from Top Layer to Bottom Layer And Pad LED3-2(35.179mm,27.051mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net VIN Between Track (28.614mm,53.957mm)(28.829mm,54.172mm) on Top Layer And Pad P10-4(30.353mm,78.74mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net VIN Between Pad P3-1(16.002mm,51.943mm) on Multi-Layer And Pad P8-1(16.104mm,24.587mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net VIN Between Via (55.118mm,70.104mm) from Top Layer to Bottom Layer And Track (50.546mm,43.815mm)(58.42mm,43.815mm) on Top Layer 
Rule Violations :5

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.127mm) (Max=10mm) (Preferred=0.254mm) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 5
Waived Violations : 0
Time Elapsed        : 00:00:02