// Seed: 2536409313
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  input wire id_14;
  assign module_1.id_4 = 0;
  inout wire id_13;
  input wire id_12;
  input wire id_11;
  output wire id_10;
  input wire id_9;
  input wire id_8;
  inout reg id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  for (id_15 = id_9; -1; id_7 = id_1) begin : LABEL_0
    always @(posedge id_15 / id_3++);
  end
endmodule
module module_1 (
    input  supply0 id_0,
    output uwire   id_1,
    output uwire   id_2
);
  bit id_4;
  ;
  always @(id_4) id_4 = 1;
  always @(posedge -1) id_4 <= 1'b0;
  logic id_5;
  ;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_4,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5
  );
endmodule
