Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Mar  9 15:48:47 2020
| Host         : DESKTOP-JJK40NT running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Voltmeter_top_control_sets_placed.rpt
| Design       : Voltmeter_top
| Device       : xc7a35ti
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    11 |
|    Minimum number of control sets                        |    11 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    56 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    11 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |               1 |            1 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              62 |           26 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|   Clock Signal   |                                                               Enable Signal                                                              |                                                            Set/Reset Signal                                                           | Slice Load Count | Bel Load Count |
+------------------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  Q_reg_i_4_n_0   | VGA_inst/VGA_sync_control_inst/VGA_H_sync_inst/VGA_H_counter_inst/Counter_generic_10b/gen_counter[3].gen_counter_2_to_N.insti/inf_edge   | VGA_inst/VGA_sync_control_inst/VGA_H_sync_inst/VGA_H_counter_inst/Counter_generic_10b/gen_counter[7].gen_counter_2_to_N.insti/Q_reg_1 |                1 |              1 |
|  Q_reg_i_4_n_0   | VGA_inst/VGA_sync_control_inst/VGA_V_sync_inst/VGA_V_counter_inst/Counter_generic_10b/gen_counter[1].gen_counter_2_to_N.insti/inf_edge   | VGA_inst/VGA_sync_control_inst/VGA_V_sync_inst/VGA_V_counter_inst/Counter_generic_10b/gen_counter[4].gen_counter_2_to_N.insti/Q_reg_1 |                1 |              1 |
|  clock_IBUF_BUFG |                                                                                                                                          |                                                                                                                                       |                1 |              1 |
|  clock_IBUF_BUFG |                                                                                                                                          | reset_IBUF                                                                                                                            |                1 |              1 |
|  Q_reg_i_4_n_0   | ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[14].gen_counter_2_to_N.insti/count_in1_out               | ADC_inst/Counter_BCD_5_digits_inst/Counter_BCD_inst_1/Counter_generic_inst/gen_counter[2].gen_counter_2_to_N.insti/Q_reg_1            |                2 |              4 |
|  Q_reg_i_4_n_0   | ADC_inst/Counter_BCD_5_digits_inst/Counter_BCD_inst_1/Counter_generic_inst/gen_counter[0].gen_counter_1.inst1/count_in3_out              | ADC_inst/Counter_BCD_5_digits_inst/Counter_BCD_inst_2/Counter_generic_inst/gen_counter[0].gen_counter_1.inst1/Q_reg_1                 |                1 |              4 |
|  Q_reg_i_4_n_0   | ADC_inst/Counter_BCD_5_digits_inst/Counter_BCD_inst_2/Counter_generic_inst/gen_counter[2].gen_counter_2_to_N.insti/count_in2_out         | ADC_inst/Counter_BCD_5_digits_inst/Counter_BCD_inst_3/Counter_generic_inst/gen_counter[0].gen_counter_1.inst1/Q_reg_1                 |                1 |              4 |
|  Q_reg_i_4_n_0   | enable_IBUF                                                                                                                              | VGA_inst/VGA_sync_control_inst/VGA_H_sync_inst/VGA_H_counter_inst/Counter_generic_10b/gen_counter[4].gen_counter_2_to_N.insti/reset   |                4 |             10 |
|  Q_reg_i_4_n_0   | VGA_inst/VGA_sync_control_inst/VGA_H_sync_inst/VGA_H_counter_inst/Counter_generic_10b/gen_counter[4].gen_counter_2_to_N.insti/s_enable_V | VGA_inst/VGA_sync_control_inst/VGA_V_sync_inst/VGA_V_counter_inst/Counter_generic_10b/gen_counter[5].gen_counter_2_to_N.insti/Q_reg_1 |                5 |             10 |
|  Q_reg_i_4_n_0   | ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[7].gen_counter_2_to_N.insti/s_flag                       | reset_IBUF                                                                                                                            |                3 |             12 |
|  Q_reg_i_4_n_0   | enable_IBUF                                                                                                                              | ADC_inst/Counter_33000_inst/Counter_uptoX_inst/Counter_generic_inst/gen_counter[4].gen_counter_2_to_N.insti/reset                     |                8 |             16 |
+------------------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


