#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001d55c36adc0 .scope module, "shifting_pipo_tb" "shifting_pipo_tb" 2 3;
 .timescale 0 0;
v000001d55c40de40_0 .var "ce", 0 0;
v000001d55c40e700_0 .var "clk", 0 0;
v000001d55c40e3e0_0 .var "clr", 0 0;
v000001d55c40e7a0_0 .var "data_i", 3 0;
v000001d55c40dee0_0 .net "data_o", 15 0, L_000001d55c40e660;  1 drivers
S_000001d55c3aa630 .scope module, "UUT" "shifting_pipo" 2 11, 3 3 0, S_000001d55c36adc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clr";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "ce";
    .port_info 3 /INPUT 4 "data_in";
    .port_info 4 /OUTPUT 16 "data_o";
v000001d55c40e020_0 .net "ce", 0 0, v000001d55c40de40_0;  1 drivers
v000001d55c40dbc0_0 .net "clk", 0 0, v000001d55c40e700_0;  1 drivers
v000001d55c40e5c0_0 .net "clr", 0 0, v000001d55c40e3e0_0;  1 drivers
v000001d55c40d940_0 .net "data_in", 3 0, v000001d55c40e7a0_0;  1 drivers
v000001d55c40e2a0_0 .net "data_o", 15 0, L_000001d55c40e660;  alias, 1 drivers
L_000001d55c40e520 .part L_000001d55c40e660, 4, 4;
L_000001d55c40dda0 .part L_000001d55c40e660, 8, 4;
L_000001d55c40d8a0 .part L_000001d55c40e660, 12, 4;
L_000001d55c40e660 .concat8 [ 4 4 4 4], v000001d55c3a9390_0, v000001d55c36c860_0, v000001d55c40e160_0, v000001d55c40e340_0;
S_000001d55c3ab860 .scope module, "reg0" "pipo" 3 12, 4 1 0, S_000001d55c3aa630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clr";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "ce";
    .port_info 3 /INPUT 4 "data_i";
    .port_info 4 /OUTPUT 4 "data_o";
P_000001d55c3aab20 .param/l "width" 0 4 1, +C4<00000000000000000000000000000100>;
v000001d55c3ab9f0_0 .net "ce", 0 0, v000001d55c40de40_0;  alias, 1 drivers
v000001d55c383340_0 .net "clk", 0 0, v000001d55c40e700_0;  alias, 1 drivers
v000001d55c3a9180_0 .net "clr", 0 0, v000001d55c40e3e0_0;  alias, 1 drivers
v000001d55c3a92f0_0 .net "data_i", 3 0, L_000001d55c40e520;  1 drivers
v000001d55c3a9390_0 .var "data_o", 3 0;
E_000001d55c3aaae0 .event posedge, v000001d55c3a9180_0, v000001d55c383340_0;
S_000001d55c36c590 .scope module, "reg1" "pipo" 3 13, 4 1 0, S_000001d55c3aa630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clr";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "ce";
    .port_info 3 /INPUT 4 "data_i";
    .port_info 4 /OUTPUT 4 "data_o";
P_000001d55c3ab1e0 .param/l "width" 0 4 1, +C4<00000000000000000000000000000100>;
v000001d55c3a9430_0 .net "ce", 0 0, v000001d55c40de40_0;  alias, 1 drivers
v000001d55c3a94d0_0 .net "clk", 0 0, v000001d55c40e700_0;  alias, 1 drivers
v000001d55c36c720_0 .net "clr", 0 0, v000001d55c40e3e0_0;  alias, 1 drivers
v000001d55c36c7c0_0 .net "data_i", 3 0, L_000001d55c40dda0;  1 drivers
v000001d55c36c860_0 .var "data_o", 3 0;
S_000001d55c382b70 .scope module, "reg2" "pipo" 3 14, 4 1 0, S_000001d55c3aa630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clr";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "ce";
    .port_info 3 /INPUT 4 "data_i";
    .port_info 4 /OUTPUT 4 "data_o";
P_000001d55c3ab6a0 .param/l "width" 0 4 1, +C4<00000000000000000000000000000100>;
v000001d55c36c900_0 .net "ce", 0 0, v000001d55c40de40_0;  alias, 1 drivers
v000001d55c382d00_0 .net "clk", 0 0, v000001d55c40e700_0;  alias, 1 drivers
v000001d55c40e0c0_0 .net "clr", 0 0, v000001d55c40e3e0_0;  alias, 1 drivers
v000001d55c40e200_0 .net "data_i", 3 0, L_000001d55c40d8a0;  1 drivers
v000001d55c40e160_0 .var "data_o", 3 0;
S_000001d55c382da0 .scope module, "reg3" "pipo" 3 15, 4 1 0, S_000001d55c3aa630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clr";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "ce";
    .port_info 3 /INPUT 4 "data_i";
    .port_info 4 /OUTPUT 4 "data_o";
P_000001d55c3aafe0 .param/l "width" 0 4 1, +C4<00000000000000000000000000000100>;
v000001d55c40df80_0 .net "ce", 0 0, v000001d55c40de40_0;  alias, 1 drivers
v000001d55c40e480_0 .net "clk", 0 0, v000001d55c40e700_0;  alias, 1 drivers
v000001d55c40dc60_0 .net "clr", 0 0, v000001d55c40e3e0_0;  alias, 1 drivers
v000001d55c40db20_0 .net "data_i", 3 0, v000001d55c40e7a0_0;  alias, 1 drivers
v000001d55c40e340_0 .var "data_o", 3 0;
    .scope S_000001d55c3ab860;
T_0 ;
    %wait E_000001d55c3aaae0;
    %load/vec4 v000001d55c3a9180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001d55c3a9390_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001d55c383340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000001d55c3ab9f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v000001d55c3a92f0_0;
    %assign/vec4 v000001d55c3a9390_0, 0;
T_0.4 ;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001d55c36c590;
T_1 ;
    %wait E_000001d55c3aaae0;
    %load/vec4 v000001d55c36c720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001d55c36c860_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001d55c3a94d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v000001d55c3a9430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v000001d55c36c7c0_0;
    %assign/vec4 v000001d55c36c860_0, 0;
T_1.4 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001d55c382b70;
T_2 ;
    %wait E_000001d55c3aaae0;
    %load/vec4 v000001d55c40e0c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001d55c40e160_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001d55c382d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v000001d55c36c900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v000001d55c40e200_0;
    %assign/vec4 v000001d55c40e160_0, 0;
T_2.4 ;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001d55c382da0;
T_3 ;
    %wait E_000001d55c3aaae0;
    %load/vec4 v000001d55c40dc60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001d55c40e340_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001d55c40e480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v000001d55c40df80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v000001d55c40db20_0;
    %assign/vec4 v000001d55c40e340_0, 0;
T_3.4 ;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001d55c36adc0;
T_4 ;
    %delay 0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d55c40e3e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d55c40e700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d55c40de40_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001d55c40e7a0_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d55c40de40_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d55c40e3e0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001d55c40e7a0_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001d55c40e7a0_0, 0, 4;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d55c40de40_0, 0, 1;
    %delay 18, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d55c40de40_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000001d55c40e7a0_0, 0, 4;
    %delay 10, 0;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001d55c40e7a0_0, 0, 4;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d55c40e3e0_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 25 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_000001d55c36adc0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v000001d55c40e700_0;
    %inv;
    %store/vec4 v000001d55c40e700_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_000001d55c36adc0;
T_6 ;
    %vpi_call 2 37 "$dumpfile", "shifting_pipo.vcd" {0 0 0};
    %vpi_call 2 38 "$dumpvars" {0 0 0};
    %vpi_call 2 39 "$dumpon" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "shifting_pipo_tb.v";
    "./shifting_pipo.v";
    "./pipo.v";
