set tool_name "ModelSim-Altera (Verilog)"
set corner_file_list {
	{{"Slow Model"} {Counter_FSM.vo Counter_FSM_v.sdo}}
	{{"Fast Model"} {Counter_FSM_fast.vo Counter_FSM_v_fast.sdo}}
}
