var searchData=
[
  ['rasr_0',['RASR',['../struct_a_r_m___m_p_u___region__t.html#a38c1d3bc6a9ffc9423d633add01928f1',1,'ARM_MPU_Region_t']]],
  ['rbar_1',['RBAR',['../struct_a_r_m___m_p_u___region__t.html#afe7a7721aa08988d915670efa432cdd2',1,'ARM_MPU_Region_t']]],
  ['rcc_5fahbenr_5fcrcen_2',['RCC_AHBENR_CRCEN',['../group___peripheral___registers___bits___definition.html#gade3ee302bf659a2bfbf75e1a00630242',1,'stm32f072xb.h']]],
  ['rcc_5fahbenr_5fcrcen_5fmsk_3',['RCC_AHBENR_CRCEN_Msk',['../group___peripheral___registers___bits___definition.html#gad82a037ec42681f23b2d2e5148e6c3e0',1,'stm32f072xb.h']]],
  ['rcc_5fahbenr_5fdma1en_4',['RCC_AHBENR_DMA1EN',['../group___peripheral___registers___bits___definition.html#gac8c3053f1ce37c9f643f0e31471927ea',1,'stm32f072xb.h']]],
  ['rcc_5fahbenr_5fdmaen_5',['RCC_AHBENR_DMAEN',['../group___peripheral___registers___bits___definition.html#gaec179e96393fe6b94db27d42131667b6',1,'stm32f072xb.h']]],
  ['rcc_5fahbenr_5fdmaen_5fmsk_6',['RCC_AHBENR_DMAEN_Msk',['../group___peripheral___registers___bits___definition.html#ga9a4b636b30df048ef9e76f210a747112',1,'stm32f072xb.h']]],
  ['rcc_5fahbenr_5fflitfen_7',['RCC_AHBENR_FLITFEN',['../group___peripheral___registers___bits___definition.html#ga67a12de126652d191a1bc2c114c3395a',1,'stm32f072xb.h']]],
  ['rcc_5fahbenr_5fflitfen_5fmsk_8',['RCC_AHBENR_FLITFEN_Msk',['../group___peripheral___registers___bits___definition.html#ga0265ba319e11b43218c1c676d5ad51b9',1,'stm32f072xb.h']]],
  ['rcc_5fahbenr_5fgpioaen_9',['RCC_AHBENR_GPIOAEN',['../group___peripheral___registers___bits___definition.html#ga8909660b884f126ab1476daac7999619',1,'stm32f072xb.h']]],
  ['rcc_5fahbenr_5fgpioaen_5fmsk_10',['RCC_AHBENR_GPIOAEN_Msk',['../group___peripheral___registers___bits___definition.html#ga4a90ce137fc45f18de5746d6df9614eb',1,'stm32f072xb.h']]],
  ['rcc_5fahbenr_5fgpioben_11',['RCC_AHBENR_GPIOBEN',['../group___peripheral___registers___bits___definition.html#gab7995351a5b0545e8cd86a228d97dcec',1,'stm32f072xb.h']]],
  ['rcc_5fahbenr_5fgpioben_5fmsk_12',['RCC_AHBENR_GPIOBEN_Msk',['../group___peripheral___registers___bits___definition.html#ga3087c568042f0ed4dc205543c35edf4d',1,'stm32f072xb.h']]],
  ['rcc_5fahbenr_5fgpiocen_13',['RCC_AHBENR_GPIOCEN',['../group___peripheral___registers___bits___definition.html#ga7e5c4504b7adbb13372e7536123a756b',1,'stm32f072xb.h']]],
  ['rcc_5fahbenr_5fgpiocen_5fmsk_14',['RCC_AHBENR_GPIOCEN_Msk',['../group___peripheral___registers___bits___definition.html#gaf23781a1bd8bd1d4c20409dc83cb5b9d',1,'stm32f072xb.h']]],
  ['rcc_5fahbenr_5fgpioden_15',['RCC_AHBENR_GPIODEN',['../group___peripheral___registers___bits___definition.html#ga07b7f4fd011c26e100682157c4a59890',1,'stm32f072xb.h']]],
  ['rcc_5fahbenr_5fgpioden_5fmsk_16',['RCC_AHBENR_GPIODEN_Msk',['../group___peripheral___registers___bits___definition.html#ga9ebd5eebe40af59d6623d234110a6ed5',1,'stm32f072xb.h']]],
  ['rcc_5fahbenr_5fgpioeen_17',['RCC_AHBENR_GPIOEEN',['../group___peripheral___registers___bits___definition.html#gaaadb75d66f86d0da923ef690fd3f35c7',1,'stm32f072xb.h']]],
  ['rcc_5fahbenr_5fgpioeen_5fmsk_18',['RCC_AHBENR_GPIOEEN_Msk',['../group___peripheral___registers___bits___definition.html#gab19a312f151c921ce9bf420d99c96b9d',1,'stm32f072xb.h']]],
  ['rcc_5fahbenr_5fgpiofen_19',['RCC_AHBENR_GPIOFEN',['../group___peripheral___registers___bits___definition.html#ga9c0de1cc7b72b07f81bce3597a63dc39',1,'stm32f072xb.h']]],
  ['rcc_5fahbenr_5fgpiofen_5fmsk_20',['RCC_AHBENR_GPIOFEN_Msk',['../group___peripheral___registers___bits___definition.html#gacef4b92126f559a1d9bd19d6585aef15',1,'stm32f072xb.h']]],
  ['rcc_5fahbenr_5fsramen_21',['RCC_AHBENR_SRAMEN',['../group___peripheral___registers___bits___definition.html#ga295a704767cb94ee624cbc4dd4c4cd9a',1,'stm32f072xb.h']]],
  ['rcc_5fahbenr_5fsramen_5fmsk_22',['RCC_AHBENR_SRAMEN_Msk',['../group___peripheral___registers___bits___definition.html#gabcd256e51209c342f43825eb102c4eff',1,'stm32f072xb.h']]],
  ['rcc_5fahbenr_5ftscen_23',['RCC_AHBENR_TSCEN',['../group___peripheral___registers___bits___definition.html#gaf8b0a6995390dac918e69df678dc165c',1,'stm32f072xb.h']]],
  ['rcc_5fahbenr_5ftscen_5fmsk_24',['RCC_AHBENR_TSCEN_Msk',['../group___peripheral___registers___bits___definition.html#gacb289475e9e1b01757b8f3d14a46ad4e',1,'stm32f072xb.h']]],
  ['rcc_5fahbenr_5ftsen_25',['RCC_AHBENR_TSEN',['../group___peripheral___registers___bits___definition.html#gad8d638ed385d5e7b7d767aec22aae47a',1,'stm32f072xb.h']]],
  ['rcc_5fahbrstr_5fgpioarst_26',['RCC_AHBRSTR_GPIOARST',['../group___peripheral___registers___bits___definition.html#ga327f966b6e8dc82dc0ac950539ce0407',1,'stm32f072xb.h']]],
  ['rcc_5fahbrstr_5fgpioarst_5fmsk_27',['RCC_AHBRSTR_GPIOARST_Msk',['../group___peripheral___registers___bits___definition.html#ga10c9125e6c94934116674fee1112ce29',1,'stm32f072xb.h']]],
  ['rcc_5fahbrstr_5fgpiobrst_28',['RCC_AHBRSTR_GPIOBRST',['../group___peripheral___registers___bits___definition.html#gab07dc17b79c908bdbf9cf196947d0035',1,'stm32f072xb.h']]],
  ['rcc_5fahbrstr_5fgpiobrst_5fmsk_29',['RCC_AHBRSTR_GPIOBRST_Msk',['../group___peripheral___registers___bits___definition.html#ga70a3591f9b8840c32c44388b902f4e88',1,'stm32f072xb.h']]],
  ['rcc_5fahbrstr_5fgpiocrst_30',['RCC_AHBRSTR_GPIOCRST',['../group___peripheral___registers___bits___definition.html#ga5b837c7b81c1a4b8f986c23b7c5b5afa',1,'stm32f072xb.h']]],
  ['rcc_5fahbrstr_5fgpiocrst_5fmsk_31',['RCC_AHBRSTR_GPIOCRST_Msk',['../group___peripheral___registers___bits___definition.html#gaf3a91b6109237ba689d30d129c0745d1',1,'stm32f072xb.h']]],
  ['rcc_5fahbrstr_5fgpiodrst_32',['RCC_AHBRSTR_GPIODRST',['../group___peripheral___registers___bits___definition.html#ga9054c3b77b70344f0edb27e3397fee77',1,'stm32f072xb.h']]],
  ['rcc_5fahbrstr_5fgpiodrst_5fmsk_33',['RCC_AHBRSTR_GPIODRST_Msk',['../group___peripheral___registers___bits___definition.html#gac4171e2d513f7aed0f6beb563113effe',1,'stm32f072xb.h']]],
  ['rcc_5fahbrstr_5fgpioerst_34',['RCC_AHBRSTR_GPIOERST',['../group___peripheral___registers___bits___definition.html#gaf573d4f175347ee5083f8b790695f611',1,'stm32f072xb.h']]],
  ['rcc_5fahbrstr_5fgpioerst_5fmsk_35',['RCC_AHBRSTR_GPIOERST_Msk',['../group___peripheral___registers___bits___definition.html#ga2f79d6e64b60bf83eea1996a68e837d8',1,'stm32f072xb.h']]],
  ['rcc_5fahbrstr_5fgpiofrst_36',['RCC_AHBRSTR_GPIOFRST',['../group___peripheral___registers___bits___definition.html#ga74e619b0f46c362da4e814d044e9bf86',1,'stm32f072xb.h']]],
  ['rcc_5fahbrstr_5fgpiofrst_5fmsk_37',['RCC_AHBRSTR_GPIOFRST_Msk',['../group___peripheral___registers___bits___definition.html#ga7c0d747dbd597beaf91b0d28c92f2fc6',1,'stm32f072xb.h']]],
  ['rcc_5fahbrstr_5ftscrst_38',['RCC_AHBRSTR_TSCRST',['../group___peripheral___registers___bits___definition.html#ga2a8ba350376d5f385e502dad368969f7',1,'stm32f072xb.h']]],
  ['rcc_5fahbrstr_5ftscrst_5fmsk_39',['RCC_AHBRSTR_TSCRST_Msk',['../group___peripheral___registers___bits___definition.html#ga80b78cbe8e9b9f5b90e6e0e03bca0ab3',1,'stm32f072xb.h']]],
  ['rcc_5fahbrstr_5ftsrst_40',['RCC_AHBRSTR_TSRST',['../group___peripheral___registers___bits___definition.html#gabc559f3b723f20f822a9997e5f5ff75f',1,'stm32f072xb.h']]],
  ['rcc_5fapb1enr_5fcanen_41',['RCC_APB1ENR_CANEN',['../group___peripheral___registers___bits___definition.html#gad447a7fe0f4949f283ea5617eb0535f7',1,'stm32f072xb.h']]],
  ['rcc_5fapb1enr_5fcanen_5fmsk_42',['RCC_APB1ENR_CANEN_Msk',['../group___peripheral___registers___bits___definition.html#ga280aad99e606335a176070b82829426c',1,'stm32f072xb.h']]],
  ['rcc_5fapb1enr_5fcecen_43',['RCC_APB1ENR_CECEN',['../group___peripheral___registers___bits___definition.html#ga962dd269da11e9986f48f6c5708993a8',1,'stm32f072xb.h']]],
  ['rcc_5fapb1enr_5fcecen_5fmsk_44',['RCC_APB1ENR_CECEN_Msk',['../group___peripheral___registers___bits___definition.html#ga0e9c2e6bb78f8254a0a3f0ef30cad96d',1,'stm32f072xb.h']]],
  ['rcc_5fapb1enr_5fcrsen_45',['RCC_APB1ENR_CRSEN',['../group___peripheral___registers___bits___definition.html#gabb31985b64d9ab31a1708405123916cf',1,'stm32f072xb.h']]],
  ['rcc_5fapb1enr_5fcrsen_5fmsk_46',['RCC_APB1ENR_CRSEN_Msk',['../group___peripheral___registers___bits___definition.html#gab190353ab9c5f47804c90c202d23d03e',1,'stm32f072xb.h']]],
  ['rcc_5fapb1enr_5fdacen_47',['RCC_APB1ENR_DACEN',['../group___peripheral___registers___bits___definition.html#ga087968e2786321fb8645c46b22eea132',1,'stm32f072xb.h']]],
  ['rcc_5fapb1enr_5fdacen_5fmsk_48',['RCC_APB1ENR_DACEN_Msk',['../group___peripheral___registers___bits___definition.html#gacd51394bb1f7c10cef36c5dd2e19766d',1,'stm32f072xb.h']]],
  ['rcc_5fapb1enr_5fi2c1en_49',['RCC_APB1ENR_I2C1EN',['../group___peripheral___registers___bits___definition.html#ga5ca3afe0c517702b2d1366b692c8db0e',1,'stm32f072xb.h']]],
  ['rcc_5fapb1enr_5fi2c1en_5fmsk_50',['RCC_APB1ENR_I2C1EN_Msk',['../group___peripheral___registers___bits___definition.html#ga2b2a4e92cb0eba09a147ee9770195eee',1,'stm32f072xb.h']]],
  ['rcc_5fapb1enr_5fi2c2en_51',['RCC_APB1ENR_I2C2EN',['../group___peripheral___registers___bits___definition.html#gafd7d1c3c7dbe20aea87a694ae15840f6',1,'stm32f072xb.h']]],
  ['rcc_5fapb1enr_5fi2c2en_5fmsk_52',['RCC_APB1ENR_I2C2EN_Msk',['../group___peripheral___registers___bits___definition.html#gadb344f4fbe0d1286860e8c47f73339ce',1,'stm32f072xb.h']]],
  ['rcc_5fapb1enr_5fpwren_53',['RCC_APB1ENR_PWREN',['../group___peripheral___registers___bits___definition.html#ga5c19997ccd28464b80a7c3325da0ca60',1,'stm32f072xb.h']]],
  ['rcc_5fapb1enr_5fpwren_5fmsk_54',['RCC_APB1ENR_PWREN_Msk',['../group___peripheral___registers___bits___definition.html#ga4ba08580eae539419497cdd62c530bad',1,'stm32f072xb.h']]],
  ['rcc_5fapb1enr_5fspi2en_55',['RCC_APB1ENR_SPI2EN',['../group___peripheral___registers___bits___definition.html#gafdce64692c44bf95efbf2fed054e59be',1,'stm32f072xb.h']]],
  ['rcc_5fapb1enr_5fspi2en_5fmsk_56',['RCC_APB1ENR_SPI2EN_Msk',['../group___peripheral___registers___bits___definition.html#ga5fd0ff191b4b6253b499258e4625cc65',1,'stm32f072xb.h']]],
  ['rcc_5fapb1enr_5ftim14en_57',['RCC_APB1ENR_TIM14EN',['../group___peripheral___registers___bits___definition.html#gaca040bd66d4a54d4d9e9b261c8102799',1,'stm32f072xb.h']]],
  ['rcc_5fapb1enr_5ftim14en_5fmsk_58',['RCC_APB1ENR_TIM14EN_Msk',['../group___peripheral___registers___bits___definition.html#gaecb332ea40285657d968307a8cef8951',1,'stm32f072xb.h']]],
  ['rcc_5fapb1enr_5ftim2en_59',['RCC_APB1ENR_TIM2EN',['../group___peripheral___registers___bits___definition.html#gacd3966a4d6ae47f06b3c095eaf26a610',1,'stm32f072xb.h']]],
  ['rcc_5fapb1enr_5ftim2en_5fmsk_60',['RCC_APB1ENR_TIM2EN_Msk',['../group___peripheral___registers___bits___definition.html#ga7ed542e8a186c731ad3221c61b4aa81a',1,'stm32f072xb.h']]],
  ['rcc_5fapb1enr_5ftim3en_61',['RCC_APB1ENR_TIM3EN',['../group___peripheral___registers___bits___definition.html#ga75bfa33eb00ee30c6e22f7ceea464ac7',1,'stm32f072xb.h']]],
  ['rcc_5fapb1enr_5ftim3en_5fmsk_62',['RCC_APB1ENR_TIM3EN_Msk',['../group___peripheral___registers___bits___definition.html#ga39d58d377cd38e5685344b7d9a88ce1c',1,'stm32f072xb.h']]],
  ['rcc_5fapb1enr_5ftim6en_63',['RCC_APB1ENR_TIM6EN',['../group___peripheral___registers___bits___definition.html#gafb0279b1f0ff35c2df728d9653cabc0c',1,'stm32f072xb.h']]],
  ['rcc_5fapb1enr_5ftim6en_5fmsk_64',['RCC_APB1ENR_TIM6EN_Msk',['../group___peripheral___registers___bits___definition.html#ga34240ad1a5f4eb5ed19e7104da631d1e',1,'stm32f072xb.h']]],
  ['rcc_5fapb1enr_5ftim7en_65',['RCC_APB1ENR_TIM7EN',['../group___peripheral___registers___bits___definition.html#gab595fbaf4167297d8fe2825e41f41990',1,'stm32f072xb.h']]],
  ['rcc_5fapb1enr_5ftim7en_5fmsk_66',['RCC_APB1ENR_TIM7EN_Msk',['../group___peripheral___registers___bits___definition.html#ga6d3160c7aa3480db783e4cc7f50ed721',1,'stm32f072xb.h']]],
  ['rcc_5fapb1enr_5fusart2en_67',['RCC_APB1ENR_USART2EN',['../group___peripheral___registers___bits___definition.html#gab840af4f735ec36419d61c7db3cfa00d',1,'stm32f072xb.h']]],
  ['rcc_5fapb1enr_5fusart2en_5fmsk_68',['RCC_APB1ENR_USART2EN_Msk',['../group___peripheral___registers___bits___definition.html#ga510e179108a8914b0830b1ff30951caf',1,'stm32f072xb.h']]],
  ['rcc_5fapb1enr_5fusart3en_69',['RCC_APB1ENR_USART3EN',['../group___peripheral___registers___bits___definition.html#ga8033e0312aea02ae7eb2d57da13e8298',1,'stm32f072xb.h']]],
  ['rcc_5fapb1enr_5fusart3en_5fmsk_70',['RCC_APB1ENR_USART3EN_Msk',['../group___peripheral___registers___bits___definition.html#gac98f52fa1ae42a405334a2cc84f993b2',1,'stm32f072xb.h']]],
  ['rcc_5fapb1enr_5fusart4en_71',['RCC_APB1ENR_USART4EN',['../group___peripheral___registers___bits___definition.html#ga3851cfa3889d450e54becc22ea9f73cb',1,'stm32f072xb.h']]],
  ['rcc_5fapb1enr_5fusart4en_5fmsk_72',['RCC_APB1ENR_USART4EN_Msk',['../group___peripheral___registers___bits___definition.html#ga3d16eb630c477bb1974799d754c05e24',1,'stm32f072xb.h']]],
  ['rcc_5fapb1enr_5fusben_73',['RCC_APB1ENR_USBEN',['../group___peripheral___registers___bits___definition.html#ga563ec3f13e60adc91bc8741c5cc8184f',1,'stm32f072xb.h']]],
  ['rcc_5fapb1enr_5fusben_5fmsk_74',['RCC_APB1ENR_USBEN_Msk',['../group___peripheral___registers___bits___definition.html#ga99a0c352aef5c3d72339c965d137f06d',1,'stm32f072xb.h']]],
  ['rcc_5fapb1enr_5fwwdgen_75',['RCC_APB1ENR_WWDGEN',['../group___peripheral___registers___bits___definition.html#gaf712b922ee776a972d2efa3da0ea4733',1,'stm32f072xb.h']]],
  ['rcc_5fapb1enr_5fwwdgen_5fmsk_76',['RCC_APB1ENR_WWDGEN_Msk',['../group___peripheral___registers___bits___definition.html#ga09ad274a2f953fdb7c7ce0e6d69e8798',1,'stm32f072xb.h']]],
  ['rcc_5fapb1rstr_5fcanrst_77',['RCC_APB1RSTR_CANRST',['../group___peripheral___registers___bits___definition.html#gabc9931aa7274a24666d5f7c45f77849e',1,'stm32f072xb.h']]],
  ['rcc_5fapb1rstr_5fcanrst_5fmsk_78',['RCC_APB1RSTR_CANRST_Msk',['../group___peripheral___registers___bits___definition.html#gab422b2515167c820c8985f2355ef69a2',1,'stm32f072xb.h']]],
  ['rcc_5fapb1rstr_5fcecrst_79',['RCC_APB1RSTR_CECRST',['../group___peripheral___registers___bits___definition.html#ga2cfc209641d50b28c27155d99f3cf7b2',1,'stm32f072xb.h']]],
  ['rcc_5fapb1rstr_5fcecrst_5fmsk_80',['RCC_APB1RSTR_CECRST_Msk',['../group___peripheral___registers___bits___definition.html#ga9d44d4ec399e7e969921e1b2d4e60eb6',1,'stm32f072xb.h']]],
  ['rcc_5fapb1rstr_5fcrsrst_81',['RCC_APB1RSTR_CRSRST',['../group___peripheral___registers___bits___definition.html#ga1e86fed1a619189c948972c37dbe4e30',1,'stm32f072xb.h']]],
  ['rcc_5fapb1rstr_5fcrsrst_5fmsk_82',['RCC_APB1RSTR_CRSRST_Msk',['../group___peripheral___registers___bits___definition.html#gafceb6ea2ee72d963cb5fb8a9d09e2ba2',1,'stm32f072xb.h']]],
  ['rcc_5fapb1rstr_5fdacrst_83',['RCC_APB1RSTR_DACRST',['../group___peripheral___registers___bits___definition.html#ga7fb9c125237cfe5b6436ca795e7f3564',1,'stm32f072xb.h']]],
  ['rcc_5fapb1rstr_5fdacrst_5fmsk_84',['RCC_APB1RSTR_DACRST_Msk',['../group___peripheral___registers___bits___definition.html#ga09759c3881f10d9210653490a651f995',1,'stm32f072xb.h']]],
  ['rcc_5fapb1rstr_5fi2c1rst_85',['RCC_APB1RSTR_I2C1RST',['../group___peripheral___registers___bits___definition.html#gadcd25346a7d7b0009090adfbca899b93',1,'stm32f072xb.h']]],
  ['rcc_5fapb1rstr_5fi2c1rst_5fmsk_86',['RCC_APB1RSTR_I2C1RST_Msk',['../group___peripheral___registers___bits___definition.html#ga95fda0adab6e9d4daa6417c17d905214',1,'stm32f072xb.h']]],
  ['rcc_5fapb1rstr_5fi2c2rst_87',['RCC_APB1RSTR_I2C2RST',['../group___peripheral___registers___bits___definition.html#ga412d59407e5dad43cf8ae1ea6f8bc5c3',1,'stm32f072xb.h']]],
  ['rcc_5fapb1rstr_5fi2c2rst_5fmsk_88',['RCC_APB1RSTR_I2C2RST_Msk',['../group___peripheral___registers___bits___definition.html#ga914a46fcb3b028610d9badb471c82bd3',1,'stm32f072xb.h']]],
  ['rcc_5fapb1rstr_5fpwrrst_89',['RCC_APB1RSTR_PWRRST',['../group___peripheral___registers___bits___definition.html#ga274d8cb48f0e89831efabea66d64af2a',1,'stm32f072xb.h']]],
  ['rcc_5fapb1rstr_5fpwrrst_5fmsk_90',['RCC_APB1RSTR_PWRRST_Msk',['../group___peripheral___registers___bits___definition.html#gabe9ed6c6cee6df40b16793fe7479ea7a',1,'stm32f072xb.h']]],
  ['rcc_5fapb1rstr_5fspi2rst_91',['RCC_APB1RSTR_SPI2RST',['../group___peripheral___registers___bits___definition.html#ga0a6289a35547cf0d5300706f9baa18ea',1,'stm32f072xb.h']]],
  ['rcc_5fapb1rstr_5fspi2rst_5fmsk_92',['RCC_APB1RSTR_SPI2RST_Msk',['../group___peripheral___registers___bits___definition.html#gae378c28cf590c56f5487bd92705d6d54',1,'stm32f072xb.h']]],
  ['rcc_5fapb1rstr_5ftim14rst_93',['RCC_APB1RSTR_TIM14RST',['../group___peripheral___registers___bits___definition.html#ga773e6d5b419eb2d4b6291c862e04b002',1,'stm32f072xb.h']]],
  ['rcc_5fapb1rstr_5ftim14rst_5fmsk_94',['RCC_APB1RSTR_TIM14RST_Msk',['../group___peripheral___registers___bits___definition.html#gac1887a28578dd003746b62f95b48d06a',1,'stm32f072xb.h']]],
  ['rcc_5fapb1rstr_5ftim2rst_95',['RCC_APB1RSTR_TIM2RST',['../group___peripheral___registers___bits___definition.html#ga51ca4659706d0e00333d4abff049dc0d',1,'stm32f072xb.h']]],
  ['rcc_5fapb1rstr_5ftim2rst_5fmsk_96',['RCC_APB1RSTR_TIM2RST_Msk',['../group___peripheral___registers___bits___definition.html#gaf4b0f4bc33ed5d6d5806e5074349bedb',1,'stm32f072xb.h']]],
  ['rcc_5fapb1rstr_5ftim3rst_97',['RCC_APB1RSTR_TIM3RST',['../group___peripheral___registers___bits___definition.html#ga8680c562fd372b494a160594525d7ce9',1,'stm32f072xb.h']]],
  ['rcc_5fapb1rstr_5ftim3rst_5fmsk_98',['RCC_APB1RSTR_TIM3RST_Msk',['../group___peripheral___registers___bits___definition.html#ga6f1a098d575d81ac443b3d6f837a09e1',1,'stm32f072xb.h']]],
  ['rcc_5fapb1rstr_5ftim6rst_99',['RCC_APB1RSTR_TIM6RST',['../group___peripheral___registers___bits___definition.html#ga8d64bd82cf47a209afebc7d663e28383',1,'stm32f072xb.h']]],
  ['rcc_5fapb1rstr_5ftim6rst_5fmsk_100',['RCC_APB1RSTR_TIM6RST_Msk',['../group___peripheral___registers___bits___definition.html#ga4f222bd16fca5ae0a0475a83f9a69d0f',1,'stm32f072xb.h']]],
  ['rcc_5fapb1rstr_5ftim7rst_101',['RCC_APB1RSTR_TIM7RST',['../group___peripheral___registers___bits___definition.html#ga40b1d355ee76ad9a044ad37f1629e760',1,'stm32f072xb.h']]],
  ['rcc_5fapb1rstr_5ftim7rst_5fmsk_102',['RCC_APB1RSTR_TIM7RST_Msk',['../group___peripheral___registers___bits___definition.html#gab9af08f1ff685c0027708d909086b748',1,'stm32f072xb.h']]],
  ['rcc_5fapb1rstr_5fusart2rst_103',['RCC_APB1RSTR_USART2RST',['../group___peripheral___registers___bits___definition.html#ga195c39f08384ca1fa13b53a31d65d0a5',1,'stm32f072xb.h']]],
  ['rcc_5fapb1rstr_5fusart2rst_5fmsk_104',['RCC_APB1RSTR_USART2RST_Msk',['../group___peripheral___registers___bits___definition.html#ga0beb24842078f8a070ba7f96ca579f43',1,'stm32f072xb.h']]],
  ['rcc_5fapb1rstr_5fusart3rst_105',['RCC_APB1RSTR_USART3RST',['../group___peripheral___registers___bits___definition.html#ga766478ebdcbb647eb3f32962543bd194',1,'stm32f072xb.h']]],
  ['rcc_5fapb1rstr_5fusart3rst_5fmsk_106',['RCC_APB1RSTR_USART3RST_Msk',['../group___peripheral___registers___bits___definition.html#gaafe9da843ef3eb19c556b8eeed4e56bf',1,'stm32f072xb.h']]],
  ['rcc_5fapb1rstr_5fusart4rst_107',['RCC_APB1RSTR_USART4RST',['../group___peripheral___registers___bits___definition.html#ga8dc863f9f39da5e17db543a9a6a749fc',1,'stm32f072xb.h']]],
  ['rcc_5fapb1rstr_5fusart4rst_5fmsk_108',['RCC_APB1RSTR_USART4RST_Msk',['../group___peripheral___registers___bits___definition.html#ga4a52242a6a0dc83fa746ace1337d1a18',1,'stm32f072xb.h']]],
  ['rcc_5fapb1rstr_5fusbrst_109',['RCC_APB1RSTR_USBRST',['../group___peripheral___registers___bits___definition.html#ga51baa4f973f66eb9781d690fa061f97f',1,'stm32f072xb.h']]],
  ['rcc_5fapb1rstr_5fusbrst_5fmsk_110',['RCC_APB1RSTR_USBRST_Msk',['../group___peripheral___registers___bits___definition.html#gaf411975dd1ae41f730652fdb39c1940c',1,'stm32f072xb.h']]],
  ['rcc_5fapb1rstr_5fwwdgrst_111',['RCC_APB1RSTR_WWDGRST',['../group___peripheral___registers___bits___definition.html#ga0d2591ac0655a8798f4c16cef97e6f94',1,'stm32f072xb.h']]],
  ['rcc_5fapb1rstr_5fwwdgrst_5fmsk_112',['RCC_APB1RSTR_WWDGRST_Msk',['../group___peripheral___registers___bits___definition.html#ga919c04abb655aa94b244dcebbf647748',1,'stm32f072xb.h']]],
  ['rcc_5fapb2enr_5fadc1en_113',['RCC_APB2ENR_ADC1EN',['../group___peripheral___registers___bits___definition.html#ga57b9f50cb96a2e4ceba37728b4a32a42',1,'stm32f072xb.h']]],
  ['rcc_5fapb2enr_5fadcen_114',['RCC_APB2ENR_ADCEN',['../group___peripheral___registers___bits___definition.html#gaae87d8176007c724d3475084779ab261',1,'stm32f072xb.h']]],
  ['rcc_5fapb2enr_5fadcen_5fmsk_115',['RCC_APB2ENR_ADCEN_Msk',['../group___peripheral___registers___bits___definition.html#ga89412c80d4c25a1f0ef77e4fc239ac88',1,'stm32f072xb.h']]],
  ['rcc_5fapb2enr_5fdbgmcuen_116',['RCC_APB2ENR_DBGMCUEN',['../group___peripheral___registers___bits___definition.html#ga87db727052e2e14b12cb728ba978ebb8',1,'stm32f072xb.h']]],
  ['rcc_5fapb2enr_5fdbgmcuen_5fmsk_117',['RCC_APB2ENR_DBGMCUEN_Msk',['../group___peripheral___registers___bits___definition.html#ga1d6f302de043a12cf4936f1596947eb5',1,'stm32f072xb.h']]],
  ['rcc_5fapb2enr_5fspi1en_118',['RCC_APB2ENR_SPI1EN',['../group___peripheral___registers___bits___definition.html#gae08a3510371b9234eb96369c91d3552f',1,'stm32f072xb.h']]],
  ['rcc_5fapb2enr_5fspi1en_5fmsk_119',['RCC_APB2ENR_SPI1EN_Msk',['../group___peripheral___registers___bits___definition.html#gaefba87e52830d0d82cd94eb11089aa1b',1,'stm32f072xb.h']]],
  ['rcc_5fapb2enr_5fsyscfgcompen_120',['RCC_APB2ENR_SYSCFGCOMPEN',['../group___peripheral___registers___bits___definition.html#ga769d849bd5d566595cc0258f5231233f',1,'stm32f072xb.h']]],
  ['rcc_5fapb2enr_5fsyscfgcompen_5fmsk_121',['RCC_APB2ENR_SYSCFGCOMPEN_Msk',['../group___peripheral___registers___bits___definition.html#ga060a12707b27df777a1271473b869f83',1,'stm32f072xb.h']]],
  ['rcc_5fapb2enr_5fsyscfgen_122',['RCC_APB2ENR_SYSCFGEN',['../group___peripheral___registers___bits___definition.html#ga7a9d56a8aa1fa0f519ecbdf0d19dd4da',1,'stm32f072xb.h']]],
  ['rcc_5fapb2enr_5ftim15en_123',['RCC_APB2ENR_TIM15EN',['../group___peripheral___registers___bits___definition.html#ga3f484ebf07ae2442eb20b588f1f0e858',1,'stm32f072xb.h']]],
  ['rcc_5fapb2enr_5ftim15en_5fmsk_124',['RCC_APB2ENR_TIM15EN_Msk',['../group___peripheral___registers___bits___definition.html#ga932f2230a1983d1fdbe80b1980773ada',1,'stm32f072xb.h']]],
  ['rcc_5fapb2enr_5ftim16en_125',['RCC_APB2ENR_TIM16EN',['../group___peripheral___registers___bits___definition.html#gaece1d96f631bcf146e5998314fd90910',1,'stm32f072xb.h']]],
  ['rcc_5fapb2enr_5ftim16en_5fmsk_126',['RCC_APB2ENR_TIM16EN_Msk',['../group___peripheral___registers___bits___definition.html#ga42f53c33bf4b9222ff46ddea57402bf4',1,'stm32f072xb.h']]],
  ['rcc_5fapb2enr_5ftim17en_127',['RCC_APB2ENR_TIM17EN',['../group___peripheral___registers___bits___definition.html#ga29e566fb62e24640c55693324801d87c',1,'stm32f072xb.h']]],
  ['rcc_5fapb2enr_5ftim17en_5fmsk_128',['RCC_APB2ENR_TIM17EN_Msk',['../group___peripheral___registers___bits___definition.html#ga978d11590b2379114a036bc62d642e0d',1,'stm32f072xb.h']]],
  ['rcc_5fapb2enr_5ftim1en_129',['RCC_APB2ENR_TIM1EN',['../group___peripheral___registers___bits___definition.html#ga25852ad4ebc09edc724814de967816bc',1,'stm32f072xb.h']]],
  ['rcc_5fapb2enr_5ftim1en_5fmsk_130',['RCC_APB2ENR_TIM1EN_Msk',['../group___peripheral___registers___bits___definition.html#ga1216bf89d48094b55a4abcc859b037fa',1,'stm32f072xb.h']]],
  ['rcc_5fapb2enr_5fusart1en_131',['RCC_APB2ENR_USART1EN',['../group___peripheral___registers___bits___definition.html#ga4666bb90842e8134b32e6a34a0f165f3',1,'stm32f072xb.h']]],
  ['rcc_5fapb2enr_5fusart1en_5fmsk_132',['RCC_APB2ENR_USART1EN_Msk',['../group___peripheral___registers___bits___definition.html#ga6a185f9bf1e72599fc7d2e02716ee40b',1,'stm32f072xb.h']]],
  ['rcc_5fapb2rstr_5fadcrst_133',['RCC_APB2RSTR_ADCRST',['../group___peripheral___registers___bits___definition.html#ga1374d6eae8e7d02d1ad457b65f374a67',1,'stm32f072xb.h']]],
  ['rcc_5fapb2rstr_5fadcrst_5fmsk_134',['RCC_APB2RSTR_ADCRST_Msk',['../group___peripheral___registers___bits___definition.html#ga1a4836f2cd9be43193d6eb4d19d5dde6',1,'stm32f072xb.h']]],
  ['rcc_5fapb2rstr_5fdbgmcurst_135',['RCC_APB2RSTR_DBGMCURST',['../group___peripheral___registers___bits___definition.html#gaa2c5549f45a276072b498095f8a6ee45',1,'stm32f072xb.h']]],
  ['rcc_5fapb2rstr_5fdbgmcurst_5fmsk_136',['RCC_APB2RSTR_DBGMCURST_Msk',['../group___peripheral___registers___bits___definition.html#ga07ad4a8436b89d98491e7840f17011b3',1,'stm32f072xb.h']]],
  ['rcc_5fapb2rstr_5fspi1rst_137',['RCC_APB2RSTR_SPI1RST',['../group___peripheral___registers___bits___definition.html#ga345f05d3508a9fd5128208761feb29fb',1,'stm32f072xb.h']]],
  ['rcc_5fapb2rstr_5fspi1rst_5fmsk_138',['RCC_APB2RSTR_SPI1RST_Msk',['../group___peripheral___registers___bits___definition.html#ga4fb7fb16a3052da4a7d11cbdbe838689',1,'stm32f072xb.h']]],
  ['rcc_5fapb2rstr_5fsyscfgrst_139',['RCC_APB2RSTR_SYSCFGRST',['../group___peripheral___registers___bits___definition.html#ga813d42b8d48ae6379c053a44870af49d',1,'stm32f072xb.h']]],
  ['rcc_5fapb2rstr_5fsyscfgrst_5fmsk_140',['RCC_APB2RSTR_SYSCFGRST_Msk',['../group___peripheral___registers___bits___definition.html#ga89f656408c45d2f67a99cc1c093d3e45',1,'stm32f072xb.h']]],
  ['rcc_5fapb2rstr_5ftim15rst_141',['RCC_APB2RSTR_TIM15RST',['../group___peripheral___registers___bits___definition.html#gaa7beb383e8769547599b967c24110ddf',1,'stm32f072xb.h']]],
  ['rcc_5fapb2rstr_5ftim15rst_5fmsk_142',['RCC_APB2RSTR_TIM15RST_Msk',['../group___peripheral___registers___bits___definition.html#gad033dd35fed6a86bd2cb338cd6f4d393',1,'stm32f072xb.h']]],
  ['rcc_5fapb2rstr_5ftim16rst_143',['RCC_APB2RSTR_TIM16RST',['../group___peripheral___registers___bits___definition.html#ga90337e162315ad0d44c0b99dd9cc71c2',1,'stm32f072xb.h']]],
  ['rcc_5fapb2rstr_5ftim16rst_5fmsk_144',['RCC_APB2RSTR_TIM16RST_Msk',['../group___peripheral___registers___bits___definition.html#gaeb2de81b2d9a2d058ee856301979c283',1,'stm32f072xb.h']]],
  ['rcc_5fapb2rstr_5ftim17rst_145',['RCC_APB2RSTR_TIM17RST',['../group___peripheral___registers___bits___definition.html#gafc7f1df686835ef47013b29e8e37a1c1',1,'stm32f072xb.h']]],
  ['rcc_5fapb2rstr_5ftim17rst_5fmsk_146',['RCC_APB2RSTR_TIM17RST_Msk',['../group___peripheral___registers___bits___definition.html#gae1f4e95a698b3e22ecd11f48fc97d6be',1,'stm32f072xb.h']]],
  ['rcc_5fapb2rstr_5ftim1rst_147',['RCC_APB2RSTR_TIM1RST',['../group___peripheral___registers___bits___definition.html#ga5bd060cbefaef05487963bbd6c48d7c6',1,'stm32f072xb.h']]],
  ['rcc_5fapb2rstr_5ftim1rst_5fmsk_148',['RCC_APB2RSTR_TIM1RST_Msk',['../group___peripheral___registers___bits___definition.html#ga6fc9f88241816d51a87a8b4a537c5a2e',1,'stm32f072xb.h']]],
  ['rcc_5fapb2rstr_5fusart1rst_149',['RCC_APB2RSTR_USART1RST',['../group___peripheral___registers___bits___definition.html#gae7ae8e338b3b42ad037e9e5b6eeb2c41',1,'stm32f072xb.h']]],
  ['rcc_5fapb2rstr_5fusart1rst_5fmsk_150',['RCC_APB2RSTR_USART1RST_Msk',['../group___peripheral___registers___bits___definition.html#ga49f18e05ca4a63d5b8fe937eb8613005',1,'stm32f072xb.h']]],
  ['rcc_5fbdcr_5fbdrst_151',['RCC_BDCR_BDRST',['../group___peripheral___registers___bits___definition.html#ga2b85b3ab656dfa2809b15e6e530c17a2',1,'stm32f072xb.h']]],
  ['rcc_5fbdcr_5fbdrst_5fmsk_152',['RCC_BDCR_BDRST_Msk',['../group___peripheral___registers___bits___definition.html#ga0a3b3c81018daa0d5b80480a86bc7a17',1,'stm32f072xb.h']]],
  ['rcc_5fbdcr_5flsebyp_153',['RCC_BDCR_LSEBYP',['../group___peripheral___registers___bits___definition.html#ga542dffd7f8dc4da5401b54d822a22af0',1,'stm32f072xb.h']]],
  ['rcc_5fbdcr_5flsebyp_5fmsk_154',['RCC_BDCR_LSEBYP_Msk',['../group___peripheral___registers___bits___definition.html#ga7e5eba5220ddabddf14901a8d44abaf2',1,'stm32f072xb.h']]],
  ['rcc_5fbdcr_5flsedrv_155',['RCC_BDCR_LSEDRV',['../group___peripheral___registers___bits___definition.html#gaa9e761cf5e09906a38e9c7e8e750514c',1,'stm32f072xb.h']]],
  ['rcc_5fbdcr_5flsedrv_5f0_156',['RCC_BDCR_LSEDRV_0',['../group___peripheral___registers___bits___definition.html#ga2bf168a5913ecf4eb6eb5f87a825aa58',1,'stm32f072xb.h']]],
  ['rcc_5fbdcr_5flsedrv_5f1_157',['RCC_BDCR_LSEDRV_1',['../group___peripheral___registers___bits___definition.html#gaa9a3c17caf7eb216d874b7cf1d90358e',1,'stm32f072xb.h']]],
  ['rcc_5fbdcr_5flsedrv_5fmsk_158',['RCC_BDCR_LSEDRV_Msk',['../group___peripheral___registers___bits___definition.html#ga36967244dfcda4039d640f6d9e1e55c6',1,'stm32f072xb.h']]],
  ['rcc_5fbdcr_5flseon_159',['RCC_BDCR_LSEON',['../group___peripheral___registers___bits___definition.html#ga00145f8814cb9a5b180d76499d97aead',1,'stm32f072xb.h']]],
  ['rcc_5fbdcr_5flseon_5fmsk_160',['RCC_BDCR_LSEON_Msk',['../group___peripheral___registers___bits___definition.html#ga85556465021c4272f4788d52251b29f4',1,'stm32f072xb.h']]],
  ['rcc_5fbdcr_5flserdy_161',['RCC_BDCR_LSERDY',['../group___peripheral___registers___bits___definition.html#gaafca81172ed857ce6b94582fcaada87c',1,'stm32f072xb.h']]],
  ['rcc_5fbdcr_5flserdy_5fmsk_162',['RCC_BDCR_LSERDY_Msk',['../group___peripheral___registers___bits___definition.html#ga35093bcccacfeda073a2fb815687549c',1,'stm32f072xb.h']]],
  ['rcc_5fbdcr_5frtcen_163',['RCC_BDCR_RTCEN',['../group___peripheral___registers___bits___definition.html#ga79ea6f2df75f09b17df9582037ed6a53',1,'stm32f072xb.h']]],
  ['rcc_5fbdcr_5frtcen_5fmsk_164',['RCC_BDCR_RTCEN_Msk',['../group___peripheral___registers___bits___definition.html#gad4b2e482dc6f5c75861f08de8057d1e2',1,'stm32f072xb.h']]],
  ['rcc_5fbdcr_5frtcsel_165',['RCC_BDCR_RTCSEL',['../group___peripheral___registers___bits___definition.html#gabe30dbd38f6456990ee641648bc05d40',1,'stm32f072xb.h']]],
  ['rcc_5fbdcr_5frtcsel_5f0_166',['RCC_BDCR_RTCSEL_0',['../group___peripheral___registers___bits___definition.html#ga6701d58e40e4c16e9be49436fcbe23d0',1,'stm32f072xb.h']]],
  ['rcc_5fbdcr_5frtcsel_5f1_167',['RCC_BDCR_RTCSEL_1',['../group___peripheral___registers___bits___definition.html#gaac4e378027f3293ec520ed6d18c633f4',1,'stm32f072xb.h']]],
  ['rcc_5fbdcr_5frtcsel_5fhse_168',['RCC_BDCR_RTCSEL_HSE',['../group___peripheral___registers___bits___definition.html#gac9db61bfa161573b4225c147d4ea0c3e',1,'stm32f072xb.h']]],
  ['rcc_5fbdcr_5frtcsel_5flse_169',['RCC_BDCR_RTCSEL_LSE',['../group___peripheral___registers___bits___definition.html#ga07f6cd2e581dabf6d442145603033205',1,'stm32f072xb.h']]],
  ['rcc_5fbdcr_5frtcsel_5flsi_170',['RCC_BDCR_RTCSEL_LSI',['../group___peripheral___registers___bits___definition.html#ga66773d3ffb98fb0c7a72e39a224f1cfd',1,'stm32f072xb.h']]],
  ['rcc_5fbdcr_5frtcsel_5fmsk_171',['RCC_BDCR_RTCSEL_Msk',['../group___peripheral___registers___bits___definition.html#ga57377b1880634589201dfe8887287e0e',1,'stm32f072xb.h']]],
  ['rcc_5fbdcr_5frtcsel_5fnoclock_172',['RCC_BDCR_RTCSEL_NOCLOCK',['../group___peripheral___registers___bits___definition.html#gaf9c65ae31ae9175346857b1ace10645c',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr2_5fprediv_173',['RCC_CFGR2_PREDIV',['../group___peripheral___registers___bits___definition.html#ga022892b6d0e4ee671b82e7f6552b0074',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr2_5fprediv_5f0_174',['RCC_CFGR2_PREDIV_0',['../group___peripheral___registers___bits___definition.html#gab1f0d8a6688249c93d4342577606e372',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr2_5fprediv_5f1_175',['RCC_CFGR2_PREDIV_1',['../group___peripheral___registers___bits___definition.html#ga366cc6535b0cda619b093c8ae767a6df',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr2_5fprediv_5f2_176',['RCC_CFGR2_PREDIV_2',['../group___peripheral___registers___bits___definition.html#ga30046625da7957a6788875d126481d26',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr2_5fprediv_5f3_177',['RCC_CFGR2_PREDIV_3',['../group___peripheral___registers___bits___definition.html#gae60373eb10b355df5bddf6e077e5fa72',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr2_5fprediv_5fdiv1_178',['RCC_CFGR2_PREDIV_DIV1',['../group___peripheral___registers___bits___definition.html#ga9ab86296ea2711b6365499106e4c4b5a',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr2_5fprediv_5fdiv10_179',['RCC_CFGR2_PREDIV_DIV10',['../group___peripheral___registers___bits___definition.html#ga2b94190a5066c1679c7d82c652536445',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr2_5fprediv_5fdiv11_180',['RCC_CFGR2_PREDIV_DIV11',['../group___peripheral___registers___bits___definition.html#gac9932904c30e68bb7b52cea28cbeae69',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr2_5fprediv_5fdiv12_181',['RCC_CFGR2_PREDIV_DIV12',['../group___peripheral___registers___bits___definition.html#ga5402db0b8522c06ce3e1ff6813a508f0',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr2_5fprediv_5fdiv13_182',['RCC_CFGR2_PREDIV_DIV13',['../group___peripheral___registers___bits___definition.html#gae35fc61c8c5b86c6b1d484a132bb3e45',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr2_5fprediv_5fdiv14_183',['RCC_CFGR2_PREDIV_DIV14',['../group___peripheral___registers___bits___definition.html#ga7d58f429410f5aaa9475a3a4b63492bc',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr2_5fprediv_5fdiv15_184',['RCC_CFGR2_PREDIV_DIV15',['../group___peripheral___registers___bits___definition.html#ga579a0cc7dcca708fef65e3217c55666e',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr2_5fprediv_5fdiv16_185',['RCC_CFGR2_PREDIV_DIV16',['../group___peripheral___registers___bits___definition.html#ga95d845a26c3d1e98a883e6e1007c401e',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr2_5fprediv_5fdiv2_186',['RCC_CFGR2_PREDIV_DIV2',['../group___peripheral___registers___bits___definition.html#ga8beaa356ccf238b4f9d8ef61dbeae7b1',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr2_5fprediv_5fdiv3_187',['RCC_CFGR2_PREDIV_DIV3',['../group___peripheral___registers___bits___definition.html#ga554c3890138f4fabc86af31ec7508f26',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr2_5fprediv_5fdiv4_188',['RCC_CFGR2_PREDIV_DIV4',['../group___peripheral___registers___bits___definition.html#ga03989668fed9fe564f60fb13cfcae681',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr2_5fprediv_5fdiv5_189',['RCC_CFGR2_PREDIV_DIV5',['../group___peripheral___registers___bits___definition.html#ga51d5a6f6ad3d9865ed8b6ab562c254d0',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr2_5fprediv_5fdiv6_190',['RCC_CFGR2_PREDIV_DIV6',['../group___peripheral___registers___bits___definition.html#gad76c4165380e49e9d9784e7bf5fab1b6',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr2_5fprediv_5fdiv7_191',['RCC_CFGR2_PREDIV_DIV7',['../group___peripheral___registers___bits___definition.html#gaa63b565a6b48cee1ea49a0be9f2f9185',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr2_5fprediv_5fdiv8_192',['RCC_CFGR2_PREDIV_DIV8',['../group___peripheral___registers___bits___definition.html#ga25aec8f8ebb84c4716db308dc179339b',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr2_5fprediv_5fdiv9_193',['RCC_CFGR2_PREDIV_DIV9',['../group___peripheral___registers___bits___definition.html#ga97a9c6bb08a63295636119df733d0f9f',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr2_5fprediv_5fmsk_194',['RCC_CFGR2_PREDIV_Msk',['../group___peripheral___registers___bits___definition.html#gaab5653fe7183217531917b7f535d1c9b',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr2_5fprediv_5fpos_195',['RCC_CFGR2_PREDIV_Pos',['../group___peripheral___registers___bits___definition.html#gab71703c454ea9c386dbf98eeb1fd9fb3',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr3_5fcecsw_196',['RCC_CFGR3_CECSW',['../group___peripheral___registers___bits___definition.html#ga0af3b9205dcc951e615711998db2ac85',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr3_5fcecsw_5fhsi_5fdiv244_197',['RCC_CFGR3_CECSW_HSI_DIV244',['../group___peripheral___registers___bits___definition.html#ga0d913344eeb2e43d2e2b5496094e117a',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr3_5fcecsw_5flse_198',['RCC_CFGR3_CECSW_LSE',['../group___peripheral___registers___bits___definition.html#ga30db0193d1d2ea80115ef50d3ed79e9d',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr3_5fcecsw_5flse_5fmsk_199',['RCC_CFGR3_CECSW_LSE_Msk',['../group___peripheral___registers___bits___definition.html#ga320047f6fd032038e0e9476f406895c6',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr3_5fcecsw_5fmsk_200',['RCC_CFGR3_CECSW_Msk',['../group___peripheral___registers___bits___definition.html#ga3da3f2e8f4ea20d160ae89b0bb7c168d',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr3_5fi2c1sw_201',['RCC_CFGR3_I2C1SW',['../group___peripheral___registers___bits___definition.html#gae5a2d49d45df299ff751fb904570d070',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr3_5fi2c1sw_5fhsi_202',['RCC_CFGR3_I2C1SW_HSI',['../group___peripheral___registers___bits___definition.html#gaad1d0cd9a6442ea0a9de886f7e2f0ecc',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr3_5fi2c1sw_5fmsk_203',['RCC_CFGR3_I2C1SW_Msk',['../group___peripheral___registers___bits___definition.html#ga6881a2b5d67519ea545e273ac3d01546',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr3_5fi2c1sw_5fsysclk_204',['RCC_CFGR3_I2C1SW_SYSCLK',['../group___peripheral___registers___bits___definition.html#ga5654d9fb8dfeb19e55cffc9a7c280ec3',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr3_5fi2c1sw_5fsysclk_5fmsk_205',['RCC_CFGR3_I2C1SW_SYSCLK_Msk',['../group___peripheral___registers___bits___definition.html#gaf80147358806bcb37adc7fc690500415',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr3_5fusart1sw_206',['RCC_CFGR3_USART1SW',['../group___peripheral___registers___bits___definition.html#gab7ecf61cefe76571a3492ec9f9df6407',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr3_5fusart1sw_5f0_207',['RCC_CFGR3_USART1SW_0',['../group___peripheral___registers___bits___definition.html#ga68c8a42d41af73ea167f23af4e14a16a',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr3_5fusart1sw_5f1_208',['RCC_CFGR3_USART1SW_1',['../group___peripheral___registers___bits___definition.html#ga6720ded5376daa5b634d1f2b21f99db0',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr3_5fusart1sw_5fhsi_209',['RCC_CFGR3_USART1SW_HSI',['../group___peripheral___registers___bits___definition.html#ga39f135c5df8435a0b04cb5d0895de7f0',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr3_5fusart1sw_5flse_210',['RCC_CFGR3_USART1SW_LSE',['../group___peripheral___registers___bits___definition.html#ga1ab80ddbf35c3372ce39ae60f7b10c2e',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr3_5fusart1sw_5fmsk_211',['RCC_CFGR3_USART1SW_Msk',['../group___peripheral___registers___bits___definition.html#ga6e860bca09070429e61dec9874460bd8',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr3_5fusart1sw_5fpclk_212',['RCC_CFGR3_USART1SW_PCLK',['../group___peripheral___registers___bits___definition.html#ga5468e5cf3a5f069717e7dfb4b3811c08',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr3_5fusart1sw_5fpos_213',['RCC_CFGR3_USART1SW_Pos',['../group___peripheral___registers___bits___definition.html#ga9ca5c1f52224d2e2e10a5cdd9b811763',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr3_5fusart1sw_5fsysclk_214',['RCC_CFGR3_USART1SW_SYSCLK',['../group___peripheral___registers___bits___definition.html#ga4df150a834b1d29c3ea9497c02518aa2',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr3_5fusart2sw_215',['RCC_CFGR3_USART2SW',['../group___peripheral___registers___bits___definition.html#ga990dfdd4bb37aac15b451332946d036a',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr3_5fusart2sw_5f0_216',['RCC_CFGR3_USART2SW_0',['../group___peripheral___registers___bits___definition.html#ga5cb59ad73c087175032fffdf76a8c948',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr3_5fusart2sw_5f1_217',['RCC_CFGR3_USART2SW_1',['../group___peripheral___registers___bits___definition.html#ga39cd2eae24dae1b804dc1d6767d8a113',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr3_5fusart2sw_5fhsi_218',['RCC_CFGR3_USART2SW_HSI',['../group___peripheral___registers___bits___definition.html#gae22816802a0c183ebb42f2b93d0cb500',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr3_5fusart2sw_5flse_219',['RCC_CFGR3_USART2SW_LSE',['../group___peripheral___registers___bits___definition.html#ga632060be27546401b095c0e08ddc8ea3',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr3_5fusart2sw_5fmsk_220',['RCC_CFGR3_USART2SW_Msk',['../group___peripheral___registers___bits___definition.html#ga6137f7c5d0664b7e330813ed63294045',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr3_5fusart2sw_5fpclk_221',['RCC_CFGR3_USART2SW_PCLK',['../group___peripheral___registers___bits___definition.html#ga4d6c591013de0f3ea2951fcacaca2cb0',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr3_5fusart2sw_5fsysclk_222',['RCC_CFGR3_USART2SW_SYSCLK',['../group___peripheral___registers___bits___definition.html#gaa4b9a3ddc198cd2154c475f12e0cfe7c',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr3_5fusbsw_223',['RCC_CFGR3_USBSW',['../group___peripheral___registers___bits___definition.html#ga503920c61d15d8950905089bea2957cf',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr3_5fusbsw_5fhsi48_224',['RCC_CFGR3_USBSW_HSI48',['../group___peripheral___registers___bits___definition.html#ga492ba88fcbab4758d2d0adb0f0ed211a',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr3_5fusbsw_5fmsk_225',['RCC_CFGR3_USBSW_Msk',['../group___peripheral___registers___bits___definition.html#ga1434edecfee65a8c4ffca192ddc655c3',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr3_5fusbsw_5fpllclk_226',['RCC_CFGR3_USBSW_PLLCLK',['../group___peripheral___registers___bits___definition.html#ga9fdcac6df16259d42d2d728fb2150fa3',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr3_5fusbsw_5fpllclk_5fmsk_227',['RCC_CFGR3_USBSW_PLLCLK_Msk',['../group___peripheral___registers___bits___definition.html#gae73e7b15950757d2bcae4f1ce67d927f',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fadcpre_228',['RCC_CFGR_ADCPRE',['../group___peripheral___registers___bits___definition.html#ga970436533d6ba9f1cb8ac840476093fb',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fadcpre_5fdiv2_229',['RCC_CFGR_ADCPRE_DIV2',['../group___peripheral___registers___bits___definition.html#ga9514a85f55de77d1c7d7be1f2f1f9665',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fadcpre_5fdiv4_230',['RCC_CFGR_ADCPRE_DIV4',['../group___peripheral___registers___bits___definition.html#ga748ba0a0bbb1ad1fe7e4e00f40695402',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fadcpre_5fmsk_231',['RCC_CFGR_ADCPRE_Msk',['../group___peripheral___registers___bits___definition.html#gafcb43af90ef56b4020935071a5d82a64',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fhpre_232',['RCC_CFGR_HPRE',['../group___peripheral___registers___bits___definition.html#gafe10e66938644ee8054a2426ff23efea',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fhpre_5f0_233',['RCC_CFGR_HPRE_0',['../group___peripheral___registers___bits___definition.html#ga88ece6ca270b3ecf6f63bf20893bc172',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fhpre_5f1_234',['RCC_CFGR_HPRE_1',['../group___peripheral___registers___bits___definition.html#gacbdd3a02814178ba02b8ebbaccd91599',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fhpre_5f2_235',['RCC_CFGR_HPRE_2',['../group___peripheral___registers___bits___definition.html#gadac734bddb507eed4a62a0af4cef74a3',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fhpre_5f3_236',['RCC_CFGR_HPRE_3',['../group___peripheral___registers___bits___definition.html#ga5a1180512cc5f3dde7895040a9037286',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fhpre_5fdiv1_237',['RCC_CFGR_HPRE_DIV1',['../group___peripheral___registers___bits___definition.html#ga2b7d7f29b09a49c31404fc0d44645c84',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fhpre_5fdiv128_238',['RCC_CFGR_HPRE_DIV128',['../group___peripheral___registers___bits___definition.html#ga280da821f0da1bec1f4c0e132ddf8eab',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fhpre_5fdiv16_239',['RCC_CFGR_HPRE_DIV16',['../group___peripheral___registers___bits___definition.html#ga3806da4f1afc9e5be0fca001c8c57815',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fhpre_5fdiv2_240',['RCC_CFGR_HPRE_DIV2',['../group___peripheral___registers___bits___definition.html#gaa9eeb5e38e53e79b08a4ac438497ebea',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fhpre_5fdiv256_241',['RCC_CFGR_HPRE_DIV256',['../group___peripheral___registers___bits___definition.html#ga089930cedd5b2cb201e717438f29d25b',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fhpre_5fdiv4_242',['RCC_CFGR_HPRE_DIV4',['../group___peripheral___registers___bits___definition.html#gaffe860867ae4b1b6d28473ded1546d91',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fhpre_5fdiv512_243',['RCC_CFGR_HPRE_DIV512',['../group___peripheral___registers___bits___definition.html#gae5088dcbaefc55d4b6693e9b1e595ed0',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fhpre_5fdiv64_244',['RCC_CFGR_HPRE_DIV64',['../group___peripheral___registers___bits___definition.html#ga1caeba8dc2b4c0bb11be600e983e3370',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fhpre_5fdiv8_245',['RCC_CFGR_HPRE_DIV8',['../group___peripheral___registers___bits___definition.html#gaca71d6b42bdb83b5ff5320578869a058',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fhpre_5fmsk_246',['RCC_CFGR_HPRE_Msk',['../group___peripheral___registers___bits___definition.html#ga65804e0ce7ec3204e9a56bb848428460',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fmco_247',['RCC_CFGR_MCO',['../group___peripheral___registers___bits___definition.html#gaf2d7212d83114d355736613e6dc1dbde',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fmco_5f0_248',['RCC_CFGR_MCO_0',['../group___peripheral___registers___bits___definition.html#ga7147402d137ccaa1c8608fcb1d3d2e01',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fmco_5f1_249',['RCC_CFGR_MCO_1',['../group___peripheral___registers___bits___definition.html#gaa6ec148346aa17c67aafebcb616dd57b',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fmco_5f2_250',['RCC_CFGR_MCO_2',['../group___peripheral___registers___bits___definition.html#gaad02d5012ff73e9c839b909887ffde7f',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fmco_5f3_251',['RCC_CFGR_MCO_3',['../group___peripheral___registers___bits___definition.html#ga59d17bb46b86da604ad501946045b244',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fmco_5fhse_252',['RCC_CFGR_MCO_HSE',['../group___peripheral___registers___bits___definition.html#ga183179f1b1763f38ae88f2d8d90acd70',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fmco_5fhsi_253',['RCC_CFGR_MCO_HSI',['../group___peripheral___registers___bits___definition.html#ga91f0ac507b8c4e5d443c107d934cfdb1',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fmco_5fhsi14_254',['RCC_CFGR_MCO_HSI14',['../group___peripheral___registers___bits___definition.html#ga09a53ff21eba16600568a228a7a9646a',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fmco_5fhsi48_255',['RCC_CFGR_MCO_HSI48',['../group___peripheral___registers___bits___definition.html#gae22e8103039b7834241c0721bf4852c9',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fmco_5flse_256',['RCC_CFGR_MCO_LSE',['../group___peripheral___registers___bits___definition.html#gad10ee688b7cf27e652ffd003f177fdcd',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fmco_5flsi_257',['RCC_CFGR_MCO_LSI',['../group___peripheral___registers___bits___definition.html#ga96c817553f5f226b1d661b1448ed820a',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fmco_5fmsk_258',['RCC_CFGR_MCO_Msk',['../group___peripheral___registers___bits___definition.html#ga094e2368e960d1ce0d46a76a0d4cf736',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fmco_5fnoclock_259',['RCC_CFGR_MCO_NOCLOCK',['../group___peripheral___registers___bits___definition.html#gab345908eef02b3029dd78be58baa0c8d',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fmco_5fpll_260',['RCC_CFGR_MCO_PLL',['../group___peripheral___registers___bits___definition.html#gac1b83ae21df9327e2a705b19ce981da6',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fmco_5fsysclk_261',['RCC_CFGR_MCO_SYSCLK',['../group___peripheral___registers___bits___definition.html#gaecf3b078108fdaf7e66d15ae71ec4181',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fmcopre_262',['RCC_CFGR_MCOPRE',['../group___peripheral___registers___bits___definition.html#ga2c2055812655d6acfda9a73dd2e94e10',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fmcopre_5fdiv1_263',['RCC_CFGR_MCOPRE_DIV1',['../group___peripheral___registers___bits___definition.html#gac0bd335b38b0a72a0f42661829727fbd',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fmcopre_5fdiv128_264',['RCC_CFGR_MCOPRE_DIV128',['../group___peripheral___registers___bits___definition.html#ga9d342ce76bcf1263655d2bf6a5fb9b70',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fmcopre_5fdiv16_265',['RCC_CFGR_MCOPRE_DIV16',['../group___peripheral___registers___bits___definition.html#ga8aaa21720ceabda4cee4c9dcb8684ccf',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fmcopre_5fdiv2_266',['RCC_CFGR_MCOPRE_DIV2',['../group___peripheral___registers___bits___definition.html#ga41db56060b3511b3091d081c7c1ef659',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fmcopre_5fdiv32_267',['RCC_CFGR_MCOPRE_DIV32',['../group___peripheral___registers___bits___definition.html#ga4377674783b059ad394bffa7c435d816',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fmcopre_5fdiv4_268',['RCC_CFGR_MCOPRE_DIV4',['../group___peripheral___registers___bits___definition.html#gaae98d1559e9bebb8a7221f23e87772dd',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fmcopre_5fdiv64_269',['RCC_CFGR_MCOPRE_DIV64',['../group___peripheral___registers___bits___definition.html#ga733cee28eca0dbfb1003b741d8115a72',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fmcopre_5fdiv8_270',['RCC_CFGR_MCOPRE_DIV8',['../group___peripheral___registers___bits___definition.html#gaeb847ba58050383bb4f73e743fb05ee4',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fmcopre_5fmsk_271',['RCC_CFGR_MCOPRE_Msk',['../group___peripheral___registers___bits___definition.html#ga0d800fa49d4ed43fde0f5342dc9d2831',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fmcosel_5fhsi48_272',['RCC_CFGR_MCOSEL_HSI48',['../group___peripheral___registers___bits___definition.html#ga69ab40b253adf8305b76748399c05900',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fpllmul_273',['RCC_CFGR_PLLMUL',['../group___peripheral___registers___bits___definition.html#ga538fd5df8d890696483a0e901d739309',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fpllmul10_274',['RCC_CFGR_PLLMUL10',['../group___peripheral___registers___bits___definition.html#ga00eda495752ab6400a8610d3f71c634e',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fpllmul11_275',['RCC_CFGR_PLLMUL11',['../group___peripheral___registers___bits___definition.html#gae2f10b3a0f764c794b7986bcc476c4c8',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fpllmul12_276',['RCC_CFGR_PLLMUL12',['../group___peripheral___registers___bits___definition.html#gad4d4ff081f554fcb4278df9f259f2392',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fpllmul13_277',['RCC_CFGR_PLLMUL13',['../group___peripheral___registers___bits___definition.html#ga3a3e767c6d6d342f05a9dac2272ff01c',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fpllmul14_278',['RCC_CFGR_PLLMUL14',['../group___peripheral___registers___bits___definition.html#ga51b08f0069351ceff373bcd0e216ea96',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fpllmul15_279',['RCC_CFGR_PLLMUL15',['../group___peripheral___registers___bits___definition.html#ga687b2c837792e8c3f276ee1d4c20b7f4',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fpllmul16_280',['RCC_CFGR_PLLMUL16',['../group___peripheral___registers___bits___definition.html#gae1ef5de15a26513ab208a48a21f8aa58',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fpllmul2_281',['RCC_CFGR_PLLMUL2',['../group___peripheral___registers___bits___definition.html#gabcc53e7555ec8171db162de2bdd30d6f',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fpllmul3_282',['RCC_CFGR_PLLMUL3',['../group___peripheral___registers___bits___definition.html#ga599cf14f159345374d91a96e645b105b',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fpllmul4_283',['RCC_CFGR_PLLMUL4',['../group___peripheral___registers___bits___definition.html#gaf76c27dba3f4be2433fd5a384a1877ae',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fpllmul5_284',['RCC_CFGR_PLLMUL5',['../group___peripheral___registers___bits___definition.html#gac3eefd08698972d5ed05f76547ccdd93',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fpllmul6_285',['RCC_CFGR_PLLMUL6',['../group___peripheral___registers___bits___definition.html#gaf7e89d2d6400ab0e8583b6016ace93b7',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fpllmul7_286',['RCC_CFGR_PLLMUL7',['../group___peripheral___registers___bits___definition.html#ga49c36310c8cbab5f934ee5766dc6c1c5',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fpllmul8_287',['RCC_CFGR_PLLMUL8',['../group___peripheral___registers___bits___definition.html#ga8a409fec792612f0583ed37fd5bffd16',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fpllmul9_288',['RCC_CFGR_PLLMUL9',['../group___peripheral___registers___bits___definition.html#ga603d5a84759f97f12f9492b4c6da7918',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fpllmul_5f0_289',['RCC_CFGR_PLLMUL_0',['../group___peripheral___registers___bits___definition.html#ga00db50b9aedde139842945837323fef3',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fpllmul_5f1_290',['RCC_CFGR_PLLMUL_1',['../group___peripheral___registers___bits___definition.html#ga5071ad49eba8116a452455050a45e393',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fpllmul_5f2_291',['RCC_CFGR_PLLMUL_2',['../group___peripheral___registers___bits___definition.html#ga6c7ccedfebcece45df4b537b55cc2ecf',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fpllmul_5f3_292',['RCC_CFGR_PLLMUL_3',['../group___peripheral___registers___bits___definition.html#gaa214686c587e1215b6a002fdc99c9f2a',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fpllmul_5fmsk_293',['RCC_CFGR_PLLMUL_Msk',['../group___peripheral___registers___bits___definition.html#ga53dbf923987ff88fcd4e823c4ff75c65',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fpllnodiv_294',['RCC_CFGR_PLLNODIV',['../group___peripheral___registers___bits___definition.html#gacaaed1755f7701e28fb7a5756b0f80d0',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fpllnodiv_5fmsk_295',['RCC_CFGR_PLLNODIV_Msk',['../group___peripheral___registers___bits___definition.html#ga404e13cabec4a62877f3fcccdf7cb1c9',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fpllsrc_296',['RCC_CFGR_PLLSRC',['../group___peripheral___registers___bits___definition.html#gaba4a5dbbd286f07a97f5aa6e6f3f6a57',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fpllsrc_5fhse_5fprediv_297',['RCC_CFGR_PLLSRC_HSE_PREDIV',['../group___peripheral___registers___bits___definition.html#ga6088620a3c2162915b628cd7a4492579',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fpllsrc_5fhsi48_5fprediv_298',['RCC_CFGR_PLLSRC_HSI48_PREDIV',['../group___peripheral___registers___bits___definition.html#ga7c7e06f4fb3061ec060ad9f23b02885e',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fpllsrc_5fhsi_5fdiv2_299',['RCC_CFGR_PLLSRC_HSI_DIV2',['../group___peripheral___registers___bits___definition.html#gabf9663a4607082db6e39894950087850',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fpllsrc_5fhsi_5fprediv_300',['RCC_CFGR_PLLSRC_HSI_PREDIV',['../group___peripheral___registers___bits___definition.html#gaf7a316c8ed6d420232db62254bd4d4d2',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fpllsrc_5fmsk_301',['RCC_CFGR_PLLSRC_Msk',['../group___peripheral___registers___bits___definition.html#ga084925eb0aca8d042bbd80e71c73246b',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fpllxtpre_302',['RCC_CFGR_PLLXTPRE',['../group___peripheral___registers___bits___definition.html#ga39cb6bd06fb93eed1e2fe9da0297810a',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fpllxtpre_5fhse_5fprediv_5fdiv1_303',['RCC_CFGR_PLLXTPRE_HSE_PREDIV_DIV1',['../group___peripheral___registers___bits___definition.html#ga0115b48668fc4d69d60ba6172b3973cc',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fpllxtpre_5fhse_5fprediv_5fdiv2_304',['RCC_CFGR_PLLXTPRE_HSE_PREDIV_DIV2',['../group___peripheral___registers___bits___definition.html#gae2a06a450613eb60b94a5ce3b173a756',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fpllxtpre_5fmsk_305',['RCC_CFGR_PLLXTPRE_Msk',['../group___peripheral___registers___bits___definition.html#gad5d2aec39e3d96338c036054a7f8e55a',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fppre_306',['RCC_CFGR_PPRE',['../group___peripheral___registers___bits___definition.html#ga23ea8e58acd3be7449d44ac374fc74c9',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fppre_5f0_307',['RCC_CFGR_PPRE_0',['../group___peripheral___registers___bits___definition.html#gad4c209254b4d64fed532dc3b1b225cad',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fppre_5f1_308',['RCC_CFGR_PPRE_1',['../group___peripheral___registers___bits___definition.html#ga739d2ec3ef025971724c56bd441a028c',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fppre_5f2_309',['RCC_CFGR_PPRE_2',['../group___peripheral___registers___bits___definition.html#ga9dd1090e3533051080ad6330c23bb1e8',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fppre_5fdiv1_310',['RCC_CFGR_PPRE_DIV1',['../group___peripheral___registers___bits___definition.html#ga96b327debdecc8d7cb1348bffa10f449',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fppre_5fdiv16_311',['RCC_CFGR_PPRE_DIV16',['../group___peripheral___registers___bits___definition.html#ga7b8c69e27ab07c9a7219d2c746616ab2',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fppre_5fdiv16_5fmsk_312',['RCC_CFGR_PPRE_DIV16_Msk',['../group___peripheral___registers___bits___definition.html#gae00a2a8c962435e71f56205816c487a9',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fppre_5fdiv2_313',['RCC_CFGR_PPRE_DIV2',['../group___peripheral___registers___bits___definition.html#ga291734798fe9cc096b93d0798562a888',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fppre_5fdiv2_5fmsk_314',['RCC_CFGR_PPRE_DIV2_Msk',['../group___peripheral___registers___bits___definition.html#ga3872385d16447d66a4a8b759e0e953ff',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fppre_5fdiv4_315',['RCC_CFGR_PPRE_DIV4',['../group___peripheral___registers___bits___definition.html#gab6669f4d4c82666c4d36e9ee381af3f7',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fppre_5fdiv4_5fmsk_316',['RCC_CFGR_PPRE_DIV4_Msk',['../group___peripheral___registers___bits___definition.html#gab4ef39508047dd9b28993373ea4d24e0',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fppre_5fdiv8_317',['RCC_CFGR_PPRE_DIV8',['../group___peripheral___registers___bits___definition.html#gaf392829682cb0d80bbccbced1ffb95f2',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fppre_5fdiv8_5fmsk_318',['RCC_CFGR_PPRE_DIV8_Msk',['../group___peripheral___registers___bits___definition.html#ga67684736dc5c768eb8367b71eb6b7107',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fppre_5fmsk_319',['RCC_CFGR_PPRE_Msk',['../group___peripheral___registers___bits___definition.html#gadea90553234b61ff6cb92638c953fd8e',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fsw_320',['RCC_CFGR_SW',['../group___peripheral___registers___bits___definition.html#ga0eea5e5f7743a7e8995b8beeb18355c1',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fsw_5f0_321',['RCC_CFGR_SW_0',['../group___peripheral___registers___bits___definition.html#ga99f08d86fd41824058a7fdf817f7e2fd',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fsw_5f1_322',['RCC_CFGR_SW_1',['../group___peripheral___registers___bits___definition.html#ga72d51cb5d66ee1aa4d2c6f14796a072f',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fsw_5fhse_323',['RCC_CFGR_SW_HSE',['../group___peripheral___registers___bits___definition.html#gafb563f217242d969f4355d0818fde705',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fsw_5fhsi_324',['RCC_CFGR_SW_HSI',['../group___peripheral___registers___bits___definition.html#gacbac8bae4f0808b3c3a5185aa10081fb',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fsw_5fhsi48_325',['RCC_CFGR_SW_HSI48',['../group___peripheral___registers___bits___definition.html#gab06b799bbd940b14dd547c4d7cd3cd3c',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fsw_5fmsk_326',['RCC_CFGR_SW_Msk',['../group___peripheral___registers___bits___definition.html#ga06ad7777386bbf5555ef8b02939197aa',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fsw_5fpll_327',['RCC_CFGR_SW_PLL',['../group___peripheral___registers___bits___definition.html#ga87389cacb2eaf53730da13a2a33cd487',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fsw_5fpos_328',['RCC_CFGR_SW_Pos',['../group___peripheral___registers___bits___definition.html#ga0cf9dd749ab13a3b9d55308e24f60160',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fsws_329',['RCC_CFGR_SWS',['../group___peripheral___registers___bits___definition.html#ga15bf2269500dc97e137315f44aa015c9',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fsws_5f0_330',['RCC_CFGR_SWS_0',['../group___peripheral___registers___bits___definition.html#ga1eae59112c51def51979e31e8695b39f',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fsws_5f1_331',['RCC_CFGR_SWS_1',['../group___peripheral___registers___bits___definition.html#gaad3a5718999d7259f216137a23c2a379',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fsws_5fhse_332',['RCC_CFGR_SWS_HSE',['../group___peripheral___registers___bits___definition.html#gae09a0202f441c1a43e69c62331d50a08',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fsws_5fhsi_333',['RCC_CFGR_SWS_HSI',['../group___peripheral___registers___bits___definition.html#ga6764639cf221e1ebc0b5448dcaed590a',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fsws_5fhsi48_334',['RCC_CFGR_SWS_HSI48',['../group___peripheral___registers___bits___definition.html#ga3150fb32648aa5f4bf5bbfcbea9aa397',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fsws_5fmsk_335',['RCC_CFGR_SWS_Msk',['../group___peripheral___registers___bits___definition.html#gaef0b6cd7629c047bcc4ac3e88d920e25',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fsws_5fpll_336',['RCC_CFGR_SWS_PLL',['../group___peripheral___registers___bits___definition.html#ga2c67e2279804a83ef24438267d9d4a6c',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fusbpre_337',['RCC_CFGR_USBPRE',['../group___peripheral___registers___bits___definition.html#gade6d5077566e1bf81dd47156743dd05e',1,'stm32f072xb.h']]],
  ['rcc_5fcfgr_5fusbpre_5fmsk_338',['RCC_CFGR_USBPRE_Msk',['../group___peripheral___registers___bits___definition.html#ga25a158e2967e324592b41219c60b2792',1,'stm32f072xb.h']]],
  ['rcc_5fcir_5fcssc_339',['RCC_CIR_CSSC',['../group___peripheral___registers___bits___definition.html#ga46edb2b9568f002feba7b4312ed92c1f',1,'stm32f072xb.h']]],
  ['rcc_5fcir_5fcssc_5fmsk_340',['RCC_CIR_CSSC_Msk',['../group___peripheral___registers___bits___definition.html#ga66a9cf76bbf90f432815527965cb5c3e',1,'stm32f072xb.h']]],
  ['rcc_5fcir_5fcssf_341',['RCC_CIR_CSSF',['../group___peripheral___registers___bits___definition.html#gad66b719e4061294de35af58cc27aba7f',1,'stm32f072xb.h']]],
  ['rcc_5fcir_5fcssf_5fmsk_342',['RCC_CIR_CSSF_Msk',['../group___peripheral___registers___bits___definition.html#ga8eb3ec455be7a5e4ffbe0abc9e2a77eb',1,'stm32f072xb.h']]],
  ['rcc_5fcir_5fhserdyc_343',['RCC_CIR_HSERDYC',['../group___peripheral___registers___bits___definition.html#ga9464e8188d717902990b467a9396d238',1,'stm32f072xb.h']]],
  ['rcc_5fcir_5fhserdyc_5fmsk_344',['RCC_CIR_HSERDYC_Msk',['../group___peripheral___registers___bits___definition.html#ga2211dd40005f6152d0e8258d380a6713',1,'stm32f072xb.h']]],
  ['rcc_5fcir_5fhserdyf_345',['RCC_CIR_HSERDYF',['../group___peripheral___registers___bits___definition.html#ga11ea196450aac9ac35e283a66afc3da6',1,'stm32f072xb.h']]],
  ['rcc_5fcir_5fhserdyf_5fmsk_346',['RCC_CIR_HSERDYF_Msk',['../group___peripheral___registers___bits___definition.html#ga1cbcd4b04177bd2420126b0de418de2e',1,'stm32f072xb.h']]],
  ['rcc_5fcir_5fhserdyie_347',['RCC_CIR_HSERDYIE',['../group___peripheral___registers___bits___definition.html#ga5492f9b58600cf66616eb931b48b3c11',1,'stm32f072xb.h']]],
  ['rcc_5fcir_5fhserdyie_5fmsk_348',['RCC_CIR_HSERDYIE_Msk',['../group___peripheral___registers___bits___definition.html#ga2f6db5519f1bbb1d42ee0f43367e7fd9',1,'stm32f072xb.h']]],
  ['rcc_5fcir_5fhsi14rdyc_349',['RCC_CIR_HSI14RDYC',['../group___peripheral___registers___bits___definition.html#gabc1c15a682f139768c986e281916db12',1,'stm32f072xb.h']]],
  ['rcc_5fcir_5fhsi14rdyc_5fmsk_350',['RCC_CIR_HSI14RDYC_Msk',['../group___peripheral___registers___bits___definition.html#ga38ca7cf68047dfc11a421e3f389b6acf',1,'stm32f072xb.h']]],
  ['rcc_5fcir_5fhsi14rdyf_351',['RCC_CIR_HSI14RDYF',['../group___peripheral___registers___bits___definition.html#ga50433b2663ccee3a4ad2f219da4b74b6',1,'stm32f072xb.h']]],
  ['rcc_5fcir_5fhsi14rdyf_5fmsk_352',['RCC_CIR_HSI14RDYF_Msk',['../group___peripheral___registers___bits___definition.html#ga88ff77a8821fffcb4c1cf7876663a6bd',1,'stm32f072xb.h']]],
  ['rcc_5fcir_5fhsi14rdyie_353',['RCC_CIR_HSI14RDYIE',['../group___peripheral___registers___bits___definition.html#ga1854e5c45c0cb76d0cd468a4546505d4',1,'stm32f072xb.h']]],
  ['rcc_5fcir_5fhsi14rdyie_5fmsk_354',['RCC_CIR_HSI14RDYIE_Msk',['../group___peripheral___registers___bits___definition.html#gae6cfdde12755aea3ff9881d398d0c422',1,'stm32f072xb.h']]],
  ['rcc_5fcir_5fhsi48rdyc_355',['RCC_CIR_HSI48RDYC',['../group___peripheral___registers___bits___definition.html#ga6692a9bfd5dabbeb87782224cbe2544c',1,'stm32f072xb.h']]],
  ['rcc_5fcir_5fhsi48rdyc_5fmsk_356',['RCC_CIR_HSI48RDYC_Msk',['../group___peripheral___registers___bits___definition.html#gabae54be1cb9f41b9bb7ca535b93dd6d7',1,'stm32f072xb.h']]],
  ['rcc_5fcir_5fhsi48rdyf_357',['RCC_CIR_HSI48RDYF',['../group___peripheral___registers___bits___definition.html#ga0e828b0c59a12915dd35424f3c67de64',1,'stm32f072xb.h']]],
  ['rcc_5fcir_5fhsi48rdyf_5fmsk_358',['RCC_CIR_HSI48RDYF_Msk',['../group___peripheral___registers___bits___definition.html#gab78671dd07c3074a68eb2309a1259b80',1,'stm32f072xb.h']]],
  ['rcc_5fcir_5fhsi48rdyie_359',['RCC_CIR_HSI48RDYIE',['../group___peripheral___registers___bits___definition.html#gafdba386b047dd2aea9c9b0cd556055cd',1,'stm32f072xb.h']]],
  ['rcc_5fcir_5fhsi48rdyie_5fmsk_360',['RCC_CIR_HSI48RDYIE_Msk',['../group___peripheral___registers___bits___definition.html#gafc660691371161a8564be5ded33bf20d',1,'stm32f072xb.h']]],
  ['rcc_5fcir_5fhsirdyc_361',['RCC_CIR_HSIRDYC',['../group___peripheral___registers___bits___definition.html#gad1b58377908e5c31a684747d0a80ecb2',1,'stm32f072xb.h']]],
  ['rcc_5fcir_5fhsirdyc_5fmsk_362',['RCC_CIR_HSIRDYC_Msk',['../group___peripheral___registers___bits___definition.html#ga657cffa4be41e26f7b5383719dd7781a',1,'stm32f072xb.h']]],
  ['rcc_5fcir_5fhsirdyf_363',['RCC_CIR_HSIRDYF',['../group___peripheral___registers___bits___definition.html#gad38877547c4cbbb94659d5726f377163',1,'stm32f072xb.h']]],
  ['rcc_5fcir_5fhsirdyf_5fmsk_364',['RCC_CIR_HSIRDYF_Msk',['../group___peripheral___registers___bits___definition.html#ga8c72d692b99c4539982fea718b2ba8a6',1,'stm32f072xb.h']]],
  ['rcc_5fcir_5fhsirdyie_365',['RCC_CIR_HSIRDYIE',['../group___peripheral___registers___bits___definition.html#gac714351a6f9dab4741354fb017638580',1,'stm32f072xb.h']]],
  ['rcc_5fcir_5fhsirdyie_5fmsk_366',['RCC_CIR_HSIRDYIE_Msk',['../group___peripheral___registers___bits___definition.html#gac7aeb42d0a5ef8e7bac1876e0689814e',1,'stm32f072xb.h']]],
  ['rcc_5fcir_5flserdyc_367',['RCC_CIR_LSERDYC',['../group___peripheral___registers___bits___definition.html#ga144b5147f3a8d0bfda04618e301986aa',1,'stm32f072xb.h']]],
  ['rcc_5fcir_5flserdyc_5fmsk_368',['RCC_CIR_LSERDYC_Msk',['../group___peripheral___registers___bits___definition.html#gaba1367e36a992aae85f9e8f9921e9426',1,'stm32f072xb.h']]],
  ['rcc_5fcir_5flserdyf_369',['RCC_CIR_LSERDYF',['../group___peripheral___registers___bits___definition.html#gabfc100e7ae673dfcec7be79af0d91dfe',1,'stm32f072xb.h']]],
  ['rcc_5fcir_5flserdyf_5fmsk_370',['RCC_CIR_LSERDYF_Msk',['../group___peripheral___registers___bits___definition.html#ga58e246b3d87483bf3ca4a55d470acf4f',1,'stm32f072xb.h']]],
  ['rcc_5fcir_5flserdyie_371',['RCC_CIR_LSERDYIE',['../group___peripheral___registers___bits___definition.html#ga6a0ad2672c9ba1b26012cbc6d423dff8',1,'stm32f072xb.h']]],
  ['rcc_5fcir_5flserdyie_5fmsk_372',['RCC_CIR_LSERDYIE_Msk',['../group___peripheral___registers___bits___definition.html#ga24446323cbae3ab353f248d23655b822',1,'stm32f072xb.h']]],
  ['rcc_5fcir_5flsirdyc_373',['RCC_CIR_LSIRDYC',['../group___peripheral___registers___bits___definition.html#ga982989563f1a95c89bf7f4a25d99f704',1,'stm32f072xb.h']]],
  ['rcc_5fcir_5flsirdyc_5fmsk_374',['RCC_CIR_LSIRDYC_Msk',['../group___peripheral___registers___bits___definition.html#ga11edf191b118ca860e0eca011f113ad9',1,'stm32f072xb.h']]],
  ['rcc_5fcir_5flsirdyf_375',['RCC_CIR_LSIRDYF',['../group___peripheral___registers___bits___definition.html#gacb94ccfe6a212f020e732d1dd787a6fb',1,'stm32f072xb.h']]],
  ['rcc_5fcir_5flsirdyf_5fmsk_376',['RCC_CIR_LSIRDYF_Msk',['../group___peripheral___registers___bits___definition.html#gac2542dd9dbe634971278d2f4e24c3091',1,'stm32f072xb.h']]],
  ['rcc_5fcir_5flsirdyie_377',['RCC_CIR_LSIRDYIE',['../group___peripheral___registers___bits___definition.html#ga872ba937149a7372138df06f8188ab56',1,'stm32f072xb.h']]],
  ['rcc_5fcir_5flsirdyie_5fmsk_378',['RCC_CIR_LSIRDYIE_Msk',['../group___peripheral___registers___bits___definition.html#ga7ba1782e2e14efd1bd9feabf1608fd5a',1,'stm32f072xb.h']]],
  ['rcc_5fcir_5fpllrdyc_379',['RCC_CIR_PLLRDYC',['../group___peripheral___registers___bits___definition.html#ga245af864b194f0c2b2389ea1ee49a396',1,'stm32f072xb.h']]],
  ['rcc_5fcir_5fpllrdyc_5fmsk_380',['RCC_CIR_PLLRDYC_Msk',['../group___peripheral___registers___bits___definition.html#ga1ee90d2a5649fe386ba87eeead64ada1',1,'stm32f072xb.h']]],
  ['rcc_5fcir_5fpllrdyf_381',['RCC_CIR_PLLRDYF',['../group___peripheral___registers___bits___definition.html#ga0f007895a17e668f22f7b8b24ca90aec',1,'stm32f072xb.h']]],
  ['rcc_5fcir_5fpllrdyf_5fmsk_382',['RCC_CIR_PLLRDYF_Msk',['../group___peripheral___registers___bits___definition.html#ga88d53f154b50703f3ab18f017b7ace1c',1,'stm32f072xb.h']]],
  ['rcc_5fcir_5fpllrdyie_383',['RCC_CIR_PLLRDYIE',['../group___peripheral___registers___bits___definition.html#ga1b70927cab2ba9cf82d1620cf88b0f95',1,'stm32f072xb.h']]],
  ['rcc_5fcir_5fpllrdyie_5fmsk_384',['RCC_CIR_PLLRDYIE_Msk',['../group___peripheral___registers___bits___definition.html#ga6fdb478ae8c7d99d780c78bb68830dd5',1,'stm32f072xb.h']]],
  ['rcc_5fcr2_5fhsi14cal_385',['RCC_CR2_HSI14CAL',['../group___peripheral___registers___bits___definition.html#ga77b4ef4b9ba4e72a044b1149dae3eadb',1,'stm32f072xb.h']]],
  ['rcc_5fcr2_5fhsi14cal_5fmsk_386',['RCC_CR2_HSI14CAL_Msk',['../group___peripheral___registers___bits___definition.html#ga2f2f1af034ffdba9c5deb60b87115006',1,'stm32f072xb.h']]],
  ['rcc_5fcr2_5fhsi14dis_387',['RCC_CR2_HSI14DIS',['../group___peripheral___registers___bits___definition.html#gaa9533da17718a4111cd8e1108b41d3a4',1,'stm32f072xb.h']]],
  ['rcc_5fcr2_5fhsi14dis_5fmsk_388',['RCC_CR2_HSI14DIS_Msk',['../group___peripheral___registers___bits___definition.html#ga26b18f1550e5cd23ded712c378ad9276',1,'stm32f072xb.h']]],
  ['rcc_5fcr2_5fhsi14on_389',['RCC_CR2_HSI14ON',['../group___peripheral___registers___bits___definition.html#gaf600a82eec2d1445e91af6f98baf042e',1,'stm32f072xb.h']]],
  ['rcc_5fcr2_5fhsi14on_5fmsk_390',['RCC_CR2_HSI14ON_Msk',['../group___peripheral___registers___bits___definition.html#ga6d758a2abc2a63358615683abcb80517',1,'stm32f072xb.h']]],
  ['rcc_5fcr2_5fhsi14rdy_391',['RCC_CR2_HSI14RDY',['../group___peripheral___registers___bits___definition.html#ga28b35b97ca54ca0e6fe7053c4d500f04',1,'stm32f072xb.h']]],
  ['rcc_5fcr2_5fhsi14rdy_5fmsk_392',['RCC_CR2_HSI14RDY_Msk',['../group___peripheral___registers___bits___definition.html#gaeb95c84d117aded0ef4fd5768bb0b4d2',1,'stm32f072xb.h']]],
  ['rcc_5fcr2_5fhsi14trim_393',['RCC_CR2_HSI14TRIM',['../group___peripheral___registers___bits___definition.html#ga45b76ccb2dacdf483d281725ce92d61a',1,'stm32f072xb.h']]],
  ['rcc_5fcr2_5fhsi14trim_5fmsk_394',['RCC_CR2_HSI14TRIM_Msk',['../group___peripheral___registers___bits___definition.html#ga4c341897aaf651eacb08f83612a5b436',1,'stm32f072xb.h']]],
  ['rcc_5fcr2_5fhsi48cal_395',['RCC_CR2_HSI48CAL',['../group___peripheral___registers___bits___definition.html#ga4c84ff1962d1d21c8c11d2ac172a3e6f',1,'stm32f072xb.h']]],
  ['rcc_5fcr2_5fhsi48cal_5fmsk_396',['RCC_CR2_HSI48CAL_Msk',['../group___peripheral___registers___bits___definition.html#gaf0a5cd9de85d0f913a8e8855d12b70b6',1,'stm32f072xb.h']]],
  ['rcc_5fcr2_5fhsi48on_397',['RCC_CR2_HSI48ON',['../group___peripheral___registers___bits___definition.html#gaceaadfc83cd86426748c5107b423bb21',1,'stm32f072xb.h']]],
  ['rcc_5fcr2_5fhsi48on_5fmsk_398',['RCC_CR2_HSI48ON_Msk',['../group___peripheral___registers___bits___definition.html#ga13b8977ab62969c51ea9c4b8b3b02fe0',1,'stm32f072xb.h']]],
  ['rcc_5fcr2_5fhsi48rdy_399',['RCC_CR2_HSI48RDY',['../group___peripheral___registers___bits___definition.html#gad03958340799f21487003f60b823d02e',1,'stm32f072xb.h']]],
  ['rcc_5fcr2_5fhsi48rdy_5fmsk_400',['RCC_CR2_HSI48RDY_Msk',['../group___peripheral___registers___bits___definition.html#ga98758a77a5e540c646318786757ba1a0',1,'stm32f072xb.h']]],
  ['rcc_5fcr_5fcsson_401',['RCC_CR_CSSON',['../group___peripheral___registers___bits___definition.html#gacc05308869ad055e1e6f2c32d738aecd',1,'stm32f072xb.h']]],
  ['rcc_5fcr_5fcsson_5fmsk_402',['RCC_CR_CSSON_Msk',['../group___peripheral___registers___bits___definition.html#gaaf02f4983b7cd9e1b664729cf6abb1f5',1,'stm32f072xb.h']]],
  ['rcc_5fcr_5fhsebyp_403',['RCC_CR_HSEBYP',['../group___peripheral___registers___bits___definition.html#gaa3288090671af5a959aae4d7f7696d55',1,'stm32f072xb.h']]],
  ['rcc_5fcr_5fhsebyp_5fmsk_404',['RCC_CR_HSEBYP_Msk',['../group___peripheral___registers___bits___definition.html#gac04d2021b54bf9a1b66578c67a436b45',1,'stm32f072xb.h']]],
  ['rcc_5fcr_5fhseon_405',['RCC_CR_HSEON',['../group___peripheral___registers___bits___definition.html#gadb8228c9020595b4cf9995137b8c9a7d',1,'stm32f072xb.h']]],
  ['rcc_5fcr_5fhseon_5fmsk_406',['RCC_CR_HSEON_Msk',['../group___peripheral___registers___bits___definition.html#ga71f5167bea85df0b393de9d3846ea8d1',1,'stm32f072xb.h']]],
  ['rcc_5fcr_5fhserdy_407',['RCC_CR_HSERDY',['../group___peripheral___registers___bits___definition.html#ga86a34e00182c83409d89ff566cb02cc4',1,'stm32f072xb.h']]],
  ['rcc_5fcr_5fhserdy_5fmsk_408',['RCC_CR_HSERDY_Msk',['../group___peripheral___registers___bits___definition.html#ga993e8ee50d7049e18ec9ee1e5ddcaa64',1,'stm32f072xb.h']]],
  ['rcc_5fcr_5fhsical_409',['RCC_CR_HSICAL',['../group___peripheral___registers___bits___definition.html#ga67ae770db9851f14ad7c14a693f0f6d3',1,'stm32f072xb.h']]],
  ['rcc_5fcr_5fhsical_5f0_410',['RCC_CR_HSICAL_0',['../group___peripheral___registers___bits___definition.html#gad7daa7754e54d65916ddc54f37274d3a',1,'stm32f072xb.h']]],
  ['rcc_5fcr_5fhsical_5f1_411',['RCC_CR_HSICAL_1',['../group___peripheral___registers___bits___definition.html#ga78054087161dee567cadbb4b4b96fb08',1,'stm32f072xb.h']]],
  ['rcc_5fcr_5fhsical_5f2_412',['RCC_CR_HSICAL_2',['../group___peripheral___registers___bits___definition.html#gab0c4bac85beb7de5916897f88150dc3f',1,'stm32f072xb.h']]],
  ['rcc_5fcr_5fhsical_5f3_413',['RCC_CR_HSICAL_3',['../group___peripheral___registers___bits___definition.html#ga03f71cd53f075e9d35fcbfe7ed3f6e12',1,'stm32f072xb.h']]],
  ['rcc_5fcr_5fhsical_5f4_414',['RCC_CR_HSICAL_4',['../group___peripheral___registers___bits___definition.html#gaf26eb00e1872a3754f200a3c32019e50',1,'stm32f072xb.h']]],
  ['rcc_5fcr_5fhsical_5f5_415',['RCC_CR_HSICAL_5',['../group___peripheral___registers___bits___definition.html#ga4c5b733061a3c4c6d69a7a15cbcb0b87',1,'stm32f072xb.h']]],
  ['rcc_5fcr_5fhsical_5f6_416',['RCC_CR_HSICAL_6',['../group___peripheral___registers___bits___definition.html#gaee2d6b30ee4bf41d2b171adf273a6ee7',1,'stm32f072xb.h']]],
  ['rcc_5fcr_5fhsical_5f7_417',['RCC_CR_HSICAL_7',['../group___peripheral___registers___bits___definition.html#gab42d5e412867df093ec2ea4b8dc2bf29',1,'stm32f072xb.h']]],
  ['rcc_5fcr_5fhsical_5fmsk_418',['RCC_CR_HSICAL_Msk',['../group___peripheral___registers___bits___definition.html#ga6b0cd0084e6349428abdb91755f0a3d3',1,'stm32f072xb.h']]],
  ['rcc_5fcr_5fhsion_419',['RCC_CR_HSION',['../group___peripheral___registers___bits___definition.html#gaf4fcacf94a97f7d49a70e089b39cf474',1,'stm32f072xb.h']]],
  ['rcc_5fcr_5fhsion_5fmsk_420',['RCC_CR_HSION_Msk',['../group___peripheral___registers___bits___definition.html#ga21adcb31640b6407baff549c0e7d1af0',1,'stm32f072xb.h']]],
  ['rcc_5fcr_5fhsirdy_421',['RCC_CR_HSIRDY',['../group___peripheral___registers___bits___definition.html#ga9dbac3f2bc04f04ebafe1e66ae3fcf0d',1,'stm32f072xb.h']]],
  ['rcc_5fcr_5fhsirdy_5fmsk_422',['RCC_CR_HSIRDY_Msk',['../group___peripheral___registers___bits___definition.html#ga55c613573a83b8399c228dca39063947',1,'stm32f072xb.h']]],
  ['rcc_5fcr_5fhsitrim_423',['RCC_CR_HSITRIM',['../group___peripheral___registers___bits___definition.html#ga5cb4397b2095c31660a01b748386aa70',1,'stm32f072xb.h']]],
  ['rcc_5fcr_5fhsitrim_5f0_424',['RCC_CR_HSITRIM_0',['../group___peripheral___registers___bits___definition.html#gaab999bbbc1d365d0100d34eaa9f426eb',1,'stm32f072xb.h']]],
  ['rcc_5fcr_5fhsitrim_5f1_425',['RCC_CR_HSITRIM_1',['../group___peripheral___registers___bits___definition.html#ga569d6a29d774e0f125b0c2b3671fae3c',1,'stm32f072xb.h']]],
  ['rcc_5fcr_5fhsitrim_5f2_426',['RCC_CR_HSITRIM_2',['../group___peripheral___registers___bits___definition.html#ga10d80d64137e36f5183f6aa7002de6f5',1,'stm32f072xb.h']]],
  ['rcc_5fcr_5fhsitrim_5f3_427',['RCC_CR_HSITRIM_3',['../group___peripheral___registers___bits___definition.html#gafe20245d2d971238dba9ee371a299ba9',1,'stm32f072xb.h']]],
  ['rcc_5fcr_5fhsitrim_5f4_428',['RCC_CR_HSITRIM_4',['../group___peripheral___registers___bits___definition.html#ga1f9ab2e93a0b9b70d33812bcc5e920c1',1,'stm32f072xb.h']]],
  ['rcc_5fcr_5fhsitrim_5fmsk_429',['RCC_CR_HSITRIM_Msk',['../group___peripheral___registers___bits___definition.html#ga47c875ded980268c8d87803fde1d3add',1,'stm32f072xb.h']]],
  ['rcc_5fcr_5fpllon_430',['RCC_CR_PLLON',['../group___peripheral___registers___bits___definition.html#gad0e73d5b0a4883e074d40029b49ee47e',1,'stm32f072xb.h']]],
  ['rcc_5fcr_5fpllon_5fmsk_431',['RCC_CR_PLLON_Msk',['../group___peripheral___registers___bits___definition.html#ga60dd7c471ec3ba4587e0cecdc8238f87',1,'stm32f072xb.h']]],
  ['rcc_5fcr_5fpllrdy_432',['RCC_CR_PLLRDY',['../group___peripheral___registers___bits___definition.html#gafa12d7ac6a7f0f91d066aeb2c6071888',1,'stm32f072xb.h']]],
  ['rcc_5fcr_5fpllrdy_5fmsk_433',['RCC_CR_PLLRDY_Msk',['../group___peripheral___registers___bits___definition.html#ga237ae9216a3ae5c1f6833a52995413df',1,'stm32f072xb.h']]],
  ['rcc_5fcrs_5firqn_434',['RCC_CRS_IRQn',['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a112217f6b94af93192099fb66f896608',1,'stm32f072xb.h']]],
  ['rcc_5fcsr_5fiwdgrstf_435',['RCC_CSR_IWDGRSTF',['../group___peripheral___registers___bits___definition.html#ga22a7079ba87dd7acd5ed7fe7b704e85f',1,'stm32f072xb.h']]],
  ['rcc_5fcsr_5fiwdgrstf_5fmsk_436',['RCC_CSR_IWDGRSTF_Msk',['../group___peripheral___registers___bits___definition.html#gabb81cb1777e6e846b6199b64132bcb97',1,'stm32f072xb.h']]],
  ['rcc_5fcsr_5flpwrrstf_437',['RCC_CSR_LPWRRSTF',['../group___peripheral___registers___bits___definition.html#ga675455250b91f125d52f5d347c2c0fbf',1,'stm32f072xb.h']]],
  ['rcc_5fcsr_5flpwrrstf_5fmsk_438',['RCC_CSR_LPWRRSTF_Msk',['../group___peripheral___registers___bits___definition.html#ga8b42e835fb77d45779cdf4d22a0ea22a',1,'stm32f072xb.h']]],
  ['rcc_5fcsr_5flsion_439',['RCC_CSR_LSION',['../group___peripheral___registers___bits___definition.html#ga803cbf97bda1ebaf9afee2a3c9f0851b',1,'stm32f072xb.h']]],
  ['rcc_5fcsr_5flsion_5fmsk_440',['RCC_CSR_LSION_Msk',['../group___peripheral___registers___bits___definition.html#gabe63b332158f8886948205ff9edcf248',1,'stm32f072xb.h']]],
  ['rcc_5fcsr_5flsirdy_441',['RCC_CSR_LSIRDY',['../group___peripheral___registers___bits___definition.html#gab569110e757aee573ebf9ad80812e8bb',1,'stm32f072xb.h']]],
  ['rcc_5fcsr_5flsirdy_5fmsk_442',['RCC_CSR_LSIRDY_Msk',['../group___peripheral___registers___bits___definition.html#ga49a5c93576efd3e5d284351db6125373',1,'stm32f072xb.h']]],
  ['rcc_5fcsr_5fobl_443',['RCC_CSR_OBL',['../group___peripheral___registers___bits___definition.html#ga465307306b8e94ad8ed61f8aa62b62e5',1,'stm32f072xb.h']]],
  ['rcc_5fcsr_5foblrstf_444',['RCC_CSR_OBLRSTF',['../group___peripheral___registers___bits___definition.html#ga14163f80ac0b005217eb318d0639afef',1,'stm32f072xb.h']]],
  ['rcc_5fcsr_5foblrstf_5fmsk_445',['RCC_CSR_OBLRSTF_Msk',['../group___peripheral___registers___bits___definition.html#ga467cb2b4f51473b0be7b4e416a86bd5d',1,'stm32f072xb.h']]],
  ['rcc_5fcsr_5fpinrstf_446',['RCC_CSR_PINRSTF',['../group___peripheral___registers___bits___definition.html#ga4e26d2902d11e638cd0b702332f53ab1',1,'stm32f072xb.h']]],
  ['rcc_5fcsr_5fpinrstf_5fmsk_447',['RCC_CSR_PINRSTF_Msk',['../group___peripheral___registers___bits___definition.html#ga13e888e00c5b2226b70179c6c69b77a6',1,'stm32f072xb.h']]],
  ['rcc_5fcsr_5fporrstf_448',['RCC_CSR_PORRSTF',['../group___peripheral___registers___bits___definition.html#ga837e2d7e2395ac45ebe2aea95ecde9bf',1,'stm32f072xb.h']]],
  ['rcc_5fcsr_5fporrstf_5fmsk_449',['RCC_CSR_PORRSTF_Msk',['../group___peripheral___registers___bits___definition.html#ga6ea00bd02372ecbc60c5fa71a37dc8dd',1,'stm32f072xb.h']]],
  ['rcc_5fcsr_5frmvf_450',['RCC_CSR_RMVF',['../group___peripheral___registers___bits___definition.html#gafc26c5996b14005a70afbeaa29aae716',1,'stm32f072xb.h']]],
  ['rcc_5fcsr_5frmvf_5fmsk_451',['RCC_CSR_RMVF_Msk',['../group___peripheral___registers___bits___definition.html#ga82a7f8a2897bcc1313d58389fc18ad4c',1,'stm32f072xb.h']]],
  ['rcc_5fcsr_5fsftrstf_452',['RCC_CSR_SFTRSTF',['../group___peripheral___registers___bits___definition.html#ga16e89534934436ee8958440882b71e6f',1,'stm32f072xb.h']]],
  ['rcc_5fcsr_5fsftrstf_5fmsk_453',['RCC_CSR_SFTRSTF_Msk',['../group___peripheral___registers___bits___definition.html#ga7217efb6cbdb6fbf39721fe496249225',1,'stm32f072xb.h']]],
  ['rcc_5fcsr_5fv18pwrrstf_454',['RCC_CSR_V18PWRRSTF',['../group___peripheral___registers___bits___definition.html#ga27b69a225968d4cc74a0390b729a3baf',1,'stm32f072xb.h']]],
  ['rcc_5fcsr_5fv18pwrrstf_5fmsk_455',['RCC_CSR_V18PWRRSTF_Msk',['../group___peripheral___registers___bits___definition.html#gacd07ab094d444b53faa19d12a44434b3',1,'stm32f072xb.h']]],
  ['rcc_5fcsr_5fwwdgrstf_456',['RCC_CSR_WWDGRSTF',['../group___peripheral___registers___bits___definition.html#gacabd7bbde7e78c9c8f5fd46e34771826',1,'stm32f072xb.h']]],
  ['rcc_5fcsr_5fwwdgrstf_5fmsk_457',['RCC_CSR_WWDGRSTF_Msk',['../group___peripheral___registers___bits___definition.html#ga6d9afc0a5d27d08ef63dde9f0a39514d',1,'stm32f072xb.h']]],
  ['rcc_5fhsi48_5fsupport_458',['RCC_HSI48_SUPPORT',['../group___peripheral___registers___bits___definition.html#ga694f4c1b00e10de4b644388e084482ab',1,'stm32f072xb.h']]],
  ['rcc_5fpllsrc_5fprediv1_5fsupport_459',['RCC_PLLSRC_PREDIV1_SUPPORT',['../group___peripheral___registers___bits___definition.html#gaa3fabd25becec9520a442c02751692c6',1,'stm32f072xb.h']]],
  ['rcc_5ftypedef_460',['RCC_TypeDef',['../struct_r_c_c___type_def.html',1,'']]],
  ['rcr_461',['RCR',['../struct_t_i_m___type_def.html#ad432e2a315abf68e6c295fb4ebc37534',1,'TIM_TypeDef']]],
  ['rdhr_462',['RDHR',['../struct_c_a_n___f_i_f_o_mail_box___type_def.html#a95890984bd67845015d40e82fb091c93',1,'CAN_FIFOMailBox_TypeDef']]],
  ['rdlr_463',['RDLR',['../struct_c_a_n___f_i_f_o_mail_box___type_def.html#ac7d62861de29d0b4fcf11fabbdbd76e7',1,'CAN_FIFOMailBox_TypeDef']]],
  ['rdp_464',['RDP',['../struct_o_b___type_def.html#ad9f9ae594003c39cc27f147e29a130bb',1,'OB_TypeDef']]],
  ['rdr_465',['RDR',['../struct_u_s_a_r_t___type_def.html#ab38dd649c7ec25ed70fe49791d45668d',1,'USART_TypeDef']]],
  ['rdtr_466',['RDTR',['../struct_c_a_n___f_i_f_o_mail_box___type_def.html#a49d74ca8b402c2b9596bfcbe4cd051a9',1,'CAN_FIFOMailBox_TypeDef']]],
  ['reserved_467',['RESERVED',['../struct_f_l_a_s_h___type_def.html#a32e5cc660e711dc5424f827e2d4efd88',1,'FLASH_TypeDef::RESERVED'],['../struct_s_y_s_c_f_g___type_def.html#a5163baa7563204840a69aee0543b76b7',1,'SYSCFG_TypeDef::RESERVED']]],
  ['reserved0_468',['RESERVED0',['../struct_c_a_n___type_def.html#ad0cc7fb26376c435bbf148e962739337',1,'CAN_TypeDef::RESERVED0'],['../struct_c_r_c___type_def.html#a70dfd1730dba65041550ef55a44db87c',1,'CRC_TypeDef::RESERVED0'],['../struct_u_s_b___type_def.html#abaadc15d64249004eafbed98f8d9236c',1,'USB_TypeDef::RESERVED0']]],
  ['reserved1_469',['RESERVED1',['../struct_a_d_c___type_def.html#a54d49ecc780f3fd305613ecf4f817f80',1,'ADC_TypeDef::RESERVED1'],['../struct_c_a_n___type_def.html#a046ef464378aaaaafaf999c23a4dc55e',1,'CAN_TypeDef::RESERVED1'],['../struct_t_s_c___type_def.html#a27f20ff0eccdc070477448b973ca8df7',1,'TSC_TypeDef::RESERVED1'],['../struct_u_s_a_r_t___type_def.html#a6d78680272a465db0ee43eba4e9c54f3',1,'USART_TypeDef::RESERVED1'],['../struct_r_t_c___type_def.html#a761d5a0c208032613dad3fcc674907b7',1,'RTC_TypeDef::RESERVED1'],['../struct_c_r_c___type_def.html#a8b205c6e25b1808ac016db2356b3021d',1,'CRC_TypeDef::RESERVED1'],['../struct_u_s_b___type_def.html#a4d2d3515b92eb74072bb91990542dcb3',1,'USB_TypeDef::RESERVED1']]],
  ['reserved2_470',['RESERVED2',['../struct_a_d_c___type_def.html#a30aca300e6a05f1afa16406770c0dd52',1,'ADC_TypeDef::RESERVED2'],['../struct_c_a_n___type_def.html#ab29069c9fd10eeec47414abd8d06822f',1,'CAN_TypeDef::RESERVED2'],['../struct_c_r_c___type_def.html#a4dd260a7d589d62975619a42f9a6abe4',1,'CRC_TypeDef::RESERVED2'],['../struct_r_t_c___type_def.html#afddb6b2f393c94ea6c68780fe04f298f',1,'RTC_TypeDef::RESERVED2'],['../struct_t_s_c___type_def.html#a7ff59eaa0f8c9e69e6736dddc514a037',1,'TSC_TypeDef::RESERVED2'],['../struct_u_s_a_r_t___type_def.html#af2b7924854e56d0ebd3e8699dfd0e369',1,'USART_TypeDef::RESERVED2'],['../struct_u_s_b___type_def.html#a5e7bbbb02a304e95db0f47927613aecc',1,'USB_TypeDef::RESERVED2']]],
  ['reserved3_471',['RESERVED3',['../struct_u_s_b___type_def.html#a0c92b14da7ba0df757ff11ff20e1bc6a',1,'USB_TypeDef::RESERVED3'],['../struct_a_d_c___type_def.html#ad4ffd02fea1594fdd917132e217e466a',1,'ADC_TypeDef::RESERVED3'],['../struct_c_a_n___type_def.html#af730af32307f845895465e8ead57d20c',1,'CAN_TypeDef::RESERVED3'],['../struct_r_t_c___type_def.html#ab8970cf003966d22733fd660df6e74d7',1,'RTC_TypeDef::RESERVED3'],['../struct_t_s_c___type_def.html#a0d47873260f8f0c16b8ec77e1edc8789',1,'TSC_TypeDef::RESERVED3']]],
  ['reserved4_472',['RESERVED4',['../struct_c_a_n___type_def.html#a51c408c7c352b8080f0c6d42bf811d43',1,'CAN_TypeDef::RESERVED4'],['../struct_r_t_c___type_def.html#a541e93bdbd07770ebc448412f3456877',1,'RTC_TypeDef::RESERVED4'],['../struct_t_s_c___type_def.html#a75a37e293ded1627c94cf521df950e31',1,'TSC_TypeDef::RESERVED4'],['../struct_u_s_b___type_def.html#a0fb31d18b68c68b52235c835855cd42b',1,'USB_TypeDef::RESERVED4'],['../struct_a_d_c___type_def.html#af27457de291227d5c51daa4081fe59c7',1,'ADC_TypeDef::RESERVED4']]],
  ['reserved5_473',['RESERVED5',['../struct_c_a_n___type_def.html#ad4339975b6064cfe2aaeb642f916d6e0',1,'CAN_TypeDef::RESERVED5'],['../struct_u_s_b___type_def.html#aad38b822edd9ae72cf99585aad5b8e7e',1,'USB_TypeDef::RESERVED5']]],
  ['reserved6_474',['RESERVED6',['../struct_u_s_b___type_def.html#a9a81559cab1ddf49b2a028d368ad81c8',1,'USB_TypeDef']]],
  ['reserved7_475',['RESERVED7',['../struct_u_s_b___type_def.html#a189db3ab0f59be0beee041990f45439b',1,'USB_TypeDef']]],
  ['reserved8_476',['RESERVED8',['../struct_u_s_b___type_def.html#ace8692e7bd4ee1a79268313bed47b4ba',1,'USB_TypeDef']]],
  ['reserved9_477',['RESERVED9',['../struct_u_s_b___type_def.html#aefd02bb2a6dcb3fd77d3bc4c418fcdc4',1,'USB_TypeDef']]],
  ['reserveda_478',['RESERVEDA',['../struct_u_s_b___type_def.html#ac729616a1792efd2891f8d938692071e',1,'USB_TypeDef']]],
  ['reservedb_479',['RESERVEDB',['../struct_u_s_b___type_def.html#a29a2b0fc48938cd5bc79f892546fadf3',1,'USB_TypeDef']]],
  ['reservedc_480',['RESERVEDC',['../struct_u_s_b___type_def.html#a88f013eaee07f62c2138879084332de6',1,'USB_TypeDef']]],
  ['reservedd_481',['RESERVEDD',['../struct_u_s_b___type_def.html#ae2905274f4e48e109920f4aa9a31bd01',1,'USB_TypeDef']]],
  ['reservede_482',['RESERVEDE',['../struct_u_s_b___type_def.html#a282ba03aa55783e70e3cf33ec9702d87',1,'USB_TypeDef']]],
  ['rf0r_483',['RF0R',['../struct_c_a_n___type_def.html#ad8e858479e26ab075ee2ddb630e8769d',1,'CAN_TypeDef']]],
  ['rf1r_484',['RF1R',['../struct_c_a_n___type_def.html#a69a528d1288c1de666df68655af1d20e',1,'CAN_TypeDef']]],
  ['rir_485',['RIR',['../struct_c_a_n___f_i_f_o_mail_box___type_def.html#a034504d43f7b16b320745a25b3a8f12d',1,'CAN_FIFOMailBox_TypeDef']]],
  ['rlar_486',['RLAR',['../struct_a_r_m___m_p_u___region__t.html#ab5d3a650dbffd0b272bf7df5b140e8a8',1,'ARM_MPU_Region_t']]],
  ['rlr_487',['RLR',['../struct_i_w_d_g___type_def.html#aa3703eaa40e447dcacc69c0827595532',1,'IWDG_TypeDef']]],
  ['rqr_488',['RQR',['../struct_u_s_a_r_t___type_def.html#add7a9e13a3281f6bea133b3693ce68f8',1,'USART_TypeDef']]],
  ['rtc_5falrmar_5fdt_5f0_489',['RTC_ALRMAR_DT_0',['../group___peripheral___registers___bits___definition.html#ga0cb880cece843ba5314120abcf14e9fc',1,'stm32f072xb.h']]],
  ['rtc_5falrmar_5fdt_5f1_490',['RTC_ALRMAR_DT_1',['../group___peripheral___registers___bits___definition.html#ga6e2e76ce2645d0c9d2587d4172edcd58',1,'stm32f072xb.h']]],
  ['rtc_5falrmar_5fdt_5fmsk_491',['RTC_ALRMAR_DT_Msk',['../group___peripheral___registers___bits___definition.html#ga5b864018e7de62c954d6fff34bde926f',1,'stm32f072xb.h']]],
  ['rtc_5falrmar_5fdu_5f0_492',['RTC_ALRMAR_DU_0',['../group___peripheral___registers___bits___definition.html#ga687a85ed4e7623bdb60196f706ab62e9',1,'stm32f072xb.h']]],
  ['rtc_5falrmar_5fdu_5f1_493',['RTC_ALRMAR_DU_1',['../group___peripheral___registers___bits___definition.html#ga8d2ec65de047fdece20083f030cc6cfd',1,'stm32f072xb.h']]],
  ['rtc_5falrmar_5fdu_5f2_494',['RTC_ALRMAR_DU_2',['../group___peripheral___registers___bits___definition.html#gaeb0050d5e8d64e4f684e325446ea173a',1,'stm32f072xb.h']]],
  ['rtc_5falrmar_5fdu_5f3_495',['RTC_ALRMAR_DU_3',['../group___peripheral___registers___bits___definition.html#ga79a55db963d0707fc0ae14bffc51c297',1,'stm32f072xb.h']]],
  ['rtc_5falrmar_5fdu_5fmsk_496',['RTC_ALRMAR_DU_Msk',['../group___peripheral___registers___bits___definition.html#ga6f818fa2666247ad93611752020097b1',1,'stm32f072xb.h']]],
  ['rtc_5falrmar_5fht_5f0_497',['RTC_ALRMAR_HT_0',['../group___peripheral___registers___bits___definition.html#ga4165b904cdf6bdf4ed6c892d73953453',1,'stm32f072xb.h']]],
  ['rtc_5falrmar_5fht_5f1_498',['RTC_ALRMAR_HT_1',['../group___peripheral___registers___bits___definition.html#gab50f98903ad0183c52c40375d45d4d77',1,'stm32f072xb.h']]],
  ['rtc_5falrmar_5fht_5fmsk_499',['RTC_ALRMAR_HT_Msk',['../group___peripheral___registers___bits___definition.html#gacfbc262cd63d3a1c5cdf4937cc57ec37',1,'stm32f072xb.h']]],
  ['rtc_5falrmar_5fhu_5f0_500',['RTC_ALRMAR_HU_0',['../group___peripheral___registers___bits___definition.html#ga756c2c137f6d1f89bba95347245b014c',1,'stm32f072xb.h']]],
  ['rtc_5falrmar_5fhu_5f1_501',['RTC_ALRMAR_HU_1',['../group___peripheral___registers___bits___definition.html#ga2068b4116fca73a63b1c98f51902acef',1,'stm32f072xb.h']]],
  ['rtc_5falrmar_5fhu_5f2_502',['RTC_ALRMAR_HU_2',['../group___peripheral___registers___bits___definition.html#gab7642e83ff425a1fe2695d1100ce7c35',1,'stm32f072xb.h']]],
  ['rtc_5falrmar_5fhu_5f3_503',['RTC_ALRMAR_HU_3',['../group___peripheral___registers___bits___definition.html#ga9f516916142b3ea6110619e8dc600d2a',1,'stm32f072xb.h']]],
  ['rtc_5falrmar_5fhu_5fmsk_504',['RTC_ALRMAR_HU_Msk',['../group___peripheral___registers___bits___definition.html#ga0d3da70f04ca3c7c2f90ee0d0d3c9201',1,'stm32f072xb.h']]],
  ['rtc_5falrmar_5fmnt_5f0_505',['RTC_ALRMAR_MNT_0',['../group___peripheral___registers___bits___definition.html#ga0dab36fbc475b7ec4442020f159601c6',1,'stm32f072xb.h']]],
  ['rtc_5falrmar_5fmnt_5f1_506',['RTC_ALRMAR_MNT_1',['../group___peripheral___registers___bits___definition.html#ga6782f11cc7f8edf401dec2ff436d7968',1,'stm32f072xb.h']]],
  ['rtc_5falrmar_5fmnt_5f2_507',['RTC_ALRMAR_MNT_2',['../group___peripheral___registers___bits___definition.html#gaf766f39637efe114b38a1aceb352328d',1,'stm32f072xb.h']]],
  ['rtc_5falrmar_5fmnt_5fmsk_508',['RTC_ALRMAR_MNT_Msk',['../group___peripheral___registers___bits___definition.html#gac320cc91348b22f3e5c0d6106594c09e',1,'stm32f072xb.h']]],
  ['rtc_5falrmar_5fmnu_5f0_509',['RTC_ALRMAR_MNU_0',['../group___peripheral___registers___bits___definition.html#gaeb5ead84647f92b0d1efcf8decb0dd8f',1,'stm32f072xb.h']]],
  ['rtc_5falrmar_5fmnu_5f1_510',['RTC_ALRMAR_MNU_1',['../group___peripheral___registers___bits___definition.html#ga656311cb5632dbc9b4fb5dd2288a6e66',1,'stm32f072xb.h']]],
  ['rtc_5falrmar_5fmnu_5f2_511',['RTC_ALRMAR_MNU_2',['../group___peripheral___registers___bits___definition.html#gadc164d7ff70842858281cfaff5f29374',1,'stm32f072xb.h']]],
  ['rtc_5falrmar_5fmnu_5f3_512',['RTC_ALRMAR_MNU_3',['../group___peripheral___registers___bits___definition.html#ga4e1199b4140613e8a1dbe283dd89c772',1,'stm32f072xb.h']]],
  ['rtc_5falrmar_5fmnu_5fmsk_513',['RTC_ALRMAR_MNU_Msk',['../group___peripheral___registers___bits___definition.html#gac05e67cdb4da1882dd5b8f5a8fe51bb2',1,'stm32f072xb.h']]],
  ['rtc_5falrmar_5fmsk1_5fmsk_514',['RTC_ALRMAR_MSK1_Msk',['../group___peripheral___registers___bits___definition.html#ga838b33a3595df6fe68152bb31f812beb',1,'stm32f072xb.h']]],
  ['rtc_5falrmar_5fmsk2_5fmsk_515',['RTC_ALRMAR_MSK2_Msk',['../group___peripheral___registers___bits___definition.html#gabe0fda62acb0b820b859291e4b45e409',1,'stm32f072xb.h']]],
  ['rtc_5falrmar_5fmsk3_5fmsk_516',['RTC_ALRMAR_MSK3_Msk',['../group___peripheral___registers___bits___definition.html#ga9b72eca3af2788a6df2aab8efdf48c7e',1,'stm32f072xb.h']]],
  ['rtc_5falrmar_5fmsk4_5fmsk_517',['RTC_ALRMAR_MSK4_Msk',['../group___peripheral___registers___bits___definition.html#ga4ade8f686276ed4761f3741cd928b500',1,'stm32f072xb.h']]],
  ['rtc_5falrmar_5fpm_5fmsk_518',['RTC_ALRMAR_PM_Msk',['../group___peripheral___registers___bits___definition.html#ga1ed4ff622a2ac83edfaadc596995c61a',1,'stm32f072xb.h']]],
  ['rtc_5falrmar_5fst_5f0_519',['RTC_ALRMAR_ST_0',['../group___peripheral___registers___bits___definition.html#gaae5c1ad41702da26788f5ef52c0d05ca',1,'stm32f072xb.h']]],
  ['rtc_5falrmar_5fst_5f1_520',['RTC_ALRMAR_ST_1',['../group___peripheral___registers___bits___definition.html#ga2e771d8055c52a1186d3f47dd567457a',1,'stm32f072xb.h']]],
  ['rtc_5falrmar_5fst_5f2_521',['RTC_ALRMAR_ST_2',['../group___peripheral___registers___bits___definition.html#ga7fdfe4a92c7ab0c326dc9f2638318f97',1,'stm32f072xb.h']]],
  ['rtc_5falrmar_5fst_5fmsk_522',['RTC_ALRMAR_ST_Msk',['../group___peripheral___registers___bits___definition.html#ga5f558ae0134c82f7f64c31a4d8bb33f0',1,'stm32f072xb.h']]],
  ['rtc_5falrmar_5fsu_5f0_523',['RTC_ALRMAR_SU_0',['../group___peripheral___registers___bits___definition.html#gaaaf99585af681202a201178f8156dffe',1,'stm32f072xb.h']]],
  ['rtc_5falrmar_5fsu_5f1_524',['RTC_ALRMAR_SU_1',['../group___peripheral___registers___bits___definition.html#ga9d7edbd0609415ca3a328f8498c4a63c',1,'stm32f072xb.h']]],
  ['rtc_5falrmar_5fsu_5f2_525',['RTC_ALRMAR_SU_2',['../group___peripheral___registers___bits___definition.html#ga485a8c274aa56f705dc1363484d7085f',1,'stm32f072xb.h']]],
  ['rtc_5falrmar_5fsu_5f3_526',['RTC_ALRMAR_SU_3',['../group___peripheral___registers___bits___definition.html#gad9d41833996dbd77a0bfbcd9889957a2',1,'stm32f072xb.h']]],
  ['rtc_5falrmar_5fsu_5fmsk_527',['RTC_ALRMAR_SU_Msk',['../group___peripheral___registers___bits___definition.html#ga37bf69143ae7921782d1baa390c1c866',1,'stm32f072xb.h']]],
  ['rtc_5falrmar_5fwdsel_5fmsk_528',['RTC_ALRMAR_WDSEL_Msk',['../group___peripheral___registers___bits___definition.html#gaccf0424c522933862730917c9c79f81b',1,'stm32f072xb.h']]],
  ['rtc_5falrmassr_5fmaskss_5f0_529',['RTC_ALRMASSR_MASKSS_0',['../group___peripheral___registers___bits___definition.html#gaeebbc0dfc0a20887ef3582feaa5f1c2b',1,'stm32f072xb.h']]],
  ['rtc_5falrmassr_5fmaskss_5f1_530',['RTC_ALRMASSR_MASKSS_1',['../group___peripheral___registers___bits___definition.html#gabbdb202f388835593843f480c3b3af57',1,'stm32f072xb.h']]],
  ['rtc_5falrmassr_5fmaskss_5f2_531',['RTC_ALRMASSR_MASKSS_2',['../group___peripheral___registers___bits___definition.html#ga95feb5de45a74d7c75c1fc6515c32870',1,'stm32f072xb.h']]],
  ['rtc_5falrmassr_5fmaskss_5f3_532',['RTC_ALRMASSR_MASKSS_3',['../group___peripheral___registers___bits___definition.html#gae94c65876a1baf0984a6f85aa836b8d0',1,'stm32f072xb.h']]],
  ['rtc_5falrmassr_5fmaskss_5fmsk_533',['RTC_ALRMASSR_MASKSS_Msk',['../group___peripheral___registers___bits___definition.html#ga77d71d0606814b6d20253a645bdb5936',1,'stm32f072xb.h']]],
  ['rtc_5falrmassr_5fss_5fmsk_534',['RTC_ALRMASSR_SS_Msk',['../group___peripheral___registers___bits___definition.html#gadba25e1519a8aa3222912425ae4c4229',1,'stm32f072xb.h']]],
  ['rtc_5fbackup_5fsupport_535',['RTC_BACKUP_SUPPORT',['../group___peripheral___registers___bits___definition.html#gac20072ff39de14b8bb381fa3886db8dd',1,'stm32f072xb.h']]],
  ['rtc_5fbkp0r_5fmsk_536',['RTC_BKP0R_Msk',['../group___peripheral___registers___bits___definition.html#ga65152adac13a55042ab984b782cf785b',1,'stm32f072xb.h']]],
  ['rtc_5fbkp1r_5fmsk_537',['RTC_BKP1R_Msk',['../group___peripheral___registers___bits___definition.html#ga1232543b3a22da7aac7131e173182686',1,'stm32f072xb.h']]],
  ['rtc_5fbkp2r_5fmsk_538',['RTC_BKP2R_Msk',['../group___peripheral___registers___bits___definition.html#gafe778fc6aa04076af499bfe4eef8f5e1',1,'stm32f072xb.h']]],
  ['rtc_5fbkp3r_5fmsk_539',['RTC_BKP3R_Msk',['../group___peripheral___registers___bits___definition.html#ga6e99106bc39a8e81bf48352827d0ddaf',1,'stm32f072xb.h']]],
  ['rtc_5fbkp4r_5fmsk_540',['RTC_BKP4R_Msk',['../group___peripheral___registers___bits___definition.html#ga64613b1fe898ececd40ffe481df742ab',1,'stm32f072xb.h']]],
  ['rtc_5fcalr_5fcalm_5f0_541',['RTC_CALR_CALM_0',['../group___peripheral___registers___bits___definition.html#gaeffec95cc4cbbdbc77e907818b8c7ebd',1,'stm32f072xb.h']]],
  ['rtc_5fcalr_5fcalm_5f1_542',['RTC_CALR_CALM_1',['../group___peripheral___registers___bits___definition.html#ga4b908b77786838e5e2e8a1ee2cbbeeff',1,'stm32f072xb.h']]],
  ['rtc_5fcalr_5fcalm_5f2_543',['RTC_CALR_CALM_2',['../group___peripheral___registers___bits___definition.html#gad09f14c1ff24a01d51d5b6c0bba220d6',1,'stm32f072xb.h']]],
  ['rtc_5fcalr_5fcalm_5f3_544',['RTC_CALR_CALM_3',['../group___peripheral___registers___bits___definition.html#gac9146fbef6a53896f3160c89ed651b90',1,'stm32f072xb.h']]],
  ['rtc_5fcalr_5fcalm_5f4_545',['RTC_CALR_CALM_4',['../group___peripheral___registers___bits___definition.html#ga5fe04fc9762d3f680f9145a50898c27b',1,'stm32f072xb.h']]],
  ['rtc_5fcalr_5fcalm_5f5_546',['RTC_CALR_CALM_5',['../group___peripheral___registers___bits___definition.html#gadc4966c71cab83be4069e0566222d375',1,'stm32f072xb.h']]],
  ['rtc_5fcalr_5fcalm_5f6_547',['RTC_CALR_CALM_6',['../group___peripheral___registers___bits___definition.html#gae240b185d0c9c6e314a456627e6e4834',1,'stm32f072xb.h']]],
  ['rtc_5fcalr_5fcalm_5f7_548',['RTC_CALR_CALM_7',['../group___peripheral___registers___bits___definition.html#gab8880325073e167137366402f15d5683',1,'stm32f072xb.h']]],
  ['rtc_5fcalr_5fcalm_5f8_549',['RTC_CALR_CALM_8',['../group___peripheral___registers___bits___definition.html#ga8381cc75166acfc4b4c686ad7e5e599a',1,'stm32f072xb.h']]],
  ['rtc_5fcalr_5fcalm_5fmsk_550',['RTC_CALR_CALM_Msk',['../group___peripheral___registers___bits___definition.html#ga347a7b8bed29029bd0d8a78ce03268c8',1,'stm32f072xb.h']]],
  ['rtc_5fcalr_5fcalp_5fmsk_551',['RTC_CALR_CALP_Msk',['../group___peripheral___registers___bits___definition.html#ga5632e54eb1a07b95a3024c2a52665a24',1,'stm32f072xb.h']]],
  ['rtc_5fcalr_5fcalw16_5fmsk_552',['RTC_CALR_CALW16_Msk',['../group___peripheral___registers___bits___definition.html#gaa75bb89101a1da73b2d78c1486dbf2e2',1,'stm32f072xb.h']]],
  ['rtc_5fcalr_5fcalw8_5fmsk_553',['RTC_CALR_CALW8_Msk',['../group___peripheral___registers___bits___definition.html#gac4a1d426d16a747f07e8d8cf98c7275e',1,'stm32f072xb.h']]],
  ['rtc_5fcr_5fadd1h_5fmsk_554',['RTC_CR_ADD1H_Msk',['../group___peripheral___registers___bits___definition.html#ga01aac32ee74fbafd54de75ee53bf1417',1,'stm32f072xb.h']]],
  ['rtc_5fcr_5falrae_5fmsk_555',['RTC_CR_ALRAE_Msk',['../group___peripheral___registers___bits___definition.html#ga1adc6f86be463291c228b8a2bd3cfa40',1,'stm32f072xb.h']]],
  ['rtc_5fcr_5falraie_5fmsk_556',['RTC_CR_ALRAIE_Msk',['../group___peripheral___registers___bits___definition.html#ga0efcbd64f981117d73fe6d631c48f45e',1,'stm32f072xb.h']]],
  ['rtc_5fcr_5fbkp_5fmsk_557',['RTC_CR_BKP_Msk',['../group___peripheral___registers___bits___definition.html#ga3675c7d64de46ab9f1cf279d7abaffe2',1,'stm32f072xb.h']]],
  ['rtc_5fcr_5fbypshad_5fmsk_558',['RTC_CR_BYPSHAD_Msk',['../group___peripheral___registers___bits___definition.html#ga93e690c1dc87dff6f36fea71cf6bb57c',1,'stm32f072xb.h']]],
  ['rtc_5fcr_5fcoe_5fmsk_559',['RTC_CR_COE_Msk',['../group___peripheral___registers___bits___definition.html#ga35471924ed2a9a83b6af8bd8e2251f8b',1,'stm32f072xb.h']]],
  ['rtc_5fcr_5fcosel_5fmsk_560',['RTC_CR_COSEL_Msk',['../group___peripheral___registers___bits___definition.html#gad8dc824636e99382fcd50b39a6fce8dc',1,'stm32f072xb.h']]],
  ['rtc_5fcr_5ffmt_5fmsk_561',['RTC_CR_FMT_Msk',['../group___peripheral___registers___bits___definition.html#ga6634873135b509b3a483abcbd1e0f347',1,'stm32f072xb.h']]],
  ['rtc_5fcr_5fosel_5f0_562',['RTC_CR_OSEL_0',['../group___peripheral___registers___bits___definition.html#gabe506838823e3b172a9ed4a3fec7321a',1,'stm32f072xb.h']]],
  ['rtc_5fcr_5fosel_5f1_563',['RTC_CR_OSEL_1',['../group___peripheral___registers___bits___definition.html#ga15fb33aaad62c71bbba2f96652eefb8c',1,'stm32f072xb.h']]],
  ['rtc_5fcr_5fosel_5fmsk_564',['RTC_CR_OSEL_Msk',['../group___peripheral___registers___bits___definition.html#gaeb684c910bd8e726378e0b51732f952f',1,'stm32f072xb.h']]],
  ['rtc_5fcr_5fpol_5fmsk_565',['RTC_CR_POL_Msk',['../group___peripheral___registers___bits___definition.html#ga717b2d78f96be49ba9d262f3a0eb09e4',1,'stm32f072xb.h']]],
  ['rtc_5fcr_5frefckon_5fmsk_566',['RTC_CR_REFCKON_Msk',['../group___peripheral___registers___bits___definition.html#gabd611d89bc17e379525602d5ea3a7d54',1,'stm32f072xb.h']]],
  ['rtc_5fcr_5fsub1h_5fmsk_567',['RTC_CR_SUB1H_Msk',['../group___peripheral___registers___bits___definition.html#ga62402c843252c70670b4b6c9ffec5880',1,'stm32f072xb.h']]],
  ['rtc_5fcr_5ftse_5fmsk_568',['RTC_CR_TSE_Msk',['../group___peripheral___registers___bits___definition.html#gab2675d723ea5e54a4e6a7c7bd975efcc',1,'stm32f072xb.h']]],
  ['rtc_5fcr_5ftsedge_5fmsk_569',['RTC_CR_TSEDGE_Msk',['../group___peripheral___registers___bits___definition.html#ga3ea0c6b68ad8797d97693cbc7fe76d8e',1,'stm32f072xb.h']]],
  ['rtc_5fcr_5ftsie_5fmsk_570',['RTC_CR_TSIE_Msk',['../group___peripheral___registers___bits___definition.html#ga4b81fdfb0dbd9719e0eee7b39450bb31',1,'stm32f072xb.h']]],
  ['rtc_5fcr_5fwucksel_5f0_571',['RTC_CR_WUCKSEL_0',['../group___peripheral___registers___bits___definition.html#ga6f03056e9aa78c133af90b60af72ba79',1,'stm32f072xb.h']]],
  ['rtc_5fcr_5fwucksel_5f1_572',['RTC_CR_WUCKSEL_1',['../group___peripheral___registers___bits___definition.html#ga360f7ccf7a89c5091f4affe6d1019215',1,'stm32f072xb.h']]],
  ['rtc_5fcr_5fwucksel_5f2_573',['RTC_CR_WUCKSEL_2',['../group___peripheral___registers___bits___definition.html#gad247ac722f6900744cdc16f8f45ed923',1,'stm32f072xb.h']]],
  ['rtc_5fcr_5fwucksel_5fmsk_574',['RTC_CR_WUCKSEL_Msk',['../group___peripheral___registers___bits___definition.html#gad1961b22823e4f592ac8d1733e079e2a',1,'stm32f072xb.h']]],
  ['rtc_5fcr_5fwute_5fmsk_575',['RTC_CR_WUTE_Msk',['../group___peripheral___registers___bits___definition.html#gac5b45d595cd44d31a7f34609b6e7bf1a',1,'stm32f072xb.h']]],
  ['rtc_5fcr_5fwutie_5fmsk_576',['RTC_CR_WUTIE_Msk',['../group___peripheral___registers___bits___definition.html#ga83d862c5a5e56813b86246d22821ac9b',1,'stm32f072xb.h']]],
  ['rtc_5fdr_5fdt_5f0_577',['RTC_DR_DT_0',['../group___peripheral___registers___bits___definition.html#ga8823ee9be7a191912aeef8252517b8a6',1,'stm32f072xb.h']]],
  ['rtc_5fdr_5fdt_5f1_578',['RTC_DR_DT_1',['../group___peripheral___registers___bits___definition.html#ga546b218e45c1297e39a586204268cf9d',1,'stm32f072xb.h']]],
  ['rtc_5fdr_5fdt_5fmsk_579',['RTC_DR_DT_Msk',['../group___peripheral___registers___bits___definition.html#ga47c3834615b1c186a5122c0735e03e09',1,'stm32f072xb.h']]],
  ['rtc_5fdr_5fdu_5f0_580',['RTC_DR_DU_0',['../group___peripheral___registers___bits___definition.html#ga0ffd9b610a0ba3f1caad707ff2fb0a3f',1,'stm32f072xb.h']]],
  ['rtc_5fdr_5fdu_5f1_581',['RTC_DR_DU_1',['../group___peripheral___registers___bits___definition.html#ga79b5d9f674be2ecf85c964da6ac0a2a4',1,'stm32f072xb.h']]],
  ['rtc_5fdr_5fdu_5f2_582',['RTC_DR_DU_2',['../group___peripheral___registers___bits___definition.html#ga1668f84ec4ddec10f6bcff65983df05b',1,'stm32f072xb.h']]],
  ['rtc_5fdr_5fdu_5f3_583',['RTC_DR_DU_3',['../group___peripheral___registers___bits___definition.html#gad54e249241aebdda778618f35dce9f66',1,'stm32f072xb.h']]],
  ['rtc_5fdr_5fdu_5fmsk_584',['RTC_DR_DU_Msk',['../group___peripheral___registers___bits___definition.html#ga4549c0127eff71ac5e1e3b7ef07bf158',1,'stm32f072xb.h']]],
  ['rtc_5fdr_5fmt_5fmsk_585',['RTC_DR_MT_Msk',['../group___peripheral___registers___bits___definition.html#ga5358d94c842b122b8bd260a855afb483',1,'stm32f072xb.h']]],
  ['rtc_5fdr_5fmu_5f0_586',['RTC_DR_MU_0',['../group___peripheral___registers___bits___definition.html#ga54f64678df9fe08a2afd732c275ae7a0',1,'stm32f072xb.h']]],
  ['rtc_5fdr_5fmu_5f1_587',['RTC_DR_MU_1',['../group___peripheral___registers___bits___definition.html#gac7845ded502c4cc9faeeb6215955f6f1',1,'stm32f072xb.h']]],
  ['rtc_5fdr_5fmu_5f2_588',['RTC_DR_MU_2',['../group___peripheral___registers___bits___definition.html#ga47a14479cfe6791d300b9a556d158abe',1,'stm32f072xb.h']]],
  ['rtc_5fdr_5fmu_5f3_589',['RTC_DR_MU_3',['../group___peripheral___registers___bits___definition.html#ga2a420b221dec229c053295c44bcac1b1',1,'stm32f072xb.h']]],
  ['rtc_5fdr_5fmu_5fmsk_590',['RTC_DR_MU_Msk',['../group___peripheral___registers___bits___definition.html#ga614964ed52cb7da4ee76a0f3d16e57bb',1,'stm32f072xb.h']]],
  ['rtc_5fdr_5fwdu_5f0_591',['RTC_DR_WDU_0',['../group___peripheral___registers___bits___definition.html#ga30cb803b191670a41aea89a91e53fe61',1,'stm32f072xb.h']]],
  ['rtc_5fdr_5fwdu_5f1_592',['RTC_DR_WDU_1',['../group___peripheral___registers___bits___definition.html#gabd26d3601bf8b119af8f96a65a1de60e',1,'stm32f072xb.h']]],
  ['rtc_5fdr_5fwdu_5f2_593',['RTC_DR_WDU_2',['../group___peripheral___registers___bits___definition.html#ga77e907e5efced7628e9933e7cfb4cac6',1,'stm32f072xb.h']]],
  ['rtc_5fdr_5fwdu_5fmsk_594',['RTC_DR_WDU_Msk',['../group___peripheral___registers___bits___definition.html#gacaa60c7147ae02cf5d6e2ee2c87fb5e7',1,'stm32f072xb.h']]],
  ['rtc_5fdr_5fyt_5f0_595',['RTC_DR_YT_0',['../group___peripheral___registers___bits___definition.html#ga4a733698a85cc8f26d346ec8c61c7937',1,'stm32f072xb.h']]],
  ['rtc_5fdr_5fyt_5f1_596',['RTC_DR_YT_1',['../group___peripheral___registers___bits___definition.html#gaa48c7c9f31a74b6d3b04443ce0414ce9',1,'stm32f072xb.h']]],
  ['rtc_5fdr_5fyt_5f2_597',['RTC_DR_YT_2',['../group___peripheral___registers___bits___definition.html#ga5c15cd22daf2ef6f9ea6f7341897a435',1,'stm32f072xb.h']]],
  ['rtc_5fdr_5fyt_5f3_598',['RTC_DR_YT_3',['../group___peripheral___registers___bits___definition.html#ga4e7cf7875d489f89d949178e0294d555',1,'stm32f072xb.h']]],
  ['rtc_5fdr_5fyt_5fmsk_599',['RTC_DR_YT_Msk',['../group___peripheral___registers___bits___definition.html#ga0ad13d2dbed87fd51194b4d7b080f759',1,'stm32f072xb.h']]],
  ['rtc_5fdr_5fyu_5f0_600',['RTC_DR_YU_0',['../group___peripheral___registers___bits___definition.html#gaeda03e9857e9009b6212df5f97a5d09f',1,'stm32f072xb.h']]],
  ['rtc_5fdr_5fyu_5f1_601',['RTC_DR_YU_1',['../group___peripheral___registers___bits___definition.html#gadb0b5f7684e31cb1665a848b91601249',1,'stm32f072xb.h']]],
  ['rtc_5fdr_5fyu_5f2_602',['RTC_DR_YU_2',['../group___peripheral___registers___bits___definition.html#ga01f200469dbc8159adc3b4f25375b601',1,'stm32f072xb.h']]],
  ['rtc_5fdr_5fyu_5f3_603',['RTC_DR_YU_3',['../group___peripheral___registers___bits___definition.html#ga592372ccddc93b10e81ed705c9c0f9bc',1,'stm32f072xb.h']]],
  ['rtc_5fdr_5fyu_5fmsk_604',['RTC_DR_YU_Msk',['../group___peripheral___registers___bits___definition.html#ga261de093e10c99df510d650bea7b65bb',1,'stm32f072xb.h']]],
  ['rtc_5firqn_605',['RTC_IRQn',['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8adcc0f2770f7f57f75fac3d8bcac0e858',1,'stm32f072xb.h']]],
  ['rtc_5fisr_5falraf_5fmsk_606',['RTC_ISR_ALRAF_Msk',['../group___peripheral___registers___bits___definition.html#gaf5aeb3a57686a3bca74ebce43559161e',1,'stm32f072xb.h']]],
  ['rtc_5fisr_5falrawf_5fmsk_607',['RTC_ISR_ALRAWF_Msk',['../group___peripheral___registers___bits___definition.html#gac4d96dae4fdd343fe6e9ebc7c5f7d80d',1,'stm32f072xb.h']]],
  ['rtc_5fisr_5finit_5fmsk_608',['RTC_ISR_INIT_Msk',['../group___peripheral___registers___bits___definition.html#gae5e864e670cc4643c1e65b21da150c74',1,'stm32f072xb.h']]],
  ['rtc_5fisr_5finitf_5fmsk_609',['RTC_ISR_INITF_Msk',['../group___peripheral___registers___bits___definition.html#ga6a29ce1f3e261024726679c17f42a9b1',1,'stm32f072xb.h']]],
  ['rtc_5fisr_5finits_5fmsk_610',['RTC_ISR_INITS_Msk',['../group___peripheral___registers___bits___definition.html#ga25131777233cef2dfffdc178667559e4',1,'stm32f072xb.h']]],
  ['rtc_5fisr_5frecalpf_5fmsk_611',['RTC_ISR_RECALPF_Msk',['../group___peripheral___registers___bits___definition.html#ga8ab18f49ac6ab32322ebb58131a456ea',1,'stm32f072xb.h']]],
  ['rtc_5fisr_5frsf_5fmsk_612',['RTC_ISR_RSF_Msk',['../group___peripheral___registers___bits___definition.html#ga3f87ecd7737391a4ff0c236a17dbfd32',1,'stm32f072xb.h']]],
  ['rtc_5fisr_5fshpf_5fmsk_613',['RTC_ISR_SHPF_Msk',['../group___peripheral___registers___bits___definition.html#ga36cc41c7b626c5047f97fac12337395d',1,'stm32f072xb.h']]],
  ['rtc_5fisr_5ftamp1f_5fmsk_614',['RTC_ISR_TAMP1F_Msk',['../group___peripheral___registers___bits___definition.html#ga84bbb84dba6aef26a16b2410c3a3ec5d',1,'stm32f072xb.h']]],
  ['rtc_5fisr_5ftamp2f_5fmsk_615',['RTC_ISR_TAMP2F_Msk',['../group___peripheral___registers___bits___definition.html#ga436cbba9b17ad91735e876596c8a6914',1,'stm32f072xb.h']]],
  ['rtc_5fisr_5ftamp3f_5fmsk_616',['RTC_ISR_TAMP3F_Msk',['../group___peripheral___registers___bits___definition.html#ga4af8934cc02fa8dd3e931bfce66c9a2a',1,'stm32f072xb.h']]],
  ['rtc_5fisr_5ftsf_5fmsk_617',['RTC_ISR_TSF_Msk',['../group___peripheral___registers___bits___definition.html#ga8f5151d79a2761d423ddbc0b6c3cca1f',1,'stm32f072xb.h']]],
  ['rtc_5fisr_5ftsovf_5fmsk_618',['RTC_ISR_TSOVF_Msk',['../group___peripheral___registers___bits___definition.html#ga1a44c6cf950526be3f768c9175e3e62e',1,'stm32f072xb.h']]],
  ['rtc_5fisr_5fwutf_5fmsk_619',['RTC_ISR_WUTF_Msk',['../group___peripheral___registers___bits___definition.html#ga53360cc2baf2a2142289493b2a16c372',1,'stm32f072xb.h']]],
  ['rtc_5fisr_5fwutwf_5fmsk_620',['RTC_ISR_WUTWF_Msk',['../group___peripheral___registers___bits___definition.html#ga673f0ff6267142391ca1d37289b305f2',1,'stm32f072xb.h']]],
  ['rtc_5fprer_5fprediv_5fa_5fmsk_621',['RTC_PRER_PREDIV_A_Msk',['../group___peripheral___registers___bits___definition.html#ga2f883861bb963a097885c5773f3c0b15',1,'stm32f072xb.h']]],
  ['rtc_5fprer_5fprediv_5fs_5fmsk_622',['RTC_PRER_PREDIV_S_Msk',['../group___peripheral___registers___bits___definition.html#ga776acde6c1789c37371eb440492825ab',1,'stm32f072xb.h']]],
  ['rtc_5fshiftr_5fadd1s_5fmsk_623',['RTC_SHIFTR_ADD1S_Msk',['../group___peripheral___registers___bits___definition.html#ga145edd31d622a96121168d7f54af1f63',1,'stm32f072xb.h']]],
  ['rtc_5fshiftr_5fsubfs_5fmsk_624',['RTC_SHIFTR_SUBFS_Msk',['../group___peripheral___registers___bits___definition.html#ga58c15ddd7f663060a1e540ded10aab86',1,'stm32f072xb.h']]],
  ['rtc_5fssr_5fss_5fmsk_625',['RTC_SSR_SS_Msk',['../group___peripheral___registers___bits___definition.html#ga7e04530ca01c9863f847c09f51f64304',1,'stm32f072xb.h']]],
  ['rtc_5ftafcr_5fpc13mode_5fmsk_626',['RTC_TAFCR_PC13MODE_Msk',['../group___peripheral___registers___bits___definition.html#gaef198d987231aa4f0219a908f07a6d42',1,'stm32f072xb.h']]],
  ['rtc_5ftafcr_5fpc13value_5fmsk_627',['RTC_TAFCR_PC13VALUE_Msk',['../group___peripheral___registers___bits___definition.html#ga9dfc3a5bd265cfc443bfb72f3667d54d',1,'stm32f072xb.h']]],
  ['rtc_5ftafcr_5fpc14mode_5fmsk_628',['RTC_TAFCR_PC14MODE_Msk',['../group___peripheral___registers___bits___definition.html#gad4c9a5a51170f9d3ddd18f674afc3cd1',1,'stm32f072xb.h']]],
  ['rtc_5ftafcr_5fpc14value_5fmsk_629',['RTC_TAFCR_PC14VALUE_Msk',['../group___peripheral___registers___bits___definition.html#ga5fd6b996514923518d681a0621b50351',1,'stm32f072xb.h']]],
  ['rtc_5ftafcr_5fpc15mode_5fmsk_630',['RTC_TAFCR_PC15MODE_Msk',['../group___peripheral___registers___bits___definition.html#gae238e4cda5608a2f2600da6ae9d6e4af',1,'stm32f072xb.h']]],
  ['rtc_5ftafcr_5fpc15value_5fmsk_631',['RTC_TAFCR_PC15VALUE_Msk',['../group___peripheral___registers___bits___definition.html#ga0981d94020f9acaeaf913ee53c96c7c6',1,'stm32f072xb.h']]],
  ['rtc_5ftafcr_5ftamp1e_5fmsk_632',['RTC_TAFCR_TAMP1E_Msk',['../group___peripheral___registers___bits___definition.html#gad775a4255d5762b8871f79826d48e5cb',1,'stm32f072xb.h']]],
  ['rtc_5ftafcr_5ftamp1trg_5fmsk_633',['RTC_TAFCR_TAMP1TRG_Msk',['../group___peripheral___registers___bits___definition.html#ga81d7cfb15da3ed9689baa85471ff2f02',1,'stm32f072xb.h']]],
  ['rtc_5ftafcr_5ftamp2e_5fmsk_634',['RTC_TAFCR_TAMP2E_Msk',['../group___peripheral___registers___bits___definition.html#gad539217084c83e84eb27ec76eca40152',1,'stm32f072xb.h']]],
  ['rtc_5ftafcr_5ftamp2trg_5fmsk_635',['RTC_TAFCR_TAMP2TRG_Msk',['../group___peripheral___registers___bits___definition.html#ga92f7e43c7127ffa0dac5c94233360852',1,'stm32f072xb.h']]],
  ['rtc_5ftafcr_5ftamp3e_5fmsk_636',['RTC_TAFCR_TAMP3E_Msk',['../group___peripheral___registers___bits___definition.html#gade812a8c277de9b3a78e7bd95cbdd237',1,'stm32f072xb.h']]],
  ['rtc_5ftafcr_5ftamp3trg_5fmsk_637',['RTC_TAFCR_TAMP3TRG_Msk',['../group___peripheral___registers___bits___definition.html#ga96465e9dd7d9fe1634a5974d944ccfb9',1,'stm32f072xb.h']]],
  ['rtc_5ftafcr_5ftampflt_5f0_638',['RTC_TAFCR_TAMPFLT_0',['../group___peripheral___registers___bits___definition.html#gaa356fb5db5ab398728afef0ae39214c4',1,'stm32f072xb.h']]],
  ['rtc_5ftafcr_5ftampflt_5f1_639',['RTC_TAFCR_TAMPFLT_1',['../group___peripheral___registers___bits___definition.html#ga472efa1bd3c9462cbd058d73a7d6525e',1,'stm32f072xb.h']]],
  ['rtc_5ftafcr_5ftampflt_5fmsk_640',['RTC_TAFCR_TAMPFLT_Msk',['../group___peripheral___registers___bits___definition.html#gacf978c259714ae9072766be91c8d982c',1,'stm32f072xb.h']]],
  ['rtc_5ftafcr_5ftampfreq_5f0_641',['RTC_TAFCR_TAMPFREQ_0',['../group___peripheral___registers___bits___definition.html#ga54e7f69e04759d1b0667e56830a6f2ea',1,'stm32f072xb.h']]],
  ['rtc_5ftafcr_5ftampfreq_5f1_642',['RTC_TAFCR_TAMPFREQ_1',['../group___peripheral___registers___bits___definition.html#gabb533067640fcf87ad77027ce936e9b7',1,'stm32f072xb.h']]],
  ['rtc_5ftafcr_5ftampfreq_5f2_643',['RTC_TAFCR_TAMPFREQ_2',['../group___peripheral___registers___bits___definition.html#gaf532e727bfe6c7fc7822d15f9436e1b5',1,'stm32f072xb.h']]],
  ['rtc_5ftafcr_5ftampfreq_5fmsk_644',['RTC_TAFCR_TAMPFREQ_Msk',['../group___peripheral___registers___bits___definition.html#ga2e169834a26329219aa2271781756dfb',1,'stm32f072xb.h']]],
  ['rtc_5ftafcr_5ftampie_5fmsk_645',['RTC_TAFCR_TAMPIE_Msk',['../group___peripheral___registers___bits___definition.html#ga028b4854bd356dc30a8b02ab5ed1eb48',1,'stm32f072xb.h']]],
  ['rtc_5ftafcr_5ftampprch_5f0_646',['RTC_TAFCR_TAMPPRCH_0',['../group___peripheral___registers___bits___definition.html#gae010ed965c1e968cc14f988d50662546',1,'stm32f072xb.h']]],
  ['rtc_5ftafcr_5ftampprch_5f1_647',['RTC_TAFCR_TAMPPRCH_1',['../group___peripheral___registers___bits___definition.html#ga16f0faa59aa4490d696d1fec767aae41',1,'stm32f072xb.h']]],
  ['rtc_5ftafcr_5ftampprch_5fmsk_648',['RTC_TAFCR_TAMPPRCH_Msk',['../group___peripheral___registers___bits___definition.html#ga76638587b6e5989ffe219851a96e4f8f',1,'stm32f072xb.h']]],
  ['rtc_5ftafcr_5ftamppudis_5fmsk_649',['RTC_TAFCR_TAMPPUDIS_Msk',['../group___peripheral___registers___bits___definition.html#gabaa57d1e8d33a2b5c8ab6aad4ec6fba0',1,'stm32f072xb.h']]],
  ['rtc_5ftafcr_5ftampts_5fmsk_650',['RTC_TAFCR_TAMPTS_Msk',['../group___peripheral___registers___bits___definition.html#ga195a1c8285f2826479b6afb75576ac3d',1,'stm32f072xb.h']]],
  ['rtc_5ftamper1_5fsupport_651',['RTC_TAMPER1_SUPPORT',['../group___peripheral___registers___bits___definition.html#ga5f815420351c6ab3c901463668b0af7b',1,'stm32f072xb.h']]],
  ['rtc_5ftamper2_5fsupport_652',['RTC_TAMPER2_SUPPORT',['../group___peripheral___registers___bits___definition.html#ga8c33bacdb5372bad482df029d77a9e5e',1,'stm32f072xb.h']]],
  ['rtc_5ftamper3_5fsupport_653',['RTC_TAMPER3_SUPPORT',['../group___peripheral___registers___bits___definition.html#gaa5f9e9499976d75e2c003ab62234f386',1,'stm32f072xb.h']]],
  ['rtc_5ftr_5fht_5f0_654',['RTC_TR_HT_0',['../group___peripheral___registers___bits___definition.html#ga1c9af54381689d893ba1b11eb33cd866',1,'stm32f072xb.h']]],
  ['rtc_5ftr_5fht_5f1_655',['RTC_TR_HT_1',['../group___peripheral___registers___bits___definition.html#ga7b3ba2cc471b86d041df3c2a1a9ef121',1,'stm32f072xb.h']]],
  ['rtc_5ftr_5fht_5fmsk_656',['RTC_TR_HT_Msk',['../group___peripheral___registers___bits___definition.html#gab3f00fc20610b447daa4b2fcf4730e94',1,'stm32f072xb.h']]],
  ['rtc_5ftr_5fhu_5f0_657',['RTC_TR_HU_0',['../group___peripheral___registers___bits___definition.html#gaddad920d5681960fa702b988ef1f82be',1,'stm32f072xb.h']]],
  ['rtc_5ftr_5fhu_5f1_658',['RTC_TR_HU_1',['../group___peripheral___registers___bits___definition.html#gae6206d385d3b3e127b1e63be48f83a63',1,'stm32f072xb.h']]],
  ['rtc_5ftr_5fhu_5f2_659',['RTC_TR_HU_2',['../group___peripheral___registers___bits___definition.html#ga6e264504542ec2d9b06036e938f7f79d',1,'stm32f072xb.h']]],
  ['rtc_5ftr_5fhu_5f3_660',['RTC_TR_HU_3',['../group___peripheral___registers___bits___definition.html#ga40763d3ed48e9f707784bdfd65a9c3ca',1,'stm32f072xb.h']]],
  ['rtc_5ftr_5fhu_5fmsk_661',['RTC_TR_HU_Msk',['../group___peripheral___registers___bits___definition.html#ga4be6ca68f00b9467ddad84d37f1b6a63',1,'stm32f072xb.h']]],
  ['rtc_5ftr_5fmnt_5f0_662',['RTC_TR_MNT_0',['../group___peripheral___registers___bits___definition.html#ga752747aa90bf35bd57b16bffc7294dfc',1,'stm32f072xb.h']]],
  ['rtc_5ftr_5fmnt_5f1_663',['RTC_TR_MNT_1',['../group___peripheral___registers___bits___definition.html#gaa1837f65a11192dd9b8bf249c31ccef7',1,'stm32f072xb.h']]],
  ['rtc_5ftr_5fmnt_5f2_664',['RTC_TR_MNT_2',['../group___peripheral___registers___bits___definition.html#ga5f27fb43718df0797664acd2d9c95c1a',1,'stm32f072xb.h']]],
  ['rtc_5ftr_5fmnt_5fmsk_665',['RTC_TR_MNT_Msk',['../group___peripheral___registers___bits___definition.html#ga87978332f15306d7db05c3bce2df2c7f',1,'stm32f072xb.h']]],
  ['rtc_5ftr_5fmnu_5f0_666',['RTC_TR_MNU_0',['../group___peripheral___registers___bits___definition.html#gad91d7700822050a352e53aff372a697b',1,'stm32f072xb.h']]],
  ['rtc_5ftr_5fmnu_5f1_667',['RTC_TR_MNU_1',['../group___peripheral___registers___bits___definition.html#gad9c3087e3d4cd490af8334e99467f1dc',1,'stm32f072xb.h']]],
  ['rtc_5ftr_5fmnu_5f2_668',['RTC_TR_MNU_2',['../group___peripheral___registers___bits___definition.html#gac01a9e4b358ea062bf1c66069a28c126',1,'stm32f072xb.h']]],
  ['rtc_5ftr_5fmnu_5f3_669',['RTC_TR_MNU_3',['../group___peripheral___registers___bits___definition.html#ga75b76249e63af249061c0c5532a2a4e5',1,'stm32f072xb.h']]],
  ['rtc_5ftr_5fmnu_5fmsk_670',['RTC_TR_MNU_Msk',['../group___peripheral___registers___bits___definition.html#ga8240cd693ae8c3bf069e10ab08f3adcd',1,'stm32f072xb.h']]],
  ['rtc_5ftr_5fpm_5fmsk_671',['RTC_TR_PM_Msk',['../group___peripheral___registers___bits___definition.html#gaa98be62b42b64aa8dee5df4f84ec1679',1,'stm32f072xb.h']]],
  ['rtc_5ftr_5fst_5f0_672',['RTC_TR_ST_0',['../group___peripheral___registers___bits___definition.html#gaf0a53dc60816e0790ba69eaff3e87cb0',1,'stm32f072xb.h']]],
  ['rtc_5ftr_5fst_5f1_673',['RTC_TR_ST_1',['../group___peripheral___registers___bits___definition.html#ga948beb7166b70f1fa9e9148a8b6bd3f9',1,'stm32f072xb.h']]],
  ['rtc_5ftr_5fst_5f2_674',['RTC_TR_ST_2',['../group___peripheral___registers___bits___definition.html#ga4d5f0413990c26a5cf9a857d10243e9b',1,'stm32f072xb.h']]],
  ['rtc_5ftr_5fst_5fmsk_675',['RTC_TR_ST_Msk',['../group___peripheral___registers___bits___definition.html#gaf3ae841c3e4f90face971c95f1228419',1,'stm32f072xb.h']]],
  ['rtc_5ftr_5fsu_5f0_676',['RTC_TR_SU_0',['../group___peripheral___registers___bits___definition.html#ga4132b0e9d72ff72df7e0062a1e081ca3',1,'stm32f072xb.h']]],
  ['rtc_5ftr_5fsu_5f1_677',['RTC_TR_SU_1',['../group___peripheral___registers___bits___definition.html#ga6eef03c1de3719d801c970eec53e7500',1,'stm32f072xb.h']]],
  ['rtc_5ftr_5fsu_5f2_678',['RTC_TR_SU_2',['../group___peripheral___registers___bits___definition.html#gabbe7e738c8adaaf24f6faca467d6fde2',1,'stm32f072xb.h']]],
  ['rtc_5ftr_5fsu_5f3_679',['RTC_TR_SU_3',['../group___peripheral___registers___bits___definition.html#gab44e19720b6691f63ba4f0c38a1fd7f3',1,'stm32f072xb.h']]],
  ['rtc_5ftr_5fsu_5fmsk_680',['RTC_TR_SU_Msk',['../group___peripheral___registers___bits___definition.html#gac65138b7d68cf4db6e391a5e3d31d4a5',1,'stm32f072xb.h']]],
  ['rtc_5ftsdr_5fdt_5f0_681',['RTC_TSDR_DT_0',['../group___peripheral___registers___bits___definition.html#ga81e02a917946bddaa027a04538576533',1,'stm32f072xb.h']]],
  ['rtc_5ftsdr_5fdt_5f1_682',['RTC_TSDR_DT_1',['../group___peripheral___registers___bits___definition.html#ga886739ae0e8c0f6144dbd774c203ed5f',1,'stm32f072xb.h']]],
  ['rtc_5ftsdr_5fdt_5fmsk_683',['RTC_TSDR_DT_Msk',['../group___peripheral___registers___bits___definition.html#gaa4e5fcdf15ef6bff31a9fa1857f88811',1,'stm32f072xb.h']]],
  ['rtc_5ftsdr_5fdu_5f0_684',['RTC_TSDR_DU_0',['../group___peripheral___registers___bits___definition.html#ga08b7eccac0c3cd20a3f3cd8bce1693ad',1,'stm32f072xb.h']]],
  ['rtc_5ftsdr_5fdu_5f1_685',['RTC_TSDR_DU_1',['../group___peripheral___registers___bits___definition.html#gaa43ed53b8109ff32755885127ba987ce',1,'stm32f072xb.h']]],
  ['rtc_5ftsdr_5fdu_5f2_686',['RTC_TSDR_DU_2',['../group___peripheral___registers___bits___definition.html#ga1b3d774b7df9cff6e6eecafa7c42a059',1,'stm32f072xb.h']]],
  ['rtc_5ftsdr_5fdu_5f3_687',['RTC_TSDR_DU_3',['../group___peripheral___registers___bits___definition.html#ga209573a43dd1f21ef569d75593ad03f8',1,'stm32f072xb.h']]],
  ['rtc_5ftsdr_5fdu_5fmsk_688',['RTC_TSDR_DU_Msk',['../group___peripheral___registers___bits___definition.html#ga3f1e801e7d2a8c93a4ac5272a6037dde',1,'stm32f072xb.h']]],
  ['rtc_5ftsdr_5fmt_5fmsk_689',['RTC_TSDR_MT_Msk',['../group___peripheral___registers___bits___definition.html#gab11fc35bffeed3dbfb7f08e75f8319da',1,'stm32f072xb.h']]],
  ['rtc_5ftsdr_5fmu_5f0_690',['RTC_TSDR_MU_0',['../group___peripheral___registers___bits___definition.html#ga9cf9d23d49e121268a25445a7eed2f35',1,'stm32f072xb.h']]],
  ['rtc_5ftsdr_5fmu_5f1_691',['RTC_TSDR_MU_1',['../group___peripheral___registers___bits___definition.html#ga49093134e4ead8b4990e5e1628db0692',1,'stm32f072xb.h']]],
  ['rtc_5ftsdr_5fmu_5f2_692',['RTC_TSDR_MU_2',['../group___peripheral___registers___bits___definition.html#gad7f31eb674f5a67402b6a3eb578b70a5',1,'stm32f072xb.h']]],
  ['rtc_5ftsdr_5fmu_5f3_693',['RTC_TSDR_MU_3',['../group___peripheral___registers___bits___definition.html#gad67666c54ef1be79a500484a5e755827',1,'stm32f072xb.h']]],
  ['rtc_5ftsdr_5fmu_5fmsk_694',['RTC_TSDR_MU_Msk',['../group___peripheral___registers___bits___definition.html#ga85638fe2912aec33b38fcfc51e97aa2e',1,'stm32f072xb.h']]],
  ['rtc_5ftsdr_5fwdu_5f0_695',['RTC_TSDR_WDU_0',['../group___peripheral___registers___bits___definition.html#ga4e9cbf062e41eecacccde522e24452c1',1,'stm32f072xb.h']]],
  ['rtc_5ftsdr_5fwdu_5f1_696',['RTC_TSDR_WDU_1',['../group___peripheral___registers___bits___definition.html#ga44259df3c6dc88e8168c7dcd5e6abf91',1,'stm32f072xb.h']]],
  ['rtc_5ftsdr_5fwdu_5f2_697',['RTC_TSDR_WDU_2',['../group___peripheral___registers___bits___definition.html#ga7f2add59486679cc53f521c139d72852',1,'stm32f072xb.h']]],
  ['rtc_5ftsdr_5fwdu_5fmsk_698',['RTC_TSDR_WDU_Msk',['../group___peripheral___registers___bits___definition.html#gaa9022409e82c29cf18da7efe49032caf',1,'stm32f072xb.h']]],
  ['rtc_5ftsssr_5fss_5fmsk_699',['RTC_TSSSR_SS_Msk',['../group___peripheral___registers___bits___definition.html#ga1d13c3c83f99d3bdf8fc33ea42b3aecd',1,'stm32f072xb.h']]],
  ['rtc_5ftstr_5fht_5f0_700',['RTC_TSTR_HT_0',['../group___peripheral___registers___bits___definition.html#ga3b682daaa79917786d55c2bf44a80325',1,'stm32f072xb.h']]],
  ['rtc_5ftstr_5fht_5f1_701',['RTC_TSTR_HT_1',['../group___peripheral___registers___bits___definition.html#ga9a35c1a1f98f2aeb73235d940922f9cf',1,'stm32f072xb.h']]],
  ['rtc_5ftstr_5fht_5fmsk_702',['RTC_TSTR_HT_Msk',['../group___peripheral___registers___bits___definition.html#gae1c592f62a64ad486af67101a02badba',1,'stm32f072xb.h']]],
  ['rtc_5ftstr_5fhu_5f0_703',['RTC_TSTR_HU_0',['../group___peripheral___registers___bits___definition.html#ga1a235fd8965c706e7f57327f6e5ce72d',1,'stm32f072xb.h']]],
  ['rtc_5ftstr_5fhu_5f1_704',['RTC_TSTR_HU_1',['../group___peripheral___registers___bits___definition.html#ga56f2bc31a8d01d7621de40d146b15fb7',1,'stm32f072xb.h']]],
  ['rtc_5ftstr_5fhu_5f2_705',['RTC_TSTR_HU_2',['../group___peripheral___registers___bits___definition.html#ga5d848f11cf3130bb6560d117f97b7da3',1,'stm32f072xb.h']]],
  ['rtc_5ftstr_5fhu_5f3_706',['RTC_TSTR_HU_3',['../group___peripheral___registers___bits___definition.html#ga703c813d88b2c9ab350cb0218ff4bbe7',1,'stm32f072xb.h']]],
  ['rtc_5ftstr_5fhu_5fmsk_707',['RTC_TSTR_HU_Msk',['../group___peripheral___registers___bits___definition.html#ga4bd9c8067bccd2967bbbb5cd3bad9375',1,'stm32f072xb.h']]],
  ['rtc_5ftstr_5fmnt_5f0_708',['RTC_TSTR_MNT_0',['../group___peripheral___registers___bits___definition.html#gaf04bea9e3f4645257b8bd955f3ba80ce',1,'stm32f072xb.h']]],
  ['rtc_5ftstr_5fmnt_5f1_709',['RTC_TSTR_MNT_1',['../group___peripheral___registers___bits___definition.html#gadf30459ae8455ad0fb382dd866446c83',1,'stm32f072xb.h']]],
  ['rtc_5ftstr_5fmnt_5f2_710',['RTC_TSTR_MNT_2',['../group___peripheral___registers___bits___definition.html#ga513f78562b18cfc36f52e80be9cb20d5',1,'stm32f072xb.h']]],
  ['rtc_5ftstr_5fmnt_5fmsk_711',['RTC_TSTR_MNT_Msk',['../group___peripheral___registers___bits___definition.html#ga7eefd1e26e643f63b5550cebcfb7a597',1,'stm32f072xb.h']]],
  ['rtc_5ftstr_5fmnu_5f0_712',['RTC_TSTR_MNU_0',['../group___peripheral___registers___bits___definition.html#gab8ff1f79f2ab33d00a979979d486bc44',1,'stm32f072xb.h']]],
  ['rtc_5ftstr_5fmnu_5f1_713',['RTC_TSTR_MNU_1',['../group___peripheral___registers___bits___definition.html#ga506d192fef16558c9b0b7ed9e1a9147c',1,'stm32f072xb.h']]],
  ['rtc_5ftstr_5fmnu_5f2_714',['RTC_TSTR_MNU_2',['../group___peripheral___registers___bits___definition.html#ga407a93c758b95a1ebf3c41c36fb6f07e',1,'stm32f072xb.h']]],
  ['rtc_5ftstr_5fmnu_5f3_715',['RTC_TSTR_MNU_3',['../group___peripheral___registers___bits___definition.html#gac55cd85d2e58a819637d15f70f7179a0',1,'stm32f072xb.h']]],
  ['rtc_5ftstr_5fmnu_5fmsk_716',['RTC_TSTR_MNU_Msk',['../group___peripheral___registers___bits___definition.html#ga989ebeea3d902970e5189c667f08dd57',1,'stm32f072xb.h']]],
  ['rtc_5ftstr_5fpm_5fmsk_717',['RTC_TSTR_PM_Msk',['../group___peripheral___registers___bits___definition.html#ga844125f323c84655caa5d09de90d676a',1,'stm32f072xb.h']]],
  ['rtc_5ftstr_5fst_5f0_718',['RTC_TSTR_ST_0',['../group___peripheral___registers___bits___definition.html#ga90d733a561ad71ee4c63c4e0a3ed5f32',1,'stm32f072xb.h']]],
  ['rtc_5ftstr_5fst_5f1_719',['RTC_TSTR_ST_1',['../group___peripheral___registers___bits___definition.html#ga807073dc98612721530a79df5b5c265a',1,'stm32f072xb.h']]],
  ['rtc_5ftstr_5fst_5f2_720',['RTC_TSTR_ST_2',['../group___peripheral___registers___bits___definition.html#gaee05d278bdd457b4f61d797e45520d13',1,'stm32f072xb.h']]],
  ['rtc_5ftstr_5fst_5fmsk_721',['RTC_TSTR_ST_Msk',['../group___peripheral___registers___bits___definition.html#ga653df3d0cdd6c8235762f5152dda55c9',1,'stm32f072xb.h']]],
  ['rtc_5ftstr_5fsu_5f0_722',['RTC_TSTR_SU_0',['../group___peripheral___registers___bits___definition.html#ga8990f4d1d493012289778e854c52e97e',1,'stm32f072xb.h']]],
  ['rtc_5ftstr_5fsu_5f1_723',['RTC_TSTR_SU_1',['../group___peripheral___registers___bits___definition.html#gaab6f4275d2a15e7307363124c03a64a4',1,'stm32f072xb.h']]],
  ['rtc_5ftstr_5fsu_5f2_724',['RTC_TSTR_SU_2',['../group___peripheral___registers___bits___definition.html#ga5610b3103a8a6653204f4fe7e9ea8587',1,'stm32f072xb.h']]],
  ['rtc_5ftstr_5fsu_5f3_725',['RTC_TSTR_SU_3',['../group___peripheral___registers___bits___definition.html#ga28790ae937a50ba6fb4aff5a9f5afbcb',1,'stm32f072xb.h']]],
  ['rtc_5ftstr_5fsu_5fmsk_726',['RTC_TSTR_SU_Msk',['../group___peripheral___registers___bits___definition.html#gaf868c2dda50075428856aa7551f712c4',1,'stm32f072xb.h']]],
  ['rtc_5ftypedef_727',['RTC_TypeDef',['../struct_r_t_c___type_def.html',1,'']]],
  ['rtc_5fwakeup_5fsupport_728',['RTC_WAKEUP_SUPPORT',['../group___peripheral___registers___bits___definition.html#ga4887fc23a1888a9430bb25770f4c0272',1,'stm32f072xb.h']]],
  ['rtc_5fwpr_5fkey_5fmsk_729',['RTC_WPR_KEY_Msk',['../group___peripheral___registers___bits___definition.html#ga81983eda15eb251ae9e94a8290450cb1',1,'stm32f072xb.h']]],
  ['rtc_5fwutr_5fwut_5fmsk_730',['RTC_WUTR_WUT_Msk',['../group___peripheral___registers___bits___definition.html#ga1c2d178daf42c0febdbf67583a83b6a0',1,'stm32f072xb.h']]],
  ['rtor_731',['RTOR',['../struct_u_s_a_r_t___type_def.html#a5732c379e1ce532552e80392db4eabf8',1,'USART_TypeDef']]],
  ['rtsr_732',['RTSR',['../struct_e_x_t_i___type_def.html#ac019d211d8c880b327a1b90a06cc0675',1,'EXTI_TypeDef']]],
  ['rxcrcr_733',['RXCRCR',['../struct_s_p_i___type_def.html#a60f1f0e77c52e89cfd738999bee5c9d0',1,'SPI_TypeDef']]],
  ['rxdr_734',['RXDR',['../struct_c_e_c___type_def.html#ae2bc7566d4fe07776fc8e5b2ace32981',1,'CEC_TypeDef::RXDR'],['../struct_i2_c___type_def.html#a43d30d8efd8e4606663c7cb8d2565e12',1,'I2C_TypeDef::RXDR']]]
];
