{"Source Block": ["verilog-ethernet/rtl/eth_axis_tx_64.v@101:111@HdlIdDef", "reg [15:0] eth_type_reg = 0;\n\nreg input_eth_hdr_ready_reg = 0, input_eth_hdr_ready_next;\nreg input_eth_payload_tready_reg = 0, input_eth_payload_tready_next;\n\nreg busy_reg = 0;\n\nreg [63:0] save_eth_payload_tdata_reg = 0;\nreg [7:0] save_eth_payload_tkeep_reg = 0;\nreg save_eth_payload_tlast_reg = 0;\nreg save_eth_payload_tuser_reg = 0;\n"], "Clone Blocks": [["verilog-ethernet/rtl/ip_eth_rx_64.v@145:155", "\nreg [63:0] last_word_data_reg = 0;\nreg [7:0] last_word_keep_reg = 0;\n\nreg input_eth_hdr_ready_reg = 0, input_eth_hdr_ready_next;\nreg input_eth_payload_tready_reg = 0, input_eth_payload_tready_next;\n\nreg output_ip_hdr_valid_reg = 0, output_ip_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0;\nreg [47:0] output_eth_src_mac_reg = 0;\nreg [15:0] output_eth_type_reg = 0;\n"], ["verilog-ethernet/rtl/eth_axis_tx_64.v@104:114", "reg input_eth_payload_tready_reg = 0, input_eth_payload_tready_next;\n\nreg busy_reg = 0;\n\nreg [63:0] save_eth_payload_tdata_reg = 0;\nreg [7:0] save_eth_payload_tkeep_reg = 0;\nreg save_eth_payload_tlast_reg = 0;\nreg save_eth_payload_tuser_reg = 0;\n\nreg [63:0] shift_eth_payload_tdata;\nreg [7:0] shift_eth_payload_tkeep;\n"], ["verilog-ethernet/rtl/eth_axis_tx_64.v@98:108", "\nreg [47:0] eth_dest_mac_reg = 0;\nreg [47:0] eth_src_mac_reg = 0;\nreg [15:0] eth_type_reg = 0;\n\nreg input_eth_hdr_ready_reg = 0, input_eth_hdr_ready_next;\nreg input_eth_payload_tready_reg = 0, input_eth_payload_tready_next;\n\nreg busy_reg = 0;\n\nreg [63:0] save_eth_payload_tdata_reg = 0;\n"], ["verilog-ethernet/rtl/eth_axis_tx_64.v@99:109", "reg [47:0] eth_dest_mac_reg = 0;\nreg [47:0] eth_src_mac_reg = 0;\nreg [15:0] eth_type_reg = 0;\n\nreg input_eth_hdr_ready_reg = 0, input_eth_hdr_ready_next;\nreg input_eth_payload_tready_reg = 0, input_eth_payload_tready_next;\n\nreg busy_reg = 0;\n\nreg [63:0] save_eth_payload_tdata_reg = 0;\nreg [7:0] save_eth_payload_tkeep_reg = 0;\n"], ["verilog-ethernet/rtl/eth_axis_tx_64.v@103:113", "reg input_eth_hdr_ready_reg = 0, input_eth_hdr_ready_next;\nreg input_eth_payload_tready_reg = 0, input_eth_payload_tready_next;\n\nreg busy_reg = 0;\n\nreg [63:0] save_eth_payload_tdata_reg = 0;\nreg [7:0] save_eth_payload_tkeep_reg = 0;\nreg save_eth_payload_tlast_reg = 0;\nreg save_eth_payload_tuser_reg = 0;\n\nreg [63:0] shift_eth_payload_tdata;\n"], ["verilog-ethernet/rtl/ip_eth_rx_64.v@145:155", "\nreg [63:0] last_word_data_reg = 0;\nreg [7:0] last_word_keep_reg = 0;\n\nreg input_eth_hdr_ready_reg = 0, input_eth_hdr_ready_next;\nreg input_eth_payload_tready_reg = 0, input_eth_payload_tready_next;\n\nreg output_ip_hdr_valid_reg = 0, output_ip_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0;\nreg [47:0] output_eth_src_mac_reg = 0;\nreg [15:0] output_eth_type_reg = 0;\n"], ["verilog-ethernet/rtl/eth_axis_tx_64.v@98:108", "\nreg [47:0] eth_dest_mac_reg = 0;\nreg [47:0] eth_src_mac_reg = 0;\nreg [15:0] eth_type_reg = 0;\n\nreg input_eth_hdr_ready_reg = 0, input_eth_hdr_ready_next;\nreg input_eth_payload_tready_reg = 0, input_eth_payload_tready_next;\n\nreg busy_reg = 0;\n\nreg [63:0] save_eth_payload_tdata_reg = 0;\n"], ["verilog-ethernet/rtl/eth_axis_tx_64.v@99:109", "reg [47:0] eth_dest_mac_reg = 0;\nreg [47:0] eth_src_mac_reg = 0;\nreg [15:0] eth_type_reg = 0;\n\nreg input_eth_hdr_ready_reg = 0, input_eth_hdr_ready_next;\nreg input_eth_payload_tready_reg = 0, input_eth_payload_tready_next;\n\nreg busy_reg = 0;\n\nreg [63:0] save_eth_payload_tdata_reg = 0;\nreg [7:0] save_eth_payload_tkeep_reg = 0;\n"]], "Diff Content": {"Delete": [[106, "reg busy_reg = 0;\n"]], "Add": [[106, "reg busy_reg = 1'b0;\n"]]}}