[14:30:36.456] <TB3>     INFO: *** Welcome to pxar ***
[14:30:36.456] <TB3>     INFO: *** Today: 2016/05/20
[14:30:36.463] <TB3>     INFO: *** Version: b2a7-dirty
[14:30:36.463] <TB3>     INFO: readRocDacs: /home/silpix5/allTestResults/M-O-1-03_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-O-1-03_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters_C15.dat
[14:30:36.464] <TB3>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-O-1-03_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-O-1-03_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:30:36.464] <TB3>     INFO: readMaskFile: /home/silpix5/allTestResults/M-O-1-03_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//defaultMaskFile.dat
[14:30:36.464] <TB3>     INFO: readTrimFile: /home/silpix5/allTestResults/M-O-1-03_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-O-1-03_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//trimParameters_C15.dat
[14:30:36.545] <TB3>     INFO:         clk: 4
[14:30:36.545] <TB3>     INFO:         ctr: 4
[14:30:36.545] <TB3>     INFO:         sda: 19
[14:30:36.545] <TB3>     INFO:         tin: 9
[14:30:36.545] <TB3>     INFO:         level: 15
[14:30:36.545] <TB3>     INFO:         triggerdelay: 0
[14:30:36.545] <TB3>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[14:30:36.545] <TB3>     INFO: Log level: DEBUG
[14:30:36.556] <TB3>     INFO: Found DTB DTB_WRE7QJ
[14:30:36.571] <TB3>    QUIET: Connection to board DTB_WRE7QJ opened.
[14:30:36.574] <TB3>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    24
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WRE7QJ
MAC address: 40D855118018
Hostname:    pixelDTB024
Comment:     
------------------------------------------------------
[14:30:36.577] <TB3>     INFO: RPC call hashes of host and DTB match: 398089610
[14:30:38.147] <TB3>     INFO: DUT info: 
[14:30:38.147] <TB3>     INFO: The DUT currently contains the following objects:
[14:30:38.147] <TB3>     INFO:  2 TBM Cores tbm08c (2 ON)
[14:30:38.147] <TB3>     INFO: 	TBM Core alpha (0): 7 registers set
[14:30:38.147] <TB3>     INFO: 	TBM Core beta  (1): 7 registers set
[14:30:38.147] <TB3>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[14:30:38.147] <TB3>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[14:30:38.147] <TB3>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[14:30:38.147] <TB3>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[14:30:38.147] <TB3>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[14:30:38.147] <TB3>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[14:30:38.147] <TB3>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[14:30:38.147] <TB3>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[14:30:38.147] <TB3>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[14:30:38.148] <TB3>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[14:30:38.148] <TB3>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[14:30:38.148] <TB3>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[14:30:38.148] <TB3>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[14:30:38.148] <TB3>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[14:30:38.148] <TB3>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[14:30:38.148] <TB3>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[14:30:38.148] <TB3>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[14:30:38.148] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[14:30:38.148] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:30:38.148] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:30:38.148] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:30:38.148] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[14:30:38.148] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[14:30:38.148] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:30:38.148] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[14:30:38.148] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[14:30:38.148] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:30:38.148] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[14:30:38.148] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[14:30:38.148] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:30:38.148] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:30:38.148] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:30:38.148] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[14:30:38.148] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[14:30:38.148] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[14:30:38.148] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[14:30:38.148] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[14:30:38.148] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[14:30:38.148] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[14:30:38.148] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[14:30:38.148] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[14:30:38.148] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[14:30:38.148] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[14:30:38.148] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[14:30:38.148] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[14:30:38.148] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[14:30:38.148] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[14:30:38.148] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[14:30:38.148] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[14:30:38.148] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:30:38.148] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[14:30:38.148] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[14:30:38.148] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[14:30:38.148] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[14:30:38.148] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[14:30:38.148] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[14:30:38.148] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:30:38.148] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[14:30:38.148] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[14:30:38.149] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[14:30:38.149] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[14:30:38.149] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:30:38.149] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[14:30:38.149] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:30:38.149] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[14:30:38.149] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:30:38.149] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[14:30:38.149] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[14:30:38.149] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[14:30:38.149] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[14:30:38.149] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:30:38.149] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[14:30:38.149] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[14:30:38.149] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[14:30:38.149] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[14:30:38.149] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[14:30:38.149] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:30:38.149] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[14:30:38.149] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[14:30:38.149] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[14:30:38.149] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[14:30:38.149] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[14:30:38.149] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[14:30:38.149] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[14:30:38.149] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[14:30:38.149] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[14:30:38.149] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[14:30:38.149] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[14:30:38.149] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[14:30:38.149] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[14:30:38.149] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:30:38.149] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[14:30:38.149] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[14:30:38.149] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[14:30:38.149] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[14:30:38.149] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[14:30:38.149] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[14:30:38.149] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[14:30:38.149] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[14:30:38.149] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[14:30:38.149] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[14:30:38.149] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[14:30:38.149] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[14:30:38.149] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[14:30:38.149] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[14:30:38.149] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[14:30:38.149] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[14:30:38.149] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:30:38.149] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[14:30:38.149] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[14:30:38.149] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[14:30:38.149] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[14:30:38.149] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:30:38.149] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[14:30:38.149] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[14:30:38.149] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[14:30:38.149] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[14:30:38.149] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[14:30:38.149] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[14:30:38.149] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[14:30:38.149] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[14:30:38.149] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[14:30:38.149] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[14:30:38.149] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[14:30:38.149] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[14:30:38.149] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[14:30:38.149] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:30:38.149] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[14:30:38.149] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[14:30:38.149] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[14:30:38.149] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:30:38.149] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[14:30:38.149] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[14:30:38.149] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[14:30:38.149] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[14:30:38.149] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[14:30:38.149] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[14:30:38.149] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[14:30:38.149] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[14:30:38.149] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[14:30:38.149] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[14:30:38.149] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[14:30:38.150] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[14:30:38.150] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:30:38.150] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:30:38.150] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[14:30:38.150] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[14:30:38.150] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[14:30:38.150] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:30:38.150] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[14:30:38.150] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[14:30:38.150] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[14:30:38.150] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[14:30:38.150] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[14:30:38.150] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[14:30:38.150] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:30:38.150] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[14:30:38.150] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[14:30:38.150] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[14:30:38.150] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[14:30:38.150] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[14:30:38.150] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[14:30:38.150] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[14:30:38.150] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[14:30:38.150] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[14:30:38.150] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[14:30:38.150] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[14:30:38.150] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[14:30:38.150] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[14:30:38.150] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[14:30:38.150] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[14:30:38.150] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[14:30:38.150] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[14:30:38.150] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[14:30:38.150] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[14:30:38.150] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[14:30:38.150] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[14:30:38.150] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[14:30:38.150] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[14:30:38.150] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[14:30:38.150] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[14:30:38.150] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[14:30:38.150] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[14:30:38.152] <TB3>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 32968704
[14:30:38.152] <TB3>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x24d6f20
[14:30:38.152] <TB3>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x244d770
[14:30:38.152] <TB3>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f0f11d94010
[14:30:38.152] <TB3>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f0f17fff510
[14:30:38.152] <TB3>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 33034240 fPxarMemory = 0x7f0f11d94010
[14:30:38.153] <TB3>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 363.4mA
[14:30:38.155] <TB3>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 467.9mA
[14:30:38.155] <TB3>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 15.2 C
[14:30:38.155] <TB3>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[14:30:38.555] <TB3>     INFO: enter 'restricted' command line mode
[14:30:38.555] <TB3>     INFO: enter test to run
[14:30:38.555] <TB3>     INFO:   test: FPIXTest no parameter change
[14:30:38.555] <TB3>     INFO:   running: fpixtest
[14:30:38.555] <TB3>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[14:30:38.558] <TB3>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[14:30:38.558] <TB3>     INFO: ######################################################################
[14:30:38.558] <TB3>     INFO: PixTestFPIXTest::doTest()
[14:30:38.558] <TB3>     INFO: ######################################################################
[14:30:38.562] <TB3>     INFO: ######################################################################
[14:30:38.562] <TB3>     INFO: PixTestPretest::doTest()
[14:30:38.562] <TB3>     INFO: ######################################################################
[14:30:38.565] <TB3>     INFO:    ----------------------------------------------------------------------
[14:30:38.565] <TB3>     INFO:    PixTestPretest::programROC() 
[14:30:38.565] <TB3>     INFO:    ----------------------------------------------------------------------
[14:30:56.580] <TB3>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[14:30:56.580] <TB3>     INFO: IA differences per ROC:  17.7 19.3 16.9 17.7 18.5 16.9 20.1 17.7 16.9 17.7 17.7 16.9 17.7 17.7 17.7 18.5
[14:30:56.648] <TB3>     INFO:    ----------------------------------------------------------------------
[14:30:56.648] <TB3>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[14:30:56.648] <TB3>     INFO:    ----------------------------------------------------------------------
[14:30:56.751] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L285> offset current from other 15 ROCs is 65.5312 mA
[14:30:56.852] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 0 iter 0 Vana 78 Ia 22.8688 mA
[14:30:56.953] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  1 Vana  85 Ia 25.2688 mA
[14:30:57.053] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  2 Vana  78 Ia 22.8688 mA
[14:30:57.154] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  3 Vana  85 Ia 25.2688 mA
[14:30:57.255] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  4 Vana  78 Ia 22.8688 mA
[14:30:57.356] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  5 Vana  85 Ia 25.2688 mA
[14:30:57.457] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  6 Vana  78 Ia 22.8688 mA
[14:30:57.558] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  7 Vana  85 Ia 25.2688 mA
[14:30:57.659] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  8 Vana  78 Ia 22.8688 mA
[14:30:57.760] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  9 Vana  85 Ia 25.2688 mA
[14:30:57.861] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter 10 Vana  78 Ia 22.8688 mA
[14:30:57.962] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter 11 Vana  85 Ia 24.4688 mA
[14:30:58.064] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 1 iter 0 Vana 78 Ia 23.6688 mA
[14:30:58.164] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  1 Vana  80 Ia 25.2688 mA
[14:30:58.265] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  2 Vana  73 Ia 22.8688 mA
[14:30:58.365] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  3 Vana  80 Ia 25.2688 mA
[14:30:58.466] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  4 Vana  73 Ia 22.8688 mA
[14:30:58.567] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  5 Vana  80 Ia 25.2688 mA
[14:30:58.667] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  6 Vana  73 Ia 22.8688 mA
[14:30:58.768] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  7 Vana  80 Ia 25.2688 mA
[14:30:58.869] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  8 Vana  73 Ia 22.8688 mA
[14:30:58.969] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  9 Vana  80 Ia 25.2688 mA
[14:30:59.070] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter 10 Vana  73 Ia 22.8688 mA
[14:30:59.171] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter 11 Vana  80 Ia 24.4688 mA
[14:30:59.272] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 2 iter 0 Vana 78 Ia 21.2687 mA
[14:30:59.373] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  1 Vana  94 Ia 24.4688 mA
[14:30:59.474] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  2 Vana  92 Ia 24.4688 mA
[14:30:59.575] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  3 Vana  90 Ia 23.6688 mA
[14:30:59.675] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  4 Vana  92 Ia 24.4688 mA
[14:30:59.777] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  5 Vana  90 Ia 23.6688 mA
[14:30:59.878] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  6 Vana  92 Ia 24.4688 mA
[14:30:59.978] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  7 Vana  90 Ia 23.6688 mA
[14:31:00.079] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  8 Vana  92 Ia 24.4688 mA
[14:31:00.180] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  9 Vana  90 Ia 23.6688 mA
[14:31:00.281] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter 10 Vana  92 Ia 24.4688 mA
[14:31:00.381] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter 11 Vana  90 Ia 23.6688 mA
[14:31:00.483] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 3 iter 0 Vana 78 Ia 22.0687 mA
[14:31:00.584] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  1 Vana  90 Ia 24.4688 mA
[14:31:00.685] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  2 Vana  88 Ia 24.4688 mA
[14:31:00.786] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  3 Vana  86 Ia 23.6688 mA
[14:31:00.887] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  4 Vana  88 Ia 23.6688 mA
[14:31:00.987] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  5 Vana  90 Ia 24.4688 mA
[14:31:01.087] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  6 Vana  88 Ia 23.6688 mA
[14:31:01.188] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  7 Vana  90 Ia 24.4688 mA
[14:31:01.289] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  8 Vana  88 Ia 23.6688 mA
[14:31:01.390] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  9 Vana  90 Ia 24.4688 mA
[14:31:01.491] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter 10 Vana  88 Ia 23.6688 mA
[14:31:01.591] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter 11 Vana  90 Ia 24.4688 mA
[14:31:01.693] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 4 iter 0 Vana 78 Ia 22.8688 mA
[14:31:01.794] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  1 Vana  85 Ia 25.2688 mA
[14:31:01.894] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  2 Vana  78 Ia 23.6688 mA
[14:31:01.995] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  3 Vana  80 Ia 24.4688 mA
[14:31:02.096] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  4 Vana  78 Ia 22.8688 mA
[14:31:02.196] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  5 Vana  85 Ia 25.2688 mA
[14:31:02.297] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  6 Vana  78 Ia 23.6688 mA
[14:31:02.398] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  7 Vana  80 Ia 23.6688 mA
[14:31:02.499] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  8 Vana  82 Ia 25.2688 mA
[14:31:02.600] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  9 Vana  75 Ia 22.8688 mA
[14:31:02.700] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter 10 Vana  82 Ia 24.4688 mA
[14:31:02.802] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter 11 Vana  80 Ia 24.4688 mA
[14:31:02.903] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 5 iter 0 Vana 78 Ia 21.2687 mA
[14:31:02.004] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  1 Vana  94 Ia 25.2688 mA
[14:31:03.104] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  2 Vana  87 Ia 23.6688 mA
[14:31:03.205] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  3 Vana  89 Ia 23.6688 mA
[14:31:03.306] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  4 Vana  91 Ia 23.6688 mA
[14:31:03.407] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  5 Vana  93 Ia 24.4688 mA
[14:31:03.507] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  6 Vana  91 Ia 24.4688 mA
[14:31:03.609] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  7 Vana  89 Ia 23.6688 mA
[14:31:03.710] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  8 Vana  91 Ia 23.6688 mA
[14:31:03.810] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  9 Vana  93 Ia 24.4688 mA
[14:31:03.911] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter 10 Vana  91 Ia 24.4688 mA
[14:31:04.011] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter 11 Vana  89 Ia 23.6688 mA
[14:31:04.113] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 6 iter 0 Vana 78 Ia 24.4688 mA
[14:31:04.214] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  1 Vana  76 Ia 24.4688 mA
[14:31:04.315] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  2 Vana  74 Ia 23.6688 mA
[14:31:04.415] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  3 Vana  76 Ia 23.6688 mA
[14:31:04.516] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  4 Vana  78 Ia 24.4688 mA
[14:31:04.616] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  5 Vana  76 Ia 23.6688 mA
[14:31:04.717] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  6 Vana  78 Ia 24.4688 mA
[14:31:04.818] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  7 Vana  76 Ia 23.6688 mA
[14:31:04.919] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  8 Vana  78 Ia 24.4688 mA
[14:31:05.021] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  9 Vana  76 Ia 23.6688 mA
[14:31:05.123] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter 10 Vana  78 Ia 23.6688 mA
[14:31:05.223] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter 11 Vana  80 Ia 25.2688 mA
[14:31:05.325] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 7 iter 0 Vana 78 Ia 22.0687 mA
[14:31:05.426] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  1 Vana  90 Ia 25.2688 mA
[14:31:05.527] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  2 Vana  83 Ia 23.6688 mA
[14:31:05.627] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  3 Vana  85 Ia 23.6688 mA
[14:31:05.728] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  4 Vana  87 Ia 24.4688 mA
[14:31:05.829] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  5 Vana  85 Ia 24.4688 mA
[14:31:05.930] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  6 Vana  83 Ia 23.6688 mA
[14:31:06.030] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  7 Vana  85 Ia 24.4688 mA
[14:31:06.131] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  8 Vana  83 Ia 23.6688 mA
[14:31:06.232] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  9 Vana  85 Ia 23.6688 mA
[14:31:06.332] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter 10 Vana  87 Ia 24.4688 mA
[14:31:06.433] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter 11 Vana  85 Ia 23.6688 mA
[14:31:06.534] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 8 iter 0 Vana 78 Ia 20.4688 mA
[14:31:06.635] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  1 Vana  99 Ia 26.0687 mA
[14:31:06.736] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  2 Vana  88 Ia 23.6688 mA
[14:31:06.838] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  3 Vana  90 Ia 23.6688 mA
[14:31:06.939] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  4 Vana  92 Ia 23.6688 mA
[14:31:07.040] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  5 Vana  94 Ia 24.4688 mA
[14:31:07.141] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  6 Vana  92 Ia 23.6688 mA
[14:31:07.241] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  7 Vana  94 Ia 24.4688 mA
[14:31:07.342] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  8 Vana  92 Ia 23.6688 mA
[14:31:07.444] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  9 Vana  94 Ia 24.4688 mA
[14:31:07.545] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter 10 Vana  92 Ia 23.6688 mA
[14:31:07.646] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter 11 Vana  94 Ia 24.4688 mA
[14:31:07.747] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 9 iter 0 Vana 78 Ia 22.0687 mA
[14:31:07.848] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  1 Vana  90 Ia 25.2688 mA
[14:31:07.949] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  2 Vana  83 Ia 23.6688 mA
[14:31:08.050] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  3 Vana  85 Ia 24.4688 mA
[14:31:08.151] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  4 Vana  83 Ia 23.6688 mA
[14:31:08.252] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  5 Vana  85 Ia 24.4688 mA
[14:31:08.352] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  6 Vana  83 Ia 23.6688 mA
[14:31:08.452] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  7 Vana  85 Ia 23.6688 mA
[14:31:08.553] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  8 Vana  87 Ia 24.4688 mA
[14:31:08.654] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  9 Vana  85 Ia 24.4688 mA
[14:31:08.755] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter 10 Vana  83 Ia 23.6688 mA
[14:31:08.855] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter 11 Vana  85 Ia 24.4688 mA
[14:31:08.957] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 10 iter 0 Vana 78 Ia 22.0687 mA
[14:31:09.057] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  1 Vana  90 Ia 24.4688 mA
[14:31:09.158] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  2 Vana  88 Ia 23.6688 mA
[14:31:09.259] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  3 Vana  90 Ia 24.4688 mA
[14:31:09.359] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  4 Vana  88 Ia 23.6688 mA
[14:31:09.460] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  5 Vana  90 Ia 24.4688 mA
[14:31:09.560] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  6 Vana  88 Ia 23.6688 mA
[14:31:09.662] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  7 Vana  90 Ia 24.4688 mA
[14:31:09.763] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  8 Vana  88 Ia 24.4688 mA
[14:31:09.864] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  9 Vana  86 Ia 23.6688 mA
[14:31:09.965] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter 10 Vana  88 Ia 24.4688 mA
[14:31:10.066] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter 11 Vana  86 Ia 23.6688 mA
[14:31:10.168] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 11 iter 0 Vana 78 Ia 21.2687 mA
[14:31:10.269] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  1 Vana  94 Ia 25.2688 mA
[14:31:10.370] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  2 Vana  87 Ia 23.6688 mA
[14:31:10.472] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  3 Vana  89 Ia 23.6688 mA
[14:31:10.573] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  4 Vana  91 Ia 24.4688 mA
[14:31:10.673] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  5 Vana  89 Ia 23.6688 mA
[14:31:10.774] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  6 Vana  91 Ia 24.4688 mA
[14:31:10.875] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  7 Vana  89 Ia 23.6688 mA
[14:31:10.976] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  8 Vana  91 Ia 24.4688 mA
[14:31:11.077] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  9 Vana  89 Ia 23.6688 mA
[14:31:11.177] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter 10 Vana  91 Ia 24.4688 mA
[14:31:11.278] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter 11 Vana  89 Ia 23.6688 mA
[14:31:11.380] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 12 iter 0 Vana 78 Ia 22.0687 mA
[14:31:11.481] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  1 Vana  90 Ia 24.4688 mA
[14:31:11.582] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  2 Vana  88 Ia 23.6688 mA
[14:31:11.682] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  3 Vana  90 Ia 24.4688 mA
[14:31:11.783] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  4 Vana  88 Ia 23.6688 mA
[14:31:11.884] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  5 Vana  90 Ia 24.4688 mA
[14:31:11.985] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  6 Vana  88 Ia 23.6688 mA
[14:31:12.085] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  7 Vana  90 Ia 24.4688 mA
[14:31:12.186] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  8 Vana  88 Ia 23.6688 mA
[14:31:12.287] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  9 Vana  90 Ia 24.4688 mA
[14:31:12.387] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter 10 Vana  88 Ia 23.6688 mA
[14:31:12.488] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter 11 Vana  90 Ia 24.4688 mA
[14:31:12.590] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 13 iter 0 Vana 78 Ia 22.0687 mA
[14:31:12.690] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  1 Vana  90 Ia 24.4688 mA
[14:31:12.791] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  2 Vana  88 Ia 24.4688 mA
[14:31:12.892] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  3 Vana  86 Ia 23.6688 mA
[14:31:12.993] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  4 Vana  88 Ia 25.2688 mA
[14:31:13.094] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  5 Vana  81 Ia 22.8688 mA
[14:31:13.195] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  6 Vana  88 Ia 24.4688 mA
[14:31:13.296] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  7 Vana  86 Ia 24.4688 mA
[14:31:13.397] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  8 Vana  84 Ia 23.6688 mA
[14:31:13.497] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  9 Vana  86 Ia 24.4688 mA
[14:31:13.598] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter 10 Vana  84 Ia 23.6688 mA
[14:31:13.699] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter 11 Vana  86 Ia 24.4688 mA
[14:31:13.800] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 14 iter 0 Vana 78 Ia 22.0687 mA
[14:31:13.901] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  1 Vana  90 Ia 25.2688 mA
[14:31:13.002] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  2 Vana  83 Ia 23.6688 mA
[14:31:14.102] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  3 Vana  85 Ia 24.4688 mA
[14:31:14.203] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  4 Vana  83 Ia 23.6688 mA
[14:31:14.305] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  5 Vana  85 Ia 23.6688 mA
[14:31:14.406] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  6 Vana  87 Ia 24.4688 mA
[14:31:14.506] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  7 Vana  85 Ia 23.6688 mA
[14:31:14.607] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  8 Vana  87 Ia 24.4688 mA
[14:31:14.707] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  9 Vana  85 Ia 23.6688 mA
[14:31:14.808] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter 10 Vana  87 Ia 24.4688 mA
[14:31:14.910] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter 11 Vana  85 Ia 23.6688 mA
[14:31:15.011] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 15 iter 0 Vana 78 Ia 22.8688 mA
[14:31:15.111] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  1 Vana  85 Ia 24.4688 mA
[14:31:15.212] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  2 Vana  83 Ia 23.6688 mA
[14:31:15.313] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  3 Vana  85 Ia 24.4688 mA
[14:31:15.414] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  4 Vana  83 Ia 24.4688 mA
[14:31:15.515] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  5 Vana  81 Ia 23.6688 mA
[14:31:15.616] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  6 Vana  83 Ia 23.6688 mA
[14:31:15.716] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  7 Vana  85 Ia 24.4688 mA
[14:31:15.817] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  8 Vana  83 Ia 23.6688 mA
[14:31:15.918] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  9 Vana  85 Ia 24.4688 mA
[14:31:16.018] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter 10 Vana  83 Ia 24.4688 mA
[14:31:16.119] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter 11 Vana  81 Ia 23.6688 mA
[14:31:16.146] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  0 Vana  85
[14:31:16.146] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  1 Vana  80
[14:31:16.146] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  2 Vana  90
[14:31:16.146] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  3 Vana  90
[14:31:16.147] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  4 Vana  80
[14:31:16.147] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  5 Vana  89
[14:31:16.147] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  6 Vana  80
[14:31:16.147] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  7 Vana  85
[14:31:16.147] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  8 Vana  94
[14:31:16.147] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  9 Vana  85
[14:31:16.148] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 10 Vana  86
[14:31:16.148] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 11 Vana  89
[14:31:16.148] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 12 Vana  90
[14:31:16.148] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 13 Vana  86
[14:31:16.148] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 14 Vana  85
[14:31:16.148] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 15 Vana  81
[14:31:17.976] <TB3>     INFO: PixTestPretest::setVana() done, Module Ia 397.1 mA = 24.8188 mA/ROC
[14:31:17.976] <TB3>     INFO: i(loss) [mA/ROC]:     20.9  20.9  20.1  20.1  20.1  20.1  20.9  20.1  20.1  20.1  20.1  20.1  20.9  20.1  20.1  20.1
[14:31:18.008] <TB3>     INFO:    ----------------------------------------------------------------------
[14:31:18.008] <TB3>     INFO:    PixTestPretest::findWorkingPixel()
[14:31:18.008] <TB3>     INFO:    ----------------------------------------------------------------------
[14:31:18.144] <TB3>     INFO: Expecting 231680 events.
[14:31:26.425] <TB3>     INFO: 231680 events read in total (7563ms).
[14:31:26.575] <TB3>     INFO: Test took 8564ms.
[14:31:26.777] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C0 OK, with vthrComp = 108 and Delta(CalDel) = 61
[14:31:26.782] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C1 OK, with vthrComp = 94 and Delta(CalDel) = 61
[14:31:26.785] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C2 OK, with vthrComp = 100 and Delta(CalDel) = 61
[14:31:26.791] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C3 OK, with vthrComp = 96 and Delta(CalDel) = 63
[14:31:26.795] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C4 OK, with vthrComp = 89 and Delta(CalDel) = 64
[14:31:26.798] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C5 OK, with vthrComp = 96 and Delta(CalDel) = 64
[14:31:26.802] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C6 OK, with vthrComp = 111 and Delta(CalDel) = 60
[14:31:26.805] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C7 OK, with vthrComp = 122 and Delta(CalDel) = 63
[14:31:26.809] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C8 OK, with vthrComp = 99 and Delta(CalDel) = 61
[14:31:26.813] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C9 OK, with vthrComp = 108 and Delta(CalDel) = 58
[14:31:26.816] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C10 OK, with vthrComp = 96 and Delta(CalDel) = 62
[14:31:26.820] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C11 OK, with vthrComp = 101 and Delta(CalDel) = 63
[14:31:26.823] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C12 OK, with vthrComp = 105 and Delta(CalDel) = 61
[14:31:26.828] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C13 OK, with vthrComp = 107 and Delta(CalDel) = 60
[14:31:26.831] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C14 OK, with vthrComp = 107 and Delta(CalDel) = 61
[14:31:26.835] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C15 OK, with vthrComp = 123 and Delta(CalDel) = 65
[14:31:26.879] <TB3>     INFO: Found working pixel in all ROCs: col/row = 12/22
[14:31:26.916] <TB3>     INFO:    ----------------------------------------------------------------------
[14:31:26.916] <TB3>     INFO:    PixTestPretest::setVthrCompCalDel()
[14:31:26.916] <TB3>     INFO:    ----------------------------------------------------------------------
[14:31:27.052] <TB3>     INFO: Expecting 231680 events.
[14:31:35.359] <TB3>     INFO: 231680 events read in total (7592ms).
[14:31:35.365] <TB3>     INFO: Test took 8445ms.
[14:31:35.390] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 128 +/- 30.5
[14:31:35.699] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 130 +/- 30.5
[14:31:35.704] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 141 +/- 30.5
[14:31:35.708] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 138 +/- 31
[14:31:35.712] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 148 +/- 31.5
[14:31:35.716] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 153 +/- 32
[14:31:35.720] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 143 +/- 31
[14:31:35.723] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 140 +/- 32
[14:31:35.727] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 135 +/- 29.5
[14:31:35.730] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 115 +/- 29
[14:31:35.733] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 143 +/- 31
[14:31:35.737] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 149 +/- 31
[14:31:35.741] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 138 +/- 30.5
[14:31:35.744] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 139 +/- 30.5
[14:31:35.748] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 135 +/- 30
[14:31:35.751] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 143 +/- 31.5
[14:31:35.785] <TB3>     INFO: PixTestPretest::setVthrCompCalDel() done
[14:31:35.785] <TB3>     INFO: CalDel:      128   130   141   138   148   153   143   140   135   115   143   149   138   139   135   143
[14:31:35.785] <TB3>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[14:31:35.790] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-03_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters_C0.dat
[14:31:35.790] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-03_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters_C1.dat
[14:31:35.790] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-03_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters_C2.dat
[14:31:35.790] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-03_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters_C3.dat
[14:31:35.791] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-03_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters_C4.dat
[14:31:35.791] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-03_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters_C5.dat
[14:31:35.791] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-03_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters_C6.dat
[14:31:35.791] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-03_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters_C7.dat
[14:31:35.791] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-03_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters_C8.dat
[14:31:35.791] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-03_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters_C9.dat
[14:31:35.791] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-03_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters_C10.dat
[14:31:35.792] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-03_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters_C11.dat
[14:31:35.792] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-03_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters_C12.dat
[14:31:35.792] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-03_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters_C13.dat
[14:31:35.792] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-03_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters_C14.dat
[14:31:35.792] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-03_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters_C15.dat
[14:31:35.792] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-O-1-03_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//tbmParameters_C0a.dat
[14:31:35.792] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-O-1-03_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:31:35.792] <TB3>     INFO: PixTestPretest::doTest() done, duration: 57 seconds
[14:31:35.792] <TB3>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[14:31:35.878] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[14:31:35.878] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[14:31:35.878] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[14:31:35.878] <TB3>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[14:31:35.881] <TB3>     INFO: ######################################################################
[14:31:35.881] <TB3>     INFO: PixTestTiming::doTest()
[14:31:35.881] <TB3>     INFO: ######################################################################
[14:31:35.881] <TB3>     INFO:    ----------------------------------------------------------------------
[14:31:35.881] <TB3>     INFO:    PixTestTiming::TBMPhaseScan()
[14:31:35.881] <TB3>     INFO:    ----------------------------------------------------------------------
[14:31:35.881] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[14:31:38.715] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[14:31:40.988] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[14:31:43.262] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[14:31:45.534] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[14:31:47.808] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[14:31:50.082] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[14:31:52.355] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[14:31:54.629] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[14:31:56.148] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[14:31:58.422] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[14:32:00.695] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[14:32:02.969] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[14:32:04.488] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[14:32:06.762] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[14:32:09.035] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[14:32:11.309] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[14:32:12.829] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[14:32:14.349] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[14:32:15.878] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[14:32:17.398] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[14:32:18.930] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[14:32:20.449] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[14:32:21.974] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[14:32:23.494] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[14:32:26.331] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[14:32:27.852] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[14:32:29.374] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[14:32:30.896] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[14:32:32.417] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[14:32:33.942] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[14:32:35.466] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[14:32:36.987] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[14:32:40.960] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[14:32:42.480] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[14:32:43.001] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[14:32:45.521] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[14:32:47.041] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[14:32:48.561] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[14:32:50.082] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[14:32:51.602] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[14:32:56.602] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[14:32:58.876] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[14:33:01.149] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[14:33:03.423] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[14:33:05.697] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[14:33:07.972] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[14:33:10.245] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[14:33:12.519] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[14:33:14.604] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[14:33:16.877] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[14:33:19.150] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[14:33:21.424] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[14:33:23.697] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[14:33:25.969] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[14:33:28.246] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[14:33:30.519] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[14:33:32.227] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[14:33:34.500] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[14:33:36.773] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[14:33:39.047] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[14:33:41.321] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[14:33:43.595] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[14:33:45.868] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[14:33:48.141] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[14:33:50.414] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[14:33:52.687] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[14:33:54.960] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[14:33:57.233] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[14:33:59.507] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[14:34:01.781] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[14:34:04.055] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[14:34:06.330] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[14:34:08.226] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[14:34:10.499] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[14:34:12.773] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[14:34:15.046] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[14:34:17.319] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[14:34:19.593] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[14:34:21.866] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[14:34:24.140] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[14:34:25.847] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[14:34:27.368] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[14:34:28.889] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[14:34:30.409] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[14:34:31.928] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[14:34:33.448] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[14:34:34.968] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[14:34:36.487] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[14:34:38.009] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[14:34:39.529] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[14:34:41.050] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[14:34:42.571] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[14:34:44.094] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[14:34:45.615] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[14:34:47.138] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[14:34:48.659] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[14:34:50.368] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[14:34:51.891] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[14:34:53.412] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[14:34:54.933] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[14:34:56.454] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[14:34:57.975] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[14:34:59.496] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[14:35:01.017] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[14:35:02.726] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[14:35:04.998] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[14:35:07.273] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[14:35:09.546] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[14:35:11.819] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[14:35:14.093] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[14:35:16.366] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[14:35:18.639] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[14:35:21.100] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[14:35:23.375] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[14:35:25.649] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[14:35:27.922] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[14:35:30.196] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[14:35:32.469] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[14:35:34.743] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[14:35:37.016] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[14:35:38.724] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[14:35:40.998] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[14:35:43.271] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[14:35:45.544] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[14:35:47.817] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[14:35:50.093] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[14:35:52.365] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[14:35:55.024] <TB3>     INFO: TBM Phase Settings: 208
[14:35:55.024] <TB3>     INFO: 400MHz Phase: 4
[14:35:55.024] <TB3>     INFO: 160MHz Phase: 6
[14:35:55.024] <TB3>     INFO: Functional Phase Area: 4
[14:35:55.026] <TB3>     INFO: Test took 259146 ms.
[14:35:55.027] <TB3>     INFO: PixTestTiming::TBMPhaseScan() done.
[14:35:55.027] <TB3>     INFO:    ----------------------------------------------------------------------
[14:35:55.027] <TB3>     INFO:    PixTestTiming::ROCDelayScan()
[14:35:55.027] <TB3>     INFO:    ----------------------------------------------------------------------
[14:35:55.027] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[14:35:56.732] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[14:35:58.253] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[14:35:59.773] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[14:36:01.293] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[14:36:02.812] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[14:36:04.333] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[14:36:05.853] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[14:36:07.374] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[14:36:09.090] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[14:36:10.610] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[14:36:12.132] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[14:36:13.660] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[14:36:15.187] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[14:36:16.707] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[14:36:18.226] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[14:36:19.746] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[14:36:21.642] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[14:36:23.916] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[14:36:26.190] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[14:36:28.464] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[14:36:30.737] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[14:36:33.012] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[14:36:35.286] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[14:36:36.805] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[14:36:38.701] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[14:36:40.974] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[14:36:43.247] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[14:36:45.521] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[14:36:47.794] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[14:36:50.069] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[14:36:52.343] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[14:36:53.862] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[14:36:55.758] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[14:36:58.031] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[14:37:00.304] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[14:37:02.580] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[14:37:04.854] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[14:37:07.127] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[14:37:09.400] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[14:37:10.922] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[14:37:13.194] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[14:37:15.467] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[14:37:17.740] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[14:37:20.013] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[14:37:22.286] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[14:37:24.560] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[14:37:26.834] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[14:37:28.354] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[14:37:30.250] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[14:37:31.770] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[14:37:33.290] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[14:37:34.810] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[14:37:36.333] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[14:37:37.852] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[14:37:39.372] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[14:37:40.892] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[14:37:42.977] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[14:37:44.496] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[14:37:46.016] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[14:37:47.536] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[14:37:49.057] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[14:37:50.578] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[14:37:52.098] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[14:37:53.001] <TB3>     INFO: ROC Delay Settings: 219
[14:37:53.001] <TB3>     INFO: ROC Header-Trailer/Token Delay: 11
[14:37:53.001] <TB3>     INFO: ROC Port 0 Delay: 3
[14:37:53.001] <TB3>     INFO: ROC Port 1 Delay: 3
[14:37:53.001] <TB3>     INFO: Functional ROC Area: 4
[14:37:53.004] <TB3>     INFO: Test took 118977 ms.
[14:37:53.004] <TB3>     INFO: PixTestTiming::ROCDelayScan() done.
[14:37:53.004] <TB3>     INFO:    ----------------------------------------------------------------------
[14:37:53.004] <TB3>     INFO:    PixTestTiming::TimingTest()
[14:37:53.004] <TB3>     INFO:    ----------------------------------------------------------------------
[14:37:55.143] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 8040 4388 4389 4388 4389 4388 4389 4388 4389 e062 c000 a101 8000 4389 4389 4388 4389 4389 4389 4389 4389 e062 c000 
[14:37:55.143] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 80b1 4388 4388 4388 4388 4388 4388 4388 4388 e022 c000 a102 8040 4389 4389 4388 4389 4389 4389 4389 4388 e022 c000 
[14:37:55.143] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 80c0 4388 4388 4388 4388 4388 4388 4388 4388 e022 c000 a103 80b1 4388 4388 4388 4388 4388 4388 4388 4388 e022 c000 
[14:37:55.143] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[14:38:09.257] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:38:09.257] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[14:38:23.288] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:38:23.288] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[14:38:37.323] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:38:37.323] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[14:38:51.392] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:38:51.392] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[14:39:05.443] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:39:05.444] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[14:39:19.500] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:39:19.500] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[14:39:33.565] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:39:33.565] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[14:39:47.568] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:39:47.568] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[14:40:01.622] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:40:01.622] <TB3>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[14:40:15.710] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:40:16.092] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:40:16.105] <TB3>     INFO: Decoding statistics:
[14:40:16.105] <TB3>     INFO:   General information:
[14:40:16.105] <TB3>     INFO: 	 16bit words read:         240000000
[14:40:16.105] <TB3>     INFO: 	 valid events total:       20000000
[14:40:16.105] <TB3>     INFO: 	 empty events:             20000000
[14:40:16.105] <TB3>     INFO: 	 valid events with pixels: 0
[14:40:16.105] <TB3>     INFO: 	 valid pixel hits:         0
[14:40:16.105] <TB3>     INFO:   Event errors: 	           0
[14:40:16.105] <TB3>     INFO: 	 start marker:             0
[14:40:16.105] <TB3>     INFO: 	 stop marker:              0
[14:40:16.105] <TB3>     INFO: 	 overflow:                 0
[14:40:16.105] <TB3>     INFO: 	 invalid 5bit words:       0
[14:40:16.105] <TB3>     INFO: 	 invalid XOR eye diagram:  0
[14:40:16.105] <TB3>     INFO:   TBM errors: 		           0
[14:40:16.105] <TB3>     INFO: 	 flawed TBM headers:       0
[14:40:16.105] <TB3>     INFO: 	 flawed TBM trailers:      0
[14:40:16.105] <TB3>     INFO: 	 event ID mismatches:      0
[14:40:16.105] <TB3>     INFO:   ROC errors: 		           0
[14:40:16.105] <TB3>     INFO: 	 missing ROC header(s):    0
[14:40:16.105] <TB3>     INFO: 	 misplaced readback start: 0
[14:40:16.105] <TB3>     INFO:   Pixel decoding errors:	   0
[14:40:16.105] <TB3>     INFO: 	 pixel data incomplete:    0
[14:40:16.105] <TB3>     INFO: 	 pixel address:            0
[14:40:16.105] <TB3>     INFO: 	 pulse height fill bit:    0
[14:40:16.105] <TB3>     INFO: 	 buffer corruption:        0
[14:40:16.106] <TB3>     INFO:    ----------------------------------------------------------------------
[14:40:16.106] <TB3>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[14:40:16.106] <TB3>     INFO:    ----------------------------------------------------------------------
[14:40:16.106] <TB3>     INFO:    ----------------------------------------------------------------------
[14:40:16.106] <TB3>     INFO:    Read back bit status: 1
[14:40:16.106] <TB3>     INFO:    ----------------------------------------------------------------------
[14:40:16.106] <TB3>     INFO:    ----------------------------------------------------------------------
[14:40:16.106] <TB3>     INFO:    Timings are good!
[14:40:16.106] <TB3>     INFO:    ----------------------------------------------------------------------
[14:40:16.106] <TB3>     INFO: Test took 142102 ms.
[14:40:16.106] <TB3>     INFO: PixTestTiming::TimingTest() done.
[14:40:16.106] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-O-1-03_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//tbmParameters_C0a.dat
[14:40:16.106] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-O-1-03_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:40:16.106] <TB3>     INFO: PixTestTiming::doTest took 520228 ms.
[14:40:16.106] <TB3>     INFO: PixTestTiming::doTest() done
[14:40:16.106] <TB3>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[14:40:16.106] <TB3>     INFO: Write out TBMPhaseScan_0_V0
[14:40:16.106] <TB3>     INFO: Write out TBMPhaseScan_1_V0
[14:40:16.106] <TB3>     INFO: Write out CombinedTBMPhaseScan_V0
[14:40:16.107] <TB3>     INFO: Write out ROCDelayScan3_V0
[14:40:16.107] <TB3>    DEBUG: <PixTestAlive.cc/init:L77> PixTestAlive::init()
[14:40:16.107] <TB3>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[14:40:16.458] <TB3>     INFO: ######################################################################
[14:40:16.458] <TB3>     INFO: PixTestAlive::doTest()
[14:40:16.460] <TB3>     INFO: ######################################################################
[14:40:16.463] <TB3>     INFO:    ----------------------------------------------------------------------
[14:40:16.463] <TB3>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:40:16.463] <TB3>     INFO:    ----------------------------------------------------------------------
[14:40:16.464] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:40:16.807] <TB3>     INFO: Expecting 41600 events.
[14:40:20.896] <TB3>     INFO: 41600 events read in total (3374ms).
[14:40:20.897] <TB3>     INFO: Test took 4433ms.
[14:40:20.906] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:40:20.906] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[14:40:20.906] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:40:21.276] <TB3>     INFO: PixTestAlive::aliveTest() done
[14:40:21.276] <TB3>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:40:21.276] <TB3>    DEBUG: <PixTestAlive.cc/aliveTest:L188> number of red-efficiency pixels:     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:40:21.279] <TB3>     INFO:    ----------------------------------------------------------------------
[14:40:21.279] <TB3>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:40:21.279] <TB3>     INFO:    ----------------------------------------------------------------------
[14:40:21.280] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:40:21.623] <TB3>     INFO: Expecting 41600 events.
[14:40:24.589] <TB3>     INFO: 41600 events read in total (2250ms).
[14:40:24.589] <TB3>     INFO: Test took 3309ms.
[14:40:24.589] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:40:24.589] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[14:40:24.589] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[14:40:24.590] <TB3>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[14:40:24.994] <TB3>     INFO: PixTestAlive::maskTest() done
[14:40:24.994] <TB3>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:40:24.997] <TB3>     INFO:    ----------------------------------------------------------------------
[14:40:24.997] <TB3>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:40:24.997] <TB3>     INFO:    ----------------------------------------------------------------------
[14:40:24.999] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:40:25.343] <TB3>     INFO: Expecting 41600 events.
[14:40:29.440] <TB3>     INFO: 41600 events read in total (3382ms).
[14:40:29.441] <TB3>     INFO: Test took 4442ms.
[14:40:29.449] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:40:29.450] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[14:40:29.450] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[14:40:29.826] <TB3>     INFO: PixTestAlive::addressDecodingTest() done
[14:40:29.826] <TB3>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:40:29.826] <TB3>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[14:40:29.826] <TB3>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L109> PixTestAlive dtor
[14:40:29.835] <TB3>     INFO: ######################################################################
[14:40:29.835] <TB3>     INFO: PixTestTrim::doTest()
[14:40:29.835] <TB3>     INFO: ######################################################################
[14:40:29.837] <TB3>     INFO:    ----------------------------------------------------------------------
[14:40:29.838] <TB3>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[14:40:29.838] <TB3>     INFO:    ----------------------------------------------------------------------
[14:40:29.916] <TB3>     INFO: ---> VthrComp thr map (minimal VthrComp)
[14:40:29.916] <TB3>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:40:29.930] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:40:29.930] <TB3>     INFO:     run 1 of 1
[14:40:29.930] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:40:30.272] <TB3>     INFO: Expecting 5025280 events.
[14:41:14.637] <TB3>     INFO: 1359704 events read in total (43650ms).
[14:41:58.182] <TB3>     INFO: 2704544 events read in total (87196ms).
[14:42:41.904] <TB3>     INFO: 4058688 events read in total (130918ms).
[14:43:13.943] <TB3>     INFO: 5025280 events read in total (162956ms).
[14:43:13.999] <TB3>     INFO: Test took 164069ms.
[14:43:14.069] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:43:14.195] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:43:16.106] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:43:17.795] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:43:19.181] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:43:20.639] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:43:22.036] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:43:23.409] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:43:24.853] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:43:26.256] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:43:27.659] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:43:29.083] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:43:30.497] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:43:31.910] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:43:33.275] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:43:34.640] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:43:36.055] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:43:37.502] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 225624064
[14:43:37.505] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 104.146 minThrLimit = 103.983 minThrNLimit = 136.012 -> result = 104.146 -> 104
[14:43:37.506] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.3412 minThrLimit = 91.3393 minThrNLimit = 123.439 -> result = 91.3412 -> 91
[14:43:37.506] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.684 minThrLimit = 94.684 minThrNLimit = 119.206 -> result = 94.684 -> 94
[14:43:37.507] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.191 minThrLimit = 101.168 minThrNLimit = 132.786 -> result = 101.191 -> 101
[14:43:37.507] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.4092 minThrLimit = 92.3795 minThrNLimit = 119.679 -> result = 92.4092 -> 92
[14:43:37.508] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.4908 minThrLimit = 89.4402 minThrNLimit = 114.963 -> result = 89.4908 -> 89
[14:43:37.508] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.6098 minThrLimit = 99.608 minThrNLimit = 132.26 -> result = 99.6098 -> 99
[14:43:37.508] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.8066 minThrLimit = 99.7913 minThrNLimit = 125.855 -> result = 99.8066 -> 99
[14:43:37.509] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.637 minThrLimit = 100.627 minThrNLimit = 125.733 -> result = 100.637 -> 100
[14:43:37.509] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 102.635 minThrLimit = 102.584 minThrNLimit = 129.296 -> result = 102.635 -> 102
[14:43:37.510] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.2444 minThrLimit = 98.2421 minThrNLimit = 124.39 -> result = 98.2444 -> 98
[14:43:37.510] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.8311 minThrLimit = 99.7447 minThrNLimit = 124.874 -> result = 99.8311 -> 99
[14:43:37.511] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.2904 minThrLimit = 90.2873 minThrNLimit = 115.073 -> result = 90.2904 -> 90
[14:43:37.511] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.761 minThrLimit = 94.7556 minThrNLimit = 119.123 -> result = 94.761 -> 94
[14:43:37.511] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.0326 minThrLimit = 98.0165 minThrNLimit = 125.095 -> result = 98.0326 -> 98
[14:43:37.512] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 103.221 minThrLimit = 103.091 minThrNLimit = 132.457 -> result = 103.221 -> 103
[14:43:37.512] <TB3>     INFO: ROC 0 VthrComp = 104
[14:43:37.512] <TB3>     INFO: ROC 1 VthrComp = 91
[14:43:37.512] <TB3>     INFO: ROC 2 VthrComp = 94
[14:43:37.512] <TB3>     INFO: ROC 3 VthrComp = 101
[14:43:37.513] <TB3>     INFO: ROC 4 VthrComp = 92
[14:43:37.516] <TB3>     INFO: ROC 5 VthrComp = 89
[14:43:37.516] <TB3>     INFO: ROC 6 VthrComp = 99
[14:43:37.517] <TB3>     INFO: ROC 7 VthrComp = 99
[14:43:37.517] <TB3>     INFO: ROC 8 VthrComp = 100
[14:43:37.518] <TB3>     INFO: ROC 9 VthrComp = 102
[14:43:37.518] <TB3>     INFO: ROC 10 VthrComp = 98
[14:43:37.518] <TB3>     INFO: ROC 11 VthrComp = 99
[14:43:37.518] <TB3>     INFO: ROC 12 VthrComp = 90
[14:43:37.519] <TB3>     INFO: ROC 13 VthrComp = 94
[14:43:37.519] <TB3>     INFO: ROC 14 VthrComp = 98
[14:43:37.520] <TB3>     INFO: ROC 15 VthrComp = 103
[14:43:37.520] <TB3>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[14:43:37.520] <TB3>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:43:37.536] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:43:37.536] <TB3>     INFO:     run 1 of 1
[14:43:37.537] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:43:37.887] <TB3>     INFO: Expecting 5025280 events.
[14:44:14.164] <TB3>     INFO: 883744 events read in total (35562ms).
[14:44:49.804] <TB3>     INFO: 1766096 events read in total (71202ms).
[14:45:25.539] <TB3>     INFO: 2647344 events read in total (106937ms).
[14:46:01.107] <TB3>     INFO: 3519072 events read in total (142505ms).
[14:46:36.700] <TB3>     INFO: 4387184 events read in total (178099ms).
[14:47:04.613] <TB3>     INFO: 5025280 events read in total (206011ms).
[14:47:04.691] <TB3>     INFO: Test took 207155ms.
[14:47:04.888] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:47:05.288] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:47:06.934] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:47:08.477] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:47:10.018] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:47:11.566] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:47:13.126] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:47:14.679] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:47:16.218] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:47:17.791] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:47:19.357] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:47:20.947] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:47:22.506] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:47:24.080] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:47:25.623] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:47:27.172] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:47:28.834] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:47:30.486] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 239644672
[14:47:30.491] <TB3>     INFO:    roc 0 with ID = 0  has maximal Vcal 57.9374 for pixel 14/4 mean/min/max = 46.1141/34.2507/57.9775
[14:47:30.492] <TB3>     INFO:    roc 1 with ID = 1  has maximal Vcal 55.1157 for pixel 0/1 mean/min/max = 44.3949/33.6085/55.1814
[14:47:30.493] <TB3>     INFO:    roc 2 with ID = 2  has maximal Vcal 56.4742 for pixel 0/13 mean/min/max = 45.0438/33.5745/56.513
[14:47:30.495] <TB3>     INFO:    roc 3 with ID = 3  has maximal Vcal 54.072 for pixel 23/79 mean/min/max = 43.2201/31.6406/54.7996
[14:47:30.495] <TB3>     INFO:    roc 4 with ID = 4  has maximal Vcal 58.6077 for pixel 0/21 mean/min/max = 45.6798/32.742/58.6177
[14:47:30.496] <TB3>     INFO:    roc 5 with ID = 5  has maximal Vcal 54.9851 for pixel 17/1 mean/min/max = 44.8065/34.5872/55.0258
[14:47:30.496] <TB3>     INFO:    roc 6 with ID = 6  has maximal Vcal 55.786 for pixel 0/2 mean/min/max = 43.9177/31.9315/55.9038
[14:47:30.497] <TB3>     INFO:    roc 7 with ID = 7  has maximal Vcal 57.3588 for pixel 5/2 mean/min/max = 44.6707/31.8932/57.4482
[14:47:30.498] <TB3>     INFO:    roc 8 with ID = 8  has maximal Vcal 56.6556 for pixel 10/38 mean/min/max = 44.4456/32.1789/56.7122
[14:47:30.498] <TB3>     INFO:    roc 9 with ID = 9  has maximal Vcal 55.8552 for pixel 24/32 mean/min/max = 44.265/32.4471/56.0828
[14:47:30.499] <TB3>     INFO:    roc 10 with ID = 10  has maximal Vcal 54.5662 for pixel 14/13 mean/min/max = 43.3586/31.5411/55.1762
[14:47:30.499] <TB3>     INFO:    roc 11 with ID = 11  has maximal Vcal 58.2386 for pixel 11/7 mean/min/max = 45.3623/32.4641/58.2605
[14:47:30.500] <TB3>     INFO:    roc 12 with ID = 12  has maximal Vcal 56.7885 for pixel 51/5 mean/min/max = 45.2904/33.7307/56.8501
[14:47:30.500] <TB3>     INFO:    roc 13 with ID = 13  has maximal Vcal 55.9635 for pixel 23/32 mean/min/max = 44.5886/33.209/55.9682
[14:47:30.501] <TB3>     INFO:    roc 14 with ID = 14  has maximal Vcal 55.0115 for pixel 18/1 mean/min/max = 43.5704/31.9935/55.1473
[14:47:30.501] <TB3>     INFO:    roc 15 with ID = 15  has maximal Vcal 56.9988 for pixel 0/8 mean/min/max = 44.5131/32.0186/57.0077
[14:47:30.502] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:47:30.636] <TB3>     INFO: Expecting 411648 events.
[14:47:38.256] <TB3>     INFO: 411648 events read in total (6905ms).
[14:47:38.263] <TB3>     INFO: Expecting 411648 events.
[14:47:45.910] <TB3>     INFO: 411648 events read in total (6984ms).
[14:47:45.920] <TB3>     INFO: Expecting 411648 events.
[14:47:53.558] <TB3>     INFO: 411648 events read in total (6979ms).
[14:47:53.570] <TB3>     INFO: Expecting 411648 events.
[14:48:01.245] <TB3>     INFO: 411648 events read in total (7013ms).
[14:48:01.260] <TB3>     INFO: Expecting 411648 events.
[14:48:08.906] <TB3>     INFO: 411648 events read in total (6994ms).
[14:48:08.923] <TB3>     INFO: Expecting 411648 events.
[14:48:16.591] <TB3>     INFO: 411648 events read in total (7013ms).
[14:48:16.613] <TB3>     INFO: Expecting 411648 events.
[14:48:24.232] <TB3>     INFO: 411648 events read in total (6974ms).
[14:48:24.255] <TB3>     INFO: Expecting 411648 events.
[14:48:31.846] <TB3>     INFO: 411648 events read in total (6943ms).
[14:48:31.870] <TB3>     INFO: Expecting 411648 events.
[14:48:39.533] <TB3>     INFO: 411648 events read in total (7013ms).
[14:48:39.560] <TB3>     INFO: Expecting 411648 events.
[14:48:47.235] <TB3>     INFO: 411648 events read in total (7032ms).
[14:48:47.265] <TB3>     INFO: Expecting 411648 events.
[14:48:54.950] <TB3>     INFO: 411648 events read in total (7048ms).
[14:48:54.984] <TB3>     INFO: Expecting 411648 events.
[14:49:02.611] <TB3>     INFO: 411648 events read in total (6995ms).
[14:49:02.646] <TB3>     INFO: Expecting 411648 events.
[14:49:10.313] <TB3>     INFO: 411648 events read in total (7031ms).
[14:49:10.351] <TB3>     INFO: Expecting 411648 events.
[14:49:17.987] <TB3>     INFO: 411648 events read in total (7002ms).
[14:49:18.028] <TB3>     INFO: Expecting 411648 events.
[14:49:25.759] <TB3>     INFO: 411648 events read in total (7101ms).
[14:49:25.804] <TB3>     INFO: Expecting 411648 events.
[14:49:33.410] <TB3>     INFO: 411648 events read in total (6983ms).
[14:49:33.454] <TB3>     INFO: Test took 122952ms.
[14:49:33.985] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2998 < 35 for itrim = 119; old thr = 34.501 ... break
[14:49:34.033] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.8098 < 35 for itrim+1 = 105; old thr = 34.8861 ... break
[14:49:34.071] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.1279 < 35 for itrim+1 = 104; old thr = 34.9601 ... break
[14:49:34.118] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3702 < 35 for itrim = 100; old thr = 33.7689 ... break
[14:49:34.155] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3395 < 35 for itrim = 111; old thr = 33.9216 ... break
[14:49:34.203] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.8217 < 35 for itrim+1 = 108; old thr = 34.5754 ... break
[14:49:34.243] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2465 < 35 for itrim = 95; old thr = 34.3154 ... break
[14:49:34.279] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3293 < 35 for itrim = 94; old thr = 34.3715 ... break
[14:49:34.322] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1548 < 35 for itrim = 113; old thr = 34.7841 ... break
[14:49:34.369] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0384 < 35 for itrim = 116; old thr = 34.4813 ... break
[14:49:34.417] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3677 < 35 for itrim = 108; old thr = 34.1892 ... break
[14:49:34.451] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0126 < 35 for itrim = 106; old thr = 34.5634 ... break
[14:49:34.491] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.3703 < 35 for itrim+1 = 107; old thr = 34.9454 ... break
[14:49:34.529] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3524 < 35 for itrim = 97; old thr = -2 ... break
[14:49:34.573] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0078 < 35 for itrim = 104; old thr = 34.6198 ... break
[14:49:34.610] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2196 < 35 for itrim = 113; old thr = 34.3388 ... break
[14:49:34.687] <TB3>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[14:49:34.697] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:49:34.697] <TB3>     INFO:     run 1 of 1
[14:49:34.698] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:49:35.041] <TB3>     INFO: Expecting 5025280 events.
[14:50:11.235] <TB3>     INFO: 869568 events read in total (35479ms).
[14:50:46.797] <TB3>     INFO: 1737864 events read in total (71041ms).
[14:51:22.278] <TB3>     INFO: 2605120 events read in total (106522ms).
[14:51:57.518] <TB3>     INFO: 3462592 events read in total (141762ms).
[14:52:32.722] <TB3>     INFO: 4316216 events read in total (176967ms).
[14:53:03.861] <TB3>     INFO: 5025280 events read in total (208105ms).
[14:53:03.942] <TB3>     INFO: Test took 209245ms.
[14:53:04.122] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:53:04.478] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:53:05.986] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:53:07.469] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:53:08.951] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:53:10.446] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:53:11.969] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:53:13.467] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:53:14.968] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:53:16.481] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:53:17.992] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:53:19.533] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:53:21.035] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:53:22.578] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:53:24.086] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:53:25.583] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:53:27.095] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:53:28.625] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 279781376
[14:53:28.628] <TB3>     INFO: ---> TrimStepCorr4 extremal thresholds: 11.980857 .. 49.440056
[14:53:28.703] <TB3>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 1 .. 59 (-1/-1) hits flags = 528 (plus default)
[14:53:28.714] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:53:28.714] <TB3>     INFO:     run 1 of 1
[14:53:28.714] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:53:29.062] <TB3>     INFO: Expecting 1963520 events.
[14:54:10.934] <TB3>     INFO: 1165640 events read in total (41157ms).
[14:54:39.113] <TB3>     INFO: 1963520 events read in total (69336ms).
[14:54:39.137] <TB3>     INFO: Test took 70424ms.
[14:54:39.180] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:54:39.260] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:54:40.303] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:54:41.350] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:54:42.390] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:54:43.432] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:54:44.470] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:54:45.512] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:54:46.555] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:54:47.594] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:54:48.630] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:54:49.676] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:54:50.725] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:54:51.768] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:54:52.820] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:54:53.906] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:54:54.983] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:54:56.051] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 262090752
[14:54:56.134] <TB3>     INFO: ---> TrimStepCorr2 extremal thresholds: 17.424197 .. 43.865131
[14:54:56.210] <TB3>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 7 .. 53 (-1/-1) hits flags = 528 (plus default)
[14:54:56.220] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:54:56.220] <TB3>     INFO:     run 1 of 1
[14:54:56.221] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:54:56.567] <TB3>     INFO: Expecting 1564160 events.
[14:55:39.797] <TB3>     INFO: 1175520 events read in total (42515ms).
[14:55:53.693] <TB3>     INFO: 1564160 events read in total (56411ms).
[14:55:53.709] <TB3>     INFO: Test took 57488ms.
[14:55:53.741] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:55:53.803] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:55:54.779] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:55:55.766] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:55:56.744] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:55:57.735] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:55:58.721] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:55:59.713] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:56:00.714] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:56:01.709] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:56:02.700] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:56:03.691] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:56:04.683] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:56:05.673] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:56:06.671] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:56:07.660] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:56:08.659] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:56:09.683] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 332935168
[14:56:09.768] <TB3>     INFO: ---> TrimStepCorr1a extremal thresholds: 21.048423 .. 41.745836
[14:56:09.846] <TB3>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 11 .. 51 (-1/-1) hits flags = 528 (plus default)
[14:56:09.857] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:56:09.857] <TB3>     INFO:     run 1 of 1
[14:56:09.857] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:56:10.206] <TB3>     INFO: Expecting 1364480 events.
[14:56:51.002] <TB3>     INFO: 1167752 events read in total (41081ms).
[14:56:59.212] <TB3>     INFO: 1364480 events read in total (48291ms).
[14:56:59.223] <TB3>     INFO: Test took 49366ms.
[14:56:59.251] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:56:59.314] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:57:00.295] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:57:01.284] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:57:02.261] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:57:03.241] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:57:04.216] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:57:05.194] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:57:06.174] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:57:07.157] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:57:08.138] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:57:09.120] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:57:10.105] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:57:11.139] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:57:12.087] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:57:13.025] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:57:14.009] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:57:15.017] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 337068032
[14:57:15.103] <TB3>     INFO: ---> TrimStepCorr1b extremal thresholds: 23.979048 .. 41.745836
[14:57:15.180] <TB3>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 13 .. 51 (-1/-1) hits flags = 528 (plus default)
[14:57:15.191] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:57:15.191] <TB3>     INFO:     run 1 of 1
[14:57:15.191] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:57:15.541] <TB3>     INFO: Expecting 1297920 events.
[14:57:56.468] <TB3>     INFO: 1149096 events read in total (40210ms).
[14:58:02.146] <TB3>     INFO: 1297920 events read in total (45888ms).
[14:58:02.163] <TB3>     INFO: Test took 46972ms.
[14:58:02.194] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:58:02.255] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:58:03.191] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:58:04.135] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:58:05.071] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:58:06.006] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:58:06.941] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:58:07.886] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:58:08.828] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:58:09.768] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:58:10.699] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:58:11.633] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:58:12.566] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:58:13.501] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:58:14.452] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:58:15.387] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:58:16.327] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:58:17.273] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 348073984
[14:58:17.358] <TB3>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[14:58:17.359] <TB3>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[14:58:17.370] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:58:17.370] <TB3>     INFO:     run 1 of 1
[14:58:17.371] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:58:17.715] <TB3>     INFO: Expecting 1364480 events.
[14:58:58.125] <TB3>     INFO: 1075328 events read in total (39695ms).
[14:59:09.079] <TB3>     INFO: 1364480 events read in total (50650ms).
[14:59:09.101] <TB3>     INFO: Test took 51730ms.
[14:59:09.139] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:59:09.211] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:59:10.180] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:59:11.153] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:59:12.119] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:59:13.087] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:59:14.055] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:59:15.026] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:59:15.996] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:59:16.970] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:59:17.935] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:59:18.906] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:59:19.876] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:59:20.861] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:59:21.835] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:59:22.822] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:59:23.791] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:59:24.768] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 360148992
[14:59:24.818] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-03_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters35_C0.dat
[14:59:24.819] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-03_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters35_C1.dat
[14:59:24.821] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-03_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters35_C2.dat
[14:59:24.821] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-03_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters35_C3.dat
[14:59:24.821] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-03_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters35_C4.dat
[14:59:24.822] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-03_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters35_C5.dat
[14:59:24.822] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-03_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters35_C6.dat
[14:59:24.822] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-03_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters35_C7.dat
[14:59:24.822] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-03_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters35_C8.dat
[14:59:24.822] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-03_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters35_C9.dat
[14:59:24.822] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-03_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters35_C10.dat
[14:59:24.822] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-03_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters35_C11.dat
[14:59:24.822] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-03_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters35_C12.dat
[14:59:24.822] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-03_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters35_C13.dat
[14:59:24.822] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-03_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters35_C14.dat
[14:59:24.823] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-03_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters35_C15.dat
[14:59:24.823] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-1-03_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//trimParameters35_C0.dat
[14:59:24.830] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-1-03_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//trimParameters35_C1.dat
[14:59:24.837] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-1-03_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//trimParameters35_C2.dat
[14:59:24.844] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-1-03_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//trimParameters35_C3.dat
[14:59:24.851] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-1-03_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//trimParameters35_C4.dat
[14:59:24.858] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-1-03_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//trimParameters35_C5.dat
[14:59:24.865] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-1-03_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//trimParameters35_C6.dat
[14:59:24.872] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-1-03_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//trimParameters35_C7.dat
[14:59:24.879] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-1-03_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//trimParameters35_C8.dat
[14:59:24.886] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-1-03_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//trimParameters35_C9.dat
[14:59:24.893] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-1-03_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//trimParameters35_C10.dat
[14:59:24.900] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-1-03_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//trimParameters35_C11.dat
[14:59:24.907] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-1-03_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//trimParameters35_C12.dat
[14:59:24.915] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-1-03_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//trimParameters35_C13.dat
[14:59:24.922] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-1-03_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//trimParameters35_C14.dat
[14:59:24.929] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-1-03_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//trimParameters35_C15.dat
[14:59:24.936] <TB3>     INFO: PixTestTrim::trimTest() done
[14:59:24.936] <TB3>     INFO: vtrim:     119 105 104 100 111 108  95  94 113 116 108 106 107  97 104 113 
[14:59:24.936] <TB3>     INFO: vthrcomp:  104  91  94 101  92  89  99  99 100 102  98  99  90  94  98 103 
[14:59:24.936] <TB3>     INFO: vcal mean:  35.00  34.98  34.99  34.98  35.03  34.99  34.99  34.94  34.99  34.97  34.95  34.97  35.03  34.96  35.02  35.01 
[14:59:24.936] <TB3>     INFO: vcal RMS:    0.79   0.72   0.75   0.78   0.79   0.77   0.75   0.81   0.83   0.82   0.79   0.85   0.76   0.76   0.81   0.83 
[14:59:24.936] <TB3>     INFO: bits mean:   9.17   9.47   9.33   9.89   8.96   9.58   9.40   9.53   9.95  10.20  10.20   9.56   8.95   9.70  10.29   9.77 
[14:59:24.936] <TB3>     INFO: bits RMS:    2.53   2.57   2.63   2.73   2.84   2.36   2.89   2.76   2.56   2.45   2.55   2.66   2.77   2.49   2.53   2.67 
[14:59:24.949] <TB3>     INFO:    ----------------------------------------------------------------------
[14:59:24.949] <TB3>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[14:59:24.949] <TB3>     INFO:    ----------------------------------------------------------------------
[14:59:24.951] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[14:59:24.951] <TB3>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[14:59:24.962] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:59:24.962] <TB3>     INFO:     run 1 of 1
[14:59:24.963] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:59:25.322] <TB3>     INFO: Expecting 4160000 events.
[15:00:12.025] <TB3>     INFO: 1126925 events read in total (45989ms).
[15:00:57.713] <TB3>     INFO: 2243410 events read in total (91676ms).
[15:01:43.339] <TB3>     INFO: 3347195 events read in total (137302ms).
[15:02:17.116] <TB3>     INFO: 4160000 events read in total (171079ms).
[15:02:17.179] <TB3>     INFO: Test took 172216ms.
[15:02:17.310] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:02:17.580] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:02:19.458] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:02:21.315] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:02:23.132] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:02:24.961] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:02:26.820] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:02:28.703] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:02:30.528] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:02:32.394] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:02:34.252] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:02:36.148] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:02:38.007] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:02:39.899] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:02:41.723] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:02:43.545] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:02:45.349] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:02:47.249] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 313438208
[15:02:47.251] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[15:02:47.326] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[15:02:47.326] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 168 (-1/-1) hits flags = 528 (plus default)
[15:02:47.338] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:02:47.338] <TB3>     INFO:     run 1 of 1
[15:02:47.338] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:02:47.688] <TB3>     INFO: Expecting 3515200 events.
[15:03:35.641] <TB3>     INFO: 1180755 events read in total (47234ms).
[15:04:22.478] <TB3>     INFO: 2343715 events read in total (94071ms).
[15:05:08.752] <TB3>     INFO: 3498905 events read in total (140345ms).
[15:05:09.758] <TB3>     INFO: 3515200 events read in total (141351ms).
[15:05:09.796] <TB3>     INFO: Test took 142458ms.
[15:05:09.892] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:05:10.090] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:05:11.757] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:05:13.461] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:05:15.176] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:05:16.886] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:05:18.632] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:05:20.356] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:05:22.068] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:05:23.751] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:05:25.439] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:05:27.124] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:05:28.828] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:05:30.526] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:05:32.259] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:05:33.985] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:05:35.721] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:05:37.426] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 385261568
[15:05:37.428] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[15:05:37.505] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[15:05:37.505] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 154 (-1/-1) hits flags = 528 (plus default)
[15:05:37.516] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:05:37.516] <TB3>     INFO:     run 1 of 1
[15:05:37.517] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:05:37.865] <TB3>     INFO: Expecting 3224000 events.
[15:06:27.079] <TB3>     INFO: 1242315 events read in total (48500ms).
[15:07:15.492] <TB3>     INFO: 2458915 events read in total (96913ms).
[15:07:44.765] <TB3>     INFO: 3224000 events read in total (126186ms).
[15:07:44.803] <TB3>     INFO: Test took 127286ms.
[15:07:44.881] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:07:45.044] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:07:46.672] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:07:48.361] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:07:50.044] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:07:51.717] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:07:53.417] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:07:55.128] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:07:56.817] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:07:58.469] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:08:00.117] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:08:01.740] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:08:03.401] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:08:05.064] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:08:06.760] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:08:08.465] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:08:10.171] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:08:11.813] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 385265664
[15:08:11.814] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[15:08:11.889] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[15:08:11.889] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 154 (-1/-1) hits flags = 528 (plus default)
[15:08:11.902] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:08:11.902] <TB3>     INFO:     run 1 of 1
[15:08:11.902] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:08:12.245] <TB3>     INFO: Expecting 3224000 events.
[15:09:01.239] <TB3>     INFO: 1241615 events read in total (48279ms).
[15:09:48.567] <TB3>     INFO: 2457775 events read in total (95607ms).
[15:10:18.166] <TB3>     INFO: 3224000 events read in total (125206ms).
[15:10:18.201] <TB3>     INFO: Test took 126299ms.
[15:10:18.277] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:10:18.432] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:10:20.080] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:10:21.764] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:10:23.432] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:10:25.036] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:10:26.673] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:10:28.320] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:10:29.940] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:10:31.527] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:10:33.102] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:10:34.671] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:10:36.268] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:10:37.859] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:10:39.477] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:10:41.095] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:10:42.717] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:10:44.297] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 385265664
[15:10:44.298] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[15:10:44.373] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[15:10:44.373] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 154 (-1/-1) hits flags = 528 (plus default)
[15:10:44.383] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:10:44.383] <TB3>     INFO:     run 1 of 1
[15:10:44.383] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:10:44.729] <TB3>     INFO: Expecting 3224000 events.
[15:11:33.694] <TB3>     INFO: 1240810 events read in total (48251ms).
[15:12:20.673] <TB3>     INFO: 2456450 events read in total (95230ms).
[15:12:50.586] <TB3>     INFO: 3224000 events read in total (125144ms).
[15:12:50.622] <TB3>     INFO: Test took 126239ms.
[15:12:50.704] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:12:50.874] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:12:52.572] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:12:54.262] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:12:55.890] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:12:57.520] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:12:59.161] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:13:00.805] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:13:02.435] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:13:04.092] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:13:05.670] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:13:07.225] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:13:08.817] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:13:10.405] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:13:12.029] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:13:13.654] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:13:15.286] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:13:16.895] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 385265664
[15:13:16.896] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 8.18316, thr difference RMS: 1.62956
[15:13:16.896] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 8.02492, thr difference RMS: 1.33207
[15:13:16.897] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 8.68221, thr difference RMS: 1.47588
[15:13:16.897] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 7.67846, thr difference RMS: 1.4753
[15:13:16.897] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 8.27568, thr difference RMS: 1.3673
[15:13:16.897] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 8.23936, thr difference RMS: 1.31629
[15:13:16.898] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 8.24089, thr difference RMS: 1.44708
[15:13:16.898] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 9.11771, thr difference RMS: 1.66124
[15:13:16.898] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 7.99955, thr difference RMS: 1.71781
[15:13:16.898] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 8.22595, thr difference RMS: 1.91602
[15:13:16.898] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 8.00269, thr difference RMS: 1.44199
[15:13:16.899] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 8.78438, thr difference RMS: 1.78385
[15:13:16.899] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 8.12786, thr difference RMS: 1.51048
[15:13:16.899] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 8.73825, thr difference RMS: 1.41065
[15:13:16.899] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 8.39164, thr difference RMS: 1.80965
[15:13:16.899] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 8.11602, thr difference RMS: 1.59927
[15:13:16.900] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 8.11041, thr difference RMS: 1.60324
[15:13:16.900] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 7.98977, thr difference RMS: 1.32252
[15:13:16.900] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 8.67204, thr difference RMS: 1.46501
[15:13:16.900] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 7.63201, thr difference RMS: 1.49787
[15:13:16.901] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 8.16046, thr difference RMS: 1.38714
[15:13:16.901] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 8.17421, thr difference RMS: 1.29386
[15:13:16.901] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 8.33731, thr difference RMS: 1.41895
[15:13:16.901] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 9.19975, thr difference RMS: 1.64777
[15:13:16.901] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 7.86986, thr difference RMS: 1.68984
[15:13:16.902] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 8.18661, thr difference RMS: 1.87815
[15:13:16.902] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 7.88721, thr difference RMS: 1.42718
[15:13:16.902] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 8.82056, thr difference RMS: 1.7973
[15:13:16.902] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 8.02401, thr difference RMS: 1.49347
[15:13:16.902] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 8.74126, thr difference RMS: 1.39245
[15:13:16.903] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 8.31447, thr difference RMS: 1.82308
[15:13:16.903] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 8.13081, thr difference RMS: 1.59055
[15:13:16.903] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 8.10143, thr difference RMS: 1.59545
[15:13:16.903] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 7.99057, thr difference RMS: 1.3302
[15:13:16.904] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 8.74176, thr difference RMS: 1.44429
[15:13:16.904] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 7.72938, thr difference RMS: 1.49397
[15:13:16.904] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 8.14852, thr difference RMS: 1.36314
[15:13:16.904] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 8.20424, thr difference RMS: 1.30042
[15:13:16.905] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 8.50625, thr difference RMS: 1.41228
[15:13:16.905] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 9.36375, thr difference RMS: 1.6144
[15:13:16.905] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 7.84611, thr difference RMS: 1.65505
[15:13:16.905] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 8.20121, thr difference RMS: 1.9182
[15:13:16.905] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 7.82914, thr difference RMS: 1.43685
[15:13:16.906] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 8.80217, thr difference RMS: 1.78885
[15:13:16.906] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 7.97374, thr difference RMS: 1.49398
[15:13:16.906] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 8.84714, thr difference RMS: 1.38911
[15:13:16.906] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 8.47229, thr difference RMS: 1.80503
[15:13:16.907] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 8.10593, thr difference RMS: 1.5703
[15:13:16.907] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 8.06112, thr difference RMS: 1.60398
[15:13:16.907] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 8.05913, thr difference RMS: 1.31485
[15:13:16.907] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 8.93357, thr difference RMS: 1.44115
[15:13:16.907] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 7.81203, thr difference RMS: 1.48447
[15:13:16.908] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 8.20945, thr difference RMS: 1.37796
[15:13:16.908] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 8.29791, thr difference RMS: 1.29302
[15:13:16.908] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 8.60505, thr difference RMS: 1.42449
[15:13:16.908] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 9.57228, thr difference RMS: 1.64372
[15:13:16.909] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 7.87133, thr difference RMS: 1.69368
[15:13:16.909] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 8.2259, thr difference RMS: 1.92099
[15:13:16.909] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 7.83147, thr difference RMS: 1.41153
[15:13:16.909] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 8.90973, thr difference RMS: 1.78197
[15:13:16.910] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 7.91146, thr difference RMS: 1.48747
[15:13:16.910] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 9.10859, thr difference RMS: 1.36882
[15:13:16.910] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 8.54035, thr difference RMS: 1.80627
[15:13:16.910] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 8.14705, thr difference RMS: 1.57537
[15:13:17.036] <TB3>     INFO: PixTestTrim::trimBitTest() done 
[15:13:17.039] <TB3>     INFO: PixTestTrim::doTest() done, duration: 1967 seconds
[15:13:17.039] <TB3>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[15:13:17.748] <TB3>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[15:13:17.748] <TB3>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[15:13:17.751] <TB3>     INFO: ######################################################################
[15:13:17.752] <TB3>     INFO: PixTestScurves::doTest() ntrig = 200
[15:13:17.752] <TB3>     INFO: ######################################################################
[15:13:17.752] <TB3>     INFO:    ----------------------------------------------------------------------
[15:13:17.754] <TB3>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[15:13:17.754] <TB3>     INFO:    ----------------------------------------------------------------------
[15:13:17.754] <TB3>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[15:13:17.766] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 200
[15:13:17.766] <TB3>     INFO:     run 1 of 1
[15:13:17.767] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:13:18.114] <TB3>     INFO: Expecting 59072000 events.
[15:13:47.603] <TB3>     INFO: 1072800 events read in total (28774ms).
[15:14:16.806] <TB3>     INFO: 2141200 events read in total (57977ms).
[15:14:45.001] <TB3>     INFO: 3209600 events read in total (87172ms).
[15:15:15.249] <TB3>     INFO: 4282200 events read in total (116420ms).
[15:15:44.587] <TB3>     INFO: 5350400 events read in total (145758ms).
[15:16:13.472] <TB3>     INFO: 6420400 events read in total (174643ms).
[15:16:42.852] <TB3>     INFO: 7491600 events read in total (204023ms).
[15:17:12.042] <TB3>     INFO: 8560000 events read in total (233213ms).
[15:17:40.953] <TB3>     INFO: 9629200 events read in total (262124ms).
[15:18:09.923] <TB3>     INFO: 10701200 events read in total (291094ms).
[15:18:38.931] <TB3>     INFO: 11769400 events read in total (320102ms).
[15:19:08.237] <TB3>     INFO: 12839200 events read in total (349409ms).
[15:19:38.187] <TB3>     INFO: 13910400 events read in total (379358ms).
[15:20:07.144] <TB3>     INFO: 14978600 events read in total (408315ms).
[15:20:36.167] <TB3>     INFO: 16048200 events read in total (437338ms).
[15:21:05.136] <TB3>     INFO: 17119600 events read in total (466307ms).
[15:21:33.908] <TB3>     INFO: 18188000 events read in total (495079ms).
[15:22:02.957] <TB3>     INFO: 19257800 events read in total (524128ms).
[15:22:31.673] <TB3>     INFO: 20328800 events read in total (552844ms).
[15:23:00.375] <TB3>     INFO: 21397200 events read in total (581546ms).
[15:23:29.054] <TB3>     INFO: 22467800 events read in total (610225ms).
[15:23:57.796] <TB3>     INFO: 23538600 events read in total (638967ms).
[15:24:26.751] <TB3>     INFO: 24607000 events read in total (667922ms).
[15:24:56.033] <TB3>     INFO: 25677600 events read in total (697204ms).
[15:25:25.079] <TB3>     INFO: 26748000 events read in total (726250ms).
[15:25:53.785] <TB3>     INFO: 27816400 events read in total (754956ms).
[15:26:22.534] <TB3>     INFO: 28887200 events read in total (783705ms).
[15:26:51.516] <TB3>     INFO: 29957400 events read in total (812687ms).
[15:27:20.121] <TB3>     INFO: 31025600 events read in total (841292ms).
[15:27:48.897] <TB3>     INFO: 32096800 events read in total (870068ms).
[15:28:17.838] <TB3>     INFO: 33166600 events read in total (899009ms).
[15:28:46.959] <TB3>     INFO: 34235200 events read in total (928130ms).
[15:29:15.719] <TB3>     INFO: 35306800 events read in total (956890ms).
[15:29:44.484] <TB3>     INFO: 36376000 events read in total (985655ms).
[15:30:13.099] <TB3>     INFO: 37444000 events read in total (1014270ms).
[15:30:42.161] <TB3>     INFO: 38513600 events read in total (1043332ms).
[15:31:10.793] <TB3>     INFO: 39584000 events read in total (1071964ms).
[15:31:39.558] <TB3>     INFO: 40652000 events read in total (1100729ms).
[15:32:08.254] <TB3>     INFO: 41719200 events read in total (1129425ms).
[15:32:37.070] <TB3>     INFO: 42789800 events read in total (1158241ms).
[15:33:05.695] <TB3>     INFO: 43858600 events read in total (1186866ms).
[15:33:34.627] <TB3>     INFO: 44926600 events read in total (1215798ms).
[15:34:03.579] <TB3>     INFO: 45994400 events read in total (1244750ms).
[15:34:32.510] <TB3>     INFO: 47066000 events read in total (1273681ms).
[15:35:02.365] <TB3>     INFO: 48133800 events read in total (1303536ms).
[15:35:31.157] <TB3>     INFO: 49202000 events read in total (1332328ms).
[15:35:59.794] <TB3>     INFO: 50271200 events read in total (1360965ms).
[15:36:28.396] <TB3>     INFO: 51341200 events read in total (1389567ms).
[15:36:56.986] <TB3>     INFO: 52409000 events read in total (1418157ms).
[15:37:25.641] <TB3>     INFO: 53477200 events read in total (1446812ms).
[15:37:54.143] <TB3>     INFO: 54549000 events read in total (1475314ms).
[15:38:22.678] <TB3>     INFO: 55617000 events read in total (1503849ms).
[15:38:51.286] <TB3>     INFO: 56684800 events read in total (1532457ms).
[15:39:20.079] <TB3>     INFO: 57754000 events read in total (1561250ms).
[15:39:48.947] <TB3>     INFO: 58824800 events read in total (1590118ms).
[15:39:55.686] <TB3>     INFO: 59072000 events read in total (1596857ms).
[15:39:55.711] <TB3>     INFO: Test took 1597944ms.
[15:39:55.774] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:39:55.898] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:39:55.898] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:39:57.053] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:39:57.053] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:39:58.200] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:39:58.200] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:39:59.380] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:39:59.380] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:40:00.558] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:40:00.558] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:40:01.727] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:40:01.727] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:40:02.879] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:40:02.879] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:40:04.064] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:40:04.064] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:40:05.237] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:40:05.237] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:40:06.394] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:40:06.394] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:40:07.569] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:40:07.569] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:40:08.734] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:40:08.734] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:40:09.902] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:40:09.902] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:40:11.086] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:40:11.086] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:40:12.263] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:40:12.263] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:40:13.437] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:40:13.437] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[15:40:14.601] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 432140288
[15:40:14.633] <TB3>     INFO: PixTestScurves::scurves() done 
[15:40:14.633] <TB3>     INFO: Vcal mean:  35.12  35.02  35.05  35.06  35.07  35.14  35.06  35.04  35.07  35.07  35.02  35.12  35.12  35.02  35.07  35.09 
[15:40:14.633] <TB3>     INFO: Vcal RMS:    0.67   0.59   0.63   0.66   0.66   0.62   0.62   0.69   0.70   0.70   0.66   0.73   0.62   0.62   0.70   0.70 
[15:40:14.633] <TB3>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[15:40:14.709] <TB3>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[15:40:14.709] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[15:40:14.710] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[15:40:14.710] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[15:40:14.710] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[15:40:14.710] <TB3>     INFO: ######################################################################
[15:40:14.710] <TB3>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[15:40:14.710] <TB3>     INFO: ######################################################################
[15:40:14.714] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:40:15.057] <TB3>     INFO: Expecting 41600 events.
[15:40:19.141] <TB3>     INFO: 41600 events read in total (3369ms).
[15:40:19.141] <TB3>     INFO: Test took 4427ms.
[15:40:19.150] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:40:19.150] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[15:40:19.150] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[15:40:19.158] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 0
[15:40:19.158] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[15:40:19.158] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[15:40:19.158] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[15:40:19.495] <TB3>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:40:19.848] <TB3>     INFO: Expecting 41600 events.
[15:40:23.949] <TB3>     INFO: 41600 events read in total (3386ms).
[15:40:23.950] <TB3>     INFO: Test took 4455ms.
[15:40:23.958] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:40:23.958] <TB3>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[15:40:23.958] <TB3>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[15:40:23.963] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 174.533
[15:40:23.963] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,8] phvalue 175
[15:40:23.963] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.905
[15:40:23.963] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 178
[15:40:23.963] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 169.085
[15:40:23.963] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 169
[15:40:23.964] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 165.938
[15:40:23.964] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 166
[15:40:23.964] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.533
[15:40:23.964] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [12 ,7] phvalue 179
[15:40:23.964] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.068
[15:40:23.964] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [16 ,6] phvalue 181
[15:40:23.964] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 156.943
[15:40:23.964] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 157
[15:40:23.964] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 187.713
[15:40:23.964] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 188
[15:40:23.964] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.512
[15:40:23.965] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 179
[15:40:23.965] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.514
[15:40:23.965] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 172
[15:40:23.965] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 169.83
[15:40:23.965] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 169
[15:40:23.965] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.728
[15:40:23.965] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 173
[15:40:23.965] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.118
[15:40:23.965] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 178
[15:40:23.965] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.247
[15:40:23.965] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [12 ,6] phvalue 178
[15:40:23.966] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.008
[15:40:23.966] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 180
[15:40:23.966] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 163.3
[15:40:23.966] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 163
[15:40:23.966] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[15:40:23.966] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[15:40:23.966] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[15:40:24.055] <TB3>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:40:24.399] <TB3>     INFO: Expecting 41600 events.
[15:40:28.553] <TB3>     INFO: 41600 events read in total (3440ms).
[15:40:28.554] <TB3>     INFO: Test took 4499ms.
[15:40:28.561] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:40:28.562] <TB3>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[15:40:28.562] <TB3>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[15:40:28.565] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[15:40:28.566] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 44minph_roc = 6
[15:40:28.566] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 67.0041
[15:40:28.566] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 68
[15:40:28.567] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 74.8744
[15:40:28.567] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 74
[15:40:28.567] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 67.5143
[15:40:28.567] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,60] phvalue 68
[15:40:28.567] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 61.6347
[15:40:28.567] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,60] phvalue 62
[15:40:28.567] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 70.8413
[15:40:28.567] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,30] phvalue 71
[15:40:28.567] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 82.7741
[15:40:28.567] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 82
[15:40:28.567] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 46.9478
[15:40:28.567] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 47
[15:40:28.568] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 81.0327
[15:40:28.568] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,66] phvalue 82
[15:40:28.568] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 66.8884
[15:40:28.568] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,50] phvalue 67
[15:40:28.568] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 59.7578
[15:40:28.568] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,13] phvalue 60
[15:40:28.568] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 64.5801
[15:40:28.568] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 64
[15:40:28.568] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.9678
[15:40:28.568] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,12] phvalue 72
[15:40:28.568] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.4421
[15:40:28.568] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,30] phvalue 77
[15:40:28.569] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 65.1907
[15:40:28.569] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 65
[15:40:28.569] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.4878
[15:40:28.569] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,48] phvalue 72
[15:40:28.569] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 55.9558
[15:40:28.569] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [7 ,48] phvalue 56
[15:40:28.570] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 0 0
[15:40:28.979] <TB3>     INFO: Expecting 2560 events.
[15:40:29.938] <TB3>     INFO: 2560 events read in total (244ms).
[15:40:29.938] <TB3>     INFO: Test took 1368ms.
[15:40:29.940] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:40:29.940] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 1 1
[15:40:30.446] <TB3>     INFO: Expecting 2560 events.
[15:40:31.406] <TB3>     INFO: 2560 events read in total (245ms).
[15:40:31.406] <TB3>     INFO: Test took 1465ms.
[15:40:31.407] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:40:31.407] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 60, 2 2
[15:40:31.914] <TB3>     INFO: Expecting 2560 events.
[15:40:32.873] <TB3>     INFO: 2560 events read in total (244ms).
[15:40:32.873] <TB3>     INFO: Test took 1466ms.
[15:40:32.873] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:40:32.873] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 60, 3 3
[15:40:33.380] <TB3>     INFO: Expecting 2560 events.
[15:40:34.339] <TB3>     INFO: 2560 events read in total (244ms).
[15:40:34.339] <TB3>     INFO: Test took 1465ms.
[15:40:34.339] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:40:34.339] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 30, 4 4
[15:40:34.847] <TB3>     INFO: Expecting 2560 events.
[15:40:35.806] <TB3>     INFO: 2560 events read in total (244ms).
[15:40:35.806] <TB3>     INFO: Test took 1467ms.
[15:40:35.806] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:40:35.807] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 5 5
[15:40:36.314] <TB3>     INFO: Expecting 2560 events.
[15:40:37.274] <TB3>     INFO: 2560 events read in total (245ms).
[15:40:37.274] <TB3>     INFO: Test took 1467ms.
[15:40:37.274] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:40:37.274] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 6 6
[15:40:37.782] <TB3>     INFO: Expecting 2560 events.
[15:40:38.740] <TB3>     INFO: 2560 events read in total (243ms).
[15:40:38.741] <TB3>     INFO: Test took 1467ms.
[15:40:38.741] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:40:38.741] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 66, 7 7
[15:40:39.249] <TB3>     INFO: Expecting 2560 events.
[15:40:40.207] <TB3>     INFO: 2560 events read in total (243ms).
[15:40:40.207] <TB3>     INFO: Test took 1466ms.
[15:40:40.209] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:40:40.209] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 50, 8 8
[15:40:40.715] <TB3>     INFO: Expecting 2560 events.
[15:40:41.675] <TB3>     INFO: 2560 events read in total (245ms).
[15:40:41.675] <TB3>     INFO: Test took 1466ms.
[15:40:41.675] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:40:41.676] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 13, 9 9
[15:40:42.183] <TB3>     INFO: Expecting 2560 events.
[15:40:43.141] <TB3>     INFO: 2560 events read in total (243ms).
[15:40:43.141] <TB3>     INFO: Test took 1465ms.
[15:40:43.141] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:40:43.141] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 10 10
[15:40:43.649] <TB3>     INFO: Expecting 2560 events.
[15:40:44.606] <TB3>     INFO: 2560 events read in total (242ms).
[15:40:44.606] <TB3>     INFO: Test took 1465ms.
[15:40:44.607] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:40:44.607] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 12, 11 11
[15:40:45.114] <TB3>     INFO: Expecting 2560 events.
[15:40:46.073] <TB3>     INFO: 2560 events read in total (244ms).
[15:40:46.074] <TB3>     INFO: Test took 1467ms.
[15:40:46.074] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:40:46.074] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 30, 12 12
[15:40:46.581] <TB3>     INFO: Expecting 2560 events.
[15:40:47.539] <TB3>     INFO: 2560 events read in total (243ms).
[15:40:47.539] <TB3>     INFO: Test took 1465ms.
[15:40:47.540] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:40:47.540] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 13 13
[15:40:48.047] <TB3>     INFO: Expecting 2560 events.
[15:40:48.004] <TB3>     INFO: 2560 events read in total (242ms).
[15:40:49.005] <TB3>     INFO: Test took 1465ms.
[15:40:49.005] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:40:49.005] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 48, 14 14
[15:40:49.512] <TB3>     INFO: Expecting 2560 events.
[15:40:50.470] <TB3>     INFO: 2560 events read in total (243ms).
[15:40:50.470] <TB3>     INFO: Test took 1465ms.
[15:40:50.470] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:40:50.470] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 7, 48, 15 15
[15:40:50.978] <TB3>     INFO: Expecting 2560 events.
[15:40:51.936] <TB3>     INFO: 2560 events read in total (243ms).
[15:40:51.936] <TB3>     INFO: Test took 1466ms.
[15:40:51.937] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:40:51.937] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC0
[15:40:51.937] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC1
[15:40:51.937] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC2
[15:40:51.937] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC3
[15:40:51.937] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 27 on ROC4
[15:40:51.937] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC5
[15:40:51.937] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC6
[15:40:51.937] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC7
[15:40:51.937] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC8
[15:40:51.937] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC9
[15:40:51.937] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC10
[15:40:51.937] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC11
[15:40:51.937] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC12
[15:40:51.937] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC13
[15:40:51.937] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC14
[15:40:51.937] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC15
[15:40:51.941] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:40:52.446] <TB3>     INFO: Expecting 655360 events.
[15:41:04.291] <TB3>     INFO: 655360 events read in total (11130ms).
[15:41:04.302] <TB3>     INFO: Expecting 655360 events.
[15:41:15.873] <TB3>     INFO: 655360 events read in total (11012ms).
[15:41:15.889] <TB3>     INFO: Expecting 655360 events.
[15:41:27.470] <TB3>     INFO: 655360 events read in total (11022ms).
[15:41:27.490] <TB3>     INFO: Expecting 655360 events.
[15:41:39.036] <TB3>     INFO: 655360 events read in total (10988ms).
[15:41:39.059] <TB3>     INFO: Expecting 655360 events.
[15:41:50.614] <TB3>     INFO: 655360 events read in total (10999ms).
[15:41:50.642] <TB3>     INFO: Expecting 655360 events.
[15:42:02.182] <TB3>     INFO: 655360 events read in total (10991ms).
[15:42:02.214] <TB3>     INFO: Expecting 655360 events.
[15:42:13.784] <TB3>     INFO: 655360 events read in total (11023ms).
[15:42:13.819] <TB3>     INFO: Expecting 655360 events.
[15:42:25.400] <TB3>     INFO: 655360 events read in total (11040ms).
[15:42:25.442] <TB3>     INFO: Expecting 655360 events.
[15:42:37.067] <TB3>     INFO: 655360 events read in total (11091ms).
[15:42:37.112] <TB3>     INFO: Expecting 655360 events.
[15:42:48.761] <TB3>     INFO: 655360 events read in total (11114ms).
[15:42:48.809] <TB3>     INFO: Expecting 655360 events.
[15:43:00.491] <TB3>     INFO: 655360 events read in total (11152ms).
[15:43:00.547] <TB3>     INFO: Expecting 655360 events.
[15:43:12.156] <TB3>     INFO: 655360 events read in total (11082ms).
[15:43:12.213] <TB3>     INFO: Expecting 655360 events.
[15:43:23.791] <TB3>     INFO: 655360 events read in total (11052ms).
[15:43:23.854] <TB3>     INFO: Expecting 655360 events.
[15:43:35.529] <TB3>     INFO: 655360 events read in total (11149ms).
[15:43:35.594] <TB3>     INFO: Expecting 655360 events.
[15:43:47.207] <TB3>     INFO: 655360 events read in total (11086ms).
[15:43:47.279] <TB3>     INFO: Expecting 655360 events.
[15:43:58.936] <TB3>     INFO: 655360 events read in total (11131ms).
[15:43:59.015] <TB3>     INFO: Test took 187074ms.
[15:43:59.112] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:43:59.419] <TB3>     INFO: Expecting 655360 events.
[15:44:11.197] <TB3>     INFO: 655360 events read in total (11064ms).
[15:44:11.208] <TB3>     INFO: Expecting 655360 events.
[15:44:22.990] <TB3>     INFO: 655360 events read in total (11217ms).
[15:44:23.006] <TB3>     INFO: Expecting 655360 events.
[15:44:34.610] <TB3>     INFO: 655360 events read in total (11050ms).
[15:44:34.630] <TB3>     INFO: Expecting 655360 events.
[15:44:46.288] <TB3>     INFO: 655360 events read in total (11097ms).
[15:44:46.313] <TB3>     INFO: Expecting 655360 events.
[15:44:57.852] <TB3>     INFO: 655360 events read in total (10985ms).
[15:44:57.880] <TB3>     INFO: Expecting 655360 events.
[15:45:09.503] <TB3>     INFO: 655360 events read in total (11062ms).
[15:45:09.540] <TB3>     INFO: Expecting 655360 events.
[15:45:21.152] <TB3>     INFO: 655360 events read in total (11072ms).
[15:45:21.189] <TB3>     INFO: Expecting 655360 events.
[15:45:32.774] <TB3>     INFO: 655360 events read in total (11047ms).
[15:45:32.815] <TB3>     INFO: Expecting 655360 events.
[15:45:44.414] <TB3>     INFO: 655360 events read in total (11062ms).
[15:45:44.458] <TB3>     INFO: Expecting 655360 events.
[15:45:56.042] <TB3>     INFO: 655360 events read in total (11050ms).
[15:45:56.090] <TB3>     INFO: Expecting 655360 events.
[15:46:07.718] <TB3>     INFO: 655360 events read in total (11100ms).
[15:46:07.771] <TB3>     INFO: Expecting 655360 events.
[15:46:19.325] <TB3>     INFO: 655360 events read in total (11029ms).
[15:46:19.383] <TB3>     INFO: Expecting 655360 events.
[15:46:31.057] <TB3>     INFO: 655360 events read in total (11147ms).
[15:46:31.118] <TB3>     INFO: Expecting 655360 events.
[15:46:42.801] <TB3>     INFO: 655360 events read in total (11156ms).
[15:46:42.866] <TB3>     INFO: Expecting 655360 events.
[15:46:54.511] <TB3>     INFO: 655360 events read in total (11120ms).
[15:46:54.580] <TB3>     INFO: Expecting 655360 events.
[15:47:06.223] <TB3>     INFO: 655360 events read in total (11116ms).
[15:47:06.300] <TB3>     INFO: Test took 187188ms.
[15:47:06.483] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:47:06.484] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[15:47:06.484] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:47:06.484] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[15:47:06.484] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:47:06.485] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[15:47:06.485] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:47:06.485] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[15:47:06.485] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:47:06.486] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[15:47:06.486] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:47:06.486] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[15:47:06.486] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:47:06.486] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[15:47:06.486] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:47:06.487] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[15:47:06.487] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:47:06.487] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[15:47:06.487] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:47:06.488] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[15:47:06.488] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:47:06.488] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[15:47:06.488] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:47:06.488] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[15:47:06.488] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:47:06.489] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[15:47:06.489] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:47:06.489] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[15:47:06.489] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:47:06.490] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[15:47:06.490] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:47:06.490] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[15:47:06.490] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:47:06.497] <TB3>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:47:06.504] <TB3>     INFO: safety margin for low PH: adding 2, margin is now 22
[15:47:06.512] <TB3>     INFO: safety margin for low PH: adding 3, margin is now 23
[15:47:06.520] <TB3>     INFO: safety margin for low PH: adding 4, margin is now 24
[15:47:06.528] <TB3>     INFO: safety margin for low PH: adding 5, margin is now 25
[15:47:06.535] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:47:06.543] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:47:06.550] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:47:06.557] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:47:06.564] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:47:06.571] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:47:06.579] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:47:06.586] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:47:06.593] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:47:06.600] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:47:06.608] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:47:06.615] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:47:06.622] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:47:06.629] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:47:06.636] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:47:06.644] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[15:47:06.671] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-03_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters35_C0.dat
[15:47:06.672] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-03_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters35_C1.dat
[15:47:06.672] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-03_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters35_C2.dat
[15:47:06.672] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-03_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters35_C3.dat
[15:47:06.672] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-03_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters35_C4.dat
[15:47:06.672] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-03_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters35_C5.dat
[15:47:06.672] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-03_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters35_C6.dat
[15:47:06.672] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-03_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters35_C7.dat
[15:47:06.672] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-03_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters35_C8.dat
[15:47:06.673] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-03_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters35_C9.dat
[15:47:06.673] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-03_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters35_C10.dat
[15:47:06.673] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-03_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters35_C11.dat
[15:47:06.673] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-03_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters35_C12.dat
[15:47:06.673] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-03_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters35_C13.dat
[15:47:06.673] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-03_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters35_C14.dat
[15:47:06.673] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-03_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters35_C15.dat
[15:47:07.022] <TB3>     INFO: Expecting 41600 events.
[15:47:10.881] <TB3>     INFO: 41600 events read in total (3145ms).
[15:47:10.882] <TB3>     INFO: Test took 4206ms.
[15:47:11.535] <TB3>     INFO: Expecting 41600 events.
[15:47:15.381] <TB3>     INFO: 41600 events read in total (3131ms).
[15:47:15.382] <TB3>     INFO: Test took 4193ms.
[15:47:16.032] <TB3>     INFO: Expecting 41600 events.
[15:47:19.863] <TB3>     INFO: 41600 events read in total (3117ms).
[15:47:19.864] <TB3>     INFO: Test took 4176ms.
[15:47:20.171] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:47:20.304] <TB3>     INFO: Expecting 2560 events.
[15:47:21.263] <TB3>     INFO: 2560 events read in total (244ms).
[15:47:21.264] <TB3>     INFO: Test took 1093ms.
[15:47:21.267] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:47:21.777] <TB3>     INFO: Expecting 2560 events.
[15:47:22.736] <TB3>     INFO: 2560 events read in total (244ms).
[15:47:22.737] <TB3>     INFO: Test took 1470ms.
[15:47:22.739] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:47:23.246] <TB3>     INFO: Expecting 2560 events.
[15:47:24.206] <TB3>     INFO: 2560 events read in total (245ms).
[15:47:24.206] <TB3>     INFO: Test took 1467ms.
[15:47:24.209] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:47:24.715] <TB3>     INFO: Expecting 2560 events.
[15:47:25.674] <TB3>     INFO: 2560 events read in total (244ms).
[15:47:25.674] <TB3>     INFO: Test took 1465ms.
[15:47:25.678] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:47:26.182] <TB3>     INFO: Expecting 2560 events.
[15:47:27.142] <TB3>     INFO: 2560 events read in total (245ms).
[15:47:27.143] <TB3>     INFO: Test took 1465ms.
[15:47:27.146] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:47:27.651] <TB3>     INFO: Expecting 2560 events.
[15:47:28.611] <TB3>     INFO: 2560 events read in total (245ms).
[15:47:28.612] <TB3>     INFO: Test took 1466ms.
[15:47:28.614] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:47:29.121] <TB3>     INFO: Expecting 2560 events.
[15:47:30.078] <TB3>     INFO: 2560 events read in total (242ms).
[15:47:30.079] <TB3>     INFO: Test took 1466ms.
[15:47:30.080] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:47:30.587] <TB3>     INFO: Expecting 2560 events.
[15:47:31.546] <TB3>     INFO: 2560 events read in total (244ms).
[15:47:31.546] <TB3>     INFO: Test took 1466ms.
[15:47:31.548] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:47:32.054] <TB3>     INFO: Expecting 2560 events.
[15:47:33.015] <TB3>     INFO: 2560 events read in total (245ms).
[15:47:33.015] <TB3>     INFO: Test took 1467ms.
[15:47:33.017] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:47:33.524] <TB3>     INFO: Expecting 2560 events.
[15:47:34.483] <TB3>     INFO: 2560 events read in total (244ms).
[15:47:34.484] <TB3>     INFO: Test took 1467ms.
[15:47:34.487] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:47:34.992] <TB3>     INFO: Expecting 2560 events.
[15:47:35.951] <TB3>     INFO: 2560 events read in total (243ms).
[15:47:35.952] <TB3>     INFO: Test took 1465ms.
[15:47:35.954] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:47:36.461] <TB3>     INFO: Expecting 2560 events.
[15:47:37.420] <TB3>     INFO: 2560 events read in total (245ms).
[15:47:37.422] <TB3>     INFO: Test took 1468ms.
[15:47:37.424] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:47:37.929] <TB3>     INFO: Expecting 2560 events.
[15:47:38.888] <TB3>     INFO: 2560 events read in total (244ms).
[15:47:38.889] <TB3>     INFO: Test took 1465ms.
[15:47:38.891] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:47:39.397] <TB3>     INFO: Expecting 2560 events.
[15:47:40.356] <TB3>     INFO: 2560 events read in total (244ms).
[15:47:40.356] <TB3>     INFO: Test took 1465ms.
[15:47:40.359] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:47:40.864] <TB3>     INFO: Expecting 2560 events.
[15:47:41.823] <TB3>     INFO: 2560 events read in total (244ms).
[15:47:41.823] <TB3>     INFO: Test took 1465ms.
[15:47:41.826] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:47:42.332] <TB3>     INFO: Expecting 2560 events.
[15:47:43.290] <TB3>     INFO: 2560 events read in total (243ms).
[15:47:43.291] <TB3>     INFO: Test took 1465ms.
[15:47:43.293] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:47:43.799] <TB3>     INFO: Expecting 2560 events.
[15:47:44.758] <TB3>     INFO: 2560 events read in total (244ms).
[15:47:44.758] <TB3>     INFO: Test took 1465ms.
[15:47:44.761] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:47:45.267] <TB3>     INFO: Expecting 2560 events.
[15:47:46.227] <TB3>     INFO: 2560 events read in total (245ms).
[15:47:46.227] <TB3>     INFO: Test took 1467ms.
[15:47:46.229] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:47:46.736] <TB3>     INFO: Expecting 2560 events.
[15:47:47.694] <TB3>     INFO: 2560 events read in total (243ms).
[15:47:47.694] <TB3>     INFO: Test took 1465ms.
[15:47:47.696] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:47:48.203] <TB3>     INFO: Expecting 2560 events.
[15:47:49.162] <TB3>     INFO: 2560 events read in total (244ms).
[15:47:49.162] <TB3>     INFO: Test took 1466ms.
[15:47:49.164] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:47:49.672] <TB3>     INFO: Expecting 2560 events.
[15:47:50.631] <TB3>     INFO: 2560 events read in total (245ms).
[15:47:50.632] <TB3>     INFO: Test took 1468ms.
[15:47:50.635] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:47:51.141] <TB3>     INFO: Expecting 2560 events.
[15:47:52.098] <TB3>     INFO: 2560 events read in total (243ms).
[15:47:52.099] <TB3>     INFO: Test took 1464ms.
[15:47:52.100] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:47:52.607] <TB3>     INFO: Expecting 2560 events.
[15:47:53.567] <TB3>     INFO: 2560 events read in total (245ms).
[15:47:53.567] <TB3>     INFO: Test took 1467ms.
[15:47:53.569] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:47:54.075] <TB3>     INFO: Expecting 2560 events.
[15:47:55.034] <TB3>     INFO: 2560 events read in total (243ms).
[15:47:55.035] <TB3>     INFO: Test took 1466ms.
[15:47:55.038] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:47:55.544] <TB3>     INFO: Expecting 2560 events.
[15:47:56.503] <TB3>     INFO: 2560 events read in total (244ms).
[15:47:56.504] <TB3>     INFO: Test took 1466ms.
[15:47:56.507] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:47:57.012] <TB3>     INFO: Expecting 2560 events.
[15:47:57.971] <TB3>     INFO: 2560 events read in total (244ms).
[15:47:57.972] <TB3>     INFO: Test took 1465ms.
[15:47:57.975] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:47:58.482] <TB3>     INFO: Expecting 2560 events.
[15:47:59.442] <TB3>     INFO: 2560 events read in total (245ms).
[15:47:59.442] <TB3>     INFO: Test took 1467ms.
[15:47:59.444] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:47:59.951] <TB3>     INFO: Expecting 2560 events.
[15:48:00.911] <TB3>     INFO: 2560 events read in total (245ms).
[15:48:00.911] <TB3>     INFO: Test took 1467ms.
[15:48:00.913] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:48:01.419] <TB3>     INFO: Expecting 2560 events.
[15:48:02.378] <TB3>     INFO: 2560 events read in total (244ms).
[15:48:02.378] <TB3>     INFO: Test took 1465ms.
[15:48:02.382] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:48:02.887] <TB3>     INFO: Expecting 2560 events.
[15:48:03.846] <TB3>     INFO: 2560 events read in total (244ms).
[15:48:03.846] <TB3>     INFO: Test took 1464ms.
[15:48:03.848] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:48:04.355] <TB3>     INFO: Expecting 2560 events.
[15:48:05.314] <TB3>     INFO: 2560 events read in total (244ms).
[15:48:05.314] <TB3>     INFO: Test took 1466ms.
[15:48:05.319] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:48:05.823] <TB3>     INFO: Expecting 2560 events.
[15:48:06.783] <TB3>     INFO: 2560 events read in total (244ms).
[15:48:06.783] <TB3>     INFO: Test took 1464ms.
[15:48:07.802] <TB3>     INFO: PixTestPhOptimization::doTest() done, duration: 473 seconds
[15:48:07.802] <TB3>     INFO: PH scale (per ROC):    80  85  79  81  85  85  83  79  83  81  82  75  78  84  86  77
[15:48:07.802] <TB3>     INFO: PH offset (per ROC):  177 172 177 181 174 162 191 169 176 182 179 176 172 176 170 191
[15:48:07.973] <TB3>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[15:48:07.976] <TB3>     INFO: ######################################################################
[15:48:07.976] <TB3>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[15:48:07.976] <TB3>     INFO: ######################################################################
[15:48:07.976] <TB3>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[15:48:07.987] <TB3>     INFO: scanning low vcal = 10
[15:48:08.330] <TB3>     INFO: Expecting 41600 events.
[15:48:12.067] <TB3>     INFO: 41600 events read in total (3022ms).
[15:48:12.068] <TB3>     INFO: Test took 4081ms.
[15:48:12.070] <TB3>     INFO: scanning low vcal = 20
[15:48:12.576] <TB3>     INFO: Expecting 41600 events.
[15:48:16.294] <TB3>     INFO: 41600 events read in total (3003ms).
[15:48:16.295] <TB3>     INFO: Test took 4225ms.
[15:48:16.297] <TB3>     INFO: scanning low vcal = 30
[15:48:16.803] <TB3>     INFO: Expecting 41600 events.
[15:48:20.534] <TB3>     INFO: 41600 events read in total (3016ms).
[15:48:20.534] <TB3>     INFO: Test took 4237ms.
[15:48:20.536] <TB3>     INFO: scanning low vcal = 40
[15:48:21.041] <TB3>     INFO: Expecting 41600 events.
[15:48:25.299] <TB3>     INFO: 41600 events read in total (3543ms).
[15:48:25.300] <TB3>     INFO: Test took 4763ms.
[15:48:25.303] <TB3>     INFO: scanning low vcal = 50
[15:48:25.724] <TB3>     INFO: Expecting 41600 events.
[15:48:29.988] <TB3>     INFO: 41600 events read in total (3550ms).
[15:48:29.989] <TB3>     INFO: Test took 4686ms.
[15:48:29.993] <TB3>     INFO: scanning low vcal = 60
[15:48:30.414] <TB3>     INFO: Expecting 41600 events.
[15:48:34.684] <TB3>     INFO: 41600 events read in total (3556ms).
[15:48:34.684] <TB3>     INFO: Test took 4691ms.
[15:48:34.687] <TB3>     INFO: scanning low vcal = 70
[15:48:35.109] <TB3>     INFO: Expecting 41600 events.
[15:48:39.363] <TB3>     INFO: 41600 events read in total (3539ms).
[15:48:39.364] <TB3>     INFO: Test took 4677ms.
[15:48:39.367] <TB3>     INFO: scanning low vcal = 80
[15:48:39.786] <TB3>     INFO: Expecting 41600 events.
[15:48:44.057] <TB3>     INFO: 41600 events read in total (3556ms).
[15:48:44.058] <TB3>     INFO: Test took 4691ms.
[15:48:44.061] <TB3>     INFO: scanning low vcal = 90
[15:48:44.484] <TB3>     INFO: Expecting 41600 events.
[15:48:48.748] <TB3>     INFO: 41600 events read in total (3549ms).
[15:48:48.749] <TB3>     INFO: Test took 4688ms.
[15:48:48.752] <TB3>     INFO: scanning low vcal = 100
[15:48:49.174] <TB3>     INFO: Expecting 41600 events.
[15:48:53.550] <TB3>     INFO: 41600 events read in total (3661ms).
[15:48:53.551] <TB3>     INFO: Test took 4799ms.
[15:48:53.555] <TB3>     INFO: scanning low vcal = 110
[15:48:53.979] <TB3>     INFO: Expecting 41600 events.
[15:48:58.236] <TB3>     INFO: 41600 events read in total (3542ms).
[15:48:58.237] <TB3>     INFO: Test took 4682ms.
[15:48:58.240] <TB3>     INFO: scanning low vcal = 120
[15:48:58.663] <TB3>     INFO: Expecting 41600 events.
[15:49:02.902] <TB3>     INFO: 41600 events read in total (3524ms).
[15:49:02.903] <TB3>     INFO: Test took 4663ms.
[15:49:02.906] <TB3>     INFO: scanning low vcal = 130
[15:49:03.333] <TB3>     INFO: Expecting 41600 events.
[15:49:07.580] <TB3>     INFO: 41600 events read in total (3533ms).
[15:49:07.580] <TB3>     INFO: Test took 4674ms.
[15:49:07.583] <TB3>     INFO: scanning low vcal = 140
[15:49:08.006] <TB3>     INFO: Expecting 41600 events.
[15:49:12.246] <TB3>     INFO: 41600 events read in total (3525ms).
[15:49:12.247] <TB3>     INFO: Test took 4664ms.
[15:49:12.249] <TB3>     INFO: scanning low vcal = 150
[15:49:12.672] <TB3>     INFO: Expecting 41600 events.
[15:49:16.915] <TB3>     INFO: 41600 events read in total (3528ms).
[15:49:16.916] <TB3>     INFO: Test took 4666ms.
[15:49:16.919] <TB3>     INFO: scanning low vcal = 160
[15:49:17.345] <TB3>     INFO: Expecting 41600 events.
[15:49:21.607] <TB3>     INFO: 41600 events read in total (3547ms).
[15:49:21.608] <TB3>     INFO: Test took 4689ms.
[15:49:21.611] <TB3>     INFO: scanning low vcal = 170
[15:49:22.031] <TB3>     INFO: Expecting 41600 events.
[15:49:26.291] <TB3>     INFO: 41600 events read in total (3544ms).
[15:49:26.292] <TB3>     INFO: Test took 4681ms.
[15:49:26.297] <TB3>     INFO: scanning low vcal = 180
[15:49:26.718] <TB3>     INFO: Expecting 41600 events.
[15:49:30.964] <TB3>     INFO: 41600 events read in total (3531ms).
[15:49:30.964] <TB3>     INFO: Test took 4667ms.
[15:49:30.967] <TB3>     INFO: scanning low vcal = 190
[15:49:31.386] <TB3>     INFO: Expecting 41600 events.
[15:49:35.658] <TB3>     INFO: 41600 events read in total (3557ms).
[15:49:35.659] <TB3>     INFO: Test took 4691ms.
[15:49:35.662] <TB3>     INFO: scanning low vcal = 200
[15:49:36.084] <TB3>     INFO: Expecting 41600 events.
[15:49:40.349] <TB3>     INFO: 41600 events read in total (3550ms).
[15:49:40.349] <TB3>     INFO: Test took 4687ms.
[15:49:40.353] <TB3>     INFO: scanning low vcal = 210
[15:49:40.772] <TB3>     INFO: Expecting 41600 events.
[15:49:45.051] <TB3>     INFO: 41600 events read in total (3564ms).
[15:49:45.052] <TB3>     INFO: Test took 4699ms.
[15:49:45.057] <TB3>     INFO: scanning low vcal = 220
[15:49:45.474] <TB3>     INFO: Expecting 41600 events.
[15:49:49.714] <TB3>     INFO: 41600 events read in total (3525ms).
[15:49:49.715] <TB3>     INFO: Test took 4658ms.
[15:49:49.719] <TB3>     INFO: scanning low vcal = 230
[15:49:50.144] <TB3>     INFO: Expecting 41600 events.
[15:49:54.384] <TB3>     INFO: 41600 events read in total (3525ms).
[15:49:54.385] <TB3>     INFO: Test took 4666ms.
[15:49:54.392] <TB3>     INFO: scanning low vcal = 240
[15:49:54.803] <TB3>     INFO: Expecting 41600 events.
[15:49:59.054] <TB3>     INFO: 41600 events read in total (3535ms).
[15:49:59.055] <TB3>     INFO: Test took 4662ms.
[15:49:59.058] <TB3>     INFO: scanning low vcal = 250
[15:49:59.475] <TB3>     INFO: Expecting 41600 events.
[15:50:03.716] <TB3>     INFO: 41600 events read in total (3526ms).
[15:50:03.716] <TB3>     INFO: Test took 4657ms.
[15:50:03.722] <TB3>     INFO: scanning high vcal = 30 (= 210 in low range)
[15:50:04.143] <TB3>     INFO: Expecting 41600 events.
[15:50:08.379] <TB3>     INFO: 41600 events read in total (3521ms).
[15:50:08.380] <TB3>     INFO: Test took 4657ms.
[15:50:08.383] <TB3>     INFO: scanning high vcal = 50 (= 350 in low range)
[15:50:08.810] <TB3>     INFO: Expecting 41600 events.
[15:50:13.038] <TB3>     INFO: 41600 events read in total (3513ms).
[15:50:13.038] <TB3>     INFO: Test took 4655ms.
[15:50:13.041] <TB3>     INFO: scanning high vcal = 70 (= 490 in low range)
[15:50:13.467] <TB3>     INFO: Expecting 41600 events.
[15:50:17.687] <TB3>     INFO: 41600 events read in total (3505ms).
[15:50:17.687] <TB3>     INFO: Test took 4646ms.
[15:50:17.691] <TB3>     INFO: scanning high vcal = 90 (= 630 in low range)
[15:50:18.116] <TB3>     INFO: Expecting 41600 events.
[15:50:22.363] <TB3>     INFO: 41600 events read in total (3528ms).
[15:50:22.364] <TB3>     INFO: Test took 4673ms.
[15:50:22.367] <TB3>     INFO: scanning high vcal = 200 (= 1400 in low range)
[15:50:22.786] <TB3>     INFO: Expecting 41600 events.
[15:50:27.013] <TB3>     INFO: 41600 events read in total (3512ms).
[15:50:27.014] <TB3>     INFO: Test took 4646ms.
[15:50:27.571] <TB3>     INFO: PixTestGainPedestal::measure() done 
[15:50:27.575] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[15:50:27.575] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[15:50:27.575] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[15:50:27.576] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[15:50:27.576] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[15:50:27.576] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[15:50:27.576] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[15:50:27.576] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[15:50:27.577] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[15:50:27.577] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[15:50:27.577] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[15:50:27.577] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[15:50:27.577] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[15:50:27.578] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[15:50:27.578] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[15:50:27.578] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[15:51:08.113] <TB3>     INFO: PixTestGainPedestal::fit() done
[15:51:08.113] <TB3>     INFO: non-linearity mean:  0.959 0.959 0.956 0.961 0.964 0.964 0.957 0.954 0.959 0.963 0.964 0.963 0.958 0.963 0.961 0.959
[15:51:08.113] <TB3>     INFO: non-linearity RMS:   0.005 0.006 0.006 0.005 0.004 0.006 0.005 0.006 0.005 0.005 0.004 0.005 0.006 0.006 0.006 0.006
[15:51:08.113] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-1-03_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[15:51:08.144] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-1-03_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[15:51:08.172] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-1-03_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[15:51:08.194] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-1-03_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[15:51:08.218] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-1-03_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[15:51:08.241] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-1-03_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[15:51:08.263] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-1-03_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[15:51:08.286] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-1-03_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[15:51:08.309] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-1-03_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[15:51:08.331] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-1-03_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[15:51:08.354] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-1-03_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[15:51:08.377] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-1-03_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[15:51:08.399] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-1-03_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[15:51:08.422] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-1-03_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[15:51:08.445] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-1-03_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[15:51:08.467] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-1-03_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[15:51:08.490] <TB3>     INFO: PixTestGainPedestal::doTest() done, duration: 180 seconds
[15:51:08.490] <TB3>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[15:51:08.497] <TB3>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[15:51:08.497] <TB3>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[15:51:08.500] <TB3>     INFO: ######################################################################
[15:51:08.500] <TB3>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[15:51:08.500] <TB3>     INFO: ######################################################################
[15:51:08.502] <TB3>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[15:51:08.513] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:51:08.513] <TB3>     INFO:     run 1 of 1
[15:51:08.514] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:51:08.857] <TB3>     INFO: Expecting 3120000 events.
[15:51:59.282] <TB3>     INFO: 1262630 events read in total (49708ms).
[15:52:48.274] <TB3>     INFO: 2524710 events read in total (98701ms).
[15:53:11.743] <TB3>     INFO: 3120000 events read in total (122169ms).
[15:53:11.787] <TB3>     INFO: Test took 123273ms.
[15:53:11.868] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:53:11.999] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:53:13.589] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:53:15.129] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:53:16.621] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:53:18.212] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:53:19.733] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:53:21.235] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:53:23.113] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:53:24.848] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:53:26.626] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:53:28.342] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:53:30.018] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:53:31.893] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:53:33.444] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:53:34.996] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:53:36.797] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:53:38.531] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 432439296
[15:53:38.571] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[15:53:38.571] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 90.0963, RMS = 1.89605
[15:53:38.573] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 100
[15:53:38.574] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[15:53:38.574] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 92.732, RMS = 1.66742
[15:53:38.575] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 102
[15:53:38.576] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[15:53:38.577] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.3677, RMS = 1.53625
[15:53:38.577] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 92
[15:53:38.578] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[15:53:38.578] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 85.1833, RMS = 1.53942
[15:53:38.578] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 93
[15:53:38.580] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[15:53:38.581] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 87.6516, RMS = 1.98546
[15:53:38.581] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 98
[15:53:38.582] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[15:53:38.582] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 87.6035, RMS = 2.00338
[15:53:38.582] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 98
[15:53:38.584] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[15:53:38.584] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 91.1931, RMS = 1.68163
[15:53:38.584] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 100
[15:53:38.584] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[15:53:38.584] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 89.3168, RMS = 1.9049
[15:53:38.584] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 99
[15:53:38.586] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[15:53:38.586] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.035, RMS = 1.932
[15:53:38.586] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[15:53:38.586] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[15:53:38.586] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 72.6732, RMS = 2.76635
[15:53:38.586] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[15:53:38.587] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[15:53:38.587] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.3408, RMS = 1.56205
[15:53:38.587] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:53:38.587] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[15:53:38.587] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.5325, RMS = 1.96872
[15:53:38.587] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:53:38.588] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[15:53:38.588] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 87.9886, RMS = 1.81189
[15:53:38.588] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 98
[15:53:38.588] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[15:53:38.588] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 85.0491, RMS = 1.57744
[15:53:38.588] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 93
[15:53:38.589] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[15:53:38.589] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 87.1046, RMS = 1.92053
[15:53:38.589] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 97
[15:53:38.589] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[15:53:38.589] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 84.83, RMS = 1.70381
[15:53:38.589] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 94
[15:53:38.591] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[15:53:38.591] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 87.8105, RMS = 1.7831
[15:53:38.591] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 97
[15:53:38.591] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[15:53:38.591] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 87.6967, RMS = 1.8753
[15:53:38.591] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 98
[15:53:38.592] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[15:53:38.592] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 86.4617, RMS = 2.05093
[15:53:38.592] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 97
[15:53:38.592] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[15:53:38.592] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 88.4912, RMS = 2.08118
[15:53:38.592] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 99
[15:53:38.593] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[15:53:38.593] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.9274, RMS = 2.03922
[15:53:38.593] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 96
[15:53:38.593] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[15:53:38.593] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.6766, RMS = 1.65111
[15:53:38.593] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 90
[15:53:38.594] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[15:53:38.594] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.9626, RMS = 1.48865
[15:53:38.594] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 89
[15:53:38.594] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[15:53:38.594] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.2697, RMS = 1.50381
[15:53:38.594] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[15:53:38.595] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[15:53:38.595] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.9391, RMS = 1.50324
[15:53:38.595] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 91
[15:53:38.595] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[15:53:38.595] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.9099, RMS = 1.44311
[15:53:38.596] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 91
[15:53:38.597] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[15:53:38.597] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 87.9327, RMS = 1.51281
[15:53:38.597] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 96
[15:53:38.597] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[15:53:38.597] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 86.3129, RMS = 1.57922
[15:53:38.597] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 95
[15:53:38.598] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[15:53:38.598] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 88.5211, RMS = 2.05242
[15:53:38.598] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 99
[15:53:38.598] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[15:53:38.598] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 85.241, RMS = 2.19599
[15:53:38.598] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 97
[15:53:38.599] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[15:53:38.599] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 88.2457, RMS = 1.8786
[15:53:38.599] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 98
[15:53:38.599] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[15:53:38.599] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.2819, RMS = 1.92284
[15:53:38.599] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 93
[15:53:38.602] <TB3>     INFO: PixTestBB3Map::doTest() done, duration: 150 seconds
[15:53:38.603] <TB3>     INFO: number of dead bumps (per ROC):     0    0    0    0    0    0    0    0    0    3    0    0    0    0    0    0
[15:53:38.603] <TB3>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[15:53:38.710] <TB3>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[15:53:38.710] <TB3>     INFO: enter test to run
[15:53:38.712] <TB3>     INFO:   test:  no parameter change
[15:53:38.713] <TB3>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 398.7mA
[15:53:38.714] <TB3>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 472.7mA
[15:53:38.715] <TB3>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 20.0 C
[15:53:38.715] <TB3>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[15:53:39.210] <TB3>    QUIET: Connection to board 24 closed.
[15:53:39.215] <TB3>     INFO: pXar: this is the end, my friend
[15:53:39.215] <TB3>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
