// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.4
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module Block_codeRepl1510_p (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        prt_nw2sbu_TDATA,
        prt_nw2sbu_TVALID,
        prt_nw2sbu_TREADY,
        prt_nw2sbu_TKEEP,
        prt_nw2sbu_TLAST,
        prt_nw2sbu_TID,
        prt_nw2sbu_TUSER,
        prt_cx2sbu_TDATA,
        prt_cx2sbu_TVALID,
        prt_cx2sbu_TREADY,
        prt_cx2sbu_TKEEP,
        prt_cx2sbu_TLAST,
        prt_cx2sbu_TID,
        prt_cx2sbu_TUSER,
        sbu2prt_nw_TDATA,
        sbu2prt_nw_TVALID,
        sbu2prt_nw_TREADY,
        sbu2prt_nw_TKEEP,
        sbu2prt_nw_TLAST,
        sbu2prt_nw_TID,
        sbu2prt_nw_TUSER,
        mlx2sbu_TDATA,
        mlx2sbu_TVALID,
        mlx2sbu_TREADY,
        mlx2sbu_TKEEP,
        mlx2sbu_TLAST,
        mlx2sbu_TID,
        mlx2sbu_TUSER,
        sbu2mlx_TDATA,
        sbu2mlx_TVALID,
        sbu2mlx_TREADY,
        sbu2mlx_TKEEP,
        sbu2mlx_TLAST,
        sbu2mlx_TID,
        sbu2mlx_TUSER,
        sbu2prt_cx_TDATA,
        sbu2prt_cx_TVALID,
        sbu2prt_cx_TREADY,
        sbu2prt_cx_TKEEP,
        sbu2prt_cx_TLAST,
        sbu2prt_cx_TID,
        sbu2prt_cx_TUSER
);

parameter    ap_ST_fsm_state1 = 95'b1;
parameter    ap_ST_fsm_state2 = 95'b10;
parameter    ap_ST_fsm_state3 = 95'b100;
parameter    ap_ST_fsm_state4 = 95'b1000;
parameter    ap_ST_fsm_state5 = 95'b10000;
parameter    ap_ST_fsm_state6 = 95'b100000;
parameter    ap_ST_fsm_state7 = 95'b1000000;
parameter    ap_ST_fsm_state8 = 95'b10000000;
parameter    ap_ST_fsm_state9 = 95'b100000000;
parameter    ap_ST_fsm_state10 = 95'b1000000000;
parameter    ap_ST_fsm_state11 = 95'b10000000000;
parameter    ap_ST_fsm_state12 = 95'b100000000000;
parameter    ap_ST_fsm_state13 = 95'b1000000000000;
parameter    ap_ST_fsm_state14 = 95'b10000000000000;
parameter    ap_ST_fsm_state15 = 95'b100000000000000;
parameter    ap_ST_fsm_state16 = 95'b1000000000000000;
parameter    ap_ST_fsm_state17 = 95'b10000000000000000;
parameter    ap_ST_fsm_state18 = 95'b100000000000000000;
parameter    ap_ST_fsm_state19 = 95'b1000000000000000000;
parameter    ap_ST_fsm_state20 = 95'b10000000000000000000;
parameter    ap_ST_fsm_state21 = 95'b100000000000000000000;
parameter    ap_ST_fsm_state22 = 95'b1000000000000000000000;
parameter    ap_ST_fsm_state23 = 95'b10000000000000000000000;
parameter    ap_ST_fsm_state24 = 95'b100000000000000000000000;
parameter    ap_ST_fsm_state25 = 95'b1000000000000000000000000;
parameter    ap_ST_fsm_state26 = 95'b10000000000000000000000000;
parameter    ap_ST_fsm_state27 = 95'b100000000000000000000000000;
parameter    ap_ST_fsm_state28 = 95'b1000000000000000000000000000;
parameter    ap_ST_fsm_state29 = 95'b10000000000000000000000000000;
parameter    ap_ST_fsm_state30 = 95'b100000000000000000000000000000;
parameter    ap_ST_fsm_state31 = 95'b1000000000000000000000000000000;
parameter    ap_ST_fsm_state32 = 95'b10000000000000000000000000000000;
parameter    ap_ST_fsm_state33 = 95'b100000000000000000000000000000000;
parameter    ap_ST_fsm_state34 = 95'b1000000000000000000000000000000000;
parameter    ap_ST_fsm_state35 = 95'b10000000000000000000000000000000000;
parameter    ap_ST_fsm_state36 = 95'b100000000000000000000000000000000000;
parameter    ap_ST_fsm_state37 = 95'b1000000000000000000000000000000000000;
parameter    ap_ST_fsm_state38 = 95'b10000000000000000000000000000000000000;
parameter    ap_ST_fsm_state39 = 95'b100000000000000000000000000000000000000;
parameter    ap_ST_fsm_state40 = 95'b1000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state41 = 95'b10000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state42 = 95'b100000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state43 = 95'b1000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state44 = 95'b10000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state45 = 95'b100000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state46 = 95'b1000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state47 = 95'b10000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state48 = 95'b100000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state49 = 95'b1000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state50 = 95'b10000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state51 = 95'b100000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state52 = 95'b1000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state53 = 95'b10000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state54 = 95'b100000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state55 = 95'b1000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state56 = 95'b10000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state57 = 95'b100000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state58 = 95'b1000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state59 = 95'b10000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state60 = 95'b100000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state61 = 95'b1000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state62 = 95'b10000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state63 = 95'b100000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state64 = 95'b1000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state65 = 95'b10000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state66 = 95'b100000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state67 = 95'b1000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state68 = 95'b10000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state69 = 95'b100000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state70 = 95'b1000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state71 = 95'b10000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state72 = 95'b100000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state73 = 95'b1000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state74 = 95'b10000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state75 = 95'b100000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state76 = 95'b1000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state77 = 95'b10000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state78 = 95'b100000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state79 = 95'b1000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state80 = 95'b10000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state81 = 95'b100000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state82 = 95'b1000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state83 = 95'b10000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state84 = 95'b100000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state85 = 95'b1000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state86 = 95'b10000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state87 = 95'b100000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state88 = 95'b1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state89 = 95'b10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state90 = 95'b100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state91 = 95'b1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state92 = 95'b10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state93 = 95'b100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state94 = 95'b1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_ST_fsm_state95 = 95'b10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv2_2 = 2'b10;
parameter    ap_const_lv2_3 = 2'b11;
parameter    ap_const_lv2_1 = 2'b1;
parameter    ap_const_lv3_0 = 3'b000;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_41 = 32'b1000001;
parameter    ap_const_lv32_49 = 32'b1001001;
parameter    ap_const_lv32_4A = 32'b1001010;
parameter    ap_const_lv32_45 = 32'b1000101;
parameter    ap_const_lv32_46 = 32'b1000110;
parameter    ap_const_lv32_4E = 32'b1001110;
parameter    ap_const_lv32_4F = 32'b1001111;
parameter    ap_const_lv32_53 = 32'b1010011;
parameter    ap_const_lv32_54 = 32'b1010100;
parameter    ap_const_lv32_5B = 32'b1011011;
parameter    ap_const_lv32_5C = 32'b1011100;
parameter    ap_const_lv32_58 = 32'b1011000;
parameter    ap_const_lv32_59 = 32'b1011001;
parameter    ap_const_lv32_1B = 32'b11011;
parameter    ap_const_lv32_2B = 32'b101011;
parameter    ap_const_lv32_38 = 32'b111000;
parameter    ap_const_lv32_44 = 32'b1000100;
parameter    ap_const_lv32_48 = 32'b1001000;
parameter    ap_const_lv32_4D = 32'b1001101;
parameter    ap_const_lv32_52 = 32'b1010010;
parameter    ap_const_lv32_57 = 32'b1010111;
parameter    ap_const_lv32_5A = 32'b1011010;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv32_9 = 32'b1001;
parameter    ap_const_lv32_A = 32'b1010;
parameter    ap_const_lv32_B = 32'b1011;
parameter    ap_const_lv32_C = 32'b1100;
parameter    ap_const_lv32_D = 32'b1101;
parameter    ap_const_lv32_12 = 32'b10010;
parameter    ap_const_lv32_13 = 32'b10011;
parameter    ap_const_lv32_14 = 32'b10100;
parameter    ap_const_lv3_6 = 3'b110;
parameter    ap_const_lv32_24 = 32'b100100;
parameter    ap_const_lv32_30 = 32'b110000;
parameter    ap_const_lv32_3B = 32'b111011;
parameter    ap_const_lv32_3D = 32'b111101;
parameter    ap_const_lv32_3F = 32'b111111;
parameter    ap_const_lv32_42 = 32'b1000010;
parameter    ap_const_lv32_43 = 32'b1000011;
parameter    ap_const_lv32_47 = 32'b1000111;
parameter    ap_const_lv32_4C = 32'b1001100;
parameter    ap_const_lv32_51 = 32'b1010001;
parameter    ap_const_lv32_55 = 32'b1010101;
parameter    ap_const_lv32_56 = 32'b1010110;
parameter    ap_const_lv9_0 = 9'b000000000;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv8_A7 = 8'b10100111;
parameter    ap_const_lv8_B = 8'b1011;
parameter    ap_const_lv32_39 = 32'b111001;
parameter    ap_const_lv3_1 = 3'b1;
parameter    ap_const_lv3_3 = 3'b11;
parameter    ap_const_lv3_5 = 3'b101;
parameter    ap_const_lv32_3A = 32'b111010;
parameter    ap_const_lv32_3C = 32'b111100;
parameter    ap_const_lv32_3E = 32'b111110;
parameter    ap_const_lv32_40 = 32'b1000000;
parameter    ap_const_lv32_4B = 32'b1001011;
parameter    ap_const_lv32_50 = 32'b1010000;
parameter    ap_const_lv32_5D = 32'b1011101;
parameter    ap_const_lv64_0 = 64'b0000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv64_1 = 64'b1;
parameter    ap_const_lv64_2 = 64'b10;
parameter    ap_const_lv64_3 = 64'b11;
parameter    ap_const_lv64_4 = 64'b100;
parameter    ap_const_lv16_0 = 16'b0000000000000000;
parameter    ap_const_lv16_FDE8 = 16'b1111110111101000;
parameter    ap_const_lv32_42480000 = 32'b1000010010010000000000000000000;
parameter    ap_const_lv32_3F800000 = 32'b111111100000000000000000000000;
parameter    ap_const_lv32_C0A80102 = 32'b11000000101010000000000100000010;
parameter    ap_const_lv32_31 = 32'b110001;
parameter    ap_const_lv32_2C = 32'b101100;
parameter    ap_const_lv32_1C = 32'b11100;
parameter    ap_const_lv9_101 = 9'b100000001;
parameter    ap_const_lv9_1 = 9'b1;
parameter    ap_const_lv32_B3 = 32'b10110011;
parameter    ap_const_lv32_C2 = 32'b11000010;
parameter    ap_const_lv80_FDE80000 = 80'b11111101111010000000000000000000;
parameter    ap_const_lv32_1A3 = 32'b110100011;
parameter    ap_const_lv32_1F2 = 32'b111110010;
parameter    ap_const_lv32_262 = 32'b1001100010;
parameter    ap_const_lv32_B0 = 32'b10110000;
parameter    ap_const_lv32_B2 = 32'b10110010;
parameter    ap_const_lv32_202 = 32'b1000000010;
parameter    ap_const_lv32_221 = 32'b1000100001;
parameter    ap_const_lv32_222 = 32'b1000100010;
parameter    ap_const_lv32_241 = 32'b1001000001;
parameter    ap_const_lv16_1 = 16'b1;
parameter    ap_const_lv32_252 = 32'b1001010010;
parameter    ap_const_lv32_261 = 32'b1001100001;
parameter    ap_const_lv32_BF = 32'b10111111;
parameter    ap_const_lv32_A8 = 32'b10101000;
parameter    ap_const_lv32_AF = 32'b10101111;
parameter    ap_const_lv32_90 = 32'b10010000;
parameter    ap_const_lv32_9F = 32'b10011111;
parameter    ap_const_lv16_800 = 16'b100000000000;
parameter    ap_const_lv8_11 = 8'b10001;
parameter    ap_const_lv32_C3 = 32'b11000011;
parameter    ap_const_lv32_102 = 32'b100000010;
parameter    ap_const_lv5_0 = 5'b00000;
parameter    ap_const_lv6_1F = 6'b11111;
parameter    ap_const_lv7_3F = 7'b111111;
parameter    ap_const_lv64_FFFFFFFFFFFFFFFF = 64'b1111111111111111111111111111111111111111111111111111111111111111;
parameter    ap_const_lv32_103 = 32'b100000011;
parameter    ap_const_lv32_142 = 32'b101000010;
parameter    ap_const_lv32_143 = 32'b101000011;
parameter    ap_const_lv32_1A2 = 32'b110100010;
parameter    ap_const_lv6_0 = 6'b000000;
parameter    ap_const_lv4_0 = 4'b0000;
parameter    ap_const_lv32_242 = 32'b1001000010;
parameter    ap_const_lv32_251 = 32'b1001010001;
parameter    ap_const_lv8_50 = 8'b1010000;
parameter    ap_const_lv8_F9 = 8'b11111001;
parameter    ap_const_lv9_FF = 9'b11111111;
parameter    ap_const_lv8_F8 = 8'b11111000;
parameter    ap_const_lv8_70 = 8'b1110000;
parameter    ap_const_lv8_4 = 8'b100;
parameter    ap_const_lv256_lc_3 = 256'b1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111;
parameter    ap_const_lv55_0 = 55'b0000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv32_10 = 32'b10000;
parameter    ap_const_lv32_2F = 32'b101111;
parameter    ap_const_lv32_D0 = 32'b11010000;
parameter    ap_const_lv32_FF = 32'b11111111;
parameter    ap_const_lv176_lc_4 = 176'b1110011011101010110001001101111011010110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv16_32 = 16'b110010;
parameter    ap_const_lv16_37 = 16'b110111;
parameter    ap_const_lv32_F0 = 32'b11110000;
parameter    ap_const_lv48_248A07A8F9F2 = 48'b1001001000101000000111101010001111100111110010;
parameter    ap_const_lv32_A0 = 32'b10100000;
parameter    ap_const_lv160_lc_2 = 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv176_lc_5 = 176'b1100110011010010110110001110100011001010111001001100101011001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv16_103 = 16'b100000011;
parameter    ap_const_lv32_DF = 32'b11011111;
parameter    ap_const_lv16_138A = 16'b1001110001010;
parameter    ap_const_lv96_248A07A8F9F6248A07A8F9F2 = 96'b1001001000101000000111101010001111100111110110001001001000101000000111101010001111100111110010;
parameter    ap_const_lv32_5E = 32'b1011110;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [255:0] prt_nw2sbu_TDATA;
input   prt_nw2sbu_TVALID;
output   prt_nw2sbu_TREADY;
input  [31:0] prt_nw2sbu_TKEEP;
input  [0:0] prt_nw2sbu_TLAST;
input  [2:0] prt_nw2sbu_TID;
input  [11:0] prt_nw2sbu_TUSER;
input  [255:0] prt_cx2sbu_TDATA;
input   prt_cx2sbu_TVALID;
output   prt_cx2sbu_TREADY;
input  [31:0] prt_cx2sbu_TKEEP;
input  [0:0] prt_cx2sbu_TLAST;
input  [2:0] prt_cx2sbu_TID;
input  [11:0] prt_cx2sbu_TUSER;
output  [255:0] sbu2prt_nw_TDATA;
output   sbu2prt_nw_TVALID;
input   sbu2prt_nw_TREADY;
output  [31:0] sbu2prt_nw_TKEEP;
output  [0:0] sbu2prt_nw_TLAST;
output  [2:0] sbu2prt_nw_TID;
output  [11:0] sbu2prt_nw_TUSER;
input  [255:0] mlx2sbu_TDATA;
input   mlx2sbu_TVALID;
output   mlx2sbu_TREADY;
input  [31:0] mlx2sbu_TKEEP;
input  [0:0] mlx2sbu_TLAST;
input  [2:0] mlx2sbu_TID;
input  [11:0] mlx2sbu_TUSER;
output  [255:0] sbu2mlx_TDATA;
output   sbu2mlx_TVALID;
input   sbu2mlx_TREADY;
output  [31:0] sbu2mlx_TKEEP;
output  [0:0] sbu2mlx_TLAST;
output  [2:0] sbu2mlx_TID;
output  [11:0] sbu2mlx_TUSER;
output  [255:0] sbu2prt_cx_TDATA;
output   sbu2prt_cx_TVALID;
input   sbu2prt_cx_TREADY;
output  [31:0] sbu2prt_cx_TKEEP;
output  [0:0] sbu2prt_cx_TLAST;
output  [2:0] sbu2prt_cx_TID;
output  [11:0] sbu2prt_cx_TUSER;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg prt_nw2sbu_TREADY;
reg prt_cx2sbu_TREADY;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [94:0] ap_CS_fsm;
wire   [0:0] ap_CS_fsm_state1;
reg   [255:0] sbu2prt_nw_V_data_V_1_data_in;
reg   [255:0] sbu2prt_nw_V_data_V_1_data_out;
reg    sbu2prt_nw_V_data_V_1_vld_in;
wire    sbu2prt_nw_V_data_V_1_vld_out;
wire    sbu2prt_nw_V_data_V_1_ack_in;
wire    sbu2prt_nw_V_data_V_1_ack_out;
reg   [255:0] sbu2prt_nw_V_data_V_1_payload_A;
reg   [255:0] sbu2prt_nw_V_data_V_1_payload_B;
reg    sbu2prt_nw_V_data_V_1_sel_rd;
reg    sbu2prt_nw_V_data_V_1_sel_wr;
wire    sbu2prt_nw_V_data_V_1_sel;
wire    sbu2prt_nw_V_data_V_1_load_A;
wire    sbu2prt_nw_V_data_V_1_load_B;
reg   [1:0] sbu2prt_nw_V_data_V_1_state;
wire    sbu2prt_nw_V_data_V_1_state_cmp_full;
reg   [31:0] sbu2prt_nw_V_keep_V_1_data_in;
reg   [31:0] sbu2prt_nw_V_keep_V_1_data_out;
reg    sbu2prt_nw_V_keep_V_1_vld_in;
wire    sbu2prt_nw_V_keep_V_1_vld_out;
wire    sbu2prt_nw_V_keep_V_1_ack_in;
wire    sbu2prt_nw_V_keep_V_1_ack_out;
reg   [31:0] sbu2prt_nw_V_keep_V_1_payload_A;
reg   [31:0] sbu2prt_nw_V_keep_V_1_payload_B;
reg    sbu2prt_nw_V_keep_V_1_sel_rd;
reg    sbu2prt_nw_V_keep_V_1_sel_wr;
wire    sbu2prt_nw_V_keep_V_1_sel;
wire    sbu2prt_nw_V_keep_V_1_load_A;
wire    sbu2prt_nw_V_keep_V_1_load_B;
reg   [1:0] sbu2prt_nw_V_keep_V_1_state;
wire    sbu2prt_nw_V_keep_V_1_state_cmp_full;
reg   [0:0] sbu2prt_nw_V_last_V_1_data_in;
reg   [0:0] sbu2prt_nw_V_last_V_1_data_out;
reg    sbu2prt_nw_V_last_V_1_vld_in;
wire    sbu2prt_nw_V_last_V_1_vld_out;
wire    sbu2prt_nw_V_last_V_1_ack_in;
wire    sbu2prt_nw_V_last_V_1_ack_out;
reg   [0:0] sbu2prt_nw_V_last_V_1_payload_A;
reg   [0:0] sbu2prt_nw_V_last_V_1_payload_B;
reg    sbu2prt_nw_V_last_V_1_sel_rd;
reg    sbu2prt_nw_V_last_V_1_sel_wr;
wire    sbu2prt_nw_V_last_V_1_sel;
wire    sbu2prt_nw_V_last_V_1_load_A;
wire    sbu2prt_nw_V_last_V_1_load_B;
reg   [1:0] sbu2prt_nw_V_last_V_1_state;
wire    sbu2prt_nw_V_last_V_1_state_cmp_full;
reg   [2:0] sbu2prt_nw_V_id_V_1_data_in;
reg   [2:0] sbu2prt_nw_V_id_V_1_data_out;
reg    sbu2prt_nw_V_id_V_1_vld_in;
wire    sbu2prt_nw_V_id_V_1_vld_out;
wire    sbu2prt_nw_V_id_V_1_ack_in;
wire    sbu2prt_nw_V_id_V_1_ack_out;
reg   [2:0] sbu2prt_nw_V_id_V_1_payload_A;
reg   [2:0] sbu2prt_nw_V_id_V_1_payload_B;
reg    sbu2prt_nw_V_id_V_1_sel_rd;
reg    sbu2prt_nw_V_id_V_1_sel_wr;
wire    sbu2prt_nw_V_id_V_1_sel;
wire    sbu2prt_nw_V_id_V_1_load_A;
wire    sbu2prt_nw_V_id_V_1_load_B;
reg   [1:0] sbu2prt_nw_V_id_V_1_state;
wire    sbu2prt_nw_V_id_V_1_state_cmp_full;
reg   [11:0] sbu2prt_nw_V_user_V_1_data_in;
reg   [11:0] sbu2prt_nw_V_user_V_1_data_out;
reg    sbu2prt_nw_V_user_V_1_vld_in;
wire    sbu2prt_nw_V_user_V_1_vld_out;
wire    sbu2prt_nw_V_user_V_1_ack_in;
wire    sbu2prt_nw_V_user_V_1_ack_out;
reg   [11:0] sbu2prt_nw_V_user_V_1_payload_A;
reg   [11:0] sbu2prt_nw_V_user_V_1_payload_B;
reg    sbu2prt_nw_V_user_V_1_sel_rd;
reg    sbu2prt_nw_V_user_V_1_sel_wr;
wire    sbu2prt_nw_V_user_V_1_sel;
wire    sbu2prt_nw_V_user_V_1_load_A;
wire    sbu2prt_nw_V_user_V_1_load_B;
reg   [1:0] sbu2prt_nw_V_user_V_1_state;
wire    sbu2prt_nw_V_user_V_1_state_cmp_full;
reg   [255:0] sbu2mlx_V_data_V_1_data_out;
wire    sbu2mlx_V_data_V_1_vld_in;
wire    sbu2mlx_V_data_V_1_vld_out;
wire    sbu2mlx_V_data_V_1_ack_in;
wire    sbu2mlx_V_data_V_1_ack_out;
reg   [255:0] sbu2mlx_V_data_V_1_payload_A;
reg   [255:0] sbu2mlx_V_data_V_1_payload_B;
reg    sbu2mlx_V_data_V_1_sel_rd;
reg    sbu2mlx_V_data_V_1_sel_wr;
wire    sbu2mlx_V_data_V_1_sel;
wire    sbu2mlx_V_data_V_1_load_A;
wire    sbu2mlx_V_data_V_1_load_B;
reg   [1:0] sbu2mlx_V_data_V_1_state;
wire    sbu2mlx_V_data_V_1_state_cmp_full;
reg   [31:0] sbu2mlx_V_keep_V_1_data_out;
wire    sbu2mlx_V_keep_V_1_vld_in;
wire    sbu2mlx_V_keep_V_1_vld_out;
wire    sbu2mlx_V_keep_V_1_ack_in;
wire    sbu2mlx_V_keep_V_1_ack_out;
reg   [31:0] sbu2mlx_V_keep_V_1_payload_A;
reg   [31:0] sbu2mlx_V_keep_V_1_payload_B;
reg    sbu2mlx_V_keep_V_1_sel_rd;
reg    sbu2mlx_V_keep_V_1_sel_wr;
wire    sbu2mlx_V_keep_V_1_sel;
wire    sbu2mlx_V_keep_V_1_load_A;
wire    sbu2mlx_V_keep_V_1_load_B;
reg   [1:0] sbu2mlx_V_keep_V_1_state;
wire    sbu2mlx_V_keep_V_1_state_cmp_full;
reg   [0:0] sbu2mlx_V_last_V_1_data_out;
wire    sbu2mlx_V_last_V_1_vld_in;
wire    sbu2mlx_V_last_V_1_vld_out;
wire    sbu2mlx_V_last_V_1_ack_in;
wire    sbu2mlx_V_last_V_1_ack_out;
reg   [0:0] sbu2mlx_V_last_V_1_payload_A;
reg   [0:0] sbu2mlx_V_last_V_1_payload_B;
reg    sbu2mlx_V_last_V_1_sel_rd;
reg    sbu2mlx_V_last_V_1_sel_wr;
wire    sbu2mlx_V_last_V_1_sel;
wire    sbu2mlx_V_last_V_1_load_A;
wire    sbu2mlx_V_last_V_1_load_B;
reg   [1:0] sbu2mlx_V_last_V_1_state;
wire    sbu2mlx_V_last_V_1_state_cmp_full;
reg   [2:0] sbu2mlx_V_id_V_1_data_out;
wire    sbu2mlx_V_id_V_1_vld_in;
wire    sbu2mlx_V_id_V_1_vld_out;
wire    sbu2mlx_V_id_V_1_ack_in;
wire    sbu2mlx_V_id_V_1_ack_out;
reg   [2:0] sbu2mlx_V_id_V_1_payload_A;
reg   [2:0] sbu2mlx_V_id_V_1_payload_B;
reg    sbu2mlx_V_id_V_1_sel_rd;
reg    sbu2mlx_V_id_V_1_sel_wr;
wire    sbu2mlx_V_id_V_1_sel;
wire    sbu2mlx_V_id_V_1_load_A;
wire    sbu2mlx_V_id_V_1_load_B;
reg   [1:0] sbu2mlx_V_id_V_1_state;
wire    sbu2mlx_V_id_V_1_state_cmp_full;
reg   [11:0] sbu2mlx_V_user_V_1_data_out;
wire    sbu2mlx_V_user_V_1_vld_in;
wire    sbu2mlx_V_user_V_1_vld_out;
wire    sbu2mlx_V_user_V_1_ack_in;
wire    sbu2mlx_V_user_V_1_ack_out;
reg   [11:0] sbu2mlx_V_user_V_1_payload_A;
reg   [11:0] sbu2mlx_V_user_V_1_payload_B;
reg    sbu2mlx_V_user_V_1_sel_rd;
reg    sbu2mlx_V_user_V_1_sel_wr;
wire    sbu2mlx_V_user_V_1_sel;
wire    sbu2mlx_V_user_V_1_load_A;
wire    sbu2mlx_V_user_V_1_load_B;
reg   [1:0] sbu2mlx_V_user_V_1_state;
wire    sbu2mlx_V_user_V_1_state_cmp_full;
reg   [255:0] sbu2prt_cx_V_data_V_1_data_in;
reg   [255:0] sbu2prt_cx_V_data_V_1_data_out;
reg    sbu2prt_cx_V_data_V_1_vld_in;
wire    sbu2prt_cx_V_data_V_1_vld_out;
wire    sbu2prt_cx_V_data_V_1_ack_in;
wire    sbu2prt_cx_V_data_V_1_ack_out;
reg   [255:0] sbu2prt_cx_V_data_V_1_payload_A;
reg   [255:0] sbu2prt_cx_V_data_V_1_payload_B;
reg    sbu2prt_cx_V_data_V_1_sel_rd;
reg    sbu2prt_cx_V_data_V_1_sel_wr;
wire    sbu2prt_cx_V_data_V_1_sel;
wire    sbu2prt_cx_V_data_V_1_load_A;
wire    sbu2prt_cx_V_data_V_1_load_B;
reg   [1:0] sbu2prt_cx_V_data_V_1_state;
wire    sbu2prt_cx_V_data_V_1_state_cmp_full;
reg   [31:0] sbu2prt_cx_V_keep_V_1_data_in;
reg   [31:0] sbu2prt_cx_V_keep_V_1_data_out;
reg    sbu2prt_cx_V_keep_V_1_vld_in;
wire    sbu2prt_cx_V_keep_V_1_vld_out;
wire    sbu2prt_cx_V_keep_V_1_ack_in;
wire    sbu2prt_cx_V_keep_V_1_ack_out;
reg   [31:0] sbu2prt_cx_V_keep_V_1_payload_A;
reg   [31:0] sbu2prt_cx_V_keep_V_1_payload_B;
reg    sbu2prt_cx_V_keep_V_1_sel_rd;
reg    sbu2prt_cx_V_keep_V_1_sel_wr;
wire    sbu2prt_cx_V_keep_V_1_sel;
wire    sbu2prt_cx_V_keep_V_1_load_A;
wire    sbu2prt_cx_V_keep_V_1_load_B;
reg   [1:0] sbu2prt_cx_V_keep_V_1_state;
wire    sbu2prt_cx_V_keep_V_1_state_cmp_full;
reg   [0:0] sbu2prt_cx_V_last_V_1_data_in;
reg   [0:0] sbu2prt_cx_V_last_V_1_data_out;
reg    sbu2prt_cx_V_last_V_1_vld_in;
wire    sbu2prt_cx_V_last_V_1_vld_out;
wire    sbu2prt_cx_V_last_V_1_ack_in;
wire    sbu2prt_cx_V_last_V_1_ack_out;
reg   [0:0] sbu2prt_cx_V_last_V_1_payload_A;
reg   [0:0] sbu2prt_cx_V_last_V_1_payload_B;
reg    sbu2prt_cx_V_last_V_1_sel_rd;
reg    sbu2prt_cx_V_last_V_1_sel_wr;
wire    sbu2prt_cx_V_last_V_1_sel;
wire    sbu2prt_cx_V_last_V_1_load_A;
wire    sbu2prt_cx_V_last_V_1_load_B;
reg   [1:0] sbu2prt_cx_V_last_V_1_state;
wire    sbu2prt_cx_V_last_V_1_state_cmp_full;
reg   [2:0] sbu2prt_cx_V_id_V_1_data_in;
reg   [2:0] sbu2prt_cx_V_id_V_1_data_out;
reg    sbu2prt_cx_V_id_V_1_vld_in;
wire    sbu2prt_cx_V_id_V_1_vld_out;
wire    sbu2prt_cx_V_id_V_1_ack_in;
wire    sbu2prt_cx_V_id_V_1_ack_out;
reg   [2:0] sbu2prt_cx_V_id_V_1_payload_A;
reg   [2:0] sbu2prt_cx_V_id_V_1_payload_B;
reg    sbu2prt_cx_V_id_V_1_sel_rd;
reg    sbu2prt_cx_V_id_V_1_sel_wr;
wire    sbu2prt_cx_V_id_V_1_sel;
wire    sbu2prt_cx_V_id_V_1_load_A;
wire    sbu2prt_cx_V_id_V_1_load_B;
reg   [1:0] sbu2prt_cx_V_id_V_1_state;
wire    sbu2prt_cx_V_id_V_1_state_cmp_full;
reg   [11:0] sbu2prt_cx_V_user_V_1_data_in;
reg   [11:0] sbu2prt_cx_V_user_V_1_data_out;
reg    sbu2prt_cx_V_user_V_1_vld_in;
wire    sbu2prt_cx_V_user_V_1_vld_out;
wire    sbu2prt_cx_V_user_V_1_ack_in;
wire    sbu2prt_cx_V_user_V_1_ack_out;
reg   [11:0] sbu2prt_cx_V_user_V_1_payload_A;
reg   [11:0] sbu2prt_cx_V_user_V_1_payload_B;
reg    sbu2prt_cx_V_user_V_1_sel_rd;
reg    sbu2prt_cx_V_user_V_1_sel_wr;
wire    sbu2prt_cx_V_user_V_1_sel;
wire    sbu2prt_cx_V_user_V_1_load_A;
wire    sbu2prt_cx_V_user_V_1_load_B;
reg   [1:0] sbu2prt_cx_V_user_V_1_state;
wire    sbu2prt_cx_V_user_V_1_state_cmp_full;
reg   [0:0] init;
reg   [1:0] DetectState;
reg   [0:0] reply;
reg   [610:0] tpc;
reg   [8:0] topics_data_V_address0;
reg    topics_data_V_ce0;
reg    topics_data_V_we0;
reg   [175:0] topics_data_V_d0;
wire   [175:0] topics_data_V_q0;
reg   [8:0] topics_tot_sub_V_address0;
reg    topics_tot_sub_V_ce0;
reg    topics_tot_sub_V_we0;
reg   [2:0] topics_tot_sub_V_d0;
wire   [2:0] topics_tot_sub_V_q0;
reg   [8:0] topics_count_V_address0;
reg    topics_count_V_ce0;
reg    topics_count_V_we0;
reg   [15:0] topics_count_V_d0;
wire   [15:0] topics_count_V_q0;
reg   [1:0] DetectState_1;
reg   [0:0] reply_1;
reg   [0:0] mergeState;
reg   [1:0] streamSource_V_1;
reg   [31:0] count_V_1;
reg   [9:0] topics_sub_ip_dest_V_address0;
reg    topics_sub_ip_dest_V_ce0;
reg    topics_sub_ip_dest_V_we0;
wire   [31:0] topics_sub_ip_dest_V_d0;
wire   [31:0] topics_sub_ip_dest_V_q0;
reg   [9:0] topics_sub_ip_dest_V_address1;
reg    topics_sub_ip_dest_V_ce1;
reg    topics_sub_ip_dest_V_we1;
wire   [31:0] topics_sub_ip_dest_V_q1;
reg   [9:0] topics_sub_ip_src_V_address0;
reg    topics_sub_ip_src_V_ce0;
reg    topics_sub_ip_src_V_we0;
wire   [31:0] topics_sub_ip_src_V_d0;
wire   [31:0] topics_sub_ip_src_V_q0;
reg   [9:0] topics_sub_ip_src_V_address1;
reg    topics_sub_ip_src_V_ce1;
reg    topics_sub_ip_src_V_we1;
wire   [31:0] topics_sub_ip_src_V_q1;
reg   [31:0] count_V;
reg   [255:0] prev_buff_data_V;
reg   [31:0] prev_buff_keep_V;
reg   [0:0] prev_buff_last_V;
reg   [2:0] prev_buff_id_V;
reg   [11:0] prev_buff_user_V;
reg   [8:0] topics_avg_V_address0;
reg    topics_avg_V_ce0;
reg    topics_avg_V_we0;
reg   [1:0] topics_avg_V_d0;
wire   [1:0] topics_avg_V_q0;
reg   [8:0] topics_min_V_address0;
reg    topics_min_V_ce0;
reg    topics_min_V_we0;
reg   [15:0] topics_min_V_d0;
wire   [15:0] topics_min_V_q0;
reg   [8:0] topics_max_V_address0;
reg    topics_max_V_ce0;
reg    topics_max_V_we0;
reg   [15:0] topics_max_V_d0;
wire   [15:0] topics_max_V_q0;
reg   [8:0] topics_sum_V_address0;
reg    topics_sum_V_ce0;
reg    topics_sum_V_we0;
reg   [31:0] topics_sum_V_d0;
wire   [31:0] topics_sum_V_q0;
reg   [8:0] topics_exec_0_address0;
reg    topics_exec_0_ce0;
reg    topics_exec_0_we0;
reg   [1:0] topics_exec_0_d0;
wire   [1:0] topics_exec_0_q0;
reg   [8:0] topics_exec_1_address0;
reg    topics_exec_1_ce0;
reg    topics_exec_1_we0;
reg   [1:0] topics_exec_1_d0;
wire   [1:0] topics_exec_1_q0;
reg   [8:0] topics_exec_2_address0;
reg    topics_exec_2_ce0;
reg    topics_exec_2_we0;
reg   [2:0] topics_exec_2_d0;
wire   [2:0] topics_exec_2_q0;
reg   [8:0] topics_exec_3_address0;
reg    topics_exec_3_ce0;
reg    topics_exec_3_we0;
reg   [2:0] topics_exec_3_d0;
wire   [2:0] topics_exec_3_q0;
reg   [8:0] topics_exec_4_address0;
reg    topics_exec_4_ce0;
reg    topics_exec_4_we0;
reg   [2:0] topics_exec_4_d0;
wire   [2:0] topics_exec_4_q0;
reg   [8:0] topics_klm_x_hat_address0;
reg    topics_klm_x_hat_ce0;
reg    topics_klm_x_hat_we0;
reg   [31:0] topics_klm_x_hat_d0;
wire   [31:0] topics_klm_x_hat_q0;
reg   [8:0] topics_klm_p_address0;
reg    topics_klm_p_ce0;
reg    topics_klm_p_we0;
reg   [31:0] topics_klm_p_d0;
wire   [31:0] topics_klm_p_q0;
reg   [8:0] topics_klm_x_prev_V_address0;
reg    topics_klm_x_prev_V_ce0;
reg    topics_klm_x_prev_V_we0;
reg   [15:0] topics_klm_x_prev_V_d0;
wire   [15:0] topics_klm_x_prev_V_q0;
reg   [8:0] topics_klm_r_V_address0;
reg    topics_klm_r_V_ce0;
reg    topics_klm_r_V_we0;
reg   [1:0] topics_klm_r_V_d0;
wire   [1:0] topics_klm_r_V_q0;
reg   [8:0] topics_vld_address0;
reg    topics_vld_ce0;
reg    topics_vld_we0;
reg   [0:0] topics_vld_d0;
wire   [0:0] topics_vld_q0;
reg   [9:0] topics_sub_mac_V_address0;
reg    topics_sub_mac_V_ce0;
reg    topics_sub_mac_V_we0;
wire   [47:0] topics_sub_mac_V_q0;
reg   [9:0] topics_sub_mac_V_address1;
reg    topics_sub_mac_V_ce1;
reg    topics_sub_mac_V_we1;
wire   [47:0] topics_sub_mac_V_q1;
reg   [0:0] mergeState_1;
reg   [1:0] streamSource_V;
reg    prt_nw2sbu_TDATA_blk_n;
wire   [0:0] ap_CS_fsm_state2;
reg   [0:0] init_load_reg_4312;
wire   [1:0] DetectState_load_load_fu_2762_p1;
wire   [0:0] grp_nbreadreq_fu_600_p7;
wire   [0:0] exitcond_i_fu_2628_p2;
reg    prt_cx2sbu_TDATA_blk_n;
wire   [0:0] ap_CS_fsm_state66;
reg   [1:0] DetectState_load_reg_4359;
wire   [1:0] DetectState_1_load_load_fu_3893_p1;
wire   [0:0] grp_nbreadreq_fu_659_p7;
reg    sbu2prt_nw_TDATA_blk_n;
wire   [0:0] ap_CS_fsm_state74;
wire   [0:0] ap_CS_fsm_state75;
wire   [0:0] ap_CS_fsm_state70;
wire   [0:0] ap_CS_fsm_state71;
wire   [0:0] ap_CS_fsm_state79;
wire   [0:0] ap_CS_fsm_state80;
wire   [0:0] ap_CS_fsm_state84;
wire   [0:0] ap_CS_fsm_state85;
reg    sbu2prt_cx_TDATA_blk_n;
wire   [0:0] ap_CS_fsm_state92;
wire   [0:0] ap_CS_fsm_state93;
reg   [0:0] tmp_65_reg_2217;
wire   [0:0] ap_CS_fsm_state89;
wire   [0:0] ap_CS_fsm_state90;
reg   [0:0] mergeState_1_load_reg_5271;
reg   [0:0] tmp_129_reg_5289;
wire   [31:0] grp_fu_2311_p2;
reg   [31:0] reg_2506;
wire   [0:0] ap_CS_fsm_state28;
wire   [0:0] ap_CS_fsm_state44;
wire   [0:0] ap_CS_fsm_state57;
wire   [0:0] ap_CS_fsm_state69;
wire    merger_network_0_V_s0_status;
reg   [0:0] tmp_125_reg_5158;
wire    merger_network_1_V_s0_status;
reg    ap_condition_1465;
wire   [0:0] ap_CS_fsm_state73;
reg   [0:0] tmp_123_reg_5138;
reg    ap_condition_1487;
wire   [0:0] ap_CS_fsm_state78;
reg   [0:0] streamSource_V_1_loc_1_reg_1929;
reg    ap_condition_1510;
wire   [0:0] ap_CS_fsm_state83;
reg   [0:0] tmp_127_reg_5237;
reg    ap_condition_1533;
wire   [0:0] ap_CS_fsm_state88;
wire    merger_host_0_V_dat0_status;
reg   [0:0] tmp_130_reg_5293;
wire    merger_host_1_V_dat0_status;
reg    ap_condition_1583;
wire   [0:0] ap_CS_fsm_state91;
reg   [0:0] tmp_128_reg_5275;
reg    ap_condition_1605;
wire   [0:0] init_load_load_fu_2624_p1;
wire   [8:0] i_fu_2634_p2;
reg   [8:0] i_reg_4319;
wire    merger_host_0_V_dat1_status;
wire    merger_network_0_V_s1_status;
wire   [0:0] tmp_8_fu_2818_p2;
wire   [0:0] tmp_11_fu_2834_p2;
reg    ap_condition_1677;
reg   [610:0] tpc_load_reg_4324;
wire   [63:0] tmp_fu_2732_p1;
reg   [63:0] tmp_reg_4334;
wire   [10:0] tmp_68_cast_fu_2747_p1;
reg   [10:0] tmp_68_cast_reg_4352;
reg   [0:0] tmp_4_reg_4372;
reg   [255:0] tmp_data_V_28_reg_4376;
reg   [31:0] tmp_keep_V_3_reg_4382;
wire   [0:0] grp_fu_2349_p1;
reg   [0:0] tmp_last_V_27_reg_4387;
reg   [2:0] tmp_id_V_3_reg_4391;
reg   [11:0] tmp_user_V_3_reg_4396;
wire   [255:0] p_Result_17_fu_2770_p5;
reg   [255:0] p_Result_17_reg_4401;
reg   [7:0] type_V_reg_4409;
reg   [9:0] topics_sub_ip_dest_V_reg_4423;
wire   [0:0] ap_CS_fsm_state3;
wire   [1:0] p_i0_fu_2908_p2;
reg   [1:0] p_i0_reg_4431;
wire   [6:0] tmp_79_fu_3006_p2;
reg   [6:0] tmp_79_reg_4436;
wire   [0:0] tmp_2_fu_2902_p2;
wire   [63:0] tmp_85_fu_3016_p2;
reg   [63:0] tmp_85_reg_4441;
reg   [9:0] topics_sub_ip_src_V_s_reg_4446;
wire   [0:0] ap_CS_fsm_state5;
wire   [1:0] p_i0_1_fu_3061_p2;
reg   [1:0] p_i0_1_reg_4454;
wire   [6:0] tmp_100_fu_3159_p2;
reg   [6:0] tmp_100_reg_4459;
wire   [0:0] tmp_s_fu_3055_p2;
wire   [63:0] tmp_103_fu_3169_p2;
reg   [63:0] tmp_103_reg_4464;
reg   [9:0] topics_sub_mac_V_add_reg_4469;
wire   [0:0] ap_CS_fsm_state7;
wire   [1:0] p_i0_2_fu_3214_p2;
reg   [1:0] p_i0_2_reg_4477;
wire   [47:0] tmp_121_fu_3269_p1;
reg   [47:0] tmp_121_reg_4482;
wire   [0:0] tmp_15_fu_3208_p2;
wire   [7:0] Lo_assign_fu_3289_p2;
reg   [7:0] Lo_assign_reg_4490;
wire   [0:0] ap_CS_fsm_state9;
wire   [0:0] tmp_12_fu_3283_p2;
wire   [8:0] tmp_111_fu_3309_p2;
reg   [8:0] tmp_111_reg_4495;
wire   [7:0] i_V_fu_3315_p2;
reg   [7:0] i_V_reg_4500;
wire   [63:0] tmp_19_fu_3321_p1;
reg   [63:0] tmp_19_reg_4505;
reg   [8:0] topics_exec_0_addr_reg_4525;
wire   [0:0] tmp_20_fu_3326_p2;
reg   [0:0] tmp_20_reg_4530;
wire   [7:0] hash_V_fu_3364_p2;
wire   [0:0] ap_CS_fsm_state10;
reg   [1:0] topics_exec_0_load_reg_4539;
wire   [0:0] ap_CS_fsm_state11;
reg   [8:0] topics_exec_1_addr_reg_4545;
reg   [8:0] topics_exec_2_addr_1_reg_4550;
wire   [8:0] tmp_74_fu_3370_p3;
reg   [8:0] tmp_74_reg_4555;
wire   [0:0] ap_CS_fsm_state12;
reg   [8:0] topics_tot_sub_V_add_1_reg_4590;
reg   [1:0] topics_exec_1_load_reg_4595;
reg   [2:0] topics_exec_2_load_reg_4601;
reg   [8:0] topics_exec_3_addr_1_reg_4607;
reg   [8:0] topics_exec_4_addr_1_reg_4612;
reg   [8:0] topics_klm_r_V_addr_reg_4617;
reg   [8:0] topics_data_V_addr_1_reg_4622;
wire   [0:0] ap_CS_fsm_state13;
reg   [2:0] tmp_topic_tot_sub_V_reg_4627;
reg   [8:0] topics_count_V_addr_1_reg_4635;
reg   [31:0] p_Val2_7_reg_4640;
reg   [31:0] topics_sub_ip_src_V_3_reg_4645;
reg   [47:0] topics_sub_mac_V_loa_reg_4650;
reg   [8:0] topics_avg_V_addr_reg_4655;
reg   [8:0] topics_min_V_addr_reg_4660;
reg   [8:0] topics_max_V_addr_reg_4665;
reg   [8:0] topics_sum_V_addr_reg_4670;
reg   [2:0] topics_exec_3_load_reg_4675;
reg   [2:0] topics_exec_4_load_reg_4681;
reg   [8:0] topics_klm_x_hat_add_1_reg_4687;
reg   [8:0] topics_klm_p_addr_reg_4692;
reg   [8:0] topics_klm_x_prev_V_1_reg_4697;
reg   [1:0] topics_klm_r_V_load_reg_4702;
reg   [8:0] topics_vld_addr_reg_4708;
wire   [9:0] tmp_75_cast_fu_3410_p1;
reg   [9:0] tmp_75_cast_reg_4713;
wire   [0:0] ap_CS_fsm_state14;
reg   [1:0] topics_avg_V_load_reg_4730;
reg   [15:0] tmp_topic_klm_x_prev_reg_4760;
reg   [0:0] tmp_topic_vld_reg_4765;
wire   [2:0] tmp_topic_tot_sub_V_1_fu_3444_p2;
wire   [255:0] p_Result_22_fu_3449_p5;
wire   [7:0] p_0397_0_i_0_fu_3460_p4;
reg   [7:0] p_0397_0_i_0_reg_4858;
wire   [7:0] p_0397_0_i_1_fu_3469_p4;
reg   [7:0] p_0397_0_i_1_reg_4863;
wire   [15:0] tmp_topic_min_V_4_fu_3478_p3;
reg   [15:0] tmp_topic_min_V_4_reg_4868;
wire   [31:0] tmp_21_fu_3486_p1;
reg   [31:0] tmp_21_reg_4878;
wire   [31:0] grp_fu_2331_p1;
reg   [31:0] tmp_22_reg_4889;
wire   [0:0] ap_CS_fsm_state19;
wire   [0:0] or_cond_i_fu_3559_p2;
reg   [0:0] or_cond_i_reg_4894;
wire   [31:0] grp_fu_2334_p1;
reg   [31:0] tmp_28_reg_4898;
reg   [175:0] p_Val2_20_reg_4903;
wire   [0:0] ap_CS_fsm_state20;
reg   [15:0] t_V_3_reg_4910;
reg   [15:0] tmp_topic_min_V_1_lo_reg_4917;
reg   [15:0] tmp_topic_max_V_1_lo_reg_4925;
reg   [31:0] tmp_topic_sum_V_2_lo_reg_4933;
reg   [31:0] tmp_topic_klm_x_hat_s_reg_4940;
reg   [31:0] tmp_topic_klm_p_2_lo_reg_4946;
reg   [255:0] p_Val2_8_reg_4952;
wire   [2:0] i_1_fu_3595_p2;
reg   [2:0] i_1_reg_4961;
wire   [0:0] tmp_31_fu_3589_p2;
wire   [2:0] tmp_topic_exec_q1;
reg   [2:0] DetectExecState_reg_4971;
wire   [0:0] ap_CS_fsm_state21;
wire   [255:0] p_Result_27_fu_3746_p5;
wire   [0:0] ap_CS_fsm_state37;
wire   [31:0] grp_fu_2327_p2;
reg   [31:0] K_s_reg_4993;
wire   [31:0] grp_fu_2319_p2;
reg   [31:0] tmp_35_reg_4999;
wire   [0:0] ap_CS_fsm_state49;
wire   [31:0] grp_fu_2323_p2;
reg   [31:0] tmp_36_reg_5004;
wire   [31:0] grp_fu_2315_p2;
reg   [31:0] tmp_topic_klm_p_1_reg_5009;
reg   [9:0] topics_sub_ip_dest_V_4_reg_5015;
wire   [0:0] ap_CS_fsm_state60;
wire   [1:0] p_i0_3_fu_3805_p2;
reg   [1:0] p_i0_3_reg_5023;
wire   [0:0] tmp_44_fu_3799_p2;
reg   [9:0] topics_sub_ip_src_V_5_reg_5033;
wire   [0:0] ap_CS_fsm_state62;
wire   [1:0] p_i0_4_fu_3836_p2;
reg   [1:0] p_i0_4_reg_5041;
wire   [0:0] tmp_45_fu_3830_p2;
reg   [9:0] topics_sub_mac_V_add_3_reg_5051;
wire   [0:0] ap_CS_fsm_state64;
wire   [0:0] tmp_46_fu_3861_p2;
wire   [1:0] p_i0_5_fu_3867_p2;
reg   [1:0] p_i0_5_reg_5059;
reg   [1:0] DetectState_1_load_reg_5069;
wire    merger_network_1_V_s1_status;
wire    merger_host_1_V_dat1_status;
reg    ap_condition_2076;
reg   [0:0] tmp_42_reg_5090;
reg   [31:0] tmp_keep_V_9_reg_5099;
wire   [0:0] grp_fu_2396_p1;
reg   [0:0] tmp_last_V_8_reg_5105;
reg   [2:0] tmp_id_V_9_reg_5111;
reg   [11:0] tmp_user_V_9_reg_5117;
wire   [255:0] p_Result_20_fu_4010_p5;
wire   [0:0] tmp_49_fu_3976_p2;
wire   [0:0] tmp_50_fu_3992_p2;
wire   [0:0] mergeState_load_load_fu_4034_p1;
reg   [0:0] mergeState_load_reg_5134;
wire   [0:0] ap_CS_fsm_state67;
reg    ap_condition_2137;
wire   [0:0] tmp_123_fu_4042_p1;
wire   [0:0] grp_nbreadreq_fu_717_p7;
wire   [1:0] i_2_fu_4054_p2;
reg   [1:0] i_2_reg_5153;
wire   [0:0] ap_CS_fsm_state68;
wire   [0:0] tmp_125_fu_4060_p1;
wire   [0:0] tmp_124_fu_4046_p3;
wire   [0:0] grp_nbreadreq_fu_728_p7;
wire   [0:0] ap_CS_fsm_state72;
wire   [0:0] ap_CS_fsm_state77;
wire   [0:0] streamSource_V_1_loc_1_phi_fu_1932_p4;
wire   [0:0] p_mergeState_flag_3_fu_4070_p2;
wire   [0:0] not_tmp_last_V_s_fu_4076_p2;
wire   [1:0] i_3_fu_4090_p2;
reg   [1:0] i_3_reg_5232;
wire   [0:0] ap_CS_fsm_state82;
wire   [0:0] tmp_127_fu_4096_p1;
wire   [0:0] tmp_126_fu_4082_p3;
wire   [0:0] not_tmp_last_V_1_fu_4106_p2;
wire   [0:0] mergeState_flag_s_fu_4112_p2;
wire   [0:0] mergeState_1_load_load_fu_4118_p1;
wire   [0:0] ap_CS_fsm_state86;
wire   [0:0] tmp_128_fu_4132_p1;
wire   [0:0] grp_nbreadreq_fu_776_p7;
wire   [0:0] grp_nbreadreq_fu_787_p7;
wire   [0:0] tmp_129_fu_4136_p3;
wire   [0:0] ap_CS_fsm_state87;
wire   [0:0] tmp_130_fu_4144_p1;
wire   [1:0] i_4_fu_4148_p2;
reg   [0:0] tmp_topic_sub_ip_des_address0;
reg    tmp_topic_sub_ip_des_ce0;
reg    tmp_topic_sub_ip_des_we0;
reg   [31:0] tmp_topic_sub_ip_des_d0;
reg   [0:0] tmp_topic_sub_ip_des_address1;
reg    tmp_topic_sub_ip_des_ce1;
reg    tmp_topic_sub_ip_des_we1;
wire   [31:0] tmp_topic_sub_ip_des_q1;
reg   [0:0] tmp_topic_sub_ip_src_address0;
reg    tmp_topic_sub_ip_src_ce0;
reg    tmp_topic_sub_ip_src_we0;
reg   [31:0] tmp_topic_sub_ip_src_d0;
reg   [0:0] tmp_topic_sub_ip_src_address1;
reg    tmp_topic_sub_ip_src_ce1;
reg    tmp_topic_sub_ip_src_we1;
wire   [31:0] tmp_topic_sub_ip_src_q1;
reg   [0:0] tmp_topic_sub_mac_V_address0;
reg    tmp_topic_sub_mac_V_ce0;
reg    tmp_topic_sub_mac_V_we0;
reg   [47:0] tmp_topic_sub_mac_V_d0;
reg   [0:0] tmp_topic_sub_mac_V_address1;
reg    tmp_topic_sub_mac_V_ce1;
reg    tmp_topic_sub_mac_V_we1;
wire   [47:0] tmp_topic_sub_mac_V_q1;
reg   [2:0] tmp_topic_exec_address0;
reg    tmp_topic_exec_ce0;
reg    tmp_topic_exec_we0;
reg   [2:0] tmp_topic_exec_d0;
reg   [2:0] tmp_topic_exec_address1;
reg    tmp_topic_exec_ce1;
reg    tmp_topic_exec_we1;
reg   [2:0] tmp_topic_exec_d1;
wire    grp_axi_stream_pass_alt_fu_2287_ap_start;
wire    grp_axi_stream_pass_alt_fu_2287_ap_done;
wire    grp_axi_stream_pass_alt_fu_2287_ap_idle;
wire    grp_axi_stream_pass_alt_fu_2287_ap_ready;
wire    grp_axi_stream_pass_alt_fu_2287_mlx2sbu_TREADY;
wire   [255:0] grp_axi_stream_pass_alt_fu_2287_sbu2mlx_TDATA;
wire    grp_axi_stream_pass_alt_fu_2287_sbu2mlx_TVALID;
wire    grp_axi_stream_pass_alt_fu_2287_sbu2mlx_TREADY;
wire   [31:0] grp_axi_stream_pass_alt_fu_2287_sbu2mlx_TKEEP;
wire   [0:0] grp_axi_stream_pass_alt_fu_2287_sbu2mlx_TLAST;
wire   [2:0] grp_axi_stream_pass_alt_fu_2287_sbu2mlx_TID;
wire   [11:0] grp_axi_stream_pass_alt_fu_2287_sbu2mlx_TUSER;
reg   [8:0] i_0_i_reg_1476;
reg   [1:0] p_i0_0_i1207_i_reg_1487;
wire   [0:0] ap_CS_fsm_state4;
reg   [1:0] p_i01_0_i1208_i_reg_1498;
wire   [0:0] ap_CS_fsm_state6;
reg   [1:0] p_i02_0_i1210_i_reg_1509;
wire   [0:0] ap_CS_fsm_state8;
reg   [7:0] p_0727_0_i_reg_1520;
reg   [7:0] r_V_3_reg_1531;
reg   [2:0] i2_0_i_reg_1543;
wire   [0:0] ap_CS_fsm_state58;
reg   [31:0] tmp_topic_11_1_2_reg_1554;
reg   [31:0] tmp_topic_11_0_2_reg_1567;
reg   [31:0] tmp_topic_9_2_reg_1580;
reg   [15:0] tmp_topic_8_3_reg_1593;
reg   [15:0] tmp_topic_7_3_reg_1606;
reg   [15:0] tmp_topic_2_2_reg_1619;
reg   [175:0] tmp_topic_0_2_reg_1631;
reg   [255:0] tmp_data_V_3_reg_1643;
reg   [0:0] tmp_41_reg_1656;
reg   [2:0] tmp_43_reg_1671;
reg   [1:0] p_i0_0_i_i_reg_1683;
wire   [0:0] ap_CS_fsm_state59;
wire   [0:0] ap_CS_fsm_state61;
reg   [1:0] p_i01_0_i_i_reg_1694;
wire   [0:0] ap_CS_fsm_state63;
reg   [1:0] p_i02_0_i_i_reg_1705;
wire   [0:0] ap_CS_fsm_state65;
reg   [0:0] reply_1_loc_reg_1716;
reg   [255:0] tmp_data_V_9_reg_1727;
reg   [1:0] storemerge_i8_reg_1738;
reg   [1:0] val_assign_reg_1751;
reg   [0:0] tmp_57_reg_1763;
reg   [11:0] tmp_user_V_15_reg_1772;
reg   [2:0] tmp_id_V_15_reg_1784;
reg   [0:0] tmp_last_V_14_reg_1796;
reg   [31:0] tmp_keep_V_15_reg_1808;
reg   [255:0] tmp_data_V_15_reg_1820;
reg   [0:0] tmp_54_reg_1832;
reg   [11:0] tmp_user_V_12_reg_1841;
reg   [2:0] tmp_id_V_12_reg_1853;
reg   [0:0] tmp_last_V_11_reg_1865;
reg   [31:0] tmp_keep_V_12_reg_1877;
reg   [255:0] tmp_data_V_12_reg_1889;
reg   [0:0] streamSource_V_1_loc_reg_1901;
reg   [0:0] mergeState_flag_3_reg_1915;
wire   [0:0] ap_CS_fsm_state76;
reg   [0:0] tmp_60_reg_1940;
reg   [11:0] tmp_user_V_18_reg_1949;
reg   [2:0] tmp_id_V_18_reg_1961;
reg   [0:0] tmp_last_V_17_reg_1973;
reg   [31:0] tmp_keep_V_18_reg_1985;
reg   [255:0] tmp_data_V_18_reg_1997;
reg   [0:0] mergeState_flag_reg_2009;
reg   [1:0] val_assign_1_reg_2023;
wire   [0:0] ap_CS_fsm_state81;
reg   [0:0] tmp_62_reg_2035;
reg   [11:0] tmp_user_V_21_reg_2044;
reg   [2:0] tmp_id_V_21_reg_2056;
reg   [0:0] tmp_last_V_20_reg_2068;
reg   [31:0] tmp_keep_V_21_reg_2080;
reg   [255:0] tmp_data_V_21_reg_2092;
wire   [0:0] mergeState_flag_6_phi_fu_2107_p8;
reg   [0:0] mergeState_flag_6_reg_2104;
reg   [0:0] mergeState_new_6_reg_2119;
reg   [1:0] val_assign_2_reg_2136;
reg   [0:0] tmp_67_reg_2148;
reg   [11:0] tmp_user_V_27_reg_2157;
reg   [2:0] tmp_id_V_27_reg_2169;
reg   [0:0] tmp_last_V_26_reg_2181;
reg   [31:0] tmp_keep_V_27_reg_2193;
reg   [255:0] tmp_data_V_27_reg_2205;
reg   [11:0] tmp_user_V_24_reg_2227;
reg   [2:0] tmp_id_V_24_reg_2239;
reg   [0:0] tmp_last_V_23_reg_2251;
reg   [31:0] tmp_keep_V_24_reg_2263;
reg   [255:0] tmp_data_V_24_reg_2275;
reg    ap_reg_grp_axi_stream_pass_alt_fu_2287_ap_start;
wire   [0:0] ap_CS_fsm_state94;
wire   [63:0] tmp_69_cast_fu_2897_p1;
wire   [63:0] tmp_71_cast_fu_3050_p1;
wire   [63:0] tmp_78_cast_fu_3203_p1;
wire   [63:0] tmp_75_fu_3378_p1;
wire   [63:0] tmp_77_fu_3391_p3;
wire   [63:0] tmp_29_fu_3416_p1;
wire   [63:0] tmp_32_fu_3601_p1;
wire   [63:0] tmp_81_cast_fu_3794_p1;
wire   [63:0] p_i0_0_i_i_cast_fu_3780_p1;
wire   [63:0] tmp_82_cast_fu_3825_p1;
wire   [63:0] p_i01_0_i_i_cast_fu_3811_p1;
wire   [63:0] tmp_83_cast_fu_3856_p1;
wire   [63:0] p_i02_0_i_i_cast_fu_3842_p1;
reg    merger_host_0_V_dat1_update;
wire    merger_host_0_V_dat_full_n;
wire    merger_host_0_V_kee_full_n;
wire    merger_host_0_V_las_full_n;
wire    merger_host_0_V_id_s_full_n;
wire    merger_host_0_V_use_full_n;
reg    merger_network_0_V_s1_update;
reg   [255:0] merger_network_0_V_s_din;
wire    merger_network_0_V_s_full_n;
reg   [31:0] merger_network_0_V_1_din;
wire    merger_network_0_V_1_full_n;
reg   [0:0] merger_network_0_V_2_din;
wire    merger_network_0_V_2_full_n;
reg   [2:0] merger_network_0_V_3_din;
wire    merger_network_0_V_3_full_n;
reg   [11:0] merger_network_0_V_4_din;
wire    merger_network_0_V_4_full_n;
reg    merger_network_1_V_s1_update;
reg   [255:0] merger_network_1_V_s_din;
wire    merger_network_1_V_s_full_n;
reg   [31:0] merger_network_1_V_1_din;
wire    merger_network_1_V_1_full_n;
reg   [0:0] merger_network_1_V_2_din;
wire    merger_network_1_V_2_full_n;
reg   [2:0] merger_network_1_V_3_din;
wire    merger_network_1_V_3_full_n;
reg   [11:0] merger_network_1_V_4_din;
wire    merger_network_1_V_4_full_n;
reg    merger_host_1_V_dat1_update;
reg   [255:0] merger_host_1_V_dat_din;
wire    merger_host_1_V_dat_full_n;
reg   [31:0] merger_host_1_V_kee_din;
wire    merger_host_1_V_kee_full_n;
reg   [0:0] merger_host_1_V_las_din;
wire    merger_host_1_V_las_full_n;
reg   [2:0] merger_host_1_V_id_s_din;
wire    merger_host_1_V_id_s_full_n;
reg   [11:0] merger_host_1_V_use_din;
wire    merger_host_1_V_use_full_n;
wire   [255:0] p_Val2_18_fu_3913_p5;
wire   [255:0] merger_network_0_V_s_dout;
wire    merger_network_0_V_s_empty_n;
wire   [31:0] merger_network_0_V_1_dout;
wire    merger_network_0_V_1_empty_n;
wire   [0:0] merger_network_0_V_2_dout;
wire    merger_network_0_V_2_empty_n;
wire   [2:0] merger_network_0_V_3_dout;
wire    merger_network_0_V_3_empty_n;
wire   [11:0] merger_network_0_V_4_dout;
wire    merger_network_0_V_4_empty_n;
wire   [255:0] merger_network_1_V_s_dout;
wire    merger_network_1_V_s_empty_n;
wire   [31:0] merger_network_1_V_1_dout;
wire    merger_network_1_V_1_empty_n;
wire   [0:0] merger_network_1_V_2_dout;
wire    merger_network_1_V_2_empty_n;
wire   [2:0] merger_network_1_V_3_dout;
wire    merger_network_1_V_3_empty_n;
wire   [11:0] merger_network_1_V_4_dout;
wire    merger_network_1_V_4_empty_n;
reg    merger_network_0_V_s0_update;
reg    merger_network_1_V_s0_update;
wire   [255:0] merger_host_0_V_dat_dout;
wire    merger_host_0_V_dat_empty_n;
wire   [31:0] merger_host_0_V_kee_dout;
wire    merger_host_0_V_kee_empty_n;
wire   [0:0] merger_host_0_V_las_dout;
wire    merger_host_0_V_las_empty_n;
wire   [2:0] merger_host_0_V_id_s_dout;
wire    merger_host_0_V_id_s_empty_n;
wire   [11:0] merger_host_0_V_use_dout;
wire    merger_host_0_V_use_empty_n;
wire   [255:0] merger_host_1_V_dat_dout;
wire    merger_host_1_V_dat_empty_n;
wire   [31:0] merger_host_1_V_kee_dout;
wire    merger_host_1_V_kee_empty_n;
wire   [0:0] merger_host_1_V_las_dout;
wire    merger_host_1_V_las_empty_n;
wire   [2:0] merger_host_1_V_id_s_dout;
wire    merger_host_1_V_id_s_empty_n;
wire   [11:0] merger_host_1_V_use_dout;
wire    merger_host_1_V_use_empty_n;
reg    merger_host_0_V_dat0_update;
reg    merger_host_1_V_dat0_update;
wire   [610:0] tpc56_part_set_fu_2714_p5;
wire   [31:0] tmp_10_fu_2786_p2;
wire   [31:0] p_Val2_s_fu_3952_p3;
wire   [255:0] p_Result_s_143_fu_3638_p5;
reg   [175:0] ret_V_fu_556;
wire   [175:0] p_Result_23_fu_3706_p4;
reg   [15:0] t_V_1_fu_560;
wire   [15:0] tmp_topic_count_V_1_fu_3677_p2;
reg   [15:0] tmp_topic_min_V_1_fu_564;
wire   [15:0] r_V_4_tmp_topic_7_fu_3686_p3;
reg   [15:0] tmp_topic_max_V_1_fu_568;
wire   [15:0] tmp_topic_min_V_2_fu_3696_p3;
reg   [31:0] tmp_topic_sum_V_2_fu_572;
wire   [31:0] tmp_topic_sum_V_1_fu_3702_p2;
reg   [31:0] tmp_topic_klm_x_hat_2_fu_576;
reg   [31:0] tmp_topic_klm_p_2_fu_580;
reg   [255:0] p_Val2_3_fu_584;
wire   [255:0] p_Result_26_fu_3656_p5;
reg   [255:0] p_Val2_4_fu_588;
reg   [31:0] P_s_fu_592;
reg   [31:0] i_op_assign_1_fu_596;
wire   [175:0] tmp_17_fu_2751_p1;
wire  signed [2:0] extLd_fu_3402_p1;
wire  signed [2:0] extLd1_fu_3406_p1;
reg   [31:0] grp_fu_2311_p0;
reg   [31:0] grp_fu_2311_p1;
wire   [0:0] ap_CS_fsm_state50;
wire   [0:0] ap_CS_fsm_state45;
wire   [0:0] ap_CS_fsm_state29;
wire   [31:0] grp_fu_2331_p0;
wire   [31:0] grp_fu_2334_p0;
wire   [610:0] tpc16_part_set_fu_2644_p5;
wire   [610:0] tpc39_part_set_fu_2656_p5;
reg   [610:0] tmp_7_fu_2668_p4;
wire   [610:0] tpc_part_set_fu_2678_p5;
wire   [610:0] tpc46_part_set_fu_2690_p5;
wire   [610:0] tpc49_part_set_fu_2702_p5;
wire   [9:0] tmp_16_fu_2739_p3;
wire   [15:0] p_Result_s_fu_2808_p4;
wire   [7:0] p_Result_2_fu_2824_p4;
wire   [10:0] p_i0_0_i1207_i_cast_s_fu_2888_p1;
wire   [10:0] tmp_18_fu_2892_p2;
wire   [0:0] tmp_26_fu_2923_p1;
wire   [5:0] tmp_9_fu_2927_p3;
wire   [5:0] tmp_6_fu_2935_p2;
wire   [6:0] tmp_40_fu_2947_p1;
wire   [6:0] tmp_53_fu_2951_p1;
wire   [0:0] tmp_30_fu_2941_p2;
wire   [6:0] tmp_64_fu_2964_p2;
wire   [6:0] tmp_69_fu_2976_p2;
reg   [63:0] tmp_59_fu_2955_p4;
wire   [63:0] p_new_fu_2914_p4;
wire   [6:0] tmp_68_fu_2970_p2;
wire   [6:0] tmp_70_fu_2982_p3;
wire   [6:0] tmp_73_fu_2998_p3;
wire   [63:0] tmp_72_fu_2990_p3;
wire   [63:0] tmp_80_fu_3012_p1;
wire   [63:0] tmp_84_fu_3022_p1;
wire   [63:0] tmp_86_fu_3025_p2;
wire   [63:0] tmp_87_fu_3031_p2;
wire   [10:0] p_i01_0_i1208_i_cast_fu_3041_p1;
wire   [10:0] tmp_71_fu_3045_p2;
wire   [0:0] tmp_89_fu_3076_p1;
wire   [5:0] tmp_13_fu_3080_p3;
wire   [5:0] tmp_14_fu_3088_p2;
wire   [6:0] tmp_91_fu_3100_p1;
wire   [6:0] tmp_92_fu_3104_p1;
wire   [0:0] tmp_90_fu_3094_p2;
wire   [6:0] tmp_94_fu_3117_p2;
wire   [6:0] tmp_96_fu_3129_p2;
reg   [63:0] tmp_93_fu_3108_p4;
wire   [63:0] p_new1_fu_3067_p4;
wire   [6:0] tmp_95_fu_3123_p2;
wire   [6:0] tmp_97_fu_3135_p3;
wire   [6:0] tmp_99_fu_3151_p3;
wire   [63:0] tmp_98_fu_3143_p3;
wire   [63:0] tmp_101_fu_3165_p1;
wire   [63:0] tmp_102_fu_3175_p1;
wire   [63:0] tmp_104_fu_3178_p2;
wire   [63:0] tmp_105_fu_3184_p2;
wire   [10:0] p_i02_0_i1210_i_cast_fu_3194_p1;
wire   [10:0] tmp_78_fu_3198_p2;
wire   [0:0] tmp_118_fu_3229_p1;
wire   [4:0] p_shl1_fu_3241_p3;
wire   [6:0] p_shl_fu_3233_p3;
wire   [6:0] p_shl1_cast_fu_3249_p1;
wire   [6:0] tmp_25_fu_3253_p2;
wire   [95:0] p_new2_fu_3220_p4;
wire   [95:0] tmp_119_fu_3259_p1;
wire   [95:0] tmp_120_fu_3263_p2;
wire   [8:0] tmp_109_fu_3299_p1;
wire   [8:0] tmp_108_fu_3295_p1;
wire   [8:0] tmp_110_fu_3303_p2;
wire   [255:0] tmp_112_fu_3337_p1;
wire   [255:0] tmp_113_fu_3340_p1;
wire   [255:0] tmp_114_fu_3343_p2;
wire   [255:0] tmp_115_fu_3348_p2;
wire   [255:0] p_Result_21_fu_3354_p2;
wire   [7:0] tmp_117_fu_3360_p1;
wire   [7:0] r_V_fu_3331_p2;
wire   [8:0] tmp_76_fu_3385_p2;
wire  signed [15:0] tmp_topic_klm_r_V_fu_3413_p1;
wire   [0:0] tmp_23_fu_3549_p2;
wire   [0:0] tmp_24_fu_3554_p2;
wire   [15:0] tmp_122_fu_3617_p1;
wire   [255:0] p_Result_24_fu_3606_p5;
wire   [95:0] tmp_39_fu_3631_p3;
wire   [255:0] p_Result_25_fu_3620_p5;
wire   [0:0] tmp_37_fu_3682_p2;
wire   [0:0] tmp_38_fu_3692_p2;
wire   [9:0] p_i0_0_i_i_cast_cast_fu_3785_p1;
wire   [9:0] tmp_81_fu_3789_p2;
wire   [9:0] p_i01_0_i_i_cast_cas_fu_3816_p1;
wire   [9:0] tmp_82_fu_3820_p2;
wire   [9:0] p_i02_0_i_i_cast_cas_fu_3847_p1;
wire   [9:0] tmp_83_fu_3851_p2;
wire   [255:0] p_Result_18_fu_3901_p5;
wire   [15:0] p_Result_14_fu_3936_p4;
wire   [0:0] tmp_51_fu_3946_p2;
wire   [31:0] p_Val2_17_fu_3930_p2;
wire   [15:0] p_Result_11_fu_3966_p4;
wire   [7:0] p_Result_13_fu_3982_p4;
wire   [255:0] p_Result_19_fu_3998_p5;
reg   [1:0] grp_fu_2311_opcode;
wire   [0:0] ap_CS_fsm_state95;
reg    ap_condition_4254;
reg   [94:0] ap_NS_fsm;
reg    ap_condition_2116;
reg    ap_condition_2504;
reg    ap_condition_4625;
reg    ap_condition_3001;
reg    ap_condition_4632;
reg    ap_condition_3002;
reg    ap_condition_4639;
reg    ap_condition_3035;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 95'b1;
#0 sbu2prt_nw_V_data_V_1_sel_rd = 1'b0;
#0 sbu2prt_nw_V_data_V_1_sel_wr = 1'b0;
#0 sbu2prt_nw_V_data_V_1_state = 2'b00;
#0 sbu2prt_nw_V_keep_V_1_sel_rd = 1'b0;
#0 sbu2prt_nw_V_keep_V_1_sel_wr = 1'b0;
#0 sbu2prt_nw_V_keep_V_1_state = 2'b00;
#0 sbu2prt_nw_V_last_V_1_sel_rd = 1'b0;
#0 sbu2prt_nw_V_last_V_1_sel_wr = 1'b0;
#0 sbu2prt_nw_V_last_V_1_state = 2'b00;
#0 sbu2prt_nw_V_id_V_1_sel_rd = 1'b0;
#0 sbu2prt_nw_V_id_V_1_sel_wr = 1'b0;
#0 sbu2prt_nw_V_id_V_1_state = 2'b00;
#0 sbu2prt_nw_V_user_V_1_sel_rd = 1'b0;
#0 sbu2prt_nw_V_user_V_1_sel_wr = 1'b0;
#0 sbu2prt_nw_V_user_V_1_state = 2'b00;
#0 sbu2mlx_V_data_V_1_sel_rd = 1'b0;
#0 sbu2mlx_V_data_V_1_sel_wr = 1'b0;
#0 sbu2mlx_V_data_V_1_state = 2'b00;
#0 sbu2mlx_V_keep_V_1_sel_rd = 1'b0;
#0 sbu2mlx_V_keep_V_1_sel_wr = 1'b0;
#0 sbu2mlx_V_keep_V_1_state = 2'b00;
#0 sbu2mlx_V_last_V_1_sel_rd = 1'b0;
#0 sbu2mlx_V_last_V_1_sel_wr = 1'b0;
#0 sbu2mlx_V_last_V_1_state = 2'b00;
#0 sbu2mlx_V_id_V_1_sel_rd = 1'b0;
#0 sbu2mlx_V_id_V_1_sel_wr = 1'b0;
#0 sbu2mlx_V_id_V_1_state = 2'b00;
#0 sbu2mlx_V_user_V_1_sel_rd = 1'b0;
#0 sbu2mlx_V_user_V_1_sel_wr = 1'b0;
#0 sbu2mlx_V_user_V_1_state = 2'b00;
#0 sbu2prt_cx_V_data_V_1_sel_rd = 1'b0;
#0 sbu2prt_cx_V_data_V_1_sel_wr = 1'b0;
#0 sbu2prt_cx_V_data_V_1_state = 2'b00;
#0 sbu2prt_cx_V_keep_V_1_sel_rd = 1'b0;
#0 sbu2prt_cx_V_keep_V_1_sel_wr = 1'b0;
#0 sbu2prt_cx_V_keep_V_1_state = 2'b00;
#0 sbu2prt_cx_V_last_V_1_sel_rd = 1'b0;
#0 sbu2prt_cx_V_last_V_1_sel_wr = 1'b0;
#0 sbu2prt_cx_V_last_V_1_state = 2'b00;
#0 sbu2prt_cx_V_id_V_1_sel_rd = 1'b0;
#0 sbu2prt_cx_V_id_V_1_sel_wr = 1'b0;
#0 sbu2prt_cx_V_id_V_1_state = 2'b00;
#0 sbu2prt_cx_V_user_V_1_sel_rd = 1'b0;
#0 sbu2prt_cx_V_user_V_1_sel_wr = 1'b0;
#0 sbu2prt_cx_V_user_V_1_state = 2'b00;
#0 init = 1'b1;
#0 DetectState = 2'b00;
#0 reply = 1'b0;
#0 tpc = 611'b1010111100010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
#0 DetectState_1 = 2'b00;
#0 reply_1 = 1'b0;
#0 mergeState = 1'b0;
#0 streamSource_V_1 = 2'b00;
#0 count_V_1 = 32'b00000000000000000000000000000000;
#0 count_V = 32'b00000000000000000000000000000000;
#0 prev_buff_data_V = 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
#0 prev_buff_keep_V = 32'b00000000000000000000000000000000;
#0 prev_buff_last_V = 1'b0;
#0 prev_buff_id_V = 3'b000;
#0 prev_buff_user_V = 12'b000000000000;
#0 mergeState_1 = 1'b0;
#0 streamSource_V = 2'b00;
#0 ap_reg_grp_axi_stream_pass_alt_fu_2287_ap_start = 1'b0;
end

Block_codeRepl151bkb #(
    .DataWidth( 176 ),
    .AddressRange( 257 ),
    .AddressWidth( 9 ))
topics_data_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(topics_data_V_address0),
    .ce0(topics_data_V_ce0),
    .we0(topics_data_V_we0),
    .d0(topics_data_V_d0),
    .q0(topics_data_V_q0)
);

Block_codeRepl151cud #(
    .DataWidth( 3 ),
    .AddressRange( 257 ),
    .AddressWidth( 9 ))
topics_tot_sub_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(topics_tot_sub_V_address0),
    .ce0(topics_tot_sub_V_ce0),
    .we0(topics_tot_sub_V_we0),
    .d0(topics_tot_sub_V_d0),
    .q0(topics_tot_sub_V_q0)
);

Block_codeRepl151dEe #(
    .DataWidth( 16 ),
    .AddressRange( 257 ),
    .AddressWidth( 9 ))
topics_count_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(topics_count_V_address0),
    .ce0(topics_count_V_ce0),
    .we0(topics_count_V_we0),
    .d0(topics_count_V_d0),
    .q0(topics_count_V_q0)
);

Block_codeRepl151eOg #(
    .DataWidth( 32 ),
    .AddressRange( 514 ),
    .AddressWidth( 10 ))
topics_sub_ip_dest_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(topics_sub_ip_dest_V_address0),
    .ce0(topics_sub_ip_dest_V_ce0),
    .we0(topics_sub_ip_dest_V_we0),
    .d0(topics_sub_ip_dest_V_d0),
    .q0(topics_sub_ip_dest_V_q0),
    .address1(topics_sub_ip_dest_V_address1),
    .ce1(topics_sub_ip_dest_V_ce1),
    .we1(topics_sub_ip_dest_V_we1),
    .d1(tmp_topic_sub_ip_des_q1),
    .q1(topics_sub_ip_dest_V_q1)
);

Block_codeRepl151eOg #(
    .DataWidth( 32 ),
    .AddressRange( 514 ),
    .AddressWidth( 10 ))
topics_sub_ip_src_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(topics_sub_ip_src_V_address0),
    .ce0(topics_sub_ip_src_V_ce0),
    .we0(topics_sub_ip_src_V_we0),
    .d0(topics_sub_ip_src_V_d0),
    .q0(topics_sub_ip_src_V_q0),
    .address1(topics_sub_ip_src_V_address1),
    .ce1(topics_sub_ip_src_V_ce1),
    .we1(topics_sub_ip_src_V_we1),
    .d1(tmp_topic_sub_ip_src_q1),
    .q1(topics_sub_ip_src_V_q1)
);

Block_codeRepl151g8j #(
    .DataWidth( 2 ),
    .AddressRange( 257 ),
    .AddressWidth( 9 ))
topics_avg_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(topics_avg_V_address0),
    .ce0(topics_avg_V_ce0),
    .we0(topics_avg_V_we0),
    .d0(topics_avg_V_d0),
    .q0(topics_avg_V_q0)
);

Block_codeRepl151dEe #(
    .DataWidth( 16 ),
    .AddressRange( 257 ),
    .AddressWidth( 9 ))
topics_min_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(topics_min_V_address0),
    .ce0(topics_min_V_ce0),
    .we0(topics_min_V_we0),
    .d0(topics_min_V_d0),
    .q0(topics_min_V_q0)
);

Block_codeRepl151dEe #(
    .DataWidth( 16 ),
    .AddressRange( 257 ),
    .AddressWidth( 9 ))
topics_max_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(topics_max_V_address0),
    .ce0(topics_max_V_ce0),
    .we0(topics_max_V_we0),
    .d0(topics_max_V_d0),
    .q0(topics_max_V_q0)
);

Block_codeRepl151jbC #(
    .DataWidth( 32 ),
    .AddressRange( 257 ),
    .AddressWidth( 9 ))
topics_sum_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(topics_sum_V_address0),
    .ce0(topics_sum_V_ce0),
    .we0(topics_sum_V_we0),
    .d0(topics_sum_V_d0),
    .q0(topics_sum_V_q0)
);

Block_codeRepl151g8j #(
    .DataWidth( 2 ),
    .AddressRange( 257 ),
    .AddressWidth( 9 ))
topics_exec_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(topics_exec_0_address0),
    .ce0(topics_exec_0_ce0),
    .we0(topics_exec_0_we0),
    .d0(topics_exec_0_d0),
    .q0(topics_exec_0_q0)
);

Block_codeRepl151g8j #(
    .DataWidth( 2 ),
    .AddressRange( 257 ),
    .AddressWidth( 9 ))
topics_exec_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(topics_exec_1_address0),
    .ce0(topics_exec_1_ce0),
    .we0(topics_exec_1_we0),
    .d0(topics_exec_1_d0),
    .q0(topics_exec_1_q0)
);

Block_codeRepl151cud #(
    .DataWidth( 3 ),
    .AddressRange( 257 ),
    .AddressWidth( 9 ))
topics_exec_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(topics_exec_2_address0),
    .ce0(topics_exec_2_ce0),
    .we0(topics_exec_2_we0),
    .d0(topics_exec_2_d0),
    .q0(topics_exec_2_q0)
);

Block_codeRepl151cud #(
    .DataWidth( 3 ),
    .AddressRange( 257 ),
    .AddressWidth( 9 ))
topics_exec_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(topics_exec_3_address0),
    .ce0(topics_exec_3_ce0),
    .we0(topics_exec_3_we0),
    .d0(topics_exec_3_d0),
    .q0(topics_exec_3_q0)
);

Block_codeRepl151cud #(
    .DataWidth( 3 ),
    .AddressRange( 257 ),
    .AddressWidth( 9 ))
topics_exec_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(topics_exec_4_address0),
    .ce0(topics_exec_4_ce0),
    .we0(topics_exec_4_we0),
    .d0(topics_exec_4_d0),
    .q0(topics_exec_4_q0)
);

Block_codeRepl151jbC #(
    .DataWidth( 32 ),
    .AddressRange( 257 ),
    .AddressWidth( 9 ))
topics_klm_x_hat_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(topics_klm_x_hat_address0),
    .ce0(topics_klm_x_hat_ce0),
    .we0(topics_klm_x_hat_we0),
    .d0(topics_klm_x_hat_d0),
    .q0(topics_klm_x_hat_q0)
);

Block_codeRepl151jbC #(
    .DataWidth( 32 ),
    .AddressRange( 257 ),
    .AddressWidth( 9 ))
topics_klm_p_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(topics_klm_p_address0),
    .ce0(topics_klm_p_ce0),
    .we0(topics_klm_p_we0),
    .d0(topics_klm_p_d0),
    .q0(topics_klm_p_q0)
);

Block_codeRepl151dEe #(
    .DataWidth( 16 ),
    .AddressRange( 257 ),
    .AddressWidth( 9 ))
topics_klm_x_prev_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(topics_klm_x_prev_V_address0),
    .ce0(topics_klm_x_prev_V_ce0),
    .we0(topics_klm_x_prev_V_we0),
    .d0(topics_klm_x_prev_V_d0),
    .q0(topics_klm_x_prev_V_q0)
);

Block_codeRepl151g8j #(
    .DataWidth( 2 ),
    .AddressRange( 257 ),
    .AddressWidth( 9 ))
topics_klm_r_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(topics_klm_r_V_address0),
    .ce0(topics_klm_r_V_ce0),
    .we0(topics_klm_r_V_we0),
    .d0(topics_klm_r_V_d0),
    .q0(topics_klm_r_V_q0)
);

Block_codeRepl151tde #(
    .DataWidth( 1 ),
    .AddressRange( 257 ),
    .AddressWidth( 9 ))
topics_vld_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(topics_vld_address0),
    .ce0(topics_vld_ce0),
    .we0(topics_vld_we0),
    .d0(topics_vld_d0),
    .q0(topics_vld_q0)
);

Block_codeRepl151udo #(
    .DataWidth( 48 ),
    .AddressRange( 514 ),
    .AddressWidth( 10 ))
topics_sub_mac_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(topics_sub_mac_V_address0),
    .ce0(topics_sub_mac_V_ce0),
    .we0(topics_sub_mac_V_we0),
    .d0(tmp_121_reg_4482),
    .q0(topics_sub_mac_V_q0),
    .address1(topics_sub_mac_V_address1),
    .ce1(topics_sub_mac_V_ce1),
    .we1(topics_sub_mac_V_we1),
    .d1(tmp_topic_sub_mac_V_q1),
    .q1(topics_sub_mac_V_q1)
);

Block_codeRepl151vdy #(
    .DataWidth( 32 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
tmp_topic_sub_ip_des_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tmp_topic_sub_ip_des_address0),
    .ce0(tmp_topic_sub_ip_des_ce0),
    .we0(tmp_topic_sub_ip_des_we0),
    .d0(tmp_topic_sub_ip_des_d0),
    .address1(tmp_topic_sub_ip_des_address1),
    .ce1(tmp_topic_sub_ip_des_ce1),
    .we1(tmp_topic_sub_ip_des_we1),
    .d1(topics_sub_ip_dest_V_q1),
    .q1(tmp_topic_sub_ip_des_q1)
);

Block_codeRepl151vdy #(
    .DataWidth( 32 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
tmp_topic_sub_ip_src_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tmp_topic_sub_ip_src_address0),
    .ce0(tmp_topic_sub_ip_src_ce0),
    .we0(tmp_topic_sub_ip_src_we0),
    .d0(tmp_topic_sub_ip_src_d0),
    .address1(tmp_topic_sub_ip_src_address1),
    .ce1(tmp_topic_sub_ip_src_ce1),
    .we1(tmp_topic_sub_ip_src_we1),
    .d1(topics_sub_ip_src_V_q1),
    .q1(tmp_topic_sub_ip_src_q1)
);

Block_codeRepl151xdS #(
    .DataWidth( 48 ),
    .AddressRange( 2 ),
    .AddressWidth( 1 ))
tmp_topic_sub_mac_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tmp_topic_sub_mac_V_address0),
    .ce0(tmp_topic_sub_mac_V_ce0),
    .we0(tmp_topic_sub_mac_V_we0),
    .d0(tmp_topic_sub_mac_V_d0),
    .address1(tmp_topic_sub_mac_V_address1),
    .ce1(tmp_topic_sub_mac_V_ce1),
    .we1(tmp_topic_sub_mac_V_we1),
    .d1(topics_sub_mac_V_q1),
    .q1(tmp_topic_sub_mac_V_q1)
);

Block_codeRepl151yd2 #(
    .DataWidth( 3 ),
    .AddressRange( 5 ),
    .AddressWidth( 3 ))
tmp_topic_exec_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tmp_topic_exec_address0),
    .ce0(tmp_topic_exec_ce0),
    .we0(tmp_topic_exec_we0),
    .d0(tmp_topic_exec_d0),
    .address1(tmp_topic_exec_address1),
    .ce1(tmp_topic_exec_ce1),
    .we1(tmp_topic_exec_we1),
    .d1(tmp_topic_exec_d1),
    .q1(tmp_topic_exec_q1)
);

axi_stream_pass_alt grp_axi_stream_pass_alt_fu_2287(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_axi_stream_pass_alt_fu_2287_ap_start),
    .ap_done(grp_axi_stream_pass_alt_fu_2287_ap_done),
    .ap_idle(grp_axi_stream_pass_alt_fu_2287_ap_idle),
    .ap_ready(grp_axi_stream_pass_alt_fu_2287_ap_ready),
    .mlx2sbu_TDATA(mlx2sbu_TDATA),
    .mlx2sbu_TVALID(mlx2sbu_TVALID),
    .mlx2sbu_TREADY(grp_axi_stream_pass_alt_fu_2287_mlx2sbu_TREADY),
    .mlx2sbu_TKEEP(mlx2sbu_TKEEP),
    .mlx2sbu_TLAST(mlx2sbu_TLAST),
    .mlx2sbu_TID(mlx2sbu_TID),
    .mlx2sbu_TUSER(mlx2sbu_TUSER),
    .sbu2mlx_TDATA(grp_axi_stream_pass_alt_fu_2287_sbu2mlx_TDATA),
    .sbu2mlx_TVALID(grp_axi_stream_pass_alt_fu_2287_sbu2mlx_TVALID),
    .sbu2mlx_TREADY(grp_axi_stream_pass_alt_fu_2287_sbu2mlx_TREADY),
    .sbu2mlx_TKEEP(grp_axi_stream_pass_alt_fu_2287_sbu2mlx_TKEEP),
    .sbu2mlx_TLAST(grp_axi_stream_pass_alt_fu_2287_sbu2mlx_TLAST),
    .sbu2mlx_TID(grp_axi_stream_pass_alt_fu_2287_sbu2mlx_TID),
    .sbu2mlx_TUSER(grp_axi_stream_pass_alt_fu_2287_sbu2mlx_TUSER)
);

example_faddfsub_zec #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
example_faddfsub_zec_U11(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2311_p0),
    .din1(grp_fu_2311_p1),
    .opcode(grp_fu_2311_opcode),
    .ce(1'b1),
    .dout(grp_fu_2311_p2)
);

example_fsub_32nsAem #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
example_fsub_32nsAem_U12(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(P_s_fu_592),
    .din1(tmp_36_reg_5004),
    .ce(1'b1),
    .dout(grp_fu_2315_p2)
);

example_fmul_32nsBew #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
example_fmul_32nsBew_U13(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(K_s_reg_4993),
    .din1(reg_2506),
    .ce(1'b1),
    .dout(grp_fu_2319_p2)
);

example_fmul_32nsBew #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
example_fmul_32nsBew_U14(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(K_s_reg_4993),
    .din1(P_s_fu_592),
    .ce(1'b1),
    .dout(grp_fu_2323_p2)
);

example_fdiv_32nsCeG #(
    .ID( 1 ),
    .NUM_STAGE( 16 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
example_fdiv_32nsCeG_U15(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(P_s_fu_592),
    .din1(reg_2506),
    .ce(1'b1),
    .dout(grp_fu_2327_p2)
);

example_sitofp_32DeQ #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
example_sitofp_32DeQ_U16(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2331_p0),
    .ce(1'b1),
    .dout(grp_fu_2331_p1)
);

example_sitofp_32DeQ #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
example_sitofp_32DeQ_U17(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2334_p0),
    .ce(1'b1),
    .dout(grp_fu_2334_p1)
);

Block_codeRepl151Ee0 merger_host_1_V_dat_merger_host_1_V_dat_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(merger_host_1_V_dat_din),
    .if_full_n(merger_host_1_V_dat_full_n),
    .if_write(merger_host_1_V_dat1_update),
    .if_dout(merger_host_1_V_dat_dout),
    .if_empty_n(merger_host_1_V_dat_empty_n),
    .if_read(merger_host_1_V_dat0_update)
);

Block_codeRepl151Ffa merger_host_1_V_kee_merger_host_1_V_kee_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(merger_host_1_V_kee_din),
    .if_full_n(merger_host_1_V_kee_full_n),
    .if_write(merger_host_1_V_dat1_update),
    .if_dout(merger_host_1_V_kee_dout),
    .if_empty_n(merger_host_1_V_kee_empty_n),
    .if_read(merger_host_1_V_dat0_update)
);

Block_codeRepl151Gfk merger_host_1_V_las_merger_host_1_V_las_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(merger_host_1_V_las_din),
    .if_full_n(merger_host_1_V_las_full_n),
    .if_write(merger_host_1_V_dat1_update),
    .if_dout(merger_host_1_V_las_dout),
    .if_empty_n(merger_host_1_V_las_empty_n),
    .if_read(merger_host_1_V_dat0_update)
);

Block_codeRepl151Hfu merger_host_1_V_id_s_merger_host_1_V_id_s_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(merger_host_1_V_id_s_din),
    .if_full_n(merger_host_1_V_id_s_full_n),
    .if_write(merger_host_1_V_dat1_update),
    .if_dout(merger_host_1_V_id_s_dout),
    .if_empty_n(merger_host_1_V_id_s_empty_n),
    .if_read(merger_host_1_V_dat0_update)
);

Block_codeRepl151IfE merger_host_1_V_use_merger_host_1_V_use_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(merger_host_1_V_use_din),
    .if_full_n(merger_host_1_V_use_full_n),
    .if_write(merger_host_1_V_dat1_update),
    .if_dout(merger_host_1_V_use_dout),
    .if_empty_n(merger_host_1_V_use_empty_n),
    .if_read(merger_host_1_V_dat0_update)
);

Block_codeRepl151JfO merger_network_0_V_s_merger_network_0_V_s_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(merger_network_0_V_s_din),
    .if_full_n(merger_network_0_V_s_full_n),
    .if_write(merger_network_0_V_s1_update),
    .if_dout(merger_network_0_V_s_dout),
    .if_empty_n(merger_network_0_V_s_empty_n),
    .if_read(merger_network_0_V_s0_update)
);

Block_codeRepl151KfY merger_network_0_V_1_merger_network_0_V_1_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(merger_network_0_V_1_din),
    .if_full_n(merger_network_0_V_1_full_n),
    .if_write(merger_network_0_V_s1_update),
    .if_dout(merger_network_0_V_1_dout),
    .if_empty_n(merger_network_0_V_1_empty_n),
    .if_read(merger_network_0_V_s0_update)
);

Block_codeRepl151Lf8 merger_network_0_V_2_merger_network_0_V_2_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(merger_network_0_V_2_din),
    .if_full_n(merger_network_0_V_2_full_n),
    .if_write(merger_network_0_V_s1_update),
    .if_dout(merger_network_0_V_2_dout),
    .if_empty_n(merger_network_0_V_2_empty_n),
    .if_read(merger_network_0_V_s0_update)
);

Block_codeRepl151Mgi merger_network_0_V_3_merger_network_0_V_3_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(merger_network_0_V_3_din),
    .if_full_n(merger_network_0_V_3_full_n),
    .if_write(merger_network_0_V_s1_update),
    .if_dout(merger_network_0_V_3_dout),
    .if_empty_n(merger_network_0_V_3_empty_n),
    .if_read(merger_network_0_V_s0_update)
);

Block_codeRepl151Ngs merger_network_0_V_4_merger_network_0_V_4_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(merger_network_0_V_4_din),
    .if_full_n(merger_network_0_V_4_full_n),
    .if_write(merger_network_0_V_s1_update),
    .if_dout(merger_network_0_V_4_dout),
    .if_empty_n(merger_network_0_V_4_empty_n),
    .if_read(merger_network_0_V_s0_update)
);

Block_codeRepl151OgC merger_host_0_V_dat_merger_host_0_V_dat_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(prt_nw2sbu_TDATA),
    .if_full_n(merger_host_0_V_dat_full_n),
    .if_write(merger_host_0_V_dat1_update),
    .if_dout(merger_host_0_V_dat_dout),
    .if_empty_n(merger_host_0_V_dat_empty_n),
    .if_read(merger_host_0_V_dat0_update)
);

Block_codeRepl151PgM merger_host_0_V_kee_merger_host_0_V_kee_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(prt_nw2sbu_TKEEP),
    .if_full_n(merger_host_0_V_kee_full_n),
    .if_write(merger_host_0_V_dat1_update),
    .if_dout(merger_host_0_V_kee_dout),
    .if_empty_n(merger_host_0_V_kee_empty_n),
    .if_read(merger_host_0_V_dat0_update)
);

Block_codeRepl151QgW merger_host_0_V_las_merger_host_0_V_las_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(prt_nw2sbu_TLAST),
    .if_full_n(merger_host_0_V_las_full_n),
    .if_write(merger_host_0_V_dat1_update),
    .if_dout(merger_host_0_V_las_dout),
    .if_empty_n(merger_host_0_V_las_empty_n),
    .if_read(merger_host_0_V_dat0_update)
);

Block_codeRepl151Rg6 merger_host_0_V_id_s_merger_host_0_V_id_s_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(prt_nw2sbu_TID),
    .if_full_n(merger_host_0_V_id_s_full_n),
    .if_write(merger_host_0_V_dat1_update),
    .if_dout(merger_host_0_V_id_s_dout),
    .if_empty_n(merger_host_0_V_id_s_empty_n),
    .if_read(merger_host_0_V_dat0_update)
);

Block_codeRepl151Shg merger_host_0_V_use_merger_host_0_V_use_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(prt_nw2sbu_TUSER),
    .if_full_n(merger_host_0_V_use_full_n),
    .if_write(merger_host_0_V_dat1_update),
    .if_dout(merger_host_0_V_use_dout),
    .if_empty_n(merger_host_0_V_use_empty_n),
    .if_read(merger_host_0_V_dat0_update)
);

Block_codeRepl151Thq merger_network_1_V_s_merger_network_1_V_s_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(merger_network_1_V_s_din),
    .if_full_n(merger_network_1_V_s_full_n),
    .if_write(merger_network_1_V_s1_update),
    .if_dout(merger_network_1_V_s_dout),
    .if_empty_n(merger_network_1_V_s_empty_n),
    .if_read(merger_network_1_V_s0_update)
);

Block_codeRepl151UhA merger_network_1_V_1_merger_network_1_V_1_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(merger_network_1_V_1_din),
    .if_full_n(merger_network_1_V_1_full_n),
    .if_write(merger_network_1_V_s1_update),
    .if_dout(merger_network_1_V_1_dout),
    .if_empty_n(merger_network_1_V_1_empty_n),
    .if_read(merger_network_1_V_s0_update)
);

Block_codeRepl151VhK merger_network_1_V_2_merger_network_1_V_2_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(merger_network_1_V_2_din),
    .if_full_n(merger_network_1_V_2_full_n),
    .if_write(merger_network_1_V_s1_update),
    .if_dout(merger_network_1_V_2_dout),
    .if_empty_n(merger_network_1_V_2_empty_n),
    .if_read(merger_network_1_V_s0_update)
);

Block_codeRepl151WhU merger_network_1_V_3_merger_network_1_V_3_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(merger_network_1_V_3_din),
    .if_full_n(merger_network_1_V_3_full_n),
    .if_write(merger_network_1_V_s1_update),
    .if_dout(merger_network_1_V_3_dout),
    .if_empty_n(merger_network_1_V_3_empty_n),
    .if_read(merger_network_1_V_s0_update)
);

Block_codeRepl151Xh4 merger_network_1_V_4_merger_network_1_V_4_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(merger_network_1_V_4_din),
    .if_full_n(merger_network_1_V_4_full_n),
    .if_write(merger_network_1_V_s1_update),
    .if_dout(merger_network_1_V_4_dout),
    .if_empty_n(merger_network_1_V_4_empty_n),
    .if_read(merger_network_1_V_s0_update)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_continue)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state95) & ~(ap_condition_4254 == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_grp_axi_stream_pass_alt_fu_2287_ap_start <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state90) & ~((1'b0 == mergeState_1_load_reg_5271) & (1'b0 == tmp_129_reg_5289) & (1'b0 == sbu2prt_cx_V_data_V_1_ack_in)))) begin
            ap_reg_grp_axi_stream_pass_alt_fu_2287_ap_start <= 1'b1;
        end else if ((1'b1 == grp_axi_stream_pass_alt_fu_2287_ap_ready)) begin
            ap_reg_grp_axi_stream_pass_alt_fu_2287_ap_start <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        sbu2mlx_V_data_V_1_sel_rd <= 1'b0;
    end else begin
        if (((1'b1 == sbu2mlx_V_data_V_1_ack_out) & (1'b1 == sbu2mlx_V_data_V_1_vld_out))) begin
            sbu2mlx_V_data_V_1_sel_rd <= ~sbu2mlx_V_data_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        sbu2mlx_V_data_V_1_sel_wr <= 1'b0;
    end else begin
        if (((1'b1 == sbu2mlx_V_data_V_1_vld_in) & (1'b1 == sbu2mlx_V_data_V_1_ack_in))) begin
            sbu2mlx_V_data_V_1_sel_wr <= ~sbu2mlx_V_data_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        sbu2mlx_V_data_V_1_state <= ap_const_lv2_0;
    end else begin
        if ((((1'b0 == sbu2mlx_V_data_V_1_vld_in) & (1'b1 == sbu2mlx_V_data_V_1_ack_out) & (ap_const_lv2_3 == sbu2mlx_V_data_V_1_state)) | ((1'b0 == sbu2mlx_V_data_V_1_vld_in) & (ap_const_lv2_2 == sbu2mlx_V_data_V_1_state)))) begin
            sbu2mlx_V_data_V_1_state <= ap_const_lv2_2;
        end else if ((((1'b1 == sbu2mlx_V_data_V_1_vld_in) & (1'b0 == sbu2mlx_V_data_V_1_ack_out) & (ap_const_lv2_3 == sbu2mlx_V_data_V_1_state)) | ((1'b0 == sbu2mlx_V_data_V_1_ack_out) & (ap_const_lv2_1 == sbu2mlx_V_data_V_1_state)))) begin
            sbu2mlx_V_data_V_1_state <= ap_const_lv2_1;
        end else if ((((1'b1 == sbu2mlx_V_data_V_1_vld_in) & (ap_const_lv2_2 == sbu2mlx_V_data_V_1_state)) | ((1'b1 == sbu2mlx_V_data_V_1_ack_out) & (ap_const_lv2_1 == sbu2mlx_V_data_V_1_state)) | ((ap_const_lv2_3 == sbu2mlx_V_data_V_1_state) & ~((1'b1 == sbu2mlx_V_data_V_1_vld_in) & (1'b0 == sbu2mlx_V_data_V_1_ack_out)) & ~((1'b0 == sbu2mlx_V_data_V_1_vld_in) & (1'b1 == sbu2mlx_V_data_V_1_ack_out))))) begin
            sbu2mlx_V_data_V_1_state <= ap_const_lv2_3;
        end else begin
            sbu2mlx_V_data_V_1_state <= ap_const_lv2_2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        sbu2mlx_V_id_V_1_sel_rd <= 1'b0;
    end else begin
        if (((1'b1 == sbu2mlx_V_id_V_1_ack_out) & (1'b1 == sbu2mlx_V_id_V_1_vld_out))) begin
            sbu2mlx_V_id_V_1_sel_rd <= ~sbu2mlx_V_id_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        sbu2mlx_V_id_V_1_sel_wr <= 1'b0;
    end else begin
        if (((1'b1 == sbu2mlx_V_id_V_1_vld_in) & (1'b1 == sbu2mlx_V_id_V_1_ack_in))) begin
            sbu2mlx_V_id_V_1_sel_wr <= ~sbu2mlx_V_id_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        sbu2mlx_V_id_V_1_state <= ap_const_lv2_0;
    end else begin
        if ((((1'b0 == sbu2mlx_V_id_V_1_vld_in) & (1'b1 == sbu2mlx_V_id_V_1_ack_out) & (ap_const_lv2_3 == sbu2mlx_V_id_V_1_state)) | ((1'b0 == sbu2mlx_V_id_V_1_vld_in) & (ap_const_lv2_2 == sbu2mlx_V_id_V_1_state)))) begin
            sbu2mlx_V_id_V_1_state <= ap_const_lv2_2;
        end else if ((((1'b1 == sbu2mlx_V_id_V_1_vld_in) & (1'b0 == sbu2mlx_V_id_V_1_ack_out) & (ap_const_lv2_3 == sbu2mlx_V_id_V_1_state)) | ((1'b0 == sbu2mlx_V_id_V_1_ack_out) & (ap_const_lv2_1 == sbu2mlx_V_id_V_1_state)))) begin
            sbu2mlx_V_id_V_1_state <= ap_const_lv2_1;
        end else if ((((1'b1 == sbu2mlx_V_id_V_1_vld_in) & (ap_const_lv2_2 == sbu2mlx_V_id_V_1_state)) | ((1'b1 == sbu2mlx_V_id_V_1_ack_out) & (ap_const_lv2_1 == sbu2mlx_V_id_V_1_state)) | ((ap_const_lv2_3 == sbu2mlx_V_id_V_1_state) & ~((1'b1 == sbu2mlx_V_id_V_1_vld_in) & (1'b0 == sbu2mlx_V_id_V_1_ack_out)) & ~((1'b0 == sbu2mlx_V_id_V_1_vld_in) & (1'b1 == sbu2mlx_V_id_V_1_ack_out))))) begin
            sbu2mlx_V_id_V_1_state <= ap_const_lv2_3;
        end else begin
            sbu2mlx_V_id_V_1_state <= ap_const_lv2_2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        sbu2mlx_V_keep_V_1_sel_rd <= 1'b0;
    end else begin
        if (((1'b1 == sbu2mlx_V_keep_V_1_ack_out) & (1'b1 == sbu2mlx_V_keep_V_1_vld_out))) begin
            sbu2mlx_V_keep_V_1_sel_rd <= ~sbu2mlx_V_keep_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        sbu2mlx_V_keep_V_1_sel_wr <= 1'b0;
    end else begin
        if (((1'b1 == sbu2mlx_V_keep_V_1_vld_in) & (1'b1 == sbu2mlx_V_keep_V_1_ack_in))) begin
            sbu2mlx_V_keep_V_1_sel_wr <= ~sbu2mlx_V_keep_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        sbu2mlx_V_keep_V_1_state <= ap_const_lv2_0;
    end else begin
        if ((((1'b0 == sbu2mlx_V_keep_V_1_vld_in) & (1'b1 == sbu2mlx_V_keep_V_1_ack_out) & (ap_const_lv2_3 == sbu2mlx_V_keep_V_1_state)) | ((1'b0 == sbu2mlx_V_keep_V_1_vld_in) & (ap_const_lv2_2 == sbu2mlx_V_keep_V_1_state)))) begin
            sbu2mlx_V_keep_V_1_state <= ap_const_lv2_2;
        end else if ((((1'b1 == sbu2mlx_V_keep_V_1_vld_in) & (1'b0 == sbu2mlx_V_keep_V_1_ack_out) & (ap_const_lv2_3 == sbu2mlx_V_keep_V_1_state)) | ((1'b0 == sbu2mlx_V_keep_V_1_ack_out) & (ap_const_lv2_1 == sbu2mlx_V_keep_V_1_state)))) begin
            sbu2mlx_V_keep_V_1_state <= ap_const_lv2_1;
        end else if ((((1'b1 == sbu2mlx_V_keep_V_1_vld_in) & (ap_const_lv2_2 == sbu2mlx_V_keep_V_1_state)) | ((1'b1 == sbu2mlx_V_keep_V_1_ack_out) & (ap_const_lv2_1 == sbu2mlx_V_keep_V_1_state)) | ((ap_const_lv2_3 == sbu2mlx_V_keep_V_1_state) & ~((1'b1 == sbu2mlx_V_keep_V_1_vld_in) & (1'b0 == sbu2mlx_V_keep_V_1_ack_out)) & ~((1'b0 == sbu2mlx_V_keep_V_1_vld_in) & (1'b1 == sbu2mlx_V_keep_V_1_ack_out))))) begin
            sbu2mlx_V_keep_V_1_state <= ap_const_lv2_3;
        end else begin
            sbu2mlx_V_keep_V_1_state <= ap_const_lv2_2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        sbu2mlx_V_last_V_1_sel_rd <= 1'b0;
    end else begin
        if (((1'b1 == sbu2mlx_V_last_V_1_ack_out) & (1'b1 == sbu2mlx_V_last_V_1_vld_out))) begin
            sbu2mlx_V_last_V_1_sel_rd <= ~sbu2mlx_V_last_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        sbu2mlx_V_last_V_1_sel_wr <= 1'b0;
    end else begin
        if (((1'b1 == sbu2mlx_V_last_V_1_vld_in) & (1'b1 == sbu2mlx_V_last_V_1_ack_in))) begin
            sbu2mlx_V_last_V_1_sel_wr <= ~sbu2mlx_V_last_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        sbu2mlx_V_last_V_1_state <= ap_const_lv2_0;
    end else begin
        if ((((1'b0 == sbu2mlx_V_last_V_1_vld_in) & (1'b1 == sbu2mlx_V_last_V_1_ack_out) & (ap_const_lv2_3 == sbu2mlx_V_last_V_1_state)) | ((1'b0 == sbu2mlx_V_last_V_1_vld_in) & (ap_const_lv2_2 == sbu2mlx_V_last_V_1_state)))) begin
            sbu2mlx_V_last_V_1_state <= ap_const_lv2_2;
        end else if ((((1'b1 == sbu2mlx_V_last_V_1_vld_in) & (1'b0 == sbu2mlx_V_last_V_1_ack_out) & (ap_const_lv2_3 == sbu2mlx_V_last_V_1_state)) | ((1'b0 == sbu2mlx_V_last_V_1_ack_out) & (ap_const_lv2_1 == sbu2mlx_V_last_V_1_state)))) begin
            sbu2mlx_V_last_V_1_state <= ap_const_lv2_1;
        end else if ((((1'b1 == sbu2mlx_V_last_V_1_vld_in) & (ap_const_lv2_2 == sbu2mlx_V_last_V_1_state)) | ((1'b1 == sbu2mlx_V_last_V_1_ack_out) & (ap_const_lv2_1 == sbu2mlx_V_last_V_1_state)) | ((ap_const_lv2_3 == sbu2mlx_V_last_V_1_state) & ~((1'b1 == sbu2mlx_V_last_V_1_vld_in) & (1'b0 == sbu2mlx_V_last_V_1_ack_out)) & ~((1'b0 == sbu2mlx_V_last_V_1_vld_in) & (1'b1 == sbu2mlx_V_last_V_1_ack_out))))) begin
            sbu2mlx_V_last_V_1_state <= ap_const_lv2_3;
        end else begin
            sbu2mlx_V_last_V_1_state <= ap_const_lv2_2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        sbu2mlx_V_user_V_1_sel_rd <= 1'b0;
    end else begin
        if (((1'b1 == sbu2mlx_V_user_V_1_ack_out) & (1'b1 == sbu2mlx_V_user_V_1_vld_out))) begin
            sbu2mlx_V_user_V_1_sel_rd <= ~sbu2mlx_V_user_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        sbu2mlx_V_user_V_1_sel_wr <= 1'b0;
    end else begin
        if (((1'b1 == sbu2mlx_V_user_V_1_vld_in) & (1'b1 == sbu2mlx_V_user_V_1_ack_in))) begin
            sbu2mlx_V_user_V_1_sel_wr <= ~sbu2mlx_V_user_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        sbu2mlx_V_user_V_1_state <= ap_const_lv2_0;
    end else begin
        if ((((1'b0 == sbu2mlx_V_user_V_1_vld_in) & (1'b1 == sbu2mlx_V_user_V_1_ack_out) & (ap_const_lv2_3 == sbu2mlx_V_user_V_1_state)) | ((1'b0 == sbu2mlx_V_user_V_1_vld_in) & (ap_const_lv2_2 == sbu2mlx_V_user_V_1_state)))) begin
            sbu2mlx_V_user_V_1_state <= ap_const_lv2_2;
        end else if ((((1'b1 == sbu2mlx_V_user_V_1_vld_in) & (1'b0 == sbu2mlx_V_user_V_1_ack_out) & (ap_const_lv2_3 == sbu2mlx_V_user_V_1_state)) | ((1'b0 == sbu2mlx_V_user_V_1_ack_out) & (ap_const_lv2_1 == sbu2mlx_V_user_V_1_state)))) begin
            sbu2mlx_V_user_V_1_state <= ap_const_lv2_1;
        end else if ((((1'b1 == sbu2mlx_V_user_V_1_vld_in) & (ap_const_lv2_2 == sbu2mlx_V_user_V_1_state)) | ((1'b1 == sbu2mlx_V_user_V_1_ack_out) & (ap_const_lv2_1 == sbu2mlx_V_user_V_1_state)) | ((ap_const_lv2_3 == sbu2mlx_V_user_V_1_state) & ~((1'b1 == sbu2mlx_V_user_V_1_vld_in) & (1'b0 == sbu2mlx_V_user_V_1_ack_out)) & ~((1'b0 == sbu2mlx_V_user_V_1_vld_in) & (1'b1 == sbu2mlx_V_user_V_1_ack_out))))) begin
            sbu2mlx_V_user_V_1_state <= ap_const_lv2_3;
        end else begin
            sbu2mlx_V_user_V_1_state <= ap_const_lv2_2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        sbu2prt_cx_V_data_V_1_sel_rd <= 1'b0;
    end else begin
        if (((1'b1 == sbu2prt_cx_V_data_V_1_ack_out) & (1'b1 == sbu2prt_cx_V_data_V_1_vld_out))) begin
            sbu2prt_cx_V_data_V_1_sel_rd <= ~sbu2prt_cx_V_data_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        sbu2prt_cx_V_data_V_1_sel_wr <= 1'b0;
    end else begin
        if (((1'b1 == sbu2prt_cx_V_data_V_1_vld_in) & (1'b1 == sbu2prt_cx_V_data_V_1_ack_in))) begin
            sbu2prt_cx_V_data_V_1_sel_wr <= ~sbu2prt_cx_V_data_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        sbu2prt_cx_V_data_V_1_state <= ap_const_lv2_0;
    end else begin
        if ((((1'b0 == sbu2prt_cx_V_data_V_1_vld_in) & (1'b1 == sbu2prt_cx_V_data_V_1_ack_out) & (ap_const_lv2_3 == sbu2prt_cx_V_data_V_1_state)) | ((1'b0 == sbu2prt_cx_V_data_V_1_vld_in) & (ap_const_lv2_2 == sbu2prt_cx_V_data_V_1_state)))) begin
            sbu2prt_cx_V_data_V_1_state <= ap_const_lv2_2;
        end else if ((((1'b1 == sbu2prt_cx_V_data_V_1_vld_in) & (1'b0 == sbu2prt_cx_V_data_V_1_ack_out) & (ap_const_lv2_3 == sbu2prt_cx_V_data_V_1_state)) | ((1'b0 == sbu2prt_cx_V_data_V_1_ack_out) & (ap_const_lv2_1 == sbu2prt_cx_V_data_V_1_state)))) begin
            sbu2prt_cx_V_data_V_1_state <= ap_const_lv2_1;
        end else if ((((1'b1 == sbu2prt_cx_V_data_V_1_vld_in) & (ap_const_lv2_2 == sbu2prt_cx_V_data_V_1_state)) | ((1'b1 == sbu2prt_cx_V_data_V_1_ack_out) & (ap_const_lv2_1 == sbu2prt_cx_V_data_V_1_state)) | ((ap_const_lv2_3 == sbu2prt_cx_V_data_V_1_state) & ~((1'b1 == sbu2prt_cx_V_data_V_1_vld_in) & (1'b0 == sbu2prt_cx_V_data_V_1_ack_out)) & ~((1'b0 == sbu2prt_cx_V_data_V_1_vld_in) & (1'b1 == sbu2prt_cx_V_data_V_1_ack_out))))) begin
            sbu2prt_cx_V_data_V_1_state <= ap_const_lv2_3;
        end else begin
            sbu2prt_cx_V_data_V_1_state <= ap_const_lv2_2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        sbu2prt_cx_V_id_V_1_sel_rd <= 1'b0;
    end else begin
        if (((1'b1 == sbu2prt_cx_V_id_V_1_ack_out) & (1'b1 == sbu2prt_cx_V_id_V_1_vld_out))) begin
            sbu2prt_cx_V_id_V_1_sel_rd <= ~sbu2prt_cx_V_id_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        sbu2prt_cx_V_id_V_1_sel_wr <= 1'b0;
    end else begin
        if (((1'b1 == sbu2prt_cx_V_id_V_1_vld_in) & (1'b1 == sbu2prt_cx_V_id_V_1_ack_in))) begin
            sbu2prt_cx_V_id_V_1_sel_wr <= ~sbu2prt_cx_V_id_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        sbu2prt_cx_V_id_V_1_state <= ap_const_lv2_0;
    end else begin
        if ((((1'b0 == sbu2prt_cx_V_id_V_1_vld_in) & (1'b1 == sbu2prt_cx_V_id_V_1_ack_out) & (ap_const_lv2_3 == sbu2prt_cx_V_id_V_1_state)) | ((1'b0 == sbu2prt_cx_V_id_V_1_vld_in) & (ap_const_lv2_2 == sbu2prt_cx_V_id_V_1_state)))) begin
            sbu2prt_cx_V_id_V_1_state <= ap_const_lv2_2;
        end else if ((((1'b1 == sbu2prt_cx_V_id_V_1_vld_in) & (1'b0 == sbu2prt_cx_V_id_V_1_ack_out) & (ap_const_lv2_3 == sbu2prt_cx_V_id_V_1_state)) | ((1'b0 == sbu2prt_cx_V_id_V_1_ack_out) & (ap_const_lv2_1 == sbu2prt_cx_V_id_V_1_state)))) begin
            sbu2prt_cx_V_id_V_1_state <= ap_const_lv2_1;
        end else if ((((1'b1 == sbu2prt_cx_V_id_V_1_vld_in) & (ap_const_lv2_2 == sbu2prt_cx_V_id_V_1_state)) | ((1'b1 == sbu2prt_cx_V_id_V_1_ack_out) & (ap_const_lv2_1 == sbu2prt_cx_V_id_V_1_state)) | ((ap_const_lv2_3 == sbu2prt_cx_V_id_V_1_state) & ~((1'b1 == sbu2prt_cx_V_id_V_1_vld_in) & (1'b0 == sbu2prt_cx_V_id_V_1_ack_out)) & ~((1'b0 == sbu2prt_cx_V_id_V_1_vld_in) & (1'b1 == sbu2prt_cx_V_id_V_1_ack_out))))) begin
            sbu2prt_cx_V_id_V_1_state <= ap_const_lv2_3;
        end else begin
            sbu2prt_cx_V_id_V_1_state <= ap_const_lv2_2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        sbu2prt_cx_V_keep_V_1_sel_rd <= 1'b0;
    end else begin
        if (((1'b1 == sbu2prt_cx_V_keep_V_1_ack_out) & (1'b1 == sbu2prt_cx_V_keep_V_1_vld_out))) begin
            sbu2prt_cx_V_keep_V_1_sel_rd <= ~sbu2prt_cx_V_keep_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        sbu2prt_cx_V_keep_V_1_sel_wr <= 1'b0;
    end else begin
        if (((1'b1 == sbu2prt_cx_V_keep_V_1_vld_in) & (1'b1 == sbu2prt_cx_V_keep_V_1_ack_in))) begin
            sbu2prt_cx_V_keep_V_1_sel_wr <= ~sbu2prt_cx_V_keep_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        sbu2prt_cx_V_keep_V_1_state <= ap_const_lv2_0;
    end else begin
        if ((((1'b0 == sbu2prt_cx_V_keep_V_1_vld_in) & (1'b1 == sbu2prt_cx_V_keep_V_1_ack_out) & (ap_const_lv2_3 == sbu2prt_cx_V_keep_V_1_state)) | ((1'b0 == sbu2prt_cx_V_keep_V_1_vld_in) & (ap_const_lv2_2 == sbu2prt_cx_V_keep_V_1_state)))) begin
            sbu2prt_cx_V_keep_V_1_state <= ap_const_lv2_2;
        end else if ((((1'b1 == sbu2prt_cx_V_keep_V_1_vld_in) & (1'b0 == sbu2prt_cx_V_keep_V_1_ack_out) & (ap_const_lv2_3 == sbu2prt_cx_V_keep_V_1_state)) | ((1'b0 == sbu2prt_cx_V_keep_V_1_ack_out) & (ap_const_lv2_1 == sbu2prt_cx_V_keep_V_1_state)))) begin
            sbu2prt_cx_V_keep_V_1_state <= ap_const_lv2_1;
        end else if ((((1'b1 == sbu2prt_cx_V_keep_V_1_vld_in) & (ap_const_lv2_2 == sbu2prt_cx_V_keep_V_1_state)) | ((1'b1 == sbu2prt_cx_V_keep_V_1_ack_out) & (ap_const_lv2_1 == sbu2prt_cx_V_keep_V_1_state)) | ((ap_const_lv2_3 == sbu2prt_cx_V_keep_V_1_state) & ~((1'b1 == sbu2prt_cx_V_keep_V_1_vld_in) & (1'b0 == sbu2prt_cx_V_keep_V_1_ack_out)) & ~((1'b0 == sbu2prt_cx_V_keep_V_1_vld_in) & (1'b1 == sbu2prt_cx_V_keep_V_1_ack_out))))) begin
            sbu2prt_cx_V_keep_V_1_state <= ap_const_lv2_3;
        end else begin
            sbu2prt_cx_V_keep_V_1_state <= ap_const_lv2_2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        sbu2prt_cx_V_last_V_1_sel_rd <= 1'b0;
    end else begin
        if (((1'b1 == sbu2prt_cx_V_last_V_1_ack_out) & (1'b1 == sbu2prt_cx_V_last_V_1_vld_out))) begin
            sbu2prt_cx_V_last_V_1_sel_rd <= ~sbu2prt_cx_V_last_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        sbu2prt_cx_V_last_V_1_sel_wr <= 1'b0;
    end else begin
        if (((1'b1 == sbu2prt_cx_V_last_V_1_vld_in) & (1'b1 == sbu2prt_cx_V_last_V_1_ack_in))) begin
            sbu2prt_cx_V_last_V_1_sel_wr <= ~sbu2prt_cx_V_last_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        sbu2prt_cx_V_last_V_1_state <= ap_const_lv2_0;
    end else begin
        if ((((1'b0 == sbu2prt_cx_V_last_V_1_vld_in) & (1'b1 == sbu2prt_cx_V_last_V_1_ack_out) & (ap_const_lv2_3 == sbu2prt_cx_V_last_V_1_state)) | ((1'b0 == sbu2prt_cx_V_last_V_1_vld_in) & (ap_const_lv2_2 == sbu2prt_cx_V_last_V_1_state)))) begin
            sbu2prt_cx_V_last_V_1_state <= ap_const_lv2_2;
        end else if ((((1'b1 == sbu2prt_cx_V_last_V_1_vld_in) & (1'b0 == sbu2prt_cx_V_last_V_1_ack_out) & (ap_const_lv2_3 == sbu2prt_cx_V_last_V_1_state)) | ((1'b0 == sbu2prt_cx_V_last_V_1_ack_out) & (ap_const_lv2_1 == sbu2prt_cx_V_last_V_1_state)))) begin
            sbu2prt_cx_V_last_V_1_state <= ap_const_lv2_1;
        end else if ((((1'b1 == sbu2prt_cx_V_last_V_1_vld_in) & (ap_const_lv2_2 == sbu2prt_cx_V_last_V_1_state)) | ((1'b1 == sbu2prt_cx_V_last_V_1_ack_out) & (ap_const_lv2_1 == sbu2prt_cx_V_last_V_1_state)) | ((ap_const_lv2_3 == sbu2prt_cx_V_last_V_1_state) & ~((1'b1 == sbu2prt_cx_V_last_V_1_vld_in) & (1'b0 == sbu2prt_cx_V_last_V_1_ack_out)) & ~((1'b0 == sbu2prt_cx_V_last_V_1_vld_in) & (1'b1 == sbu2prt_cx_V_last_V_1_ack_out))))) begin
            sbu2prt_cx_V_last_V_1_state <= ap_const_lv2_3;
        end else begin
            sbu2prt_cx_V_last_V_1_state <= ap_const_lv2_2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        sbu2prt_cx_V_user_V_1_sel_rd <= 1'b0;
    end else begin
        if (((1'b1 == sbu2prt_cx_V_user_V_1_ack_out) & (1'b1 == sbu2prt_cx_V_user_V_1_vld_out))) begin
            sbu2prt_cx_V_user_V_1_sel_rd <= ~sbu2prt_cx_V_user_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        sbu2prt_cx_V_user_V_1_sel_wr <= 1'b0;
    end else begin
        if (((1'b1 == sbu2prt_cx_V_user_V_1_vld_in) & (1'b1 == sbu2prt_cx_V_user_V_1_ack_in))) begin
            sbu2prt_cx_V_user_V_1_sel_wr <= ~sbu2prt_cx_V_user_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        sbu2prt_cx_V_user_V_1_state <= ap_const_lv2_0;
    end else begin
        if ((((1'b0 == sbu2prt_cx_V_user_V_1_vld_in) & (1'b1 == sbu2prt_cx_V_user_V_1_ack_out) & (ap_const_lv2_3 == sbu2prt_cx_V_user_V_1_state)) | ((1'b0 == sbu2prt_cx_V_user_V_1_vld_in) & (ap_const_lv2_2 == sbu2prt_cx_V_user_V_1_state)))) begin
            sbu2prt_cx_V_user_V_1_state <= ap_const_lv2_2;
        end else if ((((1'b1 == sbu2prt_cx_V_user_V_1_vld_in) & (1'b0 == sbu2prt_cx_V_user_V_1_ack_out) & (ap_const_lv2_3 == sbu2prt_cx_V_user_V_1_state)) | ((1'b0 == sbu2prt_cx_V_user_V_1_ack_out) & (ap_const_lv2_1 == sbu2prt_cx_V_user_V_1_state)))) begin
            sbu2prt_cx_V_user_V_1_state <= ap_const_lv2_1;
        end else if ((((1'b1 == sbu2prt_cx_V_user_V_1_vld_in) & (ap_const_lv2_2 == sbu2prt_cx_V_user_V_1_state)) | ((1'b1 == sbu2prt_cx_V_user_V_1_ack_out) & (ap_const_lv2_1 == sbu2prt_cx_V_user_V_1_state)) | ((ap_const_lv2_3 == sbu2prt_cx_V_user_V_1_state) & ~((1'b1 == sbu2prt_cx_V_user_V_1_vld_in) & (1'b0 == sbu2prt_cx_V_user_V_1_ack_out)) & ~((1'b0 == sbu2prt_cx_V_user_V_1_vld_in) & (1'b1 == sbu2prt_cx_V_user_V_1_ack_out))))) begin
            sbu2prt_cx_V_user_V_1_state <= ap_const_lv2_3;
        end else begin
            sbu2prt_cx_V_user_V_1_state <= ap_const_lv2_2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        sbu2prt_nw_V_data_V_1_sel_rd <= 1'b0;
    end else begin
        if (((1'b1 == sbu2prt_nw_V_data_V_1_ack_out) & (1'b1 == sbu2prt_nw_V_data_V_1_vld_out))) begin
            sbu2prt_nw_V_data_V_1_sel_rd <= ~sbu2prt_nw_V_data_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        sbu2prt_nw_V_data_V_1_sel_wr <= 1'b0;
    end else begin
        if (((1'b1 == sbu2prt_nw_V_data_V_1_vld_in) & (1'b1 == sbu2prt_nw_V_data_V_1_ack_in))) begin
            sbu2prt_nw_V_data_V_1_sel_wr <= ~sbu2prt_nw_V_data_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        sbu2prt_nw_V_data_V_1_state <= ap_const_lv2_0;
    end else begin
        if ((((1'b0 == sbu2prt_nw_V_data_V_1_vld_in) & (1'b1 == sbu2prt_nw_V_data_V_1_ack_out) & (sbu2prt_nw_V_data_V_1_state == ap_const_lv2_3)) | ((1'b0 == sbu2prt_nw_V_data_V_1_vld_in) & (sbu2prt_nw_V_data_V_1_state == ap_const_lv2_2)))) begin
            sbu2prt_nw_V_data_V_1_state <= ap_const_lv2_2;
        end else if ((((1'b1 == sbu2prt_nw_V_data_V_1_vld_in) & (1'b0 == sbu2prt_nw_V_data_V_1_ack_out) & (sbu2prt_nw_V_data_V_1_state == ap_const_lv2_3)) | ((1'b0 == sbu2prt_nw_V_data_V_1_ack_out) & (sbu2prt_nw_V_data_V_1_state == ap_const_lv2_1)))) begin
            sbu2prt_nw_V_data_V_1_state <= ap_const_lv2_1;
        end else if ((((1'b1 == sbu2prt_nw_V_data_V_1_vld_in) & (sbu2prt_nw_V_data_V_1_state == ap_const_lv2_2)) | ((1'b1 == sbu2prt_nw_V_data_V_1_ack_out) & (sbu2prt_nw_V_data_V_1_state == ap_const_lv2_1)) | ((sbu2prt_nw_V_data_V_1_state == ap_const_lv2_3) & ~((1'b1 == sbu2prt_nw_V_data_V_1_vld_in) & (1'b0 == sbu2prt_nw_V_data_V_1_ack_out)) & ~((1'b0 == sbu2prt_nw_V_data_V_1_vld_in) & (1'b1 == sbu2prt_nw_V_data_V_1_ack_out))))) begin
            sbu2prt_nw_V_data_V_1_state <= ap_const_lv2_3;
        end else begin
            sbu2prt_nw_V_data_V_1_state <= ap_const_lv2_2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        sbu2prt_nw_V_id_V_1_sel_rd <= 1'b0;
    end else begin
        if (((1'b1 == sbu2prt_nw_V_id_V_1_ack_out) & (1'b1 == sbu2prt_nw_V_id_V_1_vld_out))) begin
            sbu2prt_nw_V_id_V_1_sel_rd <= ~sbu2prt_nw_V_id_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        sbu2prt_nw_V_id_V_1_sel_wr <= 1'b0;
    end else begin
        if (((1'b1 == sbu2prt_nw_V_id_V_1_vld_in) & (1'b1 == sbu2prt_nw_V_id_V_1_ack_in))) begin
            sbu2prt_nw_V_id_V_1_sel_wr <= ~sbu2prt_nw_V_id_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        sbu2prt_nw_V_id_V_1_state <= ap_const_lv2_0;
    end else begin
        if ((((1'b0 == sbu2prt_nw_V_id_V_1_vld_in) & (1'b1 == sbu2prt_nw_V_id_V_1_ack_out) & (ap_const_lv2_3 == sbu2prt_nw_V_id_V_1_state)) | ((1'b0 == sbu2prt_nw_V_id_V_1_vld_in) & (ap_const_lv2_2 == sbu2prt_nw_V_id_V_1_state)))) begin
            sbu2prt_nw_V_id_V_1_state <= ap_const_lv2_2;
        end else if ((((1'b1 == sbu2prt_nw_V_id_V_1_vld_in) & (1'b0 == sbu2prt_nw_V_id_V_1_ack_out) & (ap_const_lv2_3 == sbu2prt_nw_V_id_V_1_state)) | ((1'b0 == sbu2prt_nw_V_id_V_1_ack_out) & (ap_const_lv2_1 == sbu2prt_nw_V_id_V_1_state)))) begin
            sbu2prt_nw_V_id_V_1_state <= ap_const_lv2_1;
        end else if ((((1'b1 == sbu2prt_nw_V_id_V_1_vld_in) & (ap_const_lv2_2 == sbu2prt_nw_V_id_V_1_state)) | ((1'b1 == sbu2prt_nw_V_id_V_1_ack_out) & (ap_const_lv2_1 == sbu2prt_nw_V_id_V_1_state)) | ((ap_const_lv2_3 == sbu2prt_nw_V_id_V_1_state) & ~((1'b1 == sbu2prt_nw_V_id_V_1_vld_in) & (1'b0 == sbu2prt_nw_V_id_V_1_ack_out)) & ~((1'b0 == sbu2prt_nw_V_id_V_1_vld_in) & (1'b1 == sbu2prt_nw_V_id_V_1_ack_out))))) begin
            sbu2prt_nw_V_id_V_1_state <= ap_const_lv2_3;
        end else begin
            sbu2prt_nw_V_id_V_1_state <= ap_const_lv2_2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        sbu2prt_nw_V_keep_V_1_sel_rd <= 1'b0;
    end else begin
        if (((1'b1 == sbu2prt_nw_V_keep_V_1_ack_out) & (1'b1 == sbu2prt_nw_V_keep_V_1_vld_out))) begin
            sbu2prt_nw_V_keep_V_1_sel_rd <= ~sbu2prt_nw_V_keep_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        sbu2prt_nw_V_keep_V_1_sel_wr <= 1'b0;
    end else begin
        if (((1'b1 == sbu2prt_nw_V_keep_V_1_vld_in) & (1'b1 == sbu2prt_nw_V_keep_V_1_ack_in))) begin
            sbu2prt_nw_V_keep_V_1_sel_wr <= ~sbu2prt_nw_V_keep_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        sbu2prt_nw_V_keep_V_1_state <= ap_const_lv2_0;
    end else begin
        if ((((1'b0 == sbu2prt_nw_V_keep_V_1_vld_in) & (1'b1 == sbu2prt_nw_V_keep_V_1_ack_out) & (ap_const_lv2_3 == sbu2prt_nw_V_keep_V_1_state)) | ((1'b0 == sbu2prt_nw_V_keep_V_1_vld_in) & (ap_const_lv2_2 == sbu2prt_nw_V_keep_V_1_state)))) begin
            sbu2prt_nw_V_keep_V_1_state <= ap_const_lv2_2;
        end else if ((((1'b1 == sbu2prt_nw_V_keep_V_1_vld_in) & (1'b0 == sbu2prt_nw_V_keep_V_1_ack_out) & (ap_const_lv2_3 == sbu2prt_nw_V_keep_V_1_state)) | ((1'b0 == sbu2prt_nw_V_keep_V_1_ack_out) & (ap_const_lv2_1 == sbu2prt_nw_V_keep_V_1_state)))) begin
            sbu2prt_nw_V_keep_V_1_state <= ap_const_lv2_1;
        end else if ((((1'b1 == sbu2prt_nw_V_keep_V_1_vld_in) & (ap_const_lv2_2 == sbu2prt_nw_V_keep_V_1_state)) | ((1'b1 == sbu2prt_nw_V_keep_V_1_ack_out) & (ap_const_lv2_1 == sbu2prt_nw_V_keep_V_1_state)) | ((ap_const_lv2_3 == sbu2prt_nw_V_keep_V_1_state) & ~((1'b1 == sbu2prt_nw_V_keep_V_1_vld_in) & (1'b0 == sbu2prt_nw_V_keep_V_1_ack_out)) & ~((1'b0 == sbu2prt_nw_V_keep_V_1_vld_in) & (1'b1 == sbu2prt_nw_V_keep_V_1_ack_out))))) begin
            sbu2prt_nw_V_keep_V_1_state <= ap_const_lv2_3;
        end else begin
            sbu2prt_nw_V_keep_V_1_state <= ap_const_lv2_2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        sbu2prt_nw_V_last_V_1_sel_rd <= 1'b0;
    end else begin
        if (((1'b1 == sbu2prt_nw_V_last_V_1_ack_out) & (1'b1 == sbu2prt_nw_V_last_V_1_vld_out))) begin
            sbu2prt_nw_V_last_V_1_sel_rd <= ~sbu2prt_nw_V_last_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        sbu2prt_nw_V_last_V_1_sel_wr <= 1'b0;
    end else begin
        if (((1'b1 == sbu2prt_nw_V_last_V_1_vld_in) & (1'b1 == sbu2prt_nw_V_last_V_1_ack_in))) begin
            sbu2prt_nw_V_last_V_1_sel_wr <= ~sbu2prt_nw_V_last_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        sbu2prt_nw_V_last_V_1_state <= ap_const_lv2_0;
    end else begin
        if ((((1'b0 == sbu2prt_nw_V_last_V_1_vld_in) & (1'b1 == sbu2prt_nw_V_last_V_1_ack_out) & (ap_const_lv2_3 == sbu2prt_nw_V_last_V_1_state)) | ((1'b0 == sbu2prt_nw_V_last_V_1_vld_in) & (ap_const_lv2_2 == sbu2prt_nw_V_last_V_1_state)))) begin
            sbu2prt_nw_V_last_V_1_state <= ap_const_lv2_2;
        end else if ((((1'b1 == sbu2prt_nw_V_last_V_1_vld_in) & (1'b0 == sbu2prt_nw_V_last_V_1_ack_out) & (ap_const_lv2_3 == sbu2prt_nw_V_last_V_1_state)) | ((1'b0 == sbu2prt_nw_V_last_V_1_ack_out) & (ap_const_lv2_1 == sbu2prt_nw_V_last_V_1_state)))) begin
            sbu2prt_nw_V_last_V_1_state <= ap_const_lv2_1;
        end else if ((((1'b1 == sbu2prt_nw_V_last_V_1_vld_in) & (ap_const_lv2_2 == sbu2prt_nw_V_last_V_1_state)) | ((1'b1 == sbu2prt_nw_V_last_V_1_ack_out) & (ap_const_lv2_1 == sbu2prt_nw_V_last_V_1_state)) | ((ap_const_lv2_3 == sbu2prt_nw_V_last_V_1_state) & ~((1'b1 == sbu2prt_nw_V_last_V_1_vld_in) & (1'b0 == sbu2prt_nw_V_last_V_1_ack_out)) & ~((1'b0 == sbu2prt_nw_V_last_V_1_vld_in) & (1'b1 == sbu2prt_nw_V_last_V_1_ack_out))))) begin
            sbu2prt_nw_V_last_V_1_state <= ap_const_lv2_3;
        end else begin
            sbu2prt_nw_V_last_V_1_state <= ap_const_lv2_2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        sbu2prt_nw_V_user_V_1_sel_rd <= 1'b0;
    end else begin
        if (((1'b1 == sbu2prt_nw_V_user_V_1_ack_out) & (1'b1 == sbu2prt_nw_V_user_V_1_vld_out))) begin
            sbu2prt_nw_V_user_V_1_sel_rd <= ~sbu2prt_nw_V_user_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        sbu2prt_nw_V_user_V_1_sel_wr <= 1'b0;
    end else begin
        if (((1'b1 == sbu2prt_nw_V_user_V_1_vld_in) & (1'b1 == sbu2prt_nw_V_user_V_1_ack_in))) begin
            sbu2prt_nw_V_user_V_1_sel_wr <= ~sbu2prt_nw_V_user_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        sbu2prt_nw_V_user_V_1_state <= ap_const_lv2_0;
    end else begin
        if ((((1'b0 == sbu2prt_nw_V_user_V_1_vld_in) & (1'b1 == sbu2prt_nw_V_user_V_1_ack_out) & (ap_const_lv2_3 == sbu2prt_nw_V_user_V_1_state)) | ((1'b0 == sbu2prt_nw_V_user_V_1_vld_in) & (ap_const_lv2_2 == sbu2prt_nw_V_user_V_1_state)))) begin
            sbu2prt_nw_V_user_V_1_state <= ap_const_lv2_2;
        end else if ((((1'b1 == sbu2prt_nw_V_user_V_1_vld_in) & (1'b0 == sbu2prt_nw_V_user_V_1_ack_out) & (ap_const_lv2_3 == sbu2prt_nw_V_user_V_1_state)) | ((1'b0 == sbu2prt_nw_V_user_V_1_ack_out) & (ap_const_lv2_1 == sbu2prt_nw_V_user_V_1_state)))) begin
            sbu2prt_nw_V_user_V_1_state <= ap_const_lv2_1;
        end else if ((((1'b1 == sbu2prt_nw_V_user_V_1_vld_in) & (ap_const_lv2_2 == sbu2prt_nw_V_user_V_1_state)) | ((1'b1 == sbu2prt_nw_V_user_V_1_ack_out) & (ap_const_lv2_1 == sbu2prt_nw_V_user_V_1_state)) | ((ap_const_lv2_3 == sbu2prt_nw_V_user_V_1_state) & ~((1'b1 == sbu2prt_nw_V_user_V_1_vld_in) & (1'b0 == sbu2prt_nw_V_user_V_1_ack_out)) & ~((1'b0 == sbu2prt_nw_V_user_V_1_vld_in) & (1'b1 == sbu2prt_nw_V_user_V_1_ack_out))))) begin
            sbu2prt_nw_V_user_V_1_state <= ap_const_lv2_3;
        end else begin
            sbu2prt_nw_V_user_V_1_state <= ap_const_lv2_2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & ~(ap_condition_1677 == 1'b1) & (((1'b0 == init_load_reg_4312) & (ap_const_lv2_0 == DetectState) & ~(1'b0 == grp_nbreadreq_fu_600_p7) & ~(1'b0 == tmp_8_fu_2818_p2) & ~(1'b0 == tmp_11_fu_2834_p2)) | ((ap_const_lv2_0 == DetectState) & ~(1'b0 == grp_nbreadreq_fu_600_p7) & ~(1'b0 == exitcond_i_fu_2628_p2) & ~(1'b0 == tmp_8_fu_2818_p2) & ~(1'b0 == tmp_11_fu_2834_p2))))) begin
        DetectState <= ap_const_lv2_1;
    end else if (((1'b1 == ap_CS_fsm_state2) & ~(ap_condition_1677 == 1'b1) & (((1'b0 == init_load_reg_4312) & (ap_const_lv2_0 == DetectState) & ~(1'b0 == grp_nbreadreq_fu_600_p7) & (1'b0 == tmp_8_fu_2818_p2)) | ((1'b0 == init_load_reg_4312) & (ap_const_lv2_0 == DetectState) & ~(1'b0 == grp_nbreadreq_fu_600_p7) & (1'b0 == tmp_11_fu_2834_p2)) | ((ap_const_lv2_0 == DetectState) & ~(1'b0 == grp_nbreadreq_fu_600_p7) & ~(1'b0 == exitcond_i_fu_2628_p2) & (1'b0 == tmp_8_fu_2818_p2)) | ((ap_const_lv2_0 == DetectState) & ~(1'b0 == grp_nbreadreq_fu_600_p7) & ~(1'b0 == exitcond_i_fu_2628_p2) & (1'b0 == tmp_11_fu_2834_p2))))) begin
        DetectState <= ap_const_lv2_2;
    end else if ((((1'b1 == ap_CS_fsm_state66) & (ap_const_lv2_1 == DetectState_load_reg_4359) & ~(1'b0 == tmp_4_reg_4372) & ~(1'b0 == tmp_last_V_27_reg_4387) & ~(ap_condition_2076 == 1'b1)) | ((1'b1 == ap_CS_fsm_state2) & ~(ap_condition_1677 == 1'b1) & (((1'b0 == init_load_reg_4312) & ~(1'b0 == grp_nbreadreq_fu_600_p7) & (ap_const_lv2_2 == DetectState) & ~(1'b0 == grp_fu_2349_p1)) | (~(1'b0 == grp_nbreadreq_fu_600_p7) & ~(1'b0 == exitcond_i_fu_2628_p2) & (ap_const_lv2_2 == DetectState) & ~(1'b0 == grp_fu_2349_p1)))))) begin
        DetectState <= ap_const_lv2_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state67) & (ap_const_lv2_0 == DetectState_1_load_reg_5069) & ~(1'b0 == tmp_42_reg_5090) & ~(ap_condition_2137 == 1'b1))) begin
        DetectState_1 <= storemerge_i8_reg_1738;
    end else if ((((1'b1 == ap_CS_fsm_state66) & ~(ap_condition_2076 == 1'b1) & (((ap_const_lv2_0 == DetectState_load_reg_4359) & ~(1'b0 == grp_nbreadreq_fu_659_p7) & (ap_const_lv2_2 == DetectState_1) & ~(1'b0 == grp_fu_2396_p1)) | (~(1'b0 == grp_nbreadreq_fu_659_p7) & (ap_const_lv2_1 == DetectState_load_reg_4359) & (ap_const_lv2_2 == DetectState_1) & ~(1'b0 == grp_fu_2396_p1)) | (~(1'b0 == grp_nbreadreq_fu_659_p7) & (ap_const_lv2_2 == DetectState_load_reg_4359) & (ap_const_lv2_2 == DetectState_1) & ~(1'b0 == grp_fu_2396_p1)) | (~(1'b0 == grp_nbreadreq_fu_659_p7) & (ap_const_lv2_3 == DetectState_load_reg_4359) & (ap_const_lv2_2 == DetectState_1) & ~(1'b0 == grp_fu_2396_p1)))) | ((1'b1 == ap_CS_fsm_state66) & ~(ap_condition_2076 == 1'b1) & (((ap_const_lv2_0 == DetectState_load_reg_4359) & ~(1'b0 == grp_nbreadreq_fu_659_p7) & (ap_const_lv2_1 == DetectState_1) & ~(1'b0 == grp_fu_2396_p1)) | (~(1'b0 == grp_nbreadreq_fu_659_p7) & (ap_const_lv2_1 == DetectState_load_reg_4359) & (ap_const_lv2_1 == DetectState_1) & ~(1'b0 == grp_fu_2396_p1)) | (~(1'b0 == grp_nbreadreq_fu_659_p7) & (ap_const_lv2_2 == DetectState_load_reg_4359) & (ap_const_lv2_1 == DetectState_1) & ~(1'b0 == grp_fu_2396_p1)) | (~(1'b0 == grp_nbreadreq_fu_659_p7) & (ap_const_lv2_3 == DetectState_load_reg_4359) & (ap_const_lv2_1 == DetectState_1) & ~(1'b0 == grp_fu_2396_p1)))))) begin
        DetectState_1 <= ap_const_lv2_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state58) & (DetectExecState_reg_4971 == ap_const_lv3_6))) begin
        P_s_fu_592 <= tmp_topic_klm_p_1_reg_5009;
    end else if (((1'b1 == ap_CS_fsm_state14) & ~(1'b0 == tmp_20_reg_4530))) begin
        P_s_fu_592 <= topics_klm_p_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state58) & ((1'b0 == or_cond_i_reg_4894) | ~(ap_const_lv3_0 == DetectExecState_reg_4971) | (DetectExecState_reg_4971 == ap_const_lv3_1) | (DetectExecState_reg_4971 == ap_const_lv3_6) | (DetectExecState_reg_4971 == ap_const_lv3_3) | (DetectExecState_reg_4971 == ap_const_lv3_5)))) begin
        i2_0_i_reg_1543 <= i_1_reg_4961;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        i2_0_i_reg_1543 <= ap_const_lv3_0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_CS_fsm_state1 == 1'b1) & ~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & ~(1'b0 == init_load_load_fu_2624_p1))) begin
        i_0_i_reg_1476 <= ap_const_lv9_0;
    end else if (((1'b1 == ap_CS_fsm_state7) & ~(1'b0 == tmp_15_fu_3208_p2))) begin
        i_0_i_reg_1476 <= i_reg_4319;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state58) & (DetectExecState_reg_4971 == ap_const_lv3_6))) begin
        i_op_assign_1_fu_596 <= reg_2506;
    end else if (((1'b1 == ap_CS_fsm_state14) & ~(1'b0 == tmp_20_reg_4530))) begin
        i_op_assign_1_fu_596 <= topics_klm_x_hat_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state93) & ~(1'b0 == tmp_65_reg_2217) & ~(~(1'b0 == tmp_65_reg_2217) & (1'b0 == sbu2prt_cx_V_data_V_1_ack_in)) & ~(1'b0 == tmp_last_V_23_reg_2251))) begin
        mergeState_1 <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_state90) & (1'b0 == mergeState_1_load_reg_5271) & (1'b0 == tmp_129_reg_5289) & ~((1'b0 == mergeState_1_load_reg_5271) & (1'b0 == tmp_129_reg_5289) & (1'b0 == sbu2prt_cx_V_data_V_1_ack_in)) & (1'b0 == tmp_last_V_26_reg_2181))) begin
        mergeState_1 <= 1'b1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state71) & ~(1'b0 == sbu2prt_nw_V_data_V_1_ack_in) & (1'b0 == tmp_last_V_14_reg_1796))) begin
        mergeState_flag_3_reg_1915 <= 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state76) & ~(1'b0 == mergeState_load_reg_5134))) begin
        mergeState_flag_3_reg_1915 <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state82) & ~(1'b0 == tmp_126_fu_4082_p3))) begin
        mergeState_flag_6_reg_2104 <= mergeState_flag_reg_2009;
    end else if (((1'b1 == ap_CS_fsm_state78) & (1'b0 == tmp_60_reg_1940) & ~(ap_condition_1510 == 1'b1))) begin
        mergeState_flag_6_reg_2104 <= mergeState_flag_3_reg_1915;
    end else if (((1'b1 == ap_CS_fsm_state80) & ~(1'b0 == sbu2prt_nw_V_data_V_1_ack_in))) begin
        mergeState_flag_6_reg_2104 <= p_mergeState_flag_3_fu_4070_p2;
    end else if (((1'b1 == ap_CS_fsm_state85) & ~(1'b0 == sbu2prt_nw_V_data_V_1_ack_in))) begin
        mergeState_flag_6_reg_2104 <= mergeState_flag_s_fu_4112_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state75) & ~(1'b0 == sbu2prt_nw_V_data_V_1_ack_in) & ~(1'b0 == tmp_last_V_11_reg_1865))) begin
        mergeState_flag_reg_2009 <= 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state76) & (1'b0 == mergeState_load_reg_5134))) begin
        mergeState_flag_reg_2009 <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state82) & ~(1'b0 == tmp_126_fu_4082_p3))) begin
        mergeState_new_6_reg_2119 <= 1'b0;
    end else if (((1'b1 == ap_CS_fsm_state78) & (1'b0 == tmp_60_reg_1940) & ~(ap_condition_1510 == 1'b1))) begin
        mergeState_new_6_reg_2119 <= 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state80) & ~(1'b0 == sbu2prt_nw_V_data_V_1_ack_in))) begin
        mergeState_new_6_reg_2119 <= not_tmp_last_V_s_fu_4076_p2;
    end else if (((1'b1 == ap_CS_fsm_state85) & ~(1'b0 == sbu2prt_nw_V_data_V_1_ack_in))) begin
        mergeState_new_6_reg_2119 <= not_tmp_last_V_1_fu_4106_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        p_0727_0_i_reg_1520 <= i_V_reg_4500;
    end else if (((1'b1 == ap_CS_fsm_state2) & (((1'b0 == init_load_reg_4312) & ~(1'b0 == grp_nbreadreq_fu_600_p7) & (ap_const_lv2_1 == DetectState)) | (~(1'b0 == grp_nbreadreq_fu_600_p7) & ~(1'b0 == exitcond_i_fu_2628_p2) & (ap_const_lv2_1 == DetectState))) & ~(ap_condition_1677 == 1'b1))) begin
        p_0727_0_i_reg_1520 <= ap_const_lv8_A7;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state21) & (tmp_topic_exec_q1 == ap_const_lv3_5))) begin
        p_Val2_3_fu_584 <= p_Result_26_fu_3656_p5;
    end else if (((1'b1 == ap_CS_fsm_state14) & ~(1'b0 == tmp_20_reg_4530))) begin
        p_Val2_3_fu_584 <= p_Result_17_reg_4401;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state21) & (tmp_topic_exec_q1 == ap_const_lv3_5))) begin
        p_Val2_4_fu_588 <= p_Result_26_fu_3656_p5;
    end else if (((1'b1 == ap_CS_fsm_state14) & ~(1'b0 == tmp_20_reg_4530))) begin
        p_Val2_4_fu_588 <= p_Result_17_reg_4401;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & ~(1'b0 == tmp_2_fu_2902_p2))) begin
        p_i01_0_i1208_i_reg_1498 <= ap_const_lv2_0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        p_i01_0_i1208_i_reg_1498 <= p_i0_1_reg_4454;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state60) & ~(1'b0 == tmp_44_fu_3799_p2))) begin
        p_i01_0_i_i_reg_1694 <= ap_const_lv2_0;
    end else if ((1'b1 == ap_CS_fsm_state63)) begin
        p_i01_0_i_i_reg_1694 <= p_i0_4_reg_5041;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & ~(1'b0 == tmp_s_fu_3055_p2))) begin
        p_i02_0_i1210_i_reg_1509 <= ap_const_lv2_0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        p_i02_0_i1210_i_reg_1509 <= p_i0_2_reg_4477;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state62) & ~(1'b0 == tmp_45_fu_3830_p2))) begin
        p_i02_0_i_i_reg_1705 <= ap_const_lv2_0;
    end else if ((1'b1 == ap_CS_fsm_state65)) begin
        p_i02_0_i_i_reg_1705 <= p_i0_5_reg_5059;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        p_i0_0_i1207_i_reg_1487 <= p_i0_reg_4431;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'b0 == exitcond_i_fu_2628_p2) & ~(ap_condition_1677 == 1'b1) & ~(1'b0 == init_load_reg_4312))) begin
        p_i0_0_i1207_i_reg_1487 <= ap_const_lv2_0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        p_i0_0_i_i_reg_1683 <= p_i0_3_reg_5023;
    end else if ((1'b1 == ap_CS_fsm_state59)) begin
        p_i0_0_i_i_reg_1683 <= ap_const_lv2_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state21) & (tmp_topic_exec_q1 == ap_const_lv3_5))) begin
        prev_buff_data_V <= p_Result_s_143_fu_3638_p5;
    end else if (((1'b1 == ap_CS_fsm_state2) & ~(ap_condition_1677 == 1'b1) & (((1'b0 == init_load_reg_4312) & (ap_const_lv2_0 == DetectState) & ~(1'b0 == grp_nbreadreq_fu_600_p7) & ~(1'b0 == tmp_8_fu_2818_p2) & ~(1'b0 == tmp_11_fu_2834_p2)) | ((ap_const_lv2_0 == DetectState) & ~(1'b0 == grp_nbreadreq_fu_600_p7) & ~(1'b0 == exitcond_i_fu_2628_p2) & ~(1'b0 == tmp_8_fu_2818_p2) & ~(1'b0 == tmp_11_fu_2834_p2))))) begin
        prev_buff_data_V <= prt_nw2sbu_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        r_V_3_reg_1531 <= hash_V_fu_3364_p2;
    end else if (((1'b1 == ap_CS_fsm_state2) & (((1'b0 == init_load_reg_4312) & ~(1'b0 == grp_nbreadreq_fu_600_p7) & (ap_const_lv2_1 == DetectState)) | (~(1'b0 == grp_nbreadreq_fu_600_p7) & ~(1'b0 == exitcond_i_fu_2628_p2) & (ap_const_lv2_1 == DetectState))) & ~(ap_condition_1677 == 1'b1))) begin
        r_V_3_reg_1531 <= ap_const_lv8_B;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & ~(ap_condition_1677 == 1'b1) & (((1'b0 == init_load_reg_4312) & (ap_const_lv2_0 == DetectState) & ~(1'b0 == grp_nbreadreq_fu_600_p7) & ~(1'b0 == tmp_8_fu_2818_p2) & ~(1'b0 == tmp_11_fu_2834_p2)) | ((ap_const_lv2_0 == DetectState) & ~(1'b0 == grp_nbreadreq_fu_600_p7) & ~(1'b0 == exitcond_i_fu_2628_p2) & ~(1'b0 == tmp_8_fu_2818_p2) & ~(1'b0 == tmp_11_fu_2834_p2))))) begin
        reply <= 1'b1;
    end else if ((((1'b1 == ap_CS_fsm_state66) & (ap_const_lv2_1 == DetectState_load_reg_4359) & ~(1'b0 == tmp_4_reg_4372) & ~(1'b0 == tmp_last_V_27_reg_4387) & ~(ap_condition_2076 == 1'b1)) | ((1'b1 == ap_CS_fsm_state2) & ~(ap_condition_1677 == 1'b1) & (((1'b0 == init_load_reg_4312) & ~(1'b0 == grp_nbreadreq_fu_600_p7) & (ap_const_lv2_2 == DetectState) & ~(1'b0 == grp_fu_2349_p1)) | (~(1'b0 == grp_nbreadreq_fu_600_p7) & ~(1'b0 == exitcond_i_fu_2628_p2) & (ap_const_lv2_2 == DetectState) & ~(1'b0 == grp_fu_2349_p1)))))) begin
        reply <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state66) & ~(ap_condition_2076 == 1'b1) & (((ap_const_lv2_0 == DetectState_load_reg_4359) & (ap_const_lv2_0 == DetectState_1) & ~(1'b0 == grp_nbreadreq_fu_659_p7) & ~(1'b0 == tmp_49_fu_3976_p2) & ~(1'b0 == tmp_50_fu_3992_p2)) | ((ap_const_lv2_0 == DetectState_1) & ~(1'b0 == grp_nbreadreq_fu_659_p7) & (ap_const_lv2_1 == DetectState_load_reg_4359) & ~(1'b0 == tmp_49_fu_3976_p2) & ~(1'b0 == tmp_50_fu_3992_p2)) | ((ap_const_lv2_0 == DetectState_1) & ~(1'b0 == grp_nbreadreq_fu_659_p7) & (ap_const_lv2_2 == DetectState_load_reg_4359) & ~(1'b0 == tmp_49_fu_3976_p2) & ~(1'b0 == tmp_50_fu_3992_p2)) | ((ap_const_lv2_0 == DetectState_1) & ~(1'b0 == grp_nbreadreq_fu_659_p7) & (ap_const_lv2_3 == DetectState_load_reg_4359) & ~(1'b0 == tmp_49_fu_3976_p2) & ~(1'b0 == tmp_50_fu_3992_p2))))) begin
        reply_1 <= 1'b1;
    end else if ((((1'b1 == ap_CS_fsm_state66) & ~(ap_condition_2076 == 1'b1) & (((ap_const_lv2_0 == DetectState_load_reg_4359) & ~(1'b0 == grp_nbreadreq_fu_659_p7) & (ap_const_lv2_2 == DetectState_1) & ~(1'b0 == grp_fu_2396_p1)) | (~(1'b0 == grp_nbreadreq_fu_659_p7) & (ap_const_lv2_1 == DetectState_load_reg_4359) & (ap_const_lv2_2 == DetectState_1) & ~(1'b0 == grp_fu_2396_p1)) | (~(1'b0 == grp_nbreadreq_fu_659_p7) & (ap_const_lv2_2 == DetectState_load_reg_4359) & (ap_const_lv2_2 == DetectState_1) & ~(1'b0 == grp_fu_2396_p1)) | (~(1'b0 == grp_nbreadreq_fu_659_p7) & (ap_const_lv2_3 == DetectState_load_reg_4359) & (ap_const_lv2_2 == DetectState_1) & ~(1'b0 == grp_fu_2396_p1)))) | ((1'b1 == ap_CS_fsm_state66) & ~(ap_condition_2076 == 1'b1) & (((ap_const_lv2_0 == DetectState_load_reg_4359) & ~(1'b0 == grp_nbreadreq_fu_659_p7) & (ap_const_lv2_1 == DetectState_1) & ~(1'b0 == grp_fu_2396_p1)) | (~(1'b0 == grp_nbreadreq_fu_659_p7) & (ap_const_lv2_1 == DetectState_load_reg_4359) & (ap_const_lv2_1 == DetectState_1) & ~(1'b0 == grp_fu_2396_p1)) | (~(1'b0 == grp_nbreadreq_fu_659_p7) & (ap_const_lv2_2 == DetectState_load_reg_4359) & (ap_const_lv2_1 == DetectState_1) & ~(1'b0 == grp_fu_2396_p1)) | (~(1'b0 == grp_nbreadreq_fu_659_p7) & (ap_const_lv2_3 == DetectState_load_reg_4359) & (ap_const_lv2_1 == DetectState_1) & ~(1'b0 == grp_fu_2396_p1)))))) begin
        reply_1 <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state66) & ~(ap_condition_2076 == 1'b1))) begin
        if ((ap_condition_2504 == 1'b1)) begin
            reply_1_loc_reg_1716 <= reply_1;
        end else if ((ap_condition_2116 == 1'b1)) begin
            reply_1_loc_reg_1716 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state21) & (tmp_topic_exec_q1 == ap_const_lv3_3))) begin
        ret_V_fu_556 <= p_Result_23_fu_3706_p4;
    end else if (((1'b1 == ap_CS_fsm_state14) & ~(1'b0 == tmp_20_reg_4530))) begin
        ret_V_fu_556 <= topics_data_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state66) & ~(ap_condition_2076 == 1'b1))) begin
        if ((ap_condition_2504 == 1'b1)) begin
            storemerge_i8_reg_1738 <= ap_const_lv2_2;
        end else if ((ap_condition_2116 == 1'b1)) begin
            storemerge_i8_reg_1738 <= ap_const_lv2_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state83) & ~(1'b0 == tmp_62_reg_2035) & ~(ap_condition_1533 == 1'b1))) begin
        streamSource_V_1 <= val_assign_1_reg_2023;
    end else if (((1'b1 == ap_CS_fsm_state69) & ~(1'b0 == tmp_57_reg_1763) & ~(ap_condition_1465 == 1'b1))) begin
        streamSource_V_1 <= val_assign_reg_1751;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state71) & ~(1'b0 == sbu2prt_nw_V_data_V_1_ack_in) & (1'b0 == tmp_last_V_14_reg_1796))) begin
        streamSource_V_1_loc_1_reg_1929 <= tmp_125_reg_5158;
    end else if (((1'b1 == ap_CS_fsm_state76) & ~(1'b0 == mergeState_load_reg_5134))) begin
        streamSource_V_1_loc_1_reg_1929 <= streamSource_V_1_loc_reg_1901;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state71) & ~(1'b0 == sbu2prt_nw_V_data_V_1_ack_in) & ~(1'b0 == tmp_last_V_14_reg_1796))) begin
        streamSource_V_1_loc_reg_1901 <= tmp_125_reg_5158;
    end else if ((((1'b1 == ap_CS_fsm_state75) & ~(1'b0 == sbu2prt_nw_V_data_V_1_ack_in) & (1'b0 == tmp_last_V_11_reg_1865)) | ((1'b1 == ap_CS_fsm_state73) & (1'b0 == tmp_54_reg_1832) & ~(ap_condition_1487 == 1'b1)) | ((1'b1 == ap_CS_fsm_state68) & ~(1'b0 == tmp_124_fu_4046_p3)))) begin
        streamSource_V_1_loc_reg_1901 <= tmp_123_reg_5138;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state21) & (tmp_topic_exec_q1 == ap_const_lv3_3))) begin
        t_V_1_fu_560 <= tmp_topic_count_V_1_fu_3677_p2;
    end else if (((1'b1 == ap_CS_fsm_state14) & ~(1'b0 == tmp_20_reg_4530))) begin
        t_V_1_fu_560 <= topics_count_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_state21) & (ap_const_lv3_0 == tmp_topic_exec_q1) & ~(1'b0 == or_cond_i_reg_4894)) | ((1'b1 == ap_CS_fsm_state20) & (1'b0 == tmp_31_fu_3589_p2)))) begin
        tmp_41_reg_1656 <= tmp_topic_vld_reg_4765;
    end else if (((1'b1 == ap_CS_fsm_state14) & (1'b0 == tmp_20_reg_4530))) begin
        tmp_41_reg_1656 <= 1'b1;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_state21) & (ap_const_lv3_0 == tmp_topic_exec_q1) & ~(1'b0 == or_cond_i_reg_4894)) | ((1'b1 == ap_CS_fsm_state20) & (1'b0 == tmp_31_fu_3589_p2)))) begin
        tmp_43_reg_1671 <= tmp_topic_tot_sub_V_reg_4627;
    end else if (((1'b1 == ap_CS_fsm_state14) & (1'b0 == tmp_20_reg_4530))) begin
        tmp_43_reg_1671 <= tmp_topic_tot_sub_V_1_fu_3444_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state67) & ~(ap_condition_2137 == 1'b1) & (((ap_const_lv2_0 == DetectState_1_load_reg_5069) & ~(1'b0 == mergeState_load_load_fu_4034_p1) & (1'b0 == tmp_123_fu_4042_p1)) | (~(1'b0 == mergeState_load_load_fu_4034_p1) & (1'b0 == tmp_123_fu_4042_p1) & (ap_const_lv2_1 == DetectState_1_load_reg_5069)) | (~(1'b0 == mergeState_load_load_fu_4034_p1) & (1'b0 == tmp_123_fu_4042_p1) & (ap_const_lv2_2 == DetectState_1_load_reg_5069)) | (~(1'b0 == mergeState_load_load_fu_4034_p1) & (1'b0 == tmp_123_fu_4042_p1) & (ap_const_lv2_3 == DetectState_1_load_reg_5069))))) begin
        tmp_54_reg_1832 <= grp_nbreadreq_fu_717_p7;
    end else if ((1'b1 == ap_CS_fsm_state72)) begin
        tmp_54_reg_1832 <= grp_nbreadreq_fu_728_p7;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state68) & (1'b0 == tmp_124_fu_4046_p3))) begin
        if ((1'b0 == tmp_125_fu_4060_p1)) begin
            tmp_57_reg_1763 <= grp_nbreadreq_fu_717_p7;
        end else if (~(1'b0 == tmp_125_fu_4060_p1)) begin
            tmp_57_reg_1763 <= grp_nbreadreq_fu_728_p7;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state77)) begin
        if ((1'b0 == streamSource_V_1_loc_1_phi_fu_1932_p4)) begin
            tmp_60_reg_1940 <= grp_nbreadreq_fu_717_p7;
        end else if (~(1'b0 == streamSource_V_1_loc_1_phi_fu_1932_p4)) begin
            tmp_60_reg_1940 <= grp_nbreadreq_fu_728_p7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state82) & (1'b0 == tmp_126_fu_4082_p3))) begin
        if ((1'b0 == tmp_127_fu_4096_p1)) begin
            tmp_62_reg_2035 <= grp_nbreadreq_fu_717_p7;
        end else if (~(1'b0 == tmp_127_fu_4096_p1)) begin
            tmp_62_reg_2035 <= grp_nbreadreq_fu_728_p7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state86) & ~(1'b0 == mergeState_1_load_load_fu_4118_p1))) begin
        if ((1'b0 == tmp_128_fu_4132_p1)) begin
            tmp_65_reg_2217 <= grp_nbreadreq_fu_776_p7;
        end else if (~(1'b0 == tmp_128_fu_4132_p1)) begin
            tmp_65_reg_2217 <= grp_nbreadreq_fu_787_p7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state87) & (1'b0 == tmp_129_fu_4136_p3))) begin
        if ((1'b0 == tmp_130_fu_4144_p1)) begin
            tmp_67_reg_2148 <= grp_nbreadreq_fu_776_p7;
        end else if (~(1'b0 == tmp_130_fu_4144_p1)) begin
            tmp_67_reg_2148 <= grp_nbreadreq_fu_787_p7;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_4625 == 1'b1)) begin
        if (~(1'b0 == tmp_123_reg_5138)) begin
            tmp_data_V_12_reg_1889 <= merger_network_1_V_s_dout;
        end else if ((1'b0 == tmp_123_reg_5138)) begin
            tmp_data_V_12_reg_1889 <= merger_network_0_V_s_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_3001 == 1'b1)) begin
        if (~(1'b0 == tmp_125_reg_5158)) begin
            tmp_data_V_15_reg_1820 <= merger_network_1_V_s_dout;
        end else if ((1'b0 == tmp_125_reg_5158)) begin
            tmp_data_V_15_reg_1820 <= merger_network_0_V_s_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_4632 == 1'b1)) begin
        if (~(1'b0 == streamSource_V_1_loc_1_reg_1929)) begin
            tmp_data_V_18_reg_1997 <= merger_network_1_V_s_dout;
        end else if ((1'b0 == streamSource_V_1_loc_1_reg_1929)) begin
            tmp_data_V_18_reg_1997 <= merger_network_0_V_s_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_3002 == 1'b1)) begin
        if (~(1'b0 == tmp_127_reg_5237)) begin
            tmp_data_V_21_reg_2092 <= merger_network_1_V_s_dout;
        end else if ((1'b0 == tmp_127_reg_5237)) begin
            tmp_data_V_21_reg_2092 <= merger_network_0_V_s_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_4639 == 1'b1)) begin
        if (~(1'b0 == tmp_128_reg_5275)) begin
            tmp_data_V_24_reg_2275 <= merger_host_1_V_dat_dout;
        end else if ((1'b0 == tmp_128_reg_5275)) begin
            tmp_data_V_24_reg_2275 <= merger_host_0_V_dat_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_3035 == 1'b1)) begin
        if (~(1'b0 == tmp_130_reg_5293)) begin
            tmp_data_V_27_reg_2205 <= merger_host_1_V_dat_dout;
        end else if ((1'b0 == tmp_130_reg_5293)) begin
            tmp_data_V_27_reg_2205 <= merger_host_0_V_dat_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state21) & (ap_const_lv3_0 == tmp_topic_exec_q1) & ~(1'b0 == or_cond_i_reg_4894))) begin
        tmp_data_V_3_reg_1643 <= p_Result_27_fu_3746_p5;
    end else if (((1'b1 == ap_CS_fsm_state20) & (1'b0 == tmp_31_fu_3589_p2))) begin
        tmp_data_V_3_reg_1643 <= p_Val2_3_fu_584;
    end else if (((1'b1 == ap_CS_fsm_state14) & (1'b0 == tmp_20_reg_4530))) begin
        tmp_data_V_3_reg_1643 <= p_Result_22_fu_3449_p5;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state66) & ~(ap_condition_2076 == 1'b1))) begin
        if ((ap_condition_2504 == 1'b1)) begin
            tmp_data_V_9_reg_1727 <= prt_cx2sbu_TDATA;
        end else if ((ap_condition_2116 == 1'b1)) begin
            tmp_data_V_9_reg_1727 <= p_Result_20_fu_4010_p5;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_4625 == 1'b1)) begin
        if (~(1'b0 == tmp_123_reg_5138)) begin
            tmp_id_V_12_reg_1853 <= merger_network_1_V_3_dout;
        end else if ((1'b0 == tmp_123_reg_5138)) begin
            tmp_id_V_12_reg_1853 <= merger_network_0_V_3_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_3001 == 1'b1)) begin
        if (~(1'b0 == tmp_125_reg_5158)) begin
            tmp_id_V_15_reg_1784 <= merger_network_1_V_3_dout;
        end else if ((1'b0 == tmp_125_reg_5158)) begin
            tmp_id_V_15_reg_1784 <= merger_network_0_V_3_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_4632 == 1'b1)) begin
        if (~(1'b0 == streamSource_V_1_loc_1_reg_1929)) begin
            tmp_id_V_18_reg_1961 <= merger_network_1_V_3_dout;
        end else if ((1'b0 == streamSource_V_1_loc_1_reg_1929)) begin
            tmp_id_V_18_reg_1961 <= merger_network_0_V_3_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_3002 == 1'b1)) begin
        if (~(1'b0 == tmp_127_reg_5237)) begin
            tmp_id_V_21_reg_2056 <= merger_network_1_V_3_dout;
        end else if ((1'b0 == tmp_127_reg_5237)) begin
            tmp_id_V_21_reg_2056 <= merger_network_0_V_3_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_4639 == 1'b1)) begin
        if (~(1'b0 == tmp_128_reg_5275)) begin
            tmp_id_V_24_reg_2239 <= merger_host_1_V_id_s_dout;
        end else if ((1'b0 == tmp_128_reg_5275)) begin
            tmp_id_V_24_reg_2239 <= merger_host_0_V_id_s_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_3035 == 1'b1)) begin
        if (~(1'b0 == tmp_130_reg_5293)) begin
            tmp_id_V_27_reg_2169 <= merger_host_1_V_id_s_dout;
        end else if ((1'b0 == tmp_130_reg_5293)) begin
            tmp_id_V_27_reg_2169 <= merger_host_0_V_id_s_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_4625 == 1'b1)) begin
        if (~(1'b0 == tmp_123_reg_5138)) begin
            tmp_keep_V_12_reg_1877 <= merger_network_1_V_1_dout;
        end else if ((1'b0 == tmp_123_reg_5138)) begin
            tmp_keep_V_12_reg_1877 <= merger_network_0_V_1_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_3001 == 1'b1)) begin
        if (~(1'b0 == tmp_125_reg_5158)) begin
            tmp_keep_V_15_reg_1808 <= merger_network_1_V_1_dout;
        end else if ((1'b0 == tmp_125_reg_5158)) begin
            tmp_keep_V_15_reg_1808 <= merger_network_0_V_1_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_4632 == 1'b1)) begin
        if (~(1'b0 == streamSource_V_1_loc_1_reg_1929)) begin
            tmp_keep_V_18_reg_1985 <= merger_network_1_V_1_dout;
        end else if ((1'b0 == streamSource_V_1_loc_1_reg_1929)) begin
            tmp_keep_V_18_reg_1985 <= merger_network_0_V_1_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_3002 == 1'b1)) begin
        if (~(1'b0 == tmp_127_reg_5237)) begin
            tmp_keep_V_21_reg_2080 <= merger_network_1_V_1_dout;
        end else if ((1'b0 == tmp_127_reg_5237)) begin
            tmp_keep_V_21_reg_2080 <= merger_network_0_V_1_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_4639 == 1'b1)) begin
        if (~(1'b0 == tmp_128_reg_5275)) begin
            tmp_keep_V_24_reg_2263 <= merger_host_1_V_kee_dout;
        end else if ((1'b0 == tmp_128_reg_5275)) begin
            tmp_keep_V_24_reg_2263 <= merger_host_0_V_kee_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_3035 == 1'b1)) begin
        if (~(1'b0 == tmp_130_reg_5293)) begin
            tmp_keep_V_27_reg_2193 <= merger_host_1_V_kee_dout;
        end else if ((1'b0 == tmp_130_reg_5293)) begin
            tmp_keep_V_27_reg_2193 <= merger_host_0_V_kee_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_4625 == 1'b1)) begin
        if (~(1'b0 == tmp_123_reg_5138)) begin
            tmp_last_V_11_reg_1865 <= merger_network_1_V_2_dout;
        end else if ((1'b0 == tmp_123_reg_5138)) begin
            tmp_last_V_11_reg_1865 <= merger_network_0_V_2_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_3001 == 1'b1)) begin
        if (~(1'b0 == tmp_125_reg_5158)) begin
            tmp_last_V_14_reg_1796 <= merger_network_1_V_2_dout;
        end else if ((1'b0 == tmp_125_reg_5158)) begin
            tmp_last_V_14_reg_1796 <= merger_network_0_V_2_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_4632 == 1'b1)) begin
        if (~(1'b0 == streamSource_V_1_loc_1_reg_1929)) begin
            tmp_last_V_17_reg_1973 <= merger_network_1_V_2_dout;
        end else if ((1'b0 == streamSource_V_1_loc_1_reg_1929)) begin
            tmp_last_V_17_reg_1973 <= merger_network_0_V_2_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_3002 == 1'b1)) begin
        if (~(1'b0 == tmp_127_reg_5237)) begin
            tmp_last_V_20_reg_2068 <= merger_network_1_V_2_dout;
        end else if ((1'b0 == tmp_127_reg_5237)) begin
            tmp_last_V_20_reg_2068 <= merger_network_0_V_2_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_4639 == 1'b1)) begin
        if (~(1'b0 == tmp_128_reg_5275)) begin
            tmp_last_V_23_reg_2251 <= merger_host_1_V_las_dout;
        end else if ((1'b0 == tmp_128_reg_5275)) begin
            tmp_last_V_23_reg_2251 <= merger_host_0_V_las_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_3035 == 1'b1)) begin
        if (~(1'b0 == tmp_130_reg_5293)) begin
            tmp_last_V_26_reg_2181 <= merger_host_1_V_las_dout;
        end else if ((1'b0 == tmp_130_reg_5293)) begin
            tmp_last_V_26_reg_2181 <= merger_host_0_V_las_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state21) & (ap_const_lv3_0 == tmp_topic_exec_q1) & ~(1'b0 == or_cond_i_reg_4894))) begin
        tmp_topic_0_2_reg_1631 <= p_Val2_20_reg_4903;
    end else if (((1'b1 == ap_CS_fsm_state20) & (1'b0 == tmp_31_fu_3589_p2))) begin
        tmp_topic_0_2_reg_1631 <= ret_V_fu_556;
    end else if (((1'b1 == ap_CS_fsm_state14) & (1'b0 == tmp_20_reg_4530))) begin
        tmp_topic_0_2_reg_1631 <= topics_data_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state21) & (ap_const_lv3_0 == tmp_topic_exec_q1) & ~(1'b0 == or_cond_i_reg_4894))) begin
        tmp_topic_11_0_2_reg_1567 <= tmp_topic_klm_x_hat_s_reg_4940;
    end else if (((1'b1 == ap_CS_fsm_state20) & (1'b0 == tmp_31_fu_3589_p2))) begin
        tmp_topic_11_0_2_reg_1567 <= tmp_topic_klm_x_hat_2_fu_576;
    end else if (((1'b1 == ap_CS_fsm_state14) & (1'b0 == tmp_20_reg_4530))) begin
        tmp_topic_11_0_2_reg_1567 <= topics_klm_x_hat_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state21) & (ap_const_lv3_0 == tmp_topic_exec_q1) & ~(1'b0 == or_cond_i_reg_4894))) begin
        tmp_topic_11_1_2_reg_1554 <= tmp_topic_klm_p_2_lo_reg_4946;
    end else if (((1'b1 == ap_CS_fsm_state20) & (1'b0 == tmp_31_fu_3589_p2))) begin
        tmp_topic_11_1_2_reg_1554 <= tmp_topic_klm_p_2_fu_580;
    end else if (((1'b1 == ap_CS_fsm_state14) & (1'b0 == tmp_20_reg_4530))) begin
        tmp_topic_11_1_2_reg_1554 <= topics_klm_p_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state21) & (ap_const_lv3_0 == tmp_topic_exec_q1) & ~(1'b0 == or_cond_i_reg_4894))) begin
        tmp_topic_2_2_reg_1619 <= t_V_3_reg_4910;
    end else if (((1'b1 == ap_CS_fsm_state20) & (1'b0 == tmp_31_fu_3589_p2))) begin
        tmp_topic_2_2_reg_1619 <= t_V_1_fu_560;
    end else if (((1'b1 == ap_CS_fsm_state14) & (1'b0 == tmp_20_reg_4530))) begin
        tmp_topic_2_2_reg_1619 <= topics_count_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state21) & (ap_const_lv3_0 == tmp_topic_exec_q1) & ~(1'b0 == or_cond_i_reg_4894))) begin
        tmp_topic_7_3_reg_1606 <= tmp_topic_min_V_1_lo_reg_4917;
    end else if (((1'b1 == ap_CS_fsm_state20) & (1'b0 == tmp_31_fu_3589_p2))) begin
        tmp_topic_7_3_reg_1606 <= tmp_topic_min_V_1_fu_564;
    end else if (((1'b1 == ap_CS_fsm_state14) & (1'b0 == tmp_20_reg_4530))) begin
        tmp_topic_7_3_reg_1606 <= topics_min_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state21) & (ap_const_lv3_0 == tmp_topic_exec_q1) & ~(1'b0 == or_cond_i_reg_4894))) begin
        tmp_topic_8_3_reg_1593 <= tmp_topic_max_V_1_lo_reg_4925;
    end else if (((1'b1 == ap_CS_fsm_state20) & (1'b0 == tmp_31_fu_3589_p2))) begin
        tmp_topic_8_3_reg_1593 <= tmp_topic_max_V_1_fu_568;
    end else if (((1'b1 == ap_CS_fsm_state14) & (1'b0 == tmp_20_reg_4530))) begin
        tmp_topic_8_3_reg_1593 <= topics_max_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state21) & (ap_const_lv3_0 == tmp_topic_exec_q1) & ~(1'b0 == or_cond_i_reg_4894))) begin
        tmp_topic_9_2_reg_1580 <= tmp_topic_sum_V_2_lo_reg_4933;
    end else if (((1'b1 == ap_CS_fsm_state20) & (1'b0 == tmp_31_fu_3589_p2))) begin
        tmp_topic_9_2_reg_1580 <= tmp_topic_sum_V_2_fu_572;
    end else if (((1'b1 == ap_CS_fsm_state14) & (1'b0 == tmp_20_reg_4530))) begin
        tmp_topic_9_2_reg_1580 <= topics_sum_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state58) & (DetectExecState_reg_4971 == ap_const_lv3_6))) begin
        tmp_topic_klm_p_2_fu_580 <= tmp_topic_klm_p_1_reg_5009;
    end else if (((1'b1 == ap_CS_fsm_state14) & ~(1'b0 == tmp_20_reg_4530))) begin
        tmp_topic_klm_p_2_fu_580 <= topics_klm_p_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state58) & (DetectExecState_reg_4971 == ap_const_lv3_6))) begin
        tmp_topic_klm_x_hat_2_fu_576 <= reg_2506;
    end else if (((1'b1 == ap_CS_fsm_state14) & ~(1'b0 == tmp_20_reg_4530))) begin
        tmp_topic_klm_x_hat_2_fu_576 <= topics_klm_x_hat_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state21) & (tmp_topic_exec_q1 == ap_const_lv3_3))) begin
        tmp_topic_max_V_1_fu_568 <= tmp_topic_min_V_2_fu_3696_p3;
    end else if (((1'b1 == ap_CS_fsm_state14) & ~(1'b0 == tmp_20_reg_4530))) begin
        tmp_topic_max_V_1_fu_568 <= topics_max_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state21) & (tmp_topic_exec_q1 == ap_const_lv3_3))) begin
        tmp_topic_min_V_1_fu_564 <= r_V_4_tmp_topic_7_fu_3686_p3;
    end else if (((1'b1 == ap_CS_fsm_state14) & ~(1'b0 == tmp_20_reg_4530))) begin
        tmp_topic_min_V_1_fu_564 <= topics_min_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state21) & (tmp_topic_exec_q1 == ap_const_lv3_3))) begin
        tmp_topic_sum_V_2_fu_572 <= tmp_topic_sum_V_1_fu_3702_p2;
    end else if (((1'b1 == ap_CS_fsm_state14) & ~(1'b0 == tmp_20_reg_4530))) begin
        tmp_topic_sum_V_2_fu_572 <= topics_sum_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_4625 == 1'b1)) begin
        if (~(1'b0 == tmp_123_reg_5138)) begin
            tmp_user_V_12_reg_1841 <= merger_network_1_V_4_dout;
        end else if ((1'b0 == tmp_123_reg_5138)) begin
            tmp_user_V_12_reg_1841 <= merger_network_0_V_4_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_3001 == 1'b1)) begin
        if (~(1'b0 == tmp_125_reg_5158)) begin
            tmp_user_V_15_reg_1772 <= merger_network_1_V_4_dout;
        end else if ((1'b0 == tmp_125_reg_5158)) begin
            tmp_user_V_15_reg_1772 <= merger_network_0_V_4_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_4632 == 1'b1)) begin
        if (~(1'b0 == streamSource_V_1_loc_1_reg_1929)) begin
            tmp_user_V_18_reg_1949 <= merger_network_1_V_4_dout;
        end else if ((1'b0 == streamSource_V_1_loc_1_reg_1929)) begin
            tmp_user_V_18_reg_1949 <= merger_network_0_V_4_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_3002 == 1'b1)) begin
        if (~(1'b0 == tmp_127_reg_5237)) begin
            tmp_user_V_21_reg_2044 <= merger_network_1_V_4_dout;
        end else if ((1'b0 == tmp_127_reg_5237)) begin
            tmp_user_V_21_reg_2044 <= merger_network_0_V_4_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_4639 == 1'b1)) begin
        if (~(1'b0 == tmp_128_reg_5275)) begin
            tmp_user_V_24_reg_2227 <= merger_host_1_V_use_dout;
        end else if ((1'b0 == tmp_128_reg_5275)) begin
            tmp_user_V_24_reg_2227 <= merger_host_0_V_use_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_3035 == 1'b1)) begin
        if (~(1'b0 == tmp_130_reg_5293)) begin
            tmp_user_V_27_reg_2157 <= merger_host_1_V_use_dout;
        end else if ((1'b0 == tmp_130_reg_5293)) begin
            tmp_user_V_27_reg_2157 <= merger_host_0_V_use_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state83) & (1'b0 == tmp_62_reg_2035) & ~(ap_condition_1533 == 1'b1))) begin
        val_assign_1_reg_2023 <= i_3_reg_5232;
    end else if ((1'b1 == ap_CS_fsm_state81)) begin
        val_assign_1_reg_2023 <= ap_const_lv2_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state86) & (1'b0 == mergeState_1_load_load_fu_4118_p1))) begin
        val_assign_2_reg_2136 <= ap_const_lv2_1;
    end else if (((1'b1 == ap_CS_fsm_state88) & (1'b0 == tmp_67_reg_2148) & ~(ap_condition_1583 == 1'b1))) begin
        val_assign_2_reg_2136 <= i_4_fu_4148_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state67) & ~(ap_condition_2137 == 1'b1) & (((ap_const_lv2_0 == DetectState_1_load_reg_5069) & (1'b0 == mergeState_load_load_fu_4034_p1)) | ((1'b0 == mergeState_load_load_fu_4034_p1) & (ap_const_lv2_1 == DetectState_1_load_reg_5069)) | ((1'b0 == mergeState_load_load_fu_4034_p1) & (ap_const_lv2_2 == DetectState_1_load_reg_5069)) | ((1'b0 == mergeState_load_load_fu_4034_p1) & (ap_const_lv2_3 == DetectState_1_load_reg_5069))))) begin
        val_assign_reg_1751 <= ap_const_lv2_0;
    end else if (((1'b1 == ap_CS_fsm_state69) & (1'b0 == tmp_57_reg_1763) & ~(ap_condition_1465 == 1'b1))) begin
        val_assign_reg_1751 <= i_2_reg_5153;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        DetectExecState_reg_4971 <= tmp_topic_exec_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state66) & ~(ap_condition_2076 == 1'b1))) begin
        DetectState_1_load_reg_5069 <= DetectState_1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & ~(ap_condition_1677 == 1'b1) & ((1'b0 == init_load_reg_4312) | ~(1'b0 == exitcond_i_fu_2628_p2)))) begin
        DetectState_load_reg_4359 <= DetectState;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        K_s_reg_4993 <= grp_fu_2327_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) & ~(1'b0 == tmp_12_fu_3283_p2))) begin
        Lo_assign_reg_4490 <= Lo_assign_fu_3289_p2;
        i_V_reg_4500 <= i_V_fu_3315_p2;
        tmp_111_reg_4495 <= tmp_111_fu_3309_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state66) & (((ap_const_lv2_0 == DetectState_load_reg_4359) & ~(1'b0 == grp_nbreadreq_fu_659_p7) & (ap_const_lv2_1 == DetectState_1)) | (~(1'b0 == grp_nbreadreq_fu_659_p7) & (ap_const_lv2_1 == DetectState_load_reg_4359) & (ap_const_lv2_1 == DetectState_1)) | (~(1'b0 == grp_nbreadreq_fu_659_p7) & (ap_const_lv2_2 == DetectState_load_reg_4359) & (ap_const_lv2_1 == DetectState_1)) | (~(1'b0 == grp_nbreadreq_fu_659_p7) & (ap_const_lv2_3 == DetectState_load_reg_4359) & (ap_const_lv2_1 == DetectState_1))) & ~(ap_condition_2076 == 1'b1))) begin
        count_V <= p_Val2_s_fu_3952_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (((1'b0 == init_load_reg_4312) & ~(1'b0 == grp_nbreadreq_fu_600_p7) & (ap_const_lv2_1 == DetectState)) | (~(1'b0 == grp_nbreadreq_fu_600_p7) & ~(1'b0 == exitcond_i_fu_2628_p2) & (ap_const_lv2_1 == DetectState))) & ~(ap_condition_1677 == 1'b1))) begin
        count_V_1 <= tmp_10_fu_2786_p2;
        p_Result_17_reg_4401 <= p_Result_17_fu_2770_p5;
        tmp_data_V_28_reg_4376 <= prt_nw2sbu_TDATA;
        tmp_id_V_3_reg_4391 <= prt_nw2sbu_TID;
        tmp_keep_V_3_reg_4382 <= prt_nw2sbu_TKEEP;
        tmp_last_V_27_reg_4387 <= prt_nw2sbu_TLAST;
        tmp_user_V_3_reg_4396 <= prt_nw2sbu_TUSER;
        type_V_reg_4409 <= {{prt_nw2sbu_TDATA[ap_const_lv32_AF : ap_const_lv32_A8]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        i_1_reg_4961 <= i_1_fu_3595_p2;
        p_Val2_20_reg_4903 <= ret_V_fu_556;
        p_Val2_8_reg_4952 <= p_Val2_3_fu_584;
        t_V_3_reg_4910 <= t_V_1_fu_560;
        tmp_topic_klm_p_2_lo_reg_4946 <= tmp_topic_klm_p_2_fu_580;
        tmp_topic_klm_x_hat_s_reg_4940 <= tmp_topic_klm_x_hat_2_fu_576;
        tmp_topic_max_V_1_lo_reg_4925 <= tmp_topic_max_V_1_fu_568;
        tmp_topic_min_V_1_lo_reg_4917 <= tmp_topic_min_V_1_fu_564;
        tmp_topic_sum_V_2_lo_reg_4933 <= tmp_topic_sum_V_2_fu_572;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state68)) begin
        i_2_reg_5153 <= i_2_fu_4054_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state82)) begin
        i_3_reg_5232 <= i_3_fu_4090_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & ~(ap_condition_1677 == 1'b1) & ~(1'b0 == init_load_reg_4312))) begin
        i_reg_4319 <= i_fu_2634_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & ~(1'b0 == exitcond_i_fu_2628_p2) & ~(ap_condition_1677 == 1'b1) & ~(1'b0 == init_load_reg_4312))) begin
        init <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_CS_fsm_state1 == 1'b1) & ~((ap_start == 1'b0) | (ap_done_reg == 1'b1)))) begin
        init_load_reg_4312 <= init;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state86) & ~(1'b0 == mergeState_flag_6_phi_fu_2107_p8))) begin
        mergeState <= mergeState_new_6_reg_2119;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state86)) begin
        mergeState_1_load_reg_5271 <= mergeState_1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state67) & ~(ap_condition_2137 == 1'b1))) begin
        mergeState_load_reg_5134 <= mergeState;
        tmp_123_reg_5138 <= tmp_123_fu_4042_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        or_cond_i_reg_4894 <= or_cond_i_fu_3559_p2;
        tmp_22_reg_4889 <= grp_fu_2331_p1;
        tmp_28_reg_4898 <= grp_fu_2334_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state14) & ~(1'b0 == tmp_20_reg_4530))) begin
        p_0397_0_i_0_reg_4858 <= {{tmp_data_V_28_reg_4376[ap_const_lv32_47 : ap_const_lv32_40]}};
        p_0397_0_i_1_reg_4863 <= {{tmp_data_V_28_reg_4376[ap_const_lv32_4F : ap_const_lv32_48]}};
        tmp_21_reg_4878[15 : 0] <= tmp_21_fu_3486_p1[15 : 0];
        tmp_topic_min_V_4_reg_4868 <= tmp_topic_min_V_4_fu_3478_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        p_Val2_7_reg_4640 <= topics_sub_ip_dest_V_q0;
        tmp_topic_tot_sub_V_reg_4627 <= topics_tot_sub_V_q0;
        topics_avg_V_addr_reg_4655[7 : 0] <= tmp_19_reg_4505[7 : 0];
        topics_count_V_addr_1_reg_4635[7 : 0] <= tmp_19_reg_4505[7 : 0];
        topics_data_V_addr_1_reg_4622[7 : 0] <= tmp_19_reg_4505[7 : 0];
        topics_exec_3_load_reg_4675 <= topics_exec_3_q0;
        topics_exec_4_load_reg_4681 <= topics_exec_4_q0;
        topics_klm_p_addr_reg_4692[7 : 0] <= tmp_19_reg_4505[7 : 0];
        topics_klm_r_V_load_reg_4702 <= topics_klm_r_V_q0;
        topics_klm_x_hat_add_1_reg_4687[7 : 0] <= tmp_19_reg_4505[7 : 0];
        topics_klm_x_prev_V_1_reg_4697[7 : 0] <= tmp_19_reg_4505[7 : 0];
        topics_max_V_addr_reg_4665[7 : 0] <= tmp_19_reg_4505[7 : 0];
        topics_min_V_addr_reg_4660[7 : 0] <= tmp_19_reg_4505[7 : 0];
        topics_sub_ip_src_V_3_reg_4645 <= topics_sub_ip_src_V_q0;
        topics_sub_mac_V_loa_reg_4650 <= topics_sub_mac_V_q0;
        topics_sum_V_addr_reg_4670[7 : 0] <= tmp_19_reg_4505[7 : 0];
        topics_vld_addr_reg_4708[7 : 0] <= tmp_19_reg_4505[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        p_i0_1_reg_4454 <= p_i0_1_fu_3061_p2;
        topics_sub_ip_src_V_s_reg_4446 <= tmp_71_cast_fu_3050_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        p_i0_2_reg_4477 <= p_i0_2_fu_3214_p2;
        topics_sub_mac_V_add_reg_4469 <= tmp_78_cast_fu_3203_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state60)) begin
        p_i0_3_reg_5023 <= p_i0_3_fu_3805_p2;
        topics_sub_ip_dest_V_4_reg_5015 <= tmp_81_cast_fu_3794_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state62)) begin
        p_i0_4_reg_5041 <= p_i0_4_fu_3836_p2;
        topics_sub_ip_src_V_5_reg_5033 <= tmp_82_cast_fu_3825_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state64) & ~((merger_network_0_V_s1_status == 1'b0) & ~(1'b0 == tmp_46_fu_3861_p2)))) begin
        p_i0_5_reg_5059 <= p_i0_5_fu_3867_p2;
        topics_sub_mac_V_add_3_reg_5051 <= tmp_83_cast_fu_3856_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        p_i0_reg_4431 <= p_i0_fu_2908_p2;
        topics_sub_ip_dest_V_reg_4423 <= tmp_69_cast_fu_2897_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & ~(ap_condition_1677 == 1'b1) & (((1'b0 == init_load_reg_4312) & (ap_const_lv2_0 == DetectState) & ~(1'b0 == grp_nbreadreq_fu_600_p7) & ~(1'b0 == tmp_8_fu_2818_p2) & ~(1'b0 == tmp_11_fu_2834_p2)) | ((ap_const_lv2_0 == DetectState) & ~(1'b0 == grp_nbreadreq_fu_600_p7) & ~(1'b0 == exitcond_i_fu_2628_p2) & ~(1'b0 == tmp_8_fu_2818_p2) & ~(1'b0 == tmp_11_fu_2834_p2))))) begin
        prev_buff_id_V <= prt_nw2sbu_TID;
        prev_buff_keep_V <= prt_nw2sbu_TKEEP;
        prev_buff_last_V <= prt_nw2sbu_TLAST;
        prev_buff_user_V <= prt_nw2sbu_TUSER;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state57))) begin
        reg_2506 <= grp_fu_2311_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == sbu2mlx_V_data_V_1_load_A)) begin
        sbu2mlx_V_data_V_1_payload_A <= grp_axi_stream_pass_alt_fu_2287_sbu2mlx_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == sbu2mlx_V_data_V_1_load_B)) begin
        sbu2mlx_V_data_V_1_payload_B <= grp_axi_stream_pass_alt_fu_2287_sbu2mlx_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == sbu2mlx_V_id_V_1_load_A)) begin
        sbu2mlx_V_id_V_1_payload_A <= grp_axi_stream_pass_alt_fu_2287_sbu2mlx_TID;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == sbu2mlx_V_id_V_1_load_B)) begin
        sbu2mlx_V_id_V_1_payload_B <= grp_axi_stream_pass_alt_fu_2287_sbu2mlx_TID;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == sbu2mlx_V_keep_V_1_load_A)) begin
        sbu2mlx_V_keep_V_1_payload_A <= grp_axi_stream_pass_alt_fu_2287_sbu2mlx_TKEEP;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == sbu2mlx_V_keep_V_1_load_B)) begin
        sbu2mlx_V_keep_V_1_payload_B <= grp_axi_stream_pass_alt_fu_2287_sbu2mlx_TKEEP;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == sbu2mlx_V_last_V_1_load_A)) begin
        sbu2mlx_V_last_V_1_payload_A <= grp_axi_stream_pass_alt_fu_2287_sbu2mlx_TLAST;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == sbu2mlx_V_last_V_1_load_B)) begin
        sbu2mlx_V_last_V_1_payload_B <= grp_axi_stream_pass_alt_fu_2287_sbu2mlx_TLAST;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == sbu2mlx_V_user_V_1_load_A)) begin
        sbu2mlx_V_user_V_1_payload_A <= grp_axi_stream_pass_alt_fu_2287_sbu2mlx_TUSER;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == sbu2mlx_V_user_V_1_load_B)) begin
        sbu2mlx_V_user_V_1_payload_B <= grp_axi_stream_pass_alt_fu_2287_sbu2mlx_TUSER;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == sbu2prt_cx_V_data_V_1_load_A)) begin
        sbu2prt_cx_V_data_V_1_payload_A <= sbu2prt_cx_V_data_V_1_data_in;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == sbu2prt_cx_V_data_V_1_load_B)) begin
        sbu2prt_cx_V_data_V_1_payload_B <= sbu2prt_cx_V_data_V_1_data_in;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == sbu2prt_cx_V_id_V_1_load_A)) begin
        sbu2prt_cx_V_id_V_1_payload_A <= sbu2prt_cx_V_id_V_1_data_in;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == sbu2prt_cx_V_id_V_1_load_B)) begin
        sbu2prt_cx_V_id_V_1_payload_B <= sbu2prt_cx_V_id_V_1_data_in;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == sbu2prt_cx_V_keep_V_1_load_A)) begin
        sbu2prt_cx_V_keep_V_1_payload_A <= sbu2prt_cx_V_keep_V_1_data_in;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == sbu2prt_cx_V_keep_V_1_load_B)) begin
        sbu2prt_cx_V_keep_V_1_payload_B <= sbu2prt_cx_V_keep_V_1_data_in;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == sbu2prt_cx_V_last_V_1_load_A)) begin
        sbu2prt_cx_V_last_V_1_payload_A <= sbu2prt_cx_V_last_V_1_data_in;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == sbu2prt_cx_V_last_V_1_load_B)) begin
        sbu2prt_cx_V_last_V_1_payload_B <= sbu2prt_cx_V_last_V_1_data_in;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == sbu2prt_cx_V_user_V_1_load_A)) begin
        sbu2prt_cx_V_user_V_1_payload_A <= sbu2prt_cx_V_user_V_1_data_in;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == sbu2prt_cx_V_user_V_1_load_B)) begin
        sbu2prt_cx_V_user_V_1_payload_B <= sbu2prt_cx_V_user_V_1_data_in;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == sbu2prt_nw_V_data_V_1_load_A)) begin
        sbu2prt_nw_V_data_V_1_payload_A <= sbu2prt_nw_V_data_V_1_data_in;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == sbu2prt_nw_V_data_V_1_load_B)) begin
        sbu2prt_nw_V_data_V_1_payload_B <= sbu2prt_nw_V_data_V_1_data_in;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == sbu2prt_nw_V_id_V_1_load_A)) begin
        sbu2prt_nw_V_id_V_1_payload_A <= sbu2prt_nw_V_id_V_1_data_in;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == sbu2prt_nw_V_id_V_1_load_B)) begin
        sbu2prt_nw_V_id_V_1_payload_B <= sbu2prt_nw_V_id_V_1_data_in;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == sbu2prt_nw_V_keep_V_1_load_A)) begin
        sbu2prt_nw_V_keep_V_1_payload_A <= sbu2prt_nw_V_keep_V_1_data_in;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == sbu2prt_nw_V_keep_V_1_load_B)) begin
        sbu2prt_nw_V_keep_V_1_payload_B <= sbu2prt_nw_V_keep_V_1_data_in;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == sbu2prt_nw_V_last_V_1_load_A)) begin
        sbu2prt_nw_V_last_V_1_payload_A <= sbu2prt_nw_V_last_V_1_data_in;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == sbu2prt_nw_V_last_V_1_load_B)) begin
        sbu2prt_nw_V_last_V_1_payload_B <= sbu2prt_nw_V_last_V_1_data_in;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == sbu2prt_nw_V_user_V_1_load_A)) begin
        sbu2prt_nw_V_user_V_1_payload_A <= sbu2prt_nw_V_user_V_1_data_in;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == sbu2prt_nw_V_user_V_1_load_B)) begin
        sbu2prt_nw_V_user_V_1_payload_B <= sbu2prt_nw_V_user_V_1_data_in;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state88) & ~(1'b0 == tmp_67_reg_2148) & ~(ap_condition_1583 == 1'b1))) begin
        streamSource_V <= val_assign_2_reg_2136;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (1'b0 == tmp_s_fu_3055_p2))) begin
        tmp_100_reg_4459[6 : 1] <= tmp_100_fu_3159_p2[6 : 1];
        tmp_103_reg_4464 <= tmp_103_fu_3169_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state7) & (1'b0 == tmp_15_fu_3208_p2))) begin
        tmp_121_reg_4482 <= tmp_121_fu_3269_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state68) & (1'b0 == tmp_124_fu_4046_p3))) begin
        tmp_125_reg_5158 <= tmp_125_fu_4060_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state82) & (1'b0 == tmp_126_fu_4082_p3))) begin
        tmp_127_reg_5237 <= tmp_127_fu_4096_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state86) & ~(1'b0 == mergeState_1_load_load_fu_4118_p1))) begin
        tmp_128_reg_5275 <= tmp_128_fu_4132_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state87)) begin
        tmp_129_reg_5289 <= val_assign_2_reg_2136[ap_const_lv32_1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state87) & (1'b0 == tmp_129_fu_4136_p3))) begin
        tmp_130_reg_5293 <= tmp_130_fu_4144_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) & (1'b0 == tmp_12_fu_3283_p2))) begin
        tmp_19_reg_4505[7 : 0] <= tmp_19_fu_3321_p1[7 : 0];
        tmp_20_reg_4530 <= tmp_20_fu_3326_p2;
        topics_exec_0_addr_reg_4525[7 : 0] <= tmp_19_fu_3321_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        tmp_35_reg_4999 <= grp_fu_2319_p2;
        tmp_36_reg_5004 <= grp_fu_2323_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state66) & ~(ap_condition_2076 == 1'b1) & (((ap_const_lv2_0 == DetectState_load_reg_4359) & (ap_const_lv2_0 == DetectState_1)) | ((ap_const_lv2_0 == DetectState_1) & (ap_const_lv2_1 == DetectState_load_reg_4359)) | ((ap_const_lv2_0 == DetectState_1) & (ap_const_lv2_2 == DetectState_load_reg_4359)) | ((ap_const_lv2_0 == DetectState_1) & (ap_const_lv2_3 == DetectState_load_reg_4359))))) begin
        tmp_42_reg_5090 <= grp_nbreadreq_fu_659_p7;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & ~(ap_condition_1677 == 1'b1) & (((1'b0 == init_load_reg_4312) & (ap_const_lv2_1 == DetectState)) | (~(1'b0 == exitcond_i_fu_2628_p2) & (ap_const_lv2_1 == DetectState))))) begin
        tmp_4_reg_4372 <= grp_nbreadreq_fu_600_p7;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (1'b0 == exitcond_i_fu_2628_p2) & ~(ap_condition_1677 == 1'b1) & ~(1'b0 == init_load_reg_4312))) begin
        tmp_68_cast_reg_4352[9 : 1] <= tmp_68_cast_fu_2747_p1[9 : 1];
        tmp_reg_4334[8 : 0] <= tmp_fu_2732_p1[8 : 0];
        tpc <= tpc56_part_set_fu_2714_p5;
        tpc_load_reg_4324 <= tpc;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        tmp_74_reg_4555[8 : 1] <= tmp_74_fu_3370_p3[8 : 1];
        topics_exec_1_load_reg_4595 <= topics_exec_1_q0;
        topics_exec_2_load_reg_4601 <= topics_exec_2_q0;
        topics_exec_3_addr_1_reg_4607[7 : 0] <= tmp_19_reg_4505[7 : 0];
        topics_exec_4_addr_1_reg_4612[7 : 0] <= tmp_19_reg_4505[7 : 0];
        topics_klm_r_V_addr_reg_4617[7 : 0] <= tmp_19_reg_4505[7 : 0];
        topics_tot_sub_V_add_1_reg_4590[7 : 0] <= tmp_19_reg_4505[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        tmp_75_cast_reg_4713[8 : 1] <= tmp_75_cast_fu_3410_p1[8 : 1];
        tmp_topic_klm_x_prev_reg_4760 <= topics_klm_x_prev_V_q0;
        tmp_topic_vld_reg_4765 <= topics_vld_q0;
        topics_avg_V_load_reg_4730 <= topics_avg_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (1'b0 == tmp_2_fu_2902_p2))) begin
        tmp_79_reg_4436[6 : 1] <= tmp_79_fu_3006_p2[6 : 1];
        tmp_85_reg_4441 <= tmp_85_fu_3016_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state66) & (((ap_const_lv2_0 == DetectState_load_reg_4359) & (ap_const_lv2_0 == DetectState_1) & ~(1'b0 == grp_nbreadreq_fu_659_p7)) | ((ap_const_lv2_0 == DetectState_1) & ~(1'b0 == grp_nbreadreq_fu_659_p7) & (ap_const_lv2_1 == DetectState_load_reg_4359)) | ((ap_const_lv2_0 == DetectState_1) & ~(1'b0 == grp_nbreadreq_fu_659_p7) & (ap_const_lv2_2 == DetectState_load_reg_4359)) | ((ap_const_lv2_0 == DetectState_1) & ~(1'b0 == grp_nbreadreq_fu_659_p7) & (ap_const_lv2_3 == DetectState_load_reg_4359))) & ~(ap_condition_2076 == 1'b1))) begin
        tmp_id_V_9_reg_5111 <= prt_cx2sbu_TID;
        tmp_keep_V_9_reg_5099 <= prt_cx2sbu_TKEEP;
        tmp_last_V_8_reg_5105 <= prt_cx2sbu_TLAST;
        tmp_user_V_9_reg_5117 <= prt_cx2sbu_TUSER;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state57)) begin
        tmp_topic_klm_p_1_reg_5009 <= grp_fu_2315_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        topics_exec_0_load_reg_4539 <= topics_exec_0_q0;
        topics_exec_1_addr_reg_4545[7 : 0] <= tmp_19_reg_4505[7 : 0];
        topics_exec_2_addr_1_reg_4550[7 : 0] <= tmp_19_reg_4505[7 : 0];
    end
end

always @ (*) begin
    if (((1'b1 == ap_done_reg) | ((1'b1 == ap_CS_fsm_state95) & ~(ap_condition_4254 == 1'b1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (ap_CS_fsm_state1 == 1'b1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state95) & ~(ap_condition_4254 == 1'b1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        grp_fu_2311_opcode = ap_const_lv2_1;
    end else if ((((1'b1 == ap_CS_fsm_state21) & (tmp_topic_exec_q1 == ap_const_lv3_6)) | (1'b1 == ap_CS_fsm_state50))) begin
        grp_fu_2311_opcode = ap_const_lv2_0;
    end else begin
        grp_fu_2311_opcode = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state50))) begin
        grp_fu_2311_p0 = i_op_assign_1_fu_596;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        grp_fu_2311_p0 = P_s_fu_592;
    end else begin
        grp_fu_2311_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state50)) begin
        grp_fu_2311_p1 = tmp_35_reg_4999;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        grp_fu_2311_p1 = tmp_22_reg_4889;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        grp_fu_2311_p1 = tmp_28_reg_4898;
    end else begin
        grp_fu_2311_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state88) & (1'b0 == tmp_130_reg_5293) & ~(1'b0 == tmp_67_reg_2148) & ~(ap_condition_1583 == 1'b1)) | ((1'b1 == ap_CS_fsm_state91) & (1'b0 == tmp_128_reg_5275) & ~(1'b0 == tmp_65_reg_2217) & ~(ap_condition_1605 == 1'b1)))) begin
        merger_host_0_V_dat0_update = 1'b1;
    end else begin
        merger_host_0_V_dat0_update = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state2) & (((1'b0 == init_load_reg_4312) & ~(1'b0 == grp_nbreadreq_fu_600_p7) & (ap_const_lv2_2 == DetectState) & (1'b0 == reply)) | (~(1'b0 == grp_nbreadreq_fu_600_p7) & ~(1'b0 == exitcond_i_fu_2628_p2) & (ap_const_lv2_2 == DetectState) & (1'b0 == reply))) & ~(ap_condition_1677 == 1'b1)) | ((1'b1 == ap_CS_fsm_state2) & (((1'b0 == init_load_reg_4312) & (ap_const_lv2_0 == DetectState) & ~(1'b0 == grp_nbreadreq_fu_600_p7) & (1'b0 == reply) & (1'b0 == tmp_8_fu_2818_p2)) | ((1'b0 == init_load_reg_4312) & (ap_const_lv2_0 == DetectState) & ~(1'b0 == grp_nbreadreq_fu_600_p7) & (1'b0 == reply) & (1'b0 == tmp_11_fu_2834_p2)) | ((ap_const_lv2_0 == DetectState) & ~(1'b0 == grp_nbreadreq_fu_600_p7) & ~(1'b0 == exitcond_i_fu_2628_p2) & (1'b0 == reply) & (1'b0 == tmp_8_fu_2818_p2)) | ((ap_const_lv2_0 == DetectState) & ~(1'b0 == grp_nbreadreq_fu_600_p7) & ~(1'b0 == exitcond_i_fu_2628_p2) & (1'b0 == reply) & (1'b0 == tmp_11_fu_2834_p2))) & ~(ap_condition_1677 == 1'b1)))) begin
        merger_host_0_V_dat1_update = 1'b1;
    end else begin
        merger_host_0_V_dat1_update = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state88) & ~(1'b0 == tmp_67_reg_2148) & ~(1'b0 == tmp_130_reg_5293) & ~(ap_condition_1583 == 1'b1)) | ((1'b1 == ap_CS_fsm_state91) & ~(1'b0 == tmp_65_reg_2217) & ~(1'b0 == tmp_128_reg_5275) & ~(ap_condition_1605 == 1'b1)))) begin
        merger_host_1_V_dat0_update = 1'b1;
    end else begin
        merger_host_1_V_dat0_update = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state66) & (((ap_const_lv2_0 == DetectState_load_reg_4359) & ~(1'b0 == grp_nbreadreq_fu_659_p7) & (ap_const_lv2_2 == DetectState_1) & ~(1'b0 == reply_1)) | (~(1'b0 == grp_nbreadreq_fu_659_p7) & (ap_const_lv2_1 == DetectState_load_reg_4359) & (ap_const_lv2_2 == DetectState_1) & ~(1'b0 == reply_1)) | (~(1'b0 == grp_nbreadreq_fu_659_p7) & (ap_const_lv2_2 == DetectState_load_reg_4359) & (ap_const_lv2_2 == DetectState_1) & ~(1'b0 == reply_1)) | (~(1'b0 == grp_nbreadreq_fu_659_p7) & (ap_const_lv2_3 == DetectState_load_reg_4359) & (ap_const_lv2_2 == DetectState_1) & ~(1'b0 == reply_1))) & ~(ap_condition_2076 == 1'b1)) | ((1'b1 == ap_CS_fsm_state66) & (((ap_const_lv2_0 == DetectState_load_reg_4359) & ~(1'b0 == grp_nbreadreq_fu_659_p7) & (ap_const_lv2_1 == DetectState_1)) | (~(1'b0 == grp_nbreadreq_fu_659_p7) & (ap_const_lv2_1 == DetectState_load_reg_4359) & (ap_const_lv2_1 == DetectState_1)) | (~(1'b0 == grp_nbreadreq_fu_659_p7) & (ap_const_lv2_2 == DetectState_load_reg_4359) & (ap_const_lv2_1 == DetectState_1)) | (~(1'b0 == grp_nbreadreq_fu_659_p7) & (ap_const_lv2_3 == DetectState_load_reg_4359) & (ap_const_lv2_1 == DetectState_1))) & ~(ap_condition_2076 == 1'b1)) | ((1'b1 == ap_CS_fsm_state67) & (ap_const_lv2_0 == DetectState_1_load_reg_5069) & ~(1'b0 == tmp_42_reg_5090) & ~(1'b0 == reply_1_loc_reg_1716) & ~(ap_condition_2137 == 1'b1)))) begin
        merger_host_1_V_dat1_update = 1'b1;
    end else begin
        merger_host_1_V_dat1_update = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state67) & (ap_const_lv2_0 == DetectState_1_load_reg_5069) & ~(1'b0 == tmp_42_reg_5090) & ~(1'b0 == reply_1_loc_reg_1716) & ~(ap_condition_2137 == 1'b1))) begin
        merger_host_1_V_dat_din = tmp_data_V_9_reg_1727;
    end else if (((1'b1 == ap_CS_fsm_state66) & (((ap_const_lv2_0 == DetectState_load_reg_4359) & ~(1'b0 == grp_nbreadreq_fu_659_p7) & (ap_const_lv2_1 == DetectState_1)) | (~(1'b0 == grp_nbreadreq_fu_659_p7) & (ap_const_lv2_1 == DetectState_load_reg_4359) & (ap_const_lv2_1 == DetectState_1)) | (~(1'b0 == grp_nbreadreq_fu_659_p7) & (ap_const_lv2_2 == DetectState_load_reg_4359) & (ap_const_lv2_1 == DetectState_1)) | (~(1'b0 == grp_nbreadreq_fu_659_p7) & (ap_const_lv2_3 == DetectState_load_reg_4359) & (ap_const_lv2_1 == DetectState_1))) & ~(ap_condition_2076 == 1'b1))) begin
        merger_host_1_V_dat_din = p_Val2_18_fu_3913_p5;
    end else if (((1'b1 == ap_CS_fsm_state66) & (((ap_const_lv2_0 == DetectState_load_reg_4359) & ~(1'b0 == grp_nbreadreq_fu_659_p7) & (ap_const_lv2_2 == DetectState_1) & ~(1'b0 == reply_1)) | (~(1'b0 == grp_nbreadreq_fu_659_p7) & (ap_const_lv2_1 == DetectState_load_reg_4359) & (ap_const_lv2_2 == DetectState_1) & ~(1'b0 == reply_1)) | (~(1'b0 == grp_nbreadreq_fu_659_p7) & (ap_const_lv2_2 == DetectState_load_reg_4359) & (ap_const_lv2_2 == DetectState_1) & ~(1'b0 == reply_1)) | (~(1'b0 == grp_nbreadreq_fu_659_p7) & (ap_const_lv2_3 == DetectState_load_reg_4359) & (ap_const_lv2_2 == DetectState_1) & ~(1'b0 == reply_1))) & ~(ap_condition_2076 == 1'b1))) begin
        merger_host_1_V_dat_din = prt_cx2sbu_TDATA;
    end else begin
        merger_host_1_V_dat_din = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state67) & (ap_const_lv2_0 == DetectState_1_load_reg_5069) & ~(1'b0 == tmp_42_reg_5090) & ~(1'b0 == reply_1_loc_reg_1716) & ~(ap_condition_2137 == 1'b1))) begin
        merger_host_1_V_id_s_din = tmp_id_V_9_reg_5111;
    end else if ((((1'b1 == ap_CS_fsm_state66) & (((ap_const_lv2_0 == DetectState_load_reg_4359) & ~(1'b0 == grp_nbreadreq_fu_659_p7) & (ap_const_lv2_2 == DetectState_1) & ~(1'b0 == reply_1)) | (~(1'b0 == grp_nbreadreq_fu_659_p7) & (ap_const_lv2_1 == DetectState_load_reg_4359) & (ap_const_lv2_2 == DetectState_1) & ~(1'b0 == reply_1)) | (~(1'b0 == grp_nbreadreq_fu_659_p7) & (ap_const_lv2_2 == DetectState_load_reg_4359) & (ap_const_lv2_2 == DetectState_1) & ~(1'b0 == reply_1)) | (~(1'b0 == grp_nbreadreq_fu_659_p7) & (ap_const_lv2_3 == DetectState_load_reg_4359) & (ap_const_lv2_2 == DetectState_1) & ~(1'b0 == reply_1))) & ~(ap_condition_2076 == 1'b1)) | ((1'b1 == ap_CS_fsm_state66) & (((ap_const_lv2_0 == DetectState_load_reg_4359) & ~(1'b0 == grp_nbreadreq_fu_659_p7) & (ap_const_lv2_1 == DetectState_1)) | (~(1'b0 == grp_nbreadreq_fu_659_p7) & (ap_const_lv2_1 == DetectState_load_reg_4359) & (ap_const_lv2_1 == DetectState_1)) | (~(1'b0 == grp_nbreadreq_fu_659_p7) & (ap_const_lv2_2 == DetectState_load_reg_4359) & (ap_const_lv2_1 == DetectState_1)) | (~(1'b0 == grp_nbreadreq_fu_659_p7) & (ap_const_lv2_3 == DetectState_load_reg_4359) & (ap_const_lv2_1 == DetectState_1))) & ~(ap_condition_2076 == 1'b1)))) begin
        merger_host_1_V_id_s_din = prt_cx2sbu_TID;
    end else begin
        merger_host_1_V_id_s_din = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state67) & (ap_const_lv2_0 == DetectState_1_load_reg_5069) & ~(1'b0 == tmp_42_reg_5090) & ~(1'b0 == reply_1_loc_reg_1716) & ~(ap_condition_2137 == 1'b1))) begin
        merger_host_1_V_kee_din = tmp_keep_V_9_reg_5099;
    end else if ((((1'b1 == ap_CS_fsm_state66) & (((ap_const_lv2_0 == DetectState_load_reg_4359) & ~(1'b0 == grp_nbreadreq_fu_659_p7) & (ap_const_lv2_2 == DetectState_1) & ~(1'b0 == reply_1)) | (~(1'b0 == grp_nbreadreq_fu_659_p7) & (ap_const_lv2_1 == DetectState_load_reg_4359) & (ap_const_lv2_2 == DetectState_1) & ~(1'b0 == reply_1)) | (~(1'b0 == grp_nbreadreq_fu_659_p7) & (ap_const_lv2_2 == DetectState_load_reg_4359) & (ap_const_lv2_2 == DetectState_1) & ~(1'b0 == reply_1)) | (~(1'b0 == grp_nbreadreq_fu_659_p7) & (ap_const_lv2_3 == DetectState_load_reg_4359) & (ap_const_lv2_2 == DetectState_1) & ~(1'b0 == reply_1))) & ~(ap_condition_2076 == 1'b1)) | ((1'b1 == ap_CS_fsm_state66) & (((ap_const_lv2_0 == DetectState_load_reg_4359) & ~(1'b0 == grp_nbreadreq_fu_659_p7) & (ap_const_lv2_1 == DetectState_1)) | (~(1'b0 == grp_nbreadreq_fu_659_p7) & (ap_const_lv2_1 == DetectState_load_reg_4359) & (ap_const_lv2_1 == DetectState_1)) | (~(1'b0 == grp_nbreadreq_fu_659_p7) & (ap_const_lv2_2 == DetectState_load_reg_4359) & (ap_const_lv2_1 == DetectState_1)) | (~(1'b0 == grp_nbreadreq_fu_659_p7) & (ap_const_lv2_3 == DetectState_load_reg_4359) & (ap_const_lv2_1 == DetectState_1))) & ~(ap_condition_2076 == 1'b1)))) begin
        merger_host_1_V_kee_din = prt_cx2sbu_TKEEP;
    end else begin
        merger_host_1_V_kee_din = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state67) & (ap_const_lv2_0 == DetectState_1_load_reg_5069) & ~(1'b0 == tmp_42_reg_5090) & ~(1'b0 == reply_1_loc_reg_1716) & ~(ap_condition_2137 == 1'b1))) begin
        merger_host_1_V_las_din = tmp_last_V_8_reg_5105;
    end else if ((((1'b1 == ap_CS_fsm_state66) & (((ap_const_lv2_0 == DetectState_load_reg_4359) & ~(1'b0 == grp_nbreadreq_fu_659_p7) & (ap_const_lv2_2 == DetectState_1) & ~(1'b0 == reply_1)) | (~(1'b0 == grp_nbreadreq_fu_659_p7) & (ap_const_lv2_1 == DetectState_load_reg_4359) & (ap_const_lv2_2 == DetectState_1) & ~(1'b0 == reply_1)) | (~(1'b0 == grp_nbreadreq_fu_659_p7) & (ap_const_lv2_2 == DetectState_load_reg_4359) & (ap_const_lv2_2 == DetectState_1) & ~(1'b0 == reply_1)) | (~(1'b0 == grp_nbreadreq_fu_659_p7) & (ap_const_lv2_3 == DetectState_load_reg_4359) & (ap_const_lv2_2 == DetectState_1) & ~(1'b0 == reply_1))) & ~(ap_condition_2076 == 1'b1)) | ((1'b1 == ap_CS_fsm_state66) & (((ap_const_lv2_0 == DetectState_load_reg_4359) & ~(1'b0 == grp_nbreadreq_fu_659_p7) & (ap_const_lv2_1 == DetectState_1)) | (~(1'b0 == grp_nbreadreq_fu_659_p7) & (ap_const_lv2_1 == DetectState_load_reg_4359) & (ap_const_lv2_1 == DetectState_1)) | (~(1'b0 == grp_nbreadreq_fu_659_p7) & (ap_const_lv2_2 == DetectState_load_reg_4359) & (ap_const_lv2_1 == DetectState_1)) | (~(1'b0 == grp_nbreadreq_fu_659_p7) & (ap_const_lv2_3 == DetectState_load_reg_4359) & (ap_const_lv2_1 == DetectState_1))) & ~(ap_condition_2076 == 1'b1)))) begin
        merger_host_1_V_las_din = prt_cx2sbu_TLAST;
    end else begin
        merger_host_1_V_las_din = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state67) & (ap_const_lv2_0 == DetectState_1_load_reg_5069) & ~(1'b0 == tmp_42_reg_5090) & ~(1'b0 == reply_1_loc_reg_1716) & ~(ap_condition_2137 == 1'b1))) begin
        merger_host_1_V_use_din = tmp_user_V_9_reg_5117;
    end else if ((((1'b1 == ap_CS_fsm_state66) & (((ap_const_lv2_0 == DetectState_load_reg_4359) & ~(1'b0 == grp_nbreadreq_fu_659_p7) & (ap_const_lv2_2 == DetectState_1) & ~(1'b0 == reply_1)) | (~(1'b0 == grp_nbreadreq_fu_659_p7) & (ap_const_lv2_1 == DetectState_load_reg_4359) & (ap_const_lv2_2 == DetectState_1) & ~(1'b0 == reply_1)) | (~(1'b0 == grp_nbreadreq_fu_659_p7) & (ap_const_lv2_2 == DetectState_load_reg_4359) & (ap_const_lv2_2 == DetectState_1) & ~(1'b0 == reply_1)) | (~(1'b0 == grp_nbreadreq_fu_659_p7) & (ap_const_lv2_3 == DetectState_load_reg_4359) & (ap_const_lv2_2 == DetectState_1) & ~(1'b0 == reply_1))) & ~(ap_condition_2076 == 1'b1)) | ((1'b1 == ap_CS_fsm_state66) & (((ap_const_lv2_0 == DetectState_load_reg_4359) & ~(1'b0 == grp_nbreadreq_fu_659_p7) & (ap_const_lv2_1 == DetectState_1)) | (~(1'b0 == grp_nbreadreq_fu_659_p7) & (ap_const_lv2_1 == DetectState_load_reg_4359) & (ap_const_lv2_1 == DetectState_1)) | (~(1'b0 == grp_nbreadreq_fu_659_p7) & (ap_const_lv2_2 == DetectState_load_reg_4359) & (ap_const_lv2_1 == DetectState_1)) | (~(1'b0 == grp_nbreadreq_fu_659_p7) & (ap_const_lv2_3 == DetectState_load_reg_4359) & (ap_const_lv2_1 == DetectState_1))) & ~(ap_condition_2076 == 1'b1)))) begin
        merger_host_1_V_use_din = prt_cx2sbu_TUSER;
    end else begin
        merger_host_1_V_use_din = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state66) & (ap_const_lv2_1 == DetectState_load_reg_4359) & ~(1'b0 == tmp_4_reg_4372) & ~(1'b0 == tmp_last_V_27_reg_4387) & ~(ap_condition_2076 == 1'b1))) begin
        merger_network_0_V_1_din = tmp_keep_V_3_reg_4382;
    end else if (((1'b1 == ap_CS_fsm_state64) & ~(1'b0 == tmp_46_fu_3861_p2) & ~((merger_network_0_V_s1_status == 1'b0) & ~(1'b0 == tmp_46_fu_3861_p2)))) begin
        merger_network_0_V_1_din = prev_buff_keep_V;
    end else if (((1'b1 == ap_CS_fsm_state2) & (((1'b0 == init_load_reg_4312) & ~(1'b0 == grp_nbreadreq_fu_600_p7) & (ap_const_lv2_2 == DetectState) & ~(1'b0 == reply)) | (~(1'b0 == grp_nbreadreq_fu_600_p7) & ~(1'b0 == exitcond_i_fu_2628_p2) & (ap_const_lv2_2 == DetectState) & ~(1'b0 == reply))) & ~(ap_condition_1677 == 1'b1))) begin
        merger_network_0_V_1_din = prt_nw2sbu_TKEEP;
    end else begin
        merger_network_0_V_1_din = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state66) & (ap_const_lv2_1 == DetectState_load_reg_4359) & ~(1'b0 == tmp_4_reg_4372) & ~(1'b0 == tmp_last_V_27_reg_4387) & ~(ap_condition_2076 == 1'b1))) begin
        merger_network_0_V_2_din = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state64) & ~(1'b0 == tmp_46_fu_3861_p2) & ~((merger_network_0_V_s1_status == 1'b0) & ~(1'b0 == tmp_46_fu_3861_p2)))) begin
        merger_network_0_V_2_din = prev_buff_last_V;
    end else if (((1'b1 == ap_CS_fsm_state2) & (((1'b0 == init_load_reg_4312) & ~(1'b0 == grp_nbreadreq_fu_600_p7) & (ap_const_lv2_2 == DetectState) & ~(1'b0 == reply)) | (~(1'b0 == grp_nbreadreq_fu_600_p7) & ~(1'b0 == exitcond_i_fu_2628_p2) & (ap_const_lv2_2 == DetectState) & ~(1'b0 == reply))) & ~(ap_condition_1677 == 1'b1))) begin
        merger_network_0_V_2_din = prt_nw2sbu_TLAST;
    end else begin
        merger_network_0_V_2_din = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state66) & (ap_const_lv2_1 == DetectState_load_reg_4359) & ~(1'b0 == tmp_4_reg_4372) & ~(1'b0 == tmp_last_V_27_reg_4387) & ~(ap_condition_2076 == 1'b1))) begin
        merger_network_0_V_3_din = tmp_id_V_3_reg_4391;
    end else if (((1'b1 == ap_CS_fsm_state64) & ~(1'b0 == tmp_46_fu_3861_p2) & ~((merger_network_0_V_s1_status == 1'b0) & ~(1'b0 == tmp_46_fu_3861_p2)))) begin
        merger_network_0_V_3_din = prev_buff_id_V;
    end else if (((1'b1 == ap_CS_fsm_state2) & (((1'b0 == init_load_reg_4312) & ~(1'b0 == grp_nbreadreq_fu_600_p7) & (ap_const_lv2_2 == DetectState) & ~(1'b0 == reply)) | (~(1'b0 == grp_nbreadreq_fu_600_p7) & ~(1'b0 == exitcond_i_fu_2628_p2) & (ap_const_lv2_2 == DetectState) & ~(1'b0 == reply))) & ~(ap_condition_1677 == 1'b1))) begin
        merger_network_0_V_3_din = prt_nw2sbu_TID;
    end else begin
        merger_network_0_V_3_din = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state66) & (ap_const_lv2_1 == DetectState_load_reg_4359) & ~(1'b0 == tmp_4_reg_4372) & ~(1'b0 == tmp_last_V_27_reg_4387) & ~(ap_condition_2076 == 1'b1))) begin
        merger_network_0_V_4_din = tmp_user_V_3_reg_4396;
    end else if (((1'b1 == ap_CS_fsm_state64) & ~(1'b0 == tmp_46_fu_3861_p2) & ~((merger_network_0_V_s1_status == 1'b0) & ~(1'b0 == tmp_46_fu_3861_p2)))) begin
        merger_network_0_V_4_din = prev_buff_user_V;
    end else if (((1'b1 == ap_CS_fsm_state2) & (((1'b0 == init_load_reg_4312) & ~(1'b0 == grp_nbreadreq_fu_600_p7) & (ap_const_lv2_2 == DetectState) & ~(1'b0 == reply)) | (~(1'b0 == grp_nbreadreq_fu_600_p7) & ~(1'b0 == exitcond_i_fu_2628_p2) & (ap_const_lv2_2 == DetectState) & ~(1'b0 == reply))) & ~(ap_condition_1677 == 1'b1))) begin
        merger_network_0_V_4_din = prt_nw2sbu_TUSER;
    end else begin
        merger_network_0_V_4_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state69) & (1'b0 == tmp_125_reg_5158) & ~(1'b0 == tmp_57_reg_1763) & ~(ap_condition_1465 == 1'b1)) | ((1'b1 == ap_CS_fsm_state73) & (1'b0 == tmp_123_reg_5138) & ~(1'b0 == tmp_54_reg_1832) & ~(ap_condition_1487 == 1'b1)) | ((1'b1 == ap_CS_fsm_state78) & (1'b0 == streamSource_V_1_loc_1_reg_1929) & ~(1'b0 == tmp_60_reg_1940) & ~(ap_condition_1510 == 1'b1)) | ((1'b1 == ap_CS_fsm_state83) & (1'b0 == tmp_127_reg_5237) & ~(1'b0 == tmp_62_reg_2035) & ~(ap_condition_1533 == 1'b1)))) begin
        merger_network_0_V_s0_update = 1'b1;
    end else begin
        merger_network_0_V_s0_update = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state2) & (((1'b0 == init_load_reg_4312) & ~(1'b0 == grp_nbreadreq_fu_600_p7) & (ap_const_lv2_2 == DetectState) & ~(1'b0 == reply)) | (~(1'b0 == grp_nbreadreq_fu_600_p7) & ~(1'b0 == exitcond_i_fu_2628_p2) & (ap_const_lv2_2 == DetectState) & ~(1'b0 == reply))) & ~(ap_condition_1677 == 1'b1)) | ((1'b1 == ap_CS_fsm_state64) & ~(1'b0 == tmp_46_fu_3861_p2) & ~((merger_network_0_V_s1_status == 1'b0) & ~(1'b0 == tmp_46_fu_3861_p2))) | ((1'b1 == ap_CS_fsm_state66) & (ap_const_lv2_1 == DetectState_load_reg_4359) & ~(1'b0 == tmp_4_reg_4372) & ~(1'b0 == tmp_last_V_27_reg_4387) & ~(ap_condition_2076 == 1'b1)))) begin
        merger_network_0_V_s1_update = 1'b1;
    end else begin
        merger_network_0_V_s1_update = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state66) & (ap_const_lv2_1 == DetectState_load_reg_4359) & ~(1'b0 == tmp_4_reg_4372) & ~(1'b0 == tmp_last_V_27_reg_4387) & ~(ap_condition_2076 == 1'b1))) begin
        merger_network_0_V_s_din = tmp_data_V_3_reg_1643;
    end else if (((1'b1 == ap_CS_fsm_state64) & ~(1'b0 == tmp_46_fu_3861_p2) & ~((merger_network_0_V_s1_status == 1'b0) & ~(1'b0 == tmp_46_fu_3861_p2)))) begin
        merger_network_0_V_s_din = prev_buff_data_V;
    end else if (((1'b1 == ap_CS_fsm_state2) & (((1'b0 == init_load_reg_4312) & ~(1'b0 == grp_nbreadreq_fu_600_p7) & (ap_const_lv2_2 == DetectState) & ~(1'b0 == reply)) | (~(1'b0 == grp_nbreadreq_fu_600_p7) & ~(1'b0 == exitcond_i_fu_2628_p2) & (ap_const_lv2_2 == DetectState) & ~(1'b0 == reply))) & ~(ap_condition_1677 == 1'b1))) begin
        merger_network_0_V_s_din = prt_nw2sbu_TDATA;
    end else begin
        merger_network_0_V_s_din = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state67) & (ap_const_lv2_0 == DetectState_1_load_reg_5069) & ~(1'b0 == tmp_42_reg_5090) & (1'b0 == reply_1_loc_reg_1716) & ~(ap_condition_2137 == 1'b1))) begin
        merger_network_1_V_1_din = tmp_keep_V_9_reg_5099;
    end else if (((1'b1 == ap_CS_fsm_state66) & (((ap_const_lv2_0 == DetectState_load_reg_4359) & ~(1'b0 == grp_nbreadreq_fu_659_p7) & (ap_const_lv2_2 == DetectState_1) & (1'b0 == reply_1)) | (~(1'b0 == grp_nbreadreq_fu_659_p7) & (ap_const_lv2_1 == DetectState_load_reg_4359) & (ap_const_lv2_2 == DetectState_1) & (1'b0 == reply_1)) | (~(1'b0 == grp_nbreadreq_fu_659_p7) & (ap_const_lv2_2 == DetectState_load_reg_4359) & (ap_const_lv2_2 == DetectState_1) & (1'b0 == reply_1)) | (~(1'b0 == grp_nbreadreq_fu_659_p7) & (ap_const_lv2_3 == DetectState_load_reg_4359) & (ap_const_lv2_2 == DetectState_1) & (1'b0 == reply_1))) & ~(ap_condition_2076 == 1'b1))) begin
        merger_network_1_V_1_din = prt_cx2sbu_TKEEP;
    end else begin
        merger_network_1_V_1_din = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state67) & (ap_const_lv2_0 == DetectState_1_load_reg_5069) & ~(1'b0 == tmp_42_reg_5090) & (1'b0 == reply_1_loc_reg_1716) & ~(ap_condition_2137 == 1'b1))) begin
        merger_network_1_V_2_din = tmp_last_V_8_reg_5105;
    end else if (((1'b1 == ap_CS_fsm_state66) & (((ap_const_lv2_0 == DetectState_load_reg_4359) & ~(1'b0 == grp_nbreadreq_fu_659_p7) & (ap_const_lv2_2 == DetectState_1) & (1'b0 == reply_1)) | (~(1'b0 == grp_nbreadreq_fu_659_p7) & (ap_const_lv2_1 == DetectState_load_reg_4359) & (ap_const_lv2_2 == DetectState_1) & (1'b0 == reply_1)) | (~(1'b0 == grp_nbreadreq_fu_659_p7) & (ap_const_lv2_2 == DetectState_load_reg_4359) & (ap_const_lv2_2 == DetectState_1) & (1'b0 == reply_1)) | (~(1'b0 == grp_nbreadreq_fu_659_p7) & (ap_const_lv2_3 == DetectState_load_reg_4359) & (ap_const_lv2_2 == DetectState_1) & (1'b0 == reply_1))) & ~(ap_condition_2076 == 1'b1))) begin
        merger_network_1_V_2_din = prt_cx2sbu_TLAST;
    end else begin
        merger_network_1_V_2_din = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state67) & (ap_const_lv2_0 == DetectState_1_load_reg_5069) & ~(1'b0 == tmp_42_reg_5090) & (1'b0 == reply_1_loc_reg_1716) & ~(ap_condition_2137 == 1'b1))) begin
        merger_network_1_V_3_din = tmp_id_V_9_reg_5111;
    end else if (((1'b1 == ap_CS_fsm_state66) & (((ap_const_lv2_0 == DetectState_load_reg_4359) & ~(1'b0 == grp_nbreadreq_fu_659_p7) & (ap_const_lv2_2 == DetectState_1) & (1'b0 == reply_1)) | (~(1'b0 == grp_nbreadreq_fu_659_p7) & (ap_const_lv2_1 == DetectState_load_reg_4359) & (ap_const_lv2_2 == DetectState_1) & (1'b0 == reply_1)) | (~(1'b0 == grp_nbreadreq_fu_659_p7) & (ap_const_lv2_2 == DetectState_load_reg_4359) & (ap_const_lv2_2 == DetectState_1) & (1'b0 == reply_1)) | (~(1'b0 == grp_nbreadreq_fu_659_p7) & (ap_const_lv2_3 == DetectState_load_reg_4359) & (ap_const_lv2_2 == DetectState_1) & (1'b0 == reply_1))) & ~(ap_condition_2076 == 1'b1))) begin
        merger_network_1_V_3_din = prt_cx2sbu_TID;
    end else begin
        merger_network_1_V_3_din = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state67) & (ap_const_lv2_0 == DetectState_1_load_reg_5069) & ~(1'b0 == tmp_42_reg_5090) & (1'b0 == reply_1_loc_reg_1716) & ~(ap_condition_2137 == 1'b1))) begin
        merger_network_1_V_4_din = tmp_user_V_9_reg_5117;
    end else if (((1'b1 == ap_CS_fsm_state66) & (((ap_const_lv2_0 == DetectState_load_reg_4359) & ~(1'b0 == grp_nbreadreq_fu_659_p7) & (ap_const_lv2_2 == DetectState_1) & (1'b0 == reply_1)) | (~(1'b0 == grp_nbreadreq_fu_659_p7) & (ap_const_lv2_1 == DetectState_load_reg_4359) & (ap_const_lv2_2 == DetectState_1) & (1'b0 == reply_1)) | (~(1'b0 == grp_nbreadreq_fu_659_p7) & (ap_const_lv2_2 == DetectState_load_reg_4359) & (ap_const_lv2_2 == DetectState_1) & (1'b0 == reply_1)) | (~(1'b0 == grp_nbreadreq_fu_659_p7) & (ap_const_lv2_3 == DetectState_load_reg_4359) & (ap_const_lv2_2 == DetectState_1) & (1'b0 == reply_1))) & ~(ap_condition_2076 == 1'b1))) begin
        merger_network_1_V_4_din = prt_cx2sbu_TUSER;
    end else begin
        merger_network_1_V_4_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state69) & ~(1'b0 == tmp_57_reg_1763) & ~(1'b0 == tmp_125_reg_5158) & ~(ap_condition_1465 == 1'b1)) | ((1'b1 == ap_CS_fsm_state73) & ~(1'b0 == tmp_54_reg_1832) & ~(1'b0 == tmp_123_reg_5138) & ~(ap_condition_1487 == 1'b1)) | ((1'b1 == ap_CS_fsm_state78) & ~(1'b0 == tmp_60_reg_1940) & ~(1'b0 == streamSource_V_1_loc_1_reg_1929) & ~(ap_condition_1510 == 1'b1)) | ((1'b1 == ap_CS_fsm_state83) & ~(1'b0 == tmp_62_reg_2035) & ~(1'b0 == tmp_127_reg_5237) & ~(ap_condition_1533 == 1'b1)))) begin
        merger_network_1_V_s0_update = 1'b1;
    end else begin
        merger_network_1_V_s0_update = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state66) & (((ap_const_lv2_0 == DetectState_load_reg_4359) & ~(1'b0 == grp_nbreadreq_fu_659_p7) & (ap_const_lv2_2 == DetectState_1) & (1'b0 == reply_1)) | (~(1'b0 == grp_nbreadreq_fu_659_p7) & (ap_const_lv2_1 == DetectState_load_reg_4359) & (ap_const_lv2_2 == DetectState_1) & (1'b0 == reply_1)) | (~(1'b0 == grp_nbreadreq_fu_659_p7) & (ap_const_lv2_2 == DetectState_load_reg_4359) & (ap_const_lv2_2 == DetectState_1) & (1'b0 == reply_1)) | (~(1'b0 == grp_nbreadreq_fu_659_p7) & (ap_const_lv2_3 == DetectState_load_reg_4359) & (ap_const_lv2_2 == DetectState_1) & (1'b0 == reply_1))) & ~(ap_condition_2076 == 1'b1)) | ((1'b1 == ap_CS_fsm_state67) & (ap_const_lv2_0 == DetectState_1_load_reg_5069) & ~(1'b0 == tmp_42_reg_5090) & (1'b0 == reply_1_loc_reg_1716) & ~(ap_condition_2137 == 1'b1)))) begin
        merger_network_1_V_s1_update = 1'b1;
    end else begin
        merger_network_1_V_s1_update = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state67) & (ap_const_lv2_0 == DetectState_1_load_reg_5069) & ~(1'b0 == tmp_42_reg_5090) & (1'b0 == reply_1_loc_reg_1716) & ~(ap_condition_2137 == 1'b1))) begin
        merger_network_1_V_s_din = tmp_data_V_9_reg_1727;
    end else if (((1'b1 == ap_CS_fsm_state66) & (((ap_const_lv2_0 == DetectState_load_reg_4359) & ~(1'b0 == grp_nbreadreq_fu_659_p7) & (ap_const_lv2_2 == DetectState_1) & (1'b0 == reply_1)) | (~(1'b0 == grp_nbreadreq_fu_659_p7) & (ap_const_lv2_1 == DetectState_load_reg_4359) & (ap_const_lv2_2 == DetectState_1) & (1'b0 == reply_1)) | (~(1'b0 == grp_nbreadreq_fu_659_p7) & (ap_const_lv2_2 == DetectState_load_reg_4359) & (ap_const_lv2_2 == DetectState_1) & (1'b0 == reply_1)) | (~(1'b0 == grp_nbreadreq_fu_659_p7) & (ap_const_lv2_3 == DetectState_load_reg_4359) & (ap_const_lv2_2 == DetectState_1) & (1'b0 == reply_1))) & ~(ap_condition_2076 == 1'b1))) begin
        merger_network_1_V_s_din = prt_cx2sbu_TDATA;
    end else begin
        merger_network_1_V_s_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state66) & (((ap_const_lv2_0 == DetectState_load_reg_4359) & (ap_const_lv2_0 == DetectState_1) & ~(1'b0 == grp_nbreadreq_fu_659_p7)) | ((ap_const_lv2_0 == DetectState_1) & ~(1'b0 == grp_nbreadreq_fu_659_p7) & (ap_const_lv2_1 == DetectState_load_reg_4359)) | ((ap_const_lv2_0 == DetectState_1) & ~(1'b0 == grp_nbreadreq_fu_659_p7) & (ap_const_lv2_2 == DetectState_load_reg_4359)) | ((ap_const_lv2_0 == DetectState_1) & ~(1'b0 == grp_nbreadreq_fu_659_p7) & (ap_const_lv2_3 == DetectState_load_reg_4359)))) | ((1'b1 == ap_CS_fsm_state66) & (((ap_const_lv2_0 == DetectState_load_reg_4359) & ~(1'b0 == grp_nbreadreq_fu_659_p7) & (ap_const_lv2_1 == DetectState_1)) | (~(1'b0 == grp_nbreadreq_fu_659_p7) & (ap_const_lv2_1 == DetectState_load_reg_4359) & (ap_const_lv2_1 == DetectState_1)) | (~(1'b0 == grp_nbreadreq_fu_659_p7) & (ap_const_lv2_2 == DetectState_load_reg_4359) & (ap_const_lv2_1 == DetectState_1)) | (~(1'b0 == grp_nbreadreq_fu_659_p7) & (ap_const_lv2_3 == DetectState_load_reg_4359) & (ap_const_lv2_1 == DetectState_1)))) | ((1'b1 == ap_CS_fsm_state66) & (((ap_const_lv2_0 == DetectState_load_reg_4359) & ~(1'b0 == grp_nbreadreq_fu_659_p7) & (ap_const_lv2_2 == DetectState_1)) | (~(1'b0 == grp_nbreadreq_fu_659_p7) & (ap_const_lv2_1 == DetectState_load_reg_4359) & (ap_const_lv2_2 == DetectState_1)) | (~(1'b0 == grp_nbreadreq_fu_659_p7) & (ap_const_lv2_2 == DetectState_load_reg_4359) & (ap_const_lv2_2 == DetectState_1)) | (~(1'b0 == grp_nbreadreq_fu_659_p7) & (ap_const_lv2_3 == DetectState_load_reg_4359) & (ap_const_lv2_2 == DetectState_1)))))) begin
        prt_cx2sbu_TDATA_blk_n = prt_cx2sbu_TVALID;
    end else begin
        prt_cx2sbu_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state66) & (((ap_const_lv2_0 == DetectState_load_reg_4359) & (ap_const_lv2_0 == DetectState_1) & ~(1'b0 == grp_nbreadreq_fu_659_p7)) | ((ap_const_lv2_0 == DetectState_1) & ~(1'b0 == grp_nbreadreq_fu_659_p7) & (ap_const_lv2_1 == DetectState_load_reg_4359)) | ((ap_const_lv2_0 == DetectState_1) & ~(1'b0 == grp_nbreadreq_fu_659_p7) & (ap_const_lv2_2 == DetectState_load_reg_4359)) | ((ap_const_lv2_0 == DetectState_1) & ~(1'b0 == grp_nbreadreq_fu_659_p7) & (ap_const_lv2_3 == DetectState_load_reg_4359))) & ~(ap_condition_2076 == 1'b1)) | ((1'b1 == ap_CS_fsm_state66) & (((ap_const_lv2_0 == DetectState_load_reg_4359) & ~(1'b0 == grp_nbreadreq_fu_659_p7) & (ap_const_lv2_1 == DetectState_1)) | (~(1'b0 == grp_nbreadreq_fu_659_p7) & (ap_const_lv2_1 == DetectState_load_reg_4359) & (ap_const_lv2_1 == DetectState_1)) | (~(1'b0 == grp_nbreadreq_fu_659_p7) & (ap_const_lv2_2 == DetectState_load_reg_4359) & (ap_const_lv2_1 == DetectState_1)) | (~(1'b0 == grp_nbreadreq_fu_659_p7) & (ap_const_lv2_3 == DetectState_load_reg_4359) & (ap_const_lv2_1 == DetectState_1))) & ~(ap_condition_2076 == 1'b1)) | ((1'b1 == ap_CS_fsm_state66) & (((ap_const_lv2_0 == DetectState_load_reg_4359) & ~(1'b0 == grp_nbreadreq_fu_659_p7) & (ap_const_lv2_2 == DetectState_1)) | (~(1'b0 == grp_nbreadreq_fu_659_p7) & (ap_const_lv2_1 == DetectState_load_reg_4359) & (ap_const_lv2_2 == DetectState_1)) | (~(1'b0 == grp_nbreadreq_fu_659_p7) & (ap_const_lv2_2 == DetectState_load_reg_4359) & (ap_const_lv2_2 == DetectState_1)) | (~(1'b0 == grp_nbreadreq_fu_659_p7) & (ap_const_lv2_3 == DetectState_load_reg_4359) & (ap_const_lv2_2 == DetectState_1))) & ~(ap_condition_2076 == 1'b1)))) begin
        prt_cx2sbu_TREADY = 1'b1;
    end else begin
        prt_cx2sbu_TREADY = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state2) & (((1'b0 == init_load_reg_4312) & (ap_const_lv2_0 == DetectState) & ~(1'b0 == grp_nbreadreq_fu_600_p7)) | ((ap_const_lv2_0 == DetectState) & ~(1'b0 == grp_nbreadreq_fu_600_p7) & ~(1'b0 == exitcond_i_fu_2628_p2)))) | ((1'b1 == ap_CS_fsm_state2) & (((1'b0 == init_load_reg_4312) & ~(1'b0 == grp_nbreadreq_fu_600_p7) & (ap_const_lv2_1 == DetectState)) | (~(1'b0 == grp_nbreadreq_fu_600_p7) & ~(1'b0 == exitcond_i_fu_2628_p2) & (ap_const_lv2_1 == DetectState)))) | ((1'b1 == ap_CS_fsm_state2) & (((1'b0 == init_load_reg_4312) & ~(1'b0 == grp_nbreadreq_fu_600_p7) & (ap_const_lv2_2 == DetectState)) | (~(1'b0 == grp_nbreadreq_fu_600_p7) & ~(1'b0 == exitcond_i_fu_2628_p2) & (ap_const_lv2_2 == DetectState)))))) begin
        prt_nw2sbu_TDATA_blk_n = prt_nw2sbu_TVALID;
    end else begin
        prt_nw2sbu_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state2) & (((1'b0 == init_load_reg_4312) & ~(1'b0 == grp_nbreadreq_fu_600_p7) & (ap_const_lv2_1 == DetectState)) | (~(1'b0 == grp_nbreadreq_fu_600_p7) & ~(1'b0 == exitcond_i_fu_2628_p2) & (ap_const_lv2_1 == DetectState))) & ~(ap_condition_1677 == 1'b1)) | ((1'b1 == ap_CS_fsm_state2) & (((1'b0 == init_load_reg_4312) & ~(1'b0 == grp_nbreadreq_fu_600_p7) & (ap_const_lv2_2 == DetectState)) | (~(1'b0 == grp_nbreadreq_fu_600_p7) & ~(1'b0 == exitcond_i_fu_2628_p2) & (ap_const_lv2_2 == DetectState))) & ~(ap_condition_1677 == 1'b1)) | ((1'b1 == ap_CS_fsm_state2) & (((1'b0 == init_load_reg_4312) & (ap_const_lv2_0 == DetectState) & ~(1'b0 == grp_nbreadreq_fu_600_p7)) | ((ap_const_lv2_0 == DetectState) & ~(1'b0 == grp_nbreadreq_fu_600_p7) & ~(1'b0 == exitcond_i_fu_2628_p2))) & ~(ap_condition_1677 == 1'b1)))) begin
        prt_nw2sbu_TREADY = 1'b1;
    end else begin
        prt_nw2sbu_TREADY = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == sbu2mlx_V_data_V_1_sel)) begin
        sbu2mlx_V_data_V_1_data_out = sbu2mlx_V_data_V_1_payload_B;
    end else begin
        sbu2mlx_V_data_V_1_data_out = sbu2mlx_V_data_V_1_payload_A;
    end
end

always @ (*) begin
    if ((1'b1 == sbu2mlx_V_id_V_1_sel)) begin
        sbu2mlx_V_id_V_1_data_out = sbu2mlx_V_id_V_1_payload_B;
    end else begin
        sbu2mlx_V_id_V_1_data_out = sbu2mlx_V_id_V_1_payload_A;
    end
end

always @ (*) begin
    if ((1'b1 == sbu2mlx_V_keep_V_1_sel)) begin
        sbu2mlx_V_keep_V_1_data_out = sbu2mlx_V_keep_V_1_payload_B;
    end else begin
        sbu2mlx_V_keep_V_1_data_out = sbu2mlx_V_keep_V_1_payload_A;
    end
end

always @ (*) begin
    if ((1'b1 == sbu2mlx_V_last_V_1_sel)) begin
        sbu2mlx_V_last_V_1_data_out = sbu2mlx_V_last_V_1_payload_B;
    end else begin
        sbu2mlx_V_last_V_1_data_out = sbu2mlx_V_last_V_1_payload_A;
    end
end

always @ (*) begin
    if ((1'b1 == sbu2mlx_V_user_V_1_sel)) begin
        sbu2mlx_V_user_V_1_data_out = sbu2mlx_V_user_V_1_payload_B;
    end else begin
        sbu2mlx_V_user_V_1_data_out = sbu2mlx_V_user_V_1_payload_A;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state92) | ((1'b1 == ap_CS_fsm_state93) & ~(1'b0 == tmp_65_reg_2217)) | (1'b1 == ap_CS_fsm_state89) | ((1'b1 == ap_CS_fsm_state90) & (1'b0 == mergeState_1_load_reg_5271) & (1'b0 == tmp_129_reg_5289)))) begin
        sbu2prt_cx_TDATA_blk_n = sbu2prt_cx_V_data_V_1_state[1'b1];
    end else begin
        sbu2prt_cx_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state92)) begin
        sbu2prt_cx_V_data_V_1_data_in = tmp_data_V_24_reg_2275;
    end else if ((1'b1 == ap_CS_fsm_state89)) begin
        sbu2prt_cx_V_data_V_1_data_in = tmp_data_V_27_reg_2205;
    end else begin
        sbu2prt_cx_V_data_V_1_data_in = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == sbu2prt_cx_V_data_V_1_sel)) begin
        sbu2prt_cx_V_data_V_1_data_out = sbu2prt_cx_V_data_V_1_payload_B;
    end else begin
        sbu2prt_cx_V_data_V_1_data_out = sbu2prt_cx_V_data_V_1_payload_A;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state89) & ~(1'b0 == sbu2prt_cx_V_data_V_1_ack_in)) | ((1'b1 == ap_CS_fsm_state92) & ~(1'b0 == sbu2prt_cx_V_data_V_1_ack_in)))) begin
        sbu2prt_cx_V_data_V_1_vld_in = 1'b1;
    end else begin
        sbu2prt_cx_V_data_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state92)) begin
        sbu2prt_cx_V_id_V_1_data_in = tmp_id_V_24_reg_2239;
    end else if ((1'b1 == ap_CS_fsm_state89)) begin
        sbu2prt_cx_V_id_V_1_data_in = tmp_id_V_27_reg_2169;
    end else begin
        sbu2prt_cx_V_id_V_1_data_in = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == sbu2prt_cx_V_id_V_1_sel)) begin
        sbu2prt_cx_V_id_V_1_data_out = sbu2prt_cx_V_id_V_1_payload_B;
    end else begin
        sbu2prt_cx_V_id_V_1_data_out = sbu2prt_cx_V_id_V_1_payload_A;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state89) & ~(1'b0 == sbu2prt_cx_V_data_V_1_ack_in)) | ((1'b1 == ap_CS_fsm_state92) & ~(1'b0 == sbu2prt_cx_V_data_V_1_ack_in)))) begin
        sbu2prt_cx_V_id_V_1_vld_in = 1'b1;
    end else begin
        sbu2prt_cx_V_id_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state92)) begin
        sbu2prt_cx_V_keep_V_1_data_in = tmp_keep_V_24_reg_2263;
    end else if ((1'b1 == ap_CS_fsm_state89)) begin
        sbu2prt_cx_V_keep_V_1_data_in = tmp_keep_V_27_reg_2193;
    end else begin
        sbu2prt_cx_V_keep_V_1_data_in = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == sbu2prt_cx_V_keep_V_1_sel)) begin
        sbu2prt_cx_V_keep_V_1_data_out = sbu2prt_cx_V_keep_V_1_payload_B;
    end else begin
        sbu2prt_cx_V_keep_V_1_data_out = sbu2prt_cx_V_keep_V_1_payload_A;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state89) & ~(1'b0 == sbu2prt_cx_V_data_V_1_ack_in)) | ((1'b1 == ap_CS_fsm_state92) & ~(1'b0 == sbu2prt_cx_V_data_V_1_ack_in)))) begin
        sbu2prt_cx_V_keep_V_1_vld_in = 1'b1;
    end else begin
        sbu2prt_cx_V_keep_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state92)) begin
        sbu2prt_cx_V_last_V_1_data_in = tmp_last_V_23_reg_2251;
    end else if ((1'b1 == ap_CS_fsm_state89)) begin
        sbu2prt_cx_V_last_V_1_data_in = tmp_last_V_26_reg_2181;
    end else begin
        sbu2prt_cx_V_last_V_1_data_in = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == sbu2prt_cx_V_last_V_1_sel)) begin
        sbu2prt_cx_V_last_V_1_data_out = sbu2prt_cx_V_last_V_1_payload_B;
    end else begin
        sbu2prt_cx_V_last_V_1_data_out = sbu2prt_cx_V_last_V_1_payload_A;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state89) & ~(1'b0 == sbu2prt_cx_V_data_V_1_ack_in)) | ((1'b1 == ap_CS_fsm_state92) & ~(1'b0 == sbu2prt_cx_V_data_V_1_ack_in)))) begin
        sbu2prt_cx_V_last_V_1_vld_in = 1'b1;
    end else begin
        sbu2prt_cx_V_last_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state92)) begin
        sbu2prt_cx_V_user_V_1_data_in = tmp_user_V_24_reg_2227;
    end else if ((1'b1 == ap_CS_fsm_state89)) begin
        sbu2prt_cx_V_user_V_1_data_in = tmp_user_V_27_reg_2157;
    end else begin
        sbu2prt_cx_V_user_V_1_data_in = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == sbu2prt_cx_V_user_V_1_sel)) begin
        sbu2prt_cx_V_user_V_1_data_out = sbu2prt_cx_V_user_V_1_payload_B;
    end else begin
        sbu2prt_cx_V_user_V_1_data_out = sbu2prt_cx_V_user_V_1_payload_A;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state89) & ~(1'b0 == sbu2prt_cx_V_data_V_1_ack_in)) | ((1'b1 == ap_CS_fsm_state92) & ~(1'b0 == sbu2prt_cx_V_data_V_1_ack_in)))) begin
        sbu2prt_cx_V_user_V_1_vld_in = 1'b1;
    end else begin
        sbu2prt_cx_V_user_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state75) | (1'b1 == ap_CS_fsm_state70) | (1'b1 == ap_CS_fsm_state71) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state84) | (1'b1 == ap_CS_fsm_state85))) begin
        sbu2prt_nw_TDATA_blk_n = sbu2prt_nw_V_data_V_1_state[1'b1];
    end else begin
        sbu2prt_nw_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state84)) begin
        sbu2prt_nw_V_data_V_1_data_in = tmp_data_V_21_reg_2092;
    end else if ((1'b1 == ap_CS_fsm_state79)) begin
        sbu2prt_nw_V_data_V_1_data_in = tmp_data_V_18_reg_1997;
    end else if ((1'b1 == ap_CS_fsm_state74)) begin
        sbu2prt_nw_V_data_V_1_data_in = tmp_data_V_12_reg_1889;
    end else if ((1'b1 == ap_CS_fsm_state70)) begin
        sbu2prt_nw_V_data_V_1_data_in = tmp_data_V_15_reg_1820;
    end else begin
        sbu2prt_nw_V_data_V_1_data_in = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == sbu2prt_nw_V_data_V_1_sel)) begin
        sbu2prt_nw_V_data_V_1_data_out = sbu2prt_nw_V_data_V_1_payload_B;
    end else begin
        sbu2prt_nw_V_data_V_1_data_out = sbu2prt_nw_V_data_V_1_payload_A;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state70) & ~(1'b0 == sbu2prt_nw_V_data_V_1_ack_in)) | ((1'b1 == ap_CS_fsm_state74) & ~(1'b0 == sbu2prt_nw_V_data_V_1_ack_in)) | ((1'b1 == ap_CS_fsm_state79) & ~(1'b0 == sbu2prt_nw_V_data_V_1_ack_in)) | ((1'b1 == ap_CS_fsm_state84) & ~(1'b0 == sbu2prt_nw_V_data_V_1_ack_in)))) begin
        sbu2prt_nw_V_data_V_1_vld_in = 1'b1;
    end else begin
        sbu2prt_nw_V_data_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state84)) begin
        sbu2prt_nw_V_id_V_1_data_in = tmp_id_V_21_reg_2056;
    end else if ((1'b1 == ap_CS_fsm_state79)) begin
        sbu2prt_nw_V_id_V_1_data_in = tmp_id_V_18_reg_1961;
    end else if ((1'b1 == ap_CS_fsm_state74)) begin
        sbu2prt_nw_V_id_V_1_data_in = tmp_id_V_12_reg_1853;
    end else if ((1'b1 == ap_CS_fsm_state70)) begin
        sbu2prt_nw_V_id_V_1_data_in = tmp_id_V_15_reg_1784;
    end else begin
        sbu2prt_nw_V_id_V_1_data_in = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == sbu2prt_nw_V_id_V_1_sel)) begin
        sbu2prt_nw_V_id_V_1_data_out = sbu2prt_nw_V_id_V_1_payload_B;
    end else begin
        sbu2prt_nw_V_id_V_1_data_out = sbu2prt_nw_V_id_V_1_payload_A;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state70) & ~(1'b0 == sbu2prt_nw_V_data_V_1_ack_in)) | ((1'b1 == ap_CS_fsm_state74) & ~(1'b0 == sbu2prt_nw_V_data_V_1_ack_in)) | ((1'b1 == ap_CS_fsm_state79) & ~(1'b0 == sbu2prt_nw_V_data_V_1_ack_in)) | ((1'b1 == ap_CS_fsm_state84) & ~(1'b0 == sbu2prt_nw_V_data_V_1_ack_in)))) begin
        sbu2prt_nw_V_id_V_1_vld_in = 1'b1;
    end else begin
        sbu2prt_nw_V_id_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state84)) begin
        sbu2prt_nw_V_keep_V_1_data_in = tmp_keep_V_21_reg_2080;
    end else if ((1'b1 == ap_CS_fsm_state79)) begin
        sbu2prt_nw_V_keep_V_1_data_in = tmp_keep_V_18_reg_1985;
    end else if ((1'b1 == ap_CS_fsm_state74)) begin
        sbu2prt_nw_V_keep_V_1_data_in = tmp_keep_V_12_reg_1877;
    end else if ((1'b1 == ap_CS_fsm_state70)) begin
        sbu2prt_nw_V_keep_V_1_data_in = tmp_keep_V_15_reg_1808;
    end else begin
        sbu2prt_nw_V_keep_V_1_data_in = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == sbu2prt_nw_V_keep_V_1_sel)) begin
        sbu2prt_nw_V_keep_V_1_data_out = sbu2prt_nw_V_keep_V_1_payload_B;
    end else begin
        sbu2prt_nw_V_keep_V_1_data_out = sbu2prt_nw_V_keep_V_1_payload_A;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state70) & ~(1'b0 == sbu2prt_nw_V_data_V_1_ack_in)) | ((1'b1 == ap_CS_fsm_state74) & ~(1'b0 == sbu2prt_nw_V_data_V_1_ack_in)) | ((1'b1 == ap_CS_fsm_state79) & ~(1'b0 == sbu2prt_nw_V_data_V_1_ack_in)) | ((1'b1 == ap_CS_fsm_state84) & ~(1'b0 == sbu2prt_nw_V_data_V_1_ack_in)))) begin
        sbu2prt_nw_V_keep_V_1_vld_in = 1'b1;
    end else begin
        sbu2prt_nw_V_keep_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state84)) begin
        sbu2prt_nw_V_last_V_1_data_in = tmp_last_V_20_reg_2068;
    end else if ((1'b1 == ap_CS_fsm_state79)) begin
        sbu2prt_nw_V_last_V_1_data_in = tmp_last_V_17_reg_1973;
    end else if ((1'b1 == ap_CS_fsm_state74)) begin
        sbu2prt_nw_V_last_V_1_data_in = tmp_last_V_11_reg_1865;
    end else if ((1'b1 == ap_CS_fsm_state70)) begin
        sbu2prt_nw_V_last_V_1_data_in = tmp_last_V_14_reg_1796;
    end else begin
        sbu2prt_nw_V_last_V_1_data_in = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == sbu2prt_nw_V_last_V_1_sel)) begin
        sbu2prt_nw_V_last_V_1_data_out = sbu2prt_nw_V_last_V_1_payload_B;
    end else begin
        sbu2prt_nw_V_last_V_1_data_out = sbu2prt_nw_V_last_V_1_payload_A;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state70) & ~(1'b0 == sbu2prt_nw_V_data_V_1_ack_in)) | ((1'b1 == ap_CS_fsm_state74) & ~(1'b0 == sbu2prt_nw_V_data_V_1_ack_in)) | ((1'b1 == ap_CS_fsm_state79) & ~(1'b0 == sbu2prt_nw_V_data_V_1_ack_in)) | ((1'b1 == ap_CS_fsm_state84) & ~(1'b0 == sbu2prt_nw_V_data_V_1_ack_in)))) begin
        sbu2prt_nw_V_last_V_1_vld_in = 1'b1;
    end else begin
        sbu2prt_nw_V_last_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state84)) begin
        sbu2prt_nw_V_user_V_1_data_in = tmp_user_V_21_reg_2044;
    end else if ((1'b1 == ap_CS_fsm_state79)) begin
        sbu2prt_nw_V_user_V_1_data_in = tmp_user_V_18_reg_1949;
    end else if ((1'b1 == ap_CS_fsm_state74)) begin
        sbu2prt_nw_V_user_V_1_data_in = tmp_user_V_12_reg_1841;
    end else if ((1'b1 == ap_CS_fsm_state70)) begin
        sbu2prt_nw_V_user_V_1_data_in = tmp_user_V_15_reg_1772;
    end else begin
        sbu2prt_nw_V_user_V_1_data_in = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == sbu2prt_nw_V_user_V_1_sel)) begin
        sbu2prt_nw_V_user_V_1_data_out = sbu2prt_nw_V_user_V_1_payload_B;
    end else begin
        sbu2prt_nw_V_user_V_1_data_out = sbu2prt_nw_V_user_V_1_payload_A;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state70) & ~(1'b0 == sbu2prt_nw_V_data_V_1_ack_in)) | ((1'b1 == ap_CS_fsm_state74) & ~(1'b0 == sbu2prt_nw_V_data_V_1_ack_in)) | ((1'b1 == ap_CS_fsm_state79) & ~(1'b0 == sbu2prt_nw_V_data_V_1_ack_in)) | ((1'b1 == ap_CS_fsm_state84) & ~(1'b0 == sbu2prt_nw_V_data_V_1_ack_in)))) begin
        sbu2prt_nw_V_user_V_1_vld_in = 1'b1;
    end else begin
        sbu2prt_nw_V_user_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        tmp_topic_exec_address0 = ap_const_lv64_4;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        tmp_topic_exec_address0 = ap_const_lv64_1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        tmp_topic_exec_address0 = ap_const_lv64_0;
    end else begin
        tmp_topic_exec_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        tmp_topic_exec_address1 = tmp_32_fu_3601_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        tmp_topic_exec_address1 = ap_const_lv64_3;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        tmp_topic_exec_address1 = ap_const_lv64_2;
    end else begin
        tmp_topic_exec_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state14))) begin
        tmp_topic_exec_ce0 = 1'b1;
    end else begin
        tmp_topic_exec_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state20))) begin
        tmp_topic_exec_ce1 = 1'b1;
    end else begin
        tmp_topic_exec_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        tmp_topic_exec_d0 = topics_exec_4_load_reg_4681;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        tmp_topic_exec_d0 = extLd1_fu_3406_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        tmp_topic_exec_d0 = extLd_fu_3402_p1;
    end else begin
        tmp_topic_exec_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        tmp_topic_exec_d1 = topics_exec_3_load_reg_4675;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        tmp_topic_exec_d1 = topics_exec_2_load_reg_4601;
    end else begin
        tmp_topic_exec_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state14))) begin
        tmp_topic_exec_we0 = 1'b1;
    end else begin
        tmp_topic_exec_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state14))) begin
        tmp_topic_exec_we1 = 1'b1;
    end else begin
        tmp_topic_exec_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        tmp_topic_sub_ip_des_address0 = tmp_29_fu_3416_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        tmp_topic_sub_ip_des_address0 = ap_const_lv64_0;
    end else begin
        tmp_topic_sub_ip_des_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state60)) begin
        tmp_topic_sub_ip_des_address1 = p_i0_0_i_i_cast_fu_3780_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        tmp_topic_sub_ip_des_address1 = ap_const_lv64_1;
    end else begin
        tmp_topic_sub_ip_des_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state14))) begin
        tmp_topic_sub_ip_des_ce0 = 1'b1;
    end else begin
        tmp_topic_sub_ip_des_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state60))) begin
        tmp_topic_sub_ip_des_ce1 = 1'b1;
    end else begin
        tmp_topic_sub_ip_des_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        tmp_topic_sub_ip_des_d0 = {{prev_buff_data_V[ap_const_lv32_2F : ap_const_lv32_10]}};
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        tmp_topic_sub_ip_des_d0 = topics_sub_ip_dest_V_q0;
    end else begin
        tmp_topic_sub_ip_des_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state13) | ((1'b1 == ap_CS_fsm_state14) & (1'b0 == tmp_20_reg_4530)))) begin
        tmp_topic_sub_ip_des_we0 = 1'b1;
    end else begin
        tmp_topic_sub_ip_des_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        tmp_topic_sub_ip_des_we1 = 1'b1;
    end else begin
        tmp_topic_sub_ip_des_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        tmp_topic_sub_ip_src_address0 = tmp_29_fu_3416_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        tmp_topic_sub_ip_src_address0 = ap_const_lv64_0;
    end else begin
        tmp_topic_sub_ip_src_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state62)) begin
        tmp_topic_sub_ip_src_address1 = p_i01_0_i_i_cast_fu_3811_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        tmp_topic_sub_ip_src_address1 = ap_const_lv64_1;
    end else begin
        tmp_topic_sub_ip_src_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state14))) begin
        tmp_topic_sub_ip_src_ce0 = 1'b1;
    end else begin
        tmp_topic_sub_ip_src_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state62))) begin
        tmp_topic_sub_ip_src_ce1 = 1'b1;
    end else begin
        tmp_topic_sub_ip_src_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        tmp_topic_sub_ip_src_d0 = ap_const_lv32_C0A80102;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        tmp_topic_sub_ip_src_d0 = topics_sub_ip_src_V_q0;
    end else begin
        tmp_topic_sub_ip_src_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state13) | ((1'b1 == ap_CS_fsm_state14) & (1'b0 == tmp_20_reg_4530)))) begin
        tmp_topic_sub_ip_src_we0 = 1'b1;
    end else begin
        tmp_topic_sub_ip_src_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        tmp_topic_sub_ip_src_we1 = 1'b1;
    end else begin
        tmp_topic_sub_ip_src_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        tmp_topic_sub_mac_V_address0 = tmp_29_fu_3416_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        tmp_topic_sub_mac_V_address0 = ap_const_lv64_0;
    end else begin
        tmp_topic_sub_mac_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state64)) begin
        tmp_topic_sub_mac_V_address1 = p_i02_0_i_i_cast_fu_3842_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        tmp_topic_sub_mac_V_address1 = ap_const_lv64_1;
    end else begin
        tmp_topic_sub_mac_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state14))) begin
        tmp_topic_sub_mac_V_ce0 = 1'b1;
    end else begin
        tmp_topic_sub_mac_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state13) | ((1'b1 == ap_CS_fsm_state64) & ~((merger_network_0_V_s1_status == 1'b0) & ~(1'b0 == tmp_46_fu_3861_p2))))) begin
        tmp_topic_sub_mac_V_ce1 = 1'b1;
    end else begin
        tmp_topic_sub_mac_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        tmp_topic_sub_mac_V_d0 = {{prev_buff_data_V[ap_const_lv32_FF : ap_const_lv32_D0]}};
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        tmp_topic_sub_mac_V_d0 = topics_sub_mac_V_q0;
    end else begin
        tmp_topic_sub_mac_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state13) | ((1'b1 == ap_CS_fsm_state14) & (1'b0 == tmp_20_reg_4530)))) begin
        tmp_topic_sub_mac_V_we0 = 1'b1;
    end else begin
        tmp_topic_sub_mac_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        tmp_topic_sub_mac_V_we1 = 1'b1;
    end else begin
        tmp_topic_sub_mac_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state64)) begin
        topics_avg_V_address0 = topics_avg_V_addr_reg_4655;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        topics_avg_V_address0 = tmp_19_reg_4505;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        topics_avg_V_address0 = tmp_reg_4334;
    end else begin
        topics_avg_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state13) | ((1'b1 == ap_CS_fsm_state64) & ~((merger_network_0_V_s1_status == 1'b0) & ~(1'b0 == tmp_46_fu_3861_p2))))) begin
        topics_avg_V_ce0 = 1'b1;
    end else begin
        topics_avg_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state64)) begin
        topics_avg_V_d0 = topics_avg_V_load_reg_4730;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        topics_avg_V_d0 = ap_const_lv2_0;
    end else begin
        topics_avg_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state7) & ~(1'b0 == tmp_15_fu_3208_p2)) | ((1'b1 == ap_CS_fsm_state64) & ~(1'b0 == tmp_46_fu_3861_p2) & ~((merger_network_0_V_s1_status == 1'b0) & ~(1'b0 == tmp_46_fu_3861_p2))))) begin
        topics_avg_V_we0 = 1'b1;
    end else begin
        topics_avg_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state59)) begin
        topics_count_V_address0 = topics_count_V_addr_1_reg_4635;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        topics_count_V_address0 = tmp_19_reg_4505;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        topics_count_V_address0 = tmp_fu_2732_p1;
    end else begin
        topics_count_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state2) & ~(ap_condition_1677 == 1'b1)) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state59))) begin
        topics_count_V_ce0 = 1'b1;
    end else begin
        topics_count_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state59)) begin
        topics_count_V_d0 = tmp_topic_2_2_reg_1619;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        topics_count_V_d0 = ap_const_lv16_0;
    end else begin
        topics_count_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state2) & (1'b0 == exitcond_i_fu_2628_p2) & ~(ap_condition_1677 == 1'b1) & ~(1'b0 == init_load_reg_4312)) | (1'b1 == ap_CS_fsm_state59))) begin
        topics_count_V_we0 = 1'b1;
    end else begin
        topics_count_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state59)) begin
        topics_data_V_address0 = topics_data_V_addr_1_reg_4622;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        topics_data_V_address0 = tmp_19_reg_4505;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        topics_data_V_address0 = tmp_fu_2732_p1;
    end else begin
        topics_data_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state2) & ~(ap_condition_1677 == 1'b1)) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state59))) begin
        topics_data_V_ce0 = 1'b1;
    end else begin
        topics_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state59)) begin
        topics_data_V_d0 = tmp_topic_0_2_reg_1631;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        topics_data_V_d0 = tmp_17_fu_2751_p1;
    end else begin
        topics_data_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state2) & (1'b0 == exitcond_i_fu_2628_p2) & ~(ap_condition_1677 == 1'b1) & ~(1'b0 == init_load_reg_4312)) | (1'b1 == ap_CS_fsm_state59))) begin
        topics_data_V_we0 = 1'b1;
    end else begin
        topics_data_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state64)) begin
        topics_exec_0_address0 = topics_exec_0_addr_reg_4525;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        topics_exec_0_address0 = tmp_19_fu_3321_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        topics_exec_0_address0 = tmp_reg_4334;
    end else begin
        topics_exec_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state9) | ((1'b1 == ap_CS_fsm_state64) & ~((merger_network_0_V_s1_status == 1'b0) & ~(1'b0 == tmp_46_fu_3861_p2))))) begin
        topics_exec_0_ce0 = 1'b1;
    end else begin
        topics_exec_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state64)) begin
        topics_exec_0_d0 = topics_exec_0_load_reg_4539;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        topics_exec_0_d0 = ap_const_lv2_0;
    end else begin
        topics_exec_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state7) & ~(1'b0 == tmp_15_fu_3208_p2)) | ((1'b1 == ap_CS_fsm_state64) & ~(1'b0 == tmp_46_fu_3861_p2) & ~((merger_network_0_V_s1_status == 1'b0) & ~(1'b0 == tmp_46_fu_3861_p2))))) begin
        topics_exec_0_we0 = 1'b1;
    end else begin
        topics_exec_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state64)) begin
        topics_exec_1_address0 = topics_exec_1_addr_reg_4545;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        topics_exec_1_address0 = tmp_19_reg_4505;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        topics_exec_1_address0 = tmp_reg_4334;
    end else begin
        topics_exec_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state11) | ((1'b1 == ap_CS_fsm_state64) & ~((merger_network_0_V_s1_status == 1'b0) & ~(1'b0 == tmp_46_fu_3861_p2))))) begin
        topics_exec_1_ce0 = 1'b1;
    end else begin
        topics_exec_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state64)) begin
        topics_exec_1_d0 = topics_exec_1_load_reg_4595;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        topics_exec_1_d0 = ap_const_lv2_1;
    end else begin
        topics_exec_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state7) & ~(1'b0 == tmp_15_fu_3208_p2)) | ((1'b1 == ap_CS_fsm_state64) & ~(1'b0 == tmp_46_fu_3861_p2) & ~((merger_network_0_V_s1_status == 1'b0) & ~(1'b0 == tmp_46_fu_3861_p2))))) begin
        topics_exec_1_we0 = 1'b1;
    end else begin
        topics_exec_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state64)) begin
        topics_exec_2_address0 = topics_exec_2_addr_1_reg_4550;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        topics_exec_2_address0 = tmp_19_reg_4505;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        topics_exec_2_address0 = tmp_reg_4334;
    end else begin
        topics_exec_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state11) | ((1'b1 == ap_CS_fsm_state64) & ~((merger_network_0_V_s1_status == 1'b0) & ~(1'b0 == tmp_46_fu_3861_p2))))) begin
        topics_exec_2_ce0 = 1'b1;
    end else begin
        topics_exec_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state64)) begin
        topics_exec_2_d0 = topics_exec_2_load_reg_4601;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        topics_exec_2_d0 = ap_const_lv3_6;
    end else begin
        topics_exec_2_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state7) & ~(1'b0 == tmp_15_fu_3208_p2)) | ((1'b1 == ap_CS_fsm_state64) & ~(1'b0 == tmp_46_fu_3861_p2) & ~((merger_network_0_V_s1_status == 1'b0) & ~(1'b0 == tmp_46_fu_3861_p2))))) begin
        topics_exec_2_we0 = 1'b1;
    end else begin
        topics_exec_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state64)) begin
        topics_exec_3_address0 = topics_exec_3_addr_1_reg_4607;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        topics_exec_3_address0 = tmp_19_reg_4505;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        topics_exec_3_address0 = tmp_reg_4334;
    end else begin
        topics_exec_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state12) | ((1'b1 == ap_CS_fsm_state64) & ~((merger_network_0_V_s1_status == 1'b0) & ~(1'b0 == tmp_46_fu_3861_p2))))) begin
        topics_exec_3_ce0 = 1'b1;
    end else begin
        topics_exec_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state64)) begin
        topics_exec_3_d0 = topics_exec_3_load_reg_4675;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        topics_exec_3_d0 = ap_const_lv3_3;
    end else begin
        topics_exec_3_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state7) & ~(1'b0 == tmp_15_fu_3208_p2)) | ((1'b1 == ap_CS_fsm_state64) & ~(1'b0 == tmp_46_fu_3861_p2) & ~((merger_network_0_V_s1_status == 1'b0) & ~(1'b0 == tmp_46_fu_3861_p2))))) begin
        topics_exec_3_we0 = 1'b1;
    end else begin
        topics_exec_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state64)) begin
        topics_exec_4_address0 = topics_exec_4_addr_1_reg_4612;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        topics_exec_4_address0 = tmp_19_reg_4505;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        topics_exec_4_address0 = tmp_reg_4334;
    end else begin
        topics_exec_4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state12) | ((1'b1 == ap_CS_fsm_state64) & ~((merger_network_0_V_s1_status == 1'b0) & ~(1'b0 == tmp_46_fu_3861_p2))))) begin
        topics_exec_4_ce0 = 1'b1;
    end else begin
        topics_exec_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state64)) begin
        topics_exec_4_d0 = topics_exec_4_load_reg_4681;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        topics_exec_4_d0 = ap_const_lv3_5;
    end else begin
        topics_exec_4_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state7) & ~(1'b0 == tmp_15_fu_3208_p2)) | ((1'b1 == ap_CS_fsm_state64) & ~(1'b0 == tmp_46_fu_3861_p2) & ~((merger_network_0_V_s1_status == 1'b0) & ~(1'b0 == tmp_46_fu_3861_p2))))) begin
        topics_exec_4_we0 = 1'b1;
    end else begin
        topics_exec_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state64)) begin
        topics_klm_p_address0 = topics_klm_p_addr_reg_4692;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        topics_klm_p_address0 = tmp_19_reg_4505;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        topics_klm_p_address0 = tmp_reg_4334;
    end else begin
        topics_klm_p_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state13) | ((1'b1 == ap_CS_fsm_state64) & ~((merger_network_0_V_s1_status == 1'b0) & ~(1'b0 == tmp_46_fu_3861_p2))))) begin
        topics_klm_p_ce0 = 1'b1;
    end else begin
        topics_klm_p_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state64)) begin
        topics_klm_p_d0 = tmp_topic_11_1_2_reg_1554;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        topics_klm_p_d0 = ap_const_lv32_3F800000;
    end else begin
        topics_klm_p_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state7) & ~(1'b0 == tmp_15_fu_3208_p2)) | ((1'b1 == ap_CS_fsm_state64) & ~(1'b0 == tmp_46_fu_3861_p2) & ~((merger_network_0_V_s1_status == 1'b0) & ~(1'b0 == tmp_46_fu_3861_p2))))) begin
        topics_klm_p_we0 = 1'b1;
    end else begin
        topics_klm_p_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state64)) begin
        topics_klm_r_V_address0 = topics_klm_r_V_addr_reg_4617;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        topics_klm_r_V_address0 = tmp_19_reg_4505;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        topics_klm_r_V_address0 = tmp_reg_4334;
    end else begin
        topics_klm_r_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state12) | ((1'b1 == ap_CS_fsm_state64) & ~((merger_network_0_V_s1_status == 1'b0) & ~(1'b0 == tmp_46_fu_3861_p2))))) begin
        topics_klm_r_V_ce0 = 1'b1;
    end else begin
        topics_klm_r_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state64)) begin
        topics_klm_r_V_d0 = topics_klm_r_V_load_reg_4702;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        topics_klm_r_V_d0 = ap_const_lv2_1;
    end else begin
        topics_klm_r_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state7) & ~(1'b0 == tmp_15_fu_3208_p2)) | ((1'b1 == ap_CS_fsm_state64) & ~(1'b0 == tmp_46_fu_3861_p2) & ~((merger_network_0_V_s1_status == 1'b0) & ~(1'b0 == tmp_46_fu_3861_p2))))) begin
        topics_klm_r_V_we0 = 1'b1;
    end else begin
        topics_klm_r_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state64)) begin
        topics_klm_x_hat_address0 = topics_klm_x_hat_add_1_reg_4687;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        topics_klm_x_hat_address0 = tmp_19_reg_4505;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        topics_klm_x_hat_address0 = tmp_reg_4334;
    end else begin
        topics_klm_x_hat_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state13) | ((1'b1 == ap_CS_fsm_state64) & ~((merger_network_0_V_s1_status == 1'b0) & ~(1'b0 == tmp_46_fu_3861_p2))))) begin
        topics_klm_x_hat_ce0 = 1'b1;
    end else begin
        topics_klm_x_hat_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state64)) begin
        topics_klm_x_hat_d0 = tmp_topic_11_0_2_reg_1567;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        topics_klm_x_hat_d0 = ap_const_lv32_42480000;
    end else begin
        topics_klm_x_hat_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state7) & ~(1'b0 == tmp_15_fu_3208_p2)) | ((1'b1 == ap_CS_fsm_state64) & ~(1'b0 == tmp_46_fu_3861_p2) & ~((merger_network_0_V_s1_status == 1'b0) & ~(1'b0 == tmp_46_fu_3861_p2))))) begin
        topics_klm_x_hat_we0 = 1'b1;
    end else begin
        topics_klm_x_hat_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state64)) begin
        topics_klm_x_prev_V_address0 = topics_klm_x_prev_V_1_reg_4697;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        topics_klm_x_prev_V_address0 = tmp_19_reg_4505;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        topics_klm_x_prev_V_address0 = tmp_reg_4334;
    end else begin
        topics_klm_x_prev_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state13) | ((1'b1 == ap_CS_fsm_state64) & ~((merger_network_0_V_s1_status == 1'b0) & ~(1'b0 == tmp_46_fu_3861_p2))))) begin
        topics_klm_x_prev_V_ce0 = 1'b1;
    end else begin
        topics_klm_x_prev_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state64)) begin
        topics_klm_x_prev_V_d0 = tmp_topic_klm_x_prev_reg_4760;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        topics_klm_x_prev_V_d0 = {{tpc_load_reg_4324[ap_const_lv32_251 : ap_const_lv32_242]}};
    end else begin
        topics_klm_x_prev_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state7) & ~(1'b0 == tmp_15_fu_3208_p2)) | ((1'b1 == ap_CS_fsm_state64) & ~(1'b0 == tmp_46_fu_3861_p2) & ~((merger_network_0_V_s1_status == 1'b0) & ~(1'b0 == tmp_46_fu_3861_p2))))) begin
        topics_klm_x_prev_V_we0 = 1'b1;
    end else begin
        topics_klm_x_prev_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state64)) begin
        topics_max_V_address0 = topics_max_V_addr_reg_4665;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        topics_max_V_address0 = tmp_19_reg_4505;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        topics_max_V_address0 = tmp_reg_4334;
    end else begin
        topics_max_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state13) | ((1'b1 == ap_CS_fsm_state64) & ~((merger_network_0_V_s1_status == 1'b0) & ~(1'b0 == tmp_46_fu_3861_p2))))) begin
        topics_max_V_ce0 = 1'b1;
    end else begin
        topics_max_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state64)) begin
        topics_max_V_d0 = tmp_topic_8_3_reg_1593;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        topics_max_V_d0 = ap_const_lv16_0;
    end else begin
        topics_max_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state7) & ~(1'b0 == tmp_15_fu_3208_p2)) | ((1'b1 == ap_CS_fsm_state64) & ~(1'b0 == tmp_46_fu_3861_p2) & ~((merger_network_0_V_s1_status == 1'b0) & ~(1'b0 == tmp_46_fu_3861_p2))))) begin
        topics_max_V_we0 = 1'b1;
    end else begin
        topics_max_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state64)) begin
        topics_min_V_address0 = topics_min_V_addr_reg_4660;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        topics_min_V_address0 = tmp_19_reg_4505;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        topics_min_V_address0 = tmp_reg_4334;
    end else begin
        topics_min_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state13) | ((1'b1 == ap_CS_fsm_state64) & ~((merger_network_0_V_s1_status == 1'b0) & ~(1'b0 == tmp_46_fu_3861_p2))))) begin
        topics_min_V_ce0 = 1'b1;
    end else begin
        topics_min_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state64)) begin
        topics_min_V_d0 = tmp_topic_7_3_reg_1606;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        topics_min_V_d0 = ap_const_lv16_FDE8;
    end else begin
        topics_min_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state7) & ~(1'b0 == tmp_15_fu_3208_p2)) | ((1'b1 == ap_CS_fsm_state64) & ~(1'b0 == tmp_46_fu_3861_p2) & ~((merger_network_0_V_s1_status == 1'b0) & ~(1'b0 == tmp_46_fu_3861_p2))))) begin
        topics_min_V_we0 = 1'b1;
    end else begin
        topics_min_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        topics_sub_ip_dest_V_address0 = tmp_75_fu_3378_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        topics_sub_ip_dest_V_address0 = topics_sub_ip_dest_V_reg_4423;
    end else begin
        topics_sub_ip_dest_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        topics_sub_ip_dest_V_address1 = topics_sub_ip_dest_V_4_reg_5015;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        topics_sub_ip_dest_V_address1 = tmp_77_fu_3391_p3;
    end else begin
        topics_sub_ip_dest_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state4))) begin
        topics_sub_ip_dest_V_ce0 = 1'b1;
    end else begin
        topics_sub_ip_dest_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state61))) begin
        topics_sub_ip_dest_V_ce1 = 1'b1;
    end else begin
        topics_sub_ip_dest_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        topics_sub_ip_dest_V_we0 = 1'b1;
    end else begin
        topics_sub_ip_dest_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        topics_sub_ip_dest_V_we1 = 1'b1;
    end else begin
        topics_sub_ip_dest_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        topics_sub_ip_src_V_address0 = tmp_75_fu_3378_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        topics_sub_ip_src_V_address0 = topics_sub_ip_src_V_s_reg_4446;
    end else begin
        topics_sub_ip_src_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state63)) begin
        topics_sub_ip_src_V_address1 = topics_sub_ip_src_V_5_reg_5033;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        topics_sub_ip_src_V_address1 = tmp_77_fu_3391_p3;
    end else begin
        topics_sub_ip_src_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state6))) begin
        topics_sub_ip_src_V_ce0 = 1'b1;
    end else begin
        topics_sub_ip_src_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state63))) begin
        topics_sub_ip_src_V_ce1 = 1'b1;
    end else begin
        topics_sub_ip_src_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        topics_sub_ip_src_V_we0 = 1'b1;
    end else begin
        topics_sub_ip_src_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state63)) begin
        topics_sub_ip_src_V_we1 = 1'b1;
    end else begin
        topics_sub_ip_src_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        topics_sub_mac_V_address0 = tmp_75_fu_3378_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        topics_sub_mac_V_address0 = topics_sub_mac_V_add_reg_4469;
    end else begin
        topics_sub_mac_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state65)) begin
        topics_sub_mac_V_address1 = topics_sub_mac_V_add_3_reg_5051;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        topics_sub_mac_V_address1 = tmp_77_fu_3391_p3;
    end else begin
        topics_sub_mac_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state8))) begin
        topics_sub_mac_V_ce0 = 1'b1;
    end else begin
        topics_sub_mac_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state65))) begin
        topics_sub_mac_V_ce1 = 1'b1;
    end else begin
        topics_sub_mac_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        topics_sub_mac_V_we0 = 1'b1;
    end else begin
        topics_sub_mac_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state65)) begin
        topics_sub_mac_V_we1 = 1'b1;
    end else begin
        topics_sub_mac_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state64)) begin
        topics_sum_V_address0 = topics_sum_V_addr_reg_4670;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        topics_sum_V_address0 = tmp_19_reg_4505;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        topics_sum_V_address0 = tmp_reg_4334;
    end else begin
        topics_sum_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state13) | ((1'b1 == ap_CS_fsm_state64) & ~((merger_network_0_V_s1_status == 1'b0) & ~(1'b0 == tmp_46_fu_3861_p2))))) begin
        topics_sum_V_ce0 = 1'b1;
    end else begin
        topics_sum_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state64)) begin
        topics_sum_V_d0 = tmp_topic_9_2_reg_1580;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        topics_sum_V_d0 = ap_const_lv32_0;
    end else begin
        topics_sum_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state7) & ~(1'b0 == tmp_15_fu_3208_p2)) | ((1'b1 == ap_CS_fsm_state64) & ~(1'b0 == tmp_46_fu_3861_p2) & ~((merger_network_0_V_s1_status == 1'b0) & ~(1'b0 == tmp_46_fu_3861_p2))))) begin
        topics_sum_V_we0 = 1'b1;
    end else begin
        topics_sum_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state59)) begin
        topics_tot_sub_V_address0 = topics_tot_sub_V_add_1_reg_4590;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        topics_tot_sub_V_address0 = tmp_19_reg_4505;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        topics_tot_sub_V_address0 = tmp_fu_2732_p1;
    end else begin
        topics_tot_sub_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state2) & ~(ap_condition_1677 == 1'b1)) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state59))) begin
        topics_tot_sub_V_ce0 = 1'b1;
    end else begin
        topics_tot_sub_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state59)) begin
        topics_tot_sub_V_d0 = tmp_43_reg_1671;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        topics_tot_sub_V_d0 = ap_const_lv3_0;
    end else begin
        topics_tot_sub_V_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state2) & (1'b0 == exitcond_i_fu_2628_p2) & ~(ap_condition_1677 == 1'b1) & ~(1'b0 == init_load_reg_4312)) | (1'b1 == ap_CS_fsm_state59))) begin
        topics_tot_sub_V_we0 = 1'b1;
    end else begin
        topics_tot_sub_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state64)) begin
        topics_vld_address0 = topics_vld_addr_reg_4708;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        topics_vld_address0 = tmp_19_reg_4505;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        topics_vld_address0 = tmp_reg_4334;
    end else begin
        topics_vld_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state13) | ((1'b1 == ap_CS_fsm_state64) & ~((merger_network_0_V_s1_status == 1'b0) & ~(1'b0 == tmp_46_fu_3861_p2))))) begin
        topics_vld_ce0 = 1'b1;
    end else begin
        topics_vld_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state64)) begin
        topics_vld_d0 = tmp_41_reg_1656;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        topics_vld_d0 = 1'b0;
    end else begin
        topics_vld_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state7) & ~(1'b0 == tmp_15_fu_3208_p2)) | ((1'b1 == ap_CS_fsm_state64) & ~(1'b0 == tmp_46_fu_3861_p2) & ~((merger_network_0_V_s1_status == 1'b0) & ~(1'b0 == tmp_46_fu_3861_p2))))) begin
        topics_vld_we0 = 1'b1;
    end else begin
        topics_vld_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (~((ap_start == 1'b0) | (ap_done_reg == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((((1'b0 == init_load_reg_4312) & ~(1'b0 == grp_nbreadreq_fu_600_p7) & (ap_const_lv2_1 == DetectState)) | (~(1'b0 == grp_nbreadreq_fu_600_p7) & ~(1'b0 == exitcond_i_fu_2628_p2) & (ap_const_lv2_1 == DetectState))) & ~(ap_condition_1677 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else if ((~(ap_condition_1677 == 1'b1) & (((1'b0 == init_load_reg_4312) & (ap_const_lv2_0 == DetectState)) | ((ap_const_lv2_0 == DetectState) & ~(1'b0 == exitcond_i_fu_2628_p2)) | ((1'b0 == init_load_reg_4312) & (ap_const_lv2_2 == DetectState)) | (~(1'b0 == exitcond_i_fu_2628_p2) & (ap_const_lv2_2 == DetectState)) | ((1'b0 == init_load_reg_4312) & (ap_const_lv2_3 == DetectState_load_load_fu_2762_p1)) | ((1'b0 == init_load_reg_4312) & (1'b0 == grp_nbreadreq_fu_600_p7) & (ap_const_lv2_1 == DetectState)) | (~(1'b0 == exitcond_i_fu_2628_p2) & (ap_const_lv2_3 == DetectState_load_load_fu_2762_p1)) | ((1'b0 == grp_nbreadreq_fu_600_p7) & ~(1'b0 == exitcond_i_fu_2628_p2) & (ap_const_lv2_1 == DetectState))))) begin
                ap_NS_fsm = ap_ST_fsm_state66;
            end else if (((1'b0 == exitcond_i_fu_2628_p2) & ~(ap_condition_1677 == 1'b1) & ~(1'b0 == init_load_reg_4312))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if (~(1'b0 == tmp_2_fu_2902_p2)) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state5 : begin
            if (~(1'b0 == tmp_s_fu_3055_p2)) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state7 : begin
            if (~(1'b0 == tmp_15_fu_3208_p2)) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state9 : begin
            if ((1'b0 == tmp_12_fu_3283_p2)) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            if ((1'b0 == tmp_20_reg_4530)) begin
                ap_NS_fsm = ap_ST_fsm_state59;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            if ((1'b0 == tmp_31_fu_3589_p2)) begin
                ap_NS_fsm = ap_ST_fsm_state59;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end
        end
        ap_ST_fsm_state21 : begin
            if (((ap_const_lv3_0 == tmp_topic_exec_q1) & ~(1'b0 == or_cond_i_reg_4894))) begin
                ap_NS_fsm = ap_ST_fsm_state59;
            end else if (((tmp_topic_exec_q1 == ap_const_lv3_5) | (tmp_topic_exec_q1 == ap_const_lv3_3) | (tmp_topic_exec_q1 == ap_const_lv3_1) | ((ap_const_lv3_0 == tmp_topic_exec_q1) & (1'b0 == or_cond_i_reg_4894)) | (~(ap_const_lv3_0 == tmp_topic_exec_q1) & ~(tmp_topic_exec_q1 == ap_const_lv3_6)))) begin
                ap_NS_fsm = ap_ST_fsm_state58;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state50;
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state51;
        end
        ap_ST_fsm_state51 : begin
            ap_NS_fsm = ap_ST_fsm_state52;
        end
        ap_ST_fsm_state52 : begin
            ap_NS_fsm = ap_ST_fsm_state53;
        end
        ap_ST_fsm_state53 : begin
            ap_NS_fsm = ap_ST_fsm_state54;
        end
        ap_ST_fsm_state54 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_state55 : begin
            ap_NS_fsm = ap_ST_fsm_state56;
        end
        ap_ST_fsm_state56 : begin
            ap_NS_fsm = ap_ST_fsm_state57;
        end
        ap_ST_fsm_state57 : begin
            ap_NS_fsm = ap_ST_fsm_state58;
        end
        ap_ST_fsm_state58 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state59 : begin
            ap_NS_fsm = ap_ST_fsm_state60;
        end
        ap_ST_fsm_state60 : begin
            if (~(1'b0 == tmp_44_fu_3799_p2)) begin
                ap_NS_fsm = ap_ST_fsm_state62;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state61;
            end
        end
        ap_ST_fsm_state61 : begin
            ap_NS_fsm = ap_ST_fsm_state60;
        end
        ap_ST_fsm_state62 : begin
            if (~(1'b0 == tmp_45_fu_3830_p2)) begin
                ap_NS_fsm = ap_ST_fsm_state64;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state63;
            end
        end
        ap_ST_fsm_state63 : begin
            ap_NS_fsm = ap_ST_fsm_state62;
        end
        ap_ST_fsm_state64 : begin
            if ((~(1'b0 == tmp_46_fu_3861_p2) & ~((merger_network_0_V_s1_status == 1'b0) & ~(1'b0 == tmp_46_fu_3861_p2)))) begin
                ap_NS_fsm = ap_ST_fsm_state66;
            end else if (((1'b0 == tmp_46_fu_3861_p2) & ~((merger_network_0_V_s1_status == 1'b0) & ~(1'b0 == tmp_46_fu_3861_p2)))) begin
                ap_NS_fsm = ap_ST_fsm_state65;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state64;
            end
        end
        ap_ST_fsm_state65 : begin
            ap_NS_fsm = ap_ST_fsm_state64;
        end
        ap_ST_fsm_state66 : begin
            if ((~(ap_condition_2076 == 1'b1) & (((ap_const_lv2_0 == DetectState_load_reg_4359) & (ap_const_lv2_0 == DetectState_1)) | ((ap_const_lv2_0 == DetectState_1) & (ap_const_lv2_1 == DetectState_load_reg_4359)) | ((ap_const_lv2_0 == DetectState_1) & (ap_const_lv2_2 == DetectState_load_reg_4359)) | ((ap_const_lv2_0 == DetectState_1) & (ap_const_lv2_3 == DetectState_load_reg_4359)) | ((ap_const_lv2_0 == DetectState_load_reg_4359) & (ap_const_lv2_1 == DetectState_1)) | ((ap_const_lv2_1 == DetectState_load_reg_4359) & (ap_const_lv2_1 == DetectState_1)) | ((ap_const_lv2_2 == DetectState_load_reg_4359) & (ap_const_lv2_1 == DetectState_1)) | ((ap_const_lv2_3 == DetectState_load_reg_4359) & (ap_const_lv2_1 == DetectState_1)) | ((ap_const_lv2_0 == DetectState_load_reg_4359) & (ap_const_lv2_2 == DetectState_1)) | ((ap_const_lv2_1 == DetectState_load_reg_4359) & (ap_const_lv2_2 == DetectState_1)) | ((ap_const_lv2_2 == DetectState_load_reg_4359) & (ap_const_lv2_2 == DetectState_1)) | ((ap_const_lv2_3 == DetectState_load_reg_4359) & (ap_const_lv2_2 == DetectState_1)) | (ap_const_lv2_3 == DetectState_1_load_load_fu_3893_p1)))) begin
                ap_NS_fsm = ap_ST_fsm_state67;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state66;
            end
        end
        ap_ST_fsm_state67 : begin
            if ((~(ap_condition_2137 == 1'b1) & (((ap_const_lv2_0 == DetectState_1_load_reg_5069) & ~(1'b0 == mergeState_load_load_fu_4034_p1) & (1'b0 == tmp_123_fu_4042_p1)) | (~(1'b0 == mergeState_load_load_fu_4034_p1) & (1'b0 == tmp_123_fu_4042_p1) & (ap_const_lv2_1 == DetectState_1_load_reg_5069)) | (~(1'b0 == mergeState_load_load_fu_4034_p1) & (1'b0 == tmp_123_fu_4042_p1) & (ap_const_lv2_2 == DetectState_1_load_reg_5069)) | (~(1'b0 == mergeState_load_load_fu_4034_p1) & (1'b0 == tmp_123_fu_4042_p1) & (ap_const_lv2_3 == DetectState_1_load_reg_5069))))) begin
                ap_NS_fsm = ap_ST_fsm_state73;
            end else if ((~(ap_condition_2137 == 1'b1) & (((ap_const_lv2_0 == DetectState_1_load_reg_5069) & ~(1'b0 == mergeState_load_load_fu_4034_p1) & ~(1'b0 == tmp_123_fu_4042_p1)) | (~(1'b0 == mergeState_load_load_fu_4034_p1) & (ap_const_lv2_1 == DetectState_1_load_reg_5069) & ~(1'b0 == tmp_123_fu_4042_p1)) | (~(1'b0 == mergeState_load_load_fu_4034_p1) & (ap_const_lv2_2 == DetectState_1_load_reg_5069) & ~(1'b0 == tmp_123_fu_4042_p1)) | (~(1'b0 == mergeState_load_load_fu_4034_p1) & (ap_const_lv2_3 == DetectState_1_load_reg_5069) & ~(1'b0 == tmp_123_fu_4042_p1))))) begin
                ap_NS_fsm = ap_ST_fsm_state72;
            end else if ((~(ap_condition_2137 == 1'b1) & (((ap_const_lv2_0 == DetectState_1_load_reg_5069) & (1'b0 == mergeState_load_load_fu_4034_p1)) | ((1'b0 == mergeState_load_load_fu_4034_p1) & (ap_const_lv2_1 == DetectState_1_load_reg_5069)) | ((1'b0 == mergeState_load_load_fu_4034_p1) & (ap_const_lv2_2 == DetectState_1_load_reg_5069)) | ((1'b0 == mergeState_load_load_fu_4034_p1) & (ap_const_lv2_3 == DetectState_1_load_reg_5069))))) begin
                ap_NS_fsm = ap_ST_fsm_state68;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state67;
            end
        end
        ap_ST_fsm_state68 : begin
            if (~(1'b0 == tmp_124_fu_4046_p3)) begin
                ap_NS_fsm = ap_ST_fsm_state76;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state69;
            end
        end
        ap_ST_fsm_state69 : begin
            if ((~(1'b0 == tmp_57_reg_1763) & ~(ap_condition_1465 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state70;
            end else if (((1'b0 == tmp_57_reg_1763) & ~(ap_condition_1465 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state68;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state69;
            end
        end
        ap_ST_fsm_state70 : begin
            if (~(1'b0 == sbu2prt_nw_V_data_V_1_ack_in)) begin
                ap_NS_fsm = ap_ST_fsm_state71;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state70;
            end
        end
        ap_ST_fsm_state71 : begin
            if ((~(1'b0 == sbu2prt_nw_V_data_V_1_ack_in) & (1'b0 == tmp_last_V_14_reg_1796))) begin
                ap_NS_fsm = ap_ST_fsm_state77;
            end else if ((~(1'b0 == sbu2prt_nw_V_data_V_1_ack_in) & ~(1'b0 == tmp_last_V_14_reg_1796))) begin
                ap_NS_fsm = ap_ST_fsm_state76;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state71;
            end
        end
        ap_ST_fsm_state72 : begin
            ap_NS_fsm = ap_ST_fsm_state73;
        end
        ap_ST_fsm_state73 : begin
            if ((~(1'b0 == tmp_54_reg_1832) & ~(ap_condition_1487 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state74;
            end else if (((1'b0 == tmp_54_reg_1832) & ~(ap_condition_1487 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state76;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state73;
            end
        end
        ap_ST_fsm_state74 : begin
            if (~(1'b0 == sbu2prt_nw_V_data_V_1_ack_in)) begin
                ap_NS_fsm = ap_ST_fsm_state75;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state74;
            end
        end
        ap_ST_fsm_state75 : begin
            if ((~(1'b0 == sbu2prt_nw_V_data_V_1_ack_in) & ~(1'b0 == tmp_last_V_11_reg_1865))) begin
                ap_NS_fsm = ap_ST_fsm_state81;
            end else if ((~(1'b0 == sbu2prt_nw_V_data_V_1_ack_in) & (1'b0 == tmp_last_V_11_reg_1865))) begin
                ap_NS_fsm = ap_ST_fsm_state76;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state75;
            end
        end
        ap_ST_fsm_state76 : begin
            if ((1'b0 == mergeState_load_reg_5134)) begin
                ap_NS_fsm = ap_ST_fsm_state81;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state77;
            end
        end
        ap_ST_fsm_state77 : begin
            ap_NS_fsm = ap_ST_fsm_state78;
        end
        ap_ST_fsm_state78 : begin
            if ((~(1'b0 == tmp_60_reg_1940) & ~(ap_condition_1510 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state79;
            end else if (((1'b0 == tmp_60_reg_1940) & ~(ap_condition_1510 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state86;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state78;
            end
        end
        ap_ST_fsm_state79 : begin
            if (~(1'b0 == sbu2prt_nw_V_data_V_1_ack_in)) begin
                ap_NS_fsm = ap_ST_fsm_state80;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state79;
            end
        end
        ap_ST_fsm_state80 : begin
            if (~(1'b0 == sbu2prt_nw_V_data_V_1_ack_in)) begin
                ap_NS_fsm = ap_ST_fsm_state86;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state80;
            end
        end
        ap_ST_fsm_state81 : begin
            ap_NS_fsm = ap_ST_fsm_state82;
        end
        ap_ST_fsm_state82 : begin
            if (~(1'b0 == tmp_126_fu_4082_p3)) begin
                ap_NS_fsm = ap_ST_fsm_state86;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state83;
            end
        end
        ap_ST_fsm_state83 : begin
            if ((~(1'b0 == tmp_62_reg_2035) & ~(ap_condition_1533 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state84;
            end else if (((1'b0 == tmp_62_reg_2035) & ~(ap_condition_1533 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state82;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state83;
            end
        end
        ap_ST_fsm_state84 : begin
            if (~(1'b0 == sbu2prt_nw_V_data_V_1_ack_in)) begin
                ap_NS_fsm = ap_ST_fsm_state85;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state84;
            end
        end
        ap_ST_fsm_state85 : begin
            if (~(1'b0 == sbu2prt_nw_V_data_V_1_ack_in)) begin
                ap_NS_fsm = ap_ST_fsm_state86;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state85;
            end
        end
        ap_ST_fsm_state86 : begin
            if (~(1'b0 == mergeState_1_load_load_fu_4118_p1)) begin
                ap_NS_fsm = ap_ST_fsm_state91;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state87;
            end
        end
        ap_ST_fsm_state87 : begin
            if (~(1'b0 == tmp_129_fu_4136_p3)) begin
                ap_NS_fsm = ap_ST_fsm_state90;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state88;
            end
        end
        ap_ST_fsm_state88 : begin
            if ((~(1'b0 == tmp_67_reg_2148) & ~(ap_condition_1583 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state89;
            end else if (((1'b0 == tmp_67_reg_2148) & ~(ap_condition_1583 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state87;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state88;
            end
        end
        ap_ST_fsm_state89 : begin
            if (~(1'b0 == sbu2prt_cx_V_data_V_1_ack_in)) begin
                ap_NS_fsm = ap_ST_fsm_state90;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state89;
            end
        end
        ap_ST_fsm_state90 : begin
            if (~((1'b0 == mergeState_1_load_reg_5271) & (1'b0 == tmp_129_reg_5289) & (1'b0 == sbu2prt_cx_V_data_V_1_ack_in))) begin
                ap_NS_fsm = ap_ST_fsm_state94;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state90;
            end
        end
        ap_ST_fsm_state91 : begin
            if ((~(1'b0 == tmp_65_reg_2217) & ~(ap_condition_1605 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state92;
            end else if (((1'b0 == tmp_65_reg_2217) & ~(ap_condition_1605 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state93;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state91;
            end
        end
        ap_ST_fsm_state92 : begin
            if (~(1'b0 == sbu2prt_cx_V_data_V_1_ack_in)) begin
                ap_NS_fsm = ap_ST_fsm_state93;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state92;
            end
        end
        ap_ST_fsm_state93 : begin
            if (~(~(1'b0 == tmp_65_reg_2217) & (1'b0 == sbu2prt_cx_V_data_V_1_ack_in))) begin
                ap_NS_fsm = ap_ST_fsm_state90;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state93;
            end
        end
        ap_ST_fsm_state94 : begin
            if (~(1'b0 == grp_axi_stream_pass_alt_fu_2287_ap_done)) begin
                ap_NS_fsm = ap_ST_fsm_state95;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state94;
            end
        end
        ap_ST_fsm_state95 : begin
            if (~(ap_condition_4254 == 1'b1)) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state95;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign DetectState_1_load_load_fu_3893_p1 = DetectState_1;

assign DetectState_load_load_fu_2762_p1 = DetectState;

assign Lo_assign_fu_3289_p2 = ($signed(ap_const_lv8_F9) + $signed(p_0727_0_i_reg_1520));

assign ap_CS_fsm_state1 = ap_CS_fsm[ap_const_lv32_0];

assign ap_CS_fsm_state10 = ap_CS_fsm[ap_const_lv32_9];

assign ap_CS_fsm_state11 = ap_CS_fsm[ap_const_lv32_A];

assign ap_CS_fsm_state12 = ap_CS_fsm[ap_const_lv32_B];

assign ap_CS_fsm_state13 = ap_CS_fsm[ap_const_lv32_C];

assign ap_CS_fsm_state14 = ap_CS_fsm[ap_const_lv32_D];

assign ap_CS_fsm_state19 = ap_CS_fsm[ap_const_lv32_12];

assign ap_CS_fsm_state2 = ap_CS_fsm[ap_const_lv32_1];

assign ap_CS_fsm_state20 = ap_CS_fsm[ap_const_lv32_13];

assign ap_CS_fsm_state21 = ap_CS_fsm[ap_const_lv32_14];

assign ap_CS_fsm_state28 = ap_CS_fsm[ap_const_lv32_1B];

assign ap_CS_fsm_state29 = ap_CS_fsm[ap_const_lv32_1C];

assign ap_CS_fsm_state3 = ap_CS_fsm[ap_const_lv32_2];

assign ap_CS_fsm_state37 = ap_CS_fsm[ap_const_lv32_24];

assign ap_CS_fsm_state4 = ap_CS_fsm[ap_const_lv32_3];

assign ap_CS_fsm_state44 = ap_CS_fsm[ap_const_lv32_2B];

assign ap_CS_fsm_state45 = ap_CS_fsm[ap_const_lv32_2C];

assign ap_CS_fsm_state49 = ap_CS_fsm[ap_const_lv32_30];

assign ap_CS_fsm_state5 = ap_CS_fsm[ap_const_lv32_4];

assign ap_CS_fsm_state50 = ap_CS_fsm[ap_const_lv32_31];

assign ap_CS_fsm_state57 = ap_CS_fsm[ap_const_lv32_38];

assign ap_CS_fsm_state58 = ap_CS_fsm[ap_const_lv32_39];

assign ap_CS_fsm_state59 = ap_CS_fsm[ap_const_lv32_3A];

assign ap_CS_fsm_state6 = ap_CS_fsm[ap_const_lv32_5];

assign ap_CS_fsm_state60 = ap_CS_fsm[ap_const_lv32_3B];

assign ap_CS_fsm_state61 = ap_CS_fsm[ap_const_lv32_3C];

assign ap_CS_fsm_state62 = ap_CS_fsm[ap_const_lv32_3D];

assign ap_CS_fsm_state63 = ap_CS_fsm[ap_const_lv32_3E];

assign ap_CS_fsm_state64 = ap_CS_fsm[ap_const_lv32_3F];

assign ap_CS_fsm_state65 = ap_CS_fsm[ap_const_lv32_40];

assign ap_CS_fsm_state66 = ap_CS_fsm[ap_const_lv32_41];

assign ap_CS_fsm_state67 = ap_CS_fsm[ap_const_lv32_42];

assign ap_CS_fsm_state68 = ap_CS_fsm[ap_const_lv32_43];

assign ap_CS_fsm_state69 = ap_CS_fsm[ap_const_lv32_44];

assign ap_CS_fsm_state7 = ap_CS_fsm[ap_const_lv32_6];

assign ap_CS_fsm_state70 = ap_CS_fsm[ap_const_lv32_45];

assign ap_CS_fsm_state71 = ap_CS_fsm[ap_const_lv32_46];

assign ap_CS_fsm_state72 = ap_CS_fsm[ap_const_lv32_47];

assign ap_CS_fsm_state73 = ap_CS_fsm[ap_const_lv32_48];

assign ap_CS_fsm_state74 = ap_CS_fsm[ap_const_lv32_49];

assign ap_CS_fsm_state75 = ap_CS_fsm[ap_const_lv32_4A];

assign ap_CS_fsm_state76 = ap_CS_fsm[ap_const_lv32_4B];

assign ap_CS_fsm_state77 = ap_CS_fsm[ap_const_lv32_4C];

assign ap_CS_fsm_state78 = ap_CS_fsm[ap_const_lv32_4D];

assign ap_CS_fsm_state79 = ap_CS_fsm[ap_const_lv32_4E];

assign ap_CS_fsm_state8 = ap_CS_fsm[ap_const_lv32_7];

assign ap_CS_fsm_state80 = ap_CS_fsm[ap_const_lv32_4F];

assign ap_CS_fsm_state81 = ap_CS_fsm[ap_const_lv32_50];

assign ap_CS_fsm_state82 = ap_CS_fsm[ap_const_lv32_51];

assign ap_CS_fsm_state83 = ap_CS_fsm[ap_const_lv32_52];

assign ap_CS_fsm_state84 = ap_CS_fsm[ap_const_lv32_53];

assign ap_CS_fsm_state85 = ap_CS_fsm[ap_const_lv32_54];

assign ap_CS_fsm_state86 = ap_CS_fsm[ap_const_lv32_55];

assign ap_CS_fsm_state87 = ap_CS_fsm[ap_const_lv32_56];

assign ap_CS_fsm_state88 = ap_CS_fsm[ap_const_lv32_57];

assign ap_CS_fsm_state89 = ap_CS_fsm[ap_const_lv32_58];

assign ap_CS_fsm_state9 = ap_CS_fsm[ap_const_lv32_8];

assign ap_CS_fsm_state90 = ap_CS_fsm[ap_const_lv32_59];

assign ap_CS_fsm_state91 = ap_CS_fsm[ap_const_lv32_5A];

assign ap_CS_fsm_state92 = ap_CS_fsm[ap_const_lv32_5B];

assign ap_CS_fsm_state93 = ap_CS_fsm[ap_const_lv32_5C];

assign ap_CS_fsm_state94 = ap_CS_fsm[ap_const_lv32_5D];

assign ap_CS_fsm_state95 = ap_CS_fsm[ap_const_lv32_5E];

always @ (*) begin
    ap_condition_1465 = (((merger_network_0_V_s0_status == 1'b0) & (1'b0 == tmp_125_reg_5158) & ~(1'b0 == tmp_57_reg_1763)) | (~(1'b0 == tmp_57_reg_1763) & (merger_network_1_V_s0_status == 1'b0) & ~(1'b0 == tmp_125_reg_5158)));
end

always @ (*) begin
    ap_condition_1487 = (((merger_network_0_V_s0_status == 1'b0) & (1'b0 == tmp_123_reg_5138) & ~(1'b0 == tmp_54_reg_1832)) | ((merger_network_1_V_s0_status == 1'b0) & ~(1'b0 == tmp_54_reg_1832) & ~(1'b0 == tmp_123_reg_5138)));
end

always @ (*) begin
    ap_condition_1510 = (((merger_network_0_V_s0_status == 1'b0) & (1'b0 == streamSource_V_1_loc_1_reg_1929) & ~(1'b0 == tmp_60_reg_1940)) | ((merger_network_1_V_s0_status == 1'b0) & ~(1'b0 == tmp_60_reg_1940) & ~(1'b0 == streamSource_V_1_loc_1_reg_1929)));
end

always @ (*) begin
    ap_condition_1533 = (((merger_network_0_V_s0_status == 1'b0) & (1'b0 == tmp_127_reg_5237) & ~(1'b0 == tmp_62_reg_2035)) | ((merger_network_1_V_s0_status == 1'b0) & ~(1'b0 == tmp_62_reg_2035) & ~(1'b0 == tmp_127_reg_5237)));
end

always @ (*) begin
    ap_condition_1583 = (((merger_host_0_V_dat0_status == 1'b0) & (1'b0 == tmp_130_reg_5293) & ~(1'b0 == tmp_67_reg_2148)) | (~(1'b0 == tmp_67_reg_2148) & (merger_host_1_V_dat0_status == 1'b0) & ~(1'b0 == tmp_130_reg_5293)));
end

always @ (*) begin
    ap_condition_1605 = (((merger_host_0_V_dat0_status == 1'b0) & (1'b0 == tmp_128_reg_5275) & ~(1'b0 == tmp_65_reg_2217)) | ((merger_host_1_V_dat0_status == 1'b0) & ~(1'b0 == tmp_65_reg_2217) & ~(1'b0 == tmp_128_reg_5275)));
end

always @ (*) begin
    ap_condition_1677 = (((((1'b0 == init_load_reg_4312) & ~(1'b0 == grp_nbreadreq_fu_600_p7) & (ap_const_lv2_2 == DetectState)) | (~(1'b0 == grp_nbreadreq_fu_600_p7) & ~(1'b0 == exitcond_i_fu_2628_p2) & (ap_const_lv2_2 == DetectState))) & (prt_nw2sbu_TVALID == 1'b0)) | ((merger_host_0_V_dat1_status == 1'b0) & (((1'b0 == init_load_reg_4312) & ~(1'b0 == grp_nbreadreq_fu_600_p7) & (ap_const_lv2_2 == DetectState) & (1'b0 == reply)) | (~(1'b0 == grp_nbreadreq_fu_600_p7) & ~(1'b0 == exitcond_i_fu_2628_p2) & (ap_const_lv2_2 == DetectState) & (1'b0 == reply)))) | ((merger_network_0_V_s1_status == 1'b0) & (((1'b0 == init_load_reg_4312) & ~(1'b0 == grp_nbreadreq_fu_600_p7) & (ap_const_lv2_2 == DetectState) & ~(1'b0 == reply)) | (~(1'b0 == grp_nbreadreq_fu_600_p7) & ~(1'b0 == exitcond_i_fu_2628_p2) & (ap_const_lv2_2 == DetectState) & ~(1'b0 == reply)))) | ((((1'b0 == init_load_reg_4312) & ~(1'b0 == grp_nbreadreq_fu_600_p7) & (ap_const_lv2_1 == DetectState)) | (~(1'b0 == grp_nbreadreq_fu_600_p7) & ~(1'b0 == exitcond_i_fu_2628_p2) & (ap_const_lv2_1 == DetectState))) & (prt_nw2sbu_TVALID == 1'b0)) | ((((1'b0 == init_load_reg_4312) & (ap_const_lv2_0 == DetectState) & ~(1'b0 == grp_nbreadreq_fu_600_p7)) | ((ap_const_lv2_0 == DetectState) & ~(1'b0 == grp_nbreadreq_fu_600_p7) & ~(1'b0 == exitcond_i_fu_2628_p2))) & (prt_nw2sbu_TVALID == 1'b0)) | ((merger_host_0_V_dat1_status == 1'b0) & (((1'b0 == init_load_reg_4312) & (ap_const_lv2_0 == DetectState) & ~(1'b0 == grp_nbreadreq_fu_600_p7) & (1'b0 == reply) & (1'b0 == tmp_8_fu_2818_p2)) | ((1'b0 == init_load_reg_4312) & (ap_const_lv2_0 == DetectState) & ~(1'b0 == grp_nbreadreq_fu_600_p7) & (1'b0 == reply) & (1'b0 == tmp_11_fu_2834_p2)) | ((ap_const_lv2_0 == DetectState) & ~(1'b0 == grp_nbreadreq_fu_600_p7) & ~(1'b0 == exitcond_i_fu_2628_p2) & (1'b0 == reply) & (1'b0 == tmp_8_fu_2818_p2)) | ((ap_const_lv2_0 == DetectState) & ~(1'b0 == grp_nbreadreq_fu_600_p7) & ~(1'b0 == exitcond_i_fu_2628_p2) & (1'b0 == reply) & (1'b0 == tmp_11_fu_2834_p2)))));
end

always @ (*) begin
    ap_condition_2076 = (((ap_const_lv2_1 == DetectState_load_reg_4359) & (merger_network_0_V_s1_status == 1'b0) & ~(1'b0 == tmp_4_reg_4372) & ~(1'b0 == tmp_last_V_27_reg_4387)) | ((((ap_const_lv2_0 == DetectState_load_reg_4359) & ~(1'b0 == grp_nbreadreq_fu_659_p7) & (ap_const_lv2_2 == DetectState_1)) | (~(1'b0 == grp_nbreadreq_fu_659_p7) & (ap_const_lv2_1 == DetectState_load_reg_4359) & (ap_const_lv2_2 == DetectState_1)) | (~(1'b0 == grp_nbreadreq_fu_659_p7) & (ap_const_lv2_2 == DetectState_load_reg_4359) & (ap_const_lv2_2 == DetectState_1)) | (~(1'b0 == grp_nbreadreq_fu_659_p7) & (ap_const_lv2_3 == DetectState_load_reg_4359) & (ap_const_lv2_2 == DetectState_1))) & (prt_cx2sbu_TVALID == 1'b0)) | ((merger_network_1_V_s1_status == 1'b0) & (((ap_const_lv2_0 == DetectState_load_reg_4359) & ~(1'b0 == grp_nbreadreq_fu_659_p7) & (ap_const_lv2_2 == DetectState_1) & (1'b0 == reply_1)) | (~(1'b0 == grp_nbreadreq_fu_659_p7) & (ap_const_lv2_1 == DetectState_load_reg_4359) & (ap_const_lv2_2 == DetectState_1) & (1'b0 == reply_1)) | (~(1'b0 == grp_nbreadreq_fu_659_p7) & (ap_const_lv2_2 == DetectState_load_reg_4359) & (ap_const_lv2_2 == DetectState_1) & (1'b0 == reply_1)) | (~(1'b0 == grp_nbreadreq_fu_659_p7) & (ap_const_lv2_3 == DetectState_load_reg_4359) & (ap_const_lv2_2 == DetectState_1) & (1'b0 == reply_1)))) | ((merger_host_1_V_dat1_status == 1'b0) & (((ap_const_lv2_0 == DetectState_load_reg_4359) & ~(1'b0 == grp_nbreadreq_fu_659_p7) & (ap_const_lv2_2 == DetectState_1) & ~(1'b0 == reply_1)) | (~(1'b0 == grp_nbreadreq_fu_659_p7) & (ap_const_lv2_1 == DetectState_load_reg_4359) & (ap_const_lv2_2 == DetectState_1) & ~(1'b0 == reply_1)) | (~(1'b0 == grp_nbreadreq_fu_659_p7) & (ap_const_lv2_2 == DetectState_load_reg_4359) & (ap_const_lv2_2 == DetectState_1) & ~(1'b0 == reply_1)) | (~(1'b0 == grp_nbreadreq_fu_659_p7) & (ap_const_lv2_3 == DetectState_load_reg_4359) & (ap_const_lv2_2 == DetectState_1) & ~(1'b0 == reply_1)))) | ((((ap_const_lv2_0 == DetectState_load_reg_4359) & ~(1'b0 == grp_nbreadreq_fu_659_p7) & (ap_const_lv2_1 == DetectState_1)) | (~(1'b0 == grp_nbreadreq_fu_659_p7) & (ap_const_lv2_1 == DetectState_load_reg_4359) & (ap_const_lv2_1 == DetectState_1)) | (~(1'b0 == grp_nbreadreq_fu_659_p7) & (ap_const_lv2_2 == DetectState_load_reg_4359) & (ap_const_lv2_1 == DetectState_1)) | (~(1'b0 == grp_nbreadreq_fu_659_p7) & (ap_const_lv2_3 == DetectState_load_reg_4359) & (ap_const_lv2_1 == DetectState_1))) & (prt_cx2sbu_TVALID == 1'b0)) | ((((ap_const_lv2_0 == DetectState_load_reg_4359) & ~(1'b0 == grp_nbreadreq_fu_659_p7) & (ap_const_lv2_1 == DetectState_1)) | (~(1'b0 == grp_nbreadreq_fu_659_p7) & (ap_const_lv2_1 == DetectState_load_reg_4359) & (ap_const_lv2_1 == DetectState_1)) | (~(1'b0 == grp_nbreadreq_fu_659_p7) & (ap_const_lv2_2 == DetectState_load_reg_4359) & (ap_const_lv2_1 == DetectState_1)) | (~(1'b0 == grp_nbreadreq_fu_659_p7) & (ap_const_lv2_3 == DetectState_load_reg_4359) & (ap_const_lv2_1 == DetectState_1))) & (merger_host_1_V_dat1_status == 1'b0)) | ((((ap_const_lv2_0 == DetectState_load_reg_4359) & (ap_const_lv2_0 == DetectState_1) & ~(1'b0 == grp_nbreadreq_fu_659_p7)) | ((ap_const_lv2_0 == DetectState_1) & ~(1'b0 == grp_nbreadreq_fu_659_p7) & (ap_const_lv2_1 == DetectState_load_reg_4359)) | ((ap_const_lv2_0 == DetectState_1) & ~(1'b0 == grp_nbreadreq_fu_659_p7) & (ap_const_lv2_2 == DetectState_load_reg_4359)) | ((ap_const_lv2_0 == DetectState_1) & ~(1'b0 == grp_nbreadreq_fu_659_p7) & (ap_const_lv2_3 == DetectState_load_reg_4359))) & (prt_cx2sbu_TVALID == 1'b0)));
end

always @ (*) begin
    ap_condition_2116 = (((ap_const_lv2_0 == DetectState_load_reg_4359) & (ap_const_lv2_0 == DetectState_1) & ~(1'b0 == grp_nbreadreq_fu_659_p7) & ~(1'b0 == tmp_49_fu_3976_p2) & ~(1'b0 == tmp_50_fu_3992_p2)) | ((ap_const_lv2_0 == DetectState_1) & ~(1'b0 == grp_nbreadreq_fu_659_p7) & (ap_const_lv2_1 == DetectState_load_reg_4359) & ~(1'b0 == tmp_49_fu_3976_p2) & ~(1'b0 == tmp_50_fu_3992_p2)) | ((ap_const_lv2_0 == DetectState_1) & ~(1'b0 == grp_nbreadreq_fu_659_p7) & (ap_const_lv2_2 == DetectState_load_reg_4359) & ~(1'b0 == tmp_49_fu_3976_p2) & ~(1'b0 == tmp_50_fu_3992_p2)) | ((ap_const_lv2_0 == DetectState_1) & ~(1'b0 == grp_nbreadreq_fu_659_p7) & (ap_const_lv2_3 == DetectState_load_reg_4359) & ~(1'b0 == tmp_49_fu_3976_p2) & ~(1'b0 == tmp_50_fu_3992_p2)));
end

always @ (*) begin
    ap_condition_2137 = (((merger_network_1_V_s1_status == 1'b0) & (ap_const_lv2_0 == DetectState_1_load_reg_5069) & ~(1'b0 == tmp_42_reg_5090) & (1'b0 == reply_1_loc_reg_1716)) | ((merger_host_1_V_dat1_status == 1'b0) & (ap_const_lv2_0 == DetectState_1_load_reg_5069) & ~(1'b0 == tmp_42_reg_5090) & ~(1'b0 == reply_1_loc_reg_1716)));
end

always @ (*) begin
    ap_condition_2504 = (((ap_const_lv2_0 == DetectState_load_reg_4359) & (ap_const_lv2_0 == DetectState_1) & ~(1'b0 == grp_nbreadreq_fu_659_p7) & (1'b0 == tmp_49_fu_3976_p2)) | ((ap_const_lv2_0 == DetectState_load_reg_4359) & (ap_const_lv2_0 == DetectState_1) & ~(1'b0 == grp_nbreadreq_fu_659_p7) & (1'b0 == tmp_50_fu_3992_p2)) | ((ap_const_lv2_0 == DetectState_1) & ~(1'b0 == grp_nbreadreq_fu_659_p7) & (ap_const_lv2_1 == DetectState_load_reg_4359) & (1'b0 == tmp_49_fu_3976_p2)) | ((ap_const_lv2_0 == DetectState_1) & ~(1'b0 == grp_nbreadreq_fu_659_p7) & (ap_const_lv2_1 == DetectState_load_reg_4359) & (1'b0 == tmp_50_fu_3992_p2)) | ((ap_const_lv2_0 == DetectState_1) & ~(1'b0 == grp_nbreadreq_fu_659_p7) & (ap_const_lv2_2 == DetectState_load_reg_4359) & (1'b0 == tmp_49_fu_3976_p2)) | ((ap_const_lv2_0 == DetectState_1) & ~(1'b0 == grp_nbreadreq_fu_659_p7) & (ap_const_lv2_2 == DetectState_load_reg_4359) & (1'b0 == tmp_50_fu_3992_p2)) | ((ap_const_lv2_0 == DetectState_1) & ~(1'b0 == grp_nbreadreq_fu_659_p7) & (ap_const_lv2_3 == DetectState_load_reg_4359) & (1'b0 == tmp_49_fu_3976_p2)) | ((ap_const_lv2_0 == DetectState_1) & ~(1'b0 == grp_nbreadreq_fu_659_p7) & (ap_const_lv2_3 == DetectState_load_reg_4359) & (1'b0 == tmp_50_fu_3992_p2)));
end

always @ (*) begin
    ap_condition_3001 = ((1'b1 == ap_CS_fsm_state69) & ~(1'b0 == tmp_57_reg_1763) & ~(ap_condition_1465 == 1'b1));
end

always @ (*) begin
    ap_condition_3002 = ((1'b1 == ap_CS_fsm_state83) & ~(1'b0 == tmp_62_reg_2035) & ~(ap_condition_1533 == 1'b1));
end

always @ (*) begin
    ap_condition_3035 = ((1'b1 == ap_CS_fsm_state88) & ~(1'b0 == tmp_67_reg_2148) & ~(ap_condition_1583 == 1'b1));
end

always @ (*) begin
    ap_condition_4254 = ((sbu2prt_nw_V_data_V_1_ack_in == 1'b0) | (sbu2prt_nw_V_keep_V_1_ack_in == 1'b0) | (sbu2prt_nw_V_last_V_1_ack_in == 1'b0) | (sbu2prt_nw_V_id_V_1_ack_in == 1'b0) | (sbu2prt_nw_V_user_V_1_ack_in == 1'b0) | (sbu2mlx_V_data_V_1_ack_in == 1'b0) | (sbu2mlx_V_keep_V_1_ack_in == 1'b0) | (sbu2mlx_V_last_V_1_ack_in == 1'b0) | (sbu2mlx_V_id_V_1_ack_in == 1'b0) | (sbu2mlx_V_user_V_1_ack_in == 1'b0) | (sbu2prt_cx_V_data_V_1_ack_in == 1'b0) | (sbu2prt_cx_V_keep_V_1_ack_in == 1'b0) | (sbu2prt_cx_V_last_V_1_ack_in == 1'b0) | (sbu2prt_cx_V_id_V_1_ack_in == 1'b0) | (sbu2prt_cx_V_user_V_1_ack_in == 1'b0));
end

always @ (*) begin
    ap_condition_4625 = ((1'b1 == ap_CS_fsm_state73) & ~(1'b0 == tmp_54_reg_1832) & ~(ap_condition_1487 == 1'b1));
end

always @ (*) begin
    ap_condition_4632 = ((1'b1 == ap_CS_fsm_state78) & ~(1'b0 == tmp_60_reg_1940) & ~(ap_condition_1510 == 1'b1));
end

always @ (*) begin
    ap_condition_4639 = ((1'b1 == ap_CS_fsm_state91) & ~(1'b0 == tmp_65_reg_2217) & ~(ap_condition_1605 == 1'b1));
end

assign exitcond_i_fu_2628_p2 = ((i_0_i_reg_1476 == ap_const_lv9_101) ? 1'b1 : 1'b0);

assign extLd1_fu_3406_p1 = $signed(topics_exec_1_load_reg_4595);

assign extLd_fu_3402_p1 = $signed(topics_exec_0_load_reg_4539);

assign grp_axi_stream_pass_alt_fu_2287_ap_start = ap_reg_grp_axi_stream_pass_alt_fu_2287_ap_start;

assign grp_axi_stream_pass_alt_fu_2287_sbu2mlx_TREADY = sbu2mlx_V_user_V_1_state[1'b1];

assign grp_fu_2331_p0 = tmp_topic_min_V_4_fu_3478_p3;

assign grp_fu_2334_p0 = $unsigned(tmp_topic_klm_r_V_fu_3413_p1);

assign grp_fu_2349_p1 = prt_nw2sbu_TLAST;

assign grp_fu_2396_p1 = prt_cx2sbu_TLAST;

assign grp_nbreadreq_fu_600_p7 = prt_nw2sbu_TVALID;

assign grp_nbreadreq_fu_659_p7 = prt_cx2sbu_TVALID;

assign grp_nbreadreq_fu_717_p7 = (merger_network_0_V_s_empty_n & merger_network_0_V_1_empty_n & merger_network_0_V_2_empty_n & merger_network_0_V_3_empty_n & merger_network_0_V_4_empty_n);

assign grp_nbreadreq_fu_728_p7 = (merger_network_1_V_s_empty_n & merger_network_1_V_1_empty_n & merger_network_1_V_2_empty_n & merger_network_1_V_3_empty_n & merger_network_1_V_4_empty_n);

assign grp_nbreadreq_fu_776_p7 = (merger_host_0_V_dat_empty_n & merger_host_0_V_kee_empty_n & merger_host_0_V_las_empty_n & merger_host_0_V_id_s_empty_n & merger_host_0_V_use_empty_n);

assign grp_nbreadreq_fu_787_p7 = (merger_host_1_V_dat_empty_n & merger_host_1_V_kee_empty_n & merger_host_1_V_las_empty_n & merger_host_1_V_id_s_empty_n & merger_host_1_V_use_empty_n);

assign hash_V_fu_3364_p2 = (tmp_117_fu_3360_p1 ^ r_V_fu_3331_p2);

assign i_1_fu_3595_p2 = (i2_0_i_reg_1543 + ap_const_lv3_1);

assign i_2_fu_4054_p2 = (val_assign_reg_1751 + ap_const_lv2_1);

assign i_3_fu_4090_p2 = (val_assign_1_reg_2023 + ap_const_lv2_1);

assign i_4_fu_4148_p2 = (val_assign_2_reg_2136 + ap_const_lv2_3);

assign i_V_fu_3315_p2 = ($signed(ap_const_lv8_F8) + $signed(p_0727_0_i_reg_1520));

assign i_fu_2634_p2 = (i_0_i_reg_1476 + ap_const_lv9_1);

assign init_load_load_fu_2624_p1 = init;

assign mergeState_1_load_load_fu_4118_p1 = mergeState_1;

assign mergeState_flag_6_phi_fu_2107_p8 = mergeState_flag_6_reg_2104;

assign mergeState_flag_s_fu_4112_p2 = (mergeState_flag_reg_2009 | not_tmp_last_V_1_fu_4106_p2);

assign mergeState_load_load_fu_4034_p1 = mergeState;

assign merger_host_0_V_dat0_status = (merger_host_0_V_dat_empty_n & merger_host_0_V_kee_empty_n & merger_host_0_V_las_empty_n & merger_host_0_V_id_s_empty_n & merger_host_0_V_use_empty_n);

assign merger_host_0_V_dat1_status = (merger_host_0_V_dat_full_n & merger_host_0_V_kee_full_n & merger_host_0_V_las_full_n & merger_host_0_V_id_s_full_n & merger_host_0_V_use_full_n);

assign merger_host_1_V_dat0_status = (merger_host_1_V_dat_empty_n & merger_host_1_V_kee_empty_n & merger_host_1_V_las_empty_n & merger_host_1_V_id_s_empty_n & merger_host_1_V_use_empty_n);

assign merger_host_1_V_dat1_status = (merger_host_1_V_dat_full_n & merger_host_1_V_kee_full_n & merger_host_1_V_las_full_n & merger_host_1_V_id_s_full_n & merger_host_1_V_use_full_n);

assign merger_network_0_V_s0_status = (merger_network_0_V_s_empty_n & merger_network_0_V_1_empty_n & merger_network_0_V_2_empty_n & merger_network_0_V_3_empty_n & merger_network_0_V_4_empty_n);

assign merger_network_0_V_s1_status = (merger_network_0_V_s_full_n & merger_network_0_V_1_full_n & merger_network_0_V_2_full_n & merger_network_0_V_3_full_n & merger_network_0_V_4_full_n);

assign merger_network_1_V_s0_status = (merger_network_1_V_s_empty_n & merger_network_1_V_1_empty_n & merger_network_1_V_2_empty_n & merger_network_1_V_3_empty_n & merger_network_1_V_4_empty_n);

assign merger_network_1_V_s1_status = (merger_network_1_V_s_full_n & merger_network_1_V_1_full_n & merger_network_1_V_2_full_n & merger_network_1_V_3_full_n & merger_network_1_V_4_full_n);

assign mlx2sbu_TREADY = grp_axi_stream_pass_alt_fu_2287_mlx2sbu_TREADY;

assign not_tmp_last_V_1_fu_4106_p2 = (tmp_last_V_20_reg_2068 ^ 1'b1);

assign not_tmp_last_V_s_fu_4076_p2 = (tmp_last_V_17_reg_1973 ^ 1'b1);

assign or_cond_i_fu_3559_p2 = (tmp_23_fu_3549_p2 | tmp_24_fu_3554_p2);

assign p_0397_0_i_0_fu_3460_p4 = {{tmp_data_V_28_reg_4376[ap_const_lv32_47 : ap_const_lv32_40]}};

assign p_0397_0_i_1_fu_3469_p4 = {{tmp_data_V_28_reg_4376[ap_const_lv32_4F : ap_const_lv32_48]}};

assign p_Result_11_fu_3966_p4 = {{prt_cx2sbu_TDATA[ap_const_lv32_9F : ap_const_lv32_90]}};

assign p_Result_13_fu_3982_p4 = {{prt_cx2sbu_TDATA[ap_const_lv32_47 : ap_const_lv32_40]}};

assign p_Result_14_fu_3936_p4 = {{prt_cx2sbu_TDATA[ap_const_lv32_DF : ap_const_lv32_D0]}};

assign p_Result_17_fu_2770_p5 = {{prt_nw2sbu_TDATA[32'd255 : 32'd192]}, {ap_const_lv16_0}, {prt_nw2sbu_TDATA[32'd175 : 32'd0]}};

assign p_Result_18_fu_3901_p5 = {{prt_cx2sbu_TDATA[32'd255 : 32'd192]}, {ap_const_lv16_0}, {prt_cx2sbu_TDATA[32'd175 : 32'd0]}};

assign p_Result_19_fu_3998_p5 = {{prt_cx2sbu_TDATA[32'd255 : 32'd48]}, {ap_const_lv32_C0A80102}, {prt_cx2sbu_TDATA[32'd15 : 32'd0]}};

assign p_Result_20_fu_4010_p5 = {{ap_const_lv96_248A07A8F9F6248A07A8F9F2}, {p_Result_19_fu_3998_p5[32'd159 : 32'd0]}};

assign p_Result_21_fu_3354_p2 = (tmp_114_fu_3343_p2 & tmp_115_fu_3348_p2);

assign p_Result_22_fu_3449_p5 = {{p_Result_17_reg_4401[32'd255 : 32'd176]}, {ap_const_lv176_lc_4}};

assign p_Result_23_fu_3706_p4 = {{{p_0397_0_i_0_reg_4858}, {p_0397_0_i_1_reg_4863}}, {ap_const_lv160_lc_2}};

assign p_Result_24_fu_3606_p5 = {{prev_buff_data_V[32'd255 : 32'd48]}, {topics_sub_ip_src_V_3_reg_4645}, {prev_buff_data_V[32'd15 : 32'd0]}};

assign p_Result_25_fu_3620_p5 = {{tmp_122_fu_3617_p1}, {p_Val2_8_reg_4952[32'd239 : 32'd0]}};

assign p_Result_26_fu_3656_p5 = {{p_Result_25_fu_3620_p5[32'd255 : 32'd176]}, {p_Val2_20_reg_4903}};

assign p_Result_27_fu_3746_p5 = {{p_Val2_4_fu_588[32'd255 : 32'd176]}, {ap_const_lv176_lc_5}};

assign p_Result_2_fu_2824_p4 = {{prt_nw2sbu_TDATA[ap_const_lv32_47 : ap_const_lv32_40]}};

assign p_Result_s_143_fu_3638_p5 = {{tmp_39_fu_3631_p3}, {p_Result_24_fu_3606_p5[32'd159 : 32'd0]}};

assign p_Result_s_fu_2808_p4 = {{prt_nw2sbu_TDATA[ap_const_lv32_9F : ap_const_lv32_90]}};

assign p_Val2_17_fu_3930_p2 = (count_V + ap_const_lv32_1);

assign p_Val2_18_fu_3913_p5 = {{ap_const_lv16_103}, {p_Result_18_fu_3901_p5[32'd239 : 32'd0]}};

assign p_Val2_s_fu_3952_p3 = ((tmp_51_fu_3946_p2[0:0] === 1'b1) ? ap_const_lv32_0 : p_Val2_17_fu_3930_p2);

assign p_i01_0_i1208_i_cast_fu_3041_p1 = p_i01_0_i1208_i_reg_1498;

assign p_i01_0_i_i_cast_cas_fu_3816_p1 = p_i01_0_i_i_reg_1694;

assign p_i01_0_i_i_cast_fu_3811_p1 = p_i01_0_i_i_reg_1694;

assign p_i02_0_i1210_i_cast_fu_3194_p1 = p_i02_0_i1210_i_reg_1509;

assign p_i02_0_i_i_cast_cas_fu_3847_p1 = p_i02_0_i_i_reg_1705;

assign p_i02_0_i_i_cast_fu_3842_p1 = p_i02_0_i_i_reg_1705;

assign p_i0_0_i1207_i_cast_s_fu_2888_p1 = p_i0_0_i1207_i_reg_1487;

assign p_i0_0_i_i_cast_cast_fu_3785_p1 = p_i0_0_i_i_reg_1683;

assign p_i0_0_i_i_cast_fu_3780_p1 = p_i0_0_i_i_reg_1683;

assign p_i0_1_fu_3061_p2 = (p_i01_0_i1208_i_reg_1498 + ap_const_lv2_1);

assign p_i0_2_fu_3214_p2 = (p_i02_0_i1210_i_reg_1509 + ap_const_lv2_1);

assign p_i0_3_fu_3805_p2 = (p_i0_0_i_i_reg_1683 + ap_const_lv2_1);

assign p_i0_4_fu_3836_p2 = (p_i01_0_i_i_reg_1694 + ap_const_lv2_1);

assign p_i0_5_fu_3867_p2 = (p_i02_0_i_i_reg_1705 + ap_const_lv2_1);

assign p_i0_fu_2908_p2 = (p_i0_0_i1207_i_reg_1487 + ap_const_lv2_1);

assign p_mergeState_flag_3_fu_4070_p2 = (tmp_last_V_17_reg_1973 | mergeState_flag_3_reg_1915);

assign p_new1_fu_3067_p4 = {{tpc_load_reg_4324[ap_const_lv32_142 : ap_const_lv32_103]}};

assign p_new2_fu_3220_p4 = {{tpc_load_reg_4324[ap_const_lv32_1A2 : ap_const_lv32_143]}};

assign p_new_fu_2914_p4 = {{tpc_load_reg_4324[ap_const_lv32_102 : ap_const_lv32_C3]}};

assign p_shl1_cast_fu_3249_p1 = p_shl1_fu_3241_p3;

assign p_shl1_fu_3241_p3 = {{tmp_118_fu_3229_p1}, {ap_const_lv4_0}};

assign p_shl_fu_3233_p3 = {{tmp_118_fu_3229_p1}, {ap_const_lv6_0}};

assign r_V_4_tmp_topic_7_fu_3686_p3 = ((tmp_37_fu_3682_p2[0:0] === 1'b1) ? tmp_topic_min_V_4_reg_4868 : tmp_topic_min_V_1_lo_reg_4917);

assign r_V_fu_3331_p2 = r_V_3_reg_1531 << ap_const_lv8_4;

assign sbu2mlx_TDATA = sbu2mlx_V_data_V_1_data_out;

assign sbu2mlx_TID = sbu2mlx_V_id_V_1_data_out;

assign sbu2mlx_TKEEP = sbu2mlx_V_keep_V_1_data_out;

assign sbu2mlx_TLAST = sbu2mlx_V_last_V_1_data_out;

assign sbu2mlx_TUSER = sbu2mlx_V_user_V_1_data_out;

assign sbu2mlx_TVALID = sbu2mlx_V_user_V_1_state[1'b0];

assign sbu2mlx_V_data_V_1_ack_in = sbu2mlx_V_data_V_1_state[1'b1];

assign sbu2mlx_V_data_V_1_ack_out = sbu2mlx_TREADY;

assign sbu2mlx_V_data_V_1_load_A = (sbu2mlx_V_data_V_1_state_cmp_full & ~sbu2mlx_V_data_V_1_sel_wr);

assign sbu2mlx_V_data_V_1_load_B = (sbu2mlx_V_data_V_1_sel_wr & sbu2mlx_V_data_V_1_state_cmp_full);

assign sbu2mlx_V_data_V_1_sel = sbu2mlx_V_data_V_1_sel_rd;

assign sbu2mlx_V_data_V_1_state_cmp_full = ((sbu2mlx_V_data_V_1_state != ap_const_lv2_1) ? 1'b1 : 1'b0);

assign sbu2mlx_V_data_V_1_vld_in = grp_axi_stream_pass_alt_fu_2287_sbu2mlx_TVALID;

assign sbu2mlx_V_data_V_1_vld_out = sbu2mlx_V_data_V_1_state[1'b0];

assign sbu2mlx_V_id_V_1_ack_in = sbu2mlx_V_id_V_1_state[1'b1];

assign sbu2mlx_V_id_V_1_ack_out = sbu2mlx_TREADY;

assign sbu2mlx_V_id_V_1_load_A = (sbu2mlx_V_id_V_1_state_cmp_full & ~sbu2mlx_V_id_V_1_sel_wr);

assign sbu2mlx_V_id_V_1_load_B = (sbu2mlx_V_id_V_1_sel_wr & sbu2mlx_V_id_V_1_state_cmp_full);

assign sbu2mlx_V_id_V_1_sel = sbu2mlx_V_id_V_1_sel_rd;

assign sbu2mlx_V_id_V_1_state_cmp_full = ((sbu2mlx_V_id_V_1_state != ap_const_lv2_1) ? 1'b1 : 1'b0);

assign sbu2mlx_V_id_V_1_vld_in = grp_axi_stream_pass_alt_fu_2287_sbu2mlx_TVALID;

assign sbu2mlx_V_id_V_1_vld_out = sbu2mlx_V_id_V_1_state[1'b0];

assign sbu2mlx_V_keep_V_1_ack_in = sbu2mlx_V_keep_V_1_state[1'b1];

assign sbu2mlx_V_keep_V_1_ack_out = sbu2mlx_TREADY;

assign sbu2mlx_V_keep_V_1_load_A = (sbu2mlx_V_keep_V_1_state_cmp_full & ~sbu2mlx_V_keep_V_1_sel_wr);

assign sbu2mlx_V_keep_V_1_load_B = (sbu2mlx_V_keep_V_1_sel_wr & sbu2mlx_V_keep_V_1_state_cmp_full);

assign sbu2mlx_V_keep_V_1_sel = sbu2mlx_V_keep_V_1_sel_rd;

assign sbu2mlx_V_keep_V_1_state_cmp_full = ((sbu2mlx_V_keep_V_1_state != ap_const_lv2_1) ? 1'b1 : 1'b0);

assign sbu2mlx_V_keep_V_1_vld_in = grp_axi_stream_pass_alt_fu_2287_sbu2mlx_TVALID;

assign sbu2mlx_V_keep_V_1_vld_out = sbu2mlx_V_keep_V_1_state[1'b0];

assign sbu2mlx_V_last_V_1_ack_in = sbu2mlx_V_last_V_1_state[1'b1];

assign sbu2mlx_V_last_V_1_ack_out = sbu2mlx_TREADY;

assign sbu2mlx_V_last_V_1_load_A = (sbu2mlx_V_last_V_1_state_cmp_full & ~sbu2mlx_V_last_V_1_sel_wr);

assign sbu2mlx_V_last_V_1_load_B = (sbu2mlx_V_last_V_1_sel_wr & sbu2mlx_V_last_V_1_state_cmp_full);

assign sbu2mlx_V_last_V_1_sel = sbu2mlx_V_last_V_1_sel_rd;

assign sbu2mlx_V_last_V_1_state_cmp_full = ((sbu2mlx_V_last_V_1_state != ap_const_lv2_1) ? 1'b1 : 1'b0);

assign sbu2mlx_V_last_V_1_vld_in = grp_axi_stream_pass_alt_fu_2287_sbu2mlx_TVALID;

assign sbu2mlx_V_last_V_1_vld_out = sbu2mlx_V_last_V_1_state[1'b0];

assign sbu2mlx_V_user_V_1_ack_in = sbu2mlx_V_user_V_1_state[1'b1];

assign sbu2mlx_V_user_V_1_ack_out = sbu2mlx_TREADY;

assign sbu2mlx_V_user_V_1_load_A = (sbu2mlx_V_user_V_1_state_cmp_full & ~sbu2mlx_V_user_V_1_sel_wr);

assign sbu2mlx_V_user_V_1_load_B = (sbu2mlx_V_user_V_1_sel_wr & sbu2mlx_V_user_V_1_state_cmp_full);

assign sbu2mlx_V_user_V_1_sel = sbu2mlx_V_user_V_1_sel_rd;

assign sbu2mlx_V_user_V_1_state_cmp_full = ((sbu2mlx_V_user_V_1_state != ap_const_lv2_1) ? 1'b1 : 1'b0);

assign sbu2mlx_V_user_V_1_vld_in = grp_axi_stream_pass_alt_fu_2287_sbu2mlx_TVALID;

assign sbu2mlx_V_user_V_1_vld_out = sbu2mlx_V_user_V_1_state[1'b0];

assign sbu2prt_cx_TDATA = sbu2prt_cx_V_data_V_1_data_out;

assign sbu2prt_cx_TID = sbu2prt_cx_V_id_V_1_data_out;

assign sbu2prt_cx_TKEEP = sbu2prt_cx_V_keep_V_1_data_out;

assign sbu2prt_cx_TLAST = sbu2prt_cx_V_last_V_1_data_out;

assign sbu2prt_cx_TUSER = sbu2prt_cx_V_user_V_1_data_out;

assign sbu2prt_cx_TVALID = sbu2prt_cx_V_user_V_1_state[1'b0];

assign sbu2prt_cx_V_data_V_1_ack_in = sbu2prt_cx_V_data_V_1_state[1'b1];

assign sbu2prt_cx_V_data_V_1_ack_out = sbu2prt_cx_TREADY;

assign sbu2prt_cx_V_data_V_1_load_A = (sbu2prt_cx_V_data_V_1_state_cmp_full & ~sbu2prt_cx_V_data_V_1_sel_wr);

assign sbu2prt_cx_V_data_V_1_load_B = (sbu2prt_cx_V_data_V_1_sel_wr & sbu2prt_cx_V_data_V_1_state_cmp_full);

assign sbu2prt_cx_V_data_V_1_sel = sbu2prt_cx_V_data_V_1_sel_rd;

assign sbu2prt_cx_V_data_V_1_state_cmp_full = ((sbu2prt_cx_V_data_V_1_state != ap_const_lv2_1) ? 1'b1 : 1'b0);

assign sbu2prt_cx_V_data_V_1_vld_out = sbu2prt_cx_V_data_V_1_state[1'b0];

assign sbu2prt_cx_V_id_V_1_ack_in = sbu2prt_cx_V_id_V_1_state[1'b1];

assign sbu2prt_cx_V_id_V_1_ack_out = sbu2prt_cx_TREADY;

assign sbu2prt_cx_V_id_V_1_load_A = (sbu2prt_cx_V_id_V_1_state_cmp_full & ~sbu2prt_cx_V_id_V_1_sel_wr);

assign sbu2prt_cx_V_id_V_1_load_B = (sbu2prt_cx_V_id_V_1_sel_wr & sbu2prt_cx_V_id_V_1_state_cmp_full);

assign sbu2prt_cx_V_id_V_1_sel = sbu2prt_cx_V_id_V_1_sel_rd;

assign sbu2prt_cx_V_id_V_1_state_cmp_full = ((sbu2prt_cx_V_id_V_1_state != ap_const_lv2_1) ? 1'b1 : 1'b0);

assign sbu2prt_cx_V_id_V_1_vld_out = sbu2prt_cx_V_id_V_1_state[1'b0];

assign sbu2prt_cx_V_keep_V_1_ack_in = sbu2prt_cx_V_keep_V_1_state[1'b1];

assign sbu2prt_cx_V_keep_V_1_ack_out = sbu2prt_cx_TREADY;

assign sbu2prt_cx_V_keep_V_1_load_A = (sbu2prt_cx_V_keep_V_1_state_cmp_full & ~sbu2prt_cx_V_keep_V_1_sel_wr);

assign sbu2prt_cx_V_keep_V_1_load_B = (sbu2prt_cx_V_keep_V_1_sel_wr & sbu2prt_cx_V_keep_V_1_state_cmp_full);

assign sbu2prt_cx_V_keep_V_1_sel = sbu2prt_cx_V_keep_V_1_sel_rd;

assign sbu2prt_cx_V_keep_V_1_state_cmp_full = ((sbu2prt_cx_V_keep_V_1_state != ap_const_lv2_1) ? 1'b1 : 1'b0);

assign sbu2prt_cx_V_keep_V_1_vld_out = sbu2prt_cx_V_keep_V_1_state[1'b0];

assign sbu2prt_cx_V_last_V_1_ack_in = sbu2prt_cx_V_last_V_1_state[1'b1];

assign sbu2prt_cx_V_last_V_1_ack_out = sbu2prt_cx_TREADY;

assign sbu2prt_cx_V_last_V_1_load_A = (sbu2prt_cx_V_last_V_1_state_cmp_full & ~sbu2prt_cx_V_last_V_1_sel_wr);

assign sbu2prt_cx_V_last_V_1_load_B = (sbu2prt_cx_V_last_V_1_sel_wr & sbu2prt_cx_V_last_V_1_state_cmp_full);

assign sbu2prt_cx_V_last_V_1_sel = sbu2prt_cx_V_last_V_1_sel_rd;

assign sbu2prt_cx_V_last_V_1_state_cmp_full = ((sbu2prt_cx_V_last_V_1_state != ap_const_lv2_1) ? 1'b1 : 1'b0);

assign sbu2prt_cx_V_last_V_1_vld_out = sbu2prt_cx_V_last_V_1_state[1'b0];

assign sbu2prt_cx_V_user_V_1_ack_in = sbu2prt_cx_V_user_V_1_state[1'b1];

assign sbu2prt_cx_V_user_V_1_ack_out = sbu2prt_cx_TREADY;

assign sbu2prt_cx_V_user_V_1_load_A = (sbu2prt_cx_V_user_V_1_state_cmp_full & ~sbu2prt_cx_V_user_V_1_sel_wr);

assign sbu2prt_cx_V_user_V_1_load_B = (sbu2prt_cx_V_user_V_1_sel_wr & sbu2prt_cx_V_user_V_1_state_cmp_full);

assign sbu2prt_cx_V_user_V_1_sel = sbu2prt_cx_V_user_V_1_sel_rd;

assign sbu2prt_cx_V_user_V_1_state_cmp_full = ((sbu2prt_cx_V_user_V_1_state != ap_const_lv2_1) ? 1'b1 : 1'b0);

assign sbu2prt_cx_V_user_V_1_vld_out = sbu2prt_cx_V_user_V_1_state[1'b0];

assign sbu2prt_nw_TDATA = sbu2prt_nw_V_data_V_1_data_out;

assign sbu2prt_nw_TID = sbu2prt_nw_V_id_V_1_data_out;

assign sbu2prt_nw_TKEEP = sbu2prt_nw_V_keep_V_1_data_out;

assign sbu2prt_nw_TLAST = sbu2prt_nw_V_last_V_1_data_out;

assign sbu2prt_nw_TUSER = sbu2prt_nw_V_user_V_1_data_out;

assign sbu2prt_nw_TVALID = sbu2prt_nw_V_user_V_1_state[1'b0];

assign sbu2prt_nw_V_data_V_1_ack_in = sbu2prt_nw_V_data_V_1_state[1'b1];

assign sbu2prt_nw_V_data_V_1_ack_out = sbu2prt_nw_TREADY;

assign sbu2prt_nw_V_data_V_1_load_A = (sbu2prt_nw_V_data_V_1_state_cmp_full & ~sbu2prt_nw_V_data_V_1_sel_wr);

assign sbu2prt_nw_V_data_V_1_load_B = (sbu2prt_nw_V_data_V_1_sel_wr & sbu2prt_nw_V_data_V_1_state_cmp_full);

assign sbu2prt_nw_V_data_V_1_sel = sbu2prt_nw_V_data_V_1_sel_rd;

assign sbu2prt_nw_V_data_V_1_state_cmp_full = ((sbu2prt_nw_V_data_V_1_state != ap_const_lv2_1) ? 1'b1 : 1'b0);

assign sbu2prt_nw_V_data_V_1_vld_out = sbu2prt_nw_V_data_V_1_state[1'b0];

assign sbu2prt_nw_V_id_V_1_ack_in = sbu2prt_nw_V_id_V_1_state[1'b1];

assign sbu2prt_nw_V_id_V_1_ack_out = sbu2prt_nw_TREADY;

assign sbu2prt_nw_V_id_V_1_load_A = (sbu2prt_nw_V_id_V_1_state_cmp_full & ~sbu2prt_nw_V_id_V_1_sel_wr);

assign sbu2prt_nw_V_id_V_1_load_B = (sbu2prt_nw_V_id_V_1_sel_wr & sbu2prt_nw_V_id_V_1_state_cmp_full);

assign sbu2prt_nw_V_id_V_1_sel = sbu2prt_nw_V_id_V_1_sel_rd;

assign sbu2prt_nw_V_id_V_1_state_cmp_full = ((sbu2prt_nw_V_id_V_1_state != ap_const_lv2_1) ? 1'b1 : 1'b0);

assign sbu2prt_nw_V_id_V_1_vld_out = sbu2prt_nw_V_id_V_1_state[1'b0];

assign sbu2prt_nw_V_keep_V_1_ack_in = sbu2prt_nw_V_keep_V_1_state[1'b1];

assign sbu2prt_nw_V_keep_V_1_ack_out = sbu2prt_nw_TREADY;

assign sbu2prt_nw_V_keep_V_1_load_A = (sbu2prt_nw_V_keep_V_1_state_cmp_full & ~sbu2prt_nw_V_keep_V_1_sel_wr);

assign sbu2prt_nw_V_keep_V_1_load_B = (sbu2prt_nw_V_keep_V_1_sel_wr & sbu2prt_nw_V_keep_V_1_state_cmp_full);

assign sbu2prt_nw_V_keep_V_1_sel = sbu2prt_nw_V_keep_V_1_sel_rd;

assign sbu2prt_nw_V_keep_V_1_state_cmp_full = ((sbu2prt_nw_V_keep_V_1_state != ap_const_lv2_1) ? 1'b1 : 1'b0);

assign sbu2prt_nw_V_keep_V_1_vld_out = sbu2prt_nw_V_keep_V_1_state[1'b0];

assign sbu2prt_nw_V_last_V_1_ack_in = sbu2prt_nw_V_last_V_1_state[1'b1];

assign sbu2prt_nw_V_last_V_1_ack_out = sbu2prt_nw_TREADY;

assign sbu2prt_nw_V_last_V_1_load_A = (sbu2prt_nw_V_last_V_1_state_cmp_full & ~sbu2prt_nw_V_last_V_1_sel_wr);

assign sbu2prt_nw_V_last_V_1_load_B = (sbu2prt_nw_V_last_V_1_sel_wr & sbu2prt_nw_V_last_V_1_state_cmp_full);

assign sbu2prt_nw_V_last_V_1_sel = sbu2prt_nw_V_last_V_1_sel_rd;

assign sbu2prt_nw_V_last_V_1_state_cmp_full = ((sbu2prt_nw_V_last_V_1_state != ap_const_lv2_1) ? 1'b1 : 1'b0);

assign sbu2prt_nw_V_last_V_1_vld_out = sbu2prt_nw_V_last_V_1_state[1'b0];

assign sbu2prt_nw_V_user_V_1_ack_in = sbu2prt_nw_V_user_V_1_state[1'b1];

assign sbu2prt_nw_V_user_V_1_ack_out = sbu2prt_nw_TREADY;

assign sbu2prt_nw_V_user_V_1_load_A = (sbu2prt_nw_V_user_V_1_state_cmp_full & ~sbu2prt_nw_V_user_V_1_sel_wr);

assign sbu2prt_nw_V_user_V_1_load_B = (sbu2prt_nw_V_user_V_1_sel_wr & sbu2prt_nw_V_user_V_1_state_cmp_full);

assign sbu2prt_nw_V_user_V_1_sel = sbu2prt_nw_V_user_V_1_sel_rd;

assign sbu2prt_nw_V_user_V_1_state_cmp_full = ((sbu2prt_nw_V_user_V_1_state != ap_const_lv2_1) ? 1'b1 : 1'b0);

assign sbu2prt_nw_V_user_V_1_vld_out = sbu2prt_nw_V_user_V_1_state[1'b0];

assign streamSource_V_1_loc_1_phi_fu_1932_p4 = streamSource_V_1_loc_1_reg_1929;

assign tmp_100_fu_3159_p2 = (ap_const_lv7_3F - tmp_97_fu_3135_p3);

assign tmp_101_fu_3165_p1 = tmp_99_fu_3151_p3;

assign tmp_102_fu_3175_p1 = tmp_100_reg_4459;

assign tmp_103_fu_3169_p2 = tmp_98_fu_3143_p3 >> tmp_101_fu_3165_p1;

assign tmp_104_fu_3178_p2 = ap_const_lv64_FFFFFFFFFFFFFFFF >> tmp_102_fu_3175_p1;

assign tmp_105_fu_3184_p2 = (tmp_103_reg_4464 & tmp_104_fu_3178_p2);

assign tmp_108_fu_3295_p1 = Lo_assign_fu_3289_p2;

assign tmp_109_fu_3299_p1 = p_0727_0_i_reg_1520;

assign tmp_10_fu_2786_p2 = (count_V_1 + ap_const_lv32_1);

assign tmp_110_fu_3303_p2 = (tmp_109_fu_3299_p1 - tmp_108_fu_3295_p1);

assign tmp_111_fu_3309_p2 = (ap_const_lv9_FF - tmp_110_fu_3303_p2);

assign tmp_112_fu_3337_p1 = Lo_assign_reg_4490;

assign tmp_113_fu_3340_p1 = tmp_111_reg_4495;

assign tmp_114_fu_3343_p2 = p_Result_17_reg_4401 >> tmp_112_fu_3337_p1;

assign tmp_115_fu_3348_p2 = ap_const_lv256_lc_3 >> tmp_113_fu_3340_p1;

assign tmp_117_fu_3360_p1 = p_Result_21_fu_3354_p2[7:0];

assign tmp_118_fu_3229_p1 = p_i02_0_i1210_i_reg_1509[0:0];

assign tmp_119_fu_3259_p1 = tmp_25_fu_3253_p2;

assign tmp_11_fu_2834_p2 = ((p_Result_2_fu_2824_p4 == ap_const_lv8_11) ? 1'b1 : 1'b0);

assign tmp_120_fu_3263_p2 = p_new2_fu_3220_p4 >> tmp_119_fu_3259_p1;

assign tmp_121_fu_3269_p1 = tmp_120_fu_3263_p2[47:0];

assign tmp_122_fu_3617_p1 = p_Val2_7_reg_4640[15:0];

assign tmp_123_fu_4042_p1 = streamSource_V_1[0:0];

assign tmp_124_fu_4046_p3 = val_assign_reg_1751[ap_const_lv32_1];

assign tmp_125_fu_4060_p1 = val_assign_reg_1751[0:0];

assign tmp_126_fu_4082_p3 = val_assign_1_reg_2023[ap_const_lv32_1];

assign tmp_127_fu_4096_p1 = val_assign_1_reg_2023[0:0];

assign tmp_128_fu_4132_p1 = streamSource_V[0:0];

assign tmp_129_fu_4136_p3 = val_assign_2_reg_2136[ap_const_lv32_1];

assign tmp_12_fu_3283_p2 = ((p_0727_0_i_reg_1520 > ap_const_lv8_50) ? 1'b1 : 1'b0);

assign tmp_130_fu_4144_p1 = val_assign_2_reg_2136[0:0];

assign tmp_13_fu_3080_p3 = {{tmp_89_fu_3076_p1}, {ap_const_lv5_0}};

assign tmp_14_fu_3088_p2 = (tmp_13_fu_3080_p3 | ap_const_lv6_1F);

assign tmp_15_fu_3208_p2 = ((p_i02_0_i1210_i_reg_1509 == ap_const_lv2_2) ? 1'b1 : 1'b0);

assign tmp_16_fu_2739_p3 = {{i_0_i_reg_1476}, {1'b0}};

assign tmp_17_fu_2751_p1 = tpc[175:0];

assign tmp_18_fu_2892_p2 = (tmp_68_cast_reg_4352 + p_i0_0_i1207_i_cast_s_fu_2888_p1);

assign tmp_19_fu_3321_p1 = r_V_3_reg_1531;

assign tmp_20_fu_3326_p2 = ((type_V_reg_4409 == ap_const_lv8_70) ? 1'b1 : 1'b0);

assign tmp_21_fu_3486_p1 = tmp_topic_min_V_4_fu_3478_p3;

assign tmp_23_fu_3549_p2 = ((tmp_topic_min_V_4_reg_4868 < ap_const_lv16_32) ? 1'b1 : 1'b0);

assign tmp_24_fu_3554_p2 = ((tmp_topic_min_V_4_reg_4868 > ap_const_lv16_37) ? 1'b1 : 1'b0);

assign tmp_25_fu_3253_p2 = (p_shl_fu_3233_p3 - p_shl1_cast_fu_3249_p1);

assign tmp_26_fu_2923_p1 = p_i0_0_i1207_i_reg_1487[0:0];

assign tmp_29_fu_3416_p1 = tmp_topic_tot_sub_V_reg_4627;

assign tmp_2_fu_2902_p2 = ((p_i0_0_i1207_i_reg_1487 == ap_const_lv2_2) ? 1'b1 : 1'b0);

assign tmp_30_fu_2941_p2 = ((tmp_9_fu_2927_p3 > tmp_6_fu_2935_p2) ? 1'b1 : 1'b0);

assign tmp_31_fu_3589_p2 = ((i2_0_i_reg_1543 < ap_const_lv3_5) ? 1'b1 : 1'b0);

assign tmp_32_fu_3601_p1 = i2_0_i_reg_1543;

assign tmp_37_fu_3682_p2 = ((tmp_topic_min_V_1_lo_reg_4917 > tmp_topic_min_V_4_reg_4868) ? 1'b1 : 1'b0);

assign tmp_38_fu_3692_p2 = ((tmp_topic_max_V_1_lo_reg_4925 < tmp_topic_min_V_4_reg_4868) ? 1'b1 : 1'b0);

assign tmp_39_fu_3631_p3 = {{topics_sub_mac_V_loa_reg_4650}, {ap_const_lv48_248A07A8F9F2}};

assign tmp_40_fu_2947_p1 = tmp_9_fu_2927_p3;

assign tmp_44_fu_3799_p2 = ((p_i0_0_i_i_reg_1683 == ap_const_lv2_2) ? 1'b1 : 1'b0);

assign tmp_45_fu_3830_p2 = ((p_i01_0_i_i_reg_1694 == ap_const_lv2_2) ? 1'b1 : 1'b0);

assign tmp_46_fu_3861_p2 = ((p_i02_0_i_i_reg_1705 == ap_const_lv2_2) ? 1'b1 : 1'b0);

assign tmp_49_fu_3976_p2 = ((p_Result_11_fu_3966_p4 == ap_const_lv16_800) ? 1'b1 : 1'b0);

assign tmp_50_fu_3992_p2 = ((p_Result_13_fu_3982_p4 == ap_const_lv8_11) ? 1'b1 : 1'b0);

assign tmp_51_fu_3946_p2 = ((p_Result_14_fu_3936_p4 == ap_const_lv16_138A) ? 1'b1 : 1'b0);

assign tmp_53_fu_2951_p1 = tmp_6_fu_2935_p2;

integer ap_tvar_int_0;

always @ (tpc_load_reg_4324) begin
    for (ap_tvar_int_0 = 64 - 1; ap_tvar_int_0 >= 0; ap_tvar_int_0 = ap_tvar_int_0 - 1) begin
        if (ap_tvar_int_0 > ap_const_lv32_102 - ap_const_lv32_C3) begin
            tmp_59_fu_2955_p4[ap_tvar_int_0] = 1'b0;
        end else begin
            tmp_59_fu_2955_p4[ap_tvar_int_0] = tpc_load_reg_4324[ap_const_lv32_102 - ap_tvar_int_0];
        end
    end
end

assign tmp_64_fu_2964_p2 = (tmp_40_fu_2947_p1 - tmp_53_fu_2951_p1);

assign tmp_68_cast_fu_2747_p1 = tmp_16_fu_2739_p3;

assign tmp_68_fu_2970_p2 = (tmp_40_fu_2947_p1 ^ ap_const_lv7_3F);

assign tmp_69_cast_fu_2897_p1 = tmp_18_fu_2892_p2;

assign tmp_69_fu_2976_p2 = (tmp_53_fu_2951_p1 - tmp_40_fu_2947_p1);

assign tmp_6_fu_2935_p2 = (tmp_9_fu_2927_p3 | ap_const_lv6_1F);

assign tmp_70_fu_2982_p3 = ((tmp_30_fu_2941_p2[0:0] === 1'b1) ? tmp_64_fu_2964_p2 : tmp_69_fu_2976_p2);

assign tmp_71_cast_fu_3050_p1 = tmp_71_fu_3045_p2;

assign tmp_71_fu_3045_p2 = (tmp_68_cast_reg_4352 + p_i01_0_i1208_i_cast_fu_3041_p1);

assign tmp_72_fu_2990_p3 = ((tmp_30_fu_2941_p2[0:0] === 1'b1) ? tmp_59_fu_2955_p4 : p_new_fu_2914_p4);

assign tmp_73_fu_2998_p3 = ((tmp_30_fu_2941_p2[0:0] === 1'b1) ? tmp_68_fu_2970_p2 : tmp_40_fu_2947_p1);

assign tmp_74_fu_3370_p3 = {{r_V_3_reg_1531}, {1'b0}};

assign tmp_75_cast_fu_3410_p1 = tmp_74_reg_4555;

assign tmp_75_fu_3378_p1 = tmp_74_fu_3370_p3;

assign tmp_76_fu_3385_p2 = (tmp_74_fu_3370_p3 | ap_const_lv9_1);

assign tmp_77_fu_3391_p3 = {{ap_const_lv55_0}, {tmp_76_fu_3385_p2}};

assign tmp_78_cast_fu_3203_p1 = tmp_78_fu_3198_p2;

assign tmp_78_fu_3198_p2 = (tmp_68_cast_reg_4352 + p_i02_0_i1210_i_cast_fu_3194_p1);

assign tmp_79_fu_3006_p2 = (ap_const_lv7_3F - tmp_70_fu_2982_p3);

always @ (*) begin
    tmp_7_fu_2668_p4 = tpc39_part_set_fu_2656_p5;
    tmp_7_fu_2668_p4[ap_const_lv32_262] = |(1'b0);
end

assign tmp_80_fu_3012_p1 = tmp_73_fu_2998_p3;

assign tmp_81_cast_fu_3794_p1 = tmp_81_fu_3789_p2;

assign tmp_81_fu_3789_p2 = (tmp_75_cast_reg_4713 + p_i0_0_i_i_cast_cast_fu_3785_p1);

assign tmp_82_cast_fu_3825_p1 = tmp_82_fu_3820_p2;

assign tmp_82_fu_3820_p2 = (tmp_75_cast_reg_4713 + p_i01_0_i_i_cast_cas_fu_3816_p1);

assign tmp_83_cast_fu_3856_p1 = tmp_83_fu_3851_p2;

assign tmp_83_fu_3851_p2 = (tmp_75_cast_reg_4713 + p_i02_0_i_i_cast_cas_fu_3847_p1);

assign tmp_84_fu_3022_p1 = tmp_79_reg_4436;

assign tmp_85_fu_3016_p2 = tmp_72_fu_2990_p3 >> tmp_80_fu_3012_p1;

assign tmp_86_fu_3025_p2 = ap_const_lv64_FFFFFFFFFFFFFFFF >> tmp_84_fu_3022_p1;

assign tmp_87_fu_3031_p2 = (tmp_85_reg_4441 & tmp_86_fu_3025_p2);

assign tmp_89_fu_3076_p1 = p_i01_0_i1208_i_reg_1498[0:0];

assign tmp_8_fu_2818_p2 = ((p_Result_s_fu_2808_p4 == ap_const_lv16_800) ? 1'b1 : 1'b0);

assign tmp_90_fu_3094_p2 = ((tmp_13_fu_3080_p3 > tmp_14_fu_3088_p2) ? 1'b1 : 1'b0);

assign tmp_91_fu_3100_p1 = tmp_13_fu_3080_p3;

assign tmp_92_fu_3104_p1 = tmp_14_fu_3088_p2;

integer ap_tvar_int_1;

always @ (tpc_load_reg_4324) begin
    for (ap_tvar_int_1 = 64 - 1; ap_tvar_int_1 >= 0; ap_tvar_int_1 = ap_tvar_int_1 - 1) begin
        if (ap_tvar_int_1 > ap_const_lv32_142 - ap_const_lv32_103) begin
            tmp_93_fu_3108_p4[ap_tvar_int_1] = 1'b0;
        end else begin
            tmp_93_fu_3108_p4[ap_tvar_int_1] = tpc_load_reg_4324[ap_const_lv32_142 - ap_tvar_int_1];
        end
    end
end

assign tmp_94_fu_3117_p2 = (tmp_91_fu_3100_p1 - tmp_92_fu_3104_p1);

assign tmp_95_fu_3123_p2 = (tmp_91_fu_3100_p1 ^ ap_const_lv7_3F);

assign tmp_96_fu_3129_p2 = (tmp_92_fu_3104_p1 - tmp_91_fu_3100_p1);

assign tmp_97_fu_3135_p3 = ((tmp_90_fu_3094_p2[0:0] === 1'b1) ? tmp_94_fu_3117_p2 : tmp_96_fu_3129_p2);

assign tmp_98_fu_3143_p3 = ((tmp_90_fu_3094_p2[0:0] === 1'b1) ? tmp_93_fu_3108_p4 : p_new1_fu_3067_p4);

assign tmp_99_fu_3151_p3 = ((tmp_90_fu_3094_p2[0:0] === 1'b1) ? tmp_95_fu_3123_p2 : tmp_91_fu_3100_p1);

assign tmp_9_fu_2927_p3 = {{tmp_26_fu_2923_p1}, {ap_const_lv5_0}};

assign tmp_fu_2732_p1 = i_0_i_reg_1476;

assign tmp_s_fu_3055_p2 = ((p_i01_0_i1208_i_reg_1498 == ap_const_lv2_2) ? 1'b1 : 1'b0);

assign tmp_topic_count_V_1_fu_3677_p2 = (t_V_3_reg_4910 + ap_const_lv16_1);

assign tmp_topic_klm_r_V_fu_3413_p1 = $signed(topics_klm_r_V_load_reg_4702);

assign tmp_topic_min_V_2_fu_3696_p3 = ((tmp_38_fu_3692_p2[0:0] === 1'b1) ? tmp_topic_min_V_4_reg_4868 : tmp_topic_max_V_1_lo_reg_4925);

assign tmp_topic_min_V_4_fu_3478_p3 = {{p_0397_0_i_0_fu_3460_p4}, {p_0397_0_i_1_fu_3469_p4}};

assign tmp_topic_sum_V_1_fu_3702_p2 = (tmp_topic_sum_V_2_lo_reg_4933 + tmp_21_reg_4878);

assign tmp_topic_tot_sub_V_1_fu_3444_p2 = (tmp_topic_tot_sub_V_reg_4627 + ap_const_lv3_1);

assign topics_sub_ip_dest_V_d0 = tmp_87_fu_3031_p2[31:0];

assign topics_sub_ip_src_V_d0 = tmp_105_fu_3184_p2[31:0];

assign tpc16_part_set_fu_2644_p5 = {{tpc[32'd610 : 32'd195]}, {ap_const_lv16_0}, {tpc[32'd178 : 32'd0]}};

assign tpc39_part_set_fu_2656_p5 = {{tpc16_part_set_fu_2644_p5[32'd610 : 32'd499]}, {ap_const_lv80_FDE80000}, {tpc16_part_set_fu_2644_p5[32'd418 : 32'd0]}};

assign tpc46_part_set_fu_2690_p5 = {{tpc_part_set_fu_2678_p5[32'd610 : 32'd546]}, {ap_const_lv32_42480000}, {tpc_part_set_fu_2678_p5[32'd513 : 32'd0]}};

assign tpc49_part_set_fu_2702_p5 = {{tpc46_part_set_fu_2690_p5[32'd610 : 32'd578]}, {ap_const_lv32_3F800000}, {tpc46_part_set_fu_2690_p5[32'd545 : 32'd0]}};

assign tpc56_part_set_fu_2714_p5 = {{tpc49_part_set_fu_2702_p5[32'd610 : 32'd610]}, {ap_const_lv16_1}, {tpc49_part_set_fu_2702_p5[32'd593 : 32'd0]}};

assign tpc_part_set_fu_2678_p5 = {{tmp_7_fu_2668_p4[32'd610 : 32'd179]}, {ap_const_lv3_0}, {tmp_7_fu_2668_p4[32'd175 : 32'd0]}};

always @ (posedge ap_clk) begin
    tmp_reg_4334[63:9] <= 55'b0000000000000000000000000000000000000000000000000000000;
    tmp_68_cast_reg_4352[0] <= 1'b0;
    tmp_68_cast_reg_4352[10] <= 1'b0;
    tmp_79_reg_4436[0] <= 1'b0;
    tmp_100_reg_4459[0] <= 1'b0;
    tmp_19_reg_4505[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
    topics_exec_0_addr_reg_4525[8] <= 1'b0;
    topics_exec_1_addr_reg_4545[8] <= 1'b0;
    topics_exec_2_addr_1_reg_4550[8] <= 1'b0;
    tmp_74_reg_4555[0] <= 1'b0;
    topics_tot_sub_V_add_1_reg_4590[8] <= 1'b0;
    topics_exec_3_addr_1_reg_4607[8] <= 1'b0;
    topics_exec_4_addr_1_reg_4612[8] <= 1'b0;
    topics_klm_r_V_addr_reg_4617[8] <= 1'b0;
    topics_data_V_addr_1_reg_4622[8] <= 1'b0;
    topics_count_V_addr_1_reg_4635[8] <= 1'b0;
    topics_avg_V_addr_reg_4655[8] <= 1'b0;
    topics_min_V_addr_reg_4660[8] <= 1'b0;
    topics_max_V_addr_reg_4665[8] <= 1'b0;
    topics_sum_V_addr_reg_4670[8] <= 1'b0;
    topics_klm_x_hat_add_1_reg_4687[8] <= 1'b0;
    topics_klm_p_addr_reg_4692[8] <= 1'b0;
    topics_klm_x_prev_V_1_reg_4697[8] <= 1'b0;
    topics_vld_addr_reg_4708[8] <= 1'b0;
    tmp_75_cast_reg_4713[0] <= 1'b0;
    tmp_75_cast_reg_4713[9] <= 1'b0;
    tmp_21_reg_4878[31:16] <= 16'b0000000000000000;
end

endmodule //Block_codeRepl1510_p
