
plants_board_stm2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a04c  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000045c  0800a22c  0800a22c  0000b22c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a688  0800a688  0000c068  2**0
                  CONTENTS
  4 .ARM          00000008  0800a688  0800a688  0000b688  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a690  0800a690  0000c068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  0800a690  0800a690  0000b690  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000008  0800a698  0800a698  0000b698  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  0800a6a0  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000079c  20000068  0800a708  0000c068  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000804  0800a708  0000c804  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c068  2**0
                  CONTENTS, READONLY
 12 .debug_info   000341eb  00000000  00000000  0000c098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004bd1  00000000  00000000  00040283  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001f08  00000000  00000000  00044e58  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001805  00000000  00000000  00046d60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00025741  00000000  00000000  00048565  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001fee3  00000000  00000000  0006dca6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f147a  00000000  00000000  0008db89  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0017f003  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000a598  00000000  00000000  0017f048  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006a  00000000  00000000  001895e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000068 	.word	0x20000068
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800a214 	.word	0x0800a214

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	2000006c 	.word	0x2000006c
 800021c:	0800a214 	.word	0x0800a214

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_dmul>:
 80002c0:	b570      	push	{r4, r5, r6, lr}
 80002c2:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80002c6:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80002ca:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80002ce:	bf1d      	ittte	ne
 80002d0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80002d4:	ea94 0f0c 	teqne	r4, ip
 80002d8:	ea95 0f0c 	teqne	r5, ip
 80002dc:	f000 f8de 	bleq	800049c <__aeabi_dmul+0x1dc>
 80002e0:	442c      	add	r4, r5
 80002e2:	ea81 0603 	eor.w	r6, r1, r3
 80002e6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80002ea:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80002ee:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80002f2:	bf18      	it	ne
 80002f4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80002f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80002fc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000300:	d038      	beq.n	8000374 <__aeabi_dmul+0xb4>
 8000302:	fba0 ce02 	umull	ip, lr, r0, r2
 8000306:	f04f 0500 	mov.w	r5, #0
 800030a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800030e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000312:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000316:	f04f 0600 	mov.w	r6, #0
 800031a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800031e:	f09c 0f00 	teq	ip, #0
 8000322:	bf18      	it	ne
 8000324:	f04e 0e01 	orrne.w	lr, lr, #1
 8000328:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 800032c:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000330:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000334:	d204      	bcs.n	8000340 <__aeabi_dmul+0x80>
 8000336:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800033a:	416d      	adcs	r5, r5
 800033c:	eb46 0606 	adc.w	r6, r6, r6
 8000340:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000344:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000348:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800034c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000350:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000354:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000358:	bf88      	it	hi
 800035a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800035e:	d81e      	bhi.n	800039e <__aeabi_dmul+0xde>
 8000360:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000364:	bf08      	it	eq
 8000366:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800036a:	f150 0000 	adcs.w	r0, r0, #0
 800036e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000372:	bd70      	pop	{r4, r5, r6, pc}
 8000374:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000378:	ea46 0101 	orr.w	r1, r6, r1
 800037c:	ea40 0002 	orr.w	r0, r0, r2
 8000380:	ea81 0103 	eor.w	r1, r1, r3
 8000384:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000388:	bfc2      	ittt	gt
 800038a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800038e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000392:	bd70      	popgt	{r4, r5, r6, pc}
 8000394:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000398:	f04f 0e00 	mov.w	lr, #0
 800039c:	3c01      	subs	r4, #1
 800039e:	f300 80ab 	bgt.w	80004f8 <__aeabi_dmul+0x238>
 80003a2:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80003a6:	bfde      	ittt	le
 80003a8:	2000      	movle	r0, #0
 80003aa:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80003ae:	bd70      	pople	{r4, r5, r6, pc}
 80003b0:	f1c4 0400 	rsb	r4, r4, #0
 80003b4:	3c20      	subs	r4, #32
 80003b6:	da35      	bge.n	8000424 <__aeabi_dmul+0x164>
 80003b8:	340c      	adds	r4, #12
 80003ba:	dc1b      	bgt.n	80003f4 <__aeabi_dmul+0x134>
 80003bc:	f104 0414 	add.w	r4, r4, #20
 80003c0:	f1c4 0520 	rsb	r5, r4, #32
 80003c4:	fa00 f305 	lsl.w	r3, r0, r5
 80003c8:	fa20 f004 	lsr.w	r0, r0, r4
 80003cc:	fa01 f205 	lsl.w	r2, r1, r5
 80003d0:	ea40 0002 	orr.w	r0, r0, r2
 80003d4:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80003d8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80003dc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80003e0:	fa21 f604 	lsr.w	r6, r1, r4
 80003e4:	eb42 0106 	adc.w	r1, r2, r6
 80003e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003ec:	bf08      	it	eq
 80003ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003f2:	bd70      	pop	{r4, r5, r6, pc}
 80003f4:	f1c4 040c 	rsb	r4, r4, #12
 80003f8:	f1c4 0520 	rsb	r5, r4, #32
 80003fc:	fa00 f304 	lsl.w	r3, r0, r4
 8000400:	fa20 f005 	lsr.w	r0, r0, r5
 8000404:	fa01 f204 	lsl.w	r2, r1, r4
 8000408:	ea40 0002 	orr.w	r0, r0, r2
 800040c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000410:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000414:	f141 0100 	adc.w	r1, r1, #0
 8000418:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800041c:	bf08      	it	eq
 800041e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000422:	bd70      	pop	{r4, r5, r6, pc}
 8000424:	f1c4 0520 	rsb	r5, r4, #32
 8000428:	fa00 f205 	lsl.w	r2, r0, r5
 800042c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000430:	fa20 f304 	lsr.w	r3, r0, r4
 8000434:	fa01 f205 	lsl.w	r2, r1, r5
 8000438:	ea43 0302 	orr.w	r3, r3, r2
 800043c:	fa21 f004 	lsr.w	r0, r1, r4
 8000440:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000444:	fa21 f204 	lsr.w	r2, r1, r4
 8000448:	ea20 0002 	bic.w	r0, r0, r2
 800044c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000450:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000454:	bf08      	it	eq
 8000456:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800045a:	bd70      	pop	{r4, r5, r6, pc}
 800045c:	f094 0f00 	teq	r4, #0
 8000460:	d10f      	bne.n	8000482 <__aeabi_dmul+0x1c2>
 8000462:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000466:	0040      	lsls	r0, r0, #1
 8000468:	eb41 0101 	adc.w	r1, r1, r1
 800046c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000470:	bf08      	it	eq
 8000472:	3c01      	subeq	r4, #1
 8000474:	d0f7      	beq.n	8000466 <__aeabi_dmul+0x1a6>
 8000476:	ea41 0106 	orr.w	r1, r1, r6
 800047a:	f095 0f00 	teq	r5, #0
 800047e:	bf18      	it	ne
 8000480:	4770      	bxne	lr
 8000482:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000486:	0052      	lsls	r2, r2, #1
 8000488:	eb43 0303 	adc.w	r3, r3, r3
 800048c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000490:	bf08      	it	eq
 8000492:	3d01      	subeq	r5, #1
 8000494:	d0f7      	beq.n	8000486 <__aeabi_dmul+0x1c6>
 8000496:	ea43 0306 	orr.w	r3, r3, r6
 800049a:	4770      	bx	lr
 800049c:	ea94 0f0c 	teq	r4, ip
 80004a0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80004a4:	bf18      	it	ne
 80004a6:	ea95 0f0c 	teqne	r5, ip
 80004aa:	d00c      	beq.n	80004c6 <__aeabi_dmul+0x206>
 80004ac:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80004b0:	bf18      	it	ne
 80004b2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80004b6:	d1d1      	bne.n	800045c <__aeabi_dmul+0x19c>
 80004b8:	ea81 0103 	eor.w	r1, r1, r3
 80004bc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80004c0:	f04f 0000 	mov.w	r0, #0
 80004c4:	bd70      	pop	{r4, r5, r6, pc}
 80004c6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80004ca:	bf06      	itte	eq
 80004cc:	4610      	moveq	r0, r2
 80004ce:	4619      	moveq	r1, r3
 80004d0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80004d4:	d019      	beq.n	800050a <__aeabi_dmul+0x24a>
 80004d6:	ea94 0f0c 	teq	r4, ip
 80004da:	d102      	bne.n	80004e2 <__aeabi_dmul+0x222>
 80004dc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80004e0:	d113      	bne.n	800050a <__aeabi_dmul+0x24a>
 80004e2:	ea95 0f0c 	teq	r5, ip
 80004e6:	d105      	bne.n	80004f4 <__aeabi_dmul+0x234>
 80004e8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80004ec:	bf1c      	itt	ne
 80004ee:	4610      	movne	r0, r2
 80004f0:	4619      	movne	r1, r3
 80004f2:	d10a      	bne.n	800050a <__aeabi_dmul+0x24a>
 80004f4:	ea81 0103 	eor.w	r1, r1, r3
 80004f8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80004fc:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd70      	pop	{r4, r5, r6, pc}
 800050a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800050e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000512:	bd70      	pop	{r4, r5, r6, pc}

08000514 <__aeabi_drsub>:
 8000514:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000518:	e002      	b.n	8000520 <__adddf3>
 800051a:	bf00      	nop

0800051c <__aeabi_dsub>:
 800051c:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000520 <__adddf3>:
 8000520:	b530      	push	{r4, r5, lr}
 8000522:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000526:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800052a:	ea94 0f05 	teq	r4, r5
 800052e:	bf08      	it	eq
 8000530:	ea90 0f02 	teqeq	r0, r2
 8000534:	bf1f      	itttt	ne
 8000536:	ea54 0c00 	orrsne.w	ip, r4, r0
 800053a:	ea55 0c02 	orrsne.w	ip, r5, r2
 800053e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000542:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000546:	f000 80e2 	beq.w	800070e <__adddf3+0x1ee>
 800054a:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800054e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000552:	bfb8      	it	lt
 8000554:	426d      	neglt	r5, r5
 8000556:	dd0c      	ble.n	8000572 <__adddf3+0x52>
 8000558:	442c      	add	r4, r5
 800055a:	ea80 0202 	eor.w	r2, r0, r2
 800055e:	ea81 0303 	eor.w	r3, r1, r3
 8000562:	ea82 0000 	eor.w	r0, r2, r0
 8000566:	ea83 0101 	eor.w	r1, r3, r1
 800056a:	ea80 0202 	eor.w	r2, r0, r2
 800056e:	ea81 0303 	eor.w	r3, r1, r3
 8000572:	2d36      	cmp	r5, #54	@ 0x36
 8000574:	bf88      	it	hi
 8000576:	bd30      	pophi	{r4, r5, pc}
 8000578:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 800057c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000580:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000584:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000588:	d002      	beq.n	8000590 <__adddf3+0x70>
 800058a:	4240      	negs	r0, r0
 800058c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000590:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000594:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000598:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800059c:	d002      	beq.n	80005a4 <__adddf3+0x84>
 800059e:	4252      	negs	r2, r2
 80005a0:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80005a4:	ea94 0f05 	teq	r4, r5
 80005a8:	f000 80a7 	beq.w	80006fa <__adddf3+0x1da>
 80005ac:	f1a4 0401 	sub.w	r4, r4, #1
 80005b0:	f1d5 0e20 	rsbs	lr, r5, #32
 80005b4:	db0d      	blt.n	80005d2 <__adddf3+0xb2>
 80005b6:	fa02 fc0e 	lsl.w	ip, r2, lr
 80005ba:	fa22 f205 	lsr.w	r2, r2, r5
 80005be:	1880      	adds	r0, r0, r2
 80005c0:	f141 0100 	adc.w	r1, r1, #0
 80005c4:	fa03 f20e 	lsl.w	r2, r3, lr
 80005c8:	1880      	adds	r0, r0, r2
 80005ca:	fa43 f305 	asr.w	r3, r3, r5
 80005ce:	4159      	adcs	r1, r3
 80005d0:	e00e      	b.n	80005f0 <__adddf3+0xd0>
 80005d2:	f1a5 0520 	sub.w	r5, r5, #32
 80005d6:	f10e 0e20 	add.w	lr, lr, #32
 80005da:	2a01      	cmp	r2, #1
 80005dc:	fa03 fc0e 	lsl.w	ip, r3, lr
 80005e0:	bf28      	it	cs
 80005e2:	f04c 0c02 	orrcs.w	ip, ip, #2
 80005e6:	fa43 f305 	asr.w	r3, r3, r5
 80005ea:	18c0      	adds	r0, r0, r3
 80005ec:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80005f0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005f4:	d507      	bpl.n	8000606 <__adddf3+0xe6>
 80005f6:	f04f 0e00 	mov.w	lr, #0
 80005fa:	f1dc 0c00 	rsbs	ip, ip, #0
 80005fe:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000602:	eb6e 0101 	sbc.w	r1, lr, r1
 8000606:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800060a:	d31b      	bcc.n	8000644 <__adddf3+0x124>
 800060c:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000610:	d30c      	bcc.n	800062c <__adddf3+0x10c>
 8000612:	0849      	lsrs	r1, r1, #1
 8000614:	ea5f 0030 	movs.w	r0, r0, rrx
 8000618:	ea4f 0c3c 	mov.w	ip, ip, rrx
 800061c:	f104 0401 	add.w	r4, r4, #1
 8000620:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000624:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000628:	f080 809a 	bcs.w	8000760 <__adddf3+0x240>
 800062c:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000630:	bf08      	it	eq
 8000632:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000636:	f150 0000 	adcs.w	r0, r0, #0
 800063a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800063e:	ea41 0105 	orr.w	r1, r1, r5
 8000642:	bd30      	pop	{r4, r5, pc}
 8000644:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000648:	4140      	adcs	r0, r0
 800064a:	eb41 0101 	adc.w	r1, r1, r1
 800064e:	3c01      	subs	r4, #1
 8000650:	bf28      	it	cs
 8000652:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000656:	d2e9      	bcs.n	800062c <__adddf3+0x10c>
 8000658:	f091 0f00 	teq	r1, #0
 800065c:	bf04      	itt	eq
 800065e:	4601      	moveq	r1, r0
 8000660:	2000      	moveq	r0, #0
 8000662:	fab1 f381 	clz	r3, r1
 8000666:	bf08      	it	eq
 8000668:	3320      	addeq	r3, #32
 800066a:	f1a3 030b 	sub.w	r3, r3, #11
 800066e:	f1b3 0220 	subs.w	r2, r3, #32
 8000672:	da0c      	bge.n	800068e <__adddf3+0x16e>
 8000674:	320c      	adds	r2, #12
 8000676:	dd08      	ble.n	800068a <__adddf3+0x16a>
 8000678:	f102 0c14 	add.w	ip, r2, #20
 800067c:	f1c2 020c 	rsb	r2, r2, #12
 8000680:	fa01 f00c 	lsl.w	r0, r1, ip
 8000684:	fa21 f102 	lsr.w	r1, r1, r2
 8000688:	e00c      	b.n	80006a4 <__adddf3+0x184>
 800068a:	f102 0214 	add.w	r2, r2, #20
 800068e:	bfd8      	it	le
 8000690:	f1c2 0c20 	rsble	ip, r2, #32
 8000694:	fa01 f102 	lsl.w	r1, r1, r2
 8000698:	fa20 fc0c 	lsr.w	ip, r0, ip
 800069c:	bfdc      	itt	le
 800069e:	ea41 010c 	orrle.w	r1, r1, ip
 80006a2:	4090      	lslle	r0, r2
 80006a4:	1ae4      	subs	r4, r4, r3
 80006a6:	bfa2      	ittt	ge
 80006a8:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80006ac:	4329      	orrge	r1, r5
 80006ae:	bd30      	popge	{r4, r5, pc}
 80006b0:	ea6f 0404 	mvn.w	r4, r4
 80006b4:	3c1f      	subs	r4, #31
 80006b6:	da1c      	bge.n	80006f2 <__adddf3+0x1d2>
 80006b8:	340c      	adds	r4, #12
 80006ba:	dc0e      	bgt.n	80006da <__adddf3+0x1ba>
 80006bc:	f104 0414 	add.w	r4, r4, #20
 80006c0:	f1c4 0220 	rsb	r2, r4, #32
 80006c4:	fa20 f004 	lsr.w	r0, r0, r4
 80006c8:	fa01 f302 	lsl.w	r3, r1, r2
 80006cc:	ea40 0003 	orr.w	r0, r0, r3
 80006d0:	fa21 f304 	lsr.w	r3, r1, r4
 80006d4:	ea45 0103 	orr.w	r1, r5, r3
 80006d8:	bd30      	pop	{r4, r5, pc}
 80006da:	f1c4 040c 	rsb	r4, r4, #12
 80006de:	f1c4 0220 	rsb	r2, r4, #32
 80006e2:	fa20 f002 	lsr.w	r0, r0, r2
 80006e6:	fa01 f304 	lsl.w	r3, r1, r4
 80006ea:	ea40 0003 	orr.w	r0, r0, r3
 80006ee:	4629      	mov	r1, r5
 80006f0:	bd30      	pop	{r4, r5, pc}
 80006f2:	fa21 f004 	lsr.w	r0, r1, r4
 80006f6:	4629      	mov	r1, r5
 80006f8:	bd30      	pop	{r4, r5, pc}
 80006fa:	f094 0f00 	teq	r4, #0
 80006fe:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000702:	bf06      	itte	eq
 8000704:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000708:	3401      	addeq	r4, #1
 800070a:	3d01      	subne	r5, #1
 800070c:	e74e      	b.n	80005ac <__adddf3+0x8c>
 800070e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000712:	bf18      	it	ne
 8000714:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000718:	d029      	beq.n	800076e <__adddf3+0x24e>
 800071a:	ea94 0f05 	teq	r4, r5
 800071e:	bf08      	it	eq
 8000720:	ea90 0f02 	teqeq	r0, r2
 8000724:	d005      	beq.n	8000732 <__adddf3+0x212>
 8000726:	ea54 0c00 	orrs.w	ip, r4, r0
 800072a:	bf04      	itt	eq
 800072c:	4619      	moveq	r1, r3
 800072e:	4610      	moveq	r0, r2
 8000730:	bd30      	pop	{r4, r5, pc}
 8000732:	ea91 0f03 	teq	r1, r3
 8000736:	bf1e      	ittt	ne
 8000738:	2100      	movne	r1, #0
 800073a:	2000      	movne	r0, #0
 800073c:	bd30      	popne	{r4, r5, pc}
 800073e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000742:	d105      	bne.n	8000750 <__adddf3+0x230>
 8000744:	0040      	lsls	r0, r0, #1
 8000746:	4149      	adcs	r1, r1
 8000748:	bf28      	it	cs
 800074a:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800074e:	bd30      	pop	{r4, r5, pc}
 8000750:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000754:	bf3c      	itt	cc
 8000756:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800075a:	bd30      	popcc	{r4, r5, pc}
 800075c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000760:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000764:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000768:	f04f 0000 	mov.w	r0, #0
 800076c:	bd30      	pop	{r4, r5, pc}
 800076e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000772:	bf1a      	itte	ne
 8000774:	4619      	movne	r1, r3
 8000776:	4610      	movne	r0, r2
 8000778:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800077c:	bf1c      	itt	ne
 800077e:	460b      	movne	r3, r1
 8000780:	4602      	movne	r2, r0
 8000782:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000786:	bf06      	itte	eq
 8000788:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800078c:	ea91 0f03 	teqeq	r1, r3
 8000790:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000794:	bd30      	pop	{r4, r5, pc}
 8000796:	bf00      	nop

08000798 <__aeabi_ui2d>:
 8000798:	f090 0f00 	teq	r0, #0
 800079c:	bf04      	itt	eq
 800079e:	2100      	moveq	r1, #0
 80007a0:	4770      	bxeq	lr
 80007a2:	b530      	push	{r4, r5, lr}
 80007a4:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80007a8:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80007ac:	f04f 0500 	mov.w	r5, #0
 80007b0:	f04f 0100 	mov.w	r1, #0
 80007b4:	e750      	b.n	8000658 <__adddf3+0x138>
 80007b6:	bf00      	nop

080007b8 <__aeabi_i2d>:
 80007b8:	f090 0f00 	teq	r0, #0
 80007bc:	bf04      	itt	eq
 80007be:	2100      	moveq	r1, #0
 80007c0:	4770      	bxeq	lr
 80007c2:	b530      	push	{r4, r5, lr}
 80007c4:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80007c8:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80007cc:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80007d0:	bf48      	it	mi
 80007d2:	4240      	negmi	r0, r0
 80007d4:	f04f 0100 	mov.w	r1, #0
 80007d8:	e73e      	b.n	8000658 <__adddf3+0x138>
 80007da:	bf00      	nop

080007dc <__aeabi_f2d>:
 80007dc:	0042      	lsls	r2, r0, #1
 80007de:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80007e2:	ea4f 0131 	mov.w	r1, r1, rrx
 80007e6:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80007ea:	bf1f      	itttt	ne
 80007ec:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80007f0:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80007f4:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80007f8:	4770      	bxne	lr
 80007fa:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80007fe:	bf08      	it	eq
 8000800:	4770      	bxeq	lr
 8000802:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000806:	bf04      	itt	eq
 8000808:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 800080c:	4770      	bxeq	lr
 800080e:	b530      	push	{r4, r5, lr}
 8000810:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000814:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000818:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800081c:	e71c      	b.n	8000658 <__adddf3+0x138>
 800081e:	bf00      	nop

08000820 <__aeabi_ul2d>:
 8000820:	ea50 0201 	orrs.w	r2, r0, r1
 8000824:	bf08      	it	eq
 8000826:	4770      	bxeq	lr
 8000828:	b530      	push	{r4, r5, lr}
 800082a:	f04f 0500 	mov.w	r5, #0
 800082e:	e00a      	b.n	8000846 <__aeabi_l2d+0x16>

08000830 <__aeabi_l2d>:
 8000830:	ea50 0201 	orrs.w	r2, r0, r1
 8000834:	bf08      	it	eq
 8000836:	4770      	bxeq	lr
 8000838:	b530      	push	{r4, r5, lr}
 800083a:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800083e:	d502      	bpl.n	8000846 <__aeabi_l2d+0x16>
 8000840:	4240      	negs	r0, r0
 8000842:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000846:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800084a:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800084e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000852:	f43f aed8 	beq.w	8000606 <__adddf3+0xe6>
 8000856:	f04f 0203 	mov.w	r2, #3
 800085a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800085e:	bf18      	it	ne
 8000860:	3203      	addne	r2, #3
 8000862:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000866:	bf18      	it	ne
 8000868:	3203      	addne	r2, #3
 800086a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800086e:	f1c2 0320 	rsb	r3, r2, #32
 8000872:	fa00 fc03 	lsl.w	ip, r0, r3
 8000876:	fa20 f002 	lsr.w	r0, r0, r2
 800087a:	fa01 fe03 	lsl.w	lr, r1, r3
 800087e:	ea40 000e 	orr.w	r0, r0, lr
 8000882:	fa21 f102 	lsr.w	r1, r1, r2
 8000886:	4414      	add	r4, r2
 8000888:	e6bd      	b.n	8000606 <__adddf3+0xe6>
 800088a:	bf00      	nop

0800088c <__aeabi_d2iz>:
 800088c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000890:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000894:	d215      	bcs.n	80008c2 <__aeabi_d2iz+0x36>
 8000896:	d511      	bpl.n	80008bc <__aeabi_d2iz+0x30>
 8000898:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 800089c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80008a0:	d912      	bls.n	80008c8 <__aeabi_d2iz+0x3c>
 80008a2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80008a6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80008aa:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80008ae:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80008b2:	fa23 f002 	lsr.w	r0, r3, r2
 80008b6:	bf18      	it	ne
 80008b8:	4240      	negne	r0, r0
 80008ba:	4770      	bx	lr
 80008bc:	f04f 0000 	mov.w	r0, #0
 80008c0:	4770      	bx	lr
 80008c2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 80008c6:	d105      	bne.n	80008d4 <__aeabi_d2iz+0x48>
 80008c8:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 80008cc:	bf08      	it	eq
 80008ce:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 80008d2:	4770      	bx	lr
 80008d4:	f04f 0000 	mov.w	r0, #0
 80008d8:	4770      	bx	lr
 80008da:	bf00      	nop

080008dc <__aeabi_uldivmod>:
 80008dc:	b953      	cbnz	r3, 80008f4 <__aeabi_uldivmod+0x18>
 80008de:	b94a      	cbnz	r2, 80008f4 <__aeabi_uldivmod+0x18>
 80008e0:	2900      	cmp	r1, #0
 80008e2:	bf08      	it	eq
 80008e4:	2800      	cmpeq	r0, #0
 80008e6:	bf1c      	itt	ne
 80008e8:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80008ec:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80008f0:	f000 b96a 	b.w	8000bc8 <__aeabi_idiv0>
 80008f4:	f1ad 0c08 	sub.w	ip, sp, #8
 80008f8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80008fc:	f000 f806 	bl	800090c <__udivmoddi4>
 8000900:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000904:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000908:	b004      	add	sp, #16
 800090a:	4770      	bx	lr

0800090c <__udivmoddi4>:
 800090c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000910:	9d08      	ldr	r5, [sp, #32]
 8000912:	460c      	mov	r4, r1
 8000914:	2b00      	cmp	r3, #0
 8000916:	d14e      	bne.n	80009b6 <__udivmoddi4+0xaa>
 8000918:	4694      	mov	ip, r2
 800091a:	458c      	cmp	ip, r1
 800091c:	4686      	mov	lr, r0
 800091e:	fab2 f282 	clz	r2, r2
 8000922:	d962      	bls.n	80009ea <__udivmoddi4+0xde>
 8000924:	b14a      	cbz	r2, 800093a <__udivmoddi4+0x2e>
 8000926:	f1c2 0320 	rsb	r3, r2, #32
 800092a:	4091      	lsls	r1, r2
 800092c:	fa20 f303 	lsr.w	r3, r0, r3
 8000930:	fa0c fc02 	lsl.w	ip, ip, r2
 8000934:	4319      	orrs	r1, r3
 8000936:	fa00 fe02 	lsl.w	lr, r0, r2
 800093a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800093e:	fa1f f68c 	uxth.w	r6, ip
 8000942:	fbb1 f4f7 	udiv	r4, r1, r7
 8000946:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800094a:	fb07 1114 	mls	r1, r7, r4, r1
 800094e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000952:	fb04 f106 	mul.w	r1, r4, r6
 8000956:	4299      	cmp	r1, r3
 8000958:	d90a      	bls.n	8000970 <__udivmoddi4+0x64>
 800095a:	eb1c 0303 	adds.w	r3, ip, r3
 800095e:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 8000962:	f080 8112 	bcs.w	8000b8a <__udivmoddi4+0x27e>
 8000966:	4299      	cmp	r1, r3
 8000968:	f240 810f 	bls.w	8000b8a <__udivmoddi4+0x27e>
 800096c:	3c02      	subs	r4, #2
 800096e:	4463      	add	r3, ip
 8000970:	1a59      	subs	r1, r3, r1
 8000972:	fa1f f38e 	uxth.w	r3, lr
 8000976:	fbb1 f0f7 	udiv	r0, r1, r7
 800097a:	fb07 1110 	mls	r1, r7, r0, r1
 800097e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000982:	fb00 f606 	mul.w	r6, r0, r6
 8000986:	429e      	cmp	r6, r3
 8000988:	d90a      	bls.n	80009a0 <__udivmoddi4+0x94>
 800098a:	eb1c 0303 	adds.w	r3, ip, r3
 800098e:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 8000992:	f080 80fc 	bcs.w	8000b8e <__udivmoddi4+0x282>
 8000996:	429e      	cmp	r6, r3
 8000998:	f240 80f9 	bls.w	8000b8e <__udivmoddi4+0x282>
 800099c:	4463      	add	r3, ip
 800099e:	3802      	subs	r0, #2
 80009a0:	1b9b      	subs	r3, r3, r6
 80009a2:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80009a6:	2100      	movs	r1, #0
 80009a8:	b11d      	cbz	r5, 80009b2 <__udivmoddi4+0xa6>
 80009aa:	40d3      	lsrs	r3, r2
 80009ac:	2200      	movs	r2, #0
 80009ae:	e9c5 3200 	strd	r3, r2, [r5]
 80009b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80009b6:	428b      	cmp	r3, r1
 80009b8:	d905      	bls.n	80009c6 <__udivmoddi4+0xba>
 80009ba:	b10d      	cbz	r5, 80009c0 <__udivmoddi4+0xb4>
 80009bc:	e9c5 0100 	strd	r0, r1, [r5]
 80009c0:	2100      	movs	r1, #0
 80009c2:	4608      	mov	r0, r1
 80009c4:	e7f5      	b.n	80009b2 <__udivmoddi4+0xa6>
 80009c6:	fab3 f183 	clz	r1, r3
 80009ca:	2900      	cmp	r1, #0
 80009cc:	d146      	bne.n	8000a5c <__udivmoddi4+0x150>
 80009ce:	42a3      	cmp	r3, r4
 80009d0:	d302      	bcc.n	80009d8 <__udivmoddi4+0xcc>
 80009d2:	4290      	cmp	r0, r2
 80009d4:	f0c0 80f0 	bcc.w	8000bb8 <__udivmoddi4+0x2ac>
 80009d8:	1a86      	subs	r6, r0, r2
 80009da:	eb64 0303 	sbc.w	r3, r4, r3
 80009de:	2001      	movs	r0, #1
 80009e0:	2d00      	cmp	r5, #0
 80009e2:	d0e6      	beq.n	80009b2 <__udivmoddi4+0xa6>
 80009e4:	e9c5 6300 	strd	r6, r3, [r5]
 80009e8:	e7e3      	b.n	80009b2 <__udivmoddi4+0xa6>
 80009ea:	2a00      	cmp	r2, #0
 80009ec:	f040 8090 	bne.w	8000b10 <__udivmoddi4+0x204>
 80009f0:	eba1 040c 	sub.w	r4, r1, ip
 80009f4:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80009f8:	fa1f f78c 	uxth.w	r7, ip
 80009fc:	2101      	movs	r1, #1
 80009fe:	fbb4 f6f8 	udiv	r6, r4, r8
 8000a02:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000a06:	fb08 4416 	mls	r4, r8, r6, r4
 8000a0a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000a0e:	fb07 f006 	mul.w	r0, r7, r6
 8000a12:	4298      	cmp	r0, r3
 8000a14:	d908      	bls.n	8000a28 <__udivmoddi4+0x11c>
 8000a16:	eb1c 0303 	adds.w	r3, ip, r3
 8000a1a:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 8000a1e:	d202      	bcs.n	8000a26 <__udivmoddi4+0x11a>
 8000a20:	4298      	cmp	r0, r3
 8000a22:	f200 80cd 	bhi.w	8000bc0 <__udivmoddi4+0x2b4>
 8000a26:	4626      	mov	r6, r4
 8000a28:	1a1c      	subs	r4, r3, r0
 8000a2a:	fa1f f38e 	uxth.w	r3, lr
 8000a2e:	fbb4 f0f8 	udiv	r0, r4, r8
 8000a32:	fb08 4410 	mls	r4, r8, r0, r4
 8000a36:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000a3a:	fb00 f707 	mul.w	r7, r0, r7
 8000a3e:	429f      	cmp	r7, r3
 8000a40:	d908      	bls.n	8000a54 <__udivmoddi4+0x148>
 8000a42:	eb1c 0303 	adds.w	r3, ip, r3
 8000a46:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 8000a4a:	d202      	bcs.n	8000a52 <__udivmoddi4+0x146>
 8000a4c:	429f      	cmp	r7, r3
 8000a4e:	f200 80b0 	bhi.w	8000bb2 <__udivmoddi4+0x2a6>
 8000a52:	4620      	mov	r0, r4
 8000a54:	1bdb      	subs	r3, r3, r7
 8000a56:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000a5a:	e7a5      	b.n	80009a8 <__udivmoddi4+0x9c>
 8000a5c:	f1c1 0620 	rsb	r6, r1, #32
 8000a60:	408b      	lsls	r3, r1
 8000a62:	fa22 f706 	lsr.w	r7, r2, r6
 8000a66:	431f      	orrs	r7, r3
 8000a68:	fa20 fc06 	lsr.w	ip, r0, r6
 8000a6c:	fa04 f301 	lsl.w	r3, r4, r1
 8000a70:	ea43 030c 	orr.w	r3, r3, ip
 8000a74:	40f4      	lsrs	r4, r6
 8000a76:	fa00 f801 	lsl.w	r8, r0, r1
 8000a7a:	0c38      	lsrs	r0, r7, #16
 8000a7c:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000a80:	fbb4 fef0 	udiv	lr, r4, r0
 8000a84:	fa1f fc87 	uxth.w	ip, r7
 8000a88:	fb00 441e 	mls	r4, r0, lr, r4
 8000a8c:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000a90:	fb0e f90c 	mul.w	r9, lr, ip
 8000a94:	45a1      	cmp	r9, r4
 8000a96:	fa02 f201 	lsl.w	r2, r2, r1
 8000a9a:	d90a      	bls.n	8000ab2 <__udivmoddi4+0x1a6>
 8000a9c:	193c      	adds	r4, r7, r4
 8000a9e:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8000aa2:	f080 8084 	bcs.w	8000bae <__udivmoddi4+0x2a2>
 8000aa6:	45a1      	cmp	r9, r4
 8000aa8:	f240 8081 	bls.w	8000bae <__udivmoddi4+0x2a2>
 8000aac:	f1ae 0e02 	sub.w	lr, lr, #2
 8000ab0:	443c      	add	r4, r7
 8000ab2:	eba4 0409 	sub.w	r4, r4, r9
 8000ab6:	fa1f f983 	uxth.w	r9, r3
 8000aba:	fbb4 f3f0 	udiv	r3, r4, r0
 8000abe:	fb00 4413 	mls	r4, r0, r3, r4
 8000ac2:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000ac6:	fb03 fc0c 	mul.w	ip, r3, ip
 8000aca:	45a4      	cmp	ip, r4
 8000acc:	d907      	bls.n	8000ade <__udivmoddi4+0x1d2>
 8000ace:	193c      	adds	r4, r7, r4
 8000ad0:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8000ad4:	d267      	bcs.n	8000ba6 <__udivmoddi4+0x29a>
 8000ad6:	45a4      	cmp	ip, r4
 8000ad8:	d965      	bls.n	8000ba6 <__udivmoddi4+0x29a>
 8000ada:	3b02      	subs	r3, #2
 8000adc:	443c      	add	r4, r7
 8000ade:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000ae2:	fba0 9302 	umull	r9, r3, r0, r2
 8000ae6:	eba4 040c 	sub.w	r4, r4, ip
 8000aea:	429c      	cmp	r4, r3
 8000aec:	46ce      	mov	lr, r9
 8000aee:	469c      	mov	ip, r3
 8000af0:	d351      	bcc.n	8000b96 <__udivmoddi4+0x28a>
 8000af2:	d04e      	beq.n	8000b92 <__udivmoddi4+0x286>
 8000af4:	b155      	cbz	r5, 8000b0c <__udivmoddi4+0x200>
 8000af6:	ebb8 030e 	subs.w	r3, r8, lr
 8000afa:	eb64 040c 	sbc.w	r4, r4, ip
 8000afe:	fa04 f606 	lsl.w	r6, r4, r6
 8000b02:	40cb      	lsrs	r3, r1
 8000b04:	431e      	orrs	r6, r3
 8000b06:	40cc      	lsrs	r4, r1
 8000b08:	e9c5 6400 	strd	r6, r4, [r5]
 8000b0c:	2100      	movs	r1, #0
 8000b0e:	e750      	b.n	80009b2 <__udivmoddi4+0xa6>
 8000b10:	f1c2 0320 	rsb	r3, r2, #32
 8000b14:	fa20 f103 	lsr.w	r1, r0, r3
 8000b18:	fa0c fc02 	lsl.w	ip, ip, r2
 8000b1c:	fa24 f303 	lsr.w	r3, r4, r3
 8000b20:	4094      	lsls	r4, r2
 8000b22:	430c      	orrs	r4, r1
 8000b24:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000b28:	fa00 fe02 	lsl.w	lr, r0, r2
 8000b2c:	fa1f f78c 	uxth.w	r7, ip
 8000b30:	fbb3 f0f8 	udiv	r0, r3, r8
 8000b34:	fb08 3110 	mls	r1, r8, r0, r3
 8000b38:	0c23      	lsrs	r3, r4, #16
 8000b3a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000b3e:	fb00 f107 	mul.w	r1, r0, r7
 8000b42:	4299      	cmp	r1, r3
 8000b44:	d908      	bls.n	8000b58 <__udivmoddi4+0x24c>
 8000b46:	eb1c 0303 	adds.w	r3, ip, r3
 8000b4a:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 8000b4e:	d22c      	bcs.n	8000baa <__udivmoddi4+0x29e>
 8000b50:	4299      	cmp	r1, r3
 8000b52:	d92a      	bls.n	8000baa <__udivmoddi4+0x29e>
 8000b54:	3802      	subs	r0, #2
 8000b56:	4463      	add	r3, ip
 8000b58:	1a5b      	subs	r3, r3, r1
 8000b5a:	b2a4      	uxth	r4, r4
 8000b5c:	fbb3 f1f8 	udiv	r1, r3, r8
 8000b60:	fb08 3311 	mls	r3, r8, r1, r3
 8000b64:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000b68:	fb01 f307 	mul.w	r3, r1, r7
 8000b6c:	42a3      	cmp	r3, r4
 8000b6e:	d908      	bls.n	8000b82 <__udivmoddi4+0x276>
 8000b70:	eb1c 0404 	adds.w	r4, ip, r4
 8000b74:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 8000b78:	d213      	bcs.n	8000ba2 <__udivmoddi4+0x296>
 8000b7a:	42a3      	cmp	r3, r4
 8000b7c:	d911      	bls.n	8000ba2 <__udivmoddi4+0x296>
 8000b7e:	3902      	subs	r1, #2
 8000b80:	4464      	add	r4, ip
 8000b82:	1ae4      	subs	r4, r4, r3
 8000b84:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000b88:	e739      	b.n	80009fe <__udivmoddi4+0xf2>
 8000b8a:	4604      	mov	r4, r0
 8000b8c:	e6f0      	b.n	8000970 <__udivmoddi4+0x64>
 8000b8e:	4608      	mov	r0, r1
 8000b90:	e706      	b.n	80009a0 <__udivmoddi4+0x94>
 8000b92:	45c8      	cmp	r8, r9
 8000b94:	d2ae      	bcs.n	8000af4 <__udivmoddi4+0x1e8>
 8000b96:	ebb9 0e02 	subs.w	lr, r9, r2
 8000b9a:	eb63 0c07 	sbc.w	ip, r3, r7
 8000b9e:	3801      	subs	r0, #1
 8000ba0:	e7a8      	b.n	8000af4 <__udivmoddi4+0x1e8>
 8000ba2:	4631      	mov	r1, r6
 8000ba4:	e7ed      	b.n	8000b82 <__udivmoddi4+0x276>
 8000ba6:	4603      	mov	r3, r0
 8000ba8:	e799      	b.n	8000ade <__udivmoddi4+0x1d2>
 8000baa:	4630      	mov	r0, r6
 8000bac:	e7d4      	b.n	8000b58 <__udivmoddi4+0x24c>
 8000bae:	46d6      	mov	lr, sl
 8000bb0:	e77f      	b.n	8000ab2 <__udivmoddi4+0x1a6>
 8000bb2:	4463      	add	r3, ip
 8000bb4:	3802      	subs	r0, #2
 8000bb6:	e74d      	b.n	8000a54 <__udivmoddi4+0x148>
 8000bb8:	4606      	mov	r6, r0
 8000bba:	4623      	mov	r3, r4
 8000bbc:	4608      	mov	r0, r1
 8000bbe:	e70f      	b.n	80009e0 <__udivmoddi4+0xd4>
 8000bc0:	3e02      	subs	r6, #2
 8000bc2:	4463      	add	r3, ip
 8000bc4:	e730      	b.n	8000a28 <__udivmoddi4+0x11c>
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_idiv0>:
 8000bc8:	4770      	bx	lr
 8000bca:	bf00      	nop

08000bcc <_ZN9ChampiCanC1EP19FDCAN_HandleTypeDef>:

#include <string.h>
#include <ChampiCan.h>


ChampiCan::ChampiCan(FDCAN_HandleTypeDef *handle_fdcan) {
 8000bcc:	b580      	push	{r7, lr}
 8000bce:	b082      	sub	sp, #8
 8000bd0:	af00      	add	r7, sp, #0
 8000bd2:	6078      	str	r0, [r7, #4]
 8000bd4:	6039      	str	r1, [r7, #0]
 8000bd6:	4a15      	ldr	r2, [pc, #84]	@ (8000c2c <_ZN9ChampiCanC1EP19FDCAN_HandleTypeDef+0x60>)
 8000bd8:	687b      	ldr	r3, [r7, #4]
 8000bda:	601a      	str	r2, [r3, #0]
 8000bdc:	687b      	ldr	r3, [r7, #4]
 8000bde:	2200      	movs	r2, #0
 8000be0:	605a      	str	r2, [r3, #4]
 8000be2:	687b      	ldr	r3, [r7, #4]
 8000be4:	3308      	adds	r3, #8
 8000be6:	2224      	movs	r2, #36	@ 0x24
 8000be8:	2100      	movs	r1, #0
 8000bea:	4618      	mov	r0, r3
 8000bec:	f008 fdf8 	bl	80097e0 <memset>

	handle_fdcan_ = handle_fdcan;
 8000bf0:	687b      	ldr	r3, [r7, #4]
 8000bf2:	683a      	ldr	r2, [r7, #0]
 8000bf4:	605a      	str	r2, [r3, #4]

	tx_header_.IdType = FDCAN_STANDARD_ID;
 8000bf6:	687b      	ldr	r3, [r7, #4]
 8000bf8:	2200      	movs	r2, #0
 8000bfa:	60da      	str	r2, [r3, #12]
	tx_header_.TxFrameType = FDCAN_DATA_FRAME;
 8000bfc:	687b      	ldr	r3, [r7, #4]
 8000bfe:	2200      	movs	r2, #0
 8000c00:	611a      	str	r2, [r3, #16]
	tx_header_.ErrorStateIndicator = FDCAN_ESI_ACTIVE;
 8000c02:	687b      	ldr	r3, [r7, #4]
 8000c04:	2200      	movs	r2, #0
 8000c06:	619a      	str	r2, [r3, #24]
	tx_header_.BitRateSwitch = FDCAN_BRS_OFF;
 8000c08:	687b      	ldr	r3, [r7, #4]
 8000c0a:	2200      	movs	r2, #0
 8000c0c:	61da      	str	r2, [r3, #28]
	tx_header_.FDFormat = FDCAN_CLASSIC_CAN;
 8000c0e:	687b      	ldr	r3, [r7, #4]
 8000c10:	2200      	movs	r2, #0
 8000c12:	621a      	str	r2, [r3, #32]
	tx_header_.TxEventFifoControl = FDCAN_NO_TX_EVENTS;
 8000c14:	687b      	ldr	r3, [r7, #4]
 8000c16:	2200      	movs	r2, #0
 8000c18:	625a      	str	r2, [r3, #36]	@ 0x24
	tx_header_.MessageMarker = 0;
 8000c1a:	687b      	ldr	r3, [r7, #4]
 8000c1c:	2200      	movs	r2, #0
 8000c1e:	629a      	str	r2, [r3, #40]	@ 0x28

}
 8000c20:	687b      	ldr	r3, [r7, #4]
 8000c22:	4618      	mov	r0, r3
 8000c24:	3708      	adds	r7, #8
 8000c26:	46bd      	mov	sp, r7
 8000c28:	bd80      	pop	{r7, pc}
 8000c2a:	bf00      	nop
 8000c2c:	0800a590 	.word	0x0800a590

08000c30 <_ZN9ChampiCanC1Ev>:

ChampiCan::ChampiCan() = default;
 8000c30:	b580      	push	{r7, lr}
 8000c32:	b082      	sub	sp, #8
 8000c34:	af00      	add	r7, sp, #0
 8000c36:	6078      	str	r0, [r7, #4]
 8000c38:	4a08      	ldr	r2, [pc, #32]	@ (8000c5c <_ZN9ChampiCanC1Ev+0x2c>)
 8000c3a:	687b      	ldr	r3, [r7, #4]
 8000c3c:	601a      	str	r2, [r3, #0]
 8000c3e:	687b      	ldr	r3, [r7, #4]
 8000c40:	2200      	movs	r2, #0
 8000c42:	605a      	str	r2, [r3, #4]
 8000c44:	687b      	ldr	r3, [r7, #4]
 8000c46:	3308      	adds	r3, #8
 8000c48:	2224      	movs	r2, #36	@ 0x24
 8000c4a:	2100      	movs	r1, #0
 8000c4c:	4618      	mov	r0, r3
 8000c4e:	f008 fdc7 	bl	80097e0 <memset>
 8000c52:	687b      	ldr	r3, [r7, #4]
 8000c54:	4618      	mov	r0, r3
 8000c56:	3708      	adds	r7, #8
 8000c58:	46bd      	mov	sp, r7
 8000c5a:	bd80      	pop	{r7, pc}
 8000c5c:	0800a590 	.word	0x0800a590

08000c60 <_ZN9ChampiCan5startEv>:

int ChampiCan::start() {
 8000c60:	b580      	push	{r7, lr}
 8000c62:	b082      	sub	sp, #8
 8000c64:	af00      	add	r7, sp, #0
 8000c66:	6078      	str	r0, [r7, #4]
	/* Start the FDCAN module */
	if (HAL_FDCAN_Start(handle_fdcan_) != HAL_OK)
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	685b      	ldr	r3, [r3, #4]
 8000c6c:	4618      	mov	r0, r3
 8000c6e:	f004 fc5d 	bl	800552c <HAL_FDCAN_Start>
 8000c72:	4603      	mov	r3, r0
 8000c74:	2b00      	cmp	r3, #0
 8000c76:	bf14      	ite	ne
 8000c78:	2301      	movne	r3, #1
 8000c7a:	2300      	moveq	r3, #0
 8000c7c:	b2db      	uxtb	r3, r3
 8000c7e:	2b00      	cmp	r3, #0
 8000c80:	d001      	beq.n	8000c86 <_ZN9ChampiCan5startEv+0x26>
	{
		return 1;
 8000c82:	2301      	movs	r3, #1
 8000c84:	e011      	b.n	8000caa <_ZN9ChampiCan5startEv+0x4a>
	}
	if (HAL_FDCAN_ActivateNotification(handle_fdcan_, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0) != HAL_OK)
 8000c86:	687b      	ldr	r3, [r7, #4]
 8000c88:	685b      	ldr	r3, [r3, #4]
 8000c8a:	2200      	movs	r2, #0
 8000c8c:	2101      	movs	r1, #1
 8000c8e:	4618      	mov	r0, r3
 8000c90:	f004 fc74 	bl	800557c <HAL_FDCAN_ActivateNotification>
 8000c94:	4603      	mov	r3, r0
 8000c96:	2b00      	cmp	r3, #0
 8000c98:	bf14      	ite	ne
 8000c9a:	2301      	movne	r3, #1
 8000c9c:	2300      	moveq	r3, #0
 8000c9e:	b2db      	uxtb	r3, r3
 8000ca0:	2b00      	cmp	r3, #0
 8000ca2:	d001      	beq.n	8000ca8 <_ZN9ChampiCan5startEv+0x48>
	{
		return 1;
 8000ca4:	2301      	movs	r3, #1
 8000ca6:	e000      	b.n	8000caa <_ZN9ChampiCan5startEv+0x4a>
	}
	return 0;
 8000ca8:	2300      	movs	r3, #0
}
 8000caa:	4618      	mov	r0, r3
 8000cac:	3708      	adds	r7, #8
 8000cae:	46bd      	mov	sp, r7
 8000cb0:	bd80      	pop	{r7, pc}
	...

08000cb4 <_ZN9ChampiCanD1Ev>:
    msg_number = (msg_number + 1) % 4;
    return 0;
}


ChampiCan::~ChampiCan() = default;
 8000cb4:	b480      	push	{r7}
 8000cb6:	b083      	sub	sp, #12
 8000cb8:	af00      	add	r7, sp, #0
 8000cba:	6078      	str	r0, [r7, #4]
 8000cbc:	4a04      	ldr	r2, [pc, #16]	@ (8000cd0 <_ZN9ChampiCanD1Ev+0x1c>)
 8000cbe:	687b      	ldr	r3, [r7, #4]
 8000cc0:	601a      	str	r2, [r3, #0]
 8000cc2:	687b      	ldr	r3, [r7, #4]
 8000cc4:	4618      	mov	r0, r3
 8000cc6:	370c      	adds	r7, #12
 8000cc8:	46bd      	mov	sp, r7
 8000cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cce:	4770      	bx	lr
 8000cd0:	0800a590 	.word	0x0800a590

08000cd4 <_ZN9ChampiCanD0Ev>:
 8000cd4:	b580      	push	{r7, lr}
 8000cd6:	b082      	sub	sp, #8
 8000cd8:	af00      	add	r7, sp, #0
 8000cda:	6078      	str	r0, [r7, #4]
 8000cdc:	6878      	ldr	r0, [r7, #4]
 8000cde:	f7ff ffe9 	bl	8000cb4 <_ZN9ChampiCanD1Ev>
 8000ce2:	212c      	movs	r1, #44	@ 0x2c
 8000ce4:	6878      	ldr	r0, [r7, #4]
 8000ce6:	f008 fa4d 	bl	8009184 <_ZdlPvj>
 8000cea:	687b      	ldr	r3, [r7, #4]
 8000cec:	4618      	mov	r0, r3
 8000cee:	3708      	adds	r7, #8
 8000cf0:	46bd      	mov	sp, r7
 8000cf2:	bd80      	pop	{r7, pc}

08000cf4 <_ZN11ChampiStateC1Ev>:
 *      Author: arusso
 */

#include <ChampiState.h>

ChampiState::ChampiState() = default;
 8000cf4:	b580      	push	{r7, lr}
 8000cf6:	b082      	sub	sp, #8
 8000cf8:	af00      	add	r7, sp, #0
 8000cfa:	6078      	str	r0, [r7, #4]
 8000cfc:	4a07      	ldr	r2, [pc, #28]	@ (8000d1c <_ZN11ChampiStateC1Ev+0x28>)
 8000cfe:	687b      	ldr	r3, [r7, #4]
 8000d00:	601a      	str	r2, [r3, #0]
 8000d02:	687b      	ldr	r3, [r7, #4]
 8000d04:	3330      	adds	r3, #48	@ 0x30
 8000d06:	2278      	movs	r2, #120	@ 0x78
 8000d08:	2100      	movs	r1, #0
 8000d0a:	4618      	mov	r0, r3
 8000d0c:	f008 fd68 	bl	80097e0 <memset>
 8000d10:	687b      	ldr	r3, [r7, #4]
 8000d12:	4618      	mov	r0, r3
 8000d14:	3708      	adds	r7, #8
 8000d16:	46bd      	mov	sp, r7
 8000d18:	bd80      	pop	{r7, pc}
 8000d1a:	bf00      	nop
 8000d1c:	0800a5a0 	.word	0x0800a5a0

08000d20 <_ZN11ChampiStateD1Ev>:
    champi_can_interface_ = champi_can_interface;
    tx_period_ms_ = tx_period_ms;
    last_tx_time_ms_ = 0;
}

ChampiState::~ChampiState() = default;
 8000d20:	b480      	push	{r7}
 8000d22:	b083      	sub	sp, #12
 8000d24:	af00      	add	r7, sp, #0
 8000d26:	6078      	str	r0, [r7, #4]
 8000d28:	4a04      	ldr	r2, [pc, #16]	@ (8000d3c <_ZN11ChampiStateD1Ev+0x1c>)
 8000d2a:	687b      	ldr	r3, [r7, #4]
 8000d2c:	601a      	str	r2, [r3, #0]
 8000d2e:	687b      	ldr	r3, [r7, #4]
 8000d30:	4618      	mov	r0, r3
 8000d32:	370c      	adds	r7, #12
 8000d34:	46bd      	mov	sp, r7
 8000d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d3a:	4770      	bx	lr
 8000d3c:	0800a5a0 	.word	0x0800a5a0

08000d40 <_ZN11ChampiStateD0Ev>:
 8000d40:	b580      	push	{r7, lr}
 8000d42:	b082      	sub	sp, #8
 8000d44:	af00      	add	r7, sp, #0
 8000d46:	6078      	str	r0, [r7, #4]
 8000d48:	6878      	ldr	r0, [r7, #4]
 8000d4a:	f7ff ffe9 	bl	8000d20 <_ZN11ChampiStateD1Ev>
 8000d4e:	21a8      	movs	r1, #168	@ 0xa8
 8000d50:	6878      	ldr	r0, [r7, #4]
 8000d52:	f008 fa17 	bl	8009184 <_ZdlPvj>
 8000d56:	687b      	ldr	r3, [r7, #4]
 8000d58:	4618      	mov	r0, r3
 8000d5a:	3708      	adds	r7, #8
 8000d5c:	46bd      	mov	sp, r7
 8000d5e:	bd80      	pop	{r7, pc}

08000d60 <_ZN17MessageRecomposerC1Ev>:
#include "MessageRecomposer.h"

#include "stdio.h"


MessageRecomposer::MessageRecomposer() {
 8000d60:	b5b0      	push	{r4, r5, r7, lr}
 8000d62:	b082      	sub	sp, #8
 8000d64:	af00      	add	r7, sp, #0
 8000d66:	6078      	str	r0, [r7, #4]
 8000d68:	4a0c      	ldr	r2, [pc, #48]	@ (8000d9c <_ZN17MessageRecomposerC1Ev+0x3c>)
 8000d6a:	687b      	ldr	r3, [r7, #4]
 8000d6c:	601a      	str	r2, [r3, #0]
 8000d6e:	687b      	ldr	r3, [r7, #4]
 8000d70:	3324      	adds	r3, #36	@ 0x24
 8000d72:	2413      	movs	r4, #19
 8000d74:	461d      	mov	r5, r3
 8000d76:	e004      	b.n	8000d82 <_ZN17MessageRecomposerC1Ev+0x22>
 8000d78:	4628      	mov	r0, r5
 8000d7a:	f008 fa30 	bl	80091de <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1Ev>
 8000d7e:	3c01      	subs	r4, #1
 8000d80:	3518      	adds	r5, #24
 8000d82:	2c00      	cmp	r4, #0
 8000d84:	daf8      	bge.n	8000d78 <_ZN17MessageRecomposerC1Ev+0x18>
 8000d86:	687b      	ldr	r3, [r7, #4]
 8000d88:	f503 7301 	add.w	r3, r3, #516	@ 0x204
 8000d8c:	4618      	mov	r0, r3
 8000d8e:	f008 fa26 	bl	80091de <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1Ev>
	// TODO Auto-generated constructor stub

}
 8000d92:	687b      	ldr	r3, [r7, #4]
 8000d94:	4618      	mov	r0, r3
 8000d96:	3708      	adds	r7, #8
 8000d98:	46bd      	mov	sp, r7
 8000d9a:	bdb0      	pop	{r4, r5, r7, pc}
 8000d9c:	0800a5b0 	.word	0x0800a5b0

08000da0 <_ZN17MessageRecomposerD1Ev>:
std::string MessageRecomposer::get_full_msg() {
    full_msg_received_ = false;
    return full_msg_;
}

MessageRecomposer::~MessageRecomposer() {
 8000da0:	b590      	push	{r4, r7, lr}
 8000da2:	b083      	sub	sp, #12
 8000da4:	af00      	add	r7, sp, #0
 8000da6:	6078      	str	r0, [r7, #4]
 8000da8:	4a0f      	ldr	r2, [pc, #60]	@ (8000de8 <_ZN17MessageRecomposerD1Ev+0x48>)
 8000daa:	687b      	ldr	r3, [r7, #4]
 8000dac:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
}
 8000dae:	687b      	ldr	r3, [r7, #4]
 8000db0:	f503 7301 	add.w	r3, r3, #516	@ 0x204
 8000db4:	4618      	mov	r0, r3
 8000db6:	f008 fa19 	bl	80091ec <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
MessageRecomposer::~MessageRecomposer() {
 8000dba:	687b      	ldr	r3, [r7, #4]
 8000dbc:	3324      	adds	r3, #36	@ 0x24
 8000dbe:	2b00      	cmp	r3, #0
 8000dc0:	d00c      	beq.n	8000ddc <_ZN17MessageRecomposerD1Ev+0x3c>
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	3324      	adds	r3, #36	@ 0x24
 8000dc6:	f503 74f0 	add.w	r4, r3, #480	@ 0x1e0
 8000dca:	687b      	ldr	r3, [r7, #4]
 8000dcc:	3324      	adds	r3, #36	@ 0x24
}
 8000dce:	429c      	cmp	r4, r3
 8000dd0:	d004      	beq.n	8000ddc <_ZN17MessageRecomposerD1Ev+0x3c>
MessageRecomposer::~MessageRecomposer() {
 8000dd2:	3c18      	subs	r4, #24
 8000dd4:	4620      	mov	r0, r4
 8000dd6:	f008 fa09 	bl	80091ec <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
}
 8000dda:	e7f6      	b.n	8000dca <_ZN17MessageRecomposerD1Ev+0x2a>
MessageRecomposer::~MessageRecomposer() {
 8000ddc:	bf00      	nop
}
 8000dde:	687b      	ldr	r3, [r7, #4]
 8000de0:	4618      	mov	r0, r3
 8000de2:	370c      	adds	r7, #12
 8000de4:	46bd      	mov	sp, r7
 8000de6:	bd90      	pop	{r4, r7, pc}
 8000de8:	0800a5b0 	.word	0x0800a5b0

08000dec <_ZN17MessageRecomposerD0Ev>:
MessageRecomposer::~MessageRecomposer() {
 8000dec:	b580      	push	{r7, lr}
 8000dee:	b082      	sub	sp, #8
 8000df0:	af00      	add	r7, sp, #0
 8000df2:	6078      	str	r0, [r7, #4]
}
 8000df4:	6878      	ldr	r0, [r7, #4]
 8000df6:	f7ff ffd3 	bl	8000da0 <_ZN17MessageRecomposerD1Ev>
 8000dfa:	f44f 7107 	mov.w	r1, #540	@ 0x21c
 8000dfe:	6878      	ldr	r0, [r7, #4]
 8000e00:	f008 f9c0 	bl	8009184 <_ZdlPvj>
 8000e04:	687b      	ldr	r3, [r7, #4]
 8000e06:	4618      	mov	r0, r3
 8000e08:	3708      	adds	r7, #8
 8000e0a:	46bd      	mov	sp, r7
 8000e0c:	bd80      	pop	{r7, pc}

08000e0e <_ZN7SCServoC1EP20__UART_HandleTypeDef>:
#include <SCServo.h>
#include <cstdio>

SCServo::SCServo (UART_HandleTypeDef *huart) : huart_(huart)
 8000e0e:	b480      	push	{r7}
 8000e10:	b083      	sub	sp, #12
 8000e12:	af00      	add	r7, sp, #0
 8000e14:	6078      	str	r0, [r7, #4]
 8000e16:	6039      	str	r1, [r7, #0]
 8000e18:	687b      	ldr	r3, [r7, #4]
 8000e1a:	683a      	ldr	r2, [r7, #0]
 8000e1c:	601a      	str	r2, [r3, #0]
{
}
 8000e1e:	687b      	ldr	r3, [r7, #4]
 8000e20:	4618      	mov	r0, r3
 8000e22:	370c      	adds	r7, #12
 8000e24:	46bd      	mov	sp, r7
 8000e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e2a:	4770      	bx	lr

08000e2c <_ZN7SCServo6PrintfEh>:

void SCServo::Printf(u8 reg)
{
 8000e2c:	b580      	push	{r7, lr}
 8000e2e:	b084      	sub	sp, #16
 8000e30:	af00      	add	r7, sp, #0
 8000e32:	6078      	str	r0, [r7, #4]
 8000e34:	460b      	mov	r3, r1
 8000e36:	70fb      	strb	r3, [r7, #3]
    HAL_UART_Transmit(huart_, &reg, 1, 10);
 8000e38:	687b      	ldr	r3, [r7, #4]
 8000e3a:	6818      	ldr	r0, [r3, #0]
 8000e3c:	1cf9      	adds	r1, r7, #3
 8000e3e:	230a      	movs	r3, #10
 8000e40:	2201      	movs	r2, #1
 8000e42:	f007 fa1f 	bl	8008284 <HAL_UART_Transmit>
    uint8_t data;
    HAL_UART_Receive(huart_, &data, 1, 10); // Cause we receive sent bytes (single wire)
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	6818      	ldr	r0, [r3, #0]
 8000e4a:	f107 010f 	add.w	r1, r7, #15
 8000e4e:	230a      	movs	r3, #10
 8000e50:	2201      	movs	r2, #1
 8000e52:	f007 faa5 	bl	80083a0 <HAL_UART_Receive>
}
 8000e56:	bf00      	nop
 8000e58:	3710      	adds	r7, #16
 8000e5a:	46bd      	mov	sp, r7
 8000e5c:	bd80      	pop	{r7, pc}

08000e5e <_ZN7SCServo12fflushRevBufEv>:

void SCServo::fflushRevBuf()
{
 8000e5e:	b580      	push	{r7, lr}
 8000e60:	b084      	sub	sp, #16
 8000e62:	af00      	add	r7, sp, #0
 8000e64:	6078      	str	r0, [r7, #4]
	uint8_t data;
	while(HAL_UART_Receive(huart_, &data, 1, 0)==HAL_OK);
 8000e66:	bf00      	nop
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	6818      	ldr	r0, [r3, #0]
 8000e6c:	f107 010f 	add.w	r1, r7, #15
 8000e70:	2300      	movs	r3, #0
 8000e72:	2201      	movs	r2, #1
 8000e74:	f007 fa94 	bl	80083a0 <HAL_UART_Receive>
 8000e78:	4603      	mov	r3, r0
 8000e7a:	2b00      	cmp	r3, #0
 8000e7c:	bf0c      	ite	eq
 8000e7e:	2301      	moveq	r3, #1
 8000e80:	2300      	movne	r3, #0
 8000e82:	b2db      	uxtb	r3, r3
 8000e84:	2b00      	cmp	r3, #0
 8000e86:	d1ef      	bne.n	8000e68 <_ZN7SCServo12fflushRevBufEv+0xa>
}
 8000e88:	bf00      	nop
 8000e8a:	bf00      	nop
 8000e8c:	3710      	adds	r7, #16
 8000e8e:	46bd      	mov	sp, r7
 8000e90:	bd80      	pop	{r7, pc}

08000e92 <_ZN7SCServo8WritePosEhiih>:
        return ReadBuf(6);
    return 0;
}

int SCServo::WritePos(u8 ID, int position, int velocity, u8 ReturnLevel)
{
 8000e92:	b580      	push	{r7, lr}
 8000e94:	b086      	sub	sp, #24
 8000e96:	af00      	add	r7, sp, #0
 8000e98:	60f8      	str	r0, [r7, #12]
 8000e9a:	607a      	str	r2, [r7, #4]
 8000e9c:	603b      	str	r3, [r7, #0]
 8000e9e:	460b      	mov	r3, r1
 8000ea0:	72fb      	strb	r3, [r7, #11]
    int messageLength = 7;
 8000ea2:	2307      	movs	r3, #7
 8000ea4:	617b      	str	r3, [r7, #20]
    u8 posL = position>>8;
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	121b      	asrs	r3, r3, #8
 8000eaa:	74fb      	strb	r3, [r7, #19]
    u8 posH = position&0xff;
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	74bb      	strb	r3, [r7, #18]
    u8 velL = velocity>>8;
 8000eb0:	683b      	ldr	r3, [r7, #0]
 8000eb2:	121b      	asrs	r3, r3, #8
 8000eb4:	747b      	strb	r3, [r7, #17]
    u8 velH = velocity&0xff;
 8000eb6:	683b      	ldr	r3, [r7, #0]
 8000eb8:	743b      	strb	r3, [r7, #16]

    fflushRevBuf();
 8000eba:	68f8      	ldr	r0, [r7, #12]
 8000ebc:	f7ff ffcf 	bl	8000e5e <_ZN7SCServo12fflushRevBufEv>
    Printf(startByte);
 8000ec0:	21ff      	movs	r1, #255	@ 0xff
 8000ec2:	68f8      	ldr	r0, [r7, #12]
 8000ec4:	f7ff ffb2 	bl	8000e2c <_ZN7SCServo6PrintfEh>
    Printf(startByte);
 8000ec8:	21ff      	movs	r1, #255	@ 0xff
 8000eca:	68f8      	ldr	r0, [r7, #12]
 8000ecc:	f7ff ffae 	bl	8000e2c <_ZN7SCServo6PrintfEh>
    Printf(ID);
 8000ed0:	7afb      	ldrb	r3, [r7, #11]
 8000ed2:	4619      	mov	r1, r3
 8000ed4:	68f8      	ldr	r0, [r7, #12]
 8000ed6:	f7ff ffa9 	bl	8000e2c <_ZN7SCServo6PrintfEh>
    Printf(messageLength);
 8000eda:	697b      	ldr	r3, [r7, #20]
 8000edc:	b2db      	uxtb	r3, r3
 8000ede:	4619      	mov	r1, r3
 8000ee0:	68f8      	ldr	r0, [r7, #12]
 8000ee2:	f7ff ffa3 	bl	8000e2c <_ZN7SCServo6PrintfEh>
    Printf(INST_WRITE);
 8000ee6:	2103      	movs	r1, #3
 8000ee8:	68f8      	ldr	r0, [r7, #12]
 8000eea:	f7ff ff9f 	bl	8000e2c <_ZN7SCServo6PrintfEh>
    Printf(P_GOAL_POSITION_L);
 8000eee:	212a      	movs	r1, #42	@ 0x2a
 8000ef0:	68f8      	ldr	r0, [r7, #12]
 8000ef2:	f7ff ff9b 	bl	8000e2c <_ZN7SCServo6PrintfEh>
    Printf(posL);
 8000ef6:	7cfb      	ldrb	r3, [r7, #19]
 8000ef8:	4619      	mov	r1, r3
 8000efa:	68f8      	ldr	r0, [r7, #12]
 8000efc:	f7ff ff96 	bl	8000e2c <_ZN7SCServo6PrintfEh>
    Printf(posH);
 8000f00:	7cbb      	ldrb	r3, [r7, #18]
 8000f02:	4619      	mov	r1, r3
 8000f04:	68f8      	ldr	r0, [r7, #12]
 8000f06:	f7ff ff91 	bl	8000e2c <_ZN7SCServo6PrintfEh>
    Printf(velL);
 8000f0a:	7c7b      	ldrb	r3, [r7, #17]
 8000f0c:	4619      	mov	r1, r3
 8000f0e:	68f8      	ldr	r0, [r7, #12]
 8000f10:	f7ff ff8c 	bl	8000e2c <_ZN7SCServo6PrintfEh>
    Printf(velH);
 8000f14:	7c3b      	ldrb	r3, [r7, #16]
 8000f16:	4619      	mov	r1, r3
 8000f18:	68f8      	ldr	r0, [r7, #12]
 8000f1a:	f7ff ff87 	bl	8000e2c <_ZN7SCServo6PrintfEh>
    Printf((~(ID + messageLength + INST_WRITE + P_GOAL_POSITION_L + posL + posH + velL + velH))&0xFF);
 8000f1e:	697b      	ldr	r3, [r7, #20]
 8000f20:	b2da      	uxtb	r2, r3
 8000f22:	7afb      	ldrb	r3, [r7, #11]
 8000f24:	4413      	add	r3, r2
 8000f26:	b2da      	uxtb	r2, r3
 8000f28:	7cfb      	ldrb	r3, [r7, #19]
 8000f2a:	4413      	add	r3, r2
 8000f2c:	b2da      	uxtb	r2, r3
 8000f2e:	7cbb      	ldrb	r3, [r7, #18]
 8000f30:	4413      	add	r3, r2
 8000f32:	b2da      	uxtb	r2, r3
 8000f34:	7c7b      	ldrb	r3, [r7, #17]
 8000f36:	4413      	add	r3, r2
 8000f38:	b2da      	uxtb	r2, r3
 8000f3a:	7c3b      	ldrb	r3, [r7, #16]
 8000f3c:	4413      	add	r3, r2
 8000f3e:	b2da      	uxtb	r2, r3
 8000f40:	f06f 032d 	mvn.w	r3, #45	@ 0x2d
 8000f44:	1a9b      	subs	r3, r3, r2
 8000f46:	b2db      	uxtb	r3, r3
 8000f48:	4619      	mov	r1, r3
 8000f4a:	68f8      	ldr	r0, [r7, #12]
 8000f4c:	f7ff ff6e 	bl	8000e2c <_ZN7SCServo6PrintfEh>
    if(ID != 16 && ReturnLevel==2)
 8000f50:	7afb      	ldrb	r3, [r7, #11]
 8000f52:	2b10      	cmp	r3, #16
 8000f54:	d00a      	beq.n	8000f6c <_ZN7SCServo8WritePosEhiih+0xda>
 8000f56:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000f5a:	2b02      	cmp	r3, #2
 8000f5c:	d106      	bne.n	8000f6c <_ZN7SCServo8WritePosEhiih+0xda>
        return ReadBuf(6);
 8000f5e:	2200      	movs	r2, #0
 8000f60:	2106      	movs	r1, #6
 8000f62:	68f8      	ldr	r0, [r7, #12]
 8000f64:	f000 f807 	bl	8000f76 <_ZN7SCServo7ReadBufEtPh>
 8000f68:	4603      	mov	r3, r0
 8000f6a:	e000      	b.n	8000f6e <_ZN7SCServo8WritePosEhiih+0xdc>
    return 0;
 8000f6c:	2300      	movs	r3, #0
}
 8000f6e:	4618      	mov	r0, r3
 8000f70:	3718      	adds	r7, #24
 8000f72:	46bd      	mov	sp, r7
 8000f74:	bd80      	pop	{r7, pc}

08000f76 <_ZN7SCServo7ReadBufEtPh>:
    Printf(INST_ACTION);
    Printf((~(ID + messageLength + INST_ACTION))&0xFF);
}

int SCServo::ReadBuf(u16 len, u8 *buf)
{
 8000f76:	b580      	push	{r7, lr}
 8000f78:	b086      	sub	sp, #24
 8000f7a:	af00      	add	r7, sp, #0
 8000f7c:	60f8      	str	r0, [r7, #12]
 8000f7e:	460b      	mov	r3, r1
 8000f80:	607a      	str	r2, [r7, #4]
 8000f82:	817b      	strh	r3, [r7, #10]
	int ret = HAL_UART_Receive(huart_, buf, len, 1000);
 8000f84:	68fb      	ldr	r3, [r7, #12]
 8000f86:	6818      	ldr	r0, [r3, #0]
 8000f88:	897a      	ldrh	r2, [r7, #10]
 8000f8a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000f8e:	6879      	ldr	r1, [r7, #4]
 8000f90:	f007 fa06 	bl	80083a0 <HAL_UART_Receive>
 8000f94:	4603      	mov	r3, r0
 8000f96:	617b      	str	r3, [r7, #20]
    if(ret==HAL_OK) {
 8000f98:	697b      	ldr	r3, [r7, #20]
 8000f9a:	2b00      	cmp	r3, #0
 8000f9c:	d101      	bne.n	8000fa2 <_ZN7SCServo7ReadBufEtPh+0x2c>
    	return len;
 8000f9e:	897b      	ldrh	r3, [r7, #10]
 8000fa0:	e001      	b.n	8000fa6 <_ZN7SCServo7ReadBufEtPh+0x30>
    }
    return -1;
 8000fa2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff

}
 8000fa6:	4618      	mov	r0, r3
 8000fa8:	3718      	adds	r7, #24
 8000faa:	46bd      	mov	sp, r7
 8000fac:	bd80      	pop	{r7, pc}

08000fae <_ZN7SCServo7ReadPosEh>:

int SCServo::ReadPos(u8 ID)
{
 8000fae:	b580      	push	{r7, lr}
 8000fb0:	b086      	sub	sp, #24
 8000fb2:	af00      	add	r7, sp, #0
 8000fb4:	6078      	str	r0, [r7, #4]
 8000fb6:	460b      	mov	r3, r1
 8000fb8:	70fb      	strb	r3, [r7, #3]
    u8 buf[8] = {0};
 8000fba:	2300      	movs	r3, #0
 8000fbc:	60bb      	str	r3, [r7, #8]
 8000fbe:	2300      	movs	r3, #0
 8000fc0:	60fb      	str	r3, [r7, #12]
    int size;
    int pos=0;
 8000fc2:	2300      	movs	r3, #0
 8000fc4:	617b      	str	r3, [r7, #20]

    fflushRevBuf();
 8000fc6:	6878      	ldr	r0, [r7, #4]
 8000fc8:	f7ff ff49 	bl	8000e5e <_ZN7SCServo12fflushRevBufEv>
    Printf(startByte);
 8000fcc:	21ff      	movs	r1, #255	@ 0xff
 8000fce:	6878      	ldr	r0, [r7, #4]
 8000fd0:	f7ff ff2c 	bl	8000e2c <_ZN7SCServo6PrintfEh>
    Printf(startByte);
 8000fd4:	21ff      	movs	r1, #255	@ 0xff
 8000fd6:	6878      	ldr	r0, [r7, #4]
 8000fd8:	f7ff ff28 	bl	8000e2c <_ZN7SCServo6PrintfEh>
    Printf(ID);
 8000fdc:	78fb      	ldrb	r3, [r7, #3]
 8000fde:	4619      	mov	r1, r3
 8000fe0:	6878      	ldr	r0, [r7, #4]
 8000fe2:	f7ff ff23 	bl	8000e2c <_ZN7SCServo6PrintfEh>
    Printf(4);
 8000fe6:	2104      	movs	r1, #4
 8000fe8:	6878      	ldr	r0, [r7, #4]
 8000fea:	f7ff ff1f 	bl	8000e2c <_ZN7SCServo6PrintfEh>
    Printf(INST_READ);
 8000fee:	2102      	movs	r1, #2
 8000ff0:	6878      	ldr	r0, [r7, #4]
 8000ff2:	f7ff ff1b 	bl	8000e2c <_ZN7SCServo6PrintfEh>
    Printf(P_PRESENT_POSITION_L);
 8000ff6:	2138      	movs	r1, #56	@ 0x38
 8000ff8:	6878      	ldr	r0, [r7, #4]
 8000ffa:	f7ff ff17 	bl	8000e2c <_ZN7SCServo6PrintfEh>
    Printf(2);
 8000ffe:	2102      	movs	r1, #2
 8001000:	6878      	ldr	r0, [r7, #4]
 8001002:	f7ff ff13 	bl	8000e2c <_ZN7SCServo6PrintfEh>
    Printf((~(ID + 4 + INST_READ + P_PRESENT_POSITION_L + 2))&0xFF);
 8001006:	78fb      	ldrb	r3, [r7, #3]
 8001008:	f1c3 23ff 	rsb	r3, r3, #4278255360	@ 0xff00ff00
 800100c:	f503 037f 	add.w	r3, r3, #16711680	@ 0xff0000
 8001010:	33bf      	adds	r3, #191	@ 0xbf
 8001012:	b2db      	uxtb	r3, r3
 8001014:	4619      	mov	r1, r3
 8001016:	6878      	ldr	r0, [r7, #4]
 8001018:	f7ff ff08 	bl	8000e2c <_ZN7SCServo6PrintfEh>
    size = ReadBuf(8, buf);
 800101c:	f107 0308 	add.w	r3, r7, #8
 8001020:	461a      	mov	r2, r3
 8001022:	2108      	movs	r1, #8
 8001024:	6878      	ldr	r0, [r7, #4]
 8001026:	f7ff ffa6 	bl	8000f76 <_ZN7SCServo7ReadBufEtPh>
 800102a:	6138      	str	r0, [r7, #16]
    if(size<8)
 800102c:	693b      	ldr	r3, [r7, #16]
 800102e:	2b07      	cmp	r3, #7
 8001030:	dc02      	bgt.n	8001038 <_ZN7SCServo7ReadPosEh+0x8a>
        return -1;
 8001032:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001036:	e00a      	b.n	800104e <_ZN7SCServo7ReadPosEh+0xa0>
    pos = buf[5];
 8001038:	7b7b      	ldrb	r3, [r7, #13]
 800103a:	617b      	str	r3, [r7, #20]
    pos <<= 8;
 800103c:	697b      	ldr	r3, [r7, #20]
 800103e:	021b      	lsls	r3, r3, #8
 8001040:	617b      	str	r3, [r7, #20]
    pos |= buf[6];
 8001042:	7bbb      	ldrb	r3, [r7, #14]
 8001044:	461a      	mov	r2, r3
 8001046:	697b      	ldr	r3, [r7, #20]
 8001048:	4313      	orrs	r3, r2
 800104a:	617b      	str	r3, [r7, #20]
    return pos;
 800104c:	697b      	ldr	r3, [r7, #20]
}
 800104e:	4618      	mov	r0, r3
 8001050:	3718      	adds	r7, #24
 8001052:	46bd      	mov	sp, r7
 8001054:	bd80      	pop	{r7, pc}

08001056 <_Z22VL53L4CD_SetI2CAddressth>:
}

VL53L4CD_Error VL53L4CD_SetI2CAddress(
		Dev_t dev,
		uint8_t new_address)
{
 8001056:	b580      	push	{r7, lr}
 8001058:	b084      	sub	sp, #16
 800105a:	af00      	add	r7, sp, #0
 800105c:	4603      	mov	r3, r0
 800105e:	460a      	mov	r2, r1
 8001060:	80fb      	strh	r3, [r7, #6]
 8001062:	4613      	mov	r3, r2
 8001064:	717b      	strb	r3, [r7, #5]
	VL53L4CD_Error status = VL53L4CD_ERROR_NONE;
 8001066:	2300      	movs	r3, #0
 8001068:	73fb      	strb	r3, [r7, #15]

	status |= VL53L4CD_WrByte(dev, VL53L4CD_I2C_SLAVE__DEVICE_ADDRESS,
 800106a:	797b      	ldrb	r3, [r7, #5]
 800106c:	085b      	lsrs	r3, r3, #1
 800106e:	b2da      	uxtb	r2, r3
 8001070:	88fb      	ldrh	r3, [r7, #6]
 8001072:	2101      	movs	r1, #1
 8001074:	4618      	mov	r0, r3
 8001076:	f003 fbf5 	bl	8004864 <_Z15VL53L4CD_WrBytetth>
 800107a:	4603      	mov	r3, r0
 800107c:	461a      	mov	r2, r3
 800107e:	7bfb      	ldrb	r3, [r7, #15]
 8001080:	4313      	orrs	r3, r2
 8001082:	73fb      	strb	r3, [r7, #15]
			(uint8_t)(new_address >> (uint8_t)1));
	return status;
 8001084:	7bfb      	ldrb	r3, [r7, #15]
}
 8001086:	4618      	mov	r0, r3
 8001088:	3710      	adds	r7, #16
 800108a:	46bd      	mov	sp, r7
 800108c:	bd80      	pop	{r7, pc}

0800108e <_Z20VL53L4CD_GetSensorIdtPt>:

VL53L4CD_Error VL53L4CD_GetSensorId(
		Dev_t dev,
		uint16_t *p_id)
{
 800108e:	b580      	push	{r7, lr}
 8001090:	b084      	sub	sp, #16
 8001092:	af00      	add	r7, sp, #0
 8001094:	4603      	mov	r3, r0
 8001096:	6039      	str	r1, [r7, #0]
 8001098:	80fb      	strh	r3, [r7, #6]
	VL53L4CD_Error status = VL53L4CD_ERROR_NONE;
 800109a:	2300      	movs	r3, #0
 800109c:	73fb      	strb	r3, [r7, #15]

	status |= VL53L4CD_RdWord(dev, VL53L4CD_IDENTIFICATION__MODEL_ID, p_id);
 800109e:	88fb      	ldrh	r3, [r7, #6]
 80010a0:	683a      	ldr	r2, [r7, #0]
 80010a2:	f240 110f 	movw	r1, #271	@ 0x10f
 80010a6:	4618      	mov	r0, r3
 80010a8:	f003 fb70 	bl	800478c <_Z15VL53L4CD_RdWordttPt>
 80010ac:	4603      	mov	r3, r0
 80010ae:	461a      	mov	r2, r3
 80010b0:	7bfb      	ldrb	r3, [r7, #15]
 80010b2:	4313      	orrs	r3, r2
 80010b4:	73fb      	strb	r3, [r7, #15]
	return status;
 80010b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80010b8:	4618      	mov	r0, r3
 80010ba:	3710      	adds	r7, #16
 80010bc:	46bd      	mov	sp, r7
 80010be:	bd80      	pop	{r7, pc}

080010c0 <_Z19VL53L4CD_SensorInitt>:

VL53L4CD_Error VL53L4CD_SensorInit(
		Dev_t dev)
{
 80010c0:	b580      	push	{r7, lr}
 80010c2:	b084      	sub	sp, #16
 80010c4:	af00      	add	r7, sp, #0
 80010c6:	4603      	mov	r3, r0
 80010c8:	80fb      	strh	r3, [r7, #6]
	VL53L4CD_Error status = VL53L4CD_ERROR_NONE;
 80010ca:	2300      	movs	r3, #0
 80010cc:	73fb      	strb	r3, [r7, #15]
	uint8_t Addr, tmp;
	uint8_t continue_loop = 1;
 80010ce:	2301      	movs	r3, #1
 80010d0:	737b      	strb	r3, [r7, #13]
	uint16_t i = 0;
 80010d2:	2300      	movs	r3, #0
 80010d4:	817b      	strh	r3, [r7, #10]

	do{
		status |= VL53L4CD_RdByte(dev,
 80010d6:	f107 0209 	add.w	r2, r7, #9
 80010da:	88fb      	ldrh	r3, [r7, #6]
 80010dc:	21e5      	movs	r1, #229	@ 0xe5
 80010de:	4618      	mov	r0, r3
 80010e0:	f003 fb8e 	bl	8004800 <_Z15VL53L4CD_RdBytettPh>
 80010e4:	4603      	mov	r3, r0
 80010e6:	461a      	mov	r2, r3
 80010e8:	7bfb      	ldrb	r3, [r7, #15]
 80010ea:	4313      	orrs	r3, r2
 80010ec:	73fb      	strb	r3, [r7, #15]
				VL53L4CD_FIRMWARE__SYSTEM_STATUS, &tmp);

		if(tmp == (uint8_t)0x3) /* Sensor booted */
 80010ee:	7a7b      	ldrb	r3, [r7, #9]
 80010f0:	2b03      	cmp	r3, #3
 80010f2:	d102      	bne.n	80010fa <_Z19VL53L4CD_SensorInitt+0x3a>
		{
			continue_loop = (uint8_t)0;
 80010f4:	2300      	movs	r3, #0
 80010f6:	737b      	strb	r3, [r7, #13]
 80010f8:	e00b      	b.n	8001112 <_Z19VL53L4CD_SensorInitt+0x52>
		}
		else if(i < (uint16_t)1000)       /* Wait for boot */
 80010fa:	897b      	ldrh	r3, [r7, #10]
 80010fc:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001100:	d203      	bcs.n	800110a <_Z19VL53L4CD_SensorInitt+0x4a>
		{
			i++;
 8001102:	897b      	ldrh	r3, [r7, #10]
 8001104:	3301      	adds	r3, #1
 8001106:	817b      	strh	r3, [r7, #10]
 8001108:	e003      	b.n	8001112 <_Z19VL53L4CD_SensorInitt+0x52>
		}
		else /* Timeout 1000ms reached */
		{
			continue_loop = (uint8_t)0;
 800110a:	2300      	movs	r3, #0
 800110c:	737b      	strb	r3, [r7, #13]
			status |= (uint8_t)VL53L4CD_ERROR_TIMEOUT;
 800110e:	23ff      	movs	r3, #255	@ 0xff
 8001110:	73fb      	strb	r3, [r7, #15]
		}
		WaitMs(dev, 1);
 8001112:	88fb      	ldrh	r3, [r7, #6]
 8001114:	2101      	movs	r1, #1
 8001116:	4618      	mov	r0, r3
 8001118:	f003 fc2e 	bl	8004978 <_Z6WaitMstm>
	}while(continue_loop == (uint8_t)1);
 800111c:	7b7b      	ldrb	r3, [r7, #13]
 800111e:	2b01      	cmp	r3, #1
 8001120:	d0d9      	beq.n	80010d6 <_Z19VL53L4CD_SensorInitt+0x16>

	/* Load default configuration */
	for (Addr = (uint8_t)0x2D; Addr <= (uint8_t)0x87; Addr++)
 8001122:	232d      	movs	r3, #45	@ 0x2d
 8001124:	73bb      	strb	r3, [r7, #14]
 8001126:	e011      	b.n	800114c <_Z19VL53L4CD_SensorInitt+0x8c>
	{
		status |= VL53L4CD_WrByte(dev, Addr,
 8001128:	7bbb      	ldrb	r3, [r7, #14]
 800112a:	b299      	uxth	r1, r3
				VL53L4CD_DEFAULT_CONFIGURATION[
                                  Addr - (uint8_t)0x2D]);
 800112c:	7bbb      	ldrb	r3, [r7, #14]
 800112e:	3b2d      	subs	r3, #45	@ 0x2d
 8001130:	4a44      	ldr	r2, [pc, #272]	@ (8001244 <_Z19VL53L4CD_SensorInitt+0x184>)
 8001132:	5cd2      	ldrb	r2, [r2, r3]
		status |= VL53L4CD_WrByte(dev, Addr,
 8001134:	88fb      	ldrh	r3, [r7, #6]
 8001136:	4618      	mov	r0, r3
 8001138:	f003 fb94 	bl	8004864 <_Z15VL53L4CD_WrBytetth>
 800113c:	4603      	mov	r3, r0
 800113e:	461a      	mov	r2, r3
 8001140:	7bfb      	ldrb	r3, [r7, #15]
 8001142:	4313      	orrs	r3, r2
 8001144:	73fb      	strb	r3, [r7, #15]
	for (Addr = (uint8_t)0x2D; Addr <= (uint8_t)0x87; Addr++)
 8001146:	7bbb      	ldrb	r3, [r7, #14]
 8001148:	3301      	adds	r3, #1
 800114a:	73bb      	strb	r3, [r7, #14]
 800114c:	7bbb      	ldrb	r3, [r7, #14]
 800114e:	2b87      	cmp	r3, #135	@ 0x87
 8001150:	d9ea      	bls.n	8001128 <_Z19VL53L4CD_SensorInitt+0x68>
	}

	/* Start VHV */
	status |= VL53L4CD_WrByte(dev, VL53L4CD_SYSTEM_START, (uint8_t)0x40);
 8001152:	88fb      	ldrh	r3, [r7, #6]
 8001154:	2240      	movs	r2, #64	@ 0x40
 8001156:	2187      	movs	r1, #135	@ 0x87
 8001158:	4618      	mov	r0, r3
 800115a:	f003 fb83 	bl	8004864 <_Z15VL53L4CD_WrBytetth>
 800115e:	4603      	mov	r3, r0
 8001160:	461a      	mov	r2, r3
 8001162:	7bfb      	ldrb	r3, [r7, #15]
 8001164:	4313      	orrs	r3, r2
 8001166:	73fb      	strb	r3, [r7, #15]
	i  = (uint8_t)0;
 8001168:	2300      	movs	r3, #0
 800116a:	817b      	strh	r3, [r7, #10]
	continue_loop = (uint8_t)1;
 800116c:	2301      	movs	r3, #1
 800116e:	737b      	strb	r3, [r7, #13]
	do{
		status |= VL53L4CD_CheckForDataReady(dev, &tmp);
 8001170:	f107 0209 	add.w	r2, r7, #9
 8001174:	88fb      	ldrh	r3, [r7, #6]
 8001176:	4611      	mov	r1, r2
 8001178:	4618      	mov	r0, r3
 800117a:	f000 f8c5 	bl	8001308 <_Z26VL53L4CD_CheckForDataReadytPh>
 800117e:	4603      	mov	r3, r0
 8001180:	461a      	mov	r2, r3
 8001182:	7bfb      	ldrb	r3, [r7, #15]
 8001184:	4313      	orrs	r3, r2
 8001186:	73fb      	strb	r3, [r7, #15]
		if(tmp == (uint8_t)1) /* Data ready */
 8001188:	7a7b      	ldrb	r3, [r7, #9]
 800118a:	2b01      	cmp	r3, #1
 800118c:	d102      	bne.n	8001194 <_Z19VL53L4CD_SensorInitt+0xd4>
		{
			continue_loop = (uint8_t)0;
 800118e:	2300      	movs	r3, #0
 8001190:	737b      	strb	r3, [r7, #13]
 8001192:	e00b      	b.n	80011ac <_Z19VL53L4CD_SensorInitt+0xec>
		}
		else if(i < (uint16_t)1000)       /* Wait for answer */
 8001194:	897b      	ldrh	r3, [r7, #10]
 8001196:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800119a:	d203      	bcs.n	80011a4 <_Z19VL53L4CD_SensorInitt+0xe4>
		{
			i++;
 800119c:	897b      	ldrh	r3, [r7, #10]
 800119e:	3301      	adds	r3, #1
 80011a0:	817b      	strh	r3, [r7, #10]
 80011a2:	e003      	b.n	80011ac <_Z19VL53L4CD_SensorInitt+0xec>
		}
		else /* Timeout 1000ms reached */
		{
			continue_loop = (uint8_t)0;
 80011a4:	2300      	movs	r3, #0
 80011a6:	737b      	strb	r3, [r7, #13]
			status |= (uint8_t)VL53L4CD_ERROR_TIMEOUT;
 80011a8:	23ff      	movs	r3, #255	@ 0xff
 80011aa:	73fb      	strb	r3, [r7, #15]
		}
		WaitMs(dev, 1);
 80011ac:	88fb      	ldrh	r3, [r7, #6]
 80011ae:	2101      	movs	r1, #1
 80011b0:	4618      	mov	r0, r3
 80011b2:	f003 fbe1 	bl	8004978 <_Z6WaitMstm>
	}while(continue_loop == (uint8_t)1);
 80011b6:	7b7b      	ldrb	r3, [r7, #13]
 80011b8:	2b01      	cmp	r3, #1
 80011ba:	d0d9      	beq.n	8001170 <_Z19VL53L4CD_SensorInitt+0xb0>

	status |= VL53L4CD_ClearInterrupt(dev);
 80011bc:	88fb      	ldrh	r3, [r7, #6]
 80011be:	4618      	mov	r0, r3
 80011c0:	f000 f842 	bl	8001248 <_Z23VL53L4CD_ClearInterruptt>
 80011c4:	4603      	mov	r3, r0
 80011c6:	461a      	mov	r2, r3
 80011c8:	7bfb      	ldrb	r3, [r7, #15]
 80011ca:	4313      	orrs	r3, r2
 80011cc:	73fb      	strb	r3, [r7, #15]
	status |= VL53L4CD_StopRanging(dev);
 80011ce:	88fb      	ldrh	r3, [r7, #6]
 80011d0:	4618      	mov	r0, r3
 80011d2:	f000 f882 	bl	80012da <_Z20VL53L4CD_StopRangingt>
 80011d6:	4603      	mov	r3, r0
 80011d8:	461a      	mov	r2, r3
 80011da:	7bfb      	ldrb	r3, [r7, #15]
 80011dc:	4313      	orrs	r3, r2
 80011de:	73fb      	strb	r3, [r7, #15]
	status |= VL53L4CD_WrByte(dev,
 80011e0:	88fb      	ldrh	r3, [r7, #6]
 80011e2:	2209      	movs	r2, #9
 80011e4:	2108      	movs	r1, #8
 80011e6:	4618      	mov	r0, r3
 80011e8:	f003 fb3c 	bl	8004864 <_Z15VL53L4CD_WrBytetth>
 80011ec:	4603      	mov	r3, r0
 80011ee:	461a      	mov	r2, r3
 80011f0:	7bfb      	ldrb	r3, [r7, #15]
 80011f2:	4313      	orrs	r3, r2
 80011f4:	73fb      	strb	r3, [r7, #15]
			VL53L4CD_VHV_CONFIG__TIMEOUT_MACROP_LOOP_BOUND,
                        (uint8_t)0x09);
	status |= VL53L4CD_WrByte(dev, 0x0B, (uint8_t)0);
 80011f6:	88fb      	ldrh	r3, [r7, #6]
 80011f8:	2200      	movs	r2, #0
 80011fa:	210b      	movs	r1, #11
 80011fc:	4618      	mov	r0, r3
 80011fe:	f003 fb31 	bl	8004864 <_Z15VL53L4CD_WrBytetth>
 8001202:	4603      	mov	r3, r0
 8001204:	461a      	mov	r2, r3
 8001206:	7bfb      	ldrb	r3, [r7, #15]
 8001208:	4313      	orrs	r3, r2
 800120a:	73fb      	strb	r3, [r7, #15]
	status |= VL53L4CD_WrWord(dev, 0x0024, 0x500);
 800120c:	88fb      	ldrh	r3, [r7, #6]
 800120e:	f44f 62a0 	mov.w	r2, #1280	@ 0x500
 8001212:	2124      	movs	r1, #36	@ 0x24
 8001214:	4618      	mov	r0, r3
 8001216:	f003 fb4d 	bl	80048b4 <_Z15VL53L4CD_WrWordttt>
 800121a:	4603      	mov	r3, r0
 800121c:	461a      	mov	r2, r3
 800121e:	7bfb      	ldrb	r3, [r7, #15]
 8001220:	4313      	orrs	r3, r2
 8001222:	73fb      	strb	r3, [r7, #15]

	status |= VL53L4CD_SetRangeTiming(dev, 50, 0);
 8001224:	88fb      	ldrh	r3, [r7, #6]
 8001226:	2200      	movs	r2, #0
 8001228:	2132      	movs	r1, #50	@ 0x32
 800122a:	4618      	mov	r0, r3
 800122c:	f000 f8b0 	bl	8001390 <_Z23VL53L4CD_SetRangeTimingtmm>
 8001230:	4603      	mov	r3, r0
 8001232:	461a      	mov	r2, r3
 8001234:	7bfb      	ldrb	r3, [r7, #15]
 8001236:	4313      	orrs	r3, r2
 8001238:	73fb      	strb	r3, [r7, #15]

	return status;
 800123a:	7bfb      	ldrb	r3, [r7, #15]
}
 800123c:	4618      	mov	r0, r3
 800123e:	3710      	adds	r7, #16
 8001240:	46bd      	mov	sp, r7
 8001242:	bd80      	pop	{r7, pc}
 8001244:	0800a5b8 	.word	0x0800a5b8

08001248 <_Z23VL53L4CD_ClearInterruptt>:

VL53L4CD_Error VL53L4CD_ClearInterrupt(
		Dev_t dev)
{
 8001248:	b580      	push	{r7, lr}
 800124a:	b084      	sub	sp, #16
 800124c:	af00      	add	r7, sp, #0
 800124e:	4603      	mov	r3, r0
 8001250:	80fb      	strh	r3, [r7, #6]
	VL53L4CD_Error status = VL53L4CD_ERROR_NONE;
 8001252:	2300      	movs	r3, #0
 8001254:	73fb      	strb	r3, [r7, #15]

	status |= VL53L4CD_WrByte(dev, VL53L4CD_SYSTEM__INTERRUPT_CLEAR, 0x01);
 8001256:	88fb      	ldrh	r3, [r7, #6]
 8001258:	2201      	movs	r2, #1
 800125a:	2186      	movs	r1, #134	@ 0x86
 800125c:	4618      	mov	r0, r3
 800125e:	f003 fb01 	bl	8004864 <_Z15VL53L4CD_WrBytetth>
 8001262:	4603      	mov	r3, r0
 8001264:	461a      	mov	r2, r3
 8001266:	7bfb      	ldrb	r3, [r7, #15]
 8001268:	4313      	orrs	r3, r2
 800126a:	73fb      	strb	r3, [r7, #15]
	return status;
 800126c:	7bfb      	ldrb	r3, [r7, #15]
}
 800126e:	4618      	mov	r0, r3
 8001270:	3710      	adds	r7, #16
 8001272:	46bd      	mov	sp, r7
 8001274:	bd80      	pop	{r7, pc}

08001276 <_Z21VL53L4CD_StartRangingt>:

VL53L4CD_Error VL53L4CD_StartRanging(
		Dev_t dev)
{
 8001276:	b580      	push	{r7, lr}
 8001278:	b084      	sub	sp, #16
 800127a:	af00      	add	r7, sp, #0
 800127c:	4603      	mov	r3, r0
 800127e:	80fb      	strh	r3, [r7, #6]
	VL53L4CD_Error status = VL53L4CD_ERROR_NONE;
 8001280:	2300      	movs	r3, #0
 8001282:	73fb      	strb	r3, [r7, #15]
	uint32_t tmp;

	status |= VL53L4CD_RdDWord(dev, VL53L4CD_INTERMEASUREMENT_MS, &tmp);
 8001284:	f107 0208 	add.w	r2, r7, #8
 8001288:	88fb      	ldrh	r3, [r7, #6]
 800128a:	216c      	movs	r1, #108	@ 0x6c
 800128c:	4618      	mov	r0, r3
 800128e:	f003 fa41 	bl	8004714 <_Z16VL53L4CD_RdDWordttPm>
 8001292:	4603      	mov	r3, r0
 8001294:	461a      	mov	r2, r3
 8001296:	7bfb      	ldrb	r3, [r7, #15]
 8001298:	4313      	orrs	r3, r2
 800129a:	73fb      	strb	r3, [r7, #15]

	/* Sensor runs in continuous mode */
	if(tmp == (uint32_t)0)
 800129c:	68bb      	ldr	r3, [r7, #8]
 800129e:	2b00      	cmp	r3, #0
 80012a0:	d10b      	bne.n	80012ba <_Z21VL53L4CD_StartRangingt+0x44>
	{
		status |= VL53L4CD_WrByte(dev, VL53L4CD_SYSTEM_START, 0x21);
 80012a2:	88fb      	ldrh	r3, [r7, #6]
 80012a4:	2221      	movs	r2, #33	@ 0x21
 80012a6:	2187      	movs	r1, #135	@ 0x87
 80012a8:	4618      	mov	r0, r3
 80012aa:	f003 fadb 	bl	8004864 <_Z15VL53L4CD_WrBytetth>
 80012ae:	4603      	mov	r3, r0
 80012b0:	461a      	mov	r2, r3
 80012b2:	7bfb      	ldrb	r3, [r7, #15]
 80012b4:	4313      	orrs	r3, r2
 80012b6:	73fb      	strb	r3, [r7, #15]
 80012b8:	e00a      	b.n	80012d0 <_Z21VL53L4CD_StartRangingt+0x5a>
	}
	/* Sensor runs in autonomous mode */
	else
	{
		status |= VL53L4CD_WrByte(dev, VL53L4CD_SYSTEM_START, 0x40);
 80012ba:	88fb      	ldrh	r3, [r7, #6]
 80012bc:	2240      	movs	r2, #64	@ 0x40
 80012be:	2187      	movs	r1, #135	@ 0x87
 80012c0:	4618      	mov	r0, r3
 80012c2:	f003 facf 	bl	8004864 <_Z15VL53L4CD_WrBytetth>
 80012c6:	4603      	mov	r3, r0
 80012c8:	461a      	mov	r2, r3
 80012ca:	7bfb      	ldrb	r3, [r7, #15]
 80012cc:	4313      	orrs	r3, r2
 80012ce:	73fb      	strb	r3, [r7, #15]
	}

	return status;
 80012d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80012d2:	4618      	mov	r0, r3
 80012d4:	3710      	adds	r7, #16
 80012d6:	46bd      	mov	sp, r7
 80012d8:	bd80      	pop	{r7, pc}

080012da <_Z20VL53L4CD_StopRangingt>:

VL53L4CD_Error VL53L4CD_StopRanging(
		Dev_t dev)
{
 80012da:	b580      	push	{r7, lr}
 80012dc:	b084      	sub	sp, #16
 80012de:	af00      	add	r7, sp, #0
 80012e0:	4603      	mov	r3, r0
 80012e2:	80fb      	strh	r3, [r7, #6]
	VL53L4CD_Error status = VL53L4CD_ERROR_NONE;
 80012e4:	2300      	movs	r3, #0
 80012e6:	73fb      	strb	r3, [r7, #15]

	status |= VL53L4CD_WrByte(dev, VL53L4CD_SYSTEM_START, 0x00);
 80012e8:	88fb      	ldrh	r3, [r7, #6]
 80012ea:	2200      	movs	r2, #0
 80012ec:	2187      	movs	r1, #135	@ 0x87
 80012ee:	4618      	mov	r0, r3
 80012f0:	f003 fab8 	bl	8004864 <_Z15VL53L4CD_WrBytetth>
 80012f4:	4603      	mov	r3, r0
 80012f6:	461a      	mov	r2, r3
 80012f8:	7bfb      	ldrb	r3, [r7, #15]
 80012fa:	4313      	orrs	r3, r2
 80012fc:	73fb      	strb	r3, [r7, #15]
	return status;
 80012fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8001300:	4618      	mov	r0, r3
 8001302:	3710      	adds	r7, #16
 8001304:	46bd      	mov	sp, r7
 8001306:	bd80      	pop	{r7, pc}

08001308 <_Z26VL53L4CD_CheckForDataReadytPh>:

VL53L4CD_Error VL53L4CD_CheckForDataReady(
		Dev_t dev,
		uint8_t *p_is_data_ready)
{
 8001308:	b580      	push	{r7, lr}
 800130a:	b084      	sub	sp, #16
 800130c:	af00      	add	r7, sp, #0
 800130e:	4603      	mov	r3, r0
 8001310:	6039      	str	r1, [r7, #0]
 8001312:	80fb      	strh	r3, [r7, #6]
	VL53L4CD_Error status = VL53L4CD_ERROR_NONE;
 8001314:	2300      	movs	r3, #0
 8001316:	73bb      	strb	r3, [r7, #14]
	uint8_t temp;
	uint8_t int_pol;

	status |= VL53L4CD_RdByte(dev, VL53L4CD_GPIO_HV_MUX__CTRL, &temp);
 8001318:	f107 020d 	add.w	r2, r7, #13
 800131c:	88fb      	ldrh	r3, [r7, #6]
 800131e:	2130      	movs	r1, #48	@ 0x30
 8001320:	4618      	mov	r0, r3
 8001322:	f003 fa6d 	bl	8004800 <_Z15VL53L4CD_RdBytettPh>
 8001326:	4603      	mov	r3, r0
 8001328:	461a      	mov	r2, r3
 800132a:	7bbb      	ldrb	r3, [r7, #14]
 800132c:	4313      	orrs	r3, r2
 800132e:	73bb      	strb	r3, [r7, #14]
	temp = temp & (uint8_t)0x10;
 8001330:	7b7b      	ldrb	r3, [r7, #13]
 8001332:	f003 0310 	and.w	r3, r3, #16
 8001336:	b2db      	uxtb	r3, r3
 8001338:	737b      	strb	r3, [r7, #13]
	temp = temp >> 4;
 800133a:	7b7b      	ldrb	r3, [r7, #13]
 800133c:	091b      	lsrs	r3, r3, #4
 800133e:	b2db      	uxtb	r3, r3
 8001340:	737b      	strb	r3, [r7, #13]

	if (temp == (uint8_t)1)
 8001342:	7b7b      	ldrb	r3, [r7, #13]
 8001344:	2b01      	cmp	r3, #1
 8001346:	d102      	bne.n	800134e <_Z26VL53L4CD_CheckForDataReadytPh+0x46>
	{
		int_pol = (uint8_t)0;
 8001348:	2300      	movs	r3, #0
 800134a:	73fb      	strb	r3, [r7, #15]
 800134c:	e001      	b.n	8001352 <_Z26VL53L4CD_CheckForDataReadytPh+0x4a>
	}
	else
	{
		int_pol = (uint8_t)1;
 800134e:	2301      	movs	r3, #1
 8001350:	73fb      	strb	r3, [r7, #15]
	}

	status |= VL53L4CD_RdByte(dev, VL53L4CD_GPIO__TIO_HV_STATUS, &temp);
 8001352:	f107 020d 	add.w	r2, r7, #13
 8001356:	88fb      	ldrh	r3, [r7, #6]
 8001358:	2131      	movs	r1, #49	@ 0x31
 800135a:	4618      	mov	r0, r3
 800135c:	f003 fa50 	bl	8004800 <_Z15VL53L4CD_RdBytettPh>
 8001360:	4603      	mov	r3, r0
 8001362:	461a      	mov	r2, r3
 8001364:	7bbb      	ldrb	r3, [r7, #14]
 8001366:	4313      	orrs	r3, r2
 8001368:	73bb      	strb	r3, [r7, #14]

	if ((temp & (uint8_t)1) == int_pol)
 800136a:	7b7b      	ldrb	r3, [r7, #13]
 800136c:	f003 0201 	and.w	r2, r3, #1
 8001370:	7bfb      	ldrb	r3, [r7, #15]
 8001372:	429a      	cmp	r2, r3
 8001374:	d103      	bne.n	800137e <_Z26VL53L4CD_CheckForDataReadytPh+0x76>
	{
		*p_is_data_ready = (uint8_t)1;
 8001376:	683b      	ldr	r3, [r7, #0]
 8001378:	2201      	movs	r2, #1
 800137a:	701a      	strb	r2, [r3, #0]
 800137c:	e002      	b.n	8001384 <_Z26VL53L4CD_CheckForDataReadytPh+0x7c>
	}
	else
	{
		*p_is_data_ready = (uint8_t)0;
 800137e:	683b      	ldr	r3, [r7, #0]
 8001380:	2200      	movs	r2, #0
 8001382:	701a      	strb	r2, [r3, #0]
	}

	return status;
 8001384:	7bbb      	ldrb	r3, [r7, #14]
}
 8001386:	4618      	mov	r0, r3
 8001388:	3710      	adds	r7, #16
 800138a:	46bd      	mov	sp, r7
 800138c:	bd80      	pop	{r7, pc}
	...

08001390 <_Z23VL53L4CD_SetRangeTimingtmm>:

VL53L4CD_Error VL53L4CD_SetRangeTiming(
		Dev_t dev,
		uint32_t timing_budget_ms,
		uint32_t inter_measurement_ms)
{
 8001390:	b580      	push	{r7, lr}
 8001392:	b08c      	sub	sp, #48	@ 0x30
 8001394:	af00      	add	r7, sp, #0
 8001396:	4603      	mov	r3, r0
 8001398:	60b9      	str	r1, [r7, #8]
 800139a:	607a      	str	r2, [r7, #4]
 800139c:	81fb      	strh	r3, [r7, #14]
	VL53L4CD_Error status = VL53L4CD_ERROR_NONE;
 800139e:	2300      	movs	r3, #0
 80013a0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	uint16_t clock_pll, osc_frequency, ms_byte;
	uint32_t macro_period_us = 0, timing_budget_us = 0, ls_byte, tmp;
 80013a4:	2300      	movs	r3, #0
 80013a6:	62bb      	str	r3, [r7, #40]	@ 0x28
 80013a8:	2300      	movs	r3, #0
 80013aa:	627b      	str	r3, [r7, #36]	@ 0x24
	float_t inter_measurement_factor = (float_t)1.055;
 80013ac:	4b84      	ldr	r3, [pc, #528]	@ (80015c0 <_Z23VL53L4CD_SetRangeTimingtmm+0x230>)
 80013ae:	61fb      	str	r3, [r7, #28]

	status |= VL53L4CD_RdWord(dev, 0x0006, &osc_frequency);
 80013b0:	f107 0214 	add.w	r2, r7, #20
 80013b4:	89fb      	ldrh	r3, [r7, #14]
 80013b6:	2106      	movs	r1, #6
 80013b8:	4618      	mov	r0, r3
 80013ba:	f003 f9e7 	bl	800478c <_Z15VL53L4CD_RdWordttPt>
 80013be:	4603      	mov	r3, r0
 80013c0:	461a      	mov	r2, r3
 80013c2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80013c6:	4313      	orrs	r3, r2
 80013c8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if(osc_frequency != (uint16_t)0)
 80013cc:	8abb      	ldrh	r3, [r7, #20]
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d012      	beq.n	80013f8 <_Z23VL53L4CD_SetRangeTimingtmm+0x68>
	{
		timing_budget_us = timing_budget_ms*(uint32_t)1000;
 80013d2:	68bb      	ldr	r3, [r7, #8]
 80013d4:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80013d8:	fb02 f303 	mul.w	r3, r2, r3
 80013dc:	627b      	str	r3, [r7, #36]	@ 0x24
		macro_period_us = (uint32_t)((uint32_t)2304 *
		((uint32_t)0x40000000 / (uint32_t)osc_frequency)) >> 6;
 80013de:	8abb      	ldrh	r3, [r7, #20]
 80013e0:	461a      	mov	r2, r3
 80013e2:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80013e6:	fbb3 f2f2 	udiv	r2, r3, r2
		macro_period_us = (uint32_t)((uint32_t)2304 *
 80013ea:	4613      	mov	r3, r2
 80013ec:	00db      	lsls	r3, r3, #3
 80013ee:	4413      	add	r3, r2
 80013f0:	021b      	lsls	r3, r3, #8
 80013f2:	099b      	lsrs	r3, r3, #6
 80013f4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80013f6:	e005      	b.n	8001404 <_Z23VL53L4CD_SetRangeTimingtmm+0x74>
	}
	else
	{
		status |= (uint8_t)VL53L4CD_ERROR_INVALID_ARGUMENT;
 80013f8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80013fc:	f063 0301 	orn	r3, r3, #1
 8001400:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	}

	/* Timing budget check validity */
	if ((timing_budget_ms < (uint32_t)10)
 8001404:	68bb      	ldr	r3, [r7, #8]
 8001406:	2b09      	cmp	r3, #9
 8001408:	d906      	bls.n	8001418 <_Z23VL53L4CD_SetRangeTimingtmm+0x88>
			|| (timing_budget_ms > (uint32_t)200) || (status != (uint8_t)0))
 800140a:	68bb      	ldr	r3, [r7, #8]
 800140c:	2bc8      	cmp	r3, #200	@ 0xc8
 800140e:	d803      	bhi.n	8001418 <_Z23VL53L4CD_SetRangeTimingtmm+0x88>
 8001410:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001414:	2b00      	cmp	r3, #0
 8001416:	d006      	beq.n	8001426 <_Z23VL53L4CD_SetRangeTimingtmm+0x96>
	{
		status |= VL53L4CD_ERROR_INVALID_ARGUMENT;
 8001418:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800141c:	f063 0301 	orn	r3, r3, #1
 8001420:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8001424:	e05e      	b.n	80014e4 <_Z23VL53L4CD_SetRangeTimingtmm+0x154>
	}
	/* Sensor runs in continuous mode */
	else if(inter_measurement_ms == (uint32_t)0)
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	2b00      	cmp	r3, #0
 800142a:	d111      	bne.n	8001450 <_Z23VL53L4CD_SetRangeTimingtmm+0xc0>
	{
		status |= VL53L4CD_WrDWord(dev,VL53L4CD_INTERMEASUREMENT_MS, 0);
 800142c:	89fb      	ldrh	r3, [r7, #14]
 800142e:	2200      	movs	r2, #0
 8001430:	216c      	movs	r1, #108	@ 0x6c
 8001432:	4618      	mov	r0, r3
 8001434:	f003 fa6c 	bl	8004910 <_Z16VL53L4CD_WrDWordttm>
 8001438:	4603      	mov	r3, r0
 800143a:	461a      	mov	r2, r3
 800143c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001440:	4313      	orrs	r3, r2
 8001442:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		timing_budget_us -= (uint32_t)2500;
 8001446:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001448:	f6a3 13c4 	subw	r3, r3, #2500	@ 0x9c4
 800144c:	627b      	str	r3, [r7, #36]	@ 0x24
 800144e:	e049      	b.n	80014e4 <_Z23VL53L4CD_SetRangeTimingtmm+0x154>
	}
	/* Sensor runs in autonomous low power mode */
	else if(inter_measurement_ms > timing_budget_ms)
 8001450:	687a      	ldr	r2, [r7, #4]
 8001452:	68bb      	ldr	r3, [r7, #8]
 8001454:	429a      	cmp	r2, r3
 8001456:	d93f      	bls.n	80014d8 <_Z23VL53L4CD_SetRangeTimingtmm+0x148>
	{
		status |= VL53L4CD_RdWord(dev,
 8001458:	f107 0216 	add.w	r2, r7, #22
 800145c:	89fb      	ldrh	r3, [r7, #14]
 800145e:	21de      	movs	r1, #222	@ 0xde
 8001460:	4618      	mov	r0, r3
 8001462:	f003 f993 	bl	800478c <_Z15VL53L4CD_RdWordttPt>
 8001466:	4603      	mov	r3, r0
 8001468:	461a      	mov	r2, r3
 800146a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800146e:	4313      	orrs	r3, r2
 8001470:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				VL53L4CD_RESULT__OSC_CALIBRATE_VAL, &clock_pll);
		clock_pll = clock_pll & (uint16_t)0x3FF;
 8001474:	8afb      	ldrh	r3, [r7, #22]
 8001476:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800147a:	b29b      	uxth	r3, r3
 800147c:	82fb      	strh	r3, [r7, #22]
				inter_measurement_factor = inter_measurement_factor
				  * (float_t)inter_measurement_ms
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	ee07 3a90 	vmov	s15, r3
 8001484:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001488:	edd7 7a07 	vldr	s15, [r7, #28]
 800148c:	ee27 7a27 	vmul.f32	s14, s14, s15
				  * (float_t)clock_pll;
 8001490:	8afb      	ldrh	r3, [r7, #22]
 8001492:	ee07 3a90 	vmov	s15, r3
 8001496:	eef8 7a67 	vcvt.f32.u32	s15, s15
				inter_measurement_factor = inter_measurement_factor
 800149a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800149e:	edc7 7a07 	vstr	s15, [r7, #28]
		status |= VL53L4CD_WrDWord(dev, VL53L4CD_INTERMEASUREMENT_MS,
 80014a2:	edd7 7a07 	vldr	s15, [r7, #28]
 80014a6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80014aa:	89fb      	ldrh	r3, [r7, #14]
 80014ac:	ee17 2a90 	vmov	r2, s15
 80014b0:	216c      	movs	r1, #108	@ 0x6c
 80014b2:	4618      	mov	r0, r3
 80014b4:	f003 fa2c 	bl	8004910 <_Z16VL53L4CD_WrDWordttm>
 80014b8:	4603      	mov	r3, r0
 80014ba:	461a      	mov	r2, r3
 80014bc:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80014c0:	4313      	orrs	r3, r2
 80014c2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				(uint32_t)inter_measurement_factor);

		timing_budget_us -= (uint32_t)4300;
 80014c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80014c8:	f5a3 5386 	sub.w	r3, r3, #4288	@ 0x10c0
 80014cc:	3b0c      	subs	r3, #12
 80014ce:	627b      	str	r3, [r7, #36]	@ 0x24
		timing_budget_us /= (uint32_t)2;
 80014d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80014d2:	085b      	lsrs	r3, r3, #1
 80014d4:	627b      	str	r3, [r7, #36]	@ 0x24
 80014d6:	e005      	b.n	80014e4 <_Z23VL53L4CD_SetRangeTimingtmm+0x154>

	}
	/* Invalid case */
	else
	{
		status |= (uint8_t)VL53L4CD_ERROR_INVALID_ARGUMENT;
 80014d8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80014dc:	f063 0301 	orn	r3, r3, #1
 80014e0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	}

	if(status != (uint8_t)VL53L4CD_ERROR_INVALID_ARGUMENT)
 80014e4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80014e8:	2bfe      	cmp	r3, #254	@ 0xfe
 80014ea:	d063      	beq.n	80015b4 <_Z23VL53L4CD_SetRangeTimingtmm+0x224>
	{
				ms_byte = 0;
 80014ec:	2300      	movs	r3, #0
 80014ee:	85bb      	strh	r3, [r7, #44]	@ 0x2c
				timing_budget_us = timing_budget_us << 12;
 80014f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80014f2:	031b      	lsls	r3, r3, #12
 80014f4:	627b      	str	r3, [r7, #36]	@ 0x24
				tmp = macro_period_us*(uint32_t)16;
 80014f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80014f8:	011b      	lsls	r3, r3, #4
 80014fa:	61bb      	str	r3, [r7, #24]
				ls_byte = ((timing_budget_us + ((tmp >> 6)>>1)) /(tmp>> 6))
 80014fc:	69bb      	ldr	r3, [r7, #24]
 80014fe:	09da      	lsrs	r2, r3, #7
 8001500:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001502:	441a      	add	r2, r3
 8001504:	69bb      	ldr	r3, [r7, #24]
 8001506:	099b      	lsrs	r3, r3, #6
 8001508:	fbb2 f3f3 	udiv	r3, r2, r3
 800150c:	3b01      	subs	r3, #1
 800150e:	623b      	str	r3, [r7, #32]
				  - (uint32_t)1;

				while ((ls_byte & 0xFFFFFF00U) > 0U) {
 8001510:	e005      	b.n	800151e <_Z23VL53L4CD_SetRangeTimingtmm+0x18e>
						 ls_byte = ls_byte >> 1;
 8001512:	6a3b      	ldr	r3, [r7, #32]
 8001514:	085b      	lsrs	r3, r3, #1
 8001516:	623b      	str	r3, [r7, #32]
						 ms_byte++;
 8001518:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 800151a:	3301      	adds	r3, #1
 800151c:	85bb      	strh	r3, [r7, #44]	@ 0x2c
				while ((ls_byte & 0xFFFFFF00U) > 0U) {
 800151e:	6a3b      	ldr	r3, [r7, #32]
 8001520:	2bff      	cmp	r3, #255	@ 0xff
 8001522:	d8f6      	bhi.n	8001512 <_Z23VL53L4CD_SetRangeTimingtmm+0x182>
				}
				ms_byte = (uint16_t)(ms_byte << 8)
 8001524:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8001526:	021b      	lsls	r3, r3, #8
 8001528:	b29a      	uxth	r2, r3
			+ (uint16_t) (ls_byte & (uint32_t)0xFF);
 800152a:	6a3b      	ldr	r3, [r7, #32]
 800152c:	b29b      	uxth	r3, r3
 800152e:	b2db      	uxtb	r3, r3
 8001530:	b29b      	uxth	r3, r3
				ms_byte = (uint16_t)(ms_byte << 8)
 8001532:	4413      	add	r3, r2
 8001534:	85bb      	strh	r3, [r7, #44]	@ 0x2c
				status |= VL53L4CD_WrWord(dev, VL53L4CD_RANGE_CONFIG_A,ms_byte);
 8001536:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 8001538:	89fb      	ldrh	r3, [r7, #14]
 800153a:	215e      	movs	r1, #94	@ 0x5e
 800153c:	4618      	mov	r0, r3
 800153e:	f003 f9b9 	bl	80048b4 <_Z15VL53L4CD_WrWordttt>
 8001542:	4603      	mov	r3, r0
 8001544:	461a      	mov	r2, r3
 8001546:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800154a:	4313      	orrs	r3, r2
 800154c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

				ms_byte = 0;
 8001550:	2300      	movs	r3, #0
 8001552:	85bb      	strh	r3, [r7, #44]	@ 0x2c
				tmp = macro_period_us*(uint32_t)12;
 8001554:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001556:	4613      	mov	r3, r2
 8001558:	005b      	lsls	r3, r3, #1
 800155a:	4413      	add	r3, r2
 800155c:	009b      	lsls	r3, r3, #2
 800155e:	61bb      	str	r3, [r7, #24]
				ls_byte = ((timing_budget_us + ((tmp >> 6)>>1)) /(tmp>> 6))
 8001560:	69bb      	ldr	r3, [r7, #24]
 8001562:	09da      	lsrs	r2, r3, #7
 8001564:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001566:	441a      	add	r2, r3
 8001568:	69bb      	ldr	r3, [r7, #24]
 800156a:	099b      	lsrs	r3, r3, #6
 800156c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001570:	3b01      	subs	r3, #1
 8001572:	623b      	str	r3, [r7, #32]
				  - (uint32_t)1;

				while ((ls_byte & 0xFFFFFF00U) > 0U) {
 8001574:	e005      	b.n	8001582 <_Z23VL53L4CD_SetRangeTimingtmm+0x1f2>
						 ls_byte = ls_byte >> 1;
 8001576:	6a3b      	ldr	r3, [r7, #32]
 8001578:	085b      	lsrs	r3, r3, #1
 800157a:	623b      	str	r3, [r7, #32]
						 ms_byte++;
 800157c:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 800157e:	3301      	adds	r3, #1
 8001580:	85bb      	strh	r3, [r7, #44]	@ 0x2c
				while ((ls_byte & 0xFFFFFF00U) > 0U) {
 8001582:	6a3b      	ldr	r3, [r7, #32]
 8001584:	2bff      	cmp	r3, #255	@ 0xff
 8001586:	d8f6      	bhi.n	8001576 <_Z23VL53L4CD_SetRangeTimingtmm+0x1e6>
				}
				ms_byte = (uint16_t)(ms_byte << 8)
 8001588:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 800158a:	021b      	lsls	r3, r3, #8
 800158c:	b29a      	uxth	r2, r3
			+ (uint16_t) (ls_byte & (uint32_t)0xFF);
 800158e:	6a3b      	ldr	r3, [r7, #32]
 8001590:	b29b      	uxth	r3, r3
 8001592:	b2db      	uxtb	r3, r3
 8001594:	b29b      	uxth	r3, r3
				ms_byte = (uint16_t)(ms_byte << 8)
 8001596:	4413      	add	r3, r2
 8001598:	85bb      	strh	r3, [r7, #44]	@ 0x2c
				status |= VL53L4CD_WrWord(dev, VL53L4CD_RANGE_CONFIG_B,ms_byte);
 800159a:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 800159c:	89fb      	ldrh	r3, [r7, #14]
 800159e:	2161      	movs	r1, #97	@ 0x61
 80015a0:	4618      	mov	r0, r3
 80015a2:	f003 f987 	bl	80048b4 <_Z15VL53L4CD_WrWordttt>
 80015a6:	4603      	mov	r3, r0
 80015a8:	461a      	mov	r2, r3
 80015aa:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80015ae:	4313      	orrs	r3, r2
 80015b0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	}

	return status;
 80015b4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 80015b8:	4618      	mov	r0, r3
 80015ba:	3730      	adds	r7, #48	@ 0x30
 80015bc:	46bd      	mov	sp, r7
 80015be:	bd80      	pop	{r7, pc}
 80015c0:	3f870a3d 	.word	0x3f870a3d

080015c4 <_Z18VL53L4CD_GetResulttP22VL53L4CD_ResultsData_t>:
}

VL53L4CD_Error VL53L4CD_GetResult(
		Dev_t dev,
		VL53L4CD_ResultsData_t *p_result)
{
 80015c4:	b5b0      	push	{r4, r5, r7, lr}
 80015c6:	b08a      	sub	sp, #40	@ 0x28
 80015c8:	af00      	add	r7, sp, #0
 80015ca:	4603      	mov	r3, r0
 80015cc:	6039      	str	r1, [r7, #0]
 80015ce:	80fb      	strh	r3, [r7, #6]
	VL53L4CD_Error status = VL53L4CD_ERROR_NONE;
 80015d0:	2300      	movs	r3, #0
 80015d2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	uint16_t temp_16;
	uint8_t temp_8;
	uint8_t status_rtn[24] = { 255, 255, 255, 5, 2, 4, 1, 7, 3,
 80015d6:	4b52      	ldr	r3, [pc, #328]	@ (8001720 <_Z18VL53L4CD_GetResulttP22VL53L4CD_ResultsData_t+0x15c>)
 80015d8:	f107 0408 	add.w	r4, r7, #8
 80015dc:	461d      	mov	r5, r3
 80015de:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80015e0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80015e2:	e895 0003 	ldmia.w	r5, {r0, r1}
 80015e6:	e884 0003 	stmia.w	r4, {r0, r1}
			0, 255, 255, 9, 13, 255, 255, 255, 255, 10, 6,
			255, 255, 11, 12 };

	status |= VL53L4CD_RdByte(dev, VL53L4CD_RESULT__RANGE_STATUS,
 80015ea:	f107 0223 	add.w	r2, r7, #35	@ 0x23
 80015ee:	88fb      	ldrh	r3, [r7, #6]
 80015f0:	2189      	movs	r1, #137	@ 0x89
 80015f2:	4618      	mov	r0, r3
 80015f4:	f003 f904 	bl	8004800 <_Z15VL53L4CD_RdBytettPh>
 80015f8:	4603      	mov	r3, r0
 80015fa:	461a      	mov	r2, r3
 80015fc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001600:	4313      	orrs	r3, r2
 8001602:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		&temp_8);
	temp_8 = temp_8 & (uint8_t)0x1F;
 8001606:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800160a:	f003 031f 	and.w	r3, r3, #31
 800160e:	b2db      	uxtb	r3, r3
 8001610:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
	if (temp_8 < (uint8_t)24)
 8001614:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001618:	2b17      	cmp	r3, #23
 800161a:	d807      	bhi.n	800162c <_Z18VL53L4CD_GetResulttP22VL53L4CD_ResultsData_t+0x68>
	{
		temp_8 = status_rtn[temp_8];
 800161c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001620:	3328      	adds	r3, #40	@ 0x28
 8001622:	443b      	add	r3, r7
 8001624:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 8001628:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
	}
	p_result->range_status = temp_8;
 800162c:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8001630:	683b      	ldr	r3, [r7, #0]
 8001632:	701a      	strb	r2, [r3, #0]

	status |= VL53L4CD_RdWord(dev, VL53L4CD_RESULT__SPAD_NB,
 8001634:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 8001638:	88fb      	ldrh	r3, [r7, #6]
 800163a:	218c      	movs	r1, #140	@ 0x8c
 800163c:	4618      	mov	r0, r3
 800163e:	f003 f8a5 	bl	800478c <_Z15VL53L4CD_RdWordttPt>
 8001642:	4603      	mov	r3, r0
 8001644:	461a      	mov	r2, r3
 8001646:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800164a:	4313      	orrs	r3, r2
 800164c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		&temp_16);
	p_result->number_of_spad = temp_16 / (uint16_t) 256;
 8001650:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8001652:	0a1b      	lsrs	r3, r3, #8
 8001654:	b29a      	uxth	r2, r3
 8001656:	683b      	ldr	r3, [r7, #0]
 8001658:	819a      	strh	r2, [r3, #12]

	status |= VL53L4CD_RdWord(dev, VL53L4CD_RESULT__SIGNAL_RATE,
 800165a:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 800165e:	88fb      	ldrh	r3, [r7, #6]
 8001660:	218e      	movs	r1, #142	@ 0x8e
 8001662:	4618      	mov	r0, r3
 8001664:	f003 f892 	bl	800478c <_Z15VL53L4CD_RdWordttPt>
 8001668:	4603      	mov	r3, r0
 800166a:	461a      	mov	r2, r3
 800166c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001670:	4313      	orrs	r3, r2
 8001672:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		&temp_16);
	p_result->signal_rate_kcps = temp_16 * (uint16_t) 8;
 8001676:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8001678:	00db      	lsls	r3, r3, #3
 800167a:	b29a      	uxth	r2, r3
 800167c:	683b      	ldr	r3, [r7, #0]
 800167e:	811a      	strh	r2, [r3, #8]

	status |= VL53L4CD_RdWord(dev, VL53L4CD_RESULT__AMBIENT_RATE,
 8001680:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 8001684:	88fb      	ldrh	r3, [r7, #6]
 8001686:	2190      	movs	r1, #144	@ 0x90
 8001688:	4618      	mov	r0, r3
 800168a:	f003 f87f 	bl	800478c <_Z15VL53L4CD_RdWordttPt>
 800168e:	4603      	mov	r3, r0
 8001690:	461a      	mov	r2, r3
 8001692:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001696:	4313      	orrs	r3, r2
 8001698:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		&temp_16);
	p_result->ambient_rate_kcps = temp_16 * (uint16_t) 8;
 800169c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800169e:	00db      	lsls	r3, r3, #3
 80016a0:	b29a      	uxth	r2, r3
 80016a2:	683b      	ldr	r3, [r7, #0]
 80016a4:	809a      	strh	r2, [r3, #4]

	status |= VL53L4CD_RdWord(dev, VL53L4CD_RESULT__SIGMA,
 80016a6:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 80016aa:	88fb      	ldrh	r3, [r7, #6]
 80016ac:	2192      	movs	r1, #146	@ 0x92
 80016ae:	4618      	mov	r0, r3
 80016b0:	f003 f86c 	bl	800478c <_Z15VL53L4CD_RdWordttPt>
 80016b4:	4603      	mov	r3, r0
 80016b6:	461a      	mov	r2, r3
 80016b8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80016bc:	4313      	orrs	r3, r2
 80016be:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		&temp_16);
	p_result->sigma_mm = temp_16 / (uint16_t) 4;
 80016c2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80016c4:	089b      	lsrs	r3, r3, #2
 80016c6:	b29a      	uxth	r2, r3
 80016c8:	683b      	ldr	r3, [r7, #0]
 80016ca:	81da      	strh	r2, [r3, #14]

	status |= VL53L4CD_RdWord(dev, VL53L4CD_RESULT__DISTANCE,
 80016cc:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 80016d0:	88fb      	ldrh	r3, [r7, #6]
 80016d2:	2196      	movs	r1, #150	@ 0x96
 80016d4:	4618      	mov	r0, r3
 80016d6:	f003 f859 	bl	800478c <_Z15VL53L4CD_RdWordttPt>
 80016da:	4603      	mov	r3, r0
 80016dc:	461a      	mov	r2, r3
 80016de:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80016e2:	4313      	orrs	r3, r2
 80016e4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		&temp_16);
	p_result->distance_mm = temp_16;
 80016e8:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80016ea:	683b      	ldr	r3, [r7, #0]
 80016ec:	805a      	strh	r2, [r3, #2]

	p_result->signal_per_spad_kcps = p_result->signal_rate_kcps
 80016ee:	683b      	ldr	r3, [r7, #0]
 80016f0:	891a      	ldrh	r2, [r3, #8]
			/p_result->number_of_spad;
 80016f2:	683b      	ldr	r3, [r7, #0]
 80016f4:	899b      	ldrh	r3, [r3, #12]
 80016f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80016fa:	b29a      	uxth	r2, r3
	p_result->signal_per_spad_kcps = p_result->signal_rate_kcps
 80016fc:	683b      	ldr	r3, [r7, #0]
 80016fe:	815a      	strh	r2, [r3, #10]
	p_result->ambient_per_spad_kcps = p_result->ambient_rate_kcps
 8001700:	683b      	ldr	r3, [r7, #0]
 8001702:	889a      	ldrh	r2, [r3, #4]
			/p_result->number_of_spad;
 8001704:	683b      	ldr	r3, [r7, #0]
 8001706:	899b      	ldrh	r3, [r3, #12]
 8001708:	fbb2 f3f3 	udiv	r3, r2, r3
 800170c:	b29a      	uxth	r2, r3
	p_result->ambient_per_spad_kcps = p_result->ambient_rate_kcps
 800170e:	683b      	ldr	r3, [r7, #0]
 8001710:	80da      	strh	r2, [r3, #6]

	return status;
 8001712:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8001716:	4618      	mov	r0, r3
 8001718:	3728      	adds	r7, #40	@ 0x28
 800171a:	46bd      	mov	sp, r7
 800171c:	bdb0      	pop	{r4, r5, r7, pc}
 800171e:	bf00      	nop
 8001720:	0800a22c 	.word	0x0800a22c

08001724 <_Z18VL53L4CD_SetOffsetts>:

VL53L4CD_Error VL53L4CD_SetOffset(
		Dev_t dev,
		int16_t OffsetValueInMm)
{
 8001724:	b580      	push	{r7, lr}
 8001726:	b084      	sub	sp, #16
 8001728:	af00      	add	r7, sp, #0
 800172a:	4603      	mov	r3, r0
 800172c:	460a      	mov	r2, r1
 800172e:	80fb      	strh	r3, [r7, #6]
 8001730:	4613      	mov	r3, r2
 8001732:	80bb      	strh	r3, [r7, #4]
	VL53L4CD_Error status = VL53L4CD_ERROR_NONE;
 8001734:	2300      	movs	r3, #0
 8001736:	73fb      	strb	r3, [r7, #15]
	uint16_t temp;

	temp = (uint16_t)((uint16_t)OffsetValueInMm*(uint16_t)4);
 8001738:	88bb      	ldrh	r3, [r7, #4]
 800173a:	009b      	lsls	r3, r3, #2
 800173c:	81bb      	strh	r3, [r7, #12]

	status |= VL53L4CD_WrWord(dev, VL53L4CD_RANGE_OFFSET_MM, temp);
 800173e:	89ba      	ldrh	r2, [r7, #12]
 8001740:	88fb      	ldrh	r3, [r7, #6]
 8001742:	211e      	movs	r1, #30
 8001744:	4618      	mov	r0, r3
 8001746:	f003 f8b5 	bl	80048b4 <_Z15VL53L4CD_WrWordttt>
 800174a:	4603      	mov	r3, r0
 800174c:	461a      	mov	r2, r3
 800174e:	7bfb      	ldrb	r3, [r7, #15]
 8001750:	4313      	orrs	r3, r2
 8001752:	73fb      	strb	r3, [r7, #15]
	status |= VL53L4CD_WrWord(dev, VL53L4CD_INNER_OFFSET_MM, (uint8_t)0x0);
 8001754:	88fb      	ldrh	r3, [r7, #6]
 8001756:	2200      	movs	r2, #0
 8001758:	2120      	movs	r1, #32
 800175a:	4618      	mov	r0, r3
 800175c:	f003 f8aa 	bl	80048b4 <_Z15VL53L4CD_WrWordttt>
 8001760:	4603      	mov	r3, r0
 8001762:	461a      	mov	r2, r3
 8001764:	7bfb      	ldrb	r3, [r7, #15]
 8001766:	4313      	orrs	r3, r2
 8001768:	73fb      	strb	r3, [r7, #15]
	status |= VL53L4CD_WrWord(dev, VL53L4CD_OUTER_OFFSET_MM, (uint8_t)0x0);
 800176a:	88fb      	ldrh	r3, [r7, #6]
 800176c:	2200      	movs	r2, #0
 800176e:	2122      	movs	r1, #34	@ 0x22
 8001770:	4618      	mov	r0, r3
 8001772:	f003 f89f 	bl	80048b4 <_Z15VL53L4CD_WrWordttt>
 8001776:	4603      	mov	r3, r0
 8001778:	461a      	mov	r2, r3
 800177a:	7bfb      	ldrb	r3, [r7, #15]
 800177c:	4313      	orrs	r3, r2
 800177e:	73fb      	strb	r3, [r7, #15]
	return status;
 8001780:	7bfb      	ldrb	r3, [r7, #15]
}
 8001782:	4618      	mov	r0, r3
 8001784:	3710      	adds	r7, #16
 8001786:	46bd      	mov	sp, r7
 8001788:	bd80      	pop	{r7, pc}

0800178a <_ZN7StepperC1EPFmvEP12GPIO_TypeDeftS3_t>:



class Stepper {
public:
  Stepper(unsigned long (*get_time_us)(), GPIO_TypeDef *gpio_port_step, uint16_t gpio_pin_step, GPIO_TypeDef *gpio_port_dir, uint16_t gpio_pin_dir) {
 800178a:	b580      	push	{r7, lr}
 800178c:	b084      	sub	sp, #16
 800178e:	af00      	add	r7, sp, #0
 8001790:	60f8      	str	r0, [r7, #12]
 8001792:	60b9      	str	r1, [r7, #8]
 8001794:	607a      	str	r2, [r7, #4]
 8001796:	807b      	strh	r3, [r7, #2]
 8001798:	68fb      	ldr	r3, [r7, #12]
 800179a:	2200      	movs	r2, #0
 800179c:	611a      	str	r2, [r3, #16]
 800179e:	68fb      	ldr	r3, [r7, #12]
 80017a0:	2201      	movs	r2, #1
 80017a2:	615a      	str	r2, [r3, #20]
 80017a4:	68fb      	ldr	r3, [r7, #12]
 80017a6:	2200      	movs	r2, #0
 80017a8:	761a      	strb	r2, [r3, #24]
 80017aa:	68fb      	ldr	r3, [r7, #12]
 80017ac:	2200      	movs	r2, #0
 80017ae:	61da      	str	r2, [r3, #28]
 80017b0:	68fb      	ldr	r3, [r7, #12]
 80017b2:	f242 7210 	movw	r2, #10000	@ 0x2710
 80017b6:	621a      	str	r2, [r3, #32]
 80017b8:	68fb      	ldr	r3, [r7, #12]
 80017ba:	220a      	movs	r2, #10
 80017bc:	629a      	str	r2, [r3, #40]	@ 0x28
 80017be:	68fb      	ldr	r3, [r7, #12]
 80017c0:	2200      	movs	r2, #0
 80017c2:	62da      	str	r2, [r3, #44]	@ 0x2c
 80017c4:	68fb      	ldr	r3, [r7, #12]
 80017c6:	2200      	movs	r2, #0
 80017c8:	631a      	str	r2, [r3, #48]	@ 0x30
 80017ca:	68fb      	ldr	r3, [r7, #12]
 80017cc:	2200      	movs	r2, #0
 80017ce:	635a      	str	r2, [r3, #52]	@ 0x34
 80017d0:	68fb      	ldr	r3, [r7, #12]
 80017d2:	2200      	movs	r2, #0
 80017d4:	639a      	str	r2, [r3, #56]	@ 0x38
 80017d6:	68fb      	ldr	r3, [r7, #12]
 80017d8:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 80017dc:	63da      	str	r2, [r3, #60]	@ 0x3c
    this->gpio_port_step = gpio_port_step;
 80017de:	68fb      	ldr	r3, [r7, #12]
 80017e0:	687a      	ldr	r2, [r7, #4]
 80017e2:	601a      	str	r2, [r3, #0]
    this->gpio_pin_step = gpio_pin_step;
 80017e4:	68fb      	ldr	r3, [r7, #12]
 80017e6:	887a      	ldrh	r2, [r7, #2]
 80017e8:	809a      	strh	r2, [r3, #4]
    this->gpio_port_dir = gpio_port_dir;
 80017ea:	68fb      	ldr	r3, [r7, #12]
 80017ec:	69ba      	ldr	r2, [r7, #24]
 80017ee:	609a      	str	r2, [r3, #8]
    this->gpio_pin_dir = gpio_pin_dir;
 80017f0:	68fb      	ldr	r3, [r7, #12]
 80017f2:	8bba      	ldrh	r2, [r7, #28]
 80017f4:	819a      	strh	r2, [r3, #12]

    this->get_time_us = get_time_us;
 80017f6:	68fb      	ldr	r3, [r7, #12]
 80017f8:	68ba      	ldr	r2, [r7, #8]
 80017fa:	641a      	str	r2, [r3, #64]	@ 0x40

    HAL_GPIO_WritePin(gpio_port_step, gpio_pin_step, GPIO_PIN_RESET);
 80017fc:	887b      	ldrh	r3, [r7, #2]
 80017fe:	2200      	movs	r2, #0
 8001800:	4619      	mov	r1, r3
 8001802:	6878      	ldr	r0, [r7, #4]
 8001804:	f004 f990 	bl	8005b28 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(gpio_port_dir, gpio_pin_dir, GPIO_PIN_RESET);
 8001808:	8bbb      	ldrh	r3, [r7, #28]
 800180a:	2200      	movs	r2, #0
 800180c:	4619      	mov	r1, r3
 800180e:	69b8      	ldr	r0, [r7, #24]
 8001810:	f004 f98a 	bl	8005b28 <HAL_GPIO_WritePin>

  }
 8001814:	68fb      	ldr	r3, [r7, #12]
 8001816:	4618      	mov	r0, r3
 8001818:	3710      	adds	r7, #16
 800181a:	46bd      	mov	sp, r7
 800181c:	bd80      	pop	{r7, pc}
	...

08001820 <_ZN7Stepper9set_speedEm>:

  void set_speed(unsigned long speed) {
 8001820:	b480      	push	{r7}
 8001822:	b083      	sub	sp, #12
 8001824:	af00      	add	r7, sp, #0
 8001826:	6078      	str	r0, [r7, #4]
 8001828:	6039      	str	r1, [r7, #0]
    this->speed = speed;
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	683a      	ldr	r2, [r7, #0]
 800182e:	621a      	str	r2, [r3, #32]
    time_step = 10000000 / speed;
 8001830:	4a05      	ldr	r2, [pc, #20]	@ (8001848 <_ZN7Stepper9set_speedEm+0x28>)
 8001832:	683b      	ldr	r3, [r7, #0]
 8001834:	fbb2 f2f3 	udiv	r2, r2, r3
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	625a      	str	r2, [r3, #36]	@ 0x24
  }
 800183c:	bf00      	nop
 800183e:	370c      	adds	r7, #12
 8001840:	46bd      	mov	sp, r7
 8001842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001846:	4770      	bx	lr
 8001848:	00989680 	.word	0x00989680

0800184c <_ZN7Stepper8set_goalEib>:

  void set_goal(int goal, bool keep_previous_speed = false) {
 800184c:	b580      	push	{r7, lr}
 800184e:	b084      	sub	sp, #16
 8001850:	af00      	add	r7, sp, #0
 8001852:	60f8      	str	r0, [r7, #12]
 8001854:	60b9      	str	r1, [r7, #8]
 8001856:	4613      	mov	r3, r2
 8001858:	71fb      	strb	r3, [r7, #7]

    this->goal = goal;
 800185a:	68fb      	ldr	r3, [r7, #12]
 800185c:	68ba      	ldr	r2, [r7, #8]
 800185e:	61da      	str	r2, [r3, #28]
    state.state = State::HIGH;
 8001860:	68fb      	ldr	r3, [r7, #12]
 8001862:	2201      	movs	r2, #1
 8001864:	761a      	strb	r2, [r3, #24]
    state.direction = goal > state.pos ? 1 : -1;
 8001866:	68fb      	ldr	r3, [r7, #12]
 8001868:	691b      	ldr	r3, [r3, #16]
 800186a:	68ba      	ldr	r2, [r7, #8]
 800186c:	429a      	cmp	r2, r3
 800186e:	dd01      	ble.n	8001874 <_ZN7Stepper8set_goalEib+0x28>
 8001870:	2201      	movs	r2, #1
 8001872:	e001      	b.n	8001878 <_ZN7Stepper8set_goalEib+0x2c>
 8001874:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001878:	68fb      	ldr	r3, [r7, #12]
 800187a:	615a      	str	r2, [r3, #20]
    time_start_step = get_time_us();
 800187c:	68fb      	ldr	r3, [r7, #12]
 800187e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001880:	4798      	blx	r3
 8001882:	4602      	mov	r2, r0
 8001884:	68fb      	ldr	r3, [r7, #12]
 8001886:	62da      	str	r2, [r3, #44]	@ 0x2c
    time_start_high = time_start_step;
 8001888:	68fb      	ldr	r3, [r7, #12]
 800188a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800188c:	68fb      	ldr	r3, [r7, #12]
 800188e:	631a      	str	r2, [r3, #48]	@ 0x30
    HAL_GPIO_WritePin(gpio_port_dir, gpio_pin_dir, state.direction == 1 ? GPIO_PIN_RESET : GPIO_PIN_SET);
 8001890:	68fb      	ldr	r3, [r7, #12]
 8001892:	6898      	ldr	r0, [r3, #8]
 8001894:	68fb      	ldr	r3, [r7, #12]
 8001896:	8999      	ldrh	r1, [r3, #12]
 8001898:	68fb      	ldr	r3, [r7, #12]
 800189a:	695b      	ldr	r3, [r3, #20]
 800189c:	2b01      	cmp	r3, #1
 800189e:	bf14      	ite	ne
 80018a0:	2301      	movne	r3, #1
 80018a2:	2300      	moveq	r3, #0
 80018a4:	b2db      	uxtb	r3, r3
 80018a6:	461a      	mov	r2, r3
 80018a8:	f004 f93e 	bl	8005b28 <HAL_GPIO_WritePin>

    if (keep_previous_speed) {
 80018ac:	79fb      	ldrb	r3, [r7, #7]
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	d004      	beq.n	80018bc <_ZN7Stepper8set_goalEib+0x70>
      current_speed = speed_when_stopped;
 80018b2:	68fb      	ldr	r3, [r7, #12]
 80018b4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80018b6:	68fb      	ldr	r3, [r7, #12]
 80018b8:	635a      	str	r2, [r3, #52]	@ 0x34
    } else {
      current_speed = 0;
    }
  }
 80018ba:	e002      	b.n	80018c2 <_ZN7Stepper8set_goalEib+0x76>
      current_speed = 0;
 80018bc:	68fb      	ldr	r3, [r7, #12]
 80018be:	2200      	movs	r2, #0
 80018c0:	635a      	str	r2, [r3, #52]	@ 0x34
  }
 80018c2:	bf00      	nop
 80018c4:	3710      	adds	r7, #16
 80018c6:	46bd      	mov	sp, r7
 80018c8:	bd80      	pop	{r7, pc}

080018ca <_ZN7Stepper7set_posEi>:

  int get_pos() {
    return state.pos;
  }

  void set_pos(int pos) {
 80018ca:	b480      	push	{r7}
 80018cc:	b083      	sub	sp, #12
 80018ce:	af00      	add	r7, sp, #0
 80018d0:	6078      	str	r0, [r7, #4]
 80018d2:	6039      	str	r1, [r7, #0]
    state.pos = pos;
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	683a      	ldr	r2, [r7, #0]
 80018d8:	611a      	str	r2, [r3, #16]
  }
 80018da:	bf00      	nop
 80018dc:	370c      	adds	r7, #12
 80018de:	46bd      	mov	sp, r7
 80018e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e4:	4770      	bx	lr

080018e6 <_ZN7Stepper9spin_onceEv>:

  void spin_once() {
 80018e6:	b580      	push	{r7, lr}
 80018e8:	b082      	sub	sp, #8
 80018ea:	af00      	add	r7, sp, #0
 80018ec:	6078      	str	r0, [r7, #4]

    if (state.state == State::STOPPED) {
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	7e1b      	ldrb	r3, [r3, #24]
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	d065      	beq.n	80019c2 <_ZN7Stepper9spin_onceEv+0xdc>
      return;
    }

    compute_time_step();
 80018f6:	6878      	ldr	r0, [r7, #4]
 80018f8:	f000 f87a 	bl	80019f0 <_ZN7Stepper17compute_time_stepEv>

    if (state.state == State::HIGH) {
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	7e1b      	ldrb	r3, [r3, #24]
 8001900:	2b01      	cmp	r3, #1
 8001902:	d11b      	bne.n	800193c <_ZN7Stepper9spin_onceEv+0x56>
      if (get_time_us() - time_start_high > time_high) {
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001908:	4798      	blx	r3
 800190a:	4602      	mov	r2, r0
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001910:	1ad2      	subs	r2, r2, r3
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001916:	429a      	cmp	r2, r3
 8001918:	bf8c      	ite	hi
 800191a:	2301      	movhi	r3, #1
 800191c:	2300      	movls	r3, #0
 800191e:	b2db      	uxtb	r3, r3
 8001920:	2b00      	cmp	r3, #0
 8001922:	d03d      	beq.n	80019a0 <_ZN7Stepper9spin_onceEv+0xba>
        // Set low
        HAL_GPIO_WritePin(gpio_port_step, gpio_pin_step, GPIO_PIN_RESET);
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	6818      	ldr	r0, [r3, #0]
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	889b      	ldrh	r3, [r3, #4]
 800192c:	2200      	movs	r2, #0
 800192e:	4619      	mov	r1, r3
 8001930:	f004 f8fa 	bl	8005b28 <HAL_GPIO_WritePin>
        state.state = State::LOW;
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	2202      	movs	r2, #2
 8001938:	761a      	strb	r2, [r3, #24]
 800193a:	e031      	b.n	80019a0 <_ZN7Stepper9spin_onceEv+0xba>
      }
    } else if (state.state == State::LOW) {
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	7e1b      	ldrb	r3, [r3, #24]
 8001940:	2b02      	cmp	r3, #2
 8001942:	d12d      	bne.n	80019a0 <_ZN7Stepper9spin_onceEv+0xba>
      if (get_time_us() - time_start_step > time_step) {
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001948:	4798      	blx	r3
 800194a:	4602      	mov	r2, r0
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001950:	1ad2      	subs	r2, r2, r3
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001956:	429a      	cmp	r2, r3
 8001958:	bf8c      	ite	hi
 800195a:	2301      	movhi	r3, #1
 800195c:	2300      	movls	r3, #0
 800195e:	b2db      	uxtb	r3, r3
 8001960:	2b00      	cmp	r3, #0
 8001962:	d01d      	beq.n	80019a0 <_ZN7Stepper9spin_onceEv+0xba>
        // Set high
        HAL_GPIO_WritePin(gpio_port_step, gpio_pin_step, GPIO_PIN_SET);
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	6818      	ldr	r0, [r3, #0]
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	889b      	ldrh	r3, [r3, #4]
 800196c:	2201      	movs	r2, #1
 800196e:	4619      	mov	r1, r3
 8001970:	f004 f8da 	bl	8005b28 <HAL_GPIO_WritePin>
        state.state = State::HIGH;
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	2201      	movs	r2, #1
 8001978:	761a      	strb	r2, [r3, #24]
        time_start_high = get_time_us();
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800197e:	4798      	blx	r3
 8001980:	4602      	mov	r2, r0
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	631a      	str	r2, [r3, #48]	@ 0x30
        time_start_step = get_time_us();
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800198a:	4798      	blx	r3
 800198c:	4602      	mov	r2, r0
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	62da      	str	r2, [r3, #44]	@ 0x2c
        state.pos += state.direction;
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	691a      	ldr	r2, [r3, #16]
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	695b      	ldr	r3, [r3, #20]
 800199a:	441a      	add	r2, r3
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	611a      	str	r2, [r3, #16]
      }
    }

    if (state.pos == goal) {
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	691a      	ldr	r2, [r3, #16]
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	69db      	ldr	r3, [r3, #28]
 80019a8:	429a      	cmp	r2, r3
 80019aa:	d10b      	bne.n	80019c4 <_ZN7Stepper9spin_onceEv+0xde>
      state.state = State::STOPPED;
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	2200      	movs	r2, #0
 80019b0:	761a      	strb	r2, [r3, #24]
      speed_when_stopped = current_speed;
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	639a      	str	r2, [r3, #56]	@ 0x38
      current_speed = 0;
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	2200      	movs	r2, #0
 80019be:	635a      	str	r2, [r3, #52]	@ 0x34
 80019c0:	e000      	b.n	80019c4 <_ZN7Stepper9spin_onceEv+0xde>
      return;
 80019c2:	bf00      	nop
    }
  }
 80019c4:	3708      	adds	r7, #8
 80019c6:	46bd      	mov	sp, r7
 80019c8:	bd80      	pop	{r7, pc}

080019ca <_ZN7Stepper10is_stoppedEv>:

  bool is_stopped() {
 80019ca:	b480      	push	{r7}
 80019cc:	b083      	sub	sp, #12
 80019ce:	af00      	add	r7, sp, #0
 80019d0:	6078      	str	r0, [r7, #4]
    return state.state == State::STOPPED;
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	7e1b      	ldrb	r3, [r3, #24]
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	bf0c      	ite	eq
 80019da:	2301      	moveq	r3, #1
 80019dc:	2300      	movne	r3, #0
 80019de:	b2db      	uxtb	r3, r3
  }
 80019e0:	4618      	mov	r0, r3
 80019e2:	370c      	adds	r7, #12
 80019e4:	46bd      	mov	sp, r7
 80019e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ea:	4770      	bx	lr
 80019ec:	0000      	movs	r0, r0
	...

080019f0 <_ZN7Stepper17compute_time_stepEv>:

  void compute_time_step() {
 80019f0:	b590      	push	{r4, r7, lr}
 80019f2:	b083      	sub	sp, #12
 80019f4:	af00      	add	r7, sp, #0
 80019f6:	6078      	str	r0, [r7, #4]

    // We compute the new speed every 5ms (return if we are not there yet)
    static unsigned long last_time = 0;
    if (get_time_us() - last_time < 5000 && last_time != 0) {
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019fc:	4798      	blx	r3
 80019fe:	4602      	mov	r2, r0
 8001a00:	4b37      	ldr	r3, [pc, #220]	@ (8001ae0 <_ZN7Stepper17compute_time_stepEv+0xf0>)
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	1ad3      	subs	r3, r2, r3
 8001a06:	f241 3287 	movw	r2, #4999	@ 0x1387
 8001a0a:	4293      	cmp	r3, r2
 8001a0c:	d805      	bhi.n	8001a1a <_ZN7Stepper17compute_time_stepEv+0x2a>
 8001a0e:	4b34      	ldr	r3, [pc, #208]	@ (8001ae0 <_ZN7Stepper17compute_time_stepEv+0xf0>)
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	2b00      	cmp	r3, #0
 8001a14:	d001      	beq.n	8001a1a <_ZN7Stepper17compute_time_stepEv+0x2a>
 8001a16:	2301      	movs	r3, #1
 8001a18:	e000      	b.n	8001a1c <_ZN7Stepper17compute_time_stepEv+0x2c>
 8001a1a:	2300      	movs	r3, #0
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	d152      	bne.n	8001ac6 <_ZN7Stepper17compute_time_stepEv+0xd6>
      return;
    }
    last_time = get_time_us();
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a24:	4798      	blx	r3
 8001a26:	4603      	mov	r3, r0
 8001a28:	4a2d      	ldr	r2, [pc, #180]	@ (8001ae0 <_ZN7Stepper17compute_time_stepEv+0xf0>)
 8001a2a:	6013      	str	r3, [r2, #0]


    if (current_speed == speed) {
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001a30:	461a      	mov	r2, r3
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	6a1b      	ldr	r3, [r3, #32]
 8001a36:	429a      	cmp	r2, r3
 8001a38:	d047      	beq.n	8001aca <_ZN7Stepper17compute_time_stepEv+0xda>
      return;
    }

    if (current_speed < speed) {
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001a3e:	461a      	mov	r2, r3
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	6a1b      	ldr	r3, [r3, #32]
 8001a44:	429a      	cmp	r2, r3
 8001a46:	d222      	bcs.n	8001a8e <_ZN7Stepper17compute_time_stepEv+0x9e>
      current_speed += (long) (((double) max_acceleration) * 0.005); // 5ms (0.005s
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	6b5c      	ldr	r4, [r3, #52]	@ 0x34
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001a50:	4618      	mov	r0, r3
 8001a52:	f7fe feb1 	bl	80007b8 <__aeabi_i2d>
 8001a56:	a320      	add	r3, pc, #128	@ (adr r3, 8001ad8 <_ZN7Stepper17compute_time_stepEv+0xe8>)
 8001a58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a5c:	f7fe fc30 	bl	80002c0 <__aeabi_dmul>
 8001a60:	4602      	mov	r2, r0
 8001a62:	460b      	mov	r3, r1
 8001a64:	4610      	mov	r0, r2
 8001a66:	4619      	mov	r1, r3
 8001a68:	f7fe ff10 	bl	800088c <__aeabi_d2iz>
 8001a6c:	4603      	mov	r3, r0
 8001a6e:	18e2      	adds	r2, r4, r3
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	635a      	str	r2, [r3, #52]	@ 0x34
      if (current_speed > speed) {
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001a78:	461a      	mov	r2, r3
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	6a1b      	ldr	r3, [r3, #32]
 8001a7e:	429a      	cmp	r2, r3
 8001a80:	d918      	bls.n	8001ab4 <_ZN7Stepper17compute_time_stepEv+0xc4>
        current_speed = speed;
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	6a1b      	ldr	r3, [r3, #32]
 8001a86:	461a      	mov	r2, r3
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	635a      	str	r2, [r3, #52]	@ 0x34
 8001a8c:	e012      	b.n	8001ab4 <_ZN7Stepper17compute_time_stepEv+0xc4>
      }
    } else {
      current_speed -= max_acceleration;
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001a96:	1ad2      	subs	r2, r2, r3
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	635a      	str	r2, [r3, #52]	@ 0x34
      if (current_speed < speed) {
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001aa0:	461a      	mov	r2, r3
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	6a1b      	ldr	r3, [r3, #32]
 8001aa6:	429a      	cmp	r2, r3
 8001aa8:	d204      	bcs.n	8001ab4 <_ZN7Stepper17compute_time_stepEv+0xc4>
        current_speed = speed;
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	6a1b      	ldr	r3, [r3, #32]
 8001aae:	461a      	mov	r2, r3
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	635a      	str	r2, [r3, #52]	@ 0x34
      }
    }

    time_step = 10000000 / current_speed;
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001ab8:	4a0a      	ldr	r2, [pc, #40]	@ (8001ae4 <_ZN7Stepper17compute_time_stepEv+0xf4>)
 8001aba:	fb92 f3f3 	sdiv	r3, r2, r3
 8001abe:	461a      	mov	r2, r3
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	625a      	str	r2, [r3, #36]	@ 0x24
 8001ac4:	e002      	b.n	8001acc <_ZN7Stepper17compute_time_stepEv+0xdc>
      return;
 8001ac6:	bf00      	nop
 8001ac8:	e000      	b.n	8001acc <_ZN7Stepper17compute_time_stepEv+0xdc>
      return;
 8001aca:	bf00      	nop
  }
 8001acc:	370c      	adds	r7, #12
 8001ace:	46bd      	mov	sp, r7
 8001ad0:	bd90      	pop	{r4, r7, pc}
 8001ad2:	bf00      	nop
 8001ad4:	f3af 8000 	nop.w
 8001ad8:	47ae147b 	.word	0x47ae147b
 8001adc:	3f747ae1 	.word	0x3f747ae1
 8001ae0:	20000084 	.word	0x20000084
 8001ae4:	00989680 	.word	0x00989680

08001ae8 <_ZN11LaserSensorC1EP12GPIO_TypeDeftts>:
#include "VL53L4CD_api.h"


class LaserSensor {
public:
	LaserSensor(GPIO_TypeDef *port, uint16_t pin, Dev_t address, int16_t offset) : pin(pin), port(port), address(address), offset(offset)
 8001ae8:	b480      	push	{r7}
 8001aea:	b085      	sub	sp, #20
 8001aec:	af00      	add	r7, sp, #0
 8001aee:	60f8      	str	r0, [r7, #12]
 8001af0:	60b9      	str	r1, [r7, #8]
 8001af2:	4611      	mov	r1, r2
 8001af4:	461a      	mov	r2, r3
 8001af6:	460b      	mov	r3, r1
 8001af8:	80fb      	strh	r3, [r7, #6]
 8001afa:	4613      	mov	r3, r2
 8001afc:	80bb      	strh	r3, [r7, #4]
 8001afe:	68fb      	ldr	r3, [r7, #12]
 8001b00:	88fa      	ldrh	r2, [r7, #6]
 8001b02:	801a      	strh	r2, [r3, #0]
 8001b04:	68fb      	ldr	r3, [r7, #12]
 8001b06:	68ba      	ldr	r2, [r7, #8]
 8001b08:	605a      	str	r2, [r3, #4]
 8001b0a:	68fb      	ldr	r3, [r7, #12]
 8001b0c:	88ba      	ldrh	r2, [r7, #4]
 8001b0e:	811a      	strh	r2, [r3, #8]
 8001b10:	68fb      	ldr	r3, [r7, #12]
 8001b12:	330a      	adds	r3, #10
 8001b14:	2200      	movs	r2, #0
 8001b16:	601a      	str	r2, [r3, #0]
 8001b18:	605a      	str	r2, [r3, #4]
 8001b1a:	609a      	str	r2, [r3, #8]
 8001b1c:	60da      	str	r2, [r3, #12]
 8001b1e:	68fb      	ldr	r3, [r7, #12]
 8001b20:	8b3a      	ldrh	r2, [r7, #24]
 8001b22:	835a      	strh	r2, [r3, #26]
	{

	}
 8001b24:	68fb      	ldr	r3, [r7, #12]
 8001b26:	4618      	mov	r0, r3
 8001b28:	3714      	adds	r7, #20
 8001b2a:	46bd      	mov	sp, r7
 8001b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b30:	4770      	bx	lr

08001b32 <_ZN11LaserSensorD1Ev>:

	// destructor
	~LaserSensor()
 8001b32:	b580      	push	{r7, lr}
 8001b34:	b082      	sub	sp, #8
 8001b36:	af00      	add	r7, sp, #0
 8001b38:	6078      	str	r0, [r7, #4]
	{
		VL53L4CD_StopRanging(address);
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	891b      	ldrh	r3, [r3, #8]
 8001b3e:	4618      	mov	r0, r3
 8001b40:	f7ff fbcb 	bl	80012da <_Z20VL53L4CD_StopRangingt>
	}
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	4618      	mov	r0, r3
 8001b48:	3708      	adds	r7, #8
 8001b4a:	46bd      	mov	sp, r7
 8001b4c:	bd80      	pop	{r7, pc}
	...

08001b50 <_ZN11LaserSensor5setupEv>:

	int setup()
 8001b50:	b580      	push	{r7, lr}
 8001b52:	b084      	sub	sp, #16
 8001b54:	af00      	add	r7, sp, #0
 8001b56:	6078      	str	r0, [r7, #4]
	{
		uint16_t sensor_id;
		uint8_t status;
		printf("SENSOR_PIN: %d\n", pin);
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	881b      	ldrh	r3, [r3, #0]
 8001b5c:	4619      	mov	r1, r3
 8001b5e:	4845      	ldr	r0, [pc, #276]	@ (8001c74 <_ZN11LaserSensor5setupEv+0x124>)
 8001b60:	f007 fcdc 	bl	800951c <iprintf>

		HAL_Delay(5);
 8001b64:	2005      	movs	r0, #5
 8001b66:	f003 fa55 	bl	8005014 <HAL_Delay>
		// set the pin to high to enable the sensor
		HAL_GPIO_WritePin(port, pin, GPIO_PIN_SET);
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	6858      	ldr	r0, [r3, #4]
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	881b      	ldrh	r3, [r3, #0]
 8001b72:	2201      	movs	r2, #1
 8001b74:	4619      	mov	r1, r3
 8001b76:	f003 ffd7 	bl	8005b28 <HAL_GPIO_WritePin>
		HAL_Delay(5);
 8001b7a:	2005      	movs	r0, #5
 8001b7c:	f003 fa4a 	bl	8005014 <HAL_Delay>

		// set I2C address (other unset addresses XSHUT have to be pull to low before)
		status = VL53L4CD_SetI2CAddress(0x52, address); // 0x52 is the default address
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	891b      	ldrh	r3, [r3, #8]
 8001b84:	b2db      	uxtb	r3, r3
 8001b86:	4619      	mov	r1, r3
 8001b88:	2052      	movs	r0, #82	@ 0x52
 8001b8a:	f7ff fa64 	bl	8001056 <_Z22VL53L4CD_SetI2CAddressth>
 8001b8e:	4603      	mov	r3, r0
 8001b90:	73fb      	strb	r3, [r7, #15]
		if (status)
 8001b92:	7bfb      	ldrb	r3, [r7, #15]
 8001b94:	2b00      	cmp	r3, #0
 8001b96:	d006      	beq.n	8001ba6 <_ZN11LaserSensor5setupEv+0x56>
		{
			printf("VL53L4CD_SetI2CAddress failed with status %u\n", status);
 8001b98:	7bfb      	ldrb	r3, [r7, #15]
 8001b9a:	4619      	mov	r1, r3
 8001b9c:	4836      	ldr	r0, [pc, #216]	@ (8001c78 <_ZN11LaserSensor5setupEv+0x128>)
 8001b9e:	f007 fcbd 	bl	800951c <iprintf>
			return status;
 8001ba2:	7bfb      	ldrb	r3, [r7, #15]
 8001ba4:	e061      	b.n	8001c6a <_ZN11LaserSensor5setupEv+0x11a>
		}

		/* (Optional) Check if there is a VL53L4CD sensor connected */
		printf("Checking for laser sensor at address %x\n", address);
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	891b      	ldrh	r3, [r3, #8]
 8001baa:	4619      	mov	r1, r3
 8001bac:	4833      	ldr	r0, [pc, #204]	@ (8001c7c <_ZN11LaserSensor5setupEv+0x12c>)
 8001bae:	f007 fcb5 	bl	800951c <iprintf>
		status = VL53L4CD_GetSensorId(address, &sensor_id);
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	891b      	ldrh	r3, [r3, #8]
 8001bb6:	f107 020c 	add.w	r2, r7, #12
 8001bba:	4611      	mov	r1, r2
 8001bbc:	4618      	mov	r0, r3
 8001bbe:	f7ff fa66 	bl	800108e <_Z20VL53L4CD_GetSensorIdtPt>
 8001bc2:	4603      	mov	r3, r0
 8001bc4:	73fb      	strb	r3, [r7, #15]

		if (status || (sensor_id != 0xEBAA))
 8001bc6:	7bfb      	ldrb	r3, [r7, #15]
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	d104      	bne.n	8001bd6 <_ZN11LaserSensor5setupEv+0x86>
 8001bcc:	89bb      	ldrh	r3, [r7, #12]
 8001bce:	f64e 32aa 	movw	r2, #60330	@ 0xebaa
 8001bd2:	4293      	cmp	r3, r2
 8001bd4:	d004      	beq.n	8001be0 <_ZN11LaserSensor5setupEv+0x90>
		{
			printf("VL53L4CD not detected at requested address\n");
 8001bd6:	482a      	ldr	r0, [pc, #168]	@ (8001c80 <_ZN11LaserSensor5setupEv+0x130>)
 8001bd8:	f007 fd08 	bl	80095ec <puts>
			return status;
 8001bdc:	7bfb      	ldrb	r3, [r7, #15]
 8001bde:	e044      	b.n	8001c6a <_ZN11LaserSensor5setupEv+0x11a>
		}
		printf("VL53L4CD detected at address %x\n", address);
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	891b      	ldrh	r3, [r3, #8]
 8001be4:	4619      	mov	r1, r3
 8001be6:	4827      	ldr	r0, [pc, #156]	@ (8001c84 <_ZN11LaserSensor5setupEv+0x134>)
 8001be8:	f007 fc98 	bl	800951c <iprintf>

		/* (Mandatory) Init VL53L4CD sensor */
		printf("Initializing laser sensor\n");
 8001bec:	4826      	ldr	r0, [pc, #152]	@ (8001c88 <_ZN11LaserSensor5setupEv+0x138>)
 8001bee:	f007 fcfd 	bl	80095ec <puts>
		status = VL53L4CD_SensorInit(address);
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	891b      	ldrh	r3, [r3, #8]
 8001bf6:	4618      	mov	r0, r3
 8001bf8:	f7ff fa62 	bl	80010c0 <_Z19VL53L4CD_SensorInitt>
 8001bfc:	4603      	mov	r3, r0
 8001bfe:	73fb      	strb	r3, [r7, #15]
		if (status)
 8001c00:	7bfb      	ldrb	r3, [r7, #15]
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	d004      	beq.n	8001c10 <_ZN11LaserSensor5setupEv+0xc0>
		{
			printf("VL53L4CD ULD Loading failed\n");
 8001c06:	4821      	ldr	r0, [pc, #132]	@ (8001c8c <_ZN11LaserSensor5setupEv+0x13c>)
 8001c08:	f007 fcf0 	bl	80095ec <puts>
			return status;
 8001c0c:	7bfb      	ldrb	r3, [r7, #15]
 8001c0e:	e02c      	b.n	8001c6a <_ZN11LaserSensor5setupEv+0x11a>
		}

		// set the offset
		status = VL53L4CD_SetOffset(address, offset);
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	891a      	ldrh	r2, [r3, #8]
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	f9b3 301a 	ldrsh.w	r3, [r3, #26]
 8001c1a:	4619      	mov	r1, r3
 8001c1c:	4610      	mov	r0, r2
 8001c1e:	f7ff fd81 	bl	8001724 <_Z18VL53L4CD_SetOffsetts>
 8001c22:	4603      	mov	r3, r0
 8001c24:	73fb      	strb	r3, [r7, #15]
		if (status)
 8001c26:	7bfb      	ldrb	r3, [r7, #15]
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	d006      	beq.n	8001c3a <_ZN11LaserSensor5setupEv+0xea>
		{
			printf("VL53L4CD_SetOffset failed with status %u\n", status);
 8001c2c:	7bfb      	ldrb	r3, [r7, #15]
 8001c2e:	4619      	mov	r1, r3
 8001c30:	4817      	ldr	r0, [pc, #92]	@ (8001c90 <_ZN11LaserSensor5setupEv+0x140>)
 8001c32:	f007 fc73 	bl	800951c <iprintf>
			return status;
 8001c36:	7bfb      	ldrb	r3, [r7, #15]
 8001c38:	e017      	b.n	8001c6a <_ZN11LaserSensor5setupEv+0x11a>
		}

		status = VL53L4CD_StartRanging(address);
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	891b      	ldrh	r3, [r3, #8]
 8001c3e:	4618      	mov	r0, r3
 8001c40:	f7ff fb19 	bl	8001276 <_Z21VL53L4CD_StartRangingt>
 8001c44:	4603      	mov	r3, r0
 8001c46:	73fb      	strb	r3, [r7, #15]
		if (status)
 8001c48:	7bfb      	ldrb	r3, [r7, #15]
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d006      	beq.n	8001c5c <_ZN11LaserSensor5setupEv+0x10c>
		{
			printf("VL53L4CD_StartRanging failed with status %u\n", status);
 8001c4e:	7bfb      	ldrb	r3, [r7, #15]
 8001c50:	4619      	mov	r1, r3
 8001c52:	4810      	ldr	r0, [pc, #64]	@ (8001c94 <_ZN11LaserSensor5setupEv+0x144>)
 8001c54:	f007 fc62 	bl	800951c <iprintf>
			return status;
 8001c58:	7bfb      	ldrb	r3, [r7, #15]
 8001c5a:	e006      	b.n	8001c6a <_ZN11LaserSensor5setupEv+0x11a>
		}

		printf("VL53L4CD ULD ready at address %x ready\n", address);
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	891b      	ldrh	r3, [r3, #8]
 8001c60:	4619      	mov	r1, r3
 8001c62:	480d      	ldr	r0, [pc, #52]	@ (8001c98 <_ZN11LaserSensor5setupEv+0x148>)
 8001c64:	f007 fc5a 	bl	800951c <iprintf>
		return 0;
 8001c68:	2300      	movs	r3, #0
	}
 8001c6a:	4618      	mov	r0, r3
 8001c6c:	3710      	adds	r7, #16
 8001c6e:	46bd      	mov	sp, r7
 8001c70:	bd80      	pop	{r7, pc}
 8001c72:	bf00      	nop
 8001c74:	0800a244 	.word	0x0800a244
 8001c78:	0800a254 	.word	0x0800a254
 8001c7c:	0800a284 	.word	0x0800a284
 8001c80:	0800a2b0 	.word	0x0800a2b0
 8001c84:	0800a2dc 	.word	0x0800a2dc
 8001c88:	0800a300 	.word	0x0800a300
 8001c8c:	0800a31c 	.word	0x0800a31c
 8001c90:	0800a338 	.word	0x0800a338
 8001c94:	0800a364 	.word	0x0800a364
 8001c98:	0800a394 	.word	0x0800a394

08001c9c <_ZN11LaserSensor11get_dist_mmEv>:


	int get_dist_mm()
 8001c9c:	b580      	push	{r7, lr}
 8001c9e:	b084      	sub	sp, #16
 8001ca0:	af00      	add	r7, sp, #0
 8001ca2:	6078      	str	r0, [r7, #4]
	{
		int status = update_distance();
 8001ca4:	6878      	ldr	r0, [r7, #4]
 8001ca6:	f000 f821 	bl	8001cec <_ZN11LaserSensor15update_distanceEv>
 8001caa:	60f8      	str	r0, [r7, #12]
		if (status)
 8001cac:	68fb      	ldr	r3, [r7, #12]
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	d006      	beq.n	8001cc0 <_ZN11LaserSensor11get_dist_mmEv+0x24>
		{
			printf("VL53L4CD_GetResult failed with status %u\n", status);
 8001cb2:	68f9      	ldr	r1, [r7, #12]
 8001cb4:	4805      	ldr	r0, [pc, #20]	@ (8001ccc <_ZN11LaserSensor11get_dist_mmEv+0x30>)
 8001cb6:	f007 fc31 	bl	800951c <iprintf>
			return -1;
 8001cba:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001cbe:	e001      	b.n	8001cc4 <_ZN11LaserSensor11get_dist_mmEv+0x28>
		}
		return results.distance_mm;
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	899b      	ldrh	r3, [r3, #12]
	}
 8001cc4:	4618      	mov	r0, r3
 8001cc6:	3710      	adds	r7, #16
 8001cc8:	46bd      	mov	sp, r7
 8001cca:	bd80      	pop	{r7, pc}
 8001ccc:	0800a3bc 	.word	0x0800a3bc

08001cd0 <_ZN11LaserSensor15clear_interruptEv>:


	void clear_interrupt()
 8001cd0:	b580      	push	{r7, lr}
 8001cd2:	b082      	sub	sp, #8
 8001cd4:	af00      	add	r7, sp, #0
 8001cd6:	6078      	str	r0, [r7, #4]
	{
		VL53L4CD_ClearInterrupt(address);
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	891b      	ldrh	r3, [r3, #8]
 8001cdc:	4618      	mov	r0, r3
 8001cde:	f7ff fab3 	bl	8001248 <_Z23VL53L4CD_ClearInterruptt>
	}
 8001ce2:	bf00      	nop
 8001ce4:	3708      	adds	r7, #8
 8001ce6:	46bd      	mov	sp, r7
 8001ce8:	bd80      	pop	{r7, pc}
	...

08001cec <_ZN11LaserSensor15update_distanceEv>:
	VL53L4CD_ResultsData_t results = {};
	int16_t offset;



	int update_distance()
 8001cec:	b580      	push	{r7, lr}
 8001cee:	b084      	sub	sp, #16
 8001cf0:	af00      	add	r7, sp, #0
 8001cf2:	6078      	str	r0, [r7, #4]
	{
		// We don't want to read data at too high frequency, so we store previous time and check against HAL_GetTick(). (5ms min)
		static uint32_t last_read_time = 0;
		if (HAL_GetTick() - last_read_time < 5)
 8001cf4:	f003 f982 	bl	8004ffc <HAL_GetTick>
 8001cf8:	4602      	mov	r2, r0
 8001cfa:	4b15      	ldr	r3, [pc, #84]	@ (8001d50 <_ZN11LaserSensor15update_distanceEv+0x64>)
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	1ad3      	subs	r3, r2, r3
 8001d00:	2b04      	cmp	r3, #4
 8001d02:	bf94      	ite	ls
 8001d04:	2301      	movls	r3, #1
 8001d06:	2300      	movhi	r3, #0
 8001d08:	b2db      	uxtb	r3, r3
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d001      	beq.n	8001d12 <_ZN11LaserSensor15update_distanceEv+0x26>
		{
			return 0;
 8001d0e:	2300      	movs	r3, #0
 8001d10:	e01a      	b.n	8001d48 <_ZN11LaserSensor15update_distanceEv+0x5c>
		/* Use polling function to know when a new measurement is ready.
		 * Another way can be to wait for HW interrupt raised on PIN 7
		 * (GPIO 1) when a new measurement is ready */

		uint8_t isReady;
		uint8_t status = VL53L4CD_CheckForDataReady(address, &isReady);
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	891b      	ldrh	r3, [r3, #8]
 8001d16:	f107 020e 	add.w	r2, r7, #14
 8001d1a:	4611      	mov	r1, r2
 8001d1c:	4618      	mov	r0, r3
 8001d1e:	f7ff faf3 	bl	8001308 <_Z26VL53L4CD_CheckForDataReadytPh>
 8001d22:	4603      	mov	r3, r0
 8001d24:	73fb      	strb	r3, [r7, #15]

		if (isReady)
 8001d26:	7bbb      	ldrb	r3, [r7, #14]
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	d00c      	beq.n	8001d46 <_ZN11LaserSensor15update_distanceEv+0x5a>
		{
			/* (Mandatory) Clear HW interrupt to restart measurements */
			VL53L4CD_ClearInterrupt(address);
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	891b      	ldrh	r3, [r3, #8]
 8001d30:	4618      	mov	r0, r3
 8001d32:	f7ff fa89 	bl	8001248 <_Z23VL53L4CD_ClearInterruptt>

			/* Read measured distance. RangeStatus = 0 means valid data */
			VL53L4CD_GetResult(address, &results);
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	891a      	ldrh	r2, [r3, #8]
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	330a      	adds	r3, #10
 8001d3e:	4619      	mov	r1, r3
 8001d40:	4610      	mov	r0, r2
 8001d42:	f7ff fc3f 	bl	80015c4 <_Z18VL53L4CD_GetResulttP22VL53L4CD_ResultsData_t>
		}

		return status;
 8001d46:	7bfb      	ldrb	r3, [r7, #15]
	}
 8001d48:	4618      	mov	r0, r3
 8001d4a:	3710      	adds	r7, #16
 8001d4c:	46bd      	mov	sp, r7
 8001d4e:	bd80      	pop	{r7, pc}
 8001d50:	20000088 	.word	0x20000088

08001d54 <_ZnwjPv>:
#endif // __cpp_sized_deallocation
#endif // __cpp_aligned_new

// Default placement versions of operator new.
_GLIBCXX_NODISCARD inline void* operator new(std::size_t, void* __p) _GLIBCXX_USE_NOEXCEPT
{ return __p; }
 8001d54:	b480      	push	{r7}
 8001d56:	b083      	sub	sp, #12
 8001d58:	af00      	add	r7, sp, #0
 8001d5a:	6078      	str	r0, [r7, #4]
 8001d5c:	6039      	str	r1, [r7, #0]
 8001d5e:	683b      	ldr	r3, [r7, #0]
 8001d60:	4618      	mov	r0, r3
 8001d62:	370c      	adds	r7, #12
 8001d64:	46bd      	mov	sp, r7
 8001d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d6a:	4770      	bx	lr

08001d6c <_ZNSt14_Bit_referenceC1EPmm>:
  {
    _Bit_type * _M_p;
    _Bit_type _M_mask;

    _GLIBCXX20_CONSTEXPR
    _Bit_reference(_Bit_type * __x, _Bit_type __y)
 8001d6c:	b480      	push	{r7}
 8001d6e:	b085      	sub	sp, #20
 8001d70:	af00      	add	r7, sp, #0
 8001d72:	60f8      	str	r0, [r7, #12]
 8001d74:	60b9      	str	r1, [r7, #8]
 8001d76:	607a      	str	r2, [r7, #4]
    : _M_p(__x), _M_mask(__y) { }
 8001d78:	68fb      	ldr	r3, [r7, #12]
 8001d7a:	68ba      	ldr	r2, [r7, #8]
 8001d7c:	601a      	str	r2, [r3, #0]
 8001d7e:	68fb      	ldr	r3, [r7, #12]
 8001d80:	687a      	ldr	r2, [r7, #4]
 8001d82:	605a      	str	r2, [r3, #4]
 8001d84:	68fb      	ldr	r3, [r7, #12]
 8001d86:	4618      	mov	r0, r3
 8001d88:	3714      	adds	r7, #20
 8001d8a:	46bd      	mov	sp, r7
 8001d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d90:	4770      	bx	lr

08001d92 <_ZNSt14_Bit_referenceaSEb>:
    operator bool() const _GLIBCXX_NOEXCEPT
    { return !!(*_M_p & _M_mask); }

    _GLIBCXX20_CONSTEXPR
    _Bit_reference&
    operator=(bool __x) _GLIBCXX_NOEXCEPT
 8001d92:	b480      	push	{r7}
 8001d94:	b083      	sub	sp, #12
 8001d96:	af00      	add	r7, sp, #0
 8001d98:	6078      	str	r0, [r7, #4]
 8001d9a:	460b      	mov	r3, r1
 8001d9c:	70fb      	strb	r3, [r7, #3]
    {
      if (__x)
 8001d9e:	78fb      	ldrb	r3, [r7, #3]
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	d009      	beq.n	8001db8 <_ZNSt14_Bit_referenceaSEb+0x26>
	*_M_p |= _M_mask;
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	6819      	ldr	r1, [r3, #0]
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	685a      	ldr	r2, [r3, #4]
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	430a      	orrs	r2, r1
 8001db4:	601a      	str	r2, [r3, #0]
 8001db6:	e009      	b.n	8001dcc <_ZNSt14_Bit_referenceaSEb+0x3a>
      else
	*_M_p &= ~_M_mask;
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	6819      	ldr	r1, [r3, #0]
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	685b      	ldr	r3, [r3, #4]
 8001dc2:	43da      	mvns	r2, r3
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	400a      	ands	r2, r1
 8001dca:	601a      	str	r2, [r3, #0]
      return *this;
 8001dcc:	687b      	ldr	r3, [r7, #4]
    }
 8001dce:	4618      	mov	r0, r3
 8001dd0:	370c      	adds	r7, #12
 8001dd2:	46bd      	mov	sp, r7
 8001dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd8:	4770      	bx	lr

08001dda <_ZNSt18_Bit_iterator_baseC1EPmj>:
  {
    _Bit_type * _M_p;
    unsigned int _M_offset;

    _GLIBCXX20_CONSTEXPR
    _Bit_iterator_base(_Bit_type * __x, unsigned int __y)
 8001dda:	b480      	push	{r7}
 8001ddc:	b085      	sub	sp, #20
 8001dde:	af00      	add	r7, sp, #0
 8001de0:	60f8      	str	r0, [r7, #12]
 8001de2:	60b9      	str	r1, [r7, #8]
 8001de4:	607a      	str	r2, [r7, #4]
    : _M_p(__x), _M_offset(__y) { }
 8001de6:	68fb      	ldr	r3, [r7, #12]
 8001de8:	68ba      	ldr	r2, [r7, #8]
 8001dea:	601a      	str	r2, [r3, #0]
 8001dec:	68fb      	ldr	r3, [r7, #12]
 8001dee:	687a      	ldr	r2, [r7, #4]
 8001df0:	605a      	str	r2, [r3, #4]
 8001df2:	68fb      	ldr	r3, [r7, #12]
 8001df4:	4618      	mov	r0, r3
 8001df6:	3714      	adds	r7, #20
 8001df8:	46bd      	mov	sp, r7
 8001dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dfe:	4770      	bx	lr

08001e00 <_ZNSt18_Bit_iterator_base10_M_bump_upEv>:

    _GLIBCXX20_CONSTEXPR
    void
    _M_bump_up()
 8001e00:	b480      	push	{r7}
 8001e02:	b083      	sub	sp, #12
 8001e04:	af00      	add	r7, sp, #0
 8001e06:	6078      	str	r0, [r7, #4]
    {
      if (_M_offset++ == int(_S_word_bit) - 1)
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	685b      	ldr	r3, [r3, #4]
 8001e0c:	1c59      	adds	r1, r3, #1
 8001e0e:	687a      	ldr	r2, [r7, #4]
 8001e10:	6051      	str	r1, [r2, #4]
 8001e12:	2b1f      	cmp	r3, #31
 8001e14:	bf0c      	ite	eq
 8001e16:	2301      	moveq	r3, #1
 8001e18:	2300      	movne	r3, #0
 8001e1a:	b2db      	uxtb	r3, r3
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	d007      	beq.n	8001e30 <_ZNSt18_Bit_iterator_base10_M_bump_upEv+0x30>
	{
	  _M_offset = 0;
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	2200      	movs	r2, #0
 8001e24:	605a      	str	r2, [r3, #4]
	  ++_M_p;
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	1d1a      	adds	r2, r3, #4
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	601a      	str	r2, [r3, #0]
	}
    }
 8001e30:	bf00      	nop
 8001e32:	370c      	adds	r7, #12
 8001e34:	46bd      	mov	sp, r7
 8001e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e3a:	4770      	bx	lr

08001e3c <_ZNSt18_Bit_iterator_base7_M_incrEi>:
	}
    }

    _GLIBCXX20_CONSTEXPR
    void
    _M_incr(ptrdiff_t __i)
 8001e3c:	b480      	push	{r7}
 8001e3e:	b085      	sub	sp, #20
 8001e40:	af00      	add	r7, sp, #0
 8001e42:	6078      	str	r0, [r7, #4]
 8001e44:	6039      	str	r1, [r7, #0]
    {
      difference_type __n = __i + _M_offset;
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	685a      	ldr	r2, [r3, #4]
 8001e4a:	683b      	ldr	r3, [r7, #0]
 8001e4c:	4413      	add	r3, r2
 8001e4e:	60fb      	str	r3, [r7, #12]
      _M_p += __n / int(_S_word_bit);
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	681a      	ldr	r2, [r3, #0]
 8001e54:	68fb      	ldr	r3, [r7, #12]
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	da00      	bge.n	8001e5c <_ZNSt18_Bit_iterator_base7_M_incrEi+0x20>
 8001e5a:	331f      	adds	r3, #31
 8001e5c:	115b      	asrs	r3, r3, #5
 8001e5e:	009b      	lsls	r3, r3, #2
 8001e60:	441a      	add	r2, r3
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	601a      	str	r2, [r3, #0]
      __n = __n % int(_S_word_bit);
 8001e66:	68fb      	ldr	r3, [r7, #12]
 8001e68:	425a      	negs	r2, r3
 8001e6a:	f003 031f 	and.w	r3, r3, #31
 8001e6e:	f002 021f 	and.w	r2, r2, #31
 8001e72:	bf58      	it	pl
 8001e74:	4253      	negpl	r3, r2
 8001e76:	60fb      	str	r3, [r7, #12]
      if (__n < 0)
 8001e78:	68fb      	ldr	r3, [r7, #12]
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	da07      	bge.n	8001e8e <_ZNSt18_Bit_iterator_base7_M_incrEi+0x52>
	{
	  __n += int(_S_word_bit);
 8001e7e:	68fb      	ldr	r3, [r7, #12]
 8001e80:	3320      	adds	r3, #32
 8001e82:	60fb      	str	r3, [r7, #12]
	  --_M_p;
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	1f1a      	subs	r2, r3, #4
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	601a      	str	r2, [r3, #0]
	}
      _M_offset = static_cast<unsigned int>(__n);
 8001e8e:	68fa      	ldr	r2, [r7, #12]
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	605a      	str	r2, [r3, #4]
    }
 8001e94:	bf00      	nop
 8001e96:	3714      	adds	r7, #20
 8001e98:	46bd      	mov	sp, r7
 8001e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e9e:	4770      	bx	lr

08001ea0 <_ZNSt13_Bit_iteratorC1Ev>:
    typedef _Bit_reference* pointer;
#endif
    typedef _Bit_iterator   iterator;

    _GLIBCXX20_CONSTEXPR
    _Bit_iterator() : _Bit_iterator_base(0, 0) { }
 8001ea0:	b580      	push	{r7, lr}
 8001ea2:	b082      	sub	sp, #8
 8001ea4:	af00      	add	r7, sp, #0
 8001ea6:	6078      	str	r0, [r7, #4]
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	2200      	movs	r2, #0
 8001eac:	2100      	movs	r1, #0
 8001eae:	4618      	mov	r0, r3
 8001eb0:	f7ff ff93 	bl	8001dda <_ZNSt18_Bit_iterator_baseC1EPmj>
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	4618      	mov	r0, r3
 8001eb8:	3708      	adds	r7, #8
 8001eba:	46bd      	mov	sp, r7
 8001ebc:	bd80      	pop	{r7, pc}

08001ebe <_ZNSt13_Bit_iteratorC1EPmj>:

    _GLIBCXX20_CONSTEXPR
    _Bit_iterator(_Bit_type * __x, unsigned int __y)
 8001ebe:	b580      	push	{r7, lr}
 8001ec0:	b084      	sub	sp, #16
 8001ec2:	af00      	add	r7, sp, #0
 8001ec4:	60f8      	str	r0, [r7, #12]
 8001ec6:	60b9      	str	r1, [r7, #8]
 8001ec8:	607a      	str	r2, [r7, #4]
    : _Bit_iterator_base(__x, __y) { }
 8001eca:	68fb      	ldr	r3, [r7, #12]
 8001ecc:	687a      	ldr	r2, [r7, #4]
 8001ece:	68b9      	ldr	r1, [r7, #8]
 8001ed0:	4618      	mov	r0, r3
 8001ed2:	f7ff ff82 	bl	8001dda <_ZNSt18_Bit_iterator_baseC1EPmj>
 8001ed6:	68fb      	ldr	r3, [r7, #12]
 8001ed8:	4618      	mov	r0, r3
 8001eda:	3710      	adds	r7, #16
 8001edc:	46bd      	mov	sp, r7
 8001ede:	bd80      	pop	{r7, pc}

08001ee0 <_ZNKSt13_Bit_iteratordeEv>:
    _M_const_cast() const
    { return *this; }

    _GLIBCXX_NODISCARD _GLIBCXX20_CONSTEXPR
    reference
    operator*() const
 8001ee0:	b580      	push	{r7, lr}
 8001ee2:	b082      	sub	sp, #8
 8001ee4:	af00      	add	r7, sp, #0
 8001ee6:	6078      	str	r0, [r7, #4]
 8001ee8:	6039      	str	r1, [r7, #0]
    { return reference(_M_p, 1UL << _M_offset); }
 8001eea:	683b      	ldr	r3, [r7, #0]
 8001eec:	6819      	ldr	r1, [r3, #0]
 8001eee:	683b      	ldr	r3, [r7, #0]
 8001ef0:	685b      	ldr	r3, [r3, #4]
 8001ef2:	2201      	movs	r2, #1
 8001ef4:	fa02 f303 	lsl.w	r3, r2, r3
 8001ef8:	461a      	mov	r2, r3
 8001efa:	6878      	ldr	r0, [r7, #4]
 8001efc:	f7ff ff36 	bl	8001d6c <_ZNSt14_Bit_referenceC1EPmm>
 8001f00:	6878      	ldr	r0, [r7, #4]
 8001f02:	3708      	adds	r7, #8
 8001f04:	46bd      	mov	sp, r7
 8001f06:	bd80      	pop	{r7, pc}

08001f08 <_ZNSt13_Bit_iteratorppEv>:

    _GLIBCXX20_CONSTEXPR
    iterator&
    operator++()
 8001f08:	b580      	push	{r7, lr}
 8001f0a:	b082      	sub	sp, #8
 8001f0c:	af00      	add	r7, sp, #0
 8001f0e:	6078      	str	r0, [r7, #4]
    {
      _M_bump_up();
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	4618      	mov	r0, r3
 8001f14:	f7ff ff74 	bl	8001e00 <_ZNSt18_Bit_iterator_base10_M_bump_upEv>
      return *this;
 8001f18:	687b      	ldr	r3, [r7, #4]
    }
 8001f1a:	4618      	mov	r0, r3
 8001f1c:	3708      	adds	r7, #8
 8001f1e:	46bd      	mov	sp, r7
 8001f20:	bd80      	pop	{r7, pc}

08001f22 <_ZNSt13_Bit_iteratorpLEi>:
      return __tmp;
    }

    _GLIBCXX20_CONSTEXPR
    iterator&
    operator+=(difference_type __i)
 8001f22:	b580      	push	{r7, lr}
 8001f24:	b082      	sub	sp, #8
 8001f26:	af00      	add	r7, sp, #0
 8001f28:	6078      	str	r0, [r7, #4]
 8001f2a:	6039      	str	r1, [r7, #0]
    {
      _M_incr(__i);
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	6839      	ldr	r1, [r7, #0]
 8001f30:	4618      	mov	r0, r3
 8001f32:	f7ff ff83 	bl	8001e3c <_ZNSt18_Bit_iterator_base7_M_incrEi>
      return *this;
 8001f36:	687b      	ldr	r3, [r7, #4]
    }
 8001f38:	4618      	mov	r0, r3
 8001f3a:	3708      	adds	r7, #8
 8001f3c:	46bd      	mov	sp, r7
 8001f3e:	bd80      	pop	{r7, pc}

08001f40 <_ZStplRKSt13_Bit_iteratori>:
    operator[](difference_type __i) const
    { return *(*this + __i); }

    _GLIBCXX_NODISCARD
    friend _GLIBCXX20_CONSTEXPR iterator
    operator+(const iterator& __x, difference_type __n)
 8001f40:	b580      	push	{r7, lr}
 8001f42:	b084      	sub	sp, #16
 8001f44:	af00      	add	r7, sp, #0
 8001f46:	60f8      	str	r0, [r7, #12]
 8001f48:	60b9      	str	r1, [r7, #8]
 8001f4a:	607a      	str	r2, [r7, #4]
    {
      iterator __tmp = __x;
 8001f4c:	68fb      	ldr	r3, [r7, #12]
 8001f4e:	68ba      	ldr	r2, [r7, #8]
 8001f50:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001f54:	e883 0003 	stmia.w	r3, {r0, r1}
      __tmp += __n;
 8001f58:	6879      	ldr	r1, [r7, #4]
 8001f5a:	68f8      	ldr	r0, [r7, #12]
 8001f5c:	f7ff ffe1 	bl	8001f22 <_ZNSt13_Bit_iteratorpLEi>
      return __tmp;
 8001f60:	bf00      	nop
    }
 8001f62:	68f8      	ldr	r0, [r7, #12]
 8001f64:	3710      	adds	r7, #16
 8001f66:	46bd      	mov	sp, r7
 8001f68:	bd80      	pop	{r7, pc}
	...

08001f6c <_write>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
extern "C"
{
int _write(int file, char *ptr, int len)
{
 8001f6c:	b580      	push	{r7, lr}
 8001f6e:	b086      	sub	sp, #24
 8001f70:	af00      	add	r7, sp, #0
 8001f72:	60f8      	str	r0, [r7, #12]
 8001f74:	60b9      	str	r1, [r7, #8]
 8001f76:	607a      	str	r2, [r7, #4]
   for (int DataIdx = 0; DataIdx < len; DataIdx++)
 8001f78:	2300      	movs	r3, #0
 8001f7a:	617b      	str	r3, [r7, #20]
 8001f7c:	e00b      	b.n	8001f96 <_write+0x2a>
//        ITM_SendChar(*ptr++);
   	HAL_UART_Transmit(&huart2, (uint8_t*)ptr++, 1, HAL_MAX_DELAY);
 8001f7e:	68b9      	ldr	r1, [r7, #8]
 8001f80:	1c4b      	adds	r3, r1, #1
 8001f82:	60bb      	str	r3, [r7, #8]
 8001f84:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001f88:	2201      	movs	r2, #1
 8001f8a:	4807      	ldr	r0, [pc, #28]	@ (8001fa8 <_write+0x3c>)
 8001f8c:	f006 f97a 	bl	8008284 <HAL_UART_Transmit>
   for (int DataIdx = 0; DataIdx < len; DataIdx++)
 8001f90:	697b      	ldr	r3, [r7, #20]
 8001f92:	3301      	adds	r3, #1
 8001f94:	617b      	str	r3, [r7, #20]
 8001f96:	697a      	ldr	r2, [r7, #20]
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	429a      	cmp	r2, r3
 8001f9c:	dbef      	blt.n	8001f7e <_write+0x12>
   return len;
 8001f9e:	687b      	ldr	r3, [r7, #4]
}
 8001fa0:	4618      	mov	r0, r3
 8001fa2:	3718      	adds	r7, #24
 8001fa4:	46bd      	mov	sp, r7
 8001fa6:	bd80      	pop	{r7, pc}
 8001fa8:	20000224 	.word	0x20000224

08001fac <HAL_TIM_PeriodElapsedCallback>:
}

unsigned long seconds_elapsed = 0;
// TIM2 interrupt callback (reaches ARR every second
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001fac:	b480      	push	{r7}
 8001fae:	b083      	sub	sp, #12
 8001fb0:	af00      	add	r7, sp, #0
 8001fb2:	6078      	str	r0, [r7, #4]
  if (htim->Instance == TIM2) {
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001fbc:	d104      	bne.n	8001fc8 <HAL_TIM_PeriodElapsedCallback+0x1c>
    seconds_elapsed++;
 8001fbe:	4b05      	ldr	r3, [pc, #20]	@ (8001fd4 <HAL_TIM_PeriodElapsedCallback+0x28>)
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	3301      	adds	r3, #1
 8001fc4:	4a03      	ldr	r2, [pc, #12]	@ (8001fd4 <HAL_TIM_PeriodElapsedCallback+0x28>)
 8001fc6:	6013      	str	r3, [r2, #0]
  }
}
 8001fc8:	bf00      	nop
 8001fca:	370c      	adds	r7, #12
 8001fcc:	46bd      	mov	sp, r7
 8001fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd2:	4770      	bx	lr
 8001fd4:	200002b8 	.word	0x200002b8

08001fd8 <_Z11get_time_usv>:

unsigned long get_time_us() {
 8001fd8:	b480      	push	{r7}
 8001fda:	b083      	sub	sp, #12
 8001fdc:	af00      	add	r7, sp, #0
  unsigned long time_us = htim2.Instance->CNT;
 8001fde:	4b08      	ldr	r3, [pc, #32]	@ (8002000 <_Z11get_time_usv+0x28>)
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001fe4:	607b      	str	r3, [r7, #4]

  return seconds_elapsed * 1000000 + time_us;
 8001fe6:	4b07      	ldr	r3, [pc, #28]	@ (8002004 <_Z11get_time_usv+0x2c>)
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	4a07      	ldr	r2, [pc, #28]	@ (8002008 <_Z11get_time_usv+0x30>)
 8001fec:	fb03 f202 	mul.w	r2, r3, r2
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	4413      	add	r3, r2
}
 8001ff4:	4618      	mov	r0, r3
 8001ff6:	370c      	adds	r7, #12
 8001ff8:	46bd      	mov	sp, r7
 8001ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ffe:	4770      	bx	lr
 8002000:	20000144 	.word	0x20000144
 8002004:	200002b8 	.word	0x200002b8
 8002008:	000f4240 	.word	0x000f4240

0800200c <_ZNSt12_Vector_baseI11LaserSensorSaIS0_EE12_Vector_implD1Ev>:
	  _M_copy_data(__x);
	  __x._M_copy_data(__tmp);
	}
      };

      struct _Vector_impl
 800200c:	b580      	push	{r7, lr}
 800200e:	b082      	sub	sp, #8
 8002010:	af00      	add	r7, sp, #0
 8002012:	6078      	str	r0, [r7, #4]
 8002014:	6878      	ldr	r0, [r7, #4]
 8002016:	f000 fff9 	bl	800300c <_ZNSaI11LaserSensorED1Ev>
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	4618      	mov	r0, r3
 800201e:	3708      	adds	r7, #8
 8002020:	46bd      	mov	sp, r7
 8002022:	bd80      	pop	{r7, pc}

08002024 <_ZN11SystemStateC1Ev>:
  SERVO_CIRCLE_PLANT_ID,
  SERVO_PUSH_PLANT_ID
};


struct SystemState
 8002024:	b590      	push	{r4, r7, lr}
 8002026:	b087      	sub	sp, #28
 8002028:	af00      	add	r7, sp, #0
 800202a:	6078      	str	r0, [r7, #4]
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	2200      	movs	r2, #0
 8002030:	701a      	strb	r2, [r3, #0]
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	2200      	movs	r2, #0
 8002036:	705a      	strb	r2, [r3, #1]
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	2200      	movs	r2, #0
 800203c:	709a      	strb	r2, [r3, #2]
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	1d1c      	adds	r4, r3, #4
 8002042:	2300      	movs	r3, #0
 8002044:	743b      	strb	r3, [r7, #16]
 8002046:	2300      	movs	r3, #0
 8002048:	747b      	strb	r3, [r7, #17]
 800204a:	2300      	movs	r3, #0
 800204c:	74bb      	strb	r3, [r7, #18]
 800204e:	f107 0310 	add.w	r3, r7, #16
 8002052:	60bb      	str	r3, [r7, #8]
 8002054:	2303      	movs	r3, #3
 8002056:	60fb      	str	r3, [r7, #12]
 8002058:	f107 0314 	add.w	r3, r7, #20
 800205c:	4618      	mov	r0, r3
 800205e:	f001 f84b 	bl	80030f8 <_ZNSaIbEC1Ev>
 8002062:	f107 0314 	add.w	r3, r7, #20
 8002066:	f107 0208 	add.w	r2, r7, #8
 800206a:	ca06      	ldmia	r2, {r1, r2}
 800206c:	4620      	mov	r0, r4
 800206e:	f001 f85b 	bl	8003128 <_ZNSt6vectorIbSaIbEEC1ESt16initializer_listIbERKS0_>
 8002072:	f107 0314 	add.w	r3, r7, #20
 8002076:	4618      	mov	r0, r3
 8002078:	f001 f84a 	bl	8003110 <_ZNSaIbED1Ev>
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	4618      	mov	r0, r3
 8002080:	371c      	adds	r7, #28
 8002082:	46bd      	mov	sp, r7
 8002084:	bd90      	pop	{r4, r7, pc}
	...

08002088 <_Z11ping_servosv>:


// ================================================ DIAGNOSTIC FUNCTIONS ===============================================

int ping_servos()
{
 8002088:	b580      	push	{r7, lr}
 800208a:	b084      	sub	sp, #16
 800208c:	af00      	add	r7, sp, #0
  int res = 0;
 800208e:	2300      	movs	r3, #0
 8002090:	60fb      	str	r3, [r7, #12]
  for(int i = 0; i < servo_ids_to_check.size(); i++)
 8002092:	2300      	movs	r3, #0
 8002094:	60bb      	str	r3, [r7, #8]
 8002096:	e021      	b.n	80020dc <_Z11ping_servosv+0x54>
  {
    int id = servo_ids_to_check[i];
 8002098:	68bb      	ldr	r3, [r7, #8]
 800209a:	4619      	mov	r1, r3
 800209c:	4818      	ldr	r0, [pc, #96]	@ (8002100 <_Z11ping_servosv+0x78>)
 800209e:	f001 f81b 	bl	80030d8 <_ZNSt6vectorIiSaIiEEixEj>
 80020a2:	4603      	mov	r3, r0
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	607b      	str	r3, [r7, #4]
    int pos = servos.ReadPos(id);
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	b2db      	uxtb	r3, r3
 80020ac:	4619      	mov	r1, r3
 80020ae:	4815      	ldr	r0, [pc, #84]	@ (8002104 <_Z11ping_servosv+0x7c>)
 80020b0:	f7fe ff7d 	bl	8000fae <_ZN7SCServo7ReadPosEh>
 80020b4:	6038      	str	r0, [r7, #0]

    if(pos == -1)
 80020b6:	683b      	ldr	r3, [r7, #0]
 80020b8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80020bc:	d107      	bne.n	80020ce <_Z11ping_servosv+0x46>
    {
      printf("Error reading servo %d\n", id);
 80020be:	6879      	ldr	r1, [r7, #4]
 80020c0:	4811      	ldr	r0, [pc, #68]	@ (8002108 <_Z11ping_servosv+0x80>)
 80020c2:	f007 fa2b 	bl	800951c <iprintf>
      res = -1;
 80020c6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80020ca:	60fb      	str	r3, [r7, #12]
 80020cc:	e003      	b.n	80020d6 <_Z11ping_servosv+0x4e>
    }
    else
    {
      printf("Servo %d was ping successfully\n", id);
 80020ce:	6879      	ldr	r1, [r7, #4]
 80020d0:	480e      	ldr	r0, [pc, #56]	@ (800210c <_Z11ping_servosv+0x84>)
 80020d2:	f007 fa23 	bl	800951c <iprintf>
  for(int i = 0; i < servo_ids_to_check.size(); i++)
 80020d6:	68bb      	ldr	r3, [r7, #8]
 80020d8:	3301      	adds	r3, #1
 80020da:	60bb      	str	r3, [r7, #8]
 80020dc:	4808      	ldr	r0, [pc, #32]	@ (8002100 <_Z11ping_servosv+0x78>)
 80020de:	f001 f851 	bl	8003184 <_ZNKSt6vectorIiSaIiEE4sizeEv>
 80020e2:	4602      	mov	r2, r0
 80020e4:	68bb      	ldr	r3, [r7, #8]
 80020e6:	429a      	cmp	r2, r3
 80020e8:	bf8c      	ite	hi
 80020ea:	2301      	movhi	r3, #1
 80020ec:	2300      	movls	r3, #0
 80020ee:	b2db      	uxtb	r3, r3
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	d1d1      	bne.n	8002098 <_Z11ping_servosv+0x10>
    }
  }
  return res;
 80020f4:	68fb      	ldr	r3, [r7, #12]
}
 80020f6:	4618      	mov	r0, r3
 80020f8:	3710      	adds	r7, #16
 80020fa:	46bd      	mov	sp, r7
 80020fc:	bd80      	pop	{r7, pc}
 80020fe:	bf00      	nop
 8002100:	20000688 	.word	0x20000688
 8002104:	20000684 	.word	0x20000684
 8002108:	0800a3e8 	.word	0x0800a3e8
 800210c:	0800a400 	.word	0x0800a400

08002110 <_Z12setup_lasersv>:
 * @brief Setup the distance sensors
 *
 * @return int 0 if all sensors are setup correctly, otherwise the error code
 */
int setup_lasers()
{
 8002110:	b580      	push	{r7, lr}
 8002112:	b082      	sub	sp, #8
 8002114:	af00      	add	r7, sp, #0
  /* Toggle Xshut pin to reset the sensors so that their addresses can be set individually*/
  HAL_GPIO_WritePin(XSHUT_LEFT_GPIO_Port, XSHUT_LEFT_Pin, GPIO_PIN_RESET);
 8002116:	2200      	movs	r2, #0
 8002118:	2110      	movs	r1, #16
 800211a:	4819      	ldr	r0, [pc, #100]	@ (8002180 <_Z12setup_lasersv+0x70>)
 800211c:	f003 fd04 	bl	8005b28 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(XSHUT_RIGHT_GPIO_Port, XSHUT_RIGHT_Pin, GPIO_PIN_RESET);
 8002120:	2200      	movs	r2, #0
 8002122:	2120      	movs	r1, #32
 8002124:	4816      	ldr	r0, [pc, #88]	@ (8002180 <_Z12setup_lasersv+0x70>)
 8002126:	f003 fcff 	bl	8005b28 <HAL_GPIO_WritePin>

  /* Setup the first laser sensor */
  int status = sensors[LEFT].setup();
 800212a:	2100      	movs	r1, #0
 800212c:	4815      	ldr	r0, [pc, #84]	@ (8002184 <_Z12setup_lasersv+0x74>)
 800212e:	f001 f839 	bl	80031a4 <_ZNSt6vectorI11LaserSensorSaIS0_EEixEj>
 8002132:	4603      	mov	r3, r0
 8002134:	4618      	mov	r0, r3
 8002136:	f7ff fd0b 	bl	8001b50 <_ZN11LaserSensor5setupEv>
 800213a:	6078      	str	r0, [r7, #4]

  if(status)
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	2b00      	cmp	r3, #0
 8002140:	d001      	beq.n	8002146 <_Z12setup_lasersv+0x36>
  {
    return status;
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	e018      	b.n	8002178 <_Z12setup_lasersv+0x68>
  }

  /* Setup the second laser sensor */
  status = sensors[RIGHT].setup();
 8002146:	2101      	movs	r1, #1
 8002148:	480e      	ldr	r0, [pc, #56]	@ (8002184 <_Z12setup_lasersv+0x74>)
 800214a:	f001 f82b 	bl	80031a4 <_ZNSt6vectorI11LaserSensorSaIS0_EEixEj>
 800214e:	4603      	mov	r3, r0
 8002150:	4618      	mov	r0, r3
 8002152:	f7ff fcfd 	bl	8001b50 <_ZN11LaserSensor5setupEv>
 8002156:	6078      	str	r0, [r7, #4]

  if(status)
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	2b00      	cmp	r3, #0
 800215c:	d001      	beq.n	8002162 <_Z12setup_lasersv+0x52>
  {
    return status;
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	e00a      	b.n	8002178 <_Z12setup_lasersv+0x68>
  }

  // AFTER ALL SETUPS WE PULL TO HIGH THE SHUTPINS to enable the sensors
  HAL_GPIO_WritePin(XSHUT_LEFT_GPIO_Port, XSHUT_LEFT_Pin, GPIO_PIN_SET);
 8002162:	2201      	movs	r2, #1
 8002164:	2110      	movs	r1, #16
 8002166:	4806      	ldr	r0, [pc, #24]	@ (8002180 <_Z12setup_lasersv+0x70>)
 8002168:	f003 fcde 	bl	8005b28 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(XSHUT_RIGHT_GPIO_Port, XSHUT_RIGHT_Pin, GPIO_PIN_SET);
 800216c:	2201      	movs	r2, #1
 800216e:	2120      	movs	r1, #32
 8002170:	4803      	ldr	r0, [pc, #12]	@ (8002180 <_Z12setup_lasersv+0x70>)
 8002172:	f003 fcd9 	bl	8005b28 <HAL_GPIO_WritePin>

  return 0;
 8002176:	2300      	movs	r3, #0
}
 8002178:	4618      	mov	r0, r3
 800217a:	3708      	adds	r7, #8
 800217c:	46bd      	mov	sp, r7
 800217e:	bd80      	pop	{r7, pc}
 8002180:	48000400 	.word	0x48000400
 8002184:	200005f0 	.word	0x200005f0

08002188 <_Z29reservoir_initialize_and_testv>:


void reservoir_initialize_and_test()
{
 8002188:	b580      	push	{r7, lr}
 800218a:	af00      	add	r7, sp, #0
  reservoir_rotate(2);
 800218c:	2002      	movs	r0, #2
 800218e:	f000 f9b7 	bl	8002500 <_Z16reservoir_rotatei>

}
 8002192:	bf00      	nop
 8002194:	bd80      	pop	{r7, pc}
	...

08002198 <_Z24lift_initialize_and_testv>:

void lift_initialize_and_test()
{
 8002198:	b580      	push	{r7, lr}
 800219a:	af00      	add	r7, sp, #0
  // Initialization steps:
  // 1. If button pressed, move up a little
  // 2. Move down until button is pressed

  stepper_lift.set_pos(0);
 800219c:	2100      	movs	r1, #0
 800219e:	4814      	ldr	r0, [pc, #80]	@ (80021f0 <_Z24lift_initialize_and_testv+0x58>)
 80021a0:	f7ff fb93 	bl	80018ca <_ZN7Stepper7set_posEi>

  // 1
  if(HAL_GPIO_ReadPin(F_COURSE_LIFT_GPIO_Port, F_COURSE_LIFT_Pin) == GPIO_PIN_RESET)
 80021a4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80021a8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80021ac:	f003 fca4 	bl	8005af8 <HAL_GPIO_ReadPin>
 80021b0:	4603      	mov	r3, r0
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	bf0c      	ite	eq
 80021b6:	2301      	moveq	r3, #1
 80021b8:	2300      	movne	r3, #0
 80021ba:	b2db      	uxtb	r3, r3
 80021bc:	2b00      	cmp	r3, #0
 80021be:	d012      	beq.n	80021e6 <_Z24lift_initialize_and_testv+0x4e>
  {
    stepper_lift.set_goal(3200);
 80021c0:	2200      	movs	r2, #0
 80021c2:	f44f 6148 	mov.w	r1, #3200	@ 0xc80
 80021c6:	480a      	ldr	r0, [pc, #40]	@ (80021f0 <_Z24lift_initialize_and_testv+0x58>)
 80021c8:	f7ff fb40 	bl	800184c <_ZN7Stepper8set_goalEib>
    while(!stepper_lift.is_stopped())
 80021cc:	e002      	b.n	80021d4 <_Z24lift_initialize_and_testv+0x3c>
    {
      stepper_lift.spin_once();
 80021ce:	4808      	ldr	r0, [pc, #32]	@ (80021f0 <_Z24lift_initialize_and_testv+0x58>)
 80021d0:	f7ff fb89 	bl	80018e6 <_ZN7Stepper9spin_onceEv>
    while(!stepper_lift.is_stopped())
 80021d4:	4806      	ldr	r0, [pc, #24]	@ (80021f0 <_Z24lift_initialize_and_testv+0x58>)
 80021d6:	f7ff fbf8 	bl	80019ca <_ZN7Stepper10is_stoppedEv>
 80021da:	4603      	mov	r3, r0
 80021dc:	f083 0301 	eor.w	r3, r3, #1
 80021e0:	b2db      	uxtb	r3, r3
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d1f3      	bne.n	80021ce <_Z24lift_initialize_and_testv+0x36>
    }
  }

  // 2
  lift_go_down();
 80021e6:	f000 f819 	bl	800221c <_Z12lift_go_downv>
}
 80021ea:	bf00      	nop
 80021ec:	bd80      	pop	{r7, pc}
 80021ee:	bf00      	nop
 80021f0:	200005fc 	.word	0x200005fc

080021f4 <_Z27hoppers_initialize_and_testv>:
/**
 * Close then open the hoppers
 *
 */
void hoppers_initialize_and_test()
{
 80021f4:	b580      	push	{r7, lr}
 80021f6:	af00      	add	r7, sp, #0
  hopper_close(LEFT);
 80021f8:	2000      	movs	r0, #0
 80021fa:	f000 f8af 	bl	800235c <_Z12hopper_closei>
  hopper_close(RIGHT);
 80021fe:	2001      	movs	r0, #1
 8002200:	f000 f8ac 	bl	800235c <_Z12hopper_closei>

  HAL_Delay(1000); // Because hoppers functions are not blocking
 8002204:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002208:	f002 ff04 	bl	8005014 <HAL_Delay>

  hopper_open(LEFT);
 800220c:	2000      	movs	r0, #0
 800220e:	f000 f8cb 	bl	80023a8 <_Z11hopper_openi>
  hopper_open(RIGHT);
 8002212:	2001      	movs	r0, #1
 8002214:	f000 f8c8 	bl	80023a8 <_Z11hopper_openi>
}
 8002218:	bf00      	nop
 800221a:	bd80      	pop	{r7, pc}

0800221c <_Z12lift_go_downv>:


// ----------------------------------------- LIFT -----------------------------------------

void lift_go_down()
{
 800221c:	b580      	push	{r7, lr}
 800221e:	af00      	add	r7, sp, #0
  stepper_lift.set_goal(-100000);
 8002220:	2200      	movs	r2, #0
 8002222:	4919      	ldr	r1, [pc, #100]	@ (8002288 <_Z12lift_go_downv+0x6c>)
 8002224:	4819      	ldr	r0, [pc, #100]	@ (800228c <_Z12lift_go_downv+0x70>)
 8002226:	f7ff fb11 	bl	800184c <_ZN7Stepper8set_goalEib>
  // Turn untill the button is pressed (reservoir in position)
  while(HAL_GPIO_ReadPin(F_COURSE_LIFT_GPIO_Port, F_COURSE_LIFT_Pin) == GPIO_PIN_SET)
 800222a:	e002      	b.n	8002232 <_Z12lift_go_downv+0x16>
  {
    stepper_lift.spin_once();
 800222c:	4817      	ldr	r0, [pc, #92]	@ (800228c <_Z12lift_go_downv+0x70>)
 800222e:	f7ff fb5a 	bl	80018e6 <_ZN7Stepper9spin_onceEv>
  while(HAL_GPIO_ReadPin(F_COURSE_LIFT_GPIO_Port, F_COURSE_LIFT_Pin) == GPIO_PIN_SET)
 8002232:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002236:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800223a:	f003 fc5d 	bl	8005af8 <HAL_GPIO_ReadPin>
 800223e:	4603      	mov	r3, r0
 8002240:	2b01      	cmp	r3, #1
 8002242:	bf0c      	ite	eq
 8002244:	2301      	moveq	r3, #1
 8002246:	2300      	movne	r3, #0
 8002248:	b2db      	uxtb	r3, r3
 800224a:	2b00      	cmp	r3, #0
 800224c:	d1ee      	bne.n	800222c <_Z12lift_go_downv+0x10>
  }

  // Turn (offset)
  stepper_lift.set_pos(0);
 800224e:	2100      	movs	r1, #0
 8002250:	480e      	ldr	r0, [pc, #56]	@ (800228c <_Z12lift_go_downv+0x70>)
 8002252:	f7ff fb3a 	bl	80018ca <_ZN7Stepper7set_posEi>
  stepper_lift.set_goal(LIFT_OFFSET_FROM_BUTTON, true);
 8002256:	2201      	movs	r2, #1
 8002258:	f06f 01c7 	mvn.w	r1, #199	@ 0xc7
 800225c:	480b      	ldr	r0, [pc, #44]	@ (800228c <_Z12lift_go_downv+0x70>)
 800225e:	f7ff faf5 	bl	800184c <_ZN7Stepper8set_goalEib>
  while(!stepper_lift.is_stopped())
 8002262:	e002      	b.n	800226a <_Z12lift_go_downv+0x4e>
  {
    stepper_lift.spin_once();
 8002264:	4809      	ldr	r0, [pc, #36]	@ (800228c <_Z12lift_go_downv+0x70>)
 8002266:	f7ff fb3e 	bl	80018e6 <_ZN7Stepper9spin_onceEv>
  while(!stepper_lift.is_stopped())
 800226a:	4808      	ldr	r0, [pc, #32]	@ (800228c <_Z12lift_go_downv+0x70>)
 800226c:	f7ff fbad 	bl	80019ca <_ZN7Stepper10is_stoppedEv>
 8002270:	4603      	mov	r3, r0
 8002272:	f083 0301 	eor.w	r3, r3, #1
 8002276:	b2db      	uxtb	r3, r3
 8002278:	2b00      	cmp	r3, #0
 800227a:	d1f3      	bne.n	8002264 <_Z12lift_go_downv+0x48>
  }

  stepper_lift.set_pos(0);
 800227c:	2100      	movs	r1, #0
 800227e:	4803      	ldr	r0, [pc, #12]	@ (800228c <_Z12lift_go_downv+0x70>)
 8002280:	f7ff fb23 	bl	80018ca <_ZN7Stepper7set_posEi>
}
 8002284:	bf00      	nop
 8002286:	bd80      	pop	{r7, pc}
 8002288:	fffe7960 	.word	0xfffe7960
 800228c:	200005fc 	.word	0x200005fc

08002290 <_Z10lift_go_upv>:


void lift_go_up()
{
 8002290:	b580      	push	{r7, lr}
 8002292:	af00      	add	r7, sp, #0
  stepper_lift.set_goal(LIFT_POS_UP);
 8002294:	2200      	movs	r2, #0
 8002296:	f44f 5148 	mov.w	r1, #12800	@ 0x3200
 800229a:	4809      	ldr	r0, [pc, #36]	@ (80022c0 <_Z10lift_go_upv+0x30>)
 800229c:	f7ff fad6 	bl	800184c <_ZN7Stepper8set_goalEib>
  while(!stepper_lift.is_stopped())
 80022a0:	e002      	b.n	80022a8 <_Z10lift_go_upv+0x18>
  {
    stepper_lift.spin_once();
 80022a2:	4807      	ldr	r0, [pc, #28]	@ (80022c0 <_Z10lift_go_upv+0x30>)
 80022a4:	f7ff fb1f 	bl	80018e6 <_ZN7Stepper9spin_onceEv>
  while(!stepper_lift.is_stopped())
 80022a8:	4805      	ldr	r0, [pc, #20]	@ (80022c0 <_Z10lift_go_upv+0x30>)
 80022aa:	f7ff fb8e 	bl	80019ca <_ZN7Stepper10is_stoppedEv>
 80022ae:	4603      	mov	r3, r0
 80022b0:	f083 0301 	eor.w	r3, r3, #1
 80022b4:	b2db      	uxtb	r3, r3
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d1f3      	bne.n	80022a2 <_Z10lift_go_upv+0x12>
  }
}
 80022ba:	bf00      	nop
 80022bc:	bf00      	nop
 80022be:	bd80      	pop	{r7, pc}
 80022c0:	200005fc 	.word	0x200005fc

080022c4 <_Z14lift_go_middlev>:


void lift_go_middle()
{
 80022c4:	b580      	push	{r7, lr}
 80022c6:	af00      	add	r7, sp, #0
  stepper_lift.set_goal(LIFT_POS_MIDDLE);
 80022c8:	2200      	movs	r2, #0
 80022ca:	f44f 5116 	mov.w	r1, #9600	@ 0x2580
 80022ce:	4809      	ldr	r0, [pc, #36]	@ (80022f4 <_Z14lift_go_middlev+0x30>)
 80022d0:	f7ff fabc 	bl	800184c <_ZN7Stepper8set_goalEib>
  while(!stepper_lift.is_stopped())
 80022d4:	e002      	b.n	80022dc <_Z14lift_go_middlev+0x18>
  {
    stepper_lift.spin_once();
 80022d6:	4807      	ldr	r0, [pc, #28]	@ (80022f4 <_Z14lift_go_middlev+0x30>)
 80022d8:	f7ff fb05 	bl	80018e6 <_ZN7Stepper9spin_onceEv>
  while(!stepper_lift.is_stopped())
 80022dc:	4805      	ldr	r0, [pc, #20]	@ (80022f4 <_Z14lift_go_middlev+0x30>)
 80022de:	f7ff fb74 	bl	80019ca <_ZN7Stepper10is_stoppedEv>
 80022e2:	4603      	mov	r3, r0
 80022e4:	f083 0301 	eor.w	r3, r3, #1
 80022e8:	b2db      	uxtb	r3, r3
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d1f3      	bne.n	80022d6 <_Z14lift_go_middlev+0x12>
  }
}
 80022ee:	bf00      	nop
 80022f0:	bf00      	nop
 80022f2:	bd80      	pop	{r7, pc}
 80022f4:	200005fc 	.word	0x200005fc

080022f8 <_Z14grabber_extendv>:

// ----------------------------------------- GRABBER -----------------------------------------

void grabber_extend()
{
 80022f8:	b580      	push	{r7, lr}
 80022fa:	b082      	sub	sp, #8
 80022fc:	af02      	add	r7, sp, #8
  servos.WritePos(SERVO_GRABBER_ID ,SERVO_GRABBER_POS_EXTEND, 1000);
 80022fe:	2301      	movs	r3, #1
 8002300:	9300      	str	r3, [sp, #0]
 8002302:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002306:	f240 32ff 	movw	r2, #1023	@ 0x3ff
 800230a:	2108      	movs	r1, #8
 800230c:	4804      	ldr	r0, [pc, #16]	@ (8002320 <_Z14grabber_extendv+0x28>)
 800230e:	f7fe fdc0 	bl	8000e92 <_ZN7SCServo8WritePosEhiih>
  HAL_Delay(1000);
 8002312:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002316:	f002 fe7d 	bl	8005014 <HAL_Delay>
}
 800231a:	bf00      	nop
 800231c:	46bd      	mov	sp, r7
 800231e:	bd80      	pop	{r7, pc}
 8002320:	20000684 	.word	0x20000684

08002324 <_Z15grabber_retractb>:


void grabber_retract(bool block)
{
 8002324:	b580      	push	{r7, lr}
 8002326:	b084      	sub	sp, #16
 8002328:	af02      	add	r7, sp, #8
 800232a:	4603      	mov	r3, r0
 800232c:	71fb      	strb	r3, [r7, #7]
  servos.WritePos(SERVO_GRABBER_ID ,SERVO_GRABBER_POS_RETRACT, 500);
 800232e:	2301      	movs	r3, #1
 8002330:	9300      	str	r3, [sp, #0]
 8002332:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8002336:	f44f 728c 	mov.w	r2, #280	@ 0x118
 800233a:	2108      	movs	r1, #8
 800233c:	4806      	ldr	r0, [pc, #24]	@ (8002358 <_Z15grabber_retractb+0x34>)
 800233e:	f7fe fda8 	bl	8000e92 <_ZN7SCServo8WritePosEhiih>
  if(block) HAL_Delay(500);
 8002342:	79fb      	ldrb	r3, [r7, #7]
 8002344:	2b00      	cmp	r3, #0
 8002346:	d003      	beq.n	8002350 <_Z15grabber_retractb+0x2c>
 8002348:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800234c:	f002 fe62 	bl	8005014 <HAL_Delay>
}
 8002350:	bf00      	nop
 8002352:	3708      	adds	r7, #8
 8002354:	46bd      	mov	sp, r7
 8002356:	bd80      	pop	{r7, pc}
 8002358:	20000684 	.word	0x20000684

0800235c <_Z12hopper_closei>:


// ----------------------------------------- HOPPERS -----------------------------------------

void hopper_close(int side)
{
 800235c:	b590      	push	{r4, r7, lr}
 800235e:	b085      	sub	sp, #20
 8002360:	af02      	add	r7, sp, #8
 8002362:	6078      	str	r0, [r7, #4]
  servos.WritePos(hoppers_ids[side], hoppers_pos_close[side], 1000);
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	4619      	mov	r1, r3
 8002368:	480c      	ldr	r0, [pc, #48]	@ (800239c <_Z12hopper_closei+0x40>)
 800236a:	f000 feb5 	bl	80030d8 <_ZNSt6vectorIiSaIiEEixEj>
 800236e:	4603      	mov	r3, r0
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	b2dc      	uxtb	r4, r3
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	4619      	mov	r1, r3
 8002378:	4809      	ldr	r0, [pc, #36]	@ (80023a0 <_Z12hopper_closei+0x44>)
 800237a:	f000 fead 	bl	80030d8 <_ZNSt6vectorIiSaIiEEixEj>
 800237e:	4603      	mov	r3, r0
 8002380:	681a      	ldr	r2, [r3, #0]
 8002382:	2301      	movs	r3, #1
 8002384:	9300      	str	r3, [sp, #0]
 8002386:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800238a:	4621      	mov	r1, r4
 800238c:	4805      	ldr	r0, [pc, #20]	@ (80023a4 <_Z12hopper_closei+0x48>)
 800238e:	f7fe fd80 	bl	8000e92 <_ZN7SCServo8WritePosEhiih>
}
 8002392:	bf00      	nop
 8002394:	370c      	adds	r7, #12
 8002396:	46bd      	mov	sp, r7
 8002398:	bd90      	pop	{r4, r7, pc}
 800239a:	bf00      	nop
 800239c:	200005cc 	.word	0x200005cc
 80023a0:	200005e4 	.word	0x200005e4
 80023a4:	20000684 	.word	0x20000684

080023a8 <_Z11hopper_openi>:


void hopper_open(int side)
{
 80023a8:	b590      	push	{r4, r7, lr}
 80023aa:	b085      	sub	sp, #20
 80023ac:	af02      	add	r7, sp, #8
 80023ae:	6078      	str	r0, [r7, #4]
  servos.WritePos(hoppers_ids[side], hoppers_pos_open[side], 500);
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	4619      	mov	r1, r3
 80023b4:	480c      	ldr	r0, [pc, #48]	@ (80023e8 <_Z11hopper_openi+0x40>)
 80023b6:	f000 fe8f 	bl	80030d8 <_ZNSt6vectorIiSaIiEEixEj>
 80023ba:	4603      	mov	r3, r0
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	b2dc      	uxtb	r4, r3
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	4619      	mov	r1, r3
 80023c4:	4809      	ldr	r0, [pc, #36]	@ (80023ec <_Z11hopper_openi+0x44>)
 80023c6:	f000 fe87 	bl	80030d8 <_ZNSt6vectorIiSaIiEEixEj>
 80023ca:	4603      	mov	r3, r0
 80023cc:	681a      	ldr	r2, [r3, #0]
 80023ce:	2301      	movs	r3, #1
 80023d0:	9300      	str	r3, [sp, #0]
 80023d2:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 80023d6:	4621      	mov	r1, r4
 80023d8:	4805      	ldr	r0, [pc, #20]	@ (80023f0 <_Z11hopper_openi+0x48>)
 80023da:	f7fe fd5a 	bl	8000e92 <_ZN7SCServo8WritePosEhiih>
}
 80023de:	bf00      	nop
 80023e0:	370c      	adds	r7, #12
 80023e2:	46bd      	mov	sp, r7
 80023e4:	bd90      	pop	{r4, r7, pc}
 80023e6:	bf00      	nop
 80023e8:	200005cc 	.word	0x200005cc
 80023ec:	200005d8 	.word	0x200005d8
 80023f0:	20000684 	.word	0x20000684

080023f4 <_Z16reservoir_rotateb>:


// ---------------------------------------- RESERVOIR ----------------------------------------

void reservoir_rotate(bool keep_speed=false)
{
 80023f4:	b580      	push	{r7, lr}
 80023f6:	b084      	sub	sp, #16
 80023f8:	af00      	add	r7, sp, #0
 80023fa:	4603      	mov	r3, r0
 80023fc:	71fb      	strb	r3, [r7, #7]
  // Set big goal. When button is pressed, reset current pos to 0 and stop the motor
  stepper_res.set_pos(0);
 80023fe:	2100      	movs	r1, #0
 8002400:	482d      	ldr	r0, [pc, #180]	@ (80024b8 <_Z16reservoir_rotateb+0xc4>)
 8002402:	f7ff fa62 	bl	80018ca <_ZN7Stepper7set_posEi>
  stepper_res.set_goal(100000, keep_speed);
 8002406:	79fb      	ldrb	r3, [r7, #7]
 8002408:	461a      	mov	r2, r3
 800240a:	492c      	ldr	r1, [pc, #176]	@ (80024bc <_Z16reservoir_rotateb+0xc8>)
 800240c:	482a      	ldr	r0, [pc, #168]	@ (80024b8 <_Z16reservoir_rotateb+0xc4>)
 800240e:	f7ff fa1d 	bl	800184c <_ZN7Stepper8set_goalEib>

  // Turn untill the button is released
  while(HAL_GPIO_ReadPin(FIN_COURSE_RES_GPIO_Port, FIN_COURSE_RES_Pin) == GPIO_PIN_RESET)
 8002412:	e002      	b.n	800241a <_Z16reservoir_rotateb+0x26>
  {
    stepper_res.spin_once();
 8002414:	4828      	ldr	r0, [pc, #160]	@ (80024b8 <_Z16reservoir_rotateb+0xc4>)
 8002416:	f7ff fa66 	bl	80018e6 <_ZN7Stepper9spin_onceEv>
  while(HAL_GPIO_ReadPin(FIN_COURSE_RES_GPIO_Port, FIN_COURSE_RES_Pin) == GPIO_PIN_RESET)
 800241a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800241e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002422:	f003 fb69 	bl	8005af8 <HAL_GPIO_ReadPin>
 8002426:	4603      	mov	r3, r0
 8002428:	2b00      	cmp	r3, #0
 800242a:	bf0c      	ite	eq
 800242c:	2301      	moveq	r3, #1
 800242e:	2300      	movne	r3, #0
 8002430:	b2db      	uxtb	r3, r3
 8002432:	2b00      	cmp	r3, #0
 8002434:	d1ee      	bne.n	8002414 <_Z16reservoir_rotateb+0x20>
  }

  // Debouncing: spin for 200ms
  unsigned long start = HAL_GetTick();
 8002436:	f002 fde1 	bl	8004ffc <HAL_GetTick>
 800243a:	60f8      	str	r0, [r7, #12]
  while(HAL_GetTick() - start < 200)
 800243c:	e002      	b.n	8002444 <_Z16reservoir_rotateb+0x50>
  {
    stepper_res.spin_once();
 800243e:	481e      	ldr	r0, [pc, #120]	@ (80024b8 <_Z16reservoir_rotateb+0xc4>)
 8002440:	f7ff fa51 	bl	80018e6 <_ZN7Stepper9spin_onceEv>
  while(HAL_GetTick() - start < 200)
 8002444:	f002 fdda 	bl	8004ffc <HAL_GetTick>
 8002448:	4602      	mov	r2, r0
 800244a:	68fb      	ldr	r3, [r7, #12]
 800244c:	1ad3      	subs	r3, r2, r3
 800244e:	2bc7      	cmp	r3, #199	@ 0xc7
 8002450:	bf94      	ite	ls
 8002452:	2301      	movls	r3, #1
 8002454:	2300      	movhi	r3, #0
 8002456:	b2db      	uxtb	r3, r3
 8002458:	2b00      	cmp	r3, #0
 800245a:	d1f0      	bne.n	800243e <_Z16reservoir_rotateb+0x4a>
  }

  // Turn untill the button is pressed (reservoir in position)
  while(HAL_GPIO_ReadPin(FIN_COURSE_RES_GPIO_Port, FIN_COURSE_RES_Pin) == GPIO_PIN_SET)
 800245c:	e002      	b.n	8002464 <_Z16reservoir_rotateb+0x70>
  {
    stepper_res.spin_once();
 800245e:	4816      	ldr	r0, [pc, #88]	@ (80024b8 <_Z16reservoir_rotateb+0xc4>)
 8002460:	f7ff fa41 	bl	80018e6 <_ZN7Stepper9spin_onceEv>
  while(HAL_GPIO_ReadPin(FIN_COURSE_RES_GPIO_Port, FIN_COURSE_RES_Pin) == GPIO_PIN_SET)
 8002464:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8002468:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800246c:	f003 fb44 	bl	8005af8 <HAL_GPIO_ReadPin>
 8002470:	4603      	mov	r3, r0
 8002472:	2b01      	cmp	r3, #1
 8002474:	bf0c      	ite	eq
 8002476:	2301      	moveq	r3, #1
 8002478:	2300      	movne	r3, #0
 800247a:	b2db      	uxtb	r3, r3
 800247c:	2b00      	cmp	r3, #0
 800247e:	d1ee      	bne.n	800245e <_Z16reservoir_rotateb+0x6a>
  }

  // Turn (offset)
  stepper_res.set_pos(0);
 8002480:	2100      	movs	r1, #0
 8002482:	480d      	ldr	r0, [pc, #52]	@ (80024b8 <_Z16reservoir_rotateb+0xc4>)
 8002484:	f7ff fa21 	bl	80018ca <_ZN7Stepper7set_posEi>
  stepper_res.set_goal(RES_OFFSET_FROM_BUTTON, true);
 8002488:	2201      	movs	r2, #1
 800248a:	2164      	movs	r1, #100	@ 0x64
 800248c:	480a      	ldr	r0, [pc, #40]	@ (80024b8 <_Z16reservoir_rotateb+0xc4>)
 800248e:	f7ff f9dd 	bl	800184c <_ZN7Stepper8set_goalEib>
  while(!stepper_res.is_stopped())
 8002492:	e002      	b.n	800249a <_Z16reservoir_rotateb+0xa6>
  {
    stepper_res.spin_once();
 8002494:	4808      	ldr	r0, [pc, #32]	@ (80024b8 <_Z16reservoir_rotateb+0xc4>)
 8002496:	f7ff fa26 	bl	80018e6 <_ZN7Stepper9spin_onceEv>
  while(!stepper_res.is_stopped())
 800249a:	4807      	ldr	r0, [pc, #28]	@ (80024b8 <_Z16reservoir_rotateb+0xc4>)
 800249c:	f7ff fa95 	bl	80019ca <_ZN7Stepper10is_stoppedEv>
 80024a0:	4603      	mov	r3, r0
 80024a2:	f083 0301 	eor.w	r3, r3, #1
 80024a6:	b2db      	uxtb	r3, r3
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	d1f3      	bne.n	8002494 <_Z16reservoir_rotateb+0xa0>
  }

}
 80024ac:	bf00      	nop
 80024ae:	bf00      	nop
 80024b0:	3710      	adds	r7, #16
 80024b2:	46bd      	mov	sp, r7
 80024b4:	bd80      	pop	{r7, pc}
 80024b6:	bf00      	nop
 80024b8:	20000640 	.word	0x20000640
 80024bc:	000186a0 	.word	0x000186a0

080024c0 <_Z27reservoir_align_with_outputv>:

void reservoir_align_with_output()
{
 80024c0:	b580      	push	{r7, lr}
 80024c2:	af00      	add	r7, sp, #0
  reservoir_initialize_and_test();
 80024c4:	f7ff fe60 	bl	8002188 <_Z29reservoir_initialize_and_testv>
  // Turn (offset)
  stepper_res.set_pos(0);
 80024c8:	2100      	movs	r1, #0
 80024ca:	480c      	ldr	r0, [pc, #48]	@ (80024fc <_Z27reservoir_align_with_outputv+0x3c>)
 80024cc:	f7ff f9fd 	bl	80018ca <_ZN7Stepper7set_posEi>
  stepper_res.set_goal(RES_OFFSET_FOR_OUTPUT);
 80024d0:	2200      	movs	r2, #0
 80024d2:	f44f 7148 	mov.w	r1, #800	@ 0x320
 80024d6:	4809      	ldr	r0, [pc, #36]	@ (80024fc <_Z27reservoir_align_with_outputv+0x3c>)
 80024d8:	f7ff f9b8 	bl	800184c <_ZN7Stepper8set_goalEib>
  while(!stepper_res.is_stopped())
 80024dc:	e002      	b.n	80024e4 <_Z27reservoir_align_with_outputv+0x24>
  {
    stepper_res.spin_once();
 80024de:	4807      	ldr	r0, [pc, #28]	@ (80024fc <_Z27reservoir_align_with_outputv+0x3c>)
 80024e0:	f7ff fa01 	bl	80018e6 <_ZN7Stepper9spin_onceEv>
  while(!stepper_res.is_stopped())
 80024e4:	4805      	ldr	r0, [pc, #20]	@ (80024fc <_Z27reservoir_align_with_outputv+0x3c>)
 80024e6:	f7ff fa70 	bl	80019ca <_ZN7Stepper10is_stoppedEv>
 80024ea:	4603      	mov	r3, r0
 80024ec:	f083 0301 	eor.w	r3, r3, #1
 80024f0:	b2db      	uxtb	r3, r3
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	d1f3      	bne.n	80024de <_Z27reservoir_align_with_outputv+0x1e>
  }
}
 80024f6:	bf00      	nop
 80024f8:	bf00      	nop
 80024fa:	bd80      	pop	{r7, pc}
 80024fc:	20000640 	.word	0x20000640

08002500 <_Z16reservoir_rotatei>:


void reservoir_rotate(int n_slots)
{
 8002500:	b580      	push	{r7, lr}
 8002502:	b084      	sub	sp, #16
 8002504:	af00      	add	r7, sp, #0
 8002506:	6078      	str	r0, [r7, #4]
  for(int i = 0; i < n_slots; i++)
 8002508:	2300      	movs	r3, #0
 800250a:	60fb      	str	r3, [r7, #12]
 800250c:	e00b      	b.n	8002526 <_Z16reservoir_rotatei+0x26>
  {
    reservoir_rotate(i>0);
 800250e:	68fb      	ldr	r3, [r7, #12]
 8002510:	2b00      	cmp	r3, #0
 8002512:	bfcc      	ite	gt
 8002514:	2301      	movgt	r3, #1
 8002516:	2300      	movle	r3, #0
 8002518:	b2db      	uxtb	r3, r3
 800251a:	4618      	mov	r0, r3
 800251c:	f7ff ff6a 	bl	80023f4 <_Z16reservoir_rotateb>
  for(int i = 0; i < n_slots; i++)
 8002520:	68fb      	ldr	r3, [r7, #12]
 8002522:	3301      	adds	r3, #1
 8002524:	60fb      	str	r3, [r7, #12]
 8002526:	68fa      	ldr	r2, [r7, #12]
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	429a      	cmp	r2, r3
 800252c:	dbef      	blt.n	800250e <_Z16reservoir_rotatei+0xe>
  }
}
 800252e:	bf00      	nop
 8002530:	bf00      	nop
 8002532:	3710      	adds	r7, #16
 8002534:	46bd      	mov	sp, r7
 8002536:	bd80      	pop	{r7, pc}

08002538 <_Z14close_fildeferv>:

void close_fildefer()
{
 8002538:	b580      	push	{r7, lr}
 800253a:	b082      	sub	sp, #8
 800253c:	af02      	add	r7, sp, #8
  servos.WritePos(FILDEFER_ID, FILDEFER_POS_CLOSED, 1000);
 800253e:	2301      	movs	r3, #1
 8002540:	9300      	str	r3, [sp, #0]
 8002542:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002546:	f44f 729b 	mov.w	r2, #310	@ 0x136
 800254a:	2112      	movs	r1, #18
 800254c:	4802      	ldr	r0, [pc, #8]	@ (8002558 <_Z14close_fildeferv+0x20>)
 800254e:	f7fe fca0 	bl	8000e92 <_ZN7SCServo8WritePosEhiih>
}
 8002552:	bf00      	nop
 8002554:	46bd      	mov	sp, r7
 8002556:	bd80      	pop	{r7, pc}
 8002558:	20000684 	.word	0x20000684

0800255c <_Z13hide_fildeferv>:

void hide_fildefer()
{
 800255c:	b580      	push	{r7, lr}
 800255e:	b082      	sub	sp, #8
 8002560:	af02      	add	r7, sp, #8
  servos.WritePos(FILDEFER_ID, FILDEFER_POS_HIDDEN, 1000);
 8002562:	2301      	movs	r3, #1
 8002564:	9300      	str	r3, [sp, #0]
 8002566:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800256a:	224b      	movs	r2, #75	@ 0x4b
 800256c:	2112      	movs	r1, #18
 800256e:	4803      	ldr	r0, [pc, #12]	@ (800257c <_Z13hide_fildeferv+0x20>)
 8002570:	f7fe fc8f 	bl	8000e92 <_ZN7SCServo8WritePosEhiih>
}
 8002574:	bf00      	nop
 8002576:	46bd      	mov	sp, r7
 8002578:	bd80      	pop	{r7, pc}
 800257a:	bf00      	nop
 800257c:	20000684 	.word	0x20000684

08002580 <_Z19fildefer_initializev>:

void fildefer_initialize()
{
 8002580:	b580      	push	{r7, lr}
 8002582:	af00      	add	r7, sp, #0
  // servos.WritePos(FILDEFER_ID, FILDEFER_POS_HIDDEN, 1000);
  hide_fildefer();
 8002584:	f7ff ffea 	bl	800255c <_Z13hide_fildeferv>
  HAL_Delay(2000);
 8002588:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 800258c:	f002 fd42 	bl	8005014 <HAL_Delay>
  close_fildefer();
 8002590:	f7ff ffd2 	bl	8002538 <_Z14close_fildeferv>
  HAL_Delay(2000);
 8002594:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8002598:	f002 fd3c 	bl	8005014 <HAL_Delay>
  hide_fildefer();
 800259c:	f7ff ffde 	bl	800255c <_Z13hide_fildeferv>
  HAL_Delay(2000);
 80025a0:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80025a4:	f002 fd36 	bl	8005014 <HAL_Delay>
}
 80025a8:	bf00      	nop
 80025aa:	bd80      	pop	{r7, pc}

080025ac <_Z10push_plantv>:

void push_plant()
{
 80025ac:	b580      	push	{r7, lr}
 80025ae:	b082      	sub	sp, #8
 80025b0:	af02      	add	r7, sp, #8
  servos.WritePos(SERVO_PUSH_PLANT_ID, SERVO_PUSH_POSE_PUSHED, 1000);
 80025b2:	2301      	movs	r3, #1
 80025b4:	9300      	str	r3, [sp, #0]
 80025b6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80025ba:	22dc      	movs	r2, #220	@ 0xdc
 80025bc:	2109      	movs	r1, #9
 80025be:	4803      	ldr	r0, [pc, #12]	@ (80025cc <_Z10push_plantv+0x20>)
 80025c0:	f7fe fc67 	bl	8000e92 <_ZN7SCServo8WritePosEhiih>
}
 80025c4:	bf00      	nop
 80025c6:	46bd      	mov	sp, r7
 80025c8:	bd80      	pop	{r7, pc}
 80025ca:	bf00      	nop
 80025cc:	20000684 	.word	0x20000684

080025d0 <_Z19retract_servo_plantv>:
void retract_servo_plant()
{
 80025d0:	b580      	push	{r7, lr}
 80025d2:	b082      	sub	sp, #8
 80025d4:	af02      	add	r7, sp, #8
  servos.WritePos(SERVO_PUSH_PLANT_ID, SERVO_PUSH_POSE_RETRACTED, 200);
 80025d6:	2301      	movs	r3, #1
 80025d8:	9300      	str	r3, [sp, #0]
 80025da:	23c8      	movs	r3, #200	@ 0xc8
 80025dc:	f44f 72dc 	mov.w	r2, #440	@ 0x1b8
 80025e0:	2109      	movs	r1, #9
 80025e2:	4803      	ldr	r0, [pc, #12]	@ (80025f0 <_Z19retract_servo_plantv+0x20>)
 80025e4:	f7fe fc55 	bl	8000e92 <_ZN7SCServo8WritePosEhiih>
}
 80025e8:	bf00      	nop
 80025ea:	46bd      	mov	sp, r7
 80025ec:	bd80      	pop	{r7, pc}
 80025ee:	bf00      	nop
 80025f0:	20000684 	.word	0x20000684

080025f4 <_Z17open_circle_plantv>:

void open_circle_plant()
{
 80025f4:	b580      	push	{r7, lr}
 80025f6:	b082      	sub	sp, #8
 80025f8:	af02      	add	r7, sp, #8
  servos.WritePos(SERVO_CIRCLE_PLANT_ID, SERVO_CIRCLE_POS_OPEN, 200);
 80025fa:	2301      	movs	r3, #1
 80025fc:	9300      	str	r3, [sp, #0]
 80025fe:	23c8      	movs	r3, #200	@ 0xc8
 8002600:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002604:	2110      	movs	r1, #16
 8002606:	4803      	ldr	r0, [pc, #12]	@ (8002614 <_Z17open_circle_plantv+0x20>)
 8002608:	f7fe fc43 	bl	8000e92 <_ZN7SCServo8WritePosEhiih>
}
 800260c:	bf00      	nop
 800260e:	46bd      	mov	sp, r7
 8002610:	bd80      	pop	{r7, pc}
 8002612:	bf00      	nop
 8002614:	20000684 	.word	0x20000684

08002618 <_Z18close_circle_plantv>:
void close_circle_plant()
{
 8002618:	b580      	push	{r7, lr}
 800261a:	b082      	sub	sp, #8
 800261c:	af02      	add	r7, sp, #8
  servos.WritePos(SERVO_CIRCLE_PLANT_ID, SERVO_CIRCLE_POS_CLOSE, 200);
 800261e:	2301      	movs	r3, #1
 8002620:	9300      	str	r3, [sp, #0]
 8002622:	23c8      	movs	r3, #200	@ 0xc8
 8002624:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 8002628:	2110      	movs	r1, #16
 800262a:	4803      	ldr	r0, [pc, #12]	@ (8002638 <_Z18close_circle_plantv+0x20>)
 800262c:	f7fe fc31 	bl	8000e92 <_ZN7SCServo8WritePosEhiih>
}
 8002630:	bf00      	nop
 8002632:	46bd      	mov	sp, r7
 8002634:	bd80      	pop	{r7, pc}
 8002636:	bf00      	nop
 8002638:	20000684 	.word	0x20000684

0800263c <_Z28pusher_and_circle_initializev>:

void pusher_and_circle_initialize()
{
 800263c:	b580      	push	{r7, lr}
 800263e:	b082      	sub	sp, #8
 8002640:	af02      	add	r7, sp, #8
  // init circle
  servos.WritePos(SERVO_CIRCLE_PLANT_ID, SERVO_CIRCLE_POS_CLOSE+50, 200);
 8002642:	2301      	movs	r3, #1
 8002644:	9300      	str	r3, [sp, #0]
 8002646:	23c8      	movs	r3, #200	@ 0xc8
 8002648:	f240 224e 	movw	r2, #590	@ 0x24e
 800264c:	2110      	movs	r1, #16
 800264e:	4811      	ldr	r0, [pc, #68]	@ (8002694 <_Z28pusher_and_circle_initializev+0x58>)
 8002650:	f7fe fc1f 	bl	8000e92 <_ZN7SCServo8WritePosEhiih>
  HAL_Delay(200);
 8002654:	20c8      	movs	r0, #200	@ 0xc8
 8002656:	f002 fcdd 	bl	8005014 <HAL_Delay>
  close_circle_plant();
 800265a:	f7ff ffdd 	bl	8002618 <_Z18close_circle_plantv>

  //init pusher
  retract_servo_plant();
 800265e:	f7ff ffb7 	bl	80025d0 <_Z19retract_servo_plantv>
  HAL_Delay(500);
 8002662:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8002666:	f002 fcd5 	bl	8005014 <HAL_Delay>
  servos.WritePos(SERVO_PUSH_PLANT_ID, SERVO_PUSH_POSE_RETRACTED-50, 200);
 800266a:	2301      	movs	r3, #1
 800266c:	9300      	str	r3, [sp, #0]
 800266e:	23c8      	movs	r3, #200	@ 0xc8
 8002670:	f44f 72c3 	mov.w	r2, #390	@ 0x186
 8002674:	2109      	movs	r1, #9
 8002676:	4807      	ldr	r0, [pc, #28]	@ (8002694 <_Z28pusher_and_circle_initializev+0x58>)
 8002678:	f7fe fc0b 	bl	8000e92 <_ZN7SCServo8WritePosEhiih>
  HAL_Delay(200);
 800267c:	20c8      	movs	r0, #200	@ 0xc8
 800267e:	f002 fcc9 	bl	8005014 <HAL_Delay>
  retract_servo_plant();
 8002682:	f7ff ffa5 	bl	80025d0 <_Z19retract_servo_plantv>
  HAL_Delay(500);
 8002686:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800268a:	f002 fcc3 	bl	8005014 <HAL_Delay>
}
 800268e:	bf00      	nop
 8002690:	46bd      	mov	sp, r7
 8002692:	bd80      	pop	{r7, pc}
 8002694:	20000684 	.word	0x20000684

08002698 <_Z18push_one_plant_outv>:

void push_one_plant_out()
{
 8002698:	b580      	push	{r7, lr}
 800269a:	af00      	add	r7, sp, #0
  // rotate the reservoir by the right offset
  printf("align reservoir \n");
 800269c:	480f      	ldr	r0, [pc, #60]	@ (80026dc <_Z18push_one_plant_outv+0x44>)
 800269e:	f006 ffa5 	bl	80095ec <puts>
  reservoir_align_with_output();
 80026a2:	f7ff ff0d 	bl	80024c0 <_Z27reservoir_align_with_outputv>
  printf("open circle \n");
 80026a6:	480e      	ldr	r0, [pc, #56]	@ (80026e0 <_Z18push_one_plant_outv+0x48>)
 80026a8:	f006 ffa0 	bl	80095ec <puts>
  open_circle_plant();
 80026ac:	f7ff ffa2 	bl	80025f4 <_Z17open_circle_plantv>
  printf("push plant \n");
 80026b0:	480c      	ldr	r0, [pc, #48]	@ (80026e4 <_Z18push_one_plant_outv+0x4c>)
 80026b2:	f006 ff9b 	bl	80095ec <puts>
  push_plant();
 80026b6:	f7ff ff79 	bl	80025ac <_Z10push_plantv>
  HAL_Delay(1300);
 80026ba:	f240 5014 	movw	r0, #1300	@ 0x514
 80026be:	f002 fca9 	bl	8005014 <HAL_Delay>
  printf("retract servo plant \n");
 80026c2:	4809      	ldr	r0, [pc, #36]	@ (80026e8 <_Z18push_one_plant_outv+0x50>)
 80026c4:	f006 ff92 	bl	80095ec <puts>
  retract_servo_plant();
 80026c8:	f7ff ff82 	bl	80025d0 <_Z19retract_servo_plantv>
  printf("retract circle\n");
 80026cc:	4807      	ldr	r0, [pc, #28]	@ (80026ec <_Z18push_one_plant_outv+0x54>)
 80026ce:	f006 ff8d 	bl	80095ec <puts>
  close_circle_plant();
 80026d2:	f7ff ffa1 	bl	8002618 <_Z18close_circle_plantv>
}
 80026d6:	bf00      	nop
 80026d8:	bd80      	pop	{r7, pc}
 80026da:	bf00      	nop
 80026dc:	0800a420 	.word	0x0800a420
 80026e0:	0800a434 	.word	0x0800a434
 80026e4:	0800a444 	.word	0x0800a444
 80026e8:	0800a450 	.word	0x0800a450
 80026ec:	0800a468 	.word	0x0800a468

080026f0 <_Z31hopper_wait_and_close_spin_oncei>:

// =============================================== HIGH LEVEL ACTIONS =================================================


bool hopper_wait_and_close_spin_once(int side)
{
 80026f0:	b580      	push	{r7, lr}
 80026f2:	b084      	sub	sp, #16
 80026f4:	af00      	add	r7, sp, #0
 80026f6:	6078      	str	r0, [r7, #4]
  // Check if distance < 50mm for left plant
  int dist = sensors[side].get_dist_mm();
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	4619      	mov	r1, r3
 80026fc:	480a      	ldr	r0, [pc, #40]	@ (8002728 <_Z31hopper_wait_and_close_spin_oncei+0x38>)
 80026fe:	f000 fd51 	bl	80031a4 <_ZNSt6vectorI11LaserSensorSaIS0_EEixEj>
 8002702:	4603      	mov	r3, r0
 8002704:	4618      	mov	r0, r3
 8002706:	f7ff fac9 	bl	8001c9c <_ZN11LaserSensor11get_dist_mmEv>
 800270a:	60f8      	str	r0, [r7, #12]
  if(dist < 50)
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	2b31      	cmp	r3, #49	@ 0x31
 8002710:	dc04      	bgt.n	800271c <_Z31hopper_wait_and_close_spin_oncei+0x2c>
  {
    // Close the hopper
    hopper_close(side);
 8002712:	6878      	ldr	r0, [r7, #4]
 8002714:	f7ff fe22 	bl	800235c <_Z12hopper_closei>
    return true;
 8002718:	2301      	movs	r3, #1
 800271a:	e000      	b.n	800271e <_Z31hopper_wait_and_close_spin_oncei+0x2e>
  }
  return false;
 800271c:	2300      	movs	r3, #0
}
 800271e:	4618      	mov	r0, r3
 8002720:	3710      	adds	r7, #16
 8002722:	46bd      	mov	sp, r7
 8002724:	bd80      	pop	{r7, pc}
 8002726:	bf00      	nop
 8002728:	200005f0 	.word	0x200005f0

0800272c <_Z20request_store_plantsv>:


void request_store_plants()
{
 800272c:	b580      	push	{r7, lr}
 800272e:	af00      	add	r7, sp, #0
  system_state.storing = true;
 8002730:	4b0b      	ldr	r3, [pc, #44]	@ (8002760 <_Z20request_store_plantsv+0x34>)
 8002732:	2201      	movs	r2, #1
 8002734:	709a      	strb	r2, [r3, #2]

  // Clear distance sensors buffers (?)
  sensors[LEFT].clear_interrupt();
 8002736:	2100      	movs	r1, #0
 8002738:	480a      	ldr	r0, [pc, #40]	@ (8002764 <_Z20request_store_plantsv+0x38>)
 800273a:	f000 fd33 	bl	80031a4 <_ZNSt6vectorI11LaserSensorSaIS0_EEixEj>
 800273e:	4603      	mov	r3, r0
 8002740:	4618      	mov	r0, r3
 8002742:	f7ff fac5 	bl	8001cd0 <_ZN11LaserSensor15clear_interruptEv>
  sensors[RIGHT].clear_interrupt();
 8002746:	2101      	movs	r1, #1
 8002748:	4806      	ldr	r0, [pc, #24]	@ (8002764 <_Z20request_store_plantsv+0x38>)
 800274a:	f000 fd2b 	bl	80031a4 <_ZNSt6vectorI11LaserSensorSaIS0_EEixEj>
 800274e:	4603      	mov	r3, r0
 8002750:	4618      	mov	r0, r3
 8002752:	f7ff fabd 	bl	8001cd0 <_ZN11LaserSensor15clear_interruptEv>
  HAL_Delay(100);
 8002756:	2064      	movs	r0, #100	@ 0x64
 8002758:	f002 fc5c 	bl	8005014 <HAL_Delay>
}
 800275c:	bf00      	nop
 800275e:	bd80      	pop	{r7, pc}
 8002760:	20000694 	.word	0x20000694
 8002764:	200005f0 	.word	0x200005f0

08002768 <_Z22store_plants_spin_oncev>:


// /!\ DELAY IN THIS FUNCTION
void store_plants_spin_once()
{
 8002768:	b580      	push	{r7, lr}
 800276a:	af00      	add	r7, sp, #0

  if(!system_state.storing)
 800276c:	4b2f      	ldr	r3, [pc, #188]	@ (800282c <_Z22store_plants_spin_oncev+0xc4>)
 800276e:	789b      	ldrb	r3, [r3, #2]
 8002770:	f083 0301 	eor.w	r3, r3, #1
 8002774:	b2db      	uxtb	r3, r3
 8002776:	2b00      	cmp	r3, #0
 8002778:	d155      	bne.n	8002826 <_Z22store_plants_spin_oncev+0xbe>
  {
    return;
  }

  if(!system_state.hopper_left_closed)
 800277a:	4b2c      	ldr	r3, [pc, #176]	@ (800282c <_Z22store_plants_spin_oncev+0xc4>)
 800277c:	781b      	ldrb	r3, [r3, #0]
 800277e:	f083 0301 	eor.w	r3, r3, #1
 8002782:	b2db      	uxtb	r3, r3
 8002784:	2b00      	cmp	r3, #0
 8002786:	d006      	beq.n	8002796 <_Z22store_plants_spin_oncev+0x2e>
  {
    system_state.hopper_left_closed = hopper_wait_and_close_spin_once(LEFT);
 8002788:	2000      	movs	r0, #0
 800278a:	f7ff ffb1 	bl	80026f0 <_Z31hopper_wait_and_close_spin_oncei>
 800278e:	4603      	mov	r3, r0
 8002790:	461a      	mov	r2, r3
 8002792:	4b26      	ldr	r3, [pc, #152]	@ (800282c <_Z22store_plants_spin_oncev+0xc4>)
 8002794:	701a      	strb	r2, [r3, #0]
  }

  if(!system_state.hopper_right_closed)
 8002796:	4b25      	ldr	r3, [pc, #148]	@ (800282c <_Z22store_plants_spin_oncev+0xc4>)
 8002798:	785b      	ldrb	r3, [r3, #1]
 800279a:	f083 0301 	eor.w	r3, r3, #1
 800279e:	b2db      	uxtb	r3, r3
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d006      	beq.n	80027b2 <_Z22store_plants_spin_oncev+0x4a>
  {
    system_state.hopper_right_closed = hopper_wait_and_close_spin_once(RIGHT);
 80027a4:	2001      	movs	r0, #1
 80027a6:	f7ff ffa3 	bl	80026f0 <_Z31hopper_wait_and_close_spin_oncei>
 80027aa:	4603      	mov	r3, r0
 80027ac:	461a      	mov	r2, r3
 80027ae:	4b1f      	ldr	r3, [pc, #124]	@ (800282c <_Z22store_plants_spin_oncev+0xc4>)
 80027b0:	705a      	strb	r2, [r3, #1]
  }

  if(system_state.hopper_left_closed && system_state.hopper_right_closed)
 80027b2:	4b1e      	ldr	r3, [pc, #120]	@ (800282c <_Z22store_plants_spin_oncev+0xc4>)
 80027b4:	781b      	ldrb	r3, [r3, #0]
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d036      	beq.n	8002828 <_Z22store_plants_spin_oncev+0xc0>
 80027ba:	4b1c      	ldr	r3, [pc, #112]	@ (800282c <_Z22store_plants_spin_oncev+0xc4>)
 80027bc:	785b      	ldrb	r3, [r3, #1]
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d032      	beq.n	8002828 <_Z22store_plants_spin_oncev+0xc0>
  {
    HAL_Delay(1500); // Because hoppers functions are not blocking // TODO ADD NON BLOCKING DELAY
 80027c2:	f240 50dc 	movw	r0, #1500	@ 0x5dc
 80027c6:	f002 fc25 	bl	8005014 <HAL_Delay>
    lift_go_up();
 80027ca:	f7ff fd61 	bl	8002290 <_Z10lift_go_upv>
    grabber_extend();
 80027ce:	f7ff fd93 	bl	80022f8 <_Z14grabber_extendv>
    HAL_Delay(500);
 80027d2:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80027d6:	f002 fc1d 	bl	8005014 <HAL_Delay>
    lift_go_middle();
 80027da:	f7ff fd73 	bl	80022c4 <_Z14lift_go_middlev>
    grabber_retract(false);
 80027de:	2000      	movs	r0, #0
 80027e0:	f7ff fda0 	bl	8002324 <_Z15grabber_retractb>
    lift_go_down();
 80027e4:	f7ff fd1a 	bl	800221c <_Z12lift_go_downv>
    hide_fildefer();
 80027e8:	f7ff feb8 	bl	800255c <_Z13hide_fildeferv>
    HAL_Delay(2000);
 80027ec:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80027f0:	f002 fc10 	bl	8005014 <HAL_Delay>
    close_fildefer();
 80027f4:	f7ff fea0 	bl	8002538 <_Z14close_fildeferv>
    hopper_open(LEFT);
 80027f8:	2000      	movs	r0, #0
 80027fa:	f7ff fdd5 	bl	80023a8 <_Z11hopper_openi>
    hopper_open(RIGHT);
 80027fe:	2001      	movs	r0, #1
 8002800:	f7ff fdd2 	bl	80023a8 <_Z11hopper_openi>
    HAL_Delay(500);
 8002804:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8002808:	f002 fc04 	bl	8005014 <HAL_Delay>
    system_state.storing = false;
 800280c:	4b07      	ldr	r3, [pc, #28]	@ (800282c <_Z22store_plants_spin_oncev+0xc4>)
 800280e:	2200      	movs	r2, #0
 8002810:	709a      	strb	r2, [r3, #2]
    system_state.hopper_left_closed = false;
 8002812:	4b06      	ldr	r3, [pc, #24]	@ (800282c <_Z22store_plants_spin_oncev+0xc4>)
 8002814:	2200      	movs	r2, #0
 8002816:	701a      	strb	r2, [r3, #0]
    system_state.hopper_right_closed = false;
 8002818:	4b04      	ldr	r3, [pc, #16]	@ (800282c <_Z22store_plants_spin_oncev+0xc4>)
 800281a:	2200      	movs	r2, #0
 800281c:	705a      	strb	r2, [r3, #1]
    reservoir_rotate(3);
 800281e:	2003      	movs	r0, #3
 8002820:	f7ff fe6e 	bl	8002500 <_Z16reservoir_rotatei>
 8002824:	e000      	b.n	8002828 <_Z22store_plants_spin_oncev+0xc0>
    return;
 8002826:	bf00      	nop
  }
}
 8002828:	bd80      	pop	{r7, pc}
 800282a:	bf00      	nop
 800282c:	20000694 	.word	0x20000694

08002830 <_ZN9ChampiCanaSERKS_>:
#ifndef INC_CHAMPICAN_H_
#define INC_CHAMPICAN_H_

#include "stm32g4xx_hal.h"

class ChampiCan {
 8002830:	b4b0      	push	{r4, r5, r7}
 8002832:	b083      	sub	sp, #12
 8002834:	af00      	add	r7, sp, #0
 8002836:	6078      	str	r0, [r7, #4]
 8002838:	6039      	str	r1, [r7, #0]
 800283a:	683b      	ldr	r3, [r7, #0]
 800283c:	685a      	ldr	r2, [r3, #4]
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	605a      	str	r2, [r3, #4]
 8002842:	687a      	ldr	r2, [r7, #4]
 8002844:	683b      	ldr	r3, [r7, #0]
 8002846:	f102 0408 	add.w	r4, r2, #8
 800284a:	f103 0508 	add.w	r5, r3, #8
 800284e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002850:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002852:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002854:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002856:	682b      	ldr	r3, [r5, #0]
 8002858:	6023      	str	r3, [r4, #0]
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	4618      	mov	r0, r3
 800285e:	370c      	adds	r7, #12
 8002860:	46bd      	mov	sp, r7
 8002862:	bcb0      	pop	{r4, r5, r7}
 8002864:	4770      	bx	lr
	...

08002868 <_Z5setupv>:




void setup()
{
 8002868:	b580      	push	{r7, lr}
 800286a:	b08c      	sub	sp, #48	@ 0x30
 800286c:	af00      	add	r7, sp, #0

  printf("Setup Begins...\n");
 800286e:	484a      	ldr	r0, [pc, #296]	@ (8002998 <_Z5setupv+0x130>)
 8002870:	f006 febc 	bl	80095ec <puts>

  // Initialize the status message / set has_... fields to true
  status_msg = msgs_can_ActStatus_init_zero;
 8002874:	4b49      	ldr	r3, [pc, #292]	@ (800299c <_Z5setupv+0x134>)
 8002876:	4618      	mov	r0, r3
 8002878:	2320      	movs	r3, #32
 800287a:	461a      	mov	r2, r3
 800287c:	2100      	movs	r1, #0
 800287e:	f006 ffaf 	bl	80097e0 <memset>
  status_msg.has_status = true;
 8002882:	4b46      	ldr	r3, [pc, #280]	@ (800299c <_Z5setupv+0x134>)
 8002884:	2201      	movs	r2, #1
 8002886:	701a      	strb	r2, [r3, #0]
  status_msg.status.has_status = true;
 8002888:	4b44      	ldr	r3, [pc, #272]	@ (800299c <_Z5setupv+0x134>)
 800288a:	2201      	movs	r2, #1
 800288c:	731a      	strb	r2, [r3, #12]
  status_msg.status.has_error = true;
 800288e:	4b43      	ldr	r3, [pc, #268]	@ (800299c <_Z5setupv+0x134>)
 8002890:	2201      	movs	r2, #1
 8002892:	739a      	strb	r2, [r3, #14]
  status_msg.has_plant_count = true;
 8002894:	4b41      	ldr	r3, [pc, #260]	@ (800299c <_Z5setupv+0x134>)
 8002896:	2201      	movs	r2, #1
 8002898:	769a      	strb	r2, [r3, #26]
  status_msg.has_action = true;
 800289a:	4b40      	ldr	r3, [pc, #256]	@ (800299c <_Z5setupv+0x134>)
 800289c:	2201      	movs	r2, #1
 800289e:	761a      	strb	r2, [r3, #24]

  status_msg.status.status = msgs_can_Status_StatusType_INIT;
 80028a0:	4b3e      	ldr	r3, [pc, #248]	@ (800299c <_Z5setupv+0x134>)
 80028a2:	2201      	movs	r2, #1
 80028a4:	735a      	strb	r2, [r3, #13]
  status_msg.status.error = msgs_can_Status_ErrorType_NONE;
 80028a6:	4b3d      	ldr	r3, [pc, #244]	@ (800299c <_Z5setupv+0x134>)
 80028a8:	2200      	movs	r2, #0
 80028aa:	73da      	strb	r2, [r3, #15]
  status_msg.action = msgs_can_ActActions_INITIALIZING;
 80028ac:	4b3b      	ldr	r3, [pc, #236]	@ (800299c <_Z5setupv+0x134>)
 80028ae:	2204      	movs	r2, #4
 80028b0:	765a      	strb	r2, [r3, #25]
  status_msg.plant_count = 0;
 80028b2:	4b3a      	ldr	r3, [pc, #232]	@ (800299c <_Z5setupv+0x134>)
 80028b4:	2200      	movs	r2, #0
 80028b6:	61da      	str	r2, [r3, #28]



  // Init Steppers (and start the timer for the time_us function)
  HAL_TIM_Base_Start_IT(&htim2);
 80028b8:	4839      	ldr	r0, [pc, #228]	@ (80029a0 <_Z5setupv+0x138>)
 80028ba:	f004 ff5f 	bl	800777c <HAL_TIM_Base_Start_IT>
  stepper_lift.set_speed(5000);
 80028be:	f241 3188 	movw	r1, #5000	@ 0x1388
 80028c2:	4838      	ldr	r0, [pc, #224]	@ (80029a4 <_Z5setupv+0x13c>)
 80028c4:	f7fe ffac 	bl	8001820 <_ZN7Stepper9set_speedEm>

  printf("Setup lasers...\n");
 80028c8:	4837      	ldr	r0, [pc, #220]	@ (80029a8 <_Z5setupv+0x140>)
 80028ca:	f006 fe8f 	bl	80095ec <puts>

  // Initialize the sensors
  if(setup_lasers() != 0)
 80028ce:	f7ff fc1f 	bl	8002110 <_Z12setup_lasersv>
 80028d2:	4603      	mov	r3, r0
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	bf14      	ite	ne
 80028d8:	2301      	movne	r3, #1
 80028da:	2300      	moveq	r3, #0
 80028dc:	b2db      	uxtb	r3, r3
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d004      	beq.n	80028ec <_Z5setupv+0x84>
  {
    printf("Error setting up the sensors\n");
 80028e2:	4832      	ldr	r0, [pc, #200]	@ (80029ac <_Z5setupv+0x144>)
 80028e4:	f006 fe82 	bl	80095ec <puts>
    Error_Handler();
 80028e8:	f000 fb2a 	bl	8002f40 <Error_Handler>
  }

  printf("Setup servos...\n");
 80028ec:	4830      	ldr	r0, [pc, #192]	@ (80029b0 <_Z5setupv+0x148>)
 80028ee:	f006 fe7d 	bl	80095ec <puts>

  if(ping_servos() != 0)
 80028f2:	f7ff fbc9 	bl	8002088 <_Z11ping_servosv>
 80028f6:	4603      	mov	r3, r0
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	bf14      	ite	ne
 80028fc:	2301      	movne	r3, #1
 80028fe:	2300      	moveq	r3, #0
 8002900:	b2db      	uxtb	r3, r3
 8002902:	2b00      	cmp	r3, #0
 8002904:	d004      	beq.n	8002910 <_Z5setupv+0xa8>
  {
    printf("Error pinging servos\n");
 8002906:	482b      	ldr	r0, [pc, #172]	@ (80029b4 <_Z5setupv+0x14c>)
 8002908:	f006 fe70 	bl	80095ec <puts>
    Error_Handler();
 800290c:	f000 fb18 	bl	8002f40 <Error_Handler>
  }

  champi_can = ChampiCan(&hfdcan1);
 8002910:	1d3b      	adds	r3, r7, #4
 8002912:	4929      	ldr	r1, [pc, #164]	@ (80029b8 <_Z5setupv+0x150>)
 8002914:	4618      	mov	r0, r3
 8002916:	f7fe f959 	bl	8000bcc <_ZN9ChampiCanC1EP19FDCAN_HandleTypeDef>
 800291a:	1d3b      	adds	r3, r7, #4
 800291c:	4619      	mov	r1, r3
 800291e:	4827      	ldr	r0, [pc, #156]	@ (80029bc <_Z5setupv+0x154>)
 8002920:	f7ff ff86 	bl	8002830 <_ZN9ChampiCanaSERKS_>
 8002924:	1d3b      	adds	r3, r7, #4
 8002926:	4618      	mov	r0, r3
 8002928:	f7fe f9c4 	bl	8000cb4 <_ZN9ChampiCanD1Ev>


  if (champi_can.start() != 0) {
 800292c:	4823      	ldr	r0, [pc, #140]	@ (80029bc <_Z5setupv+0x154>)
 800292e:	f7fe f997 	bl	8000c60 <_ZN9ChampiCan5startEv>
 8002932:	4603      	mov	r3, r0
 8002934:	2b00      	cmp	r3, #0
 8002936:	bf14      	ite	ne
 8002938:	2301      	movne	r3, #1
 800293a:	2300      	moveq	r3, #0
 800293c:	b2db      	uxtb	r3, r3
 800293e:	2b00      	cmp	r3, #0
 8002940:	d001      	beq.n	8002946 <_Z5setupv+0xde>
    // TODO: On n'a jamais rencontré cette erreur.
    Error_Handler();
 8002942:	f000 fafd 	bl	8002f40 <Error_Handler>
  }

  printf("Setup CAN Done\n");
 8002946:	481e      	ldr	r0, [pc, #120]	@ (80029c0 <_Z5setupv+0x158>)
 8002948:	f006 fe50 	bl	80095ec <puts>
  // champi_state = ChampiState(&champi_can, 500);
  //
  // status_msg.status.status = msgs_can_Status_StatusType_OK;
  // champi_state.report_status(status_msg);

  printf("Begin actuators initialization...\n");
 800294c:	481d      	ldr	r0, [pc, #116]	@ (80029c4 <_Z5setupv+0x15c>)
 800294e:	f006 fe4d 	bl	80095ec <puts>

  // Initialize / move actuators
  pusher_and_circle_initialize();
 8002952:	f7ff fe73 	bl	800263c <_Z28pusher_and_circle_initializev>
  push_one_plant_out();
 8002956:	f7ff fe9f 	bl	8002698 <_Z18push_one_plant_outv>
  HAL_Delay(10000000);
 800295a:	481b      	ldr	r0, [pc, #108]	@ (80029c8 <_Z5setupv+0x160>)
 800295c:	f002 fb5a 	bl	8005014 <HAL_Delay>
  fildefer_initialize();
 8002960:	f7ff fe0e 	bl	8002580 <_Z19fildefer_initializev>
  reservoir_initialize_and_test();
 8002964:	f7ff fc10 	bl	8002188 <_Z29reservoir_initialize_and_testv>

  hoppers_initialize_and_test();
 8002968:	f7ff fc44 	bl	80021f4 <_Z27hoppers_initialize_and_testv>
  HAL_Delay(200);
 800296c:	20c8      	movs	r0, #200	@ 0xc8
 800296e:	f002 fb51 	bl	8005014 <HAL_Delay>
  grabber_retract();
 8002972:	2001      	movs	r0, #1
 8002974:	f7ff fcd6 	bl	8002324 <_Z15grabber_retractb>
  lift_initialize_and_test();
 8002978:	f7ff fc0e 	bl	8002198 <_Z24lift_initialize_and_testv>

  printf("Initialization Done\n");
 800297c:	4813      	ldr	r0, [pc, #76]	@ (80029cc <_Z5setupv+0x164>)
 800297e:	f006 fe35 	bl	80095ec <puts>
  //request_store_plants();



  // Switch led ON to indicate that we're running
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);
 8002982:	2201      	movs	r2, #1
 8002984:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002988:	4811      	ldr	r0, [pc, #68]	@ (80029d0 <_Z5setupv+0x168>)
 800298a:	f003 f8cd 	bl	8005b28 <HAL_GPIO_WritePin>

  // status_msg.action = msgs_can_ActActions_FREE;
  // champi_state.report_status(status_msg);

}
 800298e:	bf00      	nop
 8002990:	3730      	adds	r7, #48	@ 0x30
 8002992:	46bd      	mov	sp, r7
 8002994:	bd80      	pop	{r7, pc}
 8002996:	bf00      	nop
 8002998:	0800a478 	.word	0x0800a478
 800299c:	200005ac 	.word	0x200005ac
 80029a0:	20000144 	.word	0x20000144
 80029a4:	200005fc 	.word	0x200005fc
 80029a8:	0800a488 	.word	0x0800a488
 80029ac:	0800a498 	.word	0x0800a498
 80029b0:	0800a4b8 	.word	0x0800a4b8
 80029b4:	0800a4c8 	.word	0x0800a4c8
 80029b8:	2000008c 	.word	0x2000008c
 80029bc:	200002bc 	.word	0x200002bc
 80029c0:	0800a4e0 	.word	0x0800a4e0
 80029c4:	0800a4f0 	.word	0x0800a4f0
 80029c8:	00989680 	.word	0x00989680
 80029cc:	0800a514 	.word	0x0800a514
 80029d0:	48000400 	.word	0x48000400

080029d4 <_Z4loopv>:



void loop()
{
 80029d4:	b598      	push	{r3, r4, r7, lr}
 80029d6:	af00      	add	r7, sp, #0
  // Print distances
  printf("Left: %d mm, Right: %d mm\n", sensors[LEFT].get_dist_mm(), sensors[RIGHT].get_dist_mm());
 80029d8:	2100      	movs	r1, #0
 80029da:	4811      	ldr	r0, [pc, #68]	@ (8002a20 <_Z4loopv+0x4c>)
 80029dc:	f000 fbe2 	bl	80031a4 <_ZNSt6vectorI11LaserSensorSaIS0_EEixEj>
 80029e0:	4603      	mov	r3, r0
 80029e2:	4618      	mov	r0, r3
 80029e4:	f7ff f95a 	bl	8001c9c <_ZN11LaserSensor11get_dist_mmEv>
 80029e8:	4604      	mov	r4, r0
 80029ea:	2101      	movs	r1, #1
 80029ec:	480c      	ldr	r0, [pc, #48]	@ (8002a20 <_Z4loopv+0x4c>)
 80029ee:	f000 fbd9 	bl	80031a4 <_ZNSt6vectorI11LaserSensorSaIS0_EEixEj>
 80029f2:	4603      	mov	r3, r0
 80029f4:	4618      	mov	r0, r3
 80029f6:	f7ff f951 	bl	8001c9c <_ZN11LaserSensor11get_dist_mmEv>
 80029fa:	4603      	mov	r3, r0
 80029fc:	461a      	mov	r2, r3
 80029fe:	4621      	mov	r1, r4
 8002a00:	4808      	ldr	r0, [pc, #32]	@ (8002a24 <_Z4loopv+0x50>)
 8002a02:	f006 fd8b 	bl	800951c <iprintf>

  store_plants_spin_once();
 8002a06:	f7ff feaf 	bl	8002768 <_Z22store_plants_spin_oncev>
  if(!system_state.storing)
 8002a0a:	4b07      	ldr	r3, [pc, #28]	@ (8002a28 <_Z4loopv+0x54>)
 8002a0c:	789b      	ldrb	r3, [r3, #2]
 8002a0e:	f083 0301 	eor.w	r3, r3, #1
 8002a12:	b2db      	uxtb	r3, r3
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	d001      	beq.n	8002a1c <_Z4loopv+0x48>
  {
    request_store_plants();
 8002a18:	f7ff fe88 	bl	800272c <_Z20request_store_plantsv>
  }

}
 8002a1c:	bf00      	nop
 8002a1e:	bd98      	pop	{r3, r4, r7, pc}
 8002a20:	200005f0 	.word	0x200005f0
 8002a24:	0800a528 	.word	0x0800a528
 8002a28:	20000694 	.word	0x20000694

08002a2c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002a2c:	b580      	push	{r7, lr}
 8002a2e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002a30:	f002 fa7f 	bl	8004f32 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002a34:	f000 f811 	bl	8002a5a <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002a38:	f000 fa1e 	bl	8002e78 <_ZL12MX_GPIO_Initv>
  MX_USART2_UART_Init();
 8002a3c:	f000 f9bc 	bl	8002db8 <_ZL19MX_USART2_UART_Initv>
  MX_USART1_UART_Init();
 8002a40:	f000 f958 	bl	8002cf4 <_ZL19MX_USART1_UART_Initv>
  MX_FDCAN1_Init();
 8002a44:	f000 f85e 	bl	8002b04 <_ZL14MX_FDCAN1_Initv>
  MX_I2C1_Init();
 8002a48:	f000 f8a8 	bl	8002b9c <_ZL12MX_I2C1_Initv>
  MX_TIM2_Init();
 8002a4c:	f000 f8f4 	bl	8002c38 <_ZL12MX_TIM2_Initv>
  /* USER CODE BEGIN 2 */

  setup();
 8002a50:	f7ff ff0a 	bl	8002868 <_Z5setupv>


    while (1)
    {

      loop();
 8002a54:	f7ff ffbe 	bl	80029d4 <_Z4loopv>
 8002a58:	e7fc      	b.n	8002a54 <main+0x28>

08002a5a <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002a5a:	b580      	push	{r7, lr}
 8002a5c:	b094      	sub	sp, #80	@ 0x50
 8002a5e:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002a60:	f107 0318 	add.w	r3, r7, #24
 8002a64:	2238      	movs	r2, #56	@ 0x38
 8002a66:	2100      	movs	r1, #0
 8002a68:	4618      	mov	r0, r3
 8002a6a:	f006 feb9 	bl	80097e0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002a6e:	1d3b      	adds	r3, r7, #4
 8002a70:	2200      	movs	r2, #0
 8002a72:	601a      	str	r2, [r3, #0]
 8002a74:	605a      	str	r2, [r3, #4]
 8002a76:	609a      	str	r2, [r3, #8]
 8002a78:	60da      	str	r2, [r3, #12]
 8002a7a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8002a7c:	2000      	movs	r0, #0
 8002a7e:	f003 fe53 	bl	8006728 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002a82:	2302      	movs	r3, #2
 8002a84:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002a86:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002a8a:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002a8c:	2340      	movs	r3, #64	@ 0x40
 8002a8e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002a90:	2302      	movs	r3, #2
 8002a92:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002a94:	2302      	movs	r3, #2
 8002a96:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 8002a98:	2304      	movs	r3, #4
 8002a9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8002a9c:	2355      	movs	r3, #85	@ 0x55
 8002a9e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002aa0:	2302      	movs	r3, #2
 8002aa2:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8002aa4:	2302      	movs	r3, #2
 8002aa6:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8002aa8:	2302      	movs	r3, #2
 8002aaa:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002aac:	f107 0318 	add.w	r3, r7, #24
 8002ab0:	4618      	mov	r0, r3
 8002ab2:	f003 feed 	bl	8006890 <HAL_RCC_OscConfig>
 8002ab6:	4603      	mov	r3, r0
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	bf14      	ite	ne
 8002abc:	2301      	movne	r3, #1
 8002abe:	2300      	moveq	r3, #0
 8002ac0:	b2db      	uxtb	r3, r3
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d001      	beq.n	8002aca <_Z18SystemClock_Configv+0x70>
  {
    Error_Handler();
 8002ac6:	f000 fa3b 	bl	8002f40 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002aca:	230f      	movs	r3, #15
 8002acc:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002ace:	2303      	movs	r3, #3
 8002ad0:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002ad2:	2300      	movs	r3, #0
 8002ad4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002ad6:	2300      	movs	r3, #0
 8002ad8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002ada:	2300      	movs	r3, #0
 8002adc:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8002ade:	1d3b      	adds	r3, r7, #4
 8002ae0:	2104      	movs	r1, #4
 8002ae2:	4618      	mov	r0, r3
 8002ae4:	f004 f9e6 	bl	8006eb4 <HAL_RCC_ClockConfig>
 8002ae8:	4603      	mov	r3, r0
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	bf14      	ite	ne
 8002aee:	2301      	movne	r3, #1
 8002af0:	2300      	moveq	r3, #0
 8002af2:	b2db      	uxtb	r3, r3
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	d001      	beq.n	8002afc <_Z18SystemClock_Configv+0xa2>
  {
    Error_Handler();
 8002af8:	f000 fa22 	bl	8002f40 <Error_Handler>
  }
}
 8002afc:	bf00      	nop
 8002afe:	3750      	adds	r7, #80	@ 0x50
 8002b00:	46bd      	mov	sp, r7
 8002b02:	bd80      	pop	{r7, pc}

08002b04 <_ZL14MX_FDCAN1_Initv>:
  * @brief FDCAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN1_Init(void)
{
 8002b04:	b580      	push	{r7, lr}
 8002b06:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 8002b08:	4b22      	ldr	r3, [pc, #136]	@ (8002b94 <_ZL14MX_FDCAN1_Initv+0x90>)
 8002b0a:	4a23      	ldr	r2, [pc, #140]	@ (8002b98 <_ZL14MX_FDCAN1_Initv+0x94>)
 8002b0c:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 8002b0e:	4b21      	ldr	r3, [pc, #132]	@ (8002b94 <_ZL14MX_FDCAN1_Initv+0x90>)
 8002b10:	2200      	movs	r2, #0
 8002b12:	605a      	str	r2, [r3, #4]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8002b14:	4b1f      	ldr	r3, [pc, #124]	@ (8002b94 <_ZL14MX_FDCAN1_Initv+0x90>)
 8002b16:	2200      	movs	r2, #0
 8002b18:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 8002b1a:	4b1e      	ldr	r3, [pc, #120]	@ (8002b94 <_ZL14MX_FDCAN1_Initv+0x90>)
 8002b1c:	2200      	movs	r2, #0
 8002b1e:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 8002b20:	4b1c      	ldr	r3, [pc, #112]	@ (8002b94 <_ZL14MX_FDCAN1_Initv+0x90>)
 8002b22:	2200      	movs	r2, #0
 8002b24:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 8002b26:	4b1b      	ldr	r3, [pc, #108]	@ (8002b94 <_ZL14MX_FDCAN1_Initv+0x90>)
 8002b28:	2200      	movs	r2, #0
 8002b2a:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 8002b2c:	4b19      	ldr	r3, [pc, #100]	@ (8002b94 <_ZL14MX_FDCAN1_Initv+0x90>)
 8002b2e:	2200      	movs	r2, #0
 8002b30:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 16;
 8002b32:	4b18      	ldr	r3, [pc, #96]	@ (8002b94 <_ZL14MX_FDCAN1_Initv+0x90>)
 8002b34:	2210      	movs	r2, #16
 8002b36:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 1;
 8002b38:	4b16      	ldr	r3, [pc, #88]	@ (8002b94 <_ZL14MX_FDCAN1_Initv+0x90>)
 8002b3a:	2201      	movs	r2, #1
 8002b3c:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 2;
 8002b3e:	4b15      	ldr	r3, [pc, #84]	@ (8002b94 <_ZL14MX_FDCAN1_Initv+0x90>)
 8002b40:	2202      	movs	r2, #2
 8002b42:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 2;
 8002b44:	4b13      	ldr	r3, [pc, #76]	@ (8002b94 <_ZL14MX_FDCAN1_Initv+0x90>)
 8002b46:	2202      	movs	r2, #2
 8002b48:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 8002b4a:	4b12      	ldr	r3, [pc, #72]	@ (8002b94 <_ZL14MX_FDCAN1_Initv+0x90>)
 8002b4c:	2201      	movs	r2, #1
 8002b4e:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 8002b50:	4b10      	ldr	r3, [pc, #64]	@ (8002b94 <_ZL14MX_FDCAN1_Initv+0x90>)
 8002b52:	2201      	movs	r2, #1
 8002b54:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 1;
 8002b56:	4b0f      	ldr	r3, [pc, #60]	@ (8002b94 <_ZL14MX_FDCAN1_Initv+0x90>)
 8002b58:	2201      	movs	r2, #1
 8002b5a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 1;
 8002b5c:	4b0d      	ldr	r3, [pc, #52]	@ (8002b94 <_ZL14MX_FDCAN1_Initv+0x90>)
 8002b5e:	2201      	movs	r2, #1
 8002b60:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.StdFiltersNbr = 0;
 8002b62:	4b0c      	ldr	r3, [pc, #48]	@ (8002b94 <_ZL14MX_FDCAN1_Initv+0x90>)
 8002b64:	2200      	movs	r2, #0
 8002b66:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.ExtFiltersNbr = 0;
 8002b68:	4b0a      	ldr	r3, [pc, #40]	@ (8002b94 <_ZL14MX_FDCAN1_Initv+0x90>)
 8002b6a:	2200      	movs	r2, #0
 8002b6c:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8002b6e:	4b09      	ldr	r3, [pc, #36]	@ (8002b94 <_ZL14MX_FDCAN1_Initv+0x90>)
 8002b70:	2200      	movs	r2, #0
 8002b72:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8002b74:	4807      	ldr	r0, [pc, #28]	@ (8002b94 <_ZL14MX_FDCAN1_Initv+0x90>)
 8002b76:	f002 fb7f 	bl	8005278 <HAL_FDCAN_Init>
 8002b7a:	4603      	mov	r3, r0
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	bf14      	ite	ne
 8002b80:	2301      	movne	r3, #1
 8002b82:	2300      	moveq	r3, #0
 8002b84:	b2db      	uxtb	r3, r3
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d001      	beq.n	8002b8e <_ZL14MX_FDCAN1_Initv+0x8a>
  {
    Error_Handler();
 8002b8a:	f000 f9d9 	bl	8002f40 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 8002b8e:	bf00      	nop
 8002b90:	bd80      	pop	{r7, pc}
 8002b92:	bf00      	nop
 8002b94:	2000008c 	.word	0x2000008c
 8002b98:	40006400 	.word	0x40006400

08002b9c <_ZL12MX_I2C1_Initv>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8002b9c:	b580      	push	{r7, lr}
 8002b9e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002ba0:	4b22      	ldr	r3, [pc, #136]	@ (8002c2c <_ZL12MX_I2C1_Initv+0x90>)
 8002ba2:	4a23      	ldr	r2, [pc, #140]	@ (8002c30 <_ZL12MX_I2C1_Initv+0x94>)
 8002ba4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x30A0A7FB;
 8002ba6:	4b21      	ldr	r3, [pc, #132]	@ (8002c2c <_ZL12MX_I2C1_Initv+0x90>)
 8002ba8:	4a22      	ldr	r2, [pc, #136]	@ (8002c34 <_ZL12MX_I2C1_Initv+0x98>)
 8002baa:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8002bac:	4b1f      	ldr	r3, [pc, #124]	@ (8002c2c <_ZL12MX_I2C1_Initv+0x90>)
 8002bae:	2200      	movs	r2, #0
 8002bb0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002bb2:	4b1e      	ldr	r3, [pc, #120]	@ (8002c2c <_ZL12MX_I2C1_Initv+0x90>)
 8002bb4:	2201      	movs	r2, #1
 8002bb6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002bb8:	4b1c      	ldr	r3, [pc, #112]	@ (8002c2c <_ZL12MX_I2C1_Initv+0x90>)
 8002bba:	2200      	movs	r2, #0
 8002bbc:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8002bbe:	4b1b      	ldr	r3, [pc, #108]	@ (8002c2c <_ZL12MX_I2C1_Initv+0x90>)
 8002bc0:	2200      	movs	r2, #0
 8002bc2:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002bc4:	4b19      	ldr	r3, [pc, #100]	@ (8002c2c <_ZL12MX_I2C1_Initv+0x90>)
 8002bc6:	2200      	movs	r2, #0
 8002bc8:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002bca:	4b18      	ldr	r3, [pc, #96]	@ (8002c2c <_ZL12MX_I2C1_Initv+0x90>)
 8002bcc:	2200      	movs	r2, #0
 8002bce:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002bd0:	4b16      	ldr	r3, [pc, #88]	@ (8002c2c <_ZL12MX_I2C1_Initv+0x90>)
 8002bd2:	2200      	movs	r2, #0
 8002bd4:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002bd6:	4815      	ldr	r0, [pc, #84]	@ (8002c2c <_ZL12MX_I2C1_Initv+0x90>)
 8002bd8:	f002 ffbe 	bl	8005b58 <HAL_I2C_Init>
 8002bdc:	4603      	mov	r3, r0
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	bf14      	ite	ne
 8002be2:	2301      	movne	r3, #1
 8002be4:	2300      	moveq	r3, #0
 8002be6:	b2db      	uxtb	r3, r3
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d001      	beq.n	8002bf0 <_ZL12MX_I2C1_Initv+0x54>
  {
    Error_Handler();
 8002bec:	f000 f9a8 	bl	8002f40 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002bf0:	2100      	movs	r1, #0
 8002bf2:	480e      	ldr	r0, [pc, #56]	@ (8002c2c <_ZL12MX_I2C1_Initv+0x90>)
 8002bf4:	f003 fd00 	bl	80065f8 <HAL_I2CEx_ConfigAnalogFilter>
 8002bf8:	4603      	mov	r3, r0
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	bf14      	ite	ne
 8002bfe:	2301      	movne	r3, #1
 8002c00:	2300      	moveq	r3, #0
 8002c02:	b2db      	uxtb	r3, r3
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	d001      	beq.n	8002c0c <_ZL12MX_I2C1_Initv+0x70>
  {
    Error_Handler();
 8002c08:	f000 f99a 	bl	8002f40 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8002c0c:	2100      	movs	r1, #0
 8002c0e:	4807      	ldr	r0, [pc, #28]	@ (8002c2c <_ZL12MX_I2C1_Initv+0x90>)
 8002c10:	f003 fd3d 	bl	800668e <HAL_I2CEx_ConfigDigitalFilter>
 8002c14:	4603      	mov	r3, r0
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	bf14      	ite	ne
 8002c1a:	2301      	movne	r3, #1
 8002c1c:	2300      	moveq	r3, #0
 8002c1e:	b2db      	uxtb	r3, r3
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d001      	beq.n	8002c28 <_ZL12MX_I2C1_Initv+0x8c>
  {
    Error_Handler();
 8002c24:	f000 f98c 	bl	8002f40 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002c28:	bf00      	nop
 8002c2a:	bd80      	pop	{r7, pc}
 8002c2c:	200000f0 	.word	0x200000f0
 8002c30:	40005400 	.word	0x40005400
 8002c34:	30a0a7fb 	.word	0x30a0a7fb

08002c38 <_ZL12MX_TIM2_Initv>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8002c38:	b580      	push	{r7, lr}
 8002c3a:	b088      	sub	sp, #32
 8002c3c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002c3e:	f107 0310 	add.w	r3, r7, #16
 8002c42:	2200      	movs	r2, #0
 8002c44:	601a      	str	r2, [r3, #0]
 8002c46:	605a      	str	r2, [r3, #4]
 8002c48:	609a      	str	r2, [r3, #8]
 8002c4a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002c4c:	1d3b      	adds	r3, r7, #4
 8002c4e:	2200      	movs	r2, #0
 8002c50:	601a      	str	r2, [r3, #0]
 8002c52:	605a      	str	r2, [r3, #4]
 8002c54:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002c56:	4b25      	ldr	r3, [pc, #148]	@ (8002cec <_ZL12MX_TIM2_Initv+0xb4>)
 8002c58:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002c5c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 16;
 8002c5e:	4b23      	ldr	r3, [pc, #140]	@ (8002cec <_ZL12MX_TIM2_Initv+0xb4>)
 8002c60:	2210      	movs	r2, #16
 8002c62:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002c64:	4b21      	ldr	r3, [pc, #132]	@ (8002cec <_ZL12MX_TIM2_Initv+0xb4>)
 8002c66:	2200      	movs	r2, #0
 8002c68:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000000;
 8002c6a:	4b20      	ldr	r3, [pc, #128]	@ (8002cec <_ZL12MX_TIM2_Initv+0xb4>)
 8002c6c:	4a20      	ldr	r2, [pc, #128]	@ (8002cf0 <_ZL12MX_TIM2_Initv+0xb8>)
 8002c6e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002c70:	4b1e      	ldr	r3, [pc, #120]	@ (8002cec <_ZL12MX_TIM2_Initv+0xb4>)
 8002c72:	2200      	movs	r2, #0
 8002c74:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002c76:	4b1d      	ldr	r3, [pc, #116]	@ (8002cec <_ZL12MX_TIM2_Initv+0xb4>)
 8002c78:	2200      	movs	r2, #0
 8002c7a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002c7c:	481b      	ldr	r0, [pc, #108]	@ (8002cec <_ZL12MX_TIM2_Initv+0xb4>)
 8002c7e:	f004 fd25 	bl	80076cc <HAL_TIM_Base_Init>
 8002c82:	4603      	mov	r3, r0
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	bf14      	ite	ne
 8002c88:	2301      	movne	r3, #1
 8002c8a:	2300      	moveq	r3, #0
 8002c8c:	b2db      	uxtb	r3, r3
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d001      	beq.n	8002c96 <_ZL12MX_TIM2_Initv+0x5e>
  {
    Error_Handler();
 8002c92:	f000 f955 	bl	8002f40 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002c96:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002c9a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002c9c:	f107 0310 	add.w	r3, r7, #16
 8002ca0:	4619      	mov	r1, r3
 8002ca2:	4812      	ldr	r0, [pc, #72]	@ (8002cec <_ZL12MX_TIM2_Initv+0xb4>)
 8002ca4:	f004 ff24 	bl	8007af0 <HAL_TIM_ConfigClockSource>
 8002ca8:	4603      	mov	r3, r0
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	bf14      	ite	ne
 8002cae:	2301      	movne	r3, #1
 8002cb0:	2300      	moveq	r3, #0
 8002cb2:	b2db      	uxtb	r3, r3
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d001      	beq.n	8002cbc <_ZL12MX_TIM2_Initv+0x84>
  {
    Error_Handler();
 8002cb8:	f000 f942 	bl	8002f40 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002cbc:	2300      	movs	r3, #0
 8002cbe:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002cc0:	2300      	movs	r3, #0
 8002cc2:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002cc4:	1d3b      	adds	r3, r7, #4
 8002cc6:	4619      	mov	r1, r3
 8002cc8:	4808      	ldr	r0, [pc, #32]	@ (8002cec <_ZL12MX_TIM2_Initv+0xb4>)
 8002cca:	f005 f96b 	bl	8007fa4 <HAL_TIMEx_MasterConfigSynchronization>
 8002cce:	4603      	mov	r3, r0
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	bf14      	ite	ne
 8002cd4:	2301      	movne	r3, #1
 8002cd6:	2300      	moveq	r3, #0
 8002cd8:	b2db      	uxtb	r3, r3
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d001      	beq.n	8002ce2 <_ZL12MX_TIM2_Initv+0xaa>
  {
    Error_Handler();
 8002cde:	f000 f92f 	bl	8002f40 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002ce2:	bf00      	nop
 8002ce4:	3720      	adds	r7, #32
 8002ce6:	46bd      	mov	sp, r7
 8002ce8:	bd80      	pop	{r7, pc}
 8002cea:	bf00      	nop
 8002cec:	20000144 	.word	0x20000144
 8002cf0:	000f4240 	.word	0x000f4240

08002cf4 <_ZL19MX_USART1_UART_Initv>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8002cf4:	b580      	push	{r7, lr}
 8002cf6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002cf8:	4b2c      	ldr	r3, [pc, #176]	@ (8002dac <_ZL19MX_USART1_UART_Initv+0xb8>)
 8002cfa:	4a2d      	ldr	r2, [pc, #180]	@ (8002db0 <_ZL19MX_USART1_UART_Initv+0xbc>)
 8002cfc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 1000000;
 8002cfe:	4b2b      	ldr	r3, [pc, #172]	@ (8002dac <_ZL19MX_USART1_UART_Initv+0xb8>)
 8002d00:	4a2c      	ldr	r2, [pc, #176]	@ (8002db4 <_ZL19MX_USART1_UART_Initv+0xc0>)
 8002d02:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002d04:	4b29      	ldr	r3, [pc, #164]	@ (8002dac <_ZL19MX_USART1_UART_Initv+0xb8>)
 8002d06:	2200      	movs	r2, #0
 8002d08:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002d0a:	4b28      	ldr	r3, [pc, #160]	@ (8002dac <_ZL19MX_USART1_UART_Initv+0xb8>)
 8002d0c:	2200      	movs	r2, #0
 8002d0e:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002d10:	4b26      	ldr	r3, [pc, #152]	@ (8002dac <_ZL19MX_USART1_UART_Initv+0xb8>)
 8002d12:	2200      	movs	r2, #0
 8002d14:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002d16:	4b25      	ldr	r3, [pc, #148]	@ (8002dac <_ZL19MX_USART1_UART_Initv+0xb8>)
 8002d18:	220c      	movs	r2, #12
 8002d1a:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002d1c:	4b23      	ldr	r3, [pc, #140]	@ (8002dac <_ZL19MX_USART1_UART_Initv+0xb8>)
 8002d1e:	2200      	movs	r2, #0
 8002d20:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002d22:	4b22      	ldr	r3, [pc, #136]	@ (8002dac <_ZL19MX_USART1_UART_Initv+0xb8>)
 8002d24:	2200      	movs	r2, #0
 8002d26:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002d28:	4b20      	ldr	r3, [pc, #128]	@ (8002dac <_ZL19MX_USART1_UART_Initv+0xb8>)
 8002d2a:	2200      	movs	r2, #0
 8002d2c:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002d2e:	4b1f      	ldr	r3, [pc, #124]	@ (8002dac <_ZL19MX_USART1_UART_Initv+0xb8>)
 8002d30:	2200      	movs	r2, #0
 8002d32:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002d34:	4b1d      	ldr	r3, [pc, #116]	@ (8002dac <_ZL19MX_USART1_UART_Initv+0xb8>)
 8002d36:	2200      	movs	r2, #0
 8002d38:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_HalfDuplex_Init(&huart1) != HAL_OK)
 8002d3a:	481c      	ldr	r0, [pc, #112]	@ (8002dac <_ZL19MX_USART1_UART_Initv+0xb8>)
 8002d3c:	f005 fa4a 	bl	80081d4 <HAL_HalfDuplex_Init>
 8002d40:	4603      	mov	r3, r0
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	bf14      	ite	ne
 8002d46:	2301      	movne	r3, #1
 8002d48:	2300      	moveq	r3, #0
 8002d4a:	b2db      	uxtb	r3, r3
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d001      	beq.n	8002d54 <_ZL19MX_USART1_UART_Initv+0x60>
  {
    Error_Handler();
 8002d50:	f000 f8f6 	bl	8002f40 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002d54:	2100      	movs	r1, #0
 8002d56:	4815      	ldr	r0, [pc, #84]	@ (8002dac <_ZL19MX_USART1_UART_Initv+0xb8>)
 8002d58:	f006 f949 	bl	8008fee <HAL_UARTEx_SetTxFifoThreshold>
 8002d5c:	4603      	mov	r3, r0
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	bf14      	ite	ne
 8002d62:	2301      	movne	r3, #1
 8002d64:	2300      	moveq	r3, #0
 8002d66:	b2db      	uxtb	r3, r3
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d001      	beq.n	8002d70 <_ZL19MX_USART1_UART_Initv+0x7c>
  {
    Error_Handler();
 8002d6c:	f000 f8e8 	bl	8002f40 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002d70:	2100      	movs	r1, #0
 8002d72:	480e      	ldr	r0, [pc, #56]	@ (8002dac <_ZL19MX_USART1_UART_Initv+0xb8>)
 8002d74:	f006 f979 	bl	800906a <HAL_UARTEx_SetRxFifoThreshold>
 8002d78:	4603      	mov	r3, r0
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	bf14      	ite	ne
 8002d7e:	2301      	movne	r3, #1
 8002d80:	2300      	moveq	r3, #0
 8002d82:	b2db      	uxtb	r3, r3
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d001      	beq.n	8002d8c <_ZL19MX_USART1_UART_Initv+0x98>
  {
    Error_Handler();
 8002d88:	f000 f8da 	bl	8002f40 <Error_Handler>
  }
  if (HAL_UARTEx_EnableFifoMode(&huart1) != HAL_OK)
 8002d8c:	4807      	ldr	r0, [pc, #28]	@ (8002dac <_ZL19MX_USART1_UART_Initv+0xb8>)
 8002d8e:	f006 f8ba 	bl	8008f06 <HAL_UARTEx_EnableFifoMode>
 8002d92:	4603      	mov	r3, r0
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	bf14      	ite	ne
 8002d98:	2301      	movne	r3, #1
 8002d9a:	2300      	moveq	r3, #0
 8002d9c:	b2db      	uxtb	r3, r3
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d001      	beq.n	8002da6 <_ZL19MX_USART1_UART_Initv+0xb2>
  {
    Error_Handler();
 8002da2:	f000 f8cd 	bl	8002f40 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002da6:	bf00      	nop
 8002da8:	bd80      	pop	{r7, pc}
 8002daa:	bf00      	nop
 8002dac:	20000190 	.word	0x20000190
 8002db0:	40013800 	.word	0x40013800
 8002db4:	000f4240 	.word	0x000f4240

08002db8 <_ZL19MX_USART2_UART_Initv>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002db8:	b580      	push	{r7, lr}
 8002dba:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002dbc:	4b2c      	ldr	r3, [pc, #176]	@ (8002e70 <_ZL19MX_USART2_UART_Initv+0xb8>)
 8002dbe:	4a2d      	ldr	r2, [pc, #180]	@ (8002e74 <_ZL19MX_USART2_UART_Initv+0xbc>)
 8002dc0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002dc2:	4b2b      	ldr	r3, [pc, #172]	@ (8002e70 <_ZL19MX_USART2_UART_Initv+0xb8>)
 8002dc4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002dc8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002dca:	4b29      	ldr	r3, [pc, #164]	@ (8002e70 <_ZL19MX_USART2_UART_Initv+0xb8>)
 8002dcc:	2200      	movs	r2, #0
 8002dce:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002dd0:	4b27      	ldr	r3, [pc, #156]	@ (8002e70 <_ZL19MX_USART2_UART_Initv+0xb8>)
 8002dd2:	2200      	movs	r2, #0
 8002dd4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002dd6:	4b26      	ldr	r3, [pc, #152]	@ (8002e70 <_ZL19MX_USART2_UART_Initv+0xb8>)
 8002dd8:	2200      	movs	r2, #0
 8002dda:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002ddc:	4b24      	ldr	r3, [pc, #144]	@ (8002e70 <_ZL19MX_USART2_UART_Initv+0xb8>)
 8002dde:	220c      	movs	r2, #12
 8002de0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002de2:	4b23      	ldr	r3, [pc, #140]	@ (8002e70 <_ZL19MX_USART2_UART_Initv+0xb8>)
 8002de4:	2200      	movs	r2, #0
 8002de6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002de8:	4b21      	ldr	r3, [pc, #132]	@ (8002e70 <_ZL19MX_USART2_UART_Initv+0xb8>)
 8002dea:	2200      	movs	r2, #0
 8002dec:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002dee:	4b20      	ldr	r3, [pc, #128]	@ (8002e70 <_ZL19MX_USART2_UART_Initv+0xb8>)
 8002df0:	2200      	movs	r2, #0
 8002df2:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002df4:	4b1e      	ldr	r3, [pc, #120]	@ (8002e70 <_ZL19MX_USART2_UART_Initv+0xb8>)
 8002df6:	2200      	movs	r2, #0
 8002df8:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002dfa:	4b1d      	ldr	r3, [pc, #116]	@ (8002e70 <_ZL19MX_USART2_UART_Initv+0xb8>)
 8002dfc:	2200      	movs	r2, #0
 8002dfe:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002e00:	481b      	ldr	r0, [pc, #108]	@ (8002e70 <_ZL19MX_USART2_UART_Initv+0xb8>)
 8002e02:	f005 f997 	bl	8008134 <HAL_UART_Init>
 8002e06:	4603      	mov	r3, r0
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	bf14      	ite	ne
 8002e0c:	2301      	movne	r3, #1
 8002e0e:	2300      	moveq	r3, #0
 8002e10:	b2db      	uxtb	r3, r3
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d001      	beq.n	8002e1a <_ZL19MX_USART2_UART_Initv+0x62>
  {
    Error_Handler();
 8002e16:	f000 f893 	bl	8002f40 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002e1a:	2100      	movs	r1, #0
 8002e1c:	4814      	ldr	r0, [pc, #80]	@ (8002e70 <_ZL19MX_USART2_UART_Initv+0xb8>)
 8002e1e:	f006 f8e6 	bl	8008fee <HAL_UARTEx_SetTxFifoThreshold>
 8002e22:	4603      	mov	r3, r0
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	bf14      	ite	ne
 8002e28:	2301      	movne	r3, #1
 8002e2a:	2300      	moveq	r3, #0
 8002e2c:	b2db      	uxtb	r3, r3
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	d001      	beq.n	8002e36 <_ZL19MX_USART2_UART_Initv+0x7e>
  {
    Error_Handler();
 8002e32:	f000 f885 	bl	8002f40 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002e36:	2100      	movs	r1, #0
 8002e38:	480d      	ldr	r0, [pc, #52]	@ (8002e70 <_ZL19MX_USART2_UART_Initv+0xb8>)
 8002e3a:	f006 f916 	bl	800906a <HAL_UARTEx_SetRxFifoThreshold>
 8002e3e:	4603      	mov	r3, r0
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	bf14      	ite	ne
 8002e44:	2301      	movne	r3, #1
 8002e46:	2300      	moveq	r3, #0
 8002e48:	b2db      	uxtb	r3, r3
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d001      	beq.n	8002e52 <_ZL19MX_USART2_UART_Initv+0x9a>
  {
    Error_Handler();
 8002e4e:	f000 f877 	bl	8002f40 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8002e52:	4807      	ldr	r0, [pc, #28]	@ (8002e70 <_ZL19MX_USART2_UART_Initv+0xb8>)
 8002e54:	f006 f892 	bl	8008f7c <HAL_UARTEx_DisableFifoMode>
 8002e58:	4603      	mov	r3, r0
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	bf14      	ite	ne
 8002e5e:	2301      	movne	r3, #1
 8002e60:	2300      	moveq	r3, #0
 8002e62:	b2db      	uxtb	r3, r3
 8002e64:	2b00      	cmp	r3, #0
 8002e66:	d001      	beq.n	8002e6c <_ZL19MX_USART2_UART_Initv+0xb4>
  {
    Error_Handler();
 8002e68:	f000 f86a 	bl	8002f40 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002e6c:	bf00      	nop
 8002e6e:	bd80      	pop	{r7, pc}
 8002e70:	20000224 	.word	0x20000224
 8002e74:	40004400 	.word	0x40004400

08002e78 <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002e78:	b580      	push	{r7, lr}
 8002e7a:	b088      	sub	sp, #32
 8002e7c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e7e:	f107 030c 	add.w	r3, r7, #12
 8002e82:	2200      	movs	r2, #0
 8002e84:	601a      	str	r2, [r3, #0]
 8002e86:	605a      	str	r2, [r3, #4]
 8002e88:	609a      	str	r2, [r3, #8]
 8002e8a:	60da      	str	r2, [r3, #12]
 8002e8c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e8e:	4b2a      	ldr	r3, [pc, #168]	@ (8002f38 <_ZL12MX_GPIO_Initv+0xc0>)
 8002e90:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002e92:	4a29      	ldr	r2, [pc, #164]	@ (8002f38 <_ZL12MX_GPIO_Initv+0xc0>)
 8002e94:	f043 0301 	orr.w	r3, r3, #1
 8002e98:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002e9a:	4b27      	ldr	r3, [pc, #156]	@ (8002f38 <_ZL12MX_GPIO_Initv+0xc0>)
 8002e9c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002e9e:	f003 0301 	and.w	r3, r3, #1
 8002ea2:	60bb      	str	r3, [r7, #8]
 8002ea4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002ea6:	4b24      	ldr	r3, [pc, #144]	@ (8002f38 <_ZL12MX_GPIO_Initv+0xc0>)
 8002ea8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002eaa:	4a23      	ldr	r2, [pc, #140]	@ (8002f38 <_ZL12MX_GPIO_Initv+0xc0>)
 8002eac:	f043 0302 	orr.w	r3, r3, #2
 8002eb0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002eb2:	4b21      	ldr	r3, [pc, #132]	@ (8002f38 <_ZL12MX_GPIO_Initv+0xc0>)
 8002eb4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002eb6:	f003 0302 	and.w	r3, r3, #2
 8002eba:	607b      	str	r3, [r7, #4]
 8002ebc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, STEP_RES_Pin|ENABLE_PIN_Pin|DIR_LIFT_Pin, GPIO_PIN_RESET);
 8002ebe:	2200      	movs	r2, #0
 8002ec0:	2192      	movs	r1, #146	@ 0x92
 8002ec2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002ec6:	f002 fe2f 	bl	8005b28 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, DIR_RES_Pin|XSHUT_LEFT_Pin|XSHUT_RIGHT_Pin|STEP_LIFT_Pin
 8002eca:	2200      	movs	r2, #0
 8002ecc:	f240 1171 	movw	r1, #369	@ 0x171
 8002ed0:	481a      	ldr	r0, [pc, #104]	@ (8002f3c <_ZL12MX_GPIO_Initv+0xc4>)
 8002ed2:	f002 fe29 	bl	8005b28 <HAL_GPIO_WritePin>
                          |LD2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : STEP_RES_Pin ENABLE_PIN_Pin DIR_LIFT_Pin */
  GPIO_InitStruct.Pin = STEP_RES_Pin|ENABLE_PIN_Pin|DIR_LIFT_Pin;
 8002ed6:	2392      	movs	r3, #146	@ 0x92
 8002ed8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002eda:	2301      	movs	r3, #1
 8002edc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ede:	2300      	movs	r3, #0
 8002ee0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ee2:	2300      	movs	r3, #0
 8002ee4:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ee6:	f107 030c 	add.w	r3, r7, #12
 8002eea:	4619      	mov	r1, r3
 8002eec:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002ef0:	f002 fc80 	bl	80057f4 <HAL_GPIO_Init>

  /*Configure GPIO pins : DIR_RES_Pin XSHUT_LEFT_Pin XSHUT_RIGHT_Pin STEP_LIFT_Pin
                           LD2_Pin */
  GPIO_InitStruct.Pin = DIR_RES_Pin|XSHUT_LEFT_Pin|XSHUT_RIGHT_Pin|STEP_LIFT_Pin
 8002ef4:	f240 1371 	movw	r3, #369	@ 0x171
 8002ef8:	60fb      	str	r3, [r7, #12]
                          |LD2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002efa:	2301      	movs	r3, #1
 8002efc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002efe:	2300      	movs	r3, #0
 8002f00:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f02:	2300      	movs	r3, #0
 8002f04:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002f06:	f107 030c 	add.w	r3, r7, #12
 8002f0a:	4619      	mov	r1, r3
 8002f0c:	480b      	ldr	r0, [pc, #44]	@ (8002f3c <_ZL12MX_GPIO_Initv+0xc4>)
 8002f0e:	f002 fc71 	bl	80057f4 <HAL_GPIO_Init>

  /*Configure GPIO pins : F_COURSE_LIFT_Pin FIN_COURSE_RES_Pin */
  GPIO_InitStruct.Pin = F_COURSE_LIFT_Pin|FIN_COURSE_RES_Pin;
 8002f12:	f44f 63a0 	mov.w	r3, #1280	@ 0x500
 8002f16:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002f18:	2300      	movs	r3, #0
 8002f1a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002f1c:	2301      	movs	r3, #1
 8002f1e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f20:	f107 030c 	add.w	r3, r7, #12
 8002f24:	4619      	mov	r1, r3
 8002f26:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002f2a:	f002 fc63 	bl	80057f4 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8002f2e:	bf00      	nop
 8002f30:	3720      	adds	r7, #32
 8002f32:	46bd      	mov	sp, r7
 8002f34:	bd80      	pop	{r7, pc}
 8002f36:	bf00      	nop
 8002f38:	40021000 	.word	0x40021000
 8002f3c:	48000400 	.word	0x48000400

08002f40 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002f40:	b480      	push	{r7}
 8002f42:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002f44:	b672      	cpsid	i
}
 8002f46:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002f48:	bf00      	nop
 8002f4a:	e7fd      	b.n	8002f48 <Error_Handler+0x8>

08002f4c <_ZNSaIiEC1Ev>:
#endif

      // _GLIBCXX_RESOLVE_LIB_DEFECTS
      // 3035. std::allocator's constructors should be constexpr
      _GLIBCXX20_CONSTEXPR
      allocator() _GLIBCXX_NOTHROW { }
 8002f4c:	b580      	push	{r7, lr}
 8002f4e:	b082      	sub	sp, #8
 8002f50:	af00      	add	r7, sp, #0
 8002f52:	6078      	str	r0, [r7, #4]
 8002f54:	6878      	ldr	r0, [r7, #4]
 8002f56:	f000 f938 	bl	80031ca <_ZNSt15__new_allocatorIiEC1Ev>
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	4618      	mov	r0, r3
 8002f5e:	3708      	adds	r7, #8
 8002f60:	46bd      	mov	sp, r7
 8002f62:	bd80      	pop	{r7, pc}

08002f64 <_ZNSaIiED1Ev>:
	allocator(const allocator<_Tp1>&) _GLIBCXX_NOTHROW { }

#if __cpp_constexpr_dynamic_alloc
      constexpr
#endif
      ~allocator() _GLIBCXX_NOTHROW { }
 8002f64:	b580      	push	{r7, lr}
 8002f66:	b082      	sub	sp, #8
 8002f68:	af00      	add	r7, sp, #0
 8002f6a:	6078      	str	r0, [r7, #4]
 8002f6c:	6878      	ldr	r0, [r7, #4]
 8002f6e:	f000 f937 	bl	80031e0 <_ZNSt15__new_allocatorIiED1Ev>
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	4618      	mov	r0, r3
 8002f76:	3708      	adds	r7, #8
 8002f78:	46bd      	mov	sp, r7
 8002f7a:	bd80      	pop	{r7, pc}

08002f7c <_ZNSt6vectorIiSaIiEEC1ESt16initializer_listIiERKS0_>:
       *
       *  This will call the element type's copy constructor N times
       *  (where N is @a __l.size()) and do no memory reallocation.
       */
      _GLIBCXX20_CONSTEXPR
      vector(initializer_list<value_type> __l,
 8002f7c:	b5b0      	push	{r4, r5, r7, lr}
 8002f7e:	b086      	sub	sp, #24
 8002f80:	af00      	add	r7, sp, #0
 8002f82:	60f8      	str	r0, [r7, #12]
 8002f84:	1d38      	adds	r0, r7, #4
 8002f86:	e880 0006 	stmia.w	r0, {r1, r2}
 8002f8a:	603b      	str	r3, [r7, #0]
	     const allocator_type& __a = allocator_type())
      : _Base(__a)
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	6839      	ldr	r1, [r7, #0]
 8002f90:	4618      	mov	r0, r3
 8002f92:	f000 f93c 	bl	800320e <_ZNSt12_Vector_baseIiSaIiEEC1ERKS0_>
      {
	_M_range_initialize(__l.begin(), __l.end(),
 8002f96:	1d3b      	adds	r3, r7, #4
 8002f98:	4618      	mov	r0, r3
 8002f9a:	f000 f960 	bl	800325e <_ZNKSt16initializer_listIiE5beginEv>
 8002f9e:	4604      	mov	r4, r0
 8002fa0:	1d3b      	adds	r3, r7, #4
 8002fa2:	4618      	mov	r0, r3
 8002fa4:	f000 f967 	bl	8003276 <_ZNKSt16initializer_listIiE3endEv>
 8002fa8:	4602      	mov	r2, r0
 8002faa:	462b      	mov	r3, r5
 8002fac:	4621      	mov	r1, r4
 8002fae:	68f8      	ldr	r0, [r7, #12]
 8002fb0:	f000 f973 	bl	800329a <_ZNSt6vectorIiSaIiEE19_M_range_initializeIPKiEEvT_S5_St20forward_iterator_tag>
			    random_access_iterator_tag());
      }
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	4618      	mov	r0, r3
 8002fb8:	3718      	adds	r7, #24
 8002fba:	46bd      	mov	sp, r7
 8002fbc:	bdb0      	pop	{r4, r5, r7, pc}

08002fbe <_ZNSt6vectorIiSaIiEED1Ev>:
       *  elements themselves are pointers, the pointed-to memory is
       *  not touched in any way.  Managing the pointer is the user's
       *  responsibility.
       */
      _GLIBCXX20_CONSTEXPR
      ~vector() _GLIBCXX_NOEXCEPT
 8002fbe:	b5b0      	push	{r4, r5, r7, lr}
 8002fc0:	b082      	sub	sp, #8
 8002fc2:	af00      	add	r7, sp, #0
 8002fc4:	6078      	str	r0, [r7, #4]
      {
	std::_Destroy(this->_M_impl._M_start, this->_M_impl._M_finish,
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	681c      	ldr	r4, [r3, #0]
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	685d      	ldr	r5, [r3, #4]
		      _M_get_Tp_allocator());
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	4618      	mov	r0, r3
 8002fd2:	f000 f99b 	bl	800330c <_ZNSt12_Vector_baseIiSaIiEE19_M_get_Tp_allocatorEv>
 8002fd6:	4603      	mov	r3, r0
	std::_Destroy(this->_M_impl._M_start, this->_M_impl._M_finish,
 8002fd8:	461a      	mov	r2, r3
 8002fda:	4629      	mov	r1, r5
 8002fdc:	4620      	mov	r0, r4
 8002fde:	f000 f9a0 	bl	8003322 <_ZSt8_DestroyIPiiEvT_S1_RSaIT0_E>
	_GLIBCXX_ASAN_ANNOTATE_BEFORE_DEALLOC;
      }
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	4618      	mov	r0, r3
 8002fe6:	f000 f921 	bl	800322c <_ZNSt12_Vector_baseIiSaIiEED1Ev>
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	4618      	mov	r0, r3
 8002fee:	3708      	adds	r7, #8
 8002ff0:	46bd      	mov	sp, r7
 8002ff2:	bdb0      	pop	{r4, r5, r7, pc}

08002ff4 <_ZNSaI11LaserSensorEC1Ev>:
      allocator() _GLIBCXX_NOTHROW { }
 8002ff4:	b580      	push	{r7, lr}
 8002ff6:	b082      	sub	sp, #8
 8002ff8:	af00      	add	r7, sp, #0
 8002ffa:	6078      	str	r0, [r7, #4]
 8002ffc:	6878      	ldr	r0, [r7, #4]
 8002ffe:	f000 f99e 	bl	800333e <_ZNSt15__new_allocatorI11LaserSensorEC1Ev>
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	4618      	mov	r0, r3
 8003006:	3708      	adds	r7, #8
 8003008:	46bd      	mov	sp, r7
 800300a:	bd80      	pop	{r7, pc}

0800300c <_ZNSaI11LaserSensorED1Ev>:
      ~allocator() _GLIBCXX_NOTHROW { }
 800300c:	b580      	push	{r7, lr}
 800300e:	b082      	sub	sp, #8
 8003010:	af00      	add	r7, sp, #0
 8003012:	6078      	str	r0, [r7, #4]
 8003014:	6878      	ldr	r0, [r7, #4]
 8003016:	f000 f99d 	bl	8003354 <_ZNSt15__new_allocatorI11LaserSensorED1Ev>
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	4618      	mov	r0, r3
 800301e:	3708      	adds	r7, #8
 8003020:	46bd      	mov	sp, r7
 8003022:	bd80      	pop	{r7, pc}

08003024 <_ZNSt6vectorI11LaserSensorSaIS0_EEC1ESt16initializer_listIS0_ERKS1_>:
      vector(initializer_list<value_type> __l,
 8003024:	b5b0      	push	{r4, r5, r7, lr}
 8003026:	b086      	sub	sp, #24
 8003028:	af00      	add	r7, sp, #0
 800302a:	60f8      	str	r0, [r7, #12]
 800302c:	1d38      	adds	r0, r7, #4
 800302e:	e880 0006 	stmia.w	r0, {r1, r2}
 8003032:	603b      	str	r3, [r7, #0]
      : _Base(__a)
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	6839      	ldr	r1, [r7, #0]
 8003038:	4618      	mov	r0, r3
 800303a:	f000 f996 	bl	800336a <_ZNSt12_Vector_baseI11LaserSensorSaIS0_EEC1ERKS1_>
	_M_range_initialize(__l.begin(), __l.end(),
 800303e:	1d3b      	adds	r3, r7, #4
 8003040:	4618      	mov	r0, r3
 8003042:	f000 f9a1 	bl	8003388 <_ZNKSt16initializer_listI11LaserSensorE5beginEv>
 8003046:	4604      	mov	r4, r0
 8003048:	1d3b      	adds	r3, r7, #4
 800304a:	4618      	mov	r0, r3
 800304c:	f000 f9a8 	bl	80033a0 <_ZNKSt16initializer_listI11LaserSensorE3endEv>
 8003050:	4602      	mov	r2, r0
 8003052:	462b      	mov	r3, r5
 8003054:	4621      	mov	r1, r4
 8003056:	68f8      	ldr	r0, [r7, #12]
 8003058:	f000 f9b7 	bl	80033ca <_ZNSt6vectorI11LaserSensorSaIS0_EE19_M_range_initializeIPKS0_EEvT_S6_St20forward_iterator_tag>
      }
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	4618      	mov	r0, r3
 8003060:	3718      	adds	r7, #24
 8003062:	46bd      	mov	sp, r7
 8003064:	bdb0      	pop	{r4, r5, r7, pc}

08003066 <_ZNSt6vectorI11LaserSensorSaIS0_EED1Ev>:
      ~vector() _GLIBCXX_NOEXCEPT
 8003066:	b5b0      	push	{r4, r5, r7, lr}
 8003068:	b082      	sub	sp, #8
 800306a:	af00      	add	r7, sp, #0
 800306c:	6078      	str	r0, [r7, #4]
	std::_Destroy(this->_M_impl._M_start, this->_M_impl._M_finish,
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	681c      	ldr	r4, [r3, #0]
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	685d      	ldr	r5, [r3, #4]
		      _M_get_Tp_allocator());
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	4618      	mov	r0, r3
 800307a:	f000 f9e2 	bl	8003442 <_ZNSt12_Vector_baseI11LaserSensorSaIS0_EE19_M_get_Tp_allocatorEv>
 800307e:	4603      	mov	r3, r0
	std::_Destroy(this->_M_impl._M_start, this->_M_impl._M_finish,
 8003080:	461a      	mov	r2, r3
 8003082:	4629      	mov	r1, r5
 8003084:	4620      	mov	r0, r4
 8003086:	f000 f9e7 	bl	8003458 <_ZSt8_DestroyIP11LaserSensorS0_EvT_S2_RSaIT0_E>
      }
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	4618      	mov	r0, r3
 800308e:	f000 f805 	bl	800309c <_ZNSt12_Vector_baseI11LaserSensorSaIS0_EED1Ev>
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	4618      	mov	r0, r3
 8003096:	3708      	adds	r7, #8
 8003098:	46bd      	mov	sp, r7
 800309a:	bdb0      	pop	{r4, r5, r7, pc}

0800309c <_ZNSt12_Vector_baseI11LaserSensorSaIS0_EED1Ev>:
      ~_Vector_base() _GLIBCXX_NOEXCEPT
 800309c:	b580      	push	{r7, lr}
 800309e:	b082      	sub	sp, #8
 80030a0:	af00      	add	r7, sp, #0
 80030a2:	6078      	str	r0, [r7, #4]
	_M_deallocate(_M_impl._M_start,
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	6819      	ldr	r1, [r3, #0]
		      _M_impl._M_end_of_storage - _M_impl._M_start);
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	689a      	ldr	r2, [r3, #8]
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	1ad3      	subs	r3, r2, r3
 80030b2:	109b      	asrs	r3, r3, #2
 80030b4:	4a07      	ldr	r2, [pc, #28]	@ (80030d4 <_ZNSt12_Vector_baseI11LaserSensorSaIS0_EED1Ev+0x38>)
 80030b6:	fb02 f303 	mul.w	r3, r2, r3
	_M_deallocate(_M_impl._M_start,
 80030ba:	461a      	mov	r2, r3
 80030bc:	6878      	ldr	r0, [r7, #4]
 80030be:	f000 f9e7 	bl	8003490 <_ZNSt12_Vector_baseI11LaserSensorSaIS0_EE13_M_deallocateEPS0_j>
      }
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	4618      	mov	r0, r3
 80030c6:	f7fe ffa1 	bl	800200c <_ZNSt12_Vector_baseI11LaserSensorSaIS0_EE12_Vector_implD1Ev>
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	4618      	mov	r0, r3
 80030ce:	3708      	adds	r7, #8
 80030d0:	46bd      	mov	sp, r7
 80030d2:	bd80      	pop	{r7, pc}
 80030d4:	b6db6db7 	.word	0xb6db6db7

080030d8 <_ZNSt6vectorIiSaIiEEixEj>:
       *  out_of_range lookups are not defined. (For checked lookups
       *  see at().)
       */
      _GLIBCXX_NODISCARD _GLIBCXX20_CONSTEXPR
      reference
      operator[](size_type __n) _GLIBCXX_NOEXCEPT
 80030d8:	b480      	push	{r7}
 80030da:	b083      	sub	sp, #12
 80030dc:	af00      	add	r7, sp, #0
 80030de:	6078      	str	r0, [r7, #4]
 80030e0:	6039      	str	r1, [r7, #0]
      {
	__glibcxx_requires_subscript(__n);
	return *(this->_M_impl._M_start + __n);
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681a      	ldr	r2, [r3, #0]
 80030e6:	683b      	ldr	r3, [r7, #0]
 80030e8:	009b      	lsls	r3, r3, #2
 80030ea:	4413      	add	r3, r2
      }
 80030ec:	4618      	mov	r0, r3
 80030ee:	370c      	adds	r7, #12
 80030f0:	46bd      	mov	sp, r7
 80030f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030f6:	4770      	bx	lr

080030f8 <_ZNSaIbEC1Ev>:
      allocator() _GLIBCXX_NOTHROW { }
 80030f8:	b580      	push	{r7, lr}
 80030fa:	b082      	sub	sp, #8
 80030fc:	af00      	add	r7, sp, #0
 80030fe:	6078      	str	r0, [r7, #4]
 8003100:	6878      	ldr	r0, [r7, #4]
 8003102:	f000 f9d8 	bl	80034b6 <_ZNSt15__new_allocatorIbEC1Ev>
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	4618      	mov	r0, r3
 800310a:	3708      	adds	r7, #8
 800310c:	46bd      	mov	sp, r7
 800310e:	bd80      	pop	{r7, pc}

08003110 <_ZNSaIbED1Ev>:
      ~allocator() _GLIBCXX_NOTHROW { }
 8003110:	b580      	push	{r7, lr}
 8003112:	b082      	sub	sp, #8
 8003114:	af00      	add	r7, sp, #0
 8003116:	6078      	str	r0, [r7, #4]
 8003118:	6878      	ldr	r0, [r7, #4]
 800311a:	f000 f9d7 	bl	80034cc <_ZNSt15__new_allocatorIbED1Ev>
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	4618      	mov	r0, r3
 8003122:	3708      	adds	r7, #8
 8003124:	46bd      	mov	sp, r7
 8003126:	bd80      	pop	{r7, pc}

08003128 <_ZNSt6vectorIbSaIbEEC1ESt16initializer_listIbERKS0_>:
	_M_initialize(__x.size());
	_M_copy_aligned(__x.begin(), __x.end(), begin());
      }

      _GLIBCXX20_CONSTEXPR
      vector(initializer_list<bool> __l,
 8003128:	b5b0      	push	{r4, r5, r7, lr}
 800312a:	b086      	sub	sp, #24
 800312c:	af00      	add	r7, sp, #0
 800312e:	60f8      	str	r0, [r7, #12]
 8003130:	1d38      	adds	r0, r7, #4
 8003132:	e880 0006 	stmia.w	r0, {r1, r2}
 8003136:	603b      	str	r3, [r7, #0]
	     const allocator_type& __a = allocator_type())
      : _Base(__a)
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	6839      	ldr	r1, [r7, #0]
 800313c:	4618      	mov	r0, r3
 800313e:	f000 f9dc 	bl	80034fa <_ZNSt13_Bvector_baseISaIbEEC1ERKS0_>
      {
	_M_initialize_range(__l.begin(), __l.end(),
 8003142:	1d3b      	adds	r3, r7, #4
 8003144:	4618      	mov	r0, r3
 8003146:	f000 fa04 	bl	8003552 <_ZNKSt16initializer_listIbE5beginEv>
 800314a:	4604      	mov	r4, r0
 800314c:	1d3b      	adds	r3, r7, #4
 800314e:	4618      	mov	r0, r3
 8003150:	f000 fa0b 	bl	800356a <_ZNKSt16initializer_listIbE3endEv>
 8003154:	4602      	mov	r2, r0
 8003156:	462b      	mov	r3, r5
 8003158:	4621      	mov	r1, r4
 800315a:	68f8      	ldr	r0, [r7, #12]
 800315c:	f000 fa16 	bl	800358c <_ZNSt6vectorIbSaIbEE19_M_initialize_rangeIPKbEEvT_S5_St20forward_iterator_tag>
			    random_access_iterator_tag());
      }
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	4618      	mov	r0, r3
 8003164:	3718      	adds	r7, #24
 8003166:	46bd      	mov	sp, r7
 8003168:	bdb0      	pop	{r4, r5, r7, pc}

0800316a <_ZNSt6vectorIbSaIbEED1Ev>:
	  _M_initialize_dispatch(__first, __last, _Integral());
	}
#endif

      _GLIBCXX20_CONSTEXPR
      ~vector() _GLIBCXX_NOEXCEPT { }
 800316a:	b580      	push	{r7, lr}
 800316c:	b082      	sub	sp, #8
 800316e:	af00      	add	r7, sp, #0
 8003170:	6078      	str	r0, [r7, #4]
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	4618      	mov	r0, r3
 8003176:	f000 f9dc 	bl	8003532 <_ZNSt13_Bvector_baseISaIbEED1Ev>
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	4618      	mov	r0, r3
 800317e:	3708      	adds	r7, #8
 8003180:	46bd      	mov	sp, r7
 8003182:	bd80      	pop	{r7, pc}

08003184 <_ZNKSt6vectorIiSaIiEE4sizeEv>:
      size() const _GLIBCXX_NOEXCEPT
 8003184:	b480      	push	{r7}
 8003186:	b083      	sub	sp, #12
 8003188:	af00      	add	r7, sp, #0
 800318a:	6078      	str	r0, [r7, #4]
      { return size_type(this->_M_impl._M_finish - this->_M_impl._M_start); }
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	685a      	ldr	r2, [r3, #4]
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	1ad3      	subs	r3, r2, r3
 8003196:	109b      	asrs	r3, r3, #2
 8003198:	4618      	mov	r0, r3
 800319a:	370c      	adds	r7, #12
 800319c:	46bd      	mov	sp, r7
 800319e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031a2:	4770      	bx	lr

080031a4 <_ZNSt6vectorI11LaserSensorSaIS0_EEixEj>:
      operator[](size_type __n) _GLIBCXX_NOEXCEPT
 80031a4:	b480      	push	{r7}
 80031a6:	b083      	sub	sp, #12
 80031a8:	af00      	add	r7, sp, #0
 80031aa:	6078      	str	r0, [r7, #4]
 80031ac:	6039      	str	r1, [r7, #0]
	return *(this->_M_impl._M_start + __n);
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	6819      	ldr	r1, [r3, #0]
 80031b2:	683a      	ldr	r2, [r7, #0]
 80031b4:	4613      	mov	r3, r2
 80031b6:	00db      	lsls	r3, r3, #3
 80031b8:	1a9b      	subs	r3, r3, r2
 80031ba:	009b      	lsls	r3, r3, #2
 80031bc:	440b      	add	r3, r1
      }
 80031be:	4618      	mov	r0, r3
 80031c0:	370c      	adds	r7, #12
 80031c2:	46bd      	mov	sp, r7
 80031c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031c8:	4770      	bx	lr

080031ca <_ZNSt15__new_allocatorIiEC1Ev>:
      // 2103. propagate_on_container_move_assignment
      typedef std::true_type propagate_on_container_move_assignment;
#endif

      _GLIBCXX20_CONSTEXPR
      __new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 80031ca:	b480      	push	{r7}
 80031cc:	b083      	sub	sp, #12
 80031ce:	af00      	add	r7, sp, #0
 80031d0:	6078      	str	r0, [r7, #4]
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	4618      	mov	r0, r3
 80031d6:	370c      	adds	r7, #12
 80031d8:	46bd      	mov	sp, r7
 80031da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031de:	4770      	bx	lr

080031e0 <_ZNSt15__new_allocatorIiED1Ev>:
      template<typename _Tp1>
	_GLIBCXX20_CONSTEXPR
	__new_allocator(const __new_allocator<_Tp1>&) _GLIBCXX_USE_NOEXCEPT { }

#if __cplusplus <= 201703L
      ~__new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 80031e0:	b480      	push	{r7}
 80031e2:	b083      	sub	sp, #12
 80031e4:	af00      	add	r7, sp, #0
 80031e6:	6078      	str	r0, [r7, #4]
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	4618      	mov	r0, r3
 80031ec:	370c      	adds	r7, #12
 80031ee:	46bd      	mov	sp, r7
 80031f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031f4:	4770      	bx	lr

080031f6 <_ZNSt12_Vector_baseIiSaIiEE12_Vector_implD1Ev>:
      struct _Vector_impl
 80031f6:	b580      	push	{r7, lr}
 80031f8:	b082      	sub	sp, #8
 80031fa:	af00      	add	r7, sp, #0
 80031fc:	6078      	str	r0, [r7, #4]
 80031fe:	6878      	ldr	r0, [r7, #4]
 8003200:	f7ff feb0 	bl	8002f64 <_ZNSaIiED1Ev>
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	4618      	mov	r0, r3
 8003208:	3708      	adds	r7, #8
 800320a:	46bd      	mov	sp, r7
 800320c:	bd80      	pop	{r7, pc}

0800320e <_ZNSt12_Vector_baseIiSaIiEEC1ERKS0_>:
      _Vector_base(const allocator_type& __a) _GLIBCXX_NOEXCEPT
 800320e:	b580      	push	{r7, lr}
 8003210:	b082      	sub	sp, #8
 8003212:	af00      	add	r7, sp, #0
 8003214:	6078      	str	r0, [r7, #4]
 8003216:	6039      	str	r1, [r7, #0]
      : _M_impl(__a) { }
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	6839      	ldr	r1, [r7, #0]
 800321c:	4618      	mov	r0, r3
 800321e:	f000 f9d9 	bl	80035d4 <_ZNSt12_Vector_baseIiSaIiEE12_Vector_implC1ERKS0_>
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	4618      	mov	r0, r3
 8003226:	3708      	adds	r7, #8
 8003228:	46bd      	mov	sp, r7
 800322a:	bd80      	pop	{r7, pc}

0800322c <_ZNSt12_Vector_baseIiSaIiEED1Ev>:
      ~_Vector_base() _GLIBCXX_NOEXCEPT
 800322c:	b580      	push	{r7, lr}
 800322e:	b082      	sub	sp, #8
 8003230:	af00      	add	r7, sp, #0
 8003232:	6078      	str	r0, [r7, #4]
	_M_deallocate(_M_impl._M_start,
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	6819      	ldr	r1, [r3, #0]
		      _M_impl._M_end_of_storage - _M_impl._M_start);
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	689a      	ldr	r2, [r3, #8]
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	1ad3      	subs	r3, r2, r3
 8003242:	109b      	asrs	r3, r3, #2
	_M_deallocate(_M_impl._M_start,
 8003244:	461a      	mov	r2, r3
 8003246:	6878      	ldr	r0, [r7, #4]
 8003248:	f000 f9d6 	bl	80035f8 <_ZNSt12_Vector_baseIiSaIiEE13_M_deallocateEPij>
      }
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	4618      	mov	r0, r3
 8003250:	f7ff ffd1 	bl	80031f6 <_ZNSt12_Vector_baseIiSaIiEE12_Vector_implD1Ev>
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	4618      	mov	r0, r3
 8003258:	3708      	adds	r7, #8
 800325a:	46bd      	mov	sp, r7
 800325c:	bd80      	pop	{r7, pc}

0800325e <_ZNKSt16initializer_listIiE5beginEv>:
      constexpr size_type
      size() const noexcept { return _M_len; }

      // First element.
      constexpr const_iterator
      begin() const noexcept { return _M_array; }
 800325e:	b480      	push	{r7}
 8003260:	b083      	sub	sp, #12
 8003262:	af00      	add	r7, sp, #0
 8003264:	6078      	str	r0, [r7, #4]
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	4618      	mov	r0, r3
 800326c:	370c      	adds	r7, #12
 800326e:	46bd      	mov	sp, r7
 8003270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003274:	4770      	bx	lr

08003276 <_ZNKSt16initializer_listIiE3endEv>:

      // One past the last element.
      constexpr const_iterator
      end() const noexcept { return begin() + size(); }
 8003276:	b590      	push	{r4, r7, lr}
 8003278:	b083      	sub	sp, #12
 800327a:	af00      	add	r7, sp, #0
 800327c:	6078      	str	r0, [r7, #4]
 800327e:	6878      	ldr	r0, [r7, #4]
 8003280:	f7ff ffed 	bl	800325e <_ZNKSt16initializer_listIiE5beginEv>
 8003284:	4604      	mov	r4, r0
 8003286:	6878      	ldr	r0, [r7, #4]
 8003288:	f000 f9c9 	bl	800361e <_ZNKSt16initializer_listIiE4sizeEv>
 800328c:	4603      	mov	r3, r0
 800328e:	009b      	lsls	r3, r3, #2
 8003290:	4423      	add	r3, r4
 8003292:	4618      	mov	r0, r3
 8003294:	370c      	adds	r7, #12
 8003296:	46bd      	mov	sp, r7
 8003298:	bd90      	pop	{r4, r7, pc}

0800329a <_ZNSt6vectorIiSaIiEE19_M_range_initializeIPKiEEvT_S5_St20forward_iterator_tag>:

      // Called by the second initialize_dispatch above
      template<typename _ForwardIterator>
	_GLIBCXX20_CONSTEXPR
	void
	_M_range_initialize(_ForwardIterator __first, _ForwardIterator __last,
 800329a:	b590      	push	{r4, r7, lr}
 800329c:	b087      	sub	sp, #28
 800329e:	af00      	add	r7, sp, #0
 80032a0:	60f8      	str	r0, [r7, #12]
 80032a2:	60b9      	str	r1, [r7, #8]
 80032a4:	607a      	str	r2, [r7, #4]
 80032a6:	703b      	strb	r3, [r7, #0]
			    std::forward_iterator_tag)
	{
	  const size_type __n = std::distance(__first, __last);
 80032a8:	6879      	ldr	r1, [r7, #4]
 80032aa:	68b8      	ldr	r0, [r7, #8]
 80032ac:	f000 f9c3 	bl	8003636 <_ZSt8distanceIPKiENSt15iterator_traitsIT_E15difference_typeES3_S3_>
 80032b0:	4603      	mov	r3, r0
 80032b2:	617b      	str	r3, [r7, #20]
	  this->_M_impl._M_start
	    = this->_M_allocate(_S_check_init_len(__n, _M_get_Tp_allocator()));
 80032b4:	68fc      	ldr	r4, [r7, #12]
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	4618      	mov	r0, r3
 80032ba:	f000 f827 	bl	800330c <_ZNSt12_Vector_baseIiSaIiEE19_M_get_Tp_allocatorEv>
 80032be:	4603      	mov	r3, r0
 80032c0:	4619      	mov	r1, r3
 80032c2:	6978      	ldr	r0, [r7, #20]
 80032c4:	f000 f9cc 	bl	8003660 <_ZNSt6vectorIiSaIiEE17_S_check_init_lenEjRKS0_>
 80032c8:	4603      	mov	r3, r0
 80032ca:	4619      	mov	r1, r3
 80032cc:	4620      	mov	r0, r4
 80032ce:	f000 f9ef 	bl	80036b0 <_ZNSt12_Vector_baseIiSaIiEE11_M_allocateEj>
 80032d2:	4602      	mov	r2, r0
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	601a      	str	r2, [r3, #0]
	  this->_M_impl._M_end_of_storage = this->_M_impl._M_start + __n;
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	681a      	ldr	r2, [r3, #0]
 80032dc:	697b      	ldr	r3, [r7, #20]
 80032de:	009b      	lsls	r3, r3, #2
 80032e0:	441a      	add	r2, r3
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	609a      	str	r2, [r3, #8]
	  this->_M_impl._M_finish =
	    std::__uninitialized_copy_a(__first, __last,
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	681c      	ldr	r4, [r3, #0]
					this->_M_impl._M_start,
					_M_get_Tp_allocator());
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	4618      	mov	r0, r3
 80032ee:	f000 f80d 	bl	800330c <_ZNSt12_Vector_baseIiSaIiEE19_M_get_Tp_allocatorEv>
 80032f2:	4603      	mov	r3, r0
	    std::__uninitialized_copy_a(__first, __last,
 80032f4:	4622      	mov	r2, r4
 80032f6:	6879      	ldr	r1, [r7, #4]
 80032f8:	68b8      	ldr	r0, [r7, #8]
 80032fa:	f000 f9ed 	bl	80036d8 <_ZSt22__uninitialized_copy_aIPKiPiiET0_T_S4_S3_RSaIT1_E>
 80032fe:	4602      	mov	r2, r0
	  this->_M_impl._M_finish =
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	605a      	str	r2, [r3, #4]
	}
 8003304:	bf00      	nop
 8003306:	371c      	adds	r7, #28
 8003308:	46bd      	mov	sp, r7
 800330a:	bd90      	pop	{r4, r7, pc}

0800330c <_ZNSt12_Vector_baseIiSaIiEE19_M_get_Tp_allocatorEv>:
      _M_get_Tp_allocator() _GLIBCXX_NOEXCEPT
 800330c:	b480      	push	{r7}
 800330e:	b083      	sub	sp, #12
 8003310:	af00      	add	r7, sp, #0
 8003312:	6078      	str	r0, [r7, #4]
      { return this->_M_impl; }
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	4618      	mov	r0, r3
 8003318:	370c      	adds	r7, #12
 800331a:	46bd      	mov	sp, r7
 800331c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003320:	4770      	bx	lr

08003322 <_ZSt8_DestroyIPiiEvT_S1_RSaIT0_E>:
    }

  template<typename _ForwardIterator, typename _Tp>
    _GLIBCXX20_CONSTEXPR
    inline void
    _Destroy(_ForwardIterator __first, _ForwardIterator __last,
 8003322:	b580      	push	{r7, lr}
 8003324:	b084      	sub	sp, #16
 8003326:	af00      	add	r7, sp, #0
 8003328:	60f8      	str	r0, [r7, #12]
 800332a:	60b9      	str	r1, [r7, #8]
 800332c:	607a      	str	r2, [r7, #4]
	     allocator<_Tp>&)
    {
      _Destroy(__first, __last);
 800332e:	68b9      	ldr	r1, [r7, #8]
 8003330:	68f8      	ldr	r0, [r7, #12]
 8003332:	f000 f9e2 	bl	80036fa <_ZSt8_DestroyIPiEvT_S1_>
    }
 8003336:	bf00      	nop
 8003338:	3710      	adds	r7, #16
 800333a:	46bd      	mov	sp, r7
 800333c:	bd80      	pop	{r7, pc}

0800333e <_ZNSt15__new_allocatorI11LaserSensorEC1Ev>:
      __new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 800333e:	b480      	push	{r7}
 8003340:	b083      	sub	sp, #12
 8003342:	af00      	add	r7, sp, #0
 8003344:	6078      	str	r0, [r7, #4]
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	4618      	mov	r0, r3
 800334a:	370c      	adds	r7, #12
 800334c:	46bd      	mov	sp, r7
 800334e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003352:	4770      	bx	lr

08003354 <_ZNSt15__new_allocatorI11LaserSensorED1Ev>:
      ~__new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 8003354:	b480      	push	{r7}
 8003356:	b083      	sub	sp, #12
 8003358:	af00      	add	r7, sp, #0
 800335a:	6078      	str	r0, [r7, #4]
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	4618      	mov	r0, r3
 8003360:	370c      	adds	r7, #12
 8003362:	46bd      	mov	sp, r7
 8003364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003368:	4770      	bx	lr

0800336a <_ZNSt12_Vector_baseI11LaserSensorSaIS0_EEC1ERKS1_>:
      _Vector_base(const allocator_type& __a) _GLIBCXX_NOEXCEPT
 800336a:	b580      	push	{r7, lr}
 800336c:	b082      	sub	sp, #8
 800336e:	af00      	add	r7, sp, #0
 8003370:	6078      	str	r0, [r7, #4]
 8003372:	6039      	str	r1, [r7, #0]
      : _M_impl(__a) { }
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	6839      	ldr	r1, [r7, #0]
 8003378:	4618      	mov	r0, r3
 800337a:	f000 f9cb 	bl	8003714 <_ZNSt12_Vector_baseI11LaserSensorSaIS0_EE12_Vector_implC1ERKS1_>
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	4618      	mov	r0, r3
 8003382:	3708      	adds	r7, #8
 8003384:	46bd      	mov	sp, r7
 8003386:	bd80      	pop	{r7, pc}

08003388 <_ZNKSt16initializer_listI11LaserSensorE5beginEv>:
      begin() const noexcept { return _M_array; }
 8003388:	b480      	push	{r7}
 800338a:	b083      	sub	sp, #12
 800338c:	af00      	add	r7, sp, #0
 800338e:	6078      	str	r0, [r7, #4]
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	4618      	mov	r0, r3
 8003396:	370c      	adds	r7, #12
 8003398:	46bd      	mov	sp, r7
 800339a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800339e:	4770      	bx	lr

080033a0 <_ZNKSt16initializer_listI11LaserSensorE3endEv>:
      end() const noexcept { return begin() + size(); }
 80033a0:	b590      	push	{r4, r7, lr}
 80033a2:	b083      	sub	sp, #12
 80033a4:	af00      	add	r7, sp, #0
 80033a6:	6078      	str	r0, [r7, #4]
 80033a8:	6878      	ldr	r0, [r7, #4]
 80033aa:	f7ff ffed 	bl	8003388 <_ZNKSt16initializer_listI11LaserSensorE5beginEv>
 80033ae:	4604      	mov	r4, r0
 80033b0:	6878      	ldr	r0, [r7, #4]
 80033b2:	f000 f9c1 	bl	8003738 <_ZNKSt16initializer_listI11LaserSensorE4sizeEv>
 80033b6:	4602      	mov	r2, r0
 80033b8:	4613      	mov	r3, r2
 80033ba:	00db      	lsls	r3, r3, #3
 80033bc:	1a9b      	subs	r3, r3, r2
 80033be:	009b      	lsls	r3, r3, #2
 80033c0:	4423      	add	r3, r4
 80033c2:	4618      	mov	r0, r3
 80033c4:	370c      	adds	r7, #12
 80033c6:	46bd      	mov	sp, r7
 80033c8:	bd90      	pop	{r4, r7, pc}

080033ca <_ZNSt6vectorI11LaserSensorSaIS0_EE19_M_range_initializeIPKS0_EEvT_S6_St20forward_iterator_tag>:
	_M_range_initialize(_ForwardIterator __first, _ForwardIterator __last,
 80033ca:	b590      	push	{r4, r7, lr}
 80033cc:	b087      	sub	sp, #28
 80033ce:	af00      	add	r7, sp, #0
 80033d0:	60f8      	str	r0, [r7, #12]
 80033d2:	60b9      	str	r1, [r7, #8]
 80033d4:	607a      	str	r2, [r7, #4]
 80033d6:	703b      	strb	r3, [r7, #0]
	  const size_type __n = std::distance(__first, __last);
 80033d8:	6879      	ldr	r1, [r7, #4]
 80033da:	68b8      	ldr	r0, [r7, #8]
 80033dc:	f000 f9b8 	bl	8003750 <_ZSt8distanceIPK11LaserSensorENSt15iterator_traitsIT_E15difference_typeES4_S4_>
 80033e0:	4603      	mov	r3, r0
 80033e2:	617b      	str	r3, [r7, #20]
	    = this->_M_allocate(_S_check_init_len(__n, _M_get_Tp_allocator()));
 80033e4:	68fc      	ldr	r4, [r7, #12]
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	4618      	mov	r0, r3
 80033ea:	f000 f82a 	bl	8003442 <_ZNSt12_Vector_baseI11LaserSensorSaIS0_EE19_M_get_Tp_allocatorEv>
 80033ee:	4603      	mov	r3, r0
 80033f0:	4619      	mov	r1, r3
 80033f2:	6978      	ldr	r0, [r7, #20]
 80033f4:	f000 f9c0 	bl	8003778 <_ZNSt6vectorI11LaserSensorSaIS0_EE17_S_check_init_lenEjRKS1_>
 80033f8:	4603      	mov	r3, r0
 80033fa:	4619      	mov	r1, r3
 80033fc:	4620      	mov	r0, r4
 80033fe:	f000 f9e3 	bl	80037c8 <_ZNSt12_Vector_baseI11LaserSensorSaIS0_EE11_M_allocateEj>
 8003402:	4602      	mov	r2, r0
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	601a      	str	r2, [r3, #0]
	  this->_M_impl._M_end_of_storage = this->_M_impl._M_start + __n;
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	6819      	ldr	r1, [r3, #0]
 800340c:	697a      	ldr	r2, [r7, #20]
 800340e:	4613      	mov	r3, r2
 8003410:	00db      	lsls	r3, r3, #3
 8003412:	1a9b      	subs	r3, r3, r2
 8003414:	009b      	lsls	r3, r3, #2
 8003416:	18ca      	adds	r2, r1, r3
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	609a      	str	r2, [r3, #8]
	    std::__uninitialized_copy_a(__first, __last,
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	681c      	ldr	r4, [r3, #0]
					_M_get_Tp_allocator());
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	4618      	mov	r0, r3
 8003424:	f000 f80d 	bl	8003442 <_ZNSt12_Vector_baseI11LaserSensorSaIS0_EE19_M_get_Tp_allocatorEv>
 8003428:	4603      	mov	r3, r0
	    std::__uninitialized_copy_a(__first, __last,
 800342a:	4622      	mov	r2, r4
 800342c:	6879      	ldr	r1, [r7, #4]
 800342e:	68b8      	ldr	r0, [r7, #8]
 8003430:	f000 f9de 	bl	80037f0 <_ZSt22__uninitialized_copy_aIPK11LaserSensorPS0_S0_ET0_T_S5_S4_RSaIT1_E>
 8003434:	4602      	mov	r2, r0
	  this->_M_impl._M_finish =
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	605a      	str	r2, [r3, #4]
	}
 800343a:	bf00      	nop
 800343c:	371c      	adds	r7, #28
 800343e:	46bd      	mov	sp, r7
 8003440:	bd90      	pop	{r4, r7, pc}

08003442 <_ZNSt12_Vector_baseI11LaserSensorSaIS0_EE19_M_get_Tp_allocatorEv>:
      _M_get_Tp_allocator() _GLIBCXX_NOEXCEPT
 8003442:	b480      	push	{r7}
 8003444:	b083      	sub	sp, #12
 8003446:	af00      	add	r7, sp, #0
 8003448:	6078      	str	r0, [r7, #4]
      { return this->_M_impl; }
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	4618      	mov	r0, r3
 800344e:	370c      	adds	r7, #12
 8003450:	46bd      	mov	sp, r7
 8003452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003456:	4770      	bx	lr

08003458 <_ZSt8_DestroyIP11LaserSensorS0_EvT_S2_RSaIT0_E>:
    _Destroy(_ForwardIterator __first, _ForwardIterator __last,
 8003458:	b580      	push	{r7, lr}
 800345a:	b084      	sub	sp, #16
 800345c:	af00      	add	r7, sp, #0
 800345e:	60f8      	str	r0, [r7, #12]
 8003460:	60b9      	str	r1, [r7, #8]
 8003462:	607a      	str	r2, [r7, #4]
      _Destroy(__first, __last);
 8003464:	68b9      	ldr	r1, [r7, #8]
 8003466:	68f8      	ldr	r0, [r7, #12]
 8003468:	f000 f9d3 	bl	8003812 <_ZSt8_DestroyIP11LaserSensorEvT_S2_>
    }
 800346c:	bf00      	nop
 800346e:	3710      	adds	r7, #16
 8003470:	46bd      	mov	sp, r7
 8003472:	bd80      	pop	{r7, pc}

08003474 <_ZNSaI11LaserSensorEC1ERKS0_>:
      allocator(const allocator& __a) _GLIBCXX_NOTHROW
 8003474:	b580      	push	{r7, lr}
 8003476:	b082      	sub	sp, #8
 8003478:	af00      	add	r7, sp, #0
 800347a:	6078      	str	r0, [r7, #4]
 800347c:	6039      	str	r1, [r7, #0]
      : __allocator_base<_Tp>(__a) { }
 800347e:	6839      	ldr	r1, [r7, #0]
 8003480:	6878      	ldr	r0, [r7, #4]
 8003482:	f000 f9d3 	bl	800382c <_ZNSt15__new_allocatorI11LaserSensorEC1ERKS1_>
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	4618      	mov	r0, r3
 800348a:	3708      	adds	r7, #8
 800348c:	46bd      	mov	sp, r7
 800348e:	bd80      	pop	{r7, pc}

08003490 <_ZNSt12_Vector_baseI11LaserSensorSaIS0_EE13_M_deallocateEPS0_j>:
      _M_deallocate(pointer __p, size_t __n)
 8003490:	b580      	push	{r7, lr}
 8003492:	b084      	sub	sp, #16
 8003494:	af00      	add	r7, sp, #0
 8003496:	60f8      	str	r0, [r7, #12]
 8003498:	60b9      	str	r1, [r7, #8]
 800349a:	607a      	str	r2, [r7, #4]
	if (__p)
 800349c:	68bb      	ldr	r3, [r7, #8]
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d005      	beq.n	80034ae <_ZNSt12_Vector_baseI11LaserSensorSaIS0_EE13_M_deallocateEPS0_j+0x1e>
	  _Tr::deallocate(_M_impl, __p, __n);
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	687a      	ldr	r2, [r7, #4]
 80034a6:	68b9      	ldr	r1, [r7, #8]
 80034a8:	4618      	mov	r0, r3
 80034aa:	f000 f9cb 	bl	8003844 <_ZNSt16allocator_traitsISaI11LaserSensorEE10deallocateERS1_PS0_j>
      }
 80034ae:	bf00      	nop
 80034b0:	3710      	adds	r7, #16
 80034b2:	46bd      	mov	sp, r7
 80034b4:	bd80      	pop	{r7, pc}

080034b6 <_ZNSt15__new_allocatorIbEC1Ev>:
      __new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 80034b6:	b480      	push	{r7}
 80034b8:	b083      	sub	sp, #12
 80034ba:	af00      	add	r7, sp, #0
 80034bc:	6078      	str	r0, [r7, #4]
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	4618      	mov	r0, r3
 80034c2:	370c      	adds	r7, #12
 80034c4:	46bd      	mov	sp, r7
 80034c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ca:	4770      	bx	lr

080034cc <_ZNSt15__new_allocatorIbED1Ev>:
      ~__new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 80034cc:	b480      	push	{r7}
 80034ce:	b083      	sub	sp, #12
 80034d0:	af00      	add	r7, sp, #0
 80034d2:	6078      	str	r0, [r7, #4]
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	4618      	mov	r0, r3
 80034d8:	370c      	adds	r7, #12
 80034da:	46bd      	mov	sp, r7
 80034dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034e0:	4770      	bx	lr

080034e2 <_ZNSt13_Bvector_baseISaIbEE13_Bvector_implD1Ev>:
      struct _Bvector_impl
 80034e2:	b580      	push	{r7, lr}
 80034e4:	b082      	sub	sp, #8
 80034e6:	af00      	add	r7, sp, #0
 80034e8:	6078      	str	r0, [r7, #4]
 80034ea:	6878      	ldr	r0, [r7, #4]
 80034ec:	f000 f9c6 	bl	800387c <_ZNSaImED1Ev>
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	4618      	mov	r0, r3
 80034f4:	3708      	adds	r7, #8
 80034f6:	46bd      	mov	sp, r7
 80034f8:	bd80      	pop	{r7, pc}

080034fa <_ZNSt13_Bvector_baseISaIbEEC1ERKS0_>:
      _Bvector_base(const allocator_type& __a)
 80034fa:	b590      	push	{r4, r7, lr}
 80034fc:	b085      	sub	sp, #20
 80034fe:	af00      	add	r7, sp, #0
 8003500:	6078      	str	r0, [r7, #4]
 8003502:	6039      	str	r1, [r7, #0]
      : _M_impl(__a) { }
 8003504:	687c      	ldr	r4, [r7, #4]
 8003506:	f107 030c 	add.w	r3, r7, #12
 800350a:	6839      	ldr	r1, [r7, #0]
 800350c:	4618      	mov	r0, r3
 800350e:	f000 f9a8 	bl	8003862 <_ZNSaImEC1IbEERKSaIT_E>
 8003512:	f107 030c 	add.w	r3, r7, #12
 8003516:	4619      	mov	r1, r3
 8003518:	4620      	mov	r0, r4
 800351a:	f000 f9bb 	bl	8003894 <_ZNSt13_Bvector_baseISaIbEE13_Bvector_implC1ERKSaImE>
 800351e:	f107 030c 	add.w	r3, r7, #12
 8003522:	4618      	mov	r0, r3
 8003524:	f000 f9aa 	bl	800387c <_ZNSaImED1Ev>
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	4618      	mov	r0, r3
 800352c:	3714      	adds	r7, #20
 800352e:	46bd      	mov	sp, r7
 8003530:	bd90      	pop	{r4, r7, pc}

08003532 <_ZNSt13_Bvector_baseISaIbEED1Ev>:
      ~_Bvector_base()
 8003532:	b580      	push	{r7, lr}
 8003534:	b082      	sub	sp, #8
 8003536:	af00      	add	r7, sp, #0
 8003538:	6078      	str	r0, [r7, #4]
      { this->_M_deallocate(); }
 800353a:	6878      	ldr	r0, [r7, #4]
 800353c:	f000 f9bc 	bl	80038b8 <_ZNSt13_Bvector_baseISaIbEE13_M_deallocateEv>
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	4618      	mov	r0, r3
 8003544:	f7ff ffcd 	bl	80034e2 <_ZNSt13_Bvector_baseISaIbEE13_Bvector_implD1Ev>
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	4618      	mov	r0, r3
 800354c:	3708      	adds	r7, #8
 800354e:	46bd      	mov	sp, r7
 8003550:	bd80      	pop	{r7, pc}

08003552 <_ZNKSt16initializer_listIbE5beginEv>:
      begin() const noexcept { return _M_array; }
 8003552:	b480      	push	{r7}
 8003554:	b083      	sub	sp, #12
 8003556:	af00      	add	r7, sp, #0
 8003558:	6078      	str	r0, [r7, #4]
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	4618      	mov	r0, r3
 8003560:	370c      	adds	r7, #12
 8003562:	46bd      	mov	sp, r7
 8003564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003568:	4770      	bx	lr

0800356a <_ZNKSt16initializer_listIbE3endEv>:
      end() const noexcept { return begin() + size(); }
 800356a:	b590      	push	{r4, r7, lr}
 800356c:	b083      	sub	sp, #12
 800356e:	af00      	add	r7, sp, #0
 8003570:	6078      	str	r0, [r7, #4]
 8003572:	6878      	ldr	r0, [r7, #4]
 8003574:	f7ff ffed 	bl	8003552 <_ZNKSt16initializer_listIbE5beginEv>
 8003578:	4604      	mov	r4, r0
 800357a:	6878      	ldr	r0, [r7, #4]
 800357c:	f000 f9c1 	bl	8003902 <_ZNKSt16initializer_listIbE4sizeEv>
 8003580:	4603      	mov	r3, r0
 8003582:	4423      	add	r3, r4
 8003584:	4618      	mov	r0, r3
 8003586:	370c      	adds	r7, #12
 8003588:	46bd      	mov	sp, r7
 800358a:	bd90      	pop	{r4, r7, pc}

0800358c <_ZNSt6vectorIbSaIbEE19_M_initialize_rangeIPKbEEvT_S5_St20forward_iterator_tag>:
	}

      template<typename _ForwardIterator>
	_GLIBCXX20_CONSTEXPR
	void
	_M_initialize_range(_ForwardIterator __first, _ForwardIterator __last,
 800358c:	b580      	push	{r7, lr}
 800358e:	b08c      	sub	sp, #48	@ 0x30
 8003590:	af02      	add	r7, sp, #8
 8003592:	60f8      	str	r0, [r7, #12]
 8003594:	60b9      	str	r1, [r7, #8]
 8003596:	607a      	str	r2, [r7, #4]
 8003598:	703b      	strb	r3, [r7, #0]
			    std::forward_iterator_tag)
	{
	  const size_type __n = std::distance(__first, __last);
 800359a:	6879      	ldr	r1, [r7, #4]
 800359c:	68b8      	ldr	r0, [r7, #8]
 800359e:	f000 f9bc 	bl	800391a <_ZSt8distanceIPKbENSt15iterator_traitsIT_E15difference_typeES3_S3_>
 80035a2:	4603      	mov	r3, r0
 80035a4:	627b      	str	r3, [r7, #36]	@ 0x24
	  _M_initialize(__n);
 80035a6:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80035a8:	68f8      	ldr	r0, [r7, #12]
 80035aa:	f000 f9ca 	bl	8003942 <_ZNSt6vectorIbSaIbEE13_M_initializeEj>
	  std::copy(__first, __last, begin());
 80035ae:	f107 031c 	add.w	r3, r7, #28
 80035b2:	68f9      	ldr	r1, [r7, #12]
 80035b4:	4618      	mov	r0, r3
 80035b6:	f000 fa00 	bl	80039ba <_ZNSt6vectorIbSaIbEE5beginEv>
 80035ba:	f107 0014 	add.w	r0, r7, #20
 80035be:	6a3b      	ldr	r3, [r7, #32]
 80035c0:	9300      	str	r3, [sp, #0]
 80035c2:	69fb      	ldr	r3, [r7, #28]
 80035c4:	687a      	ldr	r2, [r7, #4]
 80035c6:	68b9      	ldr	r1, [r7, #8]
 80035c8:	f000 fa07 	bl	80039da <_ZSt4copyIPKbSt13_Bit_iteratorET0_T_S4_S3_>
	}
 80035cc:	bf00      	nop
 80035ce:	3728      	adds	r7, #40	@ 0x28
 80035d0:	46bd      	mov	sp, r7
 80035d2:	bd80      	pop	{r7, pc}

080035d4 <_ZNSt12_Vector_baseIiSaIiEE12_Vector_implC1ERKS0_>:
	_Vector_impl(_Tp_alloc_type const& __a) _GLIBCXX_NOEXCEPT
 80035d4:	b580      	push	{r7, lr}
 80035d6:	b082      	sub	sp, #8
 80035d8:	af00      	add	r7, sp, #0
 80035da:	6078      	str	r0, [r7, #4]
 80035dc:	6039      	str	r1, [r7, #0]
	: _Tp_alloc_type(__a)
 80035de:	6839      	ldr	r1, [r7, #0]
 80035e0:	6878      	ldr	r0, [r7, #4]
 80035e2:	f000 fa19 	bl	8003a18 <_ZNSaIiEC1ERKS_>
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	4618      	mov	r0, r3
 80035ea:	f000 fa23 	bl	8003a34 <_ZNSt12_Vector_baseIiSaIiEE17_Vector_impl_dataC1Ev>
	{ }
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	4618      	mov	r0, r3
 80035f2:	3708      	adds	r7, #8
 80035f4:	46bd      	mov	sp, r7
 80035f6:	bd80      	pop	{r7, pc}

080035f8 <_ZNSt12_Vector_baseIiSaIiEE13_M_deallocateEPij>:
      _M_deallocate(pointer __p, size_t __n)
 80035f8:	b580      	push	{r7, lr}
 80035fa:	b084      	sub	sp, #16
 80035fc:	af00      	add	r7, sp, #0
 80035fe:	60f8      	str	r0, [r7, #12]
 8003600:	60b9      	str	r1, [r7, #8]
 8003602:	607a      	str	r2, [r7, #4]
	if (__p)
 8003604:	68bb      	ldr	r3, [r7, #8]
 8003606:	2b00      	cmp	r3, #0
 8003608:	d005      	beq.n	8003616 <_ZNSt12_Vector_baseIiSaIiEE13_M_deallocateEPij+0x1e>
	  _Tr::deallocate(_M_impl, __p, __n);
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	687a      	ldr	r2, [r7, #4]
 800360e:	68b9      	ldr	r1, [r7, #8]
 8003610:	4618      	mov	r0, r3
 8003612:	f000 fa23 	bl	8003a5c <_ZNSt16allocator_traitsISaIiEE10deallocateERS0_Pij>
      }
 8003616:	bf00      	nop
 8003618:	3710      	adds	r7, #16
 800361a:	46bd      	mov	sp, r7
 800361c:	bd80      	pop	{r7, pc}

0800361e <_ZNKSt16initializer_listIiE4sizeEv>:
      size() const noexcept { return _M_len; }
 800361e:	b480      	push	{r7}
 8003620:	b083      	sub	sp, #12
 8003622:	af00      	add	r7, sp, #0
 8003624:	6078      	str	r0, [r7, #4]
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	685b      	ldr	r3, [r3, #4]
 800362a:	4618      	mov	r0, r3
 800362c:	370c      	adds	r7, #12
 800362e:	46bd      	mov	sp, r7
 8003630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003634:	4770      	bx	lr

08003636 <_ZSt8distanceIPKiENSt15iterator_traitsIT_E15difference_typeES3_S3_>:
  */
  template<typename _InputIterator>
    _GLIBCXX_NODISCARD
    inline _GLIBCXX17_CONSTEXPR
    typename iterator_traits<_InputIterator>::difference_type
    distance(_InputIterator __first, _InputIterator __last)
 8003636:	b5b0      	push	{r4, r5, r7, lr}
 8003638:	b082      	sub	sp, #8
 800363a:	af00      	add	r7, sp, #0
 800363c:	6078      	str	r0, [r7, #4]
 800363e:	6039      	str	r1, [r7, #0]
    {
      // concept requirements -- taken care of in __distance
      return std::__distance(__first, __last,
 8003640:	687c      	ldr	r4, [r7, #4]
			     std::__iterator_category(__first));
 8003642:	1d3b      	adds	r3, r7, #4
 8003644:	4618      	mov	r0, r3
 8003646:	f000 fa18 	bl	8003a7a <_ZSt19__iterator_categoryIPKiENSt15iterator_traitsIT_E17iterator_categoryERKS3_>
      return std::__distance(__first, __last,
 800364a:	462a      	mov	r2, r5
 800364c:	6839      	ldr	r1, [r7, #0]
 800364e:	4620      	mov	r0, r4
 8003650:	f000 fa1e 	bl	8003a90 <_ZSt10__distanceIPKiENSt15iterator_traitsIT_E15difference_typeES3_S3_St26random_access_iterator_tag>
 8003654:	4603      	mov	r3, r0
    }
 8003656:	4618      	mov	r0, r3
 8003658:	3708      	adds	r7, #8
 800365a:	46bd      	mov	sp, r7
 800365c:	bdb0      	pop	{r4, r5, r7, pc}
	...

08003660 <_ZNSt6vectorIiSaIiEE17_S_check_init_lenEjRKS0_>:
	return (__len < size() || __len > max_size()) ? max_size() : __len;
      }

      // Called by constructors to check initial size.
      static _GLIBCXX20_CONSTEXPR size_type
      _S_check_init_len(size_type __n, const allocator_type& __a)
 8003660:	b590      	push	{r4, r7, lr}
 8003662:	b085      	sub	sp, #20
 8003664:	af00      	add	r7, sp, #0
 8003666:	6078      	str	r0, [r7, #4]
 8003668:	6039      	str	r1, [r7, #0]
      {
	if (__n > _S_max_size(_Tp_alloc_type(__a)))
 800366a:	f107 030c 	add.w	r3, r7, #12
 800366e:	6839      	ldr	r1, [r7, #0]
 8003670:	4618      	mov	r0, r3
 8003672:	f000 f9d1 	bl	8003a18 <_ZNSaIiEC1ERKS_>
 8003676:	f107 030c 	add.w	r3, r7, #12
 800367a:	4618      	mov	r0, r3
 800367c:	f000 fa18 	bl	8003ab0 <_ZNSt6vectorIiSaIiEE11_S_max_sizeERKS0_>
 8003680:	4602      	mov	r2, r0
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	4293      	cmp	r3, r2
 8003686:	bf8c      	ite	hi
 8003688:	2301      	movhi	r3, #1
 800368a:	2300      	movls	r3, #0
 800368c:	b2dc      	uxtb	r4, r3
 800368e:	f107 030c 	add.w	r3, r7, #12
 8003692:	4618      	mov	r0, r3
 8003694:	f7ff fc66 	bl	8002f64 <_ZNSaIiED1Ev>
 8003698:	2c00      	cmp	r4, #0
 800369a:	d002      	beq.n	80036a2 <_ZNSt6vectorIiSaIiEE17_S_check_init_lenEjRKS0_+0x42>
	  __throw_length_error(
 800369c:	4803      	ldr	r0, [pc, #12]	@ (80036ac <_ZNSt6vectorIiSaIiEE17_S_check_init_lenEjRKS0_+0x4c>)
 800369e:	f005 fd8a 	bl	80091b6 <_ZSt20__throw_length_errorPKc>
	      __N("cannot create std::vector larger than max_size()"));
	return __n;
 80036a2:	687b      	ldr	r3, [r7, #4]
      }
 80036a4:	4618      	mov	r0, r3
 80036a6:	3714      	adds	r7, #20
 80036a8:	46bd      	mov	sp, r7
 80036aa:	bd90      	pop	{r4, r7, pc}
 80036ac:	0800a544 	.word	0x0800a544

080036b0 <_ZNSt12_Vector_baseIiSaIiEE11_M_allocateEj>:
      _M_allocate(size_t __n)
 80036b0:	b580      	push	{r7, lr}
 80036b2:	b082      	sub	sp, #8
 80036b4:	af00      	add	r7, sp, #0
 80036b6:	6078      	str	r0, [r7, #4]
 80036b8:	6039      	str	r1, [r7, #0]
	return __n != 0 ? _Tr::allocate(_M_impl, __n) : pointer();
 80036ba:	683b      	ldr	r3, [r7, #0]
 80036bc:	2b00      	cmp	r3, #0
 80036be:	d006      	beq.n	80036ce <_ZNSt12_Vector_baseIiSaIiEE11_M_allocateEj+0x1e>
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	6839      	ldr	r1, [r7, #0]
 80036c4:	4618      	mov	r0, r3
 80036c6:	f000 fa0d 	bl	8003ae4 <_ZNSt16allocator_traitsISaIiEE8allocateERS0_j>
 80036ca:	4603      	mov	r3, r0
 80036cc:	e000      	b.n	80036d0 <_ZNSt12_Vector_baseIiSaIiEE11_M_allocateEj+0x20>
 80036ce:	2300      	movs	r3, #0
      }
 80036d0:	4618      	mov	r0, r3
 80036d2:	3708      	adds	r7, #8
 80036d4:	46bd      	mov	sp, r7
 80036d6:	bd80      	pop	{r7, pc}

080036d8 <_ZSt22__uninitialized_copy_aIPKiPiiET0_T_S4_S3_RSaIT1_E>:
    }

  template<typename _InputIterator, typename _ForwardIterator, typename _Tp>
    _GLIBCXX20_CONSTEXPR
    inline _ForwardIterator
    __uninitialized_copy_a(_InputIterator __first, _InputIterator __last,
 80036d8:	b580      	push	{r7, lr}
 80036da:	b084      	sub	sp, #16
 80036dc:	af00      	add	r7, sp, #0
 80036de:	60f8      	str	r0, [r7, #12]
 80036e0:	60b9      	str	r1, [r7, #8]
 80036e2:	607a      	str	r2, [r7, #4]
 80036e4:	603b      	str	r3, [r7, #0]
    {
#ifdef __cpp_lib_is_constant_evaluated
      if (std::is_constant_evaluated())
	return std::__do_uninit_copy(__first, __last, __result);
#endif
      return std::uninitialized_copy(__first, __last, __result);
 80036e6:	687a      	ldr	r2, [r7, #4]
 80036e8:	68b9      	ldr	r1, [r7, #8]
 80036ea:	68f8      	ldr	r0, [r7, #12]
 80036ec:	f000 fa09 	bl	8003b02 <_ZSt18uninitialized_copyIPKiPiET0_T_S4_S3_>
 80036f0:	4603      	mov	r3, r0
    }
 80036f2:	4618      	mov	r0, r3
 80036f4:	3710      	adds	r7, #16
 80036f6:	46bd      	mov	sp, r7
 80036f8:	bd80      	pop	{r7, pc}

080036fa <_ZSt8_DestroyIPiEvT_S1_>:
   * a trivial destructor, the compiler should optimize all of this
   * away, otherwise the objects' destructors must be invoked.
   */
  template<typename _ForwardIterator>
    _GLIBCXX20_CONSTEXPR inline void
    _Destroy(_ForwardIterator __first, _ForwardIterator __last)
 80036fa:	b580      	push	{r7, lr}
 80036fc:	b082      	sub	sp, #8
 80036fe:	af00      	add	r7, sp, #0
 8003700:	6078      	str	r0, [r7, #4]
 8003702:	6039      	str	r1, [r7, #0]
#if __cplusplus >= 202002L
      if (std::__is_constant_evaluated())
	return _Destroy_aux<false>::__destroy(__first, __last);
#endif
      std::_Destroy_aux<__has_trivial_destructor(_Value_type)>::
	__destroy(__first, __last);
 8003704:	6839      	ldr	r1, [r7, #0]
 8003706:	6878      	ldr	r0, [r7, #4]
 8003708:	f000 fa0f 	bl	8003b2a <_ZNSt12_Destroy_auxILb1EE9__destroyIPiEEvT_S3_>
    }
 800370c:	bf00      	nop
 800370e:	3708      	adds	r7, #8
 8003710:	46bd      	mov	sp, r7
 8003712:	bd80      	pop	{r7, pc}

08003714 <_ZNSt12_Vector_baseI11LaserSensorSaIS0_EE12_Vector_implC1ERKS1_>:
	_Vector_impl(_Tp_alloc_type const& __a) _GLIBCXX_NOEXCEPT
 8003714:	b580      	push	{r7, lr}
 8003716:	b082      	sub	sp, #8
 8003718:	af00      	add	r7, sp, #0
 800371a:	6078      	str	r0, [r7, #4]
 800371c:	6039      	str	r1, [r7, #0]
	: _Tp_alloc_type(__a)
 800371e:	6839      	ldr	r1, [r7, #0]
 8003720:	6878      	ldr	r0, [r7, #4]
 8003722:	f7ff fea7 	bl	8003474 <_ZNSaI11LaserSensorEC1ERKS0_>
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	4618      	mov	r0, r3
 800372a:	f000 fa09 	bl	8003b40 <_ZNSt12_Vector_baseI11LaserSensorSaIS0_EE17_Vector_impl_dataC1Ev>
	{ }
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	4618      	mov	r0, r3
 8003732:	3708      	adds	r7, #8
 8003734:	46bd      	mov	sp, r7
 8003736:	bd80      	pop	{r7, pc}

08003738 <_ZNKSt16initializer_listI11LaserSensorE4sizeEv>:
 8003738:	b480      	push	{r7}
 800373a:	b083      	sub	sp, #12
 800373c:	af00      	add	r7, sp, #0
 800373e:	6078      	str	r0, [r7, #4]
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	685b      	ldr	r3, [r3, #4]
 8003744:	4618      	mov	r0, r3
 8003746:	370c      	adds	r7, #12
 8003748:	46bd      	mov	sp, r7
 800374a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800374e:	4770      	bx	lr

08003750 <_ZSt8distanceIPK11LaserSensorENSt15iterator_traitsIT_E15difference_typeES4_S4_>:
    distance(_InputIterator __first, _InputIterator __last)
 8003750:	b5b0      	push	{r4, r5, r7, lr}
 8003752:	b082      	sub	sp, #8
 8003754:	af00      	add	r7, sp, #0
 8003756:	6078      	str	r0, [r7, #4]
 8003758:	6039      	str	r1, [r7, #0]
      return std::__distance(__first, __last,
 800375a:	687c      	ldr	r4, [r7, #4]
			     std::__iterator_category(__first));
 800375c:	1d3b      	adds	r3, r7, #4
 800375e:	4618      	mov	r0, r3
 8003760:	f000 fa02 	bl	8003b68 <_ZSt19__iterator_categoryIPK11LaserSensorENSt15iterator_traitsIT_E17iterator_categoryERKS4_>
      return std::__distance(__first, __last,
 8003764:	462a      	mov	r2, r5
 8003766:	6839      	ldr	r1, [r7, #0]
 8003768:	4620      	mov	r0, r4
 800376a:	f000 fa09 	bl	8003b80 <_ZSt10__distanceIPK11LaserSensorENSt15iterator_traitsIT_E15difference_typeES4_S4_St26random_access_iterator_tag>
 800376e:	4603      	mov	r3, r0
    }
 8003770:	4618      	mov	r0, r3
 8003772:	3708      	adds	r7, #8
 8003774:	46bd      	mov	sp, r7
 8003776:	bdb0      	pop	{r4, r5, r7, pc}

08003778 <_ZNSt6vectorI11LaserSensorSaIS0_EE17_S_check_init_lenEjRKS1_>:
      _S_check_init_len(size_type __n, const allocator_type& __a)
 8003778:	b590      	push	{r4, r7, lr}
 800377a:	b085      	sub	sp, #20
 800377c:	af00      	add	r7, sp, #0
 800377e:	6078      	str	r0, [r7, #4]
 8003780:	6039      	str	r1, [r7, #0]
	if (__n > _S_max_size(_Tp_alloc_type(__a)))
 8003782:	f107 030c 	add.w	r3, r7, #12
 8003786:	6839      	ldr	r1, [r7, #0]
 8003788:	4618      	mov	r0, r3
 800378a:	f7ff fe73 	bl	8003474 <_ZNSaI11LaserSensorEC1ERKS0_>
 800378e:	f107 030c 	add.w	r3, r7, #12
 8003792:	4618      	mov	r0, r3
 8003794:	f000 fa0a 	bl	8003bac <_ZNSt6vectorI11LaserSensorSaIS0_EE11_S_max_sizeERKS1_>
 8003798:	4602      	mov	r2, r0
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	4293      	cmp	r3, r2
 800379e:	bf8c      	ite	hi
 80037a0:	2301      	movhi	r3, #1
 80037a2:	2300      	movls	r3, #0
 80037a4:	b2dc      	uxtb	r4, r3
 80037a6:	f107 030c 	add.w	r3, r7, #12
 80037aa:	4618      	mov	r0, r3
 80037ac:	f7ff fc2e 	bl	800300c <_ZNSaI11LaserSensorED1Ev>
 80037b0:	2c00      	cmp	r4, #0
 80037b2:	d002      	beq.n	80037ba <_ZNSt6vectorI11LaserSensorSaIS0_EE17_S_check_init_lenEjRKS1_+0x42>
	  __throw_length_error(
 80037b4:	4803      	ldr	r0, [pc, #12]	@ (80037c4 <_ZNSt6vectorI11LaserSensorSaIS0_EE17_S_check_init_lenEjRKS1_+0x4c>)
 80037b6:	f005 fcfe 	bl	80091b6 <_ZSt20__throw_length_errorPKc>
	return __n;
 80037ba:	687b      	ldr	r3, [r7, #4]
      }
 80037bc:	4618      	mov	r0, r3
 80037be:	3714      	adds	r7, #20
 80037c0:	46bd      	mov	sp, r7
 80037c2:	bd90      	pop	{r4, r7, pc}
 80037c4:	0800a544 	.word	0x0800a544

080037c8 <_ZNSt12_Vector_baseI11LaserSensorSaIS0_EE11_M_allocateEj>:
      _M_allocate(size_t __n)
 80037c8:	b580      	push	{r7, lr}
 80037ca:	b082      	sub	sp, #8
 80037cc:	af00      	add	r7, sp, #0
 80037ce:	6078      	str	r0, [r7, #4]
 80037d0:	6039      	str	r1, [r7, #0]
	return __n != 0 ? _Tr::allocate(_M_impl, __n) : pointer();
 80037d2:	683b      	ldr	r3, [r7, #0]
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	d006      	beq.n	80037e6 <_ZNSt12_Vector_baseI11LaserSensorSaIS0_EE11_M_allocateEj+0x1e>
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	6839      	ldr	r1, [r7, #0]
 80037dc:	4618      	mov	r0, r3
 80037de:	f000 fa01 	bl	8003be4 <_ZNSt16allocator_traitsISaI11LaserSensorEE8allocateERS1_j>
 80037e2:	4603      	mov	r3, r0
 80037e4:	e000      	b.n	80037e8 <_ZNSt12_Vector_baseI11LaserSensorSaIS0_EE11_M_allocateEj+0x20>
 80037e6:	2300      	movs	r3, #0
      }
 80037e8:	4618      	mov	r0, r3
 80037ea:	3708      	adds	r7, #8
 80037ec:	46bd      	mov	sp, r7
 80037ee:	bd80      	pop	{r7, pc}

080037f0 <_ZSt22__uninitialized_copy_aIPK11LaserSensorPS0_S0_ET0_T_S5_S4_RSaIT1_E>:
    __uninitialized_copy_a(_InputIterator __first, _InputIterator __last,
 80037f0:	b580      	push	{r7, lr}
 80037f2:	b084      	sub	sp, #16
 80037f4:	af00      	add	r7, sp, #0
 80037f6:	60f8      	str	r0, [r7, #12]
 80037f8:	60b9      	str	r1, [r7, #8]
 80037fa:	607a      	str	r2, [r7, #4]
 80037fc:	603b      	str	r3, [r7, #0]
      return std::uninitialized_copy(__first, __last, __result);
 80037fe:	687a      	ldr	r2, [r7, #4]
 8003800:	68b9      	ldr	r1, [r7, #8]
 8003802:	68f8      	ldr	r0, [r7, #12]
 8003804:	f000 f9fd 	bl	8003c02 <_ZSt18uninitialized_copyIPK11LaserSensorPS0_ET0_T_S5_S4_>
 8003808:	4603      	mov	r3, r0
    }
 800380a:	4618      	mov	r0, r3
 800380c:	3710      	adds	r7, #16
 800380e:	46bd      	mov	sp, r7
 8003810:	bd80      	pop	{r7, pc}

08003812 <_ZSt8_DestroyIP11LaserSensorEvT_S2_>:
    _Destroy(_ForwardIterator __first, _ForwardIterator __last)
 8003812:	b580      	push	{r7, lr}
 8003814:	b082      	sub	sp, #8
 8003816:	af00      	add	r7, sp, #0
 8003818:	6078      	str	r0, [r7, #4]
 800381a:	6039      	str	r1, [r7, #0]
	__destroy(__first, __last);
 800381c:	6839      	ldr	r1, [r7, #0]
 800381e:	6878      	ldr	r0, [r7, #4]
 8003820:	f000 fa03 	bl	8003c2a <_ZNSt12_Destroy_auxILb0EE9__destroyIP11LaserSensorEEvT_S4_>
    }
 8003824:	bf00      	nop
 8003826:	3708      	adds	r7, #8
 8003828:	46bd      	mov	sp, r7
 800382a:	bd80      	pop	{r7, pc}

0800382c <_ZNSt15__new_allocatorI11LaserSensorEC1ERKS1_>:
      __new_allocator(const __new_allocator&) _GLIBCXX_USE_NOEXCEPT { }
 800382c:	b480      	push	{r7}
 800382e:	b083      	sub	sp, #12
 8003830:	af00      	add	r7, sp, #0
 8003832:	6078      	str	r0, [r7, #4]
 8003834:	6039      	str	r1, [r7, #0]
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	4618      	mov	r0, r3
 800383a:	370c      	adds	r7, #12
 800383c:	46bd      	mov	sp, r7
 800383e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003842:	4770      	bx	lr

08003844 <_ZNSt16allocator_traitsISaI11LaserSensorEE10deallocateERS1_PS0_j>:
      deallocate(allocator_type& __a, pointer __p, size_type __n)
 8003844:	b580      	push	{r7, lr}
 8003846:	b084      	sub	sp, #16
 8003848:	af00      	add	r7, sp, #0
 800384a:	60f8      	str	r0, [r7, #12]
 800384c:	60b9      	str	r1, [r7, #8]
 800384e:	607a      	str	r2, [r7, #4]
      { __a.deallocate(__p, __n); }
 8003850:	687a      	ldr	r2, [r7, #4]
 8003852:	68b9      	ldr	r1, [r7, #8]
 8003854:	68f8      	ldr	r0, [r7, #12]
 8003856:	f000 fa01 	bl	8003c5c <_ZNSt15__new_allocatorI11LaserSensorE10deallocateEPS0_j>
 800385a:	bf00      	nop
 800385c:	3710      	adds	r7, #16
 800385e:	46bd      	mov	sp, r7
 8003860:	bd80      	pop	{r7, pc}

08003862 <_ZNSaImEC1IbEERKSaIT_E>:
	allocator(const allocator<_Tp1>&) _GLIBCXX_NOTHROW { }
 8003862:	b580      	push	{r7, lr}
 8003864:	b082      	sub	sp, #8
 8003866:	af00      	add	r7, sp, #0
 8003868:	6078      	str	r0, [r7, #4]
 800386a:	6039      	str	r1, [r7, #0]
 800386c:	6878      	ldr	r0, [r7, #4]
 800386e:	f000 fa08 	bl	8003c82 <_ZNSt15__new_allocatorImEC1Ev>
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	4618      	mov	r0, r3
 8003876:	3708      	adds	r7, #8
 8003878:	46bd      	mov	sp, r7
 800387a:	bd80      	pop	{r7, pc}

0800387c <_ZNSaImED1Ev>:
      ~allocator() _GLIBCXX_NOTHROW { }
 800387c:	b580      	push	{r7, lr}
 800387e:	b082      	sub	sp, #8
 8003880:	af00      	add	r7, sp, #0
 8003882:	6078      	str	r0, [r7, #4]
 8003884:	6878      	ldr	r0, [r7, #4]
 8003886:	f000 fa07 	bl	8003c98 <_ZNSt15__new_allocatorImED1Ev>
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	4618      	mov	r0, r3
 800388e:	3708      	adds	r7, #8
 8003890:	46bd      	mov	sp, r7
 8003892:	bd80      	pop	{r7, pc}

08003894 <_ZNSt13_Bvector_baseISaIbEE13_Bvector_implC1ERKSaImE>:
	_Bvector_impl(const _Bit_alloc_type& __a) _GLIBCXX_NOEXCEPT
 8003894:	b580      	push	{r7, lr}
 8003896:	b082      	sub	sp, #8
 8003898:	af00      	add	r7, sp, #0
 800389a:	6078      	str	r0, [r7, #4]
 800389c:	6039      	str	r1, [r7, #0]
	: _Bit_alloc_type(__a)
 800389e:	6839      	ldr	r1, [r7, #0]
 80038a0:	6878      	ldr	r0, [r7, #4]
 80038a2:	f000 fa04 	bl	8003cae <_ZNSaImEC1ERKS_>
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	4618      	mov	r0, r3
 80038aa:	f000 fa0e 	bl	8003cca <_ZNSt13_Bvector_baseISaIbEE18_Bvector_impl_dataC1Ev>
	{ }
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	4618      	mov	r0, r3
 80038b2:	3708      	adds	r7, #8
 80038b4:	46bd      	mov	sp, r7
 80038b6:	bd80      	pop	{r7, pc}

080038b8 <_ZNSt13_Bvector_baseISaIbEE13_M_deallocateEv>:
      _M_deallocate()
 80038b8:	b580      	push	{r7, lr}
 80038ba:	b084      	sub	sp, #16
 80038bc:	af00      	add	r7, sp, #0
 80038be:	6078      	str	r0, [r7, #4]
	if (_M_impl._M_start._M_p)
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	d018      	beq.n	80038fa <_ZNSt13_Bvector_baseISaIbEE13_M_deallocateEv+0x42>
	    const size_t __n = _M_impl._M_end_addr() - _M_impl._M_start._M_p;
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	4618      	mov	r0, r3
 80038cc:	f000 fa12 	bl	8003cf4 <_ZNKSt13_Bvector_baseISaIbEE13_Bvector_impl11_M_end_addrEv>
 80038d0:	4602      	mov	r2, r0
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	1ad3      	subs	r3, r2, r3
 80038d8:	109b      	asrs	r3, r3, #2
 80038da:	60fb      	str	r3, [r7, #12]
	    _Bit_alloc_traits::deallocate(_M_impl,
 80038dc:	6878      	ldr	r0, [r7, #4]
					  _M_impl._M_end_of_storage - __n,
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	691a      	ldr	r2, [r3, #16]
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	009b      	lsls	r3, r3, #2
 80038e6:	425b      	negs	r3, r3
	    _Bit_alloc_traits::deallocate(_M_impl,
 80038e8:	4413      	add	r3, r2
 80038ea:	68fa      	ldr	r2, [r7, #12]
 80038ec:	4619      	mov	r1, r3
 80038ee:	f000 fa17 	bl	8003d20 <_ZNSt16allocator_traitsISaImEE10deallocateERS0_Pmj>
	    _M_impl._M_reset();
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	4618      	mov	r0, r3
 80038f6:	f000 fa22 	bl	8003d3e <_ZNSt13_Bvector_baseISaIbEE18_Bvector_impl_data8_M_resetEv>
      }
 80038fa:	bf00      	nop
 80038fc:	3710      	adds	r7, #16
 80038fe:	46bd      	mov	sp, r7
 8003900:	bd80      	pop	{r7, pc}

08003902 <_ZNKSt16initializer_listIbE4sizeEv>:
 8003902:	b480      	push	{r7}
 8003904:	b083      	sub	sp, #12
 8003906:	af00      	add	r7, sp, #0
 8003908:	6078      	str	r0, [r7, #4]
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	685b      	ldr	r3, [r3, #4]
 800390e:	4618      	mov	r0, r3
 8003910:	370c      	adds	r7, #12
 8003912:	46bd      	mov	sp, r7
 8003914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003918:	4770      	bx	lr

0800391a <_ZSt8distanceIPKbENSt15iterator_traitsIT_E15difference_typeES3_S3_>:
    distance(_InputIterator __first, _InputIterator __last)
 800391a:	b5b0      	push	{r4, r5, r7, lr}
 800391c:	b082      	sub	sp, #8
 800391e:	af00      	add	r7, sp, #0
 8003920:	6078      	str	r0, [r7, #4]
 8003922:	6039      	str	r1, [r7, #0]
      return std::__distance(__first, __last,
 8003924:	687c      	ldr	r4, [r7, #4]
			     std::__iterator_category(__first));
 8003926:	1d3b      	adds	r3, r7, #4
 8003928:	4618      	mov	r0, r3
 800392a:	f000 fa1d 	bl	8003d68 <_ZSt19__iterator_categoryIPKbENSt15iterator_traitsIT_E17iterator_categoryERKS3_>
      return std::__distance(__first, __last,
 800392e:	462a      	mov	r2, r5
 8003930:	6839      	ldr	r1, [r7, #0]
 8003932:	4620      	mov	r0, r4
 8003934:	f000 fa23 	bl	8003d7e <_ZSt10__distanceIPKbENSt15iterator_traitsIT_E15difference_typeES3_S3_St26random_access_iterator_tag>
 8003938:	4603      	mov	r3, r0
    }
 800393a:	4618      	mov	r0, r3
 800393c:	3708      	adds	r7, #8
 800393e:	46bd      	mov	sp, r7
 8003940:	bdb0      	pop	{r4, r5, r7, pc}

08003942 <_ZNSt6vectorIbSaIbEE13_M_initializeEj>:
      _M_initialize(size_type __n)
 8003942:	b590      	push	{r4, r7, lr}
 8003944:	b089      	sub	sp, #36	@ 0x24
 8003946:	af00      	add	r7, sp, #0
 8003948:	60f8      	str	r0, [r7, #12]
 800394a:	60b9      	str	r1, [r7, #8]
	if (__n)
 800394c:	68bb      	ldr	r3, [r7, #8]
 800394e:	2b00      	cmp	r3, #0
 8003950:	d02f      	beq.n	80039b2 <_ZNSt6vectorIbSaIbEE13_M_initializeEj+0x70>
	    _Bit_pointer __q = this->_M_allocate(__n);
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	68b9      	ldr	r1, [r7, #8]
 8003956:	4618      	mov	r0, r3
 8003958:	f000 fa20 	bl	8003d9c <_ZNSt13_Bvector_baseISaIbEE11_M_allocateEj>
 800395c:	61f8      	str	r0, [r7, #28]
	    this->_M_impl._M_end_of_storage = __q + _S_nword(__n);
 800395e:	68b8      	ldr	r0, [r7, #8]
 8003960:	f000 fa30 	bl	8003dc4 <_ZNSt13_Bvector_baseISaIbEE8_S_nwordEj>
 8003964:	4603      	mov	r3, r0
 8003966:	009b      	lsls	r3, r3, #2
 8003968:	69fa      	ldr	r2, [r7, #28]
 800396a:	441a      	add	r2, r3
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	611a      	str	r2, [r3, #16]
	    iterator __start = iterator(std::__addressof(*__q), 0);
 8003970:	69f8      	ldr	r0, [r7, #28]
 8003972:	f000 fa34 	bl	8003dde <_ZSt11__addressofImEPT_RS0_>
 8003976:	4601      	mov	r1, r0
 8003978:	f107 0314 	add.w	r3, r7, #20
 800397c:	2200      	movs	r2, #0
 800397e:	4618      	mov	r0, r3
 8003980:	f7fe fa9d 	bl	8001ebe <_ZNSt13_Bit_iteratorC1EPmj>
	    this->_M_impl._M_start = __start;
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	461a      	mov	r2, r3
 8003988:	f107 0314 	add.w	r3, r7, #20
 800398c:	e893 0003 	ldmia.w	r3, {r0, r1}
 8003990:	e882 0003 	stmia.w	r2, {r0, r1}
	    this->_M_impl._M_finish = __start + difference_type(__n);
 8003994:	68ba      	ldr	r2, [r7, #8]
 8003996:	68fc      	ldr	r4, [r7, #12]
 8003998:	463b      	mov	r3, r7
 800399a:	f107 0114 	add.w	r1, r7, #20
 800399e:	4618      	mov	r0, r3
 80039a0:	f7fe face 	bl	8001f40 <_ZStplRKSt13_Bit_iteratori>
 80039a4:	f104 0308 	add.w	r3, r4, #8
 80039a8:	463a      	mov	r2, r7
 80039aa:	e892 0003 	ldmia.w	r2, {r0, r1}
 80039ae:	e883 0003 	stmia.w	r3, {r0, r1}
      }
 80039b2:	bf00      	nop
 80039b4:	3724      	adds	r7, #36	@ 0x24
 80039b6:	46bd      	mov	sp, r7
 80039b8:	bd90      	pop	{r4, r7, pc}

080039ba <_ZNSt6vectorIbSaIbEE5beginEv>:
      begin() _GLIBCXX_NOEXCEPT
 80039ba:	b580      	push	{r7, lr}
 80039bc:	b082      	sub	sp, #8
 80039be:	af00      	add	r7, sp, #0
 80039c0:	6078      	str	r0, [r7, #4]
 80039c2:	6039      	str	r1, [r7, #0]
      { return iterator(this->_M_impl._M_start._M_p, 0); }
 80039c4:	683b      	ldr	r3, [r7, #0]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	2200      	movs	r2, #0
 80039ca:	4619      	mov	r1, r3
 80039cc:	6878      	ldr	r0, [r7, #4]
 80039ce:	f7fe fa76 	bl	8001ebe <_ZNSt13_Bit_iteratorC1EPmj>
 80039d2:	6878      	ldr	r0, [r7, #4]
 80039d4:	3708      	adds	r7, #8
 80039d6:	46bd      	mov	sp, r7
 80039d8:	bd80      	pop	{r7, pc}

080039da <_ZSt4copyIPKbSt13_Bit_iteratorET0_T_S4_S3_>:
   *  within [first,last).
  */
  template<typename _II, typename _OI>
    _GLIBCXX20_CONSTEXPR
    inline _OI
    copy(_II __first, _II __last, _OI __result)
 80039da:	b082      	sub	sp, #8
 80039dc:	b590      	push	{r4, r7, lr}
 80039de:	b087      	sub	sp, #28
 80039e0:	af02      	add	r7, sp, #8
 80039e2:	60f8      	str	r0, [r7, #12]
 80039e4:	60b9      	str	r1, [r7, #8]
 80039e6:	607a      	str	r2, [r7, #4]
 80039e8:	627b      	str	r3, [r7, #36]	@ 0x24
      __glibcxx_function_requires(_OutputIteratorConcept<_OI,
	    typename iterator_traits<_II>::reference>)
      __glibcxx_requires_can_increment_range(__first, __last, __result);

      return std::__copy_move_a<__is_move_iterator<_II>::__value>
	     (std::__miter_base(__first), std::__miter_base(__last), __result);
 80039ea:	68b8      	ldr	r0, [r7, #8]
 80039ec:	f000 fa02 	bl	8003df4 <_ZSt12__miter_baseIPKbET_S2_>
 80039f0:	4604      	mov	r4, r0
 80039f2:	6878      	ldr	r0, [r7, #4]
 80039f4:	f000 f9fe 	bl	8003df4 <_ZSt12__miter_baseIPKbET_S2_>
 80039f8:	4602      	mov	r2, r0
 80039fa:	68f8      	ldr	r0, [r7, #12]
 80039fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80039fe:	9300      	str	r3, [sp, #0]
 8003a00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a02:	4621      	mov	r1, r4
 8003a04:	f000 fa01 	bl	8003e0a <_ZSt13__copy_move_aILb0EPKbSt13_Bit_iteratorET1_T0_S4_S3_>
 8003a08:	bf00      	nop
    }
 8003a0a:	68f8      	ldr	r0, [r7, #12]
 8003a0c:	3714      	adds	r7, #20
 8003a0e:	46bd      	mov	sp, r7
 8003a10:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 8003a14:	b002      	add	sp, #8
 8003a16:	4770      	bx	lr

08003a18 <_ZNSaIiEC1ERKS_>:
      allocator(const allocator& __a) _GLIBCXX_NOTHROW
 8003a18:	b580      	push	{r7, lr}
 8003a1a:	b082      	sub	sp, #8
 8003a1c:	af00      	add	r7, sp, #0
 8003a1e:	6078      	str	r0, [r7, #4]
 8003a20:	6039      	str	r1, [r7, #0]
      : __allocator_base<_Tp>(__a) { }
 8003a22:	6839      	ldr	r1, [r7, #0]
 8003a24:	6878      	ldr	r0, [r7, #4]
 8003a26:	f000 fa21 	bl	8003e6c <_ZNSt15__new_allocatorIiEC1ERKS0_>
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	4618      	mov	r0, r3
 8003a2e:	3708      	adds	r7, #8
 8003a30:	46bd      	mov	sp, r7
 8003a32:	bd80      	pop	{r7, pc}

08003a34 <_ZNSt12_Vector_baseIiSaIiEE17_Vector_impl_dataC1Ev>:
	_Vector_impl_data() _GLIBCXX_NOEXCEPT
 8003a34:	b480      	push	{r7}
 8003a36:	b083      	sub	sp, #12
 8003a38:	af00      	add	r7, sp, #0
 8003a3a:	6078      	str	r0, [r7, #4]
	: _M_start(), _M_finish(), _M_end_of_storage()
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	2200      	movs	r2, #0
 8003a40:	601a      	str	r2, [r3, #0]
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	2200      	movs	r2, #0
 8003a46:	605a      	str	r2, [r3, #4]
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	2200      	movs	r2, #0
 8003a4c:	609a      	str	r2, [r3, #8]
	{ }
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	4618      	mov	r0, r3
 8003a52:	370c      	adds	r7, #12
 8003a54:	46bd      	mov	sp, r7
 8003a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a5a:	4770      	bx	lr

08003a5c <_ZNSt16allocator_traitsISaIiEE10deallocateERS0_Pij>:
      deallocate(allocator_type& __a, pointer __p, size_type __n)
 8003a5c:	b580      	push	{r7, lr}
 8003a5e:	b084      	sub	sp, #16
 8003a60:	af00      	add	r7, sp, #0
 8003a62:	60f8      	str	r0, [r7, #12]
 8003a64:	60b9      	str	r1, [r7, #8]
 8003a66:	607a      	str	r2, [r7, #4]
      { __a.deallocate(__p, __n); }
 8003a68:	687a      	ldr	r2, [r7, #4]
 8003a6a:	68b9      	ldr	r1, [r7, #8]
 8003a6c:	68f8      	ldr	r0, [r7, #12]
 8003a6e:	f000 fa09 	bl	8003e84 <_ZNSt15__new_allocatorIiE10deallocateEPij>
 8003a72:	bf00      	nop
 8003a74:	3710      	adds	r7, #16
 8003a76:	46bd      	mov	sp, r7
 8003a78:	bd80      	pop	{r7, pc}

08003a7a <_ZSt19__iterator_categoryIPKiENSt15iterator_traitsIT_E17iterator_categoryERKS3_>:
   *  sugar for internal library use only.
  */
  template<typename _Iter>
    inline _GLIBCXX_CONSTEXPR
    typename iterator_traits<_Iter>::iterator_category
    __iterator_category(const _Iter&)
 8003a7a:	b480      	push	{r7}
 8003a7c:	b083      	sub	sp, #12
 8003a7e:	af00      	add	r7, sp, #0
 8003a80:	6078      	str	r0, [r7, #4]
    { return typename iterator_traits<_Iter>::iterator_category(); }
 8003a82:	bf00      	nop
 8003a84:	4618      	mov	r0, r3
 8003a86:	370c      	adds	r7, #12
 8003a88:	46bd      	mov	sp, r7
 8003a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a8e:	4770      	bx	lr

08003a90 <_ZSt10__distanceIPKiENSt15iterator_traitsIT_E15difference_typeES3_S3_St26random_access_iterator_tag>:
    __distance(_RandomAccessIterator __first, _RandomAccessIterator __last,
 8003a90:	b480      	push	{r7}
 8003a92:	b085      	sub	sp, #20
 8003a94:	af00      	add	r7, sp, #0
 8003a96:	60f8      	str	r0, [r7, #12]
 8003a98:	60b9      	str	r1, [r7, #8]
 8003a9a:	713a      	strb	r2, [r7, #4]
      return __last - __first;
 8003a9c:	68ba      	ldr	r2, [r7, #8]
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	1ad3      	subs	r3, r2, r3
 8003aa2:	109b      	asrs	r3, r3, #2
    }
 8003aa4:	4618      	mov	r0, r3
 8003aa6:	3714      	adds	r7, #20
 8003aa8:	46bd      	mov	sp, r7
 8003aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aae:	4770      	bx	lr

08003ab0 <_ZNSt6vectorIiSaIiEE11_S_max_sizeERKS0_>:

      static _GLIBCXX20_CONSTEXPR size_type
      _S_max_size(const _Tp_alloc_type& __a) _GLIBCXX_NOEXCEPT
 8003ab0:	b580      	push	{r7, lr}
 8003ab2:	b084      	sub	sp, #16
 8003ab4:	af00      	add	r7, sp, #0
 8003ab6:	6078      	str	r0, [r7, #4]
      {
	// std::distance(begin(), end()) cannot be greater than PTRDIFF_MAX,
	// and realistically we can't store more than PTRDIFF_MAX/sizeof(T)
	// (even if std::allocator_traits::max_size says we can).
	const size_t __diffmax
 8003ab8:	f06f 4360 	mvn.w	r3, #3758096384	@ 0xe0000000
 8003abc:	60fb      	str	r3, [r7, #12]
	  = __gnu_cxx::__numeric_traits<ptrdiff_t>::__max / sizeof(_Tp);
	const size_t __allocmax = _Alloc_traits::max_size(__a);
 8003abe:	6878      	ldr	r0, [r7, #4]
 8003ac0:	f000 f9f0 	bl	8003ea4 <_ZNSt16allocator_traitsISaIiEE8max_sizeERKS0_>
 8003ac4:	4603      	mov	r3, r0
 8003ac6:	60bb      	str	r3, [r7, #8]
	return (std::min)(__diffmax, __allocmax);
 8003ac8:	f107 0208 	add.w	r2, r7, #8
 8003acc:	f107 030c 	add.w	r3, r7, #12
 8003ad0:	4611      	mov	r1, r2
 8003ad2:	4618      	mov	r0, r3
 8003ad4:	f000 f9f2 	bl	8003ebc <_ZSt3minIjERKT_S2_S2_>
 8003ad8:	4603      	mov	r3, r0
 8003ada:	681b      	ldr	r3, [r3, #0]
      }
 8003adc:	4618      	mov	r0, r3
 8003ade:	3710      	adds	r7, #16
 8003ae0:	46bd      	mov	sp, r7
 8003ae2:	bd80      	pop	{r7, pc}

08003ae4 <_ZNSt16allocator_traitsISaIiEE8allocateERS0_j>:
      allocate(allocator_type& __a, size_type __n)
 8003ae4:	b580      	push	{r7, lr}
 8003ae6:	b082      	sub	sp, #8
 8003ae8:	af00      	add	r7, sp, #0
 8003aea:	6078      	str	r0, [r7, #4]
 8003aec:	6039      	str	r1, [r7, #0]
      { return __a.allocate(__n); }
 8003aee:	2200      	movs	r2, #0
 8003af0:	6839      	ldr	r1, [r7, #0]
 8003af2:	6878      	ldr	r0, [r7, #4]
 8003af4:	f000 f9f6 	bl	8003ee4 <_ZNSt15__new_allocatorIiE8allocateEjPKv>
 8003af8:	4603      	mov	r3, r0
 8003afa:	4618      	mov	r0, r3
 8003afc:	3708      	adds	r7, #8
 8003afe:	46bd      	mov	sp, r7
 8003b00:	bd80      	pop	{r7, pc}

08003b02 <_ZSt18uninitialized_copyIPKiPiET0_T_S4_S3_>:
    uninitialized_copy(_InputIterator __first, _InputIterator __last,
 8003b02:	b580      	push	{r7, lr}
 8003b04:	b086      	sub	sp, #24
 8003b06:	af00      	add	r7, sp, #0
 8003b08:	60f8      	str	r0, [r7, #12]
 8003b0a:	60b9      	str	r1, [r7, #8]
 8003b0c:	607a      	str	r2, [r7, #4]
      const bool __can_memmove = __is_trivial(_ValueType1);
 8003b0e:	2301      	movs	r3, #1
 8003b10:	75fb      	strb	r3, [r7, #23]
      const bool __assignable
 8003b12:	2301      	movs	r3, #1
 8003b14:	75bb      	strb	r3, [r7, #22]
	__uninit_copy(__first, __last, __result);
 8003b16:	687a      	ldr	r2, [r7, #4]
 8003b18:	68b9      	ldr	r1, [r7, #8]
 8003b1a:	68f8      	ldr	r0, [r7, #12]
 8003b1c:	f000 fa0b 	bl	8003f36 <_ZNSt20__uninitialized_copyILb1EE13__uninit_copyIPKiPiEET0_T_S6_S5_>
 8003b20:	4603      	mov	r3, r0
    }
 8003b22:	4618      	mov	r0, r3
 8003b24:	3718      	adds	r7, #24
 8003b26:	46bd      	mov	sp, r7
 8003b28:	bd80      	pop	{r7, pc}

08003b2a <_ZNSt12_Destroy_auxILb1EE9__destroyIPiEEvT_S3_>:
        __destroy(_ForwardIterator, _ForwardIterator) { }
 8003b2a:	b480      	push	{r7}
 8003b2c:	b083      	sub	sp, #12
 8003b2e:	af00      	add	r7, sp, #0
 8003b30:	6078      	str	r0, [r7, #4]
 8003b32:	6039      	str	r1, [r7, #0]
 8003b34:	bf00      	nop
 8003b36:	370c      	adds	r7, #12
 8003b38:	46bd      	mov	sp, r7
 8003b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b3e:	4770      	bx	lr

08003b40 <_ZNSt12_Vector_baseI11LaserSensorSaIS0_EE17_Vector_impl_dataC1Ev>:
	_Vector_impl_data() _GLIBCXX_NOEXCEPT
 8003b40:	b480      	push	{r7}
 8003b42:	b083      	sub	sp, #12
 8003b44:	af00      	add	r7, sp, #0
 8003b46:	6078      	str	r0, [r7, #4]
	: _M_start(), _M_finish(), _M_end_of_storage()
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	2200      	movs	r2, #0
 8003b4c:	601a      	str	r2, [r3, #0]
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	2200      	movs	r2, #0
 8003b52:	605a      	str	r2, [r3, #4]
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	2200      	movs	r2, #0
 8003b58:	609a      	str	r2, [r3, #8]
	{ }
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	4618      	mov	r0, r3
 8003b5e:	370c      	adds	r7, #12
 8003b60:	46bd      	mov	sp, r7
 8003b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b66:	4770      	bx	lr

08003b68 <_ZSt19__iterator_categoryIPK11LaserSensorENSt15iterator_traitsIT_E17iterator_categoryERKS4_>:
    __iterator_category(const _Iter&)
 8003b68:	b480      	push	{r7}
 8003b6a:	b083      	sub	sp, #12
 8003b6c:	af00      	add	r7, sp, #0
 8003b6e:	6078      	str	r0, [r7, #4]
    { return typename iterator_traits<_Iter>::iterator_category(); }
 8003b70:	bf00      	nop
 8003b72:	4618      	mov	r0, r3
 8003b74:	370c      	adds	r7, #12
 8003b76:	46bd      	mov	sp, r7
 8003b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b7c:	4770      	bx	lr
	...

08003b80 <_ZSt10__distanceIPK11LaserSensorENSt15iterator_traitsIT_E15difference_typeES4_S4_St26random_access_iterator_tag>:
    __distance(_RandomAccessIterator __first, _RandomAccessIterator __last,
 8003b80:	b480      	push	{r7}
 8003b82:	b085      	sub	sp, #20
 8003b84:	af00      	add	r7, sp, #0
 8003b86:	60f8      	str	r0, [r7, #12]
 8003b88:	60b9      	str	r1, [r7, #8]
 8003b8a:	713a      	strb	r2, [r7, #4]
      return __last - __first;
 8003b8c:	68ba      	ldr	r2, [r7, #8]
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	1ad3      	subs	r3, r2, r3
 8003b92:	109b      	asrs	r3, r3, #2
 8003b94:	4a04      	ldr	r2, [pc, #16]	@ (8003ba8 <_ZSt10__distanceIPK11LaserSensorENSt15iterator_traitsIT_E15difference_typeES4_S4_St26random_access_iterator_tag+0x28>)
 8003b96:	fb02 f303 	mul.w	r3, r2, r3
    }
 8003b9a:	4618      	mov	r0, r3
 8003b9c:	3714      	adds	r7, #20
 8003b9e:	46bd      	mov	sp, r7
 8003ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ba4:	4770      	bx	lr
 8003ba6:	bf00      	nop
 8003ba8:	b6db6db7 	.word	0xb6db6db7

08003bac <_ZNSt6vectorI11LaserSensorSaIS0_EE11_S_max_sizeERKS1_>:
      _S_max_size(const _Tp_alloc_type& __a) _GLIBCXX_NOEXCEPT
 8003bac:	b580      	push	{r7, lr}
 8003bae:	b084      	sub	sp, #16
 8003bb0:	af00      	add	r7, sp, #0
 8003bb2:	6078      	str	r0, [r7, #4]
	const size_t __diffmax
 8003bb4:	4b0a      	ldr	r3, [pc, #40]	@ (8003be0 <_ZNSt6vectorI11LaserSensorSaIS0_EE11_S_max_sizeERKS1_+0x34>)
 8003bb6:	60fb      	str	r3, [r7, #12]
	const size_t __allocmax = _Alloc_traits::max_size(__a);
 8003bb8:	6878      	ldr	r0, [r7, #4]
 8003bba:	f000 f9cc 	bl	8003f56 <_ZNSt16allocator_traitsISaI11LaserSensorEE8max_sizeERKS1_>
 8003bbe:	4603      	mov	r3, r0
 8003bc0:	60bb      	str	r3, [r7, #8]
	return (std::min)(__diffmax, __allocmax);
 8003bc2:	f107 0208 	add.w	r2, r7, #8
 8003bc6:	f107 030c 	add.w	r3, r7, #12
 8003bca:	4611      	mov	r1, r2
 8003bcc:	4618      	mov	r0, r3
 8003bce:	f000 f975 	bl	8003ebc <_ZSt3minIjERKT_S2_S2_>
 8003bd2:	4603      	mov	r3, r0
 8003bd4:	681b      	ldr	r3, [r3, #0]
      }
 8003bd6:	4618      	mov	r0, r3
 8003bd8:	3710      	adds	r7, #16
 8003bda:	46bd      	mov	sp, r7
 8003bdc:	bd80      	pop	{r7, pc}
 8003bde:	bf00      	nop
 8003be0:	04924924 	.word	0x04924924

08003be4 <_ZNSt16allocator_traitsISaI11LaserSensorEE8allocateERS1_j>:
      allocate(allocator_type& __a, size_type __n)
 8003be4:	b580      	push	{r7, lr}
 8003be6:	b082      	sub	sp, #8
 8003be8:	af00      	add	r7, sp, #0
 8003bea:	6078      	str	r0, [r7, #4]
 8003bec:	6039      	str	r1, [r7, #0]
      { return __a.allocate(__n); }
 8003bee:	2200      	movs	r2, #0
 8003bf0:	6839      	ldr	r1, [r7, #0]
 8003bf2:	6878      	ldr	r0, [r7, #4]
 8003bf4:	f000 f9bc 	bl	8003f70 <_ZNSt15__new_allocatorI11LaserSensorE8allocateEjPKv>
 8003bf8:	4603      	mov	r3, r0
 8003bfa:	4618      	mov	r0, r3
 8003bfc:	3708      	adds	r7, #8
 8003bfe:	46bd      	mov	sp, r7
 8003c00:	bd80      	pop	{r7, pc}

08003c02 <_ZSt18uninitialized_copyIPK11LaserSensorPS0_ET0_T_S5_S4_>:
    uninitialized_copy(_InputIterator __first, _InputIterator __last,
 8003c02:	b580      	push	{r7, lr}
 8003c04:	b086      	sub	sp, #24
 8003c06:	af00      	add	r7, sp, #0
 8003c08:	60f8      	str	r0, [r7, #12]
 8003c0a:	60b9      	str	r1, [r7, #8]
 8003c0c:	607a      	str	r2, [r7, #4]
      const bool __can_memmove = __is_trivial(_ValueType1);
 8003c0e:	2300      	movs	r3, #0
 8003c10:	75fb      	strb	r3, [r7, #23]
      const bool __assignable
 8003c12:	2300      	movs	r3, #0
 8003c14:	75bb      	strb	r3, [r7, #22]
	__uninit_copy(__first, __last, __result);
 8003c16:	687a      	ldr	r2, [r7, #4]
 8003c18:	68b9      	ldr	r1, [r7, #8]
 8003c1a:	68f8      	ldr	r0, [r7, #12]
 8003c1c:	f000 f9d6 	bl	8003fcc <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyIPK11LaserSensorPS2_EET0_T_S7_S6_>
 8003c20:	4603      	mov	r3, r0
    }
 8003c22:	4618      	mov	r0, r3
 8003c24:	3718      	adds	r7, #24
 8003c26:	46bd      	mov	sp, r7
 8003c28:	bd80      	pop	{r7, pc}

08003c2a <_ZNSt12_Destroy_auxILb0EE9__destroyIP11LaserSensorEEvT_S4_>:
	__destroy(_ForwardIterator __first, _ForwardIterator __last)
 8003c2a:	b580      	push	{r7, lr}
 8003c2c:	b082      	sub	sp, #8
 8003c2e:	af00      	add	r7, sp, #0
 8003c30:	6078      	str	r0, [r7, #4]
 8003c32:	6039      	str	r1, [r7, #0]
	  for (; __first != __last; ++__first)
 8003c34:	e009      	b.n	8003c4a <_ZNSt12_Destroy_auxILb0EE9__destroyIP11LaserSensorEEvT_S4_+0x20>
	    std::_Destroy(std::__addressof(*__first));
 8003c36:	6878      	ldr	r0, [r7, #4]
 8003c38:	f000 f9d8 	bl	8003fec <_ZSt11__addressofI11LaserSensorEPT_RS1_>
 8003c3c:	4603      	mov	r3, r0
 8003c3e:	4618      	mov	r0, r3
 8003c40:	f000 f9df 	bl	8004002 <_ZSt8_DestroyI11LaserSensorEvPT_>
	  for (; __first != __last; ++__first)
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	331c      	adds	r3, #28
 8003c48:	607b      	str	r3, [r7, #4]
 8003c4a:	687a      	ldr	r2, [r7, #4]
 8003c4c:	683b      	ldr	r3, [r7, #0]
 8003c4e:	429a      	cmp	r2, r3
 8003c50:	d1f1      	bne.n	8003c36 <_ZNSt12_Destroy_auxILb0EE9__destroyIP11LaserSensorEEvT_S4_+0xc>
	}
 8003c52:	bf00      	nop
 8003c54:	bf00      	nop
 8003c56:	3708      	adds	r7, #8
 8003c58:	46bd      	mov	sp, r7
 8003c5a:	bd80      	pop	{r7, pc}

08003c5c <_ZNSt15__new_allocatorI11LaserSensorE10deallocateEPS0_j>:
	return static_cast<_Tp*>(_GLIBCXX_OPERATOR_NEW(__n * sizeof(_Tp)));
      }

      // __p is not permitted to be a null pointer.
      void
      deallocate(_Tp* __p, size_type __n __attribute__ ((__unused__)))
 8003c5c:	b580      	push	{r7, lr}
 8003c5e:	b084      	sub	sp, #16
 8003c60:	af00      	add	r7, sp, #0
 8003c62:	60f8      	str	r0, [r7, #12]
 8003c64:	60b9      	str	r1, [r7, #8]
 8003c66:	607a      	str	r2, [r7, #4]
	    _GLIBCXX_OPERATOR_DELETE(_GLIBCXX_SIZED_DEALLOC(__p, __n),
				     std::align_val_t(alignof(_Tp)));
	    return;
	  }
#endif
	_GLIBCXX_OPERATOR_DELETE(_GLIBCXX_SIZED_DEALLOC(__p, __n));
 8003c68:	687a      	ldr	r2, [r7, #4]
 8003c6a:	4613      	mov	r3, r2
 8003c6c:	00db      	lsls	r3, r3, #3
 8003c6e:	1a9b      	subs	r3, r3, r2
 8003c70:	009b      	lsls	r3, r3, #2
 8003c72:	4619      	mov	r1, r3
 8003c74:	68b8      	ldr	r0, [r7, #8]
 8003c76:	f005 fa85 	bl	8009184 <_ZdlPvj>
      }
 8003c7a:	bf00      	nop
 8003c7c:	3710      	adds	r7, #16
 8003c7e:	46bd      	mov	sp, r7
 8003c80:	bd80      	pop	{r7, pc}

08003c82 <_ZNSt15__new_allocatorImEC1Ev>:
      __new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 8003c82:	b480      	push	{r7}
 8003c84:	b083      	sub	sp, #12
 8003c86:	af00      	add	r7, sp, #0
 8003c88:	6078      	str	r0, [r7, #4]
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	4618      	mov	r0, r3
 8003c8e:	370c      	adds	r7, #12
 8003c90:	46bd      	mov	sp, r7
 8003c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c96:	4770      	bx	lr

08003c98 <_ZNSt15__new_allocatorImED1Ev>:
      ~__new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 8003c98:	b480      	push	{r7}
 8003c9a:	b083      	sub	sp, #12
 8003c9c:	af00      	add	r7, sp, #0
 8003c9e:	6078      	str	r0, [r7, #4]
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	4618      	mov	r0, r3
 8003ca4:	370c      	adds	r7, #12
 8003ca6:	46bd      	mov	sp, r7
 8003ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cac:	4770      	bx	lr

08003cae <_ZNSaImEC1ERKS_>:
      allocator(const allocator& __a) _GLIBCXX_NOTHROW
 8003cae:	b580      	push	{r7, lr}
 8003cb0:	b082      	sub	sp, #8
 8003cb2:	af00      	add	r7, sp, #0
 8003cb4:	6078      	str	r0, [r7, #4]
 8003cb6:	6039      	str	r1, [r7, #0]
      : __allocator_base<_Tp>(__a) { }
 8003cb8:	6839      	ldr	r1, [r7, #0]
 8003cba:	6878      	ldr	r0, [r7, #4]
 8003cbc:	f000 f9ac 	bl	8004018 <_ZNSt15__new_allocatorImEC1ERKS0_>
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	4618      	mov	r0, r3
 8003cc4:	3708      	adds	r7, #8
 8003cc6:	46bd      	mov	sp, r7
 8003cc8:	bd80      	pop	{r7, pc}

08003cca <_ZNSt13_Bvector_baseISaIbEE18_Bvector_impl_dataC1Ev>:
	_Bvector_impl_data() _GLIBCXX_NOEXCEPT
 8003cca:	b580      	push	{r7, lr}
 8003ccc:	b082      	sub	sp, #8
 8003cce:	af00      	add	r7, sp, #0
 8003cd0:	6078      	str	r0, [r7, #4]
	: _M_start(), _M_finish(), _M_end_of_storage()
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	4618      	mov	r0, r3
 8003cd6:	f7fe f8e3 	bl	8001ea0 <_ZNSt13_Bit_iteratorC1Ev>
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	3308      	adds	r3, #8
 8003cde:	4618      	mov	r0, r3
 8003ce0:	f7fe f8de 	bl	8001ea0 <_ZNSt13_Bit_iteratorC1Ev>
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	2200      	movs	r2, #0
 8003ce8:	611a      	str	r2, [r3, #16]
	{ }
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	4618      	mov	r0, r3
 8003cee:	3708      	adds	r7, #8
 8003cf0:	46bd      	mov	sp, r7
 8003cf2:	bd80      	pop	{r7, pc}

08003cf4 <_ZNKSt13_Bvector_baseISaIbEE13_Bvector_impl11_M_end_addrEv>:
	_M_end_addr() const _GLIBCXX_NOEXCEPT
 8003cf4:	b580      	push	{r7, lr}
 8003cf6:	b082      	sub	sp, #8
 8003cf8:	af00      	add	r7, sp, #0
 8003cfa:	6078      	str	r0, [r7, #4]
	  if (this->_M_end_of_storage)
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	691b      	ldr	r3, [r3, #16]
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d008      	beq.n	8003d16 <_ZNKSt13_Bvector_baseISaIbEE13_Bvector_impl11_M_end_addrEv+0x22>
	    return std::__addressof(this->_M_end_of_storage[-1]) + 1;
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	691b      	ldr	r3, [r3, #16]
 8003d08:	3b04      	subs	r3, #4
 8003d0a:	4618      	mov	r0, r3
 8003d0c:	f000 f867 	bl	8003dde <_ZSt11__addressofImEPT_RS0_>
 8003d10:	4603      	mov	r3, r0
 8003d12:	3304      	adds	r3, #4
 8003d14:	e000      	b.n	8003d18 <_ZNKSt13_Bvector_baseISaIbEE13_Bvector_impl11_M_end_addrEv+0x24>
	  return 0;
 8003d16:	2300      	movs	r3, #0
	}
 8003d18:	4618      	mov	r0, r3
 8003d1a:	3708      	adds	r7, #8
 8003d1c:	46bd      	mov	sp, r7
 8003d1e:	bd80      	pop	{r7, pc}

08003d20 <_ZNSt16allocator_traitsISaImEE10deallocateERS0_Pmj>:
      deallocate(allocator_type& __a, pointer __p, size_type __n)
 8003d20:	b580      	push	{r7, lr}
 8003d22:	b084      	sub	sp, #16
 8003d24:	af00      	add	r7, sp, #0
 8003d26:	60f8      	str	r0, [r7, #12]
 8003d28:	60b9      	str	r1, [r7, #8]
 8003d2a:	607a      	str	r2, [r7, #4]
      { __a.deallocate(__p, __n); }
 8003d2c:	687a      	ldr	r2, [r7, #4]
 8003d2e:	68b9      	ldr	r1, [r7, #8]
 8003d30:	68f8      	ldr	r0, [r7, #12]
 8003d32:	f000 f97d 	bl	8004030 <_ZNSt15__new_allocatorImE10deallocateEPmj>
 8003d36:	bf00      	nop
 8003d38:	3710      	adds	r7, #16
 8003d3a:	46bd      	mov	sp, r7
 8003d3c:	bd80      	pop	{r7, pc}

08003d3e <_ZNSt13_Bvector_baseISaIbEE18_Bvector_impl_data8_M_resetEv>:
	_M_reset() _GLIBCXX_NOEXCEPT
 8003d3e:	b5b0      	push	{r4, r5, r7, lr}
 8003d40:	b088      	sub	sp, #32
 8003d42:	af00      	add	r7, sp, #0
 8003d44:	6078      	str	r0, [r7, #4]
	{ *this = _Bvector_impl_data(); }
 8003d46:	f107 030c 	add.w	r3, r7, #12
 8003d4a:	4618      	mov	r0, r3
 8003d4c:	f7ff ffbd 	bl	8003cca <_ZNSt13_Bvector_baseISaIbEE18_Bvector_impl_dataC1Ev>
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	461d      	mov	r5, r3
 8003d54:	f107 040c 	add.w	r4, r7, #12
 8003d58:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003d5a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003d5c:	6823      	ldr	r3, [r4, #0]
 8003d5e:	602b      	str	r3, [r5, #0]
 8003d60:	bf00      	nop
 8003d62:	3720      	adds	r7, #32
 8003d64:	46bd      	mov	sp, r7
 8003d66:	bdb0      	pop	{r4, r5, r7, pc}

08003d68 <_ZSt19__iterator_categoryIPKbENSt15iterator_traitsIT_E17iterator_categoryERKS3_>:
    __iterator_category(const _Iter&)
 8003d68:	b480      	push	{r7}
 8003d6a:	b083      	sub	sp, #12
 8003d6c:	af00      	add	r7, sp, #0
 8003d6e:	6078      	str	r0, [r7, #4]
    { return typename iterator_traits<_Iter>::iterator_category(); }
 8003d70:	bf00      	nop
 8003d72:	4618      	mov	r0, r3
 8003d74:	370c      	adds	r7, #12
 8003d76:	46bd      	mov	sp, r7
 8003d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d7c:	4770      	bx	lr

08003d7e <_ZSt10__distanceIPKbENSt15iterator_traitsIT_E15difference_typeES3_S3_St26random_access_iterator_tag>:
    __distance(_RandomAccessIterator __first, _RandomAccessIterator __last,
 8003d7e:	b480      	push	{r7}
 8003d80:	b085      	sub	sp, #20
 8003d82:	af00      	add	r7, sp, #0
 8003d84:	60f8      	str	r0, [r7, #12]
 8003d86:	60b9      	str	r1, [r7, #8]
 8003d88:	713a      	strb	r2, [r7, #4]
      return __last - __first;
 8003d8a:	68ba      	ldr	r2, [r7, #8]
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	1ad3      	subs	r3, r2, r3
    }
 8003d90:	4618      	mov	r0, r3
 8003d92:	3714      	adds	r7, #20
 8003d94:	46bd      	mov	sp, r7
 8003d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d9a:	4770      	bx	lr

08003d9c <_ZNSt13_Bvector_baseISaIbEE11_M_allocateEj>:
      _M_allocate(size_t __n)
 8003d9c:	b590      	push	{r4, r7, lr}
 8003d9e:	b085      	sub	sp, #20
 8003da0:	af00      	add	r7, sp, #0
 8003da2:	6078      	str	r0, [r7, #4]
 8003da4:	6039      	str	r1, [r7, #0]
	_Bit_pointer __p = _Bit_alloc_traits::allocate(_M_impl, _S_nword(__n));
 8003da6:	687c      	ldr	r4, [r7, #4]
 8003da8:	6838      	ldr	r0, [r7, #0]
 8003daa:	f000 f80b 	bl	8003dc4 <_ZNSt13_Bvector_baseISaIbEE8_S_nwordEj>
 8003dae:	4603      	mov	r3, r0
 8003db0:	4619      	mov	r1, r3
 8003db2:	4620      	mov	r0, r4
 8003db4:	f000 f94c 	bl	8004050 <_ZNSt16allocator_traitsISaImEE8allocateERS0_j>
 8003db8:	60f8      	str	r0, [r7, #12]
	return __p;
 8003dba:	68fb      	ldr	r3, [r7, #12]
      }
 8003dbc:	4618      	mov	r0, r3
 8003dbe:	3714      	adds	r7, #20
 8003dc0:	46bd      	mov	sp, r7
 8003dc2:	bd90      	pop	{r4, r7, pc}

08003dc4 <_ZNSt13_Bvector_baseISaIbEE8_S_nwordEj>:
      _S_nword(size_t __n)
 8003dc4:	b480      	push	{r7}
 8003dc6:	b083      	sub	sp, #12
 8003dc8:	af00      	add	r7, sp, #0
 8003dca:	6078      	str	r0, [r7, #4]
      { return (__n + int(_S_word_bit) - 1) / int(_S_word_bit); }
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	331f      	adds	r3, #31
 8003dd0:	095b      	lsrs	r3, r3, #5
 8003dd2:	4618      	mov	r0, r3
 8003dd4:	370c      	adds	r7, #12
 8003dd6:	46bd      	mov	sp, r7
 8003dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ddc:	4770      	bx	lr

08003dde <_ZSt11__addressofImEPT_RS0_>:
   *  @brief Same as C++11 std::addressof
   *  @ingroup utilities
   */
  template<typename _Tp>
    inline _GLIBCXX_CONSTEXPR _Tp*
    __addressof(_Tp& __r) _GLIBCXX_NOEXCEPT
 8003dde:	b480      	push	{r7}
 8003de0:	b083      	sub	sp, #12
 8003de2:	af00      	add	r7, sp, #0
 8003de4:	6078      	str	r0, [r7, #4]
    { return __builtin_addressof(__r); }
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	4618      	mov	r0, r3
 8003dea:	370c      	adds	r7, #12
 8003dec:	46bd      	mov	sp, r7
 8003dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003df2:	4770      	bx	lr

08003df4 <_ZSt12__miter_baseIPKbET_S2_>:
  // Fallback implementation of the function in bits/stl_iterator.h used to
  // remove the move_iterator wrapper.
  template<typename _Iterator>
    _GLIBCXX20_CONSTEXPR
    inline _Iterator
    __miter_base(_Iterator __it)
 8003df4:	b480      	push	{r7}
 8003df6:	b083      	sub	sp, #12
 8003df8:	af00      	add	r7, sp, #0
 8003dfa:	6078      	str	r0, [r7, #4]
    { return __it; }
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	4618      	mov	r0, r3
 8003e00:	370c      	adds	r7, #12
 8003e02:	46bd      	mov	sp, r7
 8003e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e08:	4770      	bx	lr

08003e0a <_ZSt13__copy_move_aILb0EPKbSt13_Bit_iteratorET1_T0_S4_S3_>:
    __copy_move_a(_II __first, _II __last, _OI __result)
 8003e0a:	b082      	sub	sp, #8
 8003e0c:	b5b0      	push	{r4, r5, r7, lr}
 8003e0e:	b08a      	sub	sp, #40	@ 0x28
 8003e10:	af02      	add	r7, sp, #8
 8003e12:	60f8      	str	r0, [r7, #12]
 8003e14:	60b9      	str	r1, [r7, #8]
 8003e16:	607a      	str	r2, [r7, #4]
 8003e18:	637b      	str	r3, [r7, #52]	@ 0x34
      return std::__niter_wrap(__result,
 8003e1a:	68b8      	ldr	r0, [r7, #8]
 8003e1c:	f000 f927 	bl	800406e <_ZSt12__niter_baseIPKbET_S2_>
 8003e20:	4604      	mov	r4, r0
 8003e22:	6878      	ldr	r0, [r7, #4]
 8003e24:	f000 f923 	bl	800406e <_ZSt12__niter_baseIPKbET_S2_>
 8003e28:	4605      	mov	r5, r0
 8003e2a:	f107 0010 	add.w	r0, r7, #16
 8003e2e:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8003e32:	e893 0006 	ldmia.w	r3, {r1, r2}
 8003e36:	f000 f925 	bl	8004084 <_ZSt12__niter_baseISt13_Bit_iteratorET_S1_>
 8003e3a:	f107 0018 	add.w	r0, r7, #24
 8003e3e:	697b      	ldr	r3, [r7, #20]
 8003e40:	9300      	str	r3, [sp, #0]
 8003e42:	693b      	ldr	r3, [r7, #16]
 8003e44:	462a      	mov	r2, r5
 8003e46:	4621      	mov	r1, r4
 8003e48:	f000 f930 	bl	80040ac <_ZSt14__copy_move_a1ILb0EPKbSt13_Bit_iteratorET1_T0_S4_S3_>
 8003e4c:	68f8      	ldr	r0, [r7, #12]
 8003e4e:	f107 0134 	add.w	r1, r7, #52	@ 0x34
 8003e52:	f107 0318 	add.w	r3, r7, #24
 8003e56:	cb0c      	ldmia	r3, {r2, r3}
 8003e58:	f000 f940 	bl	80040dc <_ZSt12__niter_wrapISt13_Bit_iteratorET_RKS1_S1_>
					     std::__niter_base(__result)));
 8003e5c:	bf00      	nop
    }
 8003e5e:	68f8      	ldr	r0, [r7, #12]
 8003e60:	3720      	adds	r7, #32
 8003e62:	46bd      	mov	sp, r7
 8003e64:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 8003e68:	b002      	add	sp, #8
 8003e6a:	4770      	bx	lr

08003e6c <_ZNSt15__new_allocatorIiEC1ERKS0_>:
      __new_allocator(const __new_allocator&) _GLIBCXX_USE_NOEXCEPT { }
 8003e6c:	b480      	push	{r7}
 8003e6e:	b083      	sub	sp, #12
 8003e70:	af00      	add	r7, sp, #0
 8003e72:	6078      	str	r0, [r7, #4]
 8003e74:	6039      	str	r1, [r7, #0]
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	4618      	mov	r0, r3
 8003e7a:	370c      	adds	r7, #12
 8003e7c:	46bd      	mov	sp, r7
 8003e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e82:	4770      	bx	lr

08003e84 <_ZNSt15__new_allocatorIiE10deallocateEPij>:
      deallocate(_Tp* __p, size_type __n __attribute__ ((__unused__)))
 8003e84:	b580      	push	{r7, lr}
 8003e86:	b084      	sub	sp, #16
 8003e88:	af00      	add	r7, sp, #0
 8003e8a:	60f8      	str	r0, [r7, #12]
 8003e8c:	60b9      	str	r1, [r7, #8]
 8003e8e:	607a      	str	r2, [r7, #4]
	_GLIBCXX_OPERATOR_DELETE(_GLIBCXX_SIZED_DEALLOC(__p, __n));
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	009b      	lsls	r3, r3, #2
 8003e94:	4619      	mov	r1, r3
 8003e96:	68b8      	ldr	r0, [r7, #8]
 8003e98:	f005 f974 	bl	8009184 <_ZdlPvj>
      }
 8003e9c:	bf00      	nop
 8003e9e:	3710      	adds	r7, #16
 8003ea0:	46bd      	mov	sp, r7
 8003ea2:	bd80      	pop	{r7, pc}

08003ea4 <_ZNSt16allocator_traitsISaIiEE8max_sizeERKS0_>:
      max_size(const allocator_type& __a __attribute__((__unused__))) noexcept
 8003ea4:	b580      	push	{r7, lr}
 8003ea6:	b082      	sub	sp, #8
 8003ea8:	af00      	add	r7, sp, #0
 8003eaa:	6078      	str	r0, [r7, #4]
	return __a.max_size();
 8003eac:	6878      	ldr	r0, [r7, #4]
 8003eae:	f000 f92a 	bl	8004106 <_ZNKSt15__new_allocatorIiE8max_sizeEv>
 8003eb2:	4603      	mov	r3, r0
      }
 8003eb4:	4618      	mov	r0, r3
 8003eb6:	3708      	adds	r7, #8
 8003eb8:	46bd      	mov	sp, r7
 8003eba:	bd80      	pop	{r7, pc}

08003ebc <_ZSt3minIjERKT_S2_S2_>:
    min(const _Tp& __a, const _Tp& __b)
 8003ebc:	b480      	push	{r7}
 8003ebe:	b083      	sub	sp, #12
 8003ec0:	af00      	add	r7, sp, #0
 8003ec2:	6078      	str	r0, [r7, #4]
 8003ec4:	6039      	str	r1, [r7, #0]
      if (__b < __a)
 8003ec6:	683b      	ldr	r3, [r7, #0]
 8003ec8:	681a      	ldr	r2, [r3, #0]
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	429a      	cmp	r2, r3
 8003ed0:	d201      	bcs.n	8003ed6 <_ZSt3minIjERKT_S2_S2_+0x1a>
	return __b;
 8003ed2:	683b      	ldr	r3, [r7, #0]
 8003ed4:	e000      	b.n	8003ed8 <_ZSt3minIjERKT_S2_S2_+0x1c>
      return __a;
 8003ed6:	687b      	ldr	r3, [r7, #4]
    }
 8003ed8:	4618      	mov	r0, r3
 8003eda:	370c      	adds	r7, #12
 8003edc:	46bd      	mov	sp, r7
 8003ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ee2:	4770      	bx	lr

08003ee4 <_ZNSt15__new_allocatorIiE8allocateEjPKv>:
      allocate(size_type __n, const void* = static_cast<const void*>(0))
 8003ee4:	b580      	push	{r7, lr}
 8003ee6:	b084      	sub	sp, #16
 8003ee8:	af00      	add	r7, sp, #0
 8003eea:	60f8      	str	r0, [r7, #12]
 8003eec:	60b9      	str	r1, [r7, #8]
 8003eee:	607a      	str	r2, [r7, #4]
	if (__builtin_expect(__n > this->_M_max_size(), false))
 8003ef0:	68f8      	ldr	r0, [r7, #12]
 8003ef2:	f000 f914 	bl	800411e <_ZNKSt15__new_allocatorIiE11_M_max_sizeEv>
 8003ef6:	4602      	mov	r2, r0
 8003ef8:	68bb      	ldr	r3, [r7, #8]
 8003efa:	4293      	cmp	r3, r2
 8003efc:	bf8c      	ite	hi
 8003efe:	2301      	movhi	r3, #1
 8003f00:	2300      	movls	r3, #0
 8003f02:	b2db      	uxtb	r3, r3
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	bf14      	ite	ne
 8003f08:	2301      	movne	r3, #1
 8003f0a:	2300      	moveq	r3, #0
 8003f0c:	b2db      	uxtb	r3, r3
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	d007      	beq.n	8003f22 <_ZNSt15__new_allocatorIiE8allocateEjPKv+0x3e>
	    if (__n > (std::size_t(-1) / sizeof(_Tp)))
 8003f12:	68bb      	ldr	r3, [r7, #8]
 8003f14:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003f18:	d301      	bcc.n	8003f1e <_ZNSt15__new_allocatorIiE8allocateEjPKv+0x3a>
	      std::__throw_bad_array_new_length();
 8003f1a:	f005 f949 	bl	80091b0 <_ZSt28__throw_bad_array_new_lengthv>
	    std::__throw_bad_alloc();
 8003f1e:	f005 f944 	bl	80091aa <_ZSt17__throw_bad_allocv>
	return static_cast<_Tp*>(_GLIBCXX_OPERATOR_NEW(__n * sizeof(_Tp)));
 8003f22:	68bb      	ldr	r3, [r7, #8]
 8003f24:	009b      	lsls	r3, r3, #2
 8003f26:	4618      	mov	r0, r3
 8003f28:	f005 f92e 	bl	8009188 <_Znwj>
 8003f2c:	4603      	mov	r3, r0
      }
 8003f2e:	4618      	mov	r0, r3
 8003f30:	3710      	adds	r7, #16
 8003f32:	46bd      	mov	sp, r7
 8003f34:	bd80      	pop	{r7, pc}

08003f36 <_ZNSt20__uninitialized_copyILb1EE13__uninit_copyIPKiPiEET0_T_S6_S5_>:
        __uninit_copy(_InputIterator __first, _InputIterator __last,
 8003f36:	b580      	push	{r7, lr}
 8003f38:	b084      	sub	sp, #16
 8003f3a:	af00      	add	r7, sp, #0
 8003f3c:	60f8      	str	r0, [r7, #12]
 8003f3e:	60b9      	str	r1, [r7, #8]
 8003f40:	607a      	str	r2, [r7, #4]
        { return std::copy(__first, __last, __result); }
 8003f42:	687a      	ldr	r2, [r7, #4]
 8003f44:	68b9      	ldr	r1, [r7, #8]
 8003f46:	68f8      	ldr	r0, [r7, #12]
 8003f48:	f000 f8f5 	bl	8004136 <_ZSt4copyIPKiPiET0_T_S4_S3_>
 8003f4c:	4603      	mov	r3, r0
 8003f4e:	4618      	mov	r0, r3
 8003f50:	3710      	adds	r7, #16
 8003f52:	46bd      	mov	sp, r7
 8003f54:	bd80      	pop	{r7, pc}

08003f56 <_ZNSt16allocator_traitsISaI11LaserSensorEE8max_sizeERKS1_>:
      max_size(const allocator_type& __a __attribute__((__unused__))) noexcept
 8003f56:	b580      	push	{r7, lr}
 8003f58:	b082      	sub	sp, #8
 8003f5a:	af00      	add	r7, sp, #0
 8003f5c:	6078      	str	r0, [r7, #4]
	return __a.max_size();
 8003f5e:	6878      	ldr	r0, [r7, #4]
 8003f60:	f000 f901 	bl	8004166 <_ZNKSt15__new_allocatorI11LaserSensorE8max_sizeEv>
 8003f64:	4603      	mov	r3, r0
      }
 8003f66:	4618      	mov	r0, r3
 8003f68:	3708      	adds	r7, #8
 8003f6a:	46bd      	mov	sp, r7
 8003f6c:	bd80      	pop	{r7, pc}
	...

08003f70 <_ZNSt15__new_allocatorI11LaserSensorE8allocateEjPKv>:
      allocate(size_type __n, const void* = static_cast<const void*>(0))
 8003f70:	b580      	push	{r7, lr}
 8003f72:	b084      	sub	sp, #16
 8003f74:	af00      	add	r7, sp, #0
 8003f76:	60f8      	str	r0, [r7, #12]
 8003f78:	60b9      	str	r1, [r7, #8]
 8003f7a:	607a      	str	r2, [r7, #4]
	if (__builtin_expect(__n > this->_M_max_size(), false))
 8003f7c:	68f8      	ldr	r0, [r7, #12]
 8003f7e:	f000 f8ff 	bl	8004180 <_ZNKSt15__new_allocatorI11LaserSensorE11_M_max_sizeEv>
 8003f82:	4602      	mov	r2, r0
 8003f84:	68bb      	ldr	r3, [r7, #8]
 8003f86:	4293      	cmp	r3, r2
 8003f88:	bf8c      	ite	hi
 8003f8a:	2301      	movhi	r3, #1
 8003f8c:	2300      	movls	r3, #0
 8003f8e:	b2db      	uxtb	r3, r3
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	bf14      	ite	ne
 8003f94:	2301      	movne	r3, #1
 8003f96:	2300      	moveq	r3, #0
 8003f98:	b2db      	uxtb	r3, r3
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d007      	beq.n	8003fae <_ZNSt15__new_allocatorI11LaserSensorE8allocateEjPKv+0x3e>
	    if (__n > (std::size_t(-1) / sizeof(_Tp)))
 8003f9e:	68bb      	ldr	r3, [r7, #8]
 8003fa0:	4a09      	ldr	r2, [pc, #36]	@ (8003fc8 <_ZNSt15__new_allocatorI11LaserSensorE8allocateEjPKv+0x58>)
 8003fa2:	4293      	cmp	r3, r2
 8003fa4:	d901      	bls.n	8003faa <_ZNSt15__new_allocatorI11LaserSensorE8allocateEjPKv+0x3a>
	      std::__throw_bad_array_new_length();
 8003fa6:	f005 f903 	bl	80091b0 <_ZSt28__throw_bad_array_new_lengthv>
	    std::__throw_bad_alloc();
 8003faa:	f005 f8fe 	bl	80091aa <_ZSt17__throw_bad_allocv>
	return static_cast<_Tp*>(_GLIBCXX_OPERATOR_NEW(__n * sizeof(_Tp)));
 8003fae:	68ba      	ldr	r2, [r7, #8]
 8003fb0:	4613      	mov	r3, r2
 8003fb2:	00db      	lsls	r3, r3, #3
 8003fb4:	1a9b      	subs	r3, r3, r2
 8003fb6:	009b      	lsls	r3, r3, #2
 8003fb8:	4618      	mov	r0, r3
 8003fba:	f005 f8e5 	bl	8009188 <_Znwj>
 8003fbe:	4603      	mov	r3, r0
      }
 8003fc0:	4618      	mov	r0, r3
 8003fc2:	3710      	adds	r7, #16
 8003fc4:	46bd      	mov	sp, r7
 8003fc6:	bd80      	pop	{r7, pc}
 8003fc8:	09249249 	.word	0x09249249

08003fcc <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyIPK11LaserSensorPS2_EET0_T_S7_S6_>:
        __uninit_copy(_InputIterator __first, _InputIterator __last,
 8003fcc:	b580      	push	{r7, lr}
 8003fce:	b084      	sub	sp, #16
 8003fd0:	af00      	add	r7, sp, #0
 8003fd2:	60f8      	str	r0, [r7, #12]
 8003fd4:	60b9      	str	r1, [r7, #8]
 8003fd6:	607a      	str	r2, [r7, #4]
	{ return std::__do_uninit_copy(__first, __last, __result); }
 8003fd8:	687a      	ldr	r2, [r7, #4]
 8003fda:	68b9      	ldr	r1, [r7, #8]
 8003fdc:	68f8      	ldr	r0, [r7, #12]
 8003fde:	f000 f8dd 	bl	800419c <_ZSt16__do_uninit_copyIPK11LaserSensorPS0_ET0_T_S5_S4_>
 8003fe2:	4603      	mov	r3, r0
 8003fe4:	4618      	mov	r0, r3
 8003fe6:	3710      	adds	r7, #16
 8003fe8:	46bd      	mov	sp, r7
 8003fea:	bd80      	pop	{r7, pc}

08003fec <_ZSt11__addressofI11LaserSensorEPT_RS1_>:
    __addressof(_Tp& __r) _GLIBCXX_NOEXCEPT
 8003fec:	b480      	push	{r7}
 8003fee:	b083      	sub	sp, #12
 8003ff0:	af00      	add	r7, sp, #0
 8003ff2:	6078      	str	r0, [r7, #4]
    { return __builtin_addressof(__r); }
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	4618      	mov	r0, r3
 8003ff8:	370c      	adds	r7, #12
 8003ffa:	46bd      	mov	sp, r7
 8003ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004000:	4770      	bx	lr

08004002 <_ZSt8_DestroyI11LaserSensorEvPT_>:
    _Destroy(_Tp* __pointer)
 8004002:	b580      	push	{r7, lr}
 8004004:	b082      	sub	sp, #8
 8004006:	af00      	add	r7, sp, #0
 8004008:	6078      	str	r0, [r7, #4]
      __pointer->~_Tp();
 800400a:	6878      	ldr	r0, [r7, #4]
 800400c:	f7fd fd91 	bl	8001b32 <_ZN11LaserSensorD1Ev>
    }
 8004010:	bf00      	nop
 8004012:	3708      	adds	r7, #8
 8004014:	46bd      	mov	sp, r7
 8004016:	bd80      	pop	{r7, pc}

08004018 <_ZNSt15__new_allocatorImEC1ERKS0_>:
      __new_allocator(const __new_allocator&) _GLIBCXX_USE_NOEXCEPT { }
 8004018:	b480      	push	{r7}
 800401a:	b083      	sub	sp, #12
 800401c:	af00      	add	r7, sp, #0
 800401e:	6078      	str	r0, [r7, #4]
 8004020:	6039      	str	r1, [r7, #0]
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	4618      	mov	r0, r3
 8004026:	370c      	adds	r7, #12
 8004028:	46bd      	mov	sp, r7
 800402a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800402e:	4770      	bx	lr

08004030 <_ZNSt15__new_allocatorImE10deallocateEPmj>:
      deallocate(_Tp* __p, size_type __n __attribute__ ((__unused__)))
 8004030:	b580      	push	{r7, lr}
 8004032:	b084      	sub	sp, #16
 8004034:	af00      	add	r7, sp, #0
 8004036:	60f8      	str	r0, [r7, #12]
 8004038:	60b9      	str	r1, [r7, #8]
 800403a:	607a      	str	r2, [r7, #4]
	_GLIBCXX_OPERATOR_DELETE(_GLIBCXX_SIZED_DEALLOC(__p, __n));
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	009b      	lsls	r3, r3, #2
 8004040:	4619      	mov	r1, r3
 8004042:	68b8      	ldr	r0, [r7, #8]
 8004044:	f005 f89e 	bl	8009184 <_ZdlPvj>
      }
 8004048:	bf00      	nop
 800404a:	3710      	adds	r7, #16
 800404c:	46bd      	mov	sp, r7
 800404e:	bd80      	pop	{r7, pc}

08004050 <_ZNSt16allocator_traitsISaImEE8allocateERS0_j>:
      allocate(allocator_type& __a, size_type __n)
 8004050:	b580      	push	{r7, lr}
 8004052:	b082      	sub	sp, #8
 8004054:	af00      	add	r7, sp, #0
 8004056:	6078      	str	r0, [r7, #4]
 8004058:	6039      	str	r1, [r7, #0]
      { return __a.allocate(__n); }
 800405a:	2200      	movs	r2, #0
 800405c:	6839      	ldr	r1, [r7, #0]
 800405e:	6878      	ldr	r0, [r7, #4]
 8004060:	f000 f8bc 	bl	80041dc <_ZNSt15__new_allocatorImE8allocateEjPKv>
 8004064:	4603      	mov	r3, r0
 8004066:	4618      	mov	r0, r3
 8004068:	3708      	adds	r7, #8
 800406a:	46bd      	mov	sp, r7
 800406c:	bd80      	pop	{r7, pc}

0800406e <_ZSt12__niter_baseIPKbET_S2_>:
    __niter_base(_Iterator __it)
 800406e:	b480      	push	{r7}
 8004070:	b083      	sub	sp, #12
 8004072:	af00      	add	r7, sp, #0
 8004074:	6078      	str	r0, [r7, #4]
    { return __it; }
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	4618      	mov	r0, r3
 800407a:	370c      	adds	r7, #12
 800407c:	46bd      	mov	sp, r7
 800407e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004082:	4770      	bx	lr

08004084 <_ZSt12__niter_baseISt13_Bit_iteratorET_S1_>:
    __niter_base(_Iterator __it)
 8004084:	b480      	push	{r7}
 8004086:	b085      	sub	sp, #20
 8004088:	af00      	add	r7, sp, #0
 800408a:	60f8      	str	r0, [r7, #12]
 800408c:	1d3b      	adds	r3, r7, #4
 800408e:	e883 0006 	stmia.w	r3, {r1, r2}
    { return __it; }
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	461a      	mov	r2, r3
 8004096:	1d3b      	adds	r3, r7, #4
 8004098:	e893 0003 	ldmia.w	r3, {r0, r1}
 800409c:	e882 0003 	stmia.w	r2, {r0, r1}
 80040a0:	68f8      	ldr	r0, [r7, #12]
 80040a2:	3714      	adds	r7, #20
 80040a4:	46bd      	mov	sp, r7
 80040a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040aa:	4770      	bx	lr

080040ac <_ZSt14__copy_move_a1ILb0EPKbSt13_Bit_iteratorET1_T0_S4_S3_>:
    __copy_move_a1(_II __first, _II __last, _OI __result)
 80040ac:	b082      	sub	sp, #8
 80040ae:	b580      	push	{r7, lr}
 80040b0:	b086      	sub	sp, #24
 80040b2:	af02      	add	r7, sp, #8
 80040b4:	60f8      	str	r0, [r7, #12]
 80040b6:	60b9      	str	r1, [r7, #8]
 80040b8:	607a      	str	r2, [r7, #4]
 80040ba:	61fb      	str	r3, [r7, #28]
    { return std::__copy_move_a2<_IsMove>(__first, __last, __result); }
 80040bc:	68f8      	ldr	r0, [r7, #12]
 80040be:	6a3b      	ldr	r3, [r7, #32]
 80040c0:	9300      	str	r3, [sp, #0]
 80040c2:	69fb      	ldr	r3, [r7, #28]
 80040c4:	687a      	ldr	r2, [r7, #4]
 80040c6:	68b9      	ldr	r1, [r7, #8]
 80040c8:	f000 f8b1 	bl	800422e <_ZSt14__copy_move_a2ILb0EPKbSt13_Bit_iteratorET1_T0_S4_S3_>
 80040cc:	bf00      	nop
 80040ce:	68f8      	ldr	r0, [r7, #12]
 80040d0:	3710      	adds	r7, #16
 80040d2:	46bd      	mov	sp, r7
 80040d4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80040d8:	b002      	add	sp, #8
 80040da:	4770      	bx	lr

080040dc <_ZSt12__niter_wrapISt13_Bit_iteratorET_RKS1_S1_>:
    __niter_wrap(const _Iterator&, _Iterator __res)
 80040dc:	b480      	push	{r7}
 80040de:	b085      	sub	sp, #20
 80040e0:	af00      	add	r7, sp, #0
 80040e2:	60f8      	str	r0, [r7, #12]
 80040e4:	60b9      	str	r1, [r7, #8]
 80040e6:	4639      	mov	r1, r7
 80040e8:	e881 000c 	stmia.w	r1, {r2, r3}
    { return __res; }
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	461a      	mov	r2, r3
 80040f0:	463b      	mov	r3, r7
 80040f2:	e893 0003 	ldmia.w	r3, {r0, r1}
 80040f6:	e882 0003 	stmia.w	r2, {r0, r1}
 80040fa:	68f8      	ldr	r0, [r7, #12]
 80040fc:	3714      	adds	r7, #20
 80040fe:	46bd      	mov	sp, r7
 8004100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004104:	4770      	bx	lr

08004106 <_ZNKSt15__new_allocatorIiE8max_sizeEv>:
#undef _GLIBCXX_OPERATOR_DELETE
#undef _GLIBCXX_OPERATOR_NEW

#if __cplusplus <= 201703L
      size_type
      max_size() const _GLIBCXX_USE_NOEXCEPT
 8004106:	b580      	push	{r7, lr}
 8004108:	b082      	sub	sp, #8
 800410a:	af00      	add	r7, sp, #0
 800410c:	6078      	str	r0, [r7, #4]
      { return _M_max_size(); }
 800410e:	6878      	ldr	r0, [r7, #4]
 8004110:	f000 f805 	bl	800411e <_ZNKSt15__new_allocatorIiE11_M_max_sizeEv>
 8004114:	4603      	mov	r3, r0
 8004116:	4618      	mov	r0, r3
 8004118:	3708      	adds	r7, #8
 800411a:	46bd      	mov	sp, r7
 800411c:	bd80      	pop	{r7, pc}

0800411e <_ZNKSt15__new_allocatorIiE11_M_max_sizeEv>:
	{ return false; }
#endif

    private:
      _GLIBCXX_CONSTEXPR size_type
      _M_max_size() const _GLIBCXX_USE_NOEXCEPT
 800411e:	b480      	push	{r7}
 8004120:	b083      	sub	sp, #12
 8004122:	af00      	add	r7, sp, #0
 8004124:	6078      	str	r0, [r7, #4]
      {
#if __PTRDIFF_MAX__ < __SIZE_MAX__
	return std::size_t(__PTRDIFF_MAX__) / sizeof(_Tp);
 8004126:	f06f 4360 	mvn.w	r3, #3758096384	@ 0xe0000000
#else
	return std::size_t(-1) / sizeof(_Tp);
#endif
      }
 800412a:	4618      	mov	r0, r3
 800412c:	370c      	adds	r7, #12
 800412e:	46bd      	mov	sp, r7
 8004130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004134:	4770      	bx	lr

08004136 <_ZSt4copyIPKiPiET0_T_S4_S3_>:
    copy(_II __first, _II __last, _OI __result)
 8004136:	b590      	push	{r4, r7, lr}
 8004138:	b085      	sub	sp, #20
 800413a:	af00      	add	r7, sp, #0
 800413c:	60f8      	str	r0, [r7, #12]
 800413e:	60b9      	str	r1, [r7, #8]
 8004140:	607a      	str	r2, [r7, #4]
	     (std::__miter_base(__first), std::__miter_base(__last), __result);
 8004142:	68f8      	ldr	r0, [r7, #12]
 8004144:	f000 f88b 	bl	800425e <_ZSt12__miter_baseIPKiET_S2_>
 8004148:	4604      	mov	r4, r0
 800414a:	68b8      	ldr	r0, [r7, #8]
 800414c:	f000 f887 	bl	800425e <_ZSt12__miter_baseIPKiET_S2_>
 8004150:	4603      	mov	r3, r0
 8004152:	687a      	ldr	r2, [r7, #4]
 8004154:	4619      	mov	r1, r3
 8004156:	4620      	mov	r0, r4
 8004158:	f000 f88c 	bl	8004274 <_ZSt13__copy_move_aILb0EPKiPiET1_T0_S4_S3_>
 800415c:	4603      	mov	r3, r0
    }
 800415e:	4618      	mov	r0, r3
 8004160:	3714      	adds	r7, #20
 8004162:	46bd      	mov	sp, r7
 8004164:	bd90      	pop	{r4, r7, pc}

08004166 <_ZNKSt15__new_allocatorI11LaserSensorE8max_sizeEv>:
      max_size() const _GLIBCXX_USE_NOEXCEPT
 8004166:	b580      	push	{r7, lr}
 8004168:	b082      	sub	sp, #8
 800416a:	af00      	add	r7, sp, #0
 800416c:	6078      	str	r0, [r7, #4]
      { return _M_max_size(); }
 800416e:	6878      	ldr	r0, [r7, #4]
 8004170:	f000 f806 	bl	8004180 <_ZNKSt15__new_allocatorI11LaserSensorE11_M_max_sizeEv>
 8004174:	4603      	mov	r3, r0
 8004176:	4618      	mov	r0, r3
 8004178:	3708      	adds	r7, #8
 800417a:	46bd      	mov	sp, r7
 800417c:	bd80      	pop	{r7, pc}
	...

08004180 <_ZNKSt15__new_allocatorI11LaserSensorE11_M_max_sizeEv>:
      _M_max_size() const _GLIBCXX_USE_NOEXCEPT
 8004180:	b480      	push	{r7}
 8004182:	b083      	sub	sp, #12
 8004184:	af00      	add	r7, sp, #0
 8004186:	6078      	str	r0, [r7, #4]
	return std::size_t(__PTRDIFF_MAX__) / sizeof(_Tp);
 8004188:	4b03      	ldr	r3, [pc, #12]	@ (8004198 <_ZNKSt15__new_allocatorI11LaserSensorE11_M_max_sizeEv+0x18>)
      }
 800418a:	4618      	mov	r0, r3
 800418c:	370c      	adds	r7, #12
 800418e:	46bd      	mov	sp, r7
 8004190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004194:	4770      	bx	lr
 8004196:	bf00      	nop
 8004198:	04924924 	.word	0x04924924

0800419c <_ZSt16__do_uninit_copyIPK11LaserSensorPS0_ET0_T_S5_S4_>:
    __do_uninit_copy(_InputIterator __first, _InputIterator __last,
 800419c:	b580      	push	{r7, lr}
 800419e:	b086      	sub	sp, #24
 80041a0:	af00      	add	r7, sp, #0
 80041a2:	60f8      	str	r0, [r7, #12]
 80041a4:	60b9      	str	r1, [r7, #8]
 80041a6:	607a      	str	r2, [r7, #4]
      _ForwardIterator __cur = __result;
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	617b      	str	r3, [r7, #20]
	  for (; __first != __last; ++__first, (void)++__cur)
 80041ac:	e00d      	b.n	80041ca <_ZSt16__do_uninit_copyIPK11LaserSensorPS0_ET0_T_S5_S4_+0x2e>
	    std::_Construct(std::__addressof(*__cur), *__first);
 80041ae:	6978      	ldr	r0, [r7, #20]
 80041b0:	f7ff ff1c 	bl	8003fec <_ZSt11__addressofI11LaserSensorEPT_RS1_>
 80041b4:	4603      	mov	r3, r0
 80041b6:	68f9      	ldr	r1, [r7, #12]
 80041b8:	4618      	mov	r0, r3
 80041ba:	f000 f87e 	bl	80042ba <_ZSt10_ConstructI11LaserSensorJRKS0_EEvPT_DpOT0_>
	  for (; __first != __last; ++__first, (void)++__cur)
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	331c      	adds	r3, #28
 80041c2:	60fb      	str	r3, [r7, #12]
 80041c4:	697b      	ldr	r3, [r7, #20]
 80041c6:	331c      	adds	r3, #28
 80041c8:	617b      	str	r3, [r7, #20]
 80041ca:	68fa      	ldr	r2, [r7, #12]
 80041cc:	68bb      	ldr	r3, [r7, #8]
 80041ce:	429a      	cmp	r2, r3
 80041d0:	d1ed      	bne.n	80041ae <_ZSt16__do_uninit_copyIPK11LaserSensorPS0_ET0_T_S5_S4_+0x12>
	  return __cur;
 80041d2:	697b      	ldr	r3, [r7, #20]
    }
 80041d4:	4618      	mov	r0, r3
 80041d6:	3718      	adds	r7, #24
 80041d8:	46bd      	mov	sp, r7
 80041da:	bd80      	pop	{r7, pc}

080041dc <_ZNSt15__new_allocatorImE8allocateEjPKv>:
      allocate(size_type __n, const void* = static_cast<const void*>(0))
 80041dc:	b580      	push	{r7, lr}
 80041de:	b084      	sub	sp, #16
 80041e0:	af00      	add	r7, sp, #0
 80041e2:	60f8      	str	r0, [r7, #12]
 80041e4:	60b9      	str	r1, [r7, #8]
 80041e6:	607a      	str	r2, [r7, #4]
	if (__builtin_expect(__n > this->_M_max_size(), false))
 80041e8:	68f8      	ldr	r0, [r7, #12]
 80041ea:	f000 f880 	bl	80042ee <_ZNKSt15__new_allocatorImE11_M_max_sizeEv>
 80041ee:	4602      	mov	r2, r0
 80041f0:	68bb      	ldr	r3, [r7, #8]
 80041f2:	4293      	cmp	r3, r2
 80041f4:	bf8c      	ite	hi
 80041f6:	2301      	movhi	r3, #1
 80041f8:	2300      	movls	r3, #0
 80041fa:	b2db      	uxtb	r3, r3
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	bf14      	ite	ne
 8004200:	2301      	movne	r3, #1
 8004202:	2300      	moveq	r3, #0
 8004204:	b2db      	uxtb	r3, r3
 8004206:	2b00      	cmp	r3, #0
 8004208:	d007      	beq.n	800421a <_ZNSt15__new_allocatorImE8allocateEjPKv+0x3e>
	    if (__n > (std::size_t(-1) / sizeof(_Tp)))
 800420a:	68bb      	ldr	r3, [r7, #8]
 800420c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004210:	d301      	bcc.n	8004216 <_ZNSt15__new_allocatorImE8allocateEjPKv+0x3a>
	      std::__throw_bad_array_new_length();
 8004212:	f004 ffcd 	bl	80091b0 <_ZSt28__throw_bad_array_new_lengthv>
	    std::__throw_bad_alloc();
 8004216:	f004 ffc8 	bl	80091aa <_ZSt17__throw_bad_allocv>
	return static_cast<_Tp*>(_GLIBCXX_OPERATOR_NEW(__n * sizeof(_Tp)));
 800421a:	68bb      	ldr	r3, [r7, #8]
 800421c:	009b      	lsls	r3, r3, #2
 800421e:	4618      	mov	r0, r3
 8004220:	f004 ffb2 	bl	8009188 <_Znwj>
 8004224:	4603      	mov	r3, r0
      }
 8004226:	4618      	mov	r0, r3
 8004228:	3710      	adds	r7, #16
 800422a:	46bd      	mov	sp, r7
 800422c:	bd80      	pop	{r7, pc}

0800422e <_ZSt14__copy_move_a2ILb0EPKbSt13_Bit_iteratorET1_T0_S4_S3_>:
    __copy_move_a2(_II __first, _II __last, _OI __result)
 800422e:	b082      	sub	sp, #8
 8004230:	b580      	push	{r7, lr}
 8004232:	b086      	sub	sp, #24
 8004234:	af02      	add	r7, sp, #8
 8004236:	60f8      	str	r0, [r7, #12]
 8004238:	60b9      	str	r1, [r7, #8]
 800423a:	607a      	str	r2, [r7, #4]
 800423c:	61fb      	str	r3, [r7, #28]
			      _Category>::__copy_m(__first, __last, __result);
 800423e:	68f8      	ldr	r0, [r7, #12]
 8004240:	6a3b      	ldr	r3, [r7, #32]
 8004242:	9300      	str	r3, [sp, #0]
 8004244:	69fb      	ldr	r3, [r7, #28]
 8004246:	687a      	ldr	r2, [r7, #4]
 8004248:	68b9      	ldr	r1, [r7, #8]
 800424a:	f000 f85c 	bl	8004306 <_ZNSt11__copy_moveILb0ELb0ESt26random_access_iterator_tagE8__copy_mIPKbSt13_Bit_iteratorEET0_T_S7_S6_>
 800424e:	bf00      	nop
    }
 8004250:	68f8      	ldr	r0, [r7, #12]
 8004252:	3710      	adds	r7, #16
 8004254:	46bd      	mov	sp, r7
 8004256:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800425a:	b002      	add	sp, #8
 800425c:	4770      	bx	lr

0800425e <_ZSt12__miter_baseIPKiET_S2_>:
    __miter_base(_Iterator __it)
 800425e:	b480      	push	{r7}
 8004260:	b083      	sub	sp, #12
 8004262:	af00      	add	r7, sp, #0
 8004264:	6078      	str	r0, [r7, #4]
    { return __it; }
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	4618      	mov	r0, r3
 800426a:	370c      	adds	r7, #12
 800426c:	46bd      	mov	sp, r7
 800426e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004272:	4770      	bx	lr

08004274 <_ZSt13__copy_move_aILb0EPKiPiET1_T0_S4_S3_>:
    __copy_move_a(_II __first, _II __last, _OI __result)
 8004274:	b5b0      	push	{r4, r5, r7, lr}
 8004276:	b084      	sub	sp, #16
 8004278:	af00      	add	r7, sp, #0
 800427a:	60f8      	str	r0, [r7, #12]
 800427c:	60b9      	str	r1, [r7, #8]
 800427e:	607a      	str	r2, [r7, #4]
      return std::__niter_wrap(__result,
 8004280:	68f8      	ldr	r0, [r7, #12]
 8004282:	f000 f87a 	bl	800437a <_ZSt12__niter_baseIPKiET_S2_>
 8004286:	4604      	mov	r4, r0
 8004288:	68b8      	ldr	r0, [r7, #8]
 800428a:	f000 f876 	bl	800437a <_ZSt12__niter_baseIPKiET_S2_>
 800428e:	4605      	mov	r5, r0
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	4618      	mov	r0, r3
 8004294:	f000 f87c 	bl	8004390 <_ZSt12__niter_baseIPiET_S1_>
 8004298:	4603      	mov	r3, r0
 800429a:	461a      	mov	r2, r3
 800429c:	4629      	mov	r1, r5
 800429e:	4620      	mov	r0, r4
 80042a0:	f000 f881 	bl	80043a6 <_ZSt14__copy_move_a1ILb0EPKiPiET1_T0_S4_S3_>
 80042a4:	4602      	mov	r2, r0
 80042a6:	1d3b      	adds	r3, r7, #4
 80042a8:	4611      	mov	r1, r2
 80042aa:	4618      	mov	r0, r3
 80042ac:	f000 f88b 	bl	80043c6 <_ZSt12__niter_wrapIPiET_RKS1_S1_>
 80042b0:	4603      	mov	r3, r0
    }
 80042b2:	4618      	mov	r0, r3
 80042b4:	3710      	adds	r7, #16
 80042b6:	46bd      	mov	sp, r7
 80042b8:	bdb0      	pop	{r4, r5, r7, pc}

080042ba <_ZSt10_ConstructI11LaserSensorJRKS0_EEvPT_DpOT0_>:
    _Construct(_Tp* __p, _Args&&... __args)
 80042ba:	b5b0      	push	{r4, r5, r7, lr}
 80042bc:	b082      	sub	sp, #8
 80042be:	af00      	add	r7, sp, #0
 80042c0:	6078      	str	r0, [r7, #4]
 80042c2:	6039      	str	r1, [r7, #0]
      ::new((void*)__p) _Tp(std::forward<_Args>(__args)...);
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	4619      	mov	r1, r3
 80042c8:	201c      	movs	r0, #28
 80042ca:	f7fd fd43 	bl	8001d54 <_ZnwjPv>
 80042ce:	4604      	mov	r4, r0
 80042d0:	6838      	ldr	r0, [r7, #0]
 80042d2:	f000 f884 	bl	80043de <_ZSt7forwardIRK11LaserSensorEOT_RNSt16remove_referenceIS3_E4typeE>
 80042d6:	4603      	mov	r3, r0
 80042d8:	461d      	mov	r5, r3
 80042da:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80042dc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80042de:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80042e2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    }
 80042e6:	bf00      	nop
 80042e8:	3708      	adds	r7, #8
 80042ea:	46bd      	mov	sp, r7
 80042ec:	bdb0      	pop	{r4, r5, r7, pc}

080042ee <_ZNKSt15__new_allocatorImE11_M_max_sizeEv>:
      _M_max_size() const _GLIBCXX_USE_NOEXCEPT
 80042ee:	b480      	push	{r7}
 80042f0:	b083      	sub	sp, #12
 80042f2:	af00      	add	r7, sp, #0
 80042f4:	6078      	str	r0, [r7, #4]
	return std::size_t(__PTRDIFF_MAX__) / sizeof(_Tp);
 80042f6:	f06f 4360 	mvn.w	r3, #3758096384	@ 0xe0000000
      }
 80042fa:	4618      	mov	r0, r3
 80042fc:	370c      	adds	r7, #12
 80042fe:	46bd      	mov	sp, r7
 8004300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004304:	4770      	bx	lr

08004306 <_ZNSt11__copy_moveILb0ELb0ESt26random_access_iterator_tagE8__copy_mIPKbSt13_Bit_iteratorEET0_T_S7_S6_>:
	__copy_m(_II __first, _II __last, _OI __result)
 8004306:	b082      	sub	sp, #8
 8004308:	b580      	push	{r7, lr}
 800430a:	b088      	sub	sp, #32
 800430c:	af00      	add	r7, sp, #0
 800430e:	60f8      	str	r0, [r7, #12]
 8004310:	60b9      	str	r1, [r7, #8]
 8004312:	607a      	str	r2, [r7, #4]
 8004314:	62fb      	str	r3, [r7, #44]	@ 0x2c
	  for(_Distance __n = __last - __first; __n > 0; --__n)
 8004316:	687a      	ldr	r2, [r7, #4]
 8004318:	68bb      	ldr	r3, [r7, #8]
 800431a:	1ad3      	subs	r3, r2, r3
 800431c:	61fb      	str	r3, [r7, #28]
 800431e:	e01a      	b.n	8004356 <_ZNSt11__copy_moveILb0ELb0ESt26random_access_iterator_tagE8__copy_mIPKbSt13_Bit_iteratorEET0_T_S7_S6_+0x50>
	      *__result = *__first;
 8004320:	f107 0314 	add.w	r3, r7, #20
 8004324:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 8004328:	4611      	mov	r1, r2
 800432a:	4618      	mov	r0, r3
 800432c:	f7fd fdd8 	bl	8001ee0 <_ZNKSt13_Bit_iteratordeEv>
 8004330:	68bb      	ldr	r3, [r7, #8]
 8004332:	781a      	ldrb	r2, [r3, #0]
 8004334:	f107 0314 	add.w	r3, r7, #20
 8004338:	4611      	mov	r1, r2
 800433a:	4618      	mov	r0, r3
 800433c:	f7fd fd29 	bl	8001d92 <_ZNSt14_Bit_referenceaSEb>
	      ++__first;
 8004340:	68bb      	ldr	r3, [r7, #8]
 8004342:	3301      	adds	r3, #1
 8004344:	60bb      	str	r3, [r7, #8]
	      ++__result;
 8004346:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800434a:	4618      	mov	r0, r3
 800434c:	f7fd fddc 	bl	8001f08 <_ZNSt13_Bit_iteratorppEv>
	  for(_Distance __n = __last - __first; __n > 0; --__n)
 8004350:	69fb      	ldr	r3, [r7, #28]
 8004352:	3b01      	subs	r3, #1
 8004354:	61fb      	str	r3, [r7, #28]
 8004356:	69fb      	ldr	r3, [r7, #28]
 8004358:	2b00      	cmp	r3, #0
 800435a:	dce1      	bgt.n	8004320 <_ZNSt11__copy_moveILb0ELb0ESt26random_access_iterator_tagE8__copy_mIPKbSt13_Bit_iteratorEET0_T_S7_S6_+0x1a>
	  return __result;
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	461a      	mov	r2, r3
 8004360:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8004364:	e893 0003 	ldmia.w	r3, {r0, r1}
 8004368:	e882 0003 	stmia.w	r2, {r0, r1}
	}
 800436c:	68f8      	ldr	r0, [r7, #12]
 800436e:	3720      	adds	r7, #32
 8004370:	46bd      	mov	sp, r7
 8004372:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004376:	b002      	add	sp, #8
 8004378:	4770      	bx	lr

0800437a <_ZSt12__niter_baseIPKiET_S2_>:
    __niter_base(_Iterator __it)
 800437a:	b480      	push	{r7}
 800437c:	b083      	sub	sp, #12
 800437e:	af00      	add	r7, sp, #0
 8004380:	6078      	str	r0, [r7, #4]
    { return __it; }
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	4618      	mov	r0, r3
 8004386:	370c      	adds	r7, #12
 8004388:	46bd      	mov	sp, r7
 800438a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800438e:	4770      	bx	lr

08004390 <_ZSt12__niter_baseIPiET_S1_>:
    __niter_base(_Iterator __it)
 8004390:	b480      	push	{r7}
 8004392:	b083      	sub	sp, #12
 8004394:	af00      	add	r7, sp, #0
 8004396:	6078      	str	r0, [r7, #4]
    { return __it; }
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	4618      	mov	r0, r3
 800439c:	370c      	adds	r7, #12
 800439e:	46bd      	mov	sp, r7
 80043a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043a4:	4770      	bx	lr

080043a6 <_ZSt14__copy_move_a1ILb0EPKiPiET1_T0_S4_S3_>:
    __copy_move_a1(_II __first, _II __last, _OI __result)
 80043a6:	b580      	push	{r7, lr}
 80043a8:	b084      	sub	sp, #16
 80043aa:	af00      	add	r7, sp, #0
 80043ac:	60f8      	str	r0, [r7, #12]
 80043ae:	60b9      	str	r1, [r7, #8]
 80043b0:	607a      	str	r2, [r7, #4]
    { return std::__copy_move_a2<_IsMove>(__first, __last, __result); }
 80043b2:	687a      	ldr	r2, [r7, #4]
 80043b4:	68b9      	ldr	r1, [r7, #8]
 80043b6:	68f8      	ldr	r0, [r7, #12]
 80043b8:	f000 f81c 	bl	80043f4 <_ZSt14__copy_move_a2ILb0EPKiPiET1_T0_S4_S3_>
 80043bc:	4603      	mov	r3, r0
 80043be:	4618      	mov	r0, r3
 80043c0:	3710      	adds	r7, #16
 80043c2:	46bd      	mov	sp, r7
 80043c4:	bd80      	pop	{r7, pc}

080043c6 <_ZSt12__niter_wrapIPiET_RKS1_S1_>:
    __niter_wrap(const _Iterator&, _Iterator __res)
 80043c6:	b480      	push	{r7}
 80043c8:	b083      	sub	sp, #12
 80043ca:	af00      	add	r7, sp, #0
 80043cc:	6078      	str	r0, [r7, #4]
 80043ce:	6039      	str	r1, [r7, #0]
    { return __res; }
 80043d0:	683b      	ldr	r3, [r7, #0]
 80043d2:	4618      	mov	r0, r3
 80043d4:	370c      	adds	r7, #12
 80043d6:	46bd      	mov	sp, r7
 80043d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043dc:	4770      	bx	lr

080043de <_ZSt7forwardIRK11LaserSensorEOT_RNSt16remove_referenceIS3_E4typeE>:
   *  This function is used to implement "perfect forwarding".
   */
  template<typename _Tp>
    _GLIBCXX_NODISCARD
    constexpr _Tp&&
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 80043de:	b480      	push	{r7}
 80043e0:	b083      	sub	sp, #12
 80043e2:	af00      	add	r7, sp, #0
 80043e4:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	4618      	mov	r0, r3
 80043ea:	370c      	adds	r7, #12
 80043ec:	46bd      	mov	sp, r7
 80043ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043f2:	4770      	bx	lr

080043f4 <_ZSt14__copy_move_a2ILb0EPKiPiET1_T0_S4_S3_>:
    __copy_move_a2(_II __first, _II __last, _OI __result)
 80043f4:	b580      	push	{r7, lr}
 80043f6:	b084      	sub	sp, #16
 80043f8:	af00      	add	r7, sp, #0
 80043fa:	60f8      	str	r0, [r7, #12]
 80043fc:	60b9      	str	r1, [r7, #8]
 80043fe:	607a      	str	r2, [r7, #4]
			      _Category>::__copy_m(__first, __last, __result);
 8004400:	687a      	ldr	r2, [r7, #4]
 8004402:	68b9      	ldr	r1, [r7, #8]
 8004404:	68f8      	ldr	r0, [r7, #12]
 8004406:	f000 f805 	bl	8004414 <_ZNSt11__copy_moveILb0ELb1ESt26random_access_iterator_tagE8__copy_mIiEEPT_PKS3_S6_S4_>
 800440a:	4603      	mov	r3, r0
    }
 800440c:	4618      	mov	r0, r3
 800440e:	3710      	adds	r7, #16
 8004410:	46bd      	mov	sp, r7
 8004412:	bd80      	pop	{r7, pc}

08004414 <_ZNSt11__copy_moveILb0ELb1ESt26random_access_iterator_tagE8__copy_mIiEEPT_PKS3_S6_S4_>:
	__copy_m(const _Tp* __first, const _Tp* __last, _Tp* __result)
 8004414:	b580      	push	{r7, lr}
 8004416:	b086      	sub	sp, #24
 8004418:	af00      	add	r7, sp, #0
 800441a:	60f8      	str	r0, [r7, #12]
 800441c:	60b9      	str	r1, [r7, #8]
 800441e:	607a      	str	r2, [r7, #4]
	  const ptrdiff_t _Num = __last - __first;
 8004420:	68ba      	ldr	r2, [r7, #8]
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	1ad3      	subs	r3, r2, r3
 8004426:	109b      	asrs	r3, r3, #2
 8004428:	617b      	str	r3, [r7, #20]
	  if (_Num)
 800442a:	697b      	ldr	r3, [r7, #20]
 800442c:	2b00      	cmp	r3, #0
 800442e:	d006      	beq.n	800443e <_ZNSt11__copy_moveILb0ELb1ESt26random_access_iterator_tagE8__copy_mIiEEPT_PKS3_S6_S4_+0x2a>
	    __builtin_memmove(__result, __first, sizeof(_Tp) * _Num);
 8004430:	697b      	ldr	r3, [r7, #20]
 8004432:	009b      	lsls	r3, r3, #2
 8004434:	461a      	mov	r2, r3
 8004436:	68f9      	ldr	r1, [r7, #12]
 8004438:	6878      	ldr	r0, [r7, #4]
 800443a:	f005 f9b7 	bl	80097ac <memmove>
	  return __result + _Num;
 800443e:	697b      	ldr	r3, [r7, #20]
 8004440:	009b      	lsls	r3, r3, #2
 8004442:	687a      	ldr	r2, [r7, #4]
 8004444:	4413      	add	r3, r2
	}
 8004446:	4618      	mov	r0, r3
 8004448:	3718      	adds	r7, #24
 800444a:	46bd      	mov	sp, r7
 800444c:	bd80      	pop	{r7, pc}

0800444e <_ZN11SystemStateD1Ev>:
struct SystemState
 800444e:	b580      	push	{r7, lr}
 8004450:	b082      	sub	sp, #8
 8004452:	af00      	add	r7, sp, #0
 8004454:	6078      	str	r0, [r7, #4]
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	3304      	adds	r3, #4
 800445a:	4618      	mov	r0, r3
 800445c:	f7fe fe85 	bl	800316a <_ZNSt6vectorIbSaIbEED1Ev>
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	4618      	mov	r0, r3
 8004464:	3708      	adds	r7, #8
 8004466:	46bd      	mov	sp, r7
 8004468:	bd80      	pop	{r7, pc}
	...

0800446c <_Z41__static_initialization_and_destruction_0ii>:
  {
  }
  /* USER CODE END Error_Handler_Debug */
}
 800446c:	b590      	push	{r4, r7, lr}
 800446e:	b0af      	sub	sp, #188	@ 0xbc
 8004470:	af02      	add	r7, sp, #8
 8004472:	6078      	str	r0, [r7, #4]
 8004474:	6039      	str	r1, [r7, #0]
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	2b01      	cmp	r3, #1
 800447a:	f040 80f2 	bne.w	8004662 <_Z41__static_initialization_and_destruction_0ii+0x1f6>
 800447e:	683b      	ldr	r3, [r7, #0]
 8004480:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8004484:	4293      	cmp	r3, r2
 8004486:	f040 80ec 	bne.w	8004662 <_Z41__static_initialization_and_destruction_0ii+0x1f6>
ChampiCan champi_can;
 800448a:	4889      	ldr	r0, [pc, #548]	@ (80046b0 <_Z41__static_initialization_and_destruction_0ii+0x244>)
 800448c:	f7fc fbd0 	bl	8000c30 <_ZN9ChampiCanC1Ev>
MessageRecomposer msg_recomposer_action;
 8004490:	4888      	ldr	r0, [pc, #544]	@ (80046b4 <_Z41__static_initialization_and_destruction_0ii+0x248>)
 8004492:	f7fc fc65 	bl	8000d60 <_ZN17MessageRecomposerC1Ev>
ChampiState champi_state;
 8004496:	4888      	ldr	r0, [pc, #544]	@ (80046b8 <_Z41__static_initialization_and_destruction_0ii+0x24c>)
 8004498:	f7fc fc2c 	bl	8000cf4 <_ZN11ChampiStateC1Ev>
std::vector<int> hoppers_ids = {7, 14};
 800449c:	4a87      	ldr	r2, [pc, #540]	@ (80046bc <_Z41__static_initialization_and_destruction_0ii+0x250>)
 800449e:	f107 0314 	add.w	r3, r7, #20
 80044a2:	e892 0003 	ldmia.w	r2, {r0, r1}
 80044a6:	e883 0003 	stmia.w	r3, {r0, r1}
 80044aa:	f107 0314 	add.w	r3, r7, #20
 80044ae:	60fb      	str	r3, [r7, #12]
 80044b0:	2302      	movs	r3, #2
 80044b2:	613b      	str	r3, [r7, #16]
 80044b4:	f107 031c 	add.w	r3, r7, #28
 80044b8:	4618      	mov	r0, r3
 80044ba:	f7fe fd47 	bl	8002f4c <_ZNSaIiEC1Ev>
 80044be:	f107 031c 	add.w	r3, r7, #28
 80044c2:	f107 020c 	add.w	r2, r7, #12
 80044c6:	ca06      	ldmia	r2, {r1, r2}
 80044c8:	487d      	ldr	r0, [pc, #500]	@ (80046c0 <_Z41__static_initialization_and_destruction_0ii+0x254>)
 80044ca:	f7fe fd57 	bl	8002f7c <_ZNSt6vectorIiSaIiEEC1ESt16initializer_listIiERKS0_>
 80044ce:	f107 031c 	add.w	r3, r7, #28
 80044d2:	4618      	mov	r0, r3
 80044d4:	f7fe fd46 	bl	8002f64 <_ZNSaIiED1Ev>
std::vector<int> hoppers_pos_open = {1023, 0};
 80044d8:	f240 33ff 	movw	r3, #1023	@ 0x3ff
 80044dc:	62bb      	str	r3, [r7, #40]	@ 0x28
 80044de:	2300      	movs	r3, #0
 80044e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80044e2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80044e6:	623b      	str	r3, [r7, #32]
 80044e8:	2302      	movs	r3, #2
 80044ea:	627b      	str	r3, [r7, #36]	@ 0x24
 80044ec:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80044f0:	4618      	mov	r0, r3
 80044f2:	f7fe fd2b 	bl	8002f4c <_ZNSaIiEC1Ev>
 80044f6:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80044fa:	f107 0220 	add.w	r2, r7, #32
 80044fe:	ca06      	ldmia	r2, {r1, r2}
 8004500:	4870      	ldr	r0, [pc, #448]	@ (80046c4 <_Z41__static_initialization_and_destruction_0ii+0x258>)
 8004502:	f7fe fd3b 	bl	8002f7c <_ZNSt6vectorIiSaIiEEC1ESt16initializer_listIiERKS0_>
 8004506:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800450a:	4618      	mov	r0, r3
 800450c:	f7fe fd2a 	bl	8002f64 <_ZNSaIiED1Ev>
std::vector<int> hoppers_pos_close = {600, 430};
 8004510:	4a6d      	ldr	r2, [pc, #436]	@ (80046c8 <_Z41__static_initialization_and_destruction_0ii+0x25c>)
 8004512:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8004516:	e892 0003 	ldmia.w	r2, {r0, r1}
 800451a:	e883 0003 	stmia.w	r3, {r0, r1}
 800451e:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8004522:	637b      	str	r3, [r7, #52]	@ 0x34
 8004524:	2302      	movs	r3, #2
 8004526:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004528:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 800452c:	4618      	mov	r0, r3
 800452e:	f7fe fd0d 	bl	8002f4c <_ZNSaIiEC1Ev>
 8004532:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8004536:	f107 0234 	add.w	r2, r7, #52	@ 0x34
 800453a:	ca06      	ldmia	r2, {r1, r2}
 800453c:	4863      	ldr	r0, [pc, #396]	@ (80046cc <_Z41__static_initialization_and_destruction_0ii+0x260>)
 800453e:	f7fe fd1d 	bl	8002f7c <_ZNSt6vectorIiSaIiEEC1ESt16initializer_listIiERKS0_>
 8004542:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8004546:	4618      	mov	r0, r3
 8004548:	f7fe fd0c 	bl	8002f64 <_ZNSaIiED1Ev>
auto sensors = std::vector<LaserSensor>({
 800454c:	f107 0050 	add.w	r0, r7, #80	@ 0x50
 8004550:	f06f 0309 	mvn.w	r3, #9
 8004554:	9300      	str	r3, [sp, #0]
 8004556:	2301      	movs	r3, #1
 8004558:	2210      	movs	r2, #16
 800455a:	495d      	ldr	r1, [pc, #372]	@ (80046d0 <_Z41__static_initialization_and_destruction_0ii+0x264>)
 800455c:	f7fd fac4 	bl	8001ae8 <_ZN11LaserSensorC1EP12GPIO_TypeDeftts>
 8004560:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8004564:	f103 001c 	add.w	r0, r3, #28
 8004568:	f06f 0307 	mvn.w	r3, #7
 800456c:	9300      	str	r3, [sp, #0]
 800456e:	2305      	movs	r3, #5
 8004570:	2220      	movs	r2, #32
 8004572:	4957      	ldr	r1, [pc, #348]	@ (80046d0 <_Z41__static_initialization_and_destruction_0ii+0x264>)
 8004574:	f7fd fab8 	bl	8001ae8 <_ZN11LaserSensorC1EP12GPIO_TypeDeftts>
 8004578:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 800457c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800457e:	2302      	movs	r3, #2
 8004580:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004582:	f107 0388 	add.w	r3, r7, #136	@ 0x88
 8004586:	4618      	mov	r0, r3
 8004588:	f7fe fd34 	bl	8002ff4 <_ZNSaI11LaserSensorEC1Ev>
 800458c:	f107 0388 	add.w	r3, r7, #136	@ 0x88
 8004590:	f107 0248 	add.w	r2, r7, #72	@ 0x48
 8004594:	ca06      	ldmia	r2, {r1, r2}
 8004596:	484f      	ldr	r0, [pc, #316]	@ (80046d4 <_Z41__static_initialization_and_destruction_0ii+0x268>)
 8004598:	f7fe fd44 	bl	8003024 <_ZNSt6vectorI11LaserSensorSaIS0_EEC1ESt16initializer_listIS0_ERKS1_>
 800459c:	f107 0388 	add.w	r3, r7, #136	@ 0x88
 80045a0:	4618      	mov	r0, r3
 80045a2:	f7fe fd33 	bl	800300c <_ZNSaI11LaserSensorED1Ev>
});
 80045a6:	f107 0450 	add.w	r4, r7, #80	@ 0x50
 80045aa:	3438      	adds	r4, #56	@ 0x38
auto sensors = std::vector<LaserSensor>({
 80045ac:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 80045b0:	429c      	cmp	r4, r3
 80045b2:	d004      	beq.n	80045be <_Z41__static_initialization_and_destruction_0ii+0x152>
});
 80045b4:	3c1c      	subs	r4, #28
 80045b6:	4620      	mov	r0, r4
 80045b8:	f7fd fabb 	bl	8001b32 <_ZN11LaserSensorD1Ev>
auto sensors = std::vector<LaserSensor>({
 80045bc:	e7f6      	b.n	80045ac <_Z41__static_initialization_and_destruction_0ii+0x140>
Stepper stepper_lift = Stepper(get_time_us, STEP_LIFT_GPIO_Port, STEP_LIFT_Pin, DIR_LIFT_GPIO_Port, DIR_LIFT_Pin);
 80045be:	2380      	movs	r3, #128	@ 0x80
 80045c0:	9301      	str	r3, [sp, #4]
 80045c2:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80045c6:	9300      	str	r3, [sp, #0]
 80045c8:	2340      	movs	r3, #64	@ 0x40
 80045ca:	4a41      	ldr	r2, [pc, #260]	@ (80046d0 <_Z41__static_initialization_and_destruction_0ii+0x264>)
 80045cc:	4942      	ldr	r1, [pc, #264]	@ (80046d8 <_Z41__static_initialization_and_destruction_0ii+0x26c>)
 80045ce:	4843      	ldr	r0, [pc, #268]	@ (80046dc <_Z41__static_initialization_and_destruction_0ii+0x270>)
 80045d0:	f7fd f8db 	bl	800178a <_ZN7StepperC1EPFmvEP12GPIO_TypeDeftS3_t>
Stepper stepper_res = Stepper(get_time_us, STEP_RES_GPIO_Port, STEP_RES_Pin, DIR_RES_GPIO_Port, DIR_RES_Pin);
 80045d4:	2301      	movs	r3, #1
 80045d6:	9301      	str	r3, [sp, #4]
 80045d8:	4b3d      	ldr	r3, [pc, #244]	@ (80046d0 <_Z41__static_initialization_and_destruction_0ii+0x264>)
 80045da:	9300      	str	r3, [sp, #0]
 80045dc:	2302      	movs	r3, #2
 80045de:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 80045e2:	493d      	ldr	r1, [pc, #244]	@ (80046d8 <_Z41__static_initialization_and_destruction_0ii+0x26c>)
 80045e4:	483e      	ldr	r0, [pc, #248]	@ (80046e0 <_Z41__static_initialization_and_destruction_0ii+0x274>)
 80045e6:	f7fd f8d0 	bl	800178a <_ZN7StepperC1EPFmvEP12GPIO_TypeDeftS3_t>
SCServo servos = SCServo(&huart1);
 80045ea:	493e      	ldr	r1, [pc, #248]	@ (80046e4 <_Z41__static_initialization_and_destruction_0ii+0x278>)
 80045ec:	483e      	ldr	r0, [pc, #248]	@ (80046e8 <_Z41__static_initialization_and_destruction_0ii+0x27c>)
 80045ee:	f7fc fc0e 	bl	8000e0e <_ZN7SCServoC1EP20__UART_HandleTypeDef>
std::vector<int> servo_ids_to_check = {
 80045f2:	2308      	movs	r3, #8
 80045f4:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  hoppers_ids[LEFT],
 80045f8:	2100      	movs	r1, #0
 80045fa:	4831      	ldr	r0, [pc, #196]	@ (80046c0 <_Z41__static_initialization_and_destruction_0ii+0x254>)
 80045fc:	f7fe fd6c 	bl	80030d8 <_ZNSt6vectorIiSaIiEEixEj>
 8004600:	4603      	mov	r3, r0
std::vector<int> servo_ids_to_check = {
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  hoppers_ids[RIGHT],
 8004608:	2101      	movs	r1, #1
 800460a:	482d      	ldr	r0, [pc, #180]	@ (80046c0 <_Z41__static_initialization_and_destruction_0ii+0x254>)
 800460c:	f7fe fd64 	bl	80030d8 <_ZNSt6vectorIiSaIiEEixEj>
 8004610:	4603      	mov	r3, r0
std::vector<int> servo_ids_to_check = {
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004618:	2312      	movs	r3, #18
 800461a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800461e:	2310      	movs	r3, #16
 8004620:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8004624:	2309      	movs	r3, #9
 8004626:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800462a:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 800462e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8004632:	2306      	movs	r3, #6
 8004634:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004638:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 800463c:	4618      	mov	r0, r3
 800463e:	f7fe fc85 	bl	8002f4c <_ZNSaIiEC1Ev>
 8004642:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8004646:	f107 028c 	add.w	r2, r7, #140	@ 0x8c
 800464a:	ca06      	ldmia	r2, {r1, r2}
 800464c:	4827      	ldr	r0, [pc, #156]	@ (80046ec <_Z41__static_initialization_and_destruction_0ii+0x280>)
 800464e:	f7fe fc95 	bl	8002f7c <_ZNSt6vectorIiSaIiEEC1ESt16initializer_listIiERKS0_>
 8004652:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8004656:	4618      	mov	r0, r3
 8004658:	f7fe fc84 	bl	8002f64 <_ZNSaIiED1Ev>
} system_state;
 800465c:	4824      	ldr	r0, [pc, #144]	@ (80046f0 <_Z41__static_initialization_and_destruction_0ii+0x284>)
 800465e:	f7fd fce1 	bl	8002024 <_ZN11SystemStateC1Ev>
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	2b00      	cmp	r3, #0
 8004666:	d11f      	bne.n	80046a8 <_Z41__static_initialization_and_destruction_0ii+0x23c>
 8004668:	683b      	ldr	r3, [r7, #0]
 800466a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800466e:	4293      	cmp	r3, r2
 8004670:	d11a      	bne.n	80046a8 <_Z41__static_initialization_and_destruction_0ii+0x23c>
 8004672:	481f      	ldr	r0, [pc, #124]	@ (80046f0 <_Z41__static_initialization_and_destruction_0ii+0x284>)
 8004674:	f7ff feeb 	bl	800444e <_ZN11SystemStateD1Ev>
std::vector<int> servo_ids_to_check = {
 8004678:	481c      	ldr	r0, [pc, #112]	@ (80046ec <_Z41__static_initialization_and_destruction_0ii+0x280>)
 800467a:	f7fe fca0 	bl	8002fbe <_ZNSt6vectorIiSaIiEED1Ev>
auto sensors = std::vector<LaserSensor>({
 800467e:	4815      	ldr	r0, [pc, #84]	@ (80046d4 <_Z41__static_initialization_and_destruction_0ii+0x268>)
 8004680:	f7fe fcf1 	bl	8003066 <_ZNSt6vectorI11LaserSensorSaIS0_EED1Ev>
std::vector<int> hoppers_pos_close = {600, 430};
 8004684:	4811      	ldr	r0, [pc, #68]	@ (80046cc <_Z41__static_initialization_and_destruction_0ii+0x260>)
 8004686:	f7fe fc9a 	bl	8002fbe <_ZNSt6vectorIiSaIiEED1Ev>
std::vector<int> hoppers_pos_open = {1023, 0};
 800468a:	480e      	ldr	r0, [pc, #56]	@ (80046c4 <_Z41__static_initialization_and_destruction_0ii+0x258>)
 800468c:	f7fe fc97 	bl	8002fbe <_ZNSt6vectorIiSaIiEED1Ev>
std::vector<int> hoppers_ids = {7, 14};
 8004690:	480b      	ldr	r0, [pc, #44]	@ (80046c0 <_Z41__static_initialization_and_destruction_0ii+0x254>)
 8004692:	f7fe fc94 	bl	8002fbe <_ZNSt6vectorIiSaIiEED1Ev>
ChampiState champi_state;
 8004696:	4808      	ldr	r0, [pc, #32]	@ (80046b8 <_Z41__static_initialization_and_destruction_0ii+0x24c>)
 8004698:	f7fc fb42 	bl	8000d20 <_ZN11ChampiStateD1Ev>
MessageRecomposer msg_recomposer_action;
 800469c:	4805      	ldr	r0, [pc, #20]	@ (80046b4 <_Z41__static_initialization_and_destruction_0ii+0x248>)
 800469e:	f7fc fb7f 	bl	8000da0 <_ZN17MessageRecomposerD1Ev>
ChampiCan champi_can;
 80046a2:	4803      	ldr	r0, [pc, #12]	@ (80046b0 <_Z41__static_initialization_and_destruction_0ii+0x244>)
 80046a4:	f7fc fb06 	bl	8000cb4 <_ZN9ChampiCanD1Ev>
}
 80046a8:	bf00      	nop
 80046aa:	37b4      	adds	r7, #180	@ 0xb4
 80046ac:	46bd      	mov	sp, r7
 80046ae:	bd90      	pop	{r4, r7, pc}
 80046b0:	200002bc 	.word	0x200002bc
 80046b4:	200002e8 	.word	0x200002e8
 80046b8:	20000504 	.word	0x20000504
 80046bc:	0800a578 	.word	0x0800a578
 80046c0:	200005cc 	.word	0x200005cc
 80046c4:	200005d8 	.word	0x200005d8
 80046c8:	0800a580 	.word	0x0800a580
 80046cc:	200005e4 	.word	0x200005e4
 80046d0:	48000400 	.word	0x48000400
 80046d4:	200005f0 	.word	0x200005f0
 80046d8:	08001fd9 	.word	0x08001fd9
 80046dc:	200005fc 	.word	0x200005fc
 80046e0:	20000640 	.word	0x20000640
 80046e4:	20000190 	.word	0x20000190
 80046e8:	20000684 	.word	0x20000684
 80046ec:	20000688 	.word	0x20000688
 80046f0:	20000694 	.word	0x20000694

080046f4 <_GLOBAL__sub_I_hfdcan1>:
 80046f4:	b580      	push	{r7, lr}
 80046f6:	af00      	add	r7, sp, #0
 80046f8:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 80046fc:	2001      	movs	r0, #1
 80046fe:	f7ff feb5 	bl	800446c <_Z41__static_initialization_and_destruction_0ii>
 8004702:	bd80      	pop	{r7, pc}

08004704 <_GLOBAL__sub_D_hfdcan1>:
 8004704:	b580      	push	{r7, lr}
 8004706:	af00      	add	r7, sp, #0
 8004708:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 800470c:	2000      	movs	r0, #0
 800470e:	f7ff fead 	bl	800446c <_Z41__static_initialization_and_destruction_0ii>
 8004712:	bd80      	pop	{r7, pc}

08004714 <_Z16VL53L4CD_RdDWordttPm>:
#include "platform.h"

extern I2C_HandleTypeDef 	hi2c1;

uint8_t VL53L4CD_RdDWord(uint16_t dev, uint16_t RegisterAdress, uint32_t *value)
{
 8004714:	b580      	push	{r7, lr}
 8004716:	b086      	sub	sp, #24
 8004718:	af02      	add	r7, sp, #8
 800471a:	4603      	mov	r3, r0
 800471c:	603a      	str	r2, [r7, #0]
 800471e:	80fb      	strh	r3, [r7, #6]
 8004720:	460b      	mov	r3, r1
 8004722:	80bb      	strh	r3, [r7, #4]
	uint8_t status = 0;
 8004724:	2300      	movs	r3, #0
 8004726:	73fb      	strb	r3, [r7, #15]
	uint8_t data_write[2];
	uint8_t data_read[4];

	data_write[0] = (RegisterAdress >> 8) & 0xFF;
 8004728:	88bb      	ldrh	r3, [r7, #4]
 800472a:	0a1b      	lsrs	r3, r3, #8
 800472c:	b29b      	uxth	r3, r3
 800472e:	b2db      	uxtb	r3, r3
 8004730:	733b      	strb	r3, [r7, #12]
	data_write[1] = RegisterAdress & 0xFF;
 8004732:	88bb      	ldrh	r3, [r7, #4]
 8004734:	b2db      	uxtb	r3, r3
 8004736:	737b      	strb	r3, [r7, #13]
	status = HAL_I2C_Master_Transmit(&hi2c1, dev, data_write, 2, 100);
 8004738:	f107 020c 	add.w	r2, r7, #12
 800473c:	88f9      	ldrh	r1, [r7, #6]
 800473e:	2364      	movs	r3, #100	@ 0x64
 8004740:	9300      	str	r3, [sp, #0]
 8004742:	2302      	movs	r3, #2
 8004744:	4810      	ldr	r0, [pc, #64]	@ (8004788 <_Z16VL53L4CD_RdDWordttPm+0x74>)
 8004746:	f001 faa3 	bl	8005c90 <HAL_I2C_Master_Transmit>
 800474a:	4603      	mov	r3, r0
 800474c:	73fb      	strb	r3, [r7, #15]
	status = HAL_I2C_Master_Receive(&hi2c1, dev, data_read, 4, 100);
 800474e:	f107 0208 	add.w	r2, r7, #8
 8004752:	88f9      	ldrh	r1, [r7, #6]
 8004754:	2364      	movs	r3, #100	@ 0x64
 8004756:	9300      	str	r3, [sp, #0]
 8004758:	2304      	movs	r3, #4
 800475a:	480b      	ldr	r0, [pc, #44]	@ (8004788 <_Z16VL53L4CD_RdDWordttPm+0x74>)
 800475c:	f001 fbb0 	bl	8005ec0 <HAL_I2C_Master_Receive>
 8004760:	4603      	mov	r3, r0
 8004762:	73fb      	strb	r3, [r7, #15]
	*value =  ((data_read[0] << 24) | (data_read[1]<<16) |
 8004764:	7a3b      	ldrb	r3, [r7, #8]
 8004766:	061a      	lsls	r2, r3, #24
 8004768:	7a7b      	ldrb	r3, [r7, #9]
 800476a:	041b      	lsls	r3, r3, #16
 800476c:	431a      	orrs	r2, r3
			(data_read[2]<<8)| (data_read[3]));
 800476e:	7abb      	ldrb	r3, [r7, #10]
 8004770:	021b      	lsls	r3, r3, #8
	*value =  ((data_read[0] << 24) | (data_read[1]<<16) |
 8004772:	4313      	orrs	r3, r2
			(data_read[2]<<8)| (data_read[3]));
 8004774:	7afa      	ldrb	r2, [r7, #11]
 8004776:	4313      	orrs	r3, r2
 8004778:	461a      	mov	r2, r3
	*value =  ((data_read[0] << 24) | (data_read[1]<<16) |
 800477a:	683b      	ldr	r3, [r7, #0]
 800477c:	601a      	str	r2, [r3, #0]
	return status;
 800477e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004780:	4618      	mov	r0, r3
 8004782:	3710      	adds	r7, #16
 8004784:	46bd      	mov	sp, r7
 8004786:	bd80      	pop	{r7, pc}
 8004788:	200000f0 	.word	0x200000f0

0800478c <_Z15VL53L4CD_RdWordttPt>:

uint8_t VL53L4CD_RdWord(uint16_t dev, uint16_t RegisterAdress, uint16_t *value)
{
 800478c:	b580      	push	{r7, lr}
 800478e:	b086      	sub	sp, #24
 8004790:	af02      	add	r7, sp, #8
 8004792:	4603      	mov	r3, r0
 8004794:	603a      	str	r2, [r7, #0]
 8004796:	80fb      	strh	r3, [r7, #6]
 8004798:	460b      	mov	r3, r1
 800479a:	80bb      	strh	r3, [r7, #4]
	uint8_t status = 0;
 800479c:	2300      	movs	r3, #0
 800479e:	73fb      	strb	r3, [r7, #15]
	uint8_t data_write[2];
	uint8_t data_read[2];

	data_write[0] = (RegisterAdress >> 8) & 0xFF;
 80047a0:	88bb      	ldrh	r3, [r7, #4]
 80047a2:	0a1b      	lsrs	r3, r3, #8
 80047a4:	b29b      	uxth	r3, r3
 80047a6:	b2db      	uxtb	r3, r3
 80047a8:	733b      	strb	r3, [r7, #12]
	data_write[1] = RegisterAdress & 0xFF;
 80047aa:	88bb      	ldrh	r3, [r7, #4]
 80047ac:	b2db      	uxtb	r3, r3
 80047ae:	737b      	strb	r3, [r7, #13]
	status = HAL_I2C_Master_Transmit(&hi2c1, dev, data_write, 2, 100);
 80047b0:	f107 020c 	add.w	r2, r7, #12
 80047b4:	88f9      	ldrh	r1, [r7, #6]
 80047b6:	2364      	movs	r3, #100	@ 0x64
 80047b8:	9300      	str	r3, [sp, #0]
 80047ba:	2302      	movs	r3, #2
 80047bc:	480f      	ldr	r0, [pc, #60]	@ (80047fc <_Z15VL53L4CD_RdWordttPt+0x70>)
 80047be:	f001 fa67 	bl	8005c90 <HAL_I2C_Master_Transmit>
 80047c2:	4603      	mov	r3, r0
 80047c4:	73fb      	strb	r3, [r7, #15]
	status = HAL_I2C_Master_Receive(&hi2c1, dev, data_read, 2, 100);
 80047c6:	f107 0208 	add.w	r2, r7, #8
 80047ca:	88f9      	ldrh	r1, [r7, #6]
 80047cc:	2364      	movs	r3, #100	@ 0x64
 80047ce:	9300      	str	r3, [sp, #0]
 80047d0:	2302      	movs	r3, #2
 80047d2:	480a      	ldr	r0, [pc, #40]	@ (80047fc <_Z15VL53L4CD_RdWordttPt+0x70>)
 80047d4:	f001 fb74 	bl	8005ec0 <HAL_I2C_Master_Receive>
 80047d8:	4603      	mov	r3, r0
 80047da:	73fb      	strb	r3, [r7, #15]
	*value = (data_read[0] << 8) | (data_read[1]);
 80047dc:	7a3b      	ldrb	r3, [r7, #8]
 80047de:	021b      	lsls	r3, r3, #8
 80047e0:	b21a      	sxth	r2, r3
 80047e2:	7a7b      	ldrb	r3, [r7, #9]
 80047e4:	b21b      	sxth	r3, r3
 80047e6:	4313      	orrs	r3, r2
 80047e8:	b21b      	sxth	r3, r3
 80047ea:	b29a      	uxth	r2, r3
 80047ec:	683b      	ldr	r3, [r7, #0]
 80047ee:	801a      	strh	r2, [r3, #0]
	return status;
 80047f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80047f2:	4618      	mov	r0, r3
 80047f4:	3710      	adds	r7, #16
 80047f6:	46bd      	mov	sp, r7
 80047f8:	bd80      	pop	{r7, pc}
 80047fa:	bf00      	nop
 80047fc:	200000f0 	.word	0x200000f0

08004800 <_Z15VL53L4CD_RdBytettPh>:

uint8_t VL53L4CD_RdByte(uint16_t dev, uint16_t RegisterAdress, uint8_t *value)
{
 8004800:	b580      	push	{r7, lr}
 8004802:	b086      	sub	sp, #24
 8004804:	af02      	add	r7, sp, #8
 8004806:	4603      	mov	r3, r0
 8004808:	603a      	str	r2, [r7, #0]
 800480a:	80fb      	strh	r3, [r7, #6]
 800480c:	460b      	mov	r3, r1
 800480e:	80bb      	strh	r3, [r7, #4]
	uint8_t status = 0;
 8004810:	2300      	movs	r3, #0
 8004812:	73fb      	strb	r3, [r7, #15]
	uint8_t data_write[2];
	uint8_t data_read[1];

	data_write[0] = (RegisterAdress >> 8) & 0xFF;
 8004814:	88bb      	ldrh	r3, [r7, #4]
 8004816:	0a1b      	lsrs	r3, r3, #8
 8004818:	b29b      	uxth	r3, r3
 800481a:	b2db      	uxtb	r3, r3
 800481c:	733b      	strb	r3, [r7, #12]
	data_write[1] = RegisterAdress & 0xFF;
 800481e:	88bb      	ldrh	r3, [r7, #4]
 8004820:	b2db      	uxtb	r3, r3
 8004822:	737b      	strb	r3, [r7, #13]
	status = HAL_I2C_Master_Transmit(&hi2c1, dev, data_write, 2, 100);
 8004824:	f107 020c 	add.w	r2, r7, #12
 8004828:	88f9      	ldrh	r1, [r7, #6]
 800482a:	2364      	movs	r3, #100	@ 0x64
 800482c:	9300      	str	r3, [sp, #0]
 800482e:	2302      	movs	r3, #2
 8004830:	480b      	ldr	r0, [pc, #44]	@ (8004860 <_Z15VL53L4CD_RdBytettPh+0x60>)
 8004832:	f001 fa2d 	bl	8005c90 <HAL_I2C_Master_Transmit>
 8004836:	4603      	mov	r3, r0
 8004838:	73fb      	strb	r3, [r7, #15]
	status = HAL_I2C_Master_Receive(&hi2c1, dev, data_read, 1, 100);
 800483a:	f107 0208 	add.w	r2, r7, #8
 800483e:	88f9      	ldrh	r1, [r7, #6]
 8004840:	2364      	movs	r3, #100	@ 0x64
 8004842:	9300      	str	r3, [sp, #0]
 8004844:	2301      	movs	r3, #1
 8004846:	4806      	ldr	r0, [pc, #24]	@ (8004860 <_Z15VL53L4CD_RdBytettPh+0x60>)
 8004848:	f001 fb3a 	bl	8005ec0 <HAL_I2C_Master_Receive>
 800484c:	4603      	mov	r3, r0
 800484e:	73fb      	strb	r3, [r7, #15]
	*value = data_read[0];
 8004850:	7a3a      	ldrb	r2, [r7, #8]
 8004852:	683b      	ldr	r3, [r7, #0]
 8004854:	701a      	strb	r2, [r3, #0]
	return status;
 8004856:	7bfb      	ldrb	r3, [r7, #15]
}
 8004858:	4618      	mov	r0, r3
 800485a:	3710      	adds	r7, #16
 800485c:	46bd      	mov	sp, r7
 800485e:	bd80      	pop	{r7, pc}
 8004860:	200000f0 	.word	0x200000f0

08004864 <_Z15VL53L4CD_WrBytetth>:

uint8_t VL53L4CD_WrByte(uint16_t dev, uint16_t RegisterAdress, uint8_t value)
{
 8004864:	b580      	push	{r7, lr}
 8004866:	b086      	sub	sp, #24
 8004868:	af02      	add	r7, sp, #8
 800486a:	4603      	mov	r3, r0
 800486c:	80fb      	strh	r3, [r7, #6]
 800486e:	460b      	mov	r3, r1
 8004870:	80bb      	strh	r3, [r7, #4]
 8004872:	4613      	mov	r3, r2
 8004874:	70fb      	strb	r3, [r7, #3]
	uint8_t data_write[3];
	uint8_t status = 0;
 8004876:	2300      	movs	r3, #0
 8004878:	73fb      	strb	r3, [r7, #15]

	data_write[0] = (RegisterAdress >> 8) & 0xFF;
 800487a:	88bb      	ldrh	r3, [r7, #4]
 800487c:	0a1b      	lsrs	r3, r3, #8
 800487e:	b29b      	uxth	r3, r3
 8004880:	b2db      	uxtb	r3, r3
 8004882:	733b      	strb	r3, [r7, #12]
	data_write[1] = RegisterAdress & 0xFF;
 8004884:	88bb      	ldrh	r3, [r7, #4]
 8004886:	b2db      	uxtb	r3, r3
 8004888:	737b      	strb	r3, [r7, #13]
	data_write[2] = value & 0xFF;
 800488a:	78fb      	ldrb	r3, [r7, #3]
 800488c:	73bb      	strb	r3, [r7, #14]
	status = HAL_I2C_Master_Transmit(&hi2c1, dev, data_write, 3, 100);
 800488e:	f107 020c 	add.w	r2, r7, #12
 8004892:	88f9      	ldrh	r1, [r7, #6]
 8004894:	2364      	movs	r3, #100	@ 0x64
 8004896:	9300      	str	r3, [sp, #0]
 8004898:	2303      	movs	r3, #3
 800489a:	4805      	ldr	r0, [pc, #20]	@ (80048b0 <_Z15VL53L4CD_WrBytetth+0x4c>)
 800489c:	f001 f9f8 	bl	8005c90 <HAL_I2C_Master_Transmit>
 80048a0:	4603      	mov	r3, r0
 80048a2:	73fb      	strb	r3, [r7, #15]
	return status;
 80048a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80048a6:	4618      	mov	r0, r3
 80048a8:	3710      	adds	r7, #16
 80048aa:	46bd      	mov	sp, r7
 80048ac:	bd80      	pop	{r7, pc}
 80048ae:	bf00      	nop
 80048b0:	200000f0 	.word	0x200000f0

080048b4 <_Z15VL53L4CD_WrWordttt>:

uint8_t VL53L4CD_WrWord(uint16_t dev, uint16_t RegisterAdress, uint16_t value)
{
 80048b4:	b580      	push	{r7, lr}
 80048b6:	b086      	sub	sp, #24
 80048b8:	af02      	add	r7, sp, #8
 80048ba:	4603      	mov	r3, r0
 80048bc:	80fb      	strh	r3, [r7, #6]
 80048be:	460b      	mov	r3, r1
 80048c0:	80bb      	strh	r3, [r7, #4]
 80048c2:	4613      	mov	r3, r2
 80048c4:	807b      	strh	r3, [r7, #2]
	uint8_t data_write[4];
	uint8_t status = 0;
 80048c6:	2300      	movs	r3, #0
 80048c8:	73fb      	strb	r3, [r7, #15]
	data_write[0] = (RegisterAdress >> 8) & 0xFF;
 80048ca:	88bb      	ldrh	r3, [r7, #4]
 80048cc:	0a1b      	lsrs	r3, r3, #8
 80048ce:	b29b      	uxth	r3, r3
 80048d0:	b2db      	uxtb	r3, r3
 80048d2:	723b      	strb	r3, [r7, #8]
	data_write[1] = RegisterAdress & 0xFF;
 80048d4:	88bb      	ldrh	r3, [r7, #4]
 80048d6:	b2db      	uxtb	r3, r3
 80048d8:	727b      	strb	r3, [r7, #9]
	data_write[2] = (value >> 8) & 0xFF;
 80048da:	887b      	ldrh	r3, [r7, #2]
 80048dc:	0a1b      	lsrs	r3, r3, #8
 80048de:	b29b      	uxth	r3, r3
 80048e0:	b2db      	uxtb	r3, r3
 80048e2:	72bb      	strb	r3, [r7, #10]
	data_write[3] = value & 0xFF;
 80048e4:	887b      	ldrh	r3, [r7, #2]
 80048e6:	b2db      	uxtb	r3, r3
 80048e8:	72fb      	strb	r3, [r7, #11]
	status = HAL_I2C_Master_Transmit(&hi2c1, dev, data_write, 4, 100);
 80048ea:	f107 0208 	add.w	r2, r7, #8
 80048ee:	88f9      	ldrh	r1, [r7, #6]
 80048f0:	2364      	movs	r3, #100	@ 0x64
 80048f2:	9300      	str	r3, [sp, #0]
 80048f4:	2304      	movs	r3, #4
 80048f6:	4805      	ldr	r0, [pc, #20]	@ (800490c <_Z15VL53L4CD_WrWordttt+0x58>)
 80048f8:	f001 f9ca 	bl	8005c90 <HAL_I2C_Master_Transmit>
 80048fc:	4603      	mov	r3, r0
 80048fe:	73fb      	strb	r3, [r7, #15]
	return status;
 8004900:	7bfb      	ldrb	r3, [r7, #15]
}
 8004902:	4618      	mov	r0, r3
 8004904:	3710      	adds	r7, #16
 8004906:	46bd      	mov	sp, r7
 8004908:	bd80      	pop	{r7, pc}
 800490a:	bf00      	nop
 800490c:	200000f0 	.word	0x200000f0

08004910 <_Z16VL53L4CD_WrDWordttm>:

uint8_t VL53L4CD_WrDWord(uint16_t dev, uint16_t RegisterAdress, uint32_t value)
{
 8004910:	b580      	push	{r7, lr}
 8004912:	b086      	sub	sp, #24
 8004914:	af02      	add	r7, sp, #8
 8004916:	4603      	mov	r3, r0
 8004918:	603a      	str	r2, [r7, #0]
 800491a:	80fb      	strh	r3, [r7, #6]
 800491c:	460b      	mov	r3, r1
 800491e:	80bb      	strh	r3, [r7, #4]
	uint8_t data_write[6];
	uint8_t status = 0;
 8004920:	2300      	movs	r3, #0
 8004922:	73fb      	strb	r3, [r7, #15]

	data_write[0] = (RegisterAdress >> 8) & 0xFF;
 8004924:	88bb      	ldrh	r3, [r7, #4]
 8004926:	0a1b      	lsrs	r3, r3, #8
 8004928:	b29b      	uxth	r3, r3
 800492a:	b2db      	uxtb	r3, r3
 800492c:	723b      	strb	r3, [r7, #8]
	data_write[1] = RegisterAdress & 0xFF;
 800492e:	88bb      	ldrh	r3, [r7, #4]
 8004930:	b2db      	uxtb	r3, r3
 8004932:	727b      	strb	r3, [r7, #9]
	data_write[2] = (value >> 24) & 0xFF;
 8004934:	683b      	ldr	r3, [r7, #0]
 8004936:	0e1b      	lsrs	r3, r3, #24
 8004938:	b2db      	uxtb	r3, r3
 800493a:	72bb      	strb	r3, [r7, #10]
	data_write[3] = (value >> 16) & 0xFF;
 800493c:	683b      	ldr	r3, [r7, #0]
 800493e:	0c1b      	lsrs	r3, r3, #16
 8004940:	b2db      	uxtb	r3, r3
 8004942:	72fb      	strb	r3, [r7, #11]
	data_write[4] = (value >> 8) & 0xFF;
 8004944:	683b      	ldr	r3, [r7, #0]
 8004946:	0a1b      	lsrs	r3, r3, #8
 8004948:	b2db      	uxtb	r3, r3
 800494a:	733b      	strb	r3, [r7, #12]
	data_write[5] = value & 0xFF;
 800494c:	683b      	ldr	r3, [r7, #0]
 800494e:	b2db      	uxtb	r3, r3
 8004950:	737b      	strb	r3, [r7, #13]
	status = HAL_I2C_Master_Transmit(&hi2c1, dev, data_write, 6, 100);
 8004952:	f107 0208 	add.w	r2, r7, #8
 8004956:	88f9      	ldrh	r1, [r7, #6]
 8004958:	2364      	movs	r3, #100	@ 0x64
 800495a:	9300      	str	r3, [sp, #0]
 800495c:	2306      	movs	r3, #6
 800495e:	4805      	ldr	r0, [pc, #20]	@ (8004974 <_Z16VL53L4CD_WrDWordttm+0x64>)
 8004960:	f001 f996 	bl	8005c90 <HAL_I2C_Master_Transmit>
 8004964:	4603      	mov	r3, r0
 8004966:	73fb      	strb	r3, [r7, #15]
	return status;
 8004968:	7bfb      	ldrb	r3, [r7, #15]
}
 800496a:	4618      	mov	r0, r3
 800496c:	3710      	adds	r7, #16
 800496e:	46bd      	mov	sp, r7
 8004970:	bd80      	pop	{r7, pc}
 8004972:	bf00      	nop
 8004974:	200000f0 	.word	0x200000f0

08004978 <_Z6WaitMstm>:

uint8_t WaitMs(Dev_t dev, uint32_t time_ms)
{
 8004978:	b580      	push	{r7, lr}
 800497a:	b082      	sub	sp, #8
 800497c:	af00      	add	r7, sp, #0
 800497e:	4603      	mov	r3, r0
 8004980:	6039      	str	r1, [r7, #0]
 8004982:	80fb      	strh	r3, [r7, #6]
	HAL_Delay(time_ms);
 8004984:	6838      	ldr	r0, [r7, #0]
 8004986:	f000 fb45 	bl	8005014 <HAL_Delay>
	return 0;
 800498a:	2300      	movs	r3, #0
}
 800498c:	4618      	mov	r0, r3
 800498e:	3708      	adds	r7, #8
 8004990:	46bd      	mov	sp, r7
 8004992:	bd80      	pop	{r7, pc}

08004994 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004994:	b580      	push	{r7, lr}
 8004996:	b082      	sub	sp, #8
 8004998:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800499a:	4b0f      	ldr	r3, [pc, #60]	@ (80049d8 <HAL_MspInit+0x44>)
 800499c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800499e:	4a0e      	ldr	r2, [pc, #56]	@ (80049d8 <HAL_MspInit+0x44>)
 80049a0:	f043 0301 	orr.w	r3, r3, #1
 80049a4:	6613      	str	r3, [r2, #96]	@ 0x60
 80049a6:	4b0c      	ldr	r3, [pc, #48]	@ (80049d8 <HAL_MspInit+0x44>)
 80049a8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80049aa:	f003 0301 	and.w	r3, r3, #1
 80049ae:	607b      	str	r3, [r7, #4]
 80049b0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80049b2:	4b09      	ldr	r3, [pc, #36]	@ (80049d8 <HAL_MspInit+0x44>)
 80049b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80049b6:	4a08      	ldr	r2, [pc, #32]	@ (80049d8 <HAL_MspInit+0x44>)
 80049b8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80049bc:	6593      	str	r3, [r2, #88]	@ 0x58
 80049be:	4b06      	ldr	r3, [pc, #24]	@ (80049d8 <HAL_MspInit+0x44>)
 80049c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80049c2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80049c6:	603b      	str	r3, [r7, #0]
 80049c8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 80049ca:	f001 ff51 	bl	8006870 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80049ce:	bf00      	nop
 80049d0:	3708      	adds	r7, #8
 80049d2:	46bd      	mov	sp, r7
 80049d4:	bd80      	pop	{r7, pc}
 80049d6:	bf00      	nop
 80049d8:	40021000 	.word	0x40021000

080049dc <HAL_FDCAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hfdcan: FDCAN handle pointer
* @retval None
*/
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 80049dc:	b580      	push	{r7, lr}
 80049de:	b09a      	sub	sp, #104	@ 0x68
 80049e0:	af00      	add	r7, sp, #0
 80049e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80049e4:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80049e8:	2200      	movs	r2, #0
 80049ea:	601a      	str	r2, [r3, #0]
 80049ec:	605a      	str	r2, [r3, #4]
 80049ee:	609a      	str	r2, [r3, #8]
 80049f0:	60da      	str	r2, [r3, #12]
 80049f2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80049f4:	f107 0310 	add.w	r3, r7, #16
 80049f8:	2244      	movs	r2, #68	@ 0x44
 80049fa:	2100      	movs	r1, #0
 80049fc:	4618      	mov	r0, r3
 80049fe:	f004 feef 	bl	80097e0 <memset>
  if(hfdcan->Instance==FDCAN1)
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	4a20      	ldr	r2, [pc, #128]	@ (8004a88 <HAL_FDCAN_MspInit+0xac>)
 8004a08:	4293      	cmp	r3, r2
 8004a0a:	d139      	bne.n	8004a80 <HAL_FDCAN_MspInit+0xa4>

  /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8004a0c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004a10:	613b      	str	r3, [r7, #16]
    PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PCLK1;
 8004a12:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004a16:	643b      	str	r3, [r7, #64]	@ 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004a18:	f107 0310 	add.w	r3, r7, #16
 8004a1c:	4618      	mov	r0, r3
 8004a1e:	f002 fc65 	bl	80072ec <HAL_RCCEx_PeriphCLKConfig>
 8004a22:	4603      	mov	r3, r0
 8004a24:	2b00      	cmp	r3, #0
 8004a26:	d001      	beq.n	8004a2c <HAL_FDCAN_MspInit+0x50>
    {
      Error_Handler();
 8004a28:	f7fe fa8a 	bl	8002f40 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8004a2c:	4b17      	ldr	r3, [pc, #92]	@ (8004a8c <HAL_FDCAN_MspInit+0xb0>)
 8004a2e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004a30:	4a16      	ldr	r2, [pc, #88]	@ (8004a8c <HAL_FDCAN_MspInit+0xb0>)
 8004a32:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8004a36:	6593      	str	r3, [r2, #88]	@ 0x58
 8004a38:	4b14      	ldr	r3, [pc, #80]	@ (8004a8c <HAL_FDCAN_MspInit+0xb0>)
 8004a3a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004a3c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004a40:	60fb      	str	r3, [r7, #12]
 8004a42:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004a44:	4b11      	ldr	r3, [pc, #68]	@ (8004a8c <HAL_FDCAN_MspInit+0xb0>)
 8004a46:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004a48:	4a10      	ldr	r2, [pc, #64]	@ (8004a8c <HAL_FDCAN_MspInit+0xb0>)
 8004a4a:	f043 0301 	orr.w	r3, r3, #1
 8004a4e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004a50:	4b0e      	ldr	r3, [pc, #56]	@ (8004a8c <HAL_FDCAN_MspInit+0xb0>)
 8004a52:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004a54:	f003 0301 	and.w	r3, r3, #1
 8004a58:	60bb      	str	r3, [r7, #8]
 8004a5a:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN1 GPIO Configuration
    PA11     ------> FDCAN1_RX
    PA12     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8004a5c:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8004a60:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004a62:	2302      	movs	r3, #2
 8004a64:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004a66:	2300      	movs	r3, #0
 8004a68:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004a6a:	2300      	movs	r3, #0
 8004a6c:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8004a6e:	2309      	movs	r3, #9
 8004a70:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004a72:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8004a76:	4619      	mov	r1, r3
 8004a78:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004a7c:	f000 feba 	bl	80057f4 <HAL_GPIO_Init>
  /* USER CODE BEGIN FDCAN1_MspInit 1 */

  /* USER CODE END FDCAN1_MspInit 1 */
  }

}
 8004a80:	bf00      	nop
 8004a82:	3768      	adds	r7, #104	@ 0x68
 8004a84:	46bd      	mov	sp, r7
 8004a86:	bd80      	pop	{r7, pc}
 8004a88:	40006400 	.word	0x40006400
 8004a8c:	40021000 	.word	0x40021000

08004a90 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8004a90:	b580      	push	{r7, lr}
 8004a92:	b09c      	sub	sp, #112	@ 0x70
 8004a94:	af00      	add	r7, sp, #0
 8004a96:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004a98:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8004a9c:	2200      	movs	r2, #0
 8004a9e:	601a      	str	r2, [r3, #0]
 8004aa0:	605a      	str	r2, [r3, #4]
 8004aa2:	609a      	str	r2, [r3, #8]
 8004aa4:	60da      	str	r2, [r3, #12]
 8004aa6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004aa8:	f107 0318 	add.w	r3, r7, #24
 8004aac:	2244      	movs	r2, #68	@ 0x44
 8004aae:	2100      	movs	r1, #0
 8004ab0:	4618      	mov	r0, r3
 8004ab2:	f004 fe95 	bl	80097e0 <memset>
  if(hi2c->Instance==I2C1)
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	4a2d      	ldr	r2, [pc, #180]	@ (8004b70 <HAL_I2C_MspInit+0xe0>)
 8004abc:	4293      	cmp	r3, r2
 8004abe:	d153      	bne.n	8004b68 <HAL_I2C_MspInit+0xd8>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8004ac0:	2340      	movs	r3, #64	@ 0x40
 8004ac2:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8004ac4:	2300      	movs	r3, #0
 8004ac6:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004ac8:	f107 0318 	add.w	r3, r7, #24
 8004acc:	4618      	mov	r0, r3
 8004ace:	f002 fc0d 	bl	80072ec <HAL_RCCEx_PeriphCLKConfig>
 8004ad2:	4603      	mov	r3, r0
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	d001      	beq.n	8004adc <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8004ad8:	f7fe fa32 	bl	8002f40 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004adc:	4b25      	ldr	r3, [pc, #148]	@ (8004b74 <HAL_I2C_MspInit+0xe4>)
 8004ade:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004ae0:	4a24      	ldr	r2, [pc, #144]	@ (8004b74 <HAL_I2C_MspInit+0xe4>)
 8004ae2:	f043 0301 	orr.w	r3, r3, #1
 8004ae6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004ae8:	4b22      	ldr	r3, [pc, #136]	@ (8004b74 <HAL_I2C_MspInit+0xe4>)
 8004aea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004aec:	f003 0301 	and.w	r3, r3, #1
 8004af0:	617b      	str	r3, [r7, #20]
 8004af2:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004af4:	4b1f      	ldr	r3, [pc, #124]	@ (8004b74 <HAL_I2C_MspInit+0xe4>)
 8004af6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004af8:	4a1e      	ldr	r2, [pc, #120]	@ (8004b74 <HAL_I2C_MspInit+0xe4>)
 8004afa:	f043 0302 	orr.w	r3, r3, #2
 8004afe:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004b00:	4b1c      	ldr	r3, [pc, #112]	@ (8004b74 <HAL_I2C_MspInit+0xe4>)
 8004b02:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004b04:	f003 0302 	and.w	r3, r3, #2
 8004b08:	613b      	str	r3, [r7, #16]
 8004b0a:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PA15     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8004b0c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004b10:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004b12:	2312      	movs	r3, #18
 8004b14:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b16:	2300      	movs	r3, #0
 8004b18:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004b1a:	2300      	movs	r3, #0
 8004b1c:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8004b1e:	2304      	movs	r3, #4
 8004b20:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004b22:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8004b26:	4619      	mov	r1, r3
 8004b28:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004b2c:	f000 fe62 	bl	80057f4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8004b30:	2380      	movs	r3, #128	@ 0x80
 8004b32:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004b34:	2312      	movs	r3, #18
 8004b36:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b38:	2300      	movs	r3, #0
 8004b3a:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004b3c:	2300      	movs	r3, #0
 8004b3e:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8004b40:	2304      	movs	r3, #4
 8004b42:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004b44:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8004b48:	4619      	mov	r1, r3
 8004b4a:	480b      	ldr	r0, [pc, #44]	@ (8004b78 <HAL_I2C_MspInit+0xe8>)
 8004b4c:	f000 fe52 	bl	80057f4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8004b50:	4b08      	ldr	r3, [pc, #32]	@ (8004b74 <HAL_I2C_MspInit+0xe4>)
 8004b52:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004b54:	4a07      	ldr	r2, [pc, #28]	@ (8004b74 <HAL_I2C_MspInit+0xe4>)
 8004b56:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8004b5a:	6593      	str	r3, [r2, #88]	@ 0x58
 8004b5c:	4b05      	ldr	r3, [pc, #20]	@ (8004b74 <HAL_I2C_MspInit+0xe4>)
 8004b5e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004b60:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004b64:	60fb      	str	r3, [r7, #12]
 8004b66:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8004b68:	bf00      	nop
 8004b6a:	3770      	adds	r7, #112	@ 0x70
 8004b6c:	46bd      	mov	sp, r7
 8004b6e:	bd80      	pop	{r7, pc}
 8004b70:	40005400 	.word	0x40005400
 8004b74:	40021000 	.word	0x40021000
 8004b78:	48000400 	.word	0x48000400

08004b7c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8004b7c:	b580      	push	{r7, lr}
 8004b7e:	b084      	sub	sp, #16
 8004b80:	af00      	add	r7, sp, #0
 8004b82:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004b8c:	d113      	bne.n	8004bb6 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8004b8e:	4b0c      	ldr	r3, [pc, #48]	@ (8004bc0 <HAL_TIM_Base_MspInit+0x44>)
 8004b90:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004b92:	4a0b      	ldr	r2, [pc, #44]	@ (8004bc0 <HAL_TIM_Base_MspInit+0x44>)
 8004b94:	f043 0301 	orr.w	r3, r3, #1
 8004b98:	6593      	str	r3, [r2, #88]	@ 0x58
 8004b9a:	4b09      	ldr	r3, [pc, #36]	@ (8004bc0 <HAL_TIM_Base_MspInit+0x44>)
 8004b9c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004b9e:	f003 0301 	and.w	r3, r3, #1
 8004ba2:	60fb      	str	r3, [r7, #12]
 8004ba4:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8004ba6:	2200      	movs	r2, #0
 8004ba8:	2100      	movs	r1, #0
 8004baa:	201c      	movs	r0, #28
 8004bac:	f000 fb2f 	bl	800520e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8004bb0:	201c      	movs	r0, #28
 8004bb2:	f000 fb46 	bl	8005242 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8004bb6:	bf00      	nop
 8004bb8:	3710      	adds	r7, #16
 8004bba:	46bd      	mov	sp, r7
 8004bbc:	bd80      	pop	{r7, pc}
 8004bbe:	bf00      	nop
 8004bc0:	40021000 	.word	0x40021000

08004bc4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004bc4:	b580      	push	{r7, lr}
 8004bc6:	b09c      	sub	sp, #112	@ 0x70
 8004bc8:	af00      	add	r7, sp, #0
 8004bca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004bcc:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8004bd0:	2200      	movs	r2, #0
 8004bd2:	601a      	str	r2, [r3, #0]
 8004bd4:	605a      	str	r2, [r3, #4]
 8004bd6:	609a      	str	r2, [r3, #8]
 8004bd8:	60da      	str	r2, [r3, #12]
 8004bda:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004bdc:	f107 0318 	add.w	r3, r7, #24
 8004be0:	2244      	movs	r2, #68	@ 0x44
 8004be2:	2100      	movs	r1, #0
 8004be4:	4618      	mov	r0, r3
 8004be6:	f004 fdfb 	bl	80097e0 <memset>
  if(huart->Instance==USART1)
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	4a3e      	ldr	r2, [pc, #248]	@ (8004ce8 <HAL_UART_MspInit+0x124>)
 8004bf0:	4293      	cmp	r3, r2
 8004bf2:	d138      	bne.n	8004c66 <HAL_UART_MspInit+0xa2>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8004bf4:	2301      	movs	r3, #1
 8004bf6:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8004bf8:	2300      	movs	r3, #0
 8004bfa:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004bfc:	f107 0318 	add.w	r3, r7, #24
 8004c00:	4618      	mov	r0, r3
 8004c02:	f002 fb73 	bl	80072ec <HAL_RCCEx_PeriphCLKConfig>
 8004c06:	4603      	mov	r3, r0
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	d001      	beq.n	8004c10 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8004c0c:	f7fe f998 	bl	8002f40 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8004c10:	4b36      	ldr	r3, [pc, #216]	@ (8004cec <HAL_UART_MspInit+0x128>)
 8004c12:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004c14:	4a35      	ldr	r2, [pc, #212]	@ (8004cec <HAL_UART_MspInit+0x128>)
 8004c16:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004c1a:	6613      	str	r3, [r2, #96]	@ 0x60
 8004c1c:	4b33      	ldr	r3, [pc, #204]	@ (8004cec <HAL_UART_MspInit+0x128>)
 8004c1e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004c20:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004c24:	617b      	str	r3, [r7, #20]
 8004c26:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004c28:	4b30      	ldr	r3, [pc, #192]	@ (8004cec <HAL_UART_MspInit+0x128>)
 8004c2a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004c2c:	4a2f      	ldr	r2, [pc, #188]	@ (8004cec <HAL_UART_MspInit+0x128>)
 8004c2e:	f043 0301 	orr.w	r3, r3, #1
 8004c32:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004c34:	4b2d      	ldr	r3, [pc, #180]	@ (8004cec <HAL_UART_MspInit+0x128>)
 8004c36:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004c38:	f003 0301 	and.w	r3, r3, #1
 8004c3c:	613b      	str	r3, [r7, #16]
 8004c3e:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8004c40:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004c44:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004c46:	2312      	movs	r3, #18
 8004c48:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c4a:	2300      	movs	r3, #0
 8004c4c:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004c4e:	2303      	movs	r3, #3
 8004c50:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8004c52:	2307      	movs	r3, #7
 8004c54:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004c56:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8004c5a:	4619      	mov	r1, r3
 8004c5c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004c60:	f000 fdc8 	bl	80057f4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8004c64:	e03b      	b.n	8004cde <HAL_UART_MspInit+0x11a>
  else if(huart->Instance==USART2)
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	4a21      	ldr	r2, [pc, #132]	@ (8004cf0 <HAL_UART_MspInit+0x12c>)
 8004c6c:	4293      	cmp	r3, r2
 8004c6e:	d136      	bne.n	8004cde <HAL_UART_MspInit+0x11a>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8004c70:	2302      	movs	r3, #2
 8004c72:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8004c74:	2300      	movs	r3, #0
 8004c76:	623b      	str	r3, [r7, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004c78:	f107 0318 	add.w	r3, r7, #24
 8004c7c:	4618      	mov	r0, r3
 8004c7e:	f002 fb35 	bl	80072ec <HAL_RCCEx_PeriphCLKConfig>
 8004c82:	4603      	mov	r3, r0
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	d001      	beq.n	8004c8c <HAL_UART_MspInit+0xc8>
      Error_Handler();
 8004c88:	f7fe f95a 	bl	8002f40 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8004c8c:	4b17      	ldr	r3, [pc, #92]	@ (8004cec <HAL_UART_MspInit+0x128>)
 8004c8e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c90:	4a16      	ldr	r2, [pc, #88]	@ (8004cec <HAL_UART_MspInit+0x128>)
 8004c92:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004c96:	6593      	str	r3, [r2, #88]	@ 0x58
 8004c98:	4b14      	ldr	r3, [pc, #80]	@ (8004cec <HAL_UART_MspInit+0x128>)
 8004c9a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c9c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004ca0:	60fb      	str	r3, [r7, #12]
 8004ca2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004ca4:	4b11      	ldr	r3, [pc, #68]	@ (8004cec <HAL_UART_MspInit+0x128>)
 8004ca6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004ca8:	4a10      	ldr	r2, [pc, #64]	@ (8004cec <HAL_UART_MspInit+0x128>)
 8004caa:	f043 0301 	orr.w	r3, r3, #1
 8004cae:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004cb0:	4b0e      	ldr	r3, [pc, #56]	@ (8004cec <HAL_UART_MspInit+0x128>)
 8004cb2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004cb4:	f003 0301 	and.w	r3, r3, #1
 8004cb8:	60bb      	str	r3, [r7, #8]
 8004cba:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = USART2_TX_Pin|USART2_RX_Pin;
 8004cbc:	230c      	movs	r3, #12
 8004cbe:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004cc0:	2302      	movs	r3, #2
 8004cc2:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004cc4:	2300      	movs	r3, #0
 8004cc6:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004cc8:	2300      	movs	r3, #0
 8004cca:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8004ccc:	2307      	movs	r3, #7
 8004cce:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004cd0:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8004cd4:	4619      	mov	r1, r3
 8004cd6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004cda:	f000 fd8b 	bl	80057f4 <HAL_GPIO_Init>
}
 8004cde:	bf00      	nop
 8004ce0:	3770      	adds	r7, #112	@ 0x70
 8004ce2:	46bd      	mov	sp, r7
 8004ce4:	bd80      	pop	{r7, pc}
 8004ce6:	bf00      	nop
 8004ce8:	40013800 	.word	0x40013800
 8004cec:	40021000 	.word	0x40021000
 8004cf0:	40004400 	.word	0x40004400

08004cf4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004cf4:	b480      	push	{r7}
 8004cf6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8004cf8:	bf00      	nop
 8004cfa:	e7fd      	b.n	8004cf8 <NMI_Handler+0x4>

08004cfc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004cfc:	b480      	push	{r7}
 8004cfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004d00:	bf00      	nop
 8004d02:	e7fd      	b.n	8004d00 <HardFault_Handler+0x4>

08004d04 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004d04:	b480      	push	{r7}
 8004d06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004d08:	bf00      	nop
 8004d0a:	e7fd      	b.n	8004d08 <MemManage_Handler+0x4>

08004d0c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004d0c:	b480      	push	{r7}
 8004d0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004d10:	bf00      	nop
 8004d12:	e7fd      	b.n	8004d10 <BusFault_Handler+0x4>

08004d14 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004d14:	b480      	push	{r7}
 8004d16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004d18:	bf00      	nop
 8004d1a:	e7fd      	b.n	8004d18 <UsageFault_Handler+0x4>

08004d1c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004d1c:	b480      	push	{r7}
 8004d1e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004d20:	bf00      	nop
 8004d22:	46bd      	mov	sp, r7
 8004d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d28:	4770      	bx	lr

08004d2a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004d2a:	b480      	push	{r7}
 8004d2c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004d2e:	bf00      	nop
 8004d30:	46bd      	mov	sp, r7
 8004d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d36:	4770      	bx	lr

08004d38 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004d38:	b480      	push	{r7}
 8004d3a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004d3c:	bf00      	nop
 8004d3e:	46bd      	mov	sp, r7
 8004d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d44:	4770      	bx	lr

08004d46 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004d46:	b580      	push	{r7, lr}
 8004d48:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004d4a:	f000 f945 	bl	8004fd8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004d4e:	bf00      	nop
 8004d50:	bd80      	pop	{r7, pc}
	...

08004d54 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8004d54:	b580      	push	{r7, lr}
 8004d56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8004d58:	4802      	ldr	r0, [pc, #8]	@ (8004d64 <TIM2_IRQHandler+0x10>)
 8004d5a:	f002 fd79 	bl	8007850 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8004d5e:	bf00      	nop
 8004d60:	bd80      	pop	{r7, pc}
 8004d62:	bf00      	nop
 8004d64:	20000144 	.word	0x20000144

08004d68 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8004d68:	b480      	push	{r7}
 8004d6a:	af00      	add	r7, sp, #0
  return 1;
 8004d6c:	2301      	movs	r3, #1
}
 8004d6e:	4618      	mov	r0, r3
 8004d70:	46bd      	mov	sp, r7
 8004d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d76:	4770      	bx	lr

08004d78 <_kill>:

int _kill(int pid, int sig)
{
 8004d78:	b580      	push	{r7, lr}
 8004d7a:	b082      	sub	sp, #8
 8004d7c:	af00      	add	r7, sp, #0
 8004d7e:	6078      	str	r0, [r7, #4]
 8004d80:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8004d82:	f004 fdcf 	bl	8009924 <__errno>
 8004d86:	4603      	mov	r3, r0
 8004d88:	2216      	movs	r2, #22
 8004d8a:	601a      	str	r2, [r3, #0]
  return -1;
 8004d8c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8004d90:	4618      	mov	r0, r3
 8004d92:	3708      	adds	r7, #8
 8004d94:	46bd      	mov	sp, r7
 8004d96:	bd80      	pop	{r7, pc}

08004d98 <_exit>:

void _exit (int status)
{
 8004d98:	b580      	push	{r7, lr}
 8004d9a:	b082      	sub	sp, #8
 8004d9c:	af00      	add	r7, sp, #0
 8004d9e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8004da0:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8004da4:	6878      	ldr	r0, [r7, #4]
 8004da6:	f7ff ffe7 	bl	8004d78 <_kill>
  while (1) {}    /* Make sure we hang here */
 8004daa:	bf00      	nop
 8004dac:	e7fd      	b.n	8004daa <_exit+0x12>

08004dae <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004dae:	b580      	push	{r7, lr}
 8004db0:	b086      	sub	sp, #24
 8004db2:	af00      	add	r7, sp, #0
 8004db4:	60f8      	str	r0, [r7, #12]
 8004db6:	60b9      	str	r1, [r7, #8]
 8004db8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004dba:	2300      	movs	r3, #0
 8004dbc:	617b      	str	r3, [r7, #20]
 8004dbe:	e00a      	b.n	8004dd6 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8004dc0:	f3af 8000 	nop.w
 8004dc4:	4601      	mov	r1, r0
 8004dc6:	68bb      	ldr	r3, [r7, #8]
 8004dc8:	1c5a      	adds	r2, r3, #1
 8004dca:	60ba      	str	r2, [r7, #8]
 8004dcc:	b2ca      	uxtb	r2, r1
 8004dce:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004dd0:	697b      	ldr	r3, [r7, #20]
 8004dd2:	3301      	adds	r3, #1
 8004dd4:	617b      	str	r3, [r7, #20]
 8004dd6:	697a      	ldr	r2, [r7, #20]
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	429a      	cmp	r2, r3
 8004ddc:	dbf0      	blt.n	8004dc0 <_read+0x12>
  }

  return len;
 8004dde:	687b      	ldr	r3, [r7, #4]
}
 8004de0:	4618      	mov	r0, r3
 8004de2:	3718      	adds	r7, #24
 8004de4:	46bd      	mov	sp, r7
 8004de6:	bd80      	pop	{r7, pc}

08004de8 <_close>:
  }
  return len;
}

int _close(int file)
{
 8004de8:	b480      	push	{r7}
 8004dea:	b083      	sub	sp, #12
 8004dec:	af00      	add	r7, sp, #0
 8004dee:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8004df0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8004df4:	4618      	mov	r0, r3
 8004df6:	370c      	adds	r7, #12
 8004df8:	46bd      	mov	sp, r7
 8004dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dfe:	4770      	bx	lr

08004e00 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004e00:	b480      	push	{r7}
 8004e02:	b083      	sub	sp, #12
 8004e04:	af00      	add	r7, sp, #0
 8004e06:	6078      	str	r0, [r7, #4]
 8004e08:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8004e0a:	683b      	ldr	r3, [r7, #0]
 8004e0c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004e10:	605a      	str	r2, [r3, #4]
  return 0;
 8004e12:	2300      	movs	r3, #0
}
 8004e14:	4618      	mov	r0, r3
 8004e16:	370c      	adds	r7, #12
 8004e18:	46bd      	mov	sp, r7
 8004e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e1e:	4770      	bx	lr

08004e20 <_isatty>:

int _isatty(int file)
{
 8004e20:	b480      	push	{r7}
 8004e22:	b083      	sub	sp, #12
 8004e24:	af00      	add	r7, sp, #0
 8004e26:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8004e28:	2301      	movs	r3, #1
}
 8004e2a:	4618      	mov	r0, r3
 8004e2c:	370c      	adds	r7, #12
 8004e2e:	46bd      	mov	sp, r7
 8004e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e34:	4770      	bx	lr

08004e36 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004e36:	b480      	push	{r7}
 8004e38:	b085      	sub	sp, #20
 8004e3a:	af00      	add	r7, sp, #0
 8004e3c:	60f8      	str	r0, [r7, #12]
 8004e3e:	60b9      	str	r1, [r7, #8]
 8004e40:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8004e42:	2300      	movs	r3, #0
}
 8004e44:	4618      	mov	r0, r3
 8004e46:	3714      	adds	r7, #20
 8004e48:	46bd      	mov	sp, r7
 8004e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e4e:	4770      	bx	lr

08004e50 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004e50:	b580      	push	{r7, lr}
 8004e52:	b086      	sub	sp, #24
 8004e54:	af00      	add	r7, sp, #0
 8004e56:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004e58:	4a14      	ldr	r2, [pc, #80]	@ (8004eac <_sbrk+0x5c>)
 8004e5a:	4b15      	ldr	r3, [pc, #84]	@ (8004eb0 <_sbrk+0x60>)
 8004e5c:	1ad3      	subs	r3, r2, r3
 8004e5e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004e60:	697b      	ldr	r3, [r7, #20]
 8004e62:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004e64:	4b13      	ldr	r3, [pc, #76]	@ (8004eb4 <_sbrk+0x64>)
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	2b00      	cmp	r3, #0
 8004e6a:	d102      	bne.n	8004e72 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004e6c:	4b11      	ldr	r3, [pc, #68]	@ (8004eb4 <_sbrk+0x64>)
 8004e6e:	4a12      	ldr	r2, [pc, #72]	@ (8004eb8 <_sbrk+0x68>)
 8004e70:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004e72:	4b10      	ldr	r3, [pc, #64]	@ (8004eb4 <_sbrk+0x64>)
 8004e74:	681a      	ldr	r2, [r3, #0]
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	4413      	add	r3, r2
 8004e7a:	693a      	ldr	r2, [r7, #16]
 8004e7c:	429a      	cmp	r2, r3
 8004e7e:	d207      	bcs.n	8004e90 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004e80:	f004 fd50 	bl	8009924 <__errno>
 8004e84:	4603      	mov	r3, r0
 8004e86:	220c      	movs	r2, #12
 8004e88:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004e8a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8004e8e:	e009      	b.n	8004ea4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004e90:	4b08      	ldr	r3, [pc, #32]	@ (8004eb4 <_sbrk+0x64>)
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004e96:	4b07      	ldr	r3, [pc, #28]	@ (8004eb4 <_sbrk+0x64>)
 8004e98:	681a      	ldr	r2, [r3, #0]
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	4413      	add	r3, r2
 8004e9e:	4a05      	ldr	r2, [pc, #20]	@ (8004eb4 <_sbrk+0x64>)
 8004ea0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004ea2:	68fb      	ldr	r3, [r7, #12]
}
 8004ea4:	4618      	mov	r0, r3
 8004ea6:	3718      	adds	r7, #24
 8004ea8:	46bd      	mov	sp, r7
 8004eaa:	bd80      	pop	{r7, pc}
 8004eac:	20008000 	.word	0x20008000
 8004eb0:	00000400 	.word	0x00000400
 8004eb4:	200006ac 	.word	0x200006ac
 8004eb8:	20000808 	.word	0x20000808

08004ebc <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8004ebc:	b480      	push	{r7}
 8004ebe:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8004ec0:	4b06      	ldr	r3, [pc, #24]	@ (8004edc <SystemInit+0x20>)
 8004ec2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ec6:	4a05      	ldr	r2, [pc, #20]	@ (8004edc <SystemInit+0x20>)
 8004ec8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004ecc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004ed0:	bf00      	nop
 8004ed2:	46bd      	mov	sp, r7
 8004ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ed8:	4770      	bx	lr
 8004eda:	bf00      	nop
 8004edc:	e000ed00 	.word	0xe000ed00

08004ee0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8004ee0:	480d      	ldr	r0, [pc, #52]	@ (8004f18 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8004ee2:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
	    bl  SystemInit
 8004ee4:	f7ff ffea 	bl	8004ebc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8004ee8:	480c      	ldr	r0, [pc, #48]	@ (8004f1c <LoopForever+0x6>)
  ldr r1, =_edata
 8004eea:	490d      	ldr	r1, [pc, #52]	@ (8004f20 <LoopForever+0xa>)
  ldr r2, =_sidata
 8004eec:	4a0d      	ldr	r2, [pc, #52]	@ (8004f24 <LoopForever+0xe>)
  movs r3, #0
 8004eee:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8004ef0:	e002      	b.n	8004ef8 <LoopCopyDataInit>

08004ef2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004ef2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004ef4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004ef6:	3304      	adds	r3, #4

08004ef8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004ef8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004efa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004efc:	d3f9      	bcc.n	8004ef2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004efe:	4a0a      	ldr	r2, [pc, #40]	@ (8004f28 <LoopForever+0x12>)
  ldr r4, =_ebss
 8004f00:	4c0a      	ldr	r4, [pc, #40]	@ (8004f2c <LoopForever+0x16>)
  movs r3, #0
 8004f02:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004f04:	e001      	b.n	8004f0a <LoopFillZerobss>

08004f06 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004f06:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004f08:	3204      	adds	r2, #4

08004f0a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004f0a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004f0c:	d3fb      	bcc.n	8004f06 <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 8004f0e:	f004 fd0f 	bl	8009930 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8004f12:	f7fd fd8b 	bl	8002a2c <main>

08004f16 <LoopForever>:

LoopForever:
    b LoopForever
 8004f16:	e7fe      	b.n	8004f16 <LoopForever>
  ldr   r0, =_estack
 8004f18:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8004f1c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004f20:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8004f24:	0800a6a0 	.word	0x0800a6a0
  ldr r2, =_sbss
 8004f28:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8004f2c:	20000804 	.word	0x20000804

08004f30 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8004f30:	e7fe      	b.n	8004f30 <ADC1_2_IRQHandler>

08004f32 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004f32:	b580      	push	{r7, lr}
 8004f34:	b082      	sub	sp, #8
 8004f36:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8004f38:	2300      	movs	r3, #0
 8004f3a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004f3c:	2003      	movs	r0, #3
 8004f3e:	f000 f95b 	bl	80051f8 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8004f42:	2000      	movs	r0, #0
 8004f44:	f000 f80e 	bl	8004f64 <HAL_InitTick>
 8004f48:	4603      	mov	r3, r0
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	d002      	beq.n	8004f54 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8004f4e:	2301      	movs	r3, #1
 8004f50:	71fb      	strb	r3, [r7, #7]
 8004f52:	e001      	b.n	8004f58 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8004f54:	f7ff fd1e 	bl	8004994 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8004f58:	79fb      	ldrb	r3, [r7, #7]

}
 8004f5a:	4618      	mov	r0, r3
 8004f5c:	3708      	adds	r7, #8
 8004f5e:	46bd      	mov	sp, r7
 8004f60:	bd80      	pop	{r7, pc}
	...

08004f64 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004f64:	b580      	push	{r7, lr}
 8004f66:	b084      	sub	sp, #16
 8004f68:	af00      	add	r7, sp, #0
 8004f6a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8004f6c:	2300      	movs	r3, #0
 8004f6e:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8004f70:	4b16      	ldr	r3, [pc, #88]	@ (8004fcc <HAL_InitTick+0x68>)
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	2b00      	cmp	r3, #0
 8004f76:	d022      	beq.n	8004fbe <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8004f78:	4b15      	ldr	r3, [pc, #84]	@ (8004fd0 <HAL_InitTick+0x6c>)
 8004f7a:	681a      	ldr	r2, [r3, #0]
 8004f7c:	4b13      	ldr	r3, [pc, #76]	@ (8004fcc <HAL_InitTick+0x68>)
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8004f84:	fbb1 f3f3 	udiv	r3, r1, r3
 8004f88:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f8c:	4618      	mov	r0, r3
 8004f8e:	f000 f966 	bl	800525e <HAL_SYSTICK_Config>
 8004f92:	4603      	mov	r3, r0
 8004f94:	2b00      	cmp	r3, #0
 8004f96:	d10f      	bne.n	8004fb8 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	2b0f      	cmp	r3, #15
 8004f9c:	d809      	bhi.n	8004fb2 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004f9e:	2200      	movs	r2, #0
 8004fa0:	6879      	ldr	r1, [r7, #4]
 8004fa2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004fa6:	f000 f932 	bl	800520e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8004faa:	4a0a      	ldr	r2, [pc, #40]	@ (8004fd4 <HAL_InitTick+0x70>)
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	6013      	str	r3, [r2, #0]
 8004fb0:	e007      	b.n	8004fc2 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8004fb2:	2301      	movs	r3, #1
 8004fb4:	73fb      	strb	r3, [r7, #15]
 8004fb6:	e004      	b.n	8004fc2 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8004fb8:	2301      	movs	r3, #1
 8004fba:	73fb      	strb	r3, [r7, #15]
 8004fbc:	e001      	b.n	8004fc2 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8004fbe:	2301      	movs	r3, #1
 8004fc0:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8004fc2:	7bfb      	ldrb	r3, [r7, #15]
}
 8004fc4:	4618      	mov	r0, r3
 8004fc6:	3710      	adds	r7, #16
 8004fc8:	46bd      	mov	sp, r7
 8004fca:	bd80      	pop	{r7, pc}
 8004fcc:	20000008 	.word	0x20000008
 8004fd0:	20000000 	.word	0x20000000
 8004fd4:	20000004 	.word	0x20000004

08004fd8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004fd8:	b480      	push	{r7}
 8004fda:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004fdc:	4b05      	ldr	r3, [pc, #20]	@ (8004ff4 <HAL_IncTick+0x1c>)
 8004fde:	681a      	ldr	r2, [r3, #0]
 8004fe0:	4b05      	ldr	r3, [pc, #20]	@ (8004ff8 <HAL_IncTick+0x20>)
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	4413      	add	r3, r2
 8004fe6:	4a03      	ldr	r2, [pc, #12]	@ (8004ff4 <HAL_IncTick+0x1c>)
 8004fe8:	6013      	str	r3, [r2, #0]
}
 8004fea:	bf00      	nop
 8004fec:	46bd      	mov	sp, r7
 8004fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ff2:	4770      	bx	lr
 8004ff4:	200006b0 	.word	0x200006b0
 8004ff8:	20000008 	.word	0x20000008

08004ffc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004ffc:	b480      	push	{r7}
 8004ffe:	af00      	add	r7, sp, #0
  return uwTick;
 8005000:	4b03      	ldr	r3, [pc, #12]	@ (8005010 <HAL_GetTick+0x14>)
 8005002:	681b      	ldr	r3, [r3, #0]
}
 8005004:	4618      	mov	r0, r3
 8005006:	46bd      	mov	sp, r7
 8005008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800500c:	4770      	bx	lr
 800500e:	bf00      	nop
 8005010:	200006b0 	.word	0x200006b0

08005014 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005014:	b580      	push	{r7, lr}
 8005016:	b084      	sub	sp, #16
 8005018:	af00      	add	r7, sp, #0
 800501a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800501c:	f7ff ffee 	bl	8004ffc <HAL_GetTick>
 8005020:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005026:	68fb      	ldr	r3, [r7, #12]
 8005028:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800502c:	d004      	beq.n	8005038 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 800502e:	4b09      	ldr	r3, [pc, #36]	@ (8005054 <HAL_Delay+0x40>)
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	68fa      	ldr	r2, [r7, #12]
 8005034:	4413      	add	r3, r2
 8005036:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8005038:	bf00      	nop
 800503a:	f7ff ffdf 	bl	8004ffc <HAL_GetTick>
 800503e:	4602      	mov	r2, r0
 8005040:	68bb      	ldr	r3, [r7, #8]
 8005042:	1ad3      	subs	r3, r2, r3
 8005044:	68fa      	ldr	r2, [r7, #12]
 8005046:	429a      	cmp	r2, r3
 8005048:	d8f7      	bhi.n	800503a <HAL_Delay+0x26>
  {
  }
}
 800504a:	bf00      	nop
 800504c:	bf00      	nop
 800504e:	3710      	adds	r7, #16
 8005050:	46bd      	mov	sp, r7
 8005052:	bd80      	pop	{r7, pc}
 8005054:	20000008 	.word	0x20000008

08005058 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005058:	b480      	push	{r7}
 800505a:	b085      	sub	sp, #20
 800505c:	af00      	add	r7, sp, #0
 800505e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	f003 0307 	and.w	r3, r3, #7
 8005066:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005068:	4b0c      	ldr	r3, [pc, #48]	@ (800509c <__NVIC_SetPriorityGrouping+0x44>)
 800506a:	68db      	ldr	r3, [r3, #12]
 800506c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800506e:	68ba      	ldr	r2, [r7, #8]
 8005070:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8005074:	4013      	ands	r3, r2
 8005076:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800507c:	68bb      	ldr	r3, [r7, #8]
 800507e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005080:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8005084:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005088:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800508a:	4a04      	ldr	r2, [pc, #16]	@ (800509c <__NVIC_SetPriorityGrouping+0x44>)
 800508c:	68bb      	ldr	r3, [r7, #8]
 800508e:	60d3      	str	r3, [r2, #12]
}
 8005090:	bf00      	nop
 8005092:	3714      	adds	r7, #20
 8005094:	46bd      	mov	sp, r7
 8005096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800509a:	4770      	bx	lr
 800509c:	e000ed00 	.word	0xe000ed00

080050a0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80050a0:	b480      	push	{r7}
 80050a2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80050a4:	4b04      	ldr	r3, [pc, #16]	@ (80050b8 <__NVIC_GetPriorityGrouping+0x18>)
 80050a6:	68db      	ldr	r3, [r3, #12]
 80050a8:	0a1b      	lsrs	r3, r3, #8
 80050aa:	f003 0307 	and.w	r3, r3, #7
}
 80050ae:	4618      	mov	r0, r3
 80050b0:	46bd      	mov	sp, r7
 80050b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050b6:	4770      	bx	lr
 80050b8:	e000ed00 	.word	0xe000ed00

080050bc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80050bc:	b480      	push	{r7}
 80050be:	b083      	sub	sp, #12
 80050c0:	af00      	add	r7, sp, #0
 80050c2:	4603      	mov	r3, r0
 80050c4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80050c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	db0b      	blt.n	80050e6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80050ce:	79fb      	ldrb	r3, [r7, #7]
 80050d0:	f003 021f 	and.w	r2, r3, #31
 80050d4:	4907      	ldr	r1, [pc, #28]	@ (80050f4 <__NVIC_EnableIRQ+0x38>)
 80050d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80050da:	095b      	lsrs	r3, r3, #5
 80050dc:	2001      	movs	r0, #1
 80050de:	fa00 f202 	lsl.w	r2, r0, r2
 80050e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80050e6:	bf00      	nop
 80050e8:	370c      	adds	r7, #12
 80050ea:	46bd      	mov	sp, r7
 80050ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050f0:	4770      	bx	lr
 80050f2:	bf00      	nop
 80050f4:	e000e100 	.word	0xe000e100

080050f8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80050f8:	b480      	push	{r7}
 80050fa:	b083      	sub	sp, #12
 80050fc:	af00      	add	r7, sp, #0
 80050fe:	4603      	mov	r3, r0
 8005100:	6039      	str	r1, [r7, #0]
 8005102:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005104:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005108:	2b00      	cmp	r3, #0
 800510a:	db0a      	blt.n	8005122 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800510c:	683b      	ldr	r3, [r7, #0]
 800510e:	b2da      	uxtb	r2, r3
 8005110:	490c      	ldr	r1, [pc, #48]	@ (8005144 <__NVIC_SetPriority+0x4c>)
 8005112:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005116:	0112      	lsls	r2, r2, #4
 8005118:	b2d2      	uxtb	r2, r2
 800511a:	440b      	add	r3, r1
 800511c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005120:	e00a      	b.n	8005138 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005122:	683b      	ldr	r3, [r7, #0]
 8005124:	b2da      	uxtb	r2, r3
 8005126:	4908      	ldr	r1, [pc, #32]	@ (8005148 <__NVIC_SetPriority+0x50>)
 8005128:	79fb      	ldrb	r3, [r7, #7]
 800512a:	f003 030f 	and.w	r3, r3, #15
 800512e:	3b04      	subs	r3, #4
 8005130:	0112      	lsls	r2, r2, #4
 8005132:	b2d2      	uxtb	r2, r2
 8005134:	440b      	add	r3, r1
 8005136:	761a      	strb	r2, [r3, #24]
}
 8005138:	bf00      	nop
 800513a:	370c      	adds	r7, #12
 800513c:	46bd      	mov	sp, r7
 800513e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005142:	4770      	bx	lr
 8005144:	e000e100 	.word	0xe000e100
 8005148:	e000ed00 	.word	0xe000ed00

0800514c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800514c:	b480      	push	{r7}
 800514e:	b089      	sub	sp, #36	@ 0x24
 8005150:	af00      	add	r7, sp, #0
 8005152:	60f8      	str	r0, [r7, #12]
 8005154:	60b9      	str	r1, [r7, #8]
 8005156:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	f003 0307 	and.w	r3, r3, #7
 800515e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005160:	69fb      	ldr	r3, [r7, #28]
 8005162:	f1c3 0307 	rsb	r3, r3, #7
 8005166:	2b04      	cmp	r3, #4
 8005168:	bf28      	it	cs
 800516a:	2304      	movcs	r3, #4
 800516c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800516e:	69fb      	ldr	r3, [r7, #28]
 8005170:	3304      	adds	r3, #4
 8005172:	2b06      	cmp	r3, #6
 8005174:	d902      	bls.n	800517c <NVIC_EncodePriority+0x30>
 8005176:	69fb      	ldr	r3, [r7, #28]
 8005178:	3b03      	subs	r3, #3
 800517a:	e000      	b.n	800517e <NVIC_EncodePriority+0x32>
 800517c:	2300      	movs	r3, #0
 800517e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005180:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005184:	69bb      	ldr	r3, [r7, #24]
 8005186:	fa02 f303 	lsl.w	r3, r2, r3
 800518a:	43da      	mvns	r2, r3
 800518c:	68bb      	ldr	r3, [r7, #8]
 800518e:	401a      	ands	r2, r3
 8005190:	697b      	ldr	r3, [r7, #20]
 8005192:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005194:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8005198:	697b      	ldr	r3, [r7, #20]
 800519a:	fa01 f303 	lsl.w	r3, r1, r3
 800519e:	43d9      	mvns	r1, r3
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80051a4:	4313      	orrs	r3, r2
         );
}
 80051a6:	4618      	mov	r0, r3
 80051a8:	3724      	adds	r7, #36	@ 0x24
 80051aa:	46bd      	mov	sp, r7
 80051ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051b0:	4770      	bx	lr
	...

080051b4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80051b4:	b580      	push	{r7, lr}
 80051b6:	b082      	sub	sp, #8
 80051b8:	af00      	add	r7, sp, #0
 80051ba:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	3b01      	subs	r3, #1
 80051c0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80051c4:	d301      	bcc.n	80051ca <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80051c6:	2301      	movs	r3, #1
 80051c8:	e00f      	b.n	80051ea <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80051ca:	4a0a      	ldr	r2, [pc, #40]	@ (80051f4 <SysTick_Config+0x40>)
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	3b01      	subs	r3, #1
 80051d0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80051d2:	210f      	movs	r1, #15
 80051d4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80051d8:	f7ff ff8e 	bl	80050f8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80051dc:	4b05      	ldr	r3, [pc, #20]	@ (80051f4 <SysTick_Config+0x40>)
 80051de:	2200      	movs	r2, #0
 80051e0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80051e2:	4b04      	ldr	r3, [pc, #16]	@ (80051f4 <SysTick_Config+0x40>)
 80051e4:	2207      	movs	r2, #7
 80051e6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80051e8:	2300      	movs	r3, #0
}
 80051ea:	4618      	mov	r0, r3
 80051ec:	3708      	adds	r7, #8
 80051ee:	46bd      	mov	sp, r7
 80051f0:	bd80      	pop	{r7, pc}
 80051f2:	bf00      	nop
 80051f4:	e000e010 	.word	0xe000e010

080051f8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80051f8:	b580      	push	{r7, lr}
 80051fa:	b082      	sub	sp, #8
 80051fc:	af00      	add	r7, sp, #0
 80051fe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005200:	6878      	ldr	r0, [r7, #4]
 8005202:	f7ff ff29 	bl	8005058 <__NVIC_SetPriorityGrouping>
}
 8005206:	bf00      	nop
 8005208:	3708      	adds	r7, #8
 800520a:	46bd      	mov	sp, r7
 800520c:	bd80      	pop	{r7, pc}

0800520e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800520e:	b580      	push	{r7, lr}
 8005210:	b086      	sub	sp, #24
 8005212:	af00      	add	r7, sp, #0
 8005214:	4603      	mov	r3, r0
 8005216:	60b9      	str	r1, [r7, #8]
 8005218:	607a      	str	r2, [r7, #4]
 800521a:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800521c:	f7ff ff40 	bl	80050a0 <__NVIC_GetPriorityGrouping>
 8005220:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005222:	687a      	ldr	r2, [r7, #4]
 8005224:	68b9      	ldr	r1, [r7, #8]
 8005226:	6978      	ldr	r0, [r7, #20]
 8005228:	f7ff ff90 	bl	800514c <NVIC_EncodePriority>
 800522c:	4602      	mov	r2, r0
 800522e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005232:	4611      	mov	r1, r2
 8005234:	4618      	mov	r0, r3
 8005236:	f7ff ff5f 	bl	80050f8 <__NVIC_SetPriority>
}
 800523a:	bf00      	nop
 800523c:	3718      	adds	r7, #24
 800523e:	46bd      	mov	sp, r7
 8005240:	bd80      	pop	{r7, pc}

08005242 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005242:	b580      	push	{r7, lr}
 8005244:	b082      	sub	sp, #8
 8005246:	af00      	add	r7, sp, #0
 8005248:	4603      	mov	r3, r0
 800524a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800524c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005250:	4618      	mov	r0, r3
 8005252:	f7ff ff33 	bl	80050bc <__NVIC_EnableIRQ>
}
 8005256:	bf00      	nop
 8005258:	3708      	adds	r7, #8
 800525a:	46bd      	mov	sp, r7
 800525c:	bd80      	pop	{r7, pc}

0800525e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800525e:	b580      	push	{r7, lr}
 8005260:	b082      	sub	sp, #8
 8005262:	af00      	add	r7, sp, #0
 8005264:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005266:	6878      	ldr	r0, [r7, #4]
 8005268:	f7ff ffa4 	bl	80051b4 <SysTick_Config>
 800526c:	4603      	mov	r3, r0
}
 800526e:	4618      	mov	r0, r3
 8005270:	3708      	adds	r7, #8
 8005272:	46bd      	mov	sp, r7
 8005274:	bd80      	pop	{r7, pc}
	...

08005278 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8005278:	b580      	push	{r7, lr}
 800527a:	b084      	sub	sp, #16
 800527c:	af00      	add	r7, sp, #0
 800527e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	2b00      	cmp	r3, #0
 8005284:	d101      	bne.n	800528a <HAL_FDCAN_Init+0x12>
  {
    return HAL_ERROR;
 8005286:	2301      	movs	r3, #1
 8005288:	e147      	b.n	800551a <HAL_FDCAN_Init+0x2a2>

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8005290:	b2db      	uxtb	r3, r3
 8005292:	2b00      	cmp	r3, #0
 8005294:	d106      	bne.n	80052a4 <HAL_FDCAN_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	2200      	movs	r2, #0
 800529a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 800529e:	6878      	ldr	r0, [r7, #4]
 80052a0:	f7ff fb9c 	bl	80049dc <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	699a      	ldr	r2, [r3, #24]
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	f022 0210 	bic.w	r2, r2, #16
 80052b2:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 80052b4:	f7ff fea2 	bl	8004ffc <HAL_GetTick>
 80052b8:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 80052ba:	e012      	b.n	80052e2 <HAL_FDCAN_Init+0x6a>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 80052bc:	f7ff fe9e 	bl	8004ffc <HAL_GetTick>
 80052c0:	4602      	mov	r2, r0
 80052c2:	68fb      	ldr	r3, [r7, #12]
 80052c4:	1ad3      	subs	r3, r2, r3
 80052c6:	2b0a      	cmp	r3, #10
 80052c8:	d90b      	bls.n	80052e2 <HAL_FDCAN_Init+0x6a>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80052ce:	f043 0201 	orr.w	r2, r3, #1
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	2203      	movs	r2, #3
 80052da:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 80052de:	2301      	movs	r3, #1
 80052e0:	e11b      	b.n	800551a <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	699b      	ldr	r3, [r3, #24]
 80052e8:	f003 0308 	and.w	r3, r3, #8
 80052ec:	2b08      	cmp	r3, #8
 80052ee:	d0e5      	beq.n	80052bc <HAL_FDCAN_Init+0x44>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	699a      	ldr	r2, [r3, #24]
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	f042 0201 	orr.w	r2, r2, #1
 80052fe:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005300:	f7ff fe7c 	bl	8004ffc <HAL_GetTick>
 8005304:	60f8      	str	r0, [r7, #12]

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8005306:	e012      	b.n	800532e <HAL_FDCAN_Init+0xb6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8005308:	f7ff fe78 	bl	8004ffc <HAL_GetTick>
 800530c:	4602      	mov	r2, r0
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	1ad3      	subs	r3, r2, r3
 8005312:	2b0a      	cmp	r3, #10
 8005314:	d90b      	bls.n	800532e <HAL_FDCAN_Init+0xb6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800531a:	f043 0201 	orr.w	r2, r3, #1
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	2203      	movs	r2, #3
 8005326:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 800532a:	2301      	movs	r3, #1
 800532c:	e0f5      	b.n	800551a <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	699b      	ldr	r3, [r3, #24]
 8005334:	f003 0301 	and.w	r3, r3, #1
 8005338:	2b00      	cmp	r3, #0
 800533a:	d0e5      	beq.n	8005308 <HAL_FDCAN_Init+0x90>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	699a      	ldr	r2, [r3, #24]
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	f042 0202 	orr.w	r2, r2, #2
 800534a:	619a      	str	r2, [r3, #24]

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	4a74      	ldr	r2, [pc, #464]	@ (8005524 <HAL_FDCAN_Init+0x2ac>)
 8005352:	4293      	cmp	r3, r2
 8005354:	d103      	bne.n	800535e <HAL_FDCAN_Init+0xe6>
  {
    /* Configure Clock divider */
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 8005356:	4a74      	ldr	r2, [pc, #464]	@ (8005528 <HAL_FDCAN_Init+0x2b0>)
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	685b      	ldr	r3, [r3, #4]
 800535c:	6013      	str	r3, [r2, #0]
  }

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	7c1b      	ldrb	r3, [r3, #16]
 8005362:	2b01      	cmp	r3, #1
 8005364:	d108      	bne.n	8005378 <HAL_FDCAN_Init+0x100>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	699a      	ldr	r2, [r3, #24]
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005374:	619a      	str	r2, [r3, #24]
 8005376:	e007      	b.n	8005388 <HAL_FDCAN_Init+0x110>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	699a      	ldr	r2, [r3, #24]
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005386:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	7c5b      	ldrb	r3, [r3, #17]
 800538c:	2b01      	cmp	r3, #1
 800538e:	d108      	bne.n	80053a2 <HAL_FDCAN_Init+0x12a>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	699a      	ldr	r2, [r3, #24]
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800539e:	619a      	str	r2, [r3, #24]
 80053a0:	e007      	b.n	80053b2 <HAL_FDCAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	699a      	ldr	r2, [r3, #24]
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80053b0:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	7c9b      	ldrb	r3, [r3, #18]
 80053b6:	2b01      	cmp	r3, #1
 80053b8:	d108      	bne.n	80053cc <HAL_FDCAN_Init+0x154>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	699a      	ldr	r2, [r3, #24]
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80053c8:	619a      	str	r2, [r3, #24]
 80053ca:	e007      	b.n	80053dc <HAL_FDCAN_Init+0x164>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	699a      	ldr	r2, [r3, #24]
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80053da:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	699b      	ldr	r3, [r3, #24]
 80053e2:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	689a      	ldr	r2, [r3, #8]
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	430a      	orrs	r2, r1
 80053f0:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	699a      	ldr	r2, [r3, #24]
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 8005400:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	691a      	ldr	r2, [r3, #16]
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	f022 0210 	bic.w	r2, r2, #16
 8005410:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	68db      	ldr	r3, [r3, #12]
 8005416:	2b01      	cmp	r3, #1
 8005418:	d108      	bne.n	800542c <HAL_FDCAN_Init+0x1b4>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	699a      	ldr	r2, [r3, #24]
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	f042 0204 	orr.w	r2, r2, #4
 8005428:	619a      	str	r2, [r3, #24]
 800542a:	e02c      	b.n	8005486 <HAL_FDCAN_Init+0x20e>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	68db      	ldr	r3, [r3, #12]
 8005430:	2b00      	cmp	r3, #0
 8005432:	d028      	beq.n	8005486 <HAL_FDCAN_Init+0x20e>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	68db      	ldr	r3, [r3, #12]
 8005438:	2b02      	cmp	r3, #2
 800543a:	d01c      	beq.n	8005476 <HAL_FDCAN_Init+0x1fe>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	699a      	ldr	r2, [r3, #24]
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800544a:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	691a      	ldr	r2, [r3, #16]
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	f042 0210 	orr.w	r2, r2, #16
 800545a:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	68db      	ldr	r3, [r3, #12]
 8005460:	2b03      	cmp	r3, #3
 8005462:	d110      	bne.n	8005486 <HAL_FDCAN_Init+0x20e>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	699a      	ldr	r2, [r3, #24]
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	f042 0220 	orr.w	r2, r2, #32
 8005472:	619a      	str	r2, [r3, #24]
 8005474:	e007      	b.n	8005486 <HAL_FDCAN_Init+0x20e>
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	699a      	ldr	r2, [r3, #24]
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	f042 0220 	orr.w	r2, r2, #32
 8005484:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	699b      	ldr	r3, [r3, #24]
 800548a:	3b01      	subs	r3, #1
 800548c:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	69db      	ldr	r3, [r3, #28]
 8005492:	3b01      	subs	r3, #1
 8005494:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8005496:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	6a1b      	ldr	r3, [r3, #32]
 800549c:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 800549e:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	695b      	ldr	r3, [r3, #20]
 80054a6:	3b01      	subs	r3, #1
 80054a8:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 80054ae:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80054b0:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	689b      	ldr	r3, [r3, #8]
 80054b6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80054ba:	d115      	bne.n	80054e8 <HAL_FDCAN_Init+0x270>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80054c0:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80054c6:	3b01      	subs	r3, #1
 80054c8:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80054ca:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80054d0:	3b01      	subs	r3, #1
 80054d2:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 80054d4:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054dc:	3b01      	subs	r3, #1
 80054de:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 80054e4:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80054e6:	60da      	str	r2, [r3, #12]
  }

  /* Select between Tx FIFO and Tx Queue operation modes */
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	430a      	orrs	r2, r1
 80054fa:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Calculate each RAM block address */
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 80054fe:	6878      	ldr	r0, [r7, #4]
 8005500:	f000 f922 	bl	8005748 <FDCAN_CalcultateRamBlockAddresses>

  /* Initialize the Latest Tx request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	2200      	movs	r2, #0
 8005508:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	2200      	movs	r2, #0
 800550e:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	2201      	movs	r2, #1
 8005514:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return HAL_OK;
 8005518:	2300      	movs	r3, #0
}
 800551a:	4618      	mov	r0, r3
 800551c:	3710      	adds	r7, #16
 800551e:	46bd      	mov	sp, r7
 8005520:	bd80      	pop	{r7, pc}
 8005522:	bf00      	nop
 8005524:	40006400 	.word	0x40006400
 8005528:	40006500 	.word	0x40006500

0800552c <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 800552c:	b480      	push	{r7}
 800552e:	b083      	sub	sp, #12
 8005530:	af00      	add	r7, sp, #0
 8005532:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800553a:	b2db      	uxtb	r3, r3
 800553c:	2b01      	cmp	r3, #1
 800553e:	d110      	bne.n	8005562 <HAL_FDCAN_Start+0x36>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	2202      	movs	r2, #2
 8005544:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	699a      	ldr	r2, [r3, #24]
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	f022 0201 	bic.w	r2, r2, #1
 8005556:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	2200      	movs	r2, #0
 800555c:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Return function status */
    return HAL_OK;
 800555e:	2300      	movs	r3, #0
 8005560:	e006      	b.n	8005570 <HAL_FDCAN_Start+0x44>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005566:	f043 0204 	orr.w	r2, r3, #4
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 800556e:	2301      	movs	r3, #1
  }
}
 8005570:	4618      	mov	r0, r3
 8005572:	370c      	adds	r7, #12
 8005574:	46bd      	mov	sp, r7
 8005576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800557a:	4770      	bx	lr

0800557c <HAL_FDCAN_ActivateNotification>:
  *           - FDCAN_IT_TX_ABORT_COMPLETE
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ActivateNotification(FDCAN_HandleTypeDef *hfdcan, uint32_t ActiveITs,
                                                 uint32_t BufferIndexes)
{
 800557c:	b480      	push	{r7}
 800557e:	b087      	sub	sp, #28
 8005580:	af00      	add	r7, sp, #0
 8005582:	60f8      	str	r0, [r7, #12]
 8005584:	60b9      	str	r1, [r7, #8]
 8005586:	607a      	str	r2, [r7, #4]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800558e:	75fb      	strb	r3, [r7, #23]
  if ((ActiveITs & (FDCAN_IT_TX_COMPLETE | FDCAN_IT_TX_ABORT_COMPLETE)) != 0U)
  {
    assert_param(IS_FDCAN_TX_LOCATION_LIST(BufferIndexes));
  }

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8005590:	7dfb      	ldrb	r3, [r7, #23]
 8005592:	2b01      	cmp	r3, #1
 8005594:	d003      	beq.n	800559e <HAL_FDCAN_ActivateNotification+0x22>
 8005596:	7dfb      	ldrb	r3, [r7, #23]
 8005598:	2b02      	cmp	r3, #2
 800559a:	f040 80c8 	bne.w	800572e <HAL_FDCAN_ActivateNotification+0x1b2>
  {
    /* Get interrupts line selection */
    ITs_lines_selection = hfdcan->Instance->ILS;
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80055a4:	613b      	str	r3, [r7, #16]

    /* Enable Interrupt lines */
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0) != 0U)
 80055a6:	68bb      	ldr	r3, [r7, #8]
 80055a8:	f003 0307 	and.w	r3, r3, #7
 80055ac:	2b00      	cmp	r3, #0
 80055ae:	d004      	beq.n	80055ba <HAL_FDCAN_ActivateNotification+0x3e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 80055b0:	693b      	ldr	r3, [r7, #16]
 80055b2:	f003 0301 	and.w	r3, r3, #1
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	d03b      	beq.n	8005632 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U)
 80055ba:	68bb      	ldr	r3, [r7, #8]
 80055bc:	f003 0338 	and.w	r3, r3, #56	@ 0x38
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 80055c0:	2b00      	cmp	r3, #0
 80055c2:	d004      	beq.n	80055ce <HAL_FDCAN_ActivateNotification+0x52>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1) == 0U)) || \
 80055c4:	693b      	ldr	r3, [r7, #16]
 80055c6:	f003 0302 	and.w	r3, r3, #2
 80055ca:	2b00      	cmp	r3, #0
 80055cc:	d031      	beq.n	8005632 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U)
 80055ce:	68bb      	ldr	r3, [r7, #8]
 80055d0:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1) == 0U)) || \
 80055d4:	2b00      	cmp	r3, #0
 80055d6:	d004      	beq.n	80055e2 <HAL_FDCAN_ActivateNotification+0x66>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 80055d8:	693b      	ldr	r3, [r7, #16]
 80055da:	f003 0304 	and.w	r3, r3, #4
 80055de:	2b00      	cmp	r3, #0
 80055e0:	d027      	beq.n	8005632 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U)
 80055e2:	68bb      	ldr	r3, [r7, #8]
 80055e4:	f403 53f0 	and.w	r3, r3, #7680	@ 0x1e00
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 80055e8:	2b00      	cmp	r3, #0
 80055ea:	d004      	beq.n	80055f6 <HAL_FDCAN_ActivateNotification+0x7a>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 80055ec:	693b      	ldr	r3, [r7, #16]
 80055ee:	f003 0308 	and.w	r3, r3, #8
 80055f2:	2b00      	cmp	r3, #0
 80055f4:	d01d      	beq.n	8005632 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U)
 80055f6:	68bb      	ldr	r3, [r7, #8]
 80055f8:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 80055fc:	2b00      	cmp	r3, #0
 80055fe:	d004      	beq.n	800560a <HAL_FDCAN_ActivateNotification+0x8e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 8005600:	693b      	ldr	r3, [r7, #16]
 8005602:	f003 0310 	and.w	r3, r3, #16
 8005606:	2b00      	cmp	r3, #0
 8005608:	d013      	beq.n	8005632 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U)
 800560a:	68bb      	ldr	r3, [r7, #8]
 800560c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 8005610:	2b00      	cmp	r3, #0
 8005612:	d004      	beq.n	800561e <HAL_FDCAN_ActivateNotification+0xa2>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 8005614:	693b      	ldr	r3, [r7, #16]
 8005616:	f003 0320 	and.w	r3, r3, #32
 800561a:	2b00      	cmp	r3, #0
 800561c:	d009      	beq.n	8005632 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U)
 800561e:	68bb      	ldr	r3, [r7, #8]
 8005620:	f403 037c 	and.w	r3, r3, #16515072	@ 0xfc0000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 8005624:	2b00      	cmp	r3, #0
 8005626:	d00c      	beq.n	8005642 <HAL_FDCAN_ActivateNotification+0xc6>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) == 0U)))
 8005628:	693b      	ldr	r3, [r7, #16]
 800562a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800562e:	2b00      	cmp	r3, #0
 8005630:	d107      	bne.n	8005642 <HAL_FDCAN_ActivateNotification+0xc6>
    {
      /* Enable Interrupt line 0 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	f042 0201 	orr.w	r2, r2, #1
 8005640:	65da      	str	r2, [r3, #92]	@ 0x5c
    }
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0)       != 0U)
 8005642:	68bb      	ldr	r3, [r7, #8]
 8005644:	f003 0307 	and.w	r3, r3, #7
 8005648:	2b00      	cmp	r3, #0
 800564a:	d004      	beq.n	8005656 <HAL_FDCAN_ActivateNotification+0xda>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 800564c:	693b      	ldr	r3, [r7, #16]
 800564e:	f003 0301 	and.w	r3, r3, #1
 8005652:	2b00      	cmp	r3, #0
 8005654:	d13b      	bne.n	80056ce <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U)
 8005656:	68bb      	ldr	r3, [r7, #8]
 8005658:	f003 0338 	and.w	r3, r3, #56	@ 0x38
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 800565c:	2b00      	cmp	r3, #0
 800565e:	d004      	beq.n	800566a <HAL_FDCAN_ActivateNotification+0xee>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 8005660:	693b      	ldr	r3, [r7, #16]
 8005662:	f003 0302 	and.w	r3, r3, #2
 8005666:	2b00      	cmp	r3, #0
 8005668:	d131      	bne.n	80056ce <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U)
 800566a:	68bb      	ldr	r3, [r7, #8]
 800566c:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 8005670:	2b00      	cmp	r3, #0
 8005672:	d004      	beq.n	800567e <HAL_FDCAN_ActivateNotification+0x102>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 8005674:	693b      	ldr	r3, [r7, #16]
 8005676:	f003 0304 	and.w	r3, r3, #4
 800567a:	2b00      	cmp	r3, #0
 800567c:	d127      	bne.n	80056ce <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U)
 800567e:	68bb      	ldr	r3, [r7, #8]
 8005680:	f403 53f0 	and.w	r3, r3, #7680	@ 0x1e00
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 8005684:	2b00      	cmp	r3, #0
 8005686:	d004      	beq.n	8005692 <HAL_FDCAN_ActivateNotification+0x116>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 8005688:	693b      	ldr	r3, [r7, #16]
 800568a:	f003 0308 	and.w	r3, r3, #8
 800568e:	2b00      	cmp	r3, #0
 8005690:	d11d      	bne.n	80056ce <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U)
 8005692:	68bb      	ldr	r3, [r7, #8]
 8005694:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 8005698:	2b00      	cmp	r3, #0
 800569a:	d004      	beq.n	80056a6 <HAL_FDCAN_ActivateNotification+0x12a>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 800569c:	693b      	ldr	r3, [r7, #16]
 800569e:	f003 0310 	and.w	r3, r3, #16
 80056a2:	2b00      	cmp	r3, #0
 80056a4:	d113      	bne.n	80056ce <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U)
 80056a6:	68bb      	ldr	r3, [r7, #8]
 80056a8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	d004      	beq.n	80056ba <HAL_FDCAN_ActivateNotification+0x13e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 80056b0:	693b      	ldr	r3, [r7, #16]
 80056b2:	f003 0320 	and.w	r3, r3, #32
 80056b6:	2b00      	cmp	r3, #0
 80056b8:	d109      	bne.n	80056ce <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U)
 80056ba:	68bb      	ldr	r3, [r7, #8]
 80056bc:	f403 037c 	and.w	r3, r3, #16515072	@ 0xfc0000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	d00c      	beq.n	80056de <HAL_FDCAN_ActivateNotification+0x162>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) != 0U)))
 80056c4:	693b      	ldr	r3, [r7, #16]
 80056c6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80056ca:	2b00      	cmp	r3, #0
 80056cc:	d007      	beq.n	80056de <HAL_FDCAN_ActivateNotification+0x162>
    {
      /* Enable Interrupt line 1 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE1);
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	f042 0202 	orr.w	r2, r2, #2
 80056dc:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    if ((ActiveITs & FDCAN_IT_TX_COMPLETE) != 0U)
 80056de:	68bb      	ldr	r3, [r7, #8]
 80056e0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d009      	beq.n	80056fc <HAL_FDCAN_ActivateNotification+0x180>
    {
      /* Enable Tx Buffer Transmission Interrupt to set TC flag in IR register,
         but interrupt will only occur if TC is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBTIE, BufferIndexes);
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	f8d3 10dc 	ldr.w	r1, [r3, #220]	@ 0xdc
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	687a      	ldr	r2, [r7, #4]
 80056f6:	430a      	orrs	r2, r1
 80056f8:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc
    }

    if ((ActiveITs & FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 80056fc:	68bb      	ldr	r3, [r7, #8]
 80056fe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005702:	2b00      	cmp	r3, #0
 8005704:	d009      	beq.n	800571a <HAL_FDCAN_ActivateNotification+0x19e>
    {
      /* Enable Tx Buffer Cancellation Finished Interrupt to set TCF flag in IR register,
         but interrupt will only occur if TCF is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBCIE, BufferIndexes);
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	f8d3 10e0 	ldr.w	r1, [r3, #224]	@ 0xe0
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	687a      	ldr	r2, [r7, #4]
 8005714:	430a      	orrs	r2, r1
 8005716:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
    }

    /* Enable the selected interrupts */
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	68ba      	ldr	r2, [r7, #8]
 8005726:	430a      	orrs	r2, r1
 8005728:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Return function status */
    return HAL_OK;
 800572a:	2300      	movs	r3, #0
 800572c:	e006      	b.n	800573c <HAL_FDCAN_ActivateNotification+0x1c0>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005732:	f043 0202 	orr.w	r2, r3, #2
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 800573a:	2301      	movs	r3, #1
  }
}
 800573c:	4618      	mov	r0, r3
 800573e:	371c      	adds	r7, #28
 8005740:	46bd      	mov	sp, r7
 8005742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005746:	4770      	bx	lr

08005748 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval none
 */
static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8005748:	b480      	push	{r7}
 800574a:	b085      	sub	sp, #20
 800574c:	af00      	add	r7, sp, #0
 800574e:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
 8005750:	4b27      	ldr	r3, [pc, #156]	@ (80057f0 <FDCAN_CalcultateRamBlockAddresses+0xa8>)
 8005752:	60bb      	str	r3, [r7, #8]
    SramCanInstanceBase += SRAMCAN_SIZE * 2U;
  }
#endif /* FDCAN3 */

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	68ba      	ldr	r2, [r7, #8]
 8005758:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005762:	f423 11f8 	bic.w	r1, r3, #2031616	@ 0x1f0000
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800576a:	041a      	lsls	r2, r3, #16
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	430a      	orrs	r2, r1
 8005772:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 8005776:	68bb      	ldr	r3, [r7, #8]
 8005778:	f103 0270 	add.w	r2, r3, #112	@ 0x70
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005788:	f023 6170 	bic.w	r1, r3, #251658240	@ 0xf000000
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005790:	061a      	lsls	r2, r3, #24
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	430a      	orrs	r2, r1
 8005798:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 800579c:	68bb      	ldr	r3, [r7, #8]
 800579e:	f103 02b0 	add.w	r2, r3, #176	@ 0xb0
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 80057a6:	68bb      	ldr	r3, [r7, #8]
 80057a8:	f503 72c4 	add.w	r2, r3, #392	@ 0x188
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 80057b0:	68bb      	ldr	r3, [r7, #8]
 80057b2:	f503 7218 	add.w	r2, r3, #608	@ 0x260
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 80057ba:	68bb      	ldr	r3, [r7, #8]
 80057bc:	f503 721e 	add.w	r2, r3, #632	@ 0x278
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 80057c4:	68bb      	ldr	r3, [r7, #8]
 80057c6:	60fb      	str	r3, [r7, #12]
 80057c8:	e005      	b.n	80057d6 <FDCAN_CalcultateRamBlockAddresses+0x8e>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	2200      	movs	r2, #0
 80057ce:	601a      	str	r2, [r3, #0]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	3304      	adds	r3, #4
 80057d4:	60fb      	str	r3, [r7, #12]
 80057d6:	68bb      	ldr	r3, [r7, #8]
 80057d8:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 80057dc:	68fa      	ldr	r2, [r7, #12]
 80057de:	429a      	cmp	r2, r3
 80057e0:	d3f3      	bcc.n	80057ca <FDCAN_CalcultateRamBlockAddresses+0x82>
  }
}
 80057e2:	bf00      	nop
 80057e4:	bf00      	nop
 80057e6:	3714      	adds	r7, #20
 80057e8:	46bd      	mov	sp, r7
 80057ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ee:	4770      	bx	lr
 80057f0:	4000a400 	.word	0x4000a400

080057f4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80057f4:	b480      	push	{r7}
 80057f6:	b087      	sub	sp, #28
 80057f8:	af00      	add	r7, sp, #0
 80057fa:	6078      	str	r0, [r7, #4]
 80057fc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80057fe:	2300      	movs	r3, #0
 8005800:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8005802:	e15a      	b.n	8005aba <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8005804:	683b      	ldr	r3, [r7, #0]
 8005806:	681a      	ldr	r2, [r3, #0]
 8005808:	2101      	movs	r1, #1
 800580a:	697b      	ldr	r3, [r7, #20]
 800580c:	fa01 f303 	lsl.w	r3, r1, r3
 8005810:	4013      	ands	r3, r2
 8005812:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	2b00      	cmp	r3, #0
 8005818:	f000 814c 	beq.w	8005ab4 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800581c:	683b      	ldr	r3, [r7, #0]
 800581e:	685b      	ldr	r3, [r3, #4]
 8005820:	f003 0303 	and.w	r3, r3, #3
 8005824:	2b01      	cmp	r3, #1
 8005826:	d005      	beq.n	8005834 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005828:	683b      	ldr	r3, [r7, #0]
 800582a:	685b      	ldr	r3, [r3, #4]
 800582c:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8005830:	2b02      	cmp	r3, #2
 8005832:	d130      	bne.n	8005896 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	689b      	ldr	r3, [r3, #8]
 8005838:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800583a:	697b      	ldr	r3, [r7, #20]
 800583c:	005b      	lsls	r3, r3, #1
 800583e:	2203      	movs	r2, #3
 8005840:	fa02 f303 	lsl.w	r3, r2, r3
 8005844:	43db      	mvns	r3, r3
 8005846:	693a      	ldr	r2, [r7, #16]
 8005848:	4013      	ands	r3, r2
 800584a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800584c:	683b      	ldr	r3, [r7, #0]
 800584e:	68da      	ldr	r2, [r3, #12]
 8005850:	697b      	ldr	r3, [r7, #20]
 8005852:	005b      	lsls	r3, r3, #1
 8005854:	fa02 f303 	lsl.w	r3, r2, r3
 8005858:	693a      	ldr	r2, [r7, #16]
 800585a:	4313      	orrs	r3, r2
 800585c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	693a      	ldr	r2, [r7, #16]
 8005862:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	685b      	ldr	r3, [r3, #4]
 8005868:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800586a:	2201      	movs	r2, #1
 800586c:	697b      	ldr	r3, [r7, #20]
 800586e:	fa02 f303 	lsl.w	r3, r2, r3
 8005872:	43db      	mvns	r3, r3
 8005874:	693a      	ldr	r2, [r7, #16]
 8005876:	4013      	ands	r3, r2
 8005878:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800587a:	683b      	ldr	r3, [r7, #0]
 800587c:	685b      	ldr	r3, [r3, #4]
 800587e:	091b      	lsrs	r3, r3, #4
 8005880:	f003 0201 	and.w	r2, r3, #1
 8005884:	697b      	ldr	r3, [r7, #20]
 8005886:	fa02 f303 	lsl.w	r3, r2, r3
 800588a:	693a      	ldr	r2, [r7, #16]
 800588c:	4313      	orrs	r3, r2
 800588e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	693a      	ldr	r2, [r7, #16]
 8005894:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005896:	683b      	ldr	r3, [r7, #0]
 8005898:	685b      	ldr	r3, [r3, #4]
 800589a:	f003 0303 	and.w	r3, r3, #3
 800589e:	2b03      	cmp	r3, #3
 80058a0:	d017      	beq.n	80058d2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	68db      	ldr	r3, [r3, #12]
 80058a6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80058a8:	697b      	ldr	r3, [r7, #20]
 80058aa:	005b      	lsls	r3, r3, #1
 80058ac:	2203      	movs	r2, #3
 80058ae:	fa02 f303 	lsl.w	r3, r2, r3
 80058b2:	43db      	mvns	r3, r3
 80058b4:	693a      	ldr	r2, [r7, #16]
 80058b6:	4013      	ands	r3, r2
 80058b8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80058ba:	683b      	ldr	r3, [r7, #0]
 80058bc:	689a      	ldr	r2, [r3, #8]
 80058be:	697b      	ldr	r3, [r7, #20]
 80058c0:	005b      	lsls	r3, r3, #1
 80058c2:	fa02 f303 	lsl.w	r3, r2, r3
 80058c6:	693a      	ldr	r2, [r7, #16]
 80058c8:	4313      	orrs	r3, r2
 80058ca:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	693a      	ldr	r2, [r7, #16]
 80058d0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80058d2:	683b      	ldr	r3, [r7, #0]
 80058d4:	685b      	ldr	r3, [r3, #4]
 80058d6:	f003 0303 	and.w	r3, r3, #3
 80058da:	2b02      	cmp	r3, #2
 80058dc:	d123      	bne.n	8005926 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80058de:	697b      	ldr	r3, [r7, #20]
 80058e0:	08da      	lsrs	r2, r3, #3
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	3208      	adds	r2, #8
 80058e6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80058ea:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80058ec:	697b      	ldr	r3, [r7, #20]
 80058ee:	f003 0307 	and.w	r3, r3, #7
 80058f2:	009b      	lsls	r3, r3, #2
 80058f4:	220f      	movs	r2, #15
 80058f6:	fa02 f303 	lsl.w	r3, r2, r3
 80058fa:	43db      	mvns	r3, r3
 80058fc:	693a      	ldr	r2, [r7, #16]
 80058fe:	4013      	ands	r3, r2
 8005900:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8005902:	683b      	ldr	r3, [r7, #0]
 8005904:	691a      	ldr	r2, [r3, #16]
 8005906:	697b      	ldr	r3, [r7, #20]
 8005908:	f003 0307 	and.w	r3, r3, #7
 800590c:	009b      	lsls	r3, r3, #2
 800590e:	fa02 f303 	lsl.w	r3, r2, r3
 8005912:	693a      	ldr	r2, [r7, #16]
 8005914:	4313      	orrs	r3, r2
 8005916:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8005918:	697b      	ldr	r3, [r7, #20]
 800591a:	08da      	lsrs	r2, r3, #3
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	3208      	adds	r2, #8
 8005920:	6939      	ldr	r1, [r7, #16]
 8005922:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800592c:	697b      	ldr	r3, [r7, #20]
 800592e:	005b      	lsls	r3, r3, #1
 8005930:	2203      	movs	r2, #3
 8005932:	fa02 f303 	lsl.w	r3, r2, r3
 8005936:	43db      	mvns	r3, r3
 8005938:	693a      	ldr	r2, [r7, #16]
 800593a:	4013      	ands	r3, r2
 800593c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800593e:	683b      	ldr	r3, [r7, #0]
 8005940:	685b      	ldr	r3, [r3, #4]
 8005942:	f003 0203 	and.w	r2, r3, #3
 8005946:	697b      	ldr	r3, [r7, #20]
 8005948:	005b      	lsls	r3, r3, #1
 800594a:	fa02 f303 	lsl.w	r3, r2, r3
 800594e:	693a      	ldr	r2, [r7, #16]
 8005950:	4313      	orrs	r3, r2
 8005952:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	693a      	ldr	r2, [r7, #16]
 8005958:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800595a:	683b      	ldr	r3, [r7, #0]
 800595c:	685b      	ldr	r3, [r3, #4]
 800595e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8005962:	2b00      	cmp	r3, #0
 8005964:	f000 80a6 	beq.w	8005ab4 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005968:	4b5b      	ldr	r3, [pc, #364]	@ (8005ad8 <HAL_GPIO_Init+0x2e4>)
 800596a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800596c:	4a5a      	ldr	r2, [pc, #360]	@ (8005ad8 <HAL_GPIO_Init+0x2e4>)
 800596e:	f043 0301 	orr.w	r3, r3, #1
 8005972:	6613      	str	r3, [r2, #96]	@ 0x60
 8005974:	4b58      	ldr	r3, [pc, #352]	@ (8005ad8 <HAL_GPIO_Init+0x2e4>)
 8005976:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005978:	f003 0301 	and.w	r3, r3, #1
 800597c:	60bb      	str	r3, [r7, #8]
 800597e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005980:	4a56      	ldr	r2, [pc, #344]	@ (8005adc <HAL_GPIO_Init+0x2e8>)
 8005982:	697b      	ldr	r3, [r7, #20]
 8005984:	089b      	lsrs	r3, r3, #2
 8005986:	3302      	adds	r3, #2
 8005988:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800598c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800598e:	697b      	ldr	r3, [r7, #20]
 8005990:	f003 0303 	and.w	r3, r3, #3
 8005994:	009b      	lsls	r3, r3, #2
 8005996:	220f      	movs	r2, #15
 8005998:	fa02 f303 	lsl.w	r3, r2, r3
 800599c:	43db      	mvns	r3, r3
 800599e:	693a      	ldr	r2, [r7, #16]
 80059a0:	4013      	ands	r3, r2
 80059a2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80059aa:	d01f      	beq.n	80059ec <HAL_GPIO_Init+0x1f8>
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	4a4c      	ldr	r2, [pc, #304]	@ (8005ae0 <HAL_GPIO_Init+0x2ec>)
 80059b0:	4293      	cmp	r3, r2
 80059b2:	d019      	beq.n	80059e8 <HAL_GPIO_Init+0x1f4>
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	4a4b      	ldr	r2, [pc, #300]	@ (8005ae4 <HAL_GPIO_Init+0x2f0>)
 80059b8:	4293      	cmp	r3, r2
 80059ba:	d013      	beq.n	80059e4 <HAL_GPIO_Init+0x1f0>
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	4a4a      	ldr	r2, [pc, #296]	@ (8005ae8 <HAL_GPIO_Init+0x2f4>)
 80059c0:	4293      	cmp	r3, r2
 80059c2:	d00d      	beq.n	80059e0 <HAL_GPIO_Init+0x1ec>
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	4a49      	ldr	r2, [pc, #292]	@ (8005aec <HAL_GPIO_Init+0x2f8>)
 80059c8:	4293      	cmp	r3, r2
 80059ca:	d007      	beq.n	80059dc <HAL_GPIO_Init+0x1e8>
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	4a48      	ldr	r2, [pc, #288]	@ (8005af0 <HAL_GPIO_Init+0x2fc>)
 80059d0:	4293      	cmp	r3, r2
 80059d2:	d101      	bne.n	80059d8 <HAL_GPIO_Init+0x1e4>
 80059d4:	2305      	movs	r3, #5
 80059d6:	e00a      	b.n	80059ee <HAL_GPIO_Init+0x1fa>
 80059d8:	2306      	movs	r3, #6
 80059da:	e008      	b.n	80059ee <HAL_GPIO_Init+0x1fa>
 80059dc:	2304      	movs	r3, #4
 80059de:	e006      	b.n	80059ee <HAL_GPIO_Init+0x1fa>
 80059e0:	2303      	movs	r3, #3
 80059e2:	e004      	b.n	80059ee <HAL_GPIO_Init+0x1fa>
 80059e4:	2302      	movs	r3, #2
 80059e6:	e002      	b.n	80059ee <HAL_GPIO_Init+0x1fa>
 80059e8:	2301      	movs	r3, #1
 80059ea:	e000      	b.n	80059ee <HAL_GPIO_Init+0x1fa>
 80059ec:	2300      	movs	r3, #0
 80059ee:	697a      	ldr	r2, [r7, #20]
 80059f0:	f002 0203 	and.w	r2, r2, #3
 80059f4:	0092      	lsls	r2, r2, #2
 80059f6:	4093      	lsls	r3, r2
 80059f8:	693a      	ldr	r2, [r7, #16]
 80059fa:	4313      	orrs	r3, r2
 80059fc:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80059fe:	4937      	ldr	r1, [pc, #220]	@ (8005adc <HAL_GPIO_Init+0x2e8>)
 8005a00:	697b      	ldr	r3, [r7, #20]
 8005a02:	089b      	lsrs	r3, r3, #2
 8005a04:	3302      	adds	r3, #2
 8005a06:	693a      	ldr	r2, [r7, #16]
 8005a08:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8005a0c:	4b39      	ldr	r3, [pc, #228]	@ (8005af4 <HAL_GPIO_Init+0x300>)
 8005a0e:	689b      	ldr	r3, [r3, #8]
 8005a10:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	43db      	mvns	r3, r3
 8005a16:	693a      	ldr	r2, [r7, #16]
 8005a18:	4013      	ands	r3, r2
 8005a1a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005a1c:	683b      	ldr	r3, [r7, #0]
 8005a1e:	685b      	ldr	r3, [r3, #4]
 8005a20:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005a24:	2b00      	cmp	r3, #0
 8005a26:	d003      	beq.n	8005a30 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8005a28:	693a      	ldr	r2, [r7, #16]
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	4313      	orrs	r3, r2
 8005a2e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8005a30:	4a30      	ldr	r2, [pc, #192]	@ (8005af4 <HAL_GPIO_Init+0x300>)
 8005a32:	693b      	ldr	r3, [r7, #16]
 8005a34:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8005a36:	4b2f      	ldr	r3, [pc, #188]	@ (8005af4 <HAL_GPIO_Init+0x300>)
 8005a38:	68db      	ldr	r3, [r3, #12]
 8005a3a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	43db      	mvns	r3, r3
 8005a40:	693a      	ldr	r2, [r7, #16]
 8005a42:	4013      	ands	r3, r2
 8005a44:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005a46:	683b      	ldr	r3, [r7, #0]
 8005a48:	685b      	ldr	r3, [r3, #4]
 8005a4a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	d003      	beq.n	8005a5a <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8005a52:	693a      	ldr	r2, [r7, #16]
 8005a54:	68fb      	ldr	r3, [r7, #12]
 8005a56:	4313      	orrs	r3, r2
 8005a58:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8005a5a:	4a26      	ldr	r2, [pc, #152]	@ (8005af4 <HAL_GPIO_Init+0x300>)
 8005a5c:	693b      	ldr	r3, [r7, #16]
 8005a5e:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8005a60:	4b24      	ldr	r3, [pc, #144]	@ (8005af4 <HAL_GPIO_Init+0x300>)
 8005a62:	685b      	ldr	r3, [r3, #4]
 8005a64:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005a66:	68fb      	ldr	r3, [r7, #12]
 8005a68:	43db      	mvns	r3, r3
 8005a6a:	693a      	ldr	r2, [r7, #16]
 8005a6c:	4013      	ands	r3, r2
 8005a6e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005a70:	683b      	ldr	r3, [r7, #0]
 8005a72:	685b      	ldr	r3, [r3, #4]
 8005a74:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005a78:	2b00      	cmp	r3, #0
 8005a7a:	d003      	beq.n	8005a84 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8005a7c:	693a      	ldr	r2, [r7, #16]
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	4313      	orrs	r3, r2
 8005a82:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8005a84:	4a1b      	ldr	r2, [pc, #108]	@ (8005af4 <HAL_GPIO_Init+0x300>)
 8005a86:	693b      	ldr	r3, [r7, #16]
 8005a88:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8005a8a:	4b1a      	ldr	r3, [pc, #104]	@ (8005af4 <HAL_GPIO_Init+0x300>)
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	43db      	mvns	r3, r3
 8005a94:	693a      	ldr	r2, [r7, #16]
 8005a96:	4013      	ands	r3, r2
 8005a98:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005a9a:	683b      	ldr	r3, [r7, #0]
 8005a9c:	685b      	ldr	r3, [r3, #4]
 8005a9e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005aa2:	2b00      	cmp	r3, #0
 8005aa4:	d003      	beq.n	8005aae <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8005aa6:	693a      	ldr	r2, [r7, #16]
 8005aa8:	68fb      	ldr	r3, [r7, #12]
 8005aaa:	4313      	orrs	r3, r2
 8005aac:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8005aae:	4a11      	ldr	r2, [pc, #68]	@ (8005af4 <HAL_GPIO_Init+0x300>)
 8005ab0:	693b      	ldr	r3, [r7, #16]
 8005ab2:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8005ab4:	697b      	ldr	r3, [r7, #20]
 8005ab6:	3301      	adds	r3, #1
 8005ab8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8005aba:	683b      	ldr	r3, [r7, #0]
 8005abc:	681a      	ldr	r2, [r3, #0]
 8005abe:	697b      	ldr	r3, [r7, #20]
 8005ac0:	fa22 f303 	lsr.w	r3, r2, r3
 8005ac4:	2b00      	cmp	r3, #0
 8005ac6:	f47f ae9d 	bne.w	8005804 <HAL_GPIO_Init+0x10>
  }
}
 8005aca:	bf00      	nop
 8005acc:	bf00      	nop
 8005ace:	371c      	adds	r7, #28
 8005ad0:	46bd      	mov	sp, r7
 8005ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ad6:	4770      	bx	lr
 8005ad8:	40021000 	.word	0x40021000
 8005adc:	40010000 	.word	0x40010000
 8005ae0:	48000400 	.word	0x48000400
 8005ae4:	48000800 	.word	0x48000800
 8005ae8:	48000c00 	.word	0x48000c00
 8005aec:	48001000 	.word	0x48001000
 8005af0:	48001400 	.word	0x48001400
 8005af4:	40010400 	.word	0x40010400

08005af8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8005af8:	b480      	push	{r7}
 8005afa:	b085      	sub	sp, #20
 8005afc:	af00      	add	r7, sp, #0
 8005afe:	6078      	str	r0, [r7, #4]
 8005b00:	460b      	mov	r3, r1
 8005b02:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	691a      	ldr	r2, [r3, #16]
 8005b08:	887b      	ldrh	r3, [r7, #2]
 8005b0a:	4013      	ands	r3, r2
 8005b0c:	2b00      	cmp	r3, #0
 8005b0e:	d002      	beq.n	8005b16 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005b10:	2301      	movs	r3, #1
 8005b12:	73fb      	strb	r3, [r7, #15]
 8005b14:	e001      	b.n	8005b1a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8005b16:	2300      	movs	r3, #0
 8005b18:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8005b1a:	7bfb      	ldrb	r3, [r7, #15]
}
 8005b1c:	4618      	mov	r0, r3
 8005b1e:	3714      	adds	r7, #20
 8005b20:	46bd      	mov	sp, r7
 8005b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b26:	4770      	bx	lr

08005b28 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005b28:	b480      	push	{r7}
 8005b2a:	b083      	sub	sp, #12
 8005b2c:	af00      	add	r7, sp, #0
 8005b2e:	6078      	str	r0, [r7, #4]
 8005b30:	460b      	mov	r3, r1
 8005b32:	807b      	strh	r3, [r7, #2]
 8005b34:	4613      	mov	r3, r2
 8005b36:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8005b38:	787b      	ldrb	r3, [r7, #1]
 8005b3a:	2b00      	cmp	r3, #0
 8005b3c:	d003      	beq.n	8005b46 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8005b3e:	887a      	ldrh	r2, [r7, #2]
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8005b44:	e002      	b.n	8005b4c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8005b46:	887a      	ldrh	r2, [r7, #2]
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8005b4c:	bf00      	nop
 8005b4e:	370c      	adds	r7, #12
 8005b50:	46bd      	mov	sp, r7
 8005b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b56:	4770      	bx	lr

08005b58 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005b58:	b580      	push	{r7, lr}
 8005b5a:	b082      	sub	sp, #8
 8005b5c:	af00      	add	r7, sp, #0
 8005b5e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	2b00      	cmp	r3, #0
 8005b64:	d101      	bne.n	8005b6a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005b66:	2301      	movs	r3, #1
 8005b68:	e08d      	b.n	8005c86 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005b70:	b2db      	uxtb	r3, r3
 8005b72:	2b00      	cmp	r3, #0
 8005b74:	d106      	bne.n	8005b84 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	2200      	movs	r2, #0
 8005b7a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8005b7e:	6878      	ldr	r0, [r7, #4]
 8005b80:	f7fe ff86 	bl	8004a90 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	2224      	movs	r2, #36	@ 0x24
 8005b88:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	681a      	ldr	r2, [r3, #0]
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	f022 0201 	bic.w	r2, r2, #1
 8005b9a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	685a      	ldr	r2, [r3, #4]
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8005ba8:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	689a      	ldr	r2, [r3, #8]
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005bb8:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	68db      	ldr	r3, [r3, #12]
 8005bbe:	2b01      	cmp	r3, #1
 8005bc0:	d107      	bne.n	8005bd2 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	689a      	ldr	r2, [r3, #8]
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005bce:	609a      	str	r2, [r3, #8]
 8005bd0:	e006      	b.n	8005be0 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	689a      	ldr	r2, [r3, #8]
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8005bde:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	68db      	ldr	r3, [r3, #12]
 8005be4:	2b02      	cmp	r3, #2
 8005be6:	d108      	bne.n	8005bfa <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	685a      	ldr	r2, [r3, #4]
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005bf6:	605a      	str	r2, [r3, #4]
 8005bf8:	e007      	b.n	8005c0a <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	685a      	ldr	r2, [r3, #4]
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005c08:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	685b      	ldr	r3, [r3, #4]
 8005c10:	687a      	ldr	r2, [r7, #4]
 8005c12:	6812      	ldr	r2, [r2, #0]
 8005c14:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8005c18:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005c1c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	68da      	ldr	r2, [r3, #12]
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005c2c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	691a      	ldr	r2, [r3, #16]
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	695b      	ldr	r3, [r3, #20]
 8005c36:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	699b      	ldr	r3, [r3, #24]
 8005c3e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	430a      	orrs	r2, r1
 8005c46:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	69d9      	ldr	r1, [r3, #28]
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	6a1a      	ldr	r2, [r3, #32]
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	430a      	orrs	r2, r1
 8005c56:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	681a      	ldr	r2, [r3, #0]
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	f042 0201 	orr.w	r2, r2, #1
 8005c66:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	2200      	movs	r2, #0
 8005c6c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	2220      	movs	r2, #32
 8005c72:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	2200      	movs	r2, #0
 8005c7a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	2200      	movs	r2, #0
 8005c80:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8005c84:	2300      	movs	r3, #0
}
 8005c86:	4618      	mov	r0, r3
 8005c88:	3708      	adds	r7, #8
 8005c8a:	46bd      	mov	sp, r7
 8005c8c:	bd80      	pop	{r7, pc}
	...

08005c90 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8005c90:	b580      	push	{r7, lr}
 8005c92:	b088      	sub	sp, #32
 8005c94:	af02      	add	r7, sp, #8
 8005c96:	60f8      	str	r0, [r7, #12]
 8005c98:	607a      	str	r2, [r7, #4]
 8005c9a:	461a      	mov	r2, r3
 8005c9c:	460b      	mov	r3, r1
 8005c9e:	817b      	strh	r3, [r7, #10]
 8005ca0:	4613      	mov	r3, r2
 8005ca2:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005caa:	b2db      	uxtb	r3, r3
 8005cac:	2b20      	cmp	r3, #32
 8005cae:	f040 80fd 	bne.w	8005eac <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005cb8:	2b01      	cmp	r3, #1
 8005cba:	d101      	bne.n	8005cc0 <HAL_I2C_Master_Transmit+0x30>
 8005cbc:	2302      	movs	r3, #2
 8005cbe:	e0f6      	b.n	8005eae <HAL_I2C_Master_Transmit+0x21e>
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	2201      	movs	r2, #1
 8005cc4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8005cc8:	f7ff f998 	bl	8004ffc <HAL_GetTick>
 8005ccc:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8005cce:	693b      	ldr	r3, [r7, #16]
 8005cd0:	9300      	str	r3, [sp, #0]
 8005cd2:	2319      	movs	r3, #25
 8005cd4:	2201      	movs	r2, #1
 8005cd6:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8005cda:	68f8      	ldr	r0, [r7, #12]
 8005cdc:	f000 fa0a 	bl	80060f4 <I2C_WaitOnFlagUntilTimeout>
 8005ce0:	4603      	mov	r3, r0
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d001      	beq.n	8005cea <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8005ce6:	2301      	movs	r3, #1
 8005ce8:	e0e1      	b.n	8005eae <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	2221      	movs	r2, #33	@ 0x21
 8005cee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	2210      	movs	r2, #16
 8005cf6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005cfa:	68fb      	ldr	r3, [r7, #12]
 8005cfc:	2200      	movs	r2, #0
 8005cfe:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	687a      	ldr	r2, [r7, #4]
 8005d04:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8005d06:	68fb      	ldr	r3, [r7, #12]
 8005d08:	893a      	ldrh	r2, [r7, #8]
 8005d0a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8005d0c:	68fb      	ldr	r3, [r7, #12]
 8005d0e:	2200      	movs	r2, #0
 8005d10:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005d16:	b29b      	uxth	r3, r3
 8005d18:	2bff      	cmp	r3, #255	@ 0xff
 8005d1a:	d906      	bls.n	8005d2a <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	22ff      	movs	r2, #255	@ 0xff
 8005d20:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8005d22:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005d26:	617b      	str	r3, [r7, #20]
 8005d28:	e007      	b.n	8005d3a <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8005d2a:	68fb      	ldr	r3, [r7, #12]
 8005d2c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005d2e:	b29a      	uxth	r2, r3
 8005d30:	68fb      	ldr	r3, [r7, #12]
 8005d32:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8005d34:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005d38:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005d3e:	2b00      	cmp	r3, #0
 8005d40:	d024      	beq.n	8005d8c <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8005d42:	68fb      	ldr	r3, [r7, #12]
 8005d44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d46:	781a      	ldrb	r2, [r3, #0]
 8005d48:	68fb      	ldr	r3, [r7, #12]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d52:	1c5a      	adds	r2, r3, #1
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8005d58:	68fb      	ldr	r3, [r7, #12]
 8005d5a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005d5c:	b29b      	uxth	r3, r3
 8005d5e:	3b01      	subs	r3, #1
 8005d60:	b29a      	uxth	r2, r3
 8005d62:	68fb      	ldr	r3, [r7, #12]
 8005d64:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005d6a:	3b01      	subs	r3, #1
 8005d6c:	b29a      	uxth	r2, r3
 8005d6e:	68fb      	ldr	r3, [r7, #12]
 8005d70:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8005d72:	68fb      	ldr	r3, [r7, #12]
 8005d74:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005d76:	b2db      	uxtb	r3, r3
 8005d78:	3301      	adds	r3, #1
 8005d7a:	b2da      	uxtb	r2, r3
 8005d7c:	8979      	ldrh	r1, [r7, #10]
 8005d7e:	4b4e      	ldr	r3, [pc, #312]	@ (8005eb8 <HAL_I2C_Master_Transmit+0x228>)
 8005d80:	9300      	str	r3, [sp, #0]
 8005d82:	697b      	ldr	r3, [r7, #20]
 8005d84:	68f8      	ldr	r0, [r7, #12]
 8005d86:	f000 fc05 	bl	8006594 <I2C_TransferConfig>
 8005d8a:	e066      	b.n	8005e5a <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005d90:	b2da      	uxtb	r2, r3
 8005d92:	8979      	ldrh	r1, [r7, #10]
 8005d94:	4b48      	ldr	r3, [pc, #288]	@ (8005eb8 <HAL_I2C_Master_Transmit+0x228>)
 8005d96:	9300      	str	r3, [sp, #0]
 8005d98:	697b      	ldr	r3, [r7, #20]
 8005d9a:	68f8      	ldr	r0, [r7, #12]
 8005d9c:	f000 fbfa 	bl	8006594 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8005da0:	e05b      	b.n	8005e5a <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005da2:	693a      	ldr	r2, [r7, #16]
 8005da4:	6a39      	ldr	r1, [r7, #32]
 8005da6:	68f8      	ldr	r0, [r7, #12]
 8005da8:	f000 f9fd 	bl	80061a6 <I2C_WaitOnTXISFlagUntilTimeout>
 8005dac:	4603      	mov	r3, r0
 8005dae:	2b00      	cmp	r3, #0
 8005db0:	d001      	beq.n	8005db6 <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 8005db2:	2301      	movs	r3, #1
 8005db4:	e07b      	b.n	8005eae <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005dba:	781a      	ldrb	r2, [r3, #0]
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005dc2:	68fb      	ldr	r3, [r7, #12]
 8005dc4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005dc6:	1c5a      	adds	r2, r3, #1
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8005dcc:	68fb      	ldr	r3, [r7, #12]
 8005dce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005dd0:	b29b      	uxth	r3, r3
 8005dd2:	3b01      	subs	r3, #1
 8005dd4:	b29a      	uxth	r2, r3
 8005dd6:	68fb      	ldr	r3, [r7, #12]
 8005dd8:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8005dda:	68fb      	ldr	r3, [r7, #12]
 8005ddc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005dde:	3b01      	subs	r3, #1
 8005de0:	b29a      	uxth	r2, r3
 8005de2:	68fb      	ldr	r3, [r7, #12]
 8005de4:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005dea:	b29b      	uxth	r3, r3
 8005dec:	2b00      	cmp	r3, #0
 8005dee:	d034      	beq.n	8005e5a <HAL_I2C_Master_Transmit+0x1ca>
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005df4:	2b00      	cmp	r3, #0
 8005df6:	d130      	bne.n	8005e5a <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8005df8:	693b      	ldr	r3, [r7, #16]
 8005dfa:	9300      	str	r3, [sp, #0]
 8005dfc:	6a3b      	ldr	r3, [r7, #32]
 8005dfe:	2200      	movs	r2, #0
 8005e00:	2180      	movs	r1, #128	@ 0x80
 8005e02:	68f8      	ldr	r0, [r7, #12]
 8005e04:	f000 f976 	bl	80060f4 <I2C_WaitOnFlagUntilTimeout>
 8005e08:	4603      	mov	r3, r0
 8005e0a:	2b00      	cmp	r3, #0
 8005e0c:	d001      	beq.n	8005e12 <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 8005e0e:	2301      	movs	r3, #1
 8005e10:	e04d      	b.n	8005eae <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005e12:	68fb      	ldr	r3, [r7, #12]
 8005e14:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005e16:	b29b      	uxth	r3, r3
 8005e18:	2bff      	cmp	r3, #255	@ 0xff
 8005e1a:	d90e      	bls.n	8005e3a <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	22ff      	movs	r2, #255	@ 0xff
 8005e20:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005e26:	b2da      	uxtb	r2, r3
 8005e28:	8979      	ldrh	r1, [r7, #10]
 8005e2a:	2300      	movs	r3, #0
 8005e2c:	9300      	str	r3, [sp, #0]
 8005e2e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005e32:	68f8      	ldr	r0, [r7, #12]
 8005e34:	f000 fbae 	bl	8006594 <I2C_TransferConfig>
 8005e38:	e00f      	b.n	8005e5a <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8005e3a:	68fb      	ldr	r3, [r7, #12]
 8005e3c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005e3e:	b29a      	uxth	r2, r3
 8005e40:	68fb      	ldr	r3, [r7, #12]
 8005e42:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005e44:	68fb      	ldr	r3, [r7, #12]
 8005e46:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005e48:	b2da      	uxtb	r2, r3
 8005e4a:	8979      	ldrh	r1, [r7, #10]
 8005e4c:	2300      	movs	r3, #0
 8005e4e:	9300      	str	r3, [sp, #0]
 8005e50:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005e54:	68f8      	ldr	r0, [r7, #12]
 8005e56:	f000 fb9d 	bl	8006594 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005e5e:	b29b      	uxth	r3, r3
 8005e60:	2b00      	cmp	r3, #0
 8005e62:	d19e      	bne.n	8005da2 <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005e64:	693a      	ldr	r2, [r7, #16]
 8005e66:	6a39      	ldr	r1, [r7, #32]
 8005e68:	68f8      	ldr	r0, [r7, #12]
 8005e6a:	f000 f9e3 	bl	8006234 <I2C_WaitOnSTOPFlagUntilTimeout>
 8005e6e:	4603      	mov	r3, r0
 8005e70:	2b00      	cmp	r3, #0
 8005e72:	d001      	beq.n	8005e78 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 8005e74:	2301      	movs	r3, #1
 8005e76:	e01a      	b.n	8005eae <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	2220      	movs	r2, #32
 8005e7e:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	6859      	ldr	r1, [r3, #4]
 8005e86:	68fb      	ldr	r3, [r7, #12]
 8005e88:	681a      	ldr	r2, [r3, #0]
 8005e8a:	4b0c      	ldr	r3, [pc, #48]	@ (8005ebc <HAL_I2C_Master_Transmit+0x22c>)
 8005e8c:	400b      	ands	r3, r1
 8005e8e:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	2220      	movs	r2, #32
 8005e94:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	2200      	movs	r2, #0
 8005e9c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	2200      	movs	r2, #0
 8005ea4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005ea8:	2300      	movs	r3, #0
 8005eaa:	e000      	b.n	8005eae <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 8005eac:	2302      	movs	r3, #2
  }
}
 8005eae:	4618      	mov	r0, r3
 8005eb0:	3718      	adds	r7, #24
 8005eb2:	46bd      	mov	sp, r7
 8005eb4:	bd80      	pop	{r7, pc}
 8005eb6:	bf00      	nop
 8005eb8:	80002000 	.word	0x80002000
 8005ebc:	fe00e800 	.word	0xfe00e800

08005ec0 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8005ec0:	b580      	push	{r7, lr}
 8005ec2:	b088      	sub	sp, #32
 8005ec4:	af02      	add	r7, sp, #8
 8005ec6:	60f8      	str	r0, [r7, #12]
 8005ec8:	607a      	str	r2, [r7, #4]
 8005eca:	461a      	mov	r2, r3
 8005ecc:	460b      	mov	r3, r1
 8005ece:	817b      	strh	r3, [r7, #10]
 8005ed0:	4613      	mov	r3, r2
 8005ed2:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005ed4:	68fb      	ldr	r3, [r7, #12]
 8005ed6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005eda:	b2db      	uxtb	r3, r3
 8005edc:	2b20      	cmp	r3, #32
 8005ede:	f040 80db 	bne.w	8006098 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005ee2:	68fb      	ldr	r3, [r7, #12]
 8005ee4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005ee8:	2b01      	cmp	r3, #1
 8005eea:	d101      	bne.n	8005ef0 <HAL_I2C_Master_Receive+0x30>
 8005eec:	2302      	movs	r3, #2
 8005eee:	e0d4      	b.n	800609a <HAL_I2C_Master_Receive+0x1da>
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	2201      	movs	r2, #1
 8005ef4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8005ef8:	f7ff f880 	bl	8004ffc <HAL_GetTick>
 8005efc:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8005efe:	697b      	ldr	r3, [r7, #20]
 8005f00:	9300      	str	r3, [sp, #0]
 8005f02:	2319      	movs	r3, #25
 8005f04:	2201      	movs	r2, #1
 8005f06:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8005f0a:	68f8      	ldr	r0, [r7, #12]
 8005f0c:	f000 f8f2 	bl	80060f4 <I2C_WaitOnFlagUntilTimeout>
 8005f10:	4603      	mov	r3, r0
 8005f12:	2b00      	cmp	r3, #0
 8005f14:	d001      	beq.n	8005f1a <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 8005f16:	2301      	movs	r3, #1
 8005f18:	e0bf      	b.n	800609a <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8005f1a:	68fb      	ldr	r3, [r7, #12]
 8005f1c:	2222      	movs	r2, #34	@ 0x22
 8005f1e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8005f22:	68fb      	ldr	r3, [r7, #12]
 8005f24:	2210      	movs	r2, #16
 8005f26:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005f2a:	68fb      	ldr	r3, [r7, #12]
 8005f2c:	2200      	movs	r2, #0
 8005f2e:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	687a      	ldr	r2, [r7, #4]
 8005f34:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	893a      	ldrh	r2, [r7, #8]
 8005f3a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8005f3c:	68fb      	ldr	r3, [r7, #12]
 8005f3e:	2200      	movs	r2, #0
 8005f40:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005f42:	68fb      	ldr	r3, [r7, #12]
 8005f44:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005f46:	b29b      	uxth	r3, r3
 8005f48:	2bff      	cmp	r3, #255	@ 0xff
 8005f4a:	d90e      	bls.n	8005f6a <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005f4c:	68fb      	ldr	r3, [r7, #12]
 8005f4e:	22ff      	movs	r2, #255	@ 0xff
 8005f50:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005f52:	68fb      	ldr	r3, [r7, #12]
 8005f54:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005f56:	b2da      	uxtb	r2, r3
 8005f58:	8979      	ldrh	r1, [r7, #10]
 8005f5a:	4b52      	ldr	r3, [pc, #328]	@ (80060a4 <HAL_I2C_Master_Receive+0x1e4>)
 8005f5c:	9300      	str	r3, [sp, #0]
 8005f5e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005f62:	68f8      	ldr	r0, [r7, #12]
 8005f64:	f000 fb16 	bl	8006594 <I2C_TransferConfig>
 8005f68:	e06d      	b.n	8006046 <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8005f6a:	68fb      	ldr	r3, [r7, #12]
 8005f6c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005f6e:	b29a      	uxth	r2, r3
 8005f70:	68fb      	ldr	r3, [r7, #12]
 8005f72:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005f74:	68fb      	ldr	r3, [r7, #12]
 8005f76:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005f78:	b2da      	uxtb	r2, r3
 8005f7a:	8979      	ldrh	r1, [r7, #10]
 8005f7c:	4b49      	ldr	r3, [pc, #292]	@ (80060a4 <HAL_I2C_Master_Receive+0x1e4>)
 8005f7e:	9300      	str	r3, [sp, #0]
 8005f80:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005f84:	68f8      	ldr	r0, [r7, #12]
 8005f86:	f000 fb05 	bl	8006594 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8005f8a:	e05c      	b.n	8006046 <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005f8c:	697a      	ldr	r2, [r7, #20]
 8005f8e:	6a39      	ldr	r1, [r7, #32]
 8005f90:	68f8      	ldr	r0, [r7, #12]
 8005f92:	f000 f993 	bl	80062bc <I2C_WaitOnRXNEFlagUntilTimeout>
 8005f96:	4603      	mov	r3, r0
 8005f98:	2b00      	cmp	r3, #0
 8005f9a:	d001      	beq.n	8005fa0 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8005f9c:	2301      	movs	r3, #1
 8005f9e:	e07c      	b.n	800609a <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8005fa0:	68fb      	ldr	r3, [r7, #12]
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005faa:	b2d2      	uxtb	r2, r2
 8005fac:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005fb2:	1c5a      	adds	r2, r3, #1
 8005fb4:	68fb      	ldr	r3, [r7, #12]
 8005fb6:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005fbc:	3b01      	subs	r3, #1
 8005fbe:	b29a      	uxth	r2, r3
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8005fc4:	68fb      	ldr	r3, [r7, #12]
 8005fc6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005fc8:	b29b      	uxth	r3, r3
 8005fca:	3b01      	subs	r3, #1
 8005fcc:	b29a      	uxth	r2, r3
 8005fce:	68fb      	ldr	r3, [r7, #12]
 8005fd0:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005fd2:	68fb      	ldr	r3, [r7, #12]
 8005fd4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005fd6:	b29b      	uxth	r3, r3
 8005fd8:	2b00      	cmp	r3, #0
 8005fda:	d034      	beq.n	8006046 <HAL_I2C_Master_Receive+0x186>
 8005fdc:	68fb      	ldr	r3, [r7, #12]
 8005fde:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005fe0:	2b00      	cmp	r3, #0
 8005fe2:	d130      	bne.n	8006046 <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8005fe4:	697b      	ldr	r3, [r7, #20]
 8005fe6:	9300      	str	r3, [sp, #0]
 8005fe8:	6a3b      	ldr	r3, [r7, #32]
 8005fea:	2200      	movs	r2, #0
 8005fec:	2180      	movs	r1, #128	@ 0x80
 8005fee:	68f8      	ldr	r0, [r7, #12]
 8005ff0:	f000 f880 	bl	80060f4 <I2C_WaitOnFlagUntilTimeout>
 8005ff4:	4603      	mov	r3, r0
 8005ff6:	2b00      	cmp	r3, #0
 8005ff8:	d001      	beq.n	8005ffe <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 8005ffa:	2301      	movs	r3, #1
 8005ffc:	e04d      	b.n	800609a <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005ffe:	68fb      	ldr	r3, [r7, #12]
 8006000:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006002:	b29b      	uxth	r3, r3
 8006004:	2bff      	cmp	r3, #255	@ 0xff
 8006006:	d90e      	bls.n	8006026 <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	22ff      	movs	r2, #255	@ 0xff
 800600c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006012:	b2da      	uxtb	r2, r3
 8006014:	8979      	ldrh	r1, [r7, #10]
 8006016:	2300      	movs	r3, #0
 8006018:	9300      	str	r3, [sp, #0]
 800601a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800601e:	68f8      	ldr	r0, [r7, #12]
 8006020:	f000 fab8 	bl	8006594 <I2C_TransferConfig>
 8006024:	e00f      	b.n	8006046 <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8006026:	68fb      	ldr	r3, [r7, #12]
 8006028:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800602a:	b29a      	uxth	r2, r3
 800602c:	68fb      	ldr	r3, [r7, #12]
 800602e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8006030:	68fb      	ldr	r3, [r7, #12]
 8006032:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006034:	b2da      	uxtb	r2, r3
 8006036:	8979      	ldrh	r1, [r7, #10]
 8006038:	2300      	movs	r3, #0
 800603a:	9300      	str	r3, [sp, #0]
 800603c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8006040:	68f8      	ldr	r0, [r7, #12]
 8006042:	f000 faa7 	bl	8006594 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8006046:	68fb      	ldr	r3, [r7, #12]
 8006048:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800604a:	b29b      	uxth	r3, r3
 800604c:	2b00      	cmp	r3, #0
 800604e:	d19d      	bne.n	8005f8c <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006050:	697a      	ldr	r2, [r7, #20]
 8006052:	6a39      	ldr	r1, [r7, #32]
 8006054:	68f8      	ldr	r0, [r7, #12]
 8006056:	f000 f8ed 	bl	8006234 <I2C_WaitOnSTOPFlagUntilTimeout>
 800605a:	4603      	mov	r3, r0
 800605c:	2b00      	cmp	r3, #0
 800605e:	d001      	beq.n	8006064 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8006060:	2301      	movs	r3, #1
 8006062:	e01a      	b.n	800609a <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006064:	68fb      	ldr	r3, [r7, #12]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	2220      	movs	r2, #32
 800606a:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800606c:	68fb      	ldr	r3, [r7, #12]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	6859      	ldr	r1, [r3, #4]
 8006072:	68fb      	ldr	r3, [r7, #12]
 8006074:	681a      	ldr	r2, [r3, #0]
 8006076:	4b0c      	ldr	r3, [pc, #48]	@ (80060a8 <HAL_I2C_Master_Receive+0x1e8>)
 8006078:	400b      	ands	r3, r1
 800607a:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800607c:	68fb      	ldr	r3, [r7, #12]
 800607e:	2220      	movs	r2, #32
 8006080:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8006084:	68fb      	ldr	r3, [r7, #12]
 8006086:	2200      	movs	r2, #0
 8006088:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800608c:	68fb      	ldr	r3, [r7, #12]
 800608e:	2200      	movs	r2, #0
 8006090:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8006094:	2300      	movs	r3, #0
 8006096:	e000      	b.n	800609a <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8006098:	2302      	movs	r3, #2
  }
}
 800609a:	4618      	mov	r0, r3
 800609c:	3718      	adds	r7, #24
 800609e:	46bd      	mov	sp, r7
 80060a0:	bd80      	pop	{r7, pc}
 80060a2:	bf00      	nop
 80060a4:	80002400 	.word	0x80002400
 80060a8:	fe00e800 	.word	0xfe00e800

080060ac <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80060ac:	b480      	push	{r7}
 80060ae:	b083      	sub	sp, #12
 80060b0:	af00      	add	r7, sp, #0
 80060b2:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	699b      	ldr	r3, [r3, #24]
 80060ba:	f003 0302 	and.w	r3, r3, #2
 80060be:	2b02      	cmp	r3, #2
 80060c0:	d103      	bne.n	80060ca <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	2200      	movs	r2, #0
 80060c8:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	699b      	ldr	r3, [r3, #24]
 80060d0:	f003 0301 	and.w	r3, r3, #1
 80060d4:	2b01      	cmp	r3, #1
 80060d6:	d007      	beq.n	80060e8 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	699a      	ldr	r2, [r3, #24]
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	f042 0201 	orr.w	r2, r2, #1
 80060e6:	619a      	str	r2, [r3, #24]
  }
}
 80060e8:	bf00      	nop
 80060ea:	370c      	adds	r7, #12
 80060ec:	46bd      	mov	sp, r7
 80060ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060f2:	4770      	bx	lr

080060f4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80060f4:	b580      	push	{r7, lr}
 80060f6:	b084      	sub	sp, #16
 80060f8:	af00      	add	r7, sp, #0
 80060fa:	60f8      	str	r0, [r7, #12]
 80060fc:	60b9      	str	r1, [r7, #8]
 80060fe:	603b      	str	r3, [r7, #0]
 8006100:	4613      	mov	r3, r2
 8006102:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006104:	e03b      	b.n	800617e <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8006106:	69ba      	ldr	r2, [r7, #24]
 8006108:	6839      	ldr	r1, [r7, #0]
 800610a:	68f8      	ldr	r0, [r7, #12]
 800610c:	f000 f962 	bl	80063d4 <I2C_IsErrorOccurred>
 8006110:	4603      	mov	r3, r0
 8006112:	2b00      	cmp	r3, #0
 8006114:	d001      	beq.n	800611a <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8006116:	2301      	movs	r3, #1
 8006118:	e041      	b.n	800619e <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800611a:	683b      	ldr	r3, [r7, #0]
 800611c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006120:	d02d      	beq.n	800617e <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006122:	f7fe ff6b 	bl	8004ffc <HAL_GetTick>
 8006126:	4602      	mov	r2, r0
 8006128:	69bb      	ldr	r3, [r7, #24]
 800612a:	1ad3      	subs	r3, r2, r3
 800612c:	683a      	ldr	r2, [r7, #0]
 800612e:	429a      	cmp	r2, r3
 8006130:	d302      	bcc.n	8006138 <I2C_WaitOnFlagUntilTimeout+0x44>
 8006132:	683b      	ldr	r3, [r7, #0]
 8006134:	2b00      	cmp	r3, #0
 8006136:	d122      	bne.n	800617e <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8006138:	68fb      	ldr	r3, [r7, #12]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	699a      	ldr	r2, [r3, #24]
 800613e:	68bb      	ldr	r3, [r7, #8]
 8006140:	4013      	ands	r3, r2
 8006142:	68ba      	ldr	r2, [r7, #8]
 8006144:	429a      	cmp	r2, r3
 8006146:	bf0c      	ite	eq
 8006148:	2301      	moveq	r3, #1
 800614a:	2300      	movne	r3, #0
 800614c:	b2db      	uxtb	r3, r3
 800614e:	461a      	mov	r2, r3
 8006150:	79fb      	ldrb	r3, [r7, #7]
 8006152:	429a      	cmp	r2, r3
 8006154:	d113      	bne.n	800617e <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006156:	68fb      	ldr	r3, [r7, #12]
 8006158:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800615a:	f043 0220 	orr.w	r2, r3, #32
 800615e:	68fb      	ldr	r3, [r7, #12]
 8006160:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8006162:	68fb      	ldr	r3, [r7, #12]
 8006164:	2220      	movs	r2, #32
 8006166:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800616a:	68fb      	ldr	r3, [r7, #12]
 800616c:	2200      	movs	r2, #0
 800616e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006172:	68fb      	ldr	r3, [r7, #12]
 8006174:	2200      	movs	r2, #0
 8006176:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 800617a:	2301      	movs	r3, #1
 800617c:	e00f      	b.n	800619e <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800617e:	68fb      	ldr	r3, [r7, #12]
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	699a      	ldr	r2, [r3, #24]
 8006184:	68bb      	ldr	r3, [r7, #8]
 8006186:	4013      	ands	r3, r2
 8006188:	68ba      	ldr	r2, [r7, #8]
 800618a:	429a      	cmp	r2, r3
 800618c:	bf0c      	ite	eq
 800618e:	2301      	moveq	r3, #1
 8006190:	2300      	movne	r3, #0
 8006192:	b2db      	uxtb	r3, r3
 8006194:	461a      	mov	r2, r3
 8006196:	79fb      	ldrb	r3, [r7, #7]
 8006198:	429a      	cmp	r2, r3
 800619a:	d0b4      	beq.n	8006106 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800619c:	2300      	movs	r3, #0
}
 800619e:	4618      	mov	r0, r3
 80061a0:	3710      	adds	r7, #16
 80061a2:	46bd      	mov	sp, r7
 80061a4:	bd80      	pop	{r7, pc}

080061a6 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80061a6:	b580      	push	{r7, lr}
 80061a8:	b084      	sub	sp, #16
 80061aa:	af00      	add	r7, sp, #0
 80061ac:	60f8      	str	r0, [r7, #12]
 80061ae:	60b9      	str	r1, [r7, #8]
 80061b0:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80061b2:	e033      	b.n	800621c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80061b4:	687a      	ldr	r2, [r7, #4]
 80061b6:	68b9      	ldr	r1, [r7, #8]
 80061b8:	68f8      	ldr	r0, [r7, #12]
 80061ba:	f000 f90b 	bl	80063d4 <I2C_IsErrorOccurred>
 80061be:	4603      	mov	r3, r0
 80061c0:	2b00      	cmp	r3, #0
 80061c2:	d001      	beq.n	80061c8 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80061c4:	2301      	movs	r3, #1
 80061c6:	e031      	b.n	800622c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80061c8:	68bb      	ldr	r3, [r7, #8]
 80061ca:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80061ce:	d025      	beq.n	800621c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80061d0:	f7fe ff14 	bl	8004ffc <HAL_GetTick>
 80061d4:	4602      	mov	r2, r0
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	1ad3      	subs	r3, r2, r3
 80061da:	68ba      	ldr	r2, [r7, #8]
 80061dc:	429a      	cmp	r2, r3
 80061de:	d302      	bcc.n	80061e6 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80061e0:	68bb      	ldr	r3, [r7, #8]
 80061e2:	2b00      	cmp	r3, #0
 80061e4:	d11a      	bne.n	800621c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 80061e6:	68fb      	ldr	r3, [r7, #12]
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	699b      	ldr	r3, [r3, #24]
 80061ec:	f003 0302 	and.w	r3, r3, #2
 80061f0:	2b02      	cmp	r3, #2
 80061f2:	d013      	beq.n	800621c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80061f4:	68fb      	ldr	r3, [r7, #12]
 80061f6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80061f8:	f043 0220 	orr.w	r2, r3, #32
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8006200:	68fb      	ldr	r3, [r7, #12]
 8006202:	2220      	movs	r2, #32
 8006204:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8006208:	68fb      	ldr	r3, [r7, #12]
 800620a:	2200      	movs	r2, #0
 800620c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006210:	68fb      	ldr	r3, [r7, #12]
 8006212:	2200      	movs	r2, #0
 8006214:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8006218:	2301      	movs	r3, #1
 800621a:	e007      	b.n	800622c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	699b      	ldr	r3, [r3, #24]
 8006222:	f003 0302 	and.w	r3, r3, #2
 8006226:	2b02      	cmp	r3, #2
 8006228:	d1c4      	bne.n	80061b4 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800622a:	2300      	movs	r3, #0
}
 800622c:	4618      	mov	r0, r3
 800622e:	3710      	adds	r7, #16
 8006230:	46bd      	mov	sp, r7
 8006232:	bd80      	pop	{r7, pc}

08006234 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8006234:	b580      	push	{r7, lr}
 8006236:	b084      	sub	sp, #16
 8006238:	af00      	add	r7, sp, #0
 800623a:	60f8      	str	r0, [r7, #12]
 800623c:	60b9      	str	r1, [r7, #8]
 800623e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006240:	e02f      	b.n	80062a2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8006242:	687a      	ldr	r2, [r7, #4]
 8006244:	68b9      	ldr	r1, [r7, #8]
 8006246:	68f8      	ldr	r0, [r7, #12]
 8006248:	f000 f8c4 	bl	80063d4 <I2C_IsErrorOccurred>
 800624c:	4603      	mov	r3, r0
 800624e:	2b00      	cmp	r3, #0
 8006250:	d001      	beq.n	8006256 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8006252:	2301      	movs	r3, #1
 8006254:	e02d      	b.n	80062b2 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006256:	f7fe fed1 	bl	8004ffc <HAL_GetTick>
 800625a:	4602      	mov	r2, r0
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	1ad3      	subs	r3, r2, r3
 8006260:	68ba      	ldr	r2, [r7, #8]
 8006262:	429a      	cmp	r2, r3
 8006264:	d302      	bcc.n	800626c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8006266:	68bb      	ldr	r3, [r7, #8]
 8006268:	2b00      	cmp	r3, #0
 800626a:	d11a      	bne.n	80062a2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 800626c:	68fb      	ldr	r3, [r7, #12]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	699b      	ldr	r3, [r3, #24]
 8006272:	f003 0320 	and.w	r3, r3, #32
 8006276:	2b20      	cmp	r3, #32
 8006278:	d013      	beq.n	80062a2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800627a:	68fb      	ldr	r3, [r7, #12]
 800627c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800627e:	f043 0220 	orr.w	r2, r3, #32
 8006282:	68fb      	ldr	r3, [r7, #12]
 8006284:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8006286:	68fb      	ldr	r3, [r7, #12]
 8006288:	2220      	movs	r2, #32
 800628a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800628e:	68fb      	ldr	r3, [r7, #12]
 8006290:	2200      	movs	r2, #0
 8006292:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006296:	68fb      	ldr	r3, [r7, #12]
 8006298:	2200      	movs	r2, #0
 800629a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800629e:	2301      	movs	r3, #1
 80062a0:	e007      	b.n	80062b2 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80062a2:	68fb      	ldr	r3, [r7, #12]
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	699b      	ldr	r3, [r3, #24]
 80062a8:	f003 0320 	and.w	r3, r3, #32
 80062ac:	2b20      	cmp	r3, #32
 80062ae:	d1c8      	bne.n	8006242 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80062b0:	2300      	movs	r3, #0
}
 80062b2:	4618      	mov	r0, r3
 80062b4:	3710      	adds	r7, #16
 80062b6:	46bd      	mov	sp, r7
 80062b8:	bd80      	pop	{r7, pc}
	...

080062bc <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80062bc:	b580      	push	{r7, lr}
 80062be:	b086      	sub	sp, #24
 80062c0:	af00      	add	r7, sp, #0
 80062c2:	60f8      	str	r0, [r7, #12]
 80062c4:	60b9      	str	r1, [r7, #8]
 80062c6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80062c8:	2300      	movs	r3, #0
 80062ca:	75fb      	strb	r3, [r7, #23]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 80062cc:	e071      	b.n	80063b2 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80062ce:	687a      	ldr	r2, [r7, #4]
 80062d0:	68b9      	ldr	r1, [r7, #8]
 80062d2:	68f8      	ldr	r0, [r7, #12]
 80062d4:	f000 f87e 	bl	80063d4 <I2C_IsErrorOccurred>
 80062d8:	4603      	mov	r3, r0
 80062da:	2b00      	cmp	r3, #0
 80062dc:	d001      	beq.n	80062e2 <I2C_WaitOnRXNEFlagUntilTimeout+0x26>
    {
      status = HAL_ERROR;
 80062de:	2301      	movs	r3, #1
 80062e0:	75fb      	strb	r3, [r7, #23]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 80062e2:	68fb      	ldr	r3, [r7, #12]
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	699b      	ldr	r3, [r3, #24]
 80062e8:	f003 0320 	and.w	r3, r3, #32
 80062ec:	2b20      	cmp	r3, #32
 80062ee:	d13b      	bne.n	8006368 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
 80062f0:	7dfb      	ldrb	r3, [r7, #23]
 80062f2:	2b00      	cmp	r3, #0
 80062f4:	d138      	bne.n	8006368 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 80062f6:	68fb      	ldr	r3, [r7, #12]
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	699b      	ldr	r3, [r3, #24]
 80062fc:	f003 0304 	and.w	r3, r3, #4
 8006300:	2b04      	cmp	r3, #4
 8006302:	d105      	bne.n	8006310 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
 8006304:	68fb      	ldr	r3, [r7, #12]
 8006306:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006308:	2b00      	cmp	r3, #0
 800630a:	d001      	beq.n	8006310 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 800630c:	2300      	movs	r3, #0
 800630e:	75fb      	strb	r3, [r7, #23]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006310:	68fb      	ldr	r3, [r7, #12]
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	699b      	ldr	r3, [r3, #24]
 8006316:	f003 0310 	and.w	r3, r3, #16
 800631a:	2b10      	cmp	r3, #16
 800631c:	d121      	bne.n	8006362 <I2C_WaitOnRXNEFlagUntilTimeout+0xa6>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800631e:	68fb      	ldr	r3, [r7, #12]
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	2210      	movs	r2, #16
 8006324:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8006326:	68fb      	ldr	r3, [r7, #12]
 8006328:	2204      	movs	r2, #4
 800632a:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800632c:	68fb      	ldr	r3, [r7, #12]
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	2220      	movs	r2, #32
 8006332:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8006334:	68fb      	ldr	r3, [r7, #12]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	6859      	ldr	r1, [r3, #4]
 800633a:	68fb      	ldr	r3, [r7, #12]
 800633c:	681a      	ldr	r2, [r3, #0]
 800633e:	4b24      	ldr	r3, [pc, #144]	@ (80063d0 <I2C_WaitOnRXNEFlagUntilTimeout+0x114>)
 8006340:	400b      	ands	r3, r1
 8006342:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 8006344:	68fb      	ldr	r3, [r7, #12]
 8006346:	2220      	movs	r2, #32
 8006348:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800634c:	68fb      	ldr	r3, [r7, #12]
 800634e:	2200      	movs	r2, #0
 8006350:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006354:	68fb      	ldr	r3, [r7, #12]
 8006356:	2200      	movs	r2, #0
 8006358:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 800635c:	2301      	movs	r3, #1
 800635e:	75fb      	strb	r3, [r7, #23]
 8006360:	e002      	b.n	8006368 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006362:	68fb      	ldr	r3, [r7, #12]
 8006364:	2200      	movs	r2, #0
 8006366:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 8006368:	f7fe fe48 	bl	8004ffc <HAL_GetTick>
 800636c:	4602      	mov	r2, r0
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	1ad3      	subs	r3, r2, r3
 8006372:	68ba      	ldr	r2, [r7, #8]
 8006374:	429a      	cmp	r2, r3
 8006376:	d302      	bcc.n	800637e <I2C_WaitOnRXNEFlagUntilTimeout+0xc2>
 8006378:	68bb      	ldr	r3, [r7, #8]
 800637a:	2b00      	cmp	r3, #0
 800637c:	d119      	bne.n	80063b2 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
 800637e:	7dfb      	ldrb	r3, [r7, #23]
 8006380:	2b00      	cmp	r3, #0
 8006382:	d116      	bne.n	80063b2 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8006384:	68fb      	ldr	r3, [r7, #12]
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	699b      	ldr	r3, [r3, #24]
 800638a:	f003 0304 	and.w	r3, r3, #4
 800638e:	2b04      	cmp	r3, #4
 8006390:	d00f      	beq.n	80063b2 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006392:	68fb      	ldr	r3, [r7, #12]
 8006394:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006396:	f043 0220 	orr.w	r2, r3, #32
 800639a:	68fb      	ldr	r3, [r7, #12]
 800639c:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800639e:	68fb      	ldr	r3, [r7, #12]
 80063a0:	2220      	movs	r2, #32
 80063a2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80063a6:	68fb      	ldr	r3, [r7, #12]
 80063a8:	2200      	movs	r2, #0
 80063aa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 80063ae:	2301      	movs	r3, #1
 80063b0:	75fb      	strb	r3, [r7, #23]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 80063b2:	68fb      	ldr	r3, [r7, #12]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	699b      	ldr	r3, [r3, #24]
 80063b8:	f003 0304 	and.w	r3, r3, #4
 80063bc:	2b04      	cmp	r3, #4
 80063be:	d002      	beq.n	80063c6 <I2C_WaitOnRXNEFlagUntilTimeout+0x10a>
 80063c0:	7dfb      	ldrb	r3, [r7, #23]
 80063c2:	2b00      	cmp	r3, #0
 80063c4:	d083      	beq.n	80062ce <I2C_WaitOnRXNEFlagUntilTimeout+0x12>
      }
    }
  }
  return status;
 80063c6:	7dfb      	ldrb	r3, [r7, #23]
}
 80063c8:	4618      	mov	r0, r3
 80063ca:	3718      	adds	r7, #24
 80063cc:	46bd      	mov	sp, r7
 80063ce:	bd80      	pop	{r7, pc}
 80063d0:	fe00e800 	.word	0xfe00e800

080063d4 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80063d4:	b580      	push	{r7, lr}
 80063d6:	b08a      	sub	sp, #40	@ 0x28
 80063d8:	af00      	add	r7, sp, #0
 80063da:	60f8      	str	r0, [r7, #12]
 80063dc:	60b9      	str	r1, [r7, #8]
 80063de:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80063e0:	2300      	movs	r3, #0
 80063e2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80063e6:	68fb      	ldr	r3, [r7, #12]
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	699b      	ldr	r3, [r3, #24]
 80063ec:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80063ee:	2300      	movs	r3, #0
 80063f0:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80063f6:	69bb      	ldr	r3, [r7, #24]
 80063f8:	f003 0310 	and.w	r3, r3, #16
 80063fc:	2b00      	cmp	r3, #0
 80063fe:	d068      	beq.n	80064d2 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006400:	68fb      	ldr	r3, [r7, #12]
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	2210      	movs	r2, #16
 8006406:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8006408:	e049      	b.n	800649e <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800640a:	68bb      	ldr	r3, [r7, #8]
 800640c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006410:	d045      	beq.n	800649e <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8006412:	f7fe fdf3 	bl	8004ffc <HAL_GetTick>
 8006416:	4602      	mov	r2, r0
 8006418:	69fb      	ldr	r3, [r7, #28]
 800641a:	1ad3      	subs	r3, r2, r3
 800641c:	68ba      	ldr	r2, [r7, #8]
 800641e:	429a      	cmp	r2, r3
 8006420:	d302      	bcc.n	8006428 <I2C_IsErrorOccurred+0x54>
 8006422:	68bb      	ldr	r3, [r7, #8]
 8006424:	2b00      	cmp	r3, #0
 8006426:	d13a      	bne.n	800649e <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	685b      	ldr	r3, [r3, #4]
 800642e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006432:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8006434:	68fb      	ldr	r3, [r7, #12]
 8006436:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800643a:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	699b      	ldr	r3, [r3, #24]
 8006442:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006446:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800644a:	d121      	bne.n	8006490 <I2C_IsErrorOccurred+0xbc>
 800644c:	697b      	ldr	r3, [r7, #20]
 800644e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006452:	d01d      	beq.n	8006490 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8006454:	7cfb      	ldrb	r3, [r7, #19]
 8006456:	2b20      	cmp	r3, #32
 8006458:	d01a      	beq.n	8006490 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800645a:	68fb      	ldr	r3, [r7, #12]
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	685a      	ldr	r2, [r3, #4]
 8006460:	68fb      	ldr	r3, [r7, #12]
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006468:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800646a:	f7fe fdc7 	bl	8004ffc <HAL_GetTick>
 800646e:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006470:	e00e      	b.n	8006490 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8006472:	f7fe fdc3 	bl	8004ffc <HAL_GetTick>
 8006476:	4602      	mov	r2, r0
 8006478:	69fb      	ldr	r3, [r7, #28]
 800647a:	1ad3      	subs	r3, r2, r3
 800647c:	2b19      	cmp	r3, #25
 800647e:	d907      	bls.n	8006490 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8006480:	6a3b      	ldr	r3, [r7, #32]
 8006482:	f043 0320 	orr.w	r3, r3, #32
 8006486:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8006488:	2301      	movs	r3, #1
 800648a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 800648e:	e006      	b.n	800649e <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006490:	68fb      	ldr	r3, [r7, #12]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	699b      	ldr	r3, [r3, #24]
 8006496:	f003 0320 	and.w	r3, r3, #32
 800649a:	2b20      	cmp	r3, #32
 800649c:	d1e9      	bne.n	8006472 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	699b      	ldr	r3, [r3, #24]
 80064a4:	f003 0320 	and.w	r3, r3, #32
 80064a8:	2b20      	cmp	r3, #32
 80064aa:	d003      	beq.n	80064b4 <I2C_IsErrorOccurred+0xe0>
 80064ac:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80064b0:	2b00      	cmp	r3, #0
 80064b2:	d0aa      	beq.n	800640a <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80064b4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80064b8:	2b00      	cmp	r3, #0
 80064ba:	d103      	bne.n	80064c4 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80064bc:	68fb      	ldr	r3, [r7, #12]
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	2220      	movs	r2, #32
 80064c2:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80064c4:	6a3b      	ldr	r3, [r7, #32]
 80064c6:	f043 0304 	orr.w	r3, r3, #4
 80064ca:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80064cc:	2301      	movs	r3, #1
 80064ce:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80064d2:	68fb      	ldr	r3, [r7, #12]
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	699b      	ldr	r3, [r3, #24]
 80064d8:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80064da:	69bb      	ldr	r3, [r7, #24]
 80064dc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80064e0:	2b00      	cmp	r3, #0
 80064e2:	d00b      	beq.n	80064fc <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80064e4:	6a3b      	ldr	r3, [r7, #32]
 80064e6:	f043 0301 	orr.w	r3, r3, #1
 80064ea:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80064ec:	68fb      	ldr	r3, [r7, #12]
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80064f4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80064f6:	2301      	movs	r3, #1
 80064f8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80064fc:	69bb      	ldr	r3, [r7, #24]
 80064fe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006502:	2b00      	cmp	r3, #0
 8006504:	d00b      	beq.n	800651e <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8006506:	6a3b      	ldr	r3, [r7, #32]
 8006508:	f043 0308 	orr.w	r3, r3, #8
 800650c:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8006516:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8006518:	2301      	movs	r3, #1
 800651a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800651e:	69bb      	ldr	r3, [r7, #24]
 8006520:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006524:	2b00      	cmp	r3, #0
 8006526:	d00b      	beq.n	8006540 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8006528:	6a3b      	ldr	r3, [r7, #32]
 800652a:	f043 0302 	orr.w	r3, r3, #2
 800652e:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8006530:	68fb      	ldr	r3, [r7, #12]
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006538:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800653a:	2301      	movs	r3, #1
 800653c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8006540:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006544:	2b00      	cmp	r3, #0
 8006546:	d01c      	beq.n	8006582 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8006548:	68f8      	ldr	r0, [r7, #12]
 800654a:	f7ff fdaf 	bl	80060ac <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800654e:	68fb      	ldr	r3, [r7, #12]
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	6859      	ldr	r1, [r3, #4]
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	681a      	ldr	r2, [r3, #0]
 8006558:	4b0d      	ldr	r3, [pc, #52]	@ (8006590 <I2C_IsErrorOccurred+0x1bc>)
 800655a:	400b      	ands	r3, r1
 800655c:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800655e:	68fb      	ldr	r3, [r7, #12]
 8006560:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006562:	6a3b      	ldr	r3, [r7, #32]
 8006564:	431a      	orrs	r2, r3
 8006566:	68fb      	ldr	r3, [r7, #12]
 8006568:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800656a:	68fb      	ldr	r3, [r7, #12]
 800656c:	2220      	movs	r2, #32
 800656e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006572:	68fb      	ldr	r3, [r7, #12]
 8006574:	2200      	movs	r2, #0
 8006576:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800657a:	68fb      	ldr	r3, [r7, #12]
 800657c:	2200      	movs	r2, #0
 800657e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8006582:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8006586:	4618      	mov	r0, r3
 8006588:	3728      	adds	r7, #40	@ 0x28
 800658a:	46bd      	mov	sp, r7
 800658c:	bd80      	pop	{r7, pc}
 800658e:	bf00      	nop
 8006590:	fe00e800 	.word	0xfe00e800

08006594 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8006594:	b480      	push	{r7}
 8006596:	b087      	sub	sp, #28
 8006598:	af00      	add	r7, sp, #0
 800659a:	60f8      	str	r0, [r7, #12]
 800659c:	607b      	str	r3, [r7, #4]
 800659e:	460b      	mov	r3, r1
 80065a0:	817b      	strh	r3, [r7, #10]
 80065a2:	4613      	mov	r3, r2
 80065a4:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80065a6:	897b      	ldrh	r3, [r7, #10]
 80065a8:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80065ac:	7a7b      	ldrb	r3, [r7, #9]
 80065ae:	041b      	lsls	r3, r3, #16
 80065b0:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80065b4:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80065ba:	6a3b      	ldr	r3, [r7, #32]
 80065bc:	4313      	orrs	r3, r2
 80065be:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80065c2:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80065c4:	68fb      	ldr	r3, [r7, #12]
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	685a      	ldr	r2, [r3, #4]
 80065ca:	6a3b      	ldr	r3, [r7, #32]
 80065cc:	0d5b      	lsrs	r3, r3, #21
 80065ce:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 80065d2:	4b08      	ldr	r3, [pc, #32]	@ (80065f4 <I2C_TransferConfig+0x60>)
 80065d4:	430b      	orrs	r3, r1
 80065d6:	43db      	mvns	r3, r3
 80065d8:	ea02 0103 	and.w	r1, r2, r3
 80065dc:	68fb      	ldr	r3, [r7, #12]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	697a      	ldr	r2, [r7, #20]
 80065e2:	430a      	orrs	r2, r1
 80065e4:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80065e6:	bf00      	nop
 80065e8:	371c      	adds	r7, #28
 80065ea:	46bd      	mov	sp, r7
 80065ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065f0:	4770      	bx	lr
 80065f2:	bf00      	nop
 80065f4:	03ff63ff 	.word	0x03ff63ff

080065f8 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80065f8:	b480      	push	{r7}
 80065fa:	b083      	sub	sp, #12
 80065fc:	af00      	add	r7, sp, #0
 80065fe:	6078      	str	r0, [r7, #4]
 8006600:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006608:	b2db      	uxtb	r3, r3
 800660a:	2b20      	cmp	r3, #32
 800660c:	d138      	bne.n	8006680 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006614:	2b01      	cmp	r3, #1
 8006616:	d101      	bne.n	800661c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8006618:	2302      	movs	r3, #2
 800661a:	e032      	b.n	8006682 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	2201      	movs	r2, #1
 8006620:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	2224      	movs	r2, #36	@ 0x24
 8006628:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	681a      	ldr	r2, [r3, #0]
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	f022 0201 	bic.w	r2, r2, #1
 800663a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	681a      	ldr	r2, [r3, #0]
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800664a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	6819      	ldr	r1, [r3, #0]
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	683a      	ldr	r2, [r7, #0]
 8006658:	430a      	orrs	r2, r1
 800665a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	681a      	ldr	r2, [r3, #0]
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	f042 0201 	orr.w	r2, r2, #1
 800666a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	2220      	movs	r2, #32
 8006670:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	2200      	movs	r2, #0
 8006678:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800667c:	2300      	movs	r3, #0
 800667e:	e000      	b.n	8006682 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8006680:	2302      	movs	r3, #2
  }
}
 8006682:	4618      	mov	r0, r3
 8006684:	370c      	adds	r7, #12
 8006686:	46bd      	mov	sp, r7
 8006688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800668c:	4770      	bx	lr

0800668e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800668e:	b480      	push	{r7}
 8006690:	b085      	sub	sp, #20
 8006692:	af00      	add	r7, sp, #0
 8006694:	6078      	str	r0, [r7, #4]
 8006696:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800669e:	b2db      	uxtb	r3, r3
 80066a0:	2b20      	cmp	r3, #32
 80066a2:	d139      	bne.n	8006718 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80066aa:	2b01      	cmp	r3, #1
 80066ac:	d101      	bne.n	80066b2 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80066ae:	2302      	movs	r3, #2
 80066b0:	e033      	b.n	800671a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	2201      	movs	r2, #1
 80066b6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	2224      	movs	r2, #36	@ 0x24
 80066be:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	681a      	ldr	r2, [r3, #0]
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	f022 0201 	bic.w	r2, r2, #1
 80066d0:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80066da:	68fb      	ldr	r3, [r7, #12]
 80066dc:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80066e0:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80066e2:	683b      	ldr	r3, [r7, #0]
 80066e4:	021b      	lsls	r3, r3, #8
 80066e6:	68fa      	ldr	r2, [r7, #12]
 80066e8:	4313      	orrs	r3, r2
 80066ea:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	68fa      	ldr	r2, [r7, #12]
 80066f2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	681a      	ldr	r2, [r3, #0]
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	f042 0201 	orr.w	r2, r2, #1
 8006702:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	2220      	movs	r2, #32
 8006708:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	2200      	movs	r2, #0
 8006710:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8006714:	2300      	movs	r3, #0
 8006716:	e000      	b.n	800671a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8006718:	2302      	movs	r3, #2
  }
}
 800671a:	4618      	mov	r0, r3
 800671c:	3714      	adds	r7, #20
 800671e:	46bd      	mov	sp, r7
 8006720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006724:	4770      	bx	lr
	...

08006728 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8006728:	b480      	push	{r7}
 800672a:	b085      	sub	sp, #20
 800672c:	af00      	add	r7, sp, #0
 800672e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	2b00      	cmp	r3, #0
 8006734:	d141      	bne.n	80067ba <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8006736:	4b4b      	ldr	r3, [pc, #300]	@ (8006864 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800673e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006742:	d131      	bne.n	80067a8 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006744:	4b47      	ldr	r3, [pc, #284]	@ (8006864 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006746:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800674a:	4a46      	ldr	r2, [pc, #280]	@ (8006864 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800674c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006750:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8006754:	4b43      	ldr	r3, [pc, #268]	@ (8006864 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800675c:	4a41      	ldr	r2, [pc, #260]	@ (8006864 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800675e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8006762:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8006764:	4b40      	ldr	r3, [pc, #256]	@ (8006868 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	2232      	movs	r2, #50	@ 0x32
 800676a:	fb02 f303 	mul.w	r3, r2, r3
 800676e:	4a3f      	ldr	r2, [pc, #252]	@ (800686c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8006770:	fba2 2303 	umull	r2, r3, r2, r3
 8006774:	0c9b      	lsrs	r3, r3, #18
 8006776:	3301      	adds	r3, #1
 8006778:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800677a:	e002      	b.n	8006782 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 800677c:	68fb      	ldr	r3, [r7, #12]
 800677e:	3b01      	subs	r3, #1
 8006780:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006782:	4b38      	ldr	r3, [pc, #224]	@ (8006864 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006784:	695b      	ldr	r3, [r3, #20]
 8006786:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800678a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800678e:	d102      	bne.n	8006796 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8006790:	68fb      	ldr	r3, [r7, #12]
 8006792:	2b00      	cmp	r3, #0
 8006794:	d1f2      	bne.n	800677c <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8006796:	4b33      	ldr	r3, [pc, #204]	@ (8006864 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006798:	695b      	ldr	r3, [r3, #20]
 800679a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800679e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80067a2:	d158      	bne.n	8006856 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80067a4:	2303      	movs	r3, #3
 80067a6:	e057      	b.n	8006858 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80067a8:	4b2e      	ldr	r3, [pc, #184]	@ (8006864 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80067aa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80067ae:	4a2d      	ldr	r2, [pc, #180]	@ (8006864 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80067b0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80067b4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80067b8:	e04d      	b.n	8006856 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80067c0:	d141      	bne.n	8006846 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80067c2:	4b28      	ldr	r3, [pc, #160]	@ (8006864 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80067ca:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80067ce:	d131      	bne.n	8006834 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80067d0:	4b24      	ldr	r3, [pc, #144]	@ (8006864 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80067d2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80067d6:	4a23      	ldr	r2, [pc, #140]	@ (8006864 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80067d8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80067dc:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80067e0:	4b20      	ldr	r3, [pc, #128]	@ (8006864 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80067e8:	4a1e      	ldr	r2, [pc, #120]	@ (8006864 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80067ea:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80067ee:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80067f0:	4b1d      	ldr	r3, [pc, #116]	@ (8006868 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	2232      	movs	r2, #50	@ 0x32
 80067f6:	fb02 f303 	mul.w	r3, r2, r3
 80067fa:	4a1c      	ldr	r2, [pc, #112]	@ (800686c <HAL_PWREx_ControlVoltageScaling+0x144>)
 80067fc:	fba2 2303 	umull	r2, r3, r2, r3
 8006800:	0c9b      	lsrs	r3, r3, #18
 8006802:	3301      	adds	r3, #1
 8006804:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006806:	e002      	b.n	800680e <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8006808:	68fb      	ldr	r3, [r7, #12]
 800680a:	3b01      	subs	r3, #1
 800680c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800680e:	4b15      	ldr	r3, [pc, #84]	@ (8006864 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006810:	695b      	ldr	r3, [r3, #20]
 8006812:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006816:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800681a:	d102      	bne.n	8006822 <HAL_PWREx_ControlVoltageScaling+0xfa>
 800681c:	68fb      	ldr	r3, [r7, #12]
 800681e:	2b00      	cmp	r3, #0
 8006820:	d1f2      	bne.n	8006808 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8006822:	4b10      	ldr	r3, [pc, #64]	@ (8006864 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006824:	695b      	ldr	r3, [r3, #20]
 8006826:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800682a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800682e:	d112      	bne.n	8006856 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8006830:	2303      	movs	r3, #3
 8006832:	e011      	b.n	8006858 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006834:	4b0b      	ldr	r3, [pc, #44]	@ (8006864 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006836:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800683a:	4a0a      	ldr	r2, [pc, #40]	@ (8006864 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800683c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006840:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8006844:	e007      	b.n	8006856 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8006846:	4b07      	ldr	r3, [pc, #28]	@ (8006864 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800684e:	4a05      	ldr	r2, [pc, #20]	@ (8006864 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006850:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8006854:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8006856:	2300      	movs	r3, #0
}
 8006858:	4618      	mov	r0, r3
 800685a:	3714      	adds	r7, #20
 800685c:	46bd      	mov	sp, r7
 800685e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006862:	4770      	bx	lr
 8006864:	40007000 	.word	0x40007000
 8006868:	20000000 	.word	0x20000000
 800686c:	431bde83 	.word	0x431bde83

08006870 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8006870:	b480      	push	{r7}
 8006872:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8006874:	4b05      	ldr	r3, [pc, #20]	@ (800688c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8006876:	689b      	ldr	r3, [r3, #8]
 8006878:	4a04      	ldr	r2, [pc, #16]	@ (800688c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800687a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800687e:	6093      	str	r3, [r2, #8]
}
 8006880:	bf00      	nop
 8006882:	46bd      	mov	sp, r7
 8006884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006888:	4770      	bx	lr
 800688a:	bf00      	nop
 800688c:	40007000 	.word	0x40007000

08006890 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006890:	b580      	push	{r7, lr}
 8006892:	b088      	sub	sp, #32
 8006894:	af00      	add	r7, sp, #0
 8006896:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	2b00      	cmp	r3, #0
 800689c:	d101      	bne.n	80068a2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800689e:	2301      	movs	r3, #1
 80068a0:	e2fe      	b.n	8006ea0 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	f003 0301 	and.w	r3, r3, #1
 80068aa:	2b00      	cmp	r3, #0
 80068ac:	d075      	beq.n	800699a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80068ae:	4b97      	ldr	r3, [pc, #604]	@ (8006b0c <HAL_RCC_OscConfig+0x27c>)
 80068b0:	689b      	ldr	r3, [r3, #8]
 80068b2:	f003 030c 	and.w	r3, r3, #12
 80068b6:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80068b8:	4b94      	ldr	r3, [pc, #592]	@ (8006b0c <HAL_RCC_OscConfig+0x27c>)
 80068ba:	68db      	ldr	r3, [r3, #12]
 80068bc:	f003 0303 	and.w	r3, r3, #3
 80068c0:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80068c2:	69bb      	ldr	r3, [r7, #24]
 80068c4:	2b0c      	cmp	r3, #12
 80068c6:	d102      	bne.n	80068ce <HAL_RCC_OscConfig+0x3e>
 80068c8:	697b      	ldr	r3, [r7, #20]
 80068ca:	2b03      	cmp	r3, #3
 80068cc:	d002      	beq.n	80068d4 <HAL_RCC_OscConfig+0x44>
 80068ce:	69bb      	ldr	r3, [r7, #24]
 80068d0:	2b08      	cmp	r3, #8
 80068d2:	d10b      	bne.n	80068ec <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80068d4:	4b8d      	ldr	r3, [pc, #564]	@ (8006b0c <HAL_RCC_OscConfig+0x27c>)
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80068dc:	2b00      	cmp	r3, #0
 80068de:	d05b      	beq.n	8006998 <HAL_RCC_OscConfig+0x108>
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	685b      	ldr	r3, [r3, #4]
 80068e4:	2b00      	cmp	r3, #0
 80068e6:	d157      	bne.n	8006998 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80068e8:	2301      	movs	r3, #1
 80068ea:	e2d9      	b.n	8006ea0 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	685b      	ldr	r3, [r3, #4]
 80068f0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80068f4:	d106      	bne.n	8006904 <HAL_RCC_OscConfig+0x74>
 80068f6:	4b85      	ldr	r3, [pc, #532]	@ (8006b0c <HAL_RCC_OscConfig+0x27c>)
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	4a84      	ldr	r2, [pc, #528]	@ (8006b0c <HAL_RCC_OscConfig+0x27c>)
 80068fc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006900:	6013      	str	r3, [r2, #0]
 8006902:	e01d      	b.n	8006940 <HAL_RCC_OscConfig+0xb0>
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	685b      	ldr	r3, [r3, #4]
 8006908:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800690c:	d10c      	bne.n	8006928 <HAL_RCC_OscConfig+0x98>
 800690e:	4b7f      	ldr	r3, [pc, #508]	@ (8006b0c <HAL_RCC_OscConfig+0x27c>)
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	4a7e      	ldr	r2, [pc, #504]	@ (8006b0c <HAL_RCC_OscConfig+0x27c>)
 8006914:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006918:	6013      	str	r3, [r2, #0]
 800691a:	4b7c      	ldr	r3, [pc, #496]	@ (8006b0c <HAL_RCC_OscConfig+0x27c>)
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	4a7b      	ldr	r2, [pc, #492]	@ (8006b0c <HAL_RCC_OscConfig+0x27c>)
 8006920:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006924:	6013      	str	r3, [r2, #0]
 8006926:	e00b      	b.n	8006940 <HAL_RCC_OscConfig+0xb0>
 8006928:	4b78      	ldr	r3, [pc, #480]	@ (8006b0c <HAL_RCC_OscConfig+0x27c>)
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	4a77      	ldr	r2, [pc, #476]	@ (8006b0c <HAL_RCC_OscConfig+0x27c>)
 800692e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006932:	6013      	str	r3, [r2, #0]
 8006934:	4b75      	ldr	r3, [pc, #468]	@ (8006b0c <HAL_RCC_OscConfig+0x27c>)
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	4a74      	ldr	r2, [pc, #464]	@ (8006b0c <HAL_RCC_OscConfig+0x27c>)
 800693a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800693e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	685b      	ldr	r3, [r3, #4]
 8006944:	2b00      	cmp	r3, #0
 8006946:	d013      	beq.n	8006970 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006948:	f7fe fb58 	bl	8004ffc <HAL_GetTick>
 800694c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800694e:	e008      	b.n	8006962 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006950:	f7fe fb54 	bl	8004ffc <HAL_GetTick>
 8006954:	4602      	mov	r2, r0
 8006956:	693b      	ldr	r3, [r7, #16]
 8006958:	1ad3      	subs	r3, r2, r3
 800695a:	2b64      	cmp	r3, #100	@ 0x64
 800695c:	d901      	bls.n	8006962 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800695e:	2303      	movs	r3, #3
 8006960:	e29e      	b.n	8006ea0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006962:	4b6a      	ldr	r3, [pc, #424]	@ (8006b0c <HAL_RCC_OscConfig+0x27c>)
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800696a:	2b00      	cmp	r3, #0
 800696c:	d0f0      	beq.n	8006950 <HAL_RCC_OscConfig+0xc0>
 800696e:	e014      	b.n	800699a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006970:	f7fe fb44 	bl	8004ffc <HAL_GetTick>
 8006974:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006976:	e008      	b.n	800698a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006978:	f7fe fb40 	bl	8004ffc <HAL_GetTick>
 800697c:	4602      	mov	r2, r0
 800697e:	693b      	ldr	r3, [r7, #16]
 8006980:	1ad3      	subs	r3, r2, r3
 8006982:	2b64      	cmp	r3, #100	@ 0x64
 8006984:	d901      	bls.n	800698a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8006986:	2303      	movs	r3, #3
 8006988:	e28a      	b.n	8006ea0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800698a:	4b60      	ldr	r3, [pc, #384]	@ (8006b0c <HAL_RCC_OscConfig+0x27c>)
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006992:	2b00      	cmp	r3, #0
 8006994:	d1f0      	bne.n	8006978 <HAL_RCC_OscConfig+0xe8>
 8006996:	e000      	b.n	800699a <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006998:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	f003 0302 	and.w	r3, r3, #2
 80069a2:	2b00      	cmp	r3, #0
 80069a4:	d075      	beq.n	8006a92 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80069a6:	4b59      	ldr	r3, [pc, #356]	@ (8006b0c <HAL_RCC_OscConfig+0x27c>)
 80069a8:	689b      	ldr	r3, [r3, #8]
 80069aa:	f003 030c 	and.w	r3, r3, #12
 80069ae:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80069b0:	4b56      	ldr	r3, [pc, #344]	@ (8006b0c <HAL_RCC_OscConfig+0x27c>)
 80069b2:	68db      	ldr	r3, [r3, #12]
 80069b4:	f003 0303 	and.w	r3, r3, #3
 80069b8:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80069ba:	69bb      	ldr	r3, [r7, #24]
 80069bc:	2b0c      	cmp	r3, #12
 80069be:	d102      	bne.n	80069c6 <HAL_RCC_OscConfig+0x136>
 80069c0:	697b      	ldr	r3, [r7, #20]
 80069c2:	2b02      	cmp	r3, #2
 80069c4:	d002      	beq.n	80069cc <HAL_RCC_OscConfig+0x13c>
 80069c6:	69bb      	ldr	r3, [r7, #24]
 80069c8:	2b04      	cmp	r3, #4
 80069ca:	d11f      	bne.n	8006a0c <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80069cc:	4b4f      	ldr	r3, [pc, #316]	@ (8006b0c <HAL_RCC_OscConfig+0x27c>)
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80069d4:	2b00      	cmp	r3, #0
 80069d6:	d005      	beq.n	80069e4 <HAL_RCC_OscConfig+0x154>
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	68db      	ldr	r3, [r3, #12]
 80069dc:	2b00      	cmp	r3, #0
 80069de:	d101      	bne.n	80069e4 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 80069e0:	2301      	movs	r3, #1
 80069e2:	e25d      	b.n	8006ea0 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80069e4:	4b49      	ldr	r3, [pc, #292]	@ (8006b0c <HAL_RCC_OscConfig+0x27c>)
 80069e6:	685b      	ldr	r3, [r3, #4]
 80069e8:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	691b      	ldr	r3, [r3, #16]
 80069f0:	061b      	lsls	r3, r3, #24
 80069f2:	4946      	ldr	r1, [pc, #280]	@ (8006b0c <HAL_RCC_OscConfig+0x27c>)
 80069f4:	4313      	orrs	r3, r2
 80069f6:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80069f8:	4b45      	ldr	r3, [pc, #276]	@ (8006b10 <HAL_RCC_OscConfig+0x280>)
 80069fa:	681b      	ldr	r3, [r3, #0]
 80069fc:	4618      	mov	r0, r3
 80069fe:	f7fe fab1 	bl	8004f64 <HAL_InitTick>
 8006a02:	4603      	mov	r3, r0
 8006a04:	2b00      	cmp	r3, #0
 8006a06:	d043      	beq.n	8006a90 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8006a08:	2301      	movs	r3, #1
 8006a0a:	e249      	b.n	8006ea0 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	68db      	ldr	r3, [r3, #12]
 8006a10:	2b00      	cmp	r3, #0
 8006a12:	d023      	beq.n	8006a5c <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006a14:	4b3d      	ldr	r3, [pc, #244]	@ (8006b0c <HAL_RCC_OscConfig+0x27c>)
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	4a3c      	ldr	r2, [pc, #240]	@ (8006b0c <HAL_RCC_OscConfig+0x27c>)
 8006a1a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006a1e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006a20:	f7fe faec 	bl	8004ffc <HAL_GetTick>
 8006a24:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006a26:	e008      	b.n	8006a3a <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006a28:	f7fe fae8 	bl	8004ffc <HAL_GetTick>
 8006a2c:	4602      	mov	r2, r0
 8006a2e:	693b      	ldr	r3, [r7, #16]
 8006a30:	1ad3      	subs	r3, r2, r3
 8006a32:	2b02      	cmp	r3, #2
 8006a34:	d901      	bls.n	8006a3a <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8006a36:	2303      	movs	r3, #3
 8006a38:	e232      	b.n	8006ea0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006a3a:	4b34      	ldr	r3, [pc, #208]	@ (8006b0c <HAL_RCC_OscConfig+0x27c>)
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006a42:	2b00      	cmp	r3, #0
 8006a44:	d0f0      	beq.n	8006a28 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006a46:	4b31      	ldr	r3, [pc, #196]	@ (8006b0c <HAL_RCC_OscConfig+0x27c>)
 8006a48:	685b      	ldr	r3, [r3, #4]
 8006a4a:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	691b      	ldr	r3, [r3, #16]
 8006a52:	061b      	lsls	r3, r3, #24
 8006a54:	492d      	ldr	r1, [pc, #180]	@ (8006b0c <HAL_RCC_OscConfig+0x27c>)
 8006a56:	4313      	orrs	r3, r2
 8006a58:	604b      	str	r3, [r1, #4]
 8006a5a:	e01a      	b.n	8006a92 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006a5c:	4b2b      	ldr	r3, [pc, #172]	@ (8006b0c <HAL_RCC_OscConfig+0x27c>)
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	4a2a      	ldr	r2, [pc, #168]	@ (8006b0c <HAL_RCC_OscConfig+0x27c>)
 8006a62:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006a66:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006a68:	f7fe fac8 	bl	8004ffc <HAL_GetTick>
 8006a6c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006a6e:	e008      	b.n	8006a82 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006a70:	f7fe fac4 	bl	8004ffc <HAL_GetTick>
 8006a74:	4602      	mov	r2, r0
 8006a76:	693b      	ldr	r3, [r7, #16]
 8006a78:	1ad3      	subs	r3, r2, r3
 8006a7a:	2b02      	cmp	r3, #2
 8006a7c:	d901      	bls.n	8006a82 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8006a7e:	2303      	movs	r3, #3
 8006a80:	e20e      	b.n	8006ea0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006a82:	4b22      	ldr	r3, [pc, #136]	@ (8006b0c <HAL_RCC_OscConfig+0x27c>)
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006a8a:	2b00      	cmp	r3, #0
 8006a8c:	d1f0      	bne.n	8006a70 <HAL_RCC_OscConfig+0x1e0>
 8006a8e:	e000      	b.n	8006a92 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006a90:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	f003 0308 	and.w	r3, r3, #8
 8006a9a:	2b00      	cmp	r3, #0
 8006a9c:	d041      	beq.n	8006b22 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	695b      	ldr	r3, [r3, #20]
 8006aa2:	2b00      	cmp	r3, #0
 8006aa4:	d01c      	beq.n	8006ae0 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006aa6:	4b19      	ldr	r3, [pc, #100]	@ (8006b0c <HAL_RCC_OscConfig+0x27c>)
 8006aa8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006aac:	4a17      	ldr	r2, [pc, #92]	@ (8006b0c <HAL_RCC_OscConfig+0x27c>)
 8006aae:	f043 0301 	orr.w	r3, r3, #1
 8006ab2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006ab6:	f7fe faa1 	bl	8004ffc <HAL_GetTick>
 8006aba:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006abc:	e008      	b.n	8006ad0 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006abe:	f7fe fa9d 	bl	8004ffc <HAL_GetTick>
 8006ac2:	4602      	mov	r2, r0
 8006ac4:	693b      	ldr	r3, [r7, #16]
 8006ac6:	1ad3      	subs	r3, r2, r3
 8006ac8:	2b02      	cmp	r3, #2
 8006aca:	d901      	bls.n	8006ad0 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8006acc:	2303      	movs	r3, #3
 8006ace:	e1e7      	b.n	8006ea0 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006ad0:	4b0e      	ldr	r3, [pc, #56]	@ (8006b0c <HAL_RCC_OscConfig+0x27c>)
 8006ad2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006ad6:	f003 0302 	and.w	r3, r3, #2
 8006ada:	2b00      	cmp	r3, #0
 8006adc:	d0ef      	beq.n	8006abe <HAL_RCC_OscConfig+0x22e>
 8006ade:	e020      	b.n	8006b22 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006ae0:	4b0a      	ldr	r3, [pc, #40]	@ (8006b0c <HAL_RCC_OscConfig+0x27c>)
 8006ae2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006ae6:	4a09      	ldr	r2, [pc, #36]	@ (8006b0c <HAL_RCC_OscConfig+0x27c>)
 8006ae8:	f023 0301 	bic.w	r3, r3, #1
 8006aec:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006af0:	f7fe fa84 	bl	8004ffc <HAL_GetTick>
 8006af4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006af6:	e00d      	b.n	8006b14 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006af8:	f7fe fa80 	bl	8004ffc <HAL_GetTick>
 8006afc:	4602      	mov	r2, r0
 8006afe:	693b      	ldr	r3, [r7, #16]
 8006b00:	1ad3      	subs	r3, r2, r3
 8006b02:	2b02      	cmp	r3, #2
 8006b04:	d906      	bls.n	8006b14 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8006b06:	2303      	movs	r3, #3
 8006b08:	e1ca      	b.n	8006ea0 <HAL_RCC_OscConfig+0x610>
 8006b0a:	bf00      	nop
 8006b0c:	40021000 	.word	0x40021000
 8006b10:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006b14:	4b8c      	ldr	r3, [pc, #560]	@ (8006d48 <HAL_RCC_OscConfig+0x4b8>)
 8006b16:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006b1a:	f003 0302 	and.w	r3, r3, #2
 8006b1e:	2b00      	cmp	r3, #0
 8006b20:	d1ea      	bne.n	8006af8 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	f003 0304 	and.w	r3, r3, #4
 8006b2a:	2b00      	cmp	r3, #0
 8006b2c:	f000 80a6 	beq.w	8006c7c <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006b30:	2300      	movs	r3, #0
 8006b32:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8006b34:	4b84      	ldr	r3, [pc, #528]	@ (8006d48 <HAL_RCC_OscConfig+0x4b8>)
 8006b36:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006b38:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006b3c:	2b00      	cmp	r3, #0
 8006b3e:	d101      	bne.n	8006b44 <HAL_RCC_OscConfig+0x2b4>
 8006b40:	2301      	movs	r3, #1
 8006b42:	e000      	b.n	8006b46 <HAL_RCC_OscConfig+0x2b6>
 8006b44:	2300      	movs	r3, #0
 8006b46:	2b00      	cmp	r3, #0
 8006b48:	d00d      	beq.n	8006b66 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006b4a:	4b7f      	ldr	r3, [pc, #508]	@ (8006d48 <HAL_RCC_OscConfig+0x4b8>)
 8006b4c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006b4e:	4a7e      	ldr	r2, [pc, #504]	@ (8006d48 <HAL_RCC_OscConfig+0x4b8>)
 8006b50:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006b54:	6593      	str	r3, [r2, #88]	@ 0x58
 8006b56:	4b7c      	ldr	r3, [pc, #496]	@ (8006d48 <HAL_RCC_OscConfig+0x4b8>)
 8006b58:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006b5a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006b5e:	60fb      	str	r3, [r7, #12]
 8006b60:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8006b62:	2301      	movs	r3, #1
 8006b64:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006b66:	4b79      	ldr	r3, [pc, #484]	@ (8006d4c <HAL_RCC_OscConfig+0x4bc>)
 8006b68:	681b      	ldr	r3, [r3, #0]
 8006b6a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006b6e:	2b00      	cmp	r3, #0
 8006b70:	d118      	bne.n	8006ba4 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006b72:	4b76      	ldr	r3, [pc, #472]	@ (8006d4c <HAL_RCC_OscConfig+0x4bc>)
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	4a75      	ldr	r2, [pc, #468]	@ (8006d4c <HAL_RCC_OscConfig+0x4bc>)
 8006b78:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006b7c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006b7e:	f7fe fa3d 	bl	8004ffc <HAL_GetTick>
 8006b82:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006b84:	e008      	b.n	8006b98 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006b86:	f7fe fa39 	bl	8004ffc <HAL_GetTick>
 8006b8a:	4602      	mov	r2, r0
 8006b8c:	693b      	ldr	r3, [r7, #16]
 8006b8e:	1ad3      	subs	r3, r2, r3
 8006b90:	2b02      	cmp	r3, #2
 8006b92:	d901      	bls.n	8006b98 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8006b94:	2303      	movs	r3, #3
 8006b96:	e183      	b.n	8006ea0 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006b98:	4b6c      	ldr	r3, [pc, #432]	@ (8006d4c <HAL_RCC_OscConfig+0x4bc>)
 8006b9a:	681b      	ldr	r3, [r3, #0]
 8006b9c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006ba0:	2b00      	cmp	r3, #0
 8006ba2:	d0f0      	beq.n	8006b86 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	689b      	ldr	r3, [r3, #8]
 8006ba8:	2b01      	cmp	r3, #1
 8006baa:	d108      	bne.n	8006bbe <HAL_RCC_OscConfig+0x32e>
 8006bac:	4b66      	ldr	r3, [pc, #408]	@ (8006d48 <HAL_RCC_OscConfig+0x4b8>)
 8006bae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006bb2:	4a65      	ldr	r2, [pc, #404]	@ (8006d48 <HAL_RCC_OscConfig+0x4b8>)
 8006bb4:	f043 0301 	orr.w	r3, r3, #1
 8006bb8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8006bbc:	e024      	b.n	8006c08 <HAL_RCC_OscConfig+0x378>
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	689b      	ldr	r3, [r3, #8]
 8006bc2:	2b05      	cmp	r3, #5
 8006bc4:	d110      	bne.n	8006be8 <HAL_RCC_OscConfig+0x358>
 8006bc6:	4b60      	ldr	r3, [pc, #384]	@ (8006d48 <HAL_RCC_OscConfig+0x4b8>)
 8006bc8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006bcc:	4a5e      	ldr	r2, [pc, #376]	@ (8006d48 <HAL_RCC_OscConfig+0x4b8>)
 8006bce:	f043 0304 	orr.w	r3, r3, #4
 8006bd2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8006bd6:	4b5c      	ldr	r3, [pc, #368]	@ (8006d48 <HAL_RCC_OscConfig+0x4b8>)
 8006bd8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006bdc:	4a5a      	ldr	r2, [pc, #360]	@ (8006d48 <HAL_RCC_OscConfig+0x4b8>)
 8006bde:	f043 0301 	orr.w	r3, r3, #1
 8006be2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8006be6:	e00f      	b.n	8006c08 <HAL_RCC_OscConfig+0x378>
 8006be8:	4b57      	ldr	r3, [pc, #348]	@ (8006d48 <HAL_RCC_OscConfig+0x4b8>)
 8006bea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006bee:	4a56      	ldr	r2, [pc, #344]	@ (8006d48 <HAL_RCC_OscConfig+0x4b8>)
 8006bf0:	f023 0301 	bic.w	r3, r3, #1
 8006bf4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8006bf8:	4b53      	ldr	r3, [pc, #332]	@ (8006d48 <HAL_RCC_OscConfig+0x4b8>)
 8006bfa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006bfe:	4a52      	ldr	r2, [pc, #328]	@ (8006d48 <HAL_RCC_OscConfig+0x4b8>)
 8006c00:	f023 0304 	bic.w	r3, r3, #4
 8006c04:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	689b      	ldr	r3, [r3, #8]
 8006c0c:	2b00      	cmp	r3, #0
 8006c0e:	d016      	beq.n	8006c3e <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006c10:	f7fe f9f4 	bl	8004ffc <HAL_GetTick>
 8006c14:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006c16:	e00a      	b.n	8006c2e <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006c18:	f7fe f9f0 	bl	8004ffc <HAL_GetTick>
 8006c1c:	4602      	mov	r2, r0
 8006c1e:	693b      	ldr	r3, [r7, #16]
 8006c20:	1ad3      	subs	r3, r2, r3
 8006c22:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006c26:	4293      	cmp	r3, r2
 8006c28:	d901      	bls.n	8006c2e <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8006c2a:	2303      	movs	r3, #3
 8006c2c:	e138      	b.n	8006ea0 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006c2e:	4b46      	ldr	r3, [pc, #280]	@ (8006d48 <HAL_RCC_OscConfig+0x4b8>)
 8006c30:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006c34:	f003 0302 	and.w	r3, r3, #2
 8006c38:	2b00      	cmp	r3, #0
 8006c3a:	d0ed      	beq.n	8006c18 <HAL_RCC_OscConfig+0x388>
 8006c3c:	e015      	b.n	8006c6a <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006c3e:	f7fe f9dd 	bl	8004ffc <HAL_GetTick>
 8006c42:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006c44:	e00a      	b.n	8006c5c <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006c46:	f7fe f9d9 	bl	8004ffc <HAL_GetTick>
 8006c4a:	4602      	mov	r2, r0
 8006c4c:	693b      	ldr	r3, [r7, #16]
 8006c4e:	1ad3      	subs	r3, r2, r3
 8006c50:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006c54:	4293      	cmp	r3, r2
 8006c56:	d901      	bls.n	8006c5c <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8006c58:	2303      	movs	r3, #3
 8006c5a:	e121      	b.n	8006ea0 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006c5c:	4b3a      	ldr	r3, [pc, #232]	@ (8006d48 <HAL_RCC_OscConfig+0x4b8>)
 8006c5e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006c62:	f003 0302 	and.w	r3, r3, #2
 8006c66:	2b00      	cmp	r3, #0
 8006c68:	d1ed      	bne.n	8006c46 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8006c6a:	7ffb      	ldrb	r3, [r7, #31]
 8006c6c:	2b01      	cmp	r3, #1
 8006c6e:	d105      	bne.n	8006c7c <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006c70:	4b35      	ldr	r3, [pc, #212]	@ (8006d48 <HAL_RCC_OscConfig+0x4b8>)
 8006c72:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006c74:	4a34      	ldr	r2, [pc, #208]	@ (8006d48 <HAL_RCC_OscConfig+0x4b8>)
 8006c76:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006c7a:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	681b      	ldr	r3, [r3, #0]
 8006c80:	f003 0320 	and.w	r3, r3, #32
 8006c84:	2b00      	cmp	r3, #0
 8006c86:	d03c      	beq.n	8006d02 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	699b      	ldr	r3, [r3, #24]
 8006c8c:	2b00      	cmp	r3, #0
 8006c8e:	d01c      	beq.n	8006cca <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8006c90:	4b2d      	ldr	r3, [pc, #180]	@ (8006d48 <HAL_RCC_OscConfig+0x4b8>)
 8006c92:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006c96:	4a2c      	ldr	r2, [pc, #176]	@ (8006d48 <HAL_RCC_OscConfig+0x4b8>)
 8006c98:	f043 0301 	orr.w	r3, r3, #1
 8006c9c:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006ca0:	f7fe f9ac 	bl	8004ffc <HAL_GetTick>
 8006ca4:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8006ca6:	e008      	b.n	8006cba <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006ca8:	f7fe f9a8 	bl	8004ffc <HAL_GetTick>
 8006cac:	4602      	mov	r2, r0
 8006cae:	693b      	ldr	r3, [r7, #16]
 8006cb0:	1ad3      	subs	r3, r2, r3
 8006cb2:	2b02      	cmp	r3, #2
 8006cb4:	d901      	bls.n	8006cba <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8006cb6:	2303      	movs	r3, #3
 8006cb8:	e0f2      	b.n	8006ea0 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8006cba:	4b23      	ldr	r3, [pc, #140]	@ (8006d48 <HAL_RCC_OscConfig+0x4b8>)
 8006cbc:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006cc0:	f003 0302 	and.w	r3, r3, #2
 8006cc4:	2b00      	cmp	r3, #0
 8006cc6:	d0ef      	beq.n	8006ca8 <HAL_RCC_OscConfig+0x418>
 8006cc8:	e01b      	b.n	8006d02 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8006cca:	4b1f      	ldr	r3, [pc, #124]	@ (8006d48 <HAL_RCC_OscConfig+0x4b8>)
 8006ccc:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006cd0:	4a1d      	ldr	r2, [pc, #116]	@ (8006d48 <HAL_RCC_OscConfig+0x4b8>)
 8006cd2:	f023 0301 	bic.w	r3, r3, #1
 8006cd6:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006cda:	f7fe f98f 	bl	8004ffc <HAL_GetTick>
 8006cde:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8006ce0:	e008      	b.n	8006cf4 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006ce2:	f7fe f98b 	bl	8004ffc <HAL_GetTick>
 8006ce6:	4602      	mov	r2, r0
 8006ce8:	693b      	ldr	r3, [r7, #16]
 8006cea:	1ad3      	subs	r3, r2, r3
 8006cec:	2b02      	cmp	r3, #2
 8006cee:	d901      	bls.n	8006cf4 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8006cf0:	2303      	movs	r3, #3
 8006cf2:	e0d5      	b.n	8006ea0 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8006cf4:	4b14      	ldr	r3, [pc, #80]	@ (8006d48 <HAL_RCC_OscConfig+0x4b8>)
 8006cf6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006cfa:	f003 0302 	and.w	r3, r3, #2
 8006cfe:	2b00      	cmp	r3, #0
 8006d00:	d1ef      	bne.n	8006ce2 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	69db      	ldr	r3, [r3, #28]
 8006d06:	2b00      	cmp	r3, #0
 8006d08:	f000 80c9 	beq.w	8006e9e <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006d0c:	4b0e      	ldr	r3, [pc, #56]	@ (8006d48 <HAL_RCC_OscConfig+0x4b8>)
 8006d0e:	689b      	ldr	r3, [r3, #8]
 8006d10:	f003 030c 	and.w	r3, r3, #12
 8006d14:	2b0c      	cmp	r3, #12
 8006d16:	f000 8083 	beq.w	8006e20 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	69db      	ldr	r3, [r3, #28]
 8006d1e:	2b02      	cmp	r3, #2
 8006d20:	d15e      	bne.n	8006de0 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006d22:	4b09      	ldr	r3, [pc, #36]	@ (8006d48 <HAL_RCC_OscConfig+0x4b8>)
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	4a08      	ldr	r2, [pc, #32]	@ (8006d48 <HAL_RCC_OscConfig+0x4b8>)
 8006d28:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006d2c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006d2e:	f7fe f965 	bl	8004ffc <HAL_GetTick>
 8006d32:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006d34:	e00c      	b.n	8006d50 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006d36:	f7fe f961 	bl	8004ffc <HAL_GetTick>
 8006d3a:	4602      	mov	r2, r0
 8006d3c:	693b      	ldr	r3, [r7, #16]
 8006d3e:	1ad3      	subs	r3, r2, r3
 8006d40:	2b02      	cmp	r3, #2
 8006d42:	d905      	bls.n	8006d50 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8006d44:	2303      	movs	r3, #3
 8006d46:	e0ab      	b.n	8006ea0 <HAL_RCC_OscConfig+0x610>
 8006d48:	40021000 	.word	0x40021000
 8006d4c:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006d50:	4b55      	ldr	r3, [pc, #340]	@ (8006ea8 <HAL_RCC_OscConfig+0x618>)
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006d58:	2b00      	cmp	r3, #0
 8006d5a:	d1ec      	bne.n	8006d36 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006d5c:	4b52      	ldr	r3, [pc, #328]	@ (8006ea8 <HAL_RCC_OscConfig+0x618>)
 8006d5e:	68da      	ldr	r2, [r3, #12]
 8006d60:	4b52      	ldr	r3, [pc, #328]	@ (8006eac <HAL_RCC_OscConfig+0x61c>)
 8006d62:	4013      	ands	r3, r2
 8006d64:	687a      	ldr	r2, [r7, #4]
 8006d66:	6a11      	ldr	r1, [r2, #32]
 8006d68:	687a      	ldr	r2, [r7, #4]
 8006d6a:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8006d6c:	3a01      	subs	r2, #1
 8006d6e:	0112      	lsls	r2, r2, #4
 8006d70:	4311      	orrs	r1, r2
 8006d72:	687a      	ldr	r2, [r7, #4]
 8006d74:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8006d76:	0212      	lsls	r2, r2, #8
 8006d78:	4311      	orrs	r1, r2
 8006d7a:	687a      	ldr	r2, [r7, #4]
 8006d7c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8006d7e:	0852      	lsrs	r2, r2, #1
 8006d80:	3a01      	subs	r2, #1
 8006d82:	0552      	lsls	r2, r2, #21
 8006d84:	4311      	orrs	r1, r2
 8006d86:	687a      	ldr	r2, [r7, #4]
 8006d88:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8006d8a:	0852      	lsrs	r2, r2, #1
 8006d8c:	3a01      	subs	r2, #1
 8006d8e:	0652      	lsls	r2, r2, #25
 8006d90:	4311      	orrs	r1, r2
 8006d92:	687a      	ldr	r2, [r7, #4]
 8006d94:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8006d96:	06d2      	lsls	r2, r2, #27
 8006d98:	430a      	orrs	r2, r1
 8006d9a:	4943      	ldr	r1, [pc, #268]	@ (8006ea8 <HAL_RCC_OscConfig+0x618>)
 8006d9c:	4313      	orrs	r3, r2
 8006d9e:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006da0:	4b41      	ldr	r3, [pc, #260]	@ (8006ea8 <HAL_RCC_OscConfig+0x618>)
 8006da2:	681b      	ldr	r3, [r3, #0]
 8006da4:	4a40      	ldr	r2, [pc, #256]	@ (8006ea8 <HAL_RCC_OscConfig+0x618>)
 8006da6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006daa:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8006dac:	4b3e      	ldr	r3, [pc, #248]	@ (8006ea8 <HAL_RCC_OscConfig+0x618>)
 8006dae:	68db      	ldr	r3, [r3, #12]
 8006db0:	4a3d      	ldr	r2, [pc, #244]	@ (8006ea8 <HAL_RCC_OscConfig+0x618>)
 8006db2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006db6:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006db8:	f7fe f920 	bl	8004ffc <HAL_GetTick>
 8006dbc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006dbe:	e008      	b.n	8006dd2 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006dc0:	f7fe f91c 	bl	8004ffc <HAL_GetTick>
 8006dc4:	4602      	mov	r2, r0
 8006dc6:	693b      	ldr	r3, [r7, #16]
 8006dc8:	1ad3      	subs	r3, r2, r3
 8006dca:	2b02      	cmp	r3, #2
 8006dcc:	d901      	bls.n	8006dd2 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8006dce:	2303      	movs	r3, #3
 8006dd0:	e066      	b.n	8006ea0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006dd2:	4b35      	ldr	r3, [pc, #212]	@ (8006ea8 <HAL_RCC_OscConfig+0x618>)
 8006dd4:	681b      	ldr	r3, [r3, #0]
 8006dd6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006dda:	2b00      	cmp	r3, #0
 8006ddc:	d0f0      	beq.n	8006dc0 <HAL_RCC_OscConfig+0x530>
 8006dde:	e05e      	b.n	8006e9e <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006de0:	4b31      	ldr	r3, [pc, #196]	@ (8006ea8 <HAL_RCC_OscConfig+0x618>)
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	4a30      	ldr	r2, [pc, #192]	@ (8006ea8 <HAL_RCC_OscConfig+0x618>)
 8006de6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006dea:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006dec:	f7fe f906 	bl	8004ffc <HAL_GetTick>
 8006df0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006df2:	e008      	b.n	8006e06 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006df4:	f7fe f902 	bl	8004ffc <HAL_GetTick>
 8006df8:	4602      	mov	r2, r0
 8006dfa:	693b      	ldr	r3, [r7, #16]
 8006dfc:	1ad3      	subs	r3, r2, r3
 8006dfe:	2b02      	cmp	r3, #2
 8006e00:	d901      	bls.n	8006e06 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8006e02:	2303      	movs	r3, #3
 8006e04:	e04c      	b.n	8006ea0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006e06:	4b28      	ldr	r3, [pc, #160]	@ (8006ea8 <HAL_RCC_OscConfig+0x618>)
 8006e08:	681b      	ldr	r3, [r3, #0]
 8006e0a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006e0e:	2b00      	cmp	r3, #0
 8006e10:	d1f0      	bne.n	8006df4 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8006e12:	4b25      	ldr	r3, [pc, #148]	@ (8006ea8 <HAL_RCC_OscConfig+0x618>)
 8006e14:	68da      	ldr	r2, [r3, #12]
 8006e16:	4924      	ldr	r1, [pc, #144]	@ (8006ea8 <HAL_RCC_OscConfig+0x618>)
 8006e18:	4b25      	ldr	r3, [pc, #148]	@ (8006eb0 <HAL_RCC_OscConfig+0x620>)
 8006e1a:	4013      	ands	r3, r2
 8006e1c:	60cb      	str	r3, [r1, #12]
 8006e1e:	e03e      	b.n	8006e9e <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	69db      	ldr	r3, [r3, #28]
 8006e24:	2b01      	cmp	r3, #1
 8006e26:	d101      	bne.n	8006e2c <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8006e28:	2301      	movs	r3, #1
 8006e2a:	e039      	b.n	8006ea0 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8006e2c:	4b1e      	ldr	r3, [pc, #120]	@ (8006ea8 <HAL_RCC_OscConfig+0x618>)
 8006e2e:	68db      	ldr	r3, [r3, #12]
 8006e30:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006e32:	697b      	ldr	r3, [r7, #20]
 8006e34:	f003 0203 	and.w	r2, r3, #3
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	6a1b      	ldr	r3, [r3, #32]
 8006e3c:	429a      	cmp	r2, r3
 8006e3e:	d12c      	bne.n	8006e9a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8006e40:	697b      	ldr	r3, [r7, #20]
 8006e42:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e4a:	3b01      	subs	r3, #1
 8006e4c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006e4e:	429a      	cmp	r2, r3
 8006e50:	d123      	bne.n	8006e9a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8006e52:	697b      	ldr	r3, [r7, #20]
 8006e54:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e5c:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8006e5e:	429a      	cmp	r2, r3
 8006e60:	d11b      	bne.n	8006e9a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8006e62:	697b      	ldr	r3, [r7, #20]
 8006e64:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e6c:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8006e6e:	429a      	cmp	r2, r3
 8006e70:	d113      	bne.n	8006e9a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006e72:	697b      	ldr	r3, [r7, #20]
 8006e74:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006e7c:	085b      	lsrs	r3, r3, #1
 8006e7e:	3b01      	subs	r3, #1
 8006e80:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8006e82:	429a      	cmp	r2, r3
 8006e84:	d109      	bne.n	8006e9a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8006e86:	697b      	ldr	r3, [r7, #20]
 8006e88:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006e90:	085b      	lsrs	r3, r3, #1
 8006e92:	3b01      	subs	r3, #1
 8006e94:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006e96:	429a      	cmp	r2, r3
 8006e98:	d001      	beq.n	8006e9e <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8006e9a:	2301      	movs	r3, #1
 8006e9c:	e000      	b.n	8006ea0 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8006e9e:	2300      	movs	r3, #0
}
 8006ea0:	4618      	mov	r0, r3
 8006ea2:	3720      	adds	r7, #32
 8006ea4:	46bd      	mov	sp, r7
 8006ea6:	bd80      	pop	{r7, pc}
 8006ea8:	40021000 	.word	0x40021000
 8006eac:	019f800c 	.word	0x019f800c
 8006eb0:	feeefffc 	.word	0xfeeefffc

08006eb4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006eb4:	b580      	push	{r7, lr}
 8006eb6:	b086      	sub	sp, #24
 8006eb8:	af00      	add	r7, sp, #0
 8006eba:	6078      	str	r0, [r7, #4]
 8006ebc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8006ebe:	2300      	movs	r3, #0
 8006ec0:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	2b00      	cmp	r3, #0
 8006ec6:	d101      	bne.n	8006ecc <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8006ec8:	2301      	movs	r3, #1
 8006eca:	e11e      	b.n	800710a <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006ecc:	4b91      	ldr	r3, [pc, #580]	@ (8007114 <HAL_RCC_ClockConfig+0x260>)
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	f003 030f 	and.w	r3, r3, #15
 8006ed4:	683a      	ldr	r2, [r7, #0]
 8006ed6:	429a      	cmp	r2, r3
 8006ed8:	d910      	bls.n	8006efc <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006eda:	4b8e      	ldr	r3, [pc, #568]	@ (8007114 <HAL_RCC_ClockConfig+0x260>)
 8006edc:	681b      	ldr	r3, [r3, #0]
 8006ede:	f023 020f 	bic.w	r2, r3, #15
 8006ee2:	498c      	ldr	r1, [pc, #560]	@ (8007114 <HAL_RCC_ClockConfig+0x260>)
 8006ee4:	683b      	ldr	r3, [r7, #0]
 8006ee6:	4313      	orrs	r3, r2
 8006ee8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006eea:	4b8a      	ldr	r3, [pc, #552]	@ (8007114 <HAL_RCC_ClockConfig+0x260>)
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	f003 030f 	and.w	r3, r3, #15
 8006ef2:	683a      	ldr	r2, [r7, #0]
 8006ef4:	429a      	cmp	r2, r3
 8006ef6:	d001      	beq.n	8006efc <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8006ef8:	2301      	movs	r3, #1
 8006efa:	e106      	b.n	800710a <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	681b      	ldr	r3, [r3, #0]
 8006f00:	f003 0301 	and.w	r3, r3, #1
 8006f04:	2b00      	cmp	r3, #0
 8006f06:	d073      	beq.n	8006ff0 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	685b      	ldr	r3, [r3, #4]
 8006f0c:	2b03      	cmp	r3, #3
 8006f0e:	d129      	bne.n	8006f64 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006f10:	4b81      	ldr	r3, [pc, #516]	@ (8007118 <HAL_RCC_ClockConfig+0x264>)
 8006f12:	681b      	ldr	r3, [r3, #0]
 8006f14:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006f18:	2b00      	cmp	r3, #0
 8006f1a:	d101      	bne.n	8006f20 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8006f1c:	2301      	movs	r3, #1
 8006f1e:	e0f4      	b.n	800710a <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8006f20:	f000 f99e 	bl	8007260 <RCC_GetSysClockFreqFromPLLSource>
 8006f24:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8006f26:	693b      	ldr	r3, [r7, #16]
 8006f28:	4a7c      	ldr	r2, [pc, #496]	@ (800711c <HAL_RCC_ClockConfig+0x268>)
 8006f2a:	4293      	cmp	r3, r2
 8006f2c:	d93f      	bls.n	8006fae <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8006f2e:	4b7a      	ldr	r3, [pc, #488]	@ (8007118 <HAL_RCC_ClockConfig+0x264>)
 8006f30:	689b      	ldr	r3, [r3, #8]
 8006f32:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006f36:	2b00      	cmp	r3, #0
 8006f38:	d009      	beq.n	8006f4e <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8006f42:	2b00      	cmp	r3, #0
 8006f44:	d033      	beq.n	8006fae <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8006f4a:	2b00      	cmp	r3, #0
 8006f4c:	d12f      	bne.n	8006fae <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8006f4e:	4b72      	ldr	r3, [pc, #456]	@ (8007118 <HAL_RCC_ClockConfig+0x264>)
 8006f50:	689b      	ldr	r3, [r3, #8]
 8006f52:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006f56:	4a70      	ldr	r2, [pc, #448]	@ (8007118 <HAL_RCC_ClockConfig+0x264>)
 8006f58:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006f5c:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8006f5e:	2380      	movs	r3, #128	@ 0x80
 8006f60:	617b      	str	r3, [r7, #20]
 8006f62:	e024      	b.n	8006fae <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	685b      	ldr	r3, [r3, #4]
 8006f68:	2b02      	cmp	r3, #2
 8006f6a:	d107      	bne.n	8006f7c <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006f6c:	4b6a      	ldr	r3, [pc, #424]	@ (8007118 <HAL_RCC_ClockConfig+0x264>)
 8006f6e:	681b      	ldr	r3, [r3, #0]
 8006f70:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006f74:	2b00      	cmp	r3, #0
 8006f76:	d109      	bne.n	8006f8c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8006f78:	2301      	movs	r3, #1
 8006f7a:	e0c6      	b.n	800710a <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006f7c:	4b66      	ldr	r3, [pc, #408]	@ (8007118 <HAL_RCC_ClockConfig+0x264>)
 8006f7e:	681b      	ldr	r3, [r3, #0]
 8006f80:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006f84:	2b00      	cmp	r3, #0
 8006f86:	d101      	bne.n	8006f8c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8006f88:	2301      	movs	r3, #1
 8006f8a:	e0be      	b.n	800710a <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8006f8c:	f000 f8ce 	bl	800712c <HAL_RCC_GetSysClockFreq>
 8006f90:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8006f92:	693b      	ldr	r3, [r7, #16]
 8006f94:	4a61      	ldr	r2, [pc, #388]	@ (800711c <HAL_RCC_ClockConfig+0x268>)
 8006f96:	4293      	cmp	r3, r2
 8006f98:	d909      	bls.n	8006fae <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8006f9a:	4b5f      	ldr	r3, [pc, #380]	@ (8007118 <HAL_RCC_ClockConfig+0x264>)
 8006f9c:	689b      	ldr	r3, [r3, #8]
 8006f9e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006fa2:	4a5d      	ldr	r2, [pc, #372]	@ (8007118 <HAL_RCC_ClockConfig+0x264>)
 8006fa4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006fa8:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8006faa:	2380      	movs	r3, #128	@ 0x80
 8006fac:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8006fae:	4b5a      	ldr	r3, [pc, #360]	@ (8007118 <HAL_RCC_ClockConfig+0x264>)
 8006fb0:	689b      	ldr	r3, [r3, #8]
 8006fb2:	f023 0203 	bic.w	r2, r3, #3
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	685b      	ldr	r3, [r3, #4]
 8006fba:	4957      	ldr	r1, [pc, #348]	@ (8007118 <HAL_RCC_ClockConfig+0x264>)
 8006fbc:	4313      	orrs	r3, r2
 8006fbe:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006fc0:	f7fe f81c 	bl	8004ffc <HAL_GetTick>
 8006fc4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006fc6:	e00a      	b.n	8006fde <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006fc8:	f7fe f818 	bl	8004ffc <HAL_GetTick>
 8006fcc:	4602      	mov	r2, r0
 8006fce:	68fb      	ldr	r3, [r7, #12]
 8006fd0:	1ad3      	subs	r3, r2, r3
 8006fd2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006fd6:	4293      	cmp	r3, r2
 8006fd8:	d901      	bls.n	8006fde <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8006fda:	2303      	movs	r3, #3
 8006fdc:	e095      	b.n	800710a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006fde:	4b4e      	ldr	r3, [pc, #312]	@ (8007118 <HAL_RCC_ClockConfig+0x264>)
 8006fe0:	689b      	ldr	r3, [r3, #8]
 8006fe2:	f003 020c 	and.w	r2, r3, #12
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	685b      	ldr	r3, [r3, #4]
 8006fea:	009b      	lsls	r3, r3, #2
 8006fec:	429a      	cmp	r2, r3
 8006fee:	d1eb      	bne.n	8006fc8 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	f003 0302 	and.w	r3, r3, #2
 8006ff8:	2b00      	cmp	r3, #0
 8006ffa:	d023      	beq.n	8007044 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	681b      	ldr	r3, [r3, #0]
 8007000:	f003 0304 	and.w	r3, r3, #4
 8007004:	2b00      	cmp	r3, #0
 8007006:	d005      	beq.n	8007014 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007008:	4b43      	ldr	r3, [pc, #268]	@ (8007118 <HAL_RCC_ClockConfig+0x264>)
 800700a:	689b      	ldr	r3, [r3, #8]
 800700c:	4a42      	ldr	r2, [pc, #264]	@ (8007118 <HAL_RCC_ClockConfig+0x264>)
 800700e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8007012:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	681b      	ldr	r3, [r3, #0]
 8007018:	f003 0308 	and.w	r3, r3, #8
 800701c:	2b00      	cmp	r3, #0
 800701e:	d007      	beq.n	8007030 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8007020:	4b3d      	ldr	r3, [pc, #244]	@ (8007118 <HAL_RCC_ClockConfig+0x264>)
 8007022:	689b      	ldr	r3, [r3, #8]
 8007024:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8007028:	4a3b      	ldr	r2, [pc, #236]	@ (8007118 <HAL_RCC_ClockConfig+0x264>)
 800702a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800702e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007030:	4b39      	ldr	r3, [pc, #228]	@ (8007118 <HAL_RCC_ClockConfig+0x264>)
 8007032:	689b      	ldr	r3, [r3, #8]
 8007034:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	689b      	ldr	r3, [r3, #8]
 800703c:	4936      	ldr	r1, [pc, #216]	@ (8007118 <HAL_RCC_ClockConfig+0x264>)
 800703e:	4313      	orrs	r3, r2
 8007040:	608b      	str	r3, [r1, #8]
 8007042:	e008      	b.n	8007056 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8007044:	697b      	ldr	r3, [r7, #20]
 8007046:	2b80      	cmp	r3, #128	@ 0x80
 8007048:	d105      	bne.n	8007056 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800704a:	4b33      	ldr	r3, [pc, #204]	@ (8007118 <HAL_RCC_ClockConfig+0x264>)
 800704c:	689b      	ldr	r3, [r3, #8]
 800704e:	4a32      	ldr	r2, [pc, #200]	@ (8007118 <HAL_RCC_ClockConfig+0x264>)
 8007050:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007054:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007056:	4b2f      	ldr	r3, [pc, #188]	@ (8007114 <HAL_RCC_ClockConfig+0x260>)
 8007058:	681b      	ldr	r3, [r3, #0]
 800705a:	f003 030f 	and.w	r3, r3, #15
 800705e:	683a      	ldr	r2, [r7, #0]
 8007060:	429a      	cmp	r2, r3
 8007062:	d21d      	bcs.n	80070a0 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007064:	4b2b      	ldr	r3, [pc, #172]	@ (8007114 <HAL_RCC_ClockConfig+0x260>)
 8007066:	681b      	ldr	r3, [r3, #0]
 8007068:	f023 020f 	bic.w	r2, r3, #15
 800706c:	4929      	ldr	r1, [pc, #164]	@ (8007114 <HAL_RCC_ClockConfig+0x260>)
 800706e:	683b      	ldr	r3, [r7, #0]
 8007070:	4313      	orrs	r3, r2
 8007072:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8007074:	f7fd ffc2 	bl	8004ffc <HAL_GetTick>
 8007078:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800707a:	e00a      	b.n	8007092 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800707c:	f7fd ffbe 	bl	8004ffc <HAL_GetTick>
 8007080:	4602      	mov	r2, r0
 8007082:	68fb      	ldr	r3, [r7, #12]
 8007084:	1ad3      	subs	r3, r2, r3
 8007086:	f241 3288 	movw	r2, #5000	@ 0x1388
 800708a:	4293      	cmp	r3, r2
 800708c:	d901      	bls.n	8007092 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800708e:	2303      	movs	r3, #3
 8007090:	e03b      	b.n	800710a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007092:	4b20      	ldr	r3, [pc, #128]	@ (8007114 <HAL_RCC_ClockConfig+0x260>)
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	f003 030f 	and.w	r3, r3, #15
 800709a:	683a      	ldr	r2, [r7, #0]
 800709c:	429a      	cmp	r2, r3
 800709e:	d1ed      	bne.n	800707c <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	681b      	ldr	r3, [r3, #0]
 80070a4:	f003 0304 	and.w	r3, r3, #4
 80070a8:	2b00      	cmp	r3, #0
 80070aa:	d008      	beq.n	80070be <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80070ac:	4b1a      	ldr	r3, [pc, #104]	@ (8007118 <HAL_RCC_ClockConfig+0x264>)
 80070ae:	689b      	ldr	r3, [r3, #8]
 80070b0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	68db      	ldr	r3, [r3, #12]
 80070b8:	4917      	ldr	r1, [pc, #92]	@ (8007118 <HAL_RCC_ClockConfig+0x264>)
 80070ba:	4313      	orrs	r3, r2
 80070bc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	f003 0308 	and.w	r3, r3, #8
 80070c6:	2b00      	cmp	r3, #0
 80070c8:	d009      	beq.n	80070de <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80070ca:	4b13      	ldr	r3, [pc, #76]	@ (8007118 <HAL_RCC_ClockConfig+0x264>)
 80070cc:	689b      	ldr	r3, [r3, #8]
 80070ce:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	691b      	ldr	r3, [r3, #16]
 80070d6:	00db      	lsls	r3, r3, #3
 80070d8:	490f      	ldr	r1, [pc, #60]	@ (8007118 <HAL_RCC_ClockConfig+0x264>)
 80070da:	4313      	orrs	r3, r2
 80070dc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80070de:	f000 f825 	bl	800712c <HAL_RCC_GetSysClockFreq>
 80070e2:	4602      	mov	r2, r0
 80070e4:	4b0c      	ldr	r3, [pc, #48]	@ (8007118 <HAL_RCC_ClockConfig+0x264>)
 80070e6:	689b      	ldr	r3, [r3, #8]
 80070e8:	091b      	lsrs	r3, r3, #4
 80070ea:	f003 030f 	and.w	r3, r3, #15
 80070ee:	490c      	ldr	r1, [pc, #48]	@ (8007120 <HAL_RCC_ClockConfig+0x26c>)
 80070f0:	5ccb      	ldrb	r3, [r1, r3]
 80070f2:	f003 031f 	and.w	r3, r3, #31
 80070f6:	fa22 f303 	lsr.w	r3, r2, r3
 80070fa:	4a0a      	ldr	r2, [pc, #40]	@ (8007124 <HAL_RCC_ClockConfig+0x270>)
 80070fc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80070fe:	4b0a      	ldr	r3, [pc, #40]	@ (8007128 <HAL_RCC_ClockConfig+0x274>)
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	4618      	mov	r0, r3
 8007104:	f7fd ff2e 	bl	8004f64 <HAL_InitTick>
 8007108:	4603      	mov	r3, r0
}
 800710a:	4618      	mov	r0, r3
 800710c:	3718      	adds	r7, #24
 800710e:	46bd      	mov	sp, r7
 8007110:	bd80      	pop	{r7, pc}
 8007112:	bf00      	nop
 8007114:	40022000 	.word	0x40022000
 8007118:	40021000 	.word	0x40021000
 800711c:	04c4b400 	.word	0x04c4b400
 8007120:	0800a614 	.word	0x0800a614
 8007124:	20000000 	.word	0x20000000
 8007128:	20000004 	.word	0x20000004

0800712c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800712c:	b480      	push	{r7}
 800712e:	b087      	sub	sp, #28
 8007130:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8007132:	4b2c      	ldr	r3, [pc, #176]	@ (80071e4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007134:	689b      	ldr	r3, [r3, #8]
 8007136:	f003 030c 	and.w	r3, r3, #12
 800713a:	2b04      	cmp	r3, #4
 800713c:	d102      	bne.n	8007144 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800713e:	4b2a      	ldr	r3, [pc, #168]	@ (80071e8 <HAL_RCC_GetSysClockFreq+0xbc>)
 8007140:	613b      	str	r3, [r7, #16]
 8007142:	e047      	b.n	80071d4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8007144:	4b27      	ldr	r3, [pc, #156]	@ (80071e4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007146:	689b      	ldr	r3, [r3, #8]
 8007148:	f003 030c 	and.w	r3, r3, #12
 800714c:	2b08      	cmp	r3, #8
 800714e:	d102      	bne.n	8007156 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8007150:	4b26      	ldr	r3, [pc, #152]	@ (80071ec <HAL_RCC_GetSysClockFreq+0xc0>)
 8007152:	613b      	str	r3, [r7, #16]
 8007154:	e03e      	b.n	80071d4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8007156:	4b23      	ldr	r3, [pc, #140]	@ (80071e4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007158:	689b      	ldr	r3, [r3, #8]
 800715a:	f003 030c 	and.w	r3, r3, #12
 800715e:	2b0c      	cmp	r3, #12
 8007160:	d136      	bne.n	80071d0 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8007162:	4b20      	ldr	r3, [pc, #128]	@ (80071e4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007164:	68db      	ldr	r3, [r3, #12]
 8007166:	f003 0303 	and.w	r3, r3, #3
 800716a:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800716c:	4b1d      	ldr	r3, [pc, #116]	@ (80071e4 <HAL_RCC_GetSysClockFreq+0xb8>)
 800716e:	68db      	ldr	r3, [r3, #12]
 8007170:	091b      	lsrs	r3, r3, #4
 8007172:	f003 030f 	and.w	r3, r3, #15
 8007176:	3301      	adds	r3, #1
 8007178:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800717a:	68fb      	ldr	r3, [r7, #12]
 800717c:	2b03      	cmp	r3, #3
 800717e:	d10c      	bne.n	800719a <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007180:	4a1a      	ldr	r2, [pc, #104]	@ (80071ec <HAL_RCC_GetSysClockFreq+0xc0>)
 8007182:	68bb      	ldr	r3, [r7, #8]
 8007184:	fbb2 f3f3 	udiv	r3, r2, r3
 8007188:	4a16      	ldr	r2, [pc, #88]	@ (80071e4 <HAL_RCC_GetSysClockFreq+0xb8>)
 800718a:	68d2      	ldr	r2, [r2, #12]
 800718c:	0a12      	lsrs	r2, r2, #8
 800718e:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8007192:	fb02 f303 	mul.w	r3, r2, r3
 8007196:	617b      	str	r3, [r7, #20]
      break;
 8007198:	e00c      	b.n	80071b4 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800719a:	4a13      	ldr	r2, [pc, #76]	@ (80071e8 <HAL_RCC_GetSysClockFreq+0xbc>)
 800719c:	68bb      	ldr	r3, [r7, #8]
 800719e:	fbb2 f3f3 	udiv	r3, r2, r3
 80071a2:	4a10      	ldr	r2, [pc, #64]	@ (80071e4 <HAL_RCC_GetSysClockFreq+0xb8>)
 80071a4:	68d2      	ldr	r2, [r2, #12]
 80071a6:	0a12      	lsrs	r2, r2, #8
 80071a8:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80071ac:	fb02 f303 	mul.w	r3, r2, r3
 80071b0:	617b      	str	r3, [r7, #20]
      break;
 80071b2:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80071b4:	4b0b      	ldr	r3, [pc, #44]	@ (80071e4 <HAL_RCC_GetSysClockFreq+0xb8>)
 80071b6:	68db      	ldr	r3, [r3, #12]
 80071b8:	0e5b      	lsrs	r3, r3, #25
 80071ba:	f003 0303 	and.w	r3, r3, #3
 80071be:	3301      	adds	r3, #1
 80071c0:	005b      	lsls	r3, r3, #1
 80071c2:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 80071c4:	697a      	ldr	r2, [r7, #20]
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80071cc:	613b      	str	r3, [r7, #16]
 80071ce:	e001      	b.n	80071d4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 80071d0:	2300      	movs	r3, #0
 80071d2:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80071d4:	693b      	ldr	r3, [r7, #16]
}
 80071d6:	4618      	mov	r0, r3
 80071d8:	371c      	adds	r7, #28
 80071da:	46bd      	mov	sp, r7
 80071dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071e0:	4770      	bx	lr
 80071e2:	bf00      	nop
 80071e4:	40021000 	.word	0x40021000
 80071e8:	00f42400 	.word	0x00f42400
 80071ec:	007a1200 	.word	0x007a1200

080071f0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80071f0:	b480      	push	{r7}
 80071f2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80071f4:	4b03      	ldr	r3, [pc, #12]	@ (8007204 <HAL_RCC_GetHCLKFreq+0x14>)
 80071f6:	681b      	ldr	r3, [r3, #0]
}
 80071f8:	4618      	mov	r0, r3
 80071fa:	46bd      	mov	sp, r7
 80071fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007200:	4770      	bx	lr
 8007202:	bf00      	nop
 8007204:	20000000 	.word	0x20000000

08007208 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007208:	b580      	push	{r7, lr}
 800720a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800720c:	f7ff fff0 	bl	80071f0 <HAL_RCC_GetHCLKFreq>
 8007210:	4602      	mov	r2, r0
 8007212:	4b06      	ldr	r3, [pc, #24]	@ (800722c <HAL_RCC_GetPCLK1Freq+0x24>)
 8007214:	689b      	ldr	r3, [r3, #8]
 8007216:	0a1b      	lsrs	r3, r3, #8
 8007218:	f003 0307 	and.w	r3, r3, #7
 800721c:	4904      	ldr	r1, [pc, #16]	@ (8007230 <HAL_RCC_GetPCLK1Freq+0x28>)
 800721e:	5ccb      	ldrb	r3, [r1, r3]
 8007220:	f003 031f 	and.w	r3, r3, #31
 8007224:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007228:	4618      	mov	r0, r3
 800722a:	bd80      	pop	{r7, pc}
 800722c:	40021000 	.word	0x40021000
 8007230:	0800a624 	.word	0x0800a624

08007234 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007234:	b580      	push	{r7, lr}
 8007236:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8007238:	f7ff ffda 	bl	80071f0 <HAL_RCC_GetHCLKFreq>
 800723c:	4602      	mov	r2, r0
 800723e:	4b06      	ldr	r3, [pc, #24]	@ (8007258 <HAL_RCC_GetPCLK2Freq+0x24>)
 8007240:	689b      	ldr	r3, [r3, #8]
 8007242:	0adb      	lsrs	r3, r3, #11
 8007244:	f003 0307 	and.w	r3, r3, #7
 8007248:	4904      	ldr	r1, [pc, #16]	@ (800725c <HAL_RCC_GetPCLK2Freq+0x28>)
 800724a:	5ccb      	ldrb	r3, [r1, r3]
 800724c:	f003 031f 	and.w	r3, r3, #31
 8007250:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007254:	4618      	mov	r0, r3
 8007256:	bd80      	pop	{r7, pc}
 8007258:	40021000 	.word	0x40021000
 800725c:	0800a624 	.word	0x0800a624

08007260 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8007260:	b480      	push	{r7}
 8007262:	b087      	sub	sp, #28
 8007264:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8007266:	4b1e      	ldr	r3, [pc, #120]	@ (80072e0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8007268:	68db      	ldr	r3, [r3, #12]
 800726a:	f003 0303 	and.w	r3, r3, #3
 800726e:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8007270:	4b1b      	ldr	r3, [pc, #108]	@ (80072e0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8007272:	68db      	ldr	r3, [r3, #12]
 8007274:	091b      	lsrs	r3, r3, #4
 8007276:	f003 030f 	and.w	r3, r3, #15
 800727a:	3301      	adds	r3, #1
 800727c:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800727e:	693b      	ldr	r3, [r7, #16]
 8007280:	2b03      	cmp	r3, #3
 8007282:	d10c      	bne.n	800729e <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007284:	4a17      	ldr	r2, [pc, #92]	@ (80072e4 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8007286:	68fb      	ldr	r3, [r7, #12]
 8007288:	fbb2 f3f3 	udiv	r3, r2, r3
 800728c:	4a14      	ldr	r2, [pc, #80]	@ (80072e0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800728e:	68d2      	ldr	r2, [r2, #12]
 8007290:	0a12      	lsrs	r2, r2, #8
 8007292:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8007296:	fb02 f303 	mul.w	r3, r2, r3
 800729a:	617b      	str	r3, [r7, #20]
    break;
 800729c:	e00c      	b.n	80072b8 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800729e:	4a12      	ldr	r2, [pc, #72]	@ (80072e8 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 80072a0:	68fb      	ldr	r3, [r7, #12]
 80072a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80072a6:	4a0e      	ldr	r2, [pc, #56]	@ (80072e0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80072a8:	68d2      	ldr	r2, [r2, #12]
 80072aa:	0a12      	lsrs	r2, r2, #8
 80072ac:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80072b0:	fb02 f303 	mul.w	r3, r2, r3
 80072b4:	617b      	str	r3, [r7, #20]
    break;
 80072b6:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80072b8:	4b09      	ldr	r3, [pc, #36]	@ (80072e0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80072ba:	68db      	ldr	r3, [r3, #12]
 80072bc:	0e5b      	lsrs	r3, r3, #25
 80072be:	f003 0303 	and.w	r3, r3, #3
 80072c2:	3301      	adds	r3, #1
 80072c4:	005b      	lsls	r3, r3, #1
 80072c6:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 80072c8:	697a      	ldr	r2, [r7, #20]
 80072ca:	68bb      	ldr	r3, [r7, #8]
 80072cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80072d0:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 80072d2:	687b      	ldr	r3, [r7, #4]
}
 80072d4:	4618      	mov	r0, r3
 80072d6:	371c      	adds	r7, #28
 80072d8:	46bd      	mov	sp, r7
 80072da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072de:	4770      	bx	lr
 80072e0:	40021000 	.word	0x40021000
 80072e4:	007a1200 	.word	0x007a1200
 80072e8:	00f42400 	.word	0x00f42400

080072ec <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80072ec:	b580      	push	{r7, lr}
 80072ee:	b086      	sub	sp, #24
 80072f0:	af00      	add	r7, sp, #0
 80072f2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80072f4:	2300      	movs	r3, #0
 80072f6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80072f8:	2300      	movs	r3, #0
 80072fa:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	681b      	ldr	r3, [r3, #0]
 8007300:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8007304:	2b00      	cmp	r3, #0
 8007306:	f000 8098 	beq.w	800743a <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800730a:	2300      	movs	r3, #0
 800730c:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800730e:	4b43      	ldr	r3, [pc, #268]	@ (800741c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007310:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007312:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007316:	2b00      	cmp	r3, #0
 8007318:	d10d      	bne.n	8007336 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800731a:	4b40      	ldr	r3, [pc, #256]	@ (800741c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800731c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800731e:	4a3f      	ldr	r2, [pc, #252]	@ (800741c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007320:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007324:	6593      	str	r3, [r2, #88]	@ 0x58
 8007326:	4b3d      	ldr	r3, [pc, #244]	@ (800741c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007328:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800732a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800732e:	60bb      	str	r3, [r7, #8]
 8007330:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007332:	2301      	movs	r3, #1
 8007334:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007336:	4b3a      	ldr	r3, [pc, #232]	@ (8007420 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	4a39      	ldr	r2, [pc, #228]	@ (8007420 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800733c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007340:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8007342:	f7fd fe5b 	bl	8004ffc <HAL_GetTick>
 8007346:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007348:	e009      	b.n	800735e <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800734a:	f7fd fe57 	bl	8004ffc <HAL_GetTick>
 800734e:	4602      	mov	r2, r0
 8007350:	68fb      	ldr	r3, [r7, #12]
 8007352:	1ad3      	subs	r3, r2, r3
 8007354:	2b02      	cmp	r3, #2
 8007356:	d902      	bls.n	800735e <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8007358:	2303      	movs	r3, #3
 800735a:	74fb      	strb	r3, [r7, #19]
        break;
 800735c:	e005      	b.n	800736a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800735e:	4b30      	ldr	r3, [pc, #192]	@ (8007420 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8007360:	681b      	ldr	r3, [r3, #0]
 8007362:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007366:	2b00      	cmp	r3, #0
 8007368:	d0ef      	beq.n	800734a <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800736a:	7cfb      	ldrb	r3, [r7, #19]
 800736c:	2b00      	cmp	r3, #0
 800736e:	d159      	bne.n	8007424 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8007370:	4b2a      	ldr	r3, [pc, #168]	@ (800741c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007372:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007376:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800737a:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800737c:	697b      	ldr	r3, [r7, #20]
 800737e:	2b00      	cmp	r3, #0
 8007380:	d01e      	beq.n	80073c0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007386:	697a      	ldr	r2, [r7, #20]
 8007388:	429a      	cmp	r2, r3
 800738a:	d019      	beq.n	80073c0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800738c:	4b23      	ldr	r3, [pc, #140]	@ (800741c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800738e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007392:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007396:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8007398:	4b20      	ldr	r3, [pc, #128]	@ (800741c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800739a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800739e:	4a1f      	ldr	r2, [pc, #124]	@ (800741c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80073a0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80073a4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80073a8:	4b1c      	ldr	r3, [pc, #112]	@ (800741c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80073aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80073ae:	4a1b      	ldr	r2, [pc, #108]	@ (800741c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80073b0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80073b4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80073b8:	4a18      	ldr	r2, [pc, #96]	@ (800741c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80073ba:	697b      	ldr	r3, [r7, #20]
 80073bc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80073c0:	697b      	ldr	r3, [r7, #20]
 80073c2:	f003 0301 	and.w	r3, r3, #1
 80073c6:	2b00      	cmp	r3, #0
 80073c8:	d016      	beq.n	80073f8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80073ca:	f7fd fe17 	bl	8004ffc <HAL_GetTick>
 80073ce:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80073d0:	e00b      	b.n	80073ea <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80073d2:	f7fd fe13 	bl	8004ffc <HAL_GetTick>
 80073d6:	4602      	mov	r2, r0
 80073d8:	68fb      	ldr	r3, [r7, #12]
 80073da:	1ad3      	subs	r3, r2, r3
 80073dc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80073e0:	4293      	cmp	r3, r2
 80073e2:	d902      	bls.n	80073ea <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 80073e4:	2303      	movs	r3, #3
 80073e6:	74fb      	strb	r3, [r7, #19]
            break;
 80073e8:	e006      	b.n	80073f8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80073ea:	4b0c      	ldr	r3, [pc, #48]	@ (800741c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80073ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80073f0:	f003 0302 	and.w	r3, r3, #2
 80073f4:	2b00      	cmp	r3, #0
 80073f6:	d0ec      	beq.n	80073d2 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 80073f8:	7cfb      	ldrb	r3, [r7, #19]
 80073fa:	2b00      	cmp	r3, #0
 80073fc:	d10b      	bne.n	8007416 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80073fe:	4b07      	ldr	r3, [pc, #28]	@ (800741c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007400:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007404:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800740c:	4903      	ldr	r1, [pc, #12]	@ (800741c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800740e:	4313      	orrs	r3, r2
 8007410:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8007414:	e008      	b.n	8007428 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8007416:	7cfb      	ldrb	r3, [r7, #19]
 8007418:	74bb      	strb	r3, [r7, #18]
 800741a:	e005      	b.n	8007428 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 800741c:	40021000 	.word	0x40021000
 8007420:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007424:	7cfb      	ldrb	r3, [r7, #19]
 8007426:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8007428:	7c7b      	ldrb	r3, [r7, #17]
 800742a:	2b01      	cmp	r3, #1
 800742c:	d105      	bne.n	800743a <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800742e:	4ba6      	ldr	r3, [pc, #664]	@ (80076c8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007430:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007432:	4aa5      	ldr	r2, [pc, #660]	@ (80076c8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007434:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007438:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	681b      	ldr	r3, [r3, #0]
 800743e:	f003 0301 	and.w	r3, r3, #1
 8007442:	2b00      	cmp	r3, #0
 8007444:	d00a      	beq.n	800745c <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8007446:	4ba0      	ldr	r3, [pc, #640]	@ (80076c8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007448:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800744c:	f023 0203 	bic.w	r2, r3, #3
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	685b      	ldr	r3, [r3, #4]
 8007454:	499c      	ldr	r1, [pc, #624]	@ (80076c8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007456:	4313      	orrs	r3, r2
 8007458:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	681b      	ldr	r3, [r3, #0]
 8007460:	f003 0302 	and.w	r3, r3, #2
 8007464:	2b00      	cmp	r3, #0
 8007466:	d00a      	beq.n	800747e <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8007468:	4b97      	ldr	r3, [pc, #604]	@ (80076c8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800746a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800746e:	f023 020c 	bic.w	r2, r3, #12
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	689b      	ldr	r3, [r3, #8]
 8007476:	4994      	ldr	r1, [pc, #592]	@ (80076c8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007478:	4313      	orrs	r3, r2
 800747a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	681b      	ldr	r3, [r3, #0]
 8007482:	f003 0304 	and.w	r3, r3, #4
 8007486:	2b00      	cmp	r3, #0
 8007488:	d00a      	beq.n	80074a0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800748a:	4b8f      	ldr	r3, [pc, #572]	@ (80076c8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800748c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007490:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	68db      	ldr	r3, [r3, #12]
 8007498:	498b      	ldr	r1, [pc, #556]	@ (80076c8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800749a:	4313      	orrs	r3, r2
 800749c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	681b      	ldr	r3, [r3, #0]
 80074a4:	f003 0308 	and.w	r3, r3, #8
 80074a8:	2b00      	cmp	r3, #0
 80074aa:	d00a      	beq.n	80074c2 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80074ac:	4b86      	ldr	r3, [pc, #536]	@ (80076c8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80074ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80074b2:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	691b      	ldr	r3, [r3, #16]
 80074ba:	4983      	ldr	r1, [pc, #524]	@ (80076c8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80074bc:	4313      	orrs	r3, r2
 80074be:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	681b      	ldr	r3, [r3, #0]
 80074c6:	f003 0320 	and.w	r3, r3, #32
 80074ca:	2b00      	cmp	r3, #0
 80074cc:	d00a      	beq.n	80074e4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80074ce:	4b7e      	ldr	r3, [pc, #504]	@ (80076c8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80074d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80074d4:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	695b      	ldr	r3, [r3, #20]
 80074dc:	497a      	ldr	r1, [pc, #488]	@ (80076c8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80074de:	4313      	orrs	r3, r2
 80074e0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80074ec:	2b00      	cmp	r3, #0
 80074ee:	d00a      	beq.n	8007506 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80074f0:	4b75      	ldr	r3, [pc, #468]	@ (80076c8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80074f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80074f6:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	699b      	ldr	r3, [r3, #24]
 80074fe:	4972      	ldr	r1, [pc, #456]	@ (80076c8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007500:	4313      	orrs	r3, r2
 8007502:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	681b      	ldr	r3, [r3, #0]
 800750a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800750e:	2b00      	cmp	r3, #0
 8007510:	d00a      	beq.n	8007528 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8007512:	4b6d      	ldr	r3, [pc, #436]	@ (80076c8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007514:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007518:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	69db      	ldr	r3, [r3, #28]
 8007520:	4969      	ldr	r1, [pc, #420]	@ (80076c8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007522:	4313      	orrs	r3, r2
 8007524:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	681b      	ldr	r3, [r3, #0]
 800752c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007530:	2b00      	cmp	r3, #0
 8007532:	d00a      	beq.n	800754a <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8007534:	4b64      	ldr	r3, [pc, #400]	@ (80076c8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007536:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800753a:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	6a1b      	ldr	r3, [r3, #32]
 8007542:	4961      	ldr	r1, [pc, #388]	@ (80076c8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007544:	4313      	orrs	r3, r2
 8007546:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	681b      	ldr	r3, [r3, #0]
 800754e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007552:	2b00      	cmp	r3, #0
 8007554:	d00a      	beq.n	800756c <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8007556:	4b5c      	ldr	r3, [pc, #368]	@ (80076c8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007558:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800755c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007564:	4958      	ldr	r1, [pc, #352]	@ (80076c8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007566:	4313      	orrs	r3, r2
 8007568:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	681b      	ldr	r3, [r3, #0]
 8007570:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007574:	2b00      	cmp	r3, #0
 8007576:	d015      	beq.n	80075a4 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8007578:	4b53      	ldr	r3, [pc, #332]	@ (80076c8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800757a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800757e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007586:	4950      	ldr	r1, [pc, #320]	@ (80076c8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007588:	4313      	orrs	r3, r2
 800758a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007592:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007596:	d105      	bne.n	80075a4 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007598:	4b4b      	ldr	r3, [pc, #300]	@ (80076c8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800759a:	68db      	ldr	r3, [r3, #12]
 800759c:	4a4a      	ldr	r2, [pc, #296]	@ (80076c8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800759e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80075a2:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	681b      	ldr	r3, [r3, #0]
 80075a8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80075ac:	2b00      	cmp	r3, #0
 80075ae:	d015      	beq.n	80075dc <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80075b0:	4b45      	ldr	r3, [pc, #276]	@ (80076c8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80075b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80075b6:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80075be:	4942      	ldr	r1, [pc, #264]	@ (80076c8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80075c0:	4313      	orrs	r3, r2
 80075c2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80075ca:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80075ce:	d105      	bne.n	80075dc <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80075d0:	4b3d      	ldr	r3, [pc, #244]	@ (80076c8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80075d2:	68db      	ldr	r3, [r3, #12]
 80075d4:	4a3c      	ldr	r2, [pc, #240]	@ (80076c8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80075d6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80075da:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	681b      	ldr	r3, [r3, #0]
 80075e0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80075e4:	2b00      	cmp	r3, #0
 80075e6:	d015      	beq.n	8007614 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80075e8:	4b37      	ldr	r3, [pc, #220]	@ (80076c8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80075ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80075ee:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80075f6:	4934      	ldr	r1, [pc, #208]	@ (80076c8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80075f8:	4313      	orrs	r3, r2
 80075fa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007602:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007606:	d105      	bne.n	8007614 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007608:	4b2f      	ldr	r3, [pc, #188]	@ (80076c8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800760a:	68db      	ldr	r3, [r3, #12]
 800760c:	4a2e      	ldr	r2, [pc, #184]	@ (80076c8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800760e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007612:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	681b      	ldr	r3, [r3, #0]
 8007618:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800761c:	2b00      	cmp	r3, #0
 800761e:	d015      	beq.n	800764c <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8007620:	4b29      	ldr	r3, [pc, #164]	@ (80076c8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007622:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007626:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800762e:	4926      	ldr	r1, [pc, #152]	@ (80076c8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007630:	4313      	orrs	r3, r2
 8007632:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800763a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800763e:	d105      	bne.n	800764c <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007640:	4b21      	ldr	r3, [pc, #132]	@ (80076c8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007642:	68db      	ldr	r3, [r3, #12]
 8007644:	4a20      	ldr	r2, [pc, #128]	@ (80076c8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007646:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800764a:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	681b      	ldr	r3, [r3, #0]
 8007650:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007654:	2b00      	cmp	r3, #0
 8007656:	d015      	beq.n	8007684 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8007658:	4b1b      	ldr	r3, [pc, #108]	@ (80076c8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800765a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800765e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007666:	4918      	ldr	r1, [pc, #96]	@ (80076c8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007668:	4313      	orrs	r3, r2
 800766a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007672:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007676:	d105      	bne.n	8007684 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007678:	4b13      	ldr	r3, [pc, #76]	@ (80076c8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800767a:	68db      	ldr	r3, [r3, #12]
 800767c:	4a12      	ldr	r2, [pc, #72]	@ (80076c8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800767e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007682:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	681b      	ldr	r3, [r3, #0]
 8007688:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800768c:	2b00      	cmp	r3, #0
 800768e:	d015      	beq.n	80076bc <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8007690:	4b0d      	ldr	r3, [pc, #52]	@ (80076c8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007692:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007696:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800769e:	490a      	ldr	r1, [pc, #40]	@ (80076c8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80076a0:	4313      	orrs	r3, r2
 80076a2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80076aa:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80076ae:	d105      	bne.n	80076bc <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80076b0:	4b05      	ldr	r3, [pc, #20]	@ (80076c8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80076b2:	68db      	ldr	r3, [r3, #12]
 80076b4:	4a04      	ldr	r2, [pc, #16]	@ (80076c8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80076b6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80076ba:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 80076bc:	7cbb      	ldrb	r3, [r7, #18]
}
 80076be:	4618      	mov	r0, r3
 80076c0:	3718      	adds	r7, #24
 80076c2:	46bd      	mov	sp, r7
 80076c4:	bd80      	pop	{r7, pc}
 80076c6:	bf00      	nop
 80076c8:	40021000 	.word	0x40021000

080076cc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80076cc:	b580      	push	{r7, lr}
 80076ce:	b082      	sub	sp, #8
 80076d0:	af00      	add	r7, sp, #0
 80076d2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	2b00      	cmp	r3, #0
 80076d8:	d101      	bne.n	80076de <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80076da:	2301      	movs	r3, #1
 80076dc:	e049      	b.n	8007772 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80076e4:	b2db      	uxtb	r3, r3
 80076e6:	2b00      	cmp	r3, #0
 80076e8:	d106      	bne.n	80076f8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	2200      	movs	r2, #0
 80076ee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80076f2:	6878      	ldr	r0, [r7, #4]
 80076f4:	f7fd fa42 	bl	8004b7c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	2202      	movs	r2, #2
 80076fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	681a      	ldr	r2, [r3, #0]
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	3304      	adds	r3, #4
 8007708:	4619      	mov	r1, r3
 800770a:	4610      	mov	r0, r2
 800770c:	f000 fb12 	bl	8007d34 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	2201      	movs	r2, #1
 8007714:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	2201      	movs	r2, #1
 800771c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	2201      	movs	r2, #1
 8007724:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	2201      	movs	r2, #1
 800772c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	2201      	movs	r2, #1
 8007734:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	2201      	movs	r2, #1
 800773c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	2201      	movs	r2, #1
 8007744:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	2201      	movs	r2, #1
 800774c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	2201      	movs	r2, #1
 8007754:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	2201      	movs	r2, #1
 800775c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	2201      	movs	r2, #1
 8007764:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	2201      	movs	r2, #1
 800776c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007770:	2300      	movs	r3, #0
}
 8007772:	4618      	mov	r0, r3
 8007774:	3708      	adds	r7, #8
 8007776:	46bd      	mov	sp, r7
 8007778:	bd80      	pop	{r7, pc}
	...

0800777c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800777c:	b480      	push	{r7}
 800777e:	b085      	sub	sp, #20
 8007780:	af00      	add	r7, sp, #0
 8007782:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800778a:	b2db      	uxtb	r3, r3
 800778c:	2b01      	cmp	r3, #1
 800778e:	d001      	beq.n	8007794 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8007790:	2301      	movs	r3, #1
 8007792:	e04a      	b.n	800782a <HAL_TIM_Base_Start_IT+0xae>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	2202      	movs	r2, #2
 8007798:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	681b      	ldr	r3, [r3, #0]
 80077a0:	68da      	ldr	r2, [r3, #12]
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	681b      	ldr	r3, [r3, #0]
 80077a6:	f042 0201 	orr.w	r2, r2, #1
 80077aa:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	681b      	ldr	r3, [r3, #0]
 80077b0:	4a21      	ldr	r2, [pc, #132]	@ (8007838 <HAL_TIM_Base_Start_IT+0xbc>)
 80077b2:	4293      	cmp	r3, r2
 80077b4:	d018      	beq.n	80077e8 <HAL_TIM_Base_Start_IT+0x6c>
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	681b      	ldr	r3, [r3, #0]
 80077ba:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80077be:	d013      	beq.n	80077e8 <HAL_TIM_Base_Start_IT+0x6c>
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	681b      	ldr	r3, [r3, #0]
 80077c4:	4a1d      	ldr	r2, [pc, #116]	@ (800783c <HAL_TIM_Base_Start_IT+0xc0>)
 80077c6:	4293      	cmp	r3, r2
 80077c8:	d00e      	beq.n	80077e8 <HAL_TIM_Base_Start_IT+0x6c>
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	681b      	ldr	r3, [r3, #0]
 80077ce:	4a1c      	ldr	r2, [pc, #112]	@ (8007840 <HAL_TIM_Base_Start_IT+0xc4>)
 80077d0:	4293      	cmp	r3, r2
 80077d2:	d009      	beq.n	80077e8 <HAL_TIM_Base_Start_IT+0x6c>
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	681b      	ldr	r3, [r3, #0]
 80077d8:	4a1a      	ldr	r2, [pc, #104]	@ (8007844 <HAL_TIM_Base_Start_IT+0xc8>)
 80077da:	4293      	cmp	r3, r2
 80077dc:	d004      	beq.n	80077e8 <HAL_TIM_Base_Start_IT+0x6c>
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	681b      	ldr	r3, [r3, #0]
 80077e2:	4a19      	ldr	r2, [pc, #100]	@ (8007848 <HAL_TIM_Base_Start_IT+0xcc>)
 80077e4:	4293      	cmp	r3, r2
 80077e6:	d115      	bne.n	8007814 <HAL_TIM_Base_Start_IT+0x98>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	681b      	ldr	r3, [r3, #0]
 80077ec:	689a      	ldr	r2, [r3, #8]
 80077ee:	4b17      	ldr	r3, [pc, #92]	@ (800784c <HAL_TIM_Base_Start_IT+0xd0>)
 80077f0:	4013      	ands	r3, r2
 80077f2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80077f4:	68fb      	ldr	r3, [r7, #12]
 80077f6:	2b06      	cmp	r3, #6
 80077f8:	d015      	beq.n	8007826 <HAL_TIM_Base_Start_IT+0xaa>
 80077fa:	68fb      	ldr	r3, [r7, #12]
 80077fc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007800:	d011      	beq.n	8007826 <HAL_TIM_Base_Start_IT+0xaa>
    {
      __HAL_TIM_ENABLE(htim);
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	681b      	ldr	r3, [r3, #0]
 8007806:	681a      	ldr	r2, [r3, #0]
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	681b      	ldr	r3, [r3, #0]
 800780c:	f042 0201 	orr.w	r2, r2, #1
 8007810:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007812:	e008      	b.n	8007826 <HAL_TIM_Base_Start_IT+0xaa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	681b      	ldr	r3, [r3, #0]
 8007818:	681a      	ldr	r2, [r3, #0]
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	681b      	ldr	r3, [r3, #0]
 800781e:	f042 0201 	orr.w	r2, r2, #1
 8007822:	601a      	str	r2, [r3, #0]
 8007824:	e000      	b.n	8007828 <HAL_TIM_Base_Start_IT+0xac>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007826:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8007828:	2300      	movs	r3, #0
}
 800782a:	4618      	mov	r0, r3
 800782c:	3714      	adds	r7, #20
 800782e:	46bd      	mov	sp, r7
 8007830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007834:	4770      	bx	lr
 8007836:	bf00      	nop
 8007838:	40012c00 	.word	0x40012c00
 800783c:	40000400 	.word	0x40000400
 8007840:	40000800 	.word	0x40000800
 8007844:	40013400 	.word	0x40013400
 8007848:	40014000 	.word	0x40014000
 800784c:	00010007 	.word	0x00010007

08007850 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007850:	b580      	push	{r7, lr}
 8007852:	b084      	sub	sp, #16
 8007854:	af00      	add	r7, sp, #0
 8007856:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	681b      	ldr	r3, [r3, #0]
 800785c:	68db      	ldr	r3, [r3, #12]
 800785e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	681b      	ldr	r3, [r3, #0]
 8007864:	691b      	ldr	r3, [r3, #16]
 8007866:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8007868:	68bb      	ldr	r3, [r7, #8]
 800786a:	f003 0302 	and.w	r3, r3, #2
 800786e:	2b00      	cmp	r3, #0
 8007870:	d020      	beq.n	80078b4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8007872:	68fb      	ldr	r3, [r7, #12]
 8007874:	f003 0302 	and.w	r3, r3, #2
 8007878:	2b00      	cmp	r3, #0
 800787a:	d01b      	beq.n	80078b4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	681b      	ldr	r3, [r3, #0]
 8007880:	f06f 0202 	mvn.w	r2, #2
 8007884:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	2201      	movs	r2, #1
 800788a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	681b      	ldr	r3, [r3, #0]
 8007890:	699b      	ldr	r3, [r3, #24]
 8007892:	f003 0303 	and.w	r3, r3, #3
 8007896:	2b00      	cmp	r3, #0
 8007898:	d003      	beq.n	80078a2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800789a:	6878      	ldr	r0, [r7, #4]
 800789c:	f000 fa2c 	bl	8007cf8 <HAL_TIM_IC_CaptureCallback>
 80078a0:	e005      	b.n	80078ae <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80078a2:	6878      	ldr	r0, [r7, #4]
 80078a4:	f000 fa1e 	bl	8007ce4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80078a8:	6878      	ldr	r0, [r7, #4]
 80078aa:	f000 fa2f 	bl	8007d0c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	2200      	movs	r2, #0
 80078b2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80078b4:	68bb      	ldr	r3, [r7, #8]
 80078b6:	f003 0304 	and.w	r3, r3, #4
 80078ba:	2b00      	cmp	r3, #0
 80078bc:	d020      	beq.n	8007900 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80078be:	68fb      	ldr	r3, [r7, #12]
 80078c0:	f003 0304 	and.w	r3, r3, #4
 80078c4:	2b00      	cmp	r3, #0
 80078c6:	d01b      	beq.n	8007900 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	681b      	ldr	r3, [r3, #0]
 80078cc:	f06f 0204 	mvn.w	r2, #4
 80078d0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	2202      	movs	r2, #2
 80078d6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	681b      	ldr	r3, [r3, #0]
 80078dc:	699b      	ldr	r3, [r3, #24]
 80078de:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80078e2:	2b00      	cmp	r3, #0
 80078e4:	d003      	beq.n	80078ee <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80078e6:	6878      	ldr	r0, [r7, #4]
 80078e8:	f000 fa06 	bl	8007cf8 <HAL_TIM_IC_CaptureCallback>
 80078ec:	e005      	b.n	80078fa <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80078ee:	6878      	ldr	r0, [r7, #4]
 80078f0:	f000 f9f8 	bl	8007ce4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80078f4:	6878      	ldr	r0, [r7, #4]
 80078f6:	f000 fa09 	bl	8007d0c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	2200      	movs	r2, #0
 80078fe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8007900:	68bb      	ldr	r3, [r7, #8]
 8007902:	f003 0308 	and.w	r3, r3, #8
 8007906:	2b00      	cmp	r3, #0
 8007908:	d020      	beq.n	800794c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800790a:	68fb      	ldr	r3, [r7, #12]
 800790c:	f003 0308 	and.w	r3, r3, #8
 8007910:	2b00      	cmp	r3, #0
 8007912:	d01b      	beq.n	800794c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	681b      	ldr	r3, [r3, #0]
 8007918:	f06f 0208 	mvn.w	r2, #8
 800791c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	2204      	movs	r2, #4
 8007922:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	681b      	ldr	r3, [r3, #0]
 8007928:	69db      	ldr	r3, [r3, #28]
 800792a:	f003 0303 	and.w	r3, r3, #3
 800792e:	2b00      	cmp	r3, #0
 8007930:	d003      	beq.n	800793a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007932:	6878      	ldr	r0, [r7, #4]
 8007934:	f000 f9e0 	bl	8007cf8 <HAL_TIM_IC_CaptureCallback>
 8007938:	e005      	b.n	8007946 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800793a:	6878      	ldr	r0, [r7, #4]
 800793c:	f000 f9d2 	bl	8007ce4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007940:	6878      	ldr	r0, [r7, #4]
 8007942:	f000 f9e3 	bl	8007d0c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	2200      	movs	r2, #0
 800794a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800794c:	68bb      	ldr	r3, [r7, #8]
 800794e:	f003 0310 	and.w	r3, r3, #16
 8007952:	2b00      	cmp	r3, #0
 8007954:	d020      	beq.n	8007998 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8007956:	68fb      	ldr	r3, [r7, #12]
 8007958:	f003 0310 	and.w	r3, r3, #16
 800795c:	2b00      	cmp	r3, #0
 800795e:	d01b      	beq.n	8007998 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	681b      	ldr	r3, [r3, #0]
 8007964:	f06f 0210 	mvn.w	r2, #16
 8007968:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	2208      	movs	r2, #8
 800796e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	681b      	ldr	r3, [r3, #0]
 8007974:	69db      	ldr	r3, [r3, #28]
 8007976:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800797a:	2b00      	cmp	r3, #0
 800797c:	d003      	beq.n	8007986 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800797e:	6878      	ldr	r0, [r7, #4]
 8007980:	f000 f9ba 	bl	8007cf8 <HAL_TIM_IC_CaptureCallback>
 8007984:	e005      	b.n	8007992 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007986:	6878      	ldr	r0, [r7, #4]
 8007988:	f000 f9ac 	bl	8007ce4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800798c:	6878      	ldr	r0, [r7, #4]
 800798e:	f000 f9bd 	bl	8007d0c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	2200      	movs	r2, #0
 8007996:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8007998:	68bb      	ldr	r3, [r7, #8]
 800799a:	f003 0301 	and.w	r3, r3, #1
 800799e:	2b00      	cmp	r3, #0
 80079a0:	d00c      	beq.n	80079bc <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80079a2:	68fb      	ldr	r3, [r7, #12]
 80079a4:	f003 0301 	and.w	r3, r3, #1
 80079a8:	2b00      	cmp	r3, #0
 80079aa:	d007      	beq.n	80079bc <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	681b      	ldr	r3, [r3, #0]
 80079b0:	f06f 0201 	mvn.w	r2, #1
 80079b4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80079b6:	6878      	ldr	r0, [r7, #4]
 80079b8:	f7fa faf8 	bl	8001fac <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80079bc:	68bb      	ldr	r3, [r7, #8]
 80079be:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80079c2:	2b00      	cmp	r3, #0
 80079c4:	d104      	bne.n	80079d0 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80079c6:	68bb      	ldr	r3, [r7, #8]
 80079c8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80079cc:	2b00      	cmp	r3, #0
 80079ce:	d00c      	beq.n	80079ea <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80079d0:	68fb      	ldr	r3, [r7, #12]
 80079d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80079d6:	2b00      	cmp	r3, #0
 80079d8:	d007      	beq.n	80079ea <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	681b      	ldr	r3, [r3, #0]
 80079de:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 80079e2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80079e4:	6878      	ldr	r0, [r7, #4]
 80079e6:	f000 fb69 	bl	80080bc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80079ea:	68bb      	ldr	r3, [r7, #8]
 80079ec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80079f0:	2b00      	cmp	r3, #0
 80079f2:	d00c      	beq.n	8007a0e <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80079f4:	68fb      	ldr	r3, [r7, #12]
 80079f6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80079fa:	2b00      	cmp	r3, #0
 80079fc:	d007      	beq.n	8007a0e <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	681b      	ldr	r3, [r3, #0]
 8007a02:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8007a06:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8007a08:	6878      	ldr	r0, [r7, #4]
 8007a0a:	f000 fb61 	bl	80080d0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8007a0e:	68bb      	ldr	r3, [r7, #8]
 8007a10:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007a14:	2b00      	cmp	r3, #0
 8007a16:	d00c      	beq.n	8007a32 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8007a18:	68fb      	ldr	r3, [r7, #12]
 8007a1a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007a1e:	2b00      	cmp	r3, #0
 8007a20:	d007      	beq.n	8007a32 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	681b      	ldr	r3, [r3, #0]
 8007a26:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8007a2a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007a2c:	6878      	ldr	r0, [r7, #4]
 8007a2e:	f000 f977 	bl	8007d20 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8007a32:	68bb      	ldr	r3, [r7, #8]
 8007a34:	f003 0320 	and.w	r3, r3, #32
 8007a38:	2b00      	cmp	r3, #0
 8007a3a:	d00c      	beq.n	8007a56 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8007a3c:	68fb      	ldr	r3, [r7, #12]
 8007a3e:	f003 0320 	and.w	r3, r3, #32
 8007a42:	2b00      	cmp	r3, #0
 8007a44:	d007      	beq.n	8007a56 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	681b      	ldr	r3, [r3, #0]
 8007a4a:	f06f 0220 	mvn.w	r2, #32
 8007a4e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007a50:	6878      	ldr	r0, [r7, #4]
 8007a52:	f000 fb29 	bl	80080a8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 8007a56:	68bb      	ldr	r3, [r7, #8]
 8007a58:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007a5c:	2b00      	cmp	r3, #0
 8007a5e:	d00c      	beq.n	8007a7a <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 8007a60:	68fb      	ldr	r3, [r7, #12]
 8007a62:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007a66:	2b00      	cmp	r3, #0
 8007a68:	d007      	beq.n	8007a7a <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	681b      	ldr	r3, [r3, #0]
 8007a6e:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 8007a72:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8007a74:	6878      	ldr	r0, [r7, #4]
 8007a76:	f000 fb35 	bl	80080e4 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 8007a7a:	68bb      	ldr	r3, [r7, #8]
 8007a7c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007a80:	2b00      	cmp	r3, #0
 8007a82:	d00c      	beq.n	8007a9e <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 8007a84:	68fb      	ldr	r3, [r7, #12]
 8007a86:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007a8a:	2b00      	cmp	r3, #0
 8007a8c:	d007      	beq.n	8007a9e <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	681b      	ldr	r3, [r3, #0]
 8007a92:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 8007a96:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8007a98:	6878      	ldr	r0, [r7, #4]
 8007a9a:	f000 fb2d 	bl	80080f8 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 8007a9e:	68bb      	ldr	r3, [r7, #8]
 8007aa0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007aa4:	2b00      	cmp	r3, #0
 8007aa6:	d00c      	beq.n	8007ac2 <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 8007aa8:	68fb      	ldr	r3, [r7, #12]
 8007aaa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007aae:	2b00      	cmp	r3, #0
 8007ab0:	d007      	beq.n	8007ac2 <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	681b      	ldr	r3, [r3, #0]
 8007ab6:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 8007aba:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8007abc:	6878      	ldr	r0, [r7, #4]
 8007abe:	f000 fb25 	bl	800810c <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 8007ac2:	68bb      	ldr	r3, [r7, #8]
 8007ac4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007ac8:	2b00      	cmp	r3, #0
 8007aca:	d00c      	beq.n	8007ae6 <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 8007acc:	68fb      	ldr	r3, [r7, #12]
 8007ace:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007ad2:	2b00      	cmp	r3, #0
 8007ad4:	d007      	beq.n	8007ae6 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	681b      	ldr	r3, [r3, #0]
 8007ada:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 8007ade:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8007ae0:	6878      	ldr	r0, [r7, #4]
 8007ae2:	f000 fb1d 	bl	8008120 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007ae6:	bf00      	nop
 8007ae8:	3710      	adds	r7, #16
 8007aea:	46bd      	mov	sp, r7
 8007aec:	bd80      	pop	{r7, pc}
	...

08007af0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007af0:	b580      	push	{r7, lr}
 8007af2:	b084      	sub	sp, #16
 8007af4:	af00      	add	r7, sp, #0
 8007af6:	6078      	str	r0, [r7, #4]
 8007af8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007afa:	2300      	movs	r3, #0
 8007afc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007b04:	2b01      	cmp	r3, #1
 8007b06:	d101      	bne.n	8007b0c <HAL_TIM_ConfigClockSource+0x1c>
 8007b08:	2302      	movs	r3, #2
 8007b0a:	e0de      	b.n	8007cca <HAL_TIM_ConfigClockSource+0x1da>
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	2201      	movs	r2, #1
 8007b10:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	2202      	movs	r2, #2
 8007b18:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	681b      	ldr	r3, [r3, #0]
 8007b20:	689b      	ldr	r3, [r3, #8]
 8007b22:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007b24:	68bb      	ldr	r3, [r7, #8]
 8007b26:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 8007b2a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8007b2e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007b30:	68bb      	ldr	r3, [r7, #8]
 8007b32:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007b36:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	681b      	ldr	r3, [r3, #0]
 8007b3c:	68ba      	ldr	r2, [r7, #8]
 8007b3e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007b40:	683b      	ldr	r3, [r7, #0]
 8007b42:	681b      	ldr	r3, [r3, #0]
 8007b44:	4a63      	ldr	r2, [pc, #396]	@ (8007cd4 <HAL_TIM_ConfigClockSource+0x1e4>)
 8007b46:	4293      	cmp	r3, r2
 8007b48:	f000 80a9 	beq.w	8007c9e <HAL_TIM_ConfigClockSource+0x1ae>
 8007b4c:	4a61      	ldr	r2, [pc, #388]	@ (8007cd4 <HAL_TIM_ConfigClockSource+0x1e4>)
 8007b4e:	4293      	cmp	r3, r2
 8007b50:	f200 80ae 	bhi.w	8007cb0 <HAL_TIM_ConfigClockSource+0x1c0>
 8007b54:	4a60      	ldr	r2, [pc, #384]	@ (8007cd8 <HAL_TIM_ConfigClockSource+0x1e8>)
 8007b56:	4293      	cmp	r3, r2
 8007b58:	f000 80a1 	beq.w	8007c9e <HAL_TIM_ConfigClockSource+0x1ae>
 8007b5c:	4a5e      	ldr	r2, [pc, #376]	@ (8007cd8 <HAL_TIM_ConfigClockSource+0x1e8>)
 8007b5e:	4293      	cmp	r3, r2
 8007b60:	f200 80a6 	bhi.w	8007cb0 <HAL_TIM_ConfigClockSource+0x1c0>
 8007b64:	4a5d      	ldr	r2, [pc, #372]	@ (8007cdc <HAL_TIM_ConfigClockSource+0x1ec>)
 8007b66:	4293      	cmp	r3, r2
 8007b68:	f000 8099 	beq.w	8007c9e <HAL_TIM_ConfigClockSource+0x1ae>
 8007b6c:	4a5b      	ldr	r2, [pc, #364]	@ (8007cdc <HAL_TIM_ConfigClockSource+0x1ec>)
 8007b6e:	4293      	cmp	r3, r2
 8007b70:	f200 809e 	bhi.w	8007cb0 <HAL_TIM_ConfigClockSource+0x1c0>
 8007b74:	4a5a      	ldr	r2, [pc, #360]	@ (8007ce0 <HAL_TIM_ConfigClockSource+0x1f0>)
 8007b76:	4293      	cmp	r3, r2
 8007b78:	f000 8091 	beq.w	8007c9e <HAL_TIM_ConfigClockSource+0x1ae>
 8007b7c:	4a58      	ldr	r2, [pc, #352]	@ (8007ce0 <HAL_TIM_ConfigClockSource+0x1f0>)
 8007b7e:	4293      	cmp	r3, r2
 8007b80:	f200 8096 	bhi.w	8007cb0 <HAL_TIM_ConfigClockSource+0x1c0>
 8007b84:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8007b88:	f000 8089 	beq.w	8007c9e <HAL_TIM_ConfigClockSource+0x1ae>
 8007b8c:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8007b90:	f200 808e 	bhi.w	8007cb0 <HAL_TIM_ConfigClockSource+0x1c0>
 8007b94:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007b98:	d03e      	beq.n	8007c18 <HAL_TIM_ConfigClockSource+0x128>
 8007b9a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007b9e:	f200 8087 	bhi.w	8007cb0 <HAL_TIM_ConfigClockSource+0x1c0>
 8007ba2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007ba6:	f000 8086 	beq.w	8007cb6 <HAL_TIM_ConfigClockSource+0x1c6>
 8007baa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007bae:	d87f      	bhi.n	8007cb0 <HAL_TIM_ConfigClockSource+0x1c0>
 8007bb0:	2b70      	cmp	r3, #112	@ 0x70
 8007bb2:	d01a      	beq.n	8007bea <HAL_TIM_ConfigClockSource+0xfa>
 8007bb4:	2b70      	cmp	r3, #112	@ 0x70
 8007bb6:	d87b      	bhi.n	8007cb0 <HAL_TIM_ConfigClockSource+0x1c0>
 8007bb8:	2b60      	cmp	r3, #96	@ 0x60
 8007bba:	d050      	beq.n	8007c5e <HAL_TIM_ConfigClockSource+0x16e>
 8007bbc:	2b60      	cmp	r3, #96	@ 0x60
 8007bbe:	d877      	bhi.n	8007cb0 <HAL_TIM_ConfigClockSource+0x1c0>
 8007bc0:	2b50      	cmp	r3, #80	@ 0x50
 8007bc2:	d03c      	beq.n	8007c3e <HAL_TIM_ConfigClockSource+0x14e>
 8007bc4:	2b50      	cmp	r3, #80	@ 0x50
 8007bc6:	d873      	bhi.n	8007cb0 <HAL_TIM_ConfigClockSource+0x1c0>
 8007bc8:	2b40      	cmp	r3, #64	@ 0x40
 8007bca:	d058      	beq.n	8007c7e <HAL_TIM_ConfigClockSource+0x18e>
 8007bcc:	2b40      	cmp	r3, #64	@ 0x40
 8007bce:	d86f      	bhi.n	8007cb0 <HAL_TIM_ConfigClockSource+0x1c0>
 8007bd0:	2b30      	cmp	r3, #48	@ 0x30
 8007bd2:	d064      	beq.n	8007c9e <HAL_TIM_ConfigClockSource+0x1ae>
 8007bd4:	2b30      	cmp	r3, #48	@ 0x30
 8007bd6:	d86b      	bhi.n	8007cb0 <HAL_TIM_ConfigClockSource+0x1c0>
 8007bd8:	2b20      	cmp	r3, #32
 8007bda:	d060      	beq.n	8007c9e <HAL_TIM_ConfigClockSource+0x1ae>
 8007bdc:	2b20      	cmp	r3, #32
 8007bde:	d867      	bhi.n	8007cb0 <HAL_TIM_ConfigClockSource+0x1c0>
 8007be0:	2b00      	cmp	r3, #0
 8007be2:	d05c      	beq.n	8007c9e <HAL_TIM_ConfigClockSource+0x1ae>
 8007be4:	2b10      	cmp	r3, #16
 8007be6:	d05a      	beq.n	8007c9e <HAL_TIM_ConfigClockSource+0x1ae>
 8007be8:	e062      	b.n	8007cb0 <HAL_TIM_ConfigClockSource+0x1c0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007bee:	683b      	ldr	r3, [r7, #0]
 8007bf0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007bf2:	683b      	ldr	r3, [r7, #0]
 8007bf4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007bf6:	683b      	ldr	r3, [r7, #0]
 8007bf8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007bfa:	f000 f9b3 	bl	8007f64 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	681b      	ldr	r3, [r3, #0]
 8007c02:	689b      	ldr	r3, [r3, #8]
 8007c04:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007c06:	68bb      	ldr	r3, [r7, #8]
 8007c08:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8007c0c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	681b      	ldr	r3, [r3, #0]
 8007c12:	68ba      	ldr	r2, [r7, #8]
 8007c14:	609a      	str	r2, [r3, #8]
      break;
 8007c16:	e04f      	b.n	8007cb8 <HAL_TIM_ConfigClockSource+0x1c8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007c1c:	683b      	ldr	r3, [r7, #0]
 8007c1e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007c20:	683b      	ldr	r3, [r7, #0]
 8007c22:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007c24:	683b      	ldr	r3, [r7, #0]
 8007c26:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007c28:	f000 f99c 	bl	8007f64 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	681b      	ldr	r3, [r3, #0]
 8007c30:	689a      	ldr	r2, [r3, #8]
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	681b      	ldr	r3, [r3, #0]
 8007c36:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007c3a:	609a      	str	r2, [r3, #8]
      break;
 8007c3c:	e03c      	b.n	8007cb8 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007c42:	683b      	ldr	r3, [r7, #0]
 8007c44:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007c46:	683b      	ldr	r3, [r7, #0]
 8007c48:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007c4a:	461a      	mov	r2, r3
 8007c4c:	f000 f90e 	bl	8007e6c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	681b      	ldr	r3, [r3, #0]
 8007c54:	2150      	movs	r1, #80	@ 0x50
 8007c56:	4618      	mov	r0, r3
 8007c58:	f000 f967 	bl	8007f2a <TIM_ITRx_SetConfig>
      break;
 8007c5c:	e02c      	b.n	8007cb8 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007c62:	683b      	ldr	r3, [r7, #0]
 8007c64:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007c66:	683b      	ldr	r3, [r7, #0]
 8007c68:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8007c6a:	461a      	mov	r2, r3
 8007c6c:	f000 f92d 	bl	8007eca <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	681b      	ldr	r3, [r3, #0]
 8007c74:	2160      	movs	r1, #96	@ 0x60
 8007c76:	4618      	mov	r0, r3
 8007c78:	f000 f957 	bl	8007f2a <TIM_ITRx_SetConfig>
      break;
 8007c7c:	e01c      	b.n	8007cb8 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007c82:	683b      	ldr	r3, [r7, #0]
 8007c84:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007c86:	683b      	ldr	r3, [r7, #0]
 8007c88:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007c8a:	461a      	mov	r2, r3
 8007c8c:	f000 f8ee 	bl	8007e6c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	681b      	ldr	r3, [r3, #0]
 8007c94:	2140      	movs	r1, #64	@ 0x40
 8007c96:	4618      	mov	r0, r3
 8007c98:	f000 f947 	bl	8007f2a <TIM_ITRx_SetConfig>
      break;
 8007c9c:	e00c      	b.n	8007cb8 <HAL_TIM_ConfigClockSource+0x1c8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	681a      	ldr	r2, [r3, #0]
 8007ca2:	683b      	ldr	r3, [r7, #0]
 8007ca4:	681b      	ldr	r3, [r3, #0]
 8007ca6:	4619      	mov	r1, r3
 8007ca8:	4610      	mov	r0, r2
 8007caa:	f000 f93e 	bl	8007f2a <TIM_ITRx_SetConfig>
      break;
 8007cae:	e003      	b.n	8007cb8 <HAL_TIM_ConfigClockSource+0x1c8>
    }

    default:
      status = HAL_ERROR;
 8007cb0:	2301      	movs	r3, #1
 8007cb2:	73fb      	strb	r3, [r7, #15]
      break;
 8007cb4:	e000      	b.n	8007cb8 <HAL_TIM_ConfigClockSource+0x1c8>
      break;
 8007cb6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	2201      	movs	r2, #1
 8007cbc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	2200      	movs	r2, #0
 8007cc4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007cc8:	7bfb      	ldrb	r3, [r7, #15]
}
 8007cca:	4618      	mov	r0, r3
 8007ccc:	3710      	adds	r7, #16
 8007cce:	46bd      	mov	sp, r7
 8007cd0:	bd80      	pop	{r7, pc}
 8007cd2:	bf00      	nop
 8007cd4:	00100070 	.word	0x00100070
 8007cd8:	00100040 	.word	0x00100040
 8007cdc:	00100030 	.word	0x00100030
 8007ce0:	00100020 	.word	0x00100020

08007ce4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007ce4:	b480      	push	{r7}
 8007ce6:	b083      	sub	sp, #12
 8007ce8:	af00      	add	r7, sp, #0
 8007cea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007cec:	bf00      	nop
 8007cee:	370c      	adds	r7, #12
 8007cf0:	46bd      	mov	sp, r7
 8007cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cf6:	4770      	bx	lr

08007cf8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007cf8:	b480      	push	{r7}
 8007cfa:	b083      	sub	sp, #12
 8007cfc:	af00      	add	r7, sp, #0
 8007cfe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007d00:	bf00      	nop
 8007d02:	370c      	adds	r7, #12
 8007d04:	46bd      	mov	sp, r7
 8007d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d0a:	4770      	bx	lr

08007d0c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007d0c:	b480      	push	{r7}
 8007d0e:	b083      	sub	sp, #12
 8007d10:	af00      	add	r7, sp, #0
 8007d12:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007d14:	bf00      	nop
 8007d16:	370c      	adds	r7, #12
 8007d18:	46bd      	mov	sp, r7
 8007d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d1e:	4770      	bx	lr

08007d20 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007d20:	b480      	push	{r7}
 8007d22:	b083      	sub	sp, #12
 8007d24:	af00      	add	r7, sp, #0
 8007d26:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007d28:	bf00      	nop
 8007d2a:	370c      	adds	r7, #12
 8007d2c:	46bd      	mov	sp, r7
 8007d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d32:	4770      	bx	lr

08007d34 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007d34:	b480      	push	{r7}
 8007d36:	b085      	sub	sp, #20
 8007d38:	af00      	add	r7, sp, #0
 8007d3a:	6078      	str	r0, [r7, #4]
 8007d3c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	681b      	ldr	r3, [r3, #0]
 8007d42:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	4a42      	ldr	r2, [pc, #264]	@ (8007e50 <TIM_Base_SetConfig+0x11c>)
 8007d48:	4293      	cmp	r3, r2
 8007d4a:	d00f      	beq.n	8007d6c <TIM_Base_SetConfig+0x38>
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007d52:	d00b      	beq.n	8007d6c <TIM_Base_SetConfig+0x38>
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	4a3f      	ldr	r2, [pc, #252]	@ (8007e54 <TIM_Base_SetConfig+0x120>)
 8007d58:	4293      	cmp	r3, r2
 8007d5a:	d007      	beq.n	8007d6c <TIM_Base_SetConfig+0x38>
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	4a3e      	ldr	r2, [pc, #248]	@ (8007e58 <TIM_Base_SetConfig+0x124>)
 8007d60:	4293      	cmp	r3, r2
 8007d62:	d003      	beq.n	8007d6c <TIM_Base_SetConfig+0x38>
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	4a3d      	ldr	r2, [pc, #244]	@ (8007e5c <TIM_Base_SetConfig+0x128>)
 8007d68:	4293      	cmp	r3, r2
 8007d6a:	d108      	bne.n	8007d7e <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007d6c:	68fb      	ldr	r3, [r7, #12]
 8007d6e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007d72:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007d74:	683b      	ldr	r3, [r7, #0]
 8007d76:	685b      	ldr	r3, [r3, #4]
 8007d78:	68fa      	ldr	r2, [r7, #12]
 8007d7a:	4313      	orrs	r3, r2
 8007d7c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	4a33      	ldr	r2, [pc, #204]	@ (8007e50 <TIM_Base_SetConfig+0x11c>)
 8007d82:	4293      	cmp	r3, r2
 8007d84:	d01b      	beq.n	8007dbe <TIM_Base_SetConfig+0x8a>
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007d8c:	d017      	beq.n	8007dbe <TIM_Base_SetConfig+0x8a>
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	4a30      	ldr	r2, [pc, #192]	@ (8007e54 <TIM_Base_SetConfig+0x120>)
 8007d92:	4293      	cmp	r3, r2
 8007d94:	d013      	beq.n	8007dbe <TIM_Base_SetConfig+0x8a>
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	4a2f      	ldr	r2, [pc, #188]	@ (8007e58 <TIM_Base_SetConfig+0x124>)
 8007d9a:	4293      	cmp	r3, r2
 8007d9c:	d00f      	beq.n	8007dbe <TIM_Base_SetConfig+0x8a>
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	4a2e      	ldr	r2, [pc, #184]	@ (8007e5c <TIM_Base_SetConfig+0x128>)
 8007da2:	4293      	cmp	r3, r2
 8007da4:	d00b      	beq.n	8007dbe <TIM_Base_SetConfig+0x8a>
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	4a2d      	ldr	r2, [pc, #180]	@ (8007e60 <TIM_Base_SetConfig+0x12c>)
 8007daa:	4293      	cmp	r3, r2
 8007dac:	d007      	beq.n	8007dbe <TIM_Base_SetConfig+0x8a>
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	4a2c      	ldr	r2, [pc, #176]	@ (8007e64 <TIM_Base_SetConfig+0x130>)
 8007db2:	4293      	cmp	r3, r2
 8007db4:	d003      	beq.n	8007dbe <TIM_Base_SetConfig+0x8a>
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	4a2b      	ldr	r2, [pc, #172]	@ (8007e68 <TIM_Base_SetConfig+0x134>)
 8007dba:	4293      	cmp	r3, r2
 8007dbc:	d108      	bne.n	8007dd0 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007dbe:	68fb      	ldr	r3, [r7, #12]
 8007dc0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007dc4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007dc6:	683b      	ldr	r3, [r7, #0]
 8007dc8:	68db      	ldr	r3, [r3, #12]
 8007dca:	68fa      	ldr	r2, [r7, #12]
 8007dcc:	4313      	orrs	r3, r2
 8007dce:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007dd0:	68fb      	ldr	r3, [r7, #12]
 8007dd2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8007dd6:	683b      	ldr	r3, [r7, #0]
 8007dd8:	695b      	ldr	r3, [r3, #20]
 8007dda:	4313      	orrs	r3, r2
 8007ddc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	68fa      	ldr	r2, [r7, #12]
 8007de2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007de4:	683b      	ldr	r3, [r7, #0]
 8007de6:	689a      	ldr	r2, [r3, #8]
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007dec:	683b      	ldr	r3, [r7, #0]
 8007dee:	681a      	ldr	r2, [r3, #0]
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	4a16      	ldr	r2, [pc, #88]	@ (8007e50 <TIM_Base_SetConfig+0x11c>)
 8007df8:	4293      	cmp	r3, r2
 8007dfa:	d00f      	beq.n	8007e1c <TIM_Base_SetConfig+0xe8>
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	4a17      	ldr	r2, [pc, #92]	@ (8007e5c <TIM_Base_SetConfig+0x128>)
 8007e00:	4293      	cmp	r3, r2
 8007e02:	d00b      	beq.n	8007e1c <TIM_Base_SetConfig+0xe8>
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	4a16      	ldr	r2, [pc, #88]	@ (8007e60 <TIM_Base_SetConfig+0x12c>)
 8007e08:	4293      	cmp	r3, r2
 8007e0a:	d007      	beq.n	8007e1c <TIM_Base_SetConfig+0xe8>
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	4a15      	ldr	r2, [pc, #84]	@ (8007e64 <TIM_Base_SetConfig+0x130>)
 8007e10:	4293      	cmp	r3, r2
 8007e12:	d003      	beq.n	8007e1c <TIM_Base_SetConfig+0xe8>
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	4a14      	ldr	r2, [pc, #80]	@ (8007e68 <TIM_Base_SetConfig+0x134>)
 8007e18:	4293      	cmp	r3, r2
 8007e1a:	d103      	bne.n	8007e24 <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007e1c:	683b      	ldr	r3, [r7, #0]
 8007e1e:	691a      	ldr	r2, [r3, #16]
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	2201      	movs	r2, #1
 8007e28:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	691b      	ldr	r3, [r3, #16]
 8007e2e:	f003 0301 	and.w	r3, r3, #1
 8007e32:	2b01      	cmp	r3, #1
 8007e34:	d105      	bne.n	8007e42 <TIM_Base_SetConfig+0x10e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	691b      	ldr	r3, [r3, #16]
 8007e3a:	f023 0201 	bic.w	r2, r3, #1
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	611a      	str	r2, [r3, #16]
  }
}
 8007e42:	bf00      	nop
 8007e44:	3714      	adds	r7, #20
 8007e46:	46bd      	mov	sp, r7
 8007e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e4c:	4770      	bx	lr
 8007e4e:	bf00      	nop
 8007e50:	40012c00 	.word	0x40012c00
 8007e54:	40000400 	.word	0x40000400
 8007e58:	40000800 	.word	0x40000800
 8007e5c:	40013400 	.word	0x40013400
 8007e60:	40014000 	.word	0x40014000
 8007e64:	40014400 	.word	0x40014400
 8007e68:	40014800 	.word	0x40014800

08007e6c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007e6c:	b480      	push	{r7}
 8007e6e:	b087      	sub	sp, #28
 8007e70:	af00      	add	r7, sp, #0
 8007e72:	60f8      	str	r0, [r7, #12]
 8007e74:	60b9      	str	r1, [r7, #8]
 8007e76:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007e78:	68fb      	ldr	r3, [r7, #12]
 8007e7a:	6a1b      	ldr	r3, [r3, #32]
 8007e7c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007e7e:	68fb      	ldr	r3, [r7, #12]
 8007e80:	6a1b      	ldr	r3, [r3, #32]
 8007e82:	f023 0201 	bic.w	r2, r3, #1
 8007e86:	68fb      	ldr	r3, [r7, #12]
 8007e88:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007e8a:	68fb      	ldr	r3, [r7, #12]
 8007e8c:	699b      	ldr	r3, [r3, #24]
 8007e8e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007e90:	693b      	ldr	r3, [r7, #16]
 8007e92:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007e96:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	011b      	lsls	r3, r3, #4
 8007e9c:	693a      	ldr	r2, [r7, #16]
 8007e9e:	4313      	orrs	r3, r2
 8007ea0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007ea2:	697b      	ldr	r3, [r7, #20]
 8007ea4:	f023 030a 	bic.w	r3, r3, #10
 8007ea8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007eaa:	697a      	ldr	r2, [r7, #20]
 8007eac:	68bb      	ldr	r3, [r7, #8]
 8007eae:	4313      	orrs	r3, r2
 8007eb0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007eb2:	68fb      	ldr	r3, [r7, #12]
 8007eb4:	693a      	ldr	r2, [r7, #16]
 8007eb6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007eb8:	68fb      	ldr	r3, [r7, #12]
 8007eba:	697a      	ldr	r2, [r7, #20]
 8007ebc:	621a      	str	r2, [r3, #32]
}
 8007ebe:	bf00      	nop
 8007ec0:	371c      	adds	r7, #28
 8007ec2:	46bd      	mov	sp, r7
 8007ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ec8:	4770      	bx	lr

08007eca <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007eca:	b480      	push	{r7}
 8007ecc:	b087      	sub	sp, #28
 8007ece:	af00      	add	r7, sp, #0
 8007ed0:	60f8      	str	r0, [r7, #12]
 8007ed2:	60b9      	str	r1, [r7, #8]
 8007ed4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8007ed6:	68fb      	ldr	r3, [r7, #12]
 8007ed8:	6a1b      	ldr	r3, [r3, #32]
 8007eda:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007edc:	68fb      	ldr	r3, [r7, #12]
 8007ede:	6a1b      	ldr	r3, [r3, #32]
 8007ee0:	f023 0210 	bic.w	r2, r3, #16
 8007ee4:	68fb      	ldr	r3, [r7, #12]
 8007ee6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007ee8:	68fb      	ldr	r3, [r7, #12]
 8007eea:	699b      	ldr	r3, [r3, #24]
 8007eec:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007eee:	693b      	ldr	r3, [r7, #16]
 8007ef0:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007ef4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	031b      	lsls	r3, r3, #12
 8007efa:	693a      	ldr	r2, [r7, #16]
 8007efc:	4313      	orrs	r3, r2
 8007efe:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007f00:	697b      	ldr	r3, [r7, #20]
 8007f02:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8007f06:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007f08:	68bb      	ldr	r3, [r7, #8]
 8007f0a:	011b      	lsls	r3, r3, #4
 8007f0c:	697a      	ldr	r2, [r7, #20]
 8007f0e:	4313      	orrs	r3, r2
 8007f10:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007f12:	68fb      	ldr	r3, [r7, #12]
 8007f14:	693a      	ldr	r2, [r7, #16]
 8007f16:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007f18:	68fb      	ldr	r3, [r7, #12]
 8007f1a:	697a      	ldr	r2, [r7, #20]
 8007f1c:	621a      	str	r2, [r3, #32]
}
 8007f1e:	bf00      	nop
 8007f20:	371c      	adds	r7, #28
 8007f22:	46bd      	mov	sp, r7
 8007f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f28:	4770      	bx	lr

08007f2a <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007f2a:	b480      	push	{r7}
 8007f2c:	b085      	sub	sp, #20
 8007f2e:	af00      	add	r7, sp, #0
 8007f30:	6078      	str	r0, [r7, #4]
 8007f32:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	689b      	ldr	r3, [r3, #8]
 8007f38:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007f3a:	68fb      	ldr	r3, [r7, #12]
 8007f3c:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8007f40:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007f44:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007f46:	683a      	ldr	r2, [r7, #0]
 8007f48:	68fb      	ldr	r3, [r7, #12]
 8007f4a:	4313      	orrs	r3, r2
 8007f4c:	f043 0307 	orr.w	r3, r3, #7
 8007f50:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	68fa      	ldr	r2, [r7, #12]
 8007f56:	609a      	str	r2, [r3, #8]
}
 8007f58:	bf00      	nop
 8007f5a:	3714      	adds	r7, #20
 8007f5c:	46bd      	mov	sp, r7
 8007f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f62:	4770      	bx	lr

08007f64 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007f64:	b480      	push	{r7}
 8007f66:	b087      	sub	sp, #28
 8007f68:	af00      	add	r7, sp, #0
 8007f6a:	60f8      	str	r0, [r7, #12]
 8007f6c:	60b9      	str	r1, [r7, #8]
 8007f6e:	607a      	str	r2, [r7, #4]
 8007f70:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007f72:	68fb      	ldr	r3, [r7, #12]
 8007f74:	689b      	ldr	r3, [r3, #8]
 8007f76:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007f78:	697b      	ldr	r3, [r7, #20]
 8007f7a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007f7e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007f80:	683b      	ldr	r3, [r7, #0]
 8007f82:	021a      	lsls	r2, r3, #8
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	431a      	orrs	r2, r3
 8007f88:	68bb      	ldr	r3, [r7, #8]
 8007f8a:	4313      	orrs	r3, r2
 8007f8c:	697a      	ldr	r2, [r7, #20]
 8007f8e:	4313      	orrs	r3, r2
 8007f90:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007f92:	68fb      	ldr	r3, [r7, #12]
 8007f94:	697a      	ldr	r2, [r7, #20]
 8007f96:	609a      	str	r2, [r3, #8]
}
 8007f98:	bf00      	nop
 8007f9a:	371c      	adds	r7, #28
 8007f9c:	46bd      	mov	sp, r7
 8007f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fa2:	4770      	bx	lr

08007fa4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007fa4:	b480      	push	{r7}
 8007fa6:	b085      	sub	sp, #20
 8007fa8:	af00      	add	r7, sp, #0
 8007faa:	6078      	str	r0, [r7, #4]
 8007fac:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007fb4:	2b01      	cmp	r3, #1
 8007fb6:	d101      	bne.n	8007fbc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007fb8:	2302      	movs	r3, #2
 8007fba:	e065      	b.n	8008088 <HAL_TIMEx_MasterConfigSynchronization+0xe4>
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	2201      	movs	r2, #1
 8007fc0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	2202      	movs	r2, #2
 8007fc8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	681b      	ldr	r3, [r3, #0]
 8007fd0:	685b      	ldr	r3, [r3, #4]
 8007fd2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	681b      	ldr	r3, [r3, #0]
 8007fd8:	689b      	ldr	r3, [r3, #8]
 8007fda:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	681b      	ldr	r3, [r3, #0]
 8007fe0:	4a2c      	ldr	r2, [pc, #176]	@ (8008094 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8007fe2:	4293      	cmp	r3, r2
 8007fe4:	d004      	beq.n	8007ff0 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	681b      	ldr	r3, [r3, #0]
 8007fea:	4a2b      	ldr	r2, [pc, #172]	@ (8008098 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8007fec:	4293      	cmp	r3, r2
 8007fee:	d108      	bne.n	8008002 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8007ff0:	68fb      	ldr	r3, [r7, #12]
 8007ff2:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8007ff6:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8007ff8:	683b      	ldr	r3, [r7, #0]
 8007ffa:	685b      	ldr	r3, [r3, #4]
 8007ffc:	68fa      	ldr	r2, [r7, #12]
 8007ffe:	4313      	orrs	r3, r2
 8008000:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008002:	68fb      	ldr	r3, [r7, #12]
 8008004:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8008008:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800800c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800800e:	683b      	ldr	r3, [r7, #0]
 8008010:	681b      	ldr	r3, [r3, #0]
 8008012:	68fa      	ldr	r2, [r7, #12]
 8008014:	4313      	orrs	r3, r2
 8008016:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	681b      	ldr	r3, [r3, #0]
 800801c:	68fa      	ldr	r2, [r7, #12]
 800801e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	681b      	ldr	r3, [r3, #0]
 8008024:	4a1b      	ldr	r2, [pc, #108]	@ (8008094 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8008026:	4293      	cmp	r3, r2
 8008028:	d018      	beq.n	800805c <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	681b      	ldr	r3, [r3, #0]
 800802e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008032:	d013      	beq.n	800805c <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	681b      	ldr	r3, [r3, #0]
 8008038:	4a18      	ldr	r2, [pc, #96]	@ (800809c <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800803a:	4293      	cmp	r3, r2
 800803c:	d00e      	beq.n	800805c <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	681b      	ldr	r3, [r3, #0]
 8008042:	4a17      	ldr	r2, [pc, #92]	@ (80080a0 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8008044:	4293      	cmp	r3, r2
 8008046:	d009      	beq.n	800805c <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	681b      	ldr	r3, [r3, #0]
 800804c:	4a12      	ldr	r2, [pc, #72]	@ (8008098 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800804e:	4293      	cmp	r3, r2
 8008050:	d004      	beq.n	800805c <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	681b      	ldr	r3, [r3, #0]
 8008056:	4a13      	ldr	r2, [pc, #76]	@ (80080a4 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8008058:	4293      	cmp	r3, r2
 800805a:	d10c      	bne.n	8008076 <HAL_TIMEx_MasterConfigSynchronization+0xd2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800805c:	68bb      	ldr	r3, [r7, #8]
 800805e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008062:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008064:	683b      	ldr	r3, [r7, #0]
 8008066:	689b      	ldr	r3, [r3, #8]
 8008068:	68ba      	ldr	r2, [r7, #8]
 800806a:	4313      	orrs	r3, r2
 800806c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	681b      	ldr	r3, [r3, #0]
 8008072:	68ba      	ldr	r2, [r7, #8]
 8008074:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	2201      	movs	r2, #1
 800807a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	2200      	movs	r2, #0
 8008082:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8008086:	2300      	movs	r3, #0
}
 8008088:	4618      	mov	r0, r3
 800808a:	3714      	adds	r7, #20
 800808c:	46bd      	mov	sp, r7
 800808e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008092:	4770      	bx	lr
 8008094:	40012c00 	.word	0x40012c00
 8008098:	40013400 	.word	0x40013400
 800809c:	40000400 	.word	0x40000400
 80080a0:	40000800 	.word	0x40000800
 80080a4:	40014000 	.word	0x40014000

080080a8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80080a8:	b480      	push	{r7}
 80080aa:	b083      	sub	sp, #12
 80080ac:	af00      	add	r7, sp, #0
 80080ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80080b0:	bf00      	nop
 80080b2:	370c      	adds	r7, #12
 80080b4:	46bd      	mov	sp, r7
 80080b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080ba:	4770      	bx	lr

080080bc <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80080bc:	b480      	push	{r7}
 80080be:	b083      	sub	sp, #12
 80080c0:	af00      	add	r7, sp, #0
 80080c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80080c4:	bf00      	nop
 80080c6:	370c      	adds	r7, #12
 80080c8:	46bd      	mov	sp, r7
 80080ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080ce:	4770      	bx	lr

080080d0 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80080d0:	b480      	push	{r7}
 80080d2:	b083      	sub	sp, #12
 80080d4:	af00      	add	r7, sp, #0
 80080d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80080d8:	bf00      	nop
 80080da:	370c      	adds	r7, #12
 80080dc:	46bd      	mov	sp, r7
 80080de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080e2:	4770      	bx	lr

080080e4 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 80080e4:	b480      	push	{r7}
 80080e6:	b083      	sub	sp, #12
 80080e8:	af00      	add	r7, sp, #0
 80080ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 80080ec:	bf00      	nop
 80080ee:	370c      	adds	r7, #12
 80080f0:	46bd      	mov	sp, r7
 80080f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080f6:	4770      	bx	lr

080080f8 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 80080f8:	b480      	push	{r7}
 80080fa:	b083      	sub	sp, #12
 80080fc:	af00      	add	r7, sp, #0
 80080fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8008100:	bf00      	nop
 8008102:	370c      	adds	r7, #12
 8008104:	46bd      	mov	sp, r7
 8008106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800810a:	4770      	bx	lr

0800810c <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 800810c:	b480      	push	{r7}
 800810e:	b083      	sub	sp, #12
 8008110:	af00      	add	r7, sp, #0
 8008112:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8008114:	bf00      	nop
 8008116:	370c      	adds	r7, #12
 8008118:	46bd      	mov	sp, r7
 800811a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800811e:	4770      	bx	lr

08008120 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8008120:	b480      	push	{r7}
 8008122:	b083      	sub	sp, #12
 8008124:	af00      	add	r7, sp, #0
 8008126:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8008128:	bf00      	nop
 800812a:	370c      	adds	r7, #12
 800812c:	46bd      	mov	sp, r7
 800812e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008132:	4770      	bx	lr

08008134 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008134:	b580      	push	{r7, lr}
 8008136:	b082      	sub	sp, #8
 8008138:	af00      	add	r7, sp, #0
 800813a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	2b00      	cmp	r3, #0
 8008140:	d101      	bne.n	8008146 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008142:	2301      	movs	r3, #1
 8008144:	e042      	b.n	80081cc <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800814c:	2b00      	cmp	r3, #0
 800814e:	d106      	bne.n	800815e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	2200      	movs	r2, #0
 8008154:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008158:	6878      	ldr	r0, [r7, #4]
 800815a:	f7fc fd33 	bl	8004bc4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	2224      	movs	r2, #36	@ 0x24
 8008162:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	681b      	ldr	r3, [r3, #0]
 800816a:	681a      	ldr	r2, [r3, #0]
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	681b      	ldr	r3, [r3, #0]
 8008170:	f022 0201 	bic.w	r2, r2, #1
 8008174:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800817a:	2b00      	cmp	r3, #0
 800817c:	d002      	beq.n	8008184 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800817e:	6878      	ldr	r0, [r7, #4]
 8008180:	f000 fca2 	bl	8008ac8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8008184:	6878      	ldr	r0, [r7, #4]
 8008186:	f000 f9d3 	bl	8008530 <UART_SetConfig>
 800818a:	4603      	mov	r3, r0
 800818c:	2b01      	cmp	r3, #1
 800818e:	d101      	bne.n	8008194 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8008190:	2301      	movs	r3, #1
 8008192:	e01b      	b.n	80081cc <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	681b      	ldr	r3, [r3, #0]
 8008198:	685a      	ldr	r2, [r3, #4]
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	681b      	ldr	r3, [r3, #0]
 800819e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80081a2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	681b      	ldr	r3, [r3, #0]
 80081a8:	689a      	ldr	r2, [r3, #8]
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	681b      	ldr	r3, [r3, #0]
 80081ae:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80081b2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	681b      	ldr	r3, [r3, #0]
 80081b8:	681a      	ldr	r2, [r3, #0]
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	681b      	ldr	r3, [r3, #0]
 80081be:	f042 0201 	orr.w	r2, r2, #1
 80081c2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80081c4:	6878      	ldr	r0, [r7, #4]
 80081c6:	f000 fd21 	bl	8008c0c <UART_CheckIdleState>
 80081ca:	4603      	mov	r3, r0
}
 80081cc:	4618      	mov	r0, r3
 80081ce:	3708      	adds	r7, #8
 80081d0:	46bd      	mov	sp, r7
 80081d2:	bd80      	pop	{r7, pc}

080081d4 <HAL_HalfDuplex_Init>:
  *        parameters in the UART_InitTypeDef and creates the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_Init(UART_HandleTypeDef *huart)
{
 80081d4:	b580      	push	{r7, lr}
 80081d6:	b082      	sub	sp, #8
 80081d8:	af00      	add	r7, sp, #0
 80081da:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	2b00      	cmp	r3, #0
 80081e0:	d101      	bne.n	80081e6 <HAL_HalfDuplex_Init+0x12>
  {
    return HAL_ERROR;
 80081e2:	2301      	movs	r3, #1
 80081e4:	e04a      	b.n	800827c <HAL_HalfDuplex_Init+0xa8>
  }

  /* Check UART instance */
  assert_param(IS_UART_HALFDUPLEX_INSTANCE(huart->Instance));

  if (huart->gState == HAL_UART_STATE_RESET)
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80081ec:	2b00      	cmp	r3, #0
 80081ee:	d106      	bne.n	80081fe <HAL_HalfDuplex_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	2200      	movs	r2, #0
 80081f4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80081f8:	6878      	ldr	r0, [r7, #4]
 80081fa:	f7fc fce3 	bl	8004bc4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	2224      	movs	r2, #36	@ 0x24
 8008202:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	681b      	ldr	r3, [r3, #0]
 800820a:	681a      	ldr	r2, [r3, #0]
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	681b      	ldr	r3, [r3, #0]
 8008210:	f022 0201 	bic.w	r2, r2, #1
 8008214:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800821a:	2b00      	cmp	r3, #0
 800821c:	d002      	beq.n	8008224 <HAL_HalfDuplex_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800821e:	6878      	ldr	r0, [r7, #4]
 8008220:	f000 fc52 	bl	8008ac8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8008224:	6878      	ldr	r0, [r7, #4]
 8008226:	f000 f983 	bl	8008530 <UART_SetConfig>
 800822a:	4603      	mov	r3, r0
 800822c:	2b01      	cmp	r3, #1
 800822e:	d101      	bne.n	8008234 <HAL_HalfDuplex_Init+0x60>
  {
    return HAL_ERROR;
 8008230:	2301      	movs	r3, #1
 8008232:	e023      	b.n	800827c <HAL_HalfDuplex_Init+0xa8>
  }

  /* In half-duplex mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN and IREN bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	681b      	ldr	r3, [r3, #0]
 8008238:	685a      	ldr	r2, [r3, #4]
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	681b      	ldr	r3, [r3, #0]
 800823e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8008242:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_IREN | USART_CR3_SCEN));
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	681b      	ldr	r3, [r3, #0]
 8008248:	689a      	ldr	r2, [r3, #8]
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	681b      	ldr	r3, [r3, #0]
 800824e:	f022 0222 	bic.w	r2, r2, #34	@ 0x22
 8008252:	609a      	str	r2, [r3, #8]

  /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	681b      	ldr	r3, [r3, #0]
 8008258:	689a      	ldr	r2, [r3, #8]
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	681b      	ldr	r3, [r3, #0]
 800825e:	f042 0208 	orr.w	r2, r2, #8
 8008262:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	681b      	ldr	r3, [r3, #0]
 8008268:	681a      	ldr	r2, [r3, #0]
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	681b      	ldr	r3, [r3, #0]
 800826e:	f042 0201 	orr.w	r2, r2, #1
 8008272:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8008274:	6878      	ldr	r0, [r7, #4]
 8008276:	f000 fcc9 	bl	8008c0c <UART_CheckIdleState>
 800827a:	4603      	mov	r3, r0
}
 800827c:	4618      	mov	r0, r3
 800827e:	3708      	adds	r7, #8
 8008280:	46bd      	mov	sp, r7
 8008282:	bd80      	pop	{r7, pc}

08008284 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008284:	b580      	push	{r7, lr}
 8008286:	b08a      	sub	sp, #40	@ 0x28
 8008288:	af02      	add	r7, sp, #8
 800828a:	60f8      	str	r0, [r7, #12]
 800828c:	60b9      	str	r1, [r7, #8]
 800828e:	603b      	str	r3, [r7, #0]
 8008290:	4613      	mov	r3, r2
 8008292:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008294:	68fb      	ldr	r3, [r7, #12]
 8008296:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800829a:	2b20      	cmp	r3, #32
 800829c:	d17b      	bne.n	8008396 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800829e:	68bb      	ldr	r3, [r7, #8]
 80082a0:	2b00      	cmp	r3, #0
 80082a2:	d002      	beq.n	80082aa <HAL_UART_Transmit+0x26>
 80082a4:	88fb      	ldrh	r3, [r7, #6]
 80082a6:	2b00      	cmp	r3, #0
 80082a8:	d101      	bne.n	80082ae <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80082aa:	2301      	movs	r3, #1
 80082ac:	e074      	b.n	8008398 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80082ae:	68fb      	ldr	r3, [r7, #12]
 80082b0:	2200      	movs	r2, #0
 80082b2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80082b6:	68fb      	ldr	r3, [r7, #12]
 80082b8:	2221      	movs	r2, #33	@ 0x21
 80082ba:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80082be:	f7fc fe9d 	bl	8004ffc <HAL_GetTick>
 80082c2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80082c4:	68fb      	ldr	r3, [r7, #12]
 80082c6:	88fa      	ldrh	r2, [r7, #6]
 80082c8:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 80082cc:	68fb      	ldr	r3, [r7, #12]
 80082ce:	88fa      	ldrh	r2, [r7, #6]
 80082d0:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80082d4:	68fb      	ldr	r3, [r7, #12]
 80082d6:	689b      	ldr	r3, [r3, #8]
 80082d8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80082dc:	d108      	bne.n	80082f0 <HAL_UART_Transmit+0x6c>
 80082de:	68fb      	ldr	r3, [r7, #12]
 80082e0:	691b      	ldr	r3, [r3, #16]
 80082e2:	2b00      	cmp	r3, #0
 80082e4:	d104      	bne.n	80082f0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80082e6:	2300      	movs	r3, #0
 80082e8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80082ea:	68bb      	ldr	r3, [r7, #8]
 80082ec:	61bb      	str	r3, [r7, #24]
 80082ee:	e003      	b.n	80082f8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80082f0:	68bb      	ldr	r3, [r7, #8]
 80082f2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80082f4:	2300      	movs	r3, #0
 80082f6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80082f8:	e030      	b.n	800835c <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80082fa:	683b      	ldr	r3, [r7, #0]
 80082fc:	9300      	str	r3, [sp, #0]
 80082fe:	697b      	ldr	r3, [r7, #20]
 8008300:	2200      	movs	r2, #0
 8008302:	2180      	movs	r1, #128	@ 0x80
 8008304:	68f8      	ldr	r0, [r7, #12]
 8008306:	f000 fd2b 	bl	8008d60 <UART_WaitOnFlagUntilTimeout>
 800830a:	4603      	mov	r3, r0
 800830c:	2b00      	cmp	r3, #0
 800830e:	d005      	beq.n	800831c <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8008310:	68fb      	ldr	r3, [r7, #12]
 8008312:	2220      	movs	r2, #32
 8008314:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8008318:	2303      	movs	r3, #3
 800831a:	e03d      	b.n	8008398 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 800831c:	69fb      	ldr	r3, [r7, #28]
 800831e:	2b00      	cmp	r3, #0
 8008320:	d10b      	bne.n	800833a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8008322:	69bb      	ldr	r3, [r7, #24]
 8008324:	881b      	ldrh	r3, [r3, #0]
 8008326:	461a      	mov	r2, r3
 8008328:	68fb      	ldr	r3, [r7, #12]
 800832a:	681b      	ldr	r3, [r3, #0]
 800832c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008330:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8008332:	69bb      	ldr	r3, [r7, #24]
 8008334:	3302      	adds	r3, #2
 8008336:	61bb      	str	r3, [r7, #24]
 8008338:	e007      	b.n	800834a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800833a:	69fb      	ldr	r3, [r7, #28]
 800833c:	781a      	ldrb	r2, [r3, #0]
 800833e:	68fb      	ldr	r3, [r7, #12]
 8008340:	681b      	ldr	r3, [r3, #0]
 8008342:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8008344:	69fb      	ldr	r3, [r7, #28]
 8008346:	3301      	adds	r3, #1
 8008348:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800834a:	68fb      	ldr	r3, [r7, #12]
 800834c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8008350:	b29b      	uxth	r3, r3
 8008352:	3b01      	subs	r3, #1
 8008354:	b29a      	uxth	r2, r3
 8008356:	68fb      	ldr	r3, [r7, #12]
 8008358:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800835c:	68fb      	ldr	r3, [r7, #12]
 800835e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8008362:	b29b      	uxth	r3, r3
 8008364:	2b00      	cmp	r3, #0
 8008366:	d1c8      	bne.n	80082fa <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008368:	683b      	ldr	r3, [r7, #0]
 800836a:	9300      	str	r3, [sp, #0]
 800836c:	697b      	ldr	r3, [r7, #20]
 800836e:	2200      	movs	r2, #0
 8008370:	2140      	movs	r1, #64	@ 0x40
 8008372:	68f8      	ldr	r0, [r7, #12]
 8008374:	f000 fcf4 	bl	8008d60 <UART_WaitOnFlagUntilTimeout>
 8008378:	4603      	mov	r3, r0
 800837a:	2b00      	cmp	r3, #0
 800837c:	d005      	beq.n	800838a <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800837e:	68fb      	ldr	r3, [r7, #12]
 8008380:	2220      	movs	r2, #32
 8008382:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8008386:	2303      	movs	r3, #3
 8008388:	e006      	b.n	8008398 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800838a:	68fb      	ldr	r3, [r7, #12]
 800838c:	2220      	movs	r2, #32
 800838e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8008392:	2300      	movs	r3, #0
 8008394:	e000      	b.n	8008398 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8008396:	2302      	movs	r3, #2
  }
}
 8008398:	4618      	mov	r0, r3
 800839a:	3720      	adds	r7, #32
 800839c:	46bd      	mov	sp, r7
 800839e:	bd80      	pop	{r7, pc}

080083a0 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80083a0:	b580      	push	{r7, lr}
 80083a2:	b08a      	sub	sp, #40	@ 0x28
 80083a4:	af02      	add	r7, sp, #8
 80083a6:	60f8      	str	r0, [r7, #12]
 80083a8:	60b9      	str	r1, [r7, #8]
 80083aa:	603b      	str	r3, [r7, #0]
 80083ac:	4613      	mov	r3, r2
 80083ae:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80083b0:	68fb      	ldr	r3, [r7, #12]
 80083b2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80083b6:	2b20      	cmp	r3, #32
 80083b8:	f040 80b5 	bne.w	8008526 <HAL_UART_Receive+0x186>
  {
    if ((pData == NULL) || (Size == 0U))
 80083bc:	68bb      	ldr	r3, [r7, #8]
 80083be:	2b00      	cmp	r3, #0
 80083c0:	d002      	beq.n	80083c8 <HAL_UART_Receive+0x28>
 80083c2:	88fb      	ldrh	r3, [r7, #6]
 80083c4:	2b00      	cmp	r3, #0
 80083c6:	d101      	bne.n	80083cc <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 80083c8:	2301      	movs	r3, #1
 80083ca:	e0ad      	b.n	8008528 <HAL_UART_Receive+0x188>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80083cc:	68fb      	ldr	r3, [r7, #12]
 80083ce:	2200      	movs	r2, #0
 80083d0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80083d4:	68fb      	ldr	r3, [r7, #12]
 80083d6:	2222      	movs	r2, #34	@ 0x22
 80083d8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80083dc:	68fb      	ldr	r3, [r7, #12]
 80083de:	2200      	movs	r2, #0
 80083e0:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80083e2:	f7fc fe0b 	bl	8004ffc <HAL_GetTick>
 80083e6:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 80083e8:	68fb      	ldr	r3, [r7, #12]
 80083ea:	88fa      	ldrh	r2, [r7, #6]
 80083ec:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    huart->RxXferCount = Size;
 80083f0:	68fb      	ldr	r3, [r7, #12]
 80083f2:	88fa      	ldrh	r2, [r7, #6]
 80083f4:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 80083f8:	68fb      	ldr	r3, [r7, #12]
 80083fa:	689b      	ldr	r3, [r3, #8]
 80083fc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008400:	d10e      	bne.n	8008420 <HAL_UART_Receive+0x80>
 8008402:	68fb      	ldr	r3, [r7, #12]
 8008404:	691b      	ldr	r3, [r3, #16]
 8008406:	2b00      	cmp	r3, #0
 8008408:	d105      	bne.n	8008416 <HAL_UART_Receive+0x76>
 800840a:	68fb      	ldr	r3, [r7, #12]
 800840c:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8008410:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8008414:	e02d      	b.n	8008472 <HAL_UART_Receive+0xd2>
 8008416:	68fb      	ldr	r3, [r7, #12]
 8008418:	22ff      	movs	r2, #255	@ 0xff
 800841a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800841e:	e028      	b.n	8008472 <HAL_UART_Receive+0xd2>
 8008420:	68fb      	ldr	r3, [r7, #12]
 8008422:	689b      	ldr	r3, [r3, #8]
 8008424:	2b00      	cmp	r3, #0
 8008426:	d10d      	bne.n	8008444 <HAL_UART_Receive+0xa4>
 8008428:	68fb      	ldr	r3, [r7, #12]
 800842a:	691b      	ldr	r3, [r3, #16]
 800842c:	2b00      	cmp	r3, #0
 800842e:	d104      	bne.n	800843a <HAL_UART_Receive+0x9a>
 8008430:	68fb      	ldr	r3, [r7, #12]
 8008432:	22ff      	movs	r2, #255	@ 0xff
 8008434:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8008438:	e01b      	b.n	8008472 <HAL_UART_Receive+0xd2>
 800843a:	68fb      	ldr	r3, [r7, #12]
 800843c:	227f      	movs	r2, #127	@ 0x7f
 800843e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8008442:	e016      	b.n	8008472 <HAL_UART_Receive+0xd2>
 8008444:	68fb      	ldr	r3, [r7, #12]
 8008446:	689b      	ldr	r3, [r3, #8]
 8008448:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800844c:	d10d      	bne.n	800846a <HAL_UART_Receive+0xca>
 800844e:	68fb      	ldr	r3, [r7, #12]
 8008450:	691b      	ldr	r3, [r3, #16]
 8008452:	2b00      	cmp	r3, #0
 8008454:	d104      	bne.n	8008460 <HAL_UART_Receive+0xc0>
 8008456:	68fb      	ldr	r3, [r7, #12]
 8008458:	227f      	movs	r2, #127	@ 0x7f
 800845a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800845e:	e008      	b.n	8008472 <HAL_UART_Receive+0xd2>
 8008460:	68fb      	ldr	r3, [r7, #12]
 8008462:	223f      	movs	r2, #63	@ 0x3f
 8008464:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8008468:	e003      	b.n	8008472 <HAL_UART_Receive+0xd2>
 800846a:	68fb      	ldr	r3, [r7, #12]
 800846c:	2200      	movs	r2, #0
 800846e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
    uhMask = huart->Mask;
 8008472:	68fb      	ldr	r3, [r7, #12]
 8008474:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8008478:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800847a:	68fb      	ldr	r3, [r7, #12]
 800847c:	689b      	ldr	r3, [r3, #8]
 800847e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008482:	d108      	bne.n	8008496 <HAL_UART_Receive+0xf6>
 8008484:	68fb      	ldr	r3, [r7, #12]
 8008486:	691b      	ldr	r3, [r3, #16]
 8008488:	2b00      	cmp	r3, #0
 800848a:	d104      	bne.n	8008496 <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 800848c:	2300      	movs	r3, #0
 800848e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8008490:	68bb      	ldr	r3, [r7, #8]
 8008492:	61bb      	str	r3, [r7, #24]
 8008494:	e003      	b.n	800849e <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 8008496:	68bb      	ldr	r3, [r7, #8]
 8008498:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800849a:	2300      	movs	r3, #0
 800849c:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 800849e:	e036      	b.n	800850e <HAL_UART_Receive+0x16e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80084a0:	683b      	ldr	r3, [r7, #0]
 80084a2:	9300      	str	r3, [sp, #0]
 80084a4:	697b      	ldr	r3, [r7, #20]
 80084a6:	2200      	movs	r2, #0
 80084a8:	2120      	movs	r1, #32
 80084aa:	68f8      	ldr	r0, [r7, #12]
 80084ac:	f000 fc58 	bl	8008d60 <UART_WaitOnFlagUntilTimeout>
 80084b0:	4603      	mov	r3, r0
 80084b2:	2b00      	cmp	r3, #0
 80084b4:	d005      	beq.n	80084c2 <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 80084b6:	68fb      	ldr	r3, [r7, #12]
 80084b8:	2220      	movs	r2, #32
 80084ba:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        return HAL_TIMEOUT;
 80084be:	2303      	movs	r3, #3
 80084c0:	e032      	b.n	8008528 <HAL_UART_Receive+0x188>
      }
      if (pdata8bits == NULL)
 80084c2:	69fb      	ldr	r3, [r7, #28]
 80084c4:	2b00      	cmp	r3, #0
 80084c6:	d10c      	bne.n	80084e2 <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 80084c8:	68fb      	ldr	r3, [r7, #12]
 80084ca:	681b      	ldr	r3, [r3, #0]
 80084cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80084ce:	b29a      	uxth	r2, r3
 80084d0:	8a7b      	ldrh	r3, [r7, #18]
 80084d2:	4013      	ands	r3, r2
 80084d4:	b29a      	uxth	r2, r3
 80084d6:	69bb      	ldr	r3, [r7, #24]
 80084d8:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80084da:	69bb      	ldr	r3, [r7, #24]
 80084dc:	3302      	adds	r3, #2
 80084de:	61bb      	str	r3, [r7, #24]
 80084e0:	e00c      	b.n	80084fc <HAL_UART_Receive+0x15c>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 80084e2:	68fb      	ldr	r3, [r7, #12]
 80084e4:	681b      	ldr	r3, [r3, #0]
 80084e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80084e8:	b2da      	uxtb	r2, r3
 80084ea:	8a7b      	ldrh	r3, [r7, #18]
 80084ec:	b2db      	uxtb	r3, r3
 80084ee:	4013      	ands	r3, r2
 80084f0:	b2da      	uxtb	r2, r3
 80084f2:	69fb      	ldr	r3, [r7, #28]
 80084f4:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 80084f6:	69fb      	ldr	r3, [r7, #28]
 80084f8:	3301      	adds	r3, #1
 80084fa:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 80084fc:	68fb      	ldr	r3, [r7, #12]
 80084fe:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008502:	b29b      	uxth	r3, r3
 8008504:	3b01      	subs	r3, #1
 8008506:	b29a      	uxth	r2, r3
 8008508:	68fb      	ldr	r3, [r7, #12]
 800850a:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    while (huart->RxXferCount > 0U)
 800850e:	68fb      	ldr	r3, [r7, #12]
 8008510:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008514:	b29b      	uxth	r3, r3
 8008516:	2b00      	cmp	r3, #0
 8008518:	d1c2      	bne.n	80084a0 <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800851a:	68fb      	ldr	r3, [r7, #12]
 800851c:	2220      	movs	r2, #32
 800851e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    return HAL_OK;
 8008522:	2300      	movs	r3, #0
 8008524:	e000      	b.n	8008528 <HAL_UART_Receive+0x188>
  }
  else
  {
    return HAL_BUSY;
 8008526:	2302      	movs	r3, #2
  }
}
 8008528:	4618      	mov	r0, r3
 800852a:	3720      	adds	r7, #32
 800852c:	46bd      	mov	sp, r7
 800852e:	bd80      	pop	{r7, pc}

08008530 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008530:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008534:	b08c      	sub	sp, #48	@ 0x30
 8008536:	af00      	add	r7, sp, #0
 8008538:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800853a:	2300      	movs	r3, #0
 800853c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008540:	697b      	ldr	r3, [r7, #20]
 8008542:	689a      	ldr	r2, [r3, #8]
 8008544:	697b      	ldr	r3, [r7, #20]
 8008546:	691b      	ldr	r3, [r3, #16]
 8008548:	431a      	orrs	r2, r3
 800854a:	697b      	ldr	r3, [r7, #20]
 800854c:	695b      	ldr	r3, [r3, #20]
 800854e:	431a      	orrs	r2, r3
 8008550:	697b      	ldr	r3, [r7, #20]
 8008552:	69db      	ldr	r3, [r3, #28]
 8008554:	4313      	orrs	r3, r2
 8008556:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008558:	697b      	ldr	r3, [r7, #20]
 800855a:	681b      	ldr	r3, [r3, #0]
 800855c:	681a      	ldr	r2, [r3, #0]
 800855e:	4bab      	ldr	r3, [pc, #684]	@ (800880c <UART_SetConfig+0x2dc>)
 8008560:	4013      	ands	r3, r2
 8008562:	697a      	ldr	r2, [r7, #20]
 8008564:	6812      	ldr	r2, [r2, #0]
 8008566:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008568:	430b      	orrs	r3, r1
 800856a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800856c:	697b      	ldr	r3, [r7, #20]
 800856e:	681b      	ldr	r3, [r3, #0]
 8008570:	685b      	ldr	r3, [r3, #4]
 8008572:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8008576:	697b      	ldr	r3, [r7, #20]
 8008578:	68da      	ldr	r2, [r3, #12]
 800857a:	697b      	ldr	r3, [r7, #20]
 800857c:	681b      	ldr	r3, [r3, #0]
 800857e:	430a      	orrs	r2, r1
 8008580:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8008582:	697b      	ldr	r3, [r7, #20]
 8008584:	699b      	ldr	r3, [r3, #24]
 8008586:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8008588:	697b      	ldr	r3, [r7, #20]
 800858a:	681b      	ldr	r3, [r3, #0]
 800858c:	4aa0      	ldr	r2, [pc, #640]	@ (8008810 <UART_SetConfig+0x2e0>)
 800858e:	4293      	cmp	r3, r2
 8008590:	d004      	beq.n	800859c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8008592:	697b      	ldr	r3, [r7, #20]
 8008594:	6a1b      	ldr	r3, [r3, #32]
 8008596:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008598:	4313      	orrs	r3, r2
 800859a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800859c:	697b      	ldr	r3, [r7, #20]
 800859e:	681b      	ldr	r3, [r3, #0]
 80085a0:	689b      	ldr	r3, [r3, #8]
 80085a2:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 80085a6:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 80085aa:	697a      	ldr	r2, [r7, #20]
 80085ac:	6812      	ldr	r2, [r2, #0]
 80085ae:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80085b0:	430b      	orrs	r3, r1
 80085b2:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80085b4:	697b      	ldr	r3, [r7, #20]
 80085b6:	681b      	ldr	r3, [r3, #0]
 80085b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80085ba:	f023 010f 	bic.w	r1, r3, #15
 80085be:	697b      	ldr	r3, [r7, #20]
 80085c0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80085c2:	697b      	ldr	r3, [r7, #20]
 80085c4:	681b      	ldr	r3, [r3, #0]
 80085c6:	430a      	orrs	r2, r1
 80085c8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80085ca:	697b      	ldr	r3, [r7, #20]
 80085cc:	681b      	ldr	r3, [r3, #0]
 80085ce:	4a91      	ldr	r2, [pc, #580]	@ (8008814 <UART_SetConfig+0x2e4>)
 80085d0:	4293      	cmp	r3, r2
 80085d2:	d125      	bne.n	8008620 <UART_SetConfig+0xf0>
 80085d4:	4b90      	ldr	r3, [pc, #576]	@ (8008818 <UART_SetConfig+0x2e8>)
 80085d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80085da:	f003 0303 	and.w	r3, r3, #3
 80085de:	2b03      	cmp	r3, #3
 80085e0:	d81a      	bhi.n	8008618 <UART_SetConfig+0xe8>
 80085e2:	a201      	add	r2, pc, #4	@ (adr r2, 80085e8 <UART_SetConfig+0xb8>)
 80085e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80085e8:	080085f9 	.word	0x080085f9
 80085ec:	08008609 	.word	0x08008609
 80085f0:	08008601 	.word	0x08008601
 80085f4:	08008611 	.word	0x08008611
 80085f8:	2301      	movs	r3, #1
 80085fa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80085fe:	e0d6      	b.n	80087ae <UART_SetConfig+0x27e>
 8008600:	2302      	movs	r3, #2
 8008602:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008606:	e0d2      	b.n	80087ae <UART_SetConfig+0x27e>
 8008608:	2304      	movs	r3, #4
 800860a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800860e:	e0ce      	b.n	80087ae <UART_SetConfig+0x27e>
 8008610:	2308      	movs	r3, #8
 8008612:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008616:	e0ca      	b.n	80087ae <UART_SetConfig+0x27e>
 8008618:	2310      	movs	r3, #16
 800861a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800861e:	e0c6      	b.n	80087ae <UART_SetConfig+0x27e>
 8008620:	697b      	ldr	r3, [r7, #20]
 8008622:	681b      	ldr	r3, [r3, #0]
 8008624:	4a7d      	ldr	r2, [pc, #500]	@ (800881c <UART_SetConfig+0x2ec>)
 8008626:	4293      	cmp	r3, r2
 8008628:	d138      	bne.n	800869c <UART_SetConfig+0x16c>
 800862a:	4b7b      	ldr	r3, [pc, #492]	@ (8008818 <UART_SetConfig+0x2e8>)
 800862c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008630:	f003 030c 	and.w	r3, r3, #12
 8008634:	2b0c      	cmp	r3, #12
 8008636:	d82d      	bhi.n	8008694 <UART_SetConfig+0x164>
 8008638:	a201      	add	r2, pc, #4	@ (adr r2, 8008640 <UART_SetConfig+0x110>)
 800863a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800863e:	bf00      	nop
 8008640:	08008675 	.word	0x08008675
 8008644:	08008695 	.word	0x08008695
 8008648:	08008695 	.word	0x08008695
 800864c:	08008695 	.word	0x08008695
 8008650:	08008685 	.word	0x08008685
 8008654:	08008695 	.word	0x08008695
 8008658:	08008695 	.word	0x08008695
 800865c:	08008695 	.word	0x08008695
 8008660:	0800867d 	.word	0x0800867d
 8008664:	08008695 	.word	0x08008695
 8008668:	08008695 	.word	0x08008695
 800866c:	08008695 	.word	0x08008695
 8008670:	0800868d 	.word	0x0800868d
 8008674:	2300      	movs	r3, #0
 8008676:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800867a:	e098      	b.n	80087ae <UART_SetConfig+0x27e>
 800867c:	2302      	movs	r3, #2
 800867e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008682:	e094      	b.n	80087ae <UART_SetConfig+0x27e>
 8008684:	2304      	movs	r3, #4
 8008686:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800868a:	e090      	b.n	80087ae <UART_SetConfig+0x27e>
 800868c:	2308      	movs	r3, #8
 800868e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008692:	e08c      	b.n	80087ae <UART_SetConfig+0x27e>
 8008694:	2310      	movs	r3, #16
 8008696:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800869a:	e088      	b.n	80087ae <UART_SetConfig+0x27e>
 800869c:	697b      	ldr	r3, [r7, #20]
 800869e:	681b      	ldr	r3, [r3, #0]
 80086a0:	4a5f      	ldr	r2, [pc, #380]	@ (8008820 <UART_SetConfig+0x2f0>)
 80086a2:	4293      	cmp	r3, r2
 80086a4:	d125      	bne.n	80086f2 <UART_SetConfig+0x1c2>
 80086a6:	4b5c      	ldr	r3, [pc, #368]	@ (8008818 <UART_SetConfig+0x2e8>)
 80086a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80086ac:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80086b0:	2b30      	cmp	r3, #48	@ 0x30
 80086b2:	d016      	beq.n	80086e2 <UART_SetConfig+0x1b2>
 80086b4:	2b30      	cmp	r3, #48	@ 0x30
 80086b6:	d818      	bhi.n	80086ea <UART_SetConfig+0x1ba>
 80086b8:	2b20      	cmp	r3, #32
 80086ba:	d00a      	beq.n	80086d2 <UART_SetConfig+0x1a2>
 80086bc:	2b20      	cmp	r3, #32
 80086be:	d814      	bhi.n	80086ea <UART_SetConfig+0x1ba>
 80086c0:	2b00      	cmp	r3, #0
 80086c2:	d002      	beq.n	80086ca <UART_SetConfig+0x19a>
 80086c4:	2b10      	cmp	r3, #16
 80086c6:	d008      	beq.n	80086da <UART_SetConfig+0x1aa>
 80086c8:	e00f      	b.n	80086ea <UART_SetConfig+0x1ba>
 80086ca:	2300      	movs	r3, #0
 80086cc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80086d0:	e06d      	b.n	80087ae <UART_SetConfig+0x27e>
 80086d2:	2302      	movs	r3, #2
 80086d4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80086d8:	e069      	b.n	80087ae <UART_SetConfig+0x27e>
 80086da:	2304      	movs	r3, #4
 80086dc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80086e0:	e065      	b.n	80087ae <UART_SetConfig+0x27e>
 80086e2:	2308      	movs	r3, #8
 80086e4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80086e8:	e061      	b.n	80087ae <UART_SetConfig+0x27e>
 80086ea:	2310      	movs	r3, #16
 80086ec:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80086f0:	e05d      	b.n	80087ae <UART_SetConfig+0x27e>
 80086f2:	697b      	ldr	r3, [r7, #20]
 80086f4:	681b      	ldr	r3, [r3, #0]
 80086f6:	4a4b      	ldr	r2, [pc, #300]	@ (8008824 <UART_SetConfig+0x2f4>)
 80086f8:	4293      	cmp	r3, r2
 80086fa:	d125      	bne.n	8008748 <UART_SetConfig+0x218>
 80086fc:	4b46      	ldr	r3, [pc, #280]	@ (8008818 <UART_SetConfig+0x2e8>)
 80086fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008702:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8008706:	2bc0      	cmp	r3, #192	@ 0xc0
 8008708:	d016      	beq.n	8008738 <UART_SetConfig+0x208>
 800870a:	2bc0      	cmp	r3, #192	@ 0xc0
 800870c:	d818      	bhi.n	8008740 <UART_SetConfig+0x210>
 800870e:	2b80      	cmp	r3, #128	@ 0x80
 8008710:	d00a      	beq.n	8008728 <UART_SetConfig+0x1f8>
 8008712:	2b80      	cmp	r3, #128	@ 0x80
 8008714:	d814      	bhi.n	8008740 <UART_SetConfig+0x210>
 8008716:	2b00      	cmp	r3, #0
 8008718:	d002      	beq.n	8008720 <UART_SetConfig+0x1f0>
 800871a:	2b40      	cmp	r3, #64	@ 0x40
 800871c:	d008      	beq.n	8008730 <UART_SetConfig+0x200>
 800871e:	e00f      	b.n	8008740 <UART_SetConfig+0x210>
 8008720:	2300      	movs	r3, #0
 8008722:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008726:	e042      	b.n	80087ae <UART_SetConfig+0x27e>
 8008728:	2302      	movs	r3, #2
 800872a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800872e:	e03e      	b.n	80087ae <UART_SetConfig+0x27e>
 8008730:	2304      	movs	r3, #4
 8008732:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008736:	e03a      	b.n	80087ae <UART_SetConfig+0x27e>
 8008738:	2308      	movs	r3, #8
 800873a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800873e:	e036      	b.n	80087ae <UART_SetConfig+0x27e>
 8008740:	2310      	movs	r3, #16
 8008742:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008746:	e032      	b.n	80087ae <UART_SetConfig+0x27e>
 8008748:	697b      	ldr	r3, [r7, #20]
 800874a:	681b      	ldr	r3, [r3, #0]
 800874c:	4a30      	ldr	r2, [pc, #192]	@ (8008810 <UART_SetConfig+0x2e0>)
 800874e:	4293      	cmp	r3, r2
 8008750:	d12a      	bne.n	80087a8 <UART_SetConfig+0x278>
 8008752:	4b31      	ldr	r3, [pc, #196]	@ (8008818 <UART_SetConfig+0x2e8>)
 8008754:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008758:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800875c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8008760:	d01a      	beq.n	8008798 <UART_SetConfig+0x268>
 8008762:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8008766:	d81b      	bhi.n	80087a0 <UART_SetConfig+0x270>
 8008768:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800876c:	d00c      	beq.n	8008788 <UART_SetConfig+0x258>
 800876e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008772:	d815      	bhi.n	80087a0 <UART_SetConfig+0x270>
 8008774:	2b00      	cmp	r3, #0
 8008776:	d003      	beq.n	8008780 <UART_SetConfig+0x250>
 8008778:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800877c:	d008      	beq.n	8008790 <UART_SetConfig+0x260>
 800877e:	e00f      	b.n	80087a0 <UART_SetConfig+0x270>
 8008780:	2300      	movs	r3, #0
 8008782:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008786:	e012      	b.n	80087ae <UART_SetConfig+0x27e>
 8008788:	2302      	movs	r3, #2
 800878a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800878e:	e00e      	b.n	80087ae <UART_SetConfig+0x27e>
 8008790:	2304      	movs	r3, #4
 8008792:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008796:	e00a      	b.n	80087ae <UART_SetConfig+0x27e>
 8008798:	2308      	movs	r3, #8
 800879a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800879e:	e006      	b.n	80087ae <UART_SetConfig+0x27e>
 80087a0:	2310      	movs	r3, #16
 80087a2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80087a6:	e002      	b.n	80087ae <UART_SetConfig+0x27e>
 80087a8:	2310      	movs	r3, #16
 80087aa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80087ae:	697b      	ldr	r3, [r7, #20]
 80087b0:	681b      	ldr	r3, [r3, #0]
 80087b2:	4a17      	ldr	r2, [pc, #92]	@ (8008810 <UART_SetConfig+0x2e0>)
 80087b4:	4293      	cmp	r3, r2
 80087b6:	f040 80a8 	bne.w	800890a <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80087ba:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80087be:	2b08      	cmp	r3, #8
 80087c0:	d834      	bhi.n	800882c <UART_SetConfig+0x2fc>
 80087c2:	a201      	add	r2, pc, #4	@ (adr r2, 80087c8 <UART_SetConfig+0x298>)
 80087c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80087c8:	080087ed 	.word	0x080087ed
 80087cc:	0800882d 	.word	0x0800882d
 80087d0:	080087f5 	.word	0x080087f5
 80087d4:	0800882d 	.word	0x0800882d
 80087d8:	080087fb 	.word	0x080087fb
 80087dc:	0800882d 	.word	0x0800882d
 80087e0:	0800882d 	.word	0x0800882d
 80087e4:	0800882d 	.word	0x0800882d
 80087e8:	08008803 	.word	0x08008803
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80087ec:	f7fe fd0c 	bl	8007208 <HAL_RCC_GetPCLK1Freq>
 80087f0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80087f2:	e021      	b.n	8008838 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80087f4:	4b0c      	ldr	r3, [pc, #48]	@ (8008828 <UART_SetConfig+0x2f8>)
 80087f6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80087f8:	e01e      	b.n	8008838 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80087fa:	f7fe fc97 	bl	800712c <HAL_RCC_GetSysClockFreq>
 80087fe:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008800:	e01a      	b.n	8008838 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008802:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008806:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008808:	e016      	b.n	8008838 <UART_SetConfig+0x308>
 800880a:	bf00      	nop
 800880c:	cfff69f3 	.word	0xcfff69f3
 8008810:	40008000 	.word	0x40008000
 8008814:	40013800 	.word	0x40013800
 8008818:	40021000 	.word	0x40021000
 800881c:	40004400 	.word	0x40004400
 8008820:	40004800 	.word	0x40004800
 8008824:	40004c00 	.word	0x40004c00
 8008828:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 800882c:	2300      	movs	r3, #0
 800882e:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8008830:	2301      	movs	r3, #1
 8008832:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8008836:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8008838:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800883a:	2b00      	cmp	r3, #0
 800883c:	f000 812a 	beq.w	8008a94 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8008840:	697b      	ldr	r3, [r7, #20]
 8008842:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008844:	4a9e      	ldr	r2, [pc, #632]	@ (8008ac0 <UART_SetConfig+0x590>)
 8008846:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800884a:	461a      	mov	r2, r3
 800884c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800884e:	fbb3 f3f2 	udiv	r3, r3, r2
 8008852:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008854:	697b      	ldr	r3, [r7, #20]
 8008856:	685a      	ldr	r2, [r3, #4]
 8008858:	4613      	mov	r3, r2
 800885a:	005b      	lsls	r3, r3, #1
 800885c:	4413      	add	r3, r2
 800885e:	69ba      	ldr	r2, [r7, #24]
 8008860:	429a      	cmp	r2, r3
 8008862:	d305      	bcc.n	8008870 <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8008864:	697b      	ldr	r3, [r7, #20]
 8008866:	685b      	ldr	r3, [r3, #4]
 8008868:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800886a:	69ba      	ldr	r2, [r7, #24]
 800886c:	429a      	cmp	r2, r3
 800886e:	d903      	bls.n	8008878 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 8008870:	2301      	movs	r3, #1
 8008872:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8008876:	e10d      	b.n	8008a94 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008878:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800887a:	2200      	movs	r2, #0
 800887c:	60bb      	str	r3, [r7, #8]
 800887e:	60fa      	str	r2, [r7, #12]
 8008880:	697b      	ldr	r3, [r7, #20]
 8008882:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008884:	4a8e      	ldr	r2, [pc, #568]	@ (8008ac0 <UART_SetConfig+0x590>)
 8008886:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800888a:	b29b      	uxth	r3, r3
 800888c:	2200      	movs	r2, #0
 800888e:	603b      	str	r3, [r7, #0]
 8008890:	607a      	str	r2, [r7, #4]
 8008892:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008896:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800889a:	f7f8 f81f 	bl	80008dc <__aeabi_uldivmod>
 800889e:	4602      	mov	r2, r0
 80088a0:	460b      	mov	r3, r1
 80088a2:	4610      	mov	r0, r2
 80088a4:	4619      	mov	r1, r3
 80088a6:	f04f 0200 	mov.w	r2, #0
 80088aa:	f04f 0300 	mov.w	r3, #0
 80088ae:	020b      	lsls	r3, r1, #8
 80088b0:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80088b4:	0202      	lsls	r2, r0, #8
 80088b6:	6979      	ldr	r1, [r7, #20]
 80088b8:	6849      	ldr	r1, [r1, #4]
 80088ba:	0849      	lsrs	r1, r1, #1
 80088bc:	2000      	movs	r0, #0
 80088be:	460c      	mov	r4, r1
 80088c0:	4605      	mov	r5, r0
 80088c2:	eb12 0804 	adds.w	r8, r2, r4
 80088c6:	eb43 0905 	adc.w	r9, r3, r5
 80088ca:	697b      	ldr	r3, [r7, #20]
 80088cc:	685b      	ldr	r3, [r3, #4]
 80088ce:	2200      	movs	r2, #0
 80088d0:	469a      	mov	sl, r3
 80088d2:	4693      	mov	fp, r2
 80088d4:	4652      	mov	r2, sl
 80088d6:	465b      	mov	r3, fp
 80088d8:	4640      	mov	r0, r8
 80088da:	4649      	mov	r1, r9
 80088dc:	f7f7 fffe 	bl	80008dc <__aeabi_uldivmod>
 80088e0:	4602      	mov	r2, r0
 80088e2:	460b      	mov	r3, r1
 80088e4:	4613      	mov	r3, r2
 80088e6:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80088e8:	6a3b      	ldr	r3, [r7, #32]
 80088ea:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80088ee:	d308      	bcc.n	8008902 <UART_SetConfig+0x3d2>
 80088f0:	6a3b      	ldr	r3, [r7, #32]
 80088f2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80088f6:	d204      	bcs.n	8008902 <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 80088f8:	697b      	ldr	r3, [r7, #20]
 80088fa:	681b      	ldr	r3, [r3, #0]
 80088fc:	6a3a      	ldr	r2, [r7, #32]
 80088fe:	60da      	str	r2, [r3, #12]
 8008900:	e0c8      	b.n	8008a94 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 8008902:	2301      	movs	r3, #1
 8008904:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8008908:	e0c4      	b.n	8008a94 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800890a:	697b      	ldr	r3, [r7, #20]
 800890c:	69db      	ldr	r3, [r3, #28]
 800890e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008912:	d167      	bne.n	80089e4 <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 8008914:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8008918:	2b08      	cmp	r3, #8
 800891a:	d828      	bhi.n	800896e <UART_SetConfig+0x43e>
 800891c:	a201      	add	r2, pc, #4	@ (adr r2, 8008924 <UART_SetConfig+0x3f4>)
 800891e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008922:	bf00      	nop
 8008924:	08008949 	.word	0x08008949
 8008928:	08008951 	.word	0x08008951
 800892c:	08008959 	.word	0x08008959
 8008930:	0800896f 	.word	0x0800896f
 8008934:	0800895f 	.word	0x0800895f
 8008938:	0800896f 	.word	0x0800896f
 800893c:	0800896f 	.word	0x0800896f
 8008940:	0800896f 	.word	0x0800896f
 8008944:	08008967 	.word	0x08008967
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008948:	f7fe fc5e 	bl	8007208 <HAL_RCC_GetPCLK1Freq>
 800894c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800894e:	e014      	b.n	800897a <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008950:	f7fe fc70 	bl	8007234 <HAL_RCC_GetPCLK2Freq>
 8008954:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008956:	e010      	b.n	800897a <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008958:	4b5a      	ldr	r3, [pc, #360]	@ (8008ac4 <UART_SetConfig+0x594>)
 800895a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800895c:	e00d      	b.n	800897a <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800895e:	f7fe fbe5 	bl	800712c <HAL_RCC_GetSysClockFreq>
 8008962:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008964:	e009      	b.n	800897a <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008966:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800896a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800896c:	e005      	b.n	800897a <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 800896e:	2300      	movs	r3, #0
 8008970:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8008972:	2301      	movs	r3, #1
 8008974:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8008978:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800897a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800897c:	2b00      	cmp	r3, #0
 800897e:	f000 8089 	beq.w	8008a94 <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008982:	697b      	ldr	r3, [r7, #20]
 8008984:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008986:	4a4e      	ldr	r2, [pc, #312]	@ (8008ac0 <UART_SetConfig+0x590>)
 8008988:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800898c:	461a      	mov	r2, r3
 800898e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008990:	fbb3 f3f2 	udiv	r3, r3, r2
 8008994:	005a      	lsls	r2, r3, #1
 8008996:	697b      	ldr	r3, [r7, #20]
 8008998:	685b      	ldr	r3, [r3, #4]
 800899a:	085b      	lsrs	r3, r3, #1
 800899c:	441a      	add	r2, r3
 800899e:	697b      	ldr	r3, [r7, #20]
 80089a0:	685b      	ldr	r3, [r3, #4]
 80089a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80089a6:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80089a8:	6a3b      	ldr	r3, [r7, #32]
 80089aa:	2b0f      	cmp	r3, #15
 80089ac:	d916      	bls.n	80089dc <UART_SetConfig+0x4ac>
 80089ae:	6a3b      	ldr	r3, [r7, #32]
 80089b0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80089b4:	d212      	bcs.n	80089dc <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80089b6:	6a3b      	ldr	r3, [r7, #32]
 80089b8:	b29b      	uxth	r3, r3
 80089ba:	f023 030f 	bic.w	r3, r3, #15
 80089be:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80089c0:	6a3b      	ldr	r3, [r7, #32]
 80089c2:	085b      	lsrs	r3, r3, #1
 80089c4:	b29b      	uxth	r3, r3
 80089c6:	f003 0307 	and.w	r3, r3, #7
 80089ca:	b29a      	uxth	r2, r3
 80089cc:	8bfb      	ldrh	r3, [r7, #30]
 80089ce:	4313      	orrs	r3, r2
 80089d0:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 80089d2:	697b      	ldr	r3, [r7, #20]
 80089d4:	681b      	ldr	r3, [r3, #0]
 80089d6:	8bfa      	ldrh	r2, [r7, #30]
 80089d8:	60da      	str	r2, [r3, #12]
 80089da:	e05b      	b.n	8008a94 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 80089dc:	2301      	movs	r3, #1
 80089de:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80089e2:	e057      	b.n	8008a94 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 80089e4:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80089e8:	2b08      	cmp	r3, #8
 80089ea:	d828      	bhi.n	8008a3e <UART_SetConfig+0x50e>
 80089ec:	a201      	add	r2, pc, #4	@ (adr r2, 80089f4 <UART_SetConfig+0x4c4>)
 80089ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80089f2:	bf00      	nop
 80089f4:	08008a19 	.word	0x08008a19
 80089f8:	08008a21 	.word	0x08008a21
 80089fc:	08008a29 	.word	0x08008a29
 8008a00:	08008a3f 	.word	0x08008a3f
 8008a04:	08008a2f 	.word	0x08008a2f
 8008a08:	08008a3f 	.word	0x08008a3f
 8008a0c:	08008a3f 	.word	0x08008a3f
 8008a10:	08008a3f 	.word	0x08008a3f
 8008a14:	08008a37 	.word	0x08008a37
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008a18:	f7fe fbf6 	bl	8007208 <HAL_RCC_GetPCLK1Freq>
 8008a1c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008a1e:	e014      	b.n	8008a4a <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008a20:	f7fe fc08 	bl	8007234 <HAL_RCC_GetPCLK2Freq>
 8008a24:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008a26:	e010      	b.n	8008a4a <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008a28:	4b26      	ldr	r3, [pc, #152]	@ (8008ac4 <UART_SetConfig+0x594>)
 8008a2a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008a2c:	e00d      	b.n	8008a4a <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008a2e:	f7fe fb7d 	bl	800712c <HAL_RCC_GetSysClockFreq>
 8008a32:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008a34:	e009      	b.n	8008a4a <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008a36:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008a3a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008a3c:	e005      	b.n	8008a4a <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 8008a3e:	2300      	movs	r3, #0
 8008a40:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8008a42:	2301      	movs	r3, #1
 8008a44:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8008a48:	bf00      	nop
    }

    if (pclk != 0U)
 8008a4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a4c:	2b00      	cmp	r3, #0
 8008a4e:	d021      	beq.n	8008a94 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008a50:	697b      	ldr	r3, [r7, #20]
 8008a52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008a54:	4a1a      	ldr	r2, [pc, #104]	@ (8008ac0 <UART_SetConfig+0x590>)
 8008a56:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008a5a:	461a      	mov	r2, r3
 8008a5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a5e:	fbb3 f2f2 	udiv	r2, r3, r2
 8008a62:	697b      	ldr	r3, [r7, #20]
 8008a64:	685b      	ldr	r3, [r3, #4]
 8008a66:	085b      	lsrs	r3, r3, #1
 8008a68:	441a      	add	r2, r3
 8008a6a:	697b      	ldr	r3, [r7, #20]
 8008a6c:	685b      	ldr	r3, [r3, #4]
 8008a6e:	fbb2 f3f3 	udiv	r3, r2, r3
 8008a72:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008a74:	6a3b      	ldr	r3, [r7, #32]
 8008a76:	2b0f      	cmp	r3, #15
 8008a78:	d909      	bls.n	8008a8e <UART_SetConfig+0x55e>
 8008a7a:	6a3b      	ldr	r3, [r7, #32]
 8008a7c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008a80:	d205      	bcs.n	8008a8e <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8008a82:	6a3b      	ldr	r3, [r7, #32]
 8008a84:	b29a      	uxth	r2, r3
 8008a86:	697b      	ldr	r3, [r7, #20]
 8008a88:	681b      	ldr	r3, [r3, #0]
 8008a8a:	60da      	str	r2, [r3, #12]
 8008a8c:	e002      	b.n	8008a94 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8008a8e:	2301      	movs	r3, #1
 8008a90:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8008a94:	697b      	ldr	r3, [r7, #20]
 8008a96:	2201      	movs	r2, #1
 8008a98:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8008a9c:	697b      	ldr	r3, [r7, #20]
 8008a9e:	2201      	movs	r2, #1
 8008aa0:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008aa4:	697b      	ldr	r3, [r7, #20]
 8008aa6:	2200      	movs	r2, #0
 8008aa8:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8008aaa:	697b      	ldr	r3, [r7, #20]
 8008aac:	2200      	movs	r2, #0
 8008aae:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8008ab0:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8008ab4:	4618      	mov	r0, r3
 8008ab6:	3730      	adds	r7, #48	@ 0x30
 8008ab8:	46bd      	mov	sp, r7
 8008aba:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008abe:	bf00      	nop
 8008ac0:	0800a62c 	.word	0x0800a62c
 8008ac4:	00f42400 	.word	0x00f42400

08008ac8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008ac8:	b480      	push	{r7}
 8008aca:	b083      	sub	sp, #12
 8008acc:	af00      	add	r7, sp, #0
 8008ace:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008ad4:	f003 0308 	and.w	r3, r3, #8
 8008ad8:	2b00      	cmp	r3, #0
 8008ada:	d00a      	beq.n	8008af2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	681b      	ldr	r3, [r3, #0]
 8008ae0:	685b      	ldr	r3, [r3, #4]
 8008ae2:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008aea:	687b      	ldr	r3, [r7, #4]
 8008aec:	681b      	ldr	r3, [r3, #0]
 8008aee:	430a      	orrs	r2, r1
 8008af0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008af6:	f003 0301 	and.w	r3, r3, #1
 8008afa:	2b00      	cmp	r3, #0
 8008afc:	d00a      	beq.n	8008b14 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	681b      	ldr	r3, [r3, #0]
 8008b02:	685b      	ldr	r3, [r3, #4]
 8008b04:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	681b      	ldr	r3, [r3, #0]
 8008b10:	430a      	orrs	r2, r1
 8008b12:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008b18:	f003 0302 	and.w	r3, r3, #2
 8008b1c:	2b00      	cmp	r3, #0
 8008b1e:	d00a      	beq.n	8008b36 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	681b      	ldr	r3, [r3, #0]
 8008b24:	685b      	ldr	r3, [r3, #4]
 8008b26:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	681b      	ldr	r3, [r3, #0]
 8008b32:	430a      	orrs	r2, r1
 8008b34:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008b3a:	f003 0304 	and.w	r3, r3, #4
 8008b3e:	2b00      	cmp	r3, #0
 8008b40:	d00a      	beq.n	8008b58 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	681b      	ldr	r3, [r3, #0]
 8008b46:	685b      	ldr	r3, [r3, #4]
 8008b48:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008b50:	687b      	ldr	r3, [r7, #4]
 8008b52:	681b      	ldr	r3, [r3, #0]
 8008b54:	430a      	orrs	r2, r1
 8008b56:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008b5c:	f003 0310 	and.w	r3, r3, #16
 8008b60:	2b00      	cmp	r3, #0
 8008b62:	d00a      	beq.n	8008b7a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	681b      	ldr	r3, [r3, #0]
 8008b68:	689b      	ldr	r3, [r3, #8]
 8008b6a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	681b      	ldr	r3, [r3, #0]
 8008b76:	430a      	orrs	r2, r1
 8008b78:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8008b7a:	687b      	ldr	r3, [r7, #4]
 8008b7c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008b7e:	f003 0320 	and.w	r3, r3, #32
 8008b82:	2b00      	cmp	r3, #0
 8008b84:	d00a      	beq.n	8008b9c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	681b      	ldr	r3, [r3, #0]
 8008b8a:	689b      	ldr	r3, [r3, #8]
 8008b8c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008b94:	687b      	ldr	r3, [r7, #4]
 8008b96:	681b      	ldr	r3, [r3, #0]
 8008b98:	430a      	orrs	r2, r1
 8008b9a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008ba0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008ba4:	2b00      	cmp	r3, #0
 8008ba6:	d01a      	beq.n	8008bde <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	681b      	ldr	r3, [r3, #0]
 8008bac:	685b      	ldr	r3, [r3, #4]
 8008bae:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008bb6:	687b      	ldr	r3, [r7, #4]
 8008bb8:	681b      	ldr	r3, [r3, #0]
 8008bba:	430a      	orrs	r2, r1
 8008bbc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008bc2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008bc6:	d10a      	bne.n	8008bde <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008bc8:	687b      	ldr	r3, [r7, #4]
 8008bca:	681b      	ldr	r3, [r3, #0]
 8008bcc:	685b      	ldr	r3, [r3, #4]
 8008bce:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8008bd2:	687b      	ldr	r3, [r7, #4]
 8008bd4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8008bd6:	687b      	ldr	r3, [r7, #4]
 8008bd8:	681b      	ldr	r3, [r3, #0]
 8008bda:	430a      	orrs	r2, r1
 8008bdc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008bde:	687b      	ldr	r3, [r7, #4]
 8008be0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008be2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008be6:	2b00      	cmp	r3, #0
 8008be8:	d00a      	beq.n	8008c00 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008bea:	687b      	ldr	r3, [r7, #4]
 8008bec:	681b      	ldr	r3, [r3, #0]
 8008bee:	685b      	ldr	r3, [r3, #4]
 8008bf0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	681b      	ldr	r3, [r3, #0]
 8008bfc:	430a      	orrs	r2, r1
 8008bfe:	605a      	str	r2, [r3, #4]
  }
}
 8008c00:	bf00      	nop
 8008c02:	370c      	adds	r7, #12
 8008c04:	46bd      	mov	sp, r7
 8008c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c0a:	4770      	bx	lr

08008c0c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008c0c:	b580      	push	{r7, lr}
 8008c0e:	b098      	sub	sp, #96	@ 0x60
 8008c10:	af02      	add	r7, sp, #8
 8008c12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008c14:	687b      	ldr	r3, [r7, #4]
 8008c16:	2200      	movs	r2, #0
 8008c18:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008c1c:	f7fc f9ee 	bl	8004ffc <HAL_GetTick>
 8008c20:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	681b      	ldr	r3, [r3, #0]
 8008c26:	681b      	ldr	r3, [r3, #0]
 8008c28:	f003 0308 	and.w	r3, r3, #8
 8008c2c:	2b08      	cmp	r3, #8
 8008c2e:	d12f      	bne.n	8008c90 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008c30:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008c34:	9300      	str	r3, [sp, #0]
 8008c36:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008c38:	2200      	movs	r2, #0
 8008c3a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8008c3e:	6878      	ldr	r0, [r7, #4]
 8008c40:	f000 f88e 	bl	8008d60 <UART_WaitOnFlagUntilTimeout>
 8008c44:	4603      	mov	r3, r0
 8008c46:	2b00      	cmp	r3, #0
 8008c48:	d022      	beq.n	8008c90 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	681b      	ldr	r3, [r3, #0]
 8008c4e:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c50:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c52:	e853 3f00 	ldrex	r3, [r3]
 8008c56:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008c58:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008c5a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008c5e:	653b      	str	r3, [r7, #80]	@ 0x50
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	681b      	ldr	r3, [r3, #0]
 8008c64:	461a      	mov	r2, r3
 8008c66:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008c68:	647b      	str	r3, [r7, #68]	@ 0x44
 8008c6a:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c6c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008c6e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008c70:	e841 2300 	strex	r3, r2, [r1]
 8008c74:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008c76:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008c78:	2b00      	cmp	r3, #0
 8008c7a:	d1e6      	bne.n	8008c4a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	2220      	movs	r2, #32
 8008c80:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	2200      	movs	r2, #0
 8008c88:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008c8c:	2303      	movs	r3, #3
 8008c8e:	e063      	b.n	8008d58 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	681b      	ldr	r3, [r3, #0]
 8008c94:	681b      	ldr	r3, [r3, #0]
 8008c96:	f003 0304 	and.w	r3, r3, #4
 8008c9a:	2b04      	cmp	r3, #4
 8008c9c:	d149      	bne.n	8008d32 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008c9e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008ca2:	9300      	str	r3, [sp, #0]
 8008ca4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008ca6:	2200      	movs	r2, #0
 8008ca8:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8008cac:	6878      	ldr	r0, [r7, #4]
 8008cae:	f000 f857 	bl	8008d60 <UART_WaitOnFlagUntilTimeout>
 8008cb2:	4603      	mov	r3, r0
 8008cb4:	2b00      	cmp	r3, #0
 8008cb6:	d03c      	beq.n	8008d32 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008cb8:	687b      	ldr	r3, [r7, #4]
 8008cba:	681b      	ldr	r3, [r3, #0]
 8008cbc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008cbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008cc0:	e853 3f00 	ldrex	r3, [r3]
 8008cc4:	623b      	str	r3, [r7, #32]
   return(result);
 8008cc6:	6a3b      	ldr	r3, [r7, #32]
 8008cc8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008ccc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	681b      	ldr	r3, [r3, #0]
 8008cd2:	461a      	mov	r2, r3
 8008cd4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008cd6:	633b      	str	r3, [r7, #48]	@ 0x30
 8008cd8:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008cda:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008cdc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008cde:	e841 2300 	strex	r3, r2, [r1]
 8008ce2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008ce4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008ce6:	2b00      	cmp	r3, #0
 8008ce8:	d1e6      	bne.n	8008cb8 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	681b      	ldr	r3, [r3, #0]
 8008cee:	3308      	adds	r3, #8
 8008cf0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008cf2:	693b      	ldr	r3, [r7, #16]
 8008cf4:	e853 3f00 	ldrex	r3, [r3]
 8008cf8:	60fb      	str	r3, [r7, #12]
   return(result);
 8008cfa:	68fb      	ldr	r3, [r7, #12]
 8008cfc:	f023 0301 	bic.w	r3, r3, #1
 8008d00:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	681b      	ldr	r3, [r3, #0]
 8008d06:	3308      	adds	r3, #8
 8008d08:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008d0a:	61fa      	str	r2, [r7, #28]
 8008d0c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d0e:	69b9      	ldr	r1, [r7, #24]
 8008d10:	69fa      	ldr	r2, [r7, #28]
 8008d12:	e841 2300 	strex	r3, r2, [r1]
 8008d16:	617b      	str	r3, [r7, #20]
   return(result);
 8008d18:	697b      	ldr	r3, [r7, #20]
 8008d1a:	2b00      	cmp	r3, #0
 8008d1c:	d1e5      	bne.n	8008cea <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	2220      	movs	r2, #32
 8008d22:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8008d26:	687b      	ldr	r3, [r7, #4]
 8008d28:	2200      	movs	r2, #0
 8008d2a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008d2e:	2303      	movs	r3, #3
 8008d30:	e012      	b.n	8008d58 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	2220      	movs	r2, #32
 8008d36:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	2220      	movs	r2, #32
 8008d3e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	2200      	movs	r2, #0
 8008d46:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	2200      	movs	r2, #0
 8008d4c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8008d4e:	687b      	ldr	r3, [r7, #4]
 8008d50:	2200      	movs	r2, #0
 8008d52:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008d56:	2300      	movs	r3, #0
}
 8008d58:	4618      	mov	r0, r3
 8008d5a:	3758      	adds	r7, #88	@ 0x58
 8008d5c:	46bd      	mov	sp, r7
 8008d5e:	bd80      	pop	{r7, pc}

08008d60 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008d60:	b580      	push	{r7, lr}
 8008d62:	b084      	sub	sp, #16
 8008d64:	af00      	add	r7, sp, #0
 8008d66:	60f8      	str	r0, [r7, #12]
 8008d68:	60b9      	str	r1, [r7, #8]
 8008d6a:	603b      	str	r3, [r7, #0]
 8008d6c:	4613      	mov	r3, r2
 8008d6e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008d70:	e04f      	b.n	8008e12 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008d72:	69bb      	ldr	r3, [r7, #24]
 8008d74:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008d78:	d04b      	beq.n	8008e12 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008d7a:	f7fc f93f 	bl	8004ffc <HAL_GetTick>
 8008d7e:	4602      	mov	r2, r0
 8008d80:	683b      	ldr	r3, [r7, #0]
 8008d82:	1ad3      	subs	r3, r2, r3
 8008d84:	69ba      	ldr	r2, [r7, #24]
 8008d86:	429a      	cmp	r2, r3
 8008d88:	d302      	bcc.n	8008d90 <UART_WaitOnFlagUntilTimeout+0x30>
 8008d8a:	69bb      	ldr	r3, [r7, #24]
 8008d8c:	2b00      	cmp	r3, #0
 8008d8e:	d101      	bne.n	8008d94 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8008d90:	2303      	movs	r3, #3
 8008d92:	e04e      	b.n	8008e32 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8008d94:	68fb      	ldr	r3, [r7, #12]
 8008d96:	681b      	ldr	r3, [r3, #0]
 8008d98:	681b      	ldr	r3, [r3, #0]
 8008d9a:	f003 0304 	and.w	r3, r3, #4
 8008d9e:	2b00      	cmp	r3, #0
 8008da0:	d037      	beq.n	8008e12 <UART_WaitOnFlagUntilTimeout+0xb2>
 8008da2:	68bb      	ldr	r3, [r7, #8]
 8008da4:	2b80      	cmp	r3, #128	@ 0x80
 8008da6:	d034      	beq.n	8008e12 <UART_WaitOnFlagUntilTimeout+0xb2>
 8008da8:	68bb      	ldr	r3, [r7, #8]
 8008daa:	2b40      	cmp	r3, #64	@ 0x40
 8008dac:	d031      	beq.n	8008e12 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8008dae:	68fb      	ldr	r3, [r7, #12]
 8008db0:	681b      	ldr	r3, [r3, #0]
 8008db2:	69db      	ldr	r3, [r3, #28]
 8008db4:	f003 0308 	and.w	r3, r3, #8
 8008db8:	2b08      	cmp	r3, #8
 8008dba:	d110      	bne.n	8008dde <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008dbc:	68fb      	ldr	r3, [r7, #12]
 8008dbe:	681b      	ldr	r3, [r3, #0]
 8008dc0:	2208      	movs	r2, #8
 8008dc2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008dc4:	68f8      	ldr	r0, [r7, #12]
 8008dc6:	f000 f838 	bl	8008e3a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8008dca:	68fb      	ldr	r3, [r7, #12]
 8008dcc:	2208      	movs	r2, #8
 8008dce:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008dd2:	68fb      	ldr	r3, [r7, #12]
 8008dd4:	2200      	movs	r2, #0
 8008dd6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8008dda:	2301      	movs	r3, #1
 8008ddc:	e029      	b.n	8008e32 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008dde:	68fb      	ldr	r3, [r7, #12]
 8008de0:	681b      	ldr	r3, [r3, #0]
 8008de2:	69db      	ldr	r3, [r3, #28]
 8008de4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008de8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008dec:	d111      	bne.n	8008e12 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008dee:	68fb      	ldr	r3, [r7, #12]
 8008df0:	681b      	ldr	r3, [r3, #0]
 8008df2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8008df6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008df8:	68f8      	ldr	r0, [r7, #12]
 8008dfa:	f000 f81e 	bl	8008e3a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008dfe:	68fb      	ldr	r3, [r7, #12]
 8008e00:	2220      	movs	r2, #32
 8008e02:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008e06:	68fb      	ldr	r3, [r7, #12]
 8008e08:	2200      	movs	r2, #0
 8008e0a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8008e0e:	2303      	movs	r3, #3
 8008e10:	e00f      	b.n	8008e32 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008e12:	68fb      	ldr	r3, [r7, #12]
 8008e14:	681b      	ldr	r3, [r3, #0]
 8008e16:	69da      	ldr	r2, [r3, #28]
 8008e18:	68bb      	ldr	r3, [r7, #8]
 8008e1a:	4013      	ands	r3, r2
 8008e1c:	68ba      	ldr	r2, [r7, #8]
 8008e1e:	429a      	cmp	r2, r3
 8008e20:	bf0c      	ite	eq
 8008e22:	2301      	moveq	r3, #1
 8008e24:	2300      	movne	r3, #0
 8008e26:	b2db      	uxtb	r3, r3
 8008e28:	461a      	mov	r2, r3
 8008e2a:	79fb      	ldrb	r3, [r7, #7]
 8008e2c:	429a      	cmp	r2, r3
 8008e2e:	d0a0      	beq.n	8008d72 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008e30:	2300      	movs	r3, #0
}
 8008e32:	4618      	mov	r0, r3
 8008e34:	3710      	adds	r7, #16
 8008e36:	46bd      	mov	sp, r7
 8008e38:	bd80      	pop	{r7, pc}

08008e3a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008e3a:	b480      	push	{r7}
 8008e3c:	b095      	sub	sp, #84	@ 0x54
 8008e3e:	af00      	add	r7, sp, #0
 8008e40:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	681b      	ldr	r3, [r3, #0]
 8008e46:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e48:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008e4a:	e853 3f00 	ldrex	r3, [r3]
 8008e4e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008e50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e52:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008e56:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	681b      	ldr	r3, [r3, #0]
 8008e5c:	461a      	mov	r2, r3
 8008e5e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008e60:	643b      	str	r3, [r7, #64]	@ 0x40
 8008e62:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e64:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008e66:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008e68:	e841 2300 	strex	r3, r2, [r1]
 8008e6c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008e6e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008e70:	2b00      	cmp	r3, #0
 8008e72:	d1e6      	bne.n	8008e42 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	681b      	ldr	r3, [r3, #0]
 8008e78:	3308      	adds	r3, #8
 8008e7a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e7c:	6a3b      	ldr	r3, [r7, #32]
 8008e7e:	e853 3f00 	ldrex	r3, [r3]
 8008e82:	61fb      	str	r3, [r7, #28]
   return(result);
 8008e84:	69fb      	ldr	r3, [r7, #28]
 8008e86:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008e8a:	f023 0301 	bic.w	r3, r3, #1
 8008e8e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	681b      	ldr	r3, [r3, #0]
 8008e94:	3308      	adds	r3, #8
 8008e96:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008e98:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008e9a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e9c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008e9e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008ea0:	e841 2300 	strex	r3, r2, [r1]
 8008ea4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008ea6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ea8:	2b00      	cmp	r3, #0
 8008eaa:	d1e3      	bne.n	8008e74 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008eac:	687b      	ldr	r3, [r7, #4]
 8008eae:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008eb0:	2b01      	cmp	r3, #1
 8008eb2:	d118      	bne.n	8008ee6 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	681b      	ldr	r3, [r3, #0]
 8008eb8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008eba:	68fb      	ldr	r3, [r7, #12]
 8008ebc:	e853 3f00 	ldrex	r3, [r3]
 8008ec0:	60bb      	str	r3, [r7, #8]
   return(result);
 8008ec2:	68bb      	ldr	r3, [r7, #8]
 8008ec4:	f023 0310 	bic.w	r3, r3, #16
 8008ec8:	647b      	str	r3, [r7, #68]	@ 0x44
 8008eca:	687b      	ldr	r3, [r7, #4]
 8008ecc:	681b      	ldr	r3, [r3, #0]
 8008ece:	461a      	mov	r2, r3
 8008ed0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008ed2:	61bb      	str	r3, [r7, #24]
 8008ed4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ed6:	6979      	ldr	r1, [r7, #20]
 8008ed8:	69ba      	ldr	r2, [r7, #24]
 8008eda:	e841 2300 	strex	r3, r2, [r1]
 8008ede:	613b      	str	r3, [r7, #16]
   return(result);
 8008ee0:	693b      	ldr	r3, [r7, #16]
 8008ee2:	2b00      	cmp	r3, #0
 8008ee4:	d1e6      	bne.n	8008eb4 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008ee6:	687b      	ldr	r3, [r7, #4]
 8008ee8:	2220      	movs	r2, #32
 8008eea:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008eee:	687b      	ldr	r3, [r7, #4]
 8008ef0:	2200      	movs	r2, #0
 8008ef2:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008ef4:	687b      	ldr	r3, [r7, #4]
 8008ef6:	2200      	movs	r2, #0
 8008ef8:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8008efa:	bf00      	nop
 8008efc:	3754      	adds	r7, #84	@ 0x54
 8008efe:	46bd      	mov	sp, r7
 8008f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f04:	4770      	bx	lr

08008f06 <HAL_UARTEx_EnableFifoMode>:
  * @brief  Enable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_EnableFifoMode(UART_HandleTypeDef *huart)
{
 8008f06:	b580      	push	{r7, lr}
 8008f08:	b084      	sub	sp, #16
 8008f0a:	af00      	add	r7, sp, #0
 8008f0c:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008f14:	2b01      	cmp	r3, #1
 8008f16:	d101      	bne.n	8008f1c <HAL_UARTEx_EnableFifoMode+0x16>
 8008f18:	2302      	movs	r3, #2
 8008f1a:	e02b      	b.n	8008f74 <HAL_UARTEx_EnableFifoMode+0x6e>
 8008f1c:	687b      	ldr	r3, [r7, #4]
 8008f1e:	2201      	movs	r2, #1
 8008f20:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008f24:	687b      	ldr	r3, [r7, #4]
 8008f26:	2224      	movs	r2, #36	@ 0x24
 8008f28:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008f2c:	687b      	ldr	r3, [r7, #4]
 8008f2e:	681b      	ldr	r3, [r3, #0]
 8008f30:	681b      	ldr	r3, [r3, #0]
 8008f32:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	681b      	ldr	r3, [r3, #0]
 8008f38:	681a      	ldr	r2, [r3, #0]
 8008f3a:	687b      	ldr	r3, [r7, #4]
 8008f3c:	681b      	ldr	r3, [r3, #0]
 8008f3e:	f022 0201 	bic.w	r2, r2, #1
 8008f42:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  SET_BIT(tmpcr1, USART_CR1_FIFOEN);
 8008f44:	68fb      	ldr	r3, [r7, #12]
 8008f46:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8008f4a:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_ENABLE;
 8008f4c:	687b      	ldr	r3, [r7, #4]
 8008f4e:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8008f52:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	681b      	ldr	r3, [r3, #0]
 8008f58:	68fa      	ldr	r2, [r7, #12]
 8008f5a:	601a      	str	r2, [r3, #0]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008f5c:	6878      	ldr	r0, [r7, #4]
 8008f5e:	f000 f8c3 	bl	80090e8 <UARTEx_SetNbDataToProcess>

  huart->gState = HAL_UART_STATE_READY;
 8008f62:	687b      	ldr	r3, [r7, #4]
 8008f64:	2220      	movs	r2, #32
 8008f66:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008f6a:	687b      	ldr	r3, [r7, #4]
 8008f6c:	2200      	movs	r2, #0
 8008f6e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008f72:	2300      	movs	r3, #0
}
 8008f74:	4618      	mov	r0, r3
 8008f76:	3710      	adds	r7, #16
 8008f78:	46bd      	mov	sp, r7
 8008f7a:	bd80      	pop	{r7, pc}

08008f7c <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8008f7c:	b480      	push	{r7}
 8008f7e:	b085      	sub	sp, #20
 8008f80:	af00      	add	r7, sp, #0
 8008f82:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008f8a:	2b01      	cmp	r3, #1
 8008f8c:	d101      	bne.n	8008f92 <HAL_UARTEx_DisableFifoMode+0x16>
 8008f8e:	2302      	movs	r3, #2
 8008f90:	e027      	b.n	8008fe2 <HAL_UARTEx_DisableFifoMode+0x66>
 8008f92:	687b      	ldr	r3, [r7, #4]
 8008f94:	2201      	movs	r2, #1
 8008f96:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	2224      	movs	r2, #36	@ 0x24
 8008f9e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008fa2:	687b      	ldr	r3, [r7, #4]
 8008fa4:	681b      	ldr	r3, [r3, #0]
 8008fa6:	681b      	ldr	r3, [r3, #0]
 8008fa8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008faa:	687b      	ldr	r3, [r7, #4]
 8008fac:	681b      	ldr	r3, [r3, #0]
 8008fae:	681a      	ldr	r2, [r3, #0]
 8008fb0:	687b      	ldr	r3, [r7, #4]
 8008fb2:	681b      	ldr	r3, [r3, #0]
 8008fb4:	f022 0201 	bic.w	r2, r2, #1
 8008fb8:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8008fba:	68fb      	ldr	r3, [r7, #12]
 8008fbc:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8008fc0:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8008fc2:	687b      	ldr	r3, [r7, #4]
 8008fc4:	2200      	movs	r2, #0
 8008fc6:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008fc8:	687b      	ldr	r3, [r7, #4]
 8008fca:	681b      	ldr	r3, [r3, #0]
 8008fcc:	68fa      	ldr	r2, [r7, #12]
 8008fce:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008fd0:	687b      	ldr	r3, [r7, #4]
 8008fd2:	2220      	movs	r2, #32
 8008fd4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008fd8:	687b      	ldr	r3, [r7, #4]
 8008fda:	2200      	movs	r2, #0
 8008fdc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008fe0:	2300      	movs	r3, #0
}
 8008fe2:	4618      	mov	r0, r3
 8008fe4:	3714      	adds	r7, #20
 8008fe6:	46bd      	mov	sp, r7
 8008fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fec:	4770      	bx	lr

08008fee <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008fee:	b580      	push	{r7, lr}
 8008ff0:	b084      	sub	sp, #16
 8008ff2:	af00      	add	r7, sp, #0
 8008ff4:	6078      	str	r0, [r7, #4]
 8008ff6:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008ffe:	2b01      	cmp	r3, #1
 8009000:	d101      	bne.n	8009006 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8009002:	2302      	movs	r3, #2
 8009004:	e02d      	b.n	8009062 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8009006:	687b      	ldr	r3, [r7, #4]
 8009008:	2201      	movs	r2, #1
 800900a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800900e:	687b      	ldr	r3, [r7, #4]
 8009010:	2224      	movs	r2, #36	@ 0x24
 8009012:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009016:	687b      	ldr	r3, [r7, #4]
 8009018:	681b      	ldr	r3, [r3, #0]
 800901a:	681b      	ldr	r3, [r3, #0]
 800901c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800901e:	687b      	ldr	r3, [r7, #4]
 8009020:	681b      	ldr	r3, [r3, #0]
 8009022:	681a      	ldr	r2, [r3, #0]
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	681b      	ldr	r3, [r3, #0]
 8009028:	f022 0201 	bic.w	r2, r2, #1
 800902c:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800902e:	687b      	ldr	r3, [r7, #4]
 8009030:	681b      	ldr	r3, [r3, #0]
 8009032:	689b      	ldr	r3, [r3, #8]
 8009034:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8009038:	687b      	ldr	r3, [r7, #4]
 800903a:	681b      	ldr	r3, [r3, #0]
 800903c:	683a      	ldr	r2, [r7, #0]
 800903e:	430a      	orrs	r2, r1
 8009040:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009042:	6878      	ldr	r0, [r7, #4]
 8009044:	f000 f850 	bl	80090e8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009048:	687b      	ldr	r3, [r7, #4]
 800904a:	681b      	ldr	r3, [r3, #0]
 800904c:	68fa      	ldr	r2, [r7, #12]
 800904e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009050:	687b      	ldr	r3, [r7, #4]
 8009052:	2220      	movs	r2, #32
 8009054:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009058:	687b      	ldr	r3, [r7, #4]
 800905a:	2200      	movs	r2, #0
 800905c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009060:	2300      	movs	r3, #0
}
 8009062:	4618      	mov	r0, r3
 8009064:	3710      	adds	r7, #16
 8009066:	46bd      	mov	sp, r7
 8009068:	bd80      	pop	{r7, pc}

0800906a <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800906a:	b580      	push	{r7, lr}
 800906c:	b084      	sub	sp, #16
 800906e:	af00      	add	r7, sp, #0
 8009070:	6078      	str	r0, [r7, #4]
 8009072:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009074:	687b      	ldr	r3, [r7, #4]
 8009076:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800907a:	2b01      	cmp	r3, #1
 800907c:	d101      	bne.n	8009082 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800907e:	2302      	movs	r3, #2
 8009080:	e02d      	b.n	80090de <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8009082:	687b      	ldr	r3, [r7, #4]
 8009084:	2201      	movs	r2, #1
 8009086:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800908a:	687b      	ldr	r3, [r7, #4]
 800908c:	2224      	movs	r2, #36	@ 0x24
 800908e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009092:	687b      	ldr	r3, [r7, #4]
 8009094:	681b      	ldr	r3, [r3, #0]
 8009096:	681b      	ldr	r3, [r3, #0]
 8009098:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800909a:	687b      	ldr	r3, [r7, #4]
 800909c:	681b      	ldr	r3, [r3, #0]
 800909e:	681a      	ldr	r2, [r3, #0]
 80090a0:	687b      	ldr	r3, [r7, #4]
 80090a2:	681b      	ldr	r3, [r3, #0]
 80090a4:	f022 0201 	bic.w	r2, r2, #1
 80090a8:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80090aa:	687b      	ldr	r3, [r7, #4]
 80090ac:	681b      	ldr	r3, [r3, #0]
 80090ae:	689b      	ldr	r3, [r3, #8]
 80090b0:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 80090b4:	687b      	ldr	r3, [r7, #4]
 80090b6:	681b      	ldr	r3, [r3, #0]
 80090b8:	683a      	ldr	r2, [r7, #0]
 80090ba:	430a      	orrs	r2, r1
 80090bc:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80090be:	6878      	ldr	r0, [r7, #4]
 80090c0:	f000 f812 	bl	80090e8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80090c4:	687b      	ldr	r3, [r7, #4]
 80090c6:	681b      	ldr	r3, [r3, #0]
 80090c8:	68fa      	ldr	r2, [r7, #12]
 80090ca:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80090cc:	687b      	ldr	r3, [r7, #4]
 80090ce:	2220      	movs	r2, #32
 80090d0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80090d4:	687b      	ldr	r3, [r7, #4]
 80090d6:	2200      	movs	r2, #0
 80090d8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80090dc:	2300      	movs	r3, #0
}
 80090de:	4618      	mov	r0, r3
 80090e0:	3710      	adds	r7, #16
 80090e2:	46bd      	mov	sp, r7
 80090e4:	bd80      	pop	{r7, pc}
	...

080090e8 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80090e8:	b480      	push	{r7}
 80090ea:	b085      	sub	sp, #20
 80090ec:	af00      	add	r7, sp, #0
 80090ee:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80090f0:	687b      	ldr	r3, [r7, #4]
 80090f2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80090f4:	2b00      	cmp	r3, #0
 80090f6:	d108      	bne.n	800910a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80090f8:	687b      	ldr	r3, [r7, #4]
 80090fa:	2201      	movs	r2, #1
 80090fc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8009100:	687b      	ldr	r3, [r7, #4]
 8009102:	2201      	movs	r2, #1
 8009104:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8009108:	e031      	b.n	800916e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800910a:	2308      	movs	r3, #8
 800910c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800910e:	2308      	movs	r3, #8
 8009110:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8009112:	687b      	ldr	r3, [r7, #4]
 8009114:	681b      	ldr	r3, [r3, #0]
 8009116:	689b      	ldr	r3, [r3, #8]
 8009118:	0e5b      	lsrs	r3, r3, #25
 800911a:	b2db      	uxtb	r3, r3
 800911c:	f003 0307 	and.w	r3, r3, #7
 8009120:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8009122:	687b      	ldr	r3, [r7, #4]
 8009124:	681b      	ldr	r3, [r3, #0]
 8009126:	689b      	ldr	r3, [r3, #8]
 8009128:	0f5b      	lsrs	r3, r3, #29
 800912a:	b2db      	uxtb	r3, r3
 800912c:	f003 0307 	and.w	r3, r3, #7
 8009130:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009132:	7bbb      	ldrb	r3, [r7, #14]
 8009134:	7b3a      	ldrb	r2, [r7, #12]
 8009136:	4911      	ldr	r1, [pc, #68]	@ (800917c <UARTEx_SetNbDataToProcess+0x94>)
 8009138:	5c8a      	ldrb	r2, [r1, r2]
 800913a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800913e:	7b3a      	ldrb	r2, [r7, #12]
 8009140:	490f      	ldr	r1, [pc, #60]	@ (8009180 <UARTEx_SetNbDataToProcess+0x98>)
 8009142:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009144:	fb93 f3f2 	sdiv	r3, r3, r2
 8009148:	b29a      	uxth	r2, r3
 800914a:	687b      	ldr	r3, [r7, #4]
 800914c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009150:	7bfb      	ldrb	r3, [r7, #15]
 8009152:	7b7a      	ldrb	r2, [r7, #13]
 8009154:	4909      	ldr	r1, [pc, #36]	@ (800917c <UARTEx_SetNbDataToProcess+0x94>)
 8009156:	5c8a      	ldrb	r2, [r1, r2]
 8009158:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800915c:	7b7a      	ldrb	r2, [r7, #13]
 800915e:	4908      	ldr	r1, [pc, #32]	@ (8009180 <UARTEx_SetNbDataToProcess+0x98>)
 8009160:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009162:	fb93 f3f2 	sdiv	r3, r3, r2
 8009166:	b29a      	uxth	r2, r3
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800916e:	bf00      	nop
 8009170:	3714      	adds	r7, #20
 8009172:	46bd      	mov	sp, r7
 8009174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009178:	4770      	bx	lr
 800917a:	bf00      	nop
 800917c:	0800a644 	.word	0x0800a644
 8009180:	0800a64c 	.word	0x0800a64c

08009184 <_ZdlPvj>:
 8009184:	f000 b838 	b.w	80091f8 <_ZdlPv>

08009188 <_Znwj>:
 8009188:	2801      	cmp	r0, #1
 800918a:	bf38      	it	cc
 800918c:	2001      	movcc	r0, #1
 800918e:	b510      	push	{r4, lr}
 8009190:	4604      	mov	r4, r0
 8009192:	4620      	mov	r0, r4
 8009194:	f000 f842 	bl	800921c <malloc>
 8009198:	b100      	cbz	r0, 800919c <_Znwj+0x14>
 800919a:	bd10      	pop	{r4, pc}
 800919c:	f000 f82e 	bl	80091fc <_ZSt15get_new_handlerv>
 80091a0:	b908      	cbnz	r0, 80091a6 <_Znwj+0x1e>
 80091a2:	f000 f833 	bl	800920c <abort>
 80091a6:	4780      	blx	r0
 80091a8:	e7f3      	b.n	8009192 <_Znwj+0xa>

080091aa <_ZSt17__throw_bad_allocv>:
 80091aa:	b508      	push	{r3, lr}
 80091ac:	f000 f82e 	bl	800920c <abort>

080091b0 <_ZSt28__throw_bad_array_new_lengthv>:
 80091b0:	b508      	push	{r3, lr}
 80091b2:	f000 f82b 	bl	800920c <abort>

080091b6 <_ZSt20__throw_length_errorPKc>:
 80091b6:	b508      	push	{r3, lr}
 80091b8:	f000 f828 	bl	800920c <abort>

080091bc <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_is_localEv>:
 80091bc:	f850 3b08 	ldr.w	r3, [r0], #8
 80091c0:	1a1b      	subs	r3, r3, r0
 80091c2:	4258      	negs	r0, r3
 80091c4:	4158      	adcs	r0, r3
 80091c6:	4770      	bx	lr

080091c8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>:
 80091c8:	b510      	push	{r4, lr}
 80091ca:	4604      	mov	r4, r0
 80091cc:	f7ff fff6 	bl	80091bc <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_is_localEv>
 80091d0:	b920      	cbnz	r0, 80091dc <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv+0x14>
 80091d2:	6820      	ldr	r0, [r4, #0]
 80091d4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80091d8:	f000 b80e 	b.w	80091f8 <_ZdlPv>
 80091dc:	bd10      	pop	{r4, pc}

080091de <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1Ev>:
 80091de:	f100 0208 	add.w	r2, r0, #8
 80091e2:	6002      	str	r2, [r0, #0]
 80091e4:	2200      	movs	r2, #0
 80091e6:	6042      	str	r2, [r0, #4]
 80091e8:	7202      	strb	r2, [r0, #8]
 80091ea:	4770      	bx	lr

080091ec <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>:
 80091ec:	b510      	push	{r4, lr}
 80091ee:	4604      	mov	r4, r0
 80091f0:	f7ff ffea 	bl	80091c8 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
 80091f4:	4620      	mov	r0, r4
 80091f6:	bd10      	pop	{r4, pc}

080091f8 <_ZdlPv>:
 80091f8:	f000 b818 	b.w	800922c <free>

080091fc <_ZSt15get_new_handlerv>:
 80091fc:	4b02      	ldr	r3, [pc, #8]	@ (8009208 <_ZSt15get_new_handlerv+0xc>)
 80091fe:	6818      	ldr	r0, [r3, #0]
 8009200:	f3bf 8f5b 	dmb	ish
 8009204:	4770      	bx	lr
 8009206:	bf00      	nop
 8009208:	200006b4 	.word	0x200006b4

0800920c <abort>:
 800920c:	b508      	push	{r3, lr}
 800920e:	2006      	movs	r0, #6
 8009210:	f000 fb16 	bl	8009840 <raise>
 8009214:	2001      	movs	r0, #1
 8009216:	f7fb fdbf 	bl	8004d98 <_exit>
	...

0800921c <malloc>:
 800921c:	4b02      	ldr	r3, [pc, #8]	@ (8009228 <malloc+0xc>)
 800921e:	4601      	mov	r1, r0
 8009220:	6818      	ldr	r0, [r3, #0]
 8009222:	f000 b82d 	b.w	8009280 <_malloc_r>
 8009226:	bf00      	nop
 8009228:	20000018 	.word	0x20000018

0800922c <free>:
 800922c:	4b02      	ldr	r3, [pc, #8]	@ (8009238 <free+0xc>)
 800922e:	4601      	mov	r1, r0
 8009230:	6818      	ldr	r0, [r3, #0]
 8009232:	f000 bba5 	b.w	8009980 <_free_r>
 8009236:	bf00      	nop
 8009238:	20000018 	.word	0x20000018

0800923c <sbrk_aligned>:
 800923c:	b570      	push	{r4, r5, r6, lr}
 800923e:	4e0f      	ldr	r6, [pc, #60]	@ (800927c <sbrk_aligned+0x40>)
 8009240:	460c      	mov	r4, r1
 8009242:	6831      	ldr	r1, [r6, #0]
 8009244:	4605      	mov	r5, r0
 8009246:	b911      	cbnz	r1, 800924e <sbrk_aligned+0x12>
 8009248:	f000 fb4a 	bl	80098e0 <_sbrk_r>
 800924c:	6030      	str	r0, [r6, #0]
 800924e:	4621      	mov	r1, r4
 8009250:	4628      	mov	r0, r5
 8009252:	f000 fb45 	bl	80098e0 <_sbrk_r>
 8009256:	1c43      	adds	r3, r0, #1
 8009258:	d103      	bne.n	8009262 <sbrk_aligned+0x26>
 800925a:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800925e:	4620      	mov	r0, r4
 8009260:	bd70      	pop	{r4, r5, r6, pc}
 8009262:	1cc4      	adds	r4, r0, #3
 8009264:	f024 0403 	bic.w	r4, r4, #3
 8009268:	42a0      	cmp	r0, r4
 800926a:	d0f8      	beq.n	800925e <sbrk_aligned+0x22>
 800926c:	1a21      	subs	r1, r4, r0
 800926e:	4628      	mov	r0, r5
 8009270:	f000 fb36 	bl	80098e0 <_sbrk_r>
 8009274:	3001      	adds	r0, #1
 8009276:	d1f2      	bne.n	800925e <sbrk_aligned+0x22>
 8009278:	e7ef      	b.n	800925a <sbrk_aligned+0x1e>
 800927a:	bf00      	nop
 800927c:	200006b8 	.word	0x200006b8

08009280 <_malloc_r>:
 8009280:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009284:	1ccd      	adds	r5, r1, #3
 8009286:	f025 0503 	bic.w	r5, r5, #3
 800928a:	3508      	adds	r5, #8
 800928c:	2d0c      	cmp	r5, #12
 800928e:	bf38      	it	cc
 8009290:	250c      	movcc	r5, #12
 8009292:	2d00      	cmp	r5, #0
 8009294:	4606      	mov	r6, r0
 8009296:	db01      	blt.n	800929c <_malloc_r+0x1c>
 8009298:	42a9      	cmp	r1, r5
 800929a:	d904      	bls.n	80092a6 <_malloc_r+0x26>
 800929c:	230c      	movs	r3, #12
 800929e:	6033      	str	r3, [r6, #0]
 80092a0:	2000      	movs	r0, #0
 80092a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80092a6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800937c <_malloc_r+0xfc>
 80092aa:	f000 f869 	bl	8009380 <__malloc_lock>
 80092ae:	f8d8 3000 	ldr.w	r3, [r8]
 80092b2:	461c      	mov	r4, r3
 80092b4:	bb44      	cbnz	r4, 8009308 <_malloc_r+0x88>
 80092b6:	4629      	mov	r1, r5
 80092b8:	4630      	mov	r0, r6
 80092ba:	f7ff ffbf 	bl	800923c <sbrk_aligned>
 80092be:	1c43      	adds	r3, r0, #1
 80092c0:	4604      	mov	r4, r0
 80092c2:	d158      	bne.n	8009376 <_malloc_r+0xf6>
 80092c4:	f8d8 4000 	ldr.w	r4, [r8]
 80092c8:	4627      	mov	r7, r4
 80092ca:	2f00      	cmp	r7, #0
 80092cc:	d143      	bne.n	8009356 <_malloc_r+0xd6>
 80092ce:	2c00      	cmp	r4, #0
 80092d0:	d04b      	beq.n	800936a <_malloc_r+0xea>
 80092d2:	6823      	ldr	r3, [r4, #0]
 80092d4:	4639      	mov	r1, r7
 80092d6:	4630      	mov	r0, r6
 80092d8:	eb04 0903 	add.w	r9, r4, r3
 80092dc:	f000 fb00 	bl	80098e0 <_sbrk_r>
 80092e0:	4581      	cmp	r9, r0
 80092e2:	d142      	bne.n	800936a <_malloc_r+0xea>
 80092e4:	6821      	ldr	r1, [r4, #0]
 80092e6:	1a6d      	subs	r5, r5, r1
 80092e8:	4629      	mov	r1, r5
 80092ea:	4630      	mov	r0, r6
 80092ec:	f7ff ffa6 	bl	800923c <sbrk_aligned>
 80092f0:	3001      	adds	r0, #1
 80092f2:	d03a      	beq.n	800936a <_malloc_r+0xea>
 80092f4:	6823      	ldr	r3, [r4, #0]
 80092f6:	442b      	add	r3, r5
 80092f8:	6023      	str	r3, [r4, #0]
 80092fa:	f8d8 3000 	ldr.w	r3, [r8]
 80092fe:	685a      	ldr	r2, [r3, #4]
 8009300:	bb62      	cbnz	r2, 800935c <_malloc_r+0xdc>
 8009302:	f8c8 7000 	str.w	r7, [r8]
 8009306:	e00f      	b.n	8009328 <_malloc_r+0xa8>
 8009308:	6822      	ldr	r2, [r4, #0]
 800930a:	1b52      	subs	r2, r2, r5
 800930c:	d420      	bmi.n	8009350 <_malloc_r+0xd0>
 800930e:	2a0b      	cmp	r2, #11
 8009310:	d917      	bls.n	8009342 <_malloc_r+0xc2>
 8009312:	1961      	adds	r1, r4, r5
 8009314:	42a3      	cmp	r3, r4
 8009316:	6025      	str	r5, [r4, #0]
 8009318:	bf18      	it	ne
 800931a:	6059      	strne	r1, [r3, #4]
 800931c:	6863      	ldr	r3, [r4, #4]
 800931e:	bf08      	it	eq
 8009320:	f8c8 1000 	streq.w	r1, [r8]
 8009324:	5162      	str	r2, [r4, r5]
 8009326:	604b      	str	r3, [r1, #4]
 8009328:	4630      	mov	r0, r6
 800932a:	f000 f82f 	bl	800938c <__malloc_unlock>
 800932e:	f104 000b 	add.w	r0, r4, #11
 8009332:	1d23      	adds	r3, r4, #4
 8009334:	f020 0007 	bic.w	r0, r0, #7
 8009338:	1ac2      	subs	r2, r0, r3
 800933a:	bf1c      	itt	ne
 800933c:	1a1b      	subne	r3, r3, r0
 800933e:	50a3      	strne	r3, [r4, r2]
 8009340:	e7af      	b.n	80092a2 <_malloc_r+0x22>
 8009342:	6862      	ldr	r2, [r4, #4]
 8009344:	42a3      	cmp	r3, r4
 8009346:	bf0c      	ite	eq
 8009348:	f8c8 2000 	streq.w	r2, [r8]
 800934c:	605a      	strne	r2, [r3, #4]
 800934e:	e7eb      	b.n	8009328 <_malloc_r+0xa8>
 8009350:	4623      	mov	r3, r4
 8009352:	6864      	ldr	r4, [r4, #4]
 8009354:	e7ae      	b.n	80092b4 <_malloc_r+0x34>
 8009356:	463c      	mov	r4, r7
 8009358:	687f      	ldr	r7, [r7, #4]
 800935a:	e7b6      	b.n	80092ca <_malloc_r+0x4a>
 800935c:	461a      	mov	r2, r3
 800935e:	685b      	ldr	r3, [r3, #4]
 8009360:	42a3      	cmp	r3, r4
 8009362:	d1fb      	bne.n	800935c <_malloc_r+0xdc>
 8009364:	2300      	movs	r3, #0
 8009366:	6053      	str	r3, [r2, #4]
 8009368:	e7de      	b.n	8009328 <_malloc_r+0xa8>
 800936a:	230c      	movs	r3, #12
 800936c:	6033      	str	r3, [r6, #0]
 800936e:	4630      	mov	r0, r6
 8009370:	f000 f80c 	bl	800938c <__malloc_unlock>
 8009374:	e794      	b.n	80092a0 <_malloc_r+0x20>
 8009376:	6005      	str	r5, [r0, #0]
 8009378:	e7d6      	b.n	8009328 <_malloc_r+0xa8>
 800937a:	bf00      	nop
 800937c:	200006bc 	.word	0x200006bc

08009380 <__malloc_lock>:
 8009380:	4801      	ldr	r0, [pc, #4]	@ (8009388 <__malloc_lock+0x8>)
 8009382:	f000 bafa 	b.w	800997a <__retarget_lock_acquire_recursive>
 8009386:	bf00      	nop
 8009388:	20000800 	.word	0x20000800

0800938c <__malloc_unlock>:
 800938c:	4801      	ldr	r0, [pc, #4]	@ (8009394 <__malloc_unlock+0x8>)
 800938e:	f000 baf5 	b.w	800997c <__retarget_lock_release_recursive>
 8009392:	bf00      	nop
 8009394:	20000800 	.word	0x20000800

08009398 <std>:
 8009398:	2300      	movs	r3, #0
 800939a:	b510      	push	{r4, lr}
 800939c:	4604      	mov	r4, r0
 800939e:	e9c0 3300 	strd	r3, r3, [r0]
 80093a2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80093a6:	6083      	str	r3, [r0, #8]
 80093a8:	8181      	strh	r1, [r0, #12]
 80093aa:	6643      	str	r3, [r0, #100]	@ 0x64
 80093ac:	81c2      	strh	r2, [r0, #14]
 80093ae:	6183      	str	r3, [r0, #24]
 80093b0:	4619      	mov	r1, r3
 80093b2:	2208      	movs	r2, #8
 80093b4:	305c      	adds	r0, #92	@ 0x5c
 80093b6:	f000 fa13 	bl	80097e0 <memset>
 80093ba:	4b0d      	ldr	r3, [pc, #52]	@ (80093f0 <std+0x58>)
 80093bc:	6263      	str	r3, [r4, #36]	@ 0x24
 80093be:	4b0d      	ldr	r3, [pc, #52]	@ (80093f4 <std+0x5c>)
 80093c0:	62a3      	str	r3, [r4, #40]	@ 0x28
 80093c2:	4b0d      	ldr	r3, [pc, #52]	@ (80093f8 <std+0x60>)
 80093c4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80093c6:	4b0d      	ldr	r3, [pc, #52]	@ (80093fc <std+0x64>)
 80093c8:	6323      	str	r3, [r4, #48]	@ 0x30
 80093ca:	4b0d      	ldr	r3, [pc, #52]	@ (8009400 <std+0x68>)
 80093cc:	6224      	str	r4, [r4, #32]
 80093ce:	429c      	cmp	r4, r3
 80093d0:	d006      	beq.n	80093e0 <std+0x48>
 80093d2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80093d6:	4294      	cmp	r4, r2
 80093d8:	d002      	beq.n	80093e0 <std+0x48>
 80093da:	33d0      	adds	r3, #208	@ 0xd0
 80093dc:	429c      	cmp	r4, r3
 80093de:	d105      	bne.n	80093ec <std+0x54>
 80093e0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80093e4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80093e8:	f000 bac6 	b.w	8009978 <__retarget_lock_init_recursive>
 80093ec:	bd10      	pop	{r4, pc}
 80093ee:	bf00      	nop
 80093f0:	080095fd 	.word	0x080095fd
 80093f4:	0800961f 	.word	0x0800961f
 80093f8:	08009657 	.word	0x08009657
 80093fc:	0800967b 	.word	0x0800967b
 8009400:	200006c0 	.word	0x200006c0

08009404 <stdio_exit_handler>:
 8009404:	4a02      	ldr	r2, [pc, #8]	@ (8009410 <stdio_exit_handler+0xc>)
 8009406:	4903      	ldr	r1, [pc, #12]	@ (8009414 <stdio_exit_handler+0x10>)
 8009408:	4803      	ldr	r0, [pc, #12]	@ (8009418 <stdio_exit_handler+0x14>)
 800940a:	f000 b869 	b.w	80094e0 <_fwalk_sglue>
 800940e:	bf00      	nop
 8009410:	2000000c 	.word	0x2000000c
 8009414:	0800a0bd 	.word	0x0800a0bd
 8009418:	2000001c 	.word	0x2000001c

0800941c <cleanup_stdio>:
 800941c:	6841      	ldr	r1, [r0, #4]
 800941e:	4b0c      	ldr	r3, [pc, #48]	@ (8009450 <cleanup_stdio+0x34>)
 8009420:	4299      	cmp	r1, r3
 8009422:	b510      	push	{r4, lr}
 8009424:	4604      	mov	r4, r0
 8009426:	d001      	beq.n	800942c <cleanup_stdio+0x10>
 8009428:	f000 fe48 	bl	800a0bc <_fflush_r>
 800942c:	68a1      	ldr	r1, [r4, #8]
 800942e:	4b09      	ldr	r3, [pc, #36]	@ (8009454 <cleanup_stdio+0x38>)
 8009430:	4299      	cmp	r1, r3
 8009432:	d002      	beq.n	800943a <cleanup_stdio+0x1e>
 8009434:	4620      	mov	r0, r4
 8009436:	f000 fe41 	bl	800a0bc <_fflush_r>
 800943a:	68e1      	ldr	r1, [r4, #12]
 800943c:	4b06      	ldr	r3, [pc, #24]	@ (8009458 <cleanup_stdio+0x3c>)
 800943e:	4299      	cmp	r1, r3
 8009440:	d004      	beq.n	800944c <cleanup_stdio+0x30>
 8009442:	4620      	mov	r0, r4
 8009444:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009448:	f000 be38 	b.w	800a0bc <_fflush_r>
 800944c:	bd10      	pop	{r4, pc}
 800944e:	bf00      	nop
 8009450:	200006c0 	.word	0x200006c0
 8009454:	20000728 	.word	0x20000728
 8009458:	20000790 	.word	0x20000790

0800945c <global_stdio_init.part.0>:
 800945c:	b510      	push	{r4, lr}
 800945e:	4b0b      	ldr	r3, [pc, #44]	@ (800948c <global_stdio_init.part.0+0x30>)
 8009460:	4c0b      	ldr	r4, [pc, #44]	@ (8009490 <global_stdio_init.part.0+0x34>)
 8009462:	4a0c      	ldr	r2, [pc, #48]	@ (8009494 <global_stdio_init.part.0+0x38>)
 8009464:	601a      	str	r2, [r3, #0]
 8009466:	4620      	mov	r0, r4
 8009468:	2200      	movs	r2, #0
 800946a:	2104      	movs	r1, #4
 800946c:	f7ff ff94 	bl	8009398 <std>
 8009470:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8009474:	2201      	movs	r2, #1
 8009476:	2109      	movs	r1, #9
 8009478:	f7ff ff8e 	bl	8009398 <std>
 800947c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8009480:	2202      	movs	r2, #2
 8009482:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009486:	2112      	movs	r1, #18
 8009488:	f7ff bf86 	b.w	8009398 <std>
 800948c:	200007f8 	.word	0x200007f8
 8009490:	200006c0 	.word	0x200006c0
 8009494:	08009405 	.word	0x08009405

08009498 <__sfp_lock_acquire>:
 8009498:	4801      	ldr	r0, [pc, #4]	@ (80094a0 <__sfp_lock_acquire+0x8>)
 800949a:	f000 ba6e 	b.w	800997a <__retarget_lock_acquire_recursive>
 800949e:	bf00      	nop
 80094a0:	20000801 	.word	0x20000801

080094a4 <__sfp_lock_release>:
 80094a4:	4801      	ldr	r0, [pc, #4]	@ (80094ac <__sfp_lock_release+0x8>)
 80094a6:	f000 ba69 	b.w	800997c <__retarget_lock_release_recursive>
 80094aa:	bf00      	nop
 80094ac:	20000801 	.word	0x20000801

080094b0 <__sinit>:
 80094b0:	b510      	push	{r4, lr}
 80094b2:	4604      	mov	r4, r0
 80094b4:	f7ff fff0 	bl	8009498 <__sfp_lock_acquire>
 80094b8:	6a23      	ldr	r3, [r4, #32]
 80094ba:	b11b      	cbz	r3, 80094c4 <__sinit+0x14>
 80094bc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80094c0:	f7ff bff0 	b.w	80094a4 <__sfp_lock_release>
 80094c4:	4b04      	ldr	r3, [pc, #16]	@ (80094d8 <__sinit+0x28>)
 80094c6:	6223      	str	r3, [r4, #32]
 80094c8:	4b04      	ldr	r3, [pc, #16]	@ (80094dc <__sinit+0x2c>)
 80094ca:	681b      	ldr	r3, [r3, #0]
 80094cc:	2b00      	cmp	r3, #0
 80094ce:	d1f5      	bne.n	80094bc <__sinit+0xc>
 80094d0:	f7ff ffc4 	bl	800945c <global_stdio_init.part.0>
 80094d4:	e7f2      	b.n	80094bc <__sinit+0xc>
 80094d6:	bf00      	nop
 80094d8:	0800941d 	.word	0x0800941d
 80094dc:	200007f8 	.word	0x200007f8

080094e0 <_fwalk_sglue>:
 80094e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80094e4:	4607      	mov	r7, r0
 80094e6:	4688      	mov	r8, r1
 80094e8:	4614      	mov	r4, r2
 80094ea:	2600      	movs	r6, #0
 80094ec:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80094f0:	f1b9 0901 	subs.w	r9, r9, #1
 80094f4:	d505      	bpl.n	8009502 <_fwalk_sglue+0x22>
 80094f6:	6824      	ldr	r4, [r4, #0]
 80094f8:	2c00      	cmp	r4, #0
 80094fa:	d1f7      	bne.n	80094ec <_fwalk_sglue+0xc>
 80094fc:	4630      	mov	r0, r6
 80094fe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009502:	89ab      	ldrh	r3, [r5, #12]
 8009504:	2b01      	cmp	r3, #1
 8009506:	d907      	bls.n	8009518 <_fwalk_sglue+0x38>
 8009508:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800950c:	3301      	adds	r3, #1
 800950e:	d003      	beq.n	8009518 <_fwalk_sglue+0x38>
 8009510:	4629      	mov	r1, r5
 8009512:	4638      	mov	r0, r7
 8009514:	47c0      	blx	r8
 8009516:	4306      	orrs	r6, r0
 8009518:	3568      	adds	r5, #104	@ 0x68
 800951a:	e7e9      	b.n	80094f0 <_fwalk_sglue+0x10>

0800951c <iprintf>:
 800951c:	b40f      	push	{r0, r1, r2, r3}
 800951e:	b507      	push	{r0, r1, r2, lr}
 8009520:	4906      	ldr	r1, [pc, #24]	@ (800953c <iprintf+0x20>)
 8009522:	ab04      	add	r3, sp, #16
 8009524:	6808      	ldr	r0, [r1, #0]
 8009526:	f853 2b04 	ldr.w	r2, [r3], #4
 800952a:	6881      	ldr	r1, [r0, #8]
 800952c:	9301      	str	r3, [sp, #4]
 800952e:	f000 fa9b 	bl	8009a68 <_vfiprintf_r>
 8009532:	b003      	add	sp, #12
 8009534:	f85d eb04 	ldr.w	lr, [sp], #4
 8009538:	b004      	add	sp, #16
 800953a:	4770      	bx	lr
 800953c:	20000018 	.word	0x20000018

08009540 <_puts_r>:
 8009540:	6a03      	ldr	r3, [r0, #32]
 8009542:	b570      	push	{r4, r5, r6, lr}
 8009544:	6884      	ldr	r4, [r0, #8]
 8009546:	4605      	mov	r5, r0
 8009548:	460e      	mov	r6, r1
 800954a:	b90b      	cbnz	r3, 8009550 <_puts_r+0x10>
 800954c:	f7ff ffb0 	bl	80094b0 <__sinit>
 8009550:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009552:	07db      	lsls	r3, r3, #31
 8009554:	d405      	bmi.n	8009562 <_puts_r+0x22>
 8009556:	89a3      	ldrh	r3, [r4, #12]
 8009558:	0598      	lsls	r0, r3, #22
 800955a:	d402      	bmi.n	8009562 <_puts_r+0x22>
 800955c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800955e:	f000 fa0c 	bl	800997a <__retarget_lock_acquire_recursive>
 8009562:	89a3      	ldrh	r3, [r4, #12]
 8009564:	0719      	lsls	r1, r3, #28
 8009566:	d502      	bpl.n	800956e <_puts_r+0x2e>
 8009568:	6923      	ldr	r3, [r4, #16]
 800956a:	2b00      	cmp	r3, #0
 800956c:	d135      	bne.n	80095da <_puts_r+0x9a>
 800956e:	4621      	mov	r1, r4
 8009570:	4628      	mov	r0, r5
 8009572:	f000 f8c5 	bl	8009700 <__swsetup_r>
 8009576:	b380      	cbz	r0, 80095da <_puts_r+0x9a>
 8009578:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 800957c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800957e:	07da      	lsls	r2, r3, #31
 8009580:	d405      	bmi.n	800958e <_puts_r+0x4e>
 8009582:	89a3      	ldrh	r3, [r4, #12]
 8009584:	059b      	lsls	r3, r3, #22
 8009586:	d402      	bmi.n	800958e <_puts_r+0x4e>
 8009588:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800958a:	f000 f9f7 	bl	800997c <__retarget_lock_release_recursive>
 800958e:	4628      	mov	r0, r5
 8009590:	bd70      	pop	{r4, r5, r6, pc}
 8009592:	2b00      	cmp	r3, #0
 8009594:	da04      	bge.n	80095a0 <_puts_r+0x60>
 8009596:	69a2      	ldr	r2, [r4, #24]
 8009598:	429a      	cmp	r2, r3
 800959a:	dc17      	bgt.n	80095cc <_puts_r+0x8c>
 800959c:	290a      	cmp	r1, #10
 800959e:	d015      	beq.n	80095cc <_puts_r+0x8c>
 80095a0:	6823      	ldr	r3, [r4, #0]
 80095a2:	1c5a      	adds	r2, r3, #1
 80095a4:	6022      	str	r2, [r4, #0]
 80095a6:	7019      	strb	r1, [r3, #0]
 80095a8:	68a3      	ldr	r3, [r4, #8]
 80095aa:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80095ae:	3b01      	subs	r3, #1
 80095b0:	60a3      	str	r3, [r4, #8]
 80095b2:	2900      	cmp	r1, #0
 80095b4:	d1ed      	bne.n	8009592 <_puts_r+0x52>
 80095b6:	2b00      	cmp	r3, #0
 80095b8:	da11      	bge.n	80095de <_puts_r+0x9e>
 80095ba:	4622      	mov	r2, r4
 80095bc:	210a      	movs	r1, #10
 80095be:	4628      	mov	r0, r5
 80095c0:	f000 f85f 	bl	8009682 <__swbuf_r>
 80095c4:	3001      	adds	r0, #1
 80095c6:	d0d7      	beq.n	8009578 <_puts_r+0x38>
 80095c8:	250a      	movs	r5, #10
 80095ca:	e7d7      	b.n	800957c <_puts_r+0x3c>
 80095cc:	4622      	mov	r2, r4
 80095ce:	4628      	mov	r0, r5
 80095d0:	f000 f857 	bl	8009682 <__swbuf_r>
 80095d4:	3001      	adds	r0, #1
 80095d6:	d1e7      	bne.n	80095a8 <_puts_r+0x68>
 80095d8:	e7ce      	b.n	8009578 <_puts_r+0x38>
 80095da:	3e01      	subs	r6, #1
 80095dc:	e7e4      	b.n	80095a8 <_puts_r+0x68>
 80095de:	6823      	ldr	r3, [r4, #0]
 80095e0:	1c5a      	adds	r2, r3, #1
 80095e2:	6022      	str	r2, [r4, #0]
 80095e4:	220a      	movs	r2, #10
 80095e6:	701a      	strb	r2, [r3, #0]
 80095e8:	e7ee      	b.n	80095c8 <_puts_r+0x88>
	...

080095ec <puts>:
 80095ec:	4b02      	ldr	r3, [pc, #8]	@ (80095f8 <puts+0xc>)
 80095ee:	4601      	mov	r1, r0
 80095f0:	6818      	ldr	r0, [r3, #0]
 80095f2:	f7ff bfa5 	b.w	8009540 <_puts_r>
 80095f6:	bf00      	nop
 80095f8:	20000018 	.word	0x20000018

080095fc <__sread>:
 80095fc:	b510      	push	{r4, lr}
 80095fe:	460c      	mov	r4, r1
 8009600:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009604:	f000 f946 	bl	8009894 <_read_r>
 8009608:	2800      	cmp	r0, #0
 800960a:	bfab      	itete	ge
 800960c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800960e:	89a3      	ldrhlt	r3, [r4, #12]
 8009610:	181b      	addge	r3, r3, r0
 8009612:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8009616:	bfac      	ite	ge
 8009618:	6563      	strge	r3, [r4, #84]	@ 0x54
 800961a:	81a3      	strhlt	r3, [r4, #12]
 800961c:	bd10      	pop	{r4, pc}

0800961e <__swrite>:
 800961e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009622:	461f      	mov	r7, r3
 8009624:	898b      	ldrh	r3, [r1, #12]
 8009626:	05db      	lsls	r3, r3, #23
 8009628:	4605      	mov	r5, r0
 800962a:	460c      	mov	r4, r1
 800962c:	4616      	mov	r6, r2
 800962e:	d505      	bpl.n	800963c <__swrite+0x1e>
 8009630:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009634:	2302      	movs	r3, #2
 8009636:	2200      	movs	r2, #0
 8009638:	f000 f91a 	bl	8009870 <_lseek_r>
 800963c:	89a3      	ldrh	r3, [r4, #12]
 800963e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009642:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8009646:	81a3      	strh	r3, [r4, #12]
 8009648:	4632      	mov	r2, r6
 800964a:	463b      	mov	r3, r7
 800964c:	4628      	mov	r0, r5
 800964e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009652:	f000 b955 	b.w	8009900 <_write_r>

08009656 <__sseek>:
 8009656:	b510      	push	{r4, lr}
 8009658:	460c      	mov	r4, r1
 800965a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800965e:	f000 f907 	bl	8009870 <_lseek_r>
 8009662:	1c43      	adds	r3, r0, #1
 8009664:	89a3      	ldrh	r3, [r4, #12]
 8009666:	bf15      	itete	ne
 8009668:	6560      	strne	r0, [r4, #84]	@ 0x54
 800966a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800966e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8009672:	81a3      	strheq	r3, [r4, #12]
 8009674:	bf18      	it	ne
 8009676:	81a3      	strhne	r3, [r4, #12]
 8009678:	bd10      	pop	{r4, pc}

0800967a <__sclose>:
 800967a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800967e:	f000 b8e7 	b.w	8009850 <_close_r>

08009682 <__swbuf_r>:
 8009682:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009684:	460e      	mov	r6, r1
 8009686:	4614      	mov	r4, r2
 8009688:	4605      	mov	r5, r0
 800968a:	b118      	cbz	r0, 8009694 <__swbuf_r+0x12>
 800968c:	6a03      	ldr	r3, [r0, #32]
 800968e:	b90b      	cbnz	r3, 8009694 <__swbuf_r+0x12>
 8009690:	f7ff ff0e 	bl	80094b0 <__sinit>
 8009694:	69a3      	ldr	r3, [r4, #24]
 8009696:	60a3      	str	r3, [r4, #8]
 8009698:	89a3      	ldrh	r3, [r4, #12]
 800969a:	071a      	lsls	r2, r3, #28
 800969c:	d501      	bpl.n	80096a2 <__swbuf_r+0x20>
 800969e:	6923      	ldr	r3, [r4, #16]
 80096a0:	b943      	cbnz	r3, 80096b4 <__swbuf_r+0x32>
 80096a2:	4621      	mov	r1, r4
 80096a4:	4628      	mov	r0, r5
 80096a6:	f000 f82b 	bl	8009700 <__swsetup_r>
 80096aa:	b118      	cbz	r0, 80096b4 <__swbuf_r+0x32>
 80096ac:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 80096b0:	4638      	mov	r0, r7
 80096b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80096b4:	6823      	ldr	r3, [r4, #0]
 80096b6:	6922      	ldr	r2, [r4, #16]
 80096b8:	1a98      	subs	r0, r3, r2
 80096ba:	6963      	ldr	r3, [r4, #20]
 80096bc:	b2f6      	uxtb	r6, r6
 80096be:	4283      	cmp	r3, r0
 80096c0:	4637      	mov	r7, r6
 80096c2:	dc05      	bgt.n	80096d0 <__swbuf_r+0x4e>
 80096c4:	4621      	mov	r1, r4
 80096c6:	4628      	mov	r0, r5
 80096c8:	f000 fcf8 	bl	800a0bc <_fflush_r>
 80096cc:	2800      	cmp	r0, #0
 80096ce:	d1ed      	bne.n	80096ac <__swbuf_r+0x2a>
 80096d0:	68a3      	ldr	r3, [r4, #8]
 80096d2:	3b01      	subs	r3, #1
 80096d4:	60a3      	str	r3, [r4, #8]
 80096d6:	6823      	ldr	r3, [r4, #0]
 80096d8:	1c5a      	adds	r2, r3, #1
 80096da:	6022      	str	r2, [r4, #0]
 80096dc:	701e      	strb	r6, [r3, #0]
 80096de:	6962      	ldr	r2, [r4, #20]
 80096e0:	1c43      	adds	r3, r0, #1
 80096e2:	429a      	cmp	r2, r3
 80096e4:	d004      	beq.n	80096f0 <__swbuf_r+0x6e>
 80096e6:	89a3      	ldrh	r3, [r4, #12]
 80096e8:	07db      	lsls	r3, r3, #31
 80096ea:	d5e1      	bpl.n	80096b0 <__swbuf_r+0x2e>
 80096ec:	2e0a      	cmp	r6, #10
 80096ee:	d1df      	bne.n	80096b0 <__swbuf_r+0x2e>
 80096f0:	4621      	mov	r1, r4
 80096f2:	4628      	mov	r0, r5
 80096f4:	f000 fce2 	bl	800a0bc <_fflush_r>
 80096f8:	2800      	cmp	r0, #0
 80096fa:	d0d9      	beq.n	80096b0 <__swbuf_r+0x2e>
 80096fc:	e7d6      	b.n	80096ac <__swbuf_r+0x2a>
	...

08009700 <__swsetup_r>:
 8009700:	b538      	push	{r3, r4, r5, lr}
 8009702:	4b29      	ldr	r3, [pc, #164]	@ (80097a8 <__swsetup_r+0xa8>)
 8009704:	4605      	mov	r5, r0
 8009706:	6818      	ldr	r0, [r3, #0]
 8009708:	460c      	mov	r4, r1
 800970a:	b118      	cbz	r0, 8009714 <__swsetup_r+0x14>
 800970c:	6a03      	ldr	r3, [r0, #32]
 800970e:	b90b      	cbnz	r3, 8009714 <__swsetup_r+0x14>
 8009710:	f7ff fece 	bl	80094b0 <__sinit>
 8009714:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009718:	0719      	lsls	r1, r3, #28
 800971a:	d422      	bmi.n	8009762 <__swsetup_r+0x62>
 800971c:	06da      	lsls	r2, r3, #27
 800971e:	d407      	bmi.n	8009730 <__swsetup_r+0x30>
 8009720:	2209      	movs	r2, #9
 8009722:	602a      	str	r2, [r5, #0]
 8009724:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009728:	81a3      	strh	r3, [r4, #12]
 800972a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800972e:	e033      	b.n	8009798 <__swsetup_r+0x98>
 8009730:	0758      	lsls	r0, r3, #29
 8009732:	d512      	bpl.n	800975a <__swsetup_r+0x5a>
 8009734:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009736:	b141      	cbz	r1, 800974a <__swsetup_r+0x4a>
 8009738:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800973c:	4299      	cmp	r1, r3
 800973e:	d002      	beq.n	8009746 <__swsetup_r+0x46>
 8009740:	4628      	mov	r0, r5
 8009742:	f000 f91d 	bl	8009980 <_free_r>
 8009746:	2300      	movs	r3, #0
 8009748:	6363      	str	r3, [r4, #52]	@ 0x34
 800974a:	89a3      	ldrh	r3, [r4, #12]
 800974c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8009750:	81a3      	strh	r3, [r4, #12]
 8009752:	2300      	movs	r3, #0
 8009754:	6063      	str	r3, [r4, #4]
 8009756:	6923      	ldr	r3, [r4, #16]
 8009758:	6023      	str	r3, [r4, #0]
 800975a:	89a3      	ldrh	r3, [r4, #12]
 800975c:	f043 0308 	orr.w	r3, r3, #8
 8009760:	81a3      	strh	r3, [r4, #12]
 8009762:	6923      	ldr	r3, [r4, #16]
 8009764:	b94b      	cbnz	r3, 800977a <__swsetup_r+0x7a>
 8009766:	89a3      	ldrh	r3, [r4, #12]
 8009768:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800976c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009770:	d003      	beq.n	800977a <__swsetup_r+0x7a>
 8009772:	4621      	mov	r1, r4
 8009774:	4628      	mov	r0, r5
 8009776:	f000 fcef 	bl	800a158 <__smakebuf_r>
 800977a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800977e:	f013 0201 	ands.w	r2, r3, #1
 8009782:	d00a      	beq.n	800979a <__swsetup_r+0x9a>
 8009784:	2200      	movs	r2, #0
 8009786:	60a2      	str	r2, [r4, #8]
 8009788:	6962      	ldr	r2, [r4, #20]
 800978a:	4252      	negs	r2, r2
 800978c:	61a2      	str	r2, [r4, #24]
 800978e:	6922      	ldr	r2, [r4, #16]
 8009790:	b942      	cbnz	r2, 80097a4 <__swsetup_r+0xa4>
 8009792:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8009796:	d1c5      	bne.n	8009724 <__swsetup_r+0x24>
 8009798:	bd38      	pop	{r3, r4, r5, pc}
 800979a:	0799      	lsls	r1, r3, #30
 800979c:	bf58      	it	pl
 800979e:	6962      	ldrpl	r2, [r4, #20]
 80097a0:	60a2      	str	r2, [r4, #8]
 80097a2:	e7f4      	b.n	800978e <__swsetup_r+0x8e>
 80097a4:	2000      	movs	r0, #0
 80097a6:	e7f7      	b.n	8009798 <__swsetup_r+0x98>
 80097a8:	20000018 	.word	0x20000018

080097ac <memmove>:
 80097ac:	4288      	cmp	r0, r1
 80097ae:	b510      	push	{r4, lr}
 80097b0:	eb01 0402 	add.w	r4, r1, r2
 80097b4:	d902      	bls.n	80097bc <memmove+0x10>
 80097b6:	4284      	cmp	r4, r0
 80097b8:	4623      	mov	r3, r4
 80097ba:	d807      	bhi.n	80097cc <memmove+0x20>
 80097bc:	1e43      	subs	r3, r0, #1
 80097be:	42a1      	cmp	r1, r4
 80097c0:	d008      	beq.n	80097d4 <memmove+0x28>
 80097c2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80097c6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80097ca:	e7f8      	b.n	80097be <memmove+0x12>
 80097cc:	4402      	add	r2, r0
 80097ce:	4601      	mov	r1, r0
 80097d0:	428a      	cmp	r2, r1
 80097d2:	d100      	bne.n	80097d6 <memmove+0x2a>
 80097d4:	bd10      	pop	{r4, pc}
 80097d6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80097da:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80097de:	e7f7      	b.n	80097d0 <memmove+0x24>

080097e0 <memset>:
 80097e0:	4402      	add	r2, r0
 80097e2:	4603      	mov	r3, r0
 80097e4:	4293      	cmp	r3, r2
 80097e6:	d100      	bne.n	80097ea <memset+0xa>
 80097e8:	4770      	bx	lr
 80097ea:	f803 1b01 	strb.w	r1, [r3], #1
 80097ee:	e7f9      	b.n	80097e4 <memset+0x4>

080097f0 <_raise_r>:
 80097f0:	291f      	cmp	r1, #31
 80097f2:	b538      	push	{r3, r4, r5, lr}
 80097f4:	4605      	mov	r5, r0
 80097f6:	460c      	mov	r4, r1
 80097f8:	d904      	bls.n	8009804 <_raise_r+0x14>
 80097fa:	2316      	movs	r3, #22
 80097fc:	6003      	str	r3, [r0, #0]
 80097fe:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009802:	bd38      	pop	{r3, r4, r5, pc}
 8009804:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8009806:	b112      	cbz	r2, 800980e <_raise_r+0x1e>
 8009808:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800980c:	b94b      	cbnz	r3, 8009822 <_raise_r+0x32>
 800980e:	4628      	mov	r0, r5
 8009810:	f000 f864 	bl	80098dc <_getpid_r>
 8009814:	4622      	mov	r2, r4
 8009816:	4601      	mov	r1, r0
 8009818:	4628      	mov	r0, r5
 800981a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800981e:	f000 b84b 	b.w	80098b8 <_kill_r>
 8009822:	2b01      	cmp	r3, #1
 8009824:	d00a      	beq.n	800983c <_raise_r+0x4c>
 8009826:	1c59      	adds	r1, r3, #1
 8009828:	d103      	bne.n	8009832 <_raise_r+0x42>
 800982a:	2316      	movs	r3, #22
 800982c:	6003      	str	r3, [r0, #0]
 800982e:	2001      	movs	r0, #1
 8009830:	e7e7      	b.n	8009802 <_raise_r+0x12>
 8009832:	2100      	movs	r1, #0
 8009834:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8009838:	4620      	mov	r0, r4
 800983a:	4798      	blx	r3
 800983c:	2000      	movs	r0, #0
 800983e:	e7e0      	b.n	8009802 <_raise_r+0x12>

08009840 <raise>:
 8009840:	4b02      	ldr	r3, [pc, #8]	@ (800984c <raise+0xc>)
 8009842:	4601      	mov	r1, r0
 8009844:	6818      	ldr	r0, [r3, #0]
 8009846:	f7ff bfd3 	b.w	80097f0 <_raise_r>
 800984a:	bf00      	nop
 800984c:	20000018 	.word	0x20000018

08009850 <_close_r>:
 8009850:	b538      	push	{r3, r4, r5, lr}
 8009852:	4d06      	ldr	r5, [pc, #24]	@ (800986c <_close_r+0x1c>)
 8009854:	2300      	movs	r3, #0
 8009856:	4604      	mov	r4, r0
 8009858:	4608      	mov	r0, r1
 800985a:	602b      	str	r3, [r5, #0]
 800985c:	f7fb fac4 	bl	8004de8 <_close>
 8009860:	1c43      	adds	r3, r0, #1
 8009862:	d102      	bne.n	800986a <_close_r+0x1a>
 8009864:	682b      	ldr	r3, [r5, #0]
 8009866:	b103      	cbz	r3, 800986a <_close_r+0x1a>
 8009868:	6023      	str	r3, [r4, #0]
 800986a:	bd38      	pop	{r3, r4, r5, pc}
 800986c:	200007fc 	.word	0x200007fc

08009870 <_lseek_r>:
 8009870:	b538      	push	{r3, r4, r5, lr}
 8009872:	4d07      	ldr	r5, [pc, #28]	@ (8009890 <_lseek_r+0x20>)
 8009874:	4604      	mov	r4, r0
 8009876:	4608      	mov	r0, r1
 8009878:	4611      	mov	r1, r2
 800987a:	2200      	movs	r2, #0
 800987c:	602a      	str	r2, [r5, #0]
 800987e:	461a      	mov	r2, r3
 8009880:	f7fb fad9 	bl	8004e36 <_lseek>
 8009884:	1c43      	adds	r3, r0, #1
 8009886:	d102      	bne.n	800988e <_lseek_r+0x1e>
 8009888:	682b      	ldr	r3, [r5, #0]
 800988a:	b103      	cbz	r3, 800988e <_lseek_r+0x1e>
 800988c:	6023      	str	r3, [r4, #0]
 800988e:	bd38      	pop	{r3, r4, r5, pc}
 8009890:	200007fc 	.word	0x200007fc

08009894 <_read_r>:
 8009894:	b538      	push	{r3, r4, r5, lr}
 8009896:	4d07      	ldr	r5, [pc, #28]	@ (80098b4 <_read_r+0x20>)
 8009898:	4604      	mov	r4, r0
 800989a:	4608      	mov	r0, r1
 800989c:	4611      	mov	r1, r2
 800989e:	2200      	movs	r2, #0
 80098a0:	602a      	str	r2, [r5, #0]
 80098a2:	461a      	mov	r2, r3
 80098a4:	f7fb fa83 	bl	8004dae <_read>
 80098a8:	1c43      	adds	r3, r0, #1
 80098aa:	d102      	bne.n	80098b2 <_read_r+0x1e>
 80098ac:	682b      	ldr	r3, [r5, #0]
 80098ae:	b103      	cbz	r3, 80098b2 <_read_r+0x1e>
 80098b0:	6023      	str	r3, [r4, #0]
 80098b2:	bd38      	pop	{r3, r4, r5, pc}
 80098b4:	200007fc 	.word	0x200007fc

080098b8 <_kill_r>:
 80098b8:	b538      	push	{r3, r4, r5, lr}
 80098ba:	4d07      	ldr	r5, [pc, #28]	@ (80098d8 <_kill_r+0x20>)
 80098bc:	2300      	movs	r3, #0
 80098be:	4604      	mov	r4, r0
 80098c0:	4608      	mov	r0, r1
 80098c2:	4611      	mov	r1, r2
 80098c4:	602b      	str	r3, [r5, #0]
 80098c6:	f7fb fa57 	bl	8004d78 <_kill>
 80098ca:	1c43      	adds	r3, r0, #1
 80098cc:	d102      	bne.n	80098d4 <_kill_r+0x1c>
 80098ce:	682b      	ldr	r3, [r5, #0]
 80098d0:	b103      	cbz	r3, 80098d4 <_kill_r+0x1c>
 80098d2:	6023      	str	r3, [r4, #0]
 80098d4:	bd38      	pop	{r3, r4, r5, pc}
 80098d6:	bf00      	nop
 80098d8:	200007fc 	.word	0x200007fc

080098dc <_getpid_r>:
 80098dc:	f7fb ba44 	b.w	8004d68 <_getpid>

080098e0 <_sbrk_r>:
 80098e0:	b538      	push	{r3, r4, r5, lr}
 80098e2:	4d06      	ldr	r5, [pc, #24]	@ (80098fc <_sbrk_r+0x1c>)
 80098e4:	2300      	movs	r3, #0
 80098e6:	4604      	mov	r4, r0
 80098e8:	4608      	mov	r0, r1
 80098ea:	602b      	str	r3, [r5, #0]
 80098ec:	f7fb fab0 	bl	8004e50 <_sbrk>
 80098f0:	1c43      	adds	r3, r0, #1
 80098f2:	d102      	bne.n	80098fa <_sbrk_r+0x1a>
 80098f4:	682b      	ldr	r3, [r5, #0]
 80098f6:	b103      	cbz	r3, 80098fa <_sbrk_r+0x1a>
 80098f8:	6023      	str	r3, [r4, #0]
 80098fa:	bd38      	pop	{r3, r4, r5, pc}
 80098fc:	200007fc 	.word	0x200007fc

08009900 <_write_r>:
 8009900:	b538      	push	{r3, r4, r5, lr}
 8009902:	4d07      	ldr	r5, [pc, #28]	@ (8009920 <_write_r+0x20>)
 8009904:	4604      	mov	r4, r0
 8009906:	4608      	mov	r0, r1
 8009908:	4611      	mov	r1, r2
 800990a:	2200      	movs	r2, #0
 800990c:	602a      	str	r2, [r5, #0]
 800990e:	461a      	mov	r2, r3
 8009910:	f7f8 fb2c 	bl	8001f6c <_write>
 8009914:	1c43      	adds	r3, r0, #1
 8009916:	d102      	bne.n	800991e <_write_r+0x1e>
 8009918:	682b      	ldr	r3, [r5, #0]
 800991a:	b103      	cbz	r3, 800991e <_write_r+0x1e>
 800991c:	6023      	str	r3, [r4, #0]
 800991e:	bd38      	pop	{r3, r4, r5, pc}
 8009920:	200007fc 	.word	0x200007fc

08009924 <__errno>:
 8009924:	4b01      	ldr	r3, [pc, #4]	@ (800992c <__errno+0x8>)
 8009926:	6818      	ldr	r0, [r3, #0]
 8009928:	4770      	bx	lr
 800992a:	bf00      	nop
 800992c:	20000018 	.word	0x20000018

08009930 <__libc_init_array>:
 8009930:	b570      	push	{r4, r5, r6, lr}
 8009932:	4d0d      	ldr	r5, [pc, #52]	@ (8009968 <__libc_init_array+0x38>)
 8009934:	4c0d      	ldr	r4, [pc, #52]	@ (800996c <__libc_init_array+0x3c>)
 8009936:	1b64      	subs	r4, r4, r5
 8009938:	10a4      	asrs	r4, r4, #2
 800993a:	2600      	movs	r6, #0
 800993c:	42a6      	cmp	r6, r4
 800993e:	d109      	bne.n	8009954 <__libc_init_array+0x24>
 8009940:	4d0b      	ldr	r5, [pc, #44]	@ (8009970 <__libc_init_array+0x40>)
 8009942:	4c0c      	ldr	r4, [pc, #48]	@ (8009974 <__libc_init_array+0x44>)
 8009944:	f000 fc66 	bl	800a214 <_init>
 8009948:	1b64      	subs	r4, r4, r5
 800994a:	10a4      	asrs	r4, r4, #2
 800994c:	2600      	movs	r6, #0
 800994e:	42a6      	cmp	r6, r4
 8009950:	d105      	bne.n	800995e <__libc_init_array+0x2e>
 8009952:	bd70      	pop	{r4, r5, r6, pc}
 8009954:	f855 3b04 	ldr.w	r3, [r5], #4
 8009958:	4798      	blx	r3
 800995a:	3601      	adds	r6, #1
 800995c:	e7ee      	b.n	800993c <__libc_init_array+0xc>
 800995e:	f855 3b04 	ldr.w	r3, [r5], #4
 8009962:	4798      	blx	r3
 8009964:	3601      	adds	r6, #1
 8009966:	e7f2      	b.n	800994e <__libc_init_array+0x1e>
 8009968:	0800a690 	.word	0x0800a690
 800996c:	0800a690 	.word	0x0800a690
 8009970:	0800a690 	.word	0x0800a690
 8009974:	0800a698 	.word	0x0800a698

08009978 <__retarget_lock_init_recursive>:
 8009978:	4770      	bx	lr

0800997a <__retarget_lock_acquire_recursive>:
 800997a:	4770      	bx	lr

0800997c <__retarget_lock_release_recursive>:
 800997c:	4770      	bx	lr
	...

08009980 <_free_r>:
 8009980:	b538      	push	{r3, r4, r5, lr}
 8009982:	4605      	mov	r5, r0
 8009984:	2900      	cmp	r1, #0
 8009986:	d041      	beq.n	8009a0c <_free_r+0x8c>
 8009988:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800998c:	1f0c      	subs	r4, r1, #4
 800998e:	2b00      	cmp	r3, #0
 8009990:	bfb8      	it	lt
 8009992:	18e4      	addlt	r4, r4, r3
 8009994:	f7ff fcf4 	bl	8009380 <__malloc_lock>
 8009998:	4a1d      	ldr	r2, [pc, #116]	@ (8009a10 <_free_r+0x90>)
 800999a:	6813      	ldr	r3, [r2, #0]
 800999c:	b933      	cbnz	r3, 80099ac <_free_r+0x2c>
 800999e:	6063      	str	r3, [r4, #4]
 80099a0:	6014      	str	r4, [r2, #0]
 80099a2:	4628      	mov	r0, r5
 80099a4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80099a8:	f7ff bcf0 	b.w	800938c <__malloc_unlock>
 80099ac:	42a3      	cmp	r3, r4
 80099ae:	d908      	bls.n	80099c2 <_free_r+0x42>
 80099b0:	6820      	ldr	r0, [r4, #0]
 80099b2:	1821      	adds	r1, r4, r0
 80099b4:	428b      	cmp	r3, r1
 80099b6:	bf01      	itttt	eq
 80099b8:	6819      	ldreq	r1, [r3, #0]
 80099ba:	685b      	ldreq	r3, [r3, #4]
 80099bc:	1809      	addeq	r1, r1, r0
 80099be:	6021      	streq	r1, [r4, #0]
 80099c0:	e7ed      	b.n	800999e <_free_r+0x1e>
 80099c2:	461a      	mov	r2, r3
 80099c4:	685b      	ldr	r3, [r3, #4]
 80099c6:	b10b      	cbz	r3, 80099cc <_free_r+0x4c>
 80099c8:	42a3      	cmp	r3, r4
 80099ca:	d9fa      	bls.n	80099c2 <_free_r+0x42>
 80099cc:	6811      	ldr	r1, [r2, #0]
 80099ce:	1850      	adds	r0, r2, r1
 80099d0:	42a0      	cmp	r0, r4
 80099d2:	d10b      	bne.n	80099ec <_free_r+0x6c>
 80099d4:	6820      	ldr	r0, [r4, #0]
 80099d6:	4401      	add	r1, r0
 80099d8:	1850      	adds	r0, r2, r1
 80099da:	4283      	cmp	r3, r0
 80099dc:	6011      	str	r1, [r2, #0]
 80099de:	d1e0      	bne.n	80099a2 <_free_r+0x22>
 80099e0:	6818      	ldr	r0, [r3, #0]
 80099e2:	685b      	ldr	r3, [r3, #4]
 80099e4:	6053      	str	r3, [r2, #4]
 80099e6:	4408      	add	r0, r1
 80099e8:	6010      	str	r0, [r2, #0]
 80099ea:	e7da      	b.n	80099a2 <_free_r+0x22>
 80099ec:	d902      	bls.n	80099f4 <_free_r+0x74>
 80099ee:	230c      	movs	r3, #12
 80099f0:	602b      	str	r3, [r5, #0]
 80099f2:	e7d6      	b.n	80099a2 <_free_r+0x22>
 80099f4:	6820      	ldr	r0, [r4, #0]
 80099f6:	1821      	adds	r1, r4, r0
 80099f8:	428b      	cmp	r3, r1
 80099fa:	bf04      	itt	eq
 80099fc:	6819      	ldreq	r1, [r3, #0]
 80099fe:	685b      	ldreq	r3, [r3, #4]
 8009a00:	6063      	str	r3, [r4, #4]
 8009a02:	bf04      	itt	eq
 8009a04:	1809      	addeq	r1, r1, r0
 8009a06:	6021      	streq	r1, [r4, #0]
 8009a08:	6054      	str	r4, [r2, #4]
 8009a0a:	e7ca      	b.n	80099a2 <_free_r+0x22>
 8009a0c:	bd38      	pop	{r3, r4, r5, pc}
 8009a0e:	bf00      	nop
 8009a10:	200006bc 	.word	0x200006bc

08009a14 <__sfputc_r>:
 8009a14:	6893      	ldr	r3, [r2, #8]
 8009a16:	3b01      	subs	r3, #1
 8009a18:	2b00      	cmp	r3, #0
 8009a1a:	b410      	push	{r4}
 8009a1c:	6093      	str	r3, [r2, #8]
 8009a1e:	da08      	bge.n	8009a32 <__sfputc_r+0x1e>
 8009a20:	6994      	ldr	r4, [r2, #24]
 8009a22:	42a3      	cmp	r3, r4
 8009a24:	db01      	blt.n	8009a2a <__sfputc_r+0x16>
 8009a26:	290a      	cmp	r1, #10
 8009a28:	d103      	bne.n	8009a32 <__sfputc_r+0x1e>
 8009a2a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009a2e:	f7ff be28 	b.w	8009682 <__swbuf_r>
 8009a32:	6813      	ldr	r3, [r2, #0]
 8009a34:	1c58      	adds	r0, r3, #1
 8009a36:	6010      	str	r0, [r2, #0]
 8009a38:	7019      	strb	r1, [r3, #0]
 8009a3a:	4608      	mov	r0, r1
 8009a3c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009a40:	4770      	bx	lr

08009a42 <__sfputs_r>:
 8009a42:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009a44:	4606      	mov	r6, r0
 8009a46:	460f      	mov	r7, r1
 8009a48:	4614      	mov	r4, r2
 8009a4a:	18d5      	adds	r5, r2, r3
 8009a4c:	42ac      	cmp	r4, r5
 8009a4e:	d101      	bne.n	8009a54 <__sfputs_r+0x12>
 8009a50:	2000      	movs	r0, #0
 8009a52:	e007      	b.n	8009a64 <__sfputs_r+0x22>
 8009a54:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009a58:	463a      	mov	r2, r7
 8009a5a:	4630      	mov	r0, r6
 8009a5c:	f7ff ffda 	bl	8009a14 <__sfputc_r>
 8009a60:	1c43      	adds	r3, r0, #1
 8009a62:	d1f3      	bne.n	8009a4c <__sfputs_r+0xa>
 8009a64:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009a68 <_vfiprintf_r>:
 8009a68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009a6c:	460d      	mov	r5, r1
 8009a6e:	b09d      	sub	sp, #116	@ 0x74
 8009a70:	4614      	mov	r4, r2
 8009a72:	4698      	mov	r8, r3
 8009a74:	4606      	mov	r6, r0
 8009a76:	b118      	cbz	r0, 8009a80 <_vfiprintf_r+0x18>
 8009a78:	6a03      	ldr	r3, [r0, #32]
 8009a7a:	b90b      	cbnz	r3, 8009a80 <_vfiprintf_r+0x18>
 8009a7c:	f7ff fd18 	bl	80094b0 <__sinit>
 8009a80:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009a82:	07d9      	lsls	r1, r3, #31
 8009a84:	d405      	bmi.n	8009a92 <_vfiprintf_r+0x2a>
 8009a86:	89ab      	ldrh	r3, [r5, #12]
 8009a88:	059a      	lsls	r2, r3, #22
 8009a8a:	d402      	bmi.n	8009a92 <_vfiprintf_r+0x2a>
 8009a8c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009a8e:	f7ff ff74 	bl	800997a <__retarget_lock_acquire_recursive>
 8009a92:	89ab      	ldrh	r3, [r5, #12]
 8009a94:	071b      	lsls	r3, r3, #28
 8009a96:	d501      	bpl.n	8009a9c <_vfiprintf_r+0x34>
 8009a98:	692b      	ldr	r3, [r5, #16]
 8009a9a:	b99b      	cbnz	r3, 8009ac4 <_vfiprintf_r+0x5c>
 8009a9c:	4629      	mov	r1, r5
 8009a9e:	4630      	mov	r0, r6
 8009aa0:	f7ff fe2e 	bl	8009700 <__swsetup_r>
 8009aa4:	b170      	cbz	r0, 8009ac4 <_vfiprintf_r+0x5c>
 8009aa6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009aa8:	07dc      	lsls	r4, r3, #31
 8009aaa:	d504      	bpl.n	8009ab6 <_vfiprintf_r+0x4e>
 8009aac:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009ab0:	b01d      	add	sp, #116	@ 0x74
 8009ab2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009ab6:	89ab      	ldrh	r3, [r5, #12]
 8009ab8:	0598      	lsls	r0, r3, #22
 8009aba:	d4f7      	bmi.n	8009aac <_vfiprintf_r+0x44>
 8009abc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009abe:	f7ff ff5d 	bl	800997c <__retarget_lock_release_recursive>
 8009ac2:	e7f3      	b.n	8009aac <_vfiprintf_r+0x44>
 8009ac4:	2300      	movs	r3, #0
 8009ac6:	9309      	str	r3, [sp, #36]	@ 0x24
 8009ac8:	2320      	movs	r3, #32
 8009aca:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009ace:	f8cd 800c 	str.w	r8, [sp, #12]
 8009ad2:	2330      	movs	r3, #48	@ 0x30
 8009ad4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8009c84 <_vfiprintf_r+0x21c>
 8009ad8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009adc:	f04f 0901 	mov.w	r9, #1
 8009ae0:	4623      	mov	r3, r4
 8009ae2:	469a      	mov	sl, r3
 8009ae4:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009ae8:	b10a      	cbz	r2, 8009aee <_vfiprintf_r+0x86>
 8009aea:	2a25      	cmp	r2, #37	@ 0x25
 8009aec:	d1f9      	bne.n	8009ae2 <_vfiprintf_r+0x7a>
 8009aee:	ebba 0b04 	subs.w	fp, sl, r4
 8009af2:	d00b      	beq.n	8009b0c <_vfiprintf_r+0xa4>
 8009af4:	465b      	mov	r3, fp
 8009af6:	4622      	mov	r2, r4
 8009af8:	4629      	mov	r1, r5
 8009afa:	4630      	mov	r0, r6
 8009afc:	f7ff ffa1 	bl	8009a42 <__sfputs_r>
 8009b00:	3001      	adds	r0, #1
 8009b02:	f000 80a7 	beq.w	8009c54 <_vfiprintf_r+0x1ec>
 8009b06:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009b08:	445a      	add	r2, fp
 8009b0a:	9209      	str	r2, [sp, #36]	@ 0x24
 8009b0c:	f89a 3000 	ldrb.w	r3, [sl]
 8009b10:	2b00      	cmp	r3, #0
 8009b12:	f000 809f 	beq.w	8009c54 <_vfiprintf_r+0x1ec>
 8009b16:	2300      	movs	r3, #0
 8009b18:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009b1c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009b20:	f10a 0a01 	add.w	sl, sl, #1
 8009b24:	9304      	str	r3, [sp, #16]
 8009b26:	9307      	str	r3, [sp, #28]
 8009b28:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009b2c:	931a      	str	r3, [sp, #104]	@ 0x68
 8009b2e:	4654      	mov	r4, sl
 8009b30:	2205      	movs	r2, #5
 8009b32:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009b36:	4853      	ldr	r0, [pc, #332]	@ (8009c84 <_vfiprintf_r+0x21c>)
 8009b38:	f7f6 fb72 	bl	8000220 <memchr>
 8009b3c:	9a04      	ldr	r2, [sp, #16]
 8009b3e:	b9d8      	cbnz	r0, 8009b78 <_vfiprintf_r+0x110>
 8009b40:	06d1      	lsls	r1, r2, #27
 8009b42:	bf44      	itt	mi
 8009b44:	2320      	movmi	r3, #32
 8009b46:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009b4a:	0713      	lsls	r3, r2, #28
 8009b4c:	bf44      	itt	mi
 8009b4e:	232b      	movmi	r3, #43	@ 0x2b
 8009b50:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009b54:	f89a 3000 	ldrb.w	r3, [sl]
 8009b58:	2b2a      	cmp	r3, #42	@ 0x2a
 8009b5a:	d015      	beq.n	8009b88 <_vfiprintf_r+0x120>
 8009b5c:	9a07      	ldr	r2, [sp, #28]
 8009b5e:	4654      	mov	r4, sl
 8009b60:	2000      	movs	r0, #0
 8009b62:	f04f 0c0a 	mov.w	ip, #10
 8009b66:	4621      	mov	r1, r4
 8009b68:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009b6c:	3b30      	subs	r3, #48	@ 0x30
 8009b6e:	2b09      	cmp	r3, #9
 8009b70:	d94b      	bls.n	8009c0a <_vfiprintf_r+0x1a2>
 8009b72:	b1b0      	cbz	r0, 8009ba2 <_vfiprintf_r+0x13a>
 8009b74:	9207      	str	r2, [sp, #28]
 8009b76:	e014      	b.n	8009ba2 <_vfiprintf_r+0x13a>
 8009b78:	eba0 0308 	sub.w	r3, r0, r8
 8009b7c:	fa09 f303 	lsl.w	r3, r9, r3
 8009b80:	4313      	orrs	r3, r2
 8009b82:	9304      	str	r3, [sp, #16]
 8009b84:	46a2      	mov	sl, r4
 8009b86:	e7d2      	b.n	8009b2e <_vfiprintf_r+0xc6>
 8009b88:	9b03      	ldr	r3, [sp, #12]
 8009b8a:	1d19      	adds	r1, r3, #4
 8009b8c:	681b      	ldr	r3, [r3, #0]
 8009b8e:	9103      	str	r1, [sp, #12]
 8009b90:	2b00      	cmp	r3, #0
 8009b92:	bfbb      	ittet	lt
 8009b94:	425b      	neglt	r3, r3
 8009b96:	f042 0202 	orrlt.w	r2, r2, #2
 8009b9a:	9307      	strge	r3, [sp, #28]
 8009b9c:	9307      	strlt	r3, [sp, #28]
 8009b9e:	bfb8      	it	lt
 8009ba0:	9204      	strlt	r2, [sp, #16]
 8009ba2:	7823      	ldrb	r3, [r4, #0]
 8009ba4:	2b2e      	cmp	r3, #46	@ 0x2e
 8009ba6:	d10a      	bne.n	8009bbe <_vfiprintf_r+0x156>
 8009ba8:	7863      	ldrb	r3, [r4, #1]
 8009baa:	2b2a      	cmp	r3, #42	@ 0x2a
 8009bac:	d132      	bne.n	8009c14 <_vfiprintf_r+0x1ac>
 8009bae:	9b03      	ldr	r3, [sp, #12]
 8009bb0:	1d1a      	adds	r2, r3, #4
 8009bb2:	681b      	ldr	r3, [r3, #0]
 8009bb4:	9203      	str	r2, [sp, #12]
 8009bb6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009bba:	3402      	adds	r4, #2
 8009bbc:	9305      	str	r3, [sp, #20]
 8009bbe:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8009c94 <_vfiprintf_r+0x22c>
 8009bc2:	7821      	ldrb	r1, [r4, #0]
 8009bc4:	2203      	movs	r2, #3
 8009bc6:	4650      	mov	r0, sl
 8009bc8:	f7f6 fb2a 	bl	8000220 <memchr>
 8009bcc:	b138      	cbz	r0, 8009bde <_vfiprintf_r+0x176>
 8009bce:	9b04      	ldr	r3, [sp, #16]
 8009bd0:	eba0 000a 	sub.w	r0, r0, sl
 8009bd4:	2240      	movs	r2, #64	@ 0x40
 8009bd6:	4082      	lsls	r2, r0
 8009bd8:	4313      	orrs	r3, r2
 8009bda:	3401      	adds	r4, #1
 8009bdc:	9304      	str	r3, [sp, #16]
 8009bde:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009be2:	4829      	ldr	r0, [pc, #164]	@ (8009c88 <_vfiprintf_r+0x220>)
 8009be4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009be8:	2206      	movs	r2, #6
 8009bea:	f7f6 fb19 	bl	8000220 <memchr>
 8009bee:	2800      	cmp	r0, #0
 8009bf0:	d03f      	beq.n	8009c72 <_vfiprintf_r+0x20a>
 8009bf2:	4b26      	ldr	r3, [pc, #152]	@ (8009c8c <_vfiprintf_r+0x224>)
 8009bf4:	bb1b      	cbnz	r3, 8009c3e <_vfiprintf_r+0x1d6>
 8009bf6:	9b03      	ldr	r3, [sp, #12]
 8009bf8:	3307      	adds	r3, #7
 8009bfa:	f023 0307 	bic.w	r3, r3, #7
 8009bfe:	3308      	adds	r3, #8
 8009c00:	9303      	str	r3, [sp, #12]
 8009c02:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009c04:	443b      	add	r3, r7
 8009c06:	9309      	str	r3, [sp, #36]	@ 0x24
 8009c08:	e76a      	b.n	8009ae0 <_vfiprintf_r+0x78>
 8009c0a:	fb0c 3202 	mla	r2, ip, r2, r3
 8009c0e:	460c      	mov	r4, r1
 8009c10:	2001      	movs	r0, #1
 8009c12:	e7a8      	b.n	8009b66 <_vfiprintf_r+0xfe>
 8009c14:	2300      	movs	r3, #0
 8009c16:	3401      	adds	r4, #1
 8009c18:	9305      	str	r3, [sp, #20]
 8009c1a:	4619      	mov	r1, r3
 8009c1c:	f04f 0c0a 	mov.w	ip, #10
 8009c20:	4620      	mov	r0, r4
 8009c22:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009c26:	3a30      	subs	r2, #48	@ 0x30
 8009c28:	2a09      	cmp	r2, #9
 8009c2a:	d903      	bls.n	8009c34 <_vfiprintf_r+0x1cc>
 8009c2c:	2b00      	cmp	r3, #0
 8009c2e:	d0c6      	beq.n	8009bbe <_vfiprintf_r+0x156>
 8009c30:	9105      	str	r1, [sp, #20]
 8009c32:	e7c4      	b.n	8009bbe <_vfiprintf_r+0x156>
 8009c34:	fb0c 2101 	mla	r1, ip, r1, r2
 8009c38:	4604      	mov	r4, r0
 8009c3a:	2301      	movs	r3, #1
 8009c3c:	e7f0      	b.n	8009c20 <_vfiprintf_r+0x1b8>
 8009c3e:	ab03      	add	r3, sp, #12
 8009c40:	9300      	str	r3, [sp, #0]
 8009c42:	462a      	mov	r2, r5
 8009c44:	4b12      	ldr	r3, [pc, #72]	@ (8009c90 <_vfiprintf_r+0x228>)
 8009c46:	a904      	add	r1, sp, #16
 8009c48:	4630      	mov	r0, r6
 8009c4a:	f3af 8000 	nop.w
 8009c4e:	4607      	mov	r7, r0
 8009c50:	1c78      	adds	r0, r7, #1
 8009c52:	d1d6      	bne.n	8009c02 <_vfiprintf_r+0x19a>
 8009c54:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009c56:	07d9      	lsls	r1, r3, #31
 8009c58:	d405      	bmi.n	8009c66 <_vfiprintf_r+0x1fe>
 8009c5a:	89ab      	ldrh	r3, [r5, #12]
 8009c5c:	059a      	lsls	r2, r3, #22
 8009c5e:	d402      	bmi.n	8009c66 <_vfiprintf_r+0x1fe>
 8009c60:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009c62:	f7ff fe8b 	bl	800997c <__retarget_lock_release_recursive>
 8009c66:	89ab      	ldrh	r3, [r5, #12]
 8009c68:	065b      	lsls	r3, r3, #25
 8009c6a:	f53f af1f 	bmi.w	8009aac <_vfiprintf_r+0x44>
 8009c6e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009c70:	e71e      	b.n	8009ab0 <_vfiprintf_r+0x48>
 8009c72:	ab03      	add	r3, sp, #12
 8009c74:	9300      	str	r3, [sp, #0]
 8009c76:	462a      	mov	r2, r5
 8009c78:	4b05      	ldr	r3, [pc, #20]	@ (8009c90 <_vfiprintf_r+0x228>)
 8009c7a:	a904      	add	r1, sp, #16
 8009c7c:	4630      	mov	r0, r6
 8009c7e:	f000 f879 	bl	8009d74 <_printf_i>
 8009c82:	e7e4      	b.n	8009c4e <_vfiprintf_r+0x1e6>
 8009c84:	0800a654 	.word	0x0800a654
 8009c88:	0800a65e 	.word	0x0800a65e
 8009c8c:	00000000 	.word	0x00000000
 8009c90:	08009a43 	.word	0x08009a43
 8009c94:	0800a65a 	.word	0x0800a65a

08009c98 <_printf_common>:
 8009c98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009c9c:	4616      	mov	r6, r2
 8009c9e:	4698      	mov	r8, r3
 8009ca0:	688a      	ldr	r2, [r1, #8]
 8009ca2:	690b      	ldr	r3, [r1, #16]
 8009ca4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8009ca8:	4293      	cmp	r3, r2
 8009caa:	bfb8      	it	lt
 8009cac:	4613      	movlt	r3, r2
 8009cae:	6033      	str	r3, [r6, #0]
 8009cb0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8009cb4:	4607      	mov	r7, r0
 8009cb6:	460c      	mov	r4, r1
 8009cb8:	b10a      	cbz	r2, 8009cbe <_printf_common+0x26>
 8009cba:	3301      	adds	r3, #1
 8009cbc:	6033      	str	r3, [r6, #0]
 8009cbe:	6823      	ldr	r3, [r4, #0]
 8009cc0:	0699      	lsls	r1, r3, #26
 8009cc2:	bf42      	ittt	mi
 8009cc4:	6833      	ldrmi	r3, [r6, #0]
 8009cc6:	3302      	addmi	r3, #2
 8009cc8:	6033      	strmi	r3, [r6, #0]
 8009cca:	6825      	ldr	r5, [r4, #0]
 8009ccc:	f015 0506 	ands.w	r5, r5, #6
 8009cd0:	d106      	bne.n	8009ce0 <_printf_common+0x48>
 8009cd2:	f104 0a19 	add.w	sl, r4, #25
 8009cd6:	68e3      	ldr	r3, [r4, #12]
 8009cd8:	6832      	ldr	r2, [r6, #0]
 8009cda:	1a9b      	subs	r3, r3, r2
 8009cdc:	42ab      	cmp	r3, r5
 8009cde:	dc26      	bgt.n	8009d2e <_printf_common+0x96>
 8009ce0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8009ce4:	6822      	ldr	r2, [r4, #0]
 8009ce6:	3b00      	subs	r3, #0
 8009ce8:	bf18      	it	ne
 8009cea:	2301      	movne	r3, #1
 8009cec:	0692      	lsls	r2, r2, #26
 8009cee:	d42b      	bmi.n	8009d48 <_printf_common+0xb0>
 8009cf0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8009cf4:	4641      	mov	r1, r8
 8009cf6:	4638      	mov	r0, r7
 8009cf8:	47c8      	blx	r9
 8009cfa:	3001      	adds	r0, #1
 8009cfc:	d01e      	beq.n	8009d3c <_printf_common+0xa4>
 8009cfe:	6823      	ldr	r3, [r4, #0]
 8009d00:	6922      	ldr	r2, [r4, #16]
 8009d02:	f003 0306 	and.w	r3, r3, #6
 8009d06:	2b04      	cmp	r3, #4
 8009d08:	bf02      	ittt	eq
 8009d0a:	68e5      	ldreq	r5, [r4, #12]
 8009d0c:	6833      	ldreq	r3, [r6, #0]
 8009d0e:	1aed      	subeq	r5, r5, r3
 8009d10:	68a3      	ldr	r3, [r4, #8]
 8009d12:	bf0c      	ite	eq
 8009d14:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009d18:	2500      	movne	r5, #0
 8009d1a:	4293      	cmp	r3, r2
 8009d1c:	bfc4      	itt	gt
 8009d1e:	1a9b      	subgt	r3, r3, r2
 8009d20:	18ed      	addgt	r5, r5, r3
 8009d22:	2600      	movs	r6, #0
 8009d24:	341a      	adds	r4, #26
 8009d26:	42b5      	cmp	r5, r6
 8009d28:	d11a      	bne.n	8009d60 <_printf_common+0xc8>
 8009d2a:	2000      	movs	r0, #0
 8009d2c:	e008      	b.n	8009d40 <_printf_common+0xa8>
 8009d2e:	2301      	movs	r3, #1
 8009d30:	4652      	mov	r2, sl
 8009d32:	4641      	mov	r1, r8
 8009d34:	4638      	mov	r0, r7
 8009d36:	47c8      	blx	r9
 8009d38:	3001      	adds	r0, #1
 8009d3a:	d103      	bne.n	8009d44 <_printf_common+0xac>
 8009d3c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009d40:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009d44:	3501      	adds	r5, #1
 8009d46:	e7c6      	b.n	8009cd6 <_printf_common+0x3e>
 8009d48:	18e1      	adds	r1, r4, r3
 8009d4a:	1c5a      	adds	r2, r3, #1
 8009d4c:	2030      	movs	r0, #48	@ 0x30
 8009d4e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8009d52:	4422      	add	r2, r4
 8009d54:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8009d58:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8009d5c:	3302      	adds	r3, #2
 8009d5e:	e7c7      	b.n	8009cf0 <_printf_common+0x58>
 8009d60:	2301      	movs	r3, #1
 8009d62:	4622      	mov	r2, r4
 8009d64:	4641      	mov	r1, r8
 8009d66:	4638      	mov	r0, r7
 8009d68:	47c8      	blx	r9
 8009d6a:	3001      	adds	r0, #1
 8009d6c:	d0e6      	beq.n	8009d3c <_printf_common+0xa4>
 8009d6e:	3601      	adds	r6, #1
 8009d70:	e7d9      	b.n	8009d26 <_printf_common+0x8e>
	...

08009d74 <_printf_i>:
 8009d74:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009d78:	7e0f      	ldrb	r7, [r1, #24]
 8009d7a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8009d7c:	2f78      	cmp	r7, #120	@ 0x78
 8009d7e:	4691      	mov	r9, r2
 8009d80:	4680      	mov	r8, r0
 8009d82:	460c      	mov	r4, r1
 8009d84:	469a      	mov	sl, r3
 8009d86:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8009d8a:	d807      	bhi.n	8009d9c <_printf_i+0x28>
 8009d8c:	2f62      	cmp	r7, #98	@ 0x62
 8009d8e:	d80a      	bhi.n	8009da6 <_printf_i+0x32>
 8009d90:	2f00      	cmp	r7, #0
 8009d92:	f000 80d2 	beq.w	8009f3a <_printf_i+0x1c6>
 8009d96:	2f58      	cmp	r7, #88	@ 0x58
 8009d98:	f000 80b9 	beq.w	8009f0e <_printf_i+0x19a>
 8009d9c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009da0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8009da4:	e03a      	b.n	8009e1c <_printf_i+0xa8>
 8009da6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8009daa:	2b15      	cmp	r3, #21
 8009dac:	d8f6      	bhi.n	8009d9c <_printf_i+0x28>
 8009dae:	a101      	add	r1, pc, #4	@ (adr r1, 8009db4 <_printf_i+0x40>)
 8009db0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009db4:	08009e0d 	.word	0x08009e0d
 8009db8:	08009e21 	.word	0x08009e21
 8009dbc:	08009d9d 	.word	0x08009d9d
 8009dc0:	08009d9d 	.word	0x08009d9d
 8009dc4:	08009d9d 	.word	0x08009d9d
 8009dc8:	08009d9d 	.word	0x08009d9d
 8009dcc:	08009e21 	.word	0x08009e21
 8009dd0:	08009d9d 	.word	0x08009d9d
 8009dd4:	08009d9d 	.word	0x08009d9d
 8009dd8:	08009d9d 	.word	0x08009d9d
 8009ddc:	08009d9d 	.word	0x08009d9d
 8009de0:	08009f21 	.word	0x08009f21
 8009de4:	08009e4b 	.word	0x08009e4b
 8009de8:	08009edb 	.word	0x08009edb
 8009dec:	08009d9d 	.word	0x08009d9d
 8009df0:	08009d9d 	.word	0x08009d9d
 8009df4:	08009f43 	.word	0x08009f43
 8009df8:	08009d9d 	.word	0x08009d9d
 8009dfc:	08009e4b 	.word	0x08009e4b
 8009e00:	08009d9d 	.word	0x08009d9d
 8009e04:	08009d9d 	.word	0x08009d9d
 8009e08:	08009ee3 	.word	0x08009ee3
 8009e0c:	6833      	ldr	r3, [r6, #0]
 8009e0e:	1d1a      	adds	r2, r3, #4
 8009e10:	681b      	ldr	r3, [r3, #0]
 8009e12:	6032      	str	r2, [r6, #0]
 8009e14:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009e18:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8009e1c:	2301      	movs	r3, #1
 8009e1e:	e09d      	b.n	8009f5c <_printf_i+0x1e8>
 8009e20:	6833      	ldr	r3, [r6, #0]
 8009e22:	6820      	ldr	r0, [r4, #0]
 8009e24:	1d19      	adds	r1, r3, #4
 8009e26:	6031      	str	r1, [r6, #0]
 8009e28:	0606      	lsls	r6, r0, #24
 8009e2a:	d501      	bpl.n	8009e30 <_printf_i+0xbc>
 8009e2c:	681d      	ldr	r5, [r3, #0]
 8009e2e:	e003      	b.n	8009e38 <_printf_i+0xc4>
 8009e30:	0645      	lsls	r5, r0, #25
 8009e32:	d5fb      	bpl.n	8009e2c <_printf_i+0xb8>
 8009e34:	f9b3 5000 	ldrsh.w	r5, [r3]
 8009e38:	2d00      	cmp	r5, #0
 8009e3a:	da03      	bge.n	8009e44 <_printf_i+0xd0>
 8009e3c:	232d      	movs	r3, #45	@ 0x2d
 8009e3e:	426d      	negs	r5, r5
 8009e40:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009e44:	4859      	ldr	r0, [pc, #356]	@ (8009fac <_printf_i+0x238>)
 8009e46:	230a      	movs	r3, #10
 8009e48:	e011      	b.n	8009e6e <_printf_i+0xfa>
 8009e4a:	6821      	ldr	r1, [r4, #0]
 8009e4c:	6833      	ldr	r3, [r6, #0]
 8009e4e:	0608      	lsls	r0, r1, #24
 8009e50:	f853 5b04 	ldr.w	r5, [r3], #4
 8009e54:	d402      	bmi.n	8009e5c <_printf_i+0xe8>
 8009e56:	0649      	lsls	r1, r1, #25
 8009e58:	bf48      	it	mi
 8009e5a:	b2ad      	uxthmi	r5, r5
 8009e5c:	2f6f      	cmp	r7, #111	@ 0x6f
 8009e5e:	4853      	ldr	r0, [pc, #332]	@ (8009fac <_printf_i+0x238>)
 8009e60:	6033      	str	r3, [r6, #0]
 8009e62:	bf14      	ite	ne
 8009e64:	230a      	movne	r3, #10
 8009e66:	2308      	moveq	r3, #8
 8009e68:	2100      	movs	r1, #0
 8009e6a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8009e6e:	6866      	ldr	r6, [r4, #4]
 8009e70:	60a6      	str	r6, [r4, #8]
 8009e72:	2e00      	cmp	r6, #0
 8009e74:	bfa2      	ittt	ge
 8009e76:	6821      	ldrge	r1, [r4, #0]
 8009e78:	f021 0104 	bicge.w	r1, r1, #4
 8009e7c:	6021      	strge	r1, [r4, #0]
 8009e7e:	b90d      	cbnz	r5, 8009e84 <_printf_i+0x110>
 8009e80:	2e00      	cmp	r6, #0
 8009e82:	d04b      	beq.n	8009f1c <_printf_i+0x1a8>
 8009e84:	4616      	mov	r6, r2
 8009e86:	fbb5 f1f3 	udiv	r1, r5, r3
 8009e8a:	fb03 5711 	mls	r7, r3, r1, r5
 8009e8e:	5dc7      	ldrb	r7, [r0, r7]
 8009e90:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009e94:	462f      	mov	r7, r5
 8009e96:	42bb      	cmp	r3, r7
 8009e98:	460d      	mov	r5, r1
 8009e9a:	d9f4      	bls.n	8009e86 <_printf_i+0x112>
 8009e9c:	2b08      	cmp	r3, #8
 8009e9e:	d10b      	bne.n	8009eb8 <_printf_i+0x144>
 8009ea0:	6823      	ldr	r3, [r4, #0]
 8009ea2:	07df      	lsls	r7, r3, #31
 8009ea4:	d508      	bpl.n	8009eb8 <_printf_i+0x144>
 8009ea6:	6923      	ldr	r3, [r4, #16]
 8009ea8:	6861      	ldr	r1, [r4, #4]
 8009eaa:	4299      	cmp	r1, r3
 8009eac:	bfde      	ittt	le
 8009eae:	2330      	movle	r3, #48	@ 0x30
 8009eb0:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009eb4:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8009eb8:	1b92      	subs	r2, r2, r6
 8009eba:	6122      	str	r2, [r4, #16]
 8009ebc:	f8cd a000 	str.w	sl, [sp]
 8009ec0:	464b      	mov	r3, r9
 8009ec2:	aa03      	add	r2, sp, #12
 8009ec4:	4621      	mov	r1, r4
 8009ec6:	4640      	mov	r0, r8
 8009ec8:	f7ff fee6 	bl	8009c98 <_printf_common>
 8009ecc:	3001      	adds	r0, #1
 8009ece:	d14a      	bne.n	8009f66 <_printf_i+0x1f2>
 8009ed0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009ed4:	b004      	add	sp, #16
 8009ed6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009eda:	6823      	ldr	r3, [r4, #0]
 8009edc:	f043 0320 	orr.w	r3, r3, #32
 8009ee0:	6023      	str	r3, [r4, #0]
 8009ee2:	4833      	ldr	r0, [pc, #204]	@ (8009fb0 <_printf_i+0x23c>)
 8009ee4:	2778      	movs	r7, #120	@ 0x78
 8009ee6:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8009eea:	6823      	ldr	r3, [r4, #0]
 8009eec:	6831      	ldr	r1, [r6, #0]
 8009eee:	061f      	lsls	r7, r3, #24
 8009ef0:	f851 5b04 	ldr.w	r5, [r1], #4
 8009ef4:	d402      	bmi.n	8009efc <_printf_i+0x188>
 8009ef6:	065f      	lsls	r7, r3, #25
 8009ef8:	bf48      	it	mi
 8009efa:	b2ad      	uxthmi	r5, r5
 8009efc:	6031      	str	r1, [r6, #0]
 8009efe:	07d9      	lsls	r1, r3, #31
 8009f00:	bf44      	itt	mi
 8009f02:	f043 0320 	orrmi.w	r3, r3, #32
 8009f06:	6023      	strmi	r3, [r4, #0]
 8009f08:	b11d      	cbz	r5, 8009f12 <_printf_i+0x19e>
 8009f0a:	2310      	movs	r3, #16
 8009f0c:	e7ac      	b.n	8009e68 <_printf_i+0xf4>
 8009f0e:	4827      	ldr	r0, [pc, #156]	@ (8009fac <_printf_i+0x238>)
 8009f10:	e7e9      	b.n	8009ee6 <_printf_i+0x172>
 8009f12:	6823      	ldr	r3, [r4, #0]
 8009f14:	f023 0320 	bic.w	r3, r3, #32
 8009f18:	6023      	str	r3, [r4, #0]
 8009f1a:	e7f6      	b.n	8009f0a <_printf_i+0x196>
 8009f1c:	4616      	mov	r6, r2
 8009f1e:	e7bd      	b.n	8009e9c <_printf_i+0x128>
 8009f20:	6833      	ldr	r3, [r6, #0]
 8009f22:	6825      	ldr	r5, [r4, #0]
 8009f24:	6961      	ldr	r1, [r4, #20]
 8009f26:	1d18      	adds	r0, r3, #4
 8009f28:	6030      	str	r0, [r6, #0]
 8009f2a:	062e      	lsls	r6, r5, #24
 8009f2c:	681b      	ldr	r3, [r3, #0]
 8009f2e:	d501      	bpl.n	8009f34 <_printf_i+0x1c0>
 8009f30:	6019      	str	r1, [r3, #0]
 8009f32:	e002      	b.n	8009f3a <_printf_i+0x1c6>
 8009f34:	0668      	lsls	r0, r5, #25
 8009f36:	d5fb      	bpl.n	8009f30 <_printf_i+0x1bc>
 8009f38:	8019      	strh	r1, [r3, #0]
 8009f3a:	2300      	movs	r3, #0
 8009f3c:	6123      	str	r3, [r4, #16]
 8009f3e:	4616      	mov	r6, r2
 8009f40:	e7bc      	b.n	8009ebc <_printf_i+0x148>
 8009f42:	6833      	ldr	r3, [r6, #0]
 8009f44:	1d1a      	adds	r2, r3, #4
 8009f46:	6032      	str	r2, [r6, #0]
 8009f48:	681e      	ldr	r6, [r3, #0]
 8009f4a:	6862      	ldr	r2, [r4, #4]
 8009f4c:	2100      	movs	r1, #0
 8009f4e:	4630      	mov	r0, r6
 8009f50:	f7f6 f966 	bl	8000220 <memchr>
 8009f54:	b108      	cbz	r0, 8009f5a <_printf_i+0x1e6>
 8009f56:	1b80      	subs	r0, r0, r6
 8009f58:	6060      	str	r0, [r4, #4]
 8009f5a:	6863      	ldr	r3, [r4, #4]
 8009f5c:	6123      	str	r3, [r4, #16]
 8009f5e:	2300      	movs	r3, #0
 8009f60:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009f64:	e7aa      	b.n	8009ebc <_printf_i+0x148>
 8009f66:	6923      	ldr	r3, [r4, #16]
 8009f68:	4632      	mov	r2, r6
 8009f6a:	4649      	mov	r1, r9
 8009f6c:	4640      	mov	r0, r8
 8009f6e:	47d0      	blx	sl
 8009f70:	3001      	adds	r0, #1
 8009f72:	d0ad      	beq.n	8009ed0 <_printf_i+0x15c>
 8009f74:	6823      	ldr	r3, [r4, #0]
 8009f76:	079b      	lsls	r3, r3, #30
 8009f78:	d413      	bmi.n	8009fa2 <_printf_i+0x22e>
 8009f7a:	68e0      	ldr	r0, [r4, #12]
 8009f7c:	9b03      	ldr	r3, [sp, #12]
 8009f7e:	4298      	cmp	r0, r3
 8009f80:	bfb8      	it	lt
 8009f82:	4618      	movlt	r0, r3
 8009f84:	e7a6      	b.n	8009ed4 <_printf_i+0x160>
 8009f86:	2301      	movs	r3, #1
 8009f88:	4632      	mov	r2, r6
 8009f8a:	4649      	mov	r1, r9
 8009f8c:	4640      	mov	r0, r8
 8009f8e:	47d0      	blx	sl
 8009f90:	3001      	adds	r0, #1
 8009f92:	d09d      	beq.n	8009ed0 <_printf_i+0x15c>
 8009f94:	3501      	adds	r5, #1
 8009f96:	68e3      	ldr	r3, [r4, #12]
 8009f98:	9903      	ldr	r1, [sp, #12]
 8009f9a:	1a5b      	subs	r3, r3, r1
 8009f9c:	42ab      	cmp	r3, r5
 8009f9e:	dcf2      	bgt.n	8009f86 <_printf_i+0x212>
 8009fa0:	e7eb      	b.n	8009f7a <_printf_i+0x206>
 8009fa2:	2500      	movs	r5, #0
 8009fa4:	f104 0619 	add.w	r6, r4, #25
 8009fa8:	e7f5      	b.n	8009f96 <_printf_i+0x222>
 8009faa:	bf00      	nop
 8009fac:	0800a665 	.word	0x0800a665
 8009fb0:	0800a676 	.word	0x0800a676

08009fb4 <__sflush_r>:
 8009fb4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009fb8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009fbc:	0716      	lsls	r6, r2, #28
 8009fbe:	4605      	mov	r5, r0
 8009fc0:	460c      	mov	r4, r1
 8009fc2:	d454      	bmi.n	800a06e <__sflush_r+0xba>
 8009fc4:	684b      	ldr	r3, [r1, #4]
 8009fc6:	2b00      	cmp	r3, #0
 8009fc8:	dc02      	bgt.n	8009fd0 <__sflush_r+0x1c>
 8009fca:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8009fcc:	2b00      	cmp	r3, #0
 8009fce:	dd48      	ble.n	800a062 <__sflush_r+0xae>
 8009fd0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009fd2:	2e00      	cmp	r6, #0
 8009fd4:	d045      	beq.n	800a062 <__sflush_r+0xae>
 8009fd6:	2300      	movs	r3, #0
 8009fd8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8009fdc:	682f      	ldr	r7, [r5, #0]
 8009fde:	6a21      	ldr	r1, [r4, #32]
 8009fe0:	602b      	str	r3, [r5, #0]
 8009fe2:	d030      	beq.n	800a046 <__sflush_r+0x92>
 8009fe4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8009fe6:	89a3      	ldrh	r3, [r4, #12]
 8009fe8:	0759      	lsls	r1, r3, #29
 8009fea:	d505      	bpl.n	8009ff8 <__sflush_r+0x44>
 8009fec:	6863      	ldr	r3, [r4, #4]
 8009fee:	1ad2      	subs	r2, r2, r3
 8009ff0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8009ff2:	b10b      	cbz	r3, 8009ff8 <__sflush_r+0x44>
 8009ff4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8009ff6:	1ad2      	subs	r2, r2, r3
 8009ff8:	2300      	movs	r3, #0
 8009ffa:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009ffc:	6a21      	ldr	r1, [r4, #32]
 8009ffe:	4628      	mov	r0, r5
 800a000:	47b0      	blx	r6
 800a002:	1c43      	adds	r3, r0, #1
 800a004:	89a3      	ldrh	r3, [r4, #12]
 800a006:	d106      	bne.n	800a016 <__sflush_r+0x62>
 800a008:	6829      	ldr	r1, [r5, #0]
 800a00a:	291d      	cmp	r1, #29
 800a00c:	d82b      	bhi.n	800a066 <__sflush_r+0xb2>
 800a00e:	4a2a      	ldr	r2, [pc, #168]	@ (800a0b8 <__sflush_r+0x104>)
 800a010:	410a      	asrs	r2, r1
 800a012:	07d6      	lsls	r6, r2, #31
 800a014:	d427      	bmi.n	800a066 <__sflush_r+0xb2>
 800a016:	2200      	movs	r2, #0
 800a018:	6062      	str	r2, [r4, #4]
 800a01a:	04d9      	lsls	r1, r3, #19
 800a01c:	6922      	ldr	r2, [r4, #16]
 800a01e:	6022      	str	r2, [r4, #0]
 800a020:	d504      	bpl.n	800a02c <__sflush_r+0x78>
 800a022:	1c42      	adds	r2, r0, #1
 800a024:	d101      	bne.n	800a02a <__sflush_r+0x76>
 800a026:	682b      	ldr	r3, [r5, #0]
 800a028:	b903      	cbnz	r3, 800a02c <__sflush_r+0x78>
 800a02a:	6560      	str	r0, [r4, #84]	@ 0x54
 800a02c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a02e:	602f      	str	r7, [r5, #0]
 800a030:	b1b9      	cbz	r1, 800a062 <__sflush_r+0xae>
 800a032:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a036:	4299      	cmp	r1, r3
 800a038:	d002      	beq.n	800a040 <__sflush_r+0x8c>
 800a03a:	4628      	mov	r0, r5
 800a03c:	f7ff fca0 	bl	8009980 <_free_r>
 800a040:	2300      	movs	r3, #0
 800a042:	6363      	str	r3, [r4, #52]	@ 0x34
 800a044:	e00d      	b.n	800a062 <__sflush_r+0xae>
 800a046:	2301      	movs	r3, #1
 800a048:	4628      	mov	r0, r5
 800a04a:	47b0      	blx	r6
 800a04c:	4602      	mov	r2, r0
 800a04e:	1c50      	adds	r0, r2, #1
 800a050:	d1c9      	bne.n	8009fe6 <__sflush_r+0x32>
 800a052:	682b      	ldr	r3, [r5, #0]
 800a054:	2b00      	cmp	r3, #0
 800a056:	d0c6      	beq.n	8009fe6 <__sflush_r+0x32>
 800a058:	2b1d      	cmp	r3, #29
 800a05a:	d001      	beq.n	800a060 <__sflush_r+0xac>
 800a05c:	2b16      	cmp	r3, #22
 800a05e:	d11e      	bne.n	800a09e <__sflush_r+0xea>
 800a060:	602f      	str	r7, [r5, #0]
 800a062:	2000      	movs	r0, #0
 800a064:	e022      	b.n	800a0ac <__sflush_r+0xf8>
 800a066:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a06a:	b21b      	sxth	r3, r3
 800a06c:	e01b      	b.n	800a0a6 <__sflush_r+0xf2>
 800a06e:	690f      	ldr	r7, [r1, #16]
 800a070:	2f00      	cmp	r7, #0
 800a072:	d0f6      	beq.n	800a062 <__sflush_r+0xae>
 800a074:	0793      	lsls	r3, r2, #30
 800a076:	680e      	ldr	r6, [r1, #0]
 800a078:	bf08      	it	eq
 800a07a:	694b      	ldreq	r3, [r1, #20]
 800a07c:	600f      	str	r7, [r1, #0]
 800a07e:	bf18      	it	ne
 800a080:	2300      	movne	r3, #0
 800a082:	eba6 0807 	sub.w	r8, r6, r7
 800a086:	608b      	str	r3, [r1, #8]
 800a088:	f1b8 0f00 	cmp.w	r8, #0
 800a08c:	dde9      	ble.n	800a062 <__sflush_r+0xae>
 800a08e:	6a21      	ldr	r1, [r4, #32]
 800a090:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800a092:	4643      	mov	r3, r8
 800a094:	463a      	mov	r2, r7
 800a096:	4628      	mov	r0, r5
 800a098:	47b0      	blx	r6
 800a09a:	2800      	cmp	r0, #0
 800a09c:	dc08      	bgt.n	800a0b0 <__sflush_r+0xfc>
 800a09e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a0a2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a0a6:	81a3      	strh	r3, [r4, #12]
 800a0a8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a0ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a0b0:	4407      	add	r7, r0
 800a0b2:	eba8 0800 	sub.w	r8, r8, r0
 800a0b6:	e7e7      	b.n	800a088 <__sflush_r+0xd4>
 800a0b8:	dfbffffe 	.word	0xdfbffffe

0800a0bc <_fflush_r>:
 800a0bc:	b538      	push	{r3, r4, r5, lr}
 800a0be:	690b      	ldr	r3, [r1, #16]
 800a0c0:	4605      	mov	r5, r0
 800a0c2:	460c      	mov	r4, r1
 800a0c4:	b913      	cbnz	r3, 800a0cc <_fflush_r+0x10>
 800a0c6:	2500      	movs	r5, #0
 800a0c8:	4628      	mov	r0, r5
 800a0ca:	bd38      	pop	{r3, r4, r5, pc}
 800a0cc:	b118      	cbz	r0, 800a0d6 <_fflush_r+0x1a>
 800a0ce:	6a03      	ldr	r3, [r0, #32]
 800a0d0:	b90b      	cbnz	r3, 800a0d6 <_fflush_r+0x1a>
 800a0d2:	f7ff f9ed 	bl	80094b0 <__sinit>
 800a0d6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a0da:	2b00      	cmp	r3, #0
 800a0dc:	d0f3      	beq.n	800a0c6 <_fflush_r+0xa>
 800a0de:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800a0e0:	07d0      	lsls	r0, r2, #31
 800a0e2:	d404      	bmi.n	800a0ee <_fflush_r+0x32>
 800a0e4:	0599      	lsls	r1, r3, #22
 800a0e6:	d402      	bmi.n	800a0ee <_fflush_r+0x32>
 800a0e8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a0ea:	f7ff fc46 	bl	800997a <__retarget_lock_acquire_recursive>
 800a0ee:	4628      	mov	r0, r5
 800a0f0:	4621      	mov	r1, r4
 800a0f2:	f7ff ff5f 	bl	8009fb4 <__sflush_r>
 800a0f6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a0f8:	07da      	lsls	r2, r3, #31
 800a0fa:	4605      	mov	r5, r0
 800a0fc:	d4e4      	bmi.n	800a0c8 <_fflush_r+0xc>
 800a0fe:	89a3      	ldrh	r3, [r4, #12]
 800a100:	059b      	lsls	r3, r3, #22
 800a102:	d4e1      	bmi.n	800a0c8 <_fflush_r+0xc>
 800a104:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a106:	f7ff fc39 	bl	800997c <__retarget_lock_release_recursive>
 800a10a:	e7dd      	b.n	800a0c8 <_fflush_r+0xc>

0800a10c <__swhatbuf_r>:
 800a10c:	b570      	push	{r4, r5, r6, lr}
 800a10e:	460c      	mov	r4, r1
 800a110:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a114:	2900      	cmp	r1, #0
 800a116:	b096      	sub	sp, #88	@ 0x58
 800a118:	4615      	mov	r5, r2
 800a11a:	461e      	mov	r6, r3
 800a11c:	da0d      	bge.n	800a13a <__swhatbuf_r+0x2e>
 800a11e:	89a3      	ldrh	r3, [r4, #12]
 800a120:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800a124:	f04f 0100 	mov.w	r1, #0
 800a128:	bf14      	ite	ne
 800a12a:	2340      	movne	r3, #64	@ 0x40
 800a12c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800a130:	2000      	movs	r0, #0
 800a132:	6031      	str	r1, [r6, #0]
 800a134:	602b      	str	r3, [r5, #0]
 800a136:	b016      	add	sp, #88	@ 0x58
 800a138:	bd70      	pop	{r4, r5, r6, pc}
 800a13a:	466a      	mov	r2, sp
 800a13c:	f000 f848 	bl	800a1d0 <_fstat_r>
 800a140:	2800      	cmp	r0, #0
 800a142:	dbec      	blt.n	800a11e <__swhatbuf_r+0x12>
 800a144:	9901      	ldr	r1, [sp, #4]
 800a146:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800a14a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800a14e:	4259      	negs	r1, r3
 800a150:	4159      	adcs	r1, r3
 800a152:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a156:	e7eb      	b.n	800a130 <__swhatbuf_r+0x24>

0800a158 <__smakebuf_r>:
 800a158:	898b      	ldrh	r3, [r1, #12]
 800a15a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a15c:	079d      	lsls	r5, r3, #30
 800a15e:	4606      	mov	r6, r0
 800a160:	460c      	mov	r4, r1
 800a162:	d507      	bpl.n	800a174 <__smakebuf_r+0x1c>
 800a164:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800a168:	6023      	str	r3, [r4, #0]
 800a16a:	6123      	str	r3, [r4, #16]
 800a16c:	2301      	movs	r3, #1
 800a16e:	6163      	str	r3, [r4, #20]
 800a170:	b003      	add	sp, #12
 800a172:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a174:	ab01      	add	r3, sp, #4
 800a176:	466a      	mov	r2, sp
 800a178:	f7ff ffc8 	bl	800a10c <__swhatbuf_r>
 800a17c:	9f00      	ldr	r7, [sp, #0]
 800a17e:	4605      	mov	r5, r0
 800a180:	4639      	mov	r1, r7
 800a182:	4630      	mov	r0, r6
 800a184:	f7ff f87c 	bl	8009280 <_malloc_r>
 800a188:	b948      	cbnz	r0, 800a19e <__smakebuf_r+0x46>
 800a18a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a18e:	059a      	lsls	r2, r3, #22
 800a190:	d4ee      	bmi.n	800a170 <__smakebuf_r+0x18>
 800a192:	f023 0303 	bic.w	r3, r3, #3
 800a196:	f043 0302 	orr.w	r3, r3, #2
 800a19a:	81a3      	strh	r3, [r4, #12]
 800a19c:	e7e2      	b.n	800a164 <__smakebuf_r+0xc>
 800a19e:	89a3      	ldrh	r3, [r4, #12]
 800a1a0:	6020      	str	r0, [r4, #0]
 800a1a2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a1a6:	81a3      	strh	r3, [r4, #12]
 800a1a8:	9b01      	ldr	r3, [sp, #4]
 800a1aa:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800a1ae:	b15b      	cbz	r3, 800a1c8 <__smakebuf_r+0x70>
 800a1b0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a1b4:	4630      	mov	r0, r6
 800a1b6:	f000 f81d 	bl	800a1f4 <_isatty_r>
 800a1ba:	b128      	cbz	r0, 800a1c8 <__smakebuf_r+0x70>
 800a1bc:	89a3      	ldrh	r3, [r4, #12]
 800a1be:	f023 0303 	bic.w	r3, r3, #3
 800a1c2:	f043 0301 	orr.w	r3, r3, #1
 800a1c6:	81a3      	strh	r3, [r4, #12]
 800a1c8:	89a3      	ldrh	r3, [r4, #12]
 800a1ca:	431d      	orrs	r5, r3
 800a1cc:	81a5      	strh	r5, [r4, #12]
 800a1ce:	e7cf      	b.n	800a170 <__smakebuf_r+0x18>

0800a1d0 <_fstat_r>:
 800a1d0:	b538      	push	{r3, r4, r5, lr}
 800a1d2:	4d07      	ldr	r5, [pc, #28]	@ (800a1f0 <_fstat_r+0x20>)
 800a1d4:	2300      	movs	r3, #0
 800a1d6:	4604      	mov	r4, r0
 800a1d8:	4608      	mov	r0, r1
 800a1da:	4611      	mov	r1, r2
 800a1dc:	602b      	str	r3, [r5, #0]
 800a1de:	f7fa fe0f 	bl	8004e00 <_fstat>
 800a1e2:	1c43      	adds	r3, r0, #1
 800a1e4:	d102      	bne.n	800a1ec <_fstat_r+0x1c>
 800a1e6:	682b      	ldr	r3, [r5, #0]
 800a1e8:	b103      	cbz	r3, 800a1ec <_fstat_r+0x1c>
 800a1ea:	6023      	str	r3, [r4, #0]
 800a1ec:	bd38      	pop	{r3, r4, r5, pc}
 800a1ee:	bf00      	nop
 800a1f0:	200007fc 	.word	0x200007fc

0800a1f4 <_isatty_r>:
 800a1f4:	b538      	push	{r3, r4, r5, lr}
 800a1f6:	4d06      	ldr	r5, [pc, #24]	@ (800a210 <_isatty_r+0x1c>)
 800a1f8:	2300      	movs	r3, #0
 800a1fa:	4604      	mov	r4, r0
 800a1fc:	4608      	mov	r0, r1
 800a1fe:	602b      	str	r3, [r5, #0]
 800a200:	f7fa fe0e 	bl	8004e20 <_isatty>
 800a204:	1c43      	adds	r3, r0, #1
 800a206:	d102      	bne.n	800a20e <_isatty_r+0x1a>
 800a208:	682b      	ldr	r3, [r5, #0]
 800a20a:	b103      	cbz	r3, 800a20e <_isatty_r+0x1a>
 800a20c:	6023      	str	r3, [r4, #0]
 800a20e:	bd38      	pop	{r3, r4, r5, pc}
 800a210:	200007fc 	.word	0x200007fc

0800a214 <_init>:
 800a214:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a216:	bf00      	nop
 800a218:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a21a:	bc08      	pop	{r3}
 800a21c:	469e      	mov	lr, r3
 800a21e:	4770      	bx	lr

0800a220 <_fini>:
 800a220:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a222:	bf00      	nop
 800a224:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a226:	bc08      	pop	{r3}
 800a228:	469e      	mov	lr, r3
 800a22a:	4770      	bx	lr
