#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Nov 24 07:14:12 2022
# Process ID: 15868
# Current directory: G:/Srilatha - Manipal/M.E - Embedded Systems/4. ACA/Lab/Verilog Programs/ACA_Assignment2/ACA_Lab_Assignment2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17224 G:\Srilatha - Manipal\M.E - Embedded Systems\4. ACA\Lab\Verilog Programs\ACA_Assignment2\ACA_Lab_Assignment2\ACA_Lab_Assignment2.xpr
# Log file: G:/Srilatha - Manipal/M.E - Embedded Systems/4. ACA/Lab/Verilog Programs/ACA_Assignment2/ACA_Lab_Assignment2/vivado.log
# Journal file: G:/Srilatha - Manipal/M.E - Embedded Systems/4. ACA/Lab/Verilog Programs/ACA_Assignment2/ACA_Lab_Assignment2\vivado.jou
#-----------------------------------------------------------
start_guopopen_project {G:/Srilatha - Manipal/M.E - Embedded Systems/4. ACA/Lab/Verilog Programs/ACA_Assignment2/ACA_Lab_Assignment2/ACA_Lab_Assignment2.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'G:/Srilatha - Manipal/M.E - Embedded Systems/4. ACA/Lab/Verilog Programs/ACA_Assignment2/ACA_Lab_Assignment2'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specifieININFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'opopen_project: Time (s): cpu = 00:00:34 ; elapsed = 00:01:33 . Memory (MB): peak = 635.910 ; gain = 58.68upupdate_compile_order -fileset sources_1eclose [ open {G:/Srilatha - Manipal/M.E - Embedded Systems/4. ACA/Lab/Verilog Programs/ACA_Assignment2/ACA_Lab_Assignment2/ACA_Lab_Assignment2.srcs/sources_1/new/three_to_eight_decoder.v} w ]
add_files {{G:/Srilatha - Manipal/M.E - Embedded Systems/4. ACA/Lab/Verilog Programs/ACA_Assignment2/ACA_Lab_Assignment2/ACA_Lab_Assignment2.srcs/sources_1/new/three_to_eight_decoder.v}}
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {G:/Srilatha - Manipal/M.E - Embedded Systems/4. ACA/Lab/Verilog Programs/ACA_Assignment2/ACA_Lab_Assignment2/ACA_Lab_Assignment2.srcs/sim_1/new/tb_decoder_three_to_eight.v} w ]
add_files -fileset sim_1 {{G:/Srilatha - Manipal/M.E - Embedded Systems/4. ACA/Lab/Verilog Programs/ACA_Assignment2/ACA_Lab_Assignment2/ACA_Lab_Assignment2.srcs/sim_1/new/tb_decoder_three_to_eight.v}}
update_compile_order -fileset sim_1
set_property top three_to_eight_decoder [current_fileset]
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{G:/Srilatha - Manipal/M.E - Embedded Systems/4. ACA/Lab/Verilog Programs/ACA_Assignment2/ACA_Lab_Assignment2/ACA_Lab_Assignment2.srcs/sources_1/new/three_to_eight_decoder.v}}] -no_script -reset -force -quiet
remove_files  {{G:/Srilatha - Manipal/M.E - Embedded Systems/4. ACA/Lab/Verilog Programs/ACA_Assignment2/ACA_Lab_Assignment2/ACA_Lab_Assignment2.srcs/sources_1/new/three_to_eight_decoder.v}}
update_compile_order -fileset sources_1
set_property top tb_decoder_three_to_eight [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
close [ open {G:/Srilatha - Manipal/M.E - Embedded Systems/4. ACA/Lab/Verilog Programs/ACA_Assignment2/ACA_Lab_Assignment2/ACA_Lab_Assignment2.srcs/sources_1/new/decoder_3_to_8.v} w ]
add_files {{G:/Srilatha - Manipal/M.E - Embedded Systems/4. ACA/Lab/Verilog Programs/ACA_Assignment2/ACA_Lab_Assignment2/ACA_Lab_Assignment2.srcs/sources_1/new/decoder_3_to_8.v}}
update_compile_order -fileset sources_1
set_property top decoder_3_to_8 [current_fileset]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/Srilatha - Manipal/M.E - Embedded Systems/4. ACA/Lab/Verilog Programs/ACA_Assignment2/ACA_Lab_Assignment2/ACA_Lab_Assignment2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_decoder_three_to_eight' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/Srilatha - Manipal/M.E - Embedded Systems/4. ACA/Lab/Verilog Programs/ACA_Assignment2/ACA_Lab_Assignment2/ACA_Lab_Assignment2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_decoder_three_to_eight_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/Srilatha - Manipal/M.E - Embedded Systems/4. ACA/Lab/Verilog Programs/ACA_Assignment2/ACA_Lab_Assignment2/ACA_Lab_Assignment2.srcs/sources_1/new/decoder_3_to_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_3_to_8
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/Srilatha - Manipal/M.E - Embedded Systems/4. ACA/Lab/Verilog Programs/ACA_Assignment2/ACA_Lab_Assignment2/ACA_Lab_Assignment2.srcs/sim_1/new/tb_decoder_three_to_eight.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_decoder_three_to_eight
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 690.250 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/Srilatha - Manipal/M.E - Embedded Systems/4. ACA/Lab/Verilog Programs/ACA_Assignment2/ACA_Lab_Assignment2/ACA_Lab_Assignment2.sim/sim_1/behav/xsim'
"xelab -wto 688271634a204db398f1e349694edcab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_decoder_three_to_eight_behav xil_defaultlib.tb_decoder_three_to_eight xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 688271634a204db398f1e349694edcab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_decoder_three_to_eight_behav xil_defaultlib.tb_decoder_three_to_eight xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2538] module instantiation should have an instance name [G:/Srilatha - Manipal/M.E - Embedded Systems/4. ACA/Lab/Verilog Programs/ACA_Assignment2/ACA_Lab_Assignment2/ACA_Lab_Assignment2.srcs/sim_1/new/tb_decoder_three_to_eight.v:27]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'G:/Srilatha - Manipal/M.E - Embedded Systems/4. ACA/Lab/Verilog Programs/ACA_Assignment2/ACA_Lab_Assignment2/ACA_Lab_Assignment2.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'G:/Srilatha - Manipal/M.E - Embedded Systems/4. ACA/Lab/Verilog Programs/ACA_Assignment2/ACA_Lab_Assignment2/ACA_Lab_Assignment2.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 690.250 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/Srilatha - Manipal/M.E - Embedded Systems/4. ACA/Lab/Verilog Programs/ACA_Assignment2/ACA_Lab_Assignment2/ACA_Lab_Assignment2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_decoder_three_to_eight' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/Srilatha - Manipal/M.E - Embedded Systems/4. ACA/Lab/Verilog Programs/ACA_Assignment2/ACA_Lab_Assignment2/ACA_Lab_Assignment2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_decoder_three_to_eight_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/Srilatha - Manipal/M.E - Embedded Systems/4. ACA/Lab/Verilog Programs/ACA_Assignment2/ACA_Lab_Assignment2/ACA_Lab_Assignment2.sim/sim_1/behav/xsim'
"xelab -wto 688271634a204db398f1e349694edcab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_decoder_three_to_eight_behav xil_defaultlib.tb_decoder_three_to_eight xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 688271634a204db398f1e349694edcab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_decoder_three_to_eight_behav xil_defaultlib.tb_decoder_three_to_eight xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2538] module instantiation should have an instance name [G:/Srilatha - Manipal/M.E - Embedded Systems/4. ACA/Lab/Verilog Programs/ACA_Assignment2/ACA_Lab_Assignment2/ACA_Lab_Assignment2.srcs/sim_1/new/tb_decoder_three_to_eight.v:27]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'G:/Srilatha - Manipal/M.E - Embedded Systems/4. ACA/Lab/Verilog Programs/ACA_Assignment2/ACA_Lab_Assignment2/ACA_Lab_Assignment2.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'G:/Srilatha - Manipal/M.E - Embedded Systems/4. ACA/Lab/Verilog Programs/ACA_Assignment2/ACA_Lab_Assignment2/ACA_Lab_Assignment2.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 706.773 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/Srilatha - Manipal/M.E - Embedded Systems/4. ACA/Lab/Verilog Programs/ACA_Assignment2/ACA_Lab_Assignment2/ACA_Lab_Assignment2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_decoder_three_to_eight' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/Srilatha - Manipal/M.E - Embedded Systems/4. ACA/Lab/Verilog Programs/ACA_Assignment2/ACA_Lab_Assignment2/ACA_Lab_Assignment2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_decoder_three_to_eight_vlog.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 706.773 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/Srilatha - Manipal/M.E - Embedded Systems/4. ACA/Lab/Verilog Programs/ACA_Assignment2/ACA_Lab_Assignment2/ACA_Lab_Assignment2.sim/sim_1/behav/xsim'
"xelab -wto 688271634a204db398f1e349694edcab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_decoder_three_to_eight_behav xil_defaultlib.tb_decoder_three_to_eight xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 688271634a204db398f1e349694edcab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_decoder_three_to_eight_behav xil_defaultlib.tb_decoder_three_to_eight xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2538] module instantiation should have an instance name [G:/Srilatha - Manipal/M.E - Embedded Systems/4. ACA/Lab/Verilog Programs/ACA_Assignment2/ACA_Lab_Assignment2/ACA_Lab_Assignment2.srcs/sim_1/new/tb_decoder_three_to_eight.v:27]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'G:/Srilatha - Manipal/M.E - Embedded Systems/4. ACA/Lab/Verilog Programs/ACA_Assignment2/ACA_Lab_Assignment2/ACA_Lab_Assignment2.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'G:/Srilatha - Manipal/M.E - Embedded Systems/4. ACA/Lab/Verilog Programs/ACA_Assignment2/ACA_Lab_Assignment2/ACA_Lab_Assignment2.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 706.773 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/Srilatha - Manipal/M.E - Embedded Systems/4. ACA/Lab/Verilog Programs/ACA_Assignment2/ACA_Lab_Assignment2/ACA_Lab_Assignment2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_decoder_three_to_eight' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/Srilatha - Manipal/M.E - Embedded Systems/4. ACA/Lab/Verilog Programs/ACA_Assignment2/ACA_Lab_Assignment2/ACA_Lab_Assignment2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_decoder_three_to_eight_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/Srilatha - Manipal/M.E - Embedded Systems/4. ACA/Lab/Verilog Programs/ACA_Assignment2/ACA_Lab_Assignment2/ACA_Lab_Assignment2.srcs/sources_1/new/decoder_3_to_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_3_to_8
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/Srilatha - Manipal/M.E - Embedded Systems/4. ACA/Lab/Verilog Programs/ACA_Assignment2/ACA_Lab_Assignment2/ACA_Lab_Assignment2.srcs/sim_1/new/tb_decoder_three_to_eight.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_decoder_three_to_eight
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/Srilatha - Manipal/M.E - Embedded Systems/4. ACA/Lab/Verilog Programs/ACA_Assignment2/ACA_Lab_Assignment2/ACA_Lab_Assignment2.sim/sim_1/behav/xsim'
"xelab -wto 688271634a204db398f1e349694edcab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_decoder_three_to_eight_behav xil_defaultlib.tb_decoder_three_to_eight xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 688271634a204db398f1e349694edcab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_decoder_three_to_eight_behav xil_defaultlib.tb_decoder_three_to_eight xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2538] module instantiation should have an instance name [G:/Srilatha - Manipal/M.E - Embedded Systems/4. ACA/Lab/Verilog Programs/ACA_Assignment2/ACA_Lab_Assignment2/ACA_Lab_Assignment2.srcs/sim_1/new/tb_decoder_three_to_eight.v:27]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'G:/Srilatha - Manipal/M.E - Embedded Systems/4. ACA/Lab/Verilog Programs/ACA_Assignment2/ACA_Lab_Assignment2/ACA_Lab_Assignment2.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'G:/Srilatha - Manipal/M.E - Embedded Systems/4. ACA/Lab/Verilog Programs/ACA_Assignment2/ACA_Lab_Assignment2/ACA_Lab_Assignment2.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 706.773 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/Srilatha - Manipal/M.E - Embedded Systems/4. ACA/Lab/Verilog Programs/ACA_Assignment2/ACA_Lab_Assignment2/ACA_Lab_Assignment2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_decoder_three_to_eight' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/Srilatha - Manipal/M.E - Embedded Systems/4. ACA/Lab/Verilog Programs/ACA_Assignment2/ACA_Lab_Assignment2/ACA_Lab_Assignment2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_decoder_three_to_eight_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/Srilatha - Manipal/M.E - Embedded Systems/4. ACA/Lab/Verilog Programs/ACA_Assignment2/ACA_Lab_Assignment2/ACA_Lab_Assignment2.srcs/sources_1/new/decoder_3_to_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_3_to_8
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/Srilatha - Manipal/M.E - Embedded Systems/4. ACA/Lab/Verilog Programs/ACA_Assignment2/ACA_Lab_Assignment2/ACA_Lab_Assignment2.srcs/sim_1/new/tb_decoder_three_to_eight.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_decoder_three_to_eight
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/Srilatha - Manipal/M.E - Embedded Systems/4. ACA/Lab/Verilog Programs/ACA_Assignment2/ACA_Lab_Assignment2/ACA_Lab_Assignment2.sim/sim_1/behav/xsim'
"xelab -wto 688271634a204db398f1e349694edcab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_decoder_three_to_eight_behav xil_defaultlib.tb_decoder_three_to_eight xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 688271634a204db398f1e349694edcab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_decoder_three_to_eight_behav xil_defaultlib.tb_decoder_three_to_eight xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder_3_to_8
Compiling module xil_defaultlib.tb_decoder_three_to_eight
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_decoder_three_to_eight_behav
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 706.773 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '17' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'G:/Srilatha - Manipal/M.E - Embedded Systems/4. ACA/Lab/Verilog Programs/ACA_Assignment2/ACA_Lab_Assignment2/ACA_Lab_Assignment2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_decoder_three_to_eight_behav -key {Behavioral:sim_1:Functional:tb_decoder_three_to_eight} -tclbatch {tb_decoder_three_to_eight.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source tb_decoder_three_to_eight.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 730.578 ; gain = 23.805
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_decoder_three_to_eight_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:27 . Memory (MB): peak = 730.578 ; gain = 23.805
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 735.109 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'G:/Srilatha - Manipal/M.E - Embedded Systems/4. ACA/Lab/Verilog Programs/ACA_Assignment2/ACA_Lab_Assignment2/ACA_Lab_Assignment2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_decoder_three_to_eight' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'G:/Srilatha - Manipal/M.E - Embedded Systems/4. ACA/Lab/Verilog Programs/ACA_Assignment2/ACA_Lab_Assignment2/ACA_Lab_Assignment2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_decoder_three_to_eight_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/Srilatha - Manipal/M.E - Embedded Systems/4. ACA/Lab/Verilog Programs/ACA_Assignment2/ACA_Lab_Assignment2/ACA_Lab_Assignment2.srcs/sources_1/new/decoder_3_to_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_3_to_8
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/Srilatha - Manipal/M.E - Embedded Systems/4. ACA/Lab/Verilog Programs/ACA_Assignment2/ACA_Lab_Assignment2/ACA_Lab_Assignment2.srcs/sim_1/new/tb_decoder_three_to_eight.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_decoder_three_to_eight
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'G:/Srilatha - Manipal/M.E - Embedded Systems/4. ACA/Lab/Verilog Programs/ACA_Assignment2/ACA_Lab_Assignment2/ACA_Lab_Assignment2.sim/sim_1/behav/xsim'
"xelab -wto 688271634a204db398f1e349694edcab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_decoder_three_to_eight_behav xil_defaultlib.tb_decoder_three_to_eight xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 688271634a204db398f1e349694edcab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_decoder_three_to_eight_behav xil_defaultlib.tb_decoder_three_to_eight xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder_3_to_8
Compiling module xil_defaultlib.tb_decoder_three_to_eight
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_decoder_three_to_eight_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'G:/Srilatha - Manipal/M.E - Embedded Systems/4. ACA/Lab/Verilog Programs/ACA_Assignment2/ACA_Lab_Assignment2/ACA_Lab_Assignment2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_decoder_three_to_eight_behav -key {Behavioral:sim_1:Functional:tb_decoder_three_to_eight} -tclbatch {tb_decoder_three_to_eight.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source tb_decoder_three_to_eight.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 90 ns : File "G:/Srilatha - Manipal/M.E - Embedded Systems/4. ACA/Lab/Verilog Programs/ACA_Assignment2/ACA_Lab_Assignment2/ACA_Lab_Assignment2.srcs/sim_1/new/tb_decoder_three_to_eight.v" Line 41
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_decoder_three_to_eight_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 741.320 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov 24 10:09:21 2022...
