<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2016.2 (64-bit)              -->
<!--                                                         -->
<!-- Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.   -->

<Project Version="7" Minor="14" Path="E:/work/mt9v034_demo/work_dir/mt9v034_demo.xpr">
  <DefaultLaunch Dir="$PRUNDIR"/>
  <Configuration>
    <Option Name="Id" Val="46ba6a21e12e432db0ea87c58733d906"/>
    <Option Name="Part" Val="xc7z020clg484-1"/>
    <Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/>
    <Option Name="CompiledLibDirXSim" Val=""/>
    <Option Name="CompiledLibDirModelSim" Val="$PCACHEDIR/compile_simlib/modelsim"/>
    <Option Name="CompiledLibDirQuesta" Val="$PCACHEDIR/compile_simlib/questa"/>
    <Option Name="CompiledLibDirIES" Val="$PCACHEDIR/compile_simlib/ies"/>
    <Option Name="CompiledLibDirVCS" Val="$PCACHEDIR/compile_simlib/vcs"/>
    <Option Name="CompiledLibDirRiviera" Val="$PCACHEDIR/compile_simlib/riviera"/>
    <Option Name="CompiledLibDirActivehdl" Val="$PCACHEDIR/compile_simlib/activehdl"/>
    <Option Name="BoardPart" Val="em.avnet.com:zed:part0:0.9"/>
    <Option Name="ActiveSimSet" Val="sim_1"/>
    <Option Name="DefaultLib" Val="xil_defaultlib"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../rs_ip_repository"/>
    <Option Name="EnableCoreContainer" Val="TRUE"/>
    <Option Name="XPMLibraries" Val="XPM_CDC"/>
    <Option Name="XPMLibraries" Val="XPM_MEMORY"/>
    <Option Name="CreateRefXciForCoreContainers" Val="FALSE"/>
    <Option Name="IPUserFilesDir" Val="$PPRDIR/mt9v034_demo.ip_user_files"/>
    <Option Name="IPStaticSourceDir" Val="$PPRDIR/mt9v034_demo.ip_user_files/ipstatic"/>
    <Option Name="EnableBDX" Val="FALSE"/>
    <Option Name="DSABoardId" Val="zed"/>
    <Option Name="WTXSimLaunchSim" Val="0"/>
    <Option Name="WTModelSimLaunchSim" Val="0"/>
    <Option Name="WTQuestaLaunchSim" Val="0"/>
    <Option Name="WTIesLaunchSim" Val="0"/>
    <Option Name="WTVcsLaunchSim" Val="0"/>
    <Option Name="WTRivieraLaunchSim" Val="0"/>
    <Option Name="WTActivehdlLaunchSim" Val="0"/>
    <Option Name="WTXSimExportSim" Val="49"/>
    <Option Name="WTModelSimExportSim" Val="49"/>
    <Option Name="WTQuestaExportSim" Val="49"/>
    <Option Name="WTIesExportSim" Val="49"/>
    <Option Name="WTVcsExportSim" Val="49"/>
    <Option Name="WTRivieraExportSim" Val="49"/>
    <Option Name="WTActivehdlExportSim" Val="49"/>
    <Option Name="GenerateIPUpgradeLog" Val="TRUE"/>
  </Configuration>
  <FileSets Version="1" Minor="31">
    <FileSet Name="sources_1" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
      <Filter Type="Srcs"/>
      <File Path="$PPRDIR/../ip/vdma_addr_pool.xcix">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../ip/vdma_addr_pool/vdma_addr_pool.xci">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../ip/vdma_dfifo.xcix">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../ip/vdma_dfifo/vdma_dfifo.xci">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../ip/int_fifo.xcix">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../ip/int_fifo/int_fifo.xci">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../ip/axi_s2mm.xcix">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../ip/axi_s2mm/axi_s2mm.xci">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../rtl/define.vh">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../rtl/image_path/image_dma/video2axis.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../rtl/image_path/image_dma/image_dma.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../rtl/image_path/test_image_gen.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../ipi-bds/ps_ipi/hdl/ps_ipi_wrapper.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../ip/ocm.xcix">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../ip/ocm/ocm.xci">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../ip/axi_crossbar_0.xcix">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../ip/axi_crossbar_0/axi_crossbar_0.xci">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../rtl/image_path/image_path_wrap.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../rtl/mt9v034_demo.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../rtl/image_path/mt9v034_i2c_if.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../ip/dlo_srl.xcix">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../ip/dlo_srl/dlo_srl.xci">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../rtl/image_path/mt9v034_lvds/mt9v034_lvds_protocol_decode.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../rtl/image_path/mt9v034_lvds/mt9v034_lvds_bit_align.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../rtl/image_path/mt9v034_lvds/mt9v034_iserdes.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../rtl/image_path/mt9v034_lvds/mt9v034_bridge.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="mt9v034_demo"/>
        <Option Name="TopAutoSet" Val="TRUE"/>
      </Config>
    </FileSet>
    <FileSet Name="constrs_1" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
      <Filter Type="Constrs"/>
      <File Path="$PPRDIR/../constraints/bitstream_cfg.tcl">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../constraints/mt9v034_demo_clocks.tcl">
        <FileInfo>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="ProcessingOrder" Val="EARLY"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../constraints/mt9v034_demo_timing.tcl">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../constraints/mt9v034_demo.xdc">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../constraints/mt9v034_demo_pin_placement.tcl">
        <FileInfo>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../constraints/mt9v034_demo_placement.tcl">
        <FileInfo>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TargetConstrsFile" Val="$PPRDIR/../constraints/mt9v034_demo.xdc"/>
        <Option Name="ConstrsType" Val="XDC"/>
      </Config>
    </FileSet>
    <FileSet Name="sim_1" Type="SimulationSrcs" RelSrcDir="$PSRCDIR/sim_1">
      <Filter Type="Srcs"/>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="mt9v034_demo"/>
        <Option Name="TopLib" Val="xil_defaultlib"/>
        <Option Name="TopAutoSet" Val="TRUE"/>
        <Option Name="TransportPathDelay" Val="0"/>
        <Option Name="TransportIntDelay" Val="0"/>
        <Option Name="SrcSet" Val="sources_1"/>
      </Config>
    </FileSet>
    <FileSet Name="ps_ipi" Type="BlockSrcs" RelSrcDir="$PSRCDIR/ps_ipi">
      <File Path="$PPRDIR/../ipi-bds/ps_ipi/ps_ipi.bd">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
        <CompFileExtendedInfo CompFileName="ps_ipi.bd" FileRelPathName="ip/ps_ipi_v_axi4s_vid_out_0_0/ps_ipi_v_axi4s_vid_out_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="ps_ipi.bd" FileRelPathName="ip/ps_ipi_clk_wiz_0_0/ps_ipi_clk_wiz_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="ps_ipi.bd" FileRelPathName="ip/ps_ipi_axi_iic_0_0/ps_ipi_axi_iic_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="ps_ipi.bd" FileRelPathName="ip/ps_ipi_xbar_0/ps_ipi_xbar_0.xci"/>
        <CompFileExtendedInfo CompFileName="ps_ipi.bd" FileRelPathName="ip/ps_ipi_v_rgb2ycrcb_0_0/ps_ipi_v_rgb2ycrcb_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="ps_ipi.bd" FileRelPathName="ip/ps_ipi_axi_gpio_0_4/ps_ipi_axi_gpio_0_4.xci"/>
        <CompFileExtendedInfo CompFileName="ps_ipi.bd" FileRelPathName="ip/ps_ipi_vcc_0/ps_ipi_vcc_0.xci"/>
        <CompFileExtendedInfo CompFileName="ps_ipi.bd" FileRelPathName="ip/ps_ipi_v_tc_0_0/ps_ipi_v_tc_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="ps_ipi.bd" FileRelPathName="ip/ps_ipi_v_cresample_0_0/ps_ipi_v_cresample_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="ps_ipi.bd" FileRelPathName="ip/ps_ipi_proc_sys_reset_0/ps_ipi_proc_sys_reset_0.xci"/>
        <CompFileExtendedInfo CompFileName="ps_ipi.bd" FileRelPathName="ip/ps_ipi_axis_subset_converter_0_0/ps_ipi_axis_subset_converter_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="ps_ipi.bd" FileRelPathName="ip/ps_ipi_axi_vdma_0_0/ps_ipi_axi_vdma_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="ps_ipi.bd" FileRelPathName="ip/ps_ipi_axi_mem_intercon_0/ps_ipi_axi_mem_intercon_0.xci"/>
        <CompFileExtendedInfo CompFileName="ps_ipi.bd" FileRelPathName="ip/ps_ipi_zed_hdmi_out_0_0/ps_ipi_zed_hdmi_out_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="ps_ipi.bd" FileRelPathName="ip/ps_ipi_axi_protocol_converter_0_0/ps_ipi_axi_protocol_converter_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="ps_ipi.bd" FileRelPathName="ip/ps_ipi_axi_interconnect_0_0/ps_ipi_axi_interconnect_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="ps_ipi.bd" FileRelPathName="ip/ps_ipi_gnd_0/ps_ipi_gnd_0.xci"/>
        <CompFileExtendedInfo CompFileName="ps_ipi.bd" FileRelPathName="ip/ps_ipi_rst_processing_system7_0_100M_0/ps_ipi_rst_processing_system7_0_100M_0.xci"/>
        <CompFileExtendedInfo CompFileName="ps_ipi.bd" FileRelPathName="ip/ps_ipi_processing_system7_0_0/ps_ipi_processing_system7_0_0.xci"/>
        <CompFileExtendedInfo CompFileName="ps_ipi.bd" FileRelPathName="ps_ipi_ooc.xdc"/>
        <CompFileExtendedInfo CompFileName="ps_ipi.bd" FileRelPathName="hdl/ps_ipi.v"/>
        <CompFileExtendedInfo CompFileName="ps_ipi.bd" FileRelPathName="hdl/ps_ipi.hwdef"/>
        <CompFileExtendedInfo CompFileName="ps_ipi.bd" FileRelPathName="hw_handoff/ps_ipi_bd.tcl"/>
        <CompFileExtendedInfo CompFileName="ps_ipi.bd" FileRelPathName="hw_handoff/ps_ipi.hwh"/>
        <CompFileExtendedInfo CompFileName="ps_ipi.bd" FileRelPathName="ip/ps_ipi_auto_pc_0/ps_ipi_auto_pc_0.xci"/>
        <CompFileExtendedInfo CompFileName="ps_ipi.bd" FileRelPathName="ip/ps_ipi_auto_pc_1/ps_ipi_auto_pc_1.xci"/>
        <CompFileExtendedInfo CompFileName="ps_ipi.bd" FileRelPathName="ps_ipi_sim_netlist.v"/>
        <CompFileExtendedInfo CompFileName="ps_ipi.bd" FileRelPathName="ps_ipi.dcp"/>
        <CompFileExtendedInfo CompFileName="ps_ipi.bd" FileRelPathName="ps_ipi_sim_netlist.vhdl"/>
        <CompFileExtendedInfo CompFileName="ps_ipi.bd" FileRelPathName="ps_ipi_stub.v"/>
        <CompFileExtendedInfo CompFileName="ps_ipi.bd" FileRelPathName="ps_ipi_stub.vhdl"/>
      </File>
      <Config>
        <Option Name="TopModule" Val="ps_ipi"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
  </FileSets>
  <Simulators>
    <Simulator Name="XSim">
      <Option Name="Description" Val="Vivado Simulator"/>
      <Option Name="CompiledLib" Val="0"/>
    </Simulator>
    <Simulator Name="ModelSim">
      <Option Name="Description" Val="ModelSim Simulator"/>
    </Simulator>
    <Simulator Name="Questa">
      <Option Name="Description" Val="Questa Advanced Simulator"/>
    </Simulator>
    <Simulator Name="IES">
      <Option Name="Description" Val="Incisive Enterprise Simulator (IES)"/>
    </Simulator>
    <Simulator Name="VCS">
      <Option Name="Description" Val="Verilog Compiler Simulator (VCS)"/>
    </Simulator>
    <Simulator Name="Riviera">
      <Option Name="Description" Val="Riviera-PRO Simulator"/>
    </Simulator>
    <Simulator Name="ActiveHDL">
      <Option Name="Description" Val="Active-HDL Simulator"/>
    </Simulator>
  </Simulators>
  <Runs Version="1" Minor="10">
    <Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7z020clg484-1" ConstrsSet="constrs_1" Description="Vivado Synthesis Defaults" State="current" Dir="$PRUNDIR/synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016"/>
        <Step Id="synth_design">
          <Option Id="MaxClockBufferCount">0</Option>
          <Option Id="FlattenHierarchy">1</Option>
          <Option Id="ReTiming">1</Option>
        </Step>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="ps_ipi_synth_1" Type="Ft3:Synth" SrcSet="ps_ipi" Part="xc7z020clg484-1" ConstrsSet="ps_ipi" Description="Vivado Synthesis Defaults" Dir="$PRUNDIR/ps_ipi_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2016">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="constrs_1" Description="Uses multiple algorithms for optimization, placement, and routing to get potentially better results." State="current" Dir="$PRUNDIR/impl_1" SynthRun="synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Performance_Explore" Flow="Vivado Implementation 2016"/>
        <Step Id="init_design"/>
        <Step Id="opt_design">
          <Option Id="Directive">0</Option>
        </Step>
        <Step Id="power_opt_design"/>
        <Step Id="place_design">
          <Option Id="Directive">0</Option>
        </Step>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design" EnableStepBool="1">
          <Option Id="Directive">0</Option>
        </Step>
        <Step Id="route_design">
          <Option Id="Directive">0</Option>
        </Step>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
    </Run>
    <Run Id="ps_ipi_impl_1" Type="Ft2:EntireDesign" Part="xc7z020clg484-1" ConstrsSet="ps_ipi" Description="Default settings for Implementation." SynthRun="ps_ipi_synth_1" IncludeInArchive="false">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2016">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
    </Run>
  </Runs>
</Project>
