{:input (genetic.crossover/dumb-crossover 2003949880 (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif")))))) (genetic.mutation/change-names-remove-clause 62385258 (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif")))))))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire0_:missing , \\wire1_5_:missing , \\wire:missing_edge , wire23_33_34_35, wire24_33_34_36, \\wire25_:missing_35_36 );\n  wire \\:missing_edge ;\n  input \\wire0_:missing ;\n  wire \\wire0_:missing ;\n  wire \\wire10_:missing ;\n  wire wire13;\n  wire wire18;\n  input \\wire1_5_:missing ;\n  wire \\wire1_5_:missing ;\n  wire wire20;\n  input wire23_33_34_35;\n  wire wire23_33_34_35;\n  input wire24_33_34_36;\n  wire wire24_33_34_36;\n  input \\wire25_:missing_35_36 ;\n  wire \\wire25_:missing_35_36 ;\n  wire \\wire27_:missing_44 ;\n  wire \\wire28_40_:missing_45 ;\n  wire wire30_36;\n  wire wire30_37;\n  wire wire31_41;\n  wire wire32_28;\n  wire \\wire33_:missing ;\n  wire wire42_12;\n  wire \\wire42_14_18_19_:missing ;\n  wire wire42_28;\n  wire wire42_38;\n  wire wire42_5;\n  wire wire42_6;\n  wire \\wire42_:missing ;\n  wire wire43_28;\n  wire wire44;\n  wire wire45;\n  wire wire46;\n  wire wire4_17;\n  wire wire4_9;\n  wire wire5_11;\n  wire wire7_8_10_11;\n  wire wire7_8_10_12;\n  wire \\wire9_:missing_15 ;\n  wire \\wire:missing_16 ;\n  wire \\wire:missing_19 ;\n  wire \\wire:missing_21 ;\n  wire \\wire:missing_22 ;\n  wire \\wire:missing_28 ;\n  wire \\wire:missing_37 ;\n  wire \\wire:missing_38 ;\n  wire \\wire:missing_38_41 ;\n  wire \\wire:missing_39 ;\n  wire \\wire:missing_8 ;\n  output \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\wire:missing_edge  = 2'h1 >> \\wire:missing_edge ;\n  assign \\wire:missing_19  = 2'hx >> \\wire42_14_18_19_:missing ;\n  assign wire4_17 = 2'h1 >> wire4_9;\n  assign wire30_37 = 2'h1 >> wire30_36;\n  assign wire31_41 = 2'h1 >> \\wire:missing_edge ;\n  assign \\wire:missing_edge  = 2'h1 >> wire32_28;\n  assign \\wire33_:missing  = 4'h6 >> { wire24_33_34_36, wire23_33_34_35 };\n  assign \\wire:missing_edge  = 4'h8 >> { wire24_33_34_36, wire23_33_34_35 };\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire25_:missing_35_36 , wire23_33_34_35 };\n  assign wire30_36 = 4'h8 >> { \\wire25_:missing_35_36 , wire24_33_34_36 };\n  assign \\wire:missing_37  = 4'h8 >> { wire30_37, \\wire:missing_edge  };\n  assign \\wire:missing_38  = 4'h8 >> { \\wire:missing_38_41 , wire42_38 };\n  assign wire5_11 = 4'h6 >> { \\wire1_5_:missing , wire42_5 };\n  assign wire45 = 2'hx >> \\wire28_40_:missing_45 ;\n  assign \\wire:missing_edge  = 4'h8 >> { wire42_6, wire42_6 };\n  assign \\wire:missing_edge  = 4'h4 >> { wire7_8_10_12, wire7_8_10_11 };\n  assign \\wire:missing_8  = 4'h8 >> { wire7_8_10_12, wire7_8_10_11 };\n  assign wire4_9 = 4'h6 >> { \\wire:missing_edge , \\wire9_:missing_15  };\n  assign \\wire10_:missing  = 4'h8 >> { wire7_8_10_12, wire7_8_10_11 };\n  assign \\wire27_:missing_44  = 1'h0;\n  assign \\wire:missing_28  = 1'h1;\n  assign \\wire:missing_edge  = 1'h0;\n  assign \\:missing_edge  = 1'h0;\n  assign wire46 = \\wire:missing_edge ;\n  assign wire44 = \\wire27_:missing_44 ;\n  assign \\wire:missing_edge  = wire43_28;\n  assign \\wire42_:missing  = wire42_28;\n  assign \\wire:missing_38_41  = wire31_41;\n  assign \\wire:missing_edge  = \\wire28_40_:missing_45 ;\n  assign \\wire:missing_39  = \\wire:missing_edge ;\n  assign \\wire:missing_22  = \\wire:missing_edge ;\n  assign \\wire:missing_21  = \\wire:missing_edge ;\n  assign wire20 = \\wire:missing_edge ;\n  assign wire18 = \\wire42_14_18_19_:missing ;\n  assign \\wire:missing_edge  = wire4_17;\n  assign \\wire:missing_16  = \\wire:missing_edge ;\n  assign \\wire9_:missing_15  = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = \\wire42_14_18_19_:missing ;\n  assign wire13 = \\wire:missing_edge ;\n  assign wire7_8_10_12 = wire42_12;\n  assign wire7_8_10_11 = wire5_11;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount2DDF5D8C/3C9FF578.v:3.1-96.10\" *)\nmodule postsynth(\\wire0_:missing , \\wire1_5_:missing , \\wire:missing_edge , wire23_33_34_35, wire24_33_34_36, \\wire25_:missing_35_36 );\n  (* src = \"/tmp/fuzzmount2DDF5D8C/3C9FF578.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/3C9FF578.v:5.9-5.24\" *)\n  input \\wire0_:missing ;\n  wire \\wire0_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/3C9FF578.v:8.8-8.14\" *)\n  wire wire13;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/3C9FF578.v:9.8-9.14\" *)\n  wire wire18;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/3C9FF578.v:10.9-10.26\" *)\n  input \\wire1_5_:missing ;\n  wire \\wire1_5_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/3C9FF578.v:12.8-12.14\" *)\n  wire wire20;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/3C9FF578.v:13.9-13.24\" *)\n  input wire23_33_34_35;\n  wire wire23_33_34_35;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/3C9FF578.v:15.9-15.24\" *)\n  input wire24_33_34_36;\n  wire wire24_33_34_36;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/3C9FF578.v:17.9-17.31\" *)\n  input \\wire25_:missing_35_36 ;\n  wire \\wire25_:missing_35_36 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/3C9FF578.v:19.8-19.27\" *)\n  wire \\wire27_:missing_44 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/3C9FF578.v:20.8-20.30\" *)\n  wire \\wire28_40_:missing_45 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/3C9FF578.v:23.8-23.17\" *)\n  wire wire31_41;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/3C9FF578.v:27.8-27.33\" *)\n  wire \\wire42_14_18_19_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/3C9FF578.v:33.8-33.17\" *)\n  wire wire43_28;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/3C9FF578.v:34.8-34.14\" *)\n  wire wire44;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/3C9FF578.v:35.8-35.14\" *)\n  wire wire45;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/3C9FF578.v:36.8-36.14\" *)\n  wire wire46;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/3C9FF578.v:37.8-37.16\" *)\n  wire wire4_17;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/3C9FF578.v:38.8-38.15\" *)\n  wire wire4_9;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/3C9FF578.v:42.8-42.26\" *)\n  wire \\wire9_:missing_15 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/3C9FF578.v:43.8-43.24\" *)\n  wire \\wire:missing_16 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/3C9FF578.v:44.8-44.24\" *)\n  wire \\wire:missing_19 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/3C9FF578.v:45.8-45.24\" *)\n  wire \\wire:missing_21 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/3C9FF578.v:46.8-46.24\" *)\n  wire \\wire:missing_22 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/3C9FF578.v:47.8-47.24\" *)\n  wire \\wire:missing_28 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/3C9FF578.v:50.8-50.27\" *)\n  wire \\wire:missing_38_41 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/3C9FF578.v:51.8-51.24\" *)\n  wire \\wire:missing_39 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/3C9FF578.v:53.10-53.28\" *)\n  output \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire13 = 1'h0;\n  assign wire18 = 1'h0;\n  assign wire20 = 1'h0;\n  assign \\wire27_:missing_44  = 1'h0;\n  assign \\wire28_40_:missing_45  = 1'h0;\n  assign wire31_41 = 1'h1;\n  assign \\wire42_14_18_19_:missing  = 1'h0;\n  assign wire43_28 = 1'h0;\n  assign wire44 = 1'h0;\n  assign wire45 = 1'hx;\n  assign wire46 = 1'h0;\n  assign wire4_17 = 1'h0;\n  assign wire4_9 = 1'h0;\n  assign \\wire9_:missing_15  = 1'h0;\n  assign \\wire:missing_16  = 1'h0;\n  assign \\wire:missing_19  = 1'hx;\n  assign \\wire:missing_21  = 1'h0;\n  assign \\wire:missing_22  = 1'h0;\n  assign \\wire:missing_28  = 1'h1;\n  assign \\wire:missing_38_41  = 1'h1;\n  assign \\wire:missing_39  = 1'h0;\n  assign \\wire:missing_edge  = 1'h0;\nendmodule\n", :proof {:exit 2, :out "SBY  3:29:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5vxgwn2i] Copy '/tmp/fuzzmount2DDF5D8C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5vxgwn2i/src/top.v'.\nSBY  3:29:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5vxgwn2i] Copy '/tmp/fuzzmount2DDF5D8C/3C9FF578.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5vxgwn2i/src/3C9FF578.v'.\nSBY  3:29:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5vxgwn2i] Copy '/tmp/fuzzmount2DDF5D8C/3C9FF578.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5vxgwn2i/src/3C9FF578.post.v'.\nSBY  3:29:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5vxgwn2i] engine_0: abc pdr\nSBY  3:29:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5vxgwn2i] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5vxgwn2i/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY  3:29:15 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5vxgwn2i] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/3C9FF578.v:63$24_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/3C9FF578.v:63$24.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  3:29:15 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5vxgwn2i] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/3C9FF578.v:62$23_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/3C9FF578.v:62$23.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  3:29:15 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5vxgwn2i] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/3C9FF578.v:60$21_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/3C9FF578.v:60$21.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  3:29:15 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5vxgwn2i] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/3C9FF578.v:70$31_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/3C9FF578.v:70$31.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  3:29:15 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5vxgwn2i] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/3C9FF578.v:69$30_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/3C9FF578.v:69$30.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  3:29:15 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5vxgwn2i] base: Warning: Wire top.\\y_post_0 is used but has no driver.\nSBY  3:29:15 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5vxgwn2i] base: Warning: Wire top.\\y_pre_0 is used but has no driver.\nSBY  3:29:16 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5vxgwn2i] base: finished (returncode=0)\nSBY  3:29:16 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5vxgwn2i] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5vxgwn2i/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY  3:29:18 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5vxgwn2i] aig: Warning: Wire top.\\y_post_0 is used but has no driver.\nSBY  3:29:18 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5vxgwn2i] aig: Warning: Wire top.\\y_pre_0 is used but has no driver.\nSBY  3:29:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5vxgwn2i] aig: finished (returncode=0)\nSBY  3:29:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5vxgwn2i] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5vxgwn2i; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY  3:29:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5vxgwn2i] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY  3:29:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5vxgwn2i] engine_0: Warning: The network has no constraints.\nSBY  3:29:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5vxgwn2i] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY  3:29:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5vxgwn2i] engine_0: finished (returncode=0)\nSBY  3:29:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5vxgwn2i] engine_0: Status returned by engine: FAIL\nSBY  3:29:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5vxgwn2i] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:05 (5)\nSBY  3:29:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5vxgwn2i] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY  3:29:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5vxgwn2i] summary: engine_0 (abc pdr) returned FAIL\nSBY  3:29:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5vxgwn2i] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5vxgwn2i'.\nSBY  3:29:19 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp5vxgwn2i] DONE (FAIL, rc=2)\n", :err ""}}}