$comment
	File created using the following command:
		vcd file mips_multi_cycle.msim.vcd -direction
$end
$date
	Tue Dec 13 12:17:15 2016
$end
$version
	ModelSim Version 10.4b
$end
$timescale
	1ps
$end

$scope module PCupdate_vlg_vec_tst $end
$var reg 32 ! BTA [31:0] $end
$var reg 1 " clk $end
$var reg 26 # jAddr [25:0] $end
$var reg 32 $ PC4 [31:0] $end
$var reg 2 % PCSource [1:0] $end
$var reg 1 & PCWrite $end
$var reg 1 ' PCWriteCond $end
$var reg 1 ( reset $end
$var reg 1 ) zero $end
$var wire 1 * pc [31] $end
$var wire 1 + pc [30] $end
$var wire 1 , pc [29] $end
$var wire 1 - pc [28] $end
$var wire 1 . pc [27] $end
$var wire 1 / pc [26] $end
$var wire 1 0 pc [25] $end
$var wire 1 1 pc [24] $end
$var wire 1 2 pc [23] $end
$var wire 1 3 pc [22] $end
$var wire 1 4 pc [21] $end
$var wire 1 5 pc [20] $end
$var wire 1 6 pc [19] $end
$var wire 1 7 pc [18] $end
$var wire 1 8 pc [17] $end
$var wire 1 9 pc [16] $end
$var wire 1 : pc [15] $end
$var wire 1 ; pc [14] $end
$var wire 1 < pc [13] $end
$var wire 1 = pc [12] $end
$var wire 1 > pc [11] $end
$var wire 1 ? pc [10] $end
$var wire 1 @ pc [9] $end
$var wire 1 A pc [8] $end
$var wire 1 B pc [7] $end
$var wire 1 C pc [6] $end
$var wire 1 D pc [5] $end
$var wire 1 E pc [4] $end
$var wire 1 F pc [3] $end
$var wire 1 G pc [2] $end
$var wire 1 H pc [1] $end
$var wire 1 I pc [0] $end

$scope module i1 $end
$var wire 1 J gnd $end
$var wire 1 K vcc $end
$var wire 1 L unknown $end
$var tri1 1 M devclrn $end
$var tri1 1 N devpor $end
$var tri1 1 O devoe $end
$var wire 1 P pc[0]~output_o $end
$var wire 1 Q pc[1]~output_o $end
$var wire 1 R pc[2]~output_o $end
$var wire 1 S pc[3]~output_o $end
$var wire 1 T pc[4]~output_o $end
$var wire 1 U pc[5]~output_o $end
$var wire 1 V pc[6]~output_o $end
$var wire 1 W pc[7]~output_o $end
$var wire 1 X pc[8]~output_o $end
$var wire 1 Y pc[9]~output_o $end
$var wire 1 Z pc[10]~output_o $end
$var wire 1 [ pc[11]~output_o $end
$var wire 1 \ pc[12]~output_o $end
$var wire 1 ] pc[13]~output_o $end
$var wire 1 ^ pc[14]~output_o $end
$var wire 1 _ pc[15]~output_o $end
$var wire 1 ` pc[16]~output_o $end
$var wire 1 a pc[17]~output_o $end
$var wire 1 b pc[18]~output_o $end
$var wire 1 c pc[19]~output_o $end
$var wire 1 d pc[20]~output_o $end
$var wire 1 e pc[21]~output_o $end
$var wire 1 f pc[22]~output_o $end
$var wire 1 g pc[23]~output_o $end
$var wire 1 h pc[24]~output_o $end
$var wire 1 i pc[25]~output_o $end
$var wire 1 j pc[26]~output_o $end
$var wire 1 k pc[27]~output_o $end
$var wire 1 l pc[28]~output_o $end
$var wire 1 m pc[29]~output_o $end
$var wire 1 n pc[30]~output_o $end
$var wire 1 o pc[31]~output_o $end
$var wire 1 p clk~input_o $end
$var wire 1 q clk~inputclkctrl_outclk $end
$var wire 1 r PC4[0]~input_o $end
$var wire 1 s PCSource[0]~input_o $end
$var wire 1 t PCSource[1]~input_o $end
$var wire 1 u BTA[0]~input_o $end
$var wire 1 v s_pc~26_combout $end
$var wire 1 w reset~input_o $end
$var wire 1 x PCWriteCond~input_o $end
$var wire 1 y PCWrite~input_o $end
$var wire 1 z zero~input_o $end
$var wire 1 { s_pc[28]~27_combout $end
$var wire 1 | BTA[1]~input_o $end
$var wire 1 } PC4[1]~input_o $end
$var wire 1 ~ s_pc~28_combout $end
$var wire 1 !! BTA[2]~input_o $end
$var wire 1 "! jAddr[0]~input_o $end
$var wire 1 #! s_pc[2]~0_combout $end
$var wire 1 $! PC4[2]~input_o $end
$var wire 1 %! s_pc[0]~29_combout $end
$var wire 1 &! BTA[3]~input_o $end
$var wire 1 '! jAddr[1]~input_o $end
$var wire 1 (! s_pc[3]~1_combout $end
$var wire 1 )! PC4[3]~input_o $end
$var wire 1 *! BTA[4]~input_o $end
$var wire 1 +! jAddr[2]~input_o $end
$var wire 1 ,! s_pc[4]~2_combout $end
$var wire 1 -! PC4[4]~input_o $end
$var wire 1 .! jAddr[3]~input_o $end
$var wire 1 /! BTA[5]~input_o $end
$var wire 1 0! s_pc[5]~3_combout $end
$var wire 1 1! PC4[5]~input_o $end
$var wire 1 2! BTA[6]~input_o $end
$var wire 1 3! jAddr[4]~input_o $end
$var wire 1 4! s_pc[6]~4_combout $end
$var wire 1 5! PC4[6]~input_o $end
$var wire 1 6! jAddr[5]~input_o $end
$var wire 1 7! BTA[7]~input_o $end
$var wire 1 8! s_pc[7]~5_combout $end
$var wire 1 9! PC4[7]~input_o $end
$var wire 1 :! BTA[8]~input_o $end
$var wire 1 ;! jAddr[6]~input_o $end
$var wire 1 <! s_pc[8]~6_combout $end
$var wire 1 =! PC4[8]~input_o $end
$var wire 1 >! jAddr[7]~input_o $end
$var wire 1 ?! BTA[9]~input_o $end
$var wire 1 @! s_pc[9]~7_combout $end
$var wire 1 A! PC4[9]~input_o $end
$var wire 1 B! jAddr[8]~input_o $end
$var wire 1 C! BTA[10]~input_o $end
$var wire 1 D! s_pc[10]~8_combout $end
$var wire 1 E! PC4[10]~input_o $end
$var wire 1 F! BTA[11]~input_o $end
$var wire 1 G! jAddr[9]~input_o $end
$var wire 1 H! s_pc[11]~9_combout $end
$var wire 1 I! PC4[11]~input_o $end
$var wire 1 J! BTA[12]~input_o $end
$var wire 1 K! jAddr[10]~input_o $end
$var wire 1 L! s_pc[12]~10_combout $end
$var wire 1 M! PC4[12]~input_o $end
$var wire 1 N! BTA[13]~input_o $end
$var wire 1 O! jAddr[11]~input_o $end
$var wire 1 P! s_pc[13]~11_combout $end
$var wire 1 Q! PC4[13]~input_o $end
$var wire 1 R! jAddr[12]~input_o $end
$var wire 1 S! BTA[14]~input_o $end
$var wire 1 T! s_pc[14]~12_combout $end
$var wire 1 U! PC4[14]~input_o $end
$var wire 1 V! jAddr[13]~input_o $end
$var wire 1 W! BTA[15]~input_o $end
$var wire 1 X! s_pc[15]~13_combout $end
$var wire 1 Y! PC4[15]~input_o $end
$var wire 1 Z! jAddr[14]~input_o $end
$var wire 1 [! BTA[16]~input_o $end
$var wire 1 \! s_pc[16]~14_combout $end
$var wire 1 ]! PC4[16]~input_o $end
$var wire 1 ^! BTA[17]~input_o $end
$var wire 1 _! jAddr[15]~input_o $end
$var wire 1 `! s_pc[17]~15_combout $end
$var wire 1 a! PC4[17]~input_o $end
$var wire 1 b! jAddr[16]~input_o $end
$var wire 1 c! BTA[18]~input_o $end
$var wire 1 d! s_pc[18]~16_combout $end
$var wire 1 e! PC4[18]~input_o $end
$var wire 1 f! BTA[19]~input_o $end
$var wire 1 g! jAddr[17]~input_o $end
$var wire 1 h! s_pc[19]~17_combout $end
$var wire 1 i! PC4[19]~input_o $end
$var wire 1 j! jAddr[18]~input_o $end
$var wire 1 k! BTA[20]~input_o $end
$var wire 1 l! s_pc[20]~18_combout $end
$var wire 1 m! PC4[20]~input_o $end
$var wire 1 n! jAddr[19]~input_o $end
$var wire 1 o! BTA[21]~input_o $end
$var wire 1 p! s_pc[21]~19_combout $end
$var wire 1 q! PC4[21]~input_o $end
$var wire 1 r! BTA[22]~input_o $end
$var wire 1 s! jAddr[20]~input_o $end
$var wire 1 t! s_pc[22]~20_combout $end
$var wire 1 u! PC4[22]~input_o $end
$var wire 1 v! BTA[23]~input_o $end
$var wire 1 w! jAddr[21]~input_o $end
$var wire 1 x! s_pc[23]~21_combout $end
$var wire 1 y! PC4[23]~input_o $end
$var wire 1 z! jAddr[22]~input_o $end
$var wire 1 {! BTA[24]~input_o $end
$var wire 1 |! s_pc[24]~22_combout $end
$var wire 1 }! PC4[24]~input_o $end
$var wire 1 ~! BTA[25]~input_o $end
$var wire 1 !" jAddr[23]~input_o $end
$var wire 1 "" s_pc[25]~23_combout $end
$var wire 1 #" PC4[25]~input_o $end
$var wire 1 $" jAddr[24]~input_o $end
$var wire 1 %" BTA[26]~input_o $end
$var wire 1 &" s_pc[26]~24_combout $end
$var wire 1 '" PC4[26]~input_o $end
$var wire 1 (" jAddr[25]~input_o $end
$var wire 1 )" BTA[27]~input_o $end
$var wire 1 *" s_pc[27]~25_combout $end
$var wire 1 +" PC4[27]~input_o $end
$var wire 1 ," PC4[28]~input_o $end
$var wire 1 -" BTA[28]~input_o $end
$var wire 1 ." s_pc~30_combout $end
$var wire 1 /" s_pc[28]~31_combout $end
$var wire 1 0" PC4[29]~input_o $end
$var wire 1 1" BTA[29]~input_o $end
$var wire 1 2" s_pc~32_combout $end
$var wire 1 3" PC4[30]~input_o $end
$var wire 1 4" BTA[30]~input_o $end
$var wire 1 5" s_pc~33_combout $end
$var wire 1 6" PC4[31]~input_o $end
$var wire 1 7" BTA[31]~input_o $end
$var wire 1 8" s_pc~34_combout $end
$var wire 1 9" s_pc [31] $end
$var wire 1 :" s_pc [30] $end
$var wire 1 ;" s_pc [29] $end
$var wire 1 <" s_pc [28] $end
$var wire 1 =" s_pc [27] $end
$var wire 1 >" s_pc [26] $end
$var wire 1 ?" s_pc [25] $end
$var wire 1 @" s_pc [24] $end
$var wire 1 A" s_pc [23] $end
$var wire 1 B" s_pc [22] $end
$var wire 1 C" s_pc [21] $end
$var wire 1 D" s_pc [20] $end
$var wire 1 E" s_pc [19] $end
$var wire 1 F" s_pc [18] $end
$var wire 1 G" s_pc [17] $end
$var wire 1 H" s_pc [16] $end
$var wire 1 I" s_pc [15] $end
$var wire 1 J" s_pc [14] $end
$var wire 1 K" s_pc [13] $end
$var wire 1 L" s_pc [12] $end
$var wire 1 M" s_pc [11] $end
$var wire 1 N" s_pc [10] $end
$var wire 1 O" s_pc [9] $end
$var wire 1 P" s_pc [8] $end
$var wire 1 Q" s_pc [7] $end
$var wire 1 R" s_pc [6] $end
$var wire 1 S" s_pc [5] $end
$var wire 1 T" s_pc [4] $end
$var wire 1 U" s_pc [3] $end
$var wire 1 V" s_pc [2] $end
$var wire 1 W" s_pc [1] $end
$var wire 1 X" s_pc [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0xxxx00001100 !
0"
b0 #
b0 $
b1 %
0&
1'
0(
1)
0I
0H
0G
0F
0E
0D
0C
0B
0A
0@
0?
0>
0=
0<
0;
0:
09
08
07
06
05
04
03
02
01
00
0/
0.
0-
0,
0+
0*
0J
1K
xL
1M
1N
1O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
0l
0m
0n
0o
0p
0q
0r
1s
0t
0u
0v
0w
1x
0y
1z
1{
0|
0}
0~
1!!
0"!
1#!
0$!
0%!
1&!
0'!
1(!
0)!
0*!
0+!
0,!
0-!
0.!
0/!
00!
01!
02!
03!
04!
05!
06!
07!
08!
09!
x:!
0;!
x<!
0=!
0>!
x?!
x@!
0A!
0B!
xC!
xD!
0E!
xF!
0G!
xH!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
0X!
0Y!
0Z!
0[!
0\!
0]!
0^!
0_!
0`!
0a!
0b!
0c!
0d!
0e!
0f!
0g!
0h!
0i!
0j!
0k!
0l!
0m!
0n!
0o!
0p!
0q!
0r!
0s!
0t!
0u!
0v!
0w!
0x!
0y!
0z!
0{!
0|!
0}!
0~!
0!"
0""
0#"
0$"
0%"
0&"
0'"
0("
0)"
0*"
0+"
0,"
0-"
0."
1/"
00"
01"
02"
03"
04"
05"
06"
07"
08"
0X"
0W"
0V"
0U"
0T"
0S"
0R"
0Q"
0P"
0O"
0N"
0M"
0L"
0K"
0J"
0I"
0H"
0G"
0F"
0E"
0D"
0C"
0B"
0A"
0@"
0?"
0>"
0="
0<"
0;"
0:"
09"
$end
#1000000
