<root><simulation><result_generated_time />2023-11-08 21:19:35<layer><layer_spec />{'B': 1, 'K': 64, 'C': 64, 'OY': 56, 'OX': 56, 'IY': 58, 'IX': 58, 'FY': 3, 'FX': 3, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />115605504<total_data_size_element />{'W': 36864, 'I': 215296, 'O': 200704}<total_data_reuse />{'W': 3136, 'I': 536.9607609988109, 'O': 576}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['OX']}, {'Row': ['OY']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />40320</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [1, 1, 1], 'I': [784, 1, 1], 'O': [784, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OX', 28)], [('OY', 28)]], [], [], []]<I />[[], [[('OX', 28)], [('OY', 28)]], [], []]<O />[[], [[('OX', 28)], [('OY', 28)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 16), ('C', 4), ('OX', 2)], [('FX', 3), ('FY', 3), ('OY', 2), ('C', 16), ('K', 4)], []]<I />[[('K', 16), ('C', 4), ('OX', 2), ('FX', 3), ('FY', 3), ('OY', 2)], [('C', 16), ('K', 4)], []]<O />[[('K', 16), ('C', 4), ('OX', 2), ('FX', 3), ('FY', 3), ('OY', 2), ('C', 16)], [('K', 4)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [784.0, 2, 2, 1], 'I': [1.0, 134.24, 4.0, 1.0], 'O': [1.0, 576, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [512, 294912, 294912], 'I': [512, 1722368, 1722368], 'O': [512, 1605632, 1605632], 'O_partial': [512, 0, 0], 'O_final': [0, 1605632, 1605632]}<actual_mem_utilization_individual />{'W': [1.0, 0.01, 0.0], 'I': [1.0, 0.05, 0.0], 'O': [1.0, 0.05, 0.0]}<actual_mem_utilization_shared />{'W': [1.0, 0.11, 0.0], 'I': [1.0, 0.11, 0.0], 'O': [1.0, 0.11, 0.0]}<effective_mem_size_bit />{'W': [512, 18432, 294912], 'I': [512, 1722368, 1722368], 'O': [512, 401408, 1605632], 'O_partial': [512, 0, 0], 'O_final': [0, 401408, 1605632]}<total_unit_count />{'W': [784, 1, 1, 1], 'I': [784, 784, 1, 1], 'O': [784, 784, 1, 1]}<unique_unit_count />{'W': [1, 1, 1, 1], 'I': [784, 784, 1, 1], 'O': [784, 784, 1, 1]}<duplicate_unit_count />{'W': [784.0, 1.0, 1.0, 1.0], 'I': [1.0, 1.0, 1.0, 1.0], 'O': [1.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[147456, 73728], [73728, 36864], [36864, 0]]<I />[[7225343, 861184], [861184, 215296], [215296, 0]]<O />[[(115404800, 115605504), (200704, 0)], [(0, 200704), (200704, 0)], [(0, 200704), (0, 0)]]<O_partial />[[(115404800, 115605504), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (200704, 0)], [(0, 200704), (200704, 0)], [(0, 200704), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[18432, 9216], [1152, 576], [144, 0]]<I />[[903168, 107648], [13456, 3364], [841, 0]]<O />[[(14425600, 14450688), (25088, 0)], [(0, 3136), (3136, 0)], [(0, 784), (0, 0)]]<O_partial />[([14425600, 14450688], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [25088, 0]), ([0, 3136], [3136, 0]), ([0, 784], [0, 0])]</mem_access_count_word><mac_count><active />115605504<idle />35389440</mac_count></basic_info><energy><total_energy />254498461.5<mem_energy_breakdown><W />[9.6, 174.8, 191.8]<I />[342.7, 1729.2, 1120.1]<O />[10123.9, 621.5, 1044.2]</mem_energy_breakdown><MAC_energy><active_MAC />252713631.7<idle_MAC />1769472.0<total />254483103.7</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.7457<utilization_without_data_loading />0.7656<utilization_spatial />0.7656<utilization_temporal_with_data_loading />0.9739<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />151404<latency_cycle_without_data_loading />147456<ideal_computing_cycle />147456<data_loading><load_cycle_total />3948<load_cycle_individual />{'W': [8, 576, 0], 'I': [785, 3364, 0]}<load_cycle_combined />{'W': 576, 'I': 3364}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-147455], [-64456, -72513], [-147456, -147456]], 'I': [[-147455], [-144648, -95760], [-147456, -147456]], 'O': [[-147456], [-9184, -6080], [-144320, -146672]]}<mem_stall_cycle_shared />{'W': [[-147455], [-64456, 0], [0, 0]], 'I': [[-147455], [-144648, 0], [0, 0]], 'O': [[-147456], [-9184, -6080], [-144320, -146672]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [512, 294912, 294912], 'I': [512, 1722368, 1722368], 'O': [512, 1605632, 1605632], 'O_partial': [512, 0, 0], 'O_final': [0, 1605632, 1605632]}<data_size_each_level_total />{'W': [512, 294912, 294912], 'I': [401408, 1722368, 1722368], 'O': [401408, 1605632, 1605632]}<loop_cycles_each_level />{'W': [128, 147456, 147456], 'I': [2304, 147456, 147456], 'O': [36864, 147456, 147456]}<top_ir_loop_size />{'W': [2, 1, 1], 'I': [1, 4, 1], 'O': [16, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 4.0], [4.0, 2.0], [2.0, 2.0]], 'I': [[8.0, 0.2], [174.2, 11.7], [11.7, 11.7]], 'O': [[8.0, 0.0], [10.9, 10.9], [10.9, 10.9]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [8.0, 2.0], [2.0, 2.0]], 'I': [[8.0, 0.2], [174.2, 46.7], [46.7, 11.7]], 'O': [[8.0, 0.2], [174.2, 10.9], [10.9, 10.9]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 8.0], [8.0, 2.0], [2.0, 0]], 'I': [[8.0, 0.2], [174.2, 11.7], [11.7, 0]], 'O': [[8.0, 0.2], [174.2, 10.9], [10.9, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 8.0], [193.1, 187.9], [13.7, 10.9]], 'I': [[8.0, 0.2], [193.1, 187.9], [13.7, 10.9]], 'O': [[8.0, 0.2], [193.1, 187.9], [13.7, 10.9]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 147456], [64, 128, 1152], [147456, 147456, 1]], 'I': [[1, 1, 147456], [2304, 2304, 64], [147456, 147456, 1]], 'O': [[1, 1, 147456], [2304, 36864, 4], [147456, 147456, 1]]}<trans_time_real />{'W': [[0, 1, 147456], [[8, 128, 1152], [1, 128, 1152]], [[576, 147456, 1], [144, 147456, 1]]], 'I': [[0, 1, 147456], [[8, 2304, 64], [784, 2304, 64]], [[3364, 147456, 1], [841, 147456, 1]]], 'O': [[0, 1, 147456], [[8, 36864, 4], [784, 36864, 4]], [[3136, 147456, 1], [784, 147456, 1]]]}<single_stall_cycle />{'W': [[-1], [-56, -63], [-146880, -147312]], 'I': [[-1], [-2296, -1520], [-144092, -146615]], 'O': [[-1], [-2296, -1520], [-144320, -146672]]}<single_stall_count />{'W': [147455, 1151, 0], 'I': [147455, 63, 0], 'O': [147456, 4, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [3136, 0]}, 1: {'W': [9208, 0], 'I': [49392, 0], 'O': [3136, 3136]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-147456, -147456], [-144320, -147456]], 1: [[-88856, -147456], [-144320, -144320]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.7<mem_area />121.4<mem_area_percentage />99.7 %</area></results><elapsed_time_second />7</simulation></root>