;redcode
;assert 1
	SPL 0, <806
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV -1, <-20
	MOV -1, <-30
	SUB -10, 1
	SUB @0, @3
	SUB @121, 106
	SUB -10, 1
	SUB @0, @3
	ADD 210, 60
	JMN 10, 730
	MOV -1, <-20
	MOV -1, <-20
	SUB @121, 106
	SUB @121, 106
	CMP -207, <-120
	SUB @0, @2
	SUB @121, 106
	SUB @0, @3
	SUB <121, 106
	SLT -0, @164
	SUB <0, @2
	DJN 3, 60
	SLT 210, @60
	CMP @121, 106
	SUB <0, @2
	ADD 210, 60
	JMN 0, <806
	SUB #277, <-120
	JMN 10, 730
	SUB @-127, 100
	SUB -207, <-120
	JMN 10, 30
	SUB 10, 30
	MOV -1, <-20
	CMP @10, @1
	JMN 10, 30
	SPL 0, <806
	MOV -1, <-20
	MOV -1, <-20
	SUB 10, 730
	CMP -207, 120
	MOV -1, <-20
	MOV -7, <-20
	CMP -207, <-120
	SPL 0, <806
	SPL 0, <806
