Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Jun 14 13:05:06 2021
| Host         : LAPTOP-P7HD7VPR running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file UART_top_control_sets_placed.rpt
| Design       : UART_top
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    14 |
| Unused register locations in slices containing registers |    76 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            9 |
|      4 |            3 |
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              17 |           12 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              63 |           21 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------+----------------------+-----------------------------------+------------------+----------------+
|      Clock Signal     |     Enable Signal    |          Set/Reset Signal         | Slice Load Count | Bel Load Count |
+-----------------------+----------------------+-----------------------------------+------------------+----------------+
|  system_clk_IBUF_BUFG | uut2/data[2]_i_1_n_0 |                                   |                1 |              1 |
|  system_clk_IBUF_BUFG | uut2/data[1]_i_1_n_0 |                                   |                1 |              1 |
|  system_clk_IBUF_BUFG | uut2/data[5]_i_1_n_0 |                                   |                1 |              1 |
|  system_clk_IBUF_BUFG | uut2/data[7]_i_1_n_0 |                                   |                1 |              1 |
|  system_clk_IBUF_BUFG | uut2/data[6]_i_1_n_0 |                                   |                1 |              1 |
|  system_clk_IBUF_BUFG | uut2/data[0]_i_1_n_0 |                                   |                1 |              1 |
|  system_clk_IBUF_BUFG | uut2/data[3]_i_1_n_0 |                                   |                1 |              1 |
|  system_clk_IBUF_BUFG | uut2/data[4]_i_1_n_0 |                                   |                1 |              1 |
|  system_clk_IBUF_BUFG | uut/TX_i_1_n_0       |                                   |                1 |              1 |
|  system_clk_IBUF_BUFG |                      |                                   |                3 |              4 |
|  system_clk_IBUF_BUFG | uut2/index           |                                   |                1 |              4 |
|  system_clk_IBUF_BUFG | uut/index[3]_i_1_n_0 |                                   |                2 |              4 |
|  system_clk_IBUF_BUFG | uut/num_of_cycles    | uut/num_of_cycles[31]_i_1_n_0     |               12 |             31 |
|  system_clk_IBUF_BUFG | uut2/num_of_cycles0  | uut2/num_of_cycles[31]_i_1__0_n_0 |                9 |             32 |
+-----------------------+----------------------+-----------------------------------+------------------+----------------+


