
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+4288 (git sha1 b2e97174, x86_64-conda_cos6-linux-gnu-gcc 1.24.0.133_b0863d8_dirty -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/home/runner/work/conda-eda/conda-eda/workdir/conda-env/conda-bld/yosys_1630451134687/work=/usr/local/src/conda/yosys-0.9_5586_gb2e97174 -fdebug-prefix-map=/home/nimunozb/miniconda3/envs/fpga=/usr/local/src/conda-prefix -fPIC -Os -fno-merge-constants)


-- Executing script file `colorlight_i5.ys' --

1. Executing Verilog-2005 frontend: /home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v
Parsing Verilog input from `/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v' to AST representation.
Storing AST representation for module `$abstract\VexRiscv'.
Storing AST representation for module `$abstract\DataCache'.
Storing AST representation for module `$abstract\InstructionCache'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v
Parsing Verilog input from `/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v' to AST representation.
Storing AST representation for module `$abstract\colorlight_i5'.
Successfully finished Verilog frontend.

3. Executing ATTRMAP pass (move or copy attributes).

4. Executing SYNTH_ECP5 pass.

4.1. Executing Verilog-2005 frontend: /home/nimunozb/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v
Parsing Verilog input from `/home/nimunozb/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\$__ABC9_LUT5'.
Generating RTLIL representation for module `\$__ABC9_LUT6'.
Generating RTLIL representation for module `\$__ABC9_LUT7'.
Generating RTLIL representation for module `\L6MUX21'.
Generating RTLIL representation for module `\CCU2C'.
Generating RTLIL representation for module `\TRELLIS_RAM16X2'.
Generating RTLIL representation for module `\PFUMX'.
Generating RTLIL representation for module `\TRELLIS_DPR16X4'.
Generating RTLIL representation for module `\DPR16X4C'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\TRELLIS_FF'.
Generating RTLIL representation for module `\TRELLIS_IO'.
Generating RTLIL representation for module `\INV'.
Generating RTLIL representation for module `\TRELLIS_SLICE'.
Generating RTLIL representation for module `\DP16KD'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Successfully finished Verilog frontend.

4.2. Executing Verilog-2005 frontend: /home/nimunozb/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v
Parsing Verilog input from `/home/nimunozb/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v' to AST representation.
Generating RTLIL representation for module `\MULT18X18D'.
Generating RTLIL representation for module `\ALU54B'.
Generating RTLIL representation for module `\EHXPLLL'.
Generating RTLIL representation for module `\DTR'.
Generating RTLIL representation for module `\OSCG'.
Generating RTLIL representation for module `\USRMCLK'.
Generating RTLIL representation for module `\JTAGG'.
Generating RTLIL representation for module `\DELAYF'.
Generating RTLIL representation for module `\DELAYG'.
Generating RTLIL representation for module `\IDDRX1F'.
Generating RTLIL representation for module `\IDDRX2F'.
Generating RTLIL representation for module `\IDDR71B'.
Generating RTLIL representation for module `\IDDRX2DQA'.
Generating RTLIL representation for module `\ODDRX1F'.
Generating RTLIL representation for module `\ODDRX2F'.
Generating RTLIL representation for module `\ODDR71B'.
Generating RTLIL representation for module `\OSHX2A'.
Generating RTLIL representation for module `\ODDRX2DQA'.
Generating RTLIL representation for module `\ODDRX2DQSB'.
Generating RTLIL representation for module `\TSHX2DQA'.
Generating RTLIL representation for module `\TSHX2DQSA'.
Generating RTLIL representation for module `\DQSBUFM'.
Generating RTLIL representation for module `\DDRDLLA'.
Generating RTLIL representation for module `\DLLDELD'.
Generating RTLIL representation for module `\CLKDIVF'.
Generating RTLIL representation for module `\ECLKSYNCB'.
Generating RTLIL representation for module `\ECLKBRIDGECS'.
Generating RTLIL representation for module `\DCCA'.
Generating RTLIL representation for module `\DCSC'.
Generating RTLIL representation for module `\DCUA'.
Generating RTLIL representation for module `\EXTREFB'.
Generating RTLIL representation for module `\PCSCLKDIV'.
Generating RTLIL representation for module `\PUR'.
Generating RTLIL representation for module `\GSR'.
Generating RTLIL representation for module `\SGSR'.
Generating RTLIL representation for module `\PDPW16KD'.
Successfully finished Verilog frontend.

4.3. Executing HIERARCHY pass (managing design hierarchy).

4.4. Executing AST frontend in derive mode using pre-parsed AST for module `\colorlight_i5'.
Generating RTLIL representation for module `\colorlight_i5'.

4.4.1. Analyzing design hierarchy..
Top module:  \colorlight_i5

4.4.2. Executing AST frontend in derive mode using pre-parsed AST for module `\VexRiscv'.
Generating RTLIL representation for module `\VexRiscv'.

4.4.3. Analyzing design hierarchy..
Top module:  \colorlight_i5
Used module:     \VexRiscv

4.4.4. Executing AST frontend in derive mode using pre-parsed AST for module `\DataCache'.
Generating RTLIL representation for module `\DataCache'.

4.4.5. Executing AST frontend in derive mode using pre-parsed AST for module `\InstructionCache'.
Generating RTLIL representation for module `\InstructionCache'.

4.4.6. Analyzing design hierarchy..
Top module:  \colorlight_i5
Used module:     \VexRiscv
Used module:         \DataCache
Used module:         \InstructionCache

4.4.7. Analyzing design hierarchy..
Top module:  \colorlight_i5
Used module:     \VexRiscv
Used module:         \DataCache
Used module:         \InstructionCache
Removing unused module `$abstract\colorlight_i5'.
Removing unused module `$abstract\InstructionCache'.
Removing unused module `$abstract\DataCache'.
Removing unused module `$abstract\VexRiscv'.
Removed 4 unused modules.

4.5. Executing PROC pass (convert processes to netlists).

4.5.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\TRELLIS_DPR16X4.$proc$/home/nimunozb/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:213$119'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:0$3705'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:0$3704'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:0$3703'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9499$2484'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9441$2454'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9403$2434'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9263$2406'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9245$2396'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9227$2386'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9209$2376'.
Found and cleaned up 15 empty switches in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7100$1978'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7092$1977'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7084$1976'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7076$1962'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7068$1961'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7060$1960'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7052$1946'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7044$1945'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7036$1944'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7028$1930'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7020$1929'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7012$1928'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5186$1450'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5078$1435'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4655$1165'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4183$861'.
Found and cleaned up 2 empty switches in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4113$855'.
Found and cleaned up 6 empty switches in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3948$694'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3117$391'.
Cleaned up 41 empty switches.

4.5.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:350$219 in module TRELLIS_FF.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:285$178 in module DPR16X4C.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:221$120 in module TRELLIS_DPR16X4.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6205$4850 in module InstructionCache.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6159$4821 in module InstructionCache.
Marked 3 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6138$4810 in module InstructionCache.
Marked 2 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6129$4809 in module InstructionCache.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6122$4808 in module InstructionCache.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6115$4807 in module InstructionCache.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6103$4798 in module InstructionCache.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6091$4789 in module InstructionCache.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5911$4772 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5834$4756 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5824$4753 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5814$4746 in module DataCache.
Marked 4 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5793$4725 in module DataCache.
Marked 4 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5777$4721 in module DataCache.
Marked 4 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5763$4717 in module DataCache.
Marked 7 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5739$4714 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5727$4702 in module DataCache.
Marked 7 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5706$4699 in module DataCache.
Marked 4 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5690$4686 in module DataCache.
Marked 7 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5659$4681 in module DataCache.
Marked 6 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5640$4677 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5621$4663 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5589$4641 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5578$4638 in module DataCache.
Marked 3 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5564$4635 in module DataCache.
Marked 2 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5554$4634 in module DataCache.
Marked 2 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5544$4633 in module DataCache.
Marked 2 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5534$4632 in module DataCache.
Marked 4 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5519$4631 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5512$4630 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5505$4627 in module DataCache.
Marked 2 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5495$4624 in module DataCache.
Marked 2 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5485$4623 in module DataCache.
Marked 2 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5475$4622 in module DataCache.
Marked 3 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5462$4621 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5455$4620 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5448$4619 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5441$4618 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5434$4617 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5416$4610 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5409$4609 in module DataCache.
Marked 4 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5394$4580 in module DataCache.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5376$4567 in module DataCache.
Marked 5 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4526$4506 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4497$4490 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4490$4489 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4474$4474 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4467$4473 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4460$4472 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4452$4471 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4445$4470 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4436$4469 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4427$4468 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4418$4467 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4409$4466 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4251$4300 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4242$4297 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4233$4296 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4209$4291 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4195$4290 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4177$4282 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4165$4274 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4158$4271 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4140$4265 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4133$4264 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4124$4263 in module VexRiscv.
Marked 18 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4071$4262 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4054$4249 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4043$4248 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4036$4247 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4029$4246 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4017$4242 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3987$4220 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3977$4219 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3967$4218 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3957$4217 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3941$4211 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3882$4201 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3847$4199 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3832$4196 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3753$4192 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3736$4189 in module VexRiscv.
Marked 10 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3682$4162 in module VexRiscv.
Marked 10 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3654$4161 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3574$4153 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3557$4152 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3492$4149 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3478$4148 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3464$4144 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3457$4143 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3450$4142 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3443$4140 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3382$4119 in module VexRiscv.
Marked 4 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3302$4108 in module VexRiscv.
Marked 5 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3283$4107 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3273$4106 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3263$4103 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3255$4100 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3228$4090 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3199$4085 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3169$4061 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3159$4060 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3152$4057 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3142$4056 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3070$4037 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3025$4030 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2995$4028 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2976$4017 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2951$4003 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2940$3999 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2929$3995 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2919$3994 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2906$3988 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2894$3986 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2884$3981 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2872$3978 in module VexRiscv.
Marked 3 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2844$3971 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2834$3970 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2822$3969 in module VexRiscv.
Marked 3 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2808$3968 in module VexRiscv.
Marked 4 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2788$3967 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2781$3966 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2771$3965 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2763$3964 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2753$3963 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2742$3962 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2732$3961 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2725$3960 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2714$3959 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2707$3958 in module VexRiscv.
Marked 3 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2695$3957 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2685$3956 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2674$3955 in module VexRiscv.
Marked 3 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2661$3954 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2654$3953 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2644$3952 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2637$3951 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2628$3950 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2621$3949 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2614$3948 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2607$3947 in module VexRiscv.
Marked 3 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2574$3946 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2566$3935 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2558$3933 in module VexRiscv.
Marked 3 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2521$3932 in module VexRiscv.
Marked 11 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2490$3931 in module VexRiscv.
Marked 11 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2460$3930 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2447$3929 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1696$3909 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1687$3908 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1678$3907 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1565$3900 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9838$2663 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9824$2655 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9810$2647 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9796$2639 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9782$2631 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9768$2623 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9754$2615 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9740$2607 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9726$2599 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9712$2591 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9698$2583 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9684$2575 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9670$2567 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9656$2559 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9642$2551 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9628$2543 in module colorlight_i5.
Marked 4 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9544$2515 in module colorlight_i5.
Marked 4 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9517$2487 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9494$2476 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9475$2466 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9455$2456 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9436$2446 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9417$2436 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9398$2426 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9379$2416 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9275$2408 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9258$2398 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9240$2388 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9222$2378 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9204$2368 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9184$2358 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9163$2348 in module colorlight_i5.
Marked 4 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9126$2320 in module colorlight_i5.
Marked 65 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068 in module colorlight_i5.
Marked 2 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7451$2059 in module colorlight_i5.
Marked 7 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7306$2031 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7227$2029 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7210$2022 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7193$2015 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7176$2008 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7159$2001 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7142$1994 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7125$1993 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7108$1992 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6995$1927 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6978$1926 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6961$1925 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6944$1924 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6927$1923 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6910$1922 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6893$1921 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6876$1920 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6859$1919 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6842$1918 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6825$1917 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6808$1916 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6791$1915 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6774$1914 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6757$1913 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6740$1912 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6723$1911 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6706$1910 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6695$1909 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6684$1908 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6673$1907 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6662$1906 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6651$1905 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6640$1904 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6629$1903 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6618$1902 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5783$1569 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5733$1565 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5614$1509 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5599$1502 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5563$1498 in module colorlight_i5.
Removed 4 dead cases from process $proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5528$1497 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5528$1497 in module colorlight_i5.
Marked 5 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5449$1485 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5434$1478 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5385$1472 in module colorlight_i5.
Removed 3 dead cases from process $proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5351$1471 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5351$1471 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5279$1468 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5270$1465 in module colorlight_i5.
Marked 2 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5078$1435 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5063$1428 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4994$1203 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4935$1187 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4839$1182 in module colorlight_i5.
Marked 3 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4768$1177 in module colorlight_i5.
Marked 4 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4655$1165 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4602$940 in module colorlight_i5.
Marked 3 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4535$930 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4500$923 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4482$922 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4438$913 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4429$910 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4322$879 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4258$874 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4195$863 in module colorlight_i5.
Marked 3 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4113$855 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4091$854 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4076$842 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4056$841 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3948$694 in module colorlight_i5.
Marked 5 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3730$507 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3702$498 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3669$485 in module colorlight_i5.
Marked 5 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3561$477 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3533$468 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3500$455 in module colorlight_i5.
Marked 5 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3392$447 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3364$438 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3331$425 in module colorlight_i5.
Marked 5 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3223$417 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3195$408 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3162$395 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3117$391 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3058$378 in module colorlight_i5.
Marked 2 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2914$362 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2884$351 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2787$327 in module colorlight_i5.
Marked 1 switch rules as full_case in process $proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2745$324 in module colorlight_i5.
Removed a total of 7 dead cases.

4.5.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 123 redundant assignments.
Promoted 1941 assignments to connections.

4.5.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\TRELLIS_FF.$proc$/home/nimunozb/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$223'.
  Set init value: \Q = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2615$3695'.
  Set init value: \builder_multiregimpl4_regs0 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2614$3694'.
  Set init value: \builder_multiregimpl3_regs1 = 6'000000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2613$3693'.
  Set init value: \builder_multiregimpl3_regs0 = 6'000000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2612$3692'.
  Set init value: \builder_multiregimpl2_regs1 = 6'000000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2611$3691'.
  Set init value: \builder_multiregimpl2_regs0 = 6'000000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2610$3690'.
  Set init value: \builder_multiregimpl1_regs1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2609$3689'.
  Set init value: \builder_multiregimpl1_regs0 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2604$3688'.
  Set init value: \builder_inferedsdrtristate31_oe = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2600$3687'.
  Set init value: \builder_inferedsdrtristate30_oe = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2596$3686'.
  Set init value: \builder_inferedsdrtristate29_oe = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2592$3685'.
  Set init value: \builder_inferedsdrtristate28_oe = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2588$3684'.
  Set init value: \builder_inferedsdrtristate27_oe = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2584$3683'.
  Set init value: \builder_inferedsdrtristate26_oe = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2580$3682'.
  Set init value: \builder_inferedsdrtristate25_oe = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2576$3681'.
  Set init value: \builder_inferedsdrtristate24_oe = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2572$3680'.
  Set init value: \builder_inferedsdrtristate23_oe = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2568$3679'.
  Set init value: \builder_inferedsdrtristate22_oe = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2564$3678'.
  Set init value: \builder_inferedsdrtristate21_oe = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2560$3677'.
  Set init value: \builder_inferedsdrtristate20_oe = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2556$3676'.
  Set init value: \builder_inferedsdrtristate19_oe = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2552$3675'.
  Set init value: \builder_inferedsdrtristate18_oe = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2548$3674'.
  Set init value: \builder_inferedsdrtristate17_oe = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2544$3673'.
  Set init value: \builder_inferedsdrtristate16_oe = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2540$3672'.
  Set init value: \builder_inferedsdrtristate15_oe = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2536$3671'.
  Set init value: \builder_inferedsdrtristate14_oe = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2532$3670'.
  Set init value: \builder_inferedsdrtristate13_oe = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2528$3669'.
  Set init value: \builder_inferedsdrtristate12_oe = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2524$3668'.
  Set init value: \builder_inferedsdrtristate11_oe = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2520$3667'.
  Set init value: \builder_inferedsdrtristate10_oe = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2516$3666'.
  Set init value: \builder_inferedsdrtristate9_oe = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2512$3665'.
  Set init value: \builder_inferedsdrtristate8_oe = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2508$3664'.
  Set init value: \builder_inferedsdrtristate7_oe = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2504$3663'.
  Set init value: \builder_inferedsdrtristate6_oe = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2500$3662'.
  Set init value: \builder_inferedsdrtristate5_oe = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2496$3661'.
  Set init value: \builder_inferedsdrtristate4_oe = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2492$3660'.
  Set init value: \builder_inferedsdrtristate3_oe = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2488$3659'.
  Set init value: \builder_inferedsdrtristate2_oe = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2484$3658'.
  Set init value: \builder_inferedsdrtristate1_oe = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2480$3657'.
  Set init value: \builder_inferedsdrtristate0_oe = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2475$3656'.
  Set init value: \builder_multiregimpl0_regs1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2474$3655'.
  Set init value: \builder_multiregimpl0_regs0 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2473$3654'.
  Set init value: \builder_sync_f_array_muxed = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2472$3653'.
  Set init value: \builder_sync_rhs_array_muxed6 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2471$3652'.
  Set init value: \builder_sync_rhs_array_muxed5 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2470$3651'.
  Set init value: \builder_sync_rhs_array_muxed4 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2469$3650'.
  Set init value: \builder_sync_rhs_array_muxed3 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2468$3649'.
  Set init value: \builder_sync_rhs_array_muxed2 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2467$3648'.
  Set init value: \builder_sync_rhs_array_muxed1 = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2466$3647'.
  Set init value: \builder_sync_rhs_array_muxed0 = 2'00
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2465$3646'.
  Set init value: \builder_comb_rhs_array_muxed31 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2464$3645'.
  Set init value: \builder_comb_rhs_array_muxed30 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2463$3644'.
  Set init value: \builder_comb_rhs_array_muxed29 = 19'0000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2462$3643'.
  Set init value: \builder_comb_rhs_array_muxed28 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2461$3642'.
  Set init value: \builder_comb_rhs_array_muxed27 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2460$3641'.
  Set init value: \builder_comb_rhs_array_muxed26 = 19'0000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2459$3640'.
  Set init value: \builder_comb_rhs_array_muxed25 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2458$3639'.
  Set init value: \builder_comb_rhs_array_muxed24 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2457$3638'.
  Set init value: \builder_comb_rhs_array_muxed23 = 19'0000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2456$3637'.
  Set init value: \builder_comb_rhs_array_muxed22 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2455$3636'.
  Set init value: \builder_comb_rhs_array_muxed21 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2454$3635'.
  Set init value: \builder_comb_rhs_array_muxed20 = 19'0000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2453$3634'.
  Set init value: \builder_comb_t_array_muxed5 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2452$3633'.
  Set init value: \builder_comb_t_array_muxed4 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2451$3632'.
  Set init value: \builder_comb_t_array_muxed3 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2450$3631'.
  Set init value: \builder_comb_rhs_array_muxed19 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2449$3630'.
  Set init value: \builder_comb_rhs_array_muxed18 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2448$3629'.
  Set init value: \builder_comb_rhs_array_muxed17 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2447$3628'.
  Set init value: \builder_comb_rhs_array_muxed16 = 2'00
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2446$3627'.
  Set init value: \builder_comb_rhs_array_muxed15 = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2445$3626'.
  Set init value: \builder_comb_rhs_array_muxed14 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2444$3625'.
  Set init value: \builder_comb_t_array_muxed2 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2443$3624'.
  Set init value: \builder_comb_t_array_muxed1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2442$3623'.
  Set init value: \builder_comb_t_array_muxed0 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2441$3622'.
  Set init value: \builder_comb_rhs_array_muxed13 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2440$3621'.
  Set init value: \builder_comb_rhs_array_muxed12 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2439$3620'.
  Set init value: \builder_comb_rhs_array_muxed11 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2438$3619'.
  Set init value: \builder_comb_rhs_array_muxed10 = 2'00
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2437$3618'.
  Set init value: \builder_comb_rhs_array_muxed9 = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2436$3617'.
  Set init value: \builder_comb_rhs_array_muxed8 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2435$3616'.
  Set init value: \builder_comb_rhs_array_muxed7 = 2'00
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2434$3615'.
  Set init value: \builder_comb_rhs_array_muxed6 = 3'000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2433$3614'.
  Set init value: \builder_comb_rhs_array_muxed5 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2432$3613'.
  Set init value: \builder_comb_rhs_array_muxed4 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2431$3612'.
  Set init value: \builder_comb_rhs_array_muxed3 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2430$3611'.
  Set init value: \builder_comb_rhs_array_muxed2 = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2429$3610'.
  Set init value: \builder_comb_rhs_array_muxed1 = 0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2428$3609'.
  Set init value: \builder_comb_rhs_array_muxed0 = 30'000000000000000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2362$3608'.
  Set init value: \builder_basesoc_we_wishbone2csr_next_value_ce2 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2361$3607'.
  Set init value: \builder_basesoc_we_wishbone2csr_next_value2 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2360$3606'.
  Set init value: \builder_basesoc_adr_wishbone2csr_next_value_ce1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2359$3605'.
  Set init value: \builder_basesoc_adr_wishbone2csr_next_value1 = 14'00000000000000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2358$3604'.
  Set init value: \builder_basesoc_dat_w_wishbone2csr_next_value_ce0 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2357$3603'.
  Set init value: \builder_basesoc_dat_w_wishbone2csr_next_value0 = 0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2356$3602'.
  Set init value: \builder_basesoc_wishbone2csr_next_state = 2'00
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2355$3601'.
  Set init value: \builder_basesoc_wishbone2csr_state = 2'00
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2354$3600'.
  Set init value: \__main___count_spimaster_next_value_ce = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2353$3599'.
  Set init value: \__main___count_spimaster_next_value = 3'000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2352$3598'.
  Set init value: \builder_basesoc_spimaster_next_state = 2'00
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2351$3597'.
  Set init value: \builder_basesoc_spimaster_state = 2'00
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2350$3596'.
  Set init value: \__main___basesoc_ethmac_sram122_length_clockdomainsrenamer_liteethmacsramreader_next_value_ce = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2349$3595'.
  Set init value: \__main___basesoc_ethmac_sram122_length_clockdomainsrenamer_liteethmacsramreader_next_value = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2348$3594'.
  Set init value: \builder_basesoc_liteethmacsramreader_next_state = 2'00
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2347$3593'.
  Set init value: \builder_basesoc_liteethmacsramreader_state = 2'00
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2346$3592'.
  Set init value: \__main___basesoc_ethmac_slot_clockdomainsrenamer_liteethmacsramwriter_next_value_ce = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2345$3591'.
  Set init value: \__main___basesoc_ethmac_slot_clockdomainsrenamer_liteethmacsramwriter_next_value = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2344$3590'.
  Set init value: \__main___basesoc_ethmac_sram13_status_clockdomainsrenamer_liteethmacsramwriter_f_next_value_ce = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2343$3589'.
  Set init value: \__main___basesoc_ethmac_sram13_status_clockdomainsrenamer_liteethmacsramwriter_f_next_value = 0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2342$3588'.
  Set init value: \__main___basesoc_ethmac_sram35_length_clockdomainsrenamer_liteethmacsramwriter_t_next_value_ce = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2341$3587'.
  Set init value: \__main___basesoc_ethmac_sram35_length_clockdomainsrenamer_liteethmacsramwriter_t_next_value = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2340$3586'.
  Set init value: \builder_basesoc_liteethmacsramwriter_next_state = 3'000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2339$3585'.
  Set init value: \builder_basesoc_liteethmacsramwriter_state = 3'000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2338$3584'.
  Set init value: \__main___basesoc_ethmac_liteethmaccrc32checker_crc_error1_clockdomainsrenamer_next_value_ce1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2337$3583'.
  Set init value: \__main___basesoc_ethmac_liteethmaccrc32checker_crc_error1_clockdomainsrenamer_next_value1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2336$3582'.
  Set init value: \__main___basesoc_ethmac_liteethmaccrc32checker_last_be_clockdomainsrenamer_next_value_ce0 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2335$3581'.
  Set init value: \__main___basesoc_ethmac_liteethmaccrc32checker_last_be_clockdomainsrenamer_next_value0 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2334$3580'.
  Set init value: \builder_basesoc_rxdatapath_bufferizeendpoints_next_state = 2'00
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2333$3579'.
  Set init value: \builder_basesoc_rxdatapath_bufferizeendpoints_state = 2'00
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2332$3578'.
  Set init value: \builder_basesoc_rxdatapath_liteethmacpreamblechecker_next_state = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2331$3577'.
  Set init value: \builder_basesoc_rxdatapath_liteethmacpreamblechecker_state = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2330$3576'.
  Set init value: \__main___basesoc_ethmac_tx_gap_counter_clockdomainsrenamer_clockdomainsrenamer3_next_value_ce = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2329$3575'.
  Set init value: \__main___basesoc_ethmac_tx_gap_counter_clockdomainsrenamer_clockdomainsrenamer3_next_value = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2328$3574'.
  Set init value: \builder_basesoc_txdatapath_liteethmacgap_next_state = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2327$3573'.
  Set init value: \builder_basesoc_txdatapath_liteethmacgap_state = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2326$3572'.
  Set init value: \__main___basesoc_ethmac_tx_preamble_count_clockdomainsrenamer_clockdomainsrenamer2_next_value_ce = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2325$3571'.
  Set init value: \__main___basesoc_ethmac_tx_preamble_count_clockdomainsrenamer_clockdomainsrenamer2_next_value = 3'000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2324$3570'.
  Set init value: \builder_basesoc_txdatapath_liteethmacpreambleinserter_next_state = 2'00
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2323$3569'.
  Set init value: \builder_basesoc_txdatapath_liteethmacpreambleinserter_state = 2'00
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2322$3568'.
  Set init value: \__main___basesoc_ethmac_tx_crc_last_be2_clockdomainsrenamer_clockdomainsrenamer1_next_value_ce1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2321$3567'.
  Set init value: \__main___basesoc_ethmac_tx_crc_last_be2_clockdomainsrenamer_clockdomainsrenamer1_next_value1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2320$3566'.
  Set init value: \__main___basesoc_ethmac_tx_crc_crc_packet_clockdomainsrenamer_clockdomainsrenamer1_next_value_ce0 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2319$3565'.
  Set init value: \__main___basesoc_ethmac_tx_crc_crc_packet_clockdomainsrenamer_clockdomainsrenamer1_next_value0 = 0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2318$3564'.
  Set init value: \builder_basesoc_txdatapath_bufferizeendpoints_next_state = 2'00
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2317$3563'.
  Set init value: \builder_basesoc_txdatapath_bufferizeendpoints_state = 2'00
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2316$3562'.
  Set init value: \__main___basesoc_ethmac_tx_padding_counter_clockdomainsrenamer_clockdomainsrenamer0_next_value_ce = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2315$3561'.
  Set init value: \__main___basesoc_ethmac_tx_padding_counter_clockdomainsrenamer_clockdomainsrenamer0_next_value = 16'0000000000000000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2314$3560'.
  Set init value: \builder_basesoc_txdatapath_liteethmacpaddinginserter_next_state = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2313$3559'.
  Set init value: \builder_basesoc_txdatapath_liteethmacpaddinginserter_state = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2312$3558'.
  Set init value: \builder_basesoc_txdatapath_liteethmactxlastbe_next_state = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2311$3557'.
  Set init value: \builder_basesoc_txdatapath_liteethmactxlastbe_state = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2310$3556'.
  Set init value: \__main___basesoc_wishbone_bridge_aborted_fsm_next_value_ce = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2309$3555'.
  Set init value: \__main___basesoc_wishbone_bridge_aborted_fsm_next_value = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2308$3554'.
  Set init value: \builder_basesoc_fsm_next_state = 2'00
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2307$3553'.
  Set init value: \builder_basesoc_fsm_state = 2'00
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2306$3552'.
  Set init value: \__main___basesoc_wishbone_bridge_count_litedramnativeportconverter_next_value_ce = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2305$3551'.
  Set init value: \__main___basesoc_wishbone_bridge_count_litedramnativeportconverter_next_value = 2'00
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2304$3550'.
  Set init value: \builder_basesoc_litedramnativeportconverter_next_state = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2303$3549'.
  Set init value: \builder_basesoc_litedramnativeportconverter_state = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2302$3548'.
  Set init value: \builder_basesoc_fullmemorywe_next_state = 2'00
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2301$3547'.
  Set init value: \builder_basesoc_fullmemorywe_state = 2'00
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2300$3546'.
  Set init value: \builder_basesoc_litedramcore_new_master_rdata_valid3 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2299$3545'.
  Set init value: \builder_basesoc_litedramcore_new_master_rdata_valid2 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2298$3544'.
  Set init value: \builder_basesoc_litedramcore_new_master_rdata_valid1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2297$3543'.
  Set init value: \builder_basesoc_litedramcore_new_master_rdata_valid0 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2296$3542'.
  Set init value: \builder_basesoc_litedramcore_new_master_wdata_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2279$3537'.
  Set init value: \builder_basesoc_litedramcore_multiplexer_next_state = 3'000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2278$3536'.
  Set init value: \builder_basesoc_litedramcore_multiplexer_state = 3'000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2277$3535'.
  Set init value: \builder_basesoc_litedramcore_bankmachine3_next_state = 3'000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2276$3534'.
  Set init value: \builder_basesoc_litedramcore_bankmachine3_state = 3'000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2275$3533'.
  Set init value: \builder_basesoc_litedramcore_bankmachine2_next_state = 3'000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2274$3532'.
  Set init value: \builder_basesoc_litedramcore_bankmachine2_state = 3'000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2273$3531'.
  Set init value: \builder_basesoc_litedramcore_bankmachine1_next_state = 3'000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2272$3530'.
  Set init value: \builder_basesoc_litedramcore_bankmachine1_state = 3'000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2271$3529'.
  Set init value: \builder_basesoc_litedramcore_bankmachine0_next_state = 3'000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2270$3528'.
  Set init value: \builder_basesoc_litedramcore_bankmachine0_state = 3'000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2269$3527'.
  Set init value: \builder_basesoc_litedramcore_refresher_next_state = 2'00
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2268$3526'.
  Set init value: \builder_basesoc_litedramcore_refresher_state = 2'00
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2265$3525'.
  Set init value: \__main___basesoc_rx_data_rs232phyrx_next_value_ce1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2264$3524'.
  Set init value: \__main___basesoc_rx_data_rs232phyrx_next_value1 = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2263$3523'.
  Set init value: \__main___basesoc_rx_count_rs232phyrx_next_value_ce0 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2262$3522'.
  Set init value: \__main___basesoc_rx_count_rs232phyrx_next_value0 = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2261$3521'.
  Set init value: \builder_basesoc_rs232phyrx_next_state = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2260$3520'.
  Set init value: \builder_basesoc_rs232phyrx_state = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2259$3519'.
  Set init value: \__main___basesoc_tx_data_rs232phytx_next_value_ce2 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2258$3518'.
  Set init value: \__main___basesoc_tx_data_rs232phytx_next_value2 = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2257$3517'.
  Set init value: \__main___basesoc_serial_tx_rs232phytx_next_value_ce1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2256$3516'.
  Set init value: \__main___basesoc_serial_tx_rs232phytx_next_value1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2255$3515'.
  Set init value: \__main___basesoc_tx_count_rs232phytx_next_value_ce0 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2254$3514'.
  Set init value: \__main___basesoc_tx_count_rs232phytx_next_value0 = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2253$3513'.
  Set init value: \builder_basesoc_rs232phytx_next_state = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2252$3512'.
  Set init value: \builder_basesoc_rs232phytx_state = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2245$3511'.
  Set init value: \builder_csr_bankarray_csrbank8_rxfull_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2243$3510'.
  Set init value: \builder_csr_bankarray_csrbank8_rxfull_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2241$3509'.
  Set init value: \builder_csr_bankarray_csrbank8_txempty_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2239$3508'.
  Set init value: \builder_csr_bankarray_csrbank8_txempty_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2237$3507'.
  Set init value: \builder_csr_bankarray_csrbank8_ev_enable0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2235$3506'.
  Set init value: \builder_csr_bankarray_csrbank8_ev_enable0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2233$3505'.
  Set init value: \builder_csr_bankarray_csrbank8_ev_pending_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2231$3504'.
  Set init value: \builder_csr_bankarray_csrbank8_ev_pending_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2229$3503'.
  Set init value: \builder_csr_bankarray_csrbank8_ev_status_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2227$3502'.
  Set init value: \builder_csr_bankarray_csrbank8_ev_status_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2225$3501'.
  Set init value: \builder_csr_bankarray_csrbank8_rxempty_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2223$3500'.
  Set init value: \builder_csr_bankarray_csrbank8_rxempty_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2221$3499'.
  Set init value: \builder_csr_bankarray_csrbank8_txfull_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2219$3498'.
  Set init value: \builder_csr_bankarray_csrbank8_txfull_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2218$3497'.
  Set init value: \builder_csr_bankarray_interface8_bank_bus_dat_r = 0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2212$3496'.
  Set init value: \builder_csr_bankarray_csrbank7_uptime_cycles0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2210$3495'.
  Set init value: \builder_csr_bankarray_csrbank7_uptime_cycles0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2208$3494'.
  Set init value: \builder_csr_bankarray_csrbank7_uptime_cycles1_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2206$3493'.
  Set init value: \builder_csr_bankarray_csrbank7_uptime_cycles1_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2204$3492'.
  Set init value: \builder_csr_bankarray_csrbank7_uptime_latch0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2202$3491'.
  Set init value: \builder_csr_bankarray_csrbank7_uptime_latch0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2200$3490'.
  Set init value: \builder_csr_bankarray_csrbank7_ev_enable0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2198$3489'.
  Set init value: \builder_csr_bankarray_csrbank7_ev_enable0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2196$3488'.
  Set init value: \builder_csr_bankarray_csrbank7_ev_pending_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2194$3487'.
  Set init value: \builder_csr_bankarray_csrbank7_ev_pending_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2192$3486'.
  Set init value: \builder_csr_bankarray_csrbank7_ev_status_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2190$3485'.
  Set init value: \builder_csr_bankarray_csrbank7_ev_status_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2188$3484'.
  Set init value: \builder_csr_bankarray_csrbank7_value_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2186$3483'.
  Set init value: \builder_csr_bankarray_csrbank7_value_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2184$3482'.
  Set init value: \builder_csr_bankarray_csrbank7_update_value0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2182$3481'.
  Set init value: \builder_csr_bankarray_csrbank7_update_value0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2180$3480'.
  Set init value: \builder_csr_bankarray_csrbank7_en0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2178$3479'.
  Set init value: \builder_csr_bankarray_csrbank7_en0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2176$3478'.
  Set init value: \builder_csr_bankarray_csrbank7_reload0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2174$3477'.
  Set init value: \builder_csr_bankarray_csrbank7_reload0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2172$3476'.
  Set init value: \builder_csr_bankarray_csrbank7_load0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2170$3475'.
  Set init value: \builder_csr_bankarray_csrbank7_load0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2169$3474'.
  Set init value: \builder_csr_bankarray_interface7_bank_bus_dat_r = 0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2163$3473'.
  Set init value: \builder_csr_bankarray_csrbank6_clk_divider0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2161$3472'.
  Set init value: \builder_csr_bankarray_csrbank6_clk_divider0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2159$3471'.
  Set init value: \builder_csr_bankarray_csrbank6_loopback0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2157$3470'.
  Set init value: \builder_csr_bankarray_csrbank6_loopback0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2155$3469'.
  Set init value: \builder_csr_bankarray_csrbank6_cs0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2153$3468'.
  Set init value: \builder_csr_bankarray_csrbank6_cs0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2151$3467'.
  Set init value: \builder_csr_bankarray_csrbank6_miso_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2149$3466'.
  Set init value: \builder_csr_bankarray_csrbank6_miso_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2147$3465'.
  Set init value: \builder_csr_bankarray_csrbank6_mosi0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2145$3464'.
  Set init value: \builder_csr_bankarray_csrbank6_mosi0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2143$3463'.
  Set init value: \builder_csr_bankarray_csrbank6_status_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2141$3462'.
  Set init value: \builder_csr_bankarray_csrbank6_status_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2139$3461'.
  Set init value: \builder_csr_bankarray_csrbank6_control0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2137$3460'.
  Set init value: \builder_csr_bankarray_csrbank6_control0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2136$3459'.
  Set init value: \builder_csr_bankarray_interface6_bank_bus_dat_r = 0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2130$3458'.
  Set init value: \builder_csr_bankarray_csrbank5_dfii_pi0_rddata_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2128$3457'.
  Set init value: \builder_csr_bankarray_csrbank5_dfii_pi0_rddata_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2126$3456'.
  Set init value: \builder_csr_bankarray_csrbank5_dfii_pi0_wrdata0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2124$3455'.
  Set init value: \builder_csr_bankarray_csrbank5_dfii_pi0_wrdata0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2122$3454'.
  Set init value: \builder_csr_bankarray_csrbank5_dfii_pi0_baddress0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2120$3453'.
  Set init value: \builder_csr_bankarray_csrbank5_dfii_pi0_baddress0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2118$3452'.
  Set init value: \builder_csr_bankarray_csrbank5_dfii_pi0_address0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2116$3451'.
  Set init value: \builder_csr_bankarray_csrbank5_dfii_pi0_address0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2114$3450'.
  Set init value: \builder_csr_bankarray_csrbank5_dfii_pi0_command0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2112$3449'.
  Set init value: \builder_csr_bankarray_csrbank5_dfii_pi0_command0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2110$3448'.
  Set init value: \builder_csr_bankarray_csrbank5_dfii_control0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2108$3447'.
  Set init value: \builder_csr_bankarray_csrbank5_dfii_control0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2107$3446'.
  Set init value: \builder_csr_bankarray_interface5_bank_bus_dat_r = 0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2101$3445'.
  Set init value: \builder_csr_bankarray_csrbank4_out0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2099$3444'.
  Set init value: \builder_csr_bankarray_csrbank4_out0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2098$3443'.
  Set init value: \builder_csr_bankarray_interface4_bank_bus_dat_r = 0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2094$3442'.
  Set init value: \builder_csr_bankarray_sel_r = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2090$3441'.
  Set init value: \builder_csr_bankarray_sram_bus_dat_r = 0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2084$3440'.
  Set init value: \builder_csr_bankarray_csrbank3_r_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2082$3439'.
  Set init value: \builder_csr_bankarray_csrbank3_r_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2080$3438'.
  Set init value: \builder_csr_bankarray_csrbank3_w0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2078$3437'.
  Set init value: \builder_csr_bankarray_csrbank3_w0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2077$3436'.
  Set init value: \builder_csr_bankarray_interface3_bank_bus_dat_r = 0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2071$3435'.
  Set init value: \builder_csr_bankarray_csrbank2_mdio_r_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2069$3434'.
  Set init value: \builder_csr_bankarray_csrbank2_mdio_r_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2067$3433'.
  Set init value: \builder_csr_bankarray_csrbank2_mdio_w0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2065$3432'.
  Set init value: \builder_csr_bankarray_csrbank2_mdio_w0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2063$3431'.
  Set init value: \builder_csr_bankarray_csrbank2_rx_inband_status_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2061$3430'.
  Set init value: \builder_csr_bankarray_csrbank2_rx_inband_status_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2059$3429'.
  Set init value: \builder_csr_bankarray_csrbank2_crg_reset0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2057$3428'.
  Set init value: \builder_csr_bankarray_csrbank2_crg_reset0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2056$3427'.
  Set init value: \builder_csr_bankarray_interface2_bank_bus_dat_r = 0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2050$3426'.
  Set init value: \builder_csr_bankarray_csrbank1_rx_datapath_crc_errors_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2048$3425'.
  Set init value: \builder_csr_bankarray_csrbank1_rx_datapath_crc_errors_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2046$3424'.
  Set init value: \builder_csr_bankarray_csrbank1_rx_datapath_preamble_errors_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2044$3423'.
  Set init value: \builder_csr_bankarray_csrbank1_rx_datapath_preamble_errors_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2042$3422'.
  Set init value: \builder_csr_bankarray_csrbank1_preamble_crc_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2040$3421'.
  Set init value: \builder_csr_bankarray_csrbank1_preamble_crc_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2038$3420'.
  Set init value: \builder_csr_bankarray_csrbank1_sram_reader_ev_enable0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2036$3419'.
  Set init value: \builder_csr_bankarray_csrbank1_sram_reader_ev_enable0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2034$3418'.
  Set init value: \builder_csr_bankarray_csrbank1_sram_reader_ev_pending_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2032$3417'.
  Set init value: \builder_csr_bankarray_csrbank1_sram_reader_ev_pending_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2030$3416'.
  Set init value: \builder_csr_bankarray_csrbank1_sram_reader_ev_status_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2028$3415'.
  Set init value: \builder_csr_bankarray_csrbank1_sram_reader_ev_status_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2026$3414'.
  Set init value: \builder_csr_bankarray_csrbank1_sram_reader_length0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2024$3413'.
  Set init value: \builder_csr_bankarray_csrbank1_sram_reader_length0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2022$3412'.
  Set init value: \builder_csr_bankarray_csrbank1_sram_reader_slot0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2020$3411'.
  Set init value: \builder_csr_bankarray_csrbank1_sram_reader_slot0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2018$3410'.
  Set init value: \builder_csr_bankarray_csrbank1_sram_reader_level_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2016$3409'.
  Set init value: \builder_csr_bankarray_csrbank1_sram_reader_level_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2014$3408'.
  Set init value: \builder_csr_bankarray_csrbank1_sram_reader_ready_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2012$3407'.
  Set init value: \builder_csr_bankarray_csrbank1_sram_reader_ready_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2010$3406'.
  Set init value: \builder_csr_bankarray_csrbank1_sram_writer_ev_enable0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2008$3405'.
  Set init value: \builder_csr_bankarray_csrbank1_sram_writer_ev_enable0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2006$3404'.
  Set init value: \builder_csr_bankarray_csrbank1_sram_writer_ev_pending_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2004$3403'.
  Set init value: \builder_csr_bankarray_csrbank1_sram_writer_ev_pending_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2002$3402'.
  Set init value: \builder_csr_bankarray_csrbank1_sram_writer_ev_status_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2000$3401'.
  Set init value: \builder_csr_bankarray_csrbank1_sram_writer_ev_status_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1998$3400'.
  Set init value: \builder_csr_bankarray_csrbank1_sram_writer_errors_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1996$3399'.
  Set init value: \builder_csr_bankarray_csrbank1_sram_writer_errors_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1994$3398'.
  Set init value: \builder_csr_bankarray_csrbank1_sram_writer_length_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1992$3397'.
  Set init value: \builder_csr_bankarray_csrbank1_sram_writer_length_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1990$3396'.
  Set init value: \builder_csr_bankarray_csrbank1_sram_writer_slot_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1988$3395'.
  Set init value: \builder_csr_bankarray_csrbank1_sram_writer_slot_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1987$3394'.
  Set init value: \builder_csr_bankarray_interface1_bank_bus_dat_r = 0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1981$3393'.
  Set init value: \builder_csr_bankarray_csrbank0_bus_errors_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1979$3392'.
  Set init value: \builder_csr_bankarray_csrbank0_bus_errors_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1977$3391'.
  Set init value: \builder_csr_bankarray_csrbank0_scratch0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1975$3390'.
  Set init value: \builder_csr_bankarray_csrbank0_scratch0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1973$3389'.
  Set init value: \builder_csr_bankarray_csrbank0_reset0_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1971$3388'.
  Set init value: \builder_csr_bankarray_csrbank0_reset0_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1970$3387'.
  Set init value: \builder_csr_bankarray_interface0_bank_bus_dat_r = 0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1966$3386'.
  Set init value: \builder_count = 20'11110100001001000000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1963$3385'.
  Set init value: \builder_error = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1962$3384'.
  Set init value: \builder_slave_sel_r = 5'00000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1961$3383'.
  Set init value: \builder_slave_sel = 5'00000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1960$3382'.
  Set init value: \builder_grant = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1954$3381'.
  Set init value: \builder_shared_ack = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1950$3380'.
  Set init value: \builder_shared_dat_r = 0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1943$3378'.
  Set init value: \builder_basesoc_wishbone_ack = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1939$3377'.
  Set init value: \builder_basesoc_wishbone_dat_r = 0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1935$3376'.
  Set init value: \builder_basesoc_dat_w = 0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1934$3375'.
  Set init value: \builder_basesoc_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1933$3374'.
  Set init value: \builder_basesoc_adr = 14'00000000000000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1932$3373'.
  Set init value: \__main___leds_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1931$3372'.
  Set init value: \__main___leds_storage = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1930$3371'.
  Set init value: \__main___spimaster_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1929$3370'.
  Set init value: \__main___spimaster_storage = 16'0000000000001101
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1928$3369'.
  Set init value: \__main___miso_data = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1927$3368'.
  Set init value: \__main___mosi_sel = 3'000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1926$3367'.
  Set init value: \__main___mosi_data = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1923$3366'.
  Set init value: \__main___clk_divider1 = 16'0000000000000000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1922$3365'.
  Set init value: \__main___miso_latch = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1921$3364'.
  Set init value: \__main___mosi_latch = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1920$3363'.
  Set init value: \__main___count = 3'000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1919$3362'.
  Set init value: \__main___xfer_enable = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1918$3361'.
  Set init value: \__main___clk_enable = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1917$3360'.
  Set init value: \__main___loopback_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1916$3359'.
  Set init value: \__main___loopback_storage = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1914$3358'.
  Set init value: \__main___cs_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1913$3357'.
  Set init value: \__main___cs_storage = 17'00000000000000001
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1910$3356'.
  Set init value: \__main___miso_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1907$3355'.
  Set init value: \__main___mosi_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1906$3354'.
  Set init value: \__main___mosi_storage = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1905$3353'.
  Set init value: \__main___status_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1903$3352'.
  Set init value: \__main___status_status = 2'00
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1900$3351'.
  Set init value: \__main___control_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1899$3350'.
  Set init value: \__main___control_storage = 16'0000000000000000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1897$3349'.
  Set init value: \__main___start1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1892$3348'.
  Set init value: \__main___miso = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1890$3347'.
  Set init value: \__main___irq = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1889$3346'.
  Set init value: \__main___done0 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1886$3345'.
  Set init value: \__main___i2c0__r_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1882$3344'.
  Set init value: \__main___i2c0__w_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1881$3343'.
  Set init value: \__main___i2c0__w_storage = 3'101
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1877$3342'.
  Set init value: \__main___basesoc_ethmac_slave_sel_r = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1876$3341'.
  Set init value: \__main___basesoc_ethmac_slave_sel = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1874$3340'.
  Set init value: \__main___basesoc_ethmac_sram5_we = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1866$3337'.
  Set init value: \__main___basesoc_ethmac_interface3_ack = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1858$3336'.
  Set init value: \__main___basesoc_ethmac_sram4_we = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1850$3333'.
  Set init value: \__main___basesoc_ethmac_interface2_ack = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1836$3330'.
  Set init value: \__main___basesoc_ethmac_interface1_ack = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1822$3327'.
  Set init value: \__main___basesoc_ethmac_interface0_ack = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1808$3326'.
  Set init value: \__main___basesoc_ethmac_rd_data = 0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1793$3325'.
  Set init value: \__main___basesoc_ethmac_sram145_adr = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1792$3324'.
  Set init value: \__main___basesoc_ethmac_sram144_consume = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1791$3323'.
  Set init value: \__main___basesoc_ethmac_sram143_produce = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1789$3321'.
  Set init value: \__main___basesoc_ethmac_sram141_level = 2'00
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1778$3320'.
  Set init value: \__main___basesoc_ethmac_sram130_source_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1770$3317'.
  Set init value: \__main___basesoc_ethmac_sram122_length = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1769$3316'.
  Set init value: \__main___basesoc_ethmac_read = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1768$3315'.
  Set init value: \__main___basesoc_ethmac_sram120_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1767$3314'.
  Set init value: \__main___basesoc_ethmac_sram119_storage = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1765$3313'.
  Set init value: \__main___basesoc_ethmac_sram117_r = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1764$3312'.
  Set init value: \__main___basesoc_ethmac_sram116_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1760$3311'.
  Set init value: \__main___basesoc_ethmac_sram112_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1756$3310'.
  Set init value: \__main___basesoc_ethmac_sram108_clear = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1755$3309'.
  Set init value: \__main___basesoc_ethmac_sram107_trigger = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1754$3308'.
  Set init value: \__main___basesoc_ethmac_sram106_pending = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1751$3307'.
  Set init value: \__main___basesoc_ethmac_sram103_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1750$3306'.
  Set init value: \__main___basesoc_ethmac_sram102_storage = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1749$3305'.
  Set init value: \__main___basesoc_ethmac_sram101_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1748$3304'.
  Set init value: \__main___basesoc_ethmac_sram100_storage = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1747$3303'.
  Set init value: \__main___basesoc_ethmac_sram99_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1744$3302'.
  Set init value: \__main___basesoc_ethmac_sram96_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1740$3300'.
  Set init value: \__main___basesoc_ethmac_start_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1738$3299'.
  Set init value: \__main___basesoc_ethmac_start_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1736$3297'.
  Set init value: \__main___basesoc_ethmac_sram88_source_payload_last_be = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1734$3296'.
  Set init value: \__main___basesoc_ethmac_sram86_source_last = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1731$3294'.
  Set init value: \__main___basesoc_ethmac_sram83_source_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1730$3293'.
  Set init value: \__main___basesoc_ethmac_sram82_dat_w = 0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1729$3292'.
  Set init value: \__main___basesoc_ethmac_sram81_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1727$3291'.
  Set init value: \__main___basesoc_ethmac_sram79_adr = 9'000000000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1726$3290'.
  Set init value: \__main___basesoc_ethmac_sram78_dat_w = 0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1725$3289'.
  Set init value: \__main___basesoc_ethmac_sram77_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1723$3288'.
  Set init value: \__main___basesoc_ethmac_sram75_adr = 9'000000000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1707$3287'.
  Set init value: \__main___basesoc_ethmac_sram59_adr = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1706$3286'.
  Set init value: \__main___basesoc_ethmac_sram58_consume = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1705$3285'.
  Set init value: \__main___basesoc_ethmac_sram57_produce = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1703$3283'.
  Set init value: \__main___basesoc_ethmac_sram55_level = 2'00
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1690$3282'.
  Set init value: \__main___basesoc_ethmac_sram42_sink_payload_length = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1689$3281'.
  Set init value: \__main___basesoc_ethmac_sram41_sink_payload_slot = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1685$3278'.
  Set init value: \__main___basesoc_ethmac_sram37_sink_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1684$3277'.
  Set init value: \__main___basesoc_ethmac_length_inc = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1683$3276'.
  Set init value: \__main___basesoc_ethmac_sram35_length = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1682$3275'.
  Set init value: \__main___basesoc_ethmac_slot = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1681$3274'.
  Set init value: \__main___basesoc_ethmac_write = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1680$3273'.
  Set init value: \__main___basesoc_ethmac_sram32_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1679$3272'.
  Set init value: \__main___basesoc_ethmac_sram31_storage = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1677$3271'.
  Set init value: \__main___basesoc_ethmac_sram29_r = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1676$3270'.
  Set init value: \__main___basesoc_ethmac_sram28_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1672$3269'.
  Set init value: \__main___basesoc_ethmac_sram24_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1668$3268'.
  Set init value: \__main___basesoc_ethmac_sram20_clear = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1663$3267'.
  Set init value: \__main___basesoc_ethmac_sram15_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1661$3266'.
  Set init value: \__main___basesoc_ethmac_sram13_status = 0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1660$3265'.
  Set init value: \__main___basesoc_ethmac_sram12_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1657$3264'.
  Set init value: \__main___basesoc_ethmac_sram9_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1604$3262'.
  Set init value: \__main___basesoc_ethmac_rx_cdc_cdc_graycounter1_q_next_binary = 6'000000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1603$3261'.
  Set init value: \__main___basesoc_ethmac_rx_cdc_cdc_graycounter1_q_binary = 6'000000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1601$3260'.
  Set init value: \__main___basesoc_ethmac_rx_cdc_cdc_graycounter1_q = 6'000000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1599$3259'.
  Set init value: \__main___basesoc_ethmac_rx_cdc_cdc_graycounter0_q_next_binary = 6'000000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1598$3258'.
  Set init value: \__main___basesoc_ethmac_rx_cdc_cdc_graycounter0_q_binary = 6'000000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1596$3257'.
  Set init value: \__main___basesoc_ethmac_rx_cdc_cdc_graycounter0_q = 6'000000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1555$3256'.
  Set init value: \__main___basesoc_ethmac_rx_converter_converter_strobe_all = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1553$3255'.
  Set init value: \__main___basesoc_ethmac_rx_converter_converter_demux = 2'00
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1552$3254'.
  Set init value: \__main___basesoc_ethmac_rx_converter_converter_source_payload_valid_token_count = 3'000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1551$3253'.
  Set init value: \__main___basesoc_ethmac_rx_converter_converter_source_payload_data = 40'0000000000000000000000000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1550$3252'.
  Set init value: \__main___basesoc_ethmac_rx_converter_converter_source_last = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1549$3251'.
  Set init value: \__main___basesoc_ethmac_rx_converter_converter_source_first = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1541$3250'.
  Set init value: \__main___basesoc_ethmac_rx_converter_source_payload_error = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1540$3249'.
  Set init value: \__main___basesoc_ethmac_rx_converter_source_payload_last_be = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1539$3248'.
  Set init value: \__main___basesoc_ethmac_rx_converter_source_payload_data = 0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1526$3247'.
  Set init value: \__main___basesoc_ethmac_rx_last_be_source_payload_last_be = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1499$3246'.
  Set init value: \__main___basesoc_ethmac_pulsesynchronizer1_toggle_o_r = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1497$3245'.
  Set init value: \__main___basesoc_ethmac_pulsesynchronizer1_toggle_i = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1494$3244'.
  Set init value: \__main___basesoc_ethmac_bufferizeendpoints_pipe_valid_source_payload_error = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1493$3243'.
  Set init value: \__main___basesoc_ethmac_bufferizeendpoints_pipe_valid_source_payload_last_be = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1492$3242'.
  Set init value: \__main___basesoc_ethmac_bufferizeendpoints_pipe_valid_source_payload_data = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1491$3241'.
  Set init value: \__main___basesoc_ethmac_bufferizeendpoints_pipe_valid_source_last = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1490$3240'.
  Set init value: \__main___basesoc_ethmac_bufferizeendpoints_pipe_valid_source_first = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1488$3239'.
  Set init value: \__main___basesoc_ethmac_bufferizeendpoints_pipe_valid_source_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1466$3238'.
  Set init value: \__main___basesoc_ethmac_liteethmaccrc32checker_crc_error1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1465$3237'.
  Set init value: \__main___basesoc_ethmac_liteethmaccrc32checker_last_be = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1461$3236'.
  Set init value: \__main___basesoc_ethmac_liteethmaccrc32checker_fifo_reset = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1444$3235'.
  Set init value: \__main___basesoc_ethmac_liteethmaccrc32checker_syncfifo_wrport_adr = 3'000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1443$3234'.
  Set init value: \__main___basesoc_ethmac_liteethmaccrc32checker_syncfifo_consume = 3'000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1442$3233'.
  Set init value: \__main___basesoc_ethmac_liteethmaccrc32checker_syncfifo_produce = 3'000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1440$3231'.
  Set init value: \__main___basesoc_ethmac_liteethmaccrc32checker_syncfifo_level = 3'000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1428$3230'.
  Set init value: \__main___basesoc_ethmac_liteethmaccrc32checker_syncfifo_source_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1420$3229'.
  Set init value: \__main___basesoc_ethmac_liteethmaccrc32checker_syncfifo_sink_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1419$3228'.
  Set init value: \__main___basesoc_ethmac_liteethmaccrc32checker_crc_reset = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1418$3227'.
  Set init value: \__main___basesoc_ethmac_liteethmaccrc32checker_crc_ce = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1417$3226'.
  Set init value: \__main___basesoc_ethmac_liteethmaccrc32checker_crc_reg = 32'11111111111111111111111111111111
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1416$3225'.
  Set init value: \__main___basesoc_ethmac_liteethmaccrc32checker_crc_next = 0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1413$3224'.
  Set init value: \__main___basesoc_ethmac_liteethmaccrc32checker_crc_last_be1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1412$3223'.
  Set init value: \__main___basesoc_ethmac_liteethmaccrc32checker_crc_error0 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1411$3222'.
  Set init value: \__main___basesoc_ethmac_liteethmaccrc32checker_crc_value = 0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1408$3221'.
  Set init value: \__main___basesoc_ethmac_liteethmaccrc32checker_error = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1407$3220'.
  Set init value: \__main___basesoc_ethmac_liteethmaccrc32checker_source_source_payload_error = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1406$3219'.
  Set init value: \__main___basesoc_ethmac_liteethmaccrc32checker_source_source_payload_last_be = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1405$3218'.
  Set init value: \__main___basesoc_ethmac_liteethmaccrc32checker_source_source_payload_data = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1404$3217'.
  Set init value: \__main___basesoc_ethmac_liteethmaccrc32checker_source_source_last = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1403$3216'.
  Set init value: \__main___basesoc_ethmac_liteethmaccrc32checker_source_source_first = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1401$3215'.
  Set init value: \__main___basesoc_ethmac_liteethmaccrc32checker_source_source_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1395$3214'.
  Set init value: \__main___basesoc_ethmac_liteethmaccrc32checker_sink_sink_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1393$3213'.
  Set init value: \__main___basesoc_ethmac_pulsesynchronizer0_toggle_o_r = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1391$3212'.
  Set init value: \__main___basesoc_ethmac_pulsesynchronizer0_toggle_i = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1387$3210'.
  Set init value: \__main___basesoc_ethmac_rx_preamble_error = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1386$3209'.
  Set init value: \__main___basesoc_ethmac_rx_preamble_source_payload_error = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1383$3208'.
  Set init value: \__main___basesoc_ethmac_rx_preamble_source_last = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1382$3207'.
  Set init value: \__main___basesoc_ethmac_rx_preamble_source_first = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1380$3206'.
  Set init value: \__main___basesoc_ethmac_rx_preamble_source_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1374$3205'.
  Set init value: \__main___basesoc_ethmac_rx_preamble_sink_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1372$3204'.
  Set init value: \__main___basesoc_ethmac_crc_errors_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1370$3203'.
  Set init value: \__main___basesoc_ethmac_crc_errors_status = 0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1369$3202'.
  Set init value: \__main___basesoc_ethmac_preamble_errors_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1367$3201'.
  Set init value: \__main___basesoc_ethmac_preamble_errors_status = 0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1366$3200'.
  Set init value: \__main___basesoc_ethmac_tx_gap_counter = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1365$3199'.
  Set init value: \__main___basesoc_ethmac_tx_gap_source_payload_error = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1364$3198'.
  Set init value: \__main___basesoc_ethmac_tx_gap_source_payload_last_be = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1363$3197'.
  Set init value: \__main___basesoc_ethmac_tx_gap_source_payload_data = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1362$3196'.
  Set init value: \__main___basesoc_ethmac_tx_gap_source_last = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1361$3195'.
  Set init value: \__main___basesoc_ethmac_tx_gap_source_first = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1359$3194'.
  Set init value: \__main___basesoc_ethmac_tx_gap_source_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1353$3193'.
  Set init value: \__main___basesoc_ethmac_tx_gap_sink_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1351$3192'.
  Set init value: \__main___basesoc_ethmac_tx_preamble_count = 3'000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1349$3190'.
  Set init value: \__main___basesoc_ethmac_tx_preamble_source_payload_error = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1347$3189'.
  Set init value: \__main___basesoc_ethmac_tx_preamble_source_payload_data = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1346$3188'.
  Set init value: \__main___basesoc_ethmac_tx_preamble_source_last = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1345$3187'.
  Set init value: \__main___basesoc_ethmac_tx_preamble_source_first = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1343$3186'.
  Set init value: \__main___basesoc_ethmac_tx_preamble_source_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1337$3185'.
  Set init value: \__main___basesoc_ethmac_tx_preamble_sink_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1335$3184'.
  Set init value: \__main___basesoc_ethmac_tx_crc_pipe_valid_source_payload_error = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1334$3183'.
  Set init value: \__main___basesoc_ethmac_tx_crc_pipe_valid_source_payload_last_be = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1333$3182'.
  Set init value: \__main___basesoc_ethmac_tx_crc_pipe_valid_source_payload_data = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1332$3181'.
  Set init value: \__main___basesoc_ethmac_tx_crc_pipe_valid_source_last = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1331$3180'.
  Set init value: \__main___basesoc_ethmac_tx_crc_pipe_valid_source_first = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1329$3179'.
  Set init value: \__main___basesoc_ethmac_tx_crc_pipe_valid_source_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1307$3178'.
  Set init value: \__main___basesoc_ethmac_tx_crc_is_ongoing1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1306$3177'.
  Set init value: \__main___basesoc_ethmac_tx_crc_is_ongoing0 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1304$3176'.
  Set init value: \__main___basesoc_ethmac_tx_crc_cnt = 2'11
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1303$3175'.
  Set init value: \__main___basesoc_ethmac_tx_crc_last_be2 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1302$3174'.
  Set init value: \__main___basesoc_ethmac_tx_crc_crc_packet = 0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1301$3173'.
  Set init value: \__main___basesoc_ethmac_tx_crc_reset = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1300$3172'.
  Set init value: \__main___basesoc_ethmac_tx_crc_ce = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1299$3171'.
  Set init value: \__main___basesoc_ethmac_tx_crc_reg = 32'11111111111111111111111111111111
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1298$3170'.
  Set init value: \__main___basesoc_ethmac_tx_crc_next = 0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1295$3169'.
  Set init value: \__main___basesoc_ethmac_tx_crc_last_be1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1294$3168'.
  Set init value: \__main___basesoc_ethmac_tx_crc_error = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1293$3167'.
  Set init value: \__main___basesoc_ethmac_tx_crc_value = 0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1292$3166'.
  Set init value: \__main___basesoc_ethmac_tx_crc_last_be0 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1291$3165'.
  Set init value: \__main___basesoc_ethmac_tx_crc_data0 = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1290$3164'.
  Set init value: \__main___basesoc_ethmac_tx_crc_source_payload_error = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1289$3163'.
  Set init value: \__main___basesoc_ethmac_tx_crc_source_payload_last_be = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1288$3162'.
  Set init value: \__main___basesoc_ethmac_tx_crc_source_payload_data = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1287$3161'.
  Set init value: \__main___basesoc_ethmac_tx_crc_source_last = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1286$3160'.
  Set init value: \__main___basesoc_ethmac_tx_crc_source_first = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1284$3159'.
  Set init value: \__main___basesoc_ethmac_tx_crc_source_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1278$3158'.
  Set init value: \__main___basesoc_ethmac_tx_crc_sink_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1275$3157'.
  Set init value: \__main___basesoc_ethmac_tx_padding_counter = 16'0000000000000000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1274$3156'.
  Set init value: \__main___basesoc_ethmac_tx_padding_source_payload_error = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1273$3155'.
  Set init value: \__main___basesoc_ethmac_tx_padding_source_payload_last_be = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1272$3154'.
  Set init value: \__main___basesoc_ethmac_tx_padding_source_payload_data = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1271$3153'.
  Set init value: \__main___basesoc_ethmac_tx_padding_source_last = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1270$3152'.
  Set init value: \__main___basesoc_ethmac_tx_padding_source_first = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1268$3151'.
  Set init value: \__main___basesoc_ethmac_tx_padding_source_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1262$3150'.
  Set init value: \__main___basesoc_ethmac_tx_padding_sink_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1260$3149'.
  Set init value: \__main___basesoc_ethmac_tx_last_be_source_payload_error = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1259$3148'.
  Set init value: \__main___basesoc_ethmac_tx_last_be_source_payload_last_be = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1258$3147'.
  Set init value: \__main___basesoc_ethmac_tx_last_be_source_payload_data = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1257$3146'.
  Set init value: \__main___basesoc_ethmac_tx_last_be_source_last = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1256$3145'.
  Set init value: \__main___basesoc_ethmac_tx_last_be_source_first = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1254$3144'.
  Set init value: \__main___basesoc_ethmac_tx_last_be_source_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1248$3143'.
  Set init value: \__main___basesoc_ethmac_tx_last_be_sink_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1239$3142'.
  Set init value: \__main___basesoc_ethmac_tx_converter_converter_mux = 2'00
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1237$3141'.
  Set init value: \__main___basesoc_ethmac_tx_converter_converter_source_payload_data = 10'0000000000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1232$3140'.
  Set init value: \__main___basesoc_ethmac_tx_converter_converter_sink_payload_data = 40'0000000000000000000000000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1195$3139'.
  Set init value: \__main___basesoc_ethmac_tx_cdc_cdc_graycounter1_q_next_binary = 6'000000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1194$3138'.
  Set init value: \__main___basesoc_ethmac_tx_cdc_cdc_graycounter1_q_binary = 6'000000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1192$3137'.
  Set init value: \__main___basesoc_ethmac_tx_cdc_cdc_graycounter1_q = 6'000000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1190$3136'.
  Set init value: \__main___basesoc_ethmac_tx_cdc_cdc_graycounter0_q_next_binary = 6'000000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1189$3135'.
  Set init value: \__main___basesoc_ethmac_tx_cdc_cdc_graycounter0_q_binary = 6'000000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1187$3134'.
  Set init value: \__main___basesoc_ethmac_tx_cdc_cdc_graycounter0_q = 6'000000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1151$3133'.
  Set init value: \__main___basesoc_ethmac_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1131$3131'.
  Set init value: \__main___ethphy__r_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1129$3130'.
  Set init value: \__main___ethphy__r_status = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1127$3128'.
  Set init value: \__main___ethphy__w_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1126$3127'.
  Set init value: \__main___ethphy__w_storage = 3'000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1121$3126'.
  Set init value: \__main___ethphy_rx_ctl_reg_d = 2'00
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1120$3125'.
  Set init value: \__main___ethphy_rx_data_reg = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1117$3124'.
  Set init value: \__main___ethphy_rx_ctl_reg = 2'00
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1114$3123'.
  Set init value: \__main___ethphy_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1112$3122'.
  Set init value: \__main___ethphy_status = 3'000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1111$3121'.
  Set init value: \__main___ethphy_duplex_status = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1110$3120'.
  Set init value: \__main___ethphy_clock_speed = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1109$3119'.
  Set init value: \__main___ethphy_link_status = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1106$3116'.
  Set init value: \__main___ethphy_source_payload_data = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1102$3114'.
  Set init value: \__main___ethphy_source_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1090$3113'.
  Set init value: \__main___ethphy_counter = 9'000000000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1080$3112'.
  Set init value: \__main___ethphy_reset_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1079$3111'.
  Set init value: \__main___ethphy_reset_storage = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1078$3110'.
  Set init value: \__main___basesoc_wishbone_bridge_is_ongoing = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1077$3109'.
  Set init value: \__main___basesoc_wishbone_bridge_aborted = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1071$3108'.
  Set init value: \__main___basesoc_wishbone_bridge_rdata_converter_converter_strobe_all = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1069$3107'.
  Set init value: \__main___basesoc_wishbone_bridge_rdata_converter_converter_demux = 2'00
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1068$3106'.
  Set init value: \__main___basesoc_wishbone_bridge_rdata_converter_converter_source_payload_valid_token_count = 3'000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1067$3105'.
  Set init value: \__main___basesoc_wishbone_bridge_rdata_converter_converter_source_payload_data = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1066$3104'.
  Set init value: \__main___basesoc_wishbone_bridge_rdata_converter_converter_source_last = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1065$3103'.
  Set init value: \__main___basesoc_wishbone_bridge_rdata_converter_converter_source_first = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1057$3102'.
  Set init value: \__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1040$3101'.
  Set init value: \__main___basesoc_wishbone_bridge_wdata_converter_converter_mux = 2'00
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1038$3100'.
  Set init value: \__main___basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data = 36'000000000000000000000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1033$3099'.
  Set init value: \__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data = 144'000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1016$3098'.
  Set init value: \__main___basesoc_wishbone_bridge_count = 2'00
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1005$3095'.
  Set init value: \__main___basesoc_wishbone_bridge_wdata_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1001$3094'.
  Set init value: \__main___basesoc_wishbone_bridge_cmd_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1000$3093'.
  Set init value: \__main___basesoc_wishbone_bridge_cmd_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:998$3092'.
  Set init value: \__main___basesoc_word_inc = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:997$3091'.
  Set init value: \__main___basesoc_word_clr = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:996$3090'.
  Set init value: \__main___basesoc_tag_di_dirty = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:991$3089'.
  Set init value: \__main___basesoc_tag_port_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:988$3088'.
  Set init value: \__main___basesoc_adr_offset_r = 2'00
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:987$3087'.
  Set init value: \__main___basesoc_write_from_slave = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:986$3086'.
  Set init value: \__main___basesoc_data_port_dat_w = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:985$3085'.
  Set init value: \__main___basesoc_data_port_we = 16'0000000000000000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:982$3084'.
  Set init value: \__main___basesoc_interface_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:981$3083'.
  Set init value: \__main___basesoc_interface_ack = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:980$3082'.
  Set init value: \__main___basesoc_interface_stb = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:979$3081'.
  Set init value: \__main___basesoc_interface_cyc = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:977$3080'.
  Set init value: \__main___basesoc_interface_dat_r = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:970$3078'.
  Set init value: \__main___basesoc_wb_sdram_ack = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:966$3077'.
  Set init value: \__main___basesoc_wb_sdram_dat_r = 0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:952$3074'.
  Set init value: \__main___basesoc_port_cmd_payload_addr = 21'000000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:951$3073'.
  Set init value: \__main___basesoc_port_cmd_payload_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:949$3072'.
  Set init value: \__main___basesoc_port_cmd_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:947$3071'.
  Set init value: \__main___basesoc_sdram_time1 = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:945$3070'.
  Set init value: \__main___basesoc_sdram_en1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:944$3069'.
  Set init value: \__main___basesoc_sdram_time0 = 5'00000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:942$3068'.
  Set init value: \__main___basesoc_sdram_en0 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:939$3067'.
  Set init value: \__main___basesoc_sdram_twtrcon_count = 2'00
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:938$3066'.
  Set init value: \__main___basesoc_sdram_twtrcon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:936$3065'.
  Set init value: \__main___basesoc_sdram_tccdcon_count = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:935$3064'.
  Set init value: \__main___basesoc_sdram_tccdcon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:931$3062'.
  Set init value: \__main___basesoc_sdram_trrdcon_count = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:930$3061'.
  Set init value: \__main___basesoc_sdram_trrdcon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:926$3058'.
  Set init value: \__main___basesoc_sdram_steerer_sel = 2'00
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:922$3055'.
  Set init value: \__main___basesoc_sdram_choose_req_grant = 2'00
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:920$3054'.
  Set init value: \__main___basesoc_sdram_choose_req_valids = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:916$3053'.
  Set init value: \__main___basesoc_sdram_choose_req_cmd_payload_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:915$3052'.
  Set init value: \__main___basesoc_sdram_choose_req_cmd_payload_ras = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:914$3051'.
  Set init value: \__main___basesoc_sdram_choose_req_cmd_payload_cas = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:911$3050'.
  Set init value: \__main___basesoc_sdram_choose_req_cmd_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:909$3049'.
  Set init value: \__main___basesoc_sdram_choose_req_want_activates = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:907$3048'.
  Set init value: \__main___basesoc_sdram_choose_req_want_writes = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:906$3047'.
  Set init value: \__main___basesoc_sdram_choose_req_want_reads = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:904$3046'.
  Set init value: \__main___basesoc_sdram_choose_cmd_grant = 2'00
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:902$3045'.
  Set init value: \__main___basesoc_sdram_choose_cmd_valids = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:898$3044'.
  Set init value: \__main___basesoc_sdram_choose_cmd_cmd_payload_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:897$3043'.
  Set init value: \__main___basesoc_sdram_choose_cmd_cmd_payload_ras = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:896$3042'.
  Set init value: \__main___basesoc_sdram_choose_cmd_cmd_payload_cas = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:885$3036'.
  Set init value: \__main___basesoc_sdram_bankmachine3_trascon_count = 3'000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:884$3035'.
  Set init value: \__main___basesoc_sdram_bankmachine3_trascon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:882$3034'.
  Set init value: \__main___basesoc_sdram_bankmachine3_trccon_count = 3'000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:881$3033'.
  Set init value: \__main___basesoc_sdram_bankmachine3_trccon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:879$3032'.
  Set init value: \__main___basesoc_sdram_bankmachine3_twtpcon_count = 3'000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:878$3031'.
  Set init value: \__main___basesoc_sdram_bankmachine3_twtpcon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:876$3030'.
  Set init value: \__main___basesoc_sdram_bankmachine3_row_col_n_addr_sel = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:875$3029'.
  Set init value: \__main___basesoc_sdram_bankmachine3_row_close = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:874$3028'.
  Set init value: \__main___basesoc_sdram_bankmachine3_row_open = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:872$3027'.
  Set init value: \__main___basesoc_sdram_bankmachine3_row_opened = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:871$3026'.
  Set init value: \__main___basesoc_sdram_bankmachine3_row = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:870$3025'.
  Set init value: \__main___basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr = 19'0000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:869$3024'.
  Set init value: \__main___basesoc_sdram_bankmachine3_pipe_valid_source_payload_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:868$3023'.
  Set init value: \__main___basesoc_sdram_bankmachine3_pipe_valid_source_last = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:867$3022'.
  Set init value: \__main___basesoc_sdram_bankmachine3_pipe_valid_source_first = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:865$3021'.
  Set init value: \__main___basesoc_sdram_bankmachine3_pipe_valid_source_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:832$3020'.
  Set init value: \__main___basesoc_sdram_bankmachine3_wrport_adr = 3'000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:831$3019'.
  Set init value: \__main___basesoc_sdram_bankmachine3_consume = 3'000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:830$3018'.
  Set init value: \__main___basesoc_sdram_bankmachine3_produce = 3'000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:828$3016'.
  Set init value: \__main___basesoc_sdram_bankmachine3_level = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:809$3013'.
  Set init value: \__main___basesoc_sdram_bankmachine3_auto_precharge = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:808$3012'.
  Set init value: \__main___basesoc_sdram_bankmachine3_cmd_payload_is_write = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:807$3011'.
  Set init value: \__main___basesoc_sdram_bankmachine3_cmd_payload_is_read = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:806$3010'.
  Set init value: \__main___basesoc_sdram_bankmachine3_cmd_payload_is_cmd = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:805$3009'.
  Set init value: \__main___basesoc_sdram_bankmachine3_cmd_payload_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:804$3008'.
  Set init value: \__main___basesoc_sdram_bankmachine3_cmd_payload_ras = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:803$3007'.
  Set init value: \__main___basesoc_sdram_bankmachine3_cmd_payload_cas = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:801$3006'.
  Set init value: \__main___basesoc_sdram_bankmachine3_cmd_payload_a = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:800$3005'.
  Set init value: \__main___basesoc_sdram_bankmachine3_cmd_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:799$3004'.
  Set init value: \__main___basesoc_sdram_bankmachine3_cmd_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:798$3003'.
  Set init value: \__main___basesoc_sdram_bankmachine3_refresh_gnt = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:796$3002'.
  Set init value: \__main___basesoc_sdram_bankmachine3_req_rdata_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:795$3001'.
  Set init value: \__main___basesoc_sdram_bankmachine3_req_wdata_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:789$3000'.
  Set init value: \__main___basesoc_sdram_bankmachine2_trascon_count = 3'000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:788$2999'.
  Set init value: \__main___basesoc_sdram_bankmachine2_trascon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:786$2998'.
  Set init value: \__main___basesoc_sdram_bankmachine2_trccon_count = 3'000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:785$2997'.
  Set init value: \__main___basesoc_sdram_bankmachine2_trccon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:783$2996'.
  Set init value: \__main___basesoc_sdram_bankmachine2_twtpcon_count = 3'000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:782$2995'.
  Set init value: \__main___basesoc_sdram_bankmachine2_twtpcon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:780$2994'.
  Set init value: \__main___basesoc_sdram_bankmachine2_row_col_n_addr_sel = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:779$2993'.
  Set init value: \__main___basesoc_sdram_bankmachine2_row_close = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:778$2992'.
  Set init value: \__main___basesoc_sdram_bankmachine2_row_open = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:776$2991'.
  Set init value: \__main___basesoc_sdram_bankmachine2_row_opened = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:775$2990'.
  Set init value: \__main___basesoc_sdram_bankmachine2_row = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:774$2989'.
  Set init value: \__main___basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr = 19'0000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:773$2988'.
  Set init value: \__main___basesoc_sdram_bankmachine2_pipe_valid_source_payload_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:772$2987'.
  Set init value: \__main___basesoc_sdram_bankmachine2_pipe_valid_source_last = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:771$2986'.
  Set init value: \__main___basesoc_sdram_bankmachine2_pipe_valid_source_first = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:769$2985'.
  Set init value: \__main___basesoc_sdram_bankmachine2_pipe_valid_source_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:736$2984'.
  Set init value: \__main___basesoc_sdram_bankmachine2_wrport_adr = 3'000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:735$2983'.
  Set init value: \__main___basesoc_sdram_bankmachine2_consume = 3'000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:734$2982'.
  Set init value: \__main___basesoc_sdram_bankmachine2_produce = 3'000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:732$2980'.
  Set init value: \__main___basesoc_sdram_bankmachine2_level = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:713$2977'.
  Set init value: \__main___basesoc_sdram_bankmachine2_auto_precharge = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:712$2976'.
  Set init value: \__main___basesoc_sdram_bankmachine2_cmd_payload_is_write = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:711$2975'.
  Set init value: \__main___basesoc_sdram_bankmachine2_cmd_payload_is_read = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:710$2974'.
  Set init value: \__main___basesoc_sdram_bankmachine2_cmd_payload_is_cmd = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:709$2973'.
  Set init value: \__main___basesoc_sdram_bankmachine2_cmd_payload_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:708$2972'.
  Set init value: \__main___basesoc_sdram_bankmachine2_cmd_payload_ras = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:707$2971'.
  Set init value: \__main___basesoc_sdram_bankmachine2_cmd_payload_cas = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:705$2970'.
  Set init value: \__main___basesoc_sdram_bankmachine2_cmd_payload_a = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:704$2969'.
  Set init value: \__main___basesoc_sdram_bankmachine2_cmd_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:703$2968'.
  Set init value: \__main___basesoc_sdram_bankmachine2_cmd_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:702$2967'.
  Set init value: \__main___basesoc_sdram_bankmachine2_refresh_gnt = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:700$2966'.
  Set init value: \__main___basesoc_sdram_bankmachine2_req_rdata_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:699$2965'.
  Set init value: \__main___basesoc_sdram_bankmachine2_req_wdata_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:693$2964'.
  Set init value: \__main___basesoc_sdram_bankmachine1_trascon_count = 3'000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:692$2963'.
  Set init value: \__main___basesoc_sdram_bankmachine1_trascon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:690$2962'.
  Set init value: \__main___basesoc_sdram_bankmachine1_trccon_count = 3'000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:689$2961'.
  Set init value: \__main___basesoc_sdram_bankmachine1_trccon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:687$2960'.
  Set init value: \__main___basesoc_sdram_bankmachine1_twtpcon_count = 3'000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:686$2959'.
  Set init value: \__main___basesoc_sdram_bankmachine1_twtpcon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:684$2958'.
  Set init value: \__main___basesoc_sdram_bankmachine1_row_col_n_addr_sel = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:683$2957'.
  Set init value: \__main___basesoc_sdram_bankmachine1_row_close = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:682$2956'.
  Set init value: \__main___basesoc_sdram_bankmachine1_row_open = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:680$2955'.
  Set init value: \__main___basesoc_sdram_bankmachine1_row_opened = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:679$2954'.
  Set init value: \__main___basesoc_sdram_bankmachine1_row = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:678$2953'.
  Set init value: \__main___basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr = 19'0000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:677$2952'.
  Set init value: \__main___basesoc_sdram_bankmachine1_pipe_valid_source_payload_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:676$2951'.
  Set init value: \__main___basesoc_sdram_bankmachine1_pipe_valid_source_last = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:675$2950'.
  Set init value: \__main___basesoc_sdram_bankmachine1_pipe_valid_source_first = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:673$2949'.
  Set init value: \__main___basesoc_sdram_bankmachine1_pipe_valid_source_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:640$2948'.
  Set init value: \__main___basesoc_sdram_bankmachine1_wrport_adr = 3'000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:639$2947'.
  Set init value: \__main___basesoc_sdram_bankmachine1_consume = 3'000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:638$2946'.
  Set init value: \__main___basesoc_sdram_bankmachine1_produce = 3'000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:636$2944'.
  Set init value: \__main___basesoc_sdram_bankmachine1_level = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:617$2941'.
  Set init value: \__main___basesoc_sdram_bankmachine1_auto_precharge = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:616$2940'.
  Set init value: \__main___basesoc_sdram_bankmachine1_cmd_payload_is_write = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:615$2939'.
  Set init value: \__main___basesoc_sdram_bankmachine1_cmd_payload_is_read = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:614$2938'.
  Set init value: \__main___basesoc_sdram_bankmachine1_cmd_payload_is_cmd = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:613$2937'.
  Set init value: \__main___basesoc_sdram_bankmachine1_cmd_payload_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:612$2936'.
  Set init value: \__main___basesoc_sdram_bankmachine1_cmd_payload_ras = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:611$2935'.
  Set init value: \__main___basesoc_sdram_bankmachine1_cmd_payload_cas = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:609$2934'.
  Set init value: \__main___basesoc_sdram_bankmachine1_cmd_payload_a = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:608$2933'.
  Set init value: \__main___basesoc_sdram_bankmachine1_cmd_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:607$2932'.
  Set init value: \__main___basesoc_sdram_bankmachine1_cmd_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:606$2931'.
  Set init value: \__main___basesoc_sdram_bankmachine1_refresh_gnt = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:604$2930'.
  Set init value: \__main___basesoc_sdram_bankmachine1_req_rdata_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:603$2929'.
  Set init value: \__main___basesoc_sdram_bankmachine1_req_wdata_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:597$2928'.
  Set init value: \__main___basesoc_sdram_bankmachine0_trascon_count = 3'000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:596$2927'.
  Set init value: \__main___basesoc_sdram_bankmachine0_trascon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:594$2926'.
  Set init value: \__main___basesoc_sdram_bankmachine0_trccon_count = 3'000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:593$2925'.
  Set init value: \__main___basesoc_sdram_bankmachine0_trccon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:591$2924'.
  Set init value: \__main___basesoc_sdram_bankmachine0_twtpcon_count = 3'000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:590$2923'.
  Set init value: \__main___basesoc_sdram_bankmachine0_twtpcon_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:588$2922'.
  Set init value: \__main___basesoc_sdram_bankmachine0_row_col_n_addr_sel = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:587$2921'.
  Set init value: \__main___basesoc_sdram_bankmachine0_row_close = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:586$2920'.
  Set init value: \__main___basesoc_sdram_bankmachine0_row_open = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:584$2919'.
  Set init value: \__main___basesoc_sdram_bankmachine0_row_opened = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:583$2918'.
  Set init value: \__main___basesoc_sdram_bankmachine0_row = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:582$2917'.
  Set init value: \__main___basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr = 19'0000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:581$2916'.
  Set init value: \__main___basesoc_sdram_bankmachine0_pipe_valid_source_payload_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:580$2915'.
  Set init value: \__main___basesoc_sdram_bankmachine0_pipe_valid_source_last = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:579$2914'.
  Set init value: \__main___basesoc_sdram_bankmachine0_pipe_valid_source_first = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:577$2913'.
  Set init value: \__main___basesoc_sdram_bankmachine0_pipe_valid_source_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:544$2912'.
  Set init value: \__main___basesoc_sdram_bankmachine0_wrport_adr = 3'000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:543$2911'.
  Set init value: \__main___basesoc_sdram_bankmachine0_consume = 3'000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:542$2910'.
  Set init value: \__main___basesoc_sdram_bankmachine0_produce = 3'000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:540$2908'.
  Set init value: \__main___basesoc_sdram_bankmachine0_level = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:521$2905'.
  Set init value: \__main___basesoc_sdram_bankmachine0_auto_precharge = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:520$2904'.
  Set init value: \__main___basesoc_sdram_bankmachine0_cmd_payload_is_write = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:519$2903'.
  Set init value: \__main___basesoc_sdram_bankmachine0_cmd_payload_is_read = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:518$2902'.
  Set init value: \__main___basesoc_sdram_bankmachine0_cmd_payload_is_cmd = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:517$2901'.
  Set init value: \__main___basesoc_sdram_bankmachine0_cmd_payload_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:516$2900'.
  Set init value: \__main___basesoc_sdram_bankmachine0_cmd_payload_ras = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:515$2899'.
  Set init value: \__main___basesoc_sdram_bankmachine0_cmd_payload_cas = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:513$2898'.
  Set init value: \__main___basesoc_sdram_bankmachine0_cmd_payload_a = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:512$2897'.
  Set init value: \__main___basesoc_sdram_bankmachine0_cmd_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:511$2896'.
  Set init value: \__main___basesoc_sdram_bankmachine0_cmd_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:510$2895'.
  Set init value: \__main___basesoc_sdram_bankmachine0_refresh_gnt = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:508$2894'.
  Set init value: \__main___basesoc_sdram_bankmachine0_req_rdata_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:507$2893'.
  Set init value: \__main___basesoc_sdram_bankmachine0_req_wdata_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:501$2892'.
  Set init value: \__main___basesoc_sdram_sequencer_count = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:500$2891'.
  Set init value: \__main___basesoc_sdram_sequencer_counter = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:499$2890'.
  Set init value: \__main___basesoc_sdram_sequencer_done1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:496$2889'.
  Set init value: \__main___basesoc_sdram_sequencer_start0 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:495$2888'.
  Set init value: \__main___basesoc_sdram_postponer_count = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:494$2887'.
  Set init value: \__main___basesoc_sdram_postponer_req_o = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:492$2886'.
  Set init value: \__main___basesoc_sdram_timer_count1 = 11'11000011010
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:484$2883'.
  Set init value: \__main___basesoc_sdram_cmd_payload_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:483$2882'.
  Set init value: \__main___basesoc_sdram_cmd_payload_ras = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:482$2881'.
  Set init value: \__main___basesoc_sdram_cmd_payload_cas = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:481$2880'.
  Set init value: \__main___basesoc_sdram_cmd_payload_ba = 2'00
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:480$2879'.
  Set init value: \__main___basesoc_sdram_cmd_payload_a = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:479$2878'.
  Set init value: \__main___basesoc_sdram_cmd_last = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:478$2877'.
  Set init value: \__main___basesoc_sdram_cmd_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:477$2876'.
  Set init value: \__main___basesoc_sdram_cmd_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:474$2875'.
  Set init value: \__main___basesoc_sdram_dfi_p0_rddata_en = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:472$2874'.
  Set init value: \__main___basesoc_sdram_dfi_p0_wrdata_en = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:466$2872'.
  Set init value: \__main___basesoc_sdram_dfi_p0_we_n = 1'1
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:465$2871'.
  Set init value: \__main___basesoc_sdram_dfi_p0_ras_n = 1'1
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:464$2870'.
  Set init value: \__main___basesoc_sdram_dfi_p0_cs_n = 1'1
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:463$2869'.
  Set init value: \__main___basesoc_sdram_dfi_p0_cas_n = 1'1
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:462$2868'.
  Set init value: \__main___basesoc_sdram_dfi_p0_bank = 2'00
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:461$2867'.
  Set init value: \__main___basesoc_sdram_dfi_p0_address = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:459$2866'.
  Set init value: \__main___basesoc_sdram_interface_wdata_we = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:458$2865'.
  Set init value: \__main___basesoc_sdram_interface_wdata = 0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:429$2864'.
  Set init value: \__main___basesoc_sdram_rddata_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:427$2863'.
  Set init value: \__main___basesoc_sdram_rddata_status = 0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:426$2862'.
  Set init value: \__main___basesoc_sdram_wrdata_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:425$2861'.
  Set init value: \__main___basesoc_sdram_wrdata_storage = 0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:424$2860'.
  Set init value: \__main___basesoc_sdram_baddress_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:423$2859'.
  Set init value: \__main___basesoc_sdram_baddress_storage = 2'00
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:422$2858'.
  Set init value: \__main___basesoc_sdram_address_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:421$2857'.
  Set init value: \__main___basesoc_sdram_address_storage = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:419$2855'.
  Set init value: \__main___basesoc_sdram_command_issue_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:417$2854'.
  Set init value: \__main___basesoc_sdram_command_issue_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:416$2853'.
  Set init value: \__main___basesoc_sdram_command_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:415$2852'.
  Set init value: \__main___basesoc_sdram_command_storage = 6'000000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:408$2851'.
  Set init value: \__main___basesoc_sdram_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:407$2850'.
  Set init value: \__main___basesoc_sdram_storage = 4'0001
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:401$2848'.
  Set init value: \__main___basesoc_sdram_ext_dfi_p0_rddata_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:400$2847'.
  Set init value: \__main___basesoc_sdram_ext_dfi_p0_rddata = 0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:385$2832'.
  Set init value: \__main___basesoc_sdram_csr_dfi_p0_rddata_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:384$2831'.
  Set init value: \__main___basesoc_sdram_csr_dfi_p0_rddata = 0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:375$2829'.
  Set init value: \__main___basesoc_sdram_csr_dfi_p0_we_n = 1'1
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:374$2828'.
  Set init value: \__main___basesoc_sdram_csr_dfi_p0_ras_n = 1'1
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:373$2827'.
  Set init value: \__main___basesoc_sdram_csr_dfi_p0_cs_n = 1'1
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:372$2826'.
  Set init value: \__main___basesoc_sdram_csr_dfi_p0_cas_n = 1'1
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:367$2825'.
  Set init value: \__main___basesoc_sdram_master_p0_rddata_en = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:366$2824'.
  Set init value: \__main___basesoc_sdram_master_p0_wrdata_mask = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:365$2823'.
  Set init value: \__main___basesoc_sdram_master_p0_wrdata_en = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:364$2822'.
  Set init value: \__main___basesoc_sdram_master_p0_wrdata = 0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:363$2821'.
  Set init value: \__main___basesoc_sdram_master_p0_act_n = 1'1
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:362$2820'.
  Set init value: \__main___basesoc_sdram_master_p0_reset_n = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:361$2819'.
  Set init value: \__main___basesoc_sdram_master_p0_odt = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:360$2818'.
  Set init value: \__main___basesoc_sdram_master_p0_cke = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:359$2817'.
  Set init value: \__main___basesoc_sdram_master_p0_we_n = 1'1
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:358$2816'.
  Set init value: \__main___basesoc_sdram_master_p0_ras_n = 1'1
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:357$2815'.
  Set init value: \__main___basesoc_sdram_master_p0_cs_n = 1'1
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:356$2814'.
  Set init value: \__main___basesoc_sdram_master_p0_cas_n = 1'1
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:355$2813'.
  Set init value: \__main___basesoc_sdram_master_p0_bank = 2'00
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:354$2812'.
  Set init value: \__main___basesoc_sdram_master_p0_address = 11'00000000000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:353$2811'.
  Set init value: \__main___basesoc_sdram_slave_p0_rddata_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:352$2810'.
  Set init value: \__main___basesoc_sdram_slave_p0_rddata = 0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:337$2809'.
  Set init value: \__main___rddata_en = 3'000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:336$2808'.
  Set init value: \__main___dfi_p0_rddata_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:306$2806'.
  Set init value: \__main___crg_rst = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:305$2805'.
  Set init value: \__main___basesoc_uptime_cycles = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:304$2804'.
  Set init value: \__main___basesoc_uptime_cycles_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:302$2803'.
  Set init value: \__main___basesoc_uptime_cycles_status = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:301$2802'.
  Set init value: \__main___basesoc_uptime_latch_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:300$2801'.
  Set init value: \__main___basesoc_uptime_latch_storage = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:299$2800'.
  Set init value: \__main___basesoc_timer_value = 0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:298$2799'.
  Set init value: \__main___basesoc_timer_enable_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:297$2798'.
  Set init value: \__main___basesoc_timer_enable_storage = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:295$2797'.
  Set init value: \__main___basesoc_timer_pending_r = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:294$2796'.
  Set init value: \__main___basesoc_timer_pending_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:290$2795'.
  Set init value: \__main___basesoc_timer_status_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:286$2794'.
  Set init value: \__main___basesoc_timer_zero_trigger_d = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:285$2793'.
  Set init value: \__main___basesoc_timer_zero_clear = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:283$2792'.
  Set init value: \__main___basesoc_timer_zero_pending = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:280$2791'.
  Set init value: \__main___basesoc_timer_value_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:278$2790'.
  Set init value: \__main___basesoc_timer_value_status = 0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:277$2789'.
  Set init value: \__main___basesoc_timer_update_value_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:276$2788'.
  Set init value: \__main___basesoc_timer_update_value_storage = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:275$2787'.
  Set init value: \__main___basesoc_timer_en_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:274$2786'.
  Set init value: \__main___basesoc_timer_en_storage = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:273$2785'.
  Set init value: \__main___basesoc_timer_reload_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:272$2784'.
  Set init value: \__main___basesoc_timer_reload_storage = 0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:271$2783'.
  Set init value: \__main___basesoc_timer_load_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:270$2782'.
  Set init value: \__main___basesoc_timer_load_storage = 0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:255$2781'.
  Set init value: \__main___basesoc_uart_rx_fifo_wrport_adr = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:254$2780'.
  Set init value: \__main___basesoc_uart_rx_fifo_consume = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:253$2779'.
  Set init value: \__main___basesoc_uart_rx_fifo_produce = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:251$2777'.
  Set init value: \__main___basesoc_uart_rx_fifo_level0 = 5'00000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:244$2776'.
  Set init value: \__main___basesoc_uart_rx_fifo_readable = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:218$2775'.
  Set init value: \__main___basesoc_uart_tx_fifo_wrport_adr = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:217$2774'.
  Set init value: \__main___basesoc_uart_tx_fifo_consume = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:216$2773'.
  Set init value: \__main___basesoc_uart_tx_fifo_produce = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:214$2771'.
  Set init value: \__main___basesoc_uart_tx_fifo_level0 = 5'00000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:207$2770'.
  Set init value: \__main___basesoc_uart_tx_fifo_readable = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:185$2767'.
  Set init value: \__main___basesoc_uart_rxfull_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:182$2766'.
  Set init value: \__main___basesoc_uart_txempty_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:179$2765'.
  Set init value: \__main___basesoc_uart_enable_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:178$2764'.
  Set init value: \__main___basesoc_uart_enable_storage = 2'00
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:175$2763'.
  Set init value: \__main___basesoc_uart_pending_r = 2'00
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:174$2762'.
  Set init value: \__main___basesoc_uart_pending_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:172$2761'.
  Set init value: \__main___basesoc_uart_pending_status = 2'00
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:169$2760'.
  Set init value: \__main___basesoc_uart_status_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:167$2759'.
  Set init value: \__main___basesoc_uart_status_status = 2'00
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:164$2758'.
  Set init value: \__main___basesoc_uart_rx_trigger_d = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:163$2757'.
  Set init value: \__main___basesoc_uart_rx_clear = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:161$2756'.
  Set init value: \__main___basesoc_uart_rx_pending = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:159$2755'.
  Set init value: \__main___basesoc_uart_tx_trigger_d = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:158$2754'.
  Set init value: \__main___basesoc_uart_tx_clear = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:156$2753'.
  Set init value: \__main___basesoc_uart_tx_pending = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:153$2752'.
  Set init value: \__main___basesoc_uart_rxempty_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:150$2751'.
  Set init value: \__main___basesoc_uart_txfull_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:146$2750'.
  Set init value: \__main___basesoc_uart_rxtx_we = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:144$2749'.
  Set init value: \__main___basesoc_uart_rxtx_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:143$2748'.
  Set init value: \__main___basesoc_rx_rx_d = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:141$2747'.
  Set init value: \__main___basesoc_rx_phase = 0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:140$2746'.
  Set init value: \__main___basesoc_rx_tick = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:139$2745'.
  Set init value: \__main___basesoc_rx_enable = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:138$2744'.
  Set init value: \__main___basesoc_rx_count = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:137$2743'.
  Set init value: \__main___basesoc_rx_data = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:136$2742'.
  Set init value: \__main___basesoc_rx_source_payload_data = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:132$2739'.
  Set init value: \__main___basesoc_rx_source_valid = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:131$2738'.
  Set init value: \__main___basesoc_tx_phase = 0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:130$2737'.
  Set init value: \__main___basesoc_tx_tick = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:129$2736'.
  Set init value: \__main___basesoc_tx_enable = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:128$2735'.
  Set init value: \__main___basesoc_tx_count = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:127$2734'.
  Set init value: \__main___basesoc_tx_data = 8'00000000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:123$2733'.
  Set init value: \__main___basesoc_tx_sink_ready = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:120$2732'.
  Set init value: \__main___basesoc_ram_we = 4'0000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:112$2729'.
  Set init value: \__main___basesoc_ram_bus_ram_bus_ack = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:98$2726'.
  Set init value: \__main___basesoc_basesoc_ram_bus_ack = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:68$2724'.
  Set init value: \__main___basesoc_interrupt = 0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:66$2723'.
  Set init value: \__main___basesoc_bus_errors = 0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:64$2722'.
  Set init value: \__main___basesoc_bus_errors_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:61$2721'.
  Set init value: \__main___basesoc_scratch_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:60$2720'.
  Set init value: \__main___basesoc_scratch_storage = 305419896
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:59$2719'.
  Set init value: \__main___basesoc_reset_re = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:58$2718'.
  Set init value: \__main___basesoc_reset_storage = 2'00
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:56$2717'.
  Set init value: \__main___basesoc_soc_rst = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2622$3702'.
  Set init value: \builder_multiregimpl7_regs1 = 6'000000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2621$3701'.
  Set init value: \builder_multiregimpl7_regs0 = 6'000000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2620$3700'.
  Set init value: \builder_multiregimpl6_regs1 = 6'000000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2619$3699'.
  Set init value: \builder_multiregimpl6_regs0 = 6'000000
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2618$3698'.
  Set init value: \builder_multiregimpl5_regs1 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2617$3697'.
  Set init value: \builder_multiregimpl5_regs0 = 1'0
Found init rule in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2616$3696'.
  Set init value: \builder_multiregimpl4_regs1 = 1'0

4.5.5. Executing PROC_ARST pass (detect async resets in processes).

4.5.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\TRELLIS_FF.$proc$/home/nimunozb/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$223'.
Creating decoders for process `\TRELLIS_FF.$proc$/home/nimunozb/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:350$219'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DPR16X4C.$proc$/home/nimunozb/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
Creating decoders for process `\DPR16X4C.$proc$/home/nimunozb/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:285$178'.
     1/3: $1$memwr$\ram$/home/nimunozb/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:287$177_EN[3:0]$184
     2/3: $1$memwr$\ram$/home/nimunozb/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:287$177_DATA[3:0]$183
     3/3: $1$memwr$\ram$/home/nimunozb/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:287$177_ADDR[3:0]$182
Creating decoders for process `\TRELLIS_DPR16X4.$proc$/home/nimunozb/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
Creating decoders for process `\TRELLIS_DPR16X4.$proc$/home/nimunozb/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:221$120'.
     1/3: $1$memwr$\mem$/home/nimunozb/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:223$118_EN[3:0]$126
     2/3: $1$memwr$\mem$/home/nimunozb/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:223$118_DATA[3:0]$125
     3/3: $1$memwr$\mem$/home/nimunozb/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:223$118_ADDR[3:0]$124
Creating decoders for process `\TRELLIS_DPR16X4.$proc$/home/nimunozb/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:213$119'.
Creating decoders for process `\InstructionCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6243$4852'.
     1/14: $0\decodeStage_hit_error[0:0]
     2/14: $0\decodeStage_hit_valid[0:0]
     3/14: $0\decodeStage_mmuRsp_bypassTranslation[0:0]
     4/14: $0\decodeStage_mmuRsp_refilling[0:0]
     5/14: $0\decodeStage_mmuRsp_exception[0:0]
     6/14: $0\decodeStage_mmuRsp_allowExecute[0:0]
     7/14: $0\decodeStage_mmuRsp_allowWrite[0:0]
     8/14: $0\decodeStage_mmuRsp_allowRead[0:0]
     9/14: $0\decodeStage_mmuRsp_isPaging[0:0]
    10/14: $0\decodeStage_mmuRsp_isIoAccess[0:0]
    11/14: $0\decodeStage_mmuRsp_physicalAddress[31:0]
    12/14: $0\io_cpu_fetch_data_regNextWhen[31:0]
    13/14: $0\lineLoader_flushCounter[7:0]
    14/14: $0\lineLoader_address[31:0]
Creating decoders for process `\InstructionCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6205$4850'.
     1/5: $0\lineLoader_wordIndex[2:0]
     2/5: $0\lineLoader_cmdSent[0:0]
     3/5: $0\lineLoader_flushPending[0:0]
     4/5: $0\lineLoader_hadError[0:0]
     5/5: $0\lineLoader_valid[0:0]
Creating decoders for process `\InstructionCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6159$4821'.
     1/1: $1\lineLoader_wayToAllocate_willIncrement[0:0]
Creating decoders for process `\InstructionCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6138$4810'.
     1/3: $3\io_cpu_prefetch_haltIt[0:0]
     2/3: $2\io_cpu_prefetch_haltIt[0:0]
     3/3: $1\io_cpu_prefetch_haltIt[0:0]
Creating decoders for process `\InstructionCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6129$4809'.
     1/2: $2\lineLoader_fire[0:0]
     2/2: $1\lineLoader_fire[0:0]
Creating decoders for process `\InstructionCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6122$4808'.
     1/1: $1\_zz_2[0:0]
Creating decoders for process `\InstructionCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6115$4807'.
     1/1: $1\_zz_1[0:0]
Creating decoders for process `\InstructionCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6109$4805'.
     1/1: $0\_zz_ways_0_tags_port1[21:0]
Creating decoders for process `\InstructionCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6103$4798'.
     1/3: $1$memwr$\ways_0_tags$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6105$4788_EN[21:0]$4804
     2/3: $1$memwr$\ways_0_tags$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6105$4788_DATA[21:0]$4803
     3/3: $1$memwr$\ways_0_tags$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6105$4788_ADDR[6:0]$4802
Creating decoders for process `\InstructionCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6097$4796'.
     1/1: $0\_zz_banks_0_port1[31:0]
Creating decoders for process `\InstructionCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6091$4789'.
     1/3: $1$memwr$\banks_0$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6093$4787_EN[31:0]$4795
     2/3: $1$memwr$\banks_0$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6093$4787_DATA[31:0]$4794
     3/3: $1$memwr$\banks_0$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6093$4787_ADDR[9:0]$4793
Creating decoders for process `\DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5911$4772'.
     1/10: $0\stageB_flusher_counter[7:0] [7]
     2/10: $0\stageB_flusher_counter[7:0] [6:0]
     3/10: $0\stageB_flusher_start[0:0]
     4/10: $0\loader_killReg[0:0]
     5/10: $0\loader_error[0:0]
     6/10: $0\loader_waysAllocator[0:0]
     7/10: $0\loader_valid[0:0]
     8/10: $0\loader_counter_value[2:0]
     9/10: $0\stageB_flusher_waitDone[0:0]
    10/10: $0\memCmdSent[0:0]
Creating decoders for process `\DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5848$4764'.
     1/27: $0\stageB_mask[3:0]
     2/27: $0\stageB_waysHitsBeforeInvalidate[0:0]
     3/27: $0\stageB_unaligned[0:0]
     4/27: $0\stageB_dataColisions[0:0]
     5/27: $0\stageB_wayInvalidate[0:0]
     6/27: $0\stageB_dataReadRsp_0[31:0]
     7/27: $0\stageB_tagsReadRsp_0_address[19:0]
     8/27: $0\stageB_tagsReadRsp_0_error[0:0]
     9/27: $0\stageB_tagsReadRsp_0_valid[0:0]
    10/27: $0\stageB_mmuRsp_bypassTranslation[0:0]
    11/27: $0\stageB_mmuRsp_refilling[0:0]
    12/27: $0\stageB_mmuRsp_exception[0:0]
    13/27: $0\stageB_mmuRsp_allowExecute[0:0]
    14/27: $0\stageB_mmuRsp_allowWrite[0:0]
    15/27: $0\stageB_mmuRsp_allowRead[0:0]
    16/27: $0\stageB_mmuRsp_isPaging[0:0]
    17/27: $0\stageB_mmuRsp_isIoAccess[0:0]
    18/27: $0\stageB_mmuRsp_physicalAddress[31:0]
    19/27: $0\stageB_request_totalyConsistent[0:0]
    20/27: $0\stageB_request_size[1:0]
    21/27: $0\stageB_request_wr[0:0]
    22/27: $0\stage0_dataColisions_regNextWhen[0:0]
    23/27: $0\stageA_wayInvalidate[0:0]
    24/27: $0\stageA_mask[3:0]
    25/27: $0\stageA_request_totalyConsistent[0:0]
    26/27: $0\stageA_request_size[1:0]
    27/27: $0\stageA_request_wr[0:0]
Creating decoders for process `\DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5834$4756'.
     1/1: $1\loader_counter_valueNext[2:0]
Creating decoders for process `\DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5824$4753'.
     1/1: $1\loader_counter_willIncrement[0:0]
Creating decoders for process `\DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5814$4746'.
     1/1: $1\io_cpu_writeBack_data[31:0]
Creating decoders for process `\DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5793$4725'.
     1/4: $4\io_mem_cmd_payload_size[2:0]
     2/4: $3\io_mem_cmd_payload_size[2:0]
     3/4: $2\io_mem_cmd_payload_size[2:0]
     4/4: $1\io_mem_cmd_payload_size[2:0]
Creating decoders for process `\DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5777$4721'.
     1/4: $4\io_mem_cmd_payload_wr[0:0]
     2/4: $3\io_mem_cmd_payload_wr[0:0]
     3/4: $2\io_mem_cmd_payload_wr[0:0]
     4/4: $1\io_mem_cmd_payload_wr[0:0]
Creating decoders for process `\DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5763$4717'.
     1/4: $4\io_mem_cmd_payload_address[4:0]
     2/4: $3\io_mem_cmd_payload_address[4:0]
     3/4: $2\io_mem_cmd_payload_address[4:0]
     4/4: $1\io_mem_cmd_payload_address[4:0]
Creating decoders for process `\DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5739$4714'.
     1/7: $7\io_mem_cmd_valid[0:0]
     2/7: $6\io_mem_cmd_valid[0:0]
     3/7: $5\io_mem_cmd_valid[0:0]
     4/7: $4\io_mem_cmd_valid[0:0]
     5/7: $3\io_mem_cmd_valid[0:0]
     6/7: $2\io_mem_cmd_valid[0:0]
     7/7: $1\io_mem_cmd_valid[0:0]
Creating decoders for process `\DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5727$4702'.
     1/1: $1\io_cpu_writeBack_accessError[0:0]
Creating decoders for process `\DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5706$4699'.
     1/7: $7\io_cpu_redo[0:0]
     2/7: $6\io_cpu_redo[0:0]
     3/7: $5\io_cpu_redo[0:0]
     4/7: $4\io_cpu_redo[0:0]
     5/7: $3\io_cpu_redo[0:0]
     6/7: $2\io_cpu_redo[0:0]
     7/7: $1\io_cpu_redo[0:0]
Creating decoders for process `\DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5690$4686'.
     1/4: $4\stageB_cpuWriteToCache[0:0]
     2/4: $3\stageB_cpuWriteToCache[0:0]
     3/4: $2\stageB_cpuWriteToCache[0:0]
     4/4: $1\stageB_cpuWriteToCache[0:0]
Creating decoders for process `\DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5659$4681'.
     1/7: $7\io_cpu_writeBack_haltIt[0:0]
     2/7: $6\io_cpu_writeBack_haltIt[0:0]
     3/7: $5\io_cpu_writeBack_haltIt[0:0]
     4/7: $4\io_cpu_writeBack_haltIt[0:0]
     5/7: $3\io_cpu_writeBack_haltIt[0:0]
     6/7: $2\io_cpu_writeBack_haltIt[0:0]
     7/7: $1\io_cpu_writeBack_haltIt[0:0]
Creating decoders for process `\DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5640$4677'.
     1/6: $6\stageB_loaderValid[0:0]
     2/6: $5\stageB_loaderValid[0:0]
     3/6: $4\stageB_loaderValid[0:0]
     4/6: $3\stageB_loaderValid[0:0]
     5/6: $2\stageB_loaderValid[0:0]
     6/6: $1\stageB_loaderValid[0:0]
Creating decoders for process `\DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5621$4663'.
     1/1: $1\stageB_mmuRspFreeze[0:0]
Creating decoders for process `\DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5589$4641'.
     1/1: $1\_zz_stage0_mask[3:0]
Creating decoders for process `\DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5578$4638'.
     1/1: $1\io_cpu_execute_haltIt[0:0]
Creating decoders for process `\DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5564$4635'.
     1/3: $3\dataWriteCmd_payload_mask[3:0]
     2/3: $2\dataWriteCmd_payload_mask[3:0]
     3/3: $1\dataWriteCmd_payload_mask[3:0]
Creating decoders for process `\DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5554$4634'.
     1/2: $2\dataWriteCmd_payload_data[31:0]
     2/2: $1\dataWriteCmd_payload_data[31:0]
Creating decoders for process `\DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5544$4633'.
     1/2: $2\dataWriteCmd_payload_address[9:0]
     2/2: $1\dataWriteCmd_payload_address[9:0]
Creating decoders for process `\DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5534$4632'.
     1/2: $2\dataWriteCmd_payload_way[0:0]
     2/2: $1\dataWriteCmd_payload_way[0:0]
Creating decoders for process `\DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5519$4631'.
     1/4: $4\dataWriteCmd_valid[0:0]
     2/4: $3\dataWriteCmd_valid[0:0]
     3/4: $2\dataWriteCmd_valid[0:0]
     4/4: $1\dataWriteCmd_valid[0:0]
Creating decoders for process `\DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5512$4630'.
     1/1: $1\tagsWriteCmd_payload_data_address[19:0]
Creating decoders for process `\DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5505$4627'.
     1/1: $1\tagsWriteCmd_payload_data_error[0:0]
Creating decoders for process `\DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5495$4624'.
     1/2: $2\tagsWriteCmd_payload_data_valid[0:0]
     2/2: $1\tagsWriteCmd_payload_data_valid[0:0]
Creating decoders for process `\DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5485$4623'.
     1/2: $2\tagsWriteCmd_payload_address[6:0]
     2/2: $1\tagsWriteCmd_payload_address[6:0]
Creating decoders for process `\DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5475$4622'.
     1/2: $2\tagsWriteCmd_payload_way[0:0]
     2/2: $1\tagsWriteCmd_payload_way[0:0]
Creating decoders for process `\DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5462$4621'.
     1/3: $3\tagsWriteCmd_valid[0:0]
     2/3: $2\tagsWriteCmd_valid[0:0]
     3/3: $1\tagsWriteCmd_valid[0:0]
Creating decoders for process `\DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5455$4620'.
     1/1: $1\dataReadCmd_payload[9:0]
Creating decoders for process `\DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5448$4619'.
     1/1: $1\dataReadCmd_valid[0:0]
Creating decoders for process `\DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5441$4618'.
     1/1: $1\tagsReadCmd_payload[6:0]
Creating decoders for process `\DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5434$4617'.
     1/1: $1\tagsReadCmd_valid[0:0]
Creating decoders for process `\DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5416$4610'.
     1/1: $1\_zz_2[0:0]
Creating decoders for process `\DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5409$4609'.
     1/1: $1\_zz_1[0:0]
Creating decoders for process `\DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5394$4580'.
     1/12: $1$memwr$\ways_0_data_symbol3$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5405$4562_EN[7:0]$4608
     2/12: $1$memwr$\ways_0_data_symbol3$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5405$4562_DATA[7:0]$4607
     3/12: $1$memwr$\ways_0_data_symbol3$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5405$4562_ADDR[9:0]$4606
     4/12: $1$memwr$\ways_0_data_symbol2$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5402$4561_EN[7:0]$4604
     5/12: $1$memwr$\ways_0_data_symbol2$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5402$4561_DATA[7:0]$4603
     6/12: $1$memwr$\ways_0_data_symbol2$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5402$4561_ADDR[9:0]$4602
     7/12: $1$memwr$\ways_0_data_symbol1$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5399$4560_EN[7:0]$4600
     8/12: $1$memwr$\ways_0_data_symbol1$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5399$4560_DATA[7:0]$4599
     9/12: $1$memwr$\ways_0_data_symbol1$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5399$4560_ADDR[9:0]$4598
    10/12: $1$memwr$\ways_0_data_symbol0$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5396$4559_EN[7:0]$4596
    11/12: $1$memwr$\ways_0_data_symbol0$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5396$4559_DATA[7:0]$4595
    12/12: $1$memwr$\ways_0_data_symbol0$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5396$4559_ADDR[9:0]$4594
Creating decoders for process `\DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5385$4575'.
     1/4: $0\_zz_ways_0_datasymbol_read_3[7:0]
     2/4: $0\_zz_ways_0_datasymbol_read_2[7:0]
     3/4: $0\_zz_ways_0_datasymbol_read_1[7:0]
     4/4: $0\_zz_ways_0_datasymbol_read[7:0]
Creating decoders for process `\DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5382$4574'.
Creating decoders for process `\DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5376$4567'.
     1/3: $1$memwr$\ways_0_tags$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5378$4558_EN[21:0]$4573
     2/3: $1$memwr$\ways_0_tags$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5378$4558_DATA[21:0]$4572
     3/3: $1$memwr$\ways_0_tags$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5378$4558_ADDR[6:0]$4571
Creating decoders for process `\DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5370$4565'.
     1/1: $0\_zz_ways_0_tags_port0[21:0]
Creating decoders for process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4529'.
     1/108: $0\memory_DivPlugin_rs1[32:0] [32]
     2/108: $0\memory_DivPlugin_accumulator[64:0] [31:0]
     3/108: $0\memory_DivPlugin_accumulator[64:0] [64:32]
     4/108: $0\execute_CsrPlugin_csr_4032[0:0]
     5/108: $0\execute_CsrPlugin_csr_3008[0:0]
     6/108: $0\execute_CsrPlugin_csr_835[0:0]
     7/108: $0\execute_CsrPlugin_csr_834[0:0]
     8/108: $0\execute_CsrPlugin_csr_833[0:0]
     9/108: $0\execute_CsrPlugin_csr_773[0:0]
    10/108: $0\execute_CsrPlugin_csr_772[0:0]
    11/108: $0\execute_CsrPlugin_csr_836[0:0]
    12/108: $0\execute_CsrPlugin_csr_768[0:0]
    13/108: $0\execute_CsrPlugin_csr_3264[0:0]
    14/108: $0\memory_to_writeBack_MUL_LOW[51:0]
    15/108: $0\memory_to_writeBack_MUL_HH[33:0]
    16/108: $0\execute_to_memory_MUL_HH[33:0]
    17/108: $0\execute_to_memory_MUL_HL[33:0]
    18/108: $0\execute_to_memory_MUL_LH[33:0]
    19/108: $0\execute_to_memory_MUL_LL[31:0]
    20/108: $0\execute_to_memory_BRANCH_CALC[31:0]
    21/108: $0\execute_to_memory_BRANCH_DO[0:0]
    22/108: $0\execute_to_memory_SHIFT_RIGHT[31:0]
    23/108: $0\memory_to_writeBack_REGFILE_WRITE_DATA[31:0]
    24/108: $0\execute_to_memory_REGFILE_WRITE_DATA[31:0]
    25/108: $0\memory_to_writeBack_MEMORY_STORE_DATA_RF[31:0]
    26/108: $0\execute_to_memory_MEMORY_STORE_DATA_RF[31:0]
    27/108: $0\decode_to_execute_CSR_READ_OPCODE[0:0]
    28/108: $0\decode_to_execute_CSR_WRITE_OPCODE[0:0]
    29/108: $0\decode_to_execute_PREDICTION_HAD_BRANCHED2[0:0]
    30/108: $0\decode_to_execute_SRC2_FORCE_ZERO[0:0]
    31/108: $0\decode_to_execute_RS2[31:0]
    32/108: $0\decode_to_execute_RS1[31:0]
    33/108: $0\decode_to_execute_IS_RS2_SIGNED[0:0]
    34/108: $0\decode_to_execute_IS_RS1_SIGNED[0:0]
    35/108: $0\execute_to_memory_IS_DIV[0:0]
    36/108: $0\decode_to_execute_IS_DIV[0:0]
    37/108: $0\memory_to_writeBack_IS_MUL[0:0]
    38/108: $0\execute_to_memory_IS_MUL[0:0]
    39/108: $0\decode_to_execute_IS_MUL[0:0]
    40/108: $0\memory_to_writeBack_ENV_CTRL[1:0]
    41/108: $0\execute_to_memory_ENV_CTRL[1:0]
    42/108: $0\decode_to_execute_ENV_CTRL[1:0]
    43/108: $0\decode_to_execute_IS_CSR[0:0]
    44/108: $0\decode_to_execute_BRANCH_CTRL[1:0]
    45/108: $0\execute_to_memory_SHIFT_CTRL[1:0]
    46/108: $0\decode_to_execute_SHIFT_CTRL[1:0]
    47/108: $0\decode_to_execute_ALU_BITWISE_CTRL[1:0]
    48/108: $0\decode_to_execute_SRC_LESS_UNSIGNED[0:0]
    49/108: $0\decode_to_execute_MEMORY_MANAGMENT[0:0]
    50/108: $0\memory_to_writeBack_MEMORY_WR[0:0]
    51/108: $0\execute_to_memory_MEMORY_WR[0:0]
    52/108: $0\decode_to_execute_MEMORY_WR[0:0]
    53/108: $0\execute_to_memory_BYPASSABLE_MEMORY_STAGE[0:0]
    54/108: $0\decode_to_execute_BYPASSABLE_MEMORY_STAGE[0:0]
    55/108: $0\decode_to_execute_BYPASSABLE_EXECUTE_STAGE[0:0]
    56/108: $0\memory_to_writeBack_REGFILE_WRITE_VALID[0:0]
    57/108: $0\execute_to_memory_REGFILE_WRITE_VALID[0:0]
    58/108: $0\decode_to_execute_REGFILE_WRITE_VALID[0:0]
    59/108: $0\decode_to_execute_SRC2_CTRL[1:0]
    60/108: $0\decode_to_execute_ALU_CTRL[1:0]
    61/108: $0\memory_to_writeBack_MEMORY_ENABLE[0:0]
    62/108: $0\execute_to_memory_MEMORY_ENABLE[0:0]
    63/108: $0\decode_to_execute_MEMORY_ENABLE[0:0]
    64/108: $0\decode_to_execute_SRC_USE_SUB_LESS[0:0]
    65/108: $0\decode_to_execute_SRC1_CTRL[1:0]
    66/108: $0\decode_to_execute_MEMORY_FORCE_CONSTISTENCY[0:0]
    67/108: $0\memory_to_writeBack_FORMAL_PC_NEXT[31:0]
    68/108: $0\execute_to_memory_FORMAL_PC_NEXT[31:0]
    69/108: $0\decode_to_execute_FORMAL_PC_NEXT[31:0]
    70/108: $0\memory_to_writeBack_INSTRUCTION[31:0]
    71/108: $0\execute_to_memory_INSTRUCTION[31:0]
    72/108: $0\decode_to_execute_INSTRUCTION[31:0]
    73/108: $0\memory_to_writeBack_PC[31:0]
    74/108: $0\execute_to_memory_PC[31:0]
    75/108: $0\decode_to_execute_PC[31:0]
    76/108: $0\memory_DivPlugin_div_result[31:0]
    77/108: $0\memory_DivPlugin_div_done[0:0]
    78/108: $0\memory_DivPlugin_div_needRevert[0:0]
    79/108: $0\memory_DivPlugin_rs1[32:0] [31:0]
    80/108: $0\memory_DivPlugin_rs2[31:0]
    81/108: $0\CsrPlugin_mip_MSIP[0:0]
    82/108: $0\CsrPlugin_interrupt_targetPrivilege[1:0]
    83/108: $0\CsrPlugin_interrupt_code[3:0]
    84/108: $0\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31:0]
    85/108: $0\CsrPlugin_exceptionPortCtrl_exceptionContext_code[3:0]
    86/108: $0\CsrPlugin_mtval[31:0]
    87/108: $0\CsrPlugin_mcause_exceptionCode[3:0]
    88/108: $0\CsrPlugin_mcause_interrupt[0:0]
    89/108: $0\CsrPlugin_mepc[31:0]
    90/108: $0\CsrPlugin_mtvec_base[29:0]
    91/108: $0\CsrPlugin_mtvec_mode[1:0]
    92/108: $0\dataCache_1_io_mem_cmd_s2mPipe_rData_last[0:0]
    93/108: $0\dataCache_1_io_mem_cmd_s2mPipe_rData_size[2:0]
    94/108: $0\dataCache_1_io_mem_cmd_s2mPipe_rData_mask[3:0]
    95/108: $0\dataCache_1_io_mem_cmd_s2mPipe_rData_data[31:0]
    96/108: $0\dataCache_1_io_mem_cmd_s2mPipe_rData_address[31:0]
    97/108: $0\dataCache_1_io_mem_cmd_s2mPipe_rData_uncached[0:0]
    98/108: $0\dataCache_1_io_mem_cmd_s2mPipe_rData_wr[0:0]
    99/108: $0\dataCache_1_io_mem_cmd_rData_last[0:0]
   100/108: $0\dataCache_1_io_mem_cmd_rData_size[2:0]
   101/108: $0\dataCache_1_io_mem_cmd_rData_mask[3:0]
   102/108: $0\dataCache_1_io_mem_cmd_rData_data[31:0]
   103/108: $0\dataCache_1_io_mem_cmd_rData_address[31:0]
   104/108: $0\dataCache_1_io_mem_cmd_rData_uncached[0:0]
   105/108: $0\dataCache_1_io_mem_cmd_rData_wr[0:0]
   106/108: $0\IBusCachedPlugin_s2_tightlyCoupledHit[0:0]
   107/108: $0\IBusCachedPlugin_s1_tightlyCoupledHit[0:0]
   108/108: $0\_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4526$4506'.
     1/44: $0\_zz_dBus_rsp_valid[0:0]
     2/44: $0\_zz_iBus_rsp_valid[0:0]
     3/44: $0\memory_DivPlugin_div_counter_value[5:0]
     4/44: $0\execute_CsrPlugin_wfiWake[0:0]
     5/44: $0\CsrPlugin_hadException[0:0]
     6/44: $0\CsrPlugin_interrupt_valid[0:0]
     7/44: $0\CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack[0:0]
     8/44: $0\CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory[0:0]
     9/44: $0\CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute[0:0]
    10/44: $0\CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode[0:0]
    11/44: $0\CsrPlugin_mcycle[63:0]
    12/44: $0\HazardSimplePlugin_writeBackBuffer_valid[0:0]
    13/44: $0\_zz_7[0:0]
    14/44: $0\IBusCachedPlugin_fetchPc_booted[0:0]
    15/44: $0\_zz_dBus_cmd_ready[2:0]
    16/44: $0\_zz_iBusWishbone_ADR[2:0]
    17/44: $0\_zz_CsrPlugin_csrMapping_readDataInit[31:0]
    18/44: $0\CsrPlugin_pipelineLiberator_pcValids_2[0:0]
    19/44: $0\CsrPlugin_pipelineLiberator_pcValids_1[0:0]
    20/44: $0\CsrPlugin_pipelineLiberator_pcValids_0[0:0]
    21/44: $0\CsrPlugin_minstret[63:0]
    22/44: $0\CsrPlugin_mie_MSIE[0:0]
    23/44: $0\CsrPlugin_mie_MTIE[0:0]
    24/44: $0\CsrPlugin_mie_MEIE[0:0]
    25/44: $0\CsrPlugin_mstatus_MPP[1:0]
    26/44: $0\CsrPlugin_mstatus_MPIE[0:0]
    27/44: $0\CsrPlugin_mstatus_MIE[0:0]
    28/44: $0\DBusCachedPlugin_rspCounter[31:0]
    29/44: $0\dataCache_1_io_mem_cmd_s2mPipe_rValid[0:0]
    30/44: $0\dataCache_1_io_mem_cmd_rValid[0:0]
    31/44: $0\IBusCachedPlugin_rspCounter[31:0]
    32/44: $0\IBusCachedPlugin_injector_nextPcCalc_valids_4[0:0]
    33/44: $0\IBusCachedPlugin_injector_nextPcCalc_valids_3[0:0]
    34/44: $0\IBusCachedPlugin_injector_nextPcCalc_valids_2[0:0]
    35/44: $0\IBusCachedPlugin_injector_nextPcCalc_valids_1[0:0]
    36/44: $0\IBusCachedPlugin_injector_nextPcCalc_valids_0[0:0]
    37/44: $0\_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid[0:0]
    38/44: $0\_zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2[0:0]
    39/44: $0\IBusCachedPlugin_fetchPc_inc[0:0]
    40/44: $0\IBusCachedPlugin_fetchPc_correctionReg[0:0]
    41/44: $0\IBusCachedPlugin_fetchPc_pcReg[31:0]
    42/44: $0\writeBack_arbitration_isValid[0:0]
    43/44: $0\memory_arbitration_isValid[0:0]
    44/44: $0\execute_arbitration_isValid[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4497$4490'.
     1/1: $1\iBusWishbone_STB[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4490$4489'.
     1/1: $1\iBusWishbone_CYC[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4474$4474'.
     1/1: $1\_zz_CsrPlugin_csrMapping_readDataInit_10[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4467$4473'.
     1/1: $1\_zz_CsrPlugin_csrMapping_readDataInit_9[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4460$4472'.
     1/1: $1\_zz_CsrPlugin_csrMapping_readDataInit_8[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4452$4471'.
     1/2: $1\_zz_CsrPlugin_csrMapping_readDataInit_7[3:0]
     2/2: $2\_zz_CsrPlugin_csrMapping_readDataInit_7[31:31]
Creating decoders for process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4445$4470'.
     1/1: $1\_zz_CsrPlugin_csrMapping_readDataInit_6[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4436$4469'.
     1/3: $1\_zz_CsrPlugin_csrMapping_readDataInit_5[3:3]
     2/3: $2\_zz_CsrPlugin_csrMapping_readDataInit_5[7:7]
     3/3: $3\_zz_CsrPlugin_csrMapping_readDataInit_5[11:11]
Creating decoders for process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4427$4468'.
     1/3: $1\_zz_CsrPlugin_csrMapping_readDataInit_4[3:3]
     2/3: $2\_zz_CsrPlugin_csrMapping_readDataInit_4[7:7]
     3/3: $3\_zz_CsrPlugin_csrMapping_readDataInit_4[11:11]
Creating decoders for process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4418$4467'.
     1/3: $3\_zz_CsrPlugin_csrMapping_readDataInit_3[12:11]
     2/3: $1\_zz_CsrPlugin_csrMapping_readDataInit_3[3:3]
     3/3: $2\_zz_CsrPlugin_csrMapping_readDataInit_3[7:7]
Creating decoders for process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4409$4466'.
     1/2: $2\_zz_CsrPlugin_csrMapping_readDataInit_2[25:20]
     2/2: $1\_zz_CsrPlugin_csrMapping_readDataInit_2[12:0]
Creating decoders for process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4277$4320'.
Creating decoders for process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4251$4300'.
     1/2: $2\memory_DivPlugin_div_counter_valueNext[5:0]
     2/2: $1\memory_DivPlugin_div_counter_valueNext[5:0]
Creating decoders for process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4242$4297'.
     1/1: $1\memory_DivPlugin_div_counter_willClear[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4233$4296'.
     1/2: $2\memory_DivPlugin_div_counter_willIncrement[0:0]
     2/2: $1\memory_DivPlugin_div_counter_willIncrement[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4209$4291'.
     1/1: $1\execute_MulPlugin_bSigned[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4195$4290'.
     1/1: $1\execute_MulPlugin_aSigned[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4177$4282'.
     1/1: $1\_zz_CsrPlugin_csrMapping_writeDataSignal[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4165$4274'.
     1/1: $1\execute_CsrPlugin_readInstruction[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4158$4271'.
     1/1: $1\execute_CsrPlugin_writeInstruction[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4140$4265'.
     1/2: $2\CsrPlugin_selfException_payload_code[3:0]
     2/2: $1\CsrPlugin_selfException_payload_code[3:0]
Creating decoders for process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4133$4264'.
     1/1: $1\CsrPlugin_selfException_valid[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4124$4263'.
     1/2: $2\execute_CsrPlugin_illegalInstruction[0:0]
     2/2: $1\execute_CsrPlugin_illegalInstruction[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4071$4262'.
     1/18: $18\execute_CsrPlugin_illegalAccess[0:0]
     2/18: $17\execute_CsrPlugin_illegalAccess[0:0]
     3/18: $16\execute_CsrPlugin_illegalAccess[0:0]
     4/18: $15\execute_CsrPlugin_illegalAccess[0:0]
     5/18: $14\execute_CsrPlugin_illegalAccess[0:0]
     6/18: $13\execute_CsrPlugin_illegalAccess[0:0]
     7/18: $12\execute_CsrPlugin_illegalAccess[0:0]
     8/18: $11\execute_CsrPlugin_illegalAccess[0:0]
     9/18: $10\execute_CsrPlugin_illegalAccess[0:0]
    10/18: $9\execute_CsrPlugin_illegalAccess[0:0]
    11/18: $8\execute_CsrPlugin_illegalAccess[0:0]
    12/18: $7\execute_CsrPlugin_illegalAccess[0:0]
    13/18: $6\execute_CsrPlugin_illegalAccess[0:0]
    14/18: $5\execute_CsrPlugin_illegalAccess[0:0]
    15/18: $4\execute_CsrPlugin_illegalAccess[0:0]
    16/18: $3\execute_CsrPlugin_illegalAccess[0:0]
    17/18: $2\execute_CsrPlugin_illegalAccess[0:0]
    18/18: $1\execute_CsrPlugin_illegalAccess[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4054$4249'.
     1/1: $1\CsrPlugin_xtvec_base[29:0]
Creating decoders for process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4043$4248'.
     1/1: $1\CsrPlugin_xtvec_mode[1:0]
Creating decoders for process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4036$4247'.
     1/1: $1\CsrPlugin_trapCause[3:0]
Creating decoders for process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4029$4246'.
     1/1: $1\CsrPlugin_targetPrivilege[1:0]
Creating decoders for process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4017$4242'.
     1/2: $2\CsrPlugin_pipelineLiberator_done[0:0]
     2/2: $1\CsrPlugin_pipelineLiberator_done[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3987$4220'.
     1/2: $2\CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack[0:0]
     2/2: $1\CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3977$4219'.
     1/2: $2\CsrPlugin_exceptionPortCtrl_exceptionValids_memory[0:0]
     2/2: $1\CsrPlugin_exceptionPortCtrl_exceptionValids_memory[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3967$4218'.
     1/2: $2\CsrPlugin_exceptionPortCtrl_exceptionValids_execute[0:0]
     2/2: $1\CsrPlugin_exceptionPortCtrl_exceptionValids_execute[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3957$4217'.
     1/2: $2\CsrPlugin_exceptionPortCtrl_exceptionValids_decode[0:0]
     2/2: $1\CsrPlugin_exceptionPortCtrl_exceptionValids_decode[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3941$4211'.
     1/1: $1\CsrPlugin_privilege[1:0]
Creating decoders for process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3912$4205'.
Creating decoders for process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3897$4204'.
Creating decoders for process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3882$4201'.
     1/2: $2\execute_BranchPlugin_branch_src2[31:0]
     2/2: $1\execute_BranchPlugin_branch_src2[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3859$4200'.
Creating decoders for process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3847$4199'.
     1/1: $1\execute_BranchPlugin_branch_src1[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3832$4196'.
     1/1: $1\_zz_execute_BranchPlugin_missAlignedTarget_6[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3810$4195'.
Creating decoders for process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3795$4194'.
Creating decoders for process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3771$4193'.
Creating decoders for process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3753$4192'.
     1/1: $1\_zz_execute_BRANCH_COND_RESULT_1[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3736$4189'.
     1/1: $1\_zz_execute_BRANCH_COND_RESULT[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3682$4162'.
     1/10: $10\HazardSimplePlugin_src1Hazard[0:0]
     2/10: $9\HazardSimplePlugin_src1Hazard[0:0]
     3/10: $8\HazardSimplePlugin_src1Hazard[0:0]
     4/10: $7\HazardSimplePlugin_src1Hazard[0:0]
     5/10: $6\HazardSimplePlugin_src1Hazard[0:0]
     6/10: $5\HazardSimplePlugin_src1Hazard[0:0]
     7/10: $4\HazardSimplePlugin_src1Hazard[0:0]
     8/10: $3\HazardSimplePlugin_src1Hazard[0:0]
     9/10: $2\HazardSimplePlugin_src1Hazard[0:0]
    10/10: $1\HazardSimplePlugin_src1Hazard[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3654$4161'.
     1/10: $10\HazardSimplePlugin_src0Hazard[0:0]
     2/10: $9\HazardSimplePlugin_src0Hazard[0:0]
     3/10: $8\HazardSimplePlugin_src0Hazard[0:0]
     4/10: $7\HazardSimplePlugin_src0Hazard[0:0]
     5/10: $6\HazardSimplePlugin_src0Hazard[0:0]
     6/10: $5\HazardSimplePlugin_src0Hazard[0:0]
     7/10: $4\HazardSimplePlugin_src0Hazard[0:0]
     8/10: $3\HazardSimplePlugin_src0Hazard[0:0]
     9/10: $2\HazardSimplePlugin_src0Hazard[0:0]
    10/10: $1\HazardSimplePlugin_src0Hazard[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3619$4160'.
Creating decoders for process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3583$4157'.
Creating decoders for process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3574$4153'.
     1/1: $1\execute_SrcPlugin_addSub[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3557$4152'.
     1/1: $1\_zz_execute_SRC2_5[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3534$4151'.
Creating decoders for process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3510$4150'.
Creating decoders for process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3492$4149'.
     1/1: $1\_zz_execute_SRC1[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3478$4148'.
     1/1: $1\_zz_execute_REGFILE_WRITE_DATA[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3464$4144'.
     1/1: $1\execute_IntAluPlugin_bitwise[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3457$4143'.
     1/1: $1\lastStageRegFileWrite_payload_data[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3450$4142'.
     1/1: $1\lastStageRegFileWrite_payload_address[4:0]
Creating decoders for process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3443$4140'.
     1/1: $1\lastStageRegFileWrite_valid[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3382$4119'.
     1/1: $1\writeBack_DBusCachedPlugin_rspFormated[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3362$4118'.
Creating decoders for process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3333$4115'.
Creating decoders for process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3323$4112'.
Creating decoders for process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3302$4108'.
     1/4: $4\DBusCachedPlugin_exceptionBus_payload_code[3:0]
     2/4: $3\DBusCachedPlugin_exceptionBus_payload_code[3:0]
     3/4: $2\DBusCachedPlugin_exceptionBus_payload_code[3:0]
     4/4: $1\DBusCachedPlugin_exceptionBus_payload_code[3:0]
Creating decoders for process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3283$4107'.
     1/5: $5\DBusCachedPlugin_exceptionBus_valid[0:0]
     2/5: $4\DBusCachedPlugin_exceptionBus_valid[0:0]
     3/5: $3\DBusCachedPlugin_exceptionBus_valid[0:0]
     4/5: $2\DBusCachedPlugin_exceptionBus_valid[0:0]
     5/5: $1\DBusCachedPlugin_exceptionBus_valid[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3273$4106'.
     1/2: $2\DBusCachedPlugin_redoBranch_valid[0:0]
     2/2: $1\DBusCachedPlugin_redoBranch_valid[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3263$4103'.
     1/1: $1\dataCache_1_io_cpu_writeBack_isValid[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3255$4100'.
     1/1: $1\dataCache_1_io_cpu_memory_mmuRsp_isIoAccess[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3228$4090'.
     1/1: $1\_zz_execute_MEMORY_STORE_DATA_RF[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3199$4085'.
     1/1: $1\dataCache_1_io_mem_cmd_s2mPipe_ready[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3169$4061'.
     1/2: $2\IBusCachedPlugin_decodeExceptionPort_payload_code[3:0]
     2/2: $1\IBusCachedPlugin_decodeExceptionPort_payload_code[3:0]
Creating decoders for process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3159$4060'.
     1/2: $2\IBusCachedPlugin_decodeExceptionPort_valid[0:0]
     2/2: $1\IBusCachedPlugin_decodeExceptionPort_valid[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3152$4057'.
     1/1: $1\IBusCachedPlugin_cache_io_cpu_fill_valid[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3142$4056'.
     1/2: $2\IBusCachedPlugin_rsp_redoFetch[0:0]
     2/2: $1\IBusCachedPlugin_rsp_redoFetch[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3122$4044'.
Creating decoders for process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3098$4040'.
Creating decoders for process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3083$4039'.
Creating decoders for process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3070$4037'.
     1/1: $1\_zz_6[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3048$4036'.
Creating decoders for process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3033$4035'.
Creating decoders for process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3025$4030'.
     1/1: $1\IBusCachedPlugin_decodePrediction_cmd_hadBranch[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3003$4029'.
Creating decoders for process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2995$4028'.
     1/1: $1\decode_arbitration_isValid[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2976$4017'.
     1/1: $1\IBusCachedPlugin_iBusRsp_readyForError[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2951$4003'.
     1/1: $1\IBusCachedPlugin_iBusRsp_stages_2_halt[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2940$3999'.
     1/1: $1\IBusCachedPlugin_iBusRsp_stages_1_halt[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2929$3995'.
     1/1: $1\IBusCachedPlugin_iBusRsp_stages_0_halt[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2919$3994'.
     1/1: $1\IBusCachedPlugin_iBusRsp_redoFetch[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2906$3988'.
     1/2: $2\IBusCachedPlugin_fetchPc_flushed[0:0]
     2/2: $1\IBusCachedPlugin_fetchPc_flushed[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2894$3986'.
     1/2: $2\IBusCachedPlugin_fetchPc_pc[31:0]
     2/2: $1\IBusCachedPlugin_fetchPc_pc[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2884$3981'.
     1/1: $1\IBusCachedPlugin_fetchPc_pcRegPropagate[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2872$3978'.
     1/2: $2\IBusCachedPlugin_fetchPc_correction[0:0]
     2/2: $1\IBusCachedPlugin_fetchPc_correction[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2844$3971'.
     1/3: $3\CsrPlugin_jumpInterface_payload[31:0]
     2/3: $2\CsrPlugin_jumpInterface_payload[31:0]
     3/3: $1\CsrPlugin_jumpInterface_payload[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2834$3970'.
     1/2: $2\CsrPlugin_jumpInterface_valid[0:0]
     2/2: $1\CsrPlugin_jumpInterface_valid[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2822$3969'.
     1/1: $1\IBusCachedPlugin_incomingInstruction[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2808$3968'.
     1/3: $3\IBusCachedPlugin_fetcherHalt[0:0]
     2/3: $2\IBusCachedPlugin_fetcherHalt[0:0]
     3/3: $1\IBusCachedPlugin_fetcherHalt[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2788$3967'.
     1/4: $4\writeBack_arbitration_flushNext[0:0]
     2/4: $3\writeBack_arbitration_flushNext[0:0]
     3/4: $2\writeBack_arbitration_flushNext[0:0]
     4/4: $1\writeBack_arbitration_flushNext[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2781$3966'.
     1/1: $1\writeBack_arbitration_flushIt[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2771$3965'.
     1/2: $2\writeBack_arbitration_removeIt[0:0]
     2/2: $1\writeBack_arbitration_removeIt[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2763$3964'.
     1/1: $1\writeBack_arbitration_haltItself[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2753$3963'.
     1/2: $2\memory_arbitration_flushNext[0:0]
     2/2: $1\memory_arbitration_flushNext[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2742$3962'.
     1/2: $2\memory_arbitration_removeIt[0:0]
     2/2: $1\memory_arbitration_removeIt[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2732$3961'.
     1/2: $2\memory_arbitration_haltItself[0:0]
     2/2: $1\memory_arbitration_haltItself[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2725$3960'.
     1/1: $1\execute_arbitration_flushNext[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2714$3959'.
     1/2: $2\execute_arbitration_removeIt[0:0]
     2/2: $1\execute_arbitration_removeIt[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2707$3958'.
     1/1: $1\execute_arbitration_haltByOther[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2695$3957'.
     1/3: $3\execute_arbitration_haltItself[0:0]
     2/3: $2\execute_arbitration_haltItself[0:0]
     3/3: $1\execute_arbitration_haltItself[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2685$3956'.
     1/2: $2\decode_arbitration_flushNext[0:0]
     2/2: $1\decode_arbitration_flushNext[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2674$3955'.
     1/2: $2\decode_arbitration_removeIt[0:0]
     2/2: $1\decode_arbitration_removeIt[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2661$3954'.
     1/3: $3\decode_arbitration_haltByOther[0:0]
     2/3: $2\decode_arbitration_haltByOther[0:0]
     3/3: $1\decode_arbitration_haltByOther[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2654$3953'.
     1/1: $1\decode_arbitration_haltItself[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2644$3952'.
     1/1: $1\_zz_decode_to_execute_FORMAL_PC_NEXT[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2637$3951'.
     1/1: $1\_zz_memory_to_writeBack_FORMAL_PC_NEXT[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2628$3950'.
     1/1: $1\IBusCachedPlugin_rsp_issueDetected_1[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2621$3949'.
     1/1: $1\IBusCachedPlugin_rsp_issueDetected_2[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2614$3948'.
     1/1: $1\IBusCachedPlugin_rsp_issueDetected_3[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2607$3947'.
     1/1: $1\IBusCachedPlugin_rsp_issueDetected_4[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2574$3946'.
     1/3: $3\_zz_decode_RS2_2[31:0]
     2/3: $2\_zz_decode_RS2_2[31:0]
     3/3: $1\_zz_decode_RS2_2[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2566$3935'.
     1/1: $1\decode_REGFILE_WRITE_VALID[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2558$3933'.
     1/1: $1\_zz_1[0:0]
Creating decoders for process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2521$3932'.
     1/3: $3\_zz_decode_RS2_1[31:0]
     2/3: $2\_zz_decode_RS2_1[31:0]
     3/3: $1\_zz_decode_RS2_1[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2490$3931'.
     1/11: $11\decode_RS1[31:0]
     2/11: $10\decode_RS1[31:0]
     3/11: $9\decode_RS1[31:0]
     4/11: $8\decode_RS1[31:0]
     5/11: $7\decode_RS1[31:0]
     6/11: $6\decode_RS1[31:0]
     7/11: $5\decode_RS1[31:0]
     8/11: $4\decode_RS1[31:0]
     9/11: $3\decode_RS1[31:0]
    10/11: $2\decode_RS1[31:0]
    11/11: $1\decode_RS1[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2460$3930'.
     1/11: $11\decode_RS2[31:0]
     2/11: $10\decode_RS2[31:0]
     3/11: $9\decode_RS2[31:0]
     4/11: $8\decode_RS2[31:0]
     5/11: $7\decode_RS2[31:0]
     6/11: $6\decode_RS2[31:0]
     7/11: $5\decode_RS2[31:0]
     8/11: $4\decode_RS2[31:0]
     9/11: $3\decode_RS2[31:0]
    10/11: $2\decode_RS2[31:0]
    11/11: $1\decode_RS2[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2447$3929'.
     1/1: $1\_zz_decode_RS2[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1696$3909'.
     1/1: $1\_zz_writeBack_DBusCachedPlugin_rspShifted_2[7:0]
Creating decoders for process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1687$3908'.
     1/1: $1\_zz_writeBack_DBusCachedPlugin_rspShifted[7:0]
Creating decoders for process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1678$3907'.
     1/1: $1\_zz_IBusCachedPlugin_jump_pcLoad_payload_5[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1565$3900'.
     1/3: $1$memwr$\RegFilePlugin_regFile$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1567$3706_EN[31:0]$3906
     2/3: $1$memwr$\RegFilePlugin_regFile$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1567$3706_DATA[31:0]$3905
     3/3: $1$memwr$\RegFilePlugin_regFile$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1567$3706_ADDR[4:0]$3904
Creating decoders for process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1559$3898'.
     1/1: $0\_zz_RegFilePlugin_regFile_port1[31:0]
Creating decoders for process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1553$3896'.
     1/1: $0\_zz_RegFilePlugin_regFile_port0[31:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2615$3695'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2614$3694'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2613$3693'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2612$3692'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2611$3691'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2610$3690'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2609$3689'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2604$3688'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2600$3687'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2596$3686'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2592$3685'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2588$3684'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2584$3683'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2580$3682'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2576$3681'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2572$3680'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2568$3679'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2564$3678'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2560$3677'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2556$3676'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2552$3675'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2548$3674'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2544$3673'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2540$3672'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2536$3671'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2532$3670'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2528$3669'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2524$3668'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2520$3667'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2516$3666'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2512$3665'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2508$3664'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2504$3663'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2500$3662'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2496$3661'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2492$3660'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2488$3659'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2484$3658'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2480$3657'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2475$3656'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2474$3655'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2473$3654'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2472$3653'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2471$3652'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2470$3651'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2469$3650'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2468$3649'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2467$3648'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2466$3647'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2465$3646'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2464$3645'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2463$3644'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2462$3643'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2461$3642'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2460$3641'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2459$3640'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2458$3639'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2457$3638'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2456$3637'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2455$3636'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2454$3635'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2453$3634'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2452$3633'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2451$3632'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2450$3631'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2449$3630'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2448$3629'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2447$3628'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2446$3627'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2445$3626'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2444$3625'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2443$3624'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2442$3623'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2441$3622'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2440$3621'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2439$3620'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2438$3619'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2437$3618'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2436$3617'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2435$3616'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2434$3615'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2433$3614'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2432$3613'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2431$3612'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2430$3611'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2429$3610'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2428$3609'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2362$3608'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2361$3607'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2360$3606'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2359$3605'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2358$3604'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2357$3603'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2356$3602'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2355$3601'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2354$3600'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2353$3599'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2352$3598'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2351$3597'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2350$3596'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2349$3595'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2348$3594'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2347$3593'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2346$3592'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2345$3591'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2344$3590'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2343$3589'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2342$3588'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2341$3587'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2340$3586'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2339$3585'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2338$3584'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2337$3583'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2336$3582'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2335$3581'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2334$3580'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2333$3579'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2332$3578'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2331$3577'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2330$3576'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2329$3575'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2328$3574'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2327$3573'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2326$3572'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2325$3571'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2324$3570'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2323$3569'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2322$3568'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2321$3567'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2320$3566'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2319$3565'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2318$3564'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2317$3563'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2316$3562'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2315$3561'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2314$3560'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2313$3559'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2312$3558'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2311$3557'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2310$3556'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2309$3555'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2308$3554'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2307$3553'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2306$3552'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2305$3551'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2304$3550'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2303$3549'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2302$3548'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2301$3547'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2300$3546'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2299$3545'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2298$3544'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2297$3543'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2296$3542'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2295$3541'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2294$3540'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2293$3539'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2292$3538'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2279$3537'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2278$3536'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2277$3535'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2276$3534'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2275$3533'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2274$3532'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2273$3531'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2272$3530'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2271$3529'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2270$3528'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2269$3527'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2268$3526'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2265$3525'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2264$3524'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2263$3523'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2262$3522'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2261$3521'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2260$3520'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2259$3519'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2258$3518'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2257$3517'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2256$3516'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2255$3515'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2254$3514'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2253$3513'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2252$3512'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2245$3511'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2243$3510'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2241$3509'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2239$3508'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2237$3507'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2235$3506'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2233$3505'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2231$3504'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2229$3503'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2227$3502'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2225$3501'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2223$3500'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2221$3499'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2219$3498'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2218$3497'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2212$3496'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2210$3495'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2208$3494'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2206$3493'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2204$3492'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2202$3491'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2200$3490'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2198$3489'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2196$3488'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2194$3487'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2192$3486'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2190$3485'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2188$3484'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2186$3483'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2184$3482'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2182$3481'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2180$3480'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2178$3479'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2176$3478'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2174$3477'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2172$3476'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2170$3475'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2169$3474'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2163$3473'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2161$3472'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2159$3471'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2157$3470'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2155$3469'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2153$3468'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2151$3467'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2149$3466'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2147$3465'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2145$3464'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2143$3463'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2141$3462'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2139$3461'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2137$3460'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2136$3459'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2130$3458'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2128$3457'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2126$3456'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2124$3455'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2122$3454'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2120$3453'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2118$3452'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2116$3451'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2114$3450'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2112$3449'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2110$3448'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2108$3447'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2107$3446'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2101$3445'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2099$3444'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2098$3443'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2094$3442'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2090$3441'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2084$3440'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2082$3439'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2080$3438'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2078$3437'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2077$3436'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2071$3435'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2069$3434'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2067$3433'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2065$3432'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2063$3431'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2061$3430'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2059$3429'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2057$3428'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2056$3427'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2050$3426'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2048$3425'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2046$3424'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2044$3423'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2042$3422'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2040$3421'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2038$3420'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2036$3419'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2034$3418'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2032$3417'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2030$3416'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2028$3415'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2026$3414'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2024$3413'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2022$3412'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2020$3411'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2018$3410'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2016$3409'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2014$3408'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2012$3407'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2010$3406'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2008$3405'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2006$3404'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2004$3403'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2002$3402'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2000$3401'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1998$3400'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1996$3399'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1994$3398'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1992$3397'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1990$3396'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1988$3395'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1987$3394'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1981$3393'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1979$3392'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1977$3391'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1975$3390'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1973$3389'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1971$3388'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1970$3387'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1966$3386'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1963$3385'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1962$3384'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1961$3383'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1960$3382'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1954$3381'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1950$3380'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1947$3379'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1943$3378'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1939$3377'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1935$3376'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1934$3375'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1933$3374'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1932$3373'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1931$3372'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1930$3371'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1929$3370'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1928$3369'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1927$3368'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1926$3367'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1923$3366'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1922$3365'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1921$3364'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1920$3363'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1919$3362'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1918$3361'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1917$3360'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1916$3359'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1914$3358'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1913$3357'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1910$3356'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1907$3355'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1906$3354'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1905$3353'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1903$3352'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1900$3351'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1899$3350'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1897$3349'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1892$3348'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1890$3347'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1889$3346'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1886$3345'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1882$3344'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1881$3343'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1877$3342'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1876$3341'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1874$3340'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1871$3339'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1870$3338'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1866$3337'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1858$3336'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1855$3335'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1854$3334'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1850$3333'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1841$3332'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1840$3331'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1836$3330'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1827$3329'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1826$3328'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1822$3327'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1808$3326'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1793$3325'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1792$3324'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1791$3323'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1790$3322'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1789$3321'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1778$3320'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1774$3319'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1773$3318'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1770$3317'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1769$3316'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1768$3315'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1767$3314'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1765$3313'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1764$3312'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1760$3311'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1756$3310'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1755$3309'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1754$3308'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1751$3307'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1750$3306'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1749$3305'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1748$3304'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1747$3303'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1744$3302'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1741$3301'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1740$3300'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1738$3299'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1737$3298'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1736$3297'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1734$3296'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1733$3295'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1731$3294'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1730$3293'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1729$3292'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1727$3291'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1726$3290'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1725$3289'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1723$3288'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1707$3287'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1706$3286'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1705$3285'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1704$3284'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1703$3283'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1690$3282'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1689$3281'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1688$3280'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1687$3279'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1685$3278'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1684$3277'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1683$3276'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1682$3275'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1681$3274'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1680$3273'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1679$3272'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1677$3271'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1676$3270'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1672$3269'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1668$3268'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1663$3267'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1661$3266'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1660$3265'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1657$3264'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1649$3263'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1604$3262'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1603$3261'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1601$3260'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1599$3259'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1598$3258'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1596$3257'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1555$3256'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1553$3255'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1552$3254'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1551$3253'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1550$3252'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1549$3251'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1541$3250'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1540$3249'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1539$3248'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1526$3247'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1499$3246'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1497$3245'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1494$3244'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1493$3243'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1492$3242'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1491$3241'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1490$3240'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1488$3239'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1466$3238'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1465$3237'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1461$3236'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1444$3235'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1443$3234'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1442$3233'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1441$3232'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1440$3231'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1428$3230'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1420$3229'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1419$3228'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1418$3227'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1417$3226'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1416$3225'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1413$3224'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1412$3223'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1411$3222'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1408$3221'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1407$3220'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1406$3219'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1405$3218'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1404$3217'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1403$3216'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1401$3215'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1395$3214'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1393$3213'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1391$3212'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1388$3211'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1387$3210'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1386$3209'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1383$3208'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1382$3207'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1380$3206'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1374$3205'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1372$3204'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1370$3203'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1369$3202'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1367$3201'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1366$3200'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1365$3199'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1364$3198'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1363$3197'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1362$3196'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1361$3195'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1359$3194'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1353$3193'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1351$3192'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1350$3191'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1349$3190'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1347$3189'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1346$3188'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1345$3187'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1343$3186'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1337$3185'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1335$3184'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1334$3183'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1333$3182'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1332$3181'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1331$3180'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1329$3179'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1307$3178'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1306$3177'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1304$3176'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1303$3175'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1302$3174'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1301$3173'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1300$3172'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1299$3171'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1298$3170'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1295$3169'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1294$3168'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1293$3167'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1292$3166'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1291$3165'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1290$3164'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1289$3163'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1288$3162'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1287$3161'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1286$3160'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1284$3159'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1278$3158'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1275$3157'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1274$3156'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1273$3155'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1272$3154'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1271$3153'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1270$3152'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1268$3151'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1262$3150'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1260$3149'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1259$3148'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1258$3147'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1257$3146'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1256$3145'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1254$3144'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1248$3143'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1239$3142'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1237$3141'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1232$3140'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1195$3139'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1194$3138'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1192$3137'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1190$3136'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1189$3135'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1187$3134'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1151$3133'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1149$3132'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1131$3131'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1129$3130'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1128$3129'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1127$3128'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1126$3127'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1121$3126'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1120$3125'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1117$3124'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1114$3123'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1112$3122'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1111$3121'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1110$3120'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1109$3119'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1108$3118'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1107$3117'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1106$3116'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1104$3115'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1102$3114'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1090$3113'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1080$3112'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1079$3111'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1078$3110'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1077$3109'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1071$3108'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1069$3107'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1068$3106'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1067$3105'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1066$3104'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1065$3103'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1057$3102'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1040$3101'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1038$3100'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1033$3099'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1016$3098'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1008$3097'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1007$3096'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1005$3095'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1001$3094'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1000$3093'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:998$3092'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:997$3091'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:996$3090'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:991$3089'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:988$3088'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:987$3087'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:986$3086'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:985$3085'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:982$3084'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:981$3083'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:980$3082'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:979$3081'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:977$3080'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:974$3079'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:970$3078'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:966$3077'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:962$3076'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:961$3075'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:952$3074'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:951$3073'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:949$3072'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:947$3071'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:945$3070'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:944$3069'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:942$3068'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:939$3067'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:938$3066'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:936$3065'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:935$3064'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:933$3063'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:931$3062'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:930$3061'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:928$3060'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:927$3059'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:926$3058'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:925$3057'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:924$3056'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:922$3055'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:920$3054'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:916$3053'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:915$3052'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:914$3051'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:911$3050'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:909$3049'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:907$3048'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:906$3047'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:904$3046'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:902$3045'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:898$3044'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:897$3043'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:896$3042'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:893$3041'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:891$3040'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:890$3039'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:889$3038'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:888$3037'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:885$3036'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:884$3035'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:882$3034'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:881$3033'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:879$3032'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:878$3031'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:876$3030'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:875$3029'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:874$3028'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:872$3027'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:871$3026'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:870$3025'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:869$3024'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:868$3023'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:867$3022'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:865$3021'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:832$3020'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:831$3019'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:830$3018'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:829$3017'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:828$3016'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:813$3015'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:812$3014'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:809$3013'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:808$3012'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:807$3011'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:806$3010'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:805$3009'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:804$3008'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:803$3007'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:801$3006'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:800$3005'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:799$3004'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:798$3003'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:796$3002'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:795$3001'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:789$3000'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:788$2999'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:786$2998'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:785$2997'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:783$2996'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:782$2995'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:780$2994'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:779$2993'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:778$2992'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:776$2991'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:775$2990'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:774$2989'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:773$2988'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:772$2987'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:771$2986'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:769$2985'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:736$2984'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:735$2983'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:734$2982'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:733$2981'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:732$2980'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:717$2979'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:716$2978'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:713$2977'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:712$2976'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:711$2975'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:710$2974'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:709$2973'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:708$2972'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:707$2971'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:705$2970'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:704$2969'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:703$2968'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:702$2967'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:700$2966'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:699$2965'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:693$2964'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:692$2963'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:690$2962'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:689$2961'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:687$2960'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:686$2959'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:684$2958'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:683$2957'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:682$2956'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:680$2955'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:679$2954'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:678$2953'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:677$2952'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:676$2951'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:675$2950'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:673$2949'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:640$2948'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:639$2947'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:638$2946'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:637$2945'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:636$2944'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:621$2943'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:620$2942'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:617$2941'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:616$2940'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:615$2939'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:614$2938'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:613$2937'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:612$2936'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:611$2935'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:609$2934'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:608$2933'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:607$2932'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:606$2931'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:604$2930'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:603$2929'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:597$2928'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:596$2927'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:594$2926'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:593$2925'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:591$2924'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:590$2923'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:588$2922'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:587$2921'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:586$2920'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:584$2919'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:583$2918'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:582$2917'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:581$2916'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:580$2915'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:579$2914'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:577$2913'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:544$2912'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:543$2911'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:542$2910'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:541$2909'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:540$2908'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:525$2907'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:524$2906'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:521$2905'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:520$2904'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:519$2903'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:518$2902'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:517$2901'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:516$2900'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:515$2899'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:513$2898'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:512$2897'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:511$2896'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:510$2895'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:508$2894'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:507$2893'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:501$2892'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:500$2891'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:499$2890'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:496$2889'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:495$2888'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:494$2887'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:492$2886'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:486$2885'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:485$2884'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:484$2883'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:483$2882'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:482$2881'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:481$2880'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:480$2879'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:479$2878'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:478$2877'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:477$2876'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:474$2875'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:472$2874'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:470$2873'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:466$2872'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:465$2871'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:464$2870'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:463$2869'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:462$2868'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:461$2867'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:459$2866'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:458$2865'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:429$2864'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:427$2863'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:426$2862'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:425$2861'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:424$2860'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:423$2859'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:422$2858'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:421$2857'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:420$2856'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:419$2855'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:417$2854'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:416$2853'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:415$2852'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:408$2851'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:407$2850'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:402$2849'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:401$2848'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:400$2847'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:399$2846'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:398$2845'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:397$2844'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:396$2843'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:395$2842'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:394$2841'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:393$2840'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:392$2839'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:391$2838'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:390$2837'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:389$2836'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:388$2835'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:387$2834'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:386$2833'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:385$2832'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:384$2831'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:379$2830'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:375$2829'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:374$2828'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:373$2827'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:372$2826'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:367$2825'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:366$2824'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:365$2823'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:364$2822'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:363$2821'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:362$2820'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:361$2819'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:360$2818'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:359$2817'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:358$2816'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:357$2815'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:356$2814'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:355$2813'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:354$2812'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:353$2811'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:352$2810'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:337$2809'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:336$2808'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:316$2807'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:306$2806'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:305$2805'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:304$2804'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:302$2803'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:301$2802'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:300$2801'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:299$2800'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:298$2799'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:297$2798'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:295$2797'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:294$2796'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:290$2795'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:286$2794'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:285$2793'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:283$2792'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:280$2791'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:278$2790'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:277$2789'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:276$2788'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:275$2787'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:274$2786'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:273$2785'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:272$2784'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:271$2783'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:270$2782'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:255$2781'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:254$2780'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:253$2779'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:252$2778'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:251$2777'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:244$2776'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:218$2775'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:217$2774'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:216$2773'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:215$2772'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:214$2771'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:207$2770'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:199$2769'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:198$2768'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:185$2767'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:182$2766'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:179$2765'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:178$2764'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:175$2763'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:174$2762'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:172$2761'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:169$2760'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:167$2759'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:164$2758'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:163$2757'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:161$2756'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:159$2755'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:158$2754'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:156$2753'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:153$2752'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:150$2751'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:146$2750'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:144$2749'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:143$2748'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:141$2747'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:140$2746'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:139$2745'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:138$2744'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:137$2743'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:136$2742'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:135$2741'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:134$2740'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:132$2739'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:131$2738'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:130$2737'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:129$2736'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:128$2735'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:127$2734'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:123$2733'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:120$2732'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:117$2731'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:116$2730'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:112$2729'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:103$2728'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:102$2727'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:98$2726'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:91$2725'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:68$2724'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:66$2723'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:64$2722'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:61$2721'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:60$2720'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:59$2719'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:58$2718'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:56$2717'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9838$2663'.
     1/3: $1$memwr$\data_mem_grain15$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9840$265_EN[7:0]$2669
     2/3: $1$memwr$\data_mem_grain15$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9840$265_DATA[7:0]$2668
     3/3: $1$memwr$\data_mem_grain15$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9840$265_ADDR[8:0]$2667
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9824$2655'.
     1/3: $1$memwr$\data_mem_grain14$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9826$264_EN[7:0]$2661
     2/3: $1$memwr$\data_mem_grain14$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9826$264_DATA[7:0]$2660
     3/3: $1$memwr$\data_mem_grain14$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9826$264_ADDR[8:0]$2659
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9810$2647'.
     1/3: $1$memwr$\data_mem_grain13$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9812$263_EN[7:0]$2653
     2/3: $1$memwr$\data_mem_grain13$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9812$263_DATA[7:0]$2652
     3/3: $1$memwr$\data_mem_grain13$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9812$263_ADDR[8:0]$2651
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9796$2639'.
     1/3: $1$memwr$\data_mem_grain12$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9798$262_EN[7:0]$2645
     2/3: $1$memwr$\data_mem_grain12$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9798$262_DATA[7:0]$2644
     3/3: $1$memwr$\data_mem_grain12$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9798$262_ADDR[8:0]$2643
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9782$2631'.
     1/3: $1$memwr$\data_mem_grain11$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9784$261_EN[7:0]$2637
     2/3: $1$memwr$\data_mem_grain11$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9784$261_DATA[7:0]$2636
     3/3: $1$memwr$\data_mem_grain11$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9784$261_ADDR[8:0]$2635
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9768$2623'.
     1/3: $1$memwr$\data_mem_grain10$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9770$260_EN[7:0]$2629
     2/3: $1$memwr$\data_mem_grain10$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9770$260_DATA[7:0]$2628
     3/3: $1$memwr$\data_mem_grain10$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9770$260_ADDR[8:0]$2627
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9754$2615'.
     1/3: $1$memwr$\data_mem_grain9$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9756$259_EN[7:0]$2621
     2/3: $1$memwr$\data_mem_grain9$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9756$259_DATA[7:0]$2620
     3/3: $1$memwr$\data_mem_grain9$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9756$259_ADDR[8:0]$2619
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9740$2607'.
     1/3: $1$memwr$\data_mem_grain8$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9742$258_EN[7:0]$2613
     2/3: $1$memwr$\data_mem_grain8$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9742$258_DATA[7:0]$2612
     3/3: $1$memwr$\data_mem_grain8$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9742$258_ADDR[8:0]$2611
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9726$2599'.
     1/3: $1$memwr$\data_mem_grain7$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9728$257_EN[7:0]$2605
     2/3: $1$memwr$\data_mem_grain7$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9728$257_DATA[7:0]$2604
     3/3: $1$memwr$\data_mem_grain7$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9728$257_ADDR[8:0]$2603
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9712$2591'.
     1/3: $1$memwr$\data_mem_grain6$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9714$256_EN[7:0]$2597
     2/3: $1$memwr$\data_mem_grain6$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9714$256_DATA[7:0]$2596
     3/3: $1$memwr$\data_mem_grain6$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9714$256_ADDR[8:0]$2595
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9698$2583'.
     1/3: $1$memwr$\data_mem_grain5$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9700$255_EN[7:0]$2589
     2/3: $1$memwr$\data_mem_grain5$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9700$255_DATA[7:0]$2588
     3/3: $1$memwr$\data_mem_grain5$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9700$255_ADDR[8:0]$2587
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9684$2575'.
     1/3: $1$memwr$\data_mem_grain4$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9686$254_EN[7:0]$2581
     2/3: $1$memwr$\data_mem_grain4$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9686$254_DATA[7:0]$2580
     3/3: $1$memwr$\data_mem_grain4$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9686$254_ADDR[8:0]$2579
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9670$2567'.
     1/3: $1$memwr$\data_mem_grain3$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9672$253_EN[7:0]$2573
     2/3: $1$memwr$\data_mem_grain3$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9672$253_DATA[7:0]$2572
     3/3: $1$memwr$\data_mem_grain3$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9672$253_ADDR[8:0]$2571
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9656$2559'.
     1/3: $1$memwr$\data_mem_grain2$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9658$252_EN[7:0]$2565
     2/3: $1$memwr$\data_mem_grain2$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9658$252_DATA[7:0]$2564
     3/3: $1$memwr$\data_mem_grain2$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9658$252_ADDR[8:0]$2563
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9642$2551'.
     1/3: $1$memwr$\data_mem_grain1$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9644$251_EN[7:0]$2557
     2/3: $1$memwr$\data_mem_grain1$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9644$251_DATA[7:0]$2556
     3/3: $1$memwr$\data_mem_grain1$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9644$251_ADDR[8:0]$2555
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9628$2543'.
     1/3: $1$memwr$\data_mem_grain0$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9630$250_EN[7:0]$2549
     2/3: $1$memwr$\data_mem_grain0$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9630$250_DATA[7:0]$2548
     3/3: $1$memwr$\data_mem_grain0$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9630$250_ADDR[8:0]$2547
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9544$2515'.
     1/12: $1$memwr$\mem_4$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9552$249_EN[31:0]$2539
     2/12: $1$memwr$\mem_4$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9552$249_DATA[31:0]$2538
     3/12: $1$memwr$\mem_4$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9552$249_ADDR[8:0]$2537
     4/12: $1$memwr$\mem_4$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9550$248_EN[31:0]$2536
     5/12: $1$memwr$\mem_4$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9550$248_DATA[31:0]$2535
     6/12: $1$memwr$\mem_4$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9550$248_ADDR[8:0]$2534
     7/12: $1$memwr$\mem_4$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9548$247_EN[31:0]$2533
     8/12: $1$memwr$\mem_4$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9548$247_DATA[31:0]$2532
     9/12: $1$memwr$\mem_4$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9548$247_ADDR[8:0]$2531
    10/12: $1$memwr$\mem_4$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9546$246_EN[31:0]$2530
    11/12: $1$memwr$\mem_4$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9546$246_DATA[31:0]$2529
    12/12: $1$memwr$\mem_4$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9546$246_ADDR[8:0]$2528
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9540$2514'.
     1/1: $0\mem_4_adr0[8:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9517$2487'.
     1/12: $1$memwr$\mem_3$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9525$245_EN[31:0]$2511
     2/12: $1$memwr$\mem_3$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9525$245_DATA[31:0]$2510
     3/12: $1$memwr$\mem_3$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9525$245_ADDR[8:0]$2509
     4/12: $1$memwr$\mem_3$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9523$244_EN[31:0]$2508
     5/12: $1$memwr$\mem_3$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9523$244_DATA[31:0]$2507
     6/12: $1$memwr$\mem_3$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9523$244_ADDR[8:0]$2506
     7/12: $1$memwr$\mem_3$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9521$243_EN[31:0]$2505
     8/12: $1$memwr$\mem_3$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9521$243_DATA[31:0]$2504
     9/12: $1$memwr$\mem_3$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9521$243_ADDR[8:0]$2503
    10/12: $1$memwr$\mem_3$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9519$242_EN[31:0]$2502
    11/12: $1$memwr$\mem_3$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9519$242_DATA[31:0]$2501
    12/12: $1$memwr$\mem_3$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9519$242_ADDR[8:0]$2500
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9513$2486'.
     1/1: $0\mem_3_adr0[8:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2622$3702'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9494$2476'.
     1/3: $1$memwr$\storage_10$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9496$241_EN[13:0]$2482
     2/3: $1$memwr$\storage_10$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9496$241_DATA[13:0]$2481
     3/3: $1$memwr$\storage_10$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9496$241_ADDR[0:0]$2480
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9480$2473'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9475$2466'.
     1/3: $1$memwr$\mem_2$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9477$240_EN[31:0]$2472
     2/3: $1$memwr$\mem_2$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9477$240_DATA[31:0]$2471
     3/3: $1$memwr$\mem_2$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9477$240_ADDR[8:0]$2470
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9460$2463'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9455$2456'.
     1/3: $1$memwr$\mem_1$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9457$239_EN[31:0]$2462
     2/3: $1$memwr$\mem_1$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9457$239_DATA[31:0]$2461
     3/3: $1$memwr$\mem_1$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9457$239_ADDR[8:0]$2460
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2621$3701'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9436$2446'.
     1/3: $1$memwr$\storage_9$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9438$238_EN[13:0]$2452
     2/3: $1$memwr$\storage_9$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9438$238_DATA[13:0]$2451
     3/3: $1$memwr$\storage_9$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9438$238_ADDR[0:0]$2450
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9422$2444'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9417$2436'.
     1/3: $1$memwr$\storage_8$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9419$237_EN[41:0]$2442
     2/3: $1$memwr$\storage_8$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9419$237_DATA[41:0]$2441
     3/3: $1$memwr$\storage_8$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9419$237_ADDR[4:0]$2440
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2620$3700'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9398$2426'.
     1/3: $1$memwr$\storage_7$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9400$236_EN[11:0]$2432
     2/3: $1$memwr$\storage_7$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9400$236_DATA[11:0]$2431
     3/3: $1$memwr$\storage_7$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9400$236_ADDR[2:0]$2430
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9384$2424'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9379$2416'.
     1/3: $1$memwr$\storage_6$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9381$235_EN[41:0]$2422
     2/3: $1$memwr$\storage_6$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9381$235_DATA[41:0]$2421
     3/3: $1$memwr$\storage_6$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9381$235_ADDR[4:0]$2420
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9275$2408'.
     1/3: $1$memwr$\tag_mem$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9277$234_EN[23:0]$2414
     2/3: $1$memwr$\tag_mem$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9277$234_DATA[23:0]$2413
     3/3: $1$memwr$\tag_mem$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9277$234_ADDR[8:0]$2412
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2619$3699'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9258$2398'.
     1/3: $1$memwr$\storage_5$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9260$233_EN[21:0]$2404
     2/3: $1$memwr$\storage_5$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9260$233_DATA[21:0]$2403
     3/3: $1$memwr$\storage_5$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9260$233_ADDR[2:0]$2402
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2618$3698'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9240$2388'.
     1/3: $1$memwr$\storage_4$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9242$232_EN[21:0]$2394
     2/3: $1$memwr$\storage_4$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9242$232_DATA[21:0]$2393
     3/3: $1$memwr$\storage_4$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9242$232_ADDR[2:0]$2392
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2617$3697'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9222$2378'.
     1/3: $1$memwr$\storage_3$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9224$231_EN[21:0]$2384
     2/3: $1$memwr$\storage_3$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9224$231_DATA[21:0]$2383
     3/3: $1$memwr$\storage_3$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9224$231_ADDR[2:0]$2382
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2616$3696'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9204$2368'.
     1/3: $1$memwr$\storage_2$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9206$230_EN[21:0]$2374
     2/3: $1$memwr$\storage_2$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9206$230_DATA[21:0]$2373
     3/3: $1$memwr$\storage_2$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9206$230_ADDR[2:0]$2372
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9189$2366'.
     1/1: $0\storage_1_dat1[9:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9184$2358'.
     1/3: $1$memwr$\storage_1$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9186$229_EN[9:0]$2364
     2/3: $1$memwr$\storage_1$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9186$229_DATA[9:0]$2363
     3/3: $1$memwr$\storage_1$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9186$229_ADDR[3:0]$2362
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9168$2356'.
     1/1: $0\storage_dat1[9:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9163$2348'.
     1/3: $1$memwr$\storage$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9165$228_EN[9:0]$2354
     2/3: $1$memwr$\storage$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9165$228_DATA[9:0]$2353
     3/3: $1$memwr$\storage$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9165$228_ADDR[3:0]$2352
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9149$2346'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9126$2320'.
     1/12: $1$memwr$\sram$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9134$227_EN[31:0]$2344
     2/12: $1$memwr$\sram$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9134$227_DATA[31:0]$2343
     3/12: $1$memwr$\sram$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9134$227_ADDR[10:0]$2342
     4/12: $1$memwr$\sram$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9132$226_EN[31:0]$2341
     5/12: $1$memwr$\sram$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9132$226_DATA[31:0]$2340
     6/12: $1$memwr$\sram$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9132$226_ADDR[10:0]$2339
     7/12: $1$memwr$\sram$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9130$225_EN[31:0]$2338
     8/12: $1$memwr$\sram$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9130$225_DATA[31:0]$2337
     9/12: $1$memwr$\sram$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9130$225_ADDR[10:0]$2336
    10/12: $1$memwr$\sram$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9128$224_EN[31:0]$2335
    11/12: $1$memwr$\sram$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9128$224_DATA[31:0]$2334
    12/12: $1$memwr$\sram$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9128$224_ADDR[10:0]$2333
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9111$2318'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
     1/293: $0\__main___basesoc_wishbone_bridge_rdata_converter_converter_source_payload_data[127:0] [127:96]
     2/293: $0\__main___basesoc_rx_phase[31:0]
     3/293: $0\__main___basesoc_tx_phase[31:0]
     4/293: $0\__main___basesoc_wishbone_bridge_rdata_converter_converter_source_payload_data[127:0] [63:32]
     5/293: $0\__main___basesoc_wishbone_bridge_rdata_converter_converter_source_payload_data[127:0] [31:0]
     6/293: $0\__main___basesoc_rx_tick[0:0]
     7/293: $0\__main___basesoc_timer_value[31:0]
     8/293: $0\__main___basesoc_uart_rxfull_re[0:0]
     9/293: $0\__main___basesoc_uart_txempty_re[0:0]
    10/293: $0\__main___basesoc_uart_enable_re[0:0]
    11/293: $0\__main___basesoc_uart_pending_re[0:0]
    12/293: $0\__main___basesoc_uart_status_re[0:0]
    13/293: $0\__main___basesoc_uart_rxempty_re[0:0]
    14/293: $0\__main___basesoc_uart_txfull_re[0:0]
    15/293: $0\builder_csr_bankarray_interface8_bank_bus_dat_r[31:0]
    16/293: $0\__main___basesoc_uptime_cycles_re[0:0]
    17/293: $0\__main___basesoc_uptime_latch_re[0:0]
    18/293: $0\__main___basesoc_timer_enable_re[0:0]
    19/293: $0\__main___basesoc_timer_pending_re[0:0]
    20/293: $0\__main___basesoc_timer_status_re[0:0]
    21/293: $0\__main___basesoc_timer_value_re[0:0]
    22/293: $0\__main___basesoc_timer_update_value_re[0:0]
    23/293: $0\__main___basesoc_timer_en_re[0:0]
    24/293: $0\__main___basesoc_timer_reload_re[0:0]
    25/293: $0\__main___basesoc_timer_load_re[0:0]
    26/293: $0\builder_csr_bankarray_interface7_bank_bus_dat_r[31:0]
    27/293: $0\__main___spimaster_re[0:0]
    28/293: $0\__main___loopback_re[0:0]
    29/293: $0\__main___cs_re[0:0]
    30/293: $0\__main___miso_re[0:0]
    31/293: $0\__main___mosi_re[0:0]
    32/293: $0\__main___status_re[0:0]
    33/293: $0\__main___control_re[0:0]
    34/293: $0\builder_csr_bankarray_interface6_bank_bus_dat_r[31:0]
    35/293: $0\__main___basesoc_sdram_rddata_re[0:0]
    36/293: $0\__main___basesoc_sdram_wrdata_re[0:0]
    37/293: $0\__main___basesoc_sdram_baddress_re[0:0]
    38/293: $0\__main___basesoc_sdram_address_re[0:0]
    39/293: $0\__main___basesoc_sdram_command_re[0:0]
    40/293: $0\__main___basesoc_sdram_re[0:0]
    41/293: $0\builder_csr_bankarray_interface5_bank_bus_dat_r[31:0]
    42/293: $0\__main___leds_re[0:0]
    43/293: $0\builder_csr_bankarray_interface4_bank_bus_dat_r[31:0]
    44/293: $0\builder_csr_bankarray_sel_r[0:0]
    45/293: $0\__main___i2c0__r_re[0:0]
    46/293: $0\__main___i2c0__w_re[0:0]
    47/293: $0\builder_csr_bankarray_interface3_bank_bus_dat_r[31:0]
    48/293: $0\__main___ethphy__r_re[0:0]
    49/293: $0\__main___ethphy__w_re[0:0]
    50/293: $0\__main___ethphy_re[0:0]
    51/293: $0\__main___ethphy_reset_re[0:0]
    52/293: $0\builder_csr_bankarray_interface2_bank_bus_dat_r[31:0]
    53/293: $0\__main___basesoc_ethmac_crc_errors_re[0:0]
    54/293: $0\__main___basesoc_ethmac_preamble_errors_re[0:0]
    55/293: $0\__main___basesoc_ethmac_re[0:0]
    56/293: $0\__main___basesoc_ethmac_sram120_re[0:0]
    57/293: $0\__main___basesoc_ethmac_sram116_re[0:0]
    58/293: $0\__main___basesoc_ethmac_sram112_re[0:0]
    59/293: $0\__main___basesoc_ethmac_sram103_re[0:0]
    60/293: $0\__main___basesoc_ethmac_sram101_re[0:0]
    61/293: $0\__main___basesoc_ethmac_sram99_re[0:0]
    62/293: $0\__main___basesoc_ethmac_sram96_re[0:0]
    63/293: $0\__main___basesoc_ethmac_sram32_re[0:0]
    64/293: $0\__main___basesoc_ethmac_sram28_re[0:0]
    65/293: $0\__main___basesoc_ethmac_sram24_re[0:0]
    66/293: $0\__main___basesoc_ethmac_sram15_re[0:0]
    67/293: $0\__main___basesoc_ethmac_sram12_re[0:0]
    68/293: $0\__main___basesoc_ethmac_sram9_re[0:0]
    69/293: $0\builder_csr_bankarray_interface1_bank_bus_dat_r[31:0]
    70/293: $0\builder_csr_bankarray_interface0_bank_bus_dat_r[31:0]
    71/293: $0\builder_basesoc_wishbone2csr_state[1:0]
    72/293: $0\builder_basesoc_spimaster_state[1:0]
    73/293: $0\spi0_cs_n[0:0]
    74/293: $0\__main___clk_divider1[15:0]
    75/293: $0\__main___basesoc_ethmac_slave_sel_r[3:0]
    76/293: $0\__main___basesoc_ethmac_interface3_ack[0:0]
    77/293: $0\__main___basesoc_ethmac_interface2_ack[0:0]
    78/293: $0\__main___basesoc_ethmac_interface1_ack[0:0]
    79/293: $0\__main___basesoc_ethmac_interface0_ack[0:0]
    80/293: $0\builder_basesoc_liteethmacsramreader_state[1:0]
    81/293: $0\builder_basesoc_liteethmacsramwriter_state[2:0]
    82/293: $0\__main___basesoc_ethmac_rx_cdc_cdc_graycounter1_q[5:0]
    83/293: $0\__main___basesoc_ethmac_rx_cdc_cdc_graycounter1_q_binary[5:0]
    84/293: $0\__main___basesoc_ethmac_tx_cdc_cdc_graycounter0_q[5:0]
    85/293: $0\__main___basesoc_ethmac_tx_cdc_cdc_graycounter0_q_binary[5:0]
    86/293: $0\builder_basesoc_fsm_state[1:0]
    87/293: $0\builder_basesoc_litedramnativeportconverter_state[0:0]
    88/293: $0\builder_basesoc_fullmemorywe_state[1:0]
    89/293: $0\builder_basesoc_litedramcore_new_master_rdata_valid3[0:0]
    90/293: $0\builder_basesoc_litedramcore_new_master_rdata_valid2[0:0]
    91/293: $0\builder_basesoc_litedramcore_new_master_rdata_valid1[0:0]
    92/293: $0\builder_basesoc_litedramcore_new_master_rdata_valid0[0:0]
    93/293: $0\builder_basesoc_litedramcore_new_master_wdata_ready[0:0]
    94/293: $0\builder_basesoc_litedramcore_multiplexer_state[2:0]
    95/293: $0\__main___basesoc_sdram_dfi_p0_wrdata_en[0:0]
    96/293: $0\__main___basesoc_sdram_dfi_p0_rddata_en[0:0]
    97/293: $0\__main___basesoc_sdram_dfi_p0_we_n[0:0]
    98/293: $0\__main___basesoc_sdram_dfi_p0_ras_n[0:0]
    99/293: $0\__main___basesoc_sdram_dfi_p0_cas_n[0:0]
   100/293: $0\__main___basesoc_sdram_dfi_p0_address[10:0]
   101/293: $0\__main___basesoc_sdram_dfi_p0_bank[1:0]
   102/293: $0\__main___basesoc_sdram_dfi_p0_cs_n[0:0]
   103/293: $0\builder_basesoc_litedramcore_bankmachine3_state[2:0]
   104/293: $0\builder_basesoc_litedramcore_bankmachine2_state[2:0]
   105/293: $0\builder_basesoc_litedramcore_bankmachine1_state[2:0]
   106/293: $0\builder_basesoc_litedramcore_bankmachine0_state[2:0]
   107/293: $0\builder_basesoc_litedramcore_refresher_state[1:0]
   108/293: $0\__main___basesoc_sdram_sequencer_done1[0:0]
   109/293: $0\__main___basesoc_sdram_cmd_payload_we[0:0]
   110/293: $0\__main___basesoc_sdram_cmd_payload_ras[0:0]
   111/293: $0\__main___basesoc_sdram_cmd_payload_cas[0:0]
   112/293: $0\__main___basesoc_sdram_cmd_payload_ba[1:0]
   113/293: $0\__main___basesoc_sdram_cmd_payload_a[10:0]
   114/293: $0\__main___basesoc_sdram_postponer_req_o[0:0]
   115/293: $0\__main___dfi_p0_rddata_valid[0:0]
   116/293: $0\__main___rddata_en[2:0]
   117/293: $0\__main___basesoc_timer_zero_trigger_d[0:0]
   118/293: $0\__main___basesoc_uart_rx_trigger_d[0:0]
   119/293: $0\__main___basesoc_uart_tx_trigger_d[0:0]
   120/293: $0\builder_basesoc_rs232phyrx_state[0:0]
   121/293: $0\__main___basesoc_tx_tick[0:0]
   122/293: $0\__main___basesoc_rx_rx_d[0:0]
   123/293: $0\builder_basesoc_rs232phytx_state[0:0]
   124/293: $0\__main___basesoc_wishbone_bridge_rdata_converter_converter_source_payload_data[127:0] [95:64]
   125/293: $0\__main___basesoc_ram_bus_ram_bus_ack[0:0]
   126/293: $0\__main___basesoc_basesoc_ram_bus_ack[0:0]
   127/293: $0\__main___basesoc_bus_errors_re[0:0]
   128/293: $0\__main___basesoc_scratch_re[0:0]
   129/293: $0\__main___basesoc_reset_re[0:0]
   130/293: $0\builder_slave_sel_r[4:0]
   131/293: $0\builder_count[19:0]
   132/293: $0\builder_grant[0:0]
   133/293: $0\builder_basesoc_dat_w[31:0]
   134/293: $0\builder_basesoc_we[0:0]
   135/293: $0\builder_basesoc_adr[13:0]
   136/293: $0\__main___leds_storage[0:0]
   137/293: $0\__main___spimaster_storage[15:0]
   138/293: $0\__main___miso_data[7:0]
   139/293: $0\__main___mosi_sel[2:0]
   140/293: $0\__main___mosi_data[7:0]
   141/293: $0\__main___count[2:0]
   142/293: $0\__main___loopback_storage[0:0]
   143/293: $0\__main___cs_storage[16:0]
   144/293: $0\__main___mosi_storage[7:0]
   145/293: $0\__main___control_storage[15:0]
   146/293: $0\__main___miso[7:0]
   147/293: $0\__main___i2c0__w_storage[2:0]
   148/293: $0\__main___basesoc_ethmac_sram144_consume[0:0]
   149/293: $0\__main___basesoc_ethmac_sram143_produce[0:0]
   150/293: $0\__main___basesoc_ethmac_sram141_level[1:0]
   151/293: $0\__main___basesoc_ethmac_sram122_length[10:0]
   152/293: $0\__main___basesoc_ethmac_sram119_storage[0:0]
   153/293: $0\__main___basesoc_ethmac_sram117_r[0:0]
   154/293: $0\__main___basesoc_ethmac_sram106_pending[0:0]
   155/293: $0\__main___basesoc_ethmac_sram102_storage[10:0]
   156/293: $0\__main___basesoc_ethmac_sram100_storage[0:0]
   157/293: $0\__main___basesoc_ethmac_sram58_consume[0:0]
   158/293: $0\__main___basesoc_ethmac_sram57_produce[0:0]
   159/293: $0\__main___basesoc_ethmac_sram55_level[1:0]
   160/293: $0\__main___basesoc_ethmac_sram35_length[10:0]
   161/293: $0\__main___basesoc_ethmac_slot[0:0]
   162/293: $0\__main___basesoc_ethmac_sram31_storage[0:0]
   163/293: $0\__main___basesoc_ethmac_sram29_r[0:0]
   164/293: $0\__main___basesoc_ethmac_sram13_status[31:0]
   165/293: $0\__main___basesoc_ethmac_crc_errors_status[31:0]
   166/293: $0\__main___basesoc_ethmac_preamble_errors_status[31:0]
   167/293: $0\__main___ethphy__w_storage[2:0]
   168/293: $0\__main___ethphy_counter[8:0]
   169/293: $0\__main___ethphy_reset_storage[0:0]
   170/293: $0\__main___basesoc_wishbone_bridge_aborted[0:0]
   171/293: $0\__main___basesoc_wishbone_bridge_rdata_converter_converter_strobe_all[0:0]
   172/293: $0\__main___basesoc_wishbone_bridge_rdata_converter_converter_demux[1:0]
   173/293: $0\__main___basesoc_wishbone_bridge_rdata_converter_converter_source_payload_valid_token_count[2:0]
   174/293: $0\__main___basesoc_sdram_timer_count1[10:0]
   175/293: $0\__main___basesoc_wishbone_bridge_rdata_converter_converter_source_last[0:0]
   176/293: $0\__main___basesoc_wishbone_bridge_rdata_converter_converter_source_first[0:0]
   177/293: $0\__main___basesoc_wishbone_bridge_wdata_converter_converter_mux[1:0]
   178/293: $0\__main___basesoc_wishbone_bridge_count[1:0]
   179/293: $0\__main___basesoc_sdram_time1[3:0]
   180/293: $0\__main___basesoc_sdram_time0[4:0]
   181/293: $0\__main___basesoc_sdram_twtrcon_count[1:0]
   182/293: $0\__main___basesoc_sdram_twtrcon_ready[0:0]
   183/293: $0\__main___basesoc_sdram_tccdcon_count[0:0]
   184/293: $0\__main___basesoc_sdram_tccdcon_ready[0:0]
   185/293: $0\__main___basesoc_sdram_trrdcon_count[0:0]
   186/293: $0\__main___basesoc_sdram_trrdcon_ready[0:0]
   187/293: $0\__main___basesoc_sdram_choose_req_grant[1:0]
   188/293: $0\__main___basesoc_sdram_choose_cmd_grant[1:0]
   189/293: $0\__main___basesoc_sdram_bankmachine3_trascon_count[2:0]
   190/293: $0\__main___basesoc_sdram_bankmachine3_trascon_ready[0:0]
   191/293: $0\__main___basesoc_sdram_bankmachine3_trccon_count[2:0]
   192/293: $0\__main___basesoc_sdram_bankmachine3_trccon_ready[0:0]
   193/293: $0\__main___basesoc_sdram_bankmachine3_twtpcon_count[2:0]
   194/293: $0\__main___basesoc_sdram_bankmachine3_twtpcon_ready[0:0]
   195/293: $0\__main___basesoc_sdram_bankmachine3_row_opened[0:0]
   196/293: $0\__main___basesoc_sdram_bankmachine3_row[10:0]
   197/293: $0\__main___basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr[18:0]
   198/293: $0\__main___basesoc_sdram_bankmachine3_pipe_valid_source_payload_we[0:0]
   199/293: $0\__main___basesoc_sdram_bankmachine3_pipe_valid_source_last[0:0]
   200/293: $0\__main___basesoc_sdram_bankmachine3_pipe_valid_source_first[0:0]
   201/293: $0\__main___basesoc_sdram_bankmachine3_pipe_valid_source_valid[0:0]
   202/293: $0\__main___basesoc_sdram_bankmachine3_consume[2:0]
   203/293: $0\__main___basesoc_sdram_bankmachine3_produce[2:0]
   204/293: $0\__main___basesoc_sdram_bankmachine3_level[3:0]
   205/293: $0\__main___basesoc_sdram_bankmachine2_trascon_count[2:0]
   206/293: $0\__main___basesoc_sdram_bankmachine2_trascon_ready[0:0]
   207/293: $0\__main___basesoc_sdram_bankmachine2_trccon_count[2:0]
   208/293: $0\__main___basesoc_sdram_bankmachine2_trccon_ready[0:0]
   209/293: $0\__main___basesoc_sdram_bankmachine2_twtpcon_count[2:0]
   210/293: $0\__main___basesoc_sdram_bankmachine2_twtpcon_ready[0:0]
   211/293: $0\__main___basesoc_sdram_bankmachine2_row_opened[0:0]
   212/293: $0\__main___basesoc_sdram_bankmachine2_row[10:0]
   213/293: $0\__main___basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr[18:0]
   214/293: $0\__main___basesoc_sdram_bankmachine2_pipe_valid_source_payload_we[0:0]
   215/293: $0\__main___basesoc_sdram_bankmachine2_pipe_valid_source_last[0:0]
   216/293: $0\__main___basesoc_sdram_bankmachine2_pipe_valid_source_first[0:0]
   217/293: $0\__main___basesoc_sdram_bankmachine2_pipe_valid_source_valid[0:0]
   218/293: $0\__main___basesoc_sdram_bankmachine2_consume[2:0]
   219/293: $0\__main___basesoc_sdram_bankmachine2_produce[2:0]
   220/293: $0\__main___basesoc_sdram_bankmachine2_level[3:0]
   221/293: $0\__main___basesoc_sdram_bankmachine1_trascon_count[2:0]
   222/293: $0\__main___basesoc_sdram_bankmachine1_trascon_ready[0:0]
   223/293: $0\__main___basesoc_sdram_bankmachine1_trccon_count[2:0]
   224/293: $0\__main___basesoc_sdram_bankmachine1_trccon_ready[0:0]
   225/293: $0\__main___basesoc_sdram_bankmachine1_twtpcon_count[2:0]
   226/293: $0\__main___basesoc_sdram_bankmachine1_twtpcon_ready[0:0]
   227/293: $0\__main___basesoc_sdram_bankmachine1_row_opened[0:0]
   228/293: $0\__main___basesoc_sdram_bankmachine1_row[10:0]
   229/293: $0\__main___basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr[18:0]
   230/293: $0\__main___basesoc_sdram_bankmachine1_pipe_valid_source_payload_we[0:0]
   231/293: $0\__main___basesoc_sdram_bankmachine1_pipe_valid_source_last[0:0]
   232/293: $0\__main___basesoc_sdram_bankmachine1_pipe_valid_source_first[0:0]
   233/293: $0\__main___basesoc_sdram_bankmachine1_pipe_valid_source_valid[0:0]
   234/293: $0\__main___basesoc_sdram_bankmachine1_consume[2:0]
   235/293: $0\__main___basesoc_sdram_bankmachine1_produce[2:0]
   236/293: $0\__main___basesoc_sdram_bankmachine1_level[3:0]
   237/293: $0\__main___basesoc_sdram_bankmachine0_trascon_count[2:0]
   238/293: $0\__main___basesoc_sdram_bankmachine0_trascon_ready[0:0]
   239/293: $0\__main___basesoc_sdram_bankmachine0_trccon_count[2:0]
   240/293: $0\__main___basesoc_sdram_bankmachine0_trccon_ready[0:0]
   241/293: $0\__main___basesoc_sdram_bankmachine0_twtpcon_count[2:0]
   242/293: $0\__main___basesoc_sdram_bankmachine0_twtpcon_ready[0:0]
   243/293: $0\__main___basesoc_sdram_bankmachine0_row_opened[0:0]
   244/293: $0\__main___basesoc_sdram_bankmachine0_row[10:0]
   245/293: $0\__main___basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr[18:0]
   246/293: $0\__main___basesoc_sdram_bankmachine0_pipe_valid_source_payload_we[0:0]
   247/293: $0\__main___basesoc_sdram_bankmachine0_pipe_valid_source_last[0:0]
   248/293: $0\__main___basesoc_sdram_bankmachine0_pipe_valid_source_first[0:0]
   249/293: $0\__main___basesoc_sdram_bankmachine0_pipe_valid_source_valid[0:0]
   250/293: $0\__main___basesoc_sdram_bankmachine0_consume[2:0]
   251/293: $0\__main___basesoc_sdram_bankmachine0_produce[2:0]
   252/293: $0\__main___basesoc_sdram_bankmachine0_level[3:0]
   253/293: $0\__main___basesoc_sdram_sequencer_count[0:0]
   254/293: $0\__main___basesoc_sdram_sequencer_counter[3:0]
   255/293: $0\__main___basesoc_sdram_postponer_count[0:0]
   256/293: $0\__main___basesoc_sdram_rddata_status[31:0]
   257/293: $0\__main___basesoc_sdram_wrdata_storage[31:0]
   258/293: $0\__main___basesoc_sdram_baddress_storage[1:0]
   259/293: $0\__main___basesoc_sdram_address_storage[10:0]
   260/293: $0\__main___basesoc_sdram_command_storage[5:0]
   261/293: $0\__main___basesoc_sdram_storage[3:0]
   262/293: $0\__main___basesoc_uptime_cycles_status[63:0]
   263/293: $0\__main___basesoc_uptime_latch_storage[0:0]
   264/293: $0\__main___basesoc_timer_enable_storage[0:0]
   265/293: $0\__main___basesoc_timer_pending_r[0:0]
   266/293: $0\__main___basesoc_timer_zero_pending[0:0]
   267/293: $0\__main___basesoc_timer_value_status[31:0]
   268/293: $0\__main___basesoc_timer_update_value_storage[0:0]
   269/293: $0\__main___basesoc_timer_en_storage[0:0]
   270/293: $0\__main___basesoc_timer_reload_storage[31:0]
   271/293: $0\__main___basesoc_timer_load_storage[31:0]
   272/293: $0\__main___basesoc_uart_rx_fifo_consume[3:0]
   273/293: $0\__main___basesoc_uart_rx_fifo_produce[3:0]
   274/293: $0\__main___basesoc_uart_rx_fifo_level0[4:0]
   275/293: $0\__main___basesoc_uart_rx_fifo_readable[0:0]
   276/293: $0\__main___basesoc_uart_tx_fifo_consume[3:0]
   277/293: $0\__main___basesoc_uart_tx_fifo_produce[3:0]
   278/293: $0\__main___basesoc_uart_tx_fifo_level0[4:0]
   279/293: $0\__main___basesoc_uart_tx_fifo_readable[0:0]
   280/293: $0\__main___basesoc_uart_enable_storage[1:0]
   281/293: $0\__main___basesoc_uart_pending_r[1:0]
   282/293: $0\__main___basesoc_uart_rx_pending[0:0]
   283/293: $0\__main___basesoc_uart_tx_pending[0:0]
   284/293: $0\__main___basesoc_rx_count[3:0]
   285/293: $0\__main___basesoc_rx_data[7:0]
   286/293: $0\__main___basesoc_tx_count[3:0]
   287/293: $0\__main___basesoc_tx_data[7:0]
   288/293: $0\__main___basesoc_bus_errors[31:0]
   289/293: $0\__main___basesoc_scratch_storage[31:0]
   290/293: $0\__main___basesoc_reset_storage[1:0]
   291/293: $0\spi0_mosi[0:0]
   292/293: $0\spi0_clk[0:0]
   293/293: $0\serial_tx[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7525$2067'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7451$2059'.
     1/21: $0\builder_basesoc_txdatapath_liteethmacgap_state[0:0]
     2/21: $0\builder_basesoc_txdatapath_liteethmacpreambleinserter_state[1:0]
     3/21: $0\builder_basesoc_txdatapath_bufferizeendpoints_state[1:0]
     4/21: $0\builder_basesoc_txdatapath_liteethmacpaddinginserter_state[0:0]
     5/21: $0\builder_basesoc_txdatapath_liteethmactxlastbe_state[0:0]
     6/21: $0\__main___basesoc_ethmac_tx_cdc_cdc_graycounter1_q[5:0]
     7/21: $0\__main___basesoc_ethmac_tx_cdc_cdc_graycounter1_q_binary[5:0]
     8/21: $0\__main___basesoc_ethmac_tx_gap_counter[3:0]
     9/21: $0\__main___basesoc_ethmac_tx_preamble_count[2:0]
    10/21: $0\__main___basesoc_ethmac_tx_crc_pipe_valid_source_payload_error[0:0]
    11/21: $0\__main___basesoc_ethmac_tx_crc_pipe_valid_source_payload_last_be[0:0]
    12/21: $0\__main___basesoc_ethmac_tx_crc_pipe_valid_source_payload_data[7:0]
    13/21: $0\__main___basesoc_ethmac_tx_crc_pipe_valid_source_last[0:0]
    14/21: $0\__main___basesoc_ethmac_tx_crc_pipe_valid_source_first[0:0]
    15/21: $0\__main___basesoc_ethmac_tx_crc_pipe_valid_source_valid[0:0]
    16/21: $0\__main___basesoc_ethmac_tx_crc_cnt[1:0]
    17/21: $0\__main___basesoc_ethmac_tx_crc_last_be2[0:0]
    18/21: $0\__main___basesoc_ethmac_tx_crc_crc_packet[31:0]
    19/21: $0\__main___basesoc_ethmac_tx_crc_reg[31:0]
    20/21: $0\__main___basesoc_ethmac_tx_padding_counter[15:0]
    21/21: $0\__main___basesoc_ethmac_tx_converter_converter_mux[1:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7306$2031'.
     1/35: $0\__main___basesoc_ethmac_rx_converter_converter_source_payload_data[39:0] [39:30]
     2/35: $0\__main___basesoc_ethmac_rx_converter_converter_source_payload_data[39:0] [19:10]
     3/35: $0\__main___basesoc_ethmac_rx_converter_converter_source_payload_data[39:0] [9:0]
     4/35: $0\__main___basesoc_ethmac_rx_converter_converter_source_payload_data[39:0] [29:20]
     5/35: $0\__main___basesoc_ethmac_rx_cdc_cdc_graycounter0_q_binary[5:0]
     6/35: $0\builder_basesoc_rxdatapath_bufferizeendpoints_state[1:0]
     7/35: $0\builder_basesoc_rxdatapath_liteethmacpreamblechecker_state[0:0]
     8/35: $0\__main___ethphy_source_payload_data[7:0]
     9/35: $0\__main___ethphy_source_valid[0:0]
    10/35: $0\__main___ethphy_rx_ctl_reg_d[1:0]
    11/35: $0\__main___ethphy_rx_data_reg[7:0]
    12/35: $0\__main___ethphy_rx_ctl_reg[1:0]
    13/35: $0\__main___basesoc_ethmac_rx_converter_converter_strobe_all[0:0]
    14/35: $0\__main___basesoc_ethmac_rx_converter_converter_demux[1:0]
    15/35: $0\__main___basesoc_ethmac_rx_converter_converter_source_payload_valid_token_count[2:0]
    16/35: $0\__main___basesoc_ethmac_rx_cdc_cdc_graycounter0_q[5:0]
    17/35: $0\__main___basesoc_ethmac_rx_converter_converter_source_last[0:0]
    18/35: $0\__main___basesoc_ethmac_rx_converter_converter_source_first[0:0]
    19/35: $0\__main___basesoc_ethmac_pulsesynchronizer1_toggle_i[0:0]
    20/35: $0\__main___basesoc_ethmac_bufferizeendpoints_pipe_valid_source_payload_error[0:0]
    21/35: $0\__main___basesoc_ethmac_bufferizeendpoints_pipe_valid_source_payload_last_be[0:0]
    22/35: $0\__main___basesoc_ethmac_bufferizeendpoints_pipe_valid_source_payload_data[7:0]
    23/35: $0\__main___basesoc_ethmac_bufferizeendpoints_pipe_valid_source_last[0:0]
    24/35: $0\__main___basesoc_ethmac_bufferizeendpoints_pipe_valid_source_first[0:0]
    25/35: $0\__main___basesoc_ethmac_bufferizeendpoints_pipe_valid_source_valid[0:0]
    26/35: $0\__main___basesoc_ethmac_liteethmaccrc32checker_crc_error1[0:0]
    27/35: $0\__main___basesoc_ethmac_liteethmaccrc32checker_last_be[0:0]
    28/35: $0\__main___basesoc_ethmac_liteethmaccrc32checker_syncfifo_consume[2:0]
    29/35: $0\__main___basesoc_ethmac_liteethmaccrc32checker_syncfifo_produce[2:0]
    30/35: $0\__main___basesoc_ethmac_liteethmaccrc32checker_syncfifo_level[2:0]
    31/35: $0\__main___basesoc_ethmac_liteethmaccrc32checker_crc_reg[31:0]
    32/35: $0\__main___basesoc_ethmac_pulsesynchronizer0_toggle_i[0:0]
    33/35: $0\__main___ethphy_duplex_status[0:0]
    34/35: $0\__main___ethphy_clock_speed[0:0]
    35/35: $0\__main___ethphy_link_status[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7289$2030'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7227$2029'.
     1/1: $0\builder_sync_f_array_muxed[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7210$2022'.
     1/1: $0\builder_sync_rhs_array_muxed6[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7193$2015'.
     1/1: $0\builder_sync_rhs_array_muxed5[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7176$2008'.
     1/1: $0\builder_sync_rhs_array_muxed4[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7159$2001'.
     1/1: $0\builder_sync_rhs_array_muxed3[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7142$1994'.
     1/1: $0\builder_sync_rhs_array_muxed2[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7125$1993'.
     1/1: $0\builder_sync_rhs_array_muxed1[10:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7108$1992'.
     1/1: $0\builder_sync_rhs_array_muxed0[1:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7100$1978'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7092$1977'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7084$1976'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7076$1962'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7068$1961'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7060$1960'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7052$1946'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7044$1945'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7036$1944'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7028$1930'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7020$1929'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7012$1928'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6995$1927'.
     1/1: $0\builder_comb_t_array_muxed5[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6978$1926'.
     1/1: $0\builder_comb_t_array_muxed4[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6961$1925'.
     1/1: $0\builder_comb_t_array_muxed3[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6944$1924'.
     1/1: $0\builder_comb_rhs_array_muxed19[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6927$1923'.
     1/1: $0\builder_comb_rhs_array_muxed18[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6910$1922'.
     1/1: $0\builder_comb_rhs_array_muxed17[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6893$1921'.
     1/1: $0\builder_comb_rhs_array_muxed16[1:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6876$1920'.
     1/1: $0\builder_comb_rhs_array_muxed15[10:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6859$1919'.
     1/1: $0\builder_comb_rhs_array_muxed14[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6842$1918'.
     1/1: $0\builder_comb_t_array_muxed2[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6825$1917'.
     1/1: $0\builder_comb_t_array_muxed1[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6808$1916'.
     1/1: $0\builder_comb_t_array_muxed0[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6791$1915'.
     1/1: $0\builder_comb_rhs_array_muxed13[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6774$1914'.
     1/1: $0\builder_comb_rhs_array_muxed12[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6757$1913'.
     1/1: $0\builder_comb_rhs_array_muxed11[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6740$1912'.
     1/1: $0\builder_comb_rhs_array_muxed10[1:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6723$1911'.
     1/1: $0\builder_comb_rhs_array_muxed9[10:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6706$1910'.
     1/1: $0\builder_comb_rhs_array_muxed8[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6695$1909'.
     1/1: $0\builder_comb_rhs_array_muxed7[1:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6684$1908'.
     1/1: $0\builder_comb_rhs_array_muxed6[2:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6673$1907'.
     1/1: $0\builder_comb_rhs_array_muxed5[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6662$1906'.
     1/1: $0\builder_comb_rhs_array_muxed4[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6651$1905'.
     1/1: $0\builder_comb_rhs_array_muxed3[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6640$1904'.
     1/1: $0\builder_comb_rhs_array_muxed2[3:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6629$1903'.
     1/1: $0\builder_comb_rhs_array_muxed1[31:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6618$1902'.
     1/1: $0\builder_comb_rhs_array_muxed0[29:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6504$1828'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6497$1827'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6485$1823'.
     1/2: $0\builder_csr_bankarray_csrbank8_rxfull_we[0:0]
     2/2: $0\builder_csr_bankarray_csrbank8_rxfull_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6476$1819'.
     1/2: $0\builder_csr_bankarray_csrbank8_txempty_re[0:0]
     2/2: $0\builder_csr_bankarray_csrbank8_txempty_we[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6467$1815'.
     1/2: $0\builder_csr_bankarray_csrbank8_ev_enable0_re[0:0]
     2/2: $0\builder_csr_bankarray_csrbank8_ev_enable0_we[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6458$1811'.
     1/2: $0\builder_csr_bankarray_csrbank8_ev_pending_we[0:0]
     2/2: $0\builder_csr_bankarray_csrbank8_ev_pending_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6449$1807'.
     1/2: $0\builder_csr_bankarray_csrbank8_ev_status_re[0:0]
     2/2: $0\builder_csr_bankarray_csrbank8_ev_status_we[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6440$1803'.
     1/2: $0\builder_csr_bankarray_csrbank8_rxempty_re[0:0]
     2/2: $0\builder_csr_bankarray_csrbank8_rxempty_we[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6431$1799'.
     1/2: $0\builder_csr_bankarray_csrbank8_txfull_we[0:0]
     2/2: $0\builder_csr_bankarray_csrbank8_txfull_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6422$1795'.
     1/2: $0\__main___basesoc_uart_rxtx_we[0:0]
     2/2: $0\__main___basesoc_uart_rxtx_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6394$1790'.
     1/2: $0\builder_csr_bankarray_csrbank7_uptime_cycles0_re[0:0]
     2/2: $0\builder_csr_bankarray_csrbank7_uptime_cycles0_we[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6385$1786'.
     1/2: $0\builder_csr_bankarray_csrbank7_uptime_cycles1_we[0:0]
     2/2: $0\builder_csr_bankarray_csrbank7_uptime_cycles1_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6376$1782'.
     1/2: $0\builder_csr_bankarray_csrbank7_uptime_latch0_we[0:0]
     2/2: $0\builder_csr_bankarray_csrbank7_uptime_latch0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6367$1778'.
     1/2: $0\builder_csr_bankarray_csrbank7_ev_enable0_re[0:0]
     2/2: $0\builder_csr_bankarray_csrbank7_ev_enable0_we[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6358$1774'.
     1/2: $0\builder_csr_bankarray_csrbank7_ev_pending_we[0:0]
     2/2: $0\builder_csr_bankarray_csrbank7_ev_pending_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6349$1770'.
     1/2: $0\builder_csr_bankarray_csrbank7_ev_status_we[0:0]
     2/2: $0\builder_csr_bankarray_csrbank7_ev_status_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6340$1766'.
     1/2: $0\builder_csr_bankarray_csrbank7_value_re[0:0]
     2/2: $0\builder_csr_bankarray_csrbank7_value_we[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6331$1762'.
     1/2: $0\builder_csr_bankarray_csrbank7_update_value0_we[0:0]
     2/2: $0\builder_csr_bankarray_csrbank7_update_value0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6322$1758'.
     1/2: $0\builder_csr_bankarray_csrbank7_en0_we[0:0]
     2/2: $0\builder_csr_bankarray_csrbank7_en0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6313$1754'.
     1/2: $0\builder_csr_bankarray_csrbank7_reload0_re[0:0]
     2/2: $0\builder_csr_bankarray_csrbank7_reload0_we[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6304$1750'.
     1/2: $0\builder_csr_bankarray_csrbank7_load0_we[0:0]
     2/2: $0\builder_csr_bankarray_csrbank7_load0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6286$1748'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6278$1747'.
     1/1: $0\__main___start1[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6270$1743'.
     1/2: $0\builder_csr_bankarray_csrbank6_clk_divider0_re[0:0]
     2/2: $0\builder_csr_bankarray_csrbank6_clk_divider0_we[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6261$1739'.
     1/2: $0\builder_csr_bankarray_csrbank6_loopback0_re[0:0]
     2/2: $0\builder_csr_bankarray_csrbank6_loopback0_we[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6252$1735'.
     1/2: $0\builder_csr_bankarray_csrbank6_cs0_we[0:0]
     2/2: $0\builder_csr_bankarray_csrbank6_cs0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6243$1731'.
     1/2: $0\builder_csr_bankarray_csrbank6_miso_re[0:0]
     2/2: $0\builder_csr_bankarray_csrbank6_miso_we[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6234$1727'.
     1/2: $0\builder_csr_bankarray_csrbank6_mosi0_re[0:0]
     2/2: $0\builder_csr_bankarray_csrbank6_mosi0_we[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6225$1723'.
     1/2: $0\builder_csr_bankarray_csrbank6_status_we[0:0]
     2/2: $0\builder_csr_bankarray_csrbank6_status_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6216$1719'.
     1/2: $0\builder_csr_bankarray_csrbank6_control0_re[0:0]
     2/2: $0\builder_csr_bankarray_csrbank6_control0_we[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6189$1714'.
     1/2: $0\builder_csr_bankarray_csrbank5_dfii_pi0_rddata_re[0:0]
     2/2: $0\builder_csr_bankarray_csrbank5_dfii_pi0_rddata_we[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6180$1710'.
     1/2: $0\builder_csr_bankarray_csrbank5_dfii_pi0_wrdata0_we[0:0]
     2/2: $0\builder_csr_bankarray_csrbank5_dfii_pi0_wrdata0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6171$1706'.
     1/2: $0\builder_csr_bankarray_csrbank5_dfii_pi0_baddress0_re[0:0]
     2/2: $0\builder_csr_bankarray_csrbank5_dfii_pi0_baddress0_we[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6162$1702'.
     1/2: $0\builder_csr_bankarray_csrbank5_dfii_pi0_address0_re[0:0]
     2/2: $0\builder_csr_bankarray_csrbank5_dfii_pi0_address0_we[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6153$1698'.
     1/2: $0\__main___basesoc_sdram_command_issue_we[0:0]
     2/2: $0\__main___basesoc_sdram_command_issue_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6144$1694'.
     1/2: $0\builder_csr_bankarray_csrbank5_dfii_pi0_command0_we[0:0]
     2/2: $0\builder_csr_bankarray_csrbank5_dfii_pi0_command0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6135$1690'.
     1/2: $0\builder_csr_bankarray_csrbank5_dfii_control0_re[0:0]
     2/2: $0\builder_csr_bankarray_csrbank5_dfii_control0_we[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6124$1685'.
     1/2: $0\builder_csr_bankarray_csrbank4_out0_re[0:0]
     2/2: $0\builder_csr_bankarray_csrbank4_out0_we[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6115$1683'.
     1/1: $0\builder_csr_bankarray_sram_bus_dat_r[31:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6099$1678'.
     1/2: $0\builder_csr_bankarray_csrbank3_r_we[0:0]
     2/2: $0\builder_csr_bankarray_csrbank3_r_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6090$1674'.
     1/2: $0\builder_csr_bankarray_csrbank3_w0_re[0:0]
     2/2: $0\builder_csr_bankarray_csrbank3_w0_we[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6074$1672'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6065$1668'.
     1/2: $0\builder_csr_bankarray_csrbank2_mdio_r_we[0:0]
     2/2: $0\builder_csr_bankarray_csrbank2_mdio_r_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6056$1664'.
     1/2: $0\builder_csr_bankarray_csrbank2_mdio_w0_re[0:0]
     2/2: $0\builder_csr_bankarray_csrbank2_mdio_w0_we[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6047$1660'.
     1/2: $0\builder_csr_bankarray_csrbank2_rx_inband_status_we[0:0]
     2/2: $0\builder_csr_bankarray_csrbank2_rx_inband_status_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6038$1656'.
     1/2: $0\builder_csr_bankarray_csrbank2_crg_reset0_we[0:0]
     2/2: $0\builder_csr_bankarray_csrbank2_crg_reset0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5994$1651'.
     1/2: $0\builder_csr_bankarray_csrbank1_rx_datapath_crc_errors_we[0:0]
     2/2: $0\builder_csr_bankarray_csrbank1_rx_datapath_crc_errors_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5985$1647'.
     1/2: $0\builder_csr_bankarray_csrbank1_rx_datapath_preamble_errors_re[0:0]
     2/2: $0\builder_csr_bankarray_csrbank1_rx_datapath_preamble_errors_we[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5976$1643'.
     1/2: $0\builder_csr_bankarray_csrbank1_preamble_crc_re[0:0]
     2/2: $0\builder_csr_bankarray_csrbank1_preamble_crc_we[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5967$1639'.
     1/2: $0\builder_csr_bankarray_csrbank1_sram_reader_ev_enable0_we[0:0]
     2/2: $0\builder_csr_bankarray_csrbank1_sram_reader_ev_enable0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5958$1635'.
     1/2: $0\builder_csr_bankarray_csrbank1_sram_reader_ev_pending_re[0:0]
     2/2: $0\builder_csr_bankarray_csrbank1_sram_reader_ev_pending_we[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5949$1631'.
     1/2: $0\builder_csr_bankarray_csrbank1_sram_reader_ev_status_re[0:0]
     2/2: $0\builder_csr_bankarray_csrbank1_sram_reader_ev_status_we[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5940$1627'.
     1/2: $0\builder_csr_bankarray_csrbank1_sram_reader_length0_we[0:0]
     2/2: $0\builder_csr_bankarray_csrbank1_sram_reader_length0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5931$1623'.
     1/2: $0\builder_csr_bankarray_csrbank1_sram_reader_slot0_re[0:0]
     2/2: $0\builder_csr_bankarray_csrbank1_sram_reader_slot0_we[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5922$1619'.
     1/2: $0\builder_csr_bankarray_csrbank1_sram_reader_level_re[0:0]
     2/2: $0\builder_csr_bankarray_csrbank1_sram_reader_level_we[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5913$1615'.
     1/2: $0\builder_csr_bankarray_csrbank1_sram_reader_ready_we[0:0]
     2/2: $0\builder_csr_bankarray_csrbank1_sram_reader_ready_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5904$1611'.
     1/2: $0\__main___basesoc_ethmac_start_we[0:0]
     2/2: $0\__main___basesoc_ethmac_start_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5895$1607'.
     1/2: $0\builder_csr_bankarray_csrbank1_sram_writer_ev_enable0_re[0:0]
     2/2: $0\builder_csr_bankarray_csrbank1_sram_writer_ev_enable0_we[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5886$1603'.
     1/2: $0\builder_csr_bankarray_csrbank1_sram_writer_ev_pending_re[0:0]
     2/2: $0\builder_csr_bankarray_csrbank1_sram_writer_ev_pending_we[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5877$1599'.
     1/2: $0\builder_csr_bankarray_csrbank1_sram_writer_ev_status_we[0:0]
     2/2: $0\builder_csr_bankarray_csrbank1_sram_writer_ev_status_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5868$1595'.
     1/2: $0\builder_csr_bankarray_csrbank1_sram_writer_errors_we[0:0]
     2/2: $0\builder_csr_bankarray_csrbank1_sram_writer_errors_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5859$1591'.
     1/2: $0\builder_csr_bankarray_csrbank1_sram_writer_length_re[0:0]
     2/2: $0\builder_csr_bankarray_csrbank1_sram_writer_length_we[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5850$1587'.
     1/2: $0\builder_csr_bankarray_csrbank1_sram_writer_slot_re[0:0]
     2/2: $0\builder_csr_bankarray_csrbank1_sram_writer_slot_we[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5840$1582'.
     1/2: $0\builder_csr_bankarray_csrbank0_bus_errors_re[0:0]
     2/2: $0\builder_csr_bankarray_csrbank0_bus_errors_we[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5831$1578'.
     1/2: $0\builder_csr_bankarray_csrbank0_scratch0_we[0:0]
     2/2: $0\builder_csr_bankarray_csrbank0_scratch0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5822$1574'.
     1/2: $0\builder_csr_bankarray_csrbank0_reset0_we[0:0]
     2/2: $0\builder_csr_bankarray_csrbank0_reset0_re[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5783$1569'.
     1/9: $0\builder_basesoc_wishbone2csr_next_state[1:0]
     2/9: $0\builder_basesoc_wishbone_ack[0:0]
     3/9: $0\builder_basesoc_adr_wishbone2csr_next_value_ce1[0:0]
     4/9: $0\builder_basesoc_adr_wishbone2csr_next_value1[13:0]
     5/9: $0\builder_basesoc_dat_w_wishbone2csr_next_value_ce0[0:0]
     6/9: $0\builder_basesoc_wishbone_dat_r[31:0]
     7/9: $0\builder_basesoc_dat_w_wishbone2csr_next_value0[31:0]
     8/9: $0\builder_basesoc_we_wishbone2csr_next_value_ce2[0:0]
     9/9: $0\builder_basesoc_we_wishbone2csr_next_value2[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5733$1565'.
     1/9: $0\builder_basesoc_spimaster_next_state[1:0]
     2/9: $0\__main___count_spimaster_next_value[2:0]
     3/9: $0\__main___mosi_latch[0:0]
     4/9: $0\__main___xfer_enable[0:0]
     5/9: $0\__main___clk_enable[0:0]
     6/9: $0\__main___irq[0:0]
     7/9: $0\__main___done0[0:0]
     8/9: $0\__main___count_spimaster_next_value_ce[0:0]
     9/9: $0\__main___miso_latch[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5679$1539'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5669$1526'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5659$1513'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5614$1509'.
     1/8: $0\builder_basesoc_liteethmacsramreader_next_state[1:0]
     2/8: $0\__main___basesoc_ethmac_sram107_trigger[0:0]
     3/8: $0\__main___basesoc_ethmac_sram130_source_ready[0:0]
     4/8: $0\__main___basesoc_ethmac_sram86_source_last[0:0]
     5/8: $0\__main___basesoc_ethmac_sram122_length_clockdomainsrenamer_liteethmacsramreader_next_value_ce[0:0]
     6/8: $0\__main___basesoc_ethmac_sram122_length_clockdomainsrenamer_liteethmacsramreader_next_value[10:0]
     7/8: $0\__main___basesoc_ethmac_read[0:0]
     8/8: $0\__main___basesoc_ethmac_sram83_source_valid[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5599$1502'.
     1/1: $0\__main___basesoc_ethmac_sram145_adr[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5577$1499'.
     1/1: $0\__main___basesoc_ethmac_sram108_clear[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5563$1498'.
     1/1: $0\__main___basesoc_ethmac_rd_data[31:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5528$1497'.
     1/1: $0\__main___basesoc_ethmac_sram88_source_payload_last_be[3:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5449$1485'.
     1/11: $0\builder_basesoc_liteethmacsramwriter_next_state[2:0]
     2/11: $0\__main___basesoc_ethmac_sram13_status_clockdomainsrenamer_liteethmacsramwriter_f_next_value[31:0]
     3/11: $0\__main___basesoc_ethmac_slot_clockdomainsrenamer_liteethmacsramwriter_next_value_ce[0:0]
     4/11: $0\__main___basesoc_ethmac_sram35_length_clockdomainsrenamer_liteethmacsramwriter_t_next_value_ce[0:0]
     5/11: $0\__main___basesoc_ethmac_slot_clockdomainsrenamer_liteethmacsramwriter_next_value[0:0]
     6/11: $0\__main___basesoc_ethmac_sram35_length_clockdomainsrenamer_liteethmacsramwriter_t_next_value[10:0]
     7/11: $0\__main___basesoc_ethmac_sram42_sink_payload_length[10:0]
     8/11: $0\__main___basesoc_ethmac_sram41_sink_payload_slot[0:0]
     9/11: $0\__main___basesoc_ethmac_write[0:0]
    10/11: $0\__main___basesoc_ethmac_sram37_sink_valid[0:0]
    11/11: $0\__main___basesoc_ethmac_sram13_status_clockdomainsrenamer_liteethmacsramwriter_f_next_value_ce[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5434$1478'.
     1/1: $0\__main___basesoc_ethmac_sram59_adr[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5411$1475'.
     1/1: $0\__main___basesoc_ethmac_sram20_clear[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5385$1472'.
     1/6: $0\__main___basesoc_ethmac_sram79_adr[8:0]
     2/6: $0\__main___basesoc_ethmac_sram78_dat_w[31:0]
     3/6: $0\__main___basesoc_ethmac_sram77_we[0:0]
     4/6: $0\__main___basesoc_ethmac_sram82_dat_w[31:0]
     5/6: $0\__main___basesoc_ethmac_sram75_adr[8:0]
     6/6: $0\__main___basesoc_ethmac_sram81_we[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5351$1471'.
     1/1: $0\__main___basesoc_ethmac_length_inc[3:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5279$1468'.
     1/1: $0\__main___basesoc_ethmac_rx_cdc_cdc_graycounter1_q_next_binary[5:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5270$1465'.
     1/1: $0\__main___basesoc_ethmac_rx_cdc_cdc_graycounter0_q_next_binary[5:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5216$1453'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5209$1452'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5202$1451'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5186$1450'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5078$1435'.
     1/12: $0\builder_basesoc_rxdatapath_bufferizeendpoints_next_state[1:0]
     2/12: $0\__main___basesoc_ethmac_liteethmaccrc32checker_syncfifo_source_ready[0:0]
     3/12: $0\__main___basesoc_ethmac_liteethmaccrc32checker_error[0:0]
     4/12: $0\__main___basesoc_ethmac_liteethmaccrc32checker_source_source_payload_error[0:0]
     5/12: $0\__main___basesoc_ethmac_liteethmaccrc32checker_source_source_payload_last_be[0:0]
     6/12: $0\__main___basesoc_ethmac_liteethmaccrc32checker_source_source_payload_data[7:0]
     7/12: $0\__main___basesoc_ethmac_liteethmaccrc32checker_source_source_last[0:0]
     8/12: $0\__main___basesoc_ethmac_liteethmaccrc32checker_crc_reset[0:0]
     9/12: $0\__main___basesoc_ethmac_liteethmaccrc32checker_source_source_first[0:0]
    10/12: $0\__main___basesoc_ethmac_liteethmaccrc32checker_crc_ce[0:0]
    11/12: $0\__main___basesoc_ethmac_liteethmaccrc32checker_source_source_valid[0:0]
    12/12: $0\__main___basesoc_ethmac_liteethmaccrc32checker_fifo_reset[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5063$1428'.
     1/1: $0\__main___basesoc_ethmac_liteethmaccrc32checker_syncfifo_wrport_adr[2:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5012$1207'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5004$1205'.
     1/2: $0\__main___basesoc_ethmac_liteethmaccrc32checker_crc_value[31:0]
     2/2: $0\__main___basesoc_ethmac_liteethmaccrc32checker_crc_error0[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4994$1203'.
     1/1: $0\__main___basesoc_ethmac_liteethmaccrc32checker_crc_last_be1[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4980$1202'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4975$1201'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4935$1187'.
     1/7: $0\__main___basesoc_ethmac_rx_preamble_sink_ready[0:0]
     2/7: $0\builder_basesoc_rxdatapath_liteethmacpreamblechecker_next_state[0:0]
     3/7: $0\__main___basesoc_ethmac_rx_preamble_source_payload_error[0:0]
     4/7: $0\__main___basesoc_ethmac_rx_preamble_source_last[0:0]
     5/7: $0\__main___basesoc_ethmac_rx_preamble_source_first[0:0]
     6/7: $0\__main___basesoc_ethmac_rx_preamble_source_valid[0:0]
     7/7: $0\__main___basesoc_ethmac_rx_preamble_error[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4839$1182'.
     1/10: $0\__main___basesoc_ethmac_tx_gap_counter_clockdomainsrenamer_clockdomainsrenamer3_next_value_ce[0:0]
     2/10: $0\__main___basesoc_ethmac_tx_gap_counter_clockdomainsrenamer_clockdomainsrenamer3_next_value[3:0]
     3/10: $0\builder_basesoc_txdatapath_liteethmacgap_next_state[0:0]
     4/10: $0\__main___basesoc_ethmac_tx_gap_source_payload_error[0:0]
     5/10: $0\__main___basesoc_ethmac_tx_gap_source_payload_last_be[0:0]
     6/10: $0\__main___basesoc_ethmac_tx_gap_source_payload_data[7:0]
     7/10: $0\__main___basesoc_ethmac_tx_gap_source_last[0:0]
     8/10: $0\__main___basesoc_ethmac_tx_gap_source_first[0:0]
     9/10: $0\__main___basesoc_ethmac_tx_gap_source_valid[0:0]
    10/10: $0\__main___basesoc_ethmac_tx_gap_sink_ready[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4768$1177'.
     1/9: $0\builder_basesoc_txdatapath_liteethmacpreambleinserter_next_state[1:0]
     2/9: $0\__main___basesoc_ethmac_tx_preamble_source_payload_data[7:0]
     3/9: $0\__main___basesoc_ethmac_tx_preamble_source_last[0:0]
     4/9: $0\__main___basesoc_ethmac_tx_preamble_source_first[0:0]
     5/9: $0\__main___basesoc_ethmac_tx_preamble_source_valid[0:0]
     6/9: $0\__main___basesoc_ethmac_tx_preamble_sink_ready[0:0]
     7/9: $0\__main___basesoc_ethmac_tx_preamble_count_clockdomainsrenamer_clockdomainsrenamer2_next_value_ce[0:0]
     8/9: $0\__main___basesoc_ethmac_tx_preamble_count_clockdomainsrenamer_clockdomainsrenamer2_next_value[2:0]
     9/9: $0\__main___basesoc_ethmac_tx_preamble_source_payload_error[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4655$1165'.
     1/18: $0\builder_basesoc_txdatapath_bufferizeendpoints_next_state[1:0]
     2/18: $0\__main___basesoc_ethmac_tx_crc_last_be0[0:0]
     3/18: $0\__main___basesoc_ethmac_tx_crc_data0[7:0]
     4/18: $0\__main___basesoc_ethmac_tx_crc_source_payload_error[0:0]
     5/18: $0\__main___basesoc_ethmac_tx_crc_source_payload_last_be[0:0]
     6/18: $0\__main___basesoc_ethmac_tx_crc_source_payload_data[7:0]
     7/18: $0\__main___basesoc_ethmac_tx_crc_source_last[0:0]
     8/18: $0\__main___basesoc_ethmac_tx_crc_source_first[0:0]
     9/18: $0\__main___basesoc_ethmac_tx_crc_reset[0:0]
    10/18: $0\__main___basesoc_ethmac_tx_crc_ce[0:0]
    11/18: $0\__main___basesoc_ethmac_tx_crc_source_valid[0:0]
    12/18: $0\__main___basesoc_ethmac_tx_crc_is_ongoing1[0:0]
    13/18: $0\__main___basesoc_ethmac_tx_crc_is_ongoing0[0:0]
    14/18: $0\__main___basesoc_ethmac_tx_crc_sink_ready[0:0]
    15/18: $0\__main___basesoc_ethmac_tx_crc_last_be2_clockdomainsrenamer_clockdomainsrenamer1_next_value_ce1[0:0]
    16/18: $0\__main___basesoc_ethmac_tx_crc_last_be2_clockdomainsrenamer_clockdomainsrenamer1_next_value1[0:0]
    17/18: $0\__main___basesoc_ethmac_tx_crc_crc_packet_clockdomainsrenamer_clockdomainsrenamer1_next_value_ce0[0:0]
    18/18: $0\__main___basesoc_ethmac_tx_crc_crc_packet_clockdomainsrenamer_clockdomainsrenamer1_next_value0[31:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4620$944'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4612$942'.
     1/2: $0\__main___basesoc_ethmac_tx_crc_error[0:0]
     2/2: $0\__main___basesoc_ethmac_tx_crc_value[31:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4602$940'.
     1/1: $0\__main___basesoc_ethmac_tx_crc_last_be1[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4535$930'.
     1/10: $0\__main___basesoc_ethmac_tx_padding_source_payload_data[7:0]
     2/10: $0\__main___basesoc_ethmac_tx_padding_source_valid[0:0]
     3/10: $0\builder_basesoc_txdatapath_liteethmacpaddinginserter_next_state[0:0]
     4/10: $0\__main___basesoc_ethmac_tx_padding_source_last[0:0]
     5/10: $0\__main___basesoc_ethmac_tx_padding_source_first[0:0]
     6/10: $0\__main___basesoc_ethmac_tx_padding_sink_ready[0:0]
     7/10: $0\__main___basesoc_ethmac_tx_padding_source_payload_error[0:0]
     8/10: $0\__main___basesoc_ethmac_tx_padding_source_payload_last_be[0:0]
     9/10: $0\__main___basesoc_ethmac_tx_padding_counter_clockdomainsrenamer_clockdomainsrenamer0_next_value_ce[0:0]
    10/10: $0\__main___basesoc_ethmac_tx_padding_counter_clockdomainsrenamer_clockdomainsrenamer0_next_value[15:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4500$923'.
     1/8: $0\__main___basesoc_ethmac_tx_last_be_sink_ready[0:0]
     2/8: $0\builder_basesoc_txdatapath_liteethmactxlastbe_next_state[0:0]
     3/8: $0\__main___basesoc_ethmac_tx_last_be_source_payload_data[7:0]
     4/8: $0\__main___basesoc_ethmac_tx_last_be_source_last[0:0]
     5/8: $0\__main___basesoc_ethmac_tx_last_be_source_first[0:0]
     6/8: $0\__main___basesoc_ethmac_tx_last_be_source_valid[0:0]
     7/8: $0\__main___basesoc_ethmac_tx_last_be_source_payload_error[0:0]
     8/8: $0\__main___basesoc_ethmac_tx_last_be_source_payload_last_be[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4482$922'.
     1/1: $0\__main___basesoc_ethmac_tx_converter_converter_source_payload_data[9:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4451$916'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4438$913'.
     1/1: $0\__main___basesoc_ethmac_tx_cdc_cdc_graycounter1_q_next_binary[5:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4429$910'.
     1/1: $0\__main___basesoc_ethmac_tx_cdc_cdc_graycounter0_q_next_binary[5:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4322$879'.
     1/7: $0\__main___basesoc_wishbone_bridge_aborted_fsm_next_value_ce[0:0]
     2/7: $0\__main___basesoc_wishbone_bridge_aborted_fsm_next_value[0:0]
     3/7: $0\builder_basesoc_fsm_next_state[1:0]
     4/7: $0\__main___basesoc_wishbone_bridge_cmd_valid[0:0]
     5/7: $0\__main___basesoc_wishbone_bridge_is_ongoing[0:0]
     6/7: $0\__main___basesoc_interface_dat_r[127:0]
     7/7: $0\__main___basesoc_interface_ack[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4297$875'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4258$874'.
     1/1: $0\__main___basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data[35:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4231$868'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4195$863'.
     1/7: $0\builder_basesoc_litedramnativeportconverter_next_state[0:0]
     2/7: $0\__main___basesoc_port_cmd_valid[0:0]
     3/7: $0\__main___basesoc_wishbone_bridge_count_litedramnativeportconverter_next_value_ce[0:0]
     4/7: $0\__main___basesoc_wishbone_bridge_count_litedramnativeportconverter_next_value[1:0]
     5/7: $0\__main___basesoc_port_cmd_payload_addr[20:0]
     6/7: $0\__main___basesoc_port_cmd_payload_we[0:0]
     7/7: $0\__main___basesoc_wishbone_bridge_cmd_ready[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4183$861'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4113$855'.
     1/10: $0\builder_basesoc_fullmemorywe_next_state[1:0]
     2/10: $0\__main___basesoc_interface_stb[0:0]
     3/10: $0\__main___basesoc_interface_cyc[0:0]
     4/10: $0\__main___basesoc_write_from_slave[0:0]
     5/10: $0\__main___basesoc_word_inc[0:0]
     6/10: $0\__main___basesoc_word_clr[0:0]
     7/10: $0\__main___basesoc_tag_di_dirty[0:0]
     8/10: $0\__main___basesoc_wb_sdram_ack[0:0]
     9/10: $0\__main___basesoc_interface_we[0:0]
    10/10: $0\__main___basesoc_tag_port_we[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4091$854'.
     1/1: $0\__main___basesoc_wb_sdram_dat_r[31:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4076$842'.
     1/2: $0\__main___basesoc_data_port_dat_w[127:0]
     2/2: $0\__main___basesoc_data_port_we[15:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4056$841'.
     1/2: $0\__main___basesoc_sdram_interface_wdata_we[3:0]
     2/2: $0\__main___basesoc_sdram_interface_wdata[31:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3948$694'.
     1/8: $0\builder_basesoc_litedramcore_multiplexer_next_state[2:0]
     2/8: $0\__main___basesoc_sdram_en1[0:0]
     3/8: $0\__main___basesoc_sdram_steerer_sel[1:0]
     4/8: $0\__main___basesoc_sdram_choose_req_cmd_ready[0:0]
     5/8: $0\__main___basesoc_sdram_cmd_ready[0:0]
     6/8: $0\__main___basesoc_sdram_choose_req_want_writes[0:0]
     7/8: $0\__main___basesoc_sdram_choose_req_want_reads[0:0]
     8/8: $0\__main___basesoc_sdram_en0[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3935$685'.
     1/1: $0\__main___basesoc_sdram_bankmachine3_cmd_ready[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3926$678'.
     1/1: $0\__main___basesoc_sdram_bankmachine2_cmd_ready[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3917$671'.
     1/1: $0\__main___basesoc_sdram_bankmachine1_cmd_ready[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3908$664'.
     1/1: $0\__main___basesoc_sdram_bankmachine0_cmd_ready[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3902$663'.
     1/1: $0\__main___basesoc_sdram_choose_req_cmd_payload_we[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3896$662'.
     1/1: $0\__main___basesoc_sdram_choose_req_cmd_payload_ras[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3890$661'.
     1/1: $0\__main___basesoc_sdram_choose_req_cmd_payload_cas[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3876$608'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3869$605'.
     1/1: $0\__main___basesoc_sdram_choose_cmd_cmd_payload_we[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3863$604'.
     1/1: $0\__main___basesoc_sdram_choose_cmd_cmd_payload_ras[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3857$603'.
     1/1: $0\__main___basesoc_sdram_choose_cmd_cmd_payload_cas[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3843$550'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3730$507'.
     1/14: $0\builder_basesoc_litedramcore_bankmachine3_next_state[2:0]
     2/14: $0\__main___basesoc_sdram_bankmachine3_cmd_valid[0:0]
     3/14: $0\__main___basesoc_sdram_bankmachine3_refresh_gnt[0:0]
     4/14: $0\__main___basesoc_sdram_bankmachine3_req_rdata_valid[0:0]
     5/14: $0\__main___basesoc_sdram_bankmachine3_req_wdata_ready[0:0]
     6/14: $0\__main___basesoc_sdram_bankmachine3_cmd_payload_is_write[0:0]
     7/14: $0\__main___basesoc_sdram_bankmachine3_cmd_payload_is_read[0:0]
     8/14: $0\__main___basesoc_sdram_bankmachine3_cmd_payload_is_cmd[0:0]
     9/14: $0\__main___basesoc_sdram_bankmachine3_cmd_payload_we[0:0]
    10/14: $0\__main___basesoc_sdram_bankmachine3_cmd_payload_ras[0:0]
    11/14: $0\__main___basesoc_sdram_bankmachine3_cmd_payload_cas[0:0]
    12/14: $0\__main___basesoc_sdram_bankmachine3_row_open[0:0]
    13/14: $0\__main___basesoc_sdram_bankmachine3_row_col_n_addr_sel[0:0]
    14/14: $0\__main___basesoc_sdram_bankmachine3_row_close[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3702$498'.
     1/1: $0\__main___basesoc_sdram_bankmachine3_wrport_adr[2:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3680$494'.
     1/1: $0\__main___basesoc_sdram_bankmachine3_auto_precharge[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3669$485'.
     1/1: $0\__main___basesoc_sdram_bankmachine3_cmd_payload_a[10:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3561$477'.
     1/14: $0\builder_basesoc_litedramcore_bankmachine2_next_state[2:0]
     2/14: $0\__main___basesoc_sdram_bankmachine2_req_wdata_ready[0:0]
     3/14: $0\__main___basesoc_sdram_bankmachine2_cmd_payload_is_write[0:0]
     4/14: $0\__main___basesoc_sdram_bankmachine2_cmd_payload_is_read[0:0]
     5/14: $0\__main___basesoc_sdram_bankmachine2_cmd_payload_is_cmd[0:0]
     6/14: $0\__main___basesoc_sdram_bankmachine2_cmd_payload_we[0:0]
     7/14: $0\__main___basesoc_sdram_bankmachine2_cmd_payload_ras[0:0]
     8/14: $0\__main___basesoc_sdram_bankmachine2_cmd_payload_cas[0:0]
     9/14: $0\__main___basesoc_sdram_bankmachine2_row_col_n_addr_sel[0:0]
    10/14: $0\__main___basesoc_sdram_bankmachine2_row_close[0:0]
    11/14: $0\__main___basesoc_sdram_bankmachine2_cmd_valid[0:0]
    12/14: $0\__main___basesoc_sdram_bankmachine2_row_open[0:0]
    13/14: $0\__main___basesoc_sdram_bankmachine2_refresh_gnt[0:0]
    14/14: $0\__main___basesoc_sdram_bankmachine2_req_rdata_valid[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3533$468'.
     1/1: $0\__main___basesoc_sdram_bankmachine2_wrport_adr[2:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3511$464'.
     1/1: $0\__main___basesoc_sdram_bankmachine2_auto_precharge[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3500$455'.
     1/1: $0\__main___basesoc_sdram_bankmachine2_cmd_payload_a[10:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3392$447'.
     1/14: $0\builder_basesoc_litedramcore_bankmachine1_next_state[2:0]
     2/14: $0\__main___basesoc_sdram_bankmachine1_cmd_payload_we[0:0]
     3/14: $0\__main___basesoc_sdram_bankmachine1_cmd_payload_ras[0:0]
     4/14: $0\__main___basesoc_sdram_bankmachine1_cmd_payload_cas[0:0]
     5/14: $0\__main___basesoc_sdram_bankmachine1_row_col_n_addr_sel[0:0]
     6/14: $0\__main___basesoc_sdram_bankmachine1_row_close[0:0]
     7/14: $0\__main___basesoc_sdram_bankmachine1_cmd_valid[0:0]
     8/14: $0\__main___basesoc_sdram_bankmachine1_row_open[0:0]
     9/14: $0\__main___basesoc_sdram_bankmachine1_refresh_gnt[0:0]
    10/14: $0\__main___basesoc_sdram_bankmachine1_req_rdata_valid[0:0]
    11/14: $0\__main___basesoc_sdram_bankmachine1_req_wdata_ready[0:0]
    12/14: $0\__main___basesoc_sdram_bankmachine1_cmd_payload_is_write[0:0]
    13/14: $0\__main___basesoc_sdram_bankmachine1_cmd_payload_is_read[0:0]
    14/14: $0\__main___basesoc_sdram_bankmachine1_cmd_payload_is_cmd[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3364$438'.
     1/1: $0\__main___basesoc_sdram_bankmachine1_wrport_adr[2:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3342$434'.
     1/1: $0\__main___basesoc_sdram_bankmachine1_auto_precharge[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3331$425'.
     1/1: $0\__main___basesoc_sdram_bankmachine1_cmd_payload_a[10:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3223$417'.
     1/14: $0\builder_basesoc_litedramcore_bankmachine0_next_state[2:0]
     2/14: $0\__main___basesoc_sdram_bankmachine0_row_col_n_addr_sel[0:0]
     3/14: $0\__main___basesoc_sdram_bankmachine0_row_close[0:0]
     4/14: $0\__main___basesoc_sdram_bankmachine0_cmd_valid[0:0]
     5/14: $0\__main___basesoc_sdram_bankmachine0_row_open[0:0]
     6/14: $0\__main___basesoc_sdram_bankmachine0_refresh_gnt[0:0]
     7/14: $0\__main___basesoc_sdram_bankmachine0_req_rdata_valid[0:0]
     8/14: $0\__main___basesoc_sdram_bankmachine0_req_wdata_ready[0:0]
     9/14: $0\__main___basesoc_sdram_bankmachine0_cmd_payload_is_write[0:0]
    10/14: $0\__main___basesoc_sdram_bankmachine0_cmd_payload_is_read[0:0]
    11/14: $0\__main___basesoc_sdram_bankmachine0_cmd_payload_is_cmd[0:0]
    12/14: $0\__main___basesoc_sdram_bankmachine0_cmd_payload_we[0:0]
    13/14: $0\__main___basesoc_sdram_bankmachine0_cmd_payload_ras[0:0]
    14/14: $0\__main___basesoc_sdram_bankmachine0_cmd_payload_cas[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3195$408'.
     1/1: $0\__main___basesoc_sdram_bankmachine0_wrport_adr[2:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3173$404'.
     1/1: $0\__main___basesoc_sdram_bankmachine0_auto_precharge[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3162$395'.
     1/1: $0\__main___basesoc_sdram_bankmachine0_cmd_payload_a[10:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3117$391'.
     1/4: $0\builder_basesoc_litedramcore_refresher_next_state[1:0]
     2/4: $0\__main___basesoc_sdram_cmd_valid[0:0]
     3/4: $0\__main___basesoc_sdram_sequencer_start0[0:0]
     4/4: $0\__main___basesoc_sdram_cmd_last[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3058$378'.
     1/4: $0\__main___basesoc_sdram_csr_dfi_p0_ras_n[0:0]
     2/4: $0\__main___basesoc_sdram_csr_dfi_p0_cas_n[0:0]
     3/4: $0\__main___basesoc_sdram_csr_dfi_p0_we_n[0:0]
     4/4: $0\__main___basesoc_sdram_csr_dfi_p0_cs_n[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377'.
     1/20: $0\__main___basesoc_sdram_master_p0_rddata_en[0:0]
     2/20: $0\__main___basesoc_sdram_master_p0_wrdata_mask[3:0]
     3/20: $0\__main___basesoc_sdram_master_p0_wrdata_en[0:0]
     4/20: $0\__main___basesoc_sdram_master_p0_wrdata[31:0]
     5/20: $0\__main___basesoc_sdram_master_p0_act_n[0:0]
     6/20: $0\__main___basesoc_sdram_master_p0_reset_n[0:0]
     7/20: $0\__main___basesoc_sdram_master_p0_odt[0:0]
     8/20: $0\__main___basesoc_sdram_master_p0_cke[0:0]
     9/20: $0\__main___basesoc_sdram_master_p0_we_n[0:0]
    10/20: $0\__main___basesoc_sdram_master_p0_ras_n[0:0]
    11/20: $0\__main___basesoc_sdram_master_p0_cs_n[0:0]
    12/20: $0\__main___basesoc_sdram_master_p0_cas_n[0:0]
    13/20: $0\__main___basesoc_sdram_master_p0_bank[1:0]
    14/20: $0\__main___basesoc_sdram_master_p0_address[10:0]
    15/20: $0\__main___basesoc_sdram_csr_dfi_p0_rddata_valid[0:0]
    16/20: $0\__main___basesoc_sdram_csr_dfi_p0_rddata[31:0]
    17/20: $0\__main___basesoc_sdram_slave_p0_rddata_valid[0:0]
    18/20: $0\__main___basesoc_sdram_slave_p0_rddata[31:0]
    19/20: $0\__main___basesoc_sdram_ext_dfi_p0_rddata_valid[0:0]
    20/20: $0\__main___basesoc_sdram_ext_dfi_p0_rddata[31:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2933$370'.
     1/1: $0\__main___basesoc_timer_zero_clear[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2914$362'.
     1/1: $0\__main___basesoc_uart_rx_fifo_wrport_adr[3:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2884$351'.
     1/1: $0\__main___basesoc_uart_tx_fifo_wrport_adr[3:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2861$342'.
     1/1: $0\__main___basesoc_uart_rx_clear[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2853$340'.
     1/1: $0\__main___basesoc_uart_tx_clear[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2787$327'.
     1/8: $0\builder_basesoc_rs232phyrx_next_state[0:0]
     2/8: $0\__main___basesoc_rx_enable[0:0]
     3/8: $0\__main___basesoc_rx_data_rs232phyrx_next_value_ce1[0:0]
     4/8: $0\__main___basesoc_rx_data_rs232phyrx_next_value1[7:0]
     5/8: $0\__main___basesoc_rx_source_payload_data[7:0]
     6/8: $0\__main___basesoc_rx_count_rs232phyrx_next_value_ce0[0:0]
     7/8: $0\__main___basesoc_rx_source_valid[0:0]
     8/8: $0\__main___basesoc_rx_count_rs232phyrx_next_value0[3:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2745$324'.
     1/9: $0\builder_basesoc_rs232phytx_next_state[0:0]
     2/9: $0\__main___basesoc_tx_data_rs232phytx_next_value_ce2[0:0]
     3/9: $0\__main___basesoc_tx_data_rs232phytx_next_value2[7:0]
     4/9: $0\__main___basesoc_serial_tx_rs232phytx_next_value_ce1[0:0]
     5/9: $0\__main___basesoc_serial_tx_rs232phytx_next_value1[0:0]
     6/9: $0\__main___basesoc_tx_count_rs232phytx_next_value_ce0[0:0]
     7/9: $0\__main___basesoc_tx_sink_ready[0:0]
     8/9: $0\__main___basesoc_tx_count_rs232phytx_next_value0[3:0]
     9/9: $0\__main___basesoc_tx_enable[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2735$311'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2722$310'.
     1/1: $0\__main___basesoc_soc_rst[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2708$295'.
     1/3: $0\builder_shared_dat_r[31:0]
     2/3: $0\builder_shared_ack[0:0]
     3/3: $0\builder_error[0:0]
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2658$277'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2637$268'.
Creating decoders for process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2630$267'.
     1/1: $0\__main___crg_rst[0:0]

4.5.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\InstructionCache.\lineLoader_wayToAllocate_willIncrement' from process `\InstructionCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6159$4821'.
No latch inferred for signal `\InstructionCache.\io_cpu_prefetch_haltIt' from process `\InstructionCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6138$4810'.
No latch inferred for signal `\InstructionCache.\lineLoader_fire' from process `\InstructionCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6129$4809'.
No latch inferred for signal `\InstructionCache.\_zz_2' from process `\InstructionCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6122$4808'.
No latch inferred for signal `\InstructionCache.\_zz_1' from process `\InstructionCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6115$4807'.
No latch inferred for signal `\DataCache.\loader_counter_valueNext' from process `\DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5834$4756'.
No latch inferred for signal `\DataCache.\loader_counter_willIncrement' from process `\DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5824$4753'.
No latch inferred for signal `\DataCache.\io_cpu_writeBack_data' from process `\DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5814$4746'.
No latch inferred for signal `\DataCache.\io_mem_cmd_payload_size' from process `\DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5793$4725'.
No latch inferred for signal `\DataCache.\io_mem_cmd_payload_wr' from process `\DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5777$4721'.
No latch inferred for signal `\DataCache.\io_mem_cmd_payload_address' from process `\DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5763$4717'.
No latch inferred for signal `\DataCache.\io_mem_cmd_valid' from process `\DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5739$4714'.
No latch inferred for signal `\DataCache.\io_cpu_writeBack_accessError' from process `\DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5727$4702'.
No latch inferred for signal `\DataCache.\io_cpu_redo' from process `\DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5706$4699'.
No latch inferred for signal `\DataCache.\stageB_cpuWriteToCache' from process `\DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5690$4686'.
No latch inferred for signal `\DataCache.\io_cpu_writeBack_haltIt' from process `\DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5659$4681'.
No latch inferred for signal `\DataCache.\stageB_loaderValid' from process `\DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5640$4677'.
No latch inferred for signal `\DataCache.\stageB_mmuRspFreeze' from process `\DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5621$4663'.
No latch inferred for signal `\DataCache.\_zz_stage0_mask' from process `\DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5589$4641'.
No latch inferred for signal `\DataCache.\io_cpu_execute_haltIt' from process `\DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5578$4638'.
No latch inferred for signal `\DataCache.\dataWriteCmd_payload_mask' from process `\DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5564$4635'.
No latch inferred for signal `\DataCache.\dataWriteCmd_payload_data' from process `\DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5554$4634'.
No latch inferred for signal `\DataCache.\dataWriteCmd_payload_address' from process `\DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5544$4633'.
No latch inferred for signal `\DataCache.\dataWriteCmd_payload_way' from process `\DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5534$4632'.
No latch inferred for signal `\DataCache.\dataWriteCmd_valid' from process `\DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5519$4631'.
No latch inferred for signal `\DataCache.\tagsWriteCmd_payload_data_address' from process `\DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5512$4630'.
No latch inferred for signal `\DataCache.\tagsWriteCmd_payload_data_error' from process `\DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5505$4627'.
No latch inferred for signal `\DataCache.\tagsWriteCmd_payload_data_valid' from process `\DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5495$4624'.
No latch inferred for signal `\DataCache.\tagsWriteCmd_payload_address' from process `\DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5485$4623'.
No latch inferred for signal `\DataCache.\tagsWriteCmd_payload_way' from process `\DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5475$4622'.
No latch inferred for signal `\DataCache.\tagsWriteCmd_valid' from process `\DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5462$4621'.
No latch inferred for signal `\DataCache.\dataReadCmd_payload' from process `\DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5455$4620'.
No latch inferred for signal `\DataCache.\dataReadCmd_valid' from process `\DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5448$4619'.
No latch inferred for signal `\DataCache.\tagsReadCmd_payload' from process `\DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5441$4618'.
No latch inferred for signal `\DataCache.\tagsReadCmd_valid' from process `\DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5434$4617'.
No latch inferred for signal `\DataCache.\_zz_2' from process `\DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5416$4610'.
No latch inferred for signal `\DataCache.\_zz_1' from process `\DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5409$4609'.
No latch inferred for signal `\DataCache.\_zz_ways_0_data_port0' from process `\DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5382$4574'.
No latch inferred for signal `\VexRiscv.\iBusWishbone_STB' from process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4497$4490'.
No latch inferred for signal `\VexRiscv.\iBusWishbone_CYC' from process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4490$4489'.
No latch inferred for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_readDataInit_10' from process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4474$4474'.
No latch inferred for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_readDataInit_9' from process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4467$4473'.
No latch inferred for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_readDataInit_8' from process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4460$4472'.
No latch inferred for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_readDataInit_7' from process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4452$4471'.
No latch inferred for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_readDataInit_6' from process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4445$4470'.
No latch inferred for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_readDataInit_5' from process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4436$4469'.
No latch inferred for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_readDataInit_4' from process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4427$4468'.
No latch inferred for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_readDataInit_3' from process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4418$4467'.
No latch inferred for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_readDataInit_2' from process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4409$4466'.
No latch inferred for signal `\VexRiscv.\_zz_memory_DivPlugin_rs1_1' from process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4277$4320'.
No latch inferred for signal `\VexRiscv.\memory_DivPlugin_div_counter_valueNext' from process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4251$4300'.
No latch inferred for signal `\VexRiscv.\memory_DivPlugin_div_counter_willClear' from process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4242$4297'.
No latch inferred for signal `\VexRiscv.\memory_DivPlugin_div_counter_willIncrement' from process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4233$4296'.
No latch inferred for signal `\VexRiscv.\execute_MulPlugin_bSigned' from process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4209$4291'.
No latch inferred for signal `\VexRiscv.\execute_MulPlugin_aSigned' from process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4195$4290'.
No latch inferred for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_writeDataSignal' from process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4177$4282'.
No latch inferred for signal `\VexRiscv.\execute_CsrPlugin_readInstruction' from process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4165$4274'.
No latch inferred for signal `\VexRiscv.\execute_CsrPlugin_writeInstruction' from process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4158$4271'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_selfException_payload_code' from process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4140$4265'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_selfException_valid' from process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4133$4264'.
No latch inferred for signal `\VexRiscv.\execute_CsrPlugin_illegalInstruction' from process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4124$4263'.
No latch inferred for signal `\VexRiscv.\execute_CsrPlugin_illegalAccess' from process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4071$4262'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_xtvec_base' from process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4054$4249'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_xtvec_mode' from process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4043$4248'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_trapCause' from process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4036$4247'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_targetPrivilege' from process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4029$4246'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_pipelineLiberator_done' from process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4017$4242'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack' from process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3987$4220'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionValids_memory' from process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3977$4219'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionValids_execute' from process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3967$4218'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionValids_decode' from process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3957$4217'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_privilege' from process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3941$4211'.
No latch inferred for signal `\VexRiscv.\_zz_execute_BranchPlugin_branch_src2_5' from process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3912$4205'.
No latch inferred for signal `\VexRiscv.\_zz_execute_BranchPlugin_branch_src2_3' from process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3897$4204'.
No latch inferred for signal `\VexRiscv.\execute_BranchPlugin_branch_src2' from process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3882$4201'.
No latch inferred for signal `\VexRiscv.\_zz_execute_BranchPlugin_branch_src2_1' from process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3859$4200'.
No latch inferred for signal `\VexRiscv.\execute_BranchPlugin_branch_src1' from process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3847$4199'.
No latch inferred for signal `\VexRiscv.\_zz_execute_BranchPlugin_missAlignedTarget_6' from process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3832$4196'.
No latch inferred for signal `\VexRiscv.\_zz_execute_BranchPlugin_missAlignedTarget_5' from process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3810$4195'.
No latch inferred for signal `\VexRiscv.\_zz_execute_BranchPlugin_missAlignedTarget_3' from process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3795$4194'.
No latch inferred for signal `\VexRiscv.\_zz_execute_BranchPlugin_missAlignedTarget_1' from process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3771$4193'.
No latch inferred for signal `\VexRiscv.\_zz_execute_BRANCH_COND_RESULT_1' from process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3753$4192'.
No latch inferred for signal `\VexRiscv.\_zz_execute_BRANCH_COND_RESULT' from process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3736$4189'.
No latch inferred for signal `\VexRiscv.\HazardSimplePlugin_src1Hazard' from process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3682$4162'.
No latch inferred for signal `\VexRiscv.\HazardSimplePlugin_src0Hazard' from process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3654$4161'.
No latch inferred for signal `\VexRiscv.\_zz_decode_RS2_3' from process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3619$4160'.
No latch inferred for signal `\VexRiscv.\_zz_execute_FullBarrelShifterPlugin_reversed' from process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3583$4157'.
No latch inferred for signal `\VexRiscv.\execute_SrcPlugin_addSub' from process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3574$4153'.
No latch inferred for signal `\VexRiscv.\_zz_execute_SRC2_5' from process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3557$4152'.
No latch inferred for signal `\VexRiscv.\_zz_execute_SRC2_4' from process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3534$4151'.
No latch inferred for signal `\VexRiscv.\_zz_execute_SRC2_2' from process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3510$4150'.
No latch inferred for signal `\VexRiscv.\_zz_execute_SRC1' from process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3492$4149'.
No latch inferred for signal `\VexRiscv.\_zz_execute_REGFILE_WRITE_DATA' from process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3478$4148'.
No latch inferred for signal `\VexRiscv.\execute_IntAluPlugin_bitwise' from process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3464$4144'.
No latch inferred for signal `\VexRiscv.\lastStageRegFileWrite_payload_data' from process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3457$4143'.
No latch inferred for signal `\VexRiscv.\lastStageRegFileWrite_payload_address' from process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3450$4142'.
No latch inferred for signal `\VexRiscv.\lastStageRegFileWrite_valid' from process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3443$4140'.
No latch inferred for signal `\VexRiscv.\writeBack_DBusCachedPlugin_rspFormated' from process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3382$4119'.
No latch inferred for signal `\VexRiscv.\_zz_writeBack_DBusCachedPlugin_rspFormated_3' from process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3362$4118'.
No latch inferred for signal `\VexRiscv.\_zz_writeBack_DBusCachedPlugin_rspFormated_1' from process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3333$4115'.
No latch inferred for signal `\VexRiscv.\writeBack_DBusCachedPlugin_rspShifted' from process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3323$4112'.
No latch inferred for signal `\VexRiscv.\DBusCachedPlugin_exceptionBus_payload_code' from process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3302$4108'.
No latch inferred for signal `\VexRiscv.\DBusCachedPlugin_exceptionBus_valid' from process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3283$4107'.
No latch inferred for signal `\VexRiscv.\DBusCachedPlugin_redoBranch_valid' from process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3273$4106'.
No latch inferred for signal `\VexRiscv.\dataCache_1_io_cpu_writeBack_isValid' from process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3263$4103'.
No latch inferred for signal `\VexRiscv.\dataCache_1_io_cpu_memory_mmuRsp_isIoAccess' from process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3255$4100'.
No latch inferred for signal `\VexRiscv.\_zz_execute_MEMORY_STORE_DATA_RF' from process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3228$4090'.
No latch inferred for signal `\VexRiscv.\dataCache_1_io_mem_cmd_s2mPipe_ready' from process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3199$4085'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_decodeExceptionPort_payload_code' from process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3169$4061'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_decodeExceptionPort_valid' from process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3159$4060'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_cache_io_cpu_fill_valid' from process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3152$4057'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_rsp_redoFetch' from process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3142$4056'.
No latch inferred for signal `\VexRiscv.\iBus_cmd_payload_address' from process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3122$4044'.
No latch inferred for signal `\VexRiscv.\_zz_IBusCachedPlugin_predictionJumpInterface_payload_3' from process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3098$4040'.
No latch inferred for signal `\VexRiscv.\_zz_IBusCachedPlugin_predictionJumpInterface_payload_1' from process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3083$4039'.
No latch inferred for signal `\VexRiscv.\_zz_6' from process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3070$4037'.
No latch inferred for signal `\VexRiscv.\_zz_5' from process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3048$4036'.
No latch inferred for signal `\VexRiscv.\_zz_3' from process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3033$4035'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_decodePrediction_cmd_hadBranch' from process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3025$4030'.
No latch inferred for signal `\VexRiscv.\_zz_IBusCachedPlugin_decodePrediction_cmd_hadBranch_1' from process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3003$4029'.
No latch inferred for signal `\VexRiscv.\decode_arbitration_isValid' from process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2995$4028'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_iBusRsp_readyForError' from process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2976$4017'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_iBusRsp_stages_2_halt' from process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2951$4003'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_iBusRsp_stages_1_halt' from process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2940$3999'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_iBusRsp_stages_0_halt' from process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2929$3995'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_iBusRsp_redoFetch' from process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2919$3994'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_fetchPc_flushed' from process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2906$3988'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_fetchPc_pc' from process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2894$3986'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_fetchPc_pcRegPropagate' from process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2884$3981'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_fetchPc_correction' from process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2872$3978'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_jumpInterface_payload' from process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2844$3971'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_jumpInterface_valid' from process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2834$3970'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_incomingInstruction' from process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2822$3969'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_fetcherHalt' from process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2808$3968'.
No latch inferred for signal `\VexRiscv.\writeBack_arbitration_flushNext' from process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2788$3967'.
No latch inferred for signal `\VexRiscv.\writeBack_arbitration_flushIt' from process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2781$3966'.
No latch inferred for signal `\VexRiscv.\writeBack_arbitration_removeIt' from process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2771$3965'.
No latch inferred for signal `\VexRiscv.\writeBack_arbitration_haltItself' from process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2763$3964'.
No latch inferred for signal `\VexRiscv.\memory_arbitration_flushNext' from process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2753$3963'.
No latch inferred for signal `\VexRiscv.\memory_arbitration_removeIt' from process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2742$3962'.
No latch inferred for signal `\VexRiscv.\memory_arbitration_haltItself' from process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2732$3961'.
No latch inferred for signal `\VexRiscv.\execute_arbitration_flushNext' from process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2725$3960'.
No latch inferred for signal `\VexRiscv.\execute_arbitration_removeIt' from process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2714$3959'.
No latch inferred for signal `\VexRiscv.\execute_arbitration_haltByOther' from process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2707$3958'.
No latch inferred for signal `\VexRiscv.\execute_arbitration_haltItself' from process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2695$3957'.
No latch inferred for signal `\VexRiscv.\decode_arbitration_flushNext' from process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2685$3956'.
No latch inferred for signal `\VexRiscv.\decode_arbitration_removeIt' from process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2674$3955'.
No latch inferred for signal `\VexRiscv.\decode_arbitration_haltByOther' from process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2661$3954'.
No latch inferred for signal `\VexRiscv.\decode_arbitration_haltItself' from process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2654$3953'.
No latch inferred for signal `\VexRiscv.\_zz_decode_to_execute_FORMAL_PC_NEXT' from process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2644$3952'.
No latch inferred for signal `\VexRiscv.\_zz_memory_to_writeBack_FORMAL_PC_NEXT' from process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2637$3951'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_rsp_issueDetected_1' from process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2628$3950'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_rsp_issueDetected_2' from process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2621$3949'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_rsp_issueDetected_3' from process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2614$3948'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_rsp_issueDetected_4' from process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2607$3947'.
No latch inferred for signal `\VexRiscv.\_zz_decode_RS2_2' from process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2574$3946'.
No latch inferred for signal `\VexRiscv.\decode_REGFILE_WRITE_VALID' from process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2566$3935'.
No latch inferred for signal `\VexRiscv.\_zz_1' from process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2558$3933'.
No latch inferred for signal `\VexRiscv.\_zz_decode_RS2_1' from process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2521$3932'.
No latch inferred for signal `\VexRiscv.\decode_RS1' from process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2490$3931'.
No latch inferred for signal `\VexRiscv.\decode_RS2' from process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2460$3930'.
No latch inferred for signal `\VexRiscv.\_zz_decode_RS2' from process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2447$3929'.
No latch inferred for signal `\VexRiscv.\_zz_writeBack_DBusCachedPlugin_rspShifted_2' from process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1696$3909'.
No latch inferred for signal `\VexRiscv.\_zz_writeBack_DBusCachedPlugin_rspShifted' from process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1687$3908'.
No latch inferred for signal `\VexRiscv.\_zz_IBusCachedPlugin_jump_pcLoad_payload_5' from process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1678$3907'.
No latch inferred for signal `\colorlight_i5.\builder_basesoc_litedramcore_locked3' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2295$3541'.
No latch inferred for signal `\colorlight_i5.\builder_basesoc_litedramcore_locked2' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2294$3540'.
No latch inferred for signal `\colorlight_i5.\builder_basesoc_litedramcore_locked1' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2293$3539'.
No latch inferred for signal `\colorlight_i5.\builder_basesoc_litedramcore_locked0' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2292$3538'.
No latch inferred for signal `\colorlight_i5.\builder_basesoc_wishbone_err' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1947$3379'.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_sram5_adr_burst' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1871$3339'.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_interface3_err' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1870$3338'.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_sram4_adr_burst' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1855$3335'.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_interface2_err' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1854$3334'.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_sram3_adr_burst' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1841$3332'.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_interface1_err' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1840$3331'.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_sram2_adr_burst' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1827$3329'.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_interface0_err' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1826$3328'.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_sram142_replace' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1790$3322'.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_sram126_sink_last' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1774$3319'.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_sram125_sink_first' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1773$3318'.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_start_w' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1741$3301'.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_sram89_source_payload_error' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1737$3298'.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_sram85_source_first' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1733$3295'.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_sram56_replace' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1704$3284'.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_sram40_sink_last' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1688$3280'.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_sram39_sink_first' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1687$3279'.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_sram1_sink_ready' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1649$3263'.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_syncfifo_replace' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1441$3232'.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_rx_preamble_preamble' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1388$3211'.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_tx_preamble_preamble' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1350$3191'.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_status' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1149$3132'.
No latch inferred for signal `\colorlight_i5.\__main___ethphy_r' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1128$3129'.
No latch inferred for signal `\colorlight_i5.\__main___ethphy_source_payload_error' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1108$3118'.
No latch inferred for signal `\colorlight_i5.\__main___ethphy_source_payload_last_be' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1107$3117'.
No latch inferred for signal `\colorlight_i5.\__main___ethphy_source_first' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1104$3115'.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_last' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1008$3097'.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_first' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1007$3096'.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_wb_sdram_err' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:974$3079'.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_port_rdata_last' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:962$3076'.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_port_rdata_first' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:961$3075'.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_tfawcon_ready' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:933$3063'.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_steerer1' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:928$3060'.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_steerer0' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:927$3059'.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_nop_ba' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:925$3057'.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_nop_a' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:924$3056'.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_choose_cmd_cmd_ready' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:893$3041'.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_choose_cmd_want_activates' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:891$3040'.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_choose_cmd_want_cmds' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:890$3039'.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_choose_cmd_want_writes' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:889$3038'.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_choose_cmd_want_reads' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:888$3037'.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine3_replace' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:829$3017'.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine3_sink_last' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:813$3015'.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine3_sink_first' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:812$3014'.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine2_replace' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:733$2981'.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine2_sink_last' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:717$2979'.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine2_sink_first' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:716$2978'.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine1_replace' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:637$2945'.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine1_sink_last' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:621$2943'.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine1_sink_first' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:620$2942'.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine0_replace' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:541$2909'.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine0_sink_last' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:525$2907'.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine0_sink_first' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:524$2906'.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_cmd_payload_is_write' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:486$2885'.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_cmd_payload_is_read' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:485$2884'.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_dfi_p0_act_n' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:470$2873'.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_command_issue_w' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:420$2856'.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_ext_dfi_sel' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:402$2849'.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_ext_dfi_p0_rddata_en' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:399$2846'.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_ext_dfi_p0_wrdata_mask' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:398$2845'.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_ext_dfi_p0_wrdata_en' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:397$2844'.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_ext_dfi_p0_wrdata' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:396$2843'.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_ext_dfi_p0_act_n' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:395$2842'.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_ext_dfi_p0_reset_n' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:394$2841'.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_ext_dfi_p0_odt' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:393$2840'.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_ext_dfi_p0_cke' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:392$2839'.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_ext_dfi_p0_we_n' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:391$2838'.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_ext_dfi_p0_ras_n' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:390$2837'.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_ext_dfi_p0_cs_n' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:389$2836'.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_ext_dfi_p0_cas_n' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:388$2835'.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_ext_dfi_p0_bank' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:387$2834'.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_ext_dfi_p0_address' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:386$2833'.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_csr_dfi_p0_act_n' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:379$2830'.
No latch inferred for signal `\colorlight_i5.\__main___crg_stdby' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:316$2807'.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_uart_rx_fifo_replace' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:252$2778'.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_uart_tx_fifo_replace' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:215$2772'.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_uart_tx_fifo_sink_last' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:199$2769'.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_uart_tx_fifo_sink_first' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:198$2768'.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_rx_source_last' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:135$2741'.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_rx_source_first' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:134$2740'.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ram_adr_burst' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:117$2731'.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ram_bus_ram_bus_err' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:116$2730'.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_basesoc_adr_burst' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:103$2728'.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_basesoc_ram_bus_err' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:102$2727'.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_vexriscv' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:91$2725'.
No latch inferred for signal `\colorlight_i5.\__main___ethphy__r_status' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7289$2030'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___ethphy__r_status` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7289$2030`.
No latch inferred for signal `\colorlight_i5.\builder_sync_f_array_muxed' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7227$2029'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_sync_f_array_muxed` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7227$2029`.
No latch inferred for signal `\colorlight_i5.\builder_sync_rhs_array_muxed6' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7210$2022'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_sync_rhs_array_muxed6` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7210$2022`.
No latch inferred for signal `\colorlight_i5.\builder_sync_rhs_array_muxed5' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7193$2015'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_sync_rhs_array_muxed5` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7193$2015`.
No latch inferred for signal `\colorlight_i5.\builder_sync_rhs_array_muxed4' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7176$2008'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_sync_rhs_array_muxed4` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7176$2008`.
No latch inferred for signal `\colorlight_i5.\builder_sync_rhs_array_muxed3' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7159$2001'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_sync_rhs_array_muxed3` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7159$2001`.
No latch inferred for signal `\colorlight_i5.\builder_sync_rhs_array_muxed2' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7142$1994'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_sync_rhs_array_muxed2` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7142$1994`.
No latch inferred for signal `\colorlight_i5.\builder_sync_rhs_array_muxed1' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7125$1993'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_sync_rhs_array_muxed1 [0]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7125$1993`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_sync_rhs_array_muxed1 [1]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7125$1993`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_sync_rhs_array_muxed1 [2]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7125$1993`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_sync_rhs_array_muxed1 [3]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7125$1993`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_sync_rhs_array_muxed1 [4]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7125$1993`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_sync_rhs_array_muxed1 [5]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7125$1993`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_sync_rhs_array_muxed1 [6]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7125$1993`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_sync_rhs_array_muxed1 [7]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7125$1993`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_sync_rhs_array_muxed1 [8]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7125$1993`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_sync_rhs_array_muxed1 [9]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7125$1993`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_sync_rhs_array_muxed1 [10]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7125$1993`.
No latch inferred for signal `\colorlight_i5.\builder_sync_rhs_array_muxed0' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7108$1992'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_sync_rhs_array_muxed0 [0]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7108$1992`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_sync_rhs_array_muxed0 [1]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7108$1992`.
No latch inferred for signal `\colorlight_i5.\builder_comb_rhs_array_muxed31' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7100$1978'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed31` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7100$1978`.
No latch inferred for signal `\colorlight_i5.\builder_comb_rhs_array_muxed30' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7092$1977'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed30` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7092$1977`.
No latch inferred for signal `\colorlight_i5.\builder_comb_rhs_array_muxed29' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7084$1976'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed29 [0]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7084$1976`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed29 [1]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7084$1976`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed29 [2]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7084$1976`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed29 [3]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7084$1976`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed29 [4]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7084$1976`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed29 [5]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7084$1976`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed29 [6]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7084$1976`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed29 [7]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7084$1976`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed29 [8]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7084$1976`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed29 [9]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7084$1976`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed29 [10]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7084$1976`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed29 [11]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7084$1976`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed29 [12]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7084$1976`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed29 [13]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7084$1976`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed29 [14]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7084$1976`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed29 [15]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7084$1976`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed29 [16]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7084$1976`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed29 [17]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7084$1976`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed29 [18]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7084$1976`.
No latch inferred for signal `\colorlight_i5.\builder_comb_rhs_array_muxed28' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7076$1962'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed28` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7076$1962`.
No latch inferred for signal `\colorlight_i5.\builder_comb_rhs_array_muxed27' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7068$1961'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed27` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7068$1961`.
No latch inferred for signal `\colorlight_i5.\builder_comb_rhs_array_muxed26' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7060$1960'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed26 [0]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7060$1960`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed26 [1]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7060$1960`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed26 [2]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7060$1960`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed26 [3]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7060$1960`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed26 [4]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7060$1960`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed26 [5]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7060$1960`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed26 [6]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7060$1960`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed26 [7]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7060$1960`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed26 [8]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7060$1960`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed26 [9]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7060$1960`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed26 [10]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7060$1960`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed26 [11]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7060$1960`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed26 [12]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7060$1960`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed26 [13]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7060$1960`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed26 [14]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7060$1960`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed26 [15]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7060$1960`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed26 [16]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7060$1960`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed26 [17]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7060$1960`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed26 [18]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7060$1960`.
No latch inferred for signal `\colorlight_i5.\builder_comb_rhs_array_muxed25' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7052$1946'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed25` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7052$1946`.
No latch inferred for signal `\colorlight_i5.\builder_comb_rhs_array_muxed24' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7044$1945'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed24` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7044$1945`.
No latch inferred for signal `\colorlight_i5.\builder_comb_rhs_array_muxed23' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7036$1944'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed23 [0]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7036$1944`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed23 [1]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7036$1944`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed23 [2]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7036$1944`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed23 [3]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7036$1944`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed23 [4]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7036$1944`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed23 [5]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7036$1944`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed23 [6]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7036$1944`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed23 [7]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7036$1944`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed23 [8]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7036$1944`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed23 [9]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7036$1944`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed23 [10]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7036$1944`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed23 [11]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7036$1944`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed23 [12]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7036$1944`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed23 [13]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7036$1944`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed23 [14]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7036$1944`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed23 [15]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7036$1944`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed23 [16]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7036$1944`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed23 [17]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7036$1944`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed23 [18]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7036$1944`.
No latch inferred for signal `\colorlight_i5.\builder_comb_rhs_array_muxed22' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7028$1930'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed22` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7028$1930`.
No latch inferred for signal `\colorlight_i5.\builder_comb_rhs_array_muxed21' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7020$1929'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed21` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7020$1929`.
No latch inferred for signal `\colorlight_i5.\builder_comb_rhs_array_muxed20' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7012$1928'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed20 [0]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7012$1928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed20 [1]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7012$1928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed20 [2]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7012$1928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed20 [3]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7012$1928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed20 [4]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7012$1928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed20 [5]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7012$1928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed20 [6]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7012$1928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed20 [7]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7012$1928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed20 [8]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7012$1928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed20 [9]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7012$1928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed20 [10]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7012$1928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed20 [11]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7012$1928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed20 [12]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7012$1928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed20 [13]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7012$1928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed20 [14]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7012$1928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed20 [15]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7012$1928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed20 [16]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7012$1928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed20 [17]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7012$1928`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed20 [18]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7012$1928`.
No latch inferred for signal `\colorlight_i5.\builder_comb_t_array_muxed5' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6995$1927'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_t_array_muxed5` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6995$1927`.
No latch inferred for signal `\colorlight_i5.\builder_comb_t_array_muxed4' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6978$1926'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_t_array_muxed4` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6978$1926`.
No latch inferred for signal `\colorlight_i5.\builder_comb_t_array_muxed3' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6961$1925'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_t_array_muxed3` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6961$1925`.
No latch inferred for signal `\colorlight_i5.\builder_comb_rhs_array_muxed19' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6944$1924'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed19` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6944$1924`.
No latch inferred for signal `\colorlight_i5.\builder_comb_rhs_array_muxed18' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6927$1923'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed18` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6927$1923`.
No latch inferred for signal `\colorlight_i5.\builder_comb_rhs_array_muxed17' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6910$1922'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed17` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6910$1922`.
No latch inferred for signal `\colorlight_i5.\builder_comb_rhs_array_muxed16' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6893$1921'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed16 [0]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6893$1921`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed16 [1]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6893$1921`.
No latch inferred for signal `\colorlight_i5.\builder_comb_rhs_array_muxed15' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6876$1920'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed15 [0]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6876$1920`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed15 [1]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6876$1920`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed15 [2]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6876$1920`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed15 [3]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6876$1920`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed15 [4]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6876$1920`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed15 [5]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6876$1920`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed15 [6]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6876$1920`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed15 [7]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6876$1920`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed15 [8]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6876$1920`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed15 [9]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6876$1920`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed15 [10]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6876$1920`.
No latch inferred for signal `\colorlight_i5.\builder_comb_rhs_array_muxed14' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6859$1919'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed14` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6859$1919`.
No latch inferred for signal `\colorlight_i5.\builder_comb_t_array_muxed2' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6842$1918'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_t_array_muxed2` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6842$1918`.
No latch inferred for signal `\colorlight_i5.\builder_comb_t_array_muxed1' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6825$1917'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_t_array_muxed1` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6825$1917`.
No latch inferred for signal `\colorlight_i5.\builder_comb_t_array_muxed0' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6808$1916'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_t_array_muxed0` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6808$1916`.
No latch inferred for signal `\colorlight_i5.\builder_comb_rhs_array_muxed13' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6791$1915'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed13` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6791$1915`.
No latch inferred for signal `\colorlight_i5.\builder_comb_rhs_array_muxed12' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6774$1914'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed12` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6774$1914`.
No latch inferred for signal `\colorlight_i5.\builder_comb_rhs_array_muxed11' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6757$1913'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed11` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6757$1913`.
No latch inferred for signal `\colorlight_i5.\builder_comb_rhs_array_muxed10' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6740$1912'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed10 [0]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6740$1912`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed10 [1]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6740$1912`.
No latch inferred for signal `\colorlight_i5.\builder_comb_rhs_array_muxed9' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6723$1911'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed9 [0]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6723$1911`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed9 [1]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6723$1911`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed9 [2]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6723$1911`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed9 [3]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6723$1911`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed9 [4]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6723$1911`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed9 [5]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6723$1911`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed9 [6]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6723$1911`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed9 [7]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6723$1911`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed9 [8]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6723$1911`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed9 [9]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6723$1911`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed9 [10]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6723$1911`.
No latch inferred for signal `\colorlight_i5.\builder_comb_rhs_array_muxed8' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6706$1910'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed8` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6706$1910`.
No latch inferred for signal `\colorlight_i5.\builder_comb_rhs_array_muxed7' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6695$1909'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed7 [0]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6695$1909`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed7 [1]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6695$1909`.
No latch inferred for signal `\colorlight_i5.\builder_comb_rhs_array_muxed6' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6684$1908'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed6 [0]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6684$1908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed6 [1]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6684$1908`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed6 [2]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6684$1908`.
No latch inferred for signal `\colorlight_i5.\builder_comb_rhs_array_muxed5' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6673$1907'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed5` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6673$1907`.
No latch inferred for signal `\colorlight_i5.\builder_comb_rhs_array_muxed4' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6662$1906'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed4` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6662$1906`.
No latch inferred for signal `\colorlight_i5.\builder_comb_rhs_array_muxed3' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6651$1905'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed3` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6651$1905`.
No latch inferred for signal `\colorlight_i5.\builder_comb_rhs_array_muxed2' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6640$1904'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed2 [0]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6640$1904`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed2 [1]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6640$1904`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed2 [2]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6640$1904`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed2 [3]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6640$1904`.
No latch inferred for signal `\colorlight_i5.\builder_comb_rhs_array_muxed1' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6629$1903'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed1 [0]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6629$1903`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed1 [1]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6629$1903`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed1 [2]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6629$1903`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed1 [3]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6629$1903`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed1 [4]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6629$1903`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed1 [5]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6629$1903`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed1 [6]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6629$1903`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed1 [7]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6629$1903`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed1 [8]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6629$1903`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed1 [9]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6629$1903`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed1 [10]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6629$1903`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed1 [11]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6629$1903`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed1 [12]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6629$1903`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed1 [13]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6629$1903`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed1 [14]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6629$1903`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed1 [15]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6629$1903`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed1 [16]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6629$1903`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed1 [17]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6629$1903`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed1 [18]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6629$1903`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed1 [19]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6629$1903`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed1 [20]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6629$1903`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed1 [21]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6629$1903`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed1 [22]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6629$1903`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed1 [23]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6629$1903`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed1 [24]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6629$1903`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed1 [25]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6629$1903`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed1 [26]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6629$1903`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed1 [27]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6629$1903`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed1 [28]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6629$1903`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed1 [29]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6629$1903`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed1 [30]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6629$1903`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed1 [31]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6629$1903`.
No latch inferred for signal `\colorlight_i5.\builder_comb_rhs_array_muxed0' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6618$1902'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed0 [0]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6618$1902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed0 [1]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6618$1902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed0 [2]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6618$1902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed0 [3]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6618$1902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed0 [4]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6618$1902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed0 [5]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6618$1902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed0 [6]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6618$1902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed0 [7]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6618$1902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed0 [8]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6618$1902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed0 [9]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6618$1902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed0 [10]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6618$1902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed0 [11]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6618$1902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed0 [12]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6618$1902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed0 [13]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6618$1902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed0 [14]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6618$1902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed0 [15]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6618$1902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed0 [16]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6618$1902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed0 [17]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6618$1902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed0 [18]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6618$1902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed0 [19]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6618$1902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed0 [20]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6618$1902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed0 [21]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6618$1902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed0 [22]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6618$1902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed0 [23]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6618$1902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed0 [24]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6618$1902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed0 [25]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6618$1902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed0 [26]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6618$1902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed0 [27]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6618$1902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed0 [28]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6618$1902`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_comb_rhs_array_muxed0 [29]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6618$1902`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_uart_pending_status' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6504$1828'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_uart_pending_status [0]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6504$1828`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_uart_pending_status [1]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6504$1828`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_uart_status_status' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6497$1827'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_uart_status_status [0]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6497$1827`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_uart_status_status [1]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6497$1827`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank8_rxfull_re' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6485$1823'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank8_rxfull_re` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6485$1823`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank8_rxfull_we' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6485$1823'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank8_rxfull_we` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6485$1823`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank8_txempty_re' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6476$1819'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank8_txempty_re` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6476$1819`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank8_txempty_we' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6476$1819'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank8_txempty_we` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6476$1819`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank8_ev_enable0_re' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6467$1815'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank8_ev_enable0_re` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6467$1815`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank8_ev_enable0_we' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6467$1815'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank8_ev_enable0_we` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6467$1815`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank8_ev_pending_re' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6458$1811'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank8_ev_pending_re` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6458$1811`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank8_ev_pending_we' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6458$1811'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank8_ev_pending_we` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6458$1811`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank8_ev_status_re' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6449$1807'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank8_ev_status_re` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6449$1807`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank8_ev_status_we' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6449$1807'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank8_ev_status_we` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6449$1807`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank8_rxempty_re' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6440$1803'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank8_rxempty_re` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6440$1803`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank8_rxempty_we' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6440$1803'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank8_rxempty_we` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6440$1803`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank8_txfull_re' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6431$1799'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank8_txfull_re` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6431$1799`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank8_txfull_we' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6431$1799'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank8_txfull_we` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6431$1799`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_uart_rxtx_re' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6422$1795'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_uart_rxtx_re` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6422$1795`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_uart_rxtx_we' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6422$1795'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_uart_rxtx_we` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6422$1795`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank7_uptime_cycles0_re' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6394$1790'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank7_uptime_cycles0_re` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6394$1790`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank7_uptime_cycles0_we' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6394$1790'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank7_uptime_cycles0_we` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6394$1790`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank7_uptime_cycles1_re' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6385$1786'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank7_uptime_cycles1_re` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6385$1786`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank7_uptime_cycles1_we' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6385$1786'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank7_uptime_cycles1_we` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6385$1786`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank7_uptime_latch0_re' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6376$1782'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank7_uptime_latch0_re` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6376$1782`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank7_uptime_latch0_we' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6376$1782'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank7_uptime_latch0_we` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6376$1782`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank7_ev_enable0_re' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6367$1778'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank7_ev_enable0_re` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6367$1778`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank7_ev_enable0_we' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6367$1778'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank7_ev_enable0_we` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6367$1778`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank7_ev_pending_re' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6358$1774'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank7_ev_pending_re` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6358$1774`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank7_ev_pending_we' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6358$1774'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank7_ev_pending_we` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6358$1774`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank7_ev_status_re' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6349$1770'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank7_ev_status_re` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6349$1770`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank7_ev_status_we' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6349$1770'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank7_ev_status_we` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6349$1770`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank7_value_re' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6340$1766'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank7_value_re` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6340$1766`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank7_value_we' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6340$1766'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank7_value_we` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6340$1766`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank7_update_value0_re' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6331$1762'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank7_update_value0_re` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6331$1762`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank7_update_value0_we' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6331$1762'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank7_update_value0_we` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6331$1762`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank7_en0_re' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6322$1758'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank7_en0_re` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6322$1758`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank7_en0_we' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6322$1758'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank7_en0_we` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6322$1758`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank7_reload0_re' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6313$1754'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank7_reload0_re` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6313$1754`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank7_reload0_we' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6313$1754'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank7_reload0_we` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6313$1754`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank7_load0_re' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6304$1750'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank7_load0_re` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6304$1750`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank7_load0_we' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6304$1750'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank7_load0_we` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6304$1750`.
No latch inferred for signal `\colorlight_i5.\__main___status_status' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6286$1748'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___status_status [0]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6286$1748`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___status_status [1]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6286$1748`.
No latch inferred for signal `\colorlight_i5.\__main___start1' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6278$1747'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___start1` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6278$1747`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank6_clk_divider0_re' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6270$1743'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank6_clk_divider0_re` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6270$1743`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank6_clk_divider0_we' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6270$1743'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank6_clk_divider0_we` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6270$1743`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank6_loopback0_re' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6261$1739'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank6_loopback0_re` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6261$1739`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank6_loopback0_we' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6261$1739'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank6_loopback0_we` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6261$1739`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank6_cs0_re' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6252$1735'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank6_cs0_re` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6252$1735`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank6_cs0_we' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6252$1735'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank6_cs0_we` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6252$1735`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank6_miso_re' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6243$1731'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank6_miso_re` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6243$1731`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank6_miso_we' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6243$1731'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank6_miso_we` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6243$1731`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank6_mosi0_re' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6234$1727'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank6_mosi0_re` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6234$1727`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank6_mosi0_we' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6234$1727'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank6_mosi0_we` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6234$1727`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank6_status_re' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6225$1723'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank6_status_re` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6225$1723`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank6_status_we' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6225$1723'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank6_status_we` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6225$1723`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank6_control0_re' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6216$1719'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank6_control0_re` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6216$1719`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank6_control0_we' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6216$1719'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank6_control0_we` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6216$1719`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank5_dfii_pi0_rddata_re' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6189$1714'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank5_dfii_pi0_rddata_re` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6189$1714`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank5_dfii_pi0_rddata_we' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6189$1714'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank5_dfii_pi0_rddata_we` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6189$1714`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank5_dfii_pi0_wrdata0_re' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6180$1710'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank5_dfii_pi0_wrdata0_re` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6180$1710`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank5_dfii_pi0_wrdata0_we' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6180$1710'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank5_dfii_pi0_wrdata0_we` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6180$1710`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank5_dfii_pi0_baddress0_re' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6171$1706'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank5_dfii_pi0_baddress0_re` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6171$1706`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank5_dfii_pi0_baddress0_we' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6171$1706'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank5_dfii_pi0_baddress0_we` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6171$1706`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank5_dfii_pi0_address0_re' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6162$1702'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank5_dfii_pi0_address0_re` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6162$1702`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank5_dfii_pi0_address0_we' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6162$1702'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank5_dfii_pi0_address0_we` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6162$1702`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_command_issue_re' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6153$1698'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_command_issue_re` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6153$1698`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_command_issue_we' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6153$1698'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_command_issue_we` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6153$1698`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank5_dfii_pi0_command0_re' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6144$1694'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank5_dfii_pi0_command0_re` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6144$1694`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank5_dfii_pi0_command0_we' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6144$1694'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank5_dfii_pi0_command0_we` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6144$1694`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank5_dfii_control0_re' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6135$1690'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank5_dfii_control0_re` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6135$1690`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank5_dfii_control0_we' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6135$1690'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank5_dfii_control0_we` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6135$1690`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank4_out0_re' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6124$1685'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank4_out0_re` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6124$1685`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank4_out0_we' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6124$1685'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank4_out0_we` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6124$1685`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_sram_bus_dat_r' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6115$1683'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_sram_bus_dat_r [0]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6115$1683`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_sram_bus_dat_r [1]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6115$1683`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_sram_bus_dat_r [2]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6115$1683`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_sram_bus_dat_r [3]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6115$1683`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_sram_bus_dat_r [4]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6115$1683`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_sram_bus_dat_r [5]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6115$1683`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_sram_bus_dat_r [6]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6115$1683`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_sram_bus_dat_r [7]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6115$1683`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_sram_bus_dat_r [8]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6115$1683`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_sram_bus_dat_r [9]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6115$1683`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_sram_bus_dat_r [10]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6115$1683`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_sram_bus_dat_r [11]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6115$1683`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_sram_bus_dat_r [12]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6115$1683`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_sram_bus_dat_r [13]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6115$1683`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_sram_bus_dat_r [14]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6115$1683`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_sram_bus_dat_r [15]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6115$1683`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_sram_bus_dat_r [16]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6115$1683`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_sram_bus_dat_r [17]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6115$1683`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_sram_bus_dat_r [18]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6115$1683`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_sram_bus_dat_r [19]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6115$1683`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_sram_bus_dat_r [20]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6115$1683`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_sram_bus_dat_r [21]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6115$1683`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_sram_bus_dat_r [22]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6115$1683`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_sram_bus_dat_r [23]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6115$1683`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_sram_bus_dat_r [24]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6115$1683`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_sram_bus_dat_r [25]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6115$1683`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_sram_bus_dat_r [26]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6115$1683`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_sram_bus_dat_r [27]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6115$1683`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_sram_bus_dat_r [28]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6115$1683`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_sram_bus_dat_r [29]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6115$1683`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_sram_bus_dat_r [30]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6115$1683`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_sram_bus_dat_r [31]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6115$1683`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank3_r_re' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6099$1678'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank3_r_re` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6099$1678`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank3_r_we' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6099$1678'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank3_r_we` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6099$1678`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank3_w0_re' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6090$1674'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank3_w0_re` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6090$1674`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank3_w0_we' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6090$1674'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank3_w0_we` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6090$1674`.
No latch inferred for signal `\colorlight_i5.\__main___ethphy_status' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6074$1672'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___ethphy_status [0]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6074$1672`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___ethphy_status [1]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6074$1672`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___ethphy_status [2]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6074$1672`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank2_mdio_r_re' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6065$1668'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank2_mdio_r_re` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6065$1668`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank2_mdio_r_we' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6065$1668'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank2_mdio_r_we` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6065$1668`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank2_mdio_w0_re' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6056$1664'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank2_mdio_w0_re` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6056$1664`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank2_mdio_w0_we' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6056$1664'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank2_mdio_w0_we` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6056$1664`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank2_rx_inband_status_re' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6047$1660'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank2_rx_inband_status_re` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6047$1660`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank2_rx_inband_status_we' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6047$1660'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank2_rx_inband_status_we` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6047$1660`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank2_crg_reset0_re' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6038$1656'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank2_crg_reset0_re` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6038$1656`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank2_crg_reset0_we' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6038$1656'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank2_crg_reset0_we` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6038$1656`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank1_rx_datapath_crc_errors_re' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5994$1651'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank1_rx_datapath_crc_errors_re` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5994$1651`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank1_rx_datapath_crc_errors_we' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5994$1651'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank1_rx_datapath_crc_errors_we` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5994$1651`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank1_rx_datapath_preamble_errors_re' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5985$1647'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank1_rx_datapath_preamble_errors_re` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5985$1647`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank1_rx_datapath_preamble_errors_we' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5985$1647'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank1_rx_datapath_preamble_errors_we` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5985$1647`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank1_preamble_crc_re' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5976$1643'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank1_preamble_crc_re` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5976$1643`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank1_preamble_crc_we' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5976$1643'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank1_preamble_crc_we` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5976$1643`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank1_sram_reader_ev_enable0_re' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5967$1639'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank1_sram_reader_ev_enable0_re` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5967$1639`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank1_sram_reader_ev_enable0_we' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5967$1639'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank1_sram_reader_ev_enable0_we` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5967$1639`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank1_sram_reader_ev_pending_re' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5958$1635'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank1_sram_reader_ev_pending_re` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5958$1635`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank1_sram_reader_ev_pending_we' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5958$1635'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank1_sram_reader_ev_pending_we` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5958$1635`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank1_sram_reader_ev_status_re' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5949$1631'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank1_sram_reader_ev_status_re` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5949$1631`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank1_sram_reader_ev_status_we' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5949$1631'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank1_sram_reader_ev_status_we` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5949$1631`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank1_sram_reader_length0_re' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5940$1627'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank1_sram_reader_length0_re` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5940$1627`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank1_sram_reader_length0_we' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5940$1627'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank1_sram_reader_length0_we` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5940$1627`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank1_sram_reader_slot0_re' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5931$1623'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank1_sram_reader_slot0_re` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5931$1623`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank1_sram_reader_slot0_we' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5931$1623'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank1_sram_reader_slot0_we` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5931$1623`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank1_sram_reader_level_re' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5922$1619'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank1_sram_reader_level_re` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5922$1619`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank1_sram_reader_level_we' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5922$1619'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank1_sram_reader_level_we` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5922$1619`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank1_sram_reader_ready_re' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5913$1615'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank1_sram_reader_ready_re` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5913$1615`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank1_sram_reader_ready_we' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5913$1615'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank1_sram_reader_ready_we` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5913$1615`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_start_re' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5904$1611'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_start_re` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5904$1611`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_start_we' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5904$1611'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_start_we` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5904$1611`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank1_sram_writer_ev_enable0_re' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5895$1607'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank1_sram_writer_ev_enable0_re` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5895$1607`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank1_sram_writer_ev_enable0_we' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5895$1607'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank1_sram_writer_ev_enable0_we` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5895$1607`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank1_sram_writer_ev_pending_re' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5886$1603'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank1_sram_writer_ev_pending_re` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5886$1603`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank1_sram_writer_ev_pending_we' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5886$1603'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank1_sram_writer_ev_pending_we` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5886$1603`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank1_sram_writer_ev_status_re' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5877$1599'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank1_sram_writer_ev_status_re` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5877$1599`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank1_sram_writer_ev_status_we' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5877$1599'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank1_sram_writer_ev_status_we` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5877$1599`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank1_sram_writer_errors_re' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5868$1595'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank1_sram_writer_errors_re` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5868$1595`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank1_sram_writer_errors_we' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5868$1595'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank1_sram_writer_errors_we` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5868$1595`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank1_sram_writer_length_re' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5859$1591'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank1_sram_writer_length_re` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5859$1591`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank1_sram_writer_length_we' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5859$1591'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank1_sram_writer_length_we` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5859$1591`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank1_sram_writer_slot_re' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5850$1587'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank1_sram_writer_slot_re` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5850$1587`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank1_sram_writer_slot_we' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5850$1587'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank1_sram_writer_slot_we` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5850$1587`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank0_bus_errors_re' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5840$1582'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank0_bus_errors_re` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5840$1582`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank0_bus_errors_we' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5840$1582'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank0_bus_errors_we` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5840$1582`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank0_scratch0_re' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5831$1578'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank0_scratch0_re` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5831$1578`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank0_scratch0_we' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5831$1578'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank0_scratch0_we` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5831$1578`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank0_reset0_re' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5822$1574'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank0_reset0_re` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5822$1574`.
No latch inferred for signal `\colorlight_i5.\builder_csr_bankarray_csrbank0_reset0_we' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5822$1574'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_csr_bankarray_csrbank0_reset0_we` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5822$1574`.
No latch inferred for signal `\colorlight_i5.\builder_basesoc_wishbone_dat_r' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5783$1569'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_wishbone_dat_r [0]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5783$1569`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_wishbone_dat_r [1]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5783$1569`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_wishbone_dat_r [2]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5783$1569`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_wishbone_dat_r [3]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5783$1569`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_wishbone_dat_r [4]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5783$1569`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_wishbone_dat_r [5]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5783$1569`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_wishbone_dat_r [6]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5783$1569`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_wishbone_dat_r [7]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5783$1569`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_wishbone_dat_r [8]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5783$1569`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_wishbone_dat_r [9]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5783$1569`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_wishbone_dat_r [10]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5783$1569`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_wishbone_dat_r [11]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5783$1569`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_wishbone_dat_r [12]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5783$1569`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_wishbone_dat_r [13]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5783$1569`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_wishbone_dat_r [14]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5783$1569`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_wishbone_dat_r [15]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5783$1569`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_wishbone_dat_r [16]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5783$1569`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_wishbone_dat_r [17]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5783$1569`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_wishbone_dat_r [18]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5783$1569`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_wishbone_dat_r [19]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5783$1569`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_wishbone_dat_r [20]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5783$1569`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_wishbone_dat_r [21]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5783$1569`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_wishbone_dat_r [22]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5783$1569`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_wishbone_dat_r [23]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5783$1569`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_wishbone_dat_r [24]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5783$1569`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_wishbone_dat_r [25]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5783$1569`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_wishbone_dat_r [26]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5783$1569`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_wishbone_dat_r [27]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5783$1569`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_wishbone_dat_r [28]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5783$1569`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_wishbone_dat_r [29]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5783$1569`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_wishbone_dat_r [30]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5783$1569`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_wishbone_dat_r [31]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5783$1569`.
No latch inferred for signal `\colorlight_i5.\builder_basesoc_wishbone_ack' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5783$1569'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_wishbone_ack` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5783$1569`.
No latch inferred for signal `\colorlight_i5.\builder_basesoc_wishbone2csr_next_state' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5783$1569'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_wishbone2csr_next_state [0]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5783$1569`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_wishbone2csr_next_state [1]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5783$1569`.
No latch inferred for signal `\colorlight_i5.\builder_basesoc_dat_w_wishbone2csr_next_value0' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5783$1569'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_dat_w_wishbone2csr_next_value0 [0]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5783$1569`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_dat_w_wishbone2csr_next_value0 [1]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5783$1569`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_dat_w_wishbone2csr_next_value0 [2]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5783$1569`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_dat_w_wishbone2csr_next_value0 [3]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5783$1569`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_dat_w_wishbone2csr_next_value0 [4]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5783$1569`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_dat_w_wishbone2csr_next_value0 [5]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5783$1569`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_dat_w_wishbone2csr_next_value0 [6]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5783$1569`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_dat_w_wishbone2csr_next_value0 [7]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5783$1569`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_dat_w_wishbone2csr_next_value0 [8]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5783$1569`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_dat_w_wishbone2csr_next_value0 [9]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5783$1569`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_dat_w_wishbone2csr_next_value0 [10]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5783$1569`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_dat_w_wishbone2csr_next_value0 [11]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5783$1569`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_dat_w_wishbone2csr_next_value0 [12]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5783$1569`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_dat_w_wishbone2csr_next_value0 [13]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5783$1569`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_dat_w_wishbone2csr_next_value0 [14]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5783$1569`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_dat_w_wishbone2csr_next_value0 [15]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5783$1569`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_dat_w_wishbone2csr_next_value0 [16]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5783$1569`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_dat_w_wishbone2csr_next_value0 [17]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5783$1569`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_dat_w_wishbone2csr_next_value0 [18]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5783$1569`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_dat_w_wishbone2csr_next_value0 [19]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5783$1569`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_dat_w_wishbone2csr_next_value0 [20]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5783$1569`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_dat_w_wishbone2csr_next_value0 [21]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5783$1569`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_dat_w_wishbone2csr_next_value0 [22]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5783$1569`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_dat_w_wishbone2csr_next_value0 [23]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5783$1569`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_dat_w_wishbone2csr_next_value0 [24]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5783$1569`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_dat_w_wishbone2csr_next_value0 [25]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5783$1569`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_dat_w_wishbone2csr_next_value0 [26]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5783$1569`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_dat_w_wishbone2csr_next_value0 [27]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5783$1569`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_dat_w_wishbone2csr_next_value0 [28]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5783$1569`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_dat_w_wishbone2csr_next_value0 [29]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5783$1569`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_dat_w_wishbone2csr_next_value0 [30]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5783$1569`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_dat_w_wishbone2csr_next_value0 [31]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5783$1569`.
No latch inferred for signal `\colorlight_i5.\builder_basesoc_dat_w_wishbone2csr_next_value_ce0' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5783$1569'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_dat_w_wishbone2csr_next_value_ce0` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5783$1569`.
No latch inferred for signal `\colorlight_i5.\builder_basesoc_adr_wishbone2csr_next_value1' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5783$1569'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_adr_wishbone2csr_next_value1 [0]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5783$1569`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_adr_wishbone2csr_next_value1 [1]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5783$1569`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_adr_wishbone2csr_next_value1 [2]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5783$1569`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_adr_wishbone2csr_next_value1 [3]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5783$1569`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_adr_wishbone2csr_next_value1 [4]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5783$1569`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_adr_wishbone2csr_next_value1 [5]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5783$1569`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_adr_wishbone2csr_next_value1 [6]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5783$1569`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_adr_wishbone2csr_next_value1 [7]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5783$1569`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_adr_wishbone2csr_next_value1 [8]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5783$1569`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_adr_wishbone2csr_next_value1 [9]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5783$1569`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_adr_wishbone2csr_next_value1 [10]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5783$1569`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_adr_wishbone2csr_next_value1 [11]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5783$1569`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_adr_wishbone2csr_next_value1 [12]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5783$1569`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_adr_wishbone2csr_next_value1 [13]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5783$1569`.
No latch inferred for signal `\colorlight_i5.\builder_basesoc_adr_wishbone2csr_next_value_ce1' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5783$1569'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_adr_wishbone2csr_next_value_ce1` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5783$1569`.
No latch inferred for signal `\colorlight_i5.\builder_basesoc_we_wishbone2csr_next_value2' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5783$1569'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_we_wishbone2csr_next_value2` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5783$1569`.
No latch inferred for signal `\colorlight_i5.\builder_basesoc_we_wishbone2csr_next_value_ce2' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5783$1569'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_we_wishbone2csr_next_value_ce2` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5783$1569`.
No latch inferred for signal `\colorlight_i5.\__main___done0' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5733$1565'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___done0` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5733$1565`.
No latch inferred for signal `\colorlight_i5.\__main___irq' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5733$1565'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___irq` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5733$1565`.
No latch inferred for signal `\colorlight_i5.\__main___clk_enable' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5733$1565'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___clk_enable` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5733$1565`.
No latch inferred for signal `\colorlight_i5.\__main___xfer_enable' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5733$1565'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___xfer_enable` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5733$1565`.
No latch inferred for signal `\colorlight_i5.\__main___mosi_latch' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5733$1565'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___mosi_latch` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5733$1565`.
No latch inferred for signal `\colorlight_i5.\__main___miso_latch' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5733$1565'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___miso_latch` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5733$1565`.
No latch inferred for signal `\colorlight_i5.\builder_basesoc_spimaster_next_state' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5733$1565'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_spimaster_next_state [0]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5733$1565`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_spimaster_next_state [1]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5733$1565`.
No latch inferred for signal `\colorlight_i5.\__main___count_spimaster_next_value' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5733$1565'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___count_spimaster_next_value [0]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5733$1565`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___count_spimaster_next_value [1]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5733$1565`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___count_spimaster_next_value [2]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5733$1565`.
No latch inferred for signal `\colorlight_i5.\__main___count_spimaster_next_value_ce' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5733$1565'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___count_spimaster_next_value_ce` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5733$1565`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_slave_sel' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5679$1539'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_slave_sel [0]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5679$1539`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_slave_sel [1]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5679$1539`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_slave_sel [2]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5679$1539`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_slave_sel [3]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5679$1539`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_sram5_we' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5669$1526'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram5_we [0]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5669$1526`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram5_we [1]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5669$1526`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram5_we [2]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5669$1526`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram5_we [3]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5669$1526`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_sram4_we' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5659$1513'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram4_we [0]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5659$1513`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram4_we [1]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5659$1513`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram4_we [2]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5659$1513`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram4_we [3]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5659$1513`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_sram83_source_valid' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5614$1509'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram83_source_valid` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5614$1509`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_sram86_source_last' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5614$1509'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram86_source_last` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5614$1509`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_sram107_trigger' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5614$1509'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram107_trigger` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5614$1509`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_read' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5614$1509'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_read` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5614$1509`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_sram130_source_ready' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5614$1509'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram130_source_ready` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5614$1509`.
No latch inferred for signal `\colorlight_i5.\builder_basesoc_liteethmacsramreader_next_state' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5614$1509'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_liteethmacsramreader_next_state [0]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5614$1509`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_liteethmacsramreader_next_state [1]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5614$1509`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_sram122_length_clockdomainsrenamer_liteethmacsramreader_next_value' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5614$1509'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram122_length_clockdomainsrenamer_liteethmacsramreader_next_value [0]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5614$1509`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram122_length_clockdomainsrenamer_liteethmacsramreader_next_value [1]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5614$1509`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram122_length_clockdomainsrenamer_liteethmacsramreader_next_value [2]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5614$1509`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram122_length_clockdomainsrenamer_liteethmacsramreader_next_value [3]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5614$1509`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram122_length_clockdomainsrenamer_liteethmacsramreader_next_value [4]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5614$1509`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram122_length_clockdomainsrenamer_liteethmacsramreader_next_value [5]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5614$1509`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram122_length_clockdomainsrenamer_liteethmacsramreader_next_value [6]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5614$1509`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram122_length_clockdomainsrenamer_liteethmacsramreader_next_value [7]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5614$1509`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram122_length_clockdomainsrenamer_liteethmacsramreader_next_value [8]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5614$1509`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram122_length_clockdomainsrenamer_liteethmacsramreader_next_value [9]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5614$1509`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram122_length_clockdomainsrenamer_liteethmacsramreader_next_value [10]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5614$1509`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_sram122_length_clockdomainsrenamer_liteethmacsramreader_next_value_ce' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5614$1509'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram122_length_clockdomainsrenamer_liteethmacsramreader_next_value_ce` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5614$1509`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_sram145_adr' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5599$1502'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram145_adr` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5599$1502`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_sram108_clear' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5577$1499'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram108_clear` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5577$1499`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_rd_data' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5563$1498'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rd_data [0]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5563$1498`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rd_data [1]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5563$1498`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rd_data [2]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5563$1498`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rd_data [3]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5563$1498`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rd_data [4]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5563$1498`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rd_data [5]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5563$1498`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rd_data [6]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5563$1498`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rd_data [7]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5563$1498`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rd_data [8]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5563$1498`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rd_data [9]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5563$1498`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rd_data [10]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5563$1498`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rd_data [11]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5563$1498`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rd_data [12]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5563$1498`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rd_data [13]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5563$1498`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rd_data [14]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5563$1498`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rd_data [15]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5563$1498`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rd_data [16]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5563$1498`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rd_data [17]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5563$1498`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rd_data [18]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5563$1498`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rd_data [19]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5563$1498`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rd_data [20]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5563$1498`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rd_data [21]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5563$1498`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rd_data [22]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5563$1498`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rd_data [23]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5563$1498`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rd_data [24]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5563$1498`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rd_data [25]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5563$1498`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rd_data [26]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5563$1498`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rd_data [27]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5563$1498`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rd_data [28]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5563$1498`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rd_data [29]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5563$1498`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rd_data [30]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5563$1498`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rd_data [31]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5563$1498`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_sram88_source_payload_last_be' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5528$1497'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram88_source_payload_last_be [0]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5528$1497`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram88_source_payload_last_be [1]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5528$1497`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram88_source_payload_last_be [2]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5528$1497`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram88_source_payload_last_be [3]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5528$1497`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_write' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5449$1485'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_write` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5449$1485`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_sram37_sink_valid' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5449$1485'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram37_sink_valid` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5449$1485`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_sram41_sink_payload_slot' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5449$1485'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram41_sink_payload_slot` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5449$1485`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_sram42_sink_payload_length' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5449$1485'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram42_sink_payload_length [0]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5449$1485`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram42_sink_payload_length [1]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5449$1485`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram42_sink_payload_length [2]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5449$1485`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram42_sink_payload_length [3]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5449$1485`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram42_sink_payload_length [4]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5449$1485`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram42_sink_payload_length [5]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5449$1485`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram42_sink_payload_length [6]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5449$1485`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram42_sink_payload_length [7]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5449$1485`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram42_sink_payload_length [8]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5449$1485`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram42_sink_payload_length [9]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5449$1485`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram42_sink_payload_length [10]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5449$1485`.
No latch inferred for signal `\colorlight_i5.\builder_basesoc_liteethmacsramwriter_next_state' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5449$1485'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_liteethmacsramwriter_next_state [0]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5449$1485`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_liteethmacsramwriter_next_state [1]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5449$1485`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_liteethmacsramwriter_next_state [2]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5449$1485`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_sram35_length_clockdomainsrenamer_liteethmacsramwriter_t_next_value' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5449$1485'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram35_length_clockdomainsrenamer_liteethmacsramwriter_t_next_value [0]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5449$1485`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram35_length_clockdomainsrenamer_liteethmacsramwriter_t_next_value [1]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5449$1485`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram35_length_clockdomainsrenamer_liteethmacsramwriter_t_next_value [2]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5449$1485`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram35_length_clockdomainsrenamer_liteethmacsramwriter_t_next_value [3]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5449$1485`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram35_length_clockdomainsrenamer_liteethmacsramwriter_t_next_value [4]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5449$1485`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram35_length_clockdomainsrenamer_liteethmacsramwriter_t_next_value [5]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5449$1485`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram35_length_clockdomainsrenamer_liteethmacsramwriter_t_next_value [6]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5449$1485`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram35_length_clockdomainsrenamer_liteethmacsramwriter_t_next_value [7]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5449$1485`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram35_length_clockdomainsrenamer_liteethmacsramwriter_t_next_value [8]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5449$1485`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram35_length_clockdomainsrenamer_liteethmacsramwriter_t_next_value [9]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5449$1485`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram35_length_clockdomainsrenamer_liteethmacsramwriter_t_next_value [10]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5449$1485`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_sram35_length_clockdomainsrenamer_liteethmacsramwriter_t_next_value_ce' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5449$1485'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram35_length_clockdomainsrenamer_liteethmacsramwriter_t_next_value_ce` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5449$1485`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_sram13_status_clockdomainsrenamer_liteethmacsramwriter_f_next_value' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5449$1485'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram13_status_clockdomainsrenamer_liteethmacsramwriter_f_next_value [0]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5449$1485`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram13_status_clockdomainsrenamer_liteethmacsramwriter_f_next_value [1]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5449$1485`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram13_status_clockdomainsrenamer_liteethmacsramwriter_f_next_value [2]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5449$1485`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram13_status_clockdomainsrenamer_liteethmacsramwriter_f_next_value [3]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5449$1485`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram13_status_clockdomainsrenamer_liteethmacsramwriter_f_next_value [4]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5449$1485`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram13_status_clockdomainsrenamer_liteethmacsramwriter_f_next_value [5]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5449$1485`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram13_status_clockdomainsrenamer_liteethmacsramwriter_f_next_value [6]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5449$1485`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram13_status_clockdomainsrenamer_liteethmacsramwriter_f_next_value [7]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5449$1485`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram13_status_clockdomainsrenamer_liteethmacsramwriter_f_next_value [8]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5449$1485`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram13_status_clockdomainsrenamer_liteethmacsramwriter_f_next_value [9]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5449$1485`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram13_status_clockdomainsrenamer_liteethmacsramwriter_f_next_value [10]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5449$1485`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram13_status_clockdomainsrenamer_liteethmacsramwriter_f_next_value [11]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5449$1485`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram13_status_clockdomainsrenamer_liteethmacsramwriter_f_next_value [12]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5449$1485`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram13_status_clockdomainsrenamer_liteethmacsramwriter_f_next_value [13]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5449$1485`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram13_status_clockdomainsrenamer_liteethmacsramwriter_f_next_value [14]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5449$1485`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram13_status_clockdomainsrenamer_liteethmacsramwriter_f_next_value [15]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5449$1485`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram13_status_clockdomainsrenamer_liteethmacsramwriter_f_next_value [16]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5449$1485`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram13_status_clockdomainsrenamer_liteethmacsramwriter_f_next_value [17]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5449$1485`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram13_status_clockdomainsrenamer_liteethmacsramwriter_f_next_value [18]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5449$1485`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram13_status_clockdomainsrenamer_liteethmacsramwriter_f_next_value [19]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5449$1485`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram13_status_clockdomainsrenamer_liteethmacsramwriter_f_next_value [20]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5449$1485`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram13_status_clockdomainsrenamer_liteethmacsramwriter_f_next_value [21]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5449$1485`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram13_status_clockdomainsrenamer_liteethmacsramwriter_f_next_value [22]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5449$1485`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram13_status_clockdomainsrenamer_liteethmacsramwriter_f_next_value [23]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5449$1485`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram13_status_clockdomainsrenamer_liteethmacsramwriter_f_next_value [24]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5449$1485`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram13_status_clockdomainsrenamer_liteethmacsramwriter_f_next_value [25]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5449$1485`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram13_status_clockdomainsrenamer_liteethmacsramwriter_f_next_value [26]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5449$1485`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram13_status_clockdomainsrenamer_liteethmacsramwriter_f_next_value [27]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5449$1485`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram13_status_clockdomainsrenamer_liteethmacsramwriter_f_next_value [28]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5449$1485`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram13_status_clockdomainsrenamer_liteethmacsramwriter_f_next_value [29]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5449$1485`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram13_status_clockdomainsrenamer_liteethmacsramwriter_f_next_value [30]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5449$1485`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram13_status_clockdomainsrenamer_liteethmacsramwriter_f_next_value [31]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5449$1485`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_sram13_status_clockdomainsrenamer_liteethmacsramwriter_f_next_value_ce' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5449$1485'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram13_status_clockdomainsrenamer_liteethmacsramwriter_f_next_value_ce` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5449$1485`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_slot_clockdomainsrenamer_liteethmacsramwriter_next_value' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5449$1485'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_slot_clockdomainsrenamer_liteethmacsramwriter_next_value` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5449$1485`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_slot_clockdomainsrenamer_liteethmacsramwriter_next_value_ce' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5449$1485'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_slot_clockdomainsrenamer_liteethmacsramwriter_next_value_ce` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5449$1485`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_sram59_adr' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5434$1478'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram59_adr` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5434$1478`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_sram20_clear' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5411$1475'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram20_clear` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5411$1475`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_sram75_adr' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5385$1472'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram75_adr [0]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5385$1472`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram75_adr [1]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5385$1472`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram75_adr [2]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5385$1472`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram75_adr [3]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5385$1472`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram75_adr [4]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5385$1472`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram75_adr [5]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5385$1472`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram75_adr [6]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5385$1472`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram75_adr [7]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5385$1472`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram75_adr [8]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5385$1472`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_sram77_we' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5385$1472'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram77_we` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5385$1472`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_sram78_dat_w' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5385$1472'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram78_dat_w [0]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5385$1472`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram78_dat_w [1]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5385$1472`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram78_dat_w [2]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5385$1472`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram78_dat_w [3]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5385$1472`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram78_dat_w [4]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5385$1472`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram78_dat_w [5]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5385$1472`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram78_dat_w [6]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5385$1472`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram78_dat_w [7]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5385$1472`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram78_dat_w [8]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5385$1472`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram78_dat_w [9]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5385$1472`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram78_dat_w [10]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5385$1472`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram78_dat_w [11]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5385$1472`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram78_dat_w [12]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5385$1472`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram78_dat_w [13]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5385$1472`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram78_dat_w [14]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5385$1472`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram78_dat_w [15]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5385$1472`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram78_dat_w [16]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5385$1472`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram78_dat_w [17]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5385$1472`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram78_dat_w [18]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5385$1472`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram78_dat_w [19]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5385$1472`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram78_dat_w [20]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5385$1472`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram78_dat_w [21]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5385$1472`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram78_dat_w [22]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5385$1472`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram78_dat_w [23]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5385$1472`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram78_dat_w [24]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5385$1472`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram78_dat_w [25]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5385$1472`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram78_dat_w [26]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5385$1472`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram78_dat_w [27]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5385$1472`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram78_dat_w [28]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5385$1472`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram78_dat_w [29]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5385$1472`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram78_dat_w [30]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5385$1472`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram78_dat_w [31]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5385$1472`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_sram79_adr' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5385$1472'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram79_adr [0]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5385$1472`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram79_adr [1]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5385$1472`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram79_adr [2]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5385$1472`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram79_adr [3]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5385$1472`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram79_adr [4]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5385$1472`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram79_adr [5]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5385$1472`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram79_adr [6]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5385$1472`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram79_adr [7]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5385$1472`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram79_adr [8]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5385$1472`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_sram81_we' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5385$1472'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram81_we` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5385$1472`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_sram82_dat_w' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5385$1472'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram82_dat_w [0]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5385$1472`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram82_dat_w [1]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5385$1472`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram82_dat_w [2]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5385$1472`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram82_dat_w [3]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5385$1472`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram82_dat_w [4]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5385$1472`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram82_dat_w [5]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5385$1472`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram82_dat_w [6]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5385$1472`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram82_dat_w [7]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5385$1472`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram82_dat_w [8]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5385$1472`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram82_dat_w [9]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5385$1472`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram82_dat_w [10]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5385$1472`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram82_dat_w [11]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5385$1472`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram82_dat_w [12]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5385$1472`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram82_dat_w [13]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5385$1472`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram82_dat_w [14]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5385$1472`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram82_dat_w [15]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5385$1472`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram82_dat_w [16]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5385$1472`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram82_dat_w [17]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5385$1472`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram82_dat_w [18]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5385$1472`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram82_dat_w [19]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5385$1472`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram82_dat_w [20]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5385$1472`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram82_dat_w [21]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5385$1472`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram82_dat_w [22]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5385$1472`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram82_dat_w [23]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5385$1472`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram82_dat_w [24]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5385$1472`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram82_dat_w [25]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5385$1472`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram82_dat_w [26]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5385$1472`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram82_dat_w [27]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5385$1472`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram82_dat_w [28]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5385$1472`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram82_dat_w [29]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5385$1472`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram82_dat_w [30]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5385$1472`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_sram82_dat_w [31]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5385$1472`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_length_inc' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5351$1471'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_length_inc [0]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5351$1471`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_length_inc [1]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5351$1471`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_length_inc [2]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5351$1471`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_length_inc [3]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5351$1471`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_rx_cdc_cdc_graycounter1_q_next_binary' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5279$1468'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rx_cdc_cdc_graycounter1_q_next_binary [0]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5279$1468`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rx_cdc_cdc_graycounter1_q_next_binary [1]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5279$1468`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rx_cdc_cdc_graycounter1_q_next_binary [2]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5279$1468`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rx_cdc_cdc_graycounter1_q_next_binary [3]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5279$1468`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rx_cdc_cdc_graycounter1_q_next_binary [4]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5279$1468`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rx_cdc_cdc_graycounter1_q_next_binary [5]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5279$1468`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_rx_cdc_cdc_graycounter0_q_next_binary' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5270$1465'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rx_cdc_cdc_graycounter0_q_next_binary [0]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5270$1465`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rx_cdc_cdc_graycounter0_q_next_binary [1]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5270$1465`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rx_cdc_cdc_graycounter0_q_next_binary [2]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5270$1465`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rx_cdc_cdc_graycounter0_q_next_binary [3]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5270$1465`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rx_cdc_cdc_graycounter0_q_next_binary [4]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5270$1465`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rx_cdc_cdc_graycounter0_q_next_binary [5]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5270$1465`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_rx_converter_source_payload_error' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5216$1453'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rx_converter_source_payload_error [0]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5216$1453`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rx_converter_source_payload_error [1]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5216$1453`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rx_converter_source_payload_error [2]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5216$1453`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rx_converter_source_payload_error [3]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5216$1453`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_rx_converter_source_payload_last_be' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5209$1452'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rx_converter_source_payload_last_be [0]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5209$1452`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rx_converter_source_payload_last_be [1]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5209$1452`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rx_converter_source_payload_last_be [2]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5209$1452`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rx_converter_source_payload_last_be [3]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5209$1452`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_rx_converter_source_payload_data' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5202$1451'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rx_converter_source_payload_data [0]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5202$1451`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rx_converter_source_payload_data [1]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5202$1451`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rx_converter_source_payload_data [2]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5202$1451`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rx_converter_source_payload_data [3]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5202$1451`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rx_converter_source_payload_data [4]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5202$1451`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rx_converter_source_payload_data [5]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5202$1451`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rx_converter_source_payload_data [6]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5202$1451`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rx_converter_source_payload_data [7]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5202$1451`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rx_converter_source_payload_data [8]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5202$1451`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rx_converter_source_payload_data [9]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5202$1451`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rx_converter_source_payload_data [10]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5202$1451`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rx_converter_source_payload_data [11]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5202$1451`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rx_converter_source_payload_data [12]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5202$1451`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rx_converter_source_payload_data [13]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5202$1451`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rx_converter_source_payload_data [14]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5202$1451`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rx_converter_source_payload_data [15]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5202$1451`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rx_converter_source_payload_data [16]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5202$1451`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rx_converter_source_payload_data [17]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5202$1451`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rx_converter_source_payload_data [18]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5202$1451`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rx_converter_source_payload_data [19]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5202$1451`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rx_converter_source_payload_data [20]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5202$1451`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rx_converter_source_payload_data [21]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5202$1451`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rx_converter_source_payload_data [22]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5202$1451`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rx_converter_source_payload_data [23]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5202$1451`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rx_converter_source_payload_data [24]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5202$1451`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rx_converter_source_payload_data [25]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5202$1451`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rx_converter_source_payload_data [26]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5202$1451`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rx_converter_source_payload_data [27]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5202$1451`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rx_converter_source_payload_data [28]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5202$1451`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rx_converter_source_payload_data [29]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5202$1451`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rx_converter_source_payload_data [30]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5202$1451`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rx_converter_source_payload_data [31]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5202$1451`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_rx_last_be_source_payload_last_be' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5186$1450'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rx_last_be_source_payload_last_be` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5186$1450`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_source_source_valid' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5078$1435'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_source_source_valid` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5078$1435`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_source_source_first' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5078$1435'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_source_source_first` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5078$1435`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_source_source_last' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5078$1435'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_source_source_last` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5078$1435`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_source_source_payload_data' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5078$1435'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_source_source_payload_data [0]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5078$1435`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_source_source_payload_data [1]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5078$1435`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_source_source_payload_data [2]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5078$1435`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_source_source_payload_data [3]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5078$1435`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_source_source_payload_data [4]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5078$1435`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_source_source_payload_data [5]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5078$1435`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_source_source_payload_data [6]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5078$1435`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_source_source_payload_data [7]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5078$1435`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_source_source_payload_last_be' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5078$1435'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_source_source_payload_last_be` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5078$1435`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_source_source_payload_error' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5078$1435'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_source_source_payload_error` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5078$1435`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_error' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5078$1435'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_error` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5078$1435`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_crc_ce' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5078$1435'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_crc_ce` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5078$1435`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_crc_reset' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5078$1435'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_crc_reset` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5078$1435`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_syncfifo_source_ready' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5078$1435'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_syncfifo_source_ready` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5078$1435`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_fifo_reset' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5078$1435'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_fifo_reset` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5078$1435`.
No latch inferred for signal `\colorlight_i5.\builder_basesoc_rxdatapath_bufferizeendpoints_next_state' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5078$1435'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_rxdatapath_bufferizeendpoints_next_state [0]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5078$1435`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_rxdatapath_bufferizeendpoints_next_state [1]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5078$1435`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_last_be_clockdomainsrenamer_next_value0' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5078$1435'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_last_be_clockdomainsrenamer_next_value0` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5078$1435`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_last_be_clockdomainsrenamer_next_value_ce0' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5078$1435'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_last_be_clockdomainsrenamer_next_value_ce0` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5078$1435`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_crc_error1_clockdomainsrenamer_next_value1' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5078$1435'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_crc_error1_clockdomainsrenamer_next_value1` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5078$1435`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_crc_error1_clockdomainsrenamer_next_value_ce1' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5078$1435'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_crc_error1_clockdomainsrenamer_next_value_ce1` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5078$1435`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_syncfifo_wrport_adr' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5063$1428'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_syncfifo_wrport_adr [0]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5063$1428`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_syncfifo_wrport_adr [1]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5063$1428`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_syncfifo_wrport_adr [2]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5063$1428`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_crc_next' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5012$1207'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_crc_next [0]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5012$1207`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_crc_next [1]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5012$1207`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_crc_next [2]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5012$1207`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_crc_next [3]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5012$1207`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_crc_next [4]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5012$1207`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_crc_next [5]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5012$1207`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_crc_next [6]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5012$1207`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_crc_next [7]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5012$1207`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_crc_next [8]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5012$1207`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_crc_next [9]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5012$1207`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_crc_next [10]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5012$1207`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_crc_next [11]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5012$1207`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_crc_next [12]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5012$1207`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_crc_next [13]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5012$1207`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_crc_next [14]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5012$1207`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_crc_next [15]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5012$1207`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_crc_next [16]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5012$1207`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_crc_next [17]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5012$1207`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_crc_next [18]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5012$1207`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_crc_next [19]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5012$1207`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_crc_next [20]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5012$1207`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_crc_next [21]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5012$1207`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_crc_next [22]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5012$1207`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_crc_next [23]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5012$1207`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_crc_next [24]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5012$1207`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_crc_next [25]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5012$1207`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_crc_next [26]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5012$1207`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_crc_next [27]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5012$1207`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_crc_next [28]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5012$1207`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_crc_next [29]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5012$1207`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_crc_next [30]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5012$1207`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_crc_next [31]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5012$1207`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_crc_value' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5004$1205'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_crc_value [0]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5004$1205`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_crc_value [1]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5004$1205`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_crc_value [2]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5004$1205`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_crc_value [3]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5004$1205`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_crc_value [4]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5004$1205`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_crc_value [5]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5004$1205`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_crc_value [6]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5004$1205`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_crc_value [7]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5004$1205`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_crc_value [8]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5004$1205`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_crc_value [9]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5004$1205`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_crc_value [10]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5004$1205`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_crc_value [11]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5004$1205`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_crc_value [12]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5004$1205`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_crc_value [13]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5004$1205`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_crc_value [14]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5004$1205`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_crc_value [15]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5004$1205`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_crc_value [16]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5004$1205`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_crc_value [17]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5004$1205`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_crc_value [18]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5004$1205`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_crc_value [19]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5004$1205`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_crc_value [20]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5004$1205`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_crc_value [21]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5004$1205`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_crc_value [22]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5004$1205`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_crc_value [23]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5004$1205`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_crc_value [24]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5004$1205`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_crc_value [25]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5004$1205`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_crc_value [26]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5004$1205`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_crc_value [27]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5004$1205`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_crc_value [28]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5004$1205`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_crc_value [29]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5004$1205`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_crc_value [30]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5004$1205`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_crc_value [31]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5004$1205`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_crc_error0' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5004$1205'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_crc_error0` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5004$1205`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_crc_last_be1' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4994$1203'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_crc_last_be1` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4994$1203`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_sink_sink_ready' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4980$1202'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_sink_sink_ready` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4980$1202`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_syncfifo_sink_valid' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4975$1201'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_syncfifo_sink_valid` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4975$1201`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_rx_preamble_sink_ready' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4935$1187'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rx_preamble_sink_ready` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4935$1187`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_rx_preamble_source_valid' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4935$1187'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rx_preamble_source_valid` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4935$1187`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_rx_preamble_source_first' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4935$1187'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rx_preamble_source_first` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4935$1187`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_rx_preamble_source_last' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4935$1187'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rx_preamble_source_last` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4935$1187`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_rx_preamble_source_payload_error' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4935$1187'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rx_preamble_source_payload_error` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4935$1187`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_rx_preamble_error' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4935$1187'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_rx_preamble_error` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4935$1187`.
No latch inferred for signal `\colorlight_i5.\builder_basesoc_rxdatapath_liteethmacpreamblechecker_next_state' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4935$1187'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_rxdatapath_liteethmacpreamblechecker_next_state` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4935$1187`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_tx_gap_sink_ready' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4839$1182'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_gap_sink_ready` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4839$1182`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_tx_gap_source_valid' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4839$1182'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_gap_source_valid` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4839$1182`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_tx_gap_source_first' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4839$1182'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_gap_source_first` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4839$1182`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_tx_gap_source_last' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4839$1182'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_gap_source_last` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4839$1182`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_tx_gap_source_payload_data' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4839$1182'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_gap_source_payload_data [0]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4839$1182`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_gap_source_payload_data [1]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4839$1182`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_gap_source_payload_data [2]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4839$1182`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_gap_source_payload_data [3]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4839$1182`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_gap_source_payload_data [4]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4839$1182`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_gap_source_payload_data [5]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4839$1182`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_gap_source_payload_data [6]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4839$1182`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_gap_source_payload_data [7]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4839$1182`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_tx_gap_source_payload_last_be' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4839$1182'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_gap_source_payload_last_be` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4839$1182`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_tx_gap_source_payload_error' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4839$1182'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_gap_source_payload_error` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4839$1182`.
No latch inferred for signal `\colorlight_i5.\builder_basesoc_txdatapath_liteethmacgap_next_state' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4839$1182'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_txdatapath_liteethmacgap_next_state` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4839$1182`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_tx_gap_counter_clockdomainsrenamer_clockdomainsrenamer3_next_value' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4839$1182'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_gap_counter_clockdomainsrenamer_clockdomainsrenamer3_next_value [0]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4839$1182`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_gap_counter_clockdomainsrenamer_clockdomainsrenamer3_next_value [1]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4839$1182`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_gap_counter_clockdomainsrenamer_clockdomainsrenamer3_next_value [2]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4839$1182`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_gap_counter_clockdomainsrenamer_clockdomainsrenamer3_next_value [3]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4839$1182`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_tx_gap_counter_clockdomainsrenamer_clockdomainsrenamer3_next_value_ce' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4839$1182'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_gap_counter_clockdomainsrenamer_clockdomainsrenamer3_next_value_ce` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4839$1182`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_tx_preamble_sink_ready' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4768$1177'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_preamble_sink_ready` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4768$1177`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_tx_preamble_source_valid' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4768$1177'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_preamble_source_valid` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4768$1177`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_tx_preamble_source_first' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4768$1177'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_preamble_source_first` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4768$1177`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_tx_preamble_source_last' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4768$1177'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_preamble_source_last` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4768$1177`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_tx_preamble_source_payload_data' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4768$1177'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_preamble_source_payload_data [0]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4768$1177`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_preamble_source_payload_data [1]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4768$1177`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_preamble_source_payload_data [2]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4768$1177`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_preamble_source_payload_data [3]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4768$1177`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_preamble_source_payload_data [4]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4768$1177`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_preamble_source_payload_data [5]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4768$1177`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_preamble_source_payload_data [6]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4768$1177`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_preamble_source_payload_data [7]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4768$1177`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_tx_preamble_source_payload_error' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4768$1177'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_preamble_source_payload_error` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4768$1177`.
No latch inferred for signal `\colorlight_i5.\builder_basesoc_txdatapath_liteethmacpreambleinserter_next_state' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4768$1177'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_txdatapath_liteethmacpreambleinserter_next_state [0]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4768$1177`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_txdatapath_liteethmacpreambleinserter_next_state [1]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4768$1177`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_tx_preamble_count_clockdomainsrenamer_clockdomainsrenamer2_next_value' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4768$1177'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_preamble_count_clockdomainsrenamer_clockdomainsrenamer2_next_value [0]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4768$1177`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_preamble_count_clockdomainsrenamer_clockdomainsrenamer2_next_value [1]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4768$1177`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_preamble_count_clockdomainsrenamer_clockdomainsrenamer2_next_value [2]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4768$1177`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_tx_preamble_count_clockdomainsrenamer_clockdomainsrenamer2_next_value_ce' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4768$1177'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_preamble_count_clockdomainsrenamer_clockdomainsrenamer2_next_value_ce` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4768$1177`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_sink_ready' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4655$1165'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_sink_ready` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4655$1165`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_source_valid' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4655$1165'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_source_valid` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4655$1165`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_source_first' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4655$1165'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_source_first` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4655$1165`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_source_last' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4655$1165'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_source_last` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4655$1165`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_source_payload_data' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4655$1165'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_source_payload_data [0]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4655$1165`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_source_payload_data [1]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4655$1165`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_source_payload_data [2]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4655$1165`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_source_payload_data [3]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4655$1165`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_source_payload_data [4]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4655$1165`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_source_payload_data [5]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4655$1165`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_source_payload_data [6]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4655$1165`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_source_payload_data [7]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4655$1165`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_source_payload_last_be' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4655$1165'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_source_payload_last_be` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4655$1165`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_source_payload_error' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4655$1165'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_source_payload_error` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4655$1165`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_data0' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4655$1165'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_data0 [0]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4655$1165`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_data0 [1]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4655$1165`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_data0 [2]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4655$1165`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_data0 [3]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4655$1165`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_data0 [4]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4655$1165`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_data0 [5]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4655$1165`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_data0 [6]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4655$1165`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_data0 [7]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4655$1165`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_last_be0' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4655$1165'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_last_be0` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4655$1165`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_ce' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4655$1165'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_ce` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4655$1165`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_reset' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4655$1165'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_reset` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4655$1165`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_is_ongoing0' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4655$1165'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_is_ongoing0` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4655$1165`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_is_ongoing1' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4655$1165'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_is_ongoing1` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4655$1165`.
No latch inferred for signal `\colorlight_i5.\builder_basesoc_txdatapath_bufferizeendpoints_next_state' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4655$1165'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_txdatapath_bufferizeendpoints_next_state [0]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4655$1165`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_txdatapath_bufferizeendpoints_next_state [1]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4655$1165`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_crc_packet_clockdomainsrenamer_clockdomainsrenamer1_next_value0' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4655$1165'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_crc_packet_clockdomainsrenamer_clockdomainsrenamer1_next_value0 [0]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4655$1165`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_crc_packet_clockdomainsrenamer_clockdomainsrenamer1_next_value0 [1]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4655$1165`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_crc_packet_clockdomainsrenamer_clockdomainsrenamer1_next_value0 [2]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4655$1165`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_crc_packet_clockdomainsrenamer_clockdomainsrenamer1_next_value0 [3]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4655$1165`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_crc_packet_clockdomainsrenamer_clockdomainsrenamer1_next_value0 [4]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4655$1165`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_crc_packet_clockdomainsrenamer_clockdomainsrenamer1_next_value0 [5]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4655$1165`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_crc_packet_clockdomainsrenamer_clockdomainsrenamer1_next_value0 [6]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4655$1165`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_crc_packet_clockdomainsrenamer_clockdomainsrenamer1_next_value0 [7]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4655$1165`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_crc_packet_clockdomainsrenamer_clockdomainsrenamer1_next_value0 [8]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4655$1165`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_crc_packet_clockdomainsrenamer_clockdomainsrenamer1_next_value0 [9]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4655$1165`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_crc_packet_clockdomainsrenamer_clockdomainsrenamer1_next_value0 [10]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4655$1165`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_crc_packet_clockdomainsrenamer_clockdomainsrenamer1_next_value0 [11]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4655$1165`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_crc_packet_clockdomainsrenamer_clockdomainsrenamer1_next_value0 [12]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4655$1165`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_crc_packet_clockdomainsrenamer_clockdomainsrenamer1_next_value0 [13]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4655$1165`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_crc_packet_clockdomainsrenamer_clockdomainsrenamer1_next_value0 [14]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4655$1165`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_crc_packet_clockdomainsrenamer_clockdomainsrenamer1_next_value0 [15]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4655$1165`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_crc_packet_clockdomainsrenamer_clockdomainsrenamer1_next_value0 [16]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4655$1165`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_crc_packet_clockdomainsrenamer_clockdomainsrenamer1_next_value0 [17]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4655$1165`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_crc_packet_clockdomainsrenamer_clockdomainsrenamer1_next_value0 [18]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4655$1165`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_crc_packet_clockdomainsrenamer_clockdomainsrenamer1_next_value0 [19]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4655$1165`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_crc_packet_clockdomainsrenamer_clockdomainsrenamer1_next_value0 [20]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4655$1165`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_crc_packet_clockdomainsrenamer_clockdomainsrenamer1_next_value0 [21]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4655$1165`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_crc_packet_clockdomainsrenamer_clockdomainsrenamer1_next_value0 [22]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4655$1165`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_crc_packet_clockdomainsrenamer_clockdomainsrenamer1_next_value0 [23]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4655$1165`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_crc_packet_clockdomainsrenamer_clockdomainsrenamer1_next_value0 [24]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4655$1165`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_crc_packet_clockdomainsrenamer_clockdomainsrenamer1_next_value0 [25]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4655$1165`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_crc_packet_clockdomainsrenamer_clockdomainsrenamer1_next_value0 [26]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4655$1165`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_crc_packet_clockdomainsrenamer_clockdomainsrenamer1_next_value0 [27]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4655$1165`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_crc_packet_clockdomainsrenamer_clockdomainsrenamer1_next_value0 [28]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4655$1165`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_crc_packet_clockdomainsrenamer_clockdomainsrenamer1_next_value0 [29]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4655$1165`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_crc_packet_clockdomainsrenamer_clockdomainsrenamer1_next_value0 [30]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4655$1165`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_crc_packet_clockdomainsrenamer_clockdomainsrenamer1_next_value0 [31]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4655$1165`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_crc_packet_clockdomainsrenamer_clockdomainsrenamer1_next_value_ce0' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4655$1165'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_crc_packet_clockdomainsrenamer_clockdomainsrenamer1_next_value_ce0` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4655$1165`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_last_be2_clockdomainsrenamer_clockdomainsrenamer1_next_value1' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4655$1165'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_last_be2_clockdomainsrenamer_clockdomainsrenamer1_next_value1` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4655$1165`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_last_be2_clockdomainsrenamer_clockdomainsrenamer1_next_value_ce1' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4655$1165'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_last_be2_clockdomainsrenamer_clockdomainsrenamer1_next_value_ce1` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4655$1165`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_next' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4620$944'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_next [0]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4620$944`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_next [1]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4620$944`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_next [2]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4620$944`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_next [3]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4620$944`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_next [4]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4620$944`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_next [5]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4620$944`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_next [6]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4620$944`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_next [7]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4620$944`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_next [8]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4620$944`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_next [9]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4620$944`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_next [10]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4620$944`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_next [11]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4620$944`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_next [12]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4620$944`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_next [13]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4620$944`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_next [14]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4620$944`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_next [15]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4620$944`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_next [16]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4620$944`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_next [17]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4620$944`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_next [18]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4620$944`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_next [19]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4620$944`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_next [20]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4620$944`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_next [21]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4620$944`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_next [22]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4620$944`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_next [23]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4620$944`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_next [24]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4620$944`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_next [25]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4620$944`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_next [26]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4620$944`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_next [27]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4620$944`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_next [28]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4620$944`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_next [29]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4620$944`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_next [30]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4620$944`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_next [31]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4620$944`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_value' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4612$942'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_value [0]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4612$942`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_value [1]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4612$942`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_value [2]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4612$942`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_value [3]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4612$942`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_value [4]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4612$942`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_value [5]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4612$942`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_value [6]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4612$942`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_value [7]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4612$942`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_value [8]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4612$942`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_value [9]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4612$942`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_value [10]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4612$942`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_value [11]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4612$942`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_value [12]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4612$942`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_value [13]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4612$942`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_value [14]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4612$942`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_value [15]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4612$942`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_value [16]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4612$942`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_value [17]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4612$942`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_value [18]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4612$942`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_value [19]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4612$942`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_value [20]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4612$942`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_value [21]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4612$942`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_value [22]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4612$942`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_value [23]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4612$942`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_value [24]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4612$942`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_value [25]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4612$942`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_value [26]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4612$942`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_value [27]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4612$942`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_value [28]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4612$942`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_value [29]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4612$942`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_value [30]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4612$942`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_value [31]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4612$942`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_error' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4612$942'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_error` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4612$942`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_last_be1' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4602$940'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_last_be1` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4602$940`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_tx_padding_sink_ready' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4535$930'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_padding_sink_ready` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4535$930`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_tx_padding_source_valid' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4535$930'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_padding_source_valid` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4535$930`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_tx_padding_source_first' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4535$930'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_padding_source_first` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4535$930`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_tx_padding_source_last' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4535$930'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_padding_source_last` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4535$930`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_tx_padding_source_payload_data' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4535$930'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_padding_source_payload_data [0]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4535$930`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_padding_source_payload_data [1]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4535$930`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_padding_source_payload_data [2]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4535$930`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_padding_source_payload_data [3]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4535$930`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_padding_source_payload_data [4]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4535$930`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_padding_source_payload_data [5]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4535$930`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_padding_source_payload_data [6]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4535$930`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_padding_source_payload_data [7]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4535$930`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_tx_padding_source_payload_last_be' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4535$930'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_padding_source_payload_last_be` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4535$930`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_tx_padding_source_payload_error' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4535$930'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_padding_source_payload_error` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4535$930`.
No latch inferred for signal `\colorlight_i5.\builder_basesoc_txdatapath_liteethmacpaddinginserter_next_state' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4535$930'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_txdatapath_liteethmacpaddinginserter_next_state` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4535$930`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_tx_padding_counter_clockdomainsrenamer_clockdomainsrenamer0_next_value' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4535$930'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_padding_counter_clockdomainsrenamer_clockdomainsrenamer0_next_value [0]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4535$930`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_padding_counter_clockdomainsrenamer_clockdomainsrenamer0_next_value [1]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4535$930`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_padding_counter_clockdomainsrenamer_clockdomainsrenamer0_next_value [2]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4535$930`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_padding_counter_clockdomainsrenamer_clockdomainsrenamer0_next_value [3]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4535$930`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_padding_counter_clockdomainsrenamer_clockdomainsrenamer0_next_value [4]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4535$930`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_padding_counter_clockdomainsrenamer_clockdomainsrenamer0_next_value [5]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4535$930`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_padding_counter_clockdomainsrenamer_clockdomainsrenamer0_next_value [6]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4535$930`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_padding_counter_clockdomainsrenamer_clockdomainsrenamer0_next_value [7]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4535$930`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_padding_counter_clockdomainsrenamer_clockdomainsrenamer0_next_value [8]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4535$930`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_padding_counter_clockdomainsrenamer_clockdomainsrenamer0_next_value [9]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4535$930`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_padding_counter_clockdomainsrenamer_clockdomainsrenamer0_next_value [10]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4535$930`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_padding_counter_clockdomainsrenamer_clockdomainsrenamer0_next_value [11]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4535$930`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_padding_counter_clockdomainsrenamer_clockdomainsrenamer0_next_value [12]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4535$930`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_padding_counter_clockdomainsrenamer_clockdomainsrenamer0_next_value [13]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4535$930`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_padding_counter_clockdomainsrenamer_clockdomainsrenamer0_next_value [14]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4535$930`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_padding_counter_clockdomainsrenamer_clockdomainsrenamer0_next_value [15]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4535$930`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_tx_padding_counter_clockdomainsrenamer_clockdomainsrenamer0_next_value_ce' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4535$930'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_padding_counter_clockdomainsrenamer_clockdomainsrenamer0_next_value_ce` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4535$930`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_tx_last_be_sink_ready' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4500$923'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_last_be_sink_ready` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4500$923`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_tx_last_be_source_valid' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4500$923'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_last_be_source_valid` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4500$923`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_tx_last_be_source_first' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4500$923'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_last_be_source_first` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4500$923`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_tx_last_be_source_last' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4500$923'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_last_be_source_last` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4500$923`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_tx_last_be_source_payload_data' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4500$923'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_last_be_source_payload_data [0]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4500$923`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_last_be_source_payload_data [1]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4500$923`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_last_be_source_payload_data [2]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4500$923`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_last_be_source_payload_data [3]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4500$923`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_last_be_source_payload_data [4]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4500$923`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_last_be_source_payload_data [5]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4500$923`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_last_be_source_payload_data [6]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4500$923`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_last_be_source_payload_data [7]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4500$923`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_tx_last_be_source_payload_last_be' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4500$923'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_last_be_source_payload_last_be` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4500$923`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_tx_last_be_source_payload_error' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4500$923'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_last_be_source_payload_error` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4500$923`.
No latch inferred for signal `\colorlight_i5.\builder_basesoc_txdatapath_liteethmactxlastbe_next_state' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4500$923'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_txdatapath_liteethmactxlastbe_next_state` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4500$923`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_tx_converter_converter_source_payload_data' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4482$922'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_converter_converter_source_payload_data [0]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4482$922`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_converter_converter_source_payload_data [1]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4482$922`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_converter_converter_source_payload_data [2]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4482$922`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_converter_converter_source_payload_data [3]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4482$922`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_converter_converter_source_payload_data [4]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4482$922`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_converter_converter_source_payload_data [5]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4482$922`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_converter_converter_source_payload_data [6]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4482$922`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_converter_converter_source_payload_data [7]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4482$922`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_converter_converter_source_payload_data [8]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4482$922`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_converter_converter_source_payload_data [9]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4482$922`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_tx_converter_converter_sink_payload_data' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4451$916'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_converter_converter_sink_payload_data [0]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4451$916`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_converter_converter_sink_payload_data [1]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4451$916`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_converter_converter_sink_payload_data [2]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4451$916`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_converter_converter_sink_payload_data [3]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4451$916`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_converter_converter_sink_payload_data [4]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4451$916`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_converter_converter_sink_payload_data [5]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4451$916`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_converter_converter_sink_payload_data [6]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4451$916`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_converter_converter_sink_payload_data [7]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4451$916`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_converter_converter_sink_payload_data [8]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4451$916`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_converter_converter_sink_payload_data [9]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4451$916`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_converter_converter_sink_payload_data [10]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4451$916`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_converter_converter_sink_payload_data [11]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4451$916`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_converter_converter_sink_payload_data [12]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4451$916`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_converter_converter_sink_payload_data [13]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4451$916`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_converter_converter_sink_payload_data [14]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4451$916`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_converter_converter_sink_payload_data [15]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4451$916`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_converter_converter_sink_payload_data [16]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4451$916`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_converter_converter_sink_payload_data [17]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4451$916`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_converter_converter_sink_payload_data [18]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4451$916`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_converter_converter_sink_payload_data [19]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4451$916`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_converter_converter_sink_payload_data [20]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4451$916`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_converter_converter_sink_payload_data [21]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4451$916`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_converter_converter_sink_payload_data [22]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4451$916`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_converter_converter_sink_payload_data [23]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4451$916`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_converter_converter_sink_payload_data [24]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4451$916`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_converter_converter_sink_payload_data [25]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4451$916`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_converter_converter_sink_payload_data [26]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4451$916`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_converter_converter_sink_payload_data [27]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4451$916`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_converter_converter_sink_payload_data [28]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4451$916`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_converter_converter_sink_payload_data [29]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4451$916`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_converter_converter_sink_payload_data [30]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4451$916`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_converter_converter_sink_payload_data [31]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4451$916`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_converter_converter_sink_payload_data [32]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4451$916`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_converter_converter_sink_payload_data [33]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4451$916`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_converter_converter_sink_payload_data [34]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4451$916`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_converter_converter_sink_payload_data [35]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4451$916`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_converter_converter_sink_payload_data [36]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4451$916`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_converter_converter_sink_payload_data [37]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4451$916`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_converter_converter_sink_payload_data [38]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4451$916`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_converter_converter_sink_payload_data [39]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4451$916`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_tx_cdc_cdc_graycounter1_q_next_binary' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4438$913'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_cdc_cdc_graycounter1_q_next_binary [0]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4438$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_cdc_cdc_graycounter1_q_next_binary [1]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4438$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_cdc_cdc_graycounter1_q_next_binary [2]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4438$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_cdc_cdc_graycounter1_q_next_binary [3]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4438$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_cdc_cdc_graycounter1_q_next_binary [4]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4438$913`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_cdc_cdc_graycounter1_q_next_binary [5]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4438$913`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ethmac_tx_cdc_cdc_graycounter0_q_next_binary' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4429$910'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_cdc_cdc_graycounter0_q_next_binary [0]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4429$910`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_cdc_cdc_graycounter0_q_next_binary [1]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4429$910`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_cdc_cdc_graycounter0_q_next_binary [2]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4429$910`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_cdc_cdc_graycounter0_q_next_binary [3]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4429$910`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_cdc_cdc_graycounter0_q_next_binary [4]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4429$910`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ethmac_tx_cdc_cdc_graycounter0_q_next_binary [5]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4429$910`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_interface_dat_r' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4322$879'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [0]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4322$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [1]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4322$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [2]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4322$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [3]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4322$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [4]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4322$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [5]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4322$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [6]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4322$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [7]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4322$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [8]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4322$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [9]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4322$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [10]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4322$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [11]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4322$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [12]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4322$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [13]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4322$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [14]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4322$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [15]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4322$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [16]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4322$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [17]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4322$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [18]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4322$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [19]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4322$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [20]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4322$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [21]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4322$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [22]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4322$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [23]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4322$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [24]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4322$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [25]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4322$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [26]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4322$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [27]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4322$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [28]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4322$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [29]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4322$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [30]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4322$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [31]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4322$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [32]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4322$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [33]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4322$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [34]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4322$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [35]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4322$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [36]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4322$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [37]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4322$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [38]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4322$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [39]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4322$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [40]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4322$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [41]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4322$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [42]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4322$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [43]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4322$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [44]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4322$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [45]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4322$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [46]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4322$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [47]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4322$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [48]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4322$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [49]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4322$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [50]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4322$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [51]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4322$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [52]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4322$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [53]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4322$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [54]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4322$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [55]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4322$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [56]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4322$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [57]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4322$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [58]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4322$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [59]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4322$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [60]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4322$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [61]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4322$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [62]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4322$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [63]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4322$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [64]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4322$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [65]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4322$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [66]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4322$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [67]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4322$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [68]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4322$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [69]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4322$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [70]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4322$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [71]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4322$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [72]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4322$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [73]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4322$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [74]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4322$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [75]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4322$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [76]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4322$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [77]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4322$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [78]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4322$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [79]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4322$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [80]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4322$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [81]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4322$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [82]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4322$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [83]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4322$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [84]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4322$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [85]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4322$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [86]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4322$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [87]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4322$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [88]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4322$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [89]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4322$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [90]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4322$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [91]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4322$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [92]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4322$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [93]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4322$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [94]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4322$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [95]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4322$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [96]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4322$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [97]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4322$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [98]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4322$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [99]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4322$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [100]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4322$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [101]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4322$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [102]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4322$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [103]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4322$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [104]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4322$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [105]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4322$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [106]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4322$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [107]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4322$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [108]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4322$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [109]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4322$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [110]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4322$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [111]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4322$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [112]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4322$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [113]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4322$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [114]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4322$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [115]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4322$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [116]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4322$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [117]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4322$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [118]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4322$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [119]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4322$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [120]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4322$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [121]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4322$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [122]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4322$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [123]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4322$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [124]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4322$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [125]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4322$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [126]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4322$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_dat_r [127]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4322$879`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_interface_ack' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4322$879'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_ack` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4322$879`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_wishbone_bridge_cmd_valid' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4322$879'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_cmd_valid` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4322$879`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_wishbone_bridge_is_ongoing' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4322$879'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_is_ongoing` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4322$879`.
No latch inferred for signal `\colorlight_i5.\builder_basesoc_fsm_next_state' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4322$879'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_fsm_next_state [0]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4322$879`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_fsm_next_state [1]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4322$879`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_wishbone_bridge_aborted_fsm_next_value' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4322$879'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_aborted_fsm_next_value` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4322$879`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_wishbone_bridge_aborted_fsm_next_value_ce' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4322$879'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_aborted_fsm_next_value_ce` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4322$879`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4297$875'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [0]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4297$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [1]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4297$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [2]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4297$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [3]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4297$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [4]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4297$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [5]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4297$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [6]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4297$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [7]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4297$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [8]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4297$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [9]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4297$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [10]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4297$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [11]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4297$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [12]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4297$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [13]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4297$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [14]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4297$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [15]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4297$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [16]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4297$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [17]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4297$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [18]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4297$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [19]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4297$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [20]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4297$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [21]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4297$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [22]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4297$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [23]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4297$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [24]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4297$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [25]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4297$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [26]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4297$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [27]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4297$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [28]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4297$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [29]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4297$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [30]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4297$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [31]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4297$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [32]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4297$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [33]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4297$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [34]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4297$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [35]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4297$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [36]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4297$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [37]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4297$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [38]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4297$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [39]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4297$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [40]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4297$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [41]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4297$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [42]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4297$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [43]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4297$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [44]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4297$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [45]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4297$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [46]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4297$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [47]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4297$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [48]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4297$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [49]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4297$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [50]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4297$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [51]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4297$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [52]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4297$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [53]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4297$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [54]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4297$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [55]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4297$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [56]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4297$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [57]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4297$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [58]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4297$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [59]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4297$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [60]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4297$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [61]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4297$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [62]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4297$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [63]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4297$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [64]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4297$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [65]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4297$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [66]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4297$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [67]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4297$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [68]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4297$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [69]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4297$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [70]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4297$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [71]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4297$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [72]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4297$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [73]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4297$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [74]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4297$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [75]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4297$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [76]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4297$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [77]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4297$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [78]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4297$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [79]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4297$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [80]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4297$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [81]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4297$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [82]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4297$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [83]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4297$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [84]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4297$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [85]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4297$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [86]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4297$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [87]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4297$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [88]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4297$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [89]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4297$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [90]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4297$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [91]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4297$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [92]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4297$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [93]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4297$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [94]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4297$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [95]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4297$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [96]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4297$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [97]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4297$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [98]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4297$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [99]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4297$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [100]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4297$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [101]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4297$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [102]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4297$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [103]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4297$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [104]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4297$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [105]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4297$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [106]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4297$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [107]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4297$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [108]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4297$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [109]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4297$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [110]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4297$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [111]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4297$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [112]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4297$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [113]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4297$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [114]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4297$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [115]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4297$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [116]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4297$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [117]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4297$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [118]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4297$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [119]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4297$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [120]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4297$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [121]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4297$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [122]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4297$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [123]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4297$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [124]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4297$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [125]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4297$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [126]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4297$875`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_source_payload_data [127]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4297$875`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4258$874'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [0]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4258$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [1]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4258$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [2]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4258$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [3]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4258$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [4]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4258$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [5]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4258$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [6]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4258$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [7]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4258$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [8]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4258$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [9]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4258$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [10]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4258$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [11]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4258$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [12]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4258$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [13]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4258$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [14]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4258$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [15]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4258$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [16]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4258$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [17]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4258$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [18]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4258$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [19]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4258$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [20]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4258$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [21]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4258$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [22]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4258$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [23]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4258$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [24]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4258$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [25]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4258$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [26]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4258$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [27]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4258$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [28]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4258$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [29]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4258$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [30]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4258$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [31]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4258$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [32]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4258$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [33]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4258$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [34]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4258$874`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_source_payload_data [35]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4258$874`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4231$868'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [0]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4231$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [1]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4231$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [2]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4231$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [3]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4231$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [4]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4231$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [5]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4231$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [6]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4231$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [7]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4231$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [8]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4231$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [9]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4231$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [10]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4231$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [11]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4231$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [12]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4231$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [13]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4231$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [14]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4231$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [15]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4231$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [16]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4231$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [17]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4231$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [18]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4231$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [19]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4231$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [20]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4231$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [21]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4231$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [22]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4231$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [23]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4231$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [24]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4231$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [25]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4231$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [26]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4231$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [27]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4231$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [28]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4231$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [29]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4231$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [30]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4231$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [31]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4231$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [32]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4231$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [33]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4231$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [34]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4231$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [35]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4231$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [36]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4231$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [37]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4231$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [38]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4231$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [39]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4231$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [40]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4231$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [41]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4231$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [42]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4231$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [43]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4231$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [44]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4231$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [45]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4231$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [46]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4231$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [47]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4231$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [48]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4231$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [49]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4231$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [50]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4231$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [51]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4231$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [52]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4231$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [53]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4231$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [54]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4231$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [55]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4231$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [56]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4231$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [57]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4231$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [58]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4231$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [59]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4231$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [60]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4231$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [61]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4231$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [62]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4231$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [63]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4231$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [64]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4231$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [65]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4231$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [66]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4231$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [67]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4231$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [68]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4231$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [69]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4231$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [70]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4231$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [71]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4231$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [72]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4231$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [73]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4231$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [74]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4231$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [75]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4231$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [76]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4231$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [77]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4231$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [78]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4231$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [79]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4231$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [80]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4231$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [81]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4231$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [82]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4231$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [83]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4231$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [84]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4231$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [85]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4231$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [86]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4231$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [87]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4231$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [88]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4231$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [89]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4231$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [90]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4231$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [91]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4231$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [92]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4231$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [93]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4231$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [94]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4231$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [95]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4231$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [96]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4231$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [97]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4231$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [98]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4231$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [99]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4231$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [100]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4231$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [101]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4231$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [102]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4231$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [103]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4231$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [104]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4231$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [105]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4231$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [106]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4231$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [107]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4231$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [108]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4231$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [109]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4231$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [110]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4231$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [111]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4231$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [112]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4231$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [113]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4231$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [114]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4231$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [115]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4231$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [116]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4231$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [117]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4231$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [118]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4231$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [119]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4231$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [120]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4231$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [121]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4231$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [122]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4231$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [123]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4231$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [124]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4231$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [125]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4231$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [126]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4231$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [127]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4231$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [128]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4231$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [129]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4231$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [130]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4231$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [131]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4231$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [132]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4231$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [133]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4231$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [134]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4231$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [135]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4231$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [136]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4231$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [137]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4231$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [138]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4231$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [139]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4231$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [140]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4231$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [141]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4231$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [142]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4231$868`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data [143]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4231$868`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_port_cmd_valid' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4195$863'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_port_cmd_valid` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4195$863`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_port_cmd_payload_we' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4195$863'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_port_cmd_payload_we` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4195$863`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_port_cmd_payload_addr' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4195$863'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_port_cmd_payload_addr [0]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4195$863`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_port_cmd_payload_addr [1]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4195$863`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_port_cmd_payload_addr [2]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4195$863`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_port_cmd_payload_addr [3]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4195$863`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_port_cmd_payload_addr [4]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4195$863`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_port_cmd_payload_addr [5]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4195$863`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_port_cmd_payload_addr [6]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4195$863`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_port_cmd_payload_addr [7]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4195$863`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_port_cmd_payload_addr [8]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4195$863`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_port_cmd_payload_addr [9]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4195$863`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_port_cmd_payload_addr [10]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4195$863`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_port_cmd_payload_addr [11]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4195$863`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_port_cmd_payload_addr [12]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4195$863`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_port_cmd_payload_addr [13]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4195$863`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_port_cmd_payload_addr [14]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4195$863`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_port_cmd_payload_addr [15]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4195$863`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_port_cmd_payload_addr [16]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4195$863`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_port_cmd_payload_addr [17]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4195$863`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_port_cmd_payload_addr [18]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4195$863`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_port_cmd_payload_addr [19]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4195$863`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_port_cmd_payload_addr [20]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4195$863`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_wishbone_bridge_cmd_ready' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4195$863'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_cmd_ready` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4195$863`.
No latch inferred for signal `\colorlight_i5.\builder_basesoc_litedramnativeportconverter_next_state' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4195$863'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_litedramnativeportconverter_next_state` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4195$863`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_wishbone_bridge_count_litedramnativeportconverter_next_value' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4195$863'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_count_litedramnativeportconverter_next_value [0]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4195$863`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_count_litedramnativeportconverter_next_value [1]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4195$863`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_wishbone_bridge_count_litedramnativeportconverter_next_value_ce' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4195$863'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_count_litedramnativeportconverter_next_value_ce` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4195$863`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_valid' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4183$861'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_valid` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4183$861`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_wb_sdram_ack' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4113$855'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wb_sdram_ack` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4113$855`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_interface_cyc' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4113$855'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_cyc` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4113$855`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_interface_stb' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4113$855'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_stb` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4113$855`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_interface_we' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4113$855'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interface_we` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4113$855`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_write_from_slave' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4113$855'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_write_from_slave` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4113$855`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_tag_port_we' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4113$855'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_tag_port_we` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4113$855`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_tag_di_dirty' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4113$855'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_tag_di_dirty` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4113$855`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_word_clr' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4113$855'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_word_clr` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4113$855`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_word_inc' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4113$855'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_word_inc` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4113$855`.
No latch inferred for signal `\colorlight_i5.\builder_basesoc_fullmemorywe_next_state' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4113$855'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_fullmemorywe_next_state [0]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4113$855`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_fullmemorywe_next_state [1]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4113$855`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_wb_sdram_dat_r' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4091$854'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wb_sdram_dat_r [0]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4091$854`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wb_sdram_dat_r [1]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4091$854`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wb_sdram_dat_r [2]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4091$854`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wb_sdram_dat_r [3]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4091$854`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wb_sdram_dat_r [4]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4091$854`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wb_sdram_dat_r [5]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4091$854`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wb_sdram_dat_r [6]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4091$854`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wb_sdram_dat_r [7]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4091$854`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wb_sdram_dat_r [8]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4091$854`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wb_sdram_dat_r [9]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4091$854`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wb_sdram_dat_r [10]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4091$854`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wb_sdram_dat_r [11]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4091$854`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wb_sdram_dat_r [12]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4091$854`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wb_sdram_dat_r [13]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4091$854`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wb_sdram_dat_r [14]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4091$854`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wb_sdram_dat_r [15]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4091$854`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wb_sdram_dat_r [16]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4091$854`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wb_sdram_dat_r [17]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4091$854`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wb_sdram_dat_r [18]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4091$854`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wb_sdram_dat_r [19]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4091$854`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wb_sdram_dat_r [20]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4091$854`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wb_sdram_dat_r [21]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4091$854`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wb_sdram_dat_r [22]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4091$854`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wb_sdram_dat_r [23]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4091$854`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wb_sdram_dat_r [24]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4091$854`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wb_sdram_dat_r [25]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4091$854`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wb_sdram_dat_r [26]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4091$854`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wb_sdram_dat_r [27]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4091$854`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wb_sdram_dat_r [28]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4091$854`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wb_sdram_dat_r [29]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4091$854`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wb_sdram_dat_r [30]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4091$854`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_wb_sdram_dat_r [31]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4091$854`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_data_port_we' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4076$842'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_we [0]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4076$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_we [1]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4076$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_we [2]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4076$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_we [3]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4076$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_we [4]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4076$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_we [5]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4076$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_we [6]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4076$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_we [7]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4076$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_we [8]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4076$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_we [9]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4076$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_we [10]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4076$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_we [11]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4076$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_we [12]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4076$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_we [13]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4076$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_we [14]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4076$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_we [15]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4076$842`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_data_port_dat_w' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4076$842'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [0]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4076$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [1]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4076$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [2]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4076$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [3]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4076$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [4]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4076$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [5]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4076$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [6]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4076$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [7]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4076$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [8]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4076$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [9]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4076$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [10]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4076$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [11]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4076$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [12]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4076$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [13]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4076$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [14]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4076$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [15]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4076$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [16]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4076$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [17]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4076$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [18]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4076$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [19]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4076$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [20]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4076$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [21]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4076$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [22]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4076$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [23]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4076$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [24]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4076$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [25]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4076$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [26]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4076$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [27]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4076$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [28]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4076$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [29]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4076$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [30]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4076$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [31]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4076$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [32]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4076$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [33]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4076$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [34]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4076$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [35]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4076$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [36]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4076$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [37]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4076$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [38]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4076$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [39]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4076$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [40]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4076$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [41]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4076$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [42]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4076$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [43]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4076$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [44]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4076$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [45]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4076$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [46]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4076$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [47]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4076$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [48]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4076$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [49]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4076$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [50]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4076$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [51]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4076$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [52]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4076$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [53]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4076$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [54]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4076$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [55]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4076$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [56]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4076$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [57]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4076$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [58]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4076$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [59]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4076$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [60]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4076$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [61]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4076$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [62]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4076$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [63]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4076$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [64]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4076$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [65]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4076$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [66]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4076$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [67]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4076$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [68]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4076$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [69]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4076$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [70]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4076$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [71]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4076$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [72]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4076$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [73]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4076$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [74]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4076$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [75]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4076$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [76]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4076$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [77]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4076$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [78]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4076$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [79]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4076$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [80]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4076$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [81]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4076$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [82]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4076$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [83]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4076$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [84]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4076$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [85]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4076$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [86]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4076$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [87]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4076$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [88]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4076$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [89]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4076$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [90]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4076$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [91]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4076$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [92]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4076$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [93]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4076$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [94]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4076$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [95]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4076$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [96]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4076$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [97]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4076$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [98]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4076$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [99]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4076$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [100]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4076$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [101]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4076$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [102]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4076$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [103]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4076$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [104]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4076$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [105]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4076$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [106]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4076$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [107]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4076$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [108]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4076$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [109]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4076$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [110]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4076$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [111]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4076$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [112]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4076$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [113]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4076$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [114]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4076$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [115]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4076$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [116]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4076$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [117]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4076$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [118]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4076$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [119]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4076$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [120]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4076$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [121]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4076$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [122]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4076$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [123]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4076$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [124]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4076$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [125]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4076$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [126]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4076$842`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_data_port_dat_w [127]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4076$842`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_interface_wdata' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4056$841'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_interface_wdata [0]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4056$841`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_interface_wdata [1]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4056$841`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_interface_wdata [2]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4056$841`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_interface_wdata [3]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4056$841`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_interface_wdata [4]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4056$841`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_interface_wdata [5]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4056$841`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_interface_wdata [6]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4056$841`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_interface_wdata [7]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4056$841`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_interface_wdata [8]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4056$841`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_interface_wdata [9]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4056$841`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_interface_wdata [10]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4056$841`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_interface_wdata [11]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4056$841`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_interface_wdata [12]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4056$841`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_interface_wdata [13]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4056$841`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_interface_wdata [14]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4056$841`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_interface_wdata [15]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4056$841`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_interface_wdata [16]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4056$841`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_interface_wdata [17]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4056$841`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_interface_wdata [18]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4056$841`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_interface_wdata [19]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4056$841`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_interface_wdata [20]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4056$841`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_interface_wdata [21]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4056$841`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_interface_wdata [22]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4056$841`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_interface_wdata [23]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4056$841`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_interface_wdata [24]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4056$841`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_interface_wdata [25]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4056$841`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_interface_wdata [26]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4056$841`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_interface_wdata [27]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4056$841`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_interface_wdata [28]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4056$841`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_interface_wdata [29]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4056$841`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_interface_wdata [30]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4056$841`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_interface_wdata [31]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4056$841`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_interface_wdata_we' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4056$841'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_interface_wdata_we [0]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4056$841`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_interface_wdata_we [1]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4056$841`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_interface_wdata_we [2]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4056$841`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_interface_wdata_we [3]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4056$841`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_cmd_ready' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3948$694'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_cmd_ready` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3948$694`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_choose_req_want_reads' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3948$694'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_choose_req_want_reads` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3948$694`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_choose_req_want_writes' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3948$694'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_choose_req_want_writes` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3948$694`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_choose_req_want_activates' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3948$694'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_choose_req_want_activates` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3948$694`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_choose_req_cmd_ready' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3948$694'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_choose_req_cmd_ready` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3948$694`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_steerer_sel' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3948$694'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_steerer_sel [0]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3948$694`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_steerer_sel [1]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3948$694`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_en0' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3948$694'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_en0` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3948$694`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_en1' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3948$694'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_en1` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3948$694`.
No latch inferred for signal `\colorlight_i5.\builder_basesoc_litedramcore_multiplexer_next_state' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3948$694'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_litedramcore_multiplexer_next_state [0]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3948$694`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_litedramcore_multiplexer_next_state [1]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3948$694`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_litedramcore_multiplexer_next_state [2]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3948$694`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine3_cmd_ready' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3935$685'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine3_cmd_ready` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3935$685`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine2_cmd_ready' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3926$678'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine2_cmd_ready` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3926$678`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine1_cmd_ready' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3917$671'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine1_cmd_ready` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3917$671`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine0_cmd_ready' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3908$664'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine0_cmd_ready` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3908$664`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_choose_req_cmd_payload_we' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3902$663'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_choose_req_cmd_payload_we` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3902$663`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_choose_req_cmd_payload_ras' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3896$662'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_choose_req_cmd_payload_ras` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3896$662`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_choose_req_cmd_payload_cas' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3890$661'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_choose_req_cmd_payload_cas` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3890$661`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_choose_req_valids' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3876$608'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_choose_req_valids [0]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3876$608`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_choose_req_valids [1]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3876$608`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_choose_req_valids [2]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3876$608`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_choose_req_valids [3]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3876$608`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_choose_cmd_cmd_payload_we' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3869$605'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_choose_cmd_cmd_payload_we` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3869$605`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_choose_cmd_cmd_payload_ras' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3863$604'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_choose_cmd_cmd_payload_ras` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3863$604`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_choose_cmd_cmd_payload_cas' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3857$603'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_choose_cmd_cmd_payload_cas` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3857$603`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_choose_cmd_valids' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3843$550'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_choose_cmd_valids [0]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3843$550`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_choose_cmd_valids [1]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3843$550`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_choose_cmd_valids [2]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3843$550`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_choose_cmd_valids [3]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3843$550`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine3_req_wdata_ready' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3730$507'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine3_req_wdata_ready` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3730$507`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine3_req_rdata_valid' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3730$507'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine3_req_rdata_valid` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3730$507`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine3_refresh_gnt' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3730$507'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine3_refresh_gnt` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3730$507`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine3_cmd_valid' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3730$507'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine3_cmd_valid` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3730$507`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine3_cmd_payload_cas' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3730$507'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine3_cmd_payload_cas` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3730$507`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine3_cmd_payload_ras' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3730$507'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine3_cmd_payload_ras` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3730$507`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine3_cmd_payload_we' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3730$507'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine3_cmd_payload_we` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3730$507`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine3_cmd_payload_is_cmd' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3730$507'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine3_cmd_payload_is_cmd` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3730$507`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine3_cmd_payload_is_read' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3730$507'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine3_cmd_payload_is_read` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3730$507`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine3_cmd_payload_is_write' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3730$507'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine3_cmd_payload_is_write` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3730$507`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine3_row_open' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3730$507'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine3_row_open` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3730$507`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine3_row_close' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3730$507'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine3_row_close` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3730$507`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine3_row_col_n_addr_sel' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3730$507'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine3_row_col_n_addr_sel` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3730$507`.
No latch inferred for signal `\colorlight_i5.\builder_basesoc_litedramcore_bankmachine3_next_state' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3730$507'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_litedramcore_bankmachine3_next_state [0]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3730$507`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_litedramcore_bankmachine3_next_state [1]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3730$507`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_litedramcore_bankmachine3_next_state [2]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3730$507`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine3_wrport_adr' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3702$498'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine3_wrport_adr [0]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3702$498`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine3_wrport_adr [1]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3702$498`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine3_wrport_adr [2]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3702$498`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine3_auto_precharge' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3680$494'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine3_auto_precharge` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3680$494`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine3_cmd_payload_a' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3669$485'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine3_cmd_payload_a [0]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3669$485`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine3_cmd_payload_a [1]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3669$485`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine3_cmd_payload_a [2]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3669$485`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine3_cmd_payload_a [3]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3669$485`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine3_cmd_payload_a [4]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3669$485`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine3_cmd_payload_a [5]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3669$485`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine3_cmd_payload_a [6]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3669$485`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine3_cmd_payload_a [7]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3669$485`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine3_cmd_payload_a [8]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3669$485`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine3_cmd_payload_a [9]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3669$485`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine3_cmd_payload_a [10]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3669$485`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine2_req_wdata_ready' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3561$477'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine2_req_wdata_ready` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3561$477`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine2_req_rdata_valid' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3561$477'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine2_req_rdata_valid` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3561$477`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine2_refresh_gnt' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3561$477'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine2_refresh_gnt` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3561$477`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine2_cmd_valid' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3561$477'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine2_cmd_valid` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3561$477`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine2_cmd_payload_cas' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3561$477'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine2_cmd_payload_cas` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3561$477`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine2_cmd_payload_ras' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3561$477'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine2_cmd_payload_ras` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3561$477`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine2_cmd_payload_we' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3561$477'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine2_cmd_payload_we` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3561$477`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine2_cmd_payload_is_cmd' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3561$477'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine2_cmd_payload_is_cmd` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3561$477`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine2_cmd_payload_is_read' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3561$477'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine2_cmd_payload_is_read` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3561$477`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine2_cmd_payload_is_write' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3561$477'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine2_cmd_payload_is_write` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3561$477`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine2_row_open' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3561$477'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine2_row_open` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3561$477`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine2_row_close' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3561$477'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine2_row_close` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3561$477`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine2_row_col_n_addr_sel' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3561$477'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine2_row_col_n_addr_sel` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3561$477`.
No latch inferred for signal `\colorlight_i5.\builder_basesoc_litedramcore_bankmachine2_next_state' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3561$477'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_litedramcore_bankmachine2_next_state [0]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3561$477`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_litedramcore_bankmachine2_next_state [1]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3561$477`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_litedramcore_bankmachine2_next_state [2]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3561$477`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine2_wrport_adr' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3533$468'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine2_wrport_adr [0]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3533$468`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine2_wrport_adr [1]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3533$468`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine2_wrport_adr [2]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3533$468`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine2_auto_precharge' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3511$464'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine2_auto_precharge` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3511$464`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine2_cmd_payload_a' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3500$455'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine2_cmd_payload_a [0]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3500$455`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine2_cmd_payload_a [1]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3500$455`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine2_cmd_payload_a [2]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3500$455`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine2_cmd_payload_a [3]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3500$455`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine2_cmd_payload_a [4]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3500$455`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine2_cmd_payload_a [5]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3500$455`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine2_cmd_payload_a [6]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3500$455`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine2_cmd_payload_a [7]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3500$455`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine2_cmd_payload_a [8]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3500$455`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine2_cmd_payload_a [9]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3500$455`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine2_cmd_payload_a [10]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3500$455`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine1_req_wdata_ready' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3392$447'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine1_req_wdata_ready` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3392$447`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine1_req_rdata_valid' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3392$447'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine1_req_rdata_valid` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3392$447`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine1_refresh_gnt' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3392$447'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine1_refresh_gnt` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3392$447`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine1_cmd_valid' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3392$447'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine1_cmd_valid` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3392$447`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine1_cmd_payload_cas' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3392$447'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine1_cmd_payload_cas` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3392$447`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine1_cmd_payload_ras' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3392$447'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine1_cmd_payload_ras` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3392$447`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine1_cmd_payload_we' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3392$447'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine1_cmd_payload_we` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3392$447`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine1_cmd_payload_is_cmd' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3392$447'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine1_cmd_payload_is_cmd` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3392$447`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine1_cmd_payload_is_read' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3392$447'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine1_cmd_payload_is_read` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3392$447`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine1_cmd_payload_is_write' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3392$447'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine1_cmd_payload_is_write` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3392$447`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine1_row_open' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3392$447'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine1_row_open` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3392$447`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine1_row_close' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3392$447'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine1_row_close` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3392$447`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine1_row_col_n_addr_sel' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3392$447'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine1_row_col_n_addr_sel` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3392$447`.
No latch inferred for signal `\colorlight_i5.\builder_basesoc_litedramcore_bankmachine1_next_state' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3392$447'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_litedramcore_bankmachine1_next_state [0]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3392$447`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_litedramcore_bankmachine1_next_state [1]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3392$447`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_litedramcore_bankmachine1_next_state [2]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3392$447`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine1_wrport_adr' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3364$438'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine1_wrport_adr [0]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3364$438`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine1_wrport_adr [1]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3364$438`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine1_wrport_adr [2]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3364$438`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine1_auto_precharge' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3342$434'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine1_auto_precharge` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3342$434`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine1_cmd_payload_a' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3331$425'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine1_cmd_payload_a [0]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3331$425`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine1_cmd_payload_a [1]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3331$425`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine1_cmd_payload_a [2]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3331$425`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine1_cmd_payload_a [3]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3331$425`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine1_cmd_payload_a [4]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3331$425`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine1_cmd_payload_a [5]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3331$425`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine1_cmd_payload_a [6]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3331$425`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine1_cmd_payload_a [7]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3331$425`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine1_cmd_payload_a [8]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3331$425`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine1_cmd_payload_a [9]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3331$425`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine1_cmd_payload_a [10]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3331$425`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine0_req_wdata_ready' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3223$417'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine0_req_wdata_ready` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3223$417`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine0_req_rdata_valid' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3223$417'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine0_req_rdata_valid` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3223$417`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine0_refresh_gnt' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3223$417'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine0_refresh_gnt` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3223$417`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine0_cmd_valid' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3223$417'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine0_cmd_valid` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3223$417`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine0_cmd_payload_cas' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3223$417'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine0_cmd_payload_cas` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3223$417`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine0_cmd_payload_ras' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3223$417'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine0_cmd_payload_ras` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3223$417`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine0_cmd_payload_we' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3223$417'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine0_cmd_payload_we` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3223$417`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine0_cmd_payload_is_cmd' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3223$417'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine0_cmd_payload_is_cmd` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3223$417`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine0_cmd_payload_is_read' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3223$417'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine0_cmd_payload_is_read` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3223$417`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine0_cmd_payload_is_write' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3223$417'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine0_cmd_payload_is_write` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3223$417`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine0_row_open' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3223$417'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine0_row_open` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3223$417`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine0_row_close' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3223$417'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine0_row_close` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3223$417`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine0_row_col_n_addr_sel' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3223$417'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine0_row_col_n_addr_sel` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3223$417`.
No latch inferred for signal `\colorlight_i5.\builder_basesoc_litedramcore_bankmachine0_next_state' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3223$417'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_litedramcore_bankmachine0_next_state [0]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3223$417`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_litedramcore_bankmachine0_next_state [1]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3223$417`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_litedramcore_bankmachine0_next_state [2]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3223$417`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine0_wrport_adr' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3195$408'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine0_wrport_adr [0]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3195$408`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine0_wrport_adr [1]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3195$408`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine0_wrport_adr [2]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3195$408`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine0_auto_precharge' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3173$404'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine0_auto_precharge` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3173$404`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine0_cmd_payload_a' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3162$395'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine0_cmd_payload_a [0]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3162$395`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine0_cmd_payload_a [1]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3162$395`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine0_cmd_payload_a [2]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3162$395`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine0_cmd_payload_a [3]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3162$395`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine0_cmd_payload_a [4]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3162$395`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine0_cmd_payload_a [5]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3162$395`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine0_cmd_payload_a [6]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3162$395`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine0_cmd_payload_a [7]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3162$395`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine0_cmd_payload_a [8]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3162$395`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine0_cmd_payload_a [9]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3162$395`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_bankmachine0_cmd_payload_a [10]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3162$395`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_cmd_valid' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3117$391'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_cmd_valid` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3117$391`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_cmd_last' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3117$391'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_cmd_last` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3117$391`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_sequencer_start0' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3117$391'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_sequencer_start0` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3117$391`.
No latch inferred for signal `\colorlight_i5.\builder_basesoc_litedramcore_refresher_next_state' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3117$391'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_litedramcore_refresher_next_state [0]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3117$391`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_litedramcore_refresher_next_state [1]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3117$391`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_csr_dfi_p0_cas_n' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3058$378'.
Removing init bit 1'1 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_csr_dfi_p0_cas_n` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3058$378`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_csr_dfi_p0_cs_n' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3058$378'.
Removing init bit 1'1 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_csr_dfi_p0_cs_n` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3058$378`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_csr_dfi_p0_ras_n' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3058$378'.
Removing init bit 1'1 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_csr_dfi_p0_ras_n` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3058$378`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_csr_dfi_p0_we_n' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3058$378'.
Removing init bit 1'1 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_csr_dfi_p0_we_n` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3058$378`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_slave_p0_rddata' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_slave_p0_rddata [0]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_slave_p0_rddata [1]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_slave_p0_rddata [2]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_slave_p0_rddata [3]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_slave_p0_rddata [4]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_slave_p0_rddata [5]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_slave_p0_rddata [6]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_slave_p0_rddata [7]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_slave_p0_rddata [8]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_slave_p0_rddata [9]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_slave_p0_rddata [10]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_slave_p0_rddata [11]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_slave_p0_rddata [12]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_slave_p0_rddata [13]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_slave_p0_rddata [14]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_slave_p0_rddata [15]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_slave_p0_rddata [16]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_slave_p0_rddata [17]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_slave_p0_rddata [18]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_slave_p0_rddata [19]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_slave_p0_rddata [20]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_slave_p0_rddata [21]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_slave_p0_rddata [22]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_slave_p0_rddata [23]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_slave_p0_rddata [24]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_slave_p0_rddata [25]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_slave_p0_rddata [26]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_slave_p0_rddata [27]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_slave_p0_rddata [28]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_slave_p0_rddata [29]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_slave_p0_rddata [30]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_slave_p0_rddata [31]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_slave_p0_rddata_valid' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_slave_p0_rddata_valid` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_master_p0_address' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_master_p0_address [0]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_master_p0_address [1]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_master_p0_address [2]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_master_p0_address [3]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_master_p0_address [4]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_master_p0_address [5]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_master_p0_address [6]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_master_p0_address [7]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_master_p0_address [8]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_master_p0_address [9]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_master_p0_address [10]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_master_p0_bank' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_master_p0_bank [0]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_master_p0_bank [1]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_master_p0_cas_n' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377'.
Removing init bit 1'1 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_master_p0_cas_n` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_master_p0_cs_n' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377'.
Removing init bit 1'1 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_master_p0_cs_n` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_master_p0_ras_n' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377'.
Removing init bit 1'1 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_master_p0_ras_n` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_master_p0_we_n' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377'.
Removing init bit 1'1 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_master_p0_we_n` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_master_p0_cke' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_master_p0_cke` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_master_p0_odt' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_master_p0_odt` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_master_p0_reset_n' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_master_p0_reset_n` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_master_p0_act_n' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377'.
Removing init bit 1'1 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_master_p0_act_n` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_master_p0_wrdata' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_master_p0_wrdata [0]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_master_p0_wrdata [1]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_master_p0_wrdata [2]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_master_p0_wrdata [3]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_master_p0_wrdata [4]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_master_p0_wrdata [5]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_master_p0_wrdata [6]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_master_p0_wrdata [7]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_master_p0_wrdata [8]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_master_p0_wrdata [9]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_master_p0_wrdata [10]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_master_p0_wrdata [11]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_master_p0_wrdata [12]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_master_p0_wrdata [13]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_master_p0_wrdata [14]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_master_p0_wrdata [15]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_master_p0_wrdata [16]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_master_p0_wrdata [17]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_master_p0_wrdata [18]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_master_p0_wrdata [19]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_master_p0_wrdata [20]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_master_p0_wrdata [21]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_master_p0_wrdata [22]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_master_p0_wrdata [23]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_master_p0_wrdata [24]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_master_p0_wrdata [25]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_master_p0_wrdata [26]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_master_p0_wrdata [27]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_master_p0_wrdata [28]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_master_p0_wrdata [29]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_master_p0_wrdata [30]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_master_p0_wrdata [31]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_master_p0_wrdata_en' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_master_p0_wrdata_en` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_master_p0_wrdata_mask' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_master_p0_wrdata_mask [0]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_master_p0_wrdata_mask [1]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_master_p0_wrdata_mask [2]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_master_p0_wrdata_mask [3]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_master_p0_rddata_en' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_master_p0_rddata_en` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_csr_dfi_p0_rddata' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_csr_dfi_p0_rddata [0]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_csr_dfi_p0_rddata [1]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_csr_dfi_p0_rddata [2]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_csr_dfi_p0_rddata [3]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_csr_dfi_p0_rddata [4]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_csr_dfi_p0_rddata [5]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_csr_dfi_p0_rddata [6]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_csr_dfi_p0_rddata [7]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_csr_dfi_p0_rddata [8]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_csr_dfi_p0_rddata [9]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_csr_dfi_p0_rddata [10]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_csr_dfi_p0_rddata [11]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_csr_dfi_p0_rddata [12]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_csr_dfi_p0_rddata [13]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_csr_dfi_p0_rddata [14]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_csr_dfi_p0_rddata [15]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_csr_dfi_p0_rddata [16]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_csr_dfi_p0_rddata [17]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_csr_dfi_p0_rddata [18]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_csr_dfi_p0_rddata [19]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_csr_dfi_p0_rddata [20]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_csr_dfi_p0_rddata [21]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_csr_dfi_p0_rddata [22]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_csr_dfi_p0_rddata [23]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_csr_dfi_p0_rddata [24]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_csr_dfi_p0_rddata [25]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_csr_dfi_p0_rddata [26]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_csr_dfi_p0_rddata [27]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_csr_dfi_p0_rddata [28]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_csr_dfi_p0_rddata [29]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_csr_dfi_p0_rddata [30]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_csr_dfi_p0_rddata [31]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_csr_dfi_p0_rddata_valid' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_csr_dfi_p0_rddata_valid` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_ext_dfi_p0_rddata' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_ext_dfi_p0_rddata [0]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_ext_dfi_p0_rddata [1]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_ext_dfi_p0_rddata [2]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_ext_dfi_p0_rddata [3]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_ext_dfi_p0_rddata [4]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_ext_dfi_p0_rddata [5]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_ext_dfi_p0_rddata [6]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_ext_dfi_p0_rddata [7]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_ext_dfi_p0_rddata [8]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_ext_dfi_p0_rddata [9]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_ext_dfi_p0_rddata [10]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_ext_dfi_p0_rddata [11]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_ext_dfi_p0_rddata [12]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_ext_dfi_p0_rddata [13]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_ext_dfi_p0_rddata [14]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_ext_dfi_p0_rddata [15]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_ext_dfi_p0_rddata [16]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_ext_dfi_p0_rddata [17]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_ext_dfi_p0_rddata [18]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_ext_dfi_p0_rddata [19]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_ext_dfi_p0_rddata [20]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_ext_dfi_p0_rddata [21]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_ext_dfi_p0_rddata [22]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_ext_dfi_p0_rddata [23]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_ext_dfi_p0_rddata [24]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_ext_dfi_p0_rddata [25]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_ext_dfi_p0_rddata [26]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_ext_dfi_p0_rddata [27]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_ext_dfi_p0_rddata [28]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_ext_dfi_p0_rddata [29]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_ext_dfi_p0_rddata [30]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_ext_dfi_p0_rddata [31]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_sdram_ext_dfi_p0_rddata_valid' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_sdram_ext_dfi_p0_rddata_valid` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_timer_zero_clear' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2933$370'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_timer_zero_clear` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2933$370`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_uart_rx_fifo_wrport_adr' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2914$362'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_uart_rx_fifo_wrport_adr [0]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2914$362`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_uart_rx_fifo_wrport_adr [1]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2914$362`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_uart_rx_fifo_wrport_adr [2]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2914$362`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_uart_rx_fifo_wrport_adr [3]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2914$362`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_uart_tx_fifo_wrport_adr' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2884$351'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_uart_tx_fifo_wrport_adr [0]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2884$351`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_uart_tx_fifo_wrport_adr [1]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2884$351`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_uart_tx_fifo_wrport_adr [2]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2884$351`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_uart_tx_fifo_wrport_adr [3]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2884$351`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_uart_rx_clear' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2861$342'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_uart_rx_clear` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2861$342`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_uart_tx_clear' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2853$340'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_uart_tx_clear` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2853$340`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_rx_source_valid' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2787$327'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_rx_source_valid` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2787$327`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_rx_source_payload_data' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2787$327'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_rx_source_payload_data [0]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2787$327`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_rx_source_payload_data [1]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2787$327`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_rx_source_payload_data [2]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2787$327`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_rx_source_payload_data [3]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2787$327`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_rx_source_payload_data [4]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2787$327`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_rx_source_payload_data [5]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2787$327`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_rx_source_payload_data [6]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2787$327`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_rx_source_payload_data [7]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2787$327`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_rx_enable' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2787$327'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_rx_enable` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2787$327`.
No latch inferred for signal `\colorlight_i5.\builder_basesoc_rs232phyrx_next_state' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2787$327'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_rs232phyrx_next_state` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2787$327`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_rx_count_rs232phyrx_next_value0' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2787$327'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_rx_count_rs232phyrx_next_value0 [0]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2787$327`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_rx_count_rs232phyrx_next_value0 [1]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2787$327`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_rx_count_rs232phyrx_next_value0 [2]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2787$327`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_rx_count_rs232phyrx_next_value0 [3]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2787$327`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_rx_count_rs232phyrx_next_value_ce0' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2787$327'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_rx_count_rs232phyrx_next_value_ce0` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2787$327`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_rx_data_rs232phyrx_next_value1' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2787$327'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_rx_data_rs232phyrx_next_value1 [0]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2787$327`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_rx_data_rs232phyrx_next_value1 [1]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2787$327`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_rx_data_rs232phyrx_next_value1 [2]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2787$327`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_rx_data_rs232phyrx_next_value1 [3]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2787$327`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_rx_data_rs232phyrx_next_value1 [4]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2787$327`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_rx_data_rs232phyrx_next_value1 [5]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2787$327`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_rx_data_rs232phyrx_next_value1 [6]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2787$327`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_rx_data_rs232phyrx_next_value1 [7]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2787$327`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_rx_data_rs232phyrx_next_value_ce1' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2787$327'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_rx_data_rs232phyrx_next_value_ce1` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2787$327`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_tx_sink_ready' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2745$324'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_tx_sink_ready` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2745$324`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_tx_enable' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2745$324'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_tx_enable` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2745$324`.
No latch inferred for signal `\colorlight_i5.\builder_basesoc_rs232phytx_next_state' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2745$324'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_basesoc_rs232phytx_next_state` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2745$324`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_tx_count_rs232phytx_next_value0' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2745$324'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_tx_count_rs232phytx_next_value0 [0]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2745$324`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_tx_count_rs232phytx_next_value0 [1]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2745$324`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_tx_count_rs232phytx_next_value0 [2]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2745$324`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_tx_count_rs232phytx_next_value0 [3]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2745$324`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_tx_count_rs232phytx_next_value_ce0' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2745$324'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_tx_count_rs232phytx_next_value_ce0` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2745$324`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_serial_tx_rs232phytx_next_value1' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2745$324'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_serial_tx_rs232phytx_next_value1` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2745$324`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_serial_tx_rs232phytx_next_value_ce1' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2745$324'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_serial_tx_rs232phytx_next_value_ce1` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2745$324`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_tx_data_rs232phytx_next_value2' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2745$324'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_tx_data_rs232phytx_next_value2 [0]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2745$324`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_tx_data_rs232phytx_next_value2 [1]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2745$324`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_tx_data_rs232phytx_next_value2 [2]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2745$324`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_tx_data_rs232phytx_next_value2 [3]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2745$324`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_tx_data_rs232phytx_next_value2 [4]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2745$324`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_tx_data_rs232phytx_next_value2 [5]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2745$324`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_tx_data_rs232phytx_next_value2 [6]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2745$324`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_tx_data_rs232phytx_next_value2 [7]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2745$324`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_tx_data_rs232phytx_next_value_ce2' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2745$324'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_tx_data_rs232phytx_next_value_ce2` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2745$324`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_ram_we' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2735$311'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ram_we [0]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2735$311`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ram_we [1]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2735$311`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ram_we [2]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2735$311`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_ram_we [3]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2735$311`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_soc_rst' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2722$310'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_soc_rst` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2722$310`.
No latch inferred for signal `\colorlight_i5.\builder_shared_dat_r' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2708$295'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_shared_dat_r [0]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2708$295`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_shared_dat_r [1]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2708$295`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_shared_dat_r [2]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2708$295`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_shared_dat_r [3]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2708$295`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_shared_dat_r [4]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2708$295`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_shared_dat_r [5]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2708$295`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_shared_dat_r [6]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2708$295`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_shared_dat_r [7]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2708$295`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_shared_dat_r [8]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2708$295`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_shared_dat_r [9]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2708$295`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_shared_dat_r [10]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2708$295`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_shared_dat_r [11]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2708$295`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_shared_dat_r [12]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2708$295`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_shared_dat_r [13]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2708$295`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_shared_dat_r [14]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2708$295`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_shared_dat_r [15]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2708$295`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_shared_dat_r [16]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2708$295`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_shared_dat_r [17]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2708$295`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_shared_dat_r [18]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2708$295`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_shared_dat_r [19]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2708$295`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_shared_dat_r [20]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2708$295`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_shared_dat_r [21]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2708$295`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_shared_dat_r [22]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2708$295`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_shared_dat_r [23]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2708$295`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_shared_dat_r [24]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2708$295`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_shared_dat_r [25]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2708$295`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_shared_dat_r [26]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2708$295`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_shared_dat_r [27]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2708$295`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_shared_dat_r [28]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2708$295`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_shared_dat_r [29]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2708$295`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_shared_dat_r [30]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2708$295`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_shared_dat_r [31]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2708$295`.
No latch inferred for signal `\colorlight_i5.\builder_shared_ack' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2708$295'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_shared_ack` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2708$295`.
No latch inferred for signal `\colorlight_i5.\builder_error' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2708$295'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_error` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2708$295`.
No latch inferred for signal `\colorlight_i5.\builder_slave_sel' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2658$277'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_slave_sel [0]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2658$277`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_slave_sel [1]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2658$277`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_slave_sel [2]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2658$277`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_slave_sel [3]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2658$277`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\builder_slave_sel [4]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2658$277`.
No latch inferred for signal `\colorlight_i5.\__main___basesoc_interrupt' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2637$268'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interrupt [0]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2637$268`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interrupt [1]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2637$268`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interrupt [2]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2637$268`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interrupt [3]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2637$268`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interrupt [4]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2637$268`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interrupt [5]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2637$268`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interrupt [6]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2637$268`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interrupt [7]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2637$268`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interrupt [8]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2637$268`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interrupt [9]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2637$268`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interrupt [10]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2637$268`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interrupt [11]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2637$268`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interrupt [12]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2637$268`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interrupt [13]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2637$268`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interrupt [14]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2637$268`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interrupt [15]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2637$268`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interrupt [16]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2637$268`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interrupt [17]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2637$268`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interrupt [18]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2637$268`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interrupt [19]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2637$268`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interrupt [20]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2637$268`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interrupt [21]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2637$268`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interrupt [22]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2637$268`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interrupt [23]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2637$268`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interrupt [24]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2637$268`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interrupt [25]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2637$268`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interrupt [26]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2637$268`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interrupt [27]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2637$268`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interrupt [28]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2637$268`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interrupt [29]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2637$268`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interrupt [30]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2637$268`.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___basesoc_interrupt [31]` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2637$268`.
No latch inferred for signal `\colorlight_i5.\__main___crg_rst' from process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2630$267'.
Removing init bit 1'0 for non-memory siginal `\colorlight_i5.\__main___crg_rst` in process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2630$267`.

4.5.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\TRELLIS_FF.\Q' using process `\TRELLIS_FF.$proc$/home/nimunozb/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:350$219'.
  created $dff cell `$procdff$11781' with positive edge clock.
Creating register for signal `\DPR16X4C.\i' using process `\DPR16X4C.$proc$/home/nimunozb/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/nimunozb/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:281$162_EN' using process `\DPR16X4C.$proc$/home/nimunozb/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/nimunozb/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:281$163_EN' using process `\DPR16X4C.$proc$/home/nimunozb/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/nimunozb/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:281$164_EN' using process `\DPR16X4C.$proc$/home/nimunozb/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/nimunozb/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:281$165_EN' using process `\DPR16X4C.$proc$/home/nimunozb/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/nimunozb/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:281$166_EN' using process `\DPR16X4C.$proc$/home/nimunozb/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/nimunozb/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:281$167_EN' using process `\DPR16X4C.$proc$/home/nimunozb/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/nimunozb/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:281$168_EN' using process `\DPR16X4C.$proc$/home/nimunozb/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/nimunozb/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:281$169_EN' using process `\DPR16X4C.$proc$/home/nimunozb/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/nimunozb/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:281$170_EN' using process `\DPR16X4C.$proc$/home/nimunozb/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/nimunozb/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:281$171_EN' using process `\DPR16X4C.$proc$/home/nimunozb/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/nimunozb/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:281$172_EN' using process `\DPR16X4C.$proc$/home/nimunozb/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/nimunozb/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:281$173_EN' using process `\DPR16X4C.$proc$/home/nimunozb/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/nimunozb/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:281$174_EN' using process `\DPR16X4C.$proc$/home/nimunozb/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/nimunozb/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:281$175_EN' using process `\DPR16X4C.$proc$/home/nimunozb/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/nimunozb/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:281$176_EN' using process `\DPR16X4C.$proc$/home/nimunozb/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/nimunozb/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:287$177_ADDR' using process `\DPR16X4C.$proc$/home/nimunozb/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:285$178'.
  created $dff cell `$procdff$11782' with positive edge clock.
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/nimunozb/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:287$177_DATA' using process `\DPR16X4C.$proc$/home/nimunozb/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:285$178'.
  created $dff cell `$procdff$11783' with positive edge clock.
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/nimunozb/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:287$177_EN' using process `\DPR16X4C.$proc$/home/nimunozb/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:285$178'.
  created $dff cell `$procdff$11784' with positive edge clock.
Creating register for signal `\TRELLIS_DPR16X4.\i' using process `\TRELLIS_DPR16X4.$proc$/home/nimunozb/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/nimunozb/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:207$102_EN' using process `\TRELLIS_DPR16X4.$proc$/home/nimunozb/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/nimunozb/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:207$103_EN' using process `\TRELLIS_DPR16X4.$proc$/home/nimunozb/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/nimunozb/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:207$104_EN' using process `\TRELLIS_DPR16X4.$proc$/home/nimunozb/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/nimunozb/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:207$105_EN' using process `\TRELLIS_DPR16X4.$proc$/home/nimunozb/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/nimunozb/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:207$106_EN' using process `\TRELLIS_DPR16X4.$proc$/home/nimunozb/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/nimunozb/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:207$107_EN' using process `\TRELLIS_DPR16X4.$proc$/home/nimunozb/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/nimunozb/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:207$108_EN' using process `\TRELLIS_DPR16X4.$proc$/home/nimunozb/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/nimunozb/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:207$109_EN' using process `\TRELLIS_DPR16X4.$proc$/home/nimunozb/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/nimunozb/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:207$110_EN' using process `\TRELLIS_DPR16X4.$proc$/home/nimunozb/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/nimunozb/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:207$111_EN' using process `\TRELLIS_DPR16X4.$proc$/home/nimunozb/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/nimunozb/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:207$112_EN' using process `\TRELLIS_DPR16X4.$proc$/home/nimunozb/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/nimunozb/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:207$113_EN' using process `\TRELLIS_DPR16X4.$proc$/home/nimunozb/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/nimunozb/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:207$114_EN' using process `\TRELLIS_DPR16X4.$proc$/home/nimunozb/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/nimunozb/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:207$115_EN' using process `\TRELLIS_DPR16X4.$proc$/home/nimunozb/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/nimunozb/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:207$116_EN' using process `\TRELLIS_DPR16X4.$proc$/home/nimunozb/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/nimunozb/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:207$117_EN' using process `\TRELLIS_DPR16X4.$proc$/home/nimunozb/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/nimunozb/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:223$118_ADDR' using process `\TRELLIS_DPR16X4.$proc$/home/nimunozb/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:221$120'.
  created $dff cell `$procdff$11785' with positive edge clock.
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/nimunozb/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:223$118_DATA' using process `\TRELLIS_DPR16X4.$proc$/home/nimunozb/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:221$120'.
  created $dff cell `$procdff$11786' with positive edge clock.
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/nimunozb/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:223$118_EN' using process `\TRELLIS_DPR16X4.$proc$/home/nimunozb/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:221$120'.
  created $dff cell `$procdff$11787' with positive edge clock.
Creating register for signal `\TRELLIS_DPR16X4.\muxwre' using process `\TRELLIS_DPR16X4.$proc$/home/nimunozb/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:213$119'.
  created direct connection (no actual register cell created).
Creating register for signal `\InstructionCache.\lineLoader_address' using process `\InstructionCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6243$4852'.
  created $dff cell `$procdff$11788' with positive edge clock.
Creating register for signal `\InstructionCache.\lineLoader_flushCounter' using process `\InstructionCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6243$4852'.
  created $dff cell `$procdff$11789' with positive edge clock.
Creating register for signal `\InstructionCache.\_zz_when_InstructionCache_l342' using process `\InstructionCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6243$4852'.
  created $dff cell `$procdff$11790' with positive edge clock.
Creating register for signal `\InstructionCache.\io_cpu_fetch_data_regNextWhen' using process `\InstructionCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6243$4852'.
  created $dff cell `$procdff$11791' with positive edge clock.
Creating register for signal `\InstructionCache.\decodeStage_mmuRsp_physicalAddress' using process `\InstructionCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6243$4852'.
  created $dff cell `$procdff$11792' with positive edge clock.
Creating register for signal `\InstructionCache.\decodeStage_mmuRsp_isIoAccess' using process `\InstructionCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6243$4852'.
  created $dff cell `$procdff$11793' with positive edge clock.
Creating register for signal `\InstructionCache.\decodeStage_mmuRsp_isPaging' using process `\InstructionCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6243$4852'.
  created $dff cell `$procdff$11794' with positive edge clock.
Creating register for signal `\InstructionCache.\decodeStage_mmuRsp_allowRead' using process `\InstructionCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6243$4852'.
  created $dff cell `$procdff$11795' with positive edge clock.
Creating register for signal `\InstructionCache.\decodeStage_mmuRsp_allowWrite' using process `\InstructionCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6243$4852'.
  created $dff cell `$procdff$11796' with positive edge clock.
Creating register for signal `\InstructionCache.\decodeStage_mmuRsp_allowExecute' using process `\InstructionCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6243$4852'.
  created $dff cell `$procdff$11797' with positive edge clock.
Creating register for signal `\InstructionCache.\decodeStage_mmuRsp_exception' using process `\InstructionCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6243$4852'.
  created $dff cell `$procdff$11798' with positive edge clock.
Creating register for signal `\InstructionCache.\decodeStage_mmuRsp_refilling' using process `\InstructionCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6243$4852'.
  created $dff cell `$procdff$11799' with positive edge clock.
Creating register for signal `\InstructionCache.\decodeStage_mmuRsp_bypassTranslation' using process `\InstructionCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6243$4852'.
  created $dff cell `$procdff$11800' with positive edge clock.
Creating register for signal `\InstructionCache.\decodeStage_hit_valid' using process `\InstructionCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6243$4852'.
  created $dff cell `$procdff$11801' with positive edge clock.
Creating register for signal `\InstructionCache.\decodeStage_hit_error' using process `\InstructionCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6243$4852'.
  created $dff cell `$procdff$11802' with positive edge clock.
Creating register for signal `\InstructionCache.\lineLoader_valid' using process `\InstructionCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6205$4850'.
  created $dff cell `$procdff$11803' with positive edge clock.
Creating register for signal `\InstructionCache.\lineLoader_hadError' using process `\InstructionCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6205$4850'.
  created $dff cell `$procdff$11804' with positive edge clock.
Creating register for signal `\InstructionCache.\lineLoader_flushPending' using process `\InstructionCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6205$4850'.
  created $dff cell `$procdff$11805' with positive edge clock.
Creating register for signal `\InstructionCache.\lineLoader_cmdSent' using process `\InstructionCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6205$4850'.
  created $dff cell `$procdff$11806' with positive edge clock.
Creating register for signal `\InstructionCache.\lineLoader_wordIndex' using process `\InstructionCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6205$4850'.
  created $dff cell `$procdff$11807' with positive edge clock.
Creating register for signal `\InstructionCache.\_zz_ways_0_tags_port1' using process `\InstructionCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6109$4805'.
  created $dff cell `$procdff$11808' with positive edge clock.
Creating register for signal `\InstructionCache.$memwr$\ways_0_tags$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6105$4788_ADDR' using process `\InstructionCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6103$4798'.
  created $dff cell `$procdff$11809' with positive edge clock.
Creating register for signal `\InstructionCache.$memwr$\ways_0_tags$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6105$4788_DATA' using process `\InstructionCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6103$4798'.
  created $dff cell `$procdff$11810' with positive edge clock.
Creating register for signal `\InstructionCache.$memwr$\ways_0_tags$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6105$4788_EN' using process `\InstructionCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6103$4798'.
  created $dff cell `$procdff$11811' with positive edge clock.
Creating register for signal `\InstructionCache.\_zz_banks_0_port1' using process `\InstructionCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6097$4796'.
  created $dff cell `$procdff$11812' with positive edge clock.
Creating register for signal `\InstructionCache.$memwr$\banks_0$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6093$4787_ADDR' using process `\InstructionCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6091$4789'.
  created $dff cell `$procdff$11813' with positive edge clock.
Creating register for signal `\InstructionCache.$memwr$\banks_0$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6093$4787_DATA' using process `\InstructionCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6091$4789'.
  created $dff cell `$procdff$11814' with positive edge clock.
Creating register for signal `\InstructionCache.$memwr$\banks_0$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6093$4787_EN' using process `\InstructionCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6091$4789'.
  created $dff cell `$procdff$11815' with positive edge clock.
Creating register for signal `\DataCache.\memCmdSent' using process `\DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5911$4772'.
  created $dff cell `$procdff$11816' with positive edge clock.
Creating register for signal `\DataCache.\stageB_flusher_waitDone' using process `\DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5911$4772'.
  created $dff cell `$procdff$11817' with positive edge clock.
Creating register for signal `\DataCache.\stageB_flusher_counter' using process `\DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5911$4772'.
  created $dff cell `$procdff$11818' with positive edge clock.
Creating register for signal `\DataCache.\stageB_flusher_start' using process `\DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5911$4772'.
  created $dff cell `$procdff$11819' with positive edge clock.
Creating register for signal `\DataCache.\loader_valid' using process `\DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5911$4772'.
  created $dff cell `$procdff$11820' with positive edge clock.
Creating register for signal `\DataCache.\loader_counter_value' using process `\DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5911$4772'.
  created $dff cell `$procdff$11821' with positive edge clock.
Creating register for signal `\DataCache.\loader_waysAllocator' using process `\DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5911$4772'.
  created $dff cell `$procdff$11822' with positive edge clock.
Creating register for signal `\DataCache.\loader_error' using process `\DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5911$4772'.
  created $dff cell `$procdff$11823' with positive edge clock.
Creating register for signal `\DataCache.\loader_killReg' using process `\DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5911$4772'.
  created $dff cell `$procdff$11824' with positive edge clock.
Creating register for signal `\DataCache.\tagsWriteLastCmd_valid' using process `\DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5848$4764'.
  created $dff cell `$procdff$11825' with positive edge clock.
Creating register for signal `\DataCache.\tagsWriteLastCmd_payload_way' using process `\DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5848$4764'.
  created $dff cell `$procdff$11826' with positive edge clock.
Creating register for signal `\DataCache.\tagsWriteLastCmd_payload_address' using process `\DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5848$4764'.
  created $dff cell `$procdff$11827' with positive edge clock.
Creating register for signal `\DataCache.\tagsWriteLastCmd_payload_data_valid' using process `\DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5848$4764'.
  created $dff cell `$procdff$11828' with positive edge clock.
Creating register for signal `\DataCache.\tagsWriteLastCmd_payload_data_error' using process `\DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5848$4764'.
  created $dff cell `$procdff$11829' with positive edge clock.
Creating register for signal `\DataCache.\tagsWriteLastCmd_payload_data_address' using process `\DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5848$4764'.
  created $dff cell `$procdff$11830' with positive edge clock.
Creating register for signal `\DataCache.\stageA_request_wr' using process `\DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5848$4764'.
  created $dff cell `$procdff$11831' with positive edge clock.
Creating register for signal `\DataCache.\stageA_request_size' using process `\DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5848$4764'.
  created $dff cell `$procdff$11832' with positive edge clock.
Creating register for signal `\DataCache.\stageA_request_totalyConsistent' using process `\DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5848$4764'.
  created $dff cell `$procdff$11833' with positive edge clock.
Creating register for signal `\DataCache.\stageA_mask' using process `\DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5848$4764'.
  created $dff cell `$procdff$11834' with positive edge clock.
Creating register for signal `\DataCache.\stageA_wayInvalidate' using process `\DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5848$4764'.
  created $dff cell `$procdff$11835' with positive edge clock.
Creating register for signal `\DataCache.\stage0_dataColisions_regNextWhen' using process `\DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5848$4764'.
  created $dff cell `$procdff$11836' with positive edge clock.
Creating register for signal `\DataCache.\stageB_request_wr' using process `\DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5848$4764'.
  created $dff cell `$procdff$11837' with positive edge clock.
Creating register for signal `\DataCache.\stageB_request_size' using process `\DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5848$4764'.
  created $dff cell `$procdff$11838' with positive edge clock.
Creating register for signal `\DataCache.\stageB_request_totalyConsistent' using process `\DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5848$4764'.
  created $dff cell `$procdff$11839' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mmuRsp_physicalAddress' using process `\DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5848$4764'.
  created $dff cell `$procdff$11840' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mmuRsp_isIoAccess' using process `\DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5848$4764'.
  created $dff cell `$procdff$11841' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mmuRsp_isPaging' using process `\DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5848$4764'.
  created $dff cell `$procdff$11842' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mmuRsp_allowRead' using process `\DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5848$4764'.
  created $dff cell `$procdff$11843' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mmuRsp_allowWrite' using process `\DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5848$4764'.
  created $dff cell `$procdff$11844' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mmuRsp_allowExecute' using process `\DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5848$4764'.
  created $dff cell `$procdff$11845' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mmuRsp_exception' using process `\DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5848$4764'.
  created $dff cell `$procdff$11846' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mmuRsp_refilling' using process `\DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5848$4764'.
  created $dff cell `$procdff$11847' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mmuRsp_bypassTranslation' using process `\DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5848$4764'.
  created $dff cell `$procdff$11848' with positive edge clock.
Creating register for signal `\DataCache.\stageB_tagsReadRsp_0_valid' using process `\DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5848$4764'.
  created $dff cell `$procdff$11849' with positive edge clock.
Creating register for signal `\DataCache.\stageB_tagsReadRsp_0_error' using process `\DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5848$4764'.
  created $dff cell `$procdff$11850' with positive edge clock.
Creating register for signal `\DataCache.\stageB_tagsReadRsp_0_address' using process `\DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5848$4764'.
  created $dff cell `$procdff$11851' with positive edge clock.
Creating register for signal `\DataCache.\stageB_dataReadRsp_0' using process `\DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5848$4764'.
  created $dff cell `$procdff$11852' with positive edge clock.
Creating register for signal `\DataCache.\stageB_wayInvalidate' using process `\DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5848$4764'.
  created $dff cell `$procdff$11853' with positive edge clock.
Creating register for signal `\DataCache.\stageB_dataColisions' using process `\DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5848$4764'.
  created $dff cell `$procdff$11854' with positive edge clock.
Creating register for signal `\DataCache.\stageB_unaligned' using process `\DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5848$4764'.
  created $dff cell `$procdff$11855' with positive edge clock.
Creating register for signal `\DataCache.\stageB_waysHitsBeforeInvalidate' using process `\DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5848$4764'.
  created $dff cell `$procdff$11856' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mask' using process `\DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5848$4764'.
  created $dff cell `$procdff$11857' with positive edge clock.
Creating register for signal `\DataCache.\loader_valid_regNext' using process `\DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5848$4764'.
  created $dff cell `$procdff$11858' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol0$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5396$4559_ADDR' using process `\DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5394$4580'.
  created $dff cell `$procdff$11859' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol0$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5396$4559_DATA' using process `\DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5394$4580'.
  created $dff cell `$procdff$11860' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol0$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5396$4559_EN' using process `\DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5394$4580'.
  created $dff cell `$procdff$11861' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol1$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5399$4560_ADDR' using process `\DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5394$4580'.
  created $dff cell `$procdff$11862' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol1$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5399$4560_DATA' using process `\DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5394$4580'.
  created $dff cell `$procdff$11863' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol1$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5399$4560_EN' using process `\DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5394$4580'.
  created $dff cell `$procdff$11864' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol2$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5402$4561_ADDR' using process `\DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5394$4580'.
  created $dff cell `$procdff$11865' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol2$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5402$4561_DATA' using process `\DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5394$4580'.
  created $dff cell `$procdff$11866' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol2$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5402$4561_EN' using process `\DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5394$4580'.
  created $dff cell `$procdff$11867' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol3$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5405$4562_ADDR' using process `\DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5394$4580'.
  created $dff cell `$procdff$11868' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol3$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5405$4562_DATA' using process `\DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5394$4580'.
  created $dff cell `$procdff$11869' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol3$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5405$4562_EN' using process `\DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5394$4580'.
  created $dff cell `$procdff$11870' with positive edge clock.
Creating register for signal `\DataCache.\_zz_ways_0_datasymbol_read' using process `\DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5385$4575'.
  created $dff cell `$procdff$11871' with positive edge clock.
Creating register for signal `\DataCache.\_zz_ways_0_datasymbol_read_1' using process `\DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5385$4575'.
  created $dff cell `$procdff$11872' with positive edge clock.
Creating register for signal `\DataCache.\_zz_ways_0_datasymbol_read_2' using process `\DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5385$4575'.
  created $dff cell `$procdff$11873' with positive edge clock.
Creating register for signal `\DataCache.\_zz_ways_0_datasymbol_read_3' using process `\DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5385$4575'.
  created $dff cell `$procdff$11874' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_tags$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5378$4558_ADDR' using process `\DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5376$4567'.
  created $dff cell `$procdff$11875' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_tags$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5378$4558_DATA' using process `\DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5376$4567'.
  created $dff cell `$procdff$11876' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_tags$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5378$4558_EN' using process `\DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5376$4567'.
  created $dff cell `$procdff$11877' with positive edge clock.
Creating register for signal `\DataCache.\_zz_ways_0_tags_port0' using process `\DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5370$4565'.
  created $dff cell `$procdff$11878' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload' using process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4529'.
  created $dff cell `$procdff$11879' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_s1_tightlyCoupledHit' using process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4529'.
  created $dff cell `$procdff$11880' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_s2_tightlyCoupledHit' using process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4529'.
  created $dff cell `$procdff$11881' with positive edge clock.
Creating register for signal `\VexRiscv.\dataCache_1_io_mem_cmd_rData_wr' using process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4529'.
  created $dff cell `$procdff$11882' with positive edge clock.
Creating register for signal `\VexRiscv.\dataCache_1_io_mem_cmd_rData_uncached' using process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4529'.
  created $dff cell `$procdff$11883' with positive edge clock.
Creating register for signal `\VexRiscv.\dataCache_1_io_mem_cmd_rData_address' using process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4529'.
  created $dff cell `$procdff$11884' with positive edge clock.
Creating register for signal `\VexRiscv.\dataCache_1_io_mem_cmd_rData_data' using process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4529'.
  created $dff cell `$procdff$11885' with positive edge clock.
Creating register for signal `\VexRiscv.\dataCache_1_io_mem_cmd_rData_mask' using process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4529'.
  created $dff cell `$procdff$11886' with positive edge clock.
Creating register for signal `\VexRiscv.\dataCache_1_io_mem_cmd_rData_size' using process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4529'.
  created $dff cell `$procdff$11887' with positive edge clock.
Creating register for signal `\VexRiscv.\dataCache_1_io_mem_cmd_rData_last' using process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4529'.
  created $dff cell `$procdff$11888' with positive edge clock.
Creating register for signal `\VexRiscv.\dataCache_1_io_mem_cmd_s2mPipe_rData_wr' using process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4529'.
  created $dff cell `$procdff$11889' with positive edge clock.
Creating register for signal `\VexRiscv.\dataCache_1_io_mem_cmd_s2mPipe_rData_uncached' using process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4529'.
  created $dff cell `$procdff$11890' with positive edge clock.
Creating register for signal `\VexRiscv.\dataCache_1_io_mem_cmd_s2mPipe_rData_address' using process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4529'.
  created $dff cell `$procdff$11891' with positive edge clock.
Creating register for signal `\VexRiscv.\dataCache_1_io_mem_cmd_s2mPipe_rData_data' using process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4529'.
  created $dff cell `$procdff$11892' with positive edge clock.
Creating register for signal `\VexRiscv.\dataCache_1_io_mem_cmd_s2mPipe_rData_mask' using process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4529'.
  created $dff cell `$procdff$11893' with positive edge clock.
Creating register for signal `\VexRiscv.\dataCache_1_io_mem_cmd_s2mPipe_rData_size' using process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4529'.
  created $dff cell `$procdff$11894' with positive edge clock.
Creating register for signal `\VexRiscv.\dataCache_1_io_mem_cmd_s2mPipe_rData_last' using process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4529'.
  created $dff cell `$procdff$11895' with positive edge clock.
Creating register for signal `\VexRiscv.\HazardSimplePlugin_writeBackBuffer_payload_address' using process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4529'.
  created $dff cell `$procdff$11896' with positive edge clock.
Creating register for signal `\VexRiscv.\HazardSimplePlugin_writeBackBuffer_payload_data' using process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4529'.
  created $dff cell `$procdff$11897' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mtvec_mode' using process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4529'.
  created $dff cell `$procdff$11898' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mtvec_base' using process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4529'.
  created $dff cell `$procdff$11899' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mepc' using process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4529'.
  created $dff cell `$procdff$11900' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mip_MEIP' using process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4529'.
  created $dff cell `$procdff$11901' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mip_MTIP' using process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4529'.
  created $dff cell `$procdff$11902' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mip_MSIP' using process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4529'.
  created $dff cell `$procdff$11903' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mcause_interrupt' using process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4529'.
  created $dff cell `$procdff$11904' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mcause_exceptionCode' using process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4529'.
  created $dff cell `$procdff$11905' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mtval' using process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4529'.
  created $dff cell `$procdff$11906' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionContext_code' using process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4529'.
  created $dff cell `$procdff$11907' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr' using process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4529'.
  created $dff cell `$procdff$11908' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_interrupt_code' using process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4529'.
  created $dff cell `$procdff$11909' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_interrupt_targetPrivilege' using process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4529'.
  created $dff cell `$procdff$11910' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_DivPlugin_rs1' using process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4529'.
  created $dff cell `$procdff$11911' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_DivPlugin_rs2' using process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4529'.
  created $dff cell `$procdff$11912' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_DivPlugin_accumulator' using process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4529'.
  created $dff cell `$procdff$11913' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_DivPlugin_div_needRevert' using process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4529'.
  created $dff cell `$procdff$11914' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_DivPlugin_div_done' using process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4529'.
  created $dff cell `$procdff$11915' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_DivPlugin_div_result' using process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4529'.
  created $dff cell `$procdff$11916' with positive edge clock.
Creating register for signal `\VexRiscv.\externalInterruptArray_regNext' using process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4529'.
  created $dff cell `$procdff$11917' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_PC' using process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4529'.
  created $dff cell `$procdff$11918' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_PC' using process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4529'.
  created $dff cell `$procdff$11919' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_PC' using process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4529'.
  created $dff cell `$procdff$11920' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_INSTRUCTION' using process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4529'.
  created $dff cell `$procdff$11921' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_INSTRUCTION' using process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4529'.
  created $dff cell `$procdff$11922' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_INSTRUCTION' using process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4529'.
  created $dff cell `$procdff$11923' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_FORMAL_PC_NEXT' using process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4529'.
  created $dff cell `$procdff$11924' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_FORMAL_PC_NEXT' using process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4529'.
  created $dff cell `$procdff$11925' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_FORMAL_PC_NEXT' using process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4529'.
  created $dff cell `$procdff$11926' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_MEMORY_FORCE_CONSTISTENCY' using process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4529'.
  created $dff cell `$procdff$11927' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_SRC1_CTRL' using process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4529'.
  created $dff cell `$procdff$11928' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_SRC_USE_SUB_LESS' using process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4529'.
  created $dff cell `$procdff$11929' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_MEMORY_ENABLE' using process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4529'.
  created $dff cell `$procdff$11930' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_MEMORY_ENABLE' using process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4529'.
  created $dff cell `$procdff$11931' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_MEMORY_ENABLE' using process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4529'.
  created $dff cell `$procdff$11932' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_ALU_CTRL' using process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4529'.
  created $dff cell `$procdff$11933' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_SRC2_CTRL' using process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4529'.
  created $dff cell `$procdff$11934' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_REGFILE_WRITE_VALID' using process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4529'.
  created $dff cell `$procdff$11935' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_REGFILE_WRITE_VALID' using process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4529'.
  created $dff cell `$procdff$11936' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_REGFILE_WRITE_VALID' using process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4529'.
  created $dff cell `$procdff$11937' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_BYPASSABLE_EXECUTE_STAGE' using process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4529'.
  created $dff cell `$procdff$11938' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_BYPASSABLE_MEMORY_STAGE' using process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4529'.
  created $dff cell `$procdff$11939' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_BYPASSABLE_MEMORY_STAGE' using process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4529'.
  created $dff cell `$procdff$11940' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_MEMORY_WR' using process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4529'.
  created $dff cell `$procdff$11941' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_MEMORY_WR' using process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4529'.
  created $dff cell `$procdff$11942' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_MEMORY_WR' using process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4529'.
  created $dff cell `$procdff$11943' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_MEMORY_MANAGMENT' using process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4529'.
  created $dff cell `$procdff$11944' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_SRC_LESS_UNSIGNED' using process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4529'.
  created $dff cell `$procdff$11945' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_ALU_BITWISE_CTRL' using process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4529'.
  created $dff cell `$procdff$11946' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_SHIFT_CTRL' using process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4529'.
  created $dff cell `$procdff$11947' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_SHIFT_CTRL' using process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4529'.
  created $dff cell `$procdff$11948' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_BRANCH_CTRL' using process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4529'.
  created $dff cell `$procdff$11949' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_IS_CSR' using process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4529'.
  created $dff cell `$procdff$11950' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_ENV_CTRL' using process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4529'.
  created $dff cell `$procdff$11951' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_ENV_CTRL' using process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4529'.
  created $dff cell `$procdff$11952' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_ENV_CTRL' using process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4529'.
  created $dff cell `$procdff$11953' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_IS_MUL' using process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4529'.
  created $dff cell `$procdff$11954' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_IS_MUL' using process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4529'.
  created $dff cell `$procdff$11955' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_IS_MUL' using process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4529'.
  created $dff cell `$procdff$11956' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_IS_DIV' using process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4529'.
  created $dff cell `$procdff$11957' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_IS_DIV' using process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4529'.
  created $dff cell `$procdff$11958' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_IS_RS1_SIGNED' using process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4529'.
  created $dff cell `$procdff$11959' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_IS_RS2_SIGNED' using process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4529'.
  created $dff cell `$procdff$11960' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_RS1' using process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4529'.
  created $dff cell `$procdff$11961' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_RS2' using process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4529'.
  created $dff cell `$procdff$11962' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_SRC2_FORCE_ZERO' using process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4529'.
  created $dff cell `$procdff$11963' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_PREDICTION_HAD_BRANCHED2' using process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4529'.
  created $dff cell `$procdff$11964' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_CSR_WRITE_OPCODE' using process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4529'.
  created $dff cell `$procdff$11965' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_CSR_READ_OPCODE' using process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4529'.
  created $dff cell `$procdff$11966' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_MEMORY_STORE_DATA_RF' using process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4529'.
  created $dff cell `$procdff$11967' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_MEMORY_STORE_DATA_RF' using process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4529'.
  created $dff cell `$procdff$11968' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_REGFILE_WRITE_DATA' using process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4529'.
  created $dff cell `$procdff$11969' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_REGFILE_WRITE_DATA' using process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4529'.
  created $dff cell `$procdff$11970' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_SHIFT_RIGHT' using process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4529'.
  created $dff cell `$procdff$11971' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_BRANCH_DO' using process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4529'.
  created $dff cell `$procdff$11972' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_BRANCH_CALC' using process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4529'.
  created $dff cell `$procdff$11973' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_MUL_LL' using process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4529'.
  created $dff cell `$procdff$11974' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_MUL_LH' using process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4529'.
  created $dff cell `$procdff$11975' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_MUL_HL' using process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4529'.
  created $dff cell `$procdff$11976' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_MUL_HH' using process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4529'.
  created $dff cell `$procdff$11977' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_MUL_HH' using process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4529'.
  created $dff cell `$procdff$11978' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_MUL_LOW' using process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4529'.
  created $dff cell `$procdff$11979' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_csr_3264' using process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4529'.
  created $dff cell `$procdff$11980' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_csr_768' using process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4529'.
  created $dff cell `$procdff$11981' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_csr_836' using process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4529'.
  created $dff cell `$procdff$11982' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_csr_772' using process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4529'.
  created $dff cell `$procdff$11983' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_csr_773' using process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4529'.
  created $dff cell `$procdff$11984' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_csr_833' using process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4529'.
  created $dff cell `$procdff$11985' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_csr_834' using process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4529'.
  created $dff cell `$procdff$11986' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_csr_835' using process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4529'.
  created $dff cell `$procdff$11987' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_csr_3008' using process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4529'.
  created $dff cell `$procdff$11988' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_csr_4032' using process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4529'.
  created $dff cell `$procdff$11989' with positive edge clock.
Creating register for signal `\VexRiscv.\iBusWishbone_DAT_MISO_regNext' using process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4529'.
  created $dff cell `$procdff$11990' with positive edge clock.
Creating register for signal `\VexRiscv.\dBusWishbone_DAT_MISO_regNext' using process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4529'.
  created $dff cell `$procdff$11991' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_arbitration_isValid' using process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4526$4506'.
  created $dff cell `$procdff$11992' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_arbitration_isValid' using process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4526$4506'.
  created $dff cell `$procdff$11993' with positive edge clock.
Creating register for signal `\VexRiscv.\writeBack_arbitration_isValid' using process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4526$4506'.
  created $dff cell `$procdff$11994' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_fetchPc_pcReg' using process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4526$4506'.
  created $dff cell `$procdff$11995' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_fetchPc_correctionReg' using process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4526$4506'.
  created $dff cell `$procdff$11996' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_fetchPc_booted' using process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4526$4506'.
  created $dff cell `$procdff$11997' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_fetchPc_inc' using process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4526$4506'.
  created $dff cell `$procdff$11998' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2' using process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4526$4506'.
  created $dff cell `$procdff$11999' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid' using process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4526$4506'.
  created $dff cell `$procdff$12000' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_injector_nextPcCalc_valids_0' using process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4526$4506'.
  created $dff cell `$procdff$12001' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_injector_nextPcCalc_valids_1' using process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4526$4506'.
  created $dff cell `$procdff$12002' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_injector_nextPcCalc_valids_2' using process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4526$4506'.
  created $dff cell `$procdff$12003' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_injector_nextPcCalc_valids_3' using process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4526$4506'.
  created $dff cell `$procdff$12004' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_injector_nextPcCalc_valids_4' using process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4526$4506'.
  created $dff cell `$procdff$12005' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_rspCounter' using process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4526$4506'.
  created $dff cell `$procdff$12006' with positive edge clock.
Creating register for signal `\VexRiscv.\dataCache_1_io_mem_cmd_rValid' using process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4526$4506'.
  created $dff cell `$procdff$12007' with positive edge clock.
Creating register for signal `\VexRiscv.\dataCache_1_io_mem_cmd_s2mPipe_rValid' using process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4526$4506'.
  created $dff cell `$procdff$12008' with positive edge clock.
Creating register for signal `\VexRiscv.\DBusCachedPlugin_rspCounter' using process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4526$4506'.
  created $dff cell `$procdff$12009' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_7' using process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4526$4506'.
  created $dff cell `$procdff$12010' with positive edge clock.
Creating register for signal `\VexRiscv.\HazardSimplePlugin_writeBackBuffer_valid' using process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4526$4506'.
  created $dff cell `$procdff$12011' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mstatus_MIE' using process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4526$4506'.
  created $dff cell `$procdff$12012' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mstatus_MPIE' using process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4526$4506'.
  created $dff cell `$procdff$12013' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mstatus_MPP' using process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4526$4506'.
  created $dff cell `$procdff$12014' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mie_MEIE' using process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4526$4506'.
  created $dff cell `$procdff$12015' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mie_MTIE' using process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4526$4506'.
  created $dff cell `$procdff$12016' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mie_MSIE' using process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4526$4506'.
  created $dff cell `$procdff$12017' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mcycle' using process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4526$4506'.
  created $dff cell `$procdff$12018' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_minstret' using process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4526$4506'.
  created $dff cell `$procdff$12019' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode' using process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4526$4506'.
  created $dff cell `$procdff$12020' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute' using process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4526$4506'.
  created $dff cell `$procdff$12021' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory' using process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4526$4506'.
  created $dff cell `$procdff$12022' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack' using process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4526$4506'.
  created $dff cell `$procdff$12023' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_interrupt_valid' using process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4526$4506'.
  created $dff cell `$procdff$12024' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_pipelineLiberator_pcValids_0' using process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4526$4506'.
  created $dff cell `$procdff$12025' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_pipelineLiberator_pcValids_1' using process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4526$4506'.
  created $dff cell `$procdff$12026' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_pipelineLiberator_pcValids_2' using process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4526$4506'.
  created $dff cell `$procdff$12027' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_hadException' using process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4526$4506'.
  created $dff cell `$procdff$12028' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_wfiWake' using process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4526$4506'.
  created $dff cell `$procdff$12029' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_DivPlugin_div_counter_value' using process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4526$4506'.
  created $dff cell `$procdff$12030' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_readDataInit' using process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4526$4506'.
  created $dff cell `$procdff$12031' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_iBusWishbone_ADR' using process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4526$4506'.
  created $dff cell `$procdff$12032' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_iBus_rsp_valid' using process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4526$4506'.
  created $dff cell `$procdff$12033' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_dBus_cmd_ready' using process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4526$4506'.
  created $dff cell `$procdff$12034' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_dBus_rsp_valid' using process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4526$4506'.
  created $dff cell `$procdff$12035' with positive edge clock.
Creating register for signal `\VexRiscv.$memwr$\RegFilePlugin_regFile$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1567$3706_ADDR' using process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1565$3900'.
  created $dff cell `$procdff$12036' with positive edge clock.
Creating register for signal `\VexRiscv.$memwr$\RegFilePlugin_regFile$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1567$3706_DATA' using process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1565$3900'.
  created $dff cell `$procdff$12037' with positive edge clock.
Creating register for signal `\VexRiscv.$memwr$\RegFilePlugin_regFile$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1567$3706_EN' using process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1565$3900'.
  created $dff cell `$procdff$12038' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_RegFilePlugin_regFile_port1' using process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1559$3898'.
  created $dff cell `$procdff$12039' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_RegFilePlugin_regFile_port0' using process `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1553$3896'.
  created $dff cell `$procdff$12040' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain15_adr0' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9838$2663'.
  created $dff cell `$procdff$12041' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain15$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9840$265_ADDR' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9838$2663'.
  created $dff cell `$procdff$12042' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain15$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9840$265_DATA' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9838$2663'.
  created $dff cell `$procdff$12043' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain15$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9840$265_EN' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9838$2663'.
  created $dff cell `$procdff$12044' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain14_adr0' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9824$2655'.
  created $dff cell `$procdff$12045' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain14$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9826$264_ADDR' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9824$2655'.
  created $dff cell `$procdff$12046' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain14$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9826$264_DATA' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9824$2655'.
  created $dff cell `$procdff$12047' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain14$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9826$264_EN' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9824$2655'.
  created $dff cell `$procdff$12048' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain13_adr0' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9810$2647'.
  created $dff cell `$procdff$12049' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain13$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9812$263_ADDR' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9810$2647'.
  created $dff cell `$procdff$12050' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain13$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9812$263_DATA' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9810$2647'.
  created $dff cell `$procdff$12051' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain13$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9812$263_EN' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9810$2647'.
  created $dff cell `$procdff$12052' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain12_adr0' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9796$2639'.
  created $dff cell `$procdff$12053' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain12$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9798$262_ADDR' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9796$2639'.
  created $dff cell `$procdff$12054' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain12$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9798$262_DATA' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9796$2639'.
  created $dff cell `$procdff$12055' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain12$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9798$262_EN' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9796$2639'.
  created $dff cell `$procdff$12056' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain11_adr0' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9782$2631'.
  created $dff cell `$procdff$12057' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain11$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9784$261_ADDR' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9782$2631'.
  created $dff cell `$procdff$12058' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain11$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9784$261_DATA' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9782$2631'.
  created $dff cell `$procdff$12059' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain11$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9784$261_EN' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9782$2631'.
  created $dff cell `$procdff$12060' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain10_adr0' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9768$2623'.
  created $dff cell `$procdff$12061' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain10$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9770$260_ADDR' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9768$2623'.
  created $dff cell `$procdff$12062' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain10$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9770$260_DATA' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9768$2623'.
  created $dff cell `$procdff$12063' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain10$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9770$260_EN' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9768$2623'.
  created $dff cell `$procdff$12064' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain9_adr0' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9754$2615'.
  created $dff cell `$procdff$12065' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain9$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9756$259_ADDR' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9754$2615'.
  created $dff cell `$procdff$12066' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain9$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9756$259_DATA' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9754$2615'.
  created $dff cell `$procdff$12067' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain9$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9756$259_EN' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9754$2615'.
  created $dff cell `$procdff$12068' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain8_adr0' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9740$2607'.
  created $dff cell `$procdff$12069' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain8$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9742$258_ADDR' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9740$2607'.
  created $dff cell `$procdff$12070' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain8$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9742$258_DATA' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9740$2607'.
  created $dff cell `$procdff$12071' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain8$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9742$258_EN' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9740$2607'.
  created $dff cell `$procdff$12072' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain7_adr0' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9726$2599'.
  created $dff cell `$procdff$12073' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain7$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9728$257_ADDR' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9726$2599'.
  created $dff cell `$procdff$12074' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain7$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9728$257_DATA' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9726$2599'.
  created $dff cell `$procdff$12075' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain7$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9728$257_EN' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9726$2599'.
  created $dff cell `$procdff$12076' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain6_adr0' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9712$2591'.
  created $dff cell `$procdff$12077' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain6$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9714$256_ADDR' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9712$2591'.
  created $dff cell `$procdff$12078' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain6$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9714$256_DATA' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9712$2591'.
  created $dff cell `$procdff$12079' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain6$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9714$256_EN' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9712$2591'.
  created $dff cell `$procdff$12080' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain5_adr0' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9698$2583'.
  created $dff cell `$procdff$12081' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain5$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9700$255_ADDR' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9698$2583'.
  created $dff cell `$procdff$12082' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain5$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9700$255_DATA' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9698$2583'.
  created $dff cell `$procdff$12083' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain5$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9700$255_EN' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9698$2583'.
  created $dff cell `$procdff$12084' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain4_adr0' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9684$2575'.
  created $dff cell `$procdff$12085' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain4$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9686$254_ADDR' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9684$2575'.
  created $dff cell `$procdff$12086' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain4$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9686$254_DATA' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9684$2575'.
  created $dff cell `$procdff$12087' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain4$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9686$254_EN' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9684$2575'.
  created $dff cell `$procdff$12088' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain3_adr0' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9670$2567'.
  created $dff cell `$procdff$12089' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain3$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9672$253_ADDR' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9670$2567'.
  created $dff cell `$procdff$12090' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain3$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9672$253_DATA' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9670$2567'.
  created $dff cell `$procdff$12091' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain3$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9672$253_EN' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9670$2567'.
  created $dff cell `$procdff$12092' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain2_adr0' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9656$2559'.
  created $dff cell `$procdff$12093' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain2$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9658$252_ADDR' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9656$2559'.
  created $dff cell `$procdff$12094' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain2$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9658$252_DATA' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9656$2559'.
  created $dff cell `$procdff$12095' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain2$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9658$252_EN' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9656$2559'.
  created $dff cell `$procdff$12096' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain1_adr0' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9642$2551'.
  created $dff cell `$procdff$12097' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain1$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9644$251_ADDR' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9642$2551'.
  created $dff cell `$procdff$12098' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain1$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9644$251_DATA' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9642$2551'.
  created $dff cell `$procdff$12099' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain1$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9644$251_EN' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9642$2551'.
  created $dff cell `$procdff$12100' with positive edge clock.
Creating register for signal `\colorlight_i5.\data_mem_grain0_adr0' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9628$2543'.
  created $dff cell `$procdff$12101' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain0$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9630$250_ADDR' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9628$2543'.
  created $dff cell `$procdff$12102' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain0$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9630$250_DATA' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9628$2543'.
  created $dff cell `$procdff$12103' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\data_mem_grain0$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9630$250_EN' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9628$2543'.
  created $dff cell `$procdff$12104' with positive edge clock.
Creating register for signal `\colorlight_i5.\mem_4_adr1' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9544$2515'.
  created $dff cell `$procdff$12105' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\mem_4$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9546$246_ADDR' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9544$2515'.
  created $dff cell `$procdff$12106' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\mem_4$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9546$246_DATA' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9544$2515'.
  created $dff cell `$procdff$12107' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\mem_4$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9546$246_EN' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9544$2515'.
  created $dff cell `$procdff$12108' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\mem_4$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9548$247_ADDR' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9544$2515'.
  created $dff cell `$procdff$12109' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\mem_4$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9548$247_DATA' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9544$2515'.
  created $dff cell `$procdff$12110' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\mem_4$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9548$247_EN' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9544$2515'.
  created $dff cell `$procdff$12111' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\mem_4$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9550$248_ADDR' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9544$2515'.
  created $dff cell `$procdff$12112' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\mem_4$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9550$248_DATA' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9544$2515'.
  created $dff cell `$procdff$12113' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\mem_4$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9550$248_EN' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9544$2515'.
  created $dff cell `$procdff$12114' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\mem_4$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9552$249_ADDR' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9544$2515'.
  created $dff cell `$procdff$12115' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\mem_4$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9552$249_DATA' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9544$2515'.
  created $dff cell `$procdff$12116' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\mem_4$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9552$249_EN' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9544$2515'.
  created $dff cell `$procdff$12117' with positive edge clock.
Creating register for signal `\colorlight_i5.\mem_4_adr0' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9540$2514'.
  created $dff cell `$procdff$12118' with positive edge clock.
Creating register for signal `\colorlight_i5.\mem_3_adr1' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9517$2487'.
  created $dff cell `$procdff$12119' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\mem_3$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9519$242_ADDR' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9517$2487'.
  created $dff cell `$procdff$12120' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\mem_3$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9519$242_DATA' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9517$2487'.
  created $dff cell `$procdff$12121' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\mem_3$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9519$242_EN' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9517$2487'.
  created $dff cell `$procdff$12122' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\mem_3$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9521$243_ADDR' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9517$2487'.
  created $dff cell `$procdff$12123' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\mem_3$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9521$243_DATA' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9517$2487'.
  created $dff cell `$procdff$12124' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\mem_3$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9521$243_EN' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9517$2487'.
  created $dff cell `$procdff$12125' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\mem_3$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9523$244_ADDR' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9517$2487'.
  created $dff cell `$procdff$12126' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\mem_3$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9523$244_DATA' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9517$2487'.
  created $dff cell `$procdff$12127' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\mem_3$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9523$244_EN' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9517$2487'.
  created $dff cell `$procdff$12128' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\mem_3$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9525$245_ADDR' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9517$2487'.
  created $dff cell `$procdff$12129' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\mem_3$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9525$245_DATA' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9517$2487'.
  created $dff cell `$procdff$12130' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\mem_3$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9525$245_EN' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9517$2487'.
  created $dff cell `$procdff$12131' with positive edge clock.
Creating register for signal `\colorlight_i5.\mem_3_adr0' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9513$2486'.
  created $dff cell `$procdff$12132' with positive edge clock.
Creating register for signal `\colorlight_i5.\storage_10_dat0' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9494$2476'.
  created $dff cell `$procdff$12133' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_10$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9496$241_ADDR' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9494$2476'.
  created $dff cell `$procdff$12134' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_10$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9496$241_DATA' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9494$2476'.
  created $dff cell `$procdff$12135' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_10$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9496$241_EN' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9494$2476'.
  created $dff cell `$procdff$12136' with positive edge clock.
Creating register for signal `\colorlight_i5.\mem_2_dat1' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9480$2473'.
  created $dff cell `$procdff$12137' with positive edge clock.
Creating register for signal `\colorlight_i5.\mem_2_adr0' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9475$2466'.
  created $dff cell `$procdff$12138' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\mem_2$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9477$240_ADDR' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9475$2466'.
  created $dff cell `$procdff$12139' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\mem_2$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9477$240_DATA' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9475$2466'.
  created $dff cell `$procdff$12140' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\mem_2$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9477$240_EN' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9475$2466'.
  created $dff cell `$procdff$12141' with positive edge clock.
Creating register for signal `\colorlight_i5.\mem_1_dat1' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9460$2463'.
  created $dff cell `$procdff$12142' with positive edge clock.
Creating register for signal `\colorlight_i5.\mem_1_adr0' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9455$2456'.
  created $dff cell `$procdff$12143' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\mem_1$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9457$239_ADDR' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9455$2456'.
  created $dff cell `$procdff$12144' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\mem_1$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9457$239_DATA' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9455$2456'.
  created $dff cell `$procdff$12145' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\mem_1$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9457$239_EN' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9455$2456'.
  created $dff cell `$procdff$12146' with positive edge clock.
Creating register for signal `\colorlight_i5.\storage_9_dat0' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9436$2446'.
  created $dff cell `$procdff$12147' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_9$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9438$238_ADDR' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9436$2446'.
  created $dff cell `$procdff$12148' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_9$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9438$238_DATA' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9436$2446'.
  created $dff cell `$procdff$12149' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_9$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9438$238_EN' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9436$2446'.
  created $dff cell `$procdff$12150' with positive edge clock.
Creating register for signal `\colorlight_i5.\storage_8_dat1' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9422$2444'.
  created $dff cell `$procdff$12151' with positive edge clock.
Creating register for signal `\colorlight_i5.\storage_8_dat0' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9417$2436'.
  created $dff cell `$procdff$12152' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_8$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9419$237_ADDR' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9417$2436'.
  created $dff cell `$procdff$12153' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_8$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9419$237_DATA' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9417$2436'.
  created $dff cell `$procdff$12154' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_8$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9419$237_EN' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9417$2436'.
  created $dff cell `$procdff$12155' with positive edge clock.
Creating register for signal `\colorlight_i5.\storage_7_dat0' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9398$2426'.
  created $dff cell `$procdff$12156' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_7$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9400$236_ADDR' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9398$2426'.
  created $dff cell `$procdff$12157' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_7$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9400$236_DATA' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9398$2426'.
  created $dff cell `$procdff$12158' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_7$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9400$236_EN' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9398$2426'.
  created $dff cell `$procdff$12159' with positive edge clock.
Creating register for signal `\colorlight_i5.\storage_6_dat1' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9384$2424'.
  created $dff cell `$procdff$12160' with positive edge clock.
Creating register for signal `\colorlight_i5.\storage_6_dat0' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9379$2416'.
  created $dff cell `$procdff$12161' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_6$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9381$235_ADDR' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9379$2416'.
  created $dff cell `$procdff$12162' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_6$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9381$235_DATA' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9379$2416'.
  created $dff cell `$procdff$12163' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_6$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9381$235_EN' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9379$2416'.
  created $dff cell `$procdff$12164' with positive edge clock.
Creating register for signal `\colorlight_i5.\tag_mem_adr0' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9275$2408'.
  created $dff cell `$procdff$12165' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\tag_mem$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9277$234_ADDR' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9275$2408'.
  created $dff cell `$procdff$12166' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\tag_mem$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9277$234_DATA' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9275$2408'.
  created $dff cell `$procdff$12167' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\tag_mem$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9277$234_EN' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9275$2408'.
  created $dff cell `$procdff$12168' with positive edge clock.
Creating register for signal `\colorlight_i5.\storage_5_dat0' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9258$2398'.
  created $dff cell `$procdff$12169' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_5$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9260$233_ADDR' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9258$2398'.
  created $dff cell `$procdff$12170' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_5$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9260$233_DATA' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9258$2398'.
  created $dff cell `$procdff$12171' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_5$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9260$233_EN' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9258$2398'.
  created $dff cell `$procdff$12172' with positive edge clock.
Creating register for signal `\colorlight_i5.\storage_4_dat0' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9240$2388'.
  created $dff cell `$procdff$12173' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_4$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9242$232_ADDR' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9240$2388'.
  created $dff cell `$procdff$12174' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_4$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9242$232_DATA' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9240$2388'.
  created $dff cell `$procdff$12175' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_4$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9242$232_EN' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9240$2388'.
  created $dff cell `$procdff$12176' with positive edge clock.
Creating register for signal `\colorlight_i5.\storage_3_dat0' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9222$2378'.
  created $dff cell `$procdff$12177' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_3$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9224$231_ADDR' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9222$2378'.
  created $dff cell `$procdff$12178' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_3$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9224$231_DATA' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9222$2378'.
  created $dff cell `$procdff$12179' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_3$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9224$231_EN' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9222$2378'.
  created $dff cell `$procdff$12180' with positive edge clock.
Creating register for signal `\colorlight_i5.\storage_2_dat0' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9204$2368'.
  created $dff cell `$procdff$12181' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_2$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9206$230_ADDR' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9204$2368'.
  created $dff cell `$procdff$12182' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_2$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9206$230_DATA' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9204$2368'.
  created $dff cell `$procdff$12183' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_2$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9206$230_EN' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9204$2368'.
  created $dff cell `$procdff$12184' with positive edge clock.
Creating register for signal `\colorlight_i5.\storage_1_dat1' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9189$2366'.
  created $dff cell `$procdff$12185' with positive edge clock.
Creating register for signal `\colorlight_i5.\storage_1_dat0' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9184$2358'.
  created $dff cell `$procdff$12186' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_1$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9186$229_ADDR' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9184$2358'.
  created $dff cell `$procdff$12187' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_1$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9186$229_DATA' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9184$2358'.
  created $dff cell `$procdff$12188' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage_1$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9186$229_EN' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9184$2358'.
  created $dff cell `$procdff$12189' with positive edge clock.
Creating register for signal `\colorlight_i5.\storage_dat1' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9168$2356'.
  created $dff cell `$procdff$12190' with positive edge clock.
Creating register for signal `\colorlight_i5.\storage_dat0' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9163$2348'.
  created $dff cell `$procdff$12191' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9165$228_ADDR' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9163$2348'.
  created $dff cell `$procdff$12192' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9165$228_DATA' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9163$2348'.
  created $dff cell `$procdff$12193' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\storage$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9165$228_EN' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9163$2348'.
  created $dff cell `$procdff$12194' with positive edge clock.
Creating register for signal `\colorlight_i5.\mem_adr0' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9149$2346'.
  created $dff cell `$procdff$12195' with positive edge clock.
Creating register for signal `\colorlight_i5.\sram_adr0' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9126$2320'.
  created $dff cell `$procdff$12196' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\sram$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9128$224_ADDR' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9126$2320'.
  created $dff cell `$procdff$12197' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\sram$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9128$224_DATA' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9126$2320'.
  created $dff cell `$procdff$12198' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\sram$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9128$224_EN' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9126$2320'.
  created $dff cell `$procdff$12199' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\sram$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9130$225_ADDR' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9126$2320'.
  created $dff cell `$procdff$12200' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\sram$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9130$225_DATA' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9126$2320'.
  created $dff cell `$procdff$12201' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\sram$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9130$225_EN' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9126$2320'.
  created $dff cell `$procdff$12202' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\sram$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9132$226_ADDR' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9126$2320'.
  created $dff cell `$procdff$12203' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\sram$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9132$226_DATA' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9126$2320'.
  created $dff cell `$procdff$12204' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\sram$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9132$226_EN' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9126$2320'.
  created $dff cell `$procdff$12205' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\sram$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9134$227_ADDR' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9126$2320'.
  created $dff cell `$procdff$12206' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\sram$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9134$227_DATA' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9126$2320'.
  created $dff cell `$procdff$12207' with positive edge clock.
Creating register for signal `\colorlight_i5.$memwr$\sram$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9134$227_EN' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9126$2320'.
  created $dff cell `$procdff$12208' with positive edge clock.
Creating register for signal `\colorlight_i5.\rom_dat0' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9111$2318'.
  created $dff cell `$procdff$12209' with positive edge clock.
Creating register for signal `\colorlight_i5.\serial_tx' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12210' with positive edge clock.
Creating register for signal `\colorlight_i5.\spi0_cs_n' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12211' with positive edge clock.
Creating register for signal `\colorlight_i5.\spi0_clk' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12212' with positive edge clock.
Creating register for signal `\colorlight_i5.\spi0_mosi' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12213' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_reset_storage' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12214' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_reset_re' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12215' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_scratch_storage' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12216' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_scratch_re' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12217' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_bus_errors_re' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12218' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_bus_errors' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12219' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_basesoc_ram_bus_ack' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12220' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_ram_bus_ram_bus_ack' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12221' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_tx_data' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12222' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_tx_count' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12223' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_tx_tick' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12224' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_tx_phase' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12225' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_rx_data' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12226' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_rx_count' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12227' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_rx_tick' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12228' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_rx_phase' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12229' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_rx_rx_d' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12230' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_uart_txfull_re' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12231' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_uart_rxempty_re' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12232' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_uart_tx_pending' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12233' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_uart_tx_trigger_d' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12234' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_uart_rx_pending' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12235' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_uart_rx_trigger_d' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12236' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_uart_status_re' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12237' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_uart_pending_re' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12238' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_uart_pending_r' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12239' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_uart_enable_storage' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12240' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_uart_enable_re' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12241' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_uart_txempty_re' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12242' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_uart_rxfull_re' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12243' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_uart_tx_fifo_readable' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12244' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_uart_tx_fifo_level0' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12245' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_uart_tx_fifo_produce' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12246' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_uart_tx_fifo_consume' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12247' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_uart_rx_fifo_readable' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12248' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_uart_rx_fifo_level0' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12249' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_uart_rx_fifo_produce' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12250' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_uart_rx_fifo_consume' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12251' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_timer_load_storage' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12252' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_timer_load_re' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12253' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_timer_reload_storage' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12254' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_timer_reload_re' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12255' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_timer_en_storage' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12256' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_timer_en_re' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12257' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_timer_update_value_storage' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12258' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_timer_update_value_re' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12259' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_timer_value_status' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12260' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_timer_value_re' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12261' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_timer_zero_pending' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12262' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_timer_zero_trigger_d' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12263' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_timer_status_re' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12264' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_timer_pending_re' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12265' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_timer_pending_r' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12266' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_timer_enable_storage' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12267' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_timer_enable_re' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12268' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_timer_value' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12269' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_uptime_latch_storage' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12270' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_uptime_latch_re' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12271' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_uptime_cycles_status' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12272' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_uptime_cycles_re' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12273' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_uptime_cycles' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12274' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___dfi_p0_rddata_valid' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12275' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___rddata_en' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12276' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_storage' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12277' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_re' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12278' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_command_storage' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12279' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_command_re' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12280' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_address_storage' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12281' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_address_re' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12282' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_baddress_storage' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12283' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_baddress_re' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12284' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_wrdata_storage' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12285' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_wrdata_re' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12286' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_rddata_status' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12287' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_rddata_re' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12288' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_dfi_p0_address' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12289' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_dfi_p0_bank' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12290' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_dfi_p0_cas_n' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12291' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_dfi_p0_cs_n' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12292' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_dfi_p0_ras_n' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12293' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_dfi_p0_we_n' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12294' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_dfi_p0_wrdata_en' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12295' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_dfi_p0_rddata_en' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12296' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_cmd_payload_a' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12297' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_cmd_payload_ba' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12298' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_cmd_payload_cas' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12299' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_cmd_payload_ras' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12300' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_cmd_payload_we' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12301' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_timer_count1' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12302' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_postponer_req_o' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12303' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_postponer_count' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12304' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_sequencer_done1' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12305' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_sequencer_counter' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12306' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_sequencer_count' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12307' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine0_level' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12308' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine0_produce' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12309' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine0_consume' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12310' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine0_pipe_valid_source_valid' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12311' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine0_pipe_valid_source_first' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12312' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine0_pipe_valid_source_last' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12313' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine0_pipe_valid_source_payload_we' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12314' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12315' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine0_row' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12316' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine0_row_opened' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12317' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine0_twtpcon_ready' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12318' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine0_twtpcon_count' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12319' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine0_trccon_ready' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12320' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine0_trccon_count' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12321' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine0_trascon_ready' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12322' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine0_trascon_count' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12323' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine1_level' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12324' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine1_produce' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12325' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine1_consume' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12326' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine1_pipe_valid_source_valid' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12327' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine1_pipe_valid_source_first' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12328' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine1_pipe_valid_source_last' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12329' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine1_pipe_valid_source_payload_we' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12330' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12331' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine1_row' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12332' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine1_row_opened' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12333' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine1_twtpcon_ready' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12334' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine1_twtpcon_count' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12335' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine1_trccon_ready' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12336' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine1_trccon_count' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12337' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine1_trascon_ready' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12338' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine1_trascon_count' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12339' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine2_level' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12340' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine2_produce' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12341' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine2_consume' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12342' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine2_pipe_valid_source_valid' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12343' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine2_pipe_valid_source_first' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12344' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine2_pipe_valid_source_last' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12345' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine2_pipe_valid_source_payload_we' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12346' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12347' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine2_row' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12348' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine2_row_opened' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12349' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine2_twtpcon_ready' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12350' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine2_twtpcon_count' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12351' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine2_trccon_ready' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12352' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine2_trccon_count' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12353' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine2_trascon_ready' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12354' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine2_trascon_count' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12355' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine3_level' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12356' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine3_produce' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12357' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine3_consume' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12358' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine3_pipe_valid_source_valid' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12359' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine3_pipe_valid_source_first' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12360' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine3_pipe_valid_source_last' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12361' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine3_pipe_valid_source_payload_we' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12362' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12363' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine3_row' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12364' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine3_row_opened' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12365' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine3_twtpcon_ready' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12366' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine3_twtpcon_count' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12367' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine3_trccon_ready' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12368' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine3_trccon_count' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12369' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine3_trascon_ready' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12370' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_bankmachine3_trascon_count' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12371' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_choose_cmd_grant' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12372' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_choose_req_grant' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12373' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_trrdcon_ready' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12374' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_trrdcon_count' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12375' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_tccdcon_ready' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12376' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_tccdcon_count' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12377' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_twtrcon_ready' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12378' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_twtrcon_count' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12379' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_time0' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12380' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_sdram_time1' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12381' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_adr_offset_r' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12382' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_wishbone_bridge_count' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12383' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_wishbone_bridge_wdata_converter_converter_mux' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12384' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_converter_source_first' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12385' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_converter_source_last' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12386' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_converter_source_payload_data' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12387' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_converter_source_payload_valid_token_count' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12388' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_converter_demux' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12389' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_wishbone_bridge_rdata_converter_converter_strobe_all' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12390' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_wishbone_bridge_aborted' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12391' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___ethphy_reset_storage' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12392' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___ethphy_reset_re' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12393' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___ethphy_counter' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12394' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___ethphy_re' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12395' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___ethphy__w_storage' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12396' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___ethphy__w_re' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12397' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___ethphy__r_re' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12398' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_ethmac_re' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12399' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_ethmac_tx_cdc_cdc_graycounter0_q' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12400' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_ethmac_tx_cdc_cdc_graycounter0_q_binary' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12401' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_ethmac_preamble_errors_status' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12402' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_ethmac_preamble_errors_re' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12403' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_ethmac_crc_errors_status' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12404' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_ethmac_crc_errors_re' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12405' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_ethmac_pulsesynchronizer0_toggle_o_r' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12406' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_ethmac_pulsesynchronizer1_toggle_o_r' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12407' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_ethmac_rx_cdc_cdc_graycounter1_q' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12408' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_ethmac_rx_cdc_cdc_graycounter1_q_binary' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12409' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_ethmac_sram9_re' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12410' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_ethmac_sram12_re' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12411' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_ethmac_sram13_status' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12412' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_ethmac_sram15_re' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12413' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_ethmac_sram24_re' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12414' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_ethmac_sram28_re' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12415' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_ethmac_sram29_r' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12416' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_ethmac_sram31_storage' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12417' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_ethmac_sram32_re' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12418' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_ethmac_slot' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12419' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_ethmac_sram35_length' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12420' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_ethmac_sram55_level' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12421' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_ethmac_sram57_produce' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12422' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_ethmac_sram58_consume' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12423' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_ethmac_sram96_re' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12424' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_ethmac_sram99_re' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12425' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_ethmac_sram100_storage' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12426' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_ethmac_sram101_re' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12427' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_ethmac_sram102_storage' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12428' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_ethmac_sram103_re' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12429' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_ethmac_sram106_pending' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12430' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_ethmac_sram112_re' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12431' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_ethmac_sram116_re' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12432' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_ethmac_sram117_r' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12433' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_ethmac_sram119_storage' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12434' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_ethmac_sram120_re' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12435' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_ethmac_sram122_length' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12436' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_ethmac_sram141_level' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12437' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_ethmac_sram143_produce' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12438' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_ethmac_sram144_consume' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12439' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_ethmac_interface0_ack' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12440' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_ethmac_interface1_ack' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12441' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_ethmac_interface2_ack' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12442' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_ethmac_interface3_ack' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12443' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_ethmac_slave_sel_r' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12444' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___i2c0__w_storage' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12445' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___i2c0__w_re' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12446' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___i2c0__r_re' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12447' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___miso' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12448' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___control_storage' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12449' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___control_re' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12450' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___status_re' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12451' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___mosi_storage' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12452' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___mosi_re' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12453' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___miso_re' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12454' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___cs_storage' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12455' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___cs_re' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12456' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___loopback_storage' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12457' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___loopback_re' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12458' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___count' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12459' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___clk_divider1' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12460' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___mosi_data' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12461' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___mosi_sel' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12462' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___miso_data' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12463' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___spimaster_storage' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12464' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___spimaster_re' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12465' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___leds_storage' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12466' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___leds_re' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12467' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_basesoc_adr' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12468' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_basesoc_we' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12469' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_basesoc_dat_w' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12470' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_grant' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12471' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_slave_sel_r' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12472' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_count' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12473' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_csr_bankarray_interface0_bank_bus_dat_r' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12474' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_csr_bankarray_interface1_bank_bus_dat_r' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12475' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_csr_bankarray_interface2_bank_bus_dat_r' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12476' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_csr_bankarray_interface3_bank_bus_dat_r' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12477' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_csr_bankarray_sel_r' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12478' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_csr_bankarray_interface4_bank_bus_dat_r' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12479' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_csr_bankarray_interface5_bank_bus_dat_r' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12480' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_csr_bankarray_interface6_bank_bus_dat_r' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12481' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_csr_bankarray_interface7_bank_bus_dat_r' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12482' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_csr_bankarray_interface8_bank_bus_dat_r' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12483' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_basesoc_rs232phytx_state' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12484' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_basesoc_rs232phyrx_state' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12485' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_basesoc_litedramcore_refresher_state' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12486' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_basesoc_litedramcore_bankmachine0_state' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12487' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_basesoc_litedramcore_bankmachine1_state' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12488' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_basesoc_litedramcore_bankmachine2_state' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12489' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_basesoc_litedramcore_bankmachine3_state' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12490' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_basesoc_litedramcore_multiplexer_state' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12491' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_basesoc_litedramcore_new_master_wdata_ready' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12492' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_basesoc_litedramcore_new_master_rdata_valid0' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12493' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_basesoc_litedramcore_new_master_rdata_valid1' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12494' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_basesoc_litedramcore_new_master_rdata_valid2' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12495' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_basesoc_litedramcore_new_master_rdata_valid3' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12496' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_basesoc_fullmemorywe_state' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12497' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_basesoc_litedramnativeportconverter_state' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12498' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_basesoc_fsm_state' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12499' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_basesoc_liteethmacsramwriter_state' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12500' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_basesoc_liteethmacsramreader_state' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12501' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_basesoc_spimaster_state' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12502' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_basesoc_wishbone2csr_state' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12503' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_multiregimpl0_regs0' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12504' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_multiregimpl0_regs1' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12505' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_multiregimpl1_regs0' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12506' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_multiregimpl1_regs1' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12507' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_multiregimpl3_regs0' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12508' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_multiregimpl3_regs1' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12509' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_multiregimpl4_regs0' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12510' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_multiregimpl4_regs1' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12511' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_multiregimpl5_regs0' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12512' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_multiregimpl5_regs1' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12513' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_multiregimpl6_regs0' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12514' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_multiregimpl6_regs1' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
  created $dff cell `$procdff$12515' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_inferedsdrtristate0_oe' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7525$2067'.
  created $dff cell `$procdff$12516' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_inferedsdrtristate1_oe' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7525$2067'.
  created $dff cell `$procdff$12517' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_inferedsdrtristate2_oe' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7525$2067'.
  created $dff cell `$procdff$12518' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_inferedsdrtristate3_oe' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7525$2067'.
  created $dff cell `$procdff$12519' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_inferedsdrtristate4_oe' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7525$2067'.
  created $dff cell `$procdff$12520' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_inferedsdrtristate5_oe' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7525$2067'.
  created $dff cell `$procdff$12521' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_inferedsdrtristate6_oe' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7525$2067'.
  created $dff cell `$procdff$12522' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_inferedsdrtristate7_oe' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7525$2067'.
  created $dff cell `$procdff$12523' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_inferedsdrtristate8_oe' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7525$2067'.
  created $dff cell `$procdff$12524' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_inferedsdrtristate9_oe' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7525$2067'.
  created $dff cell `$procdff$12525' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_inferedsdrtristate10_oe' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7525$2067'.
  created $dff cell `$procdff$12526' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_inferedsdrtristate11_oe' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7525$2067'.
  created $dff cell `$procdff$12527' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_inferedsdrtristate12_oe' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7525$2067'.
  created $dff cell `$procdff$12528' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_inferedsdrtristate13_oe' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7525$2067'.
  created $dff cell `$procdff$12529' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_inferedsdrtristate14_oe' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7525$2067'.
  created $dff cell `$procdff$12530' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_inferedsdrtristate15_oe' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7525$2067'.
  created $dff cell `$procdff$12531' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_inferedsdrtristate16_oe' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7525$2067'.
  created $dff cell `$procdff$12532' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_inferedsdrtristate17_oe' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7525$2067'.
  created $dff cell `$procdff$12533' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_inferedsdrtristate18_oe' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7525$2067'.
  created $dff cell `$procdff$12534' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_inferedsdrtristate19_oe' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7525$2067'.
  created $dff cell `$procdff$12535' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_inferedsdrtristate20_oe' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7525$2067'.
  created $dff cell `$procdff$12536' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_inferedsdrtristate21_oe' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7525$2067'.
  created $dff cell `$procdff$12537' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_inferedsdrtristate22_oe' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7525$2067'.
  created $dff cell `$procdff$12538' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_inferedsdrtristate23_oe' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7525$2067'.
  created $dff cell `$procdff$12539' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_inferedsdrtristate24_oe' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7525$2067'.
  created $dff cell `$procdff$12540' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_inferedsdrtristate25_oe' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7525$2067'.
  created $dff cell `$procdff$12541' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_inferedsdrtristate26_oe' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7525$2067'.
  created $dff cell `$procdff$12542' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_inferedsdrtristate27_oe' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7525$2067'.
  created $dff cell `$procdff$12543' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_inferedsdrtristate28_oe' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7525$2067'.
  created $dff cell `$procdff$12544' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_inferedsdrtristate29_oe' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7525$2067'.
  created $dff cell `$procdff$12545' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_inferedsdrtristate30_oe' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7525$2067'.
  created $dff cell `$procdff$12546' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_inferedsdrtristate31_oe' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7525$2067'.
  created $dff cell `$procdff$12547' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_ethmac_tx_cdc_cdc_graycounter1_q' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7451$2059'.
  created $dff cell `$procdff$12548' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_ethmac_tx_cdc_cdc_graycounter1_q_binary' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7451$2059'.
  created $dff cell `$procdff$12549' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_ethmac_tx_converter_converter_mux' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7451$2059'.
  created $dff cell `$procdff$12550' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_ethmac_tx_padding_counter' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7451$2059'.
  created $dff cell `$procdff$12551' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_reg' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7451$2059'.
  created $dff cell `$procdff$12552' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_crc_packet' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7451$2059'.
  created $dff cell `$procdff$12553' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_last_be2' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7451$2059'.
  created $dff cell `$procdff$12554' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_cnt' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7451$2059'.
  created $dff cell `$procdff$12555' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_pipe_valid_source_valid' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7451$2059'.
  created $dff cell `$procdff$12556' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_pipe_valid_source_first' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7451$2059'.
  created $dff cell `$procdff$12557' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_pipe_valid_source_last' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7451$2059'.
  created $dff cell `$procdff$12558' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_pipe_valid_source_payload_data' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7451$2059'.
  created $dff cell `$procdff$12559' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_pipe_valid_source_payload_last_be' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7451$2059'.
  created $dff cell `$procdff$12560' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_ethmac_tx_crc_pipe_valid_source_payload_error' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7451$2059'.
  created $dff cell `$procdff$12561' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_ethmac_tx_preamble_count' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7451$2059'.
  created $dff cell `$procdff$12562' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_ethmac_tx_gap_counter' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7451$2059'.
  created $dff cell `$procdff$12563' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_basesoc_txdatapath_liteethmactxlastbe_state' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7451$2059'.
  created $dff cell `$procdff$12564' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_basesoc_txdatapath_liteethmacpaddinginserter_state' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7451$2059'.
  created $dff cell `$procdff$12565' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_basesoc_txdatapath_bufferizeendpoints_state' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7451$2059'.
  created $dff cell `$procdff$12566' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_basesoc_txdatapath_liteethmacpreambleinserter_state' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7451$2059'.
  created $dff cell `$procdff$12567' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_basesoc_txdatapath_liteethmacgap_state' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7451$2059'.
  created $dff cell `$procdff$12568' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_multiregimpl2_regs0' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7451$2059'.
  created $dff cell `$procdff$12569' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_multiregimpl2_regs1' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7451$2059'.
  created $dff cell `$procdff$12570' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___ethphy_source_valid' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7306$2031'.
  created $dff cell `$procdff$12571' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___ethphy_source_payload_data' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7306$2031'.
  created $dff cell `$procdff$12572' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___ethphy_link_status' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7306$2031'.
  created $dff cell `$procdff$12573' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___ethphy_clock_speed' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7306$2031'.
  created $dff cell `$procdff$12574' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___ethphy_duplex_status' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7306$2031'.
  created $dff cell `$procdff$12575' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___ethphy_rx_ctl_reg' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7306$2031'.
  created $dff cell `$procdff$12576' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___ethphy_rx_data_reg' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7306$2031'.
  created $dff cell `$procdff$12577' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___ethphy_rx_ctl_reg_d' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7306$2031'.
  created $dff cell `$procdff$12578' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_ethmac_pulsesynchronizer0_toggle_i' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7306$2031'.
  created $dff cell `$procdff$12579' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_crc_reg' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7306$2031'.
  created $dff cell `$procdff$12580' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_syncfifo_level' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7306$2031'.
  created $dff cell `$procdff$12581' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_syncfifo_produce' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7306$2031'.
  created $dff cell `$procdff$12582' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_syncfifo_consume' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7306$2031'.
  created $dff cell `$procdff$12583' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_last_be' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7306$2031'.
  created $dff cell `$procdff$12584' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_ethmac_liteethmaccrc32checker_crc_error1' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7306$2031'.
  created $dff cell `$procdff$12585' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_ethmac_bufferizeendpoints_pipe_valid_source_valid' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7306$2031'.
  created $dff cell `$procdff$12586' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_ethmac_bufferizeendpoints_pipe_valid_source_first' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7306$2031'.
  created $dff cell `$procdff$12587' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_ethmac_bufferizeendpoints_pipe_valid_source_last' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7306$2031'.
  created $dff cell `$procdff$12588' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_ethmac_bufferizeendpoints_pipe_valid_source_payload_data' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7306$2031'.
  created $dff cell `$procdff$12589' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_ethmac_bufferizeendpoints_pipe_valid_source_payload_last_be' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7306$2031'.
  created $dff cell `$procdff$12590' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_ethmac_bufferizeendpoints_pipe_valid_source_payload_error' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7306$2031'.
  created $dff cell `$procdff$12591' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_ethmac_pulsesynchronizer1_toggle_i' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7306$2031'.
  created $dff cell `$procdff$12592' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_ethmac_rx_converter_converter_source_first' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7306$2031'.
  created $dff cell `$procdff$12593' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_ethmac_rx_converter_converter_source_last' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7306$2031'.
  created $dff cell `$procdff$12594' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_ethmac_rx_converter_converter_source_payload_data' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7306$2031'.
  created $dff cell `$procdff$12595' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_ethmac_rx_converter_converter_source_payload_valid_token_count' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7306$2031'.
  created $dff cell `$procdff$12596' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_ethmac_rx_converter_converter_demux' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7306$2031'.
  created $dff cell `$procdff$12597' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_ethmac_rx_converter_converter_strobe_all' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7306$2031'.
  created $dff cell `$procdff$12598' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_ethmac_rx_cdc_cdc_graycounter0_q' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7306$2031'.
  created $dff cell `$procdff$12599' with positive edge clock.
Creating register for signal `\colorlight_i5.\__main___basesoc_ethmac_rx_cdc_cdc_graycounter0_q_binary' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7306$2031'.
  created $dff cell `$procdff$12600' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_basesoc_rxdatapath_liteethmacpreamblechecker_state' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7306$2031'.
  created $dff cell `$procdff$12601' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_basesoc_rxdatapath_bufferizeendpoints_state' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7306$2031'.
  created $dff cell `$procdff$12602' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_multiregimpl7_regs0' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7306$2031'.
  created $dff cell `$procdff$12603' with positive edge clock.
Creating register for signal `\colorlight_i5.\builder_multiregimpl7_regs1' using process `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7306$2031'.
  created $dff cell `$procdff$12604' with positive edge clock.

4.5.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

4.5.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `TRELLIS_FF.$proc$/home/nimunozb/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$223'.
Found and cleaned up 2 empty switches in `\TRELLIS_FF.$proc$/home/nimunozb/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:350$219'.
Removing empty process `TRELLIS_FF.$proc$/home/nimunozb/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:350$219'.
Removing empty process `DPR16X4C.$proc$/home/nimunozb/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
Found and cleaned up 1 empty switch in `\DPR16X4C.$proc$/home/nimunozb/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:285$178'.
Removing empty process `TRELLIS_DPR16X4.$proc$/home/nimunozb/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
Found and cleaned up 1 empty switch in `\TRELLIS_DPR16X4.$proc$/home/nimunozb/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:221$120'.
Removing empty process `TRELLIS_DPR16X4.$proc$/home/nimunozb/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:213$119'.
Found and cleaned up 7 empty switches in `\InstructionCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6243$4852'.
Removing empty process `InstructionCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6243$4852'.
Found and cleaned up 10 empty switches in `\InstructionCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6205$4850'.
Removing empty process `InstructionCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6205$4850'.
Found and cleaned up 1 empty switch in `\InstructionCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6159$4821'.
Removing empty process `InstructionCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6159$4821'.
Found and cleaned up 3 empty switches in `\InstructionCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6138$4810'.
Removing empty process `InstructionCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6138$4810'.
Found and cleaned up 2 empty switches in `\InstructionCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6129$4809'.
Removing empty process `InstructionCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6129$4809'.
Found and cleaned up 1 empty switch in `\InstructionCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6122$4808'.
Removing empty process `InstructionCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6122$4808'.
Found and cleaned up 1 empty switch in `\InstructionCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6115$4807'.
Removing empty process `InstructionCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6115$4807'.
Found and cleaned up 1 empty switch in `\InstructionCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6109$4805'.
Removing empty process `InstructionCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6109$4805'.
Found and cleaned up 1 empty switch in `\InstructionCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6103$4798'.
Removing empty process `InstructionCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6103$4798'.
Found and cleaned up 1 empty switch in `\InstructionCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6097$4796'.
Removing empty process `InstructionCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6097$4796'.
Found and cleaned up 1 empty switch in `\InstructionCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6091$4789'.
Removing empty process `InstructionCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6091$4789'.
Found and cleaned up 14 empty switches in `\DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5911$4772'.
Removing empty process `DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5911$4772'.
Found and cleaned up 13 empty switches in `\DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5848$4764'.
Removing empty process `DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5848$4764'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5834$4756'.
Removing empty process `DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5834$4756'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5824$4753'.
Removing empty process `DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5824$4753'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5814$4746'.
Removing empty process `DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5814$4746'.
Found and cleaned up 4 empty switches in `\DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5793$4725'.
Removing empty process `DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5793$4725'.
Found and cleaned up 4 empty switches in `\DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5777$4721'.
Removing empty process `DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5777$4721'.
Found and cleaned up 4 empty switches in `\DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5763$4717'.
Removing empty process `DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5763$4717'.
Found and cleaned up 7 empty switches in `\DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5739$4714'.
Removing empty process `DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5739$4714'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5727$4702'.
Removing empty process `DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5727$4702'.
Found and cleaned up 7 empty switches in `\DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5706$4699'.
Removing empty process `DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5706$4699'.
Found and cleaned up 4 empty switches in `\DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5690$4686'.
Removing empty process `DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5690$4686'.
Found and cleaned up 7 empty switches in `\DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5659$4681'.
Removing empty process `DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5659$4681'.
Found and cleaned up 6 empty switches in `\DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5640$4677'.
Removing empty process `DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5640$4677'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5621$4663'.
Removing empty process `DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5621$4663'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5589$4641'.
Removing empty process `DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5589$4641'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5578$4638'.
Removing empty process `DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5578$4638'.
Found and cleaned up 3 empty switches in `\DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5564$4635'.
Removing empty process `DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5564$4635'.
Found and cleaned up 2 empty switches in `\DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5554$4634'.
Removing empty process `DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5554$4634'.
Found and cleaned up 2 empty switches in `\DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5544$4633'.
Removing empty process `DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5544$4633'.
Found and cleaned up 2 empty switches in `\DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5534$4632'.
Removing empty process `DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5534$4632'.
Found and cleaned up 4 empty switches in `\DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5519$4631'.
Removing empty process `DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5519$4631'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5512$4630'.
Removing empty process `DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5512$4630'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5505$4627'.
Removing empty process `DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5505$4627'.
Found and cleaned up 2 empty switches in `\DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5495$4624'.
Removing empty process `DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5495$4624'.
Found and cleaned up 2 empty switches in `\DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5485$4623'.
Removing empty process `DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5485$4623'.
Found and cleaned up 2 empty switches in `\DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5475$4622'.
Removing empty process `DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5475$4622'.
Found and cleaned up 3 empty switches in `\DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5462$4621'.
Removing empty process `DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5462$4621'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5455$4620'.
Removing empty process `DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5455$4620'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5448$4619'.
Removing empty process `DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5448$4619'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5441$4618'.
Removing empty process `DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5441$4618'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5434$4617'.
Removing empty process `DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5434$4617'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5416$4610'.
Removing empty process `DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5416$4610'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5409$4609'.
Removing empty process `DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5409$4609'.
Found and cleaned up 4 empty switches in `\DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5394$4580'.
Removing empty process `DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5394$4580'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5385$4575'.
Removing empty process `DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5385$4575'.
Removing empty process `DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5382$4574'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5376$4567'.
Removing empty process `DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5376$4567'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5370$4565'.
Removing empty process `DataCache.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5370$4565'.
Found and cleaned up 100 empty switches in `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4529'.
Removing empty process `VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4802$4529'.
Found and cleaned up 66 empty switches in `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4526$4506'.
Removing empty process `VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4526$4506'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4497$4490'.
Removing empty process `VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4497$4490'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4490$4489'.
Removing empty process `VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4490$4489'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4474$4474'.
Removing empty process `VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4474$4474'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4467$4473'.
Removing empty process `VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4467$4473'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4460$4472'.
Removing empty process `VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4460$4472'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4452$4471'.
Removing empty process `VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4452$4471'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4445$4470'.
Removing empty process `VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4445$4470'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4436$4469'.
Removing empty process `VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4436$4469'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4427$4468'.
Removing empty process `VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4427$4468'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4418$4467'.
Removing empty process `VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4418$4467'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4409$4466'.
Removing empty process `VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4409$4466'.
Removing empty process `VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4277$4320'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4251$4300'.
Removing empty process `VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4251$4300'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4242$4297'.
Removing empty process `VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4242$4297'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4233$4296'.
Removing empty process `VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4233$4296'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4209$4291'.
Removing empty process `VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4209$4291'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4195$4290'.
Removing empty process `VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4195$4290'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4177$4282'.
Removing empty process `VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4177$4282'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4165$4274'.
Removing empty process `VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4165$4274'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4158$4271'.
Removing empty process `VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4158$4271'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4140$4265'.
Removing empty process `VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4140$4265'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4133$4264'.
Removing empty process `VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4133$4264'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4124$4263'.
Removing empty process `VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4124$4263'.
Found and cleaned up 18 empty switches in `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4071$4262'.
Removing empty process `VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4071$4262'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4054$4249'.
Removing empty process `VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4054$4249'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4043$4248'.
Removing empty process `VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4043$4248'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4036$4247'.
Removing empty process `VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4036$4247'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4029$4246'.
Removing empty process `VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4029$4246'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4017$4242'.
Removing empty process `VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4017$4242'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3987$4220'.
Removing empty process `VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3987$4220'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3977$4219'.
Removing empty process `VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3977$4219'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3967$4218'.
Removing empty process `VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3967$4218'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3957$4217'.
Removing empty process `VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3957$4217'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3941$4211'.
Removing empty process `VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3941$4211'.
Removing empty process `VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3912$4205'.
Removing empty process `VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3897$4204'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3882$4201'.
Removing empty process `VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3882$4201'.
Removing empty process `VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3859$4200'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3847$4199'.
Removing empty process `VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3847$4199'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3832$4196'.
Removing empty process `VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3832$4196'.
Removing empty process `VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3810$4195'.
Removing empty process `VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3795$4194'.
Removing empty process `VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3771$4193'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3753$4192'.
Removing empty process `VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3753$4192'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3736$4189'.
Removing empty process `VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3736$4189'.
Found and cleaned up 10 empty switches in `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3682$4162'.
Removing empty process `VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3682$4162'.
Found and cleaned up 10 empty switches in `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3654$4161'.
Removing empty process `VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3654$4161'.
Removing empty process `VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3619$4160'.
Removing empty process `VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3583$4157'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3574$4153'.
Removing empty process `VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3574$4153'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3557$4152'.
Removing empty process `VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3557$4152'.
Removing empty process `VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3534$4151'.
Removing empty process `VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3510$4150'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3492$4149'.
Removing empty process `VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3492$4149'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3478$4148'.
Removing empty process `VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3478$4148'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3464$4144'.
Removing empty process `VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3464$4144'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3457$4143'.
Removing empty process `VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3457$4143'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3450$4142'.
Removing empty process `VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3450$4142'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3443$4140'.
Removing empty process `VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3443$4140'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3382$4119'.
Removing empty process `VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3382$4119'.
Removing empty process `VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3362$4118'.
Removing empty process `VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3333$4115'.
Removing empty process `VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3323$4112'.
Found and cleaned up 4 empty switches in `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3302$4108'.
Removing empty process `VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3302$4108'.
Found and cleaned up 5 empty switches in `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3283$4107'.
Removing empty process `VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3283$4107'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3273$4106'.
Removing empty process `VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3273$4106'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3263$4103'.
Removing empty process `VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3263$4103'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3255$4100'.
Removing empty process `VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3255$4100'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3228$4090'.
Removing empty process `VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3228$4090'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3199$4085'.
Removing empty process `VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3199$4085'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3169$4061'.
Removing empty process `VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3169$4061'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3159$4060'.
Removing empty process `VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3159$4060'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3152$4057'.
Removing empty process `VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3152$4057'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3142$4056'.
Removing empty process `VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3142$4056'.
Removing empty process `VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3122$4044'.
Removing empty process `VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3098$4040'.
Removing empty process `VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3083$4039'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3070$4037'.
Removing empty process `VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3070$4037'.
Removing empty process `VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3048$4036'.
Removing empty process `VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3033$4035'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3025$4030'.
Removing empty process `VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3025$4030'.
Removing empty process `VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3003$4029'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2995$4028'.
Removing empty process `VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2995$4028'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2976$4017'.
Removing empty process `VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2976$4017'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2951$4003'.
Removing empty process `VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2951$4003'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2940$3999'.
Removing empty process `VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2940$3999'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2929$3995'.
Removing empty process `VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2929$3995'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2919$3994'.
Removing empty process `VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2919$3994'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2906$3988'.
Removing empty process `VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2906$3988'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2894$3986'.
Removing empty process `VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2894$3986'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2884$3981'.
Removing empty process `VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2884$3981'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2872$3978'.
Removing empty process `VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2872$3978'.
Found and cleaned up 3 empty switches in `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2844$3971'.
Removing empty process `VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2844$3971'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2834$3970'.
Removing empty process `VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2834$3970'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2822$3969'.
Removing empty process `VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2822$3969'.
Found and cleaned up 3 empty switches in `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2808$3968'.
Removing empty process `VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2808$3968'.
Found and cleaned up 4 empty switches in `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2788$3967'.
Removing empty process `VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2788$3967'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2781$3966'.
Removing empty process `VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2781$3966'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2771$3965'.
Removing empty process `VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2771$3965'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2763$3964'.
Removing empty process `VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2763$3964'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2753$3963'.
Removing empty process `VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2753$3963'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2742$3962'.
Removing empty process `VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2742$3962'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2732$3961'.
Removing empty process `VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2732$3961'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2725$3960'.
Removing empty process `VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2725$3960'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2714$3959'.
Removing empty process `VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2714$3959'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2707$3958'.
Removing empty process `VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2707$3958'.
Found and cleaned up 3 empty switches in `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2695$3957'.
Removing empty process `VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2695$3957'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2685$3956'.
Removing empty process `VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2685$3956'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2674$3955'.
Removing empty process `VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2674$3955'.
Found and cleaned up 3 empty switches in `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2661$3954'.
Removing empty process `VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2661$3954'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2654$3953'.
Removing empty process `VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2654$3953'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2644$3952'.
Removing empty process `VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2644$3952'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2637$3951'.
Removing empty process `VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2637$3951'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2628$3950'.
Removing empty process `VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2628$3950'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2621$3949'.
Removing empty process `VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2621$3949'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2614$3948'.
Removing empty process `VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2614$3948'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2607$3947'.
Removing empty process `VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2607$3947'.
Found and cleaned up 3 empty switches in `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2574$3946'.
Removing empty process `VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2574$3946'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2566$3935'.
Removing empty process `VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2566$3935'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2558$3933'.
Removing empty process `VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2558$3933'.
Found and cleaned up 3 empty switches in `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2521$3932'.
Removing empty process `VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2521$3932'.
Found and cleaned up 11 empty switches in `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2490$3931'.
Removing empty process `VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2490$3931'.
Found and cleaned up 11 empty switches in `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2460$3930'.
Removing empty process `VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2460$3930'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2447$3929'.
Removing empty process `VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2447$3929'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1696$3909'.
Removing empty process `VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1696$3909'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1687$3908'.
Removing empty process `VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1687$3908'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1678$3907'.
Removing empty process `VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1678$3907'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1565$3900'.
Removing empty process `VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1565$3900'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1559$3898'.
Removing empty process `VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1559$3898'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1553$3896'.
Removing empty process `VexRiscv.$proc$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1553$3896'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2615$3695'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2614$3694'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2613$3693'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2612$3692'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2611$3691'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2610$3690'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2609$3689'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2604$3688'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2600$3687'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2596$3686'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2592$3685'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2588$3684'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2584$3683'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2580$3682'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2576$3681'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2572$3680'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2568$3679'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2564$3678'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2560$3677'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2556$3676'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2552$3675'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2548$3674'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2544$3673'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2540$3672'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2536$3671'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2532$3670'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2528$3669'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2524$3668'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2520$3667'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2516$3666'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2512$3665'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2508$3664'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2504$3663'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2500$3662'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2496$3661'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2492$3660'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2488$3659'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2484$3658'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2480$3657'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2475$3656'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2474$3655'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2473$3654'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2472$3653'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2471$3652'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2470$3651'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2469$3650'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2468$3649'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2467$3648'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2466$3647'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2465$3646'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2464$3645'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2463$3644'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2462$3643'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2461$3642'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2460$3641'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2459$3640'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2458$3639'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2457$3638'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2456$3637'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2455$3636'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2454$3635'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2453$3634'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2452$3633'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2451$3632'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2450$3631'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2449$3630'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2448$3629'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2447$3628'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2446$3627'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2445$3626'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2444$3625'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2443$3624'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2442$3623'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2441$3622'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2440$3621'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2439$3620'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2438$3619'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2437$3618'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2436$3617'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2435$3616'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2434$3615'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2433$3614'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2432$3613'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2431$3612'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2430$3611'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2429$3610'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2428$3609'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2362$3608'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2361$3607'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2360$3606'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2359$3605'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2358$3604'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2357$3603'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2356$3602'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2355$3601'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2354$3600'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2353$3599'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2352$3598'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2351$3597'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2350$3596'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2349$3595'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2348$3594'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2347$3593'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2346$3592'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2345$3591'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2344$3590'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2343$3589'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2342$3588'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2341$3587'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2340$3586'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2339$3585'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2338$3584'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2337$3583'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2336$3582'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2335$3581'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2334$3580'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2333$3579'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2332$3578'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2331$3577'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2330$3576'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2329$3575'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2328$3574'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2327$3573'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2326$3572'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2325$3571'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2324$3570'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2323$3569'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2322$3568'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2321$3567'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2320$3566'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2319$3565'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2318$3564'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2317$3563'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2316$3562'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2315$3561'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2314$3560'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2313$3559'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2312$3558'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2311$3557'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2310$3556'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2309$3555'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2308$3554'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2307$3553'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2306$3552'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2305$3551'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2304$3550'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2303$3549'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2302$3548'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2301$3547'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2300$3546'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2299$3545'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2298$3544'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2297$3543'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2296$3542'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2295$3541'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2294$3540'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2293$3539'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2292$3538'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2279$3537'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2278$3536'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2277$3535'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2276$3534'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2275$3533'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2274$3532'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2273$3531'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2272$3530'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2271$3529'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2270$3528'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2269$3527'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2268$3526'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2265$3525'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2264$3524'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2263$3523'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2262$3522'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2261$3521'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2260$3520'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2259$3519'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2258$3518'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2257$3517'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2256$3516'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2255$3515'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2254$3514'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2253$3513'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2252$3512'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2245$3511'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2243$3510'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2241$3509'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2239$3508'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2237$3507'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2235$3506'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2233$3505'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2231$3504'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2229$3503'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2227$3502'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2225$3501'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2223$3500'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2221$3499'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2219$3498'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2218$3497'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2212$3496'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2210$3495'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2208$3494'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2206$3493'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2204$3492'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2202$3491'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2200$3490'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2198$3489'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2196$3488'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2194$3487'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2192$3486'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2190$3485'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2188$3484'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2186$3483'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2184$3482'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2182$3481'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2180$3480'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2178$3479'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2176$3478'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2174$3477'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2172$3476'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2170$3475'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2169$3474'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2163$3473'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2161$3472'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2159$3471'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2157$3470'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2155$3469'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2153$3468'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2151$3467'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2149$3466'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2147$3465'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2145$3464'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2143$3463'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2141$3462'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2139$3461'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2137$3460'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2136$3459'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2130$3458'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2128$3457'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2126$3456'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2124$3455'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2122$3454'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2120$3453'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2118$3452'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2116$3451'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2114$3450'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2112$3449'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2110$3448'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2108$3447'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2107$3446'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2101$3445'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2099$3444'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2098$3443'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2094$3442'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2090$3441'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2084$3440'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2082$3439'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2080$3438'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2078$3437'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2077$3436'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2071$3435'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2069$3434'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2067$3433'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2065$3432'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2063$3431'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2061$3430'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2059$3429'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2057$3428'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2056$3427'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2050$3426'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2048$3425'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2046$3424'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2044$3423'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2042$3422'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2040$3421'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2038$3420'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2036$3419'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2034$3418'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2032$3417'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2030$3416'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2028$3415'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2026$3414'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2024$3413'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2022$3412'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2020$3411'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2018$3410'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2016$3409'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2014$3408'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2012$3407'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2010$3406'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2008$3405'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2006$3404'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2004$3403'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2002$3402'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2000$3401'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1998$3400'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1996$3399'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1994$3398'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1992$3397'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1990$3396'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1988$3395'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1987$3394'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1981$3393'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1979$3392'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1977$3391'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1975$3390'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1973$3389'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1971$3388'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1970$3387'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1966$3386'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1963$3385'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1962$3384'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1961$3383'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1960$3382'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1954$3381'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1950$3380'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1947$3379'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1943$3378'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1939$3377'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1935$3376'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1934$3375'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1933$3374'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1932$3373'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1931$3372'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1930$3371'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1929$3370'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1928$3369'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1927$3368'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1926$3367'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1923$3366'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1922$3365'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1921$3364'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1920$3363'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1919$3362'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1918$3361'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1917$3360'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1916$3359'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1914$3358'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1913$3357'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1910$3356'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1907$3355'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1906$3354'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1905$3353'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1903$3352'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1900$3351'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1899$3350'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1897$3349'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1892$3348'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1890$3347'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1889$3346'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1886$3345'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1882$3344'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1881$3343'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1877$3342'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1876$3341'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1874$3340'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1871$3339'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1870$3338'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1866$3337'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1858$3336'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1855$3335'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1854$3334'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1850$3333'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1841$3332'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1840$3331'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1836$3330'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1827$3329'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1826$3328'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1822$3327'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1808$3326'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1793$3325'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1792$3324'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1791$3323'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1790$3322'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1789$3321'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1778$3320'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1774$3319'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1773$3318'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1770$3317'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1769$3316'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1768$3315'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1767$3314'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1765$3313'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1764$3312'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1760$3311'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1756$3310'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1755$3309'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1754$3308'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1751$3307'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1750$3306'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1749$3305'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1748$3304'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1747$3303'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1744$3302'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1741$3301'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1740$3300'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1738$3299'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1737$3298'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1736$3297'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1734$3296'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1733$3295'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1731$3294'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1730$3293'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1729$3292'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1727$3291'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1726$3290'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1725$3289'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1723$3288'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1707$3287'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1706$3286'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1705$3285'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1704$3284'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1703$3283'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1690$3282'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1689$3281'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1688$3280'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1687$3279'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1685$3278'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1684$3277'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1683$3276'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1682$3275'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1681$3274'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1680$3273'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1679$3272'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1677$3271'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1676$3270'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1672$3269'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1668$3268'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1663$3267'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1661$3266'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1660$3265'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1657$3264'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1649$3263'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1604$3262'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1603$3261'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1601$3260'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1599$3259'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1598$3258'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1596$3257'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1555$3256'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1553$3255'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1552$3254'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1551$3253'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1550$3252'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1549$3251'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1541$3250'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1540$3249'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1539$3248'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1526$3247'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1499$3246'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1497$3245'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1494$3244'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1493$3243'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1492$3242'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1491$3241'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1490$3240'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1488$3239'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1466$3238'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1465$3237'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1461$3236'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1444$3235'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1443$3234'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1442$3233'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1441$3232'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1440$3231'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1428$3230'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1420$3229'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1419$3228'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1418$3227'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1417$3226'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1416$3225'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1413$3224'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1412$3223'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1411$3222'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1408$3221'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1407$3220'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1406$3219'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1405$3218'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1404$3217'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1403$3216'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1401$3215'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1395$3214'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1393$3213'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1391$3212'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1388$3211'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1387$3210'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1386$3209'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1383$3208'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1382$3207'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1380$3206'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1374$3205'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1372$3204'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1370$3203'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1369$3202'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1367$3201'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1366$3200'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1365$3199'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1364$3198'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1363$3197'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1362$3196'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1361$3195'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1359$3194'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1353$3193'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1351$3192'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1350$3191'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1349$3190'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1347$3189'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1346$3188'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1345$3187'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1343$3186'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1337$3185'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1335$3184'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1334$3183'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1333$3182'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1332$3181'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1331$3180'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1329$3179'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1307$3178'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1306$3177'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1304$3176'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1303$3175'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1302$3174'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1301$3173'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1300$3172'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1299$3171'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1298$3170'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1295$3169'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1294$3168'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1293$3167'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1292$3166'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1291$3165'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1290$3164'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1289$3163'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1288$3162'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1287$3161'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1286$3160'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1284$3159'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1278$3158'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1275$3157'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1274$3156'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1273$3155'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1272$3154'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1271$3153'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1270$3152'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1268$3151'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1262$3150'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1260$3149'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1259$3148'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1258$3147'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1257$3146'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1256$3145'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1254$3144'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1248$3143'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1239$3142'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1237$3141'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1232$3140'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1195$3139'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1194$3138'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1192$3137'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1190$3136'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1189$3135'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1187$3134'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1151$3133'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1149$3132'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1131$3131'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1129$3130'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1128$3129'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1127$3128'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1126$3127'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1121$3126'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1120$3125'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1117$3124'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1114$3123'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1112$3122'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1111$3121'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1110$3120'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1109$3119'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1108$3118'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1107$3117'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1106$3116'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1104$3115'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1102$3114'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1090$3113'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1080$3112'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1079$3111'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1078$3110'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1077$3109'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1071$3108'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1069$3107'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1068$3106'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1067$3105'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1066$3104'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1065$3103'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1057$3102'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1040$3101'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1038$3100'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1033$3099'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1016$3098'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1008$3097'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1007$3096'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1005$3095'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1001$3094'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:1000$3093'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:998$3092'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:997$3091'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:996$3090'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:991$3089'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:988$3088'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:987$3087'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:986$3086'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:985$3085'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:982$3084'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:981$3083'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:980$3082'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:979$3081'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:977$3080'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:974$3079'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:970$3078'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:966$3077'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:962$3076'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:961$3075'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:952$3074'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:951$3073'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:949$3072'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:947$3071'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:945$3070'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:944$3069'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:942$3068'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:939$3067'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:938$3066'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:936$3065'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:935$3064'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:933$3063'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:931$3062'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:930$3061'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:928$3060'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:927$3059'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:926$3058'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:925$3057'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:924$3056'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:922$3055'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:920$3054'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:916$3053'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:915$3052'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:914$3051'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:911$3050'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:909$3049'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:907$3048'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:906$3047'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:904$3046'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:902$3045'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:898$3044'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:897$3043'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:896$3042'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:893$3041'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:891$3040'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:890$3039'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:889$3038'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:888$3037'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:885$3036'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:884$3035'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:882$3034'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:881$3033'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:879$3032'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:878$3031'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:876$3030'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:875$3029'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:874$3028'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:872$3027'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:871$3026'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:870$3025'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:869$3024'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:868$3023'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:867$3022'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:865$3021'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:832$3020'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:831$3019'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:830$3018'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:829$3017'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:828$3016'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:813$3015'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:812$3014'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:809$3013'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:808$3012'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:807$3011'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:806$3010'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:805$3009'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:804$3008'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:803$3007'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:801$3006'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:800$3005'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:799$3004'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:798$3003'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:796$3002'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:795$3001'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:789$3000'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:788$2999'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:786$2998'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:785$2997'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:783$2996'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:782$2995'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:780$2994'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:779$2993'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:778$2992'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:776$2991'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:775$2990'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:774$2989'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:773$2988'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:772$2987'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:771$2986'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:769$2985'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:736$2984'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:735$2983'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:734$2982'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:733$2981'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:732$2980'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:717$2979'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:716$2978'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:713$2977'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:712$2976'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:711$2975'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:710$2974'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:709$2973'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:708$2972'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:707$2971'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:705$2970'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:704$2969'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:703$2968'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:702$2967'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:700$2966'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:699$2965'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:693$2964'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:692$2963'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:690$2962'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:689$2961'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:687$2960'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:686$2959'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:684$2958'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:683$2957'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:682$2956'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:680$2955'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:679$2954'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:678$2953'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:677$2952'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:676$2951'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:675$2950'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:673$2949'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:640$2948'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:639$2947'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:638$2946'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:637$2945'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:636$2944'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:621$2943'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:620$2942'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:617$2941'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:616$2940'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:615$2939'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:614$2938'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:613$2937'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:612$2936'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:611$2935'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:609$2934'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:608$2933'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:607$2932'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:606$2931'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:604$2930'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:603$2929'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:597$2928'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:596$2927'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:594$2926'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:593$2925'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:591$2924'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:590$2923'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:588$2922'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:587$2921'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:586$2920'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:584$2919'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:583$2918'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:582$2917'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:581$2916'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:580$2915'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:579$2914'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:577$2913'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:544$2912'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:543$2911'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:542$2910'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:541$2909'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:540$2908'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:525$2907'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:524$2906'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:521$2905'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:520$2904'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:519$2903'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:518$2902'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:517$2901'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:516$2900'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:515$2899'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:513$2898'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:512$2897'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:511$2896'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:510$2895'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:508$2894'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:507$2893'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:501$2892'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:500$2891'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:499$2890'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:496$2889'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:495$2888'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:494$2887'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:492$2886'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:486$2885'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:485$2884'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:484$2883'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:483$2882'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:482$2881'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:481$2880'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:480$2879'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:479$2878'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:478$2877'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:477$2876'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:474$2875'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:472$2874'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:470$2873'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:466$2872'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:465$2871'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:464$2870'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:463$2869'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:462$2868'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:461$2867'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:459$2866'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:458$2865'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:429$2864'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:427$2863'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:426$2862'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:425$2861'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:424$2860'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:423$2859'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:422$2858'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:421$2857'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:420$2856'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:419$2855'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:417$2854'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:416$2853'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:415$2852'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:408$2851'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:407$2850'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:402$2849'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:401$2848'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:400$2847'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:399$2846'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:398$2845'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:397$2844'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:396$2843'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:395$2842'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:394$2841'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:393$2840'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:392$2839'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:391$2838'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:390$2837'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:389$2836'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:388$2835'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:387$2834'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:386$2833'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:385$2832'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:384$2831'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:379$2830'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:375$2829'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:374$2828'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:373$2827'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:372$2826'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:367$2825'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:366$2824'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:365$2823'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:364$2822'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:363$2821'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:362$2820'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:361$2819'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:360$2818'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:359$2817'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:358$2816'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:357$2815'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:356$2814'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:355$2813'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:354$2812'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:353$2811'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:352$2810'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:337$2809'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:336$2808'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:316$2807'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:306$2806'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:305$2805'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:304$2804'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:302$2803'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:301$2802'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:300$2801'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:299$2800'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:298$2799'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:297$2798'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:295$2797'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:294$2796'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:290$2795'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:286$2794'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:285$2793'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:283$2792'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:280$2791'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:278$2790'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:277$2789'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:276$2788'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:275$2787'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:274$2786'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:273$2785'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:272$2784'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:271$2783'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:270$2782'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:255$2781'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:254$2780'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:253$2779'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:252$2778'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:251$2777'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:244$2776'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:218$2775'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:217$2774'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:216$2773'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:215$2772'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:214$2771'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:207$2770'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:199$2769'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:198$2768'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:185$2767'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:182$2766'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:179$2765'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:178$2764'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:175$2763'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:174$2762'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:172$2761'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:169$2760'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:167$2759'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:164$2758'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:163$2757'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:161$2756'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:159$2755'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:158$2754'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:156$2753'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:153$2752'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:150$2751'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:146$2750'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:144$2749'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:143$2748'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:141$2747'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:140$2746'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:139$2745'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:138$2744'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:137$2743'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:136$2742'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:135$2741'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:134$2740'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:132$2739'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:131$2738'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:130$2737'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:129$2736'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:128$2735'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:127$2734'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:123$2733'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:120$2732'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:117$2731'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:116$2730'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:112$2729'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:103$2728'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:102$2727'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:98$2726'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:91$2725'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:68$2724'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:66$2723'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:64$2722'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:61$2721'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:60$2720'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:59$2719'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:58$2718'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:56$2717'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9838$2663'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9838$2663'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9824$2655'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9824$2655'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9810$2647'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9810$2647'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9796$2639'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9796$2639'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9782$2631'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9782$2631'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9768$2623'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9768$2623'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9754$2615'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9754$2615'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9740$2607'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9740$2607'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9726$2599'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9726$2599'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9712$2591'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9712$2591'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9698$2583'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9698$2583'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9684$2575'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9684$2575'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9670$2567'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9670$2567'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9656$2559'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9656$2559'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9642$2551'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9642$2551'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9628$2543'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9628$2543'.
Found and cleaned up 4 empty switches in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9544$2515'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9544$2515'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9540$2514'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9540$2514'.
Found and cleaned up 4 empty switches in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9517$2487'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9517$2487'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9513$2486'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9513$2486'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2622$3702'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9494$2476'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9494$2476'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9480$2473'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9475$2466'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9475$2466'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9460$2463'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9455$2456'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9455$2456'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2621$3701'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9436$2446'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9436$2446'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9422$2444'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9417$2436'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9417$2436'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2620$3700'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9398$2426'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9398$2426'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9384$2424'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9379$2416'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9379$2416'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9275$2408'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9275$2408'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2619$3699'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9258$2398'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9258$2398'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2618$3698'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9240$2388'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9240$2388'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2617$3697'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9222$2378'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9222$2378'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2616$3696'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9204$2368'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9204$2368'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9189$2366'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9189$2366'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9184$2358'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9184$2358'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9168$2356'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9168$2356'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9163$2348'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9163$2348'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9149$2346'.
Found and cleaned up 4 empty switches in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9126$2320'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9126$2320'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9111$2318'.
Found and cleaned up 262 empty switches in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7560$2068'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7525$2067'.
Found and cleaned up 13 empty switches in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7451$2059'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7451$2059'.
Found and cleaned up 26 empty switches in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7306$2031'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7306$2031'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7289$2030'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7227$2029'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7227$2029'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7210$2022'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7210$2022'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7193$2015'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7193$2015'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7176$2008'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7176$2008'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7159$2001'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7159$2001'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7142$1994'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7142$1994'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7125$1993'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7125$1993'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7108$1992'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7108$1992'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7100$1978'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7092$1977'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7084$1976'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7076$1962'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7068$1961'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7060$1960'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7052$1946'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7044$1945'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7036$1944'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7028$1930'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7020$1929'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7012$1928'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6995$1927'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6995$1927'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6978$1926'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6978$1926'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6961$1925'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6961$1925'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6944$1924'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6944$1924'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6927$1923'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6927$1923'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6910$1922'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6910$1922'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6893$1921'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6893$1921'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6876$1920'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6876$1920'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6859$1919'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6859$1919'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6842$1918'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6842$1918'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6825$1917'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6825$1917'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6808$1916'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6808$1916'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6791$1915'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6791$1915'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6774$1914'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6774$1914'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6757$1913'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6757$1913'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6740$1912'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6740$1912'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6723$1911'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6723$1911'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6706$1910'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6706$1910'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6695$1909'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6695$1909'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6684$1908'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6684$1908'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6673$1907'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6673$1907'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6662$1906'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6662$1906'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6651$1905'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6651$1905'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6640$1904'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6640$1904'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6629$1903'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6629$1903'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6618$1902'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6618$1902'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6504$1828'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6497$1827'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6485$1823'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6485$1823'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6476$1819'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6476$1819'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6467$1815'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6467$1815'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6458$1811'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6458$1811'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6449$1807'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6449$1807'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6440$1803'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6440$1803'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6431$1799'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6431$1799'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6422$1795'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6422$1795'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6394$1790'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6394$1790'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6385$1786'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6385$1786'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6376$1782'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6376$1782'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6367$1778'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6367$1778'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6358$1774'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6358$1774'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6349$1770'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6349$1770'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6340$1766'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6340$1766'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6331$1762'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6331$1762'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6322$1758'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6322$1758'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6313$1754'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6313$1754'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6304$1750'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6304$1750'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6286$1748'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6278$1747'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6278$1747'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6270$1743'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6270$1743'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6261$1739'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6261$1739'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6252$1735'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6252$1735'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6243$1731'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6243$1731'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6234$1727'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6234$1727'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6225$1723'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6225$1723'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6216$1719'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6216$1719'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6189$1714'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6189$1714'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6180$1710'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6180$1710'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6171$1706'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6171$1706'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6162$1702'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6162$1702'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6153$1698'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6153$1698'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6144$1694'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6144$1694'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6135$1690'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6135$1690'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6124$1685'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6124$1685'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6115$1683'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6115$1683'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6099$1678'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6099$1678'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6090$1674'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6090$1674'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6074$1672'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6065$1668'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6065$1668'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6056$1664'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6056$1664'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6047$1660'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6047$1660'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6038$1656'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6038$1656'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5994$1651'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5994$1651'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5985$1647'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5985$1647'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5976$1643'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5976$1643'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5967$1639'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5967$1639'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5958$1635'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5958$1635'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5949$1631'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5949$1631'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5940$1627'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5940$1627'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5931$1623'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5931$1623'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5922$1619'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5922$1619'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5913$1615'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5913$1615'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5904$1611'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5904$1611'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5895$1607'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5895$1607'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5886$1603'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5886$1603'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5877$1599'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5877$1599'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5868$1595'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5868$1595'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5859$1591'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5859$1591'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5850$1587'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5850$1587'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5840$1582'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5840$1582'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5831$1578'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5831$1578'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5822$1574'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5822$1574'.
Found and cleaned up 2 empty switches in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5783$1569'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5783$1569'.
Found and cleaned up 6 empty switches in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5733$1565'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5733$1565'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5679$1539'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5669$1526'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5659$1513'.
Found and cleaned up 4 empty switches in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5614$1509'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5614$1509'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5599$1502'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5599$1502'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5577$1499'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5577$1499'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5563$1498'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5563$1498'.
Found and cleaned up 2 empty switches in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5528$1497'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5528$1497'.
Found and cleaned up 10 empty switches in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5449$1485'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5449$1485'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5434$1478'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5434$1478'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5411$1475'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5411$1475'.
Found and cleaned up 3 empty switches in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5385$1472'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5385$1472'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5351$1471'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5351$1471'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5279$1468'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5279$1468'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5270$1465'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5270$1465'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5216$1453'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5209$1452'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5202$1451'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5186$1450'.
Found and cleaned up 6 empty switches in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5078$1435'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5078$1435'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5063$1428'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5063$1428'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5012$1207'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5004$1205'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5004$1205'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4994$1203'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4994$1203'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4980$1202'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4975$1201'.
Found and cleaned up 4 empty switches in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4935$1187'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4935$1187'.
Found and cleaned up 3 empty switches in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4839$1182'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4839$1182'.
Found and cleaned up 6 empty switches in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4768$1177'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4768$1177'.
Found and cleaned up 10 empty switches in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4655$1165'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4655$1165'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4620$944'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4612$942'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4612$942'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4602$940'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4602$940'.
Found and cleaned up 8 empty switches in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4535$930'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4535$930'.
Found and cleaned up 4 empty switches in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4500$923'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4500$923'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4482$922'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4482$922'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4451$916'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4438$913'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4438$913'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4429$910'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4429$910'.
Found and cleaned up 5 empty switches in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4322$879'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4322$879'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4297$875'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4258$874'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4258$874'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4231$868'.
Found and cleaned up 4 empty switches in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4195$863'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4195$863'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4183$861'.
Found and cleaned up 7 empty switches in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4113$855'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4113$855'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4091$854'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4091$854'.
Found and cleaned up 2 empty switches in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4076$842'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4076$842'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4056$841'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4056$841'.
Found and cleaned up 9 empty switches in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3948$694'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3948$694'.
Found and cleaned up 2 empty switches in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3935$685'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3935$685'.
Found and cleaned up 2 empty switches in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3926$678'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3926$678'.
Found and cleaned up 2 empty switches in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3917$671'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3917$671'.
Found and cleaned up 2 empty switches in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3908$664'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3908$664'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3902$663'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3902$663'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3896$662'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3896$662'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3890$661'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3890$661'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3876$608'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3869$605'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3869$605'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3863$604'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3863$604'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3857$603'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3857$603'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3843$550'.
Found and cleaned up 14 empty switches in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3730$507'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3730$507'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3702$498'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3702$498'.
Found and cleaned up 2 empty switches in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3680$494'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3680$494'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3669$485'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3669$485'.
Found and cleaned up 14 empty switches in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3561$477'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3561$477'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3533$468'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3533$468'.
Found and cleaned up 2 empty switches in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3511$464'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3511$464'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3500$455'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3500$455'.
Found and cleaned up 14 empty switches in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3392$447'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3392$447'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3364$438'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3364$438'.
Found and cleaned up 2 empty switches in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3342$434'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3342$434'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3331$425'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3331$425'.
Found and cleaned up 14 empty switches in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3223$417'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3223$417'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3195$408'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3195$408'.
Found and cleaned up 2 empty switches in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3173$404'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3173$404'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3162$395'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3162$395'.
Found and cleaned up 4 empty switches in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3117$391'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3117$391'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3058$378'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3058$378'.
Found and cleaned up 2 empty switches in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2979$377'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2933$370'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2933$370'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2914$362'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2914$362'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2884$351'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2884$351'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2861$342'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2861$342'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2853$340'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2853$340'.
Found and cleaned up 4 empty switches in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2787$327'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2787$327'.
Found and cleaned up 4 empty switches in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2745$324'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2745$324'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2735$311'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2722$310'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2722$310'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2708$295'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2708$295'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2658$277'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2637$268'.
Found and cleaned up 1 empty switch in `\colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2630$267'.
Removing empty process `colorlight_i5.$proc$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2630$267'.
Cleaned up 1191 empty switches.

4.5.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module InstructionCache.
Optimizing module DataCache.
Optimizing module VexRiscv.
Optimizing module colorlight_i5.

4.6. Executing FLATTEN pass (flatten design).
Deleting now unused module InstructionCache.
Deleting now unused module DataCache.
Deleting now unused module VexRiscv.

4.7. Executing TRIBUF pass.

4.8. Executing DEMINOUT pass (demote inout ports to input or output).

4.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

4.10. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 1130 unused cells and 8257 unused wires.

4.11. Executing CHECK pass (checking for obvious problems).
Checking module colorlight_i5...
Found and reported 0 problems.

4.12. Executing OPT pass (performing simple optimizations).

4.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

4.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 811 cells.

4.12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port B of cell $flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$4901: \VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter -> { 1'1 \VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter [6:0] }
      Replacing known input bits on port B of cell $flatten\VexRiscv.\dataCache_1.$procmux$4995: \VexRiscv.dataCache_1.stageB_flusher_counter [7] -> 1'1
      Replacing known input bits on port B of cell $procmux$10096: \__main___basesoc_ethmac_tx_crc_last_be0 -> 1'1
      Replacing known input bits on port A of cell $procmux$10275: \builder_basesoc_litedramnativeportconverter_state -> 1'1
      Replacing known input bits on port A of cell $procmux$10273: \builder_basesoc_litedramnativeportconverter_state -> 1'1
      Replacing known input bits on port A of cell $procmux$10270: \builder_basesoc_litedramnativeportconverter_state -> 1'0
      Replacing known input bits on port A of cell $procmux$11674: \builder_basesoc_rs232phyrx_state -> 1'1
      Replacing known input bits on port A of cell $procmux$11672: \builder_basesoc_rs232phyrx_state -> 1'1
      Replacing known input bits on port A of cell $procmux$11669: \builder_basesoc_rs232phyrx_state -> 1'0
      Replacing known input bits on port A of cell $procmux$11720: \builder_basesoc_rs232phytx_state -> 1'1
      Replacing known input bits on port A of cell $procmux$11718: \builder_basesoc_rs232phytx_state -> 1'1
      Replacing known input bits on port A of cell $procmux$11715: \builder_basesoc_rs232phytx_state -> 1'0
      Replacing known input bits on port A of cell $procmux$7877: \builder_grant -> 1'0
      Replacing known input bits on port B of cell $procmux$7875: \builder_grant -> 1'1
      Replacing known input bits on port A of cell $procmux$7873: \builder_grant -> 1'1
      Replacing known input bits on port B of cell $procmux$7881: \builder_grant -> 1'0
      Replacing known input bits on port A of cell $procmux$7879: \builder_grant -> 1'0
      Replacing known input bits on port B of cell $procmux$8122: \__main___basesoc_sdram_twtrcon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$8120: \__main___basesoc_sdram_twtrcon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$8138: \__main___basesoc_sdram_tccdcon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$8136: \__main___basesoc_sdram_tccdcon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$8154: \__main___basesoc_sdram_trrdcon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$8152: \__main___basesoc_sdram_trrdcon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$8252: \__main___basesoc_sdram_bankmachine3_trascon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$8250: \__main___basesoc_sdram_bankmachine3_trascon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$8268: \__main___basesoc_sdram_bankmachine3_trccon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$8266: \__main___basesoc_sdram_bankmachine3_trccon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$8284: \__main___basesoc_sdram_bankmachine3_twtpcon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$8282: \__main___basesoc_sdram_bankmachine3_twtpcon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$8347: \__main___basesoc_sdram_bankmachine2_trascon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$8345: \__main___basesoc_sdram_bankmachine2_trascon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$8363: \__main___basesoc_sdram_bankmachine2_trccon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$8361: \__main___basesoc_sdram_bankmachine2_trccon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$8379: \__main___basesoc_sdram_bankmachine2_twtpcon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$8377: \__main___basesoc_sdram_bankmachine2_twtpcon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$8442: \__main___basesoc_sdram_bankmachine1_trascon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$8440: \__main___basesoc_sdram_bankmachine1_trascon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$8458: \__main___basesoc_sdram_bankmachine1_trccon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$8456: \__main___basesoc_sdram_bankmachine1_trccon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$8474: \__main___basesoc_sdram_bankmachine1_twtpcon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$8472: \__main___basesoc_sdram_bankmachine1_twtpcon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$8537: \__main___basesoc_sdram_bankmachine0_trascon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$8535: \__main___basesoc_sdram_bankmachine0_trascon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$8553: \__main___basesoc_sdram_bankmachine0_trccon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$8551: \__main___basesoc_sdram_bankmachine0_trccon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$8569: \__main___basesoc_sdram_bankmachine0_twtpcon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$8567: \__main___basesoc_sdram_bankmachine0_twtpcon_ready -> 1'0
      Replacing known input bits on port A of cell $procmux$8623: \__main___basesoc_sdram_sequencer_count -> 1'0
      Replacing known input bits on port A of cell $procmux$9876: \builder_basesoc_txdatapath_liteethmacgap_state -> 1'1
      Replacing known input bits on port A of cell $procmux$9873: \builder_basesoc_txdatapath_liteethmacgap_state -> 1'0
      Replacing known input bits on port A of cell $procmux$10114: \builder_basesoc_txdatapath_liteethmacpaddinginserter_state -> 1'1
      Replacing known input bits on port A of cell $procmux$10112: \builder_basesoc_txdatapath_liteethmacpaddinginserter_state -> 1'1
      Replacing known input bits on port A of cell $procmux$10109: \builder_basesoc_txdatapath_liteethmacpaddinginserter_state -> 1'0
      Replacing known input bits on port A of cell $procmux$10107: \builder_basesoc_txdatapath_liteethmacpaddinginserter_state -> 1'0
      Replacing known input bits on port B of cell $procmux$10105: \builder_basesoc_txdatapath_liteethmacpaddinginserter_state -> 1'0
      Replacing known input bits on port A of cell $procmux$10192: \builder_basesoc_txdatapath_liteethmactxlastbe_state -> 1'1
      Replacing known input bits on port A of cell $procmux$10189: \builder_basesoc_txdatapath_liteethmactxlastbe_state -> 1'0
      Replacing known input bits on port A of cell $procmux$10187: \builder_basesoc_txdatapath_liteethmactxlastbe_state -> 1'0
      Replacing known input bits on port A of cell $procmux$10121: \__main___basesoc_ethmac_tx_last_be_source_last -> 1'0
      Replacing known input bits on port B of cell $procmux$10119: \__main___basesoc_ethmac_tx_last_be_source_last -> 1'1
      Replacing known input bits on port A of cell $procmux$9847: \builder_basesoc_rxdatapath_liteethmacpreamblechecker_state -> 1'1
      Replacing known input bits on port A of cell $procmux$9844: \builder_basesoc_rxdatapath_liteethmacpreamblechecker_state -> 1'0
      Replacing known input bits on port B of cell $procmux$9839: \__main___basesoc_ethmac_bufferizeendpoints_pipe_valid_source_payload_last_be -> 1'1
  Analyzing evaluation results.
    dead port 1/2 on $mux $flatten\VexRiscv.$procmux$6137.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$6279.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$6305.
    dead port 1/2 on $mux $flatten\VexRiscv.$procmux$6439.
    dead port 1/2 on $mux $flatten\VexRiscv.$procmux$6469.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$6471.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$6477.
    dead port 1/2 on $mux $flatten\VexRiscv.$procmux$6487.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$6489.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$6495.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$6513.
    dead port 1/2 on $mux $flatten\VexRiscv.$procmux$6526.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$6528.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$6534.
    dead port 1/2 on $mux $flatten\VexRiscv.$procmux$6544.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$6546.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$6552.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$6570.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$6613.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$6619.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$6625.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$6634.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$6640.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$6646.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$6652.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$6661.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$6749.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$6815.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$6836.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$6890.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$6912.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$6922.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$6924.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$6930.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$6940.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$6942.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$6948.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$6960.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$6966.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$6975.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$6985.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$6987.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$6993.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$7003.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$7005.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$7011.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$7023.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$7029.
    dead port 2/2 on $mux $flatten\VexRiscv.$procmux$7038.
    dead port 2/2 on $mux $flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$4958.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$5128.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$5132.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$5141.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$5147.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$5158.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$5162.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$5171.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$5177.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$5188.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$5192.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$5201.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$5207.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$5221.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$5224.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$5228.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$5236.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$5239.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$5243.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$5251.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$5255.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$5264.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$5270.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$5291.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$5293.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$5297.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$5305.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$5309.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$5318.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$5324.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$5335.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$5339.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$5348.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$5354.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$5368.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$5371.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$5375.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$5383.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$5387.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$5395.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$5399.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$5408.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$5414.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$5429.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$5431.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$5435.
    dead port 1/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$5443.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$5447.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$5456.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$5462.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$5485.
    dead port 2/2 on $mux $flatten\VexRiscv.\dataCache_1.$procmux$5518.
Removed 101 multiplexer ports.

4.12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
    New ctrl vector for $pmux cell $flatten\VexRiscv.$procmux$6289: $auto$opt_reduce.cc:134:opt_mux$12656
    New ctrl vector for $pmux cell $flatten\VexRiscv.$procmux$6452: { $flatten\VexRiscv.$procmux$6455_CMP $auto$opt_reduce.cc:134:opt_mux$12658 }
    New ctrl vector for $mux cell $flatten\VexRiscv.$procmux$6516: { }
    New ctrl vector for $mux cell $flatten\VexRiscv.$procmux$6573: { }
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$procmux$7060:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1567$3706_EN[31:0]$3903
      New ports: A=1'0, B=1'1, Y=$flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1567$3706_EN[31:0]$3903 [0]
      New connections: $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1567$3706_EN[31:0]$3903 [31:1] = { $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1567$3706_EN[31:0]$3903 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1567$3706_EN[31:0]$3903 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1567$3706_EN[31:0]$3903 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1567$3706_EN[31:0]$3903 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1567$3706_EN[31:0]$3903 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1567$3706_EN[31:0]$3903 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1567$3706_EN[31:0]$3903 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1567$3706_EN[31:0]$3903 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1567$3706_EN[31:0]$3903 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1567$3706_EN[31:0]$3903 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1567$3706_EN[31:0]$3903 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1567$3706_EN[31:0]$3903 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1567$3706_EN[31:0]$3903 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1567$3706_EN[31:0]$3903 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1567$3706_EN[31:0]$3903 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1567$3706_EN[31:0]$3903 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1567$3706_EN[31:0]$3903 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1567$3706_EN[31:0]$3903 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1567$3706_EN[31:0]$3903 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1567$3706_EN[31:0]$3903 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1567$3706_EN[31:0]$3903 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1567$3706_EN[31:0]$3903 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1567$3706_EN[31:0]$3903 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1567$3706_EN[31:0]$3903 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1567$3706_EN[31:0]$3903 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1567$3706_EN[31:0]$3903 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1567$3706_EN[31:0]$3903 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1567$3706_EN[31:0]$3903 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1567$3706_EN[31:0]$3903 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1567$3706_EN[31:0]$3903 [0] $flatten\VexRiscv.$0$memwr$\RegFilePlugin_regFile$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1567$3706_EN[31:0]$3903 [0] }
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$4972:
      Old ports: A=22'0000000000000000000000, B=22'1111111111111111111111, Y=$flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6105$4788_EN[21:0]$4801
      New ports: A=1'0, B=1'1, Y=$flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6105$4788_EN[21:0]$4801 [0]
      New connections: $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6105$4788_EN[21:0]$4801 [21:1] = { $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6105$4788_EN[21:0]$4801 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6105$4788_EN[21:0]$4801 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6105$4788_EN[21:0]$4801 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6105$4788_EN[21:0]$4801 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6105$4788_EN[21:0]$4801 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6105$4788_EN[21:0]$4801 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6105$4788_EN[21:0]$4801 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6105$4788_EN[21:0]$4801 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6105$4788_EN[21:0]$4801 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6105$4788_EN[21:0]$4801 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6105$4788_EN[21:0]$4801 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6105$4788_EN[21:0]$4801 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6105$4788_EN[21:0]$4801 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6105$4788_EN[21:0]$4801 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6105$4788_EN[21:0]$4801 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6105$4788_EN[21:0]$4801 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6105$4788_EN[21:0]$4801 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6105$4788_EN[21:0]$4801 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6105$4788_EN[21:0]$4801 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6105$4788_EN[21:0]$4801 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6105$4788_EN[21:0]$4801 [0] }
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$4983:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6093$4787_EN[31:0]$4792
      New ports: A=1'0, B=1'1, Y=$flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6093$4787_EN[31:0]$4792 [0]
      New connections: $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6093$4787_EN[31:0]$4792 [31:1] = { $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6093$4787_EN[31:0]$4792 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6093$4787_EN[31:0]$4792 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6093$4787_EN[31:0]$4792 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6093$4787_EN[31:0]$4792 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6093$4787_EN[31:0]$4792 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6093$4787_EN[31:0]$4792 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6093$4787_EN[31:0]$4792 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6093$4787_EN[31:0]$4792 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6093$4787_EN[31:0]$4792 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6093$4787_EN[31:0]$4792 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6093$4787_EN[31:0]$4792 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6093$4787_EN[31:0]$4792 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6093$4787_EN[31:0]$4792 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6093$4787_EN[31:0]$4792 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6093$4787_EN[31:0]$4792 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6093$4787_EN[31:0]$4792 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6093$4787_EN[31:0]$4792 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6093$4787_EN[31:0]$4792 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6093$4787_EN[31:0]$4792 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6093$4787_EN[31:0]$4792 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6093$4787_EN[31:0]$4792 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6093$4787_EN[31:0]$4792 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6093$4787_EN[31:0]$4792 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6093$4787_EN[31:0]$4792 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6093$4787_EN[31:0]$4792 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6093$4787_EN[31:0]$4792 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6093$4787_EN[31:0]$4792 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6093$4787_EN[31:0]$4792 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6093$4787_EN[31:0]$4792 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6093$4787_EN[31:0]$4792 [0] $flatten\VexRiscv.\IBusCachedPlugin_cache.$0$memwr$\banks_0$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6093$4787_EN[31:0]$4792 [0] }
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.\dataCache_1.$procmux$5575:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol3$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5405$4562_EN[7:0]$4592
      New ports: A=1'0, B=1'1, Y=$flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol3$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5405$4562_EN[7:0]$4592 [0]
      New connections: $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol3$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5405$4562_EN[7:0]$4592 [7:1] = { $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol3$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5405$4562_EN[7:0]$4592 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol3$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5405$4562_EN[7:0]$4592 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol3$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5405$4562_EN[7:0]$4592 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol3$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5405$4562_EN[7:0]$4592 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol3$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5405$4562_EN[7:0]$4592 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol3$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5405$4562_EN[7:0]$4592 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol3$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5405$4562_EN[7:0]$4592 [0] }
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.\dataCache_1.$procmux$5584:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol2$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5402$4561_EN[7:0]$4589
      New ports: A=1'0, B=1'1, Y=$flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol2$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5402$4561_EN[7:0]$4589 [0]
      New connections: $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol2$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5402$4561_EN[7:0]$4589 [7:1] = { $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol2$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5402$4561_EN[7:0]$4589 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol2$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5402$4561_EN[7:0]$4589 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol2$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5402$4561_EN[7:0]$4589 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol2$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5402$4561_EN[7:0]$4589 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol2$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5402$4561_EN[7:0]$4589 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol2$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5402$4561_EN[7:0]$4589 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol2$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5402$4561_EN[7:0]$4589 [0] }
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.\dataCache_1.$procmux$5593:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol1$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5399$4560_EN[7:0]$4586
      New ports: A=1'0, B=1'1, Y=$flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol1$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5399$4560_EN[7:0]$4586 [0]
      New connections: $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol1$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5399$4560_EN[7:0]$4586 [7:1] = { $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol1$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5399$4560_EN[7:0]$4586 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol1$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5399$4560_EN[7:0]$4586 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol1$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5399$4560_EN[7:0]$4586 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol1$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5399$4560_EN[7:0]$4586 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol1$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5399$4560_EN[7:0]$4586 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol1$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5399$4560_EN[7:0]$4586 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol1$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5399$4560_EN[7:0]$4586 [0] }
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.\dataCache_1.$procmux$5602:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol0$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5396$4559_EN[7:0]$4583
      New ports: A=1'0, B=1'1, Y=$flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol0$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5396$4559_EN[7:0]$4583 [0]
      New connections: $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol0$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5396$4559_EN[7:0]$4583 [7:1] = { $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol0$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5396$4559_EN[7:0]$4583 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol0$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5396$4559_EN[7:0]$4583 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol0$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5396$4559_EN[7:0]$4583 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol0$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5396$4559_EN[7:0]$4583 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol0$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5396$4559_EN[7:0]$4583 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol0$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5396$4559_EN[7:0]$4583 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_data_symbol0$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5396$4559_EN[7:0]$4583 [0] }
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.\dataCache_1.$procmux$5619:
      Old ports: A=22'0000000000000000000000, B=22'1111111111111111111111, Y=$flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5378$4558_EN[21:0]$4570
      New ports: A=1'0, B=1'1, Y=$flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5378$4558_EN[21:0]$4570 [0]
      New connections: $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5378$4558_EN[21:0]$4570 [21:1] = { $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5378$4558_EN[21:0]$4570 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5378$4558_EN[21:0]$4570 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5378$4558_EN[21:0]$4570 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5378$4558_EN[21:0]$4570 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5378$4558_EN[21:0]$4570 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5378$4558_EN[21:0]$4570 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5378$4558_EN[21:0]$4570 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5378$4558_EN[21:0]$4570 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5378$4558_EN[21:0]$4570 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5378$4558_EN[21:0]$4570 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5378$4558_EN[21:0]$4570 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5378$4558_EN[21:0]$4570 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5378$4558_EN[21:0]$4570 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5378$4558_EN[21:0]$4570 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5378$4558_EN[21:0]$4570 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5378$4558_EN[21:0]$4570 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5378$4558_EN[21:0]$4570 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5378$4558_EN[21:0]$4570 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5378$4558_EN[21:0]$4570 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5378$4558_EN[21:0]$4570 [0] $flatten\VexRiscv.\dataCache_1.$0$memwr$\ways_0_tags$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5378$4558_EN[21:0]$4570 [0] }
    New ctrl vector for $pmux cell $procmux$10015: $procmux$10007_CMP
    New ctrl vector for $pmux cell $procmux$10028: $auto$opt_reduce.cc:134:opt_mux$12660
    New ctrl vector for $mux cell $procmux$10034: { }
    New ctrl vector for $pmux cell $procmux$10046: $auto$opt_reduce.cc:134:opt_mux$12662
    New ctrl vector for $mux cell $procmux$10096: { }
    New ctrl vector for $pmux cell $procmux$10229: $auto$opt_reduce.cc:134:opt_mux$12664
    New ctrl vector for $pmux cell $procmux$10245: $auto$opt_reduce.cc:134:opt_mux$12666
    New ctrl vector for $pmux cell $procmux$10323: $auto$opt_reduce.cc:134:opt_mux$12668
    New ctrl vector for $pmux cell $procmux$10327: $auto$opt_reduce.cc:134:opt_mux$12670
    New ctrl vector for $pmux cell $procmux$10441: { $procmux$10425_CMP $auto$opt_reduce.cc:134:opt_mux$12672 }
    New ctrl vector for $pmux cell $procmux$10447: $auto$opt_reduce.cc:134:opt_mux$12674
    New ctrl vector for $pmux cell $procmux$10467: $auto$opt_reduce.cc:134:opt_mux$12676
    New ctrl vector for $pmux cell $procmux$10474: $auto$opt_reduce.cc:134:opt_mux$12678
    New ctrl vector for $pmux cell $procmux$10553: { $procmux$10540_CMP $procmux$10532_CMP $auto$opt_reduce.cc:134:opt_mux$12680 }
    New ctrl vector for $pmux cell $procmux$10586: $auto$opt_reduce.cc:134:opt_mux$12682
    New ctrl vector for $pmux cell $procmux$10608: $auto$opt_reduce.cc:134:opt_mux$12684
    New ctrl vector for $pmux cell $procmux$10630: $auto$opt_reduce.cc:134:opt_mux$12686
    New ctrl vector for $pmux cell $procmux$10652: $auto$opt_reduce.cc:134:opt_mux$12688
    New ctrl vector for $pmux cell $procmux$10685: { $procmux$10540_CMP $auto$opt_reduce.cc:134:opt_mux$12690 }
    New ctrl vector for $pmux cell $procmux$10717: $auto$opt_reduce.cc:134:opt_mux$12692
    New ctrl vector for $pmux cell $procmux$10743: $auto$opt_reduce.cc:134:opt_mux$12694
    New ctrl vector for $pmux cell $procmux$10805: $auto$opt_reduce.cc:134:opt_mux$12696
    New ctrl vector for $pmux cell $procmux$10827: $auto$opt_reduce.cc:134:opt_mux$12698
    New ctrl vector for $pmux cell $procmux$10849: $auto$opt_reduce.cc:134:opt_mux$12700
    New ctrl vector for $pmux cell $procmux$10882: { $procmux$10789_CMP $auto$opt_reduce.cc:134:opt_mux$12702 }
    New ctrl vector for $pmux cell $procmux$10914: $auto$opt_reduce.cc:134:opt_mux$12704
    New ctrl vector for $pmux cell $procmux$10932: $auto$opt_reduce.cc:134:opt_mux$12706
    New ctrl vector for $pmux cell $procmux$10948: { $procmux$10789_CMP $procmux$10781_CMP $auto$opt_reduce.cc:134:opt_mux$12708 }
    New ctrl vector for $pmux cell $procmux$10989: $auto$opt_reduce.cc:134:opt_mux$12710
    New ctrl vector for $pmux cell $procmux$11054: { $procmux$11038_CMP $auto$opt_reduce.cc:134:opt_mux$12712 }
    New ctrl vector for $pmux cell $procmux$11086: $auto$opt_reduce.cc:134:opt_mux$12714
    New ctrl vector for $pmux cell $procmux$11104: $auto$opt_reduce.cc:134:opt_mux$12716
    New ctrl vector for $pmux cell $procmux$11120: { $procmux$11038_CMP $procmux$11030_CMP $auto$opt_reduce.cc:134:opt_mux$12718 }
    New ctrl vector for $pmux cell $procmux$11161: $auto$opt_reduce.cc:134:opt_mux$12720
    New ctrl vector for $pmux cell $procmux$11183: $auto$opt_reduce.cc:134:opt_mux$12722
    New ctrl vector for $pmux cell $procmux$11205: $auto$opt_reduce.cc:134:opt_mux$12724
    New ctrl vector for $pmux cell $procmux$11227: $auto$opt_reduce.cc:134:opt_mux$12726
    New ctrl vector for $pmux cell $procmux$11299: $auto$opt_reduce.cc:134:opt_mux$12728
    New ctrl vector for $pmux cell $procmux$11315: { $procmux$11287_CMP $procmux$11279_CMP $auto$opt_reduce.cc:134:opt_mux$12730 }
    New ctrl vector for $pmux cell $procmux$11356: $auto$opt_reduce.cc:134:opt_mux$12732
    New ctrl vector for $pmux cell $procmux$11378: $auto$opt_reduce.cc:134:opt_mux$12734
    New ctrl vector for $pmux cell $procmux$11400: $auto$opt_reduce.cc:134:opt_mux$12736
    New ctrl vector for $pmux cell $procmux$11422: $auto$opt_reduce.cc:134:opt_mux$12738
    New ctrl vector for $pmux cell $procmux$11455: { $procmux$11287_CMP $auto$opt_reduce.cc:134:opt_mux$12740 }
    New ctrl vector for $pmux cell $procmux$11487: $auto$opt_reduce.cc:134:opt_mux$12742
    Consolidated identical input bits for $mux cell $procmux$7073:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain15$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9840$265_EN[7:0]$2666
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain15$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9840$265_EN[7:0]$2666 [0]
      New connections: $0$memwr$\data_mem_grain15$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9840$265_EN[7:0]$2666 [7:1] = { $0$memwr$\data_mem_grain15$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9840$265_EN[7:0]$2666 [0] $0$memwr$\data_mem_grain15$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9840$265_EN[7:0]$2666 [0] $0$memwr$\data_mem_grain15$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9840$265_EN[7:0]$2666 [0] $0$memwr$\data_mem_grain15$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9840$265_EN[7:0]$2666 [0] $0$memwr$\data_mem_grain15$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9840$265_EN[7:0]$2666 [0] $0$memwr$\data_mem_grain15$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9840$265_EN[7:0]$2666 [0] $0$memwr$\data_mem_grain15$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9840$265_EN[7:0]$2666 [0] }
    Consolidated identical input bits for $mux cell $procmux$7082:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain14$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9826$264_EN[7:0]$2658
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain14$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9826$264_EN[7:0]$2658 [0]
      New connections: $0$memwr$\data_mem_grain14$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9826$264_EN[7:0]$2658 [7:1] = { $0$memwr$\data_mem_grain14$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9826$264_EN[7:0]$2658 [0] $0$memwr$\data_mem_grain14$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9826$264_EN[7:0]$2658 [0] $0$memwr$\data_mem_grain14$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9826$264_EN[7:0]$2658 [0] $0$memwr$\data_mem_grain14$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9826$264_EN[7:0]$2658 [0] $0$memwr$\data_mem_grain14$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9826$264_EN[7:0]$2658 [0] $0$memwr$\data_mem_grain14$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9826$264_EN[7:0]$2658 [0] $0$memwr$\data_mem_grain14$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9826$264_EN[7:0]$2658 [0] }
    Consolidated identical input bits for $mux cell $procmux$7091:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain13$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9812$263_EN[7:0]$2650
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain13$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9812$263_EN[7:0]$2650 [0]
      New connections: $0$memwr$\data_mem_grain13$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9812$263_EN[7:0]$2650 [7:1] = { $0$memwr$\data_mem_grain13$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9812$263_EN[7:0]$2650 [0] $0$memwr$\data_mem_grain13$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9812$263_EN[7:0]$2650 [0] $0$memwr$\data_mem_grain13$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9812$263_EN[7:0]$2650 [0] $0$memwr$\data_mem_grain13$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9812$263_EN[7:0]$2650 [0] $0$memwr$\data_mem_grain13$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9812$263_EN[7:0]$2650 [0] $0$memwr$\data_mem_grain13$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9812$263_EN[7:0]$2650 [0] $0$memwr$\data_mem_grain13$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9812$263_EN[7:0]$2650 [0] }
    Consolidated identical input bits for $mux cell $procmux$7100:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain12$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9798$262_EN[7:0]$2642
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain12$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9798$262_EN[7:0]$2642 [0]
      New connections: $0$memwr$\data_mem_grain12$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9798$262_EN[7:0]$2642 [7:1] = { $0$memwr$\data_mem_grain12$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9798$262_EN[7:0]$2642 [0] $0$memwr$\data_mem_grain12$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9798$262_EN[7:0]$2642 [0] $0$memwr$\data_mem_grain12$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9798$262_EN[7:0]$2642 [0] $0$memwr$\data_mem_grain12$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9798$262_EN[7:0]$2642 [0] $0$memwr$\data_mem_grain12$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9798$262_EN[7:0]$2642 [0] $0$memwr$\data_mem_grain12$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9798$262_EN[7:0]$2642 [0] $0$memwr$\data_mem_grain12$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9798$262_EN[7:0]$2642 [0] }
    Consolidated identical input bits for $mux cell $procmux$7109:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain11$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9784$261_EN[7:0]$2634
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain11$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9784$261_EN[7:0]$2634 [0]
      New connections: $0$memwr$\data_mem_grain11$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9784$261_EN[7:0]$2634 [7:1] = { $0$memwr$\data_mem_grain11$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9784$261_EN[7:0]$2634 [0] $0$memwr$\data_mem_grain11$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9784$261_EN[7:0]$2634 [0] $0$memwr$\data_mem_grain11$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9784$261_EN[7:0]$2634 [0] $0$memwr$\data_mem_grain11$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9784$261_EN[7:0]$2634 [0] $0$memwr$\data_mem_grain11$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9784$261_EN[7:0]$2634 [0] $0$memwr$\data_mem_grain11$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9784$261_EN[7:0]$2634 [0] $0$memwr$\data_mem_grain11$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9784$261_EN[7:0]$2634 [0] }
    Consolidated identical input bits for $mux cell $procmux$7118:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain10$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9770$260_EN[7:0]$2626
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain10$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9770$260_EN[7:0]$2626 [0]
      New connections: $0$memwr$\data_mem_grain10$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9770$260_EN[7:0]$2626 [7:1] = { $0$memwr$\data_mem_grain10$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9770$260_EN[7:0]$2626 [0] $0$memwr$\data_mem_grain10$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9770$260_EN[7:0]$2626 [0] $0$memwr$\data_mem_grain10$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9770$260_EN[7:0]$2626 [0] $0$memwr$\data_mem_grain10$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9770$260_EN[7:0]$2626 [0] $0$memwr$\data_mem_grain10$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9770$260_EN[7:0]$2626 [0] $0$memwr$\data_mem_grain10$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9770$260_EN[7:0]$2626 [0] $0$memwr$\data_mem_grain10$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9770$260_EN[7:0]$2626 [0] }
    Consolidated identical input bits for $mux cell $procmux$7127:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain9$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9756$259_EN[7:0]$2618
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain9$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9756$259_EN[7:0]$2618 [0]
      New connections: $0$memwr$\data_mem_grain9$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9756$259_EN[7:0]$2618 [7:1] = { $0$memwr$\data_mem_grain9$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9756$259_EN[7:0]$2618 [0] $0$memwr$\data_mem_grain9$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9756$259_EN[7:0]$2618 [0] $0$memwr$\data_mem_grain9$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9756$259_EN[7:0]$2618 [0] $0$memwr$\data_mem_grain9$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9756$259_EN[7:0]$2618 [0] $0$memwr$\data_mem_grain9$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9756$259_EN[7:0]$2618 [0] $0$memwr$\data_mem_grain9$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9756$259_EN[7:0]$2618 [0] $0$memwr$\data_mem_grain9$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9756$259_EN[7:0]$2618 [0] }
    Consolidated identical input bits for $mux cell $procmux$7136:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain8$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9742$258_EN[7:0]$2610
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain8$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9742$258_EN[7:0]$2610 [0]
      New connections: $0$memwr$\data_mem_grain8$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9742$258_EN[7:0]$2610 [7:1] = { $0$memwr$\data_mem_grain8$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9742$258_EN[7:0]$2610 [0] $0$memwr$\data_mem_grain8$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9742$258_EN[7:0]$2610 [0] $0$memwr$\data_mem_grain8$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9742$258_EN[7:0]$2610 [0] $0$memwr$\data_mem_grain8$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9742$258_EN[7:0]$2610 [0] $0$memwr$\data_mem_grain8$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9742$258_EN[7:0]$2610 [0] $0$memwr$\data_mem_grain8$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9742$258_EN[7:0]$2610 [0] $0$memwr$\data_mem_grain8$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9742$258_EN[7:0]$2610 [0] }
    Consolidated identical input bits for $mux cell $procmux$7145:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain7$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9728$257_EN[7:0]$2602
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain7$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9728$257_EN[7:0]$2602 [0]
      New connections: $0$memwr$\data_mem_grain7$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9728$257_EN[7:0]$2602 [7:1] = { $0$memwr$\data_mem_grain7$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9728$257_EN[7:0]$2602 [0] $0$memwr$\data_mem_grain7$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9728$257_EN[7:0]$2602 [0] $0$memwr$\data_mem_grain7$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9728$257_EN[7:0]$2602 [0] $0$memwr$\data_mem_grain7$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9728$257_EN[7:0]$2602 [0] $0$memwr$\data_mem_grain7$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9728$257_EN[7:0]$2602 [0] $0$memwr$\data_mem_grain7$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9728$257_EN[7:0]$2602 [0] $0$memwr$\data_mem_grain7$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9728$257_EN[7:0]$2602 [0] }
    Consolidated identical input bits for $mux cell $procmux$7154:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain6$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9714$256_EN[7:0]$2594
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain6$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9714$256_EN[7:0]$2594 [0]
      New connections: $0$memwr$\data_mem_grain6$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9714$256_EN[7:0]$2594 [7:1] = { $0$memwr$\data_mem_grain6$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9714$256_EN[7:0]$2594 [0] $0$memwr$\data_mem_grain6$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9714$256_EN[7:0]$2594 [0] $0$memwr$\data_mem_grain6$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9714$256_EN[7:0]$2594 [0] $0$memwr$\data_mem_grain6$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9714$256_EN[7:0]$2594 [0] $0$memwr$\data_mem_grain6$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9714$256_EN[7:0]$2594 [0] $0$memwr$\data_mem_grain6$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9714$256_EN[7:0]$2594 [0] $0$memwr$\data_mem_grain6$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9714$256_EN[7:0]$2594 [0] }
    Consolidated identical input bits for $mux cell $procmux$7163:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain5$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9700$255_EN[7:0]$2586
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain5$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9700$255_EN[7:0]$2586 [0]
      New connections: $0$memwr$\data_mem_grain5$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9700$255_EN[7:0]$2586 [7:1] = { $0$memwr$\data_mem_grain5$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9700$255_EN[7:0]$2586 [0] $0$memwr$\data_mem_grain5$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9700$255_EN[7:0]$2586 [0] $0$memwr$\data_mem_grain5$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9700$255_EN[7:0]$2586 [0] $0$memwr$\data_mem_grain5$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9700$255_EN[7:0]$2586 [0] $0$memwr$\data_mem_grain5$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9700$255_EN[7:0]$2586 [0] $0$memwr$\data_mem_grain5$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9700$255_EN[7:0]$2586 [0] $0$memwr$\data_mem_grain5$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9700$255_EN[7:0]$2586 [0] }
    Consolidated identical input bits for $mux cell $procmux$7172:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain4$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9686$254_EN[7:0]$2578
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain4$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9686$254_EN[7:0]$2578 [0]
      New connections: $0$memwr$\data_mem_grain4$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9686$254_EN[7:0]$2578 [7:1] = { $0$memwr$\data_mem_grain4$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9686$254_EN[7:0]$2578 [0] $0$memwr$\data_mem_grain4$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9686$254_EN[7:0]$2578 [0] $0$memwr$\data_mem_grain4$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9686$254_EN[7:0]$2578 [0] $0$memwr$\data_mem_grain4$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9686$254_EN[7:0]$2578 [0] $0$memwr$\data_mem_grain4$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9686$254_EN[7:0]$2578 [0] $0$memwr$\data_mem_grain4$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9686$254_EN[7:0]$2578 [0] $0$memwr$\data_mem_grain4$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9686$254_EN[7:0]$2578 [0] }
    Consolidated identical input bits for $mux cell $procmux$7181:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain3$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9672$253_EN[7:0]$2570
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain3$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9672$253_EN[7:0]$2570 [0]
      New connections: $0$memwr$\data_mem_grain3$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9672$253_EN[7:0]$2570 [7:1] = { $0$memwr$\data_mem_grain3$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9672$253_EN[7:0]$2570 [0] $0$memwr$\data_mem_grain3$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9672$253_EN[7:0]$2570 [0] $0$memwr$\data_mem_grain3$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9672$253_EN[7:0]$2570 [0] $0$memwr$\data_mem_grain3$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9672$253_EN[7:0]$2570 [0] $0$memwr$\data_mem_grain3$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9672$253_EN[7:0]$2570 [0] $0$memwr$\data_mem_grain3$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9672$253_EN[7:0]$2570 [0] $0$memwr$\data_mem_grain3$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9672$253_EN[7:0]$2570 [0] }
    Consolidated identical input bits for $mux cell $procmux$7190:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain2$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9658$252_EN[7:0]$2562
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain2$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9658$252_EN[7:0]$2562 [0]
      New connections: $0$memwr$\data_mem_grain2$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9658$252_EN[7:0]$2562 [7:1] = { $0$memwr$\data_mem_grain2$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9658$252_EN[7:0]$2562 [0] $0$memwr$\data_mem_grain2$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9658$252_EN[7:0]$2562 [0] $0$memwr$\data_mem_grain2$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9658$252_EN[7:0]$2562 [0] $0$memwr$\data_mem_grain2$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9658$252_EN[7:0]$2562 [0] $0$memwr$\data_mem_grain2$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9658$252_EN[7:0]$2562 [0] $0$memwr$\data_mem_grain2$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9658$252_EN[7:0]$2562 [0] $0$memwr$\data_mem_grain2$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9658$252_EN[7:0]$2562 [0] }
    Consolidated identical input bits for $mux cell $procmux$7199:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain1$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9644$251_EN[7:0]$2554
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain1$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9644$251_EN[7:0]$2554 [0]
      New connections: $0$memwr$\data_mem_grain1$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9644$251_EN[7:0]$2554 [7:1] = { $0$memwr$\data_mem_grain1$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9644$251_EN[7:0]$2554 [0] $0$memwr$\data_mem_grain1$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9644$251_EN[7:0]$2554 [0] $0$memwr$\data_mem_grain1$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9644$251_EN[7:0]$2554 [0] $0$memwr$\data_mem_grain1$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9644$251_EN[7:0]$2554 [0] $0$memwr$\data_mem_grain1$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9644$251_EN[7:0]$2554 [0] $0$memwr$\data_mem_grain1$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9644$251_EN[7:0]$2554 [0] $0$memwr$\data_mem_grain1$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9644$251_EN[7:0]$2554 [0] }
    Consolidated identical input bits for $mux cell $procmux$7208:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain0$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9630$250_EN[7:0]$2546
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain0$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9630$250_EN[7:0]$2546 [0]
      New connections: $0$memwr$\data_mem_grain0$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9630$250_EN[7:0]$2546 [7:1] = { $0$memwr$\data_mem_grain0$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9630$250_EN[7:0]$2546 [0] $0$memwr$\data_mem_grain0$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9630$250_EN[7:0]$2546 [0] $0$memwr$\data_mem_grain0$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9630$250_EN[7:0]$2546 [0] $0$memwr$\data_mem_grain0$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9630$250_EN[7:0]$2546 [0] $0$memwr$\data_mem_grain0$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9630$250_EN[7:0]$2546 [0] $0$memwr$\data_mem_grain0$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9630$250_EN[7:0]$2546 [0] $0$memwr$\data_mem_grain0$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9630$250_EN[7:0]$2546 [0] }
    Consolidated identical input bits for $mux cell $procmux$7217:
      Old ports: A=0, B=32'11111111000000000000000000000000, Y=$0$memwr$\mem_4$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9552$249_EN[31:0]$2527
      New ports: A=1'0, B=1'1, Y=$0$memwr$\mem_4$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9552$249_EN[31:0]$2527 [24]
      New connections: { $0$memwr$\mem_4$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9552$249_EN[31:0]$2527 [31:25] $0$memwr$\mem_4$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9552$249_EN[31:0]$2527 [23:0] } = { $0$memwr$\mem_4$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9552$249_EN[31:0]$2527 [24] $0$memwr$\mem_4$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9552$249_EN[31:0]$2527 [24] $0$memwr$\mem_4$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9552$249_EN[31:0]$2527 [24] $0$memwr$\mem_4$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9552$249_EN[31:0]$2527 [24] $0$memwr$\mem_4$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9552$249_EN[31:0]$2527 [24] $0$memwr$\mem_4$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9552$249_EN[31:0]$2527 [24] $0$memwr$\mem_4$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9552$249_EN[31:0]$2527 [24] 24'000000000000000000000000 }
    Consolidated identical input bits for $mux cell $procmux$7226:
      Old ports: A=0, B=16711680, Y=$0$memwr$\mem_4$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9550$248_EN[31:0]$2524
      New ports: A=1'0, B=1'1, Y=$0$memwr$\mem_4$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9550$248_EN[31:0]$2524 [16]
      New connections: { $0$memwr$\mem_4$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9550$248_EN[31:0]$2524 [31:17] $0$memwr$\mem_4$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9550$248_EN[31:0]$2524 [15:0] } = { 8'00000000 $0$memwr$\mem_4$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9550$248_EN[31:0]$2524 [16] $0$memwr$\mem_4$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9550$248_EN[31:0]$2524 [16] $0$memwr$\mem_4$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9550$248_EN[31:0]$2524 [16] $0$memwr$\mem_4$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9550$248_EN[31:0]$2524 [16] $0$memwr$\mem_4$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9550$248_EN[31:0]$2524 [16] $0$memwr$\mem_4$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9550$248_EN[31:0]$2524 [16] $0$memwr$\mem_4$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9550$248_EN[31:0]$2524 [16] 16'0000000000000000 }
    Consolidated identical input bits for $mux cell $procmux$7235:
      Old ports: A=0, B=65280, Y=$0$memwr$\mem_4$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9548$247_EN[31:0]$2521
      New ports: A=1'0, B=1'1, Y=$0$memwr$\mem_4$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9548$247_EN[31:0]$2521 [8]
      New connections: { $0$memwr$\mem_4$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9548$247_EN[31:0]$2521 [31:9] $0$memwr$\mem_4$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9548$247_EN[31:0]$2521 [7:0] } = { 16'0000000000000000 $0$memwr$\mem_4$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9548$247_EN[31:0]$2521 [8] $0$memwr$\mem_4$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9548$247_EN[31:0]$2521 [8] $0$memwr$\mem_4$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9548$247_EN[31:0]$2521 [8] $0$memwr$\mem_4$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9548$247_EN[31:0]$2521 [8] $0$memwr$\mem_4$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9548$247_EN[31:0]$2521 [8] $0$memwr$\mem_4$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9548$247_EN[31:0]$2521 [8] $0$memwr$\mem_4$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9548$247_EN[31:0]$2521 [8] 8'00000000 }
    Consolidated identical input bits for $mux cell $procmux$7244:
      Old ports: A=0, B=255, Y=$0$memwr$\mem_4$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9546$246_EN[31:0]$2518
      New ports: A=1'0, B=1'1, Y=$0$memwr$\mem_4$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9546$246_EN[31:0]$2518 [0]
      New connections: $0$memwr$\mem_4$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9546$246_EN[31:0]$2518 [31:1] = { 24'000000000000000000000000 $0$memwr$\mem_4$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9546$246_EN[31:0]$2518 [0] $0$memwr$\mem_4$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9546$246_EN[31:0]$2518 [0] $0$memwr$\mem_4$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9546$246_EN[31:0]$2518 [0] $0$memwr$\mem_4$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9546$246_EN[31:0]$2518 [0] $0$memwr$\mem_4$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9546$246_EN[31:0]$2518 [0] $0$memwr$\mem_4$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9546$246_EN[31:0]$2518 [0] $0$memwr$\mem_4$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9546$246_EN[31:0]$2518 [0] }
    Consolidated identical input bits for $mux cell $procmux$7255:
      Old ports: A=0, B=32'11111111000000000000000000000000, Y=$0$memwr$\mem_3$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9525$245_EN[31:0]$2499
      New ports: A=1'0, B=1'1, Y=$0$memwr$\mem_3$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9525$245_EN[31:0]$2499 [24]
      New connections: { $0$memwr$\mem_3$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9525$245_EN[31:0]$2499 [31:25] $0$memwr$\mem_3$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9525$245_EN[31:0]$2499 [23:0] } = { $0$memwr$\mem_3$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9525$245_EN[31:0]$2499 [24] $0$memwr$\mem_3$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9525$245_EN[31:0]$2499 [24] $0$memwr$\mem_3$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9525$245_EN[31:0]$2499 [24] $0$memwr$\mem_3$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9525$245_EN[31:0]$2499 [24] $0$memwr$\mem_3$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9525$245_EN[31:0]$2499 [24] $0$memwr$\mem_3$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9525$245_EN[31:0]$2499 [24] $0$memwr$\mem_3$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9525$245_EN[31:0]$2499 [24] 24'000000000000000000000000 }
    Consolidated identical input bits for $mux cell $procmux$7264:
      Old ports: A=0, B=16711680, Y=$0$memwr$\mem_3$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9523$244_EN[31:0]$2496
      New ports: A=1'0, B=1'1, Y=$0$memwr$\mem_3$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9523$244_EN[31:0]$2496 [16]
      New connections: { $0$memwr$\mem_3$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9523$244_EN[31:0]$2496 [31:17] $0$memwr$\mem_3$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9523$244_EN[31:0]$2496 [15:0] } = { 8'00000000 $0$memwr$\mem_3$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9523$244_EN[31:0]$2496 [16] $0$memwr$\mem_3$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9523$244_EN[31:0]$2496 [16] $0$memwr$\mem_3$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9523$244_EN[31:0]$2496 [16] $0$memwr$\mem_3$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9523$244_EN[31:0]$2496 [16] $0$memwr$\mem_3$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9523$244_EN[31:0]$2496 [16] $0$memwr$\mem_3$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9523$244_EN[31:0]$2496 [16] $0$memwr$\mem_3$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9523$244_EN[31:0]$2496 [16] 16'0000000000000000 }
    Consolidated identical input bits for $mux cell $procmux$7273:
      Old ports: A=0, B=65280, Y=$0$memwr$\mem_3$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9521$243_EN[31:0]$2493
      New ports: A=1'0, B=1'1, Y=$0$memwr$\mem_3$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9521$243_EN[31:0]$2493 [8]
      New connections: { $0$memwr$\mem_3$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9521$243_EN[31:0]$2493 [31:9] $0$memwr$\mem_3$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9521$243_EN[31:0]$2493 [7:0] } = { 16'0000000000000000 $0$memwr$\mem_3$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9521$243_EN[31:0]$2493 [8] $0$memwr$\mem_3$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9521$243_EN[31:0]$2493 [8] $0$memwr$\mem_3$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9521$243_EN[31:0]$2493 [8] $0$memwr$\mem_3$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9521$243_EN[31:0]$2493 [8] $0$memwr$\mem_3$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9521$243_EN[31:0]$2493 [8] $0$memwr$\mem_3$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9521$243_EN[31:0]$2493 [8] $0$memwr$\mem_3$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9521$243_EN[31:0]$2493 [8] 8'00000000 }
    Consolidated identical input bits for $mux cell $procmux$7282:
      Old ports: A=0, B=255, Y=$0$memwr$\mem_3$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9519$242_EN[31:0]$2490
      New ports: A=1'0, B=1'1, Y=$0$memwr$\mem_3$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9519$242_EN[31:0]$2490 [0]
      New connections: $0$memwr$\mem_3$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9519$242_EN[31:0]$2490 [31:1] = { 24'000000000000000000000000 $0$memwr$\mem_3$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9519$242_EN[31:0]$2490 [0] $0$memwr$\mem_3$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9519$242_EN[31:0]$2490 [0] $0$memwr$\mem_3$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9519$242_EN[31:0]$2490 [0] $0$memwr$\mem_3$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9519$242_EN[31:0]$2490 [0] $0$memwr$\mem_3$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9519$242_EN[31:0]$2490 [0] $0$memwr$\mem_3$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9519$242_EN[31:0]$2490 [0] $0$memwr$\mem_3$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9519$242_EN[31:0]$2490 [0] }
    Consolidated identical input bits for $mux cell $procmux$7293:
      Old ports: A=14'00000000000000, B=14'11111111111111, Y=$0$memwr$\storage_10$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9496$241_EN[13:0]$2479
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage_10$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9496$241_EN[13:0]$2479 [0]
      New connections: $0$memwr$\storage_10$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9496$241_EN[13:0]$2479 [13:1] = { $0$memwr$\storage_10$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9496$241_EN[13:0]$2479 [0] $0$memwr$\storage_10$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9496$241_EN[13:0]$2479 [0] $0$memwr$\storage_10$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9496$241_EN[13:0]$2479 [0] $0$memwr$\storage_10$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9496$241_EN[13:0]$2479 [0] $0$memwr$\storage_10$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9496$241_EN[13:0]$2479 [0] $0$memwr$\storage_10$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9496$241_EN[13:0]$2479 [0] $0$memwr$\storage_10$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9496$241_EN[13:0]$2479 [0] $0$memwr$\storage_10$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9496$241_EN[13:0]$2479 [0] $0$memwr$\storage_10$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9496$241_EN[13:0]$2479 [0] $0$memwr$\storage_10$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9496$241_EN[13:0]$2479 [0] $0$memwr$\storage_10$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9496$241_EN[13:0]$2479 [0] $0$memwr$\storage_10$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9496$241_EN[13:0]$2479 [0] $0$memwr$\storage_10$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9496$241_EN[13:0]$2479 [0] }
    Consolidated identical input bits for $mux cell $procmux$7302:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\mem_2$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9477$240_EN[31:0]$2469
      New ports: A=1'0, B=1'1, Y=$0$memwr$\mem_2$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9477$240_EN[31:0]$2469 [0]
      New connections: $0$memwr$\mem_2$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9477$240_EN[31:0]$2469 [31:1] = { $0$memwr$\mem_2$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9477$240_EN[31:0]$2469 [0] $0$memwr$\mem_2$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9477$240_EN[31:0]$2469 [0] $0$memwr$\mem_2$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9477$240_EN[31:0]$2469 [0] $0$memwr$\mem_2$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9477$240_EN[31:0]$2469 [0] $0$memwr$\mem_2$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9477$240_EN[31:0]$2469 [0] $0$memwr$\mem_2$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9477$240_EN[31:0]$2469 [0] $0$memwr$\mem_2$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9477$240_EN[31:0]$2469 [0] $0$memwr$\mem_2$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9477$240_EN[31:0]$2469 [0] $0$memwr$\mem_2$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9477$240_EN[31:0]$2469 [0] $0$memwr$\mem_2$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9477$240_EN[31:0]$2469 [0] $0$memwr$\mem_2$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9477$240_EN[31:0]$2469 [0] $0$memwr$\mem_2$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9477$240_EN[31:0]$2469 [0] $0$memwr$\mem_2$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9477$240_EN[31:0]$2469 [0] $0$memwr$\mem_2$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9477$240_EN[31:0]$2469 [0] $0$memwr$\mem_2$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9477$240_EN[31:0]$2469 [0] $0$memwr$\mem_2$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9477$240_EN[31:0]$2469 [0] $0$memwr$\mem_2$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9477$240_EN[31:0]$2469 [0] $0$memwr$\mem_2$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9477$240_EN[31:0]$2469 [0] $0$memwr$\mem_2$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9477$240_EN[31:0]$2469 [0] $0$memwr$\mem_2$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9477$240_EN[31:0]$2469 [0] $0$memwr$\mem_2$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9477$240_EN[31:0]$2469 [0] $0$memwr$\mem_2$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9477$240_EN[31:0]$2469 [0] $0$memwr$\mem_2$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9477$240_EN[31:0]$2469 [0] $0$memwr$\mem_2$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9477$240_EN[31:0]$2469 [0] $0$memwr$\mem_2$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9477$240_EN[31:0]$2469 [0] $0$memwr$\mem_2$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9477$240_EN[31:0]$2469 [0] $0$memwr$\mem_2$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9477$240_EN[31:0]$2469 [0] $0$memwr$\mem_2$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9477$240_EN[31:0]$2469 [0] $0$memwr$\mem_2$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9477$240_EN[31:0]$2469 [0] $0$memwr$\mem_2$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9477$240_EN[31:0]$2469 [0] $0$memwr$\mem_2$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9477$240_EN[31:0]$2469 [0] }
    Consolidated identical input bits for $mux cell $procmux$7311:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\mem_1$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9457$239_EN[31:0]$2459
      New ports: A=1'0, B=1'1, Y=$0$memwr$\mem_1$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9457$239_EN[31:0]$2459 [0]
      New connections: $0$memwr$\mem_1$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9457$239_EN[31:0]$2459 [31:1] = { $0$memwr$\mem_1$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9457$239_EN[31:0]$2459 [0] $0$memwr$\mem_1$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9457$239_EN[31:0]$2459 [0] $0$memwr$\mem_1$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9457$239_EN[31:0]$2459 [0] $0$memwr$\mem_1$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9457$239_EN[31:0]$2459 [0] $0$memwr$\mem_1$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9457$239_EN[31:0]$2459 [0] $0$memwr$\mem_1$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9457$239_EN[31:0]$2459 [0] $0$memwr$\mem_1$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9457$239_EN[31:0]$2459 [0] $0$memwr$\mem_1$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9457$239_EN[31:0]$2459 [0] $0$memwr$\mem_1$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9457$239_EN[31:0]$2459 [0] $0$memwr$\mem_1$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9457$239_EN[31:0]$2459 [0] $0$memwr$\mem_1$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9457$239_EN[31:0]$2459 [0] $0$memwr$\mem_1$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9457$239_EN[31:0]$2459 [0] $0$memwr$\mem_1$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9457$239_EN[31:0]$2459 [0] $0$memwr$\mem_1$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9457$239_EN[31:0]$2459 [0] $0$memwr$\mem_1$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9457$239_EN[31:0]$2459 [0] $0$memwr$\mem_1$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9457$239_EN[31:0]$2459 [0] $0$memwr$\mem_1$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9457$239_EN[31:0]$2459 [0] $0$memwr$\mem_1$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9457$239_EN[31:0]$2459 [0] $0$memwr$\mem_1$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9457$239_EN[31:0]$2459 [0] $0$memwr$\mem_1$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9457$239_EN[31:0]$2459 [0] $0$memwr$\mem_1$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9457$239_EN[31:0]$2459 [0] $0$memwr$\mem_1$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9457$239_EN[31:0]$2459 [0] $0$memwr$\mem_1$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9457$239_EN[31:0]$2459 [0] $0$memwr$\mem_1$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9457$239_EN[31:0]$2459 [0] $0$memwr$\mem_1$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9457$239_EN[31:0]$2459 [0] $0$memwr$\mem_1$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9457$239_EN[31:0]$2459 [0] $0$memwr$\mem_1$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9457$239_EN[31:0]$2459 [0] $0$memwr$\mem_1$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9457$239_EN[31:0]$2459 [0] $0$memwr$\mem_1$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9457$239_EN[31:0]$2459 [0] $0$memwr$\mem_1$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9457$239_EN[31:0]$2459 [0] $0$memwr$\mem_1$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9457$239_EN[31:0]$2459 [0] }
    Consolidated identical input bits for $mux cell $procmux$7320:
      Old ports: A=14'00000000000000, B=14'11111111111111, Y=$0$memwr$\storage_9$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9438$238_EN[13:0]$2449
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage_9$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9438$238_EN[13:0]$2449 [0]
      New connections: $0$memwr$\storage_9$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9438$238_EN[13:0]$2449 [13:1] = { $0$memwr$\storage_9$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9438$238_EN[13:0]$2449 [0] $0$memwr$\storage_9$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9438$238_EN[13:0]$2449 [0] $0$memwr$\storage_9$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9438$238_EN[13:0]$2449 [0] $0$memwr$\storage_9$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9438$238_EN[13:0]$2449 [0] $0$memwr$\storage_9$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9438$238_EN[13:0]$2449 [0] $0$memwr$\storage_9$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9438$238_EN[13:0]$2449 [0] $0$memwr$\storage_9$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9438$238_EN[13:0]$2449 [0] $0$memwr$\storage_9$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9438$238_EN[13:0]$2449 [0] $0$memwr$\storage_9$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9438$238_EN[13:0]$2449 [0] $0$memwr$\storage_9$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9438$238_EN[13:0]$2449 [0] $0$memwr$\storage_9$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9438$238_EN[13:0]$2449 [0] $0$memwr$\storage_9$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9438$238_EN[13:0]$2449 [0] $0$memwr$\storage_9$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9438$238_EN[13:0]$2449 [0] }
    Consolidated identical input bits for $mux cell $procmux$7329:
      Old ports: A=42'000000000000000000000000000000000000000000, B=42'111111111111111111111111111111111111111111, Y=$0$memwr$\storage_8$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9419$237_EN[41:0]$2439
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage_8$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9419$237_EN[41:0]$2439 [0]
      New connections: $0$memwr$\storage_8$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9419$237_EN[41:0]$2439 [41:1] = { $0$memwr$\storage_8$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9419$237_EN[41:0]$2439 [0] $0$memwr$\storage_8$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9419$237_EN[41:0]$2439 [0] $0$memwr$\storage_8$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9419$237_EN[41:0]$2439 [0] $0$memwr$\storage_8$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9419$237_EN[41:0]$2439 [0] $0$memwr$\storage_8$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9419$237_EN[41:0]$2439 [0] $0$memwr$\storage_8$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9419$237_EN[41:0]$2439 [0] $0$memwr$\storage_8$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9419$237_EN[41:0]$2439 [0] $0$memwr$\storage_8$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9419$237_EN[41:0]$2439 [0] $0$memwr$\storage_8$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9419$237_EN[41:0]$2439 [0] $0$memwr$\storage_8$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9419$237_EN[41:0]$2439 [0] $0$memwr$\storage_8$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9419$237_EN[41:0]$2439 [0] $0$memwr$\storage_8$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9419$237_EN[41:0]$2439 [0] $0$memwr$\storage_8$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9419$237_EN[41:0]$2439 [0] $0$memwr$\storage_8$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9419$237_EN[41:0]$2439 [0] $0$memwr$\storage_8$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9419$237_EN[41:0]$2439 [0] $0$memwr$\storage_8$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9419$237_EN[41:0]$2439 [0] $0$memwr$\storage_8$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9419$237_EN[41:0]$2439 [0] $0$memwr$\storage_8$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9419$237_EN[41:0]$2439 [0] $0$memwr$\storage_8$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9419$237_EN[41:0]$2439 [0] $0$memwr$\storage_8$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9419$237_EN[41:0]$2439 [0] $0$memwr$\storage_8$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9419$237_EN[41:0]$2439 [0] $0$memwr$\storage_8$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9419$237_EN[41:0]$2439 [0] $0$memwr$\storage_8$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9419$237_EN[41:0]$2439 [0] $0$memwr$\storage_8$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9419$237_EN[41:0]$2439 [0] $0$memwr$\storage_8$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9419$237_EN[41:0]$2439 [0] $0$memwr$\storage_8$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9419$237_EN[41:0]$2439 [0] $0$memwr$\storage_8$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9419$237_EN[41:0]$2439 [0] $0$memwr$\storage_8$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9419$237_EN[41:0]$2439 [0] $0$memwr$\storage_8$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9419$237_EN[41:0]$2439 [0] $0$memwr$\storage_8$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9419$237_EN[41:0]$2439 [0] $0$memwr$\storage_8$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9419$237_EN[41:0]$2439 [0] $0$memwr$\storage_8$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9419$237_EN[41:0]$2439 [0] $0$memwr$\storage_8$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9419$237_EN[41:0]$2439 [0] $0$memwr$\storage_8$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9419$237_EN[41:0]$2439 [0] $0$memwr$\storage_8$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9419$237_EN[41:0]$2439 [0] $0$memwr$\storage_8$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9419$237_EN[41:0]$2439 [0] $0$memwr$\storage_8$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9419$237_EN[41:0]$2439 [0] $0$memwr$\storage_8$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9419$237_EN[41:0]$2439 [0] $0$memwr$\storage_8$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9419$237_EN[41:0]$2439 [0] $0$memwr$\storage_8$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9419$237_EN[41:0]$2439 [0] $0$memwr$\storage_8$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9419$237_EN[41:0]$2439 [0] }
    Consolidated identical input bits for $mux cell $procmux$7338:
      Old ports: A=12'000000000000, B=12'111111111111, Y=$0$memwr$\storage_7$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9400$236_EN[11:0]$2429
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage_7$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9400$236_EN[11:0]$2429 [0]
      New connections: $0$memwr$\storage_7$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9400$236_EN[11:0]$2429 [11:1] = { $0$memwr$\storage_7$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9400$236_EN[11:0]$2429 [0] $0$memwr$\storage_7$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9400$236_EN[11:0]$2429 [0] $0$memwr$\storage_7$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9400$236_EN[11:0]$2429 [0] $0$memwr$\storage_7$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9400$236_EN[11:0]$2429 [0] $0$memwr$\storage_7$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9400$236_EN[11:0]$2429 [0] $0$memwr$\storage_7$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9400$236_EN[11:0]$2429 [0] $0$memwr$\storage_7$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9400$236_EN[11:0]$2429 [0] $0$memwr$\storage_7$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9400$236_EN[11:0]$2429 [0] $0$memwr$\storage_7$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9400$236_EN[11:0]$2429 [0] $0$memwr$\storage_7$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9400$236_EN[11:0]$2429 [0] $0$memwr$\storage_7$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9400$236_EN[11:0]$2429 [0] }
    Consolidated identical input bits for $mux cell $procmux$7347:
      Old ports: A=42'000000000000000000000000000000000000000000, B=42'111111111111111111111111111111111111111111, Y=$0$memwr$\storage_6$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9381$235_EN[41:0]$2419
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage_6$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9381$235_EN[41:0]$2419 [0]
      New connections: $0$memwr$\storage_6$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9381$235_EN[41:0]$2419 [41:1] = { $0$memwr$\storage_6$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9381$235_EN[41:0]$2419 [0] $0$memwr$\storage_6$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9381$235_EN[41:0]$2419 [0] $0$memwr$\storage_6$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9381$235_EN[41:0]$2419 [0] $0$memwr$\storage_6$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9381$235_EN[41:0]$2419 [0] $0$memwr$\storage_6$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9381$235_EN[41:0]$2419 [0] $0$memwr$\storage_6$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9381$235_EN[41:0]$2419 [0] $0$memwr$\storage_6$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9381$235_EN[41:0]$2419 [0] $0$memwr$\storage_6$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9381$235_EN[41:0]$2419 [0] $0$memwr$\storage_6$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9381$235_EN[41:0]$2419 [0] $0$memwr$\storage_6$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9381$235_EN[41:0]$2419 [0] $0$memwr$\storage_6$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9381$235_EN[41:0]$2419 [0] $0$memwr$\storage_6$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9381$235_EN[41:0]$2419 [0] $0$memwr$\storage_6$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9381$235_EN[41:0]$2419 [0] $0$memwr$\storage_6$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9381$235_EN[41:0]$2419 [0] $0$memwr$\storage_6$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9381$235_EN[41:0]$2419 [0] $0$memwr$\storage_6$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9381$235_EN[41:0]$2419 [0] $0$memwr$\storage_6$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9381$235_EN[41:0]$2419 [0] $0$memwr$\storage_6$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9381$235_EN[41:0]$2419 [0] $0$memwr$\storage_6$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9381$235_EN[41:0]$2419 [0] $0$memwr$\storage_6$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9381$235_EN[41:0]$2419 [0] $0$memwr$\storage_6$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9381$235_EN[41:0]$2419 [0] $0$memwr$\storage_6$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9381$235_EN[41:0]$2419 [0] $0$memwr$\storage_6$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9381$235_EN[41:0]$2419 [0] $0$memwr$\storage_6$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9381$235_EN[41:0]$2419 [0] $0$memwr$\storage_6$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9381$235_EN[41:0]$2419 [0] $0$memwr$\storage_6$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9381$235_EN[41:0]$2419 [0] $0$memwr$\storage_6$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9381$235_EN[41:0]$2419 [0] $0$memwr$\storage_6$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9381$235_EN[41:0]$2419 [0] $0$memwr$\storage_6$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9381$235_EN[41:0]$2419 [0] $0$memwr$\storage_6$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9381$235_EN[41:0]$2419 [0] $0$memwr$\storage_6$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9381$235_EN[41:0]$2419 [0] $0$memwr$\storage_6$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9381$235_EN[41:0]$2419 [0] $0$memwr$\storage_6$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9381$235_EN[41:0]$2419 [0] $0$memwr$\storage_6$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9381$235_EN[41:0]$2419 [0] $0$memwr$\storage_6$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9381$235_EN[41:0]$2419 [0] $0$memwr$\storage_6$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9381$235_EN[41:0]$2419 [0] $0$memwr$\storage_6$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9381$235_EN[41:0]$2419 [0] $0$memwr$\storage_6$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9381$235_EN[41:0]$2419 [0] $0$memwr$\storage_6$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9381$235_EN[41:0]$2419 [0] $0$memwr$\storage_6$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9381$235_EN[41:0]$2419 [0] $0$memwr$\storage_6$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9381$235_EN[41:0]$2419 [0] }
    Consolidated identical input bits for $mux cell $procmux$7356:
      Old ports: A=24'000000000000000000000000, B=24'111111111111111111111111, Y=$0$memwr$\tag_mem$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9277$234_EN[23:0]$2411
      New ports: A=1'0, B=1'1, Y=$0$memwr$\tag_mem$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9277$234_EN[23:0]$2411 [0]
      New connections: $0$memwr$\tag_mem$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9277$234_EN[23:0]$2411 [23:1] = { $0$memwr$\tag_mem$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9277$234_EN[23:0]$2411 [0] $0$memwr$\tag_mem$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9277$234_EN[23:0]$2411 [0] $0$memwr$\tag_mem$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9277$234_EN[23:0]$2411 [0] $0$memwr$\tag_mem$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9277$234_EN[23:0]$2411 [0] $0$memwr$\tag_mem$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9277$234_EN[23:0]$2411 [0] $0$memwr$\tag_mem$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9277$234_EN[23:0]$2411 [0] $0$memwr$\tag_mem$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9277$234_EN[23:0]$2411 [0] $0$memwr$\tag_mem$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9277$234_EN[23:0]$2411 [0] $0$memwr$\tag_mem$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9277$234_EN[23:0]$2411 [0] $0$memwr$\tag_mem$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9277$234_EN[23:0]$2411 [0] $0$memwr$\tag_mem$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9277$234_EN[23:0]$2411 [0] $0$memwr$\tag_mem$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9277$234_EN[23:0]$2411 [0] $0$memwr$\tag_mem$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9277$234_EN[23:0]$2411 [0] $0$memwr$\tag_mem$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9277$234_EN[23:0]$2411 [0] $0$memwr$\tag_mem$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9277$234_EN[23:0]$2411 [0] $0$memwr$\tag_mem$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9277$234_EN[23:0]$2411 [0] $0$memwr$\tag_mem$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9277$234_EN[23:0]$2411 [0] $0$memwr$\tag_mem$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9277$234_EN[23:0]$2411 [0] $0$memwr$\tag_mem$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9277$234_EN[23:0]$2411 [0] $0$memwr$\tag_mem$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9277$234_EN[23:0]$2411 [0] $0$memwr$\tag_mem$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9277$234_EN[23:0]$2411 [0] $0$memwr$\tag_mem$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9277$234_EN[23:0]$2411 [0] $0$memwr$\tag_mem$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9277$234_EN[23:0]$2411 [0] }
    Consolidated identical input bits for $mux cell $procmux$7365:
      Old ports: A=22'0000000000000000000000, B=22'1111111111111111111111, Y=$0$memwr$\storage_5$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9260$233_EN[21:0]$2401
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage_5$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9260$233_EN[21:0]$2401 [0]
      New connections: $0$memwr$\storage_5$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9260$233_EN[21:0]$2401 [21:1] = { $0$memwr$\storage_5$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9260$233_EN[21:0]$2401 [0] $0$memwr$\storage_5$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9260$233_EN[21:0]$2401 [0] $0$memwr$\storage_5$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9260$233_EN[21:0]$2401 [0] $0$memwr$\storage_5$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9260$233_EN[21:0]$2401 [0] $0$memwr$\storage_5$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9260$233_EN[21:0]$2401 [0] $0$memwr$\storage_5$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9260$233_EN[21:0]$2401 [0] $0$memwr$\storage_5$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9260$233_EN[21:0]$2401 [0] $0$memwr$\storage_5$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9260$233_EN[21:0]$2401 [0] $0$memwr$\storage_5$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9260$233_EN[21:0]$2401 [0] $0$memwr$\storage_5$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9260$233_EN[21:0]$2401 [0] $0$memwr$\storage_5$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9260$233_EN[21:0]$2401 [0] $0$memwr$\storage_5$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9260$233_EN[21:0]$2401 [0] $0$memwr$\storage_5$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9260$233_EN[21:0]$2401 [0] $0$memwr$\storage_5$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9260$233_EN[21:0]$2401 [0] $0$memwr$\storage_5$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9260$233_EN[21:0]$2401 [0] $0$memwr$\storage_5$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9260$233_EN[21:0]$2401 [0] $0$memwr$\storage_5$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9260$233_EN[21:0]$2401 [0] $0$memwr$\storage_5$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9260$233_EN[21:0]$2401 [0] $0$memwr$\storage_5$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9260$233_EN[21:0]$2401 [0] $0$memwr$\storage_5$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9260$233_EN[21:0]$2401 [0] $0$memwr$\storage_5$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9260$233_EN[21:0]$2401 [0] }
    Consolidated identical input bits for $mux cell $procmux$7374:
      Old ports: A=22'0000000000000000000000, B=22'1111111111111111111111, Y=$0$memwr$\storage_4$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9242$232_EN[21:0]$2391
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage_4$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9242$232_EN[21:0]$2391 [0]
      New connections: $0$memwr$\storage_4$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9242$232_EN[21:0]$2391 [21:1] = { $0$memwr$\storage_4$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9242$232_EN[21:0]$2391 [0] $0$memwr$\storage_4$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9242$232_EN[21:0]$2391 [0] $0$memwr$\storage_4$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9242$232_EN[21:0]$2391 [0] $0$memwr$\storage_4$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9242$232_EN[21:0]$2391 [0] $0$memwr$\storage_4$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9242$232_EN[21:0]$2391 [0] $0$memwr$\storage_4$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9242$232_EN[21:0]$2391 [0] $0$memwr$\storage_4$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9242$232_EN[21:0]$2391 [0] $0$memwr$\storage_4$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9242$232_EN[21:0]$2391 [0] $0$memwr$\storage_4$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9242$232_EN[21:0]$2391 [0] $0$memwr$\storage_4$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9242$232_EN[21:0]$2391 [0] $0$memwr$\storage_4$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9242$232_EN[21:0]$2391 [0] $0$memwr$\storage_4$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9242$232_EN[21:0]$2391 [0] $0$memwr$\storage_4$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9242$232_EN[21:0]$2391 [0] $0$memwr$\storage_4$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9242$232_EN[21:0]$2391 [0] $0$memwr$\storage_4$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9242$232_EN[21:0]$2391 [0] $0$memwr$\storage_4$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9242$232_EN[21:0]$2391 [0] $0$memwr$\storage_4$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9242$232_EN[21:0]$2391 [0] $0$memwr$\storage_4$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9242$232_EN[21:0]$2391 [0] $0$memwr$\storage_4$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9242$232_EN[21:0]$2391 [0] $0$memwr$\storage_4$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9242$232_EN[21:0]$2391 [0] $0$memwr$\storage_4$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9242$232_EN[21:0]$2391 [0] }
    Consolidated identical input bits for $mux cell $procmux$7383:
      Old ports: A=22'0000000000000000000000, B=22'1111111111111111111111, Y=$0$memwr$\storage_3$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9224$231_EN[21:0]$2381
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage_3$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9224$231_EN[21:0]$2381 [0]
      New connections: $0$memwr$\storage_3$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9224$231_EN[21:0]$2381 [21:1] = { $0$memwr$\storage_3$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9224$231_EN[21:0]$2381 [0] $0$memwr$\storage_3$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9224$231_EN[21:0]$2381 [0] $0$memwr$\storage_3$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9224$231_EN[21:0]$2381 [0] $0$memwr$\storage_3$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9224$231_EN[21:0]$2381 [0] $0$memwr$\storage_3$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9224$231_EN[21:0]$2381 [0] $0$memwr$\storage_3$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9224$231_EN[21:0]$2381 [0] $0$memwr$\storage_3$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9224$231_EN[21:0]$2381 [0] $0$memwr$\storage_3$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9224$231_EN[21:0]$2381 [0] $0$memwr$\storage_3$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9224$231_EN[21:0]$2381 [0] $0$memwr$\storage_3$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9224$231_EN[21:0]$2381 [0] $0$memwr$\storage_3$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9224$231_EN[21:0]$2381 [0] $0$memwr$\storage_3$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9224$231_EN[21:0]$2381 [0] $0$memwr$\storage_3$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9224$231_EN[21:0]$2381 [0] $0$memwr$\storage_3$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9224$231_EN[21:0]$2381 [0] $0$memwr$\storage_3$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9224$231_EN[21:0]$2381 [0] $0$memwr$\storage_3$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9224$231_EN[21:0]$2381 [0] $0$memwr$\storage_3$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9224$231_EN[21:0]$2381 [0] $0$memwr$\storage_3$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9224$231_EN[21:0]$2381 [0] $0$memwr$\storage_3$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9224$231_EN[21:0]$2381 [0] $0$memwr$\storage_3$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9224$231_EN[21:0]$2381 [0] $0$memwr$\storage_3$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9224$231_EN[21:0]$2381 [0] }
    Consolidated identical input bits for $mux cell $procmux$7392:
      Old ports: A=22'0000000000000000000000, B=22'1111111111111111111111, Y=$0$memwr$\storage_2$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9206$230_EN[21:0]$2371
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage_2$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9206$230_EN[21:0]$2371 [0]
      New connections: $0$memwr$\storage_2$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9206$230_EN[21:0]$2371 [21:1] = { $0$memwr$\storage_2$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9206$230_EN[21:0]$2371 [0] $0$memwr$\storage_2$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9206$230_EN[21:0]$2371 [0] $0$memwr$\storage_2$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9206$230_EN[21:0]$2371 [0] $0$memwr$\storage_2$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9206$230_EN[21:0]$2371 [0] $0$memwr$\storage_2$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9206$230_EN[21:0]$2371 [0] $0$memwr$\storage_2$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9206$230_EN[21:0]$2371 [0] $0$memwr$\storage_2$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9206$230_EN[21:0]$2371 [0] $0$memwr$\storage_2$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9206$230_EN[21:0]$2371 [0] $0$memwr$\storage_2$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9206$230_EN[21:0]$2371 [0] $0$memwr$\storage_2$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9206$230_EN[21:0]$2371 [0] $0$memwr$\storage_2$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9206$230_EN[21:0]$2371 [0] $0$memwr$\storage_2$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9206$230_EN[21:0]$2371 [0] $0$memwr$\storage_2$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9206$230_EN[21:0]$2371 [0] $0$memwr$\storage_2$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9206$230_EN[21:0]$2371 [0] $0$memwr$\storage_2$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9206$230_EN[21:0]$2371 [0] $0$memwr$\storage_2$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9206$230_EN[21:0]$2371 [0] $0$memwr$\storage_2$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9206$230_EN[21:0]$2371 [0] $0$memwr$\storage_2$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9206$230_EN[21:0]$2371 [0] $0$memwr$\storage_2$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9206$230_EN[21:0]$2371 [0] $0$memwr$\storage_2$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9206$230_EN[21:0]$2371 [0] $0$memwr$\storage_2$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9206$230_EN[21:0]$2371 [0] }
    Consolidated identical input bits for $mux cell $procmux$7403:
      Old ports: A=10'0000000000, B=10'1111111111, Y=$0$memwr$\storage_1$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9186$229_EN[9:0]$2361
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage_1$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9186$229_EN[9:0]$2361 [0]
      New connections: $0$memwr$\storage_1$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9186$229_EN[9:0]$2361 [9:1] = { $0$memwr$\storage_1$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9186$229_EN[9:0]$2361 [0] $0$memwr$\storage_1$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9186$229_EN[9:0]$2361 [0] $0$memwr$\storage_1$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9186$229_EN[9:0]$2361 [0] $0$memwr$\storage_1$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9186$229_EN[9:0]$2361 [0] $0$memwr$\storage_1$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9186$229_EN[9:0]$2361 [0] $0$memwr$\storage_1$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9186$229_EN[9:0]$2361 [0] $0$memwr$\storage_1$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9186$229_EN[9:0]$2361 [0] $0$memwr$\storage_1$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9186$229_EN[9:0]$2361 [0] $0$memwr$\storage_1$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9186$229_EN[9:0]$2361 [0] }
    Consolidated identical input bits for $mux cell $procmux$7414:
      Old ports: A=10'0000000000, B=10'1111111111, Y=$0$memwr$\storage$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9165$228_EN[9:0]$2351
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9165$228_EN[9:0]$2351 [0]
      New connections: $0$memwr$\storage$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9165$228_EN[9:0]$2351 [9:1] = { $0$memwr$\storage$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9165$228_EN[9:0]$2351 [0] $0$memwr$\storage$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9165$228_EN[9:0]$2351 [0] $0$memwr$\storage$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9165$228_EN[9:0]$2351 [0] $0$memwr$\storage$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9165$228_EN[9:0]$2351 [0] $0$memwr$\storage$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9165$228_EN[9:0]$2351 [0] $0$memwr$\storage$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9165$228_EN[9:0]$2351 [0] $0$memwr$\storage$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9165$228_EN[9:0]$2351 [0] $0$memwr$\storage$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9165$228_EN[9:0]$2351 [0] $0$memwr$\storage$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9165$228_EN[9:0]$2351 [0] }
    Consolidated identical input bits for $mux cell $procmux$7423:
      Old ports: A=0, B=32'11111111000000000000000000000000, Y=$0$memwr$\sram$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9134$227_EN[31:0]$2332
      New ports: A=1'0, B=1'1, Y=$0$memwr$\sram$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9134$227_EN[31:0]$2332 [24]
      New connections: { $0$memwr$\sram$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9134$227_EN[31:0]$2332 [31:25] $0$memwr$\sram$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9134$227_EN[31:0]$2332 [23:0] } = { $0$memwr$\sram$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9134$227_EN[31:0]$2332 [24] $0$memwr$\sram$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9134$227_EN[31:0]$2332 [24] $0$memwr$\sram$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9134$227_EN[31:0]$2332 [24] $0$memwr$\sram$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9134$227_EN[31:0]$2332 [24] $0$memwr$\sram$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9134$227_EN[31:0]$2332 [24] $0$memwr$\sram$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9134$227_EN[31:0]$2332 [24] $0$memwr$\sram$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9134$227_EN[31:0]$2332 [24] 24'000000000000000000000000 }
    Consolidated identical input bits for $mux cell $procmux$7432:
      Old ports: A=0, B=16711680, Y=$0$memwr$\sram$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9132$226_EN[31:0]$2329
      New ports: A=1'0, B=1'1, Y=$0$memwr$\sram$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9132$226_EN[31:0]$2329 [16]
      New connections: { $0$memwr$\sram$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9132$226_EN[31:0]$2329 [31:17] $0$memwr$\sram$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9132$226_EN[31:0]$2329 [15:0] } = { 8'00000000 $0$memwr$\sram$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9132$226_EN[31:0]$2329 [16] $0$memwr$\sram$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9132$226_EN[31:0]$2329 [16] $0$memwr$\sram$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9132$226_EN[31:0]$2329 [16] $0$memwr$\sram$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9132$226_EN[31:0]$2329 [16] $0$memwr$\sram$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9132$226_EN[31:0]$2329 [16] $0$memwr$\sram$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9132$226_EN[31:0]$2329 [16] $0$memwr$\sram$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9132$226_EN[31:0]$2329 [16] 16'0000000000000000 }
    Consolidated identical input bits for $mux cell $procmux$7441:
      Old ports: A=0, B=65280, Y=$0$memwr$\sram$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9130$225_EN[31:0]$2326
      New ports: A=1'0, B=1'1, Y=$0$memwr$\sram$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9130$225_EN[31:0]$2326 [8]
      New connections: { $0$memwr$\sram$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9130$225_EN[31:0]$2326 [31:9] $0$memwr$\sram$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9130$225_EN[31:0]$2326 [7:0] } = { 16'0000000000000000 $0$memwr$\sram$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9130$225_EN[31:0]$2326 [8] $0$memwr$\sram$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9130$225_EN[31:0]$2326 [8] $0$memwr$\sram$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9130$225_EN[31:0]$2326 [8] $0$memwr$\sram$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9130$225_EN[31:0]$2326 [8] $0$memwr$\sram$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9130$225_EN[31:0]$2326 [8] $0$memwr$\sram$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9130$225_EN[31:0]$2326 [8] $0$memwr$\sram$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9130$225_EN[31:0]$2326 [8] 8'00000000 }
    Consolidated identical input bits for $mux cell $procmux$7450:
      Old ports: A=0, B=255, Y=$0$memwr$\sram$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9128$224_EN[31:0]$2323
      New ports: A=1'0, B=1'1, Y=$0$memwr$\sram$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9128$224_EN[31:0]$2323 [0]
      New connections: $0$memwr$\sram$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9128$224_EN[31:0]$2323 [31:1] = { 24'000000000000000000000000 $0$memwr$\sram$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9128$224_EN[31:0]$2323 [0] $0$memwr$\sram$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9128$224_EN[31:0]$2323 [0] $0$memwr$\sram$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9128$224_EN[31:0]$2323 [0] $0$memwr$\sram$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9128$224_EN[31:0]$2323 [0] $0$memwr$\sram$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9128$224_EN[31:0]$2323 [0] $0$memwr$\sram$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9128$224_EN[31:0]$2323 [0] $0$memwr$\sram$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9128$224_EN[31:0]$2323 [0] }
    New ctrl vector for $pmux cell $procmux$7592: { $eq$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5825$1575_Y $procmux$7518_CMP $procmux$7516_CMP $procmux$7515_CMP $procmux$7514_CMP $procmux$7513_CMP }
    New ctrl vector for $pmux cell $procmux$7666: { $eq$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5825$1575_Y $procmux$7518_CMP $procmux$7517_CMP $auto$opt_reduce.cc:134:opt_mux$12744 $procmux$7514_CMP $procmux$7512_CMP $procmux$7545_CMP $procmux$7544_CMP $procmux$7543_CMP $procmux$7671_CMP $procmux$7670_CMP $procmux$7669_CMP $procmux$7668_CMP $procmux$7667_CMP }
    New ctrl vector for $pmux cell $procmux$9061: $auto$opt_reduce.cc:134:opt_mux$12746
    New ctrl vector for $pmux cell $procmux$9066: $auto$opt_reduce.cc:134:opt_mux$12748
    New ctrl vector for $pmux cell $procmux$9071: { $procmux$9064_CMP $auto$opt_reduce.cc:134:opt_mux$12750 }
    New ctrl vector for $pmux cell $procmux$9076: { $procmux$9064_CMP $auto$opt_reduce.cc:134:opt_mux$12752 }
    New ctrl vector for $pmux cell $procmux$9081: { $procmux$9064_CMP $auto$opt_reduce.cc:134:opt_mux$12754 }
    New ctrl vector for $pmux cell $procmux$9086: { $procmux$9064_CMP $auto$opt_reduce.cc:134:opt_mux$12756 }
    New ctrl vector for $pmux cell $procmux$9091: { $procmux$9064_CMP $auto$opt_reduce.cc:134:opt_mux$12758 }
    New ctrl vector for $pmux cell $procmux$9471: $auto$opt_reduce.cc:134:opt_mux$12760
    New ctrl vector for $pmux cell $procmux$9475: $auto$opt_reduce.cc:134:opt_mux$12762
    New ctrl vector for $pmux cell $procmux$9482: $auto$opt_reduce.cc:134:opt_mux$12764
    New ctrl vector for $pmux cell $procmux$9494: $auto$opt_reduce.cc:134:opt_mux$12766
    New ctrl vector for $pmux cell $procmux$9521: $auto$opt_reduce.cc:134:opt_mux$12768
    New ctrl vector for $pmux cell $procmux$9526: { $procmux$9511_CMP $auto$opt_reduce.cc:134:opt_mux$12770 }
    New ctrl vector for $pmux cell $procmux$9544: $auto$opt_reduce.cc:134:opt_mux$12772
    New ctrl vector for $pmux cell $procmux$9636: { $procmux$9650_CMP $procmux$9644_CMP $auto$opt_reduce.cc:134:opt_mux$12774 }
    New ctrl vector for $pmux cell $procmux$9657: $auto$opt_reduce.cc:134:opt_mux$12776
    New ctrl vector for $pmux cell $procmux$9671: { $procmux$9650_CMP $procmux$9644_CMP $auto$opt_reduce.cc:134:opt_mux$12778 }
    New ctrl vector for $pmux cell $procmux$9690: $auto$opt_reduce.cc:134:opt_mux$12780
    New ctrl vector for $pmux cell $procmux$9710: $auto$opt_reduce.cc:134:opt_mux$12782
    New ctrl vector for $pmux cell $procmux$9724: $auto$opt_reduce.cc:134:opt_mux$12784
    New ctrl vector for $pmux cell $procmux$9798: $auto$opt_reduce.cc:134:opt_mux$12786
    New ctrl vector for $pmux cell $procmux$9806: $auto$opt_reduce.cc:134:opt_mux$12788
    New ctrl vector for $pmux cell $procmux$9827: $auto$opt_reduce.cc:134:opt_mux$12790
    New ctrl vector for $mux cell $procmux$9839: { }
    New ctrl vector for $pmux cell $procmux$9917: $auto$opt_reduce.cc:134:opt_mux$12792
  Optimizing cells in module \colorlight_i5.
Performed a total of 126 changes.

4.12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 150 cells.

4.12.6. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $procdff$12298 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 1 on $procdff$12298 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 3 on $flatten\VexRiscv.$procdff$11917 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 4 on $flatten\VexRiscv.$procdff$11917 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 5 on $flatten\VexRiscv.$procdff$11917 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 6 on $flatten\VexRiscv.$procdff$11917 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 7 on $flatten\VexRiscv.$procdff$11917 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 8 on $flatten\VexRiscv.$procdff$11917 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 9 on $flatten\VexRiscv.$procdff$11917 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 10 on $flatten\VexRiscv.$procdff$11917 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 11 on $flatten\VexRiscv.$procdff$11917 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 12 on $flatten\VexRiscv.$procdff$11917 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 13 on $flatten\VexRiscv.$procdff$11917 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 14 on $flatten\VexRiscv.$procdff$11917 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 15 on $flatten\VexRiscv.$procdff$11917 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 16 on $flatten\VexRiscv.$procdff$11917 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 17 on $flatten\VexRiscv.$procdff$11917 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 18 on $flatten\VexRiscv.$procdff$11917 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 19 on $flatten\VexRiscv.$procdff$11917 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 20 on $flatten\VexRiscv.$procdff$11917 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 21 on $flatten\VexRiscv.$procdff$11917 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 22 on $flatten\VexRiscv.$procdff$11917 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 23 on $flatten\VexRiscv.$procdff$11917 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 24 on $flatten\VexRiscv.$procdff$11917 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 25 on $flatten\VexRiscv.$procdff$11917 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 26 on $flatten\VexRiscv.$procdff$11917 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 27 on $flatten\VexRiscv.$procdff$11917 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 28 on $flatten\VexRiscv.$procdff$11917 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 29 on $flatten\VexRiscv.$procdff$11917 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 30 on $flatten\VexRiscv.$procdff$11917 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 31 on $flatten\VexRiscv.$procdff$11917 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 0 on $flatten\VexRiscv.$procdff$11902 ($dff) from module colorlight_i5.

4.12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 9 unused cells and 1095 unused wires.

4.12.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

4.12.9. Rerunning OPT passes. (Maybe there is more to do..)

4.12.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$10028.
    dead port 2/2 on $mux $procmux$10028.
    dead port 1/2 on $mux $procmux$9475.
    dead port 2/2 on $mux $procmux$9475.
    dead port 1/2 on $mux $procmux$9482.
    dead port 1/2 on $mux $procmux$9806.
    dead port 2/2 on $mux $procmux$9806.
Removed 7 multiplexer ports.

4.12.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
    New ctrl vector for $pmux cell $procmux$9091: $auto$opt_reduce.cc:134:opt_mux$12746
    New ctrl vector for $pmux cell $procmux$9817: $auto$opt_reduce.cc:134:opt_mux$12794
  Optimizing cells in module \colorlight_i5.
Performed a total of 2 changes.

4.12.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

4.12.13. Executing OPT_DFF pass (perform DFF optimizations).

4.12.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 1 unused cells and 14 unused wires.

4.12.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

4.12.16. Rerunning OPT passes. (Maybe there is more to do..)

4.12.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

4.12.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
Performed a total of 0 changes.

4.12.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

4.12.20. Executing OPT_DFF pass (perform DFF optimizations).

4.12.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..

4.12.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

4.12.23. Finished OPT passes. (There is nothing left to do.)

4.13. Executing FSM pass (extract and optimize FSM).

4.13.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking colorlight_i5.VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking colorlight_i5.VexRiscv.CsrPlugin_interrupt_code as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking colorlight_i5.VexRiscv.CsrPlugin_interrupt_targetPrivilege as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking colorlight_i5.VexRiscv.CsrPlugin_mstatus_MPP as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking colorlight_i5.__main___basesoc_sdram_choose_req_grant as FSM state register:
    Register has an initialization value.
Not marking colorlight_i5.__main___basesoc_sdram_cmd_payload_a as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.
Not marking colorlight_i5.__main___basesoc_sdram_dfi_p0_bank as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.
Not marking colorlight_i5.builder_basesoc_fsm_state as FSM state register:
    Register has an initialization value.
Not marking colorlight_i5.builder_basesoc_fullmemorywe_state as FSM state register:
    Register has an initialization value.
Not marking colorlight_i5.builder_basesoc_litedramcore_bankmachine0_state as FSM state register:
    Register has an initialization value.
Not marking colorlight_i5.builder_basesoc_litedramcore_bankmachine1_state as FSM state register:
    Register has an initialization value.
Not marking colorlight_i5.builder_basesoc_litedramcore_bankmachine2_state as FSM state register:
    Register has an initialization value.
Not marking colorlight_i5.builder_basesoc_litedramcore_bankmachine3_state as FSM state register:
    Register has an initialization value.
Not marking colorlight_i5.builder_basesoc_litedramcore_multiplexer_state as FSM state register:
    Register has an initialization value.
Not marking colorlight_i5.builder_basesoc_litedramcore_refresher_state as FSM state register:
    Register has an initialization value.
Not marking colorlight_i5.builder_basesoc_liteethmacsramreader_state as FSM state register:
    Register has an initialization value.
Not marking colorlight_i5.builder_basesoc_liteethmacsramwriter_state as FSM state register:
    Register has an initialization value.
Not marking colorlight_i5.builder_basesoc_rxdatapath_bufferizeendpoints_state as FSM state register:
    Register has an initialization value.
Not marking colorlight_i5.builder_basesoc_spimaster_state as FSM state register:
    Register has an initialization value.
Not marking colorlight_i5.builder_basesoc_txdatapath_bufferizeendpoints_state as FSM state register:
    Register has an initialization value.
Not marking colorlight_i5.builder_basesoc_txdatapath_liteethmacpreambleinserter_state as FSM state register:
    Register has an initialization value.
Not marking colorlight_i5.builder_basesoc_wishbone2csr_state as FSM state register:
    Register has an initialization value.

4.13.2. Executing FSM_EXTRACT pass (extracting FSM from design).

4.13.3. Executing FSM_OPT pass (simple optimizations of FSMs).

4.13.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..

4.13.5. Executing FSM_OPT pass (simple optimizations of FSMs).

4.13.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

4.13.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

4.13.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

4.14. Executing OPT pass (performing simple optimizations).

4.14.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

4.14.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

4.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

4.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
Performed a total of 0 changes.

4.14.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

4.14.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$12602 ($dff) from module colorlight_i5 (D = \builder_basesoc_rxdatapath_bufferizeendpoints_next_state, Q = \builder_basesoc_rxdatapath_bufferizeendpoints_state, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:682:run$12795 ($sdff) from module colorlight_i5 (D = \builder_basesoc_rxdatapath_bufferizeendpoints_next_state, Q = \builder_basesoc_rxdatapath_bufferizeendpoints_state).
Adding SRST signal on $procdff$12601 ($dff) from module colorlight_i5 (D = \builder_basesoc_rxdatapath_liteethmacpreamblechecker_next_state, Q = \builder_basesoc_rxdatapath_liteethmacpreamblechecker_state, rval = 1'0).
Adding SRST signal on $procdff$12600 ($dff) from module colorlight_i5 (D = \__main___basesoc_ethmac_rx_cdc_cdc_graycounter0_q_next_binary, Q = \__main___basesoc_ethmac_rx_cdc_cdc_graycounter0_q_binary, rval = 6'000000).
Adding SRST signal on $procdff$12599 ($dff) from module colorlight_i5 (D = \__main___basesoc_ethmac_rx_cdc_cdc_graycounter0_q_next, Q = \__main___basesoc_ethmac_rx_cdc_cdc_graycounter0_q, rval = 6'000000).
Adding SRST signal on $procdff$12598 ($dff) from module colorlight_i5 (D = $procmux$8939_Y, Q = \__main___basesoc_ethmac_rx_converter_converter_strobe_all, rval = 1'0).
Adding SRST signal on $procdff$12597 ($dff) from module colorlight_i5 (D = $procmux$8946_Y, Q = \__main___basesoc_ethmac_rx_converter_converter_demux, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:682:run$12811 ($sdff) from module colorlight_i5 (D = $procmux$8944_Y, Q = \__main___basesoc_ethmac_rx_converter_converter_demux).
Adding SRST signal on $procdff$12595 ($dff) from module colorlight_i5 (D = { $procmux$8890_Y $procmux$8914_Y $procmux$8898_Y $procmux$8907_Y }, Q = \__main___basesoc_ethmac_rx_converter_converter_source_payload_data, rval = 40'0000000000000000000000000000000000000000).
Adding EN signal on $auto$opt_dff.cc:682:run$12813 ($sdff) from module colorlight_i5 (D = { \__main___basesoc_ethmac_liteethmaccrc32checker_source_source_payload_error \__main___basesoc_ethmac_liteethmaccrc32checker_source_source_last \__main___basesoc_ethmac_liteethmaccrc32checker_source_source_payload_data }, Q = \__main___basesoc_ethmac_rx_converter_converter_source_payload_data [39:30]).
Adding EN signal on $auto$opt_dff.cc:682:run$12813 ($sdff) from module colorlight_i5 (D = { \__main___basesoc_ethmac_liteethmaccrc32checker_source_source_payload_error \__main___basesoc_ethmac_liteethmaccrc32checker_source_source_last \__main___basesoc_ethmac_liteethmaccrc32checker_source_source_payload_data }, Q = \__main___basesoc_ethmac_rx_converter_converter_source_payload_data [19:10]).
Adding EN signal on $auto$opt_dff.cc:682:run$12813 ($sdff) from module colorlight_i5 (D = { \__main___basesoc_ethmac_liteethmaccrc32checker_source_source_payload_error \__main___basesoc_ethmac_liteethmaccrc32checker_source_source_last \__main___basesoc_ethmac_liteethmaccrc32checker_source_source_payload_data }, Q = \__main___basesoc_ethmac_rx_converter_converter_source_payload_data [9:0]).
Adding EN signal on $auto$opt_dff.cc:682:run$12813 ($sdff) from module colorlight_i5 (D = { \__main___basesoc_ethmac_liteethmaccrc32checker_source_source_payload_error \__main___basesoc_ethmac_liteethmaccrc32checker_source_source_last \__main___basesoc_ethmac_liteethmaccrc32checker_source_source_payload_data }, Q = \__main___basesoc_ethmac_rx_converter_converter_source_payload_data [29:20]).
Adding EN signal on $procdff$12594 ($dff) from module colorlight_i5 (D = $0\__main___basesoc_ethmac_rx_converter_converter_source_last[0:0], Q = \__main___basesoc_ethmac_rx_converter_converter_source_last).
Adding EN signal on $procdff$12593 ($dff) from module colorlight_i5 (D = $0\__main___basesoc_ethmac_rx_converter_converter_source_first[0:0], Q = \__main___basesoc_ethmac_rx_converter_converter_source_first).
Adding EN signal on $procdff$12592 ($dff) from module colorlight_i5 (D = $not$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7371$2049_Y, Q = \__main___basesoc_ethmac_pulsesynchronizer1_toggle_i).
Adding SRST signal on $procdff$12591 ($dff) from module colorlight_i5 (D = $procmux$8974_Y, Q = \__main___basesoc_ethmac_bufferizeendpoints_pipe_valid_source_payload_error, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$12833 ($sdff) from module colorlight_i5 (D = 1'0, Q = \__main___basesoc_ethmac_bufferizeendpoints_pipe_valid_source_payload_error).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:744:run$12834 ($sdffe) from module colorlight_i5.
Adding SRST signal on $procdff$12590 ($dff) from module colorlight_i5 (D = $procmux$8978_Y, Q = \__main___basesoc_ethmac_bufferizeendpoints_pipe_valid_source_payload_last_be, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$12835 ($sdff) from module colorlight_i5 (D = 1'0, Q = \__main___basesoc_ethmac_bufferizeendpoints_pipe_valid_source_payload_last_be).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:744:run$12836 ($sdffe) from module colorlight_i5.
Adding SRST signal on $procdff$12589 ($dff) from module colorlight_i5 (D = $procmux$8982_Y, Q = \__main___basesoc_ethmac_bufferizeendpoints_pipe_valid_source_payload_data, rval = 8'00000000).
Adding EN signal on $auto$opt_dff.cc:682:run$12837 ($sdff) from module colorlight_i5 (D = \__main___ethphy_source_payload_data, Q = \__main___basesoc_ethmac_bufferizeendpoints_pipe_valid_source_payload_data).
Adding EN signal on $procdff$12588 ($dff) from module colorlight_i5 (D = \__main___basesoc_ethmac_rx_preamble_source_last, Q = \__main___basesoc_ethmac_bufferizeendpoints_pipe_valid_source_last).
Adding EN signal on $procdff$12587 ($dff) from module colorlight_i5 (D = 1'0, Q = \__main___basesoc_ethmac_bufferizeendpoints_pipe_valid_source_first).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:744:run$12840 ($dffe) from module colorlight_i5.
Adding SRST signal on $procdff$12586 ($dff) from module colorlight_i5 (D = $procmux$8990_Y, Q = \__main___basesoc_ethmac_bufferizeendpoints_pipe_valid_source_valid, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$12841 ($sdff) from module colorlight_i5 (D = \__main___basesoc_ethmac_rx_preamble_source_valid, Q = \__main___basesoc_ethmac_bufferizeendpoints_pipe_valid_source_valid).
Adding EN signal on $procdff$12585 ($dff) from module colorlight_i5 (D = 1'0, Q = \__main___basesoc_ethmac_liteethmaccrc32checker_crc_error1).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:744:run$12843 ($dffe) from module colorlight_i5.
Adding SRST signal on $procdff$12583 ($dff) from module colorlight_i5 (D = $procmux$9005_Y, Q = \__main___basesoc_ethmac_liteethmaccrc32checker_syncfifo_consume, rval = 3'000).
Adding EN signal on $auto$opt_dff.cc:682:run$12848 ($sdff) from module colorlight_i5 (D = $procmux$9003_Y, Q = \__main___basesoc_ethmac_liteethmaccrc32checker_syncfifo_consume).
Adding SRST signal on $procdff$12582 ($dff) from module colorlight_i5 (D = $procmux$9014_Y, Q = \__main___basesoc_ethmac_liteethmaccrc32checker_syncfifo_produce, rval = 3'000).
Adding EN signal on $auto$opt_dff.cc:682:run$12854 ($sdff) from module colorlight_i5 (D = $procmux$9012_Y, Q = \__main___basesoc_ethmac_liteethmaccrc32checker_syncfifo_produce).
Adding SRST signal on $procdff$12581 ($dff) from module colorlight_i5 (D = $procmux$9025_Y, Q = \__main___basesoc_ethmac_liteethmaccrc32checker_syncfifo_level, rval = 3'000).
Adding EN signal on $auto$opt_dff.cc:682:run$12860 ($sdff) from module colorlight_i5 (D = $procmux$9025_Y, Q = \__main___basesoc_ethmac_liteethmaccrc32checker_syncfifo_level).
Adding SRST signal on $procdff$12580 ($dff) from module colorlight_i5 (D = $procmux$9031_Y, Q = \__main___basesoc_ethmac_liteethmaccrc32checker_crc_reg, rval = 32'11111111111111111111111111111111).
Adding EN signal on $auto$opt_dff.cc:682:run$12872 ($sdff) from module colorlight_i5 (D = \__main___basesoc_ethmac_liteethmaccrc32checker_crc_next, Q = \__main___basesoc_ethmac_liteethmaccrc32checker_crc_reg).
Adding EN signal on $procdff$12579 ($dff) from module colorlight_i5 (D = $not$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7319$2033_Y, Q = \__main___basesoc_ethmac_pulsesynchronizer0_toggle_i).
Adding SRST signal on $procdff$12578 ($dff) from module colorlight_i5 (D = \__main___ethphy_rx_ctl_reg, Q = \__main___ethphy_rx_ctl_reg_d, rval = 2'00).
Adding SRST signal on $procdff$12577 ($dff) from module colorlight_i5 (D = \__main___ethphy_rx_data, Q = \__main___ethphy_rx_data_reg, rval = 8'00000000).
Adding SRST signal on $procdff$12576 ($dff) from module colorlight_i5 (D = \__main___ethphy_rx_ctl, Q = \__main___ethphy_rx_ctl_reg, rval = 2'00).
Adding SRST signal on $procdff$12575 ($dff) from module colorlight_i5 (D = $procmux$9039_Y, Q = \__main___ethphy_duplex_status, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$12878 ($sdff) from module colorlight_i5 (D = \__main___ethphy_rx_data [3], Q = \__main___ethphy_duplex_status).
Adding SRST signal on $procdff$12574 ($dff) from module colorlight_i5 (D = $procmux$9043_Y, Q = \__main___ethphy_clock_speed, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$12880 ($sdff) from module colorlight_i5 (D = \__main___ethphy_rx_data [1], Q = \__main___ethphy_clock_speed).
Adding SRST signal on $procdff$12573 ($dff) from module colorlight_i5 (D = $procmux$9047_Y, Q = \__main___ethphy_link_status, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$12882 ($sdff) from module colorlight_i5 (D = \__main___ethphy_rx_data [0], Q = \__main___ethphy_link_status).
Adding SRST signal on $procdff$12572 ($dff) from module colorlight_i5 (D = \__main___ethphy_rx_data_reg, Q = \__main___ethphy_source_payload_data, rval = 8'00000000).
Adding SRST signal on $procdff$12571 ($dff) from module colorlight_i5 (D = \__main___ethphy_rx_ctl_reg [0], Q = \__main___ethphy_source_valid, rval = 1'0).
Adding SRST signal on $procdff$12568 ($dff) from module colorlight_i5 (D = \builder_basesoc_txdatapath_liteethmacgap_next_state, Q = \builder_basesoc_txdatapath_liteethmacgap_state, rval = 1'0).
Adding SRST signal on $procdff$12567 ($dff) from module colorlight_i5 (D = \builder_basesoc_txdatapath_liteethmacpreambleinserter_next_state, Q = \builder_basesoc_txdatapath_liteethmacpreambleinserter_state, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:682:run$12887 ($sdff) from module colorlight_i5 (D = \builder_basesoc_txdatapath_liteethmacpreambleinserter_next_state, Q = \builder_basesoc_txdatapath_liteethmacpreambleinserter_state).
Adding SRST signal on $procdff$12566 ($dff) from module colorlight_i5 (D = \builder_basesoc_txdatapath_bufferizeendpoints_next_state, Q = \builder_basesoc_txdatapath_bufferizeendpoints_state, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:682:run$12899 ($sdff) from module colorlight_i5 (D = \builder_basesoc_txdatapath_bufferizeendpoints_next_state, Q = \builder_basesoc_txdatapath_bufferizeendpoints_state).
Adding SRST signal on $procdff$12565 ($dff) from module colorlight_i5 (D = \builder_basesoc_txdatapath_liteethmacpaddinginserter_next_state, Q = \builder_basesoc_txdatapath_liteethmacpaddinginserter_state, rval = 1'0).
Adding SRST signal on $procdff$12564 ($dff) from module colorlight_i5 (D = \builder_basesoc_txdatapath_liteethmactxlastbe_next_state, Q = \builder_basesoc_txdatapath_liteethmactxlastbe_state, rval = 1'0).
Adding SRST signal on $procdff$12563 ($dff) from module colorlight_i5 (D = $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4853$1183_Y, Q = \__main___basesoc_ethmac_tx_gap_counter, rval = 4'0000).
Adding EN signal on $procdff$12562 ($dff) from module colorlight_i5 (D = \__main___basesoc_ethmac_tx_preamble_count_clockdomainsrenamer_clockdomainsrenamer2_next_value, Q = \__main___basesoc_ethmac_tx_preamble_count).
Adding SRST signal on $auto$opt_dff.cc:744:run$12914 ($dffe) from module colorlight_i5 (D = $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4813$1179_Y, Q = \__main___basesoc_ethmac_tx_preamble_count, rval = 3'000).
Adding SRST signal on $procdff$12559 ($dff) from module colorlight_i5 (D = $procmux$8844_Y, Q = \__main___basesoc_ethmac_tx_crc_pipe_valid_source_payload_data, rval = 8'00000000).
Adding EN signal on $auto$opt_dff.cc:682:run$12920 ($sdff) from module colorlight_i5 (D = \__main___basesoc_ethmac_tx_padding_source_payload_data, Q = \__main___basesoc_ethmac_tx_crc_pipe_valid_source_payload_data).
Adding EN signal on $procdff$12558 ($dff) from module colorlight_i5 (D = \__main___basesoc_ethmac_tx_padding_source_last, Q = \__main___basesoc_ethmac_tx_crc_pipe_valid_source_last).
Adding SRST signal on $procdff$12556 ($dff) from module colorlight_i5 (D = $procmux$8852_Y, Q = \__main___basesoc_ethmac_tx_crc_pipe_valid_source_valid, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$12923 ($sdff) from module colorlight_i5 (D = \__main___basesoc_ethmac_tx_padding_source_valid, Q = \__main___basesoc_ethmac_tx_crc_pipe_valid_source_valid).
Adding SRST signal on $procdff$12555 ($dff) from module colorlight_i5 (D = $procmux$8856_Y, Q = \__main___basesoc_ethmac_tx_crc_cnt, rval = 2'11).
Adding EN signal on $auto$opt_dff.cc:682:run$12929 ($sdff) from module colorlight_i5 (D = $sub$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7470$2064_Y, Q = \__main___basesoc_ethmac_tx_crc_cnt).
Adding SRST signal on $procdff$12553 ($dff) from module colorlight_i5 (D = $procmux$8867_Y, Q = \__main___basesoc_ethmac_tx_crc_crc_packet, rval = 0).
Adding EN signal on $auto$opt_dff.cc:682:run$12931 ($sdff) from module colorlight_i5 (D = \__main___basesoc_ethmac_tx_crc_crc_packet_clockdomainsrenamer_clockdomainsrenamer1_next_value0, Q = \__main___basesoc_ethmac_tx_crc_crc_packet).
Adding SRST signal on $procdff$12552 ($dff) from module colorlight_i5 (D = $procmux$8871_Y, Q = \__main___basesoc_ethmac_tx_crc_reg, rval = 32'11111111111111111111111111111111).
Adding EN signal on $auto$opt_dff.cc:682:run$12937 ($sdff) from module colorlight_i5 (D = \__main___basesoc_ethmac_tx_crc_next, Q = \__main___basesoc_ethmac_tx_crc_reg).
Adding SRST signal on $procdff$12551 ($dff) from module colorlight_i5 (D = $procmux$8877_Y, Q = \__main___basesoc_ethmac_tx_padding_counter, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:682:run$12939 ($sdff) from module colorlight_i5 (D = \__main___basesoc_ethmac_tx_padding_counter_clockdomainsrenamer_clockdomainsrenamer0_next_value, Q = \__main___basesoc_ethmac_tx_padding_counter).
Adding SRST signal on $procdff$12550 ($dff) from module colorlight_i5 (D = $procmux$8884_Y, Q = \__main___basesoc_ethmac_tx_converter_converter_mux, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:682:run$12941 ($sdff) from module colorlight_i5 (D = $procmux$8882_Y, Q = \__main___basesoc_ethmac_tx_converter_converter_mux).
Adding SRST signal on $procdff$12549 ($dff) from module colorlight_i5 (D = \__main___basesoc_ethmac_tx_cdc_cdc_graycounter1_q_next_binary, Q = \__main___basesoc_ethmac_tx_cdc_cdc_graycounter1_q_binary, rval = 6'000000).
Adding SRST signal on $procdff$12548 ($dff) from module colorlight_i5 (D = \__main___basesoc_ethmac_tx_cdc_cdc_graycounter1_q_next, Q = \__main___basesoc_ethmac_tx_cdc_cdc_graycounter1_q, rval = 6'000000).
Adding SRST signal on $procdff$12503 ($dff) from module colorlight_i5 (D = \builder_basesoc_wishbone2csr_next_state, Q = \builder_basesoc_wishbone2csr_state, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:682:run$12945 ($sdff) from module colorlight_i5 (D = \builder_basesoc_wishbone2csr_next_state, Q = \builder_basesoc_wishbone2csr_state).
Adding SRST signal on $procdff$12502 ($dff) from module colorlight_i5 (D = \builder_basesoc_spimaster_next_state, Q = \builder_basesoc_spimaster_state, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:682:run$12949 ($sdff) from module colorlight_i5 (D = \builder_basesoc_spimaster_next_state, Q = \builder_basesoc_spimaster_state).
Adding SRST signal on $procdff$12501 ($dff) from module colorlight_i5 (D = \builder_basesoc_liteethmacsramreader_next_state, Q = \builder_basesoc_liteethmacsramreader_state, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:682:run$12963 ($sdff) from module colorlight_i5 (D = \builder_basesoc_liteethmacsramreader_next_state, Q = \builder_basesoc_liteethmacsramreader_state).
Adding SRST signal on $procdff$12500 ($dff) from module colorlight_i5 (D = \builder_basesoc_liteethmacsramwriter_next_state, Q = \builder_basesoc_liteethmacsramwriter_state, rval = 3'000).
Adding EN signal on $auto$opt_dff.cc:682:run$12973 ($sdff) from module colorlight_i5 (D = \builder_basesoc_liteethmacsramwriter_next_state, Q = \builder_basesoc_liteethmacsramwriter_state).
Adding SRST signal on $procdff$12499 ($dff) from module colorlight_i5 (D = \builder_basesoc_fsm_next_state, Q = \builder_basesoc_fsm_state, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:682:run$12985 ($sdff) from module colorlight_i5 (D = \builder_basesoc_fsm_next_state, Q = \builder_basesoc_fsm_state).
Adding SRST signal on $procdff$12498 ($dff) from module colorlight_i5 (D = \builder_basesoc_litedramnativeportconverter_next_state, Q = \builder_basesoc_litedramnativeportconverter_state, rval = 1'0).
Adding SRST signal on $procdff$12497 ($dff) from module colorlight_i5 (D = \builder_basesoc_fullmemorywe_next_state, Q = \builder_basesoc_fullmemorywe_state, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:682:run$12996 ($sdff) from module colorlight_i5 (D = \builder_basesoc_fullmemorywe_next_state, Q = \builder_basesoc_fullmemorywe_state).
Adding SRST signal on $procdff$12496 ($dff) from module colorlight_i5 (D = \builder_basesoc_litedramcore_new_master_rdata_valid2, Q = \builder_basesoc_litedramcore_new_master_rdata_valid3, rval = 1'0).
Adding SRST signal on $procdff$12495 ($dff) from module colorlight_i5 (D = \builder_basesoc_litedramcore_new_master_rdata_valid1, Q = \builder_basesoc_litedramcore_new_master_rdata_valid2, rval = 1'0).
Adding SRST signal on $procdff$12494 ($dff) from module colorlight_i5 (D = \builder_basesoc_litedramcore_new_master_rdata_valid0, Q = \builder_basesoc_litedramcore_new_master_rdata_valid1, rval = 1'0).
Adding SRST signal on $procdff$12493 ($dff) from module colorlight_i5 (D = $or$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:8266$2259_Y, Q = \builder_basesoc_litedramcore_new_master_rdata_valid0, rval = 1'0).
Adding SRST signal on $procdff$12492 ($dff) from module colorlight_i5 (D = $or$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:8265$2247_Y, Q = \builder_basesoc_litedramcore_new_master_wdata_ready, rval = 1'0).
Adding SRST signal on $procdff$12491 ($dff) from module colorlight_i5 (D = \builder_basesoc_litedramcore_multiplexer_next_state, Q = \builder_basesoc_litedramcore_multiplexer_state, rval = 3'000).
Adding EN signal on $auto$opt_dff.cc:682:run$13011 ($sdff) from module colorlight_i5 (D = \builder_basesoc_litedramcore_multiplexer_next_state, Q = \builder_basesoc_litedramcore_multiplexer_state).
Adding SRST signal on $procdff$12490 ($dff) from module colorlight_i5 (D = \builder_basesoc_litedramcore_bankmachine3_next_state, Q = \builder_basesoc_litedramcore_bankmachine3_state, rval = 3'000).
Adding EN signal on $auto$opt_dff.cc:682:run$13027 ($sdff) from module colorlight_i5 (D = \builder_basesoc_litedramcore_bankmachine3_next_state, Q = \builder_basesoc_litedramcore_bankmachine3_state).
Adding SRST signal on $procdff$12489 ($dff) from module colorlight_i5 (D = \builder_basesoc_litedramcore_bankmachine2_next_state, Q = \builder_basesoc_litedramcore_bankmachine2_state, rval = 3'000).
Adding EN signal on $auto$opt_dff.cc:682:run$13047 ($sdff) from module colorlight_i5 (D = \builder_basesoc_litedramcore_bankmachine2_next_state, Q = \builder_basesoc_litedramcore_bankmachine2_state).
Adding SRST signal on $procdff$12488 ($dff) from module colorlight_i5 (D = \builder_basesoc_litedramcore_bankmachine1_next_state, Q = \builder_basesoc_litedramcore_bankmachine1_state, rval = 3'000).
Adding EN signal on $auto$opt_dff.cc:682:run$13067 ($sdff) from module colorlight_i5 (D = \builder_basesoc_litedramcore_bankmachine1_next_state, Q = \builder_basesoc_litedramcore_bankmachine1_state).
Adding SRST signal on $procdff$12487 ($dff) from module colorlight_i5 (D = \builder_basesoc_litedramcore_bankmachine0_next_state, Q = \builder_basesoc_litedramcore_bankmachine0_state, rval = 3'000).
Adding EN signal on $auto$opt_dff.cc:682:run$13087 ($sdff) from module colorlight_i5 (D = \builder_basesoc_litedramcore_bankmachine0_next_state, Q = \builder_basesoc_litedramcore_bankmachine0_state).
Adding SRST signal on $procdff$12486 ($dff) from module colorlight_i5 (D = \builder_basesoc_litedramcore_refresher_next_state, Q = \builder_basesoc_litedramcore_refresher_state, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:682:run$13107 ($sdff) from module colorlight_i5 (D = \builder_basesoc_litedramcore_refresher_next_state, Q = \builder_basesoc_litedramcore_refresher_state).
Adding SRST signal on $procdff$12485 ($dff) from module colorlight_i5 (D = \builder_basesoc_rs232phyrx_next_state, Q = \builder_basesoc_rs232phyrx_state, rval = 1'0).
Adding SRST signal on $procdff$12484 ($dff) from module colorlight_i5 (D = \builder_basesoc_rs232phytx_next_state, Q = \builder_basesoc_rs232phytx_state, rval = 1'0).
Adding SRST signal on $procdff$12483 ($dff) from module colorlight_i5 (D = $procmux$7511_Y, Q = \builder_csr_bankarray_interface8_bank_bus_dat_r, rval = 0).
Adding SRST signal on $procdff$12482 ($dff) from module colorlight_i5 (D = $procmux$7542_Y, Q = \builder_csr_bankarray_interface7_bank_bus_dat_r, rval = 0).
Adding SRST signal on $procdff$12481 ($dff) from module colorlight_i5 (D = $procmux$7570_Y, Q = \builder_csr_bankarray_interface6_bank_bus_dat_r, rval = 0).
Adding SRST signal on $procdff$12480 ($dff) from module colorlight_i5 (D = $procmux$7592_Y, Q = \builder_csr_bankarray_interface5_bank_bus_dat_r, rval = 0).
Adding SRST signal on $procdff$12479 ($dff) from module colorlight_i5 (D = $procmux$7604_Y [31:1], Q = \builder_csr_bankarray_interface4_bank_bus_dat_r [31:1], rval = 31'0000000000000000000000000000000).
Adding SRST signal on $procdff$12479 ($dff) from module colorlight_i5 (D = \__main___leds_storage, Q = \builder_csr_bankarray_interface4_bank_bus_dat_r [0], rval = 1'0).
Adding SRST signal on $procdff$12478 ($dff) from module colorlight_i5 (D = \builder_csr_bankarray_sel, Q = \builder_csr_bankarray_sel_r, rval = 1'0).
Adding SRST signal on $procdff$12477 ($dff) from module colorlight_i5 (D = $procmux$7614_Y, Q = \builder_csr_bankarray_interface3_bank_bus_dat_r, rval = 0).
Adding SRST signal on $procdff$12476 ($dff) from module colorlight_i5 (D = $procmux$7627_Y, Q = \builder_csr_bankarray_interface2_bank_bus_dat_r, rval = 0).
Adding SRST signal on $procdff$12475 ($dff) from module colorlight_i5 (D = $procmux$7666_Y, Q = \builder_csr_bankarray_interface1_bank_bus_dat_r, rval = 0).
Adding SRST signal on $procdff$12474 ($dff) from module colorlight_i5 (D = $procmux$7685_Y, Q = \builder_csr_bankarray_interface0_bank_bus_dat_r, rval = 0).
Adding SRST signal on $procdff$12473 ($dff) from module colorlight_i5 (D = $procmux$7867_Y, Q = \builder_count, rval = 20'11110100001001000000).
Adding EN signal on $auto$opt_dff.cc:682:run$13136 ($sdff) from module colorlight_i5 (D = $sub$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7580$2072_Y, Q = \builder_count).
Adding SRST signal on $procdff$12472 ($dff) from module colorlight_i5 (D = \builder_slave_sel, Q = \builder_slave_sel_r, rval = 5'00000).
Adding SRST signal on $procdff$12471 ($dff) from module colorlight_i5 (D = $procmux$7877_Y, Q = \builder_grant, rval = 1'0).
Adding EN signal on $procdff$12470 ($dff) from module colorlight_i5 (D = \builder_basesoc_dat_w_wishbone2csr_next_value0, Q = \builder_basesoc_dat_w).
Adding SRST signal on $procdff$12469 ($dff) from module colorlight_i5 (D = $procmux$7888_Y, Q = \builder_basesoc_we, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$13141 ($sdff) from module colorlight_i5 (D = \builder_basesoc_we_wishbone2csr_next_value2, Q = \builder_basesoc_we).
Adding EN signal on $procdff$12468 ($dff) from module colorlight_i5 (D = \builder_basesoc_adr_wishbone2csr_next_value1, Q = \builder_basesoc_adr).
Adding SRST signal on $auto$opt_dff.cc:744:run$13143 ($dffe) from module colorlight_i5 (D = { \__main___basesoc_wb_sdram_adr [13:11] \__main___basesoc_ethmac_bus_adr [10:9] \builder_comb_rhs_array_muxed0 [8:2] \__main___basesoc_wb_sdram_adr [1:0] }, Q = \builder_basesoc_adr, rval = 14'00000000000000).
Adding SRST signal on $procdff$12466 ($dff) from module colorlight_i5 (D = $procmux$7894_Y, Q = \__main___leds_storage, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$13149 ($sdff) from module colorlight_i5 (D = \builder_basesoc_dat_w [0], Q = \__main___leds_storage).
Adding SRST signal on $procdff$12464 ($dff) from module colorlight_i5 (D = $procmux$7898_Y, Q = \__main___spimaster_storage, rval = 16'0000000000001101).
Adding EN signal on $auto$opt_dff.cc:682:run$13151 ($sdff) from module colorlight_i5 (D = \builder_basesoc_dat_w [15:0], Q = \__main___spimaster_storage).
Adding SRST signal on $procdff$12463 ($dff) from module colorlight_i5 (D = $procmux$7905_Y, Q = \__main___miso_data, rval = 8'00000000).
Adding EN signal on $auto$opt_dff.cc:682:run$13153 ($sdff) from module colorlight_i5 (D = $procmux$7903_Y, Q = \__main___miso_data).
Adding SRST signal on $procdff$12462 ($dff) from module colorlight_i5 (D = $procmux$7912_Y, Q = \__main___mosi_sel, rval = 3'000).
Adding EN signal on $auto$opt_dff.cc:682:run$13155 ($sdff) from module colorlight_i5 (D = $procmux$7912_Y, Q = \__main___mosi_sel).
Adding SRST signal on $procdff$12461 ($dff) from module colorlight_i5 (D = $procmux$7917_Y, Q = \__main___mosi_data, rval = 8'00000000).
Adding EN signal on $auto$opt_dff.cc:682:run$13159 ($sdff) from module colorlight_i5 (D = \__main___mosi_storage, Q = \__main___mosi_data).
Adding SRST signal on $procdff$12460 ($dff) from module colorlight_i5 (D = $procmux$7700_Y, Q = \__main___clk_divider1, rval = 16'0000000000000000).
Adding SRST signal on $procdff$12459 ($dff) from module colorlight_i5 (D = $procmux$7921_Y, Q = \__main___count, rval = 3'000).
Adding EN signal on $auto$opt_dff.cc:682:run$13162 ($sdff) from module colorlight_i5 (D = \__main___count_spimaster_next_value, Q = \__main___count).
Adding SRST signal on $procdff$12457 ($dff) from module colorlight_i5 (D = $procmux$7925_Y, Q = \__main___loopback_storage, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$13164 ($sdff) from module colorlight_i5 (D = \builder_basesoc_dat_w [0], Q = \__main___loopback_storage).
Adding SRST signal on $procdff$12455 ($dff) from module colorlight_i5 (D = $procmux$7929_Y, Q = \__main___cs_storage, rval = 17'00000000000000001).
Adding EN signal on $auto$opt_dff.cc:682:run$13166 ($sdff) from module colorlight_i5 (D = \builder_basesoc_dat_w [16:0], Q = \__main___cs_storage).
Adding EN signal on $procdff$12452 ($dff) from module colorlight_i5 (D = \builder_basesoc_dat_w [7:0], Q = \__main___mosi_storage).
Adding SRST signal on $procdff$12450 ($dff) from module colorlight_i5 (D = \builder_csr_bankarray_csrbank6_control0_re, Q = \__main___control_re, rval = 1'0).
Adding SRST signal on $procdff$12449 ($dff) from module colorlight_i5 (D = $procmux$7935_Y, Q = \__main___control_storage, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:682:run$13170 ($sdff) from module colorlight_i5 (D = \builder_basesoc_dat_w [15:0], Q = \__main___control_storage).
Adding SRST signal on $procdff$12448 ($dff) from module colorlight_i5 (D = $procmux$7939_Y, Q = \__main___miso, rval = 8'00000000).
Adding EN signal on $auto$opt_dff.cc:682:run$13172 ($sdff) from module colorlight_i5 (D = \__main___miso_data, Q = \__main___miso).
Adding SRST signal on $procdff$12445 ($dff) from module colorlight_i5 (D = $procmux$7943_Y, Q = \__main___i2c0__w_storage, rval = 3'101).
Adding EN signal on $auto$opt_dff.cc:682:run$13174 ($sdff) from module colorlight_i5 (D = \builder_basesoc_dat_w [2:0], Q = \__main___i2c0__w_storage).
Adding SRST signal on $procdff$12444 ($dff) from module colorlight_i5 (D = \__main___basesoc_ethmac_slave_sel, Q = \__main___basesoc_ethmac_slave_sel_r, rval = 4'0000).
Adding SRST signal on $procdff$12443 ($dff) from module colorlight_i5 (D = $procmux$7706_Y, Q = \__main___basesoc_ethmac_interface3_ack, rval = 1'0).
Adding SRST signal on $procdff$12442 ($dff) from module colorlight_i5 (D = $procmux$7710_Y, Q = \__main___basesoc_ethmac_interface2_ack, rval = 1'0).
Adding SRST signal on $procdff$12441 ($dff) from module colorlight_i5 (D = $procmux$7714_Y, Q = \__main___basesoc_ethmac_interface1_ack, rval = 1'0).
Adding SRST signal on $procdff$12440 ($dff) from module colorlight_i5 (D = $procmux$7718_Y, Q = \__main___basesoc_ethmac_interface0_ack, rval = 1'0).
Adding SRST signal on $procdff$12439 ($dff) from module colorlight_i5 (D = $procmux$7947_Y, Q = \__main___basesoc_ethmac_sram144_consume, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$13181 ($sdff) from module colorlight_i5 (D = $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:8381$2289_Y, Q = \__main___basesoc_ethmac_sram144_consume).
Adding SRST signal on $procdff$12438 ($dff) from module colorlight_i5 (D = $procmux$7951_Y, Q = \__main___basesoc_ethmac_sram143_produce, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$13183 ($sdff) from module colorlight_i5 (D = $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:8378$2288_Y, Q = \__main___basesoc_ethmac_sram143_produce).
Adding SRST signal on $procdff$12437 ($dff) from module colorlight_i5 (D = $procmux$7960_Y, Q = \__main___basesoc_ethmac_sram141_level, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:682:run$13185 ($sdff) from module colorlight_i5 (D = $procmux$7960_Y, Q = \__main___basesoc_ethmac_sram141_level).
Adding SRST signal on $procdff$12436 ($dff) from module colorlight_i5 (D = $procmux$7964_Y, Q = \__main___basesoc_ethmac_sram122_length, rval = 11'00000000000).
Adding EN signal on $auto$opt_dff.cc:682:run$13193 ($sdff) from module colorlight_i5 (D = \__main___basesoc_ethmac_sram122_length_clockdomainsrenamer_liteethmacsramreader_next_value, Q = \__main___basesoc_ethmac_sram122_length).
Adding SRST signal on $procdff$12434 ($dff) from module colorlight_i5 (D = $procmux$7968_Y, Q = \__main___basesoc_ethmac_sram119_storage, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$13195 ($sdff) from module colorlight_i5 (D = \builder_basesoc_dat_w [0], Q = \__main___basesoc_ethmac_sram119_storage).
Adding SRST signal on $procdff$12433 ($dff) from module colorlight_i5 (D = $procmux$7972_Y, Q = \__main___basesoc_ethmac_sram117_r, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$13197 ($sdff) from module colorlight_i5 (D = \builder_basesoc_dat_w [0], Q = \__main___basesoc_ethmac_sram117_r).
Adding SRST signal on $procdff$12432 ($dff) from module colorlight_i5 (D = \builder_csr_bankarray_csrbank1_sram_reader_ev_pending_re, Q = \__main___basesoc_ethmac_sram116_re, rval = 1'0).
Adding SRST signal on $procdff$12430 ($dff) from module colorlight_i5 (D = $procmux$7978_Y, Q = \__main___basesoc_ethmac_sram106_pending, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$13200 ($sdff) from module colorlight_i5 (D = $procmux$7978_Y, Q = \__main___basesoc_ethmac_sram106_pending).
Adding EN signal on $procdff$12428 ($dff) from module colorlight_i5 (D = \builder_basesoc_dat_w [10:0], Q = \__main___basesoc_ethmac_sram102_storage).
Adding EN signal on $procdff$12426 ($dff) from module colorlight_i5 (D = \builder_basesoc_dat_w [0], Q = \__main___basesoc_ethmac_sram100_storage).
Adding SRST signal on $procdff$12423 ($dff) from module colorlight_i5 (D = $procmux$7986_Y, Q = \__main___basesoc_ethmac_sram58_consume, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$13206 ($sdff) from module colorlight_i5 (D = $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:8350$2278_Y, Q = \__main___basesoc_ethmac_sram58_consume).
Adding SRST signal on $procdff$12422 ($dff) from module colorlight_i5 (D = $procmux$7990_Y, Q = \__main___basesoc_ethmac_sram57_produce, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$13208 ($sdff) from module colorlight_i5 (D = $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:8347$2277_Y, Q = \__main___basesoc_ethmac_sram57_produce).
Adding SRST signal on $procdff$12421 ($dff) from module colorlight_i5 (D = $procmux$7999_Y, Q = \__main___basesoc_ethmac_sram55_level, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:682:run$13210 ($sdff) from module colorlight_i5 (D = $procmux$7999_Y, Q = \__main___basesoc_ethmac_sram55_level).
Adding SRST signal on $procdff$12420 ($dff) from module colorlight_i5 (D = $procmux$8003_Y, Q = \__main___basesoc_ethmac_sram35_length, rval = 11'00000000000).
Adding EN signal on $auto$opt_dff.cc:682:run$13218 ($sdff) from module colorlight_i5 (D = \__main___basesoc_ethmac_sram35_length_clockdomainsrenamer_liteethmacsramwriter_t_next_value, Q = \__main___basesoc_ethmac_sram35_length).
Adding SRST signal on $procdff$12419 ($dff) from module colorlight_i5 (D = $procmux$8007_Y, Q = \__main___basesoc_ethmac_slot, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$13220 ($sdff) from module colorlight_i5 (D = \__main___basesoc_ethmac_slot_clockdomainsrenamer_liteethmacsramwriter_next_value, Q = \__main___basesoc_ethmac_slot).
Adding SRST signal on $procdff$12417 ($dff) from module colorlight_i5 (D = $procmux$8011_Y, Q = \__main___basesoc_ethmac_sram31_storage, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$13222 ($sdff) from module colorlight_i5 (D = \builder_basesoc_dat_w [0], Q = \__main___basesoc_ethmac_sram31_storage).
Adding SRST signal on $procdff$12416 ($dff) from module colorlight_i5 (D = $procmux$8015_Y, Q = \__main___basesoc_ethmac_sram29_r, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$13224 ($sdff) from module colorlight_i5 (D = \builder_basesoc_dat_w [0], Q = \__main___basesoc_ethmac_sram29_r).
Adding SRST signal on $procdff$12415 ($dff) from module colorlight_i5 (D = \builder_csr_bankarray_csrbank1_sram_writer_ev_pending_re, Q = \__main___basesoc_ethmac_sram28_re, rval = 1'0).
Adding SRST signal on $procdff$12412 ($dff) from module colorlight_i5 (D = $procmux$8019_Y, Q = \__main___basesoc_ethmac_sram13_status, rval = 0).
Adding EN signal on $auto$opt_dff.cc:682:run$13227 ($sdff) from module colorlight_i5 (D = \__main___basesoc_ethmac_sram13_status_clockdomainsrenamer_liteethmacsramwriter_f_next_value, Q = \__main___basesoc_ethmac_sram13_status).
Adding SRST signal on $procdff$12409 ($dff) from module colorlight_i5 (D = \__main___basesoc_ethmac_rx_cdc_cdc_graycounter1_q_next_binary, Q = \__main___basesoc_ethmac_rx_cdc_cdc_graycounter1_q_binary, rval = 6'000000).
Adding SRST signal on $procdff$12408 ($dff) from module colorlight_i5 (D = \__main___basesoc_ethmac_rx_cdc_cdc_graycounter1_q_next, Q = \__main___basesoc_ethmac_rx_cdc_cdc_graycounter1_q, rval = 6'000000).
Adding SRST signal on $procdff$12404 ($dff) from module colorlight_i5 (D = $procmux$8023_Y, Q = \__main___basesoc_ethmac_crc_errors_status, rval = 0).
Adding EN signal on $auto$opt_dff.cc:682:run$13231 ($sdff) from module colorlight_i5 (D = $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:8340$2273_Y, Q = \__main___basesoc_ethmac_crc_errors_status).
Adding SRST signal on $procdff$12402 ($dff) from module colorlight_i5 (D = $procmux$8027_Y, Q = \__main___basesoc_ethmac_preamble_errors_status, rval = 0).
Adding EN signal on $auto$opt_dff.cc:682:run$13233 ($sdff) from module colorlight_i5 (D = $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:8337$2272_Y, Q = \__main___basesoc_ethmac_preamble_errors_status).
Adding SRST signal on $procdff$12401 ($dff) from module colorlight_i5 (D = \__main___basesoc_ethmac_tx_cdc_cdc_graycounter0_q_next_binary, Q = \__main___basesoc_ethmac_tx_cdc_cdc_graycounter0_q_binary, rval = 6'000000).
Adding SRST signal on $procdff$12400 ($dff) from module colorlight_i5 (D = \__main___basesoc_ethmac_tx_cdc_cdc_graycounter0_q_next, Q = \__main___basesoc_ethmac_tx_cdc_cdc_graycounter0_q, rval = 6'000000).
Adding SRST signal on $procdff$12396 ($dff) from module colorlight_i5 (D = $procmux$8031_Y, Q = \__main___ethphy__w_storage, rval = 3'000).
Adding EN signal on $auto$opt_dff.cc:682:run$13237 ($sdff) from module colorlight_i5 (D = \builder_basesoc_dat_w [2:0], Q = \__main___ethphy__w_storage).
Adding SRST signal on $procdff$12394 ($dff) from module colorlight_i5 (D = $procmux$8035_Y, Q = \__main___ethphy_counter, rval = 9'000000000).
Adding EN signal on $auto$opt_dff.cc:682:run$13239 ($sdff) from module colorlight_i5 (D = $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:8332$2271_Y, Q = \__main___ethphy_counter).
Adding SRST signal on $procdff$12392 ($dff) from module colorlight_i5 (D = $procmux$8039_Y, Q = \__main___ethphy_reset_storage, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$13241 ($sdff) from module colorlight_i5 (D = \builder_basesoc_dat_w [0], Q = \__main___ethphy_reset_storage).
Adding SRST signal on $procdff$12391 ($dff) from module colorlight_i5 (D = $or$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4334$881_Y, Q = \__main___basesoc_wishbone_bridge_aborted, rval = 1'0).
Adding SRST signal on $procdff$12390 ($dff) from module colorlight_i5 (D = $procmux$8050_Y, Q = \__main___basesoc_wishbone_bridge_rdata_converter_converter_strobe_all, rval = 1'0).
Adding SRST signal on $procdff$12389 ($dff) from module colorlight_i5 (D = $procmux$8059_Y, Q = \__main___basesoc_wishbone_bridge_rdata_converter_converter_demux, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:682:run$13253 ($sdff) from module colorlight_i5 (D = $procmux$8057_Y, Q = \__main___basesoc_wishbone_bridge_rdata_converter_converter_demux).
Adding SRST signal on $procdff$12387 ($dff) from module colorlight_i5 (D = { $procmux$7460_Y $procmux$7846_Y $procmux$7472_Y $procmux$7481_Y }, Q = \__main___basesoc_wishbone_bridge_rdata_converter_converter_source_payload_data, rval = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$opt_dff.cc:682:run$13255 ($sdff) from module colorlight_i5 (D = \__main___basesoc_sdram_slave_p0_rddata, Q = \__main___basesoc_wishbone_bridge_rdata_converter_converter_source_payload_data [127:96]).
Adding EN signal on $auto$opt_dff.cc:682:run$13255 ($sdff) from module colorlight_i5 (D = \__main___basesoc_sdram_slave_p0_rddata, Q = \__main___basesoc_wishbone_bridge_rdata_converter_converter_source_payload_data [63:32]).
Adding EN signal on $auto$opt_dff.cc:682:run$13255 ($sdff) from module colorlight_i5 (D = \__main___basesoc_sdram_slave_p0_rddata, Q = \__main___basesoc_wishbone_bridge_rdata_converter_converter_source_payload_data [31:0]).
Adding EN signal on $auto$opt_dff.cc:682:run$13255 ($sdff) from module colorlight_i5 (D = \__main___basesoc_sdram_slave_p0_rddata, Q = \__main___basesoc_wishbone_bridge_rdata_converter_converter_source_payload_data [95:64]).
Adding SRST signal on $procdff$12384 ($dff) from module colorlight_i5 (D = $procmux$8091_Y, Q = \__main___basesoc_wishbone_bridge_wdata_converter_converter_mux, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:682:run$13268 ($sdff) from module colorlight_i5 (D = $procmux$8089_Y, Q = \__main___basesoc_wishbone_bridge_wdata_converter_converter_mux).
Adding SRST signal on $procdff$12383 ($dff) from module colorlight_i5 (D = $procmux$8095_Y, Q = \__main___basesoc_wishbone_bridge_count, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:682:run$13270 ($sdff) from module colorlight_i5 (D = \__main___basesoc_wishbone_bridge_count_litedramnativeportconverter_next_value, Q = \__main___basesoc_wishbone_bridge_count).
Adding SRST signal on $procdff$12381 ($dff) from module colorlight_i5 (D = $procmux$8102_Y, Q = \__main___basesoc_sdram_time1, rval = 4'0000).
Adding EN signal on $auto$opt_dff.cc:682:run$13272 ($sdff) from module colorlight_i5 (D = $procmux$8102_Y, Q = \__main___basesoc_sdram_time1).
Adding SRST signal on $procdff$12380 ($dff) from module colorlight_i5 (D = $procmux$8109_Y, Q = \__main___basesoc_sdram_time0, rval = 5'00000).
Adding EN signal on $auto$opt_dff.cc:682:run$13276 ($sdff) from module colorlight_i5 (D = $procmux$8109_Y, Q = \__main___basesoc_sdram_time0).
Adding SRST signal on $procdff$12379 ($dff) from module colorlight_i5 (D = $procmux$8116_Y, Q = \__main___basesoc_sdram_twtrcon_count, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:682:run$13280 ($sdff) from module colorlight_i5 (D = $procmux$8116_Y, Q = \__main___basesoc_sdram_twtrcon_count).
Adding SRST signal on $procdff$12378 ($dff) from module colorlight_i5 (D = $procmux$8122_Y, Q = \__main___basesoc_sdram_twtrcon_ready, rval = 1'0).
Adding SRST signal on $procdff$12377 ($dff) from module colorlight_i5 (D = $procmux$8129_Y, Q = \__main___basesoc_sdram_tccdcon_count, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$13289 ($sdff) from module colorlight_i5 (D = $sub$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:8243$2231_Y, Q = \__main___basesoc_sdram_tccdcon_count).
Adding SRST signal on $procdff$12376 ($dff) from module colorlight_i5 (D = $procmux$8141_Y, Q = \__main___basesoc_sdram_tccdcon_ready, rval = 1'0).
Adding SRST signal on $procdff$12375 ($dff) from module colorlight_i5 (D = $procmux$8148_Y, Q = \__main___basesoc_sdram_trrdcon_count, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$13292 ($sdff) from module colorlight_i5 (D = $procmux$8148_Y, Q = \__main___basesoc_sdram_trrdcon_count).
Adding SRST signal on $procdff$12374 ($dff) from module colorlight_i5 (D = $procmux$8154_Y, Q = \__main___basesoc_sdram_trrdcon_ready, rval = 1'0).
Adding SRST signal on $procdff$12373 ($dff) from module colorlight_i5 (D = $procmux$8198_Y, Q = \__main___basesoc_sdram_choose_req_grant, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:682:run$13299 ($sdff) from module colorlight_i5 (D = $procmux$8169_Y, Q = \__main___basesoc_sdram_choose_req_grant).
Adding SRST signal on $procdff$12371 ($dff) from module colorlight_i5 (D = $procmux$8246_Y [2], Q = \__main___basesoc_sdram_bankmachine3_trascon_count [2], rval = 1'0).
Adding SRST signal on $procdff$12371 ($dff) from module colorlight_i5 (D = $procmux$8243_Y [1:0], Q = \__main___basesoc_sdram_bankmachine3_trascon_count [1:0], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:682:run$13316 ($sdff) from module colorlight_i5 (D = $sub$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:8078$2216_Y [1:0], Q = \__main___basesoc_sdram_bankmachine3_trascon_count [1:0]).
Adding EN signal on $auto$opt_dff.cc:682:run$13313 ($sdff) from module colorlight_i5 (D = $procmux$8246_Y [2], Q = \__main___basesoc_sdram_bankmachine3_trascon_count [2]).
Adding SRST signal on $procdff$12370 ($dff) from module colorlight_i5 (D = $procmux$8252_Y, Q = \__main___basesoc_sdram_bankmachine3_trascon_ready, rval = 1'0).
Adding SRST signal on $procdff$12369 ($dff) from module colorlight_i5 (D = { $procmux$8262_Y [2] $procmux$8262_Y [0] }, Q = { \__main___basesoc_sdram_bankmachine3_trccon_count [2] \__main___basesoc_sdram_bankmachine3_trccon_count [0] }, rval = 2'00).
Adding SRST signal on $procdff$12369 ($dff) from module colorlight_i5 (D = $procmux$8259_Y [1], Q = \__main___basesoc_sdram_bankmachine3_trccon_count [1], rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$13327 ($sdff) from module colorlight_i5 (D = $sub$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:8063$2213_Y [1], Q = \__main___basesoc_sdram_bankmachine3_trccon_count [1]).
Adding EN signal on $auto$opt_dff.cc:682:run$13324 ($sdff) from module colorlight_i5 (D = { $procmux$8262_Y [2] $procmux$8262_Y [0] }, Q = { \__main___basesoc_sdram_bankmachine3_trccon_count [2] \__main___basesoc_sdram_bankmachine3_trccon_count [0] }).
Adding SRST signal on $procdff$12368 ($dff) from module colorlight_i5 (D = $procmux$8268_Y, Q = \__main___basesoc_sdram_bankmachine3_trccon_ready, rval = 1'0).
Adding SRST signal on $procdff$12367 ($dff) from module colorlight_i5 (D = $procmux$8278_Y [2], Q = \__main___basesoc_sdram_bankmachine3_twtpcon_count [2], rval = 1'0).
Adding SRST signal on $procdff$12367 ($dff) from module colorlight_i5 (D = $procmux$8275_Y [1:0], Q = \__main___basesoc_sdram_bankmachine3_twtpcon_count [1:0], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:682:run$13338 ($sdff) from module colorlight_i5 (D = $sub$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:8048$2210_Y [1:0], Q = \__main___basesoc_sdram_bankmachine3_twtpcon_count [1:0]).
Adding EN signal on $auto$opt_dff.cc:682:run$13335 ($sdff) from module colorlight_i5 (D = $procmux$8278_Y [2], Q = \__main___basesoc_sdram_bankmachine3_twtpcon_count [2]).
Adding SRST signal on $procdff$12366 ($dff) from module colorlight_i5 (D = $procmux$8284_Y, Q = \__main___basesoc_sdram_bankmachine3_twtpcon_ready, rval = 1'0).
Adding SRST signal on $procdff$12365 ($dff) from module colorlight_i5 (D = $procmux$8291_Y, Q = \__main___basesoc_sdram_bankmachine3_row_opened, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$13348 ($sdff) from module colorlight_i5 (D = 1'1, Q = \__main___basesoc_sdram_bankmachine3_row_opened).
Adding SRST signal on $procdff$12364 ($dff) from module colorlight_i5 (D = $procmux$8301_Y, Q = \__main___basesoc_sdram_bankmachine3_row, rval = 11'00000000000).
Adding EN signal on $auto$opt_dff.cc:682:run$13350 ($sdff) from module colorlight_i5 (D = \__main___basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr [18:8], Q = \__main___basesoc_sdram_bankmachine3_row).
Adding SRST signal on $procdff$12363 ($dff) from module colorlight_i5 (D = $procmux$8305_Y, Q = \__main___basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr, rval = 19'0000000000000000000).
Adding EN signal on $auto$opt_dff.cc:682:run$13356 ($sdff) from module colorlight_i5 (D = \__main___basesoc_sdram_bankmachine3_rdport_dat_r [19:1], Q = \__main___basesoc_sdram_bankmachine3_pipe_valid_source_payload_addr).
Adding SRST signal on $procdff$12362 ($dff) from module colorlight_i5 (D = $procmux$8309_Y, Q = \__main___basesoc_sdram_bankmachine3_pipe_valid_source_payload_we, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$13358 ($sdff) from module colorlight_i5 (D = \__main___basesoc_sdram_bankmachine3_rdport_dat_r [0], Q = \__main___basesoc_sdram_bankmachine3_pipe_valid_source_payload_we).
Adding SRST signal on $procdff$12359 ($dff) from module colorlight_i5 (D = $procmux$8317_Y, Q = \__main___basesoc_sdram_bankmachine3_pipe_valid_source_valid, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$13360 ($sdff) from module colorlight_i5 (D = \__main___basesoc_sdram_bankmachine3_source_valid, Q = \__main___basesoc_sdram_bankmachine3_pipe_valid_source_valid).
Adding SRST signal on $procdff$12358 ($dff) from module colorlight_i5 (D = $procmux$8321_Y, Q = \__main___basesoc_sdram_bankmachine3_consume, rval = 3'000).
Adding EN signal on $auto$opt_dff.cc:682:run$13362 ($sdff) from module colorlight_i5 (D = $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:8021$2200_Y, Q = \__main___basesoc_sdram_bankmachine3_consume).
Adding SRST signal on $procdff$12357 ($dff) from module colorlight_i5 (D = $procmux$8325_Y, Q = \__main___basesoc_sdram_bankmachine3_produce, rval = 3'000).
Adding EN signal on $auto$opt_dff.cc:682:run$13364 ($sdff) from module colorlight_i5 (D = $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:8018$2199_Y, Q = \__main___basesoc_sdram_bankmachine3_produce).
Adding SRST signal on $procdff$12356 ($dff) from module colorlight_i5 (D = $procmux$8334_Y, Q = \__main___basesoc_sdram_bankmachine3_level, rval = 4'0000).
Adding EN signal on $auto$opt_dff.cc:682:run$13366 ($sdff) from module colorlight_i5 (D = $procmux$8334_Y, Q = \__main___basesoc_sdram_bankmachine3_level).
Adding SRST signal on $procdff$12355 ($dff) from module colorlight_i5 (D = $procmux$8341_Y [2], Q = \__main___basesoc_sdram_bankmachine2_trascon_count [2], rval = 1'0).
Adding SRST signal on $procdff$12355 ($dff) from module colorlight_i5 (D = $procmux$8338_Y [1:0], Q = \__main___basesoc_sdram_bankmachine2_trascon_count [1:0], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:682:run$13377 ($sdff) from module colorlight_i5 (D = $sub$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:8002$2194_Y [1:0], Q = \__main___basesoc_sdram_bankmachine2_trascon_count [1:0]).
Adding EN signal on $auto$opt_dff.cc:682:run$13374 ($sdff) from module colorlight_i5 (D = $procmux$8341_Y [2], Q = \__main___basesoc_sdram_bankmachine2_trascon_count [2]).
Adding SRST signal on $procdff$12354 ($dff) from module colorlight_i5 (D = $procmux$8347_Y, Q = \__main___basesoc_sdram_bankmachine2_trascon_ready, rval = 1'0).
Adding SRST signal on $procdff$12353 ($dff) from module colorlight_i5 (D = { $procmux$8357_Y [2] $procmux$8357_Y [0] }, Q = { \__main___basesoc_sdram_bankmachine2_trccon_count [2] \__main___basesoc_sdram_bankmachine2_trccon_count [0] }, rval = 2'00).
Adding SRST signal on $procdff$12353 ($dff) from module colorlight_i5 (D = $procmux$8354_Y [1], Q = \__main___basesoc_sdram_bankmachine2_trccon_count [1], rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$13388 ($sdff) from module colorlight_i5 (D = $sub$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7987$2191_Y [1], Q = \__main___basesoc_sdram_bankmachine2_trccon_count [1]).
Adding EN signal on $auto$opt_dff.cc:682:run$13385 ($sdff) from module colorlight_i5 (D = { $procmux$8357_Y [2] $procmux$8357_Y [0] }, Q = { \__main___basesoc_sdram_bankmachine2_trccon_count [2] \__main___basesoc_sdram_bankmachine2_trccon_count [0] }).
Adding SRST signal on $procdff$12352 ($dff) from module colorlight_i5 (D = $procmux$8363_Y, Q = \__main___basesoc_sdram_bankmachine2_trccon_ready, rval = 1'0).
Adding SRST signal on $procdff$12351 ($dff) from module colorlight_i5 (D = $procmux$8373_Y [2], Q = \__main___basesoc_sdram_bankmachine2_twtpcon_count [2], rval = 1'0).
Adding SRST signal on $procdff$12351 ($dff) from module colorlight_i5 (D = $procmux$8370_Y [1:0], Q = \__main___basesoc_sdram_bankmachine2_twtpcon_count [1:0], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:682:run$13399 ($sdff) from module colorlight_i5 (D = $sub$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7972$2188_Y [1:0], Q = \__main___basesoc_sdram_bankmachine2_twtpcon_count [1:0]).
Adding EN signal on $auto$opt_dff.cc:682:run$13396 ($sdff) from module colorlight_i5 (D = $procmux$8373_Y [2], Q = \__main___basesoc_sdram_bankmachine2_twtpcon_count [2]).
Adding SRST signal on $procdff$12350 ($dff) from module colorlight_i5 (D = $procmux$8379_Y, Q = \__main___basesoc_sdram_bankmachine2_twtpcon_ready, rval = 1'0).
Adding SRST signal on $procdff$12349 ($dff) from module colorlight_i5 (D = $procmux$8386_Y, Q = \__main___basesoc_sdram_bankmachine2_row_opened, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$13409 ($sdff) from module colorlight_i5 (D = 1'1, Q = \__main___basesoc_sdram_bankmachine2_row_opened).
Adding SRST signal on $procdff$12348 ($dff) from module colorlight_i5 (D = $procmux$8396_Y, Q = \__main___basesoc_sdram_bankmachine2_row, rval = 11'00000000000).
Adding EN signal on $auto$opt_dff.cc:682:run$13411 ($sdff) from module colorlight_i5 (D = \__main___basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr [18:8], Q = \__main___basesoc_sdram_bankmachine2_row).
Adding SRST signal on $procdff$12347 ($dff) from module colorlight_i5 (D = $procmux$8400_Y, Q = \__main___basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr, rval = 19'0000000000000000000).
Adding EN signal on $auto$opt_dff.cc:682:run$13417 ($sdff) from module colorlight_i5 (D = \__main___basesoc_sdram_bankmachine2_rdport_dat_r [19:1], Q = \__main___basesoc_sdram_bankmachine2_pipe_valid_source_payload_addr).
Adding SRST signal on $procdff$12346 ($dff) from module colorlight_i5 (D = $procmux$8404_Y, Q = \__main___basesoc_sdram_bankmachine2_pipe_valid_source_payload_we, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$13419 ($sdff) from module colorlight_i5 (D = \__main___basesoc_sdram_bankmachine2_rdport_dat_r [0], Q = \__main___basesoc_sdram_bankmachine2_pipe_valid_source_payload_we).
Adding SRST signal on $procdff$12343 ($dff) from module colorlight_i5 (D = $procmux$8412_Y, Q = \__main___basesoc_sdram_bankmachine2_pipe_valid_source_valid, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$13421 ($sdff) from module colorlight_i5 (D = \__main___basesoc_sdram_bankmachine2_source_valid, Q = \__main___basesoc_sdram_bankmachine2_pipe_valid_source_valid).
Adding SRST signal on $procdff$12342 ($dff) from module colorlight_i5 (D = $procmux$8416_Y, Q = \__main___basesoc_sdram_bankmachine2_consume, rval = 3'000).
Adding EN signal on $auto$opt_dff.cc:682:run$13423 ($sdff) from module colorlight_i5 (D = $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7945$2178_Y, Q = \__main___basesoc_sdram_bankmachine2_consume).
Adding SRST signal on $procdff$12341 ($dff) from module colorlight_i5 (D = $procmux$8420_Y, Q = \__main___basesoc_sdram_bankmachine2_produce, rval = 3'000).
Adding EN signal on $auto$opt_dff.cc:682:run$13425 ($sdff) from module colorlight_i5 (D = $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7942$2177_Y, Q = \__main___basesoc_sdram_bankmachine2_produce).
Adding SRST signal on $procdff$12340 ($dff) from module colorlight_i5 (D = $procmux$8429_Y, Q = \__main___basesoc_sdram_bankmachine2_level, rval = 4'0000).
Adding EN signal on $auto$opt_dff.cc:682:run$13427 ($sdff) from module colorlight_i5 (D = $procmux$8429_Y, Q = \__main___basesoc_sdram_bankmachine2_level).
Adding SRST signal on $procdff$12339 ($dff) from module colorlight_i5 (D = $procmux$8436_Y [2], Q = \__main___basesoc_sdram_bankmachine1_trascon_count [2], rval = 1'0).
Adding SRST signal on $procdff$12339 ($dff) from module colorlight_i5 (D = $procmux$8433_Y [1:0], Q = \__main___basesoc_sdram_bankmachine1_trascon_count [1:0], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:682:run$13438 ($sdff) from module colorlight_i5 (D = $sub$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7926$2172_Y [1:0], Q = \__main___basesoc_sdram_bankmachine1_trascon_count [1:0]).
Adding EN signal on $auto$opt_dff.cc:682:run$13435 ($sdff) from module colorlight_i5 (D = $procmux$8436_Y [2], Q = \__main___basesoc_sdram_bankmachine1_trascon_count [2]).
Adding SRST signal on $procdff$12338 ($dff) from module colorlight_i5 (D = $procmux$8442_Y, Q = \__main___basesoc_sdram_bankmachine1_trascon_ready, rval = 1'0).
Adding SRST signal on $procdff$12337 ($dff) from module colorlight_i5 (D = { $procmux$8452_Y [2] $procmux$8452_Y [0] }, Q = { \__main___basesoc_sdram_bankmachine1_trccon_count [2] \__main___basesoc_sdram_bankmachine1_trccon_count [0] }, rval = 2'00).
Adding SRST signal on $procdff$12337 ($dff) from module colorlight_i5 (D = $procmux$8449_Y [1], Q = \__main___basesoc_sdram_bankmachine1_trccon_count [1], rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$13449 ($sdff) from module colorlight_i5 (D = $sub$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7911$2169_Y [1], Q = \__main___basesoc_sdram_bankmachine1_trccon_count [1]).
Adding EN signal on $auto$opt_dff.cc:682:run$13446 ($sdff) from module colorlight_i5 (D = { $procmux$8452_Y [2] $procmux$8452_Y [0] }, Q = { \__main___basesoc_sdram_bankmachine1_trccon_count [2] \__main___basesoc_sdram_bankmachine1_trccon_count [0] }).
Adding SRST signal on $procdff$12336 ($dff) from module colorlight_i5 (D = $procmux$8458_Y, Q = \__main___basesoc_sdram_bankmachine1_trccon_ready, rval = 1'0).
Adding SRST signal on $procdff$12335 ($dff) from module colorlight_i5 (D = $procmux$8468_Y [2], Q = \__main___basesoc_sdram_bankmachine1_twtpcon_count [2], rval = 1'0).
Adding SRST signal on $procdff$12335 ($dff) from module colorlight_i5 (D = $procmux$8465_Y [1:0], Q = \__main___basesoc_sdram_bankmachine1_twtpcon_count [1:0], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:682:run$13460 ($sdff) from module colorlight_i5 (D = $sub$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7896$2166_Y [1:0], Q = \__main___basesoc_sdram_bankmachine1_twtpcon_count [1:0]).
Adding EN signal on $auto$opt_dff.cc:682:run$13457 ($sdff) from module colorlight_i5 (D = $procmux$8468_Y [2], Q = \__main___basesoc_sdram_bankmachine1_twtpcon_count [2]).
Adding SRST signal on $procdff$12334 ($dff) from module colorlight_i5 (D = $procmux$8474_Y, Q = \__main___basesoc_sdram_bankmachine1_twtpcon_ready, rval = 1'0).
Adding SRST signal on $procdff$12333 ($dff) from module colorlight_i5 (D = $procmux$8481_Y, Q = \__main___basesoc_sdram_bankmachine1_row_opened, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$13470 ($sdff) from module colorlight_i5 (D = 1'1, Q = \__main___basesoc_sdram_bankmachine1_row_opened).
Adding SRST signal on $procdff$12332 ($dff) from module colorlight_i5 (D = $procmux$8491_Y, Q = \__main___basesoc_sdram_bankmachine1_row, rval = 11'00000000000).
Adding EN signal on $auto$opt_dff.cc:682:run$13472 ($sdff) from module colorlight_i5 (D = \__main___basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr [18:8], Q = \__main___basesoc_sdram_bankmachine1_row).
Adding SRST signal on $procdff$12331 ($dff) from module colorlight_i5 (D = $procmux$8495_Y, Q = \__main___basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr, rval = 19'0000000000000000000).
Adding EN signal on $auto$opt_dff.cc:682:run$13478 ($sdff) from module colorlight_i5 (D = \__main___basesoc_sdram_bankmachine1_rdport_dat_r [19:1], Q = \__main___basesoc_sdram_bankmachine1_pipe_valid_source_payload_addr).
Adding SRST signal on $procdff$12330 ($dff) from module colorlight_i5 (D = $procmux$8499_Y, Q = \__main___basesoc_sdram_bankmachine1_pipe_valid_source_payload_we, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$13480 ($sdff) from module colorlight_i5 (D = \__main___basesoc_sdram_bankmachine1_rdport_dat_r [0], Q = \__main___basesoc_sdram_bankmachine1_pipe_valid_source_payload_we).
Adding SRST signal on $procdff$12327 ($dff) from module colorlight_i5 (D = $procmux$8507_Y, Q = \__main___basesoc_sdram_bankmachine1_pipe_valid_source_valid, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$13482 ($sdff) from module colorlight_i5 (D = \__main___basesoc_sdram_bankmachine1_source_valid, Q = \__main___basesoc_sdram_bankmachine1_pipe_valid_source_valid).
Adding SRST signal on $procdff$12326 ($dff) from module colorlight_i5 (D = $procmux$8511_Y, Q = \__main___basesoc_sdram_bankmachine1_consume, rval = 3'000).
Adding EN signal on $auto$opt_dff.cc:682:run$13484 ($sdff) from module colorlight_i5 (D = $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7869$2156_Y, Q = \__main___basesoc_sdram_bankmachine1_consume).
Adding SRST signal on $procdff$12325 ($dff) from module colorlight_i5 (D = $procmux$8515_Y, Q = \__main___basesoc_sdram_bankmachine1_produce, rval = 3'000).
Adding EN signal on $auto$opt_dff.cc:682:run$13486 ($sdff) from module colorlight_i5 (D = $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7866$2155_Y, Q = \__main___basesoc_sdram_bankmachine1_produce).
Adding SRST signal on $procdff$12324 ($dff) from module colorlight_i5 (D = $procmux$8524_Y, Q = \__main___basesoc_sdram_bankmachine1_level, rval = 4'0000).
Adding EN signal on $auto$opt_dff.cc:682:run$13488 ($sdff) from module colorlight_i5 (D = $procmux$8524_Y, Q = \__main___basesoc_sdram_bankmachine1_level).
Adding SRST signal on $procdff$12323 ($dff) from module colorlight_i5 (D = $procmux$8531_Y [2], Q = \__main___basesoc_sdram_bankmachine0_trascon_count [2], rval = 1'0).
Adding SRST signal on $procdff$12323 ($dff) from module colorlight_i5 (D = $procmux$8528_Y [1:0], Q = \__main___basesoc_sdram_bankmachine0_trascon_count [1:0], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:682:run$13499 ($sdff) from module colorlight_i5 (D = $sub$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7850$2150_Y [1:0], Q = \__main___basesoc_sdram_bankmachine0_trascon_count [1:0]).
Adding EN signal on $auto$opt_dff.cc:682:run$13496 ($sdff) from module colorlight_i5 (D = $procmux$8531_Y [2], Q = \__main___basesoc_sdram_bankmachine0_trascon_count [2]).
Adding SRST signal on $procdff$12322 ($dff) from module colorlight_i5 (D = $procmux$8537_Y, Q = \__main___basesoc_sdram_bankmachine0_trascon_ready, rval = 1'0).
Adding SRST signal on $procdff$12321 ($dff) from module colorlight_i5 (D = { $procmux$8547_Y [2] $procmux$8547_Y [0] }, Q = { \__main___basesoc_sdram_bankmachine0_trccon_count [2] \__main___basesoc_sdram_bankmachine0_trccon_count [0] }, rval = 2'00).
Adding SRST signal on $procdff$12321 ($dff) from module colorlight_i5 (D = $procmux$8544_Y [1], Q = \__main___basesoc_sdram_bankmachine0_trccon_count [1], rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$13510 ($sdff) from module colorlight_i5 (D = $sub$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7835$2147_Y [1], Q = \__main___basesoc_sdram_bankmachine0_trccon_count [1]).
Adding EN signal on $auto$opt_dff.cc:682:run$13507 ($sdff) from module colorlight_i5 (D = { $procmux$8547_Y [2] $procmux$8547_Y [0] }, Q = { \__main___basesoc_sdram_bankmachine0_trccon_count [2] \__main___basesoc_sdram_bankmachine0_trccon_count [0] }).
Adding SRST signal on $procdff$12320 ($dff) from module colorlight_i5 (D = $procmux$8553_Y, Q = \__main___basesoc_sdram_bankmachine0_trccon_ready, rval = 1'0).
Adding SRST signal on $procdff$12319 ($dff) from module colorlight_i5 (D = $procmux$8563_Y [2], Q = \__main___basesoc_sdram_bankmachine0_twtpcon_count [2], rval = 1'0).
Adding SRST signal on $procdff$12319 ($dff) from module colorlight_i5 (D = $procmux$8560_Y [1:0], Q = \__main___basesoc_sdram_bankmachine0_twtpcon_count [1:0], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:682:run$13521 ($sdff) from module colorlight_i5 (D = $sub$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7820$2144_Y [1:0], Q = \__main___basesoc_sdram_bankmachine0_twtpcon_count [1:0]).
Adding EN signal on $auto$opt_dff.cc:682:run$13518 ($sdff) from module colorlight_i5 (D = $procmux$8563_Y [2], Q = \__main___basesoc_sdram_bankmachine0_twtpcon_count [2]).
Adding SRST signal on $procdff$12318 ($dff) from module colorlight_i5 (D = $procmux$8569_Y, Q = \__main___basesoc_sdram_bankmachine0_twtpcon_ready, rval = 1'0).
Adding SRST signal on $procdff$12317 ($dff) from module colorlight_i5 (D = $procmux$8576_Y, Q = \__main___basesoc_sdram_bankmachine0_row_opened, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$13531 ($sdff) from module colorlight_i5 (D = 1'1, Q = \__main___basesoc_sdram_bankmachine0_row_opened).
Adding SRST signal on $procdff$12316 ($dff) from module colorlight_i5 (D = $procmux$8586_Y, Q = \__main___basesoc_sdram_bankmachine0_row, rval = 11'00000000000).
Adding EN signal on $auto$opt_dff.cc:682:run$13533 ($sdff) from module colorlight_i5 (D = \__main___basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr [18:8], Q = \__main___basesoc_sdram_bankmachine0_row).
Adding SRST signal on $procdff$12315 ($dff) from module colorlight_i5 (D = $procmux$8590_Y, Q = \__main___basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr, rval = 19'0000000000000000000).
Adding EN signal on $auto$opt_dff.cc:682:run$13539 ($sdff) from module colorlight_i5 (D = \__main___basesoc_sdram_bankmachine0_rdport_dat_r [19:1], Q = \__main___basesoc_sdram_bankmachine0_pipe_valid_source_payload_addr).
Adding SRST signal on $procdff$12314 ($dff) from module colorlight_i5 (D = $procmux$8594_Y, Q = \__main___basesoc_sdram_bankmachine0_pipe_valid_source_payload_we, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$13541 ($sdff) from module colorlight_i5 (D = \__main___basesoc_sdram_bankmachine0_rdport_dat_r [0], Q = \__main___basesoc_sdram_bankmachine0_pipe_valid_source_payload_we).
Adding SRST signal on $procdff$12311 ($dff) from module colorlight_i5 (D = $procmux$8602_Y, Q = \__main___basesoc_sdram_bankmachine0_pipe_valid_source_valid, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$13543 ($sdff) from module colorlight_i5 (D = \__main___basesoc_sdram_bankmachine0_source_valid, Q = \__main___basesoc_sdram_bankmachine0_pipe_valid_source_valid).
Adding SRST signal on $procdff$12310 ($dff) from module colorlight_i5 (D = $procmux$8606_Y, Q = \__main___basesoc_sdram_bankmachine0_consume, rval = 3'000).
Adding EN signal on $auto$opt_dff.cc:682:run$13545 ($sdff) from module colorlight_i5 (D = $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7793$2134_Y, Q = \__main___basesoc_sdram_bankmachine0_consume).
Adding SRST signal on $procdff$12309 ($dff) from module colorlight_i5 (D = $procmux$8610_Y, Q = \__main___basesoc_sdram_bankmachine0_produce, rval = 3'000).
Adding EN signal on $auto$opt_dff.cc:682:run$13547 ($sdff) from module colorlight_i5 (D = $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7790$2133_Y, Q = \__main___basesoc_sdram_bankmachine0_produce).
Adding SRST signal on $procdff$12308 ($dff) from module colorlight_i5 (D = $procmux$8619_Y, Q = \__main___basesoc_sdram_bankmachine0_level, rval = 4'0000).
Adding EN signal on $auto$opt_dff.cc:682:run$13549 ($sdff) from module colorlight_i5 (D = $procmux$8619_Y, Q = \__main___basesoc_sdram_bankmachine0_level).
Adding SRST signal on $procdff$12307 ($dff) from module colorlight_i5 (D = $procmux$8625_Y, Q = \__main___basesoc_sdram_sequencer_count, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$13559 ($sdff) from module colorlight_i5 (D = $procmux$8623_Y, Q = \__main___basesoc_sdram_sequencer_count).
Adding SRST signal on $procdff$12306 ($dff) from module colorlight_i5 (D = $procmux$8635_Y, Q = \__main___basesoc_sdram_sequencer_counter, rval = 4'0000).
Adding EN signal on $auto$opt_dff.cc:682:run$13563 ($sdff) from module colorlight_i5 (D = $procmux$8635_Y, Q = \__main___basesoc_sdram_sequencer_counter).
Adding SRST signal on $procdff$12305 ($dff) from module colorlight_i5 (D = $procmux$7778_Y, Q = \__main___basesoc_sdram_sequencer_done1, rval = 1'0).
Adding SRST signal on $procdff$12304 ($dff) from module colorlight_i5 (D = $procmux$8644_Y, Q = \__main___basesoc_sdram_postponer_count, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$13568 ($sdff) from module colorlight_i5 (D = $procmux$8642_Y, Q = \__main___basesoc_sdram_postponer_count).
Adding SRST signal on $procdff$12303 ($dff) from module colorlight_i5 (D = $procmux$7817_Y, Q = \__main___basesoc_sdram_postponer_req_o, rval = 1'0).
Adding SRST signal on $procdff$12302 ($dff) from module colorlight_i5 (D = $sub$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7720$2118_Y, Q = \__main___basesoc_sdram_timer_count1, rval = 11'11000011010).
Adding SRST signal on $procdff$12301 ($dff) from module colorlight_i5 (D = $procmux$7782_Y, Q = \__main___basesoc_sdram_cmd_payload_we, rval = 1'0).
Adding SRST signal on $procdff$12300 ($dff) from module colorlight_i5 (D = $procmux$7792_Y, Q = \__main___basesoc_sdram_cmd_payload_ras, rval = 1'0).
Adding SRST signal on $procdff$12299 ($dff) from module colorlight_i5 (D = $procmux$7799_Y, Q = \__main___basesoc_sdram_cmd_payload_cas, rval = 1'0).
Adding SRST signal on $procdff$12297 ($dff) from module colorlight_i5 (D = $procmux$7809_Y [9:0], Q = \__main___basesoc_sdram_cmd_payload_a [9:0], rval = 10'0000000000).
Adding SRST signal on $procdff$12297 ($dff) from module colorlight_i5 (D = $procmux$7811_Y [10], Q = \__main___basesoc_sdram_cmd_payload_a [10], rval = 1'0).
Adding SRST signal on $procdff$12296 ($dff) from module colorlight_i5 (D = $and$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7200$2017_Y, Q = \__main___basesoc_sdram_dfi_p0_rddata_en, rval = 1'0).
Adding SRST signal on $procdff$12295 ($dff) from module colorlight_i5 (D = \__main___basesoc_sdram_twtrcon_valid, Q = \__main___basesoc_sdram_dfi_p0_wrdata_en, rval = 1'0).
Adding SRST signal on $procdff$12294 ($dff) from module colorlight_i5 (D = $not$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:8216$2226_Y, Q = \__main___basesoc_sdram_dfi_p0_we_n, rval = 1'1).
Adding SRST signal on $procdff$12293 ($dff) from module colorlight_i5 (D = $not$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:8215$2225_Y, Q = \__main___basesoc_sdram_dfi_p0_ras_n, rval = 1'1).
Adding SRST signal on $procdff$12291 ($dff) from module colorlight_i5 (D = $not$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:8214$2224_Y, Q = \__main___basesoc_sdram_dfi_p0_cas_n, rval = 1'1).
Adding SRST signal on $procdff$12290 ($dff) from module colorlight_i5 (D = \builder_comb_rhs_array_muxed16, Q = \__main___basesoc_sdram_dfi_p0_bank, rval = 2'00).
Adding SRST signal on $procdff$12289 ($dff) from module colorlight_i5 (D = \builder_sync_rhs_array_muxed1, Q = \__main___basesoc_sdram_dfi_p0_address, rval = 11'00000000000).
Adding SRST signal on $procdff$12287 ($dff) from module colorlight_i5 (D = $procmux$8648_Y, Q = \__main___basesoc_sdram_rddata_status, rval = 0).
Adding EN signal on $auto$opt_dff.cc:682:run$13612 ($sdff) from module colorlight_i5 (D = \__main___basesoc_sdram_csr_dfi_p0_rddata, Q = \__main___basesoc_sdram_rddata_status).
Adding EN signal on $procdff$12285 ($dff) from module colorlight_i5 (D = \builder_basesoc_dat_w, Q = \__main___basesoc_sdram_wrdata_storage).
Adding EN signal on $procdff$12283 ($dff) from module colorlight_i5 (D = \builder_basesoc_dat_w [1:0], Q = \__main___basesoc_sdram_baddress_storage).
Adding EN signal on $procdff$12281 ($dff) from module colorlight_i5 (D = \builder_basesoc_dat_w [10:0], Q = \__main___basesoc_sdram_address_storage).
Adding SRST signal on $procdff$12279 ($dff) from module colorlight_i5 (D = $procmux$8658_Y, Q = \__main___basesoc_sdram_command_storage, rval = 6'000000).
Adding EN signal on $auto$opt_dff.cc:682:run$13617 ($sdff) from module colorlight_i5 (D = \builder_basesoc_dat_w [5:0], Q = \__main___basesoc_sdram_command_storage).
Adding SRST signal on $procdff$12277 ($dff) from module colorlight_i5 (D = $procmux$8662_Y, Q = \__main___basesoc_sdram_storage, rval = 4'0001).
Adding EN signal on $auto$opt_dff.cc:682:run$13619 ($sdff) from module colorlight_i5 (D = \builder_basesoc_dat_w [3:0], Q = \__main___basesoc_sdram_storage).
Adding SRST signal on $procdff$12276 ($dff) from module colorlight_i5 (D = { \__main___rddata_en [1:0] \__main___basesoc_sdram_master_p0_rddata_en }, Q = \__main___rddata_en, rval = 3'000).
Adding SRST signal on $procdff$12275 ($dff) from module colorlight_i5 (D = \__main___rddata_en [2], Q = \__main___dfi_p0_rddata_valid, rval = 1'0).
Adding SRST signal on $procdff$12272 ($dff) from module colorlight_i5 (D = $procmux$8666_Y, Q = \__main___basesoc_uptime_cycles_status, rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$opt_dff.cc:682:run$13623 ($sdff) from module colorlight_i5 (D = \__main___basesoc_uptime_cycles, Q = \__main___basesoc_uptime_cycles_status).
Adding SRST signal on $procdff$12271 ($dff) from module colorlight_i5 (D = \builder_csr_bankarray_csrbank7_uptime_latch0_re, Q = \__main___basesoc_uptime_latch_re, rval = 1'0).
Adding SRST signal on $procdff$12270 ($dff) from module colorlight_i5 (D = $procmux$8670_Y, Q = \__main___basesoc_uptime_latch_storage, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$13626 ($sdff) from module colorlight_i5 (D = \builder_basesoc_dat_w [0], Q = \__main___basesoc_uptime_latch_storage).
Adding SRST signal on $procdff$12269 ($dff) from module colorlight_i5 (D = $procmux$7493_Y, Q = \__main___basesoc_timer_value, rval = 0).
Adding SRST signal on $procdff$12267 ($dff) from module colorlight_i5 (D = $procmux$8674_Y, Q = \__main___basesoc_timer_enable_storage, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$13629 ($sdff) from module colorlight_i5 (D = \builder_basesoc_dat_w [0], Q = \__main___basesoc_timer_enable_storage).
Adding SRST signal on $procdff$12266 ($dff) from module colorlight_i5 (D = $procmux$8678_Y, Q = \__main___basesoc_timer_pending_r, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$13631 ($sdff) from module colorlight_i5 (D = \builder_basesoc_dat_w [0], Q = \__main___basesoc_timer_pending_r).
Adding SRST signal on $procdff$12265 ($dff) from module colorlight_i5 (D = \builder_csr_bankarray_csrbank7_ev_pending_re, Q = \__main___basesoc_timer_pending_re, rval = 1'0).
Adding SRST signal on $procdff$12263 ($dff) from module colorlight_i5 (D = \__main___basesoc_timer_zero_trigger, Q = \__main___basesoc_timer_zero_trigger_d, rval = 1'0).
Adding SRST signal on $procdff$12262 ($dff) from module colorlight_i5 (D = $procmux$8684_Y, Q = \__main___basesoc_timer_zero_pending, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$13635 ($sdff) from module colorlight_i5 (D = $procmux$8684_Y, Q = \__main___basesoc_timer_zero_pending).
Adding SRST signal on $procdff$12260 ($dff) from module colorlight_i5 (D = $procmux$8688_Y, Q = \__main___basesoc_timer_value_status, rval = 0).
Adding EN signal on $auto$opt_dff.cc:682:run$13639 ($sdff) from module colorlight_i5 (D = \__main___basesoc_timer_value, Q = \__main___basesoc_timer_value_status).
Adding SRST signal on $procdff$12259 ($dff) from module colorlight_i5 (D = \builder_csr_bankarray_csrbank7_update_value0_re, Q = \__main___basesoc_timer_update_value_re, rval = 1'0).
Adding SRST signal on $procdff$12258 ($dff) from module colorlight_i5 (D = $procmux$8692_Y, Q = \__main___basesoc_timer_update_value_storage, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$13642 ($sdff) from module colorlight_i5 (D = \builder_basesoc_dat_w [0], Q = \__main___basesoc_timer_update_value_storage).
Adding SRST signal on $procdff$12256 ($dff) from module colorlight_i5 (D = $procmux$8696_Y, Q = \__main___basesoc_timer_en_storage, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$13644 ($sdff) from module colorlight_i5 (D = \builder_basesoc_dat_w [0], Q = \__main___basesoc_timer_en_storage).
Adding SRST signal on $procdff$12254 ($dff) from module colorlight_i5 (D = $procmux$8700_Y, Q = \__main___basesoc_timer_reload_storage, rval = 0).
Adding EN signal on $auto$opt_dff.cc:682:run$13646 ($sdff) from module colorlight_i5 (D = \builder_basesoc_dat_w, Q = \__main___basesoc_timer_reload_storage).
Adding SRST signal on $procdff$12252 ($dff) from module colorlight_i5 (D = $procmux$8704_Y, Q = \__main___basesoc_timer_load_storage, rval = 0).
Adding EN signal on $auto$opt_dff.cc:682:run$13648 ($sdff) from module colorlight_i5 (D = \builder_basesoc_dat_w, Q = \__main___basesoc_timer_load_storage).
Adding SRST signal on $procdff$12251 ($dff) from module colorlight_i5 (D = $procmux$8708_Y, Q = \__main___basesoc_uart_rx_fifo_consume, rval = 4'0000).
Adding EN signal on $auto$opt_dff.cc:682:run$13650 ($sdff) from module colorlight_i5 (D = $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7680$2104_Y, Q = \__main___basesoc_uart_rx_fifo_consume).
Adding SRST signal on $procdff$12250 ($dff) from module colorlight_i5 (D = $procmux$8712_Y, Q = \__main___basesoc_uart_rx_fifo_produce, rval = 4'0000).
Adding EN signal on $auto$opt_dff.cc:682:run$13652 ($sdff) from module colorlight_i5 (D = $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7677$2103_Y, Q = \__main___basesoc_uart_rx_fifo_produce).
Adding SRST signal on $procdff$12249 ($dff) from module colorlight_i5 (D = $procmux$8721_Y, Q = \__main___basesoc_uart_rx_fifo_level0, rval = 5'00000).
Adding EN signal on $auto$opt_dff.cc:682:run$13654 ($sdff) from module colorlight_i5 (D = $procmux$8721_Y, Q = \__main___basesoc_uart_rx_fifo_level0).
Adding SRST signal on $procdff$12248 ($dff) from module colorlight_i5 (D = $procmux$8728_Y, Q = \__main___basesoc_uart_rx_fifo_readable, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$13662 ($sdff) from module colorlight_i5 (D = $procmux$8728_Y, Q = \__main___basesoc_uart_rx_fifo_readable).
Adding SRST signal on $procdff$12247 ($dff) from module colorlight_i5 (D = $procmux$8732_Y, Q = \__main___basesoc_uart_tx_fifo_consume, rval = 4'0000).
Adding EN signal on $auto$opt_dff.cc:682:run$13666 ($sdff) from module colorlight_i5 (D = $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7658$2093_Y, Q = \__main___basesoc_uart_tx_fifo_consume).
Adding SRST signal on $procdff$12246 ($dff) from module colorlight_i5 (D = $procmux$8736_Y, Q = \__main___basesoc_uart_tx_fifo_produce, rval = 4'0000).
Adding EN signal on $auto$opt_dff.cc:682:run$13668 ($sdff) from module colorlight_i5 (D = $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7655$2092_Y, Q = \__main___basesoc_uart_tx_fifo_produce).
Adding SRST signal on $procdff$12245 ($dff) from module colorlight_i5 (D = $procmux$8745_Y, Q = \__main___basesoc_uart_tx_fifo_level0, rval = 5'00000).
Adding EN signal on $auto$opt_dff.cc:682:run$13670 ($sdff) from module colorlight_i5 (D = $procmux$8745_Y, Q = \__main___basesoc_uart_tx_fifo_level0).
Adding SRST signal on $procdff$12244 ($dff) from module colorlight_i5 (D = $procmux$8752_Y, Q = \__main___basesoc_uart_tx_fifo_readable, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$13678 ($sdff) from module colorlight_i5 (D = $procmux$8752_Y, Q = \__main___basesoc_uart_tx_fifo_readable).
Adding SRST signal on $procdff$12240 ($dff) from module colorlight_i5 (D = $procmux$8756_Y, Q = \__main___basesoc_uart_enable_storage, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:682:run$13682 ($sdff) from module colorlight_i5 (D = \builder_basesoc_dat_w [1:0], Q = \__main___basesoc_uart_enable_storage).
Adding SRST signal on $procdff$12239 ($dff) from module colorlight_i5 (D = $procmux$8760_Y, Q = \__main___basesoc_uart_pending_r, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:682:run$13684 ($sdff) from module colorlight_i5 (D = \builder_basesoc_dat_w [1:0], Q = \__main___basesoc_uart_pending_r).
Adding SRST signal on $procdff$12238 ($dff) from module colorlight_i5 (D = \builder_csr_bankarray_csrbank8_ev_pending_re, Q = \__main___basesoc_uart_pending_re, rval = 1'0).
Adding SRST signal on $procdff$12236 ($dff) from module colorlight_i5 (D = \__main___basesoc_uart_rx_fifo_readable, Q = \__main___basesoc_uart_rx_trigger_d, rval = 1'0).
Adding SRST signal on $procdff$12235 ($dff) from module colorlight_i5 (D = $procmux$8766_Y, Q = \__main___basesoc_uart_rx_pending, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$13688 ($sdff) from module colorlight_i5 (D = $procmux$8766_Y, Q = \__main___basesoc_uart_rx_pending).
Adding SRST signal on $procdff$12234 ($dff) from module colorlight_i5 (D = \__main___basesoc_uart_tx_fifo_sink_ready, Q = \__main___basesoc_uart_tx_trigger_d, rval = 1'0).
Adding SRST signal on $procdff$12233 ($dff) from module colorlight_i5 (D = $procmux$8772_Y, Q = \__main___basesoc_uart_tx_pending, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$13693 ($sdff) from module colorlight_i5 (D = $procmux$8772_Y, Q = \__main___basesoc_uart_tx_pending).
Adding SRST signal on $procdff$12230 ($dff) from module colorlight_i5 (D = \builder_multiregimpl0_regs1, Q = \__main___basesoc_rx_rx_d, rval = 1'0).
Adding SRST signal on $procdff$12229 ($dff) from module colorlight_i5 (D = $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7624$2084_Y [31:0], Q = \__main___basesoc_rx_phase, rval = 32'10000000000000000000000000000000).
Adding SRST signal on $procdff$12228 ($dff) from module colorlight_i5 (D = $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7624$2084_Y [32], Q = \__main___basesoc_rx_tick, rval = 1'0).
Adding EN signal on $procdff$12227 ($dff) from module colorlight_i5 (D = \__main___basesoc_rx_count_rs232phyrx_next_value0, Q = \__main___basesoc_rx_count).
Adding SRST signal on $auto$opt_dff.cc:744:run$13704 ($dffe) from module colorlight_i5 (D = $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2801$328_Y, Q = \__main___basesoc_rx_count, rval = 4'0000).
Adding EN signal on $procdff$12226 ($dff) from module colorlight_i5 (D = \__main___basesoc_rx_data_rs232phyrx_next_value1, Q = \__main___basesoc_rx_data).
Adding SRST signal on $auto$opt_dff.cc:744:run$13708 ($dffe) from module colorlight_i5 (D = { \builder_multiregimpl0_regs1 \__main___basesoc_rx_data [7:1] }, Q = \__main___basesoc_rx_data, rval = 8'00000000).
Adding SRST signal on $procdff$12225 ($dff) from module colorlight_i5 (D = $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7609$2083_Y [31:0], Q = \__main___basesoc_tx_phase, rval = 4947802).
Adding SRST signal on $procdff$12224 ($dff) from module colorlight_i5 (D = $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7609$2083_Y [32], Q = \__main___basesoc_tx_tick, rval = 1'0).
Adding EN signal on $procdff$12223 ($dff) from module colorlight_i5 (D = \__main___basesoc_tx_count_rs232phytx_next_value0, Q = \__main___basesoc_tx_count).
Adding SRST signal on $auto$opt_dff.cc:744:run$13718 ($dffe) from module colorlight_i5 (D = $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2762$325_Y, Q = \__main___basesoc_tx_count, rval = 4'0000).
Adding EN signal on $procdff$12222 ($dff) from module colorlight_i5 (D = \__main___basesoc_tx_data_rs232phytx_next_value2, Q = \__main___basesoc_tx_data).
Adding SRST signal on $procdff$12221 ($dff) from module colorlight_i5 (D = $procmux$7850_Y, Q = \__main___basesoc_ram_bus_ram_bus_ack, rval = 1'0).
Adding SRST signal on $procdff$12220 ($dff) from module colorlight_i5 (D = $procmux$7854_Y, Q = \__main___basesoc_basesoc_ram_bus_ack, rval = 1'0).
Adding SRST signal on $procdff$12219 ($dff) from module colorlight_i5 (D = $procmux$8786_Y, Q = \__main___basesoc_bus_errors, rval = 0).
Adding EN signal on $auto$opt_dff.cc:682:run$13725 ($sdff) from module colorlight_i5 (D = $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7587$2074_Y, Q = \__main___basesoc_bus_errors).
Adding SRST signal on $procdff$12216 ($dff) from module colorlight_i5 (D = $procmux$8790_Y, Q = \__main___basesoc_scratch_storage, rval = 305419896).
Adding EN signal on $auto$opt_dff.cc:682:run$13729 ($sdff) from module colorlight_i5 (D = \builder_basesoc_dat_w, Q = \__main___basesoc_scratch_storage).
Adding SRST signal on $procdff$12215 ($dff) from module colorlight_i5 (D = \builder_csr_bankarray_csrbank0_reset0_re, Q = \__main___basesoc_reset_re, rval = 1'0).
Adding SRST signal on $procdff$12214 ($dff) from module colorlight_i5 (D = $procmux$8794_Y, Q = \__main___basesoc_reset_storage, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:682:run$13732 ($sdff) from module colorlight_i5 (D = \builder_basesoc_dat_w [1:0], Q = \__main___basesoc_reset_storage).
Adding SRST signal on $procdff$12213 ($dff) from module colorlight_i5 (D = $procmux$8803_Y, Q = \spi0_mosi, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$13734 ($sdff) from module colorlight_i5 (D = \builder_sync_f_array_muxed, Q = \spi0_mosi).
Adding SRST signal on $procdff$12212 ($dff) from module colorlight_i5 (D = $procmux$8810_Y, Q = \spi0_clk, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$13740 ($sdff) from module colorlight_i5 (D = $procmux$8810_Y, Q = \spi0_clk).
Adding SRST signal on $procdff$12211 ($dff) from module colorlight_i5 (D = $not$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:8422$2316_Y, Q = \spi0_cs_n, rval = 1'0).
Adding SRST signal on $procdff$12210 ($dff) from module colorlight_i5 (D = $procmux$8814_Y, Q = \serial_tx, rval = 1'1).
Adding EN signal on $auto$opt_dff.cc:682:run$13745 ($sdff) from module colorlight_i5 (D = \__main___basesoc_serial_tx_rs232phytx_next_value1, Q = \serial_tx).
Adding EN signal on $procdff$12190 ($dff) from module colorlight_i5 (D = $memrd$\storage$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9170$2357_DATA, Q = \storage_dat1).
Adding EN signal on $procdff$12185 ($dff) from module colorlight_i5 (D = $memrd$\storage_1$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9191$2367_DATA, Q = \storage_1_dat1).
Adding EN signal on $procdff$12132 ($dff) from module colorlight_i5 (D = \__main___basesoc_ethmac_sram122_length [10:2], Q = \mem_3_adr0).
Adding EN signal on $procdff$12118 ($dff) from module colorlight_i5 (D = \__main___basesoc_ethmac_sram122_length [10:2], Q = \mem_4_adr0).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$11878 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\dataCache_1.$memrd$\ways_0_tags$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5372$4566_DATA, Q = \VexRiscv.dataCache_1._zz_ways_0_tags_port0).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$11874 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\dataCache_1.$memrd$\ways_0_data_symbol3$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5390$4579_DATA, Q = \VexRiscv.dataCache_1._zz_ways_0_datasymbol_read_3).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$11873 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\dataCache_1.$memrd$\ways_0_data_symbol2$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5389$4578_DATA, Q = \VexRiscv.dataCache_1._zz_ways_0_datasymbol_read_2).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$11872 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\dataCache_1.$memrd$\ways_0_data_symbol1$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5388$4577_DATA, Q = \VexRiscv.dataCache_1._zz_ways_0_datasymbol_read_1).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$11871 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\dataCache_1.$memrd$\ways_0_data_symbol0$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5387$4576_DATA, Q = \VexRiscv.dataCache_1._zz_ways_0_datasymbol_read).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$11857 ($dff) from module colorlight_i5 (D = \VexRiscv.dataCache_1.stageA_mask, Q = \VexRiscv.dataCache_1.stageB_mask).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$11856 ($dff) from module colorlight_i5 (D = \VexRiscv.dataCache_1.stageA_wayHits, Q = \VexRiscv.dataCache_1.stageB_waysHitsBeforeInvalidate).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$11855 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\dataCache_1.$ne$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5900$4771_Y, Q = \VexRiscv.dataCache_1.stageB_unaligned).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$11854 ($dff) from module colorlight_i5 (D = \VexRiscv.dataCache_1.stageA_dataColisions, Q = \VexRiscv.dataCache_1.stageB_dataColisions).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$11853 ($dff) from module colorlight_i5 (D = \VexRiscv.dataCache_1.stageA_wayInvalidate, Q = \VexRiscv.dataCache_1.stageB_wayInvalidate).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$11852 ($dff) from module colorlight_i5 (D = { \VexRiscv.dataCache_1._zz_ways_0_datasymbol_read_3 \VexRiscv.dataCache_1._zz_ways_0_datasymbol_read_2 \VexRiscv.dataCache_1._zz_ways_0_datasymbol_read_1 \VexRiscv.dataCache_1._zz_ways_0_datasymbol_read }, Q = \VexRiscv.dataCache_1.stageB_dataReadRsp_0).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$11850 ($dff) from module colorlight_i5 (D = \VexRiscv.dataCache_1._zz_ways_0_tags_port0 [1], Q = \VexRiscv.dataCache_1.stageB_tagsReadRsp_0_error).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$11847 ($dff) from module colorlight_i5 (D = 1'0, Q = \VexRiscv.dataCache_1.stageB_mmuRsp_refilling).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:744:run$13763 ($dffe) from module colorlight_i5.
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$11846 ($dff) from module colorlight_i5 (D = 1'0, Q = \VexRiscv.dataCache_1.stageB_mmuRsp_exception).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:744:run$13764 ($dffe) from module colorlight_i5.
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$11844 ($dff) from module colorlight_i5 (D = 1'1, Q = \VexRiscv.dataCache_1.stageB_mmuRsp_allowWrite).
Setting constant 1-bit at position 0 on $auto$opt_dff.cc:744:run$13765 ($dffe) from module colorlight_i5.
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$11843 ($dff) from module colorlight_i5 (D = 1'1, Q = \VexRiscv.dataCache_1.stageB_mmuRsp_allowRead).
Setting constant 1-bit at position 0 on $auto$opt_dff.cc:744:run$13766 ($dffe) from module colorlight_i5.
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$11842 ($dff) from module colorlight_i5 (D = 1'0, Q = \VexRiscv.dataCache_1.stageB_mmuRsp_isPaging).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:744:run$13767 ($dffe) from module colorlight_i5.
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$11841 ($dff) from module colorlight_i5 (D = \VexRiscv.execute_to_memory_REGFILE_WRITE_DATA [31], Q = \VexRiscv.dataCache_1.stageB_mmuRsp_isIoAccess).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$11840 ($dff) from module colorlight_i5 (D = \VexRiscv.execute_to_memory_REGFILE_WRITE_DATA, Q = \VexRiscv.dataCache_1.stageB_mmuRsp_physicalAddress).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$11838 ($dff) from module colorlight_i5 (D = \VexRiscv.dataCache_1.stageA_request_size, Q = \VexRiscv.dataCache_1.stageB_request_size).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$11837 ($dff) from module colorlight_i5 (D = \VexRiscv.dataCache_1.stageA_request_wr, Q = \VexRiscv.dataCache_1.stageB_request_wr).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$11836 ($dff) from module colorlight_i5 (D = \VexRiscv.dataCache_1.stage0_dataColisions, Q = \VexRiscv.dataCache_1.stage0_dataColisions_regNextWhen).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$11835 ($dff) from module colorlight_i5 (D = 1'0, Q = \VexRiscv.dataCache_1.stageA_wayInvalidate).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:744:run$13773 ($dffe) from module colorlight_i5.
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$11834 ($dff) from module colorlight_i5 (D = \VexRiscv.dataCache_1.stage0_mask, Q = \VexRiscv.dataCache_1.stageA_mask).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$11832 ($dff) from module colorlight_i5 (D = \VexRiscv.decode_to_execute_INSTRUCTION [13:12], Q = \VexRiscv.dataCache_1.stageA_request_size).
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$11831 ($dff) from module colorlight_i5 (D = \VexRiscv.decode_to_execute_MEMORY_WR, Q = \VexRiscv.dataCache_1.stageA_request_wr).
Adding SRST signal on $flatten\VexRiscv.\dataCache_1.$procdff$11824 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\dataCache_1.$procmux$5019_Y, Q = \VexRiscv.dataCache_1.loader_killReg, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$13777 ($sdff) from module colorlight_i5 (D = 1'0, Q = \VexRiscv.dataCache_1.loader_killReg).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:744:run$13778 ($sdffe) from module colorlight_i5.
Adding SRST signal on $flatten\VexRiscv.\dataCache_1.$procdff$11823 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\dataCache_1.$procmux$5026_Y, Q = \VexRiscv.dataCache_1.loader_error, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$13779 ($sdff) from module colorlight_i5 (D = 1'0, Q = \VexRiscv.dataCache_1.loader_error).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:744:run$13780 ($sdffe) from module colorlight_i5.
Adding EN signal on $flatten\VexRiscv.\dataCache_1.$procdff$11822 ($dff) from module colorlight_i5 (D = 1'1, Q = \VexRiscv.dataCache_1.loader_waysAllocator).
Setting constant 1-bit at position 0 on $auto$opt_dff.cc:744:run$13781 ($dffe) from module colorlight_i5.
Adding SRST signal on $flatten\VexRiscv.\dataCache_1.$procdff$11821 ($dff) from module colorlight_i5 (D = \VexRiscv.dataCache_1.loader_counter_valueNext, Q = \VexRiscv.dataCache_1.loader_counter_value, rval = 3'000).
Adding SRST signal on $flatten\VexRiscv.\dataCache_1.$procdff$11820 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\dataCache_1.$procmux$5035_Y, Q = \VexRiscv.dataCache_1.loader_valid, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$13785 ($sdff) from module colorlight_i5 (D = 1'1, Q = \VexRiscv.dataCache_1.loader_valid).
Adding SRST signal on $flatten\VexRiscv.\dataCache_1.$procdff$11819 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\dataCache_1.$logic_and$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5940$4785_Y, Q = \VexRiscv.dataCache_1.stageB_flusher_start, rval = 1'1).
Adding SRST signal on $flatten\VexRiscv.\dataCache_1.$procdff$11818 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\dataCache_1.$procmux$4995_Y, Q = \VexRiscv.dataCache_1.stageB_flusher_counter [7], rval = 1'0).
Adding SRST signal on $flatten\VexRiscv.\dataCache_1.$procdff$11818 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\dataCache_1.$procmux$5009_Y, Q = \VexRiscv.dataCache_1.stageB_flusher_counter [6:0], rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:682:run$13791 ($sdff) from module colorlight_i5 (D = $flatten\VexRiscv.\dataCache_1.$procmux$5009_Y, Q = \VexRiscv.dataCache_1.stageB_flusher_counter [6:0]).
Adding SRST signal on $flatten\VexRiscv.\dataCache_1.$procdff$11817 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\dataCache_1.$procmux$5047_Y, Q = \VexRiscv.dataCache_1.stageB_flusher_waitDone, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$13795 ($sdff) from module colorlight_i5 (D = $flatten\VexRiscv.\dataCache_1.$procmux$5047_Y, Q = \VexRiscv.dataCache_1.stageB_flusher_waitDone).
Adding SRST signal on $flatten\VexRiscv.\dataCache_1.$procdff$11816 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\dataCache_1.$procmux$5052_Y, Q = \VexRiscv.dataCache_1.memCmdSent, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$13803 ($sdff) from module colorlight_i5 (D = 1'1, Q = \VexRiscv.dataCache_1.memCmdSent).
Adding EN signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$11812 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\IBusCachedPlugin_cache.$memrd$\banks_0$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6099$4797_DATA, Q = \VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1).
Adding EN signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$11808 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\IBusCachedPlugin_cache.$memrd$\ways_0_tags$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6111$4806_DATA, Q = \VexRiscv.IBusCachedPlugin_cache._zz_ways_0_tags_port1).
Adding SRST signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$11807 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$4907_Y, Q = \VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex, rval = 3'000).
Adding EN signal on $auto$opt_dff.cc:682:run$13807 ($sdff) from module colorlight_i5 (D = $flatten\VexRiscv.\IBusCachedPlugin_cache.$add$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6235$4851_Y, Q = \VexRiscv.IBusCachedPlugin_cache.lineLoader_wordIndex).
Adding SRST signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$11806 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$4912_Y, Q = \VexRiscv.IBusCachedPlugin_cache.lineLoader_cmdSent, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$13811 ($sdff) from module colorlight_i5 (D = 1'1, Q = \VexRiscv.IBusCachedPlugin_cache.lineLoader_cmdSent).
Adding SRST signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$11805 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$4921_Y, Q = \VexRiscv.IBusCachedPlugin_cache.lineLoader_flushPending, rval = 1'1).
Adding EN signal on $auto$opt_dff.cc:682:run$13813 ($sdff) from module colorlight_i5 (D = $flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$4921_Y, Q = \VexRiscv.IBusCachedPlugin_cache.lineLoader_flushPending).
Adding SRST signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$11804 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$4926_Y, Q = \VexRiscv.IBusCachedPlugin_cache.lineLoader_hadError, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$13817 ($sdff) from module colorlight_i5 (D = 1'0, Q = \VexRiscv.IBusCachedPlugin_cache.lineLoader_hadError).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:744:run$13818 ($sdffe) from module colorlight_i5.
Adding SRST signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$11803 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$4937_Y, Q = \VexRiscv.IBusCachedPlugin_cache.lineLoader_valid, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$13819 ($sdff) from module colorlight_i5 (D = $flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$4937_Y, Q = \VexRiscv.IBusCachedPlugin_cache.lineLoader_valid).
Adding EN signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$11802 ($dff) from module colorlight_i5 (D = \VexRiscv.IBusCachedPlugin_cache._zz_ways_0_tags_port1 [1], Q = \VexRiscv.IBusCachedPlugin_cache.decodeStage_hit_error).
Adding EN signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$11801 ($dff) from module colorlight_i5 (D = \VexRiscv.IBusCachedPlugin_cache.fetchStage_hit_hits_0, Q = \VexRiscv.IBusCachedPlugin_cache.decodeStage_hit_valid).
Adding EN signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$11799 ($dff) from module colorlight_i5 (D = 1'0, Q = \VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_refilling).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:744:run$13825 ($dffe) from module colorlight_i5.
Adding EN signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$11798 ($dff) from module colorlight_i5 (D = 1'0, Q = \VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_exception).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:744:run$13826 ($dffe) from module colorlight_i5.
Adding EN signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$11797 ($dff) from module colorlight_i5 (D = 1'1, Q = \VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_allowExecute).
Setting constant 1-bit at position 0 on $auto$opt_dff.cc:744:run$13827 ($dffe) from module colorlight_i5.
Adding EN signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$11794 ($dff) from module colorlight_i5 (D = 1'0, Q = \VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_isPaging).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:744:run$13828 ($dffe) from module colorlight_i5.
Adding EN signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$11792 ($dff) from module colorlight_i5 (D = \VexRiscv.IBusCachedPlugin_fetchPc_pcReg, Q = \VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress).
Adding EN signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$11791 ($dff) from module colorlight_i5 (D = \VexRiscv.IBusCachedPlugin_cache._zz_banks_0_port1, Q = \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen).
Adding SRST signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$11789 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$4901_Y, Q = \VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter, rval = 8'00000000).
Adding EN signal on $auto$opt_dff.cc:682:run$13831 ($sdff) from module colorlight_i5 (D = $flatten\VexRiscv.\IBusCachedPlugin_cache.$add$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6248$4853_Y [6:0], Q = \VexRiscv.IBusCachedPlugin_cache.lineLoader_flushCounter [6:0]).
Adding EN signal on $flatten\VexRiscv.\IBusCachedPlugin_cache.$procdff$11788 ($dff) from module colorlight_i5 (D = \VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress, Q = \VexRiscv.IBusCachedPlugin_cache.lineLoader_address).
Adding SRST signal on $flatten\VexRiscv.$procdff$12035 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$logic_and$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4798$4528_Y, Q = \VexRiscv._zz_dBus_rsp_valid, rval = 1'0).
Adding SRST signal on $flatten\VexRiscv.$procdff$12034 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$5969_Y, Q = \VexRiscv._zz_dBus_cmd_ready, rval = 3'000).
Adding EN signal on $auto$opt_dff.cc:682:run$13835 ($sdff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$5967_Y, Q = \VexRiscv._zz_dBus_cmd_ready).
Adding SRST signal on $flatten\VexRiscv.$procdff$12033 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$logic_and$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4791$4523_Y, Q = \VexRiscv._zz_iBus_rsp_valid, rval = 1'0).
Adding SRST signal on $flatten\VexRiscv.$procdff$12032 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$5976_Y, Q = \VexRiscv._zz_iBusWishbone_ADR, rval = 3'000).
Adding EN signal on $auto$opt_dff.cc:682:run$13838 ($sdff) from module colorlight_i5 (D = $flatten\VexRiscv.$add$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4788$4522_Y, Q = \VexRiscv._zz_iBusWishbone_ADR).
Adding SRST signal on $flatten\VexRiscv.$procdff$12031 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$5983_Y, Q = \VexRiscv._zz_CsrPlugin_csrMapping_readDataInit, rval = 0).
Adding EN signal on $auto$opt_dff.cc:682:run$13842 ($sdff) from module colorlight_i5 (D = \VexRiscv._zz_CsrPlugin_csrMapping_writeDataSignal, Q = \VexRiscv._zz_CsrPlugin_csrMapping_readDataInit).
Adding SRST signal on $flatten\VexRiscv.$procdff$12030 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$add$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4255$4301_Y, Q = \VexRiscv.memory_DivPlugin_div_counter_value, rval = 6'000000).
Adding SRST signal on $flatten\VexRiscv.$procdff$12028 ($dff) from module colorlight_i5 (D = \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack, Q = \VexRiscv.CsrPlugin_hadException, rval = 1'0).
Adding SRST signal on $flatten\VexRiscv.$procdff$12027 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$5990_Y, Q = \VexRiscv.CsrPlugin_pipelineLiberator_pcValids_2, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$13854 ($sdff) from module colorlight_i5 (D = \VexRiscv.CsrPlugin_pipelineLiberator_pcValids_1, Q = \VexRiscv.CsrPlugin_pipelineLiberator_pcValids_2).
Adding SRST signal on $flatten\VexRiscv.$procdff$12026 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$5999_Y, Q = \VexRiscv.CsrPlugin_pipelineLiberator_pcValids_1, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$13862 ($sdff) from module colorlight_i5 (D = \VexRiscv.CsrPlugin_pipelineLiberator_pcValids_0, Q = \VexRiscv.CsrPlugin_pipelineLiberator_pcValids_1).
Adding SRST signal on $flatten\VexRiscv.$procdff$12025 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$6008_Y, Q = \VexRiscv.CsrPlugin_pipelineLiberator_pcValids_0, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$13870 ($sdff) from module colorlight_i5 (D = 1'1, Q = \VexRiscv.CsrPlugin_pipelineLiberator_pcValids_0).
Adding SRST signal on $flatten\VexRiscv.$procdff$12024 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$5922_Y, Q = \VexRiscv.CsrPlugin_interrupt_valid, rval = 1'0).
Adding SRST signal on $flatten\VexRiscv.$procdff$12023 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$logic_and$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4683$4519_Y, Q = \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack, rval = 1'0).
Adding SRST signal on $flatten\VexRiscv.$procdff$12022 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$5938_Y, Q = \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory, rval = 1'0).
Adding SRST signal on $flatten\VexRiscv.$procdff$12021 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$5944_Y, Q = \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute, rval = 1'0).
Adding SRST signal on $flatten\VexRiscv.$procdff$12020 ($dff) from module colorlight_i5 (D = \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionValids_decode, Q = \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode, rval = 1'0).
Adding SRST signal on $flatten\VexRiscv.$procdff$12017 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$6022_Y, Q = \VexRiscv.CsrPlugin_mie_MSIE, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$13891 ($sdff) from module colorlight_i5 (D = \VexRiscv._zz_CsrPlugin_csrMapping_writeDataSignal [3], Q = \VexRiscv.CsrPlugin_mie_MSIE).
Adding SRST signal on $flatten\VexRiscv.$procdff$12016 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$6029_Y, Q = \VexRiscv.CsrPlugin_mie_MTIE, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$13895 ($sdff) from module colorlight_i5 (D = \VexRiscv._zz_CsrPlugin_csrMapping_writeDataSignal [7], Q = \VexRiscv.CsrPlugin_mie_MTIE).
Adding SRST signal on $flatten\VexRiscv.$procdff$12015 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$6036_Y, Q = \VexRiscv.CsrPlugin_mie_MEIE, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$13899 ($sdff) from module colorlight_i5 (D = \VexRiscv._zz_CsrPlugin_csrMapping_writeDataSignal [11], Q = \VexRiscv.CsrPlugin_mie_MEIE).
Adding SRST signal on $flatten\VexRiscv.$procdff$12014 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$6053_Y, Q = \VexRiscv.CsrPlugin_mstatus_MPP, rval = 2'11).
Adding SRST signal on $flatten\VexRiscv.$procdff$12013 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$6068_Y, Q = \VexRiscv.CsrPlugin_mstatus_MPIE, rval = 1'0).
Adding SRST signal on $flatten\VexRiscv.$procdff$12012 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$6083_Y, Q = \VexRiscv.CsrPlugin_mstatus_MIE, rval = 1'0).
Adding SRST signal on $flatten\VexRiscv.$procdff$12011 ($dff) from module colorlight_i5 (D = \VexRiscv.HazardSimplePlugin_writeBackWrites_valid, Q = \VexRiscv.HazardSimplePlugin_writeBackBuffer_valid, rval = 1'0).
Adding SRST signal on $flatten\VexRiscv.$procdff$12008 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$6093_Y, Q = \VexRiscv.dataCache_1_io_mem_cmd_s2mPipe_rValid, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$13907 ($sdff) from module colorlight_i5 (D = \VexRiscv.dataCache_1_io_mem_cmd_s2mPipe_valid, Q = \VexRiscv.dataCache_1_io_mem_cmd_s2mPipe_rValid).
Adding SRST signal on $flatten\VexRiscv.$procdff$12007 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$6098_Y, Q = \VexRiscv.dataCache_1_io_mem_cmd_rValid, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$13911 ($sdff) from module colorlight_i5 (D = 1'1, Q = \VexRiscv.dataCache_1_io_mem_cmd_rValid).
Adding SRST signal on $flatten\VexRiscv.$procdff$12002 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$6139_Y, Q = \VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_1, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$13915 ($sdff) from module colorlight_i5 (D = \VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_0, Q = \VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_1).
Adding SRST signal on $flatten\VexRiscv.$procdff$12001 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$6148_Y, Q = \VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_0, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$13917 ($sdff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$6148_Y, Q = \VexRiscv.IBusCachedPlugin_injector_nextPcCalc_valids_0).
Adding SRST signal on $flatten\VexRiscv.$procdff$12000 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$6155_Y, Q = \VexRiscv._zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$13921 ($sdff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$6155_Y, Q = \VexRiscv._zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_valid).
Adding SRST signal on $flatten\VexRiscv.$procdff$11999 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$6162_Y, Q = \VexRiscv._zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$13925 ($sdff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$6162_Y, Q = \VexRiscv._zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2).
Adding SRST signal on $flatten\VexRiscv.$procdff$11998 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$6169_Y, Q = \VexRiscv.IBusCachedPlugin_fetchPc_inc, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$13931 ($sdff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$6169_Y, Q = \VexRiscv.IBusCachedPlugin_fetchPc_inc).
Adding SRST signal on $flatten\VexRiscv.$procdff$11995 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$6183_Y, Q = \VexRiscv.IBusCachedPlugin_fetchPc_pcReg, rval = 0).
Adding EN signal on $auto$opt_dff.cc:682:run$13935 ($sdff) from module colorlight_i5 (D = { \VexRiscv.IBusCachedPlugin_fetchPc_pc [31:12] \VexRiscv.IBusCachedPlugin_cache._zz_fetchStage_read_banksValue_0_dataMem 2'00 }, Q = \VexRiscv.IBusCachedPlugin_fetchPc_pcReg).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:744:run$13936 ($sdffe) from module colorlight_i5.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:744:run$13936 ($sdffe) from module colorlight_i5.
Adding SRST signal on $flatten\VexRiscv.$procdff$11994 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$6190_Y, Q = \VexRiscv.writeBack_arbitration_isValid, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$13937 ($sdff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$6190_Y, Q = \VexRiscv.writeBack_arbitration_isValid).
Adding SRST signal on $flatten\VexRiscv.$procdff$11993 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$6197_Y, Q = \VexRiscv.memory_arbitration_isValid, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$13941 ($sdff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$6197_Y, Q = \VexRiscv.memory_arbitration_isValid).
Adding SRST signal on $flatten\VexRiscv.$procdff$11992 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$6204_Y, Q = \VexRiscv.execute_arbitration_isValid, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$13945 ($sdff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$6204_Y, Q = \VexRiscv.execute_arbitration_isValid).
Adding SRST signal on $flatten\VexRiscv.$procdff$11990 ($dff) from module colorlight_i5 (D = $or$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2713$308_Y, Q = \VexRiscv.iBusWishbone_DAT_MISO_regNext, rval = 32'11111111111111111111111111111111).
Adding EN signal on $flatten\VexRiscv.$procdff$11989 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$eq$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5115$4557_Y, Q = \VexRiscv.execute_CsrPlugin_csr_4032).
Adding EN signal on $flatten\VexRiscv.$procdff$11988 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$eq$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5112$4556_Y, Q = \VexRiscv.execute_CsrPlugin_csr_3008).
Adding EN signal on $flatten\VexRiscv.$procdff$11987 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$eq$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5109$4555_Y, Q = \VexRiscv.execute_CsrPlugin_csr_835).
Adding EN signal on $flatten\VexRiscv.$procdff$11986 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$eq$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5106$4554_Y, Q = \VexRiscv.execute_CsrPlugin_csr_834).
Adding EN signal on $flatten\VexRiscv.$procdff$11985 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$eq$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5103$4553_Y, Q = \VexRiscv.execute_CsrPlugin_csr_833).
Adding EN signal on $flatten\VexRiscv.$procdff$11984 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$eq$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5100$4552_Y, Q = \VexRiscv.execute_CsrPlugin_csr_773).
Adding EN signal on $flatten\VexRiscv.$procdff$11983 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$eq$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5097$4551_Y, Q = \VexRiscv.execute_CsrPlugin_csr_772).
Adding EN signal on $flatten\VexRiscv.$procdff$11982 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$eq$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5094$4550_Y, Q = \VexRiscv.execute_CsrPlugin_csr_836).
Adding EN signal on $flatten\VexRiscv.$procdff$11981 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$eq$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5091$4549_Y, Q = \VexRiscv.execute_CsrPlugin_csr_768).
Adding EN signal on $flatten\VexRiscv.$procdff$11980 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$eq$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5088$4548_Y, Q = \VexRiscv.execute_CsrPlugin_csr_3264).
Adding EN signal on $flatten\VexRiscv.$procdff$11979 ($dff) from module colorlight_i5 (D = \VexRiscv.memory_MUL_LOW, Q = \VexRiscv.memory_to_writeBack_MUL_LOW).
Adding EN signal on $flatten\VexRiscv.$procdff$11978 ($dff) from module colorlight_i5 (D = \VexRiscv.execute_to_memory_MUL_HH, Q = \VexRiscv.memory_to_writeBack_MUL_HH).
Adding EN signal on $flatten\VexRiscv.$procdff$11977 ($dff) from module colorlight_i5 (D = \VexRiscv.execute_MUL_HH, Q = \VexRiscv.execute_to_memory_MUL_HH).
Adding EN signal on $flatten\VexRiscv.$procdff$11976 ($dff) from module colorlight_i5 (D = \VexRiscv.execute_MUL_HL, Q = \VexRiscv.execute_to_memory_MUL_HL).
Adding EN signal on $flatten\VexRiscv.$procdff$11975 ($dff) from module colorlight_i5 (D = \VexRiscv.execute_MUL_LH, Q = \VexRiscv.execute_to_memory_MUL_LH).
Adding EN signal on $flatten\VexRiscv.$procdff$11974 ($dff) from module colorlight_i5 (D = \VexRiscv.execute_MUL_LL, Q = \VexRiscv.execute_to_memory_MUL_LL).
Adding EN signal on $flatten\VexRiscv.$procdff$11973 ($dff) from module colorlight_i5 (D = { \VexRiscv.execute_BranchPlugin_branchAdder [31:1] 1'0 }, Q = \VexRiscv.execute_to_memory_BRANCH_CALC).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:744:run$13966 ($dffe) from module colorlight_i5.
Adding EN signal on $flatten\VexRiscv.$procdff$11972 ($dff) from module colorlight_i5 (D = \VexRiscv.execute_BRANCH_DO, Q = \VexRiscv.execute_to_memory_BRANCH_DO).
Adding EN signal on $flatten\VexRiscv.$procdff$11971 ($dff) from module colorlight_i5 (D = \VexRiscv._zz_execute_SHIFT_RIGHT_1 [31:0], Q = \VexRiscv.execute_to_memory_SHIFT_RIGHT).
Adding EN signal on $flatten\VexRiscv.$procdff$11970 ($dff) from module colorlight_i5 (D = \VexRiscv._zz_decode_RS2_1, Q = \VexRiscv.memory_to_writeBack_REGFILE_WRITE_DATA).
Adding EN signal on $flatten\VexRiscv.$procdff$11969 ($dff) from module colorlight_i5 (D = \VexRiscv._zz_decode_RS2, Q = \VexRiscv.execute_to_memory_REGFILE_WRITE_DATA).
Adding EN signal on $flatten\VexRiscv.$procdff$11968 ($dff) from module colorlight_i5 (D = \VexRiscv.execute_to_memory_MEMORY_STORE_DATA_RF, Q = \VexRiscv.memory_to_writeBack_MEMORY_STORE_DATA_RF).
Adding EN signal on $flatten\VexRiscv.$procdff$11967 ($dff) from module colorlight_i5 (D = \VexRiscv._zz_execute_MEMORY_STORE_DATA_RF, Q = \VexRiscv.execute_to_memory_MEMORY_STORE_DATA_RF).
Adding EN signal on $flatten\VexRiscv.$procdff$11965 ($dff) from module colorlight_i5 (D = \VexRiscv.decode_CSR_WRITE_OPCODE, Q = \VexRiscv.decode_to_execute_CSR_WRITE_OPCODE).
Adding EN signal on $flatten\VexRiscv.$procdff$11964 ($dff) from module colorlight_i5 (D = \VexRiscv.IBusCachedPlugin_decodePrediction_cmd_hadBranch, Q = \VexRiscv.decode_to_execute_PREDICTION_HAD_BRANCHED2).
Adding EN signal on $flatten\VexRiscv.$procdff$11963 ($dff) from module colorlight_i5 (D = \VexRiscv.decode_SRC2_FORCE_ZERO, Q = \VexRiscv.decode_to_execute_SRC2_FORCE_ZERO).
Adding EN signal on $flatten\VexRiscv.$procdff$11962 ($dff) from module colorlight_i5 (D = \VexRiscv.decode_RS2, Q = \VexRiscv.decode_to_execute_RS2).
Adding EN signal on $flatten\VexRiscv.$procdff$11961 ($dff) from module colorlight_i5 (D = \VexRiscv.decode_RS1, Q = \VexRiscv.decode_to_execute_RS1).
Adding EN signal on $flatten\VexRiscv.$procdff$11960 ($dff) from module colorlight_i5 (D = \VexRiscv._zz_decode_IS_RS2_SIGNED_5, Q = \VexRiscv.decode_to_execute_IS_RS2_SIGNED).
Adding EN signal on $flatten\VexRiscv.$procdff$11959 ($dff) from module colorlight_i5 (D = \VexRiscv._zz_decode_IS_RS2_SIGNED_5, Q = \VexRiscv.decode_to_execute_IS_RS1_SIGNED).
Adding EN signal on $flatten\VexRiscv.$procdff$11958 ($dff) from module colorlight_i5 (D = \VexRiscv.decode_to_execute_IS_DIV, Q = \VexRiscv.execute_to_memory_IS_DIV).
Adding EN signal on $flatten\VexRiscv.$procdff$11957 ($dff) from module colorlight_i5 (D = \VexRiscv.decode_IS_DIV, Q = \VexRiscv.decode_to_execute_IS_DIV).
Adding EN signal on $flatten\VexRiscv.$procdff$11956 ($dff) from module colorlight_i5 (D = \VexRiscv.execute_to_memory_IS_MUL, Q = \VexRiscv.memory_to_writeBack_IS_MUL).
Adding EN signal on $flatten\VexRiscv.$procdff$11955 ($dff) from module colorlight_i5 (D = \VexRiscv.decode_to_execute_IS_MUL, Q = \VexRiscv.execute_to_memory_IS_MUL).
Adding EN signal on $flatten\VexRiscv.$procdff$11954 ($dff) from module colorlight_i5 (D = \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_2, Q = \VexRiscv.decode_to_execute_IS_MUL).
Adding EN signal on $flatten\VexRiscv.$procdff$11953 ($dff) from module colorlight_i5 (D = \VexRiscv.execute_to_memory_ENV_CTRL, Q = \VexRiscv.memory_to_writeBack_ENV_CTRL).
Adding EN signal on $flatten\VexRiscv.$procdff$11952 ($dff) from module colorlight_i5 (D = \VexRiscv.decode_to_execute_ENV_CTRL, Q = \VexRiscv.execute_to_memory_ENV_CTRL).
Adding EN signal on $flatten\VexRiscv.$procdff$11951 ($dff) from module colorlight_i5 (D = { \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_3 \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_4 }, Q = \VexRiscv.decode_to_execute_ENV_CTRL).
Adding EN signal on $flatten\VexRiscv.$procdff$11950 ($dff) from module colorlight_i5 (D = \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_6, Q = \VexRiscv.decode_to_execute_IS_CSR).
Adding EN signal on $flatten\VexRiscv.$procdff$11949 ($dff) from module colorlight_i5 (D = { \VexRiscv.decode_BRANCH_CTRL [1] \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_13 }, Q = \VexRiscv.decode_to_execute_BRANCH_CTRL).
Adding EN signal on $flatten\VexRiscv.$procdff$11948 ($dff) from module colorlight_i5 (D = \VexRiscv.decode_to_execute_SHIFT_CTRL, Q = \VexRiscv.execute_to_memory_SHIFT_CTRL).
Adding EN signal on $flatten\VexRiscv.$procdff$11947 ($dff) from module colorlight_i5 (D = { \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_15 \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_18 }, Q = \VexRiscv.decode_to_execute_SHIFT_CTRL).
Adding EN signal on $flatten\VexRiscv.$procdff$11946 ($dff) from module colorlight_i5 (D = { \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_29 \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_32 }, Q = \VexRiscv.decode_to_execute_ALU_BITWISE_CTRL).
Adding EN signal on $flatten\VexRiscv.$procdff$11945 ($dff) from module colorlight_i5 (D = \VexRiscv.decode_SRC_LESS_UNSIGNED, Q = \VexRiscv.decode_to_execute_SRC_LESS_UNSIGNED).
Adding EN signal on $flatten\VexRiscv.$procdff$11944 ($dff) from module colorlight_i5 (D = \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_38, Q = \VexRiscv.decode_to_execute_MEMORY_MANAGMENT).
Adding EN signal on $flatten\VexRiscv.$procdff$11943 ($dff) from module colorlight_i5 (D = \VexRiscv.execute_to_memory_MEMORY_WR, Q = \VexRiscv.memory_to_writeBack_MEMORY_WR).
Adding EN signal on $flatten\VexRiscv.$procdff$11942 ($dff) from module colorlight_i5 (D = \VexRiscv.decode_to_execute_MEMORY_WR, Q = \VexRiscv.execute_to_memory_MEMORY_WR).
Adding EN signal on $flatten\VexRiscv.$procdff$11941 ($dff) from module colorlight_i5 (D = \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_49, Q = \VexRiscv.decode_to_execute_MEMORY_WR).
Adding EN signal on $flatten\VexRiscv.$procdff$11940 ($dff) from module colorlight_i5 (D = \VexRiscv.decode_to_execute_BYPASSABLE_MEMORY_STAGE, Q = \VexRiscv.execute_to_memory_BYPASSABLE_MEMORY_STAGE).
Adding EN signal on $flatten\VexRiscv.$procdff$11939 ($dff) from module colorlight_i5 (D = \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_51, Q = \VexRiscv.decode_to_execute_BYPASSABLE_MEMORY_STAGE).
Adding EN signal on $flatten\VexRiscv.$procdff$11938 ($dff) from module colorlight_i5 (D = \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_61, Q = \VexRiscv.decode_to_execute_BYPASSABLE_EXECUTE_STAGE).
Adding EN signal on $flatten\VexRiscv.$procdff$11937 ($dff) from module colorlight_i5 (D = \VexRiscv.execute_to_memory_REGFILE_WRITE_VALID, Q = \VexRiscv.memory_to_writeBack_REGFILE_WRITE_VALID).
Adding EN signal on $flatten\VexRiscv.$procdff$11936 ($dff) from module colorlight_i5 (D = \VexRiscv.decode_to_execute_REGFILE_WRITE_VALID, Q = \VexRiscv.execute_to_memory_REGFILE_WRITE_VALID).
Adding EN signal on $flatten\VexRiscv.$procdff$11935 ($dff) from module colorlight_i5 (D = \VexRiscv.decode_REGFILE_WRITE_VALID, Q = \VexRiscv.decode_to_execute_REGFILE_WRITE_VALID).
Adding SRST signal on $auto$opt_dff.cc:744:run$14003 ($dffe) from module colorlight_i5 (D = \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_26 [10], Q = \VexRiscv.decode_to_execute_REGFILE_WRITE_VALID, rval = 1'0).
Adding EN signal on $flatten\VexRiscv.$procdff$11934 ($dff) from module colorlight_i5 (D = { \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_87 \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_90 }, Q = \VexRiscv.decode_to_execute_SRC2_CTRL).
Adding EN signal on $flatten\VexRiscv.$procdff$11933 ($dff) from module colorlight_i5 (D = { \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_96 \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_100 }, Q = \VexRiscv.decode_to_execute_ALU_CTRL).
Adding EN signal on $flatten\VexRiscv.$procdff$11932 ($dff) from module colorlight_i5 (D = \VexRiscv.execute_to_memory_MEMORY_ENABLE, Q = \VexRiscv.memory_to_writeBack_MEMORY_ENABLE).
Adding EN signal on $flatten\VexRiscv.$procdff$11931 ($dff) from module colorlight_i5 (D = \VexRiscv.decode_to_execute_MEMORY_ENABLE, Q = \VexRiscv.execute_to_memory_MEMORY_ENABLE).
Adding EN signal on $flatten\VexRiscv.$procdff$11930 ($dff) from module colorlight_i5 (D = \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_113, Q = \VexRiscv.decode_to_execute_MEMORY_ENABLE).
Adding EN signal on $flatten\VexRiscv.$procdff$11929 ($dff) from module colorlight_i5 (D = \VexRiscv.decode_SRC_USE_SUB_LESS, Q = \VexRiscv.decode_to_execute_SRC_USE_SUB_LESS).
Adding EN signal on $flatten\VexRiscv.$procdff$11928 ($dff) from module colorlight_i5 (D = { \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_112 [2] \VexRiscv._zz__zz_decode_IS_RS2_SIGNED_128 }, Q = \VexRiscv.decode_to_execute_SRC1_CTRL).
Adding EN signal on $flatten\VexRiscv.$procdff$11923 ($dff) from module colorlight_i5 (D = \VexRiscv.execute_to_memory_INSTRUCTION, Q = \VexRiscv.memory_to_writeBack_INSTRUCTION).
Adding EN signal on $flatten\VexRiscv.$procdff$11922 ($dff) from module colorlight_i5 (D = \VexRiscv.decode_to_execute_INSTRUCTION, Q = \VexRiscv.execute_to_memory_INSTRUCTION).
Adding EN signal on $flatten\VexRiscv.$procdff$11921 ($dff) from module colorlight_i5 (D = \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen, Q = \VexRiscv.decode_to_execute_INSTRUCTION).
Adding EN signal on $flatten\VexRiscv.$procdff$11920 ($dff) from module colorlight_i5 (D = \VexRiscv.execute_to_memory_PC, Q = \VexRiscv.memory_to_writeBack_PC).
Adding EN signal on $flatten\VexRiscv.$procdff$11919 ($dff) from module colorlight_i5 (D = \VexRiscv.decode_to_execute_PC, Q = \VexRiscv.execute_to_memory_PC).
Adding EN signal on $flatten\VexRiscv.$procdff$11918 ($dff) from module colorlight_i5 (D = \VexRiscv._zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload, Q = \VexRiscv.decode_to_execute_PC).
Adding EN signal on $flatten\VexRiscv.$procdff$11916 ($dff) from module colorlight_i5 (D = \VexRiscv._zz_memory_DivPlugin_div_result_1 [31:0], Q = \VexRiscv.memory_DivPlugin_div_result).
Adding SRST signal on $flatten\VexRiscv.$procdff$11915 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$5789_Y, Q = \VexRiscv.memory_DivPlugin_div_done, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$14023 ($sdff) from module colorlight_i5 (D = 1'1, Q = \VexRiscv.memory_DivPlugin_div_done).
Adding EN signal on $flatten\VexRiscv.$procdff$11914 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$logic_and$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4898$4547_Y, Q = \VexRiscv.memory_DivPlugin_div_needRevert).
Adding SRST signal on $flatten\VexRiscv.$procdff$11913 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$5633_Y, Q = \VexRiscv.memory_DivPlugin_accumulator [31:0], rval = 0).
Adding EN signal on $flatten\VexRiscv.$procdff$11913 ($dff) from module colorlight_i5 (D = 33'000000000000000000000000000000000, Q = \VexRiscv.memory_DivPlugin_accumulator [64:32]).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:744:run$14027 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:744:run$14027 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 2 on $auto$opt_dff.cc:744:run$14027 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 3 on $auto$opt_dff.cc:744:run$14027 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 4 on $auto$opt_dff.cc:744:run$14027 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 5 on $auto$opt_dff.cc:744:run$14027 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 6 on $auto$opt_dff.cc:744:run$14027 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 7 on $auto$opt_dff.cc:744:run$14027 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 8 on $auto$opt_dff.cc:744:run$14027 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 9 on $auto$opt_dff.cc:744:run$14027 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 10 on $auto$opt_dff.cc:744:run$14027 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 11 on $auto$opt_dff.cc:744:run$14027 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 12 on $auto$opt_dff.cc:744:run$14027 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 13 on $auto$opt_dff.cc:744:run$14027 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 14 on $auto$opt_dff.cc:744:run$14027 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 15 on $auto$opt_dff.cc:744:run$14027 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 16 on $auto$opt_dff.cc:744:run$14027 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 17 on $auto$opt_dff.cc:744:run$14027 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 18 on $auto$opt_dff.cc:744:run$14027 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 19 on $auto$opt_dff.cc:744:run$14027 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 20 on $auto$opt_dff.cc:744:run$14027 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 21 on $auto$opt_dff.cc:744:run$14027 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 22 on $auto$opt_dff.cc:744:run$14027 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 23 on $auto$opt_dff.cc:744:run$14027 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 24 on $auto$opt_dff.cc:744:run$14027 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 25 on $auto$opt_dff.cc:744:run$14027 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 26 on $auto$opt_dff.cc:744:run$14027 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 27 on $auto$opt_dff.cc:744:run$14027 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 28 on $auto$opt_dff.cc:744:run$14027 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 29 on $auto$opt_dff.cc:744:run$14027 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 30 on $auto$opt_dff.cc:744:run$14027 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 31 on $auto$opt_dff.cc:744:run$14027 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 32 on $auto$opt_dff.cc:744:run$14027 ($dffe) from module colorlight_i5.
Adding EN signal on $auto$opt_dff.cc:682:run$14026 ($sdff) from module colorlight_i5 (D = \VexRiscv.memory_DivPlugin_div_stage_0_outRemainder, Q = \VexRiscv.memory_DivPlugin_accumulator [31:0]).
Adding EN signal on $flatten\VexRiscv.$procdff$11912 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$add$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4897$4538_Y, Q = \VexRiscv.memory_DivPlugin_rs2).
Adding EN signal on $flatten\VexRiscv.$procdff$11911 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$add$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4896$4535_Y [32], Q = \VexRiscv.memory_DivPlugin_rs1 [32]).
Adding EN signal on $flatten\VexRiscv.$procdff$11911 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$0\memory_DivPlugin_rs1[32:0] [31:0], Q = \VexRiscv.memory_DivPlugin_rs1 [31:0]).
Adding EN signal on $flatten\VexRiscv.$procdff$11910 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$5811_Y, Q = \VexRiscv.CsrPlugin_interrupt_targetPrivilege).
Adding SRST signal on $auto$opt_dff.cc:744:run$14046 ($dffe) from module colorlight_i5 (D = 2'xx, Q = \VexRiscv.CsrPlugin_interrupt_targetPrivilege, rval = 2'11).
Setting constant 1-bit at position 0 on $auto$opt_dff.cc:682:run$14049 ($sdffce) from module colorlight_i5.
Setting constant 1-bit at position 1 on $auto$opt_dff.cc:682:run$14049 ($sdffce) from module colorlight_i5.
Adding EN signal on $flatten\VexRiscv.$procdff$11909 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$5819_Y, Q = \VexRiscv.CsrPlugin_interrupt_code).
Adding SRST signal on $auto$opt_dff.cc:744:run$14054 ($dffe) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$5817_Y [3], Q = \VexRiscv.CsrPlugin_interrupt_code [3], rval = 1'1).
Adding SRST signal on $auto$opt_dff.cc:744:run$14054 ($dffe) from module colorlight_i5 (D = 3'xxx, Q = \VexRiscv.CsrPlugin_interrupt_code [2:0], rval = 3'011).
Setting constant 1-bit at position 0 on $auto$opt_dff.cc:682:run$14058 ($sdffce) from module colorlight_i5.
Setting constant 1-bit at position 1 on $auto$opt_dff.cc:682:run$14058 ($sdffce) from module colorlight_i5.
Setting constant 0-bit at position 2 on $auto$opt_dff.cc:682:run$14058 ($sdffce) from module colorlight_i5.
Adding EN signal on $flatten\VexRiscv.$procdff$11908 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$0\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31:0], Q = \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr).
Adding EN signal on $flatten\VexRiscv.$procdff$11907 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$0\CsrPlugin_exceptionPortCtrl_exceptionContext_code[3:0], Q = \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code).
Adding EN signal on $flatten\VexRiscv.$procdff$11906 ($dff) from module colorlight_i5 (D = \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr, Q = \VexRiscv.CsrPlugin_mtval).
Adding EN signal on $flatten\VexRiscv.$procdff$11905 ($dff) from module colorlight_i5 (D = \VexRiscv.CsrPlugin_trapCause, Q = \VexRiscv.CsrPlugin_mcause_exceptionCode).
Adding EN signal on $flatten\VexRiscv.$procdff$11904 ($dff) from module colorlight_i5 (D = $flatten\VexRiscv.$logic_not$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4868$4532_Y, Q = \VexRiscv.CsrPlugin_mcause_interrupt).
Adding SRST signal on $flatten\VexRiscv.$procdff$11903 ($dff) from module colorlight_i5 (D = \VexRiscv._zz_CsrPlugin_csrMapping_writeDataSignal [3], Q = \VexRiscv.CsrPlugin_mip_MSIP, rval = 1'0).
Adding EN signal on $flatten\VexRiscv.$procdff$11899 ($dff) from module colorlight_i5 (D = \VexRiscv._zz_CsrPlugin_csrMapping_writeDataSignal [31:2], Q = \VexRiscv.CsrPlugin_mtvec_base).
Adding EN signal on $flatten\VexRiscv.$procdff$11894 ($dff) from module colorlight_i5 (D = \VexRiscv.dataCache_1_io_mem_cmd_s2mPipe_payload_size, Q = \VexRiscv.dataCache_1_io_mem_cmd_s2mPipe_rData_size).
Adding EN signal on $flatten\VexRiscv.$procdff$11893 ($dff) from module colorlight_i5 (D = \VexRiscv.dataCache_1_io_mem_cmd_s2mPipe_payload_mask, Q = \VexRiscv.dataCache_1_io_mem_cmd_s2mPipe_rData_mask).
Adding EN signal on $flatten\VexRiscv.$procdff$11892 ($dff) from module colorlight_i5 (D = \VexRiscv.dataCache_1_io_mem_cmd_s2mPipe_payload_data, Q = \VexRiscv.dataCache_1_io_mem_cmd_s2mPipe_rData_data).
Adding EN signal on $flatten\VexRiscv.$procdff$11891 ($dff) from module colorlight_i5 (D = \VexRiscv.dataCache_1_io_mem_cmd_s2mPipe_payload_address, Q = \VexRiscv.dataCache_1_io_mem_cmd_s2mPipe_rData_address).
Adding EN signal on $flatten\VexRiscv.$procdff$11889 ($dff) from module colorlight_i5 (D = \VexRiscv.dataCache_1_io_mem_cmd_s2mPipe_payload_wr, Q = \VexRiscv.dataCache_1_io_mem_cmd_s2mPipe_rData_wr).
Adding EN signal on $flatten\VexRiscv.$procdff$11881 ($dff) from module colorlight_i5 (D = \VexRiscv.IBusCachedPlugin_s1_tightlyCoupledHit, Q = \VexRiscv.IBusCachedPlugin_s2_tightlyCoupledHit).
Adding EN signal on $flatten\VexRiscv.$procdff$11880 ($dff) from module colorlight_i5 (D = 1'0, Q = \VexRiscv.IBusCachedPlugin_s1_tightlyCoupledHit).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:744:run$14086 ($dffe) from module colorlight_i5.
Adding EN signal on $flatten\VexRiscv.$procdff$11879 ($dff) from module colorlight_i5 (D = \VexRiscv.IBusCachedPlugin_fetchPc_pcReg, Q = \VexRiscv._zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload).

4.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 704 unused cells and 698 unused wires.

4.14.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

4.14.9. Rerunning OPT passes. (Maybe there is more to do..)

4.14.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $flatten\VexRiscv.$ternary$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3309$4109.
    dead port 2/2 on $mux $flatten\VexRiscv.$ternary$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3309$4109.
Removed 2 multiplexer ports.

4.14.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
    New input vector for $reduce_or cell $auto$opt_dff.cc:257:combine_resets$13147: { $procmux$9458_CMP $procmux$9457_CMP $auto$rtlil.cc:2263:Not$13145 }
    New input vector for $reduce_and cell $auto$opt_dff.cc:223:make_patterns_logic$14066: { \VexRiscv.CsrPlugin_hadException \VexRiscv.when_CsrPlugin_l1032 }
  Optimizing cells in module \colorlight_i5.
Performed a total of 2 changes.

4.14.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 58 cells.

4.14.13. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:744:run$14085 ($dffe) from module colorlight_i5.
Adding SRST signal on $auto$opt_dff.cc:744:run$14070 ($dffe) from module colorlight_i5 (D = \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code [2:0], Q = \VexRiscv.CsrPlugin_mcause_exceptionCode [2:0], rval = 3'011).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:744:run$13829 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:744:run$13829 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:744:run$13760 ($dffe) from module colorlight_i5.

4.14.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 0 unused cells and 93 unused wires.

4.14.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

4.14.16. Rerunning OPT passes. (Maybe there is more to do..)

4.14.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

4.14.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
Performed a total of 0 changes.

4.14.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

4.14.20. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:744:run$14017 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:744:run$14017 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:744:run$13833 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:744:run$13833 ($dffe) from module colorlight_i5.

4.14.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 0 unused cells and 2 unused wires.

4.14.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

4.14.23. Rerunning OPT passes. (Maybe there is more to do..)

4.14.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

4.14.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
Performed a total of 0 changes.

4.14.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

4.14.27. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:744:run$14016 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:744:run$14016 ($dffe) from module colorlight_i5.

4.14.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..

4.14.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

4.14.30. Rerunning OPT passes. (Maybe there is more to do..)

4.14.31. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

4.14.32. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
Performed a total of 0 changes.

4.14.33. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

4.14.34. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:744:run$14015 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:744:run$14015 ($dffe) from module colorlight_i5.

4.14.35. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..

4.14.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

4.14.37. Rerunning OPT passes. (Maybe there is more to do..)

4.14.38. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

4.14.39. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
Performed a total of 0 changes.

4.14.40. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

4.14.41. Executing OPT_DFF pass (perform DFF optimizations).

4.14.42. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..

4.14.43. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

4.14.44. Finished OPT passes. (There is nothing left to do.)

4.15. Executing WREDUCE pass (reducing word size of cells).
Removed top 26 address bits (of 32) from memory init port colorlight_i5.$meminit$\mem$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:0$2716 (mem).
Removed top 18 address bits (of 32) from memory init port colorlight_i5.$meminit$\rom$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:0$2715 (rom).
Removed top 5 bits (of 7) from port B of cell colorlight_i5.$auto$opt_dff.cc:198:make_patterns_logic$12977 ($ne).
Removed top 3 bits (of 11) from port B of cell colorlight_i5.$or$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3167$397 ($or).
Removed top 3 bits (of 11) from port B of cell colorlight_i5.$or$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3336$427 ($or).
Removed top 3 bits (of 11) from port B of cell colorlight_i5.$or$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3505$457 ($or).
Removed top 3 bits (of 11) from port B of cell colorlight_i5.$or$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:3674$487 ($or).
Removed top 7 bits (of 11) from port B of cell colorlight_i5.$auto$opt_dff.cc:198:make_patterns_logic$13051 ($ne).
Removed top 11 bits (of 30) from port Y of cell colorlight_i5.$sub$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4179$858 ($sub).
Removed top 11 bits (of 30) from port A of cell colorlight_i5.$sub$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4179$858 ($sub).
Removed top 26 bits (of 27) from port B of cell colorlight_i5.$sub$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4179$858 ($sub).
Removed top 7 bits (of 11) from port B of cell colorlight_i5.$auto$opt_dff.cc:198:make_patterns_logic$13071 ($ne).
Removed top 7 bits (of 11) from port B of cell colorlight_i5.$auto$opt_dff.cc:198:make_patterns_logic$13091 ($ne).
Removed top 7 bits (of 11) from port B of cell colorlight_i5.$auto$opt_dff.cc:198:make_patterns_logic$13031 ($ne).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$auto$opt_dff.cc:198:make_patterns_logic$13278 ($ne).
Removed cell colorlight_i5.$procmux$7076 ($mux).
Removed cell colorlight_i5.$procmux$7079 ($mux).
Removed cell colorlight_i5.$procmux$7085 ($mux).
Removed cell colorlight_i5.$procmux$7088 ($mux).
Removed cell colorlight_i5.$procmux$7094 ($mux).
Removed cell colorlight_i5.$procmux$7097 ($mux).
Removed cell colorlight_i5.$procmux$7103 ($mux).
Removed cell colorlight_i5.$procmux$7106 ($mux).
Removed cell colorlight_i5.$procmux$7112 ($mux).
Removed cell colorlight_i5.$procmux$7115 ($mux).
Removed cell colorlight_i5.$procmux$7121 ($mux).
Removed cell colorlight_i5.$procmux$7124 ($mux).
Removed cell colorlight_i5.$procmux$7130 ($mux).
Removed cell colorlight_i5.$procmux$7133 ($mux).
Removed cell colorlight_i5.$procmux$7139 ($mux).
Removed cell colorlight_i5.$procmux$7142 ($mux).
Removed cell colorlight_i5.$procmux$7148 ($mux).
Removed cell colorlight_i5.$procmux$7151 ($mux).
Removed cell colorlight_i5.$procmux$7157 ($mux).
Removed cell colorlight_i5.$procmux$7160 ($mux).
Removed cell colorlight_i5.$procmux$7166 ($mux).
Removed cell colorlight_i5.$procmux$7169 ($mux).
Removed cell colorlight_i5.$procmux$7175 ($mux).
Removed cell colorlight_i5.$procmux$7178 ($mux).
Removed cell colorlight_i5.$procmux$7184 ($mux).
Removed cell colorlight_i5.$procmux$7187 ($mux).
Removed cell colorlight_i5.$procmux$7193 ($mux).
Removed cell colorlight_i5.$procmux$7196 ($mux).
Removed cell colorlight_i5.$procmux$7202 ($mux).
Removed cell colorlight_i5.$procmux$7205 ($mux).
Removed cell colorlight_i5.$procmux$7211 ($mux).
Removed cell colorlight_i5.$procmux$7214 ($mux).
Removed cell colorlight_i5.$procmux$7220 ($mux).
Removed cell colorlight_i5.$procmux$7223 ($mux).
Removed cell colorlight_i5.$procmux$7229 ($mux).
Removed cell colorlight_i5.$procmux$7232 ($mux).
Removed cell colorlight_i5.$procmux$7238 ($mux).
Removed cell colorlight_i5.$procmux$7241 ($mux).
Removed cell colorlight_i5.$procmux$7247 ($mux).
Removed cell colorlight_i5.$procmux$7250 ($mux).
Removed cell colorlight_i5.$procmux$7258 ($mux).
Removed cell colorlight_i5.$procmux$7261 ($mux).
Removed cell colorlight_i5.$procmux$7267 ($mux).
Removed cell colorlight_i5.$procmux$7270 ($mux).
Removed cell colorlight_i5.$procmux$7276 ($mux).
Removed cell colorlight_i5.$procmux$7279 ($mux).
Removed cell colorlight_i5.$procmux$7285 ($mux).
Removed cell colorlight_i5.$procmux$7288 ($mux).
Removed cell colorlight_i5.$procmux$7296 ($mux).
Removed cell colorlight_i5.$procmux$7299 ($mux).
Removed cell colorlight_i5.$procmux$7305 ($mux).
Removed cell colorlight_i5.$procmux$7308 ($mux).
Removed cell colorlight_i5.$procmux$7314 ($mux).
Removed cell colorlight_i5.$procmux$7317 ($mux).
Removed cell colorlight_i5.$procmux$7323 ($mux).
Removed cell colorlight_i5.$procmux$7326 ($mux).
Removed cell colorlight_i5.$procmux$7332 ($mux).
Removed cell colorlight_i5.$procmux$7335 ($mux).
Removed cell colorlight_i5.$procmux$7341 ($mux).
Removed cell colorlight_i5.$procmux$7344 ($mux).
Removed cell colorlight_i5.$procmux$7350 ($mux).
Removed cell colorlight_i5.$procmux$7353 ($mux).
Removed cell colorlight_i5.$procmux$7359 ($mux).
Removed cell colorlight_i5.$procmux$7362 ($mux).
Removed cell colorlight_i5.$procmux$7368 ($mux).
Removed cell colorlight_i5.$procmux$7371 ($mux).
Removed cell colorlight_i5.$procmux$7377 ($mux).
Removed cell colorlight_i5.$procmux$7380 ($mux).
Removed cell colorlight_i5.$procmux$7386 ($mux).
Removed cell colorlight_i5.$procmux$7389 ($mux).
Removed cell colorlight_i5.$procmux$7395 ($mux).
Removed cell colorlight_i5.$procmux$7398 ($mux).
Removed cell colorlight_i5.$procmux$7406 ($mux).
Removed cell colorlight_i5.$procmux$7409 ($mux).
Removed cell colorlight_i5.$procmux$7417 ($mux).
Removed cell colorlight_i5.$procmux$7420 ($mux).
Removed cell colorlight_i5.$procmux$7426 ($mux).
Removed cell colorlight_i5.$procmux$7429 ($mux).
Removed cell colorlight_i5.$procmux$7435 ($mux).
Removed cell colorlight_i5.$procmux$7438 ($mux).
Removed cell colorlight_i5.$procmux$7444 ($mux).
Removed cell colorlight_i5.$procmux$7447 ($mux).
Removed cell colorlight_i5.$procmux$7453 ($mux).
Removed cell colorlight_i5.$procmux$7456 ($mux).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$procmux$7471_CMP0 ($eq).
Removed top 6 bits (of 9) from port B of cell colorlight_i5.$procmux$7512_CMP0 ($eq).
Removed top 24 bits (of 32) from mux cell colorlight_i5.$procmux$7511 ($pmux).
Removed top 6 bits (of 9) from port B of cell colorlight_i5.$procmux$7513_CMP0 ($eq).
Removed top 6 bits (of 9) from port B of cell colorlight_i5.$procmux$7514_CMP0 ($eq).
Removed top 6 bits (of 9) from port B of cell colorlight_i5.$procmux$7515_CMP0 ($eq).
Removed top 7 bits (of 9) from port B of cell colorlight_i5.$procmux$7516_CMP0 ($eq).
Removed top 7 bits (of 9) from port B of cell colorlight_i5.$procmux$7517_CMP0 ($eq).
Removed top 8 bits (of 9) from port B of cell colorlight_i5.$procmux$7518_CMP0 ($eq).
Removed top 5 bits (of 9) from port B of cell colorlight_i5.$procmux$7543_CMP0 ($eq).
Removed top 5 bits (of 9) from port B of cell colorlight_i5.$procmux$7544_CMP0 ($eq).
Removed top 5 bits (of 9) from port B of cell colorlight_i5.$procmux$7545_CMP0 ($eq).
Removed top 15 bits (of 32) from mux cell colorlight_i5.$procmux$7570 ($pmux).
Removed cell colorlight_i5.$procmux$7604 ($mux).
Removed top 29 bits (of 32) from mux cell colorlight_i5.$procmux$7614 ($pmux).
Removed top 29 bits (of 32) from mux cell colorlight_i5.$procmux$7627 ($pmux).
Removed top 4 bits (of 9) from port B of cell colorlight_i5.$procmux$7667_CMP0 ($eq).
Removed top 5 bits (of 9) from port B of cell colorlight_i5.$procmux$7668_CMP0 ($eq).
Removed top 5 bits (of 9) from port B of cell colorlight_i5.$procmux$7669_CMP0 ($eq).
Removed top 5 bits (of 9) from port B of cell colorlight_i5.$procmux$7670_CMP0 ($eq).
Removed top 5 bits (of 9) from port B of cell colorlight_i5.$procmux$7671_CMP0 ($eq).
Removed top 7 bits (of 8) from mux cell colorlight_i5.$procmux$7903 ($mux).
Removed cell colorlight_i5.$procmux$7909 ($mux).
Removed cell colorlight_i5.$procmux$7955 ($mux).
Removed cell colorlight_i5.$procmux$7958 ($mux).
Removed cell colorlight_i5.$procmux$7976 ($mux).
Removed cell colorlight_i5.$procmux$7994 ($mux).
Removed cell colorlight_i5.$procmux$7997 ($mux).
Removed cell colorlight_i5.$procmux$8099 ($mux).
Removed cell colorlight_i5.$procmux$8106 ($mux).
Removed cell colorlight_i5.$procmux$8113 ($mux).
Removed cell colorlight_i5.$procmux$8145 ($mux).
Removed cell colorlight_i5.$procmux$8161 ($mux).
Removed cell colorlight_i5.$procmux$8171 ($mux).
Removed top 1 bits (of 2) from mux cell colorlight_i5.$procmux$8174 ($mux).
Removed cell colorlight_i5.$procmux$8180 ($mux).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$procmux$8188_CMP0 ($eq).
Removed cell colorlight_i5.$procmux$8189 ($mux).
Removed top 1 bits (of 2) from mux cell colorlight_i5.$procmux$8192 ($mux).
Removed top 1 bits (of 3) from mux cell colorlight_i5.$procmux$8243 ($mux).
Removed top 1 bits (of 3) from mux cell colorlight_i5.$procmux$8259 ($mux).
Removed top 1 bits (of 3) from mux cell colorlight_i5.$procmux$8275 ($mux).
Removed cell colorlight_i5.$procmux$8329 ($mux).
Removed cell colorlight_i5.$procmux$8332 ($mux).
Removed top 1 bits (of 3) from mux cell colorlight_i5.$procmux$8338 ($mux).
Removed top 1 bits (of 3) from mux cell colorlight_i5.$procmux$8354 ($mux).
Removed top 1 bits (of 3) from mux cell colorlight_i5.$procmux$8370 ($mux).
Removed cell colorlight_i5.$procmux$8424 ($mux).
Removed cell colorlight_i5.$procmux$8427 ($mux).
Removed top 1 bits (of 3) from mux cell colorlight_i5.$procmux$8433 ($mux).
Removed top 1 bits (of 3) from mux cell colorlight_i5.$procmux$8449 ($mux).
Removed top 1 bits (of 3) from mux cell colorlight_i5.$procmux$8465 ($mux).
Removed cell colorlight_i5.$procmux$8519 ($mux).
Removed cell colorlight_i5.$procmux$8522 ($mux).
Removed top 1 bits (of 3) from mux cell colorlight_i5.$procmux$8528 ($mux).
Removed top 1 bits (of 3) from mux cell colorlight_i5.$procmux$8544 ($mux).
Removed top 1 bits (of 3) from mux cell colorlight_i5.$procmux$8560 ($mux).
Removed cell colorlight_i5.$procmux$8614 ($mux).
Removed cell colorlight_i5.$procmux$8617 ($mux).
Removed cell colorlight_i5.$procmux$8632 ($mux).
Removed cell colorlight_i5.$procmux$8682 ($mux).
Removed cell colorlight_i5.$procmux$8716 ($mux).
Removed cell colorlight_i5.$procmux$8719 ($mux).
Removed cell colorlight_i5.$procmux$8725 ($mux).
Removed cell colorlight_i5.$procmux$8740 ($mux).
Removed cell colorlight_i5.$procmux$8743 ($mux).
Removed cell colorlight_i5.$procmux$8749 ($mux).
Removed cell colorlight_i5.$procmux$8770 ($mux).
Removed cell colorlight_i5.$procmux$8807 ($mux).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$procmux$8897_CMP0 ($eq).
Removed cell colorlight_i5.$procmux$8956 ($mux).
Removed cell colorlight_i5.$procmux$8964 ($mux).
Removed cell colorlight_i5.$procmux$9020 ($mux).
Removed cell colorlight_i5.$procmux$9023 ($mux).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$procmux$9056_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$procmux$9057_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell colorlight_i5.$procmux$9058_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$procmux$9063_CMP0 ($eq).
Removed cell colorlight_i5.$procmux$9204 ($mux).
Removed top 24 bits (of 32) from mux cell colorlight_i5.$procmux$9347 ($mux).
Removed cell colorlight_i5.$procmux$9453 ($mux).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$procmux$9458_CMP0 ($eq).
Removed cell colorlight_i5.$procmux$9497 ($mux).
Removed cell colorlight_i5.$procmux$9500 ($mux).
Removed cell colorlight_i5.$procmux$9504 ($mux).
Removed cell colorlight_i5.$procmux$9506 ($mux).
Removed cell colorlight_i5.$procmux$9509 ($mux).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$procmux$9511_CMP0 ($eq).
Removed cell colorlight_i5.$procmux$9560 ($mux).
Removed cell colorlight_i5.$procmux$9565 ($mux).
Removed cell colorlight_i5.$procmux$9567 ($mux).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$procmux$9569_CMP0 ($eq).
Removed top 8 bits (of 11) from mux cell colorlight_i5.$procmux$9588 ($mux).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$procmux$9620_CMP0 ($eq).
Removed cell colorlight_i5.$procmux$9624 ($mux).
Removed cell colorlight_i5.$procmux$9633 ($mux).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$procmux$9638_CMP0 ($eq).
Removed top 1 bits (of 3) from mux cell colorlight_i5.$procmux$9640 ($mux).
Removed cell colorlight_i5.$procmux$9642 ($mux).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$procmux$9644_CMP0 ($eq).
Removed cell colorlight_i5.$procmux$9648 ($mux).
Removed top 2 bits (of 3) from port B of cell colorlight_i5.$procmux$9650_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell colorlight_i5.$procmux$9756_CMP0 ($eq).
Removed top 1 bits (of 4) from mux cell colorlight_i5.$procmux$9755 ($pmux).
Removed top 2 bits (of 4) from port B of cell colorlight_i5.$procmux$9757_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell colorlight_i5.$procmux$9758_CMP0 ($eq).
Removed cell colorlight_i5.$procmux$9766 ($mux).
Removed cell colorlight_i5.$procmux$9770 ($mux).
Removed cell colorlight_i5.$procmux$9775 ($mux).
Removed cell colorlight_i5.$procmux$9778 ($mux).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$procmux$9780_CMP0 ($eq).
Removed cell colorlight_i5.$procmux$9901 ($mux).
Removed cell colorlight_i5.$procmux$9904 ($mux).
Removed cell colorlight_i5.$procmux$9909 ($mux).
Removed cell colorlight_i5.$procmux$9911 ($mux).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$procmux$9913_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$procmux$9921_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$procmux$9922_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell colorlight_i5.$procmux$9923_CMP0 ($eq).
Removed cell colorlight_i5.$procmux$9964 ($mux).
Removed cell colorlight_i5.$procmux$9967 ($mux).
Removed cell colorlight_i5.$procmux$9969 ($mux).
Removed cell colorlight_i5.$procmux$9976 ($mux).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$procmux$10004_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$procmux$10011_CMP0 ($eq).
Removed top 1 bits (of 10) from mux cell colorlight_i5.$procmux$10215 ($pmux).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$procmux$10217_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$procmux$10231_CMP0 ($eq).
Removed cell colorlight_i5.$procmux$10232 ($mux).
Removed cell colorlight_i5.$procmux$10237 ($mux).
Removed cell colorlight_i5.$procmux$10241 ($mux).
Removed top 4 bits (of 36) from mux cell colorlight_i5.$procmux$10266 ($pmux).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$procmux$10268_CMP0 ($eq).
Removed cell colorlight_i5.$procmux$10305 ($mux).
Removed cell colorlight_i5.$procmux$10308 ($mux).
Removed cell colorlight_i5.$procmux$10312 ($mux).
Removed top 1 bits (of 2) from mux cell colorlight_i5.$procmux$10316 ($mux).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$procmux$10321_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$procmux$10394_CMP0 ($eq).
Removed cell colorlight_i5.$procmux$10410 ($mux).
Removed cell colorlight_i5.$procmux$10412 ($mux).
Removed cell colorlight_i5.$procmux$10420 ($mux).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$procmux$10422_CMP0 ($eq).
Removed cell colorlight_i5.$procmux$10423 ($mux).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$procmux$10425_CMP0 ($eq).
Removed cell colorlight_i5.$procmux$10426 ($mux).
Removed cell colorlight_i5.$procmux$10428 ($mux).
Removed top 2 bits (of 3) from mux cell colorlight_i5.$procmux$10430 ($mux).
Removed top 2 bits (of 3) from port B of cell colorlight_i5.$procmux$10432_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$auto$opt_dff.cc:198:make_patterns_logic$14036 ($ne).
Removed cell colorlight_i5.$procmux$10510 ($mux).
Removed top 1 bits (of 3) from mux cell colorlight_i5.$procmux$10512 ($mux).
Removed top 1 bits (of 3) from mux cell colorlight_i5.$procmux$10514 ($mux).
Removed cell colorlight_i5.$procmux$10516 ($mux).
Removed cell colorlight_i5.$procmux$10525 ($mux).
Removed cell colorlight_i5.$procmux$10528 ($mux).
Removed cell colorlight_i5.$procmux$10530 ($mux).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$procmux$10532_CMP0 ($eq).
Removed cell colorlight_i5.$procmux$10533 ($mux).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$procmux$10535_CMP0 ($eq).
Removed cell colorlight_i5.$procmux$10536 ($mux).
Removed cell colorlight_i5.$procmux$10538 ($mux).
Removed top 2 bits (of 3) from port B of cell colorlight_i5.$procmux$10540_CMP0 ($eq).
Removed cell colorlight_i5.$procmux$10759 ($mux).
Removed top 1 bits (of 3) from mux cell colorlight_i5.$procmux$10761 ($mux).
Removed top 1 bits (of 3) from mux cell colorlight_i5.$procmux$10763 ($mux).
Removed cell colorlight_i5.$procmux$10765 ($mux).
Removed cell colorlight_i5.$procmux$10777 ($mux).
Removed cell colorlight_i5.$procmux$10779 ($mux).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$procmux$10781_CMP0 ($eq).
Removed cell colorlight_i5.$procmux$10782 ($mux).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$procmux$10784_CMP0 ($eq).
Removed cell colorlight_i5.$procmux$10785 ($mux).
Removed cell colorlight_i5.$procmux$10787 ($mux).
Removed top 2 bits (of 3) from port B of cell colorlight_i5.$procmux$10789_CMP0 ($eq).
Removed cell colorlight_i5.$procmux$11008 ($mux).
Removed top 1 bits (of 3) from mux cell colorlight_i5.$procmux$11010 ($mux).
Removed top 1 bits (of 3) from mux cell colorlight_i5.$procmux$11012 ($mux).
Removed cell colorlight_i5.$procmux$11014 ($mux).
Removed cell colorlight_i5.$procmux$11026 ($mux).
Removed cell colorlight_i5.$procmux$11028 ($mux).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$procmux$11030_CMP0 ($eq).
Removed cell colorlight_i5.$procmux$11031 ($mux).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$procmux$11033_CMP0 ($eq).
Removed cell colorlight_i5.$procmux$11034 ($mux).
Removed cell colorlight_i5.$procmux$11036 ($mux).
Removed top 2 bits (of 3) from port B of cell colorlight_i5.$procmux$11038_CMP0 ($eq).
Removed cell colorlight_i5.$procmux$11257 ($mux).
Removed top 1 bits (of 3) from mux cell colorlight_i5.$procmux$11259 ($mux).
Removed top 1 bits (of 3) from mux cell colorlight_i5.$procmux$11261 ($mux).
Removed cell colorlight_i5.$procmux$11263 ($mux).
Removed cell colorlight_i5.$procmux$11275 ($mux).
Removed cell colorlight_i5.$procmux$11277 ($mux).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$procmux$11279_CMP0 ($eq).
Removed cell colorlight_i5.$procmux$11280 ($mux).
Removed top 1 bits (of 3) from port B of cell colorlight_i5.$procmux$11282_CMP0 ($eq).
Removed cell colorlight_i5.$procmux$11283 ($mux).
Removed cell colorlight_i5.$procmux$11285 ($mux).
Removed top 2 bits (of 3) from port B of cell colorlight_i5.$procmux$11287_CMP0 ($eq).
Removed cell colorlight_i5.$procmux$11504 ($mux).
Removed cell colorlight_i5.$procmux$11507 ($mux).
Removed cell colorlight_i5.$procmux$11511 ($mux).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$procmux$11513_CMP0 ($eq).
Removed top 2 bits (of 10) from FF cell colorlight_i5.$auto$opt_dff.cc:744:run$13748 ($dffe).
Removed top 2 bits (of 10) from FF cell colorlight_i5.$auto$opt_dff.cc:744:run$13747 ($dffe).
Removed top 29 bits (of 32) from FF cell colorlight_i5.$auto$opt_dff.cc:682:run$13129 ($sdff).
Removed top 29 bits (of 32) from FF cell colorlight_i5.$auto$opt_dff.cc:682:run$13128 ($sdff).
Removed cell colorlight_i5.$auto$opt_dff.cc:682:run$13123 ($sdff).
Removed top 15 bits (of 32) from FF cell colorlight_i5.$auto$opt_dff.cc:682:run$13121 ($sdff).
Removed top 24 bits (of 32) from FF cell colorlight_i5.$auto$opt_dff.cc:682:run$13119 ($sdff).
Removed top 1 bits (of 2) from FF cell colorlight_i5.$auto$opt_dff.cc:682:run$12875 ($sdff).
Removed top 2 bits (of 3) from port B of cell colorlight_i5.$flatten\VexRiscv.\dataCache_1.$add$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5835$4757 ($add).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.\dataCache_1.$eq$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5900$4765 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$auto$opt_dff.cc:198:make_patterns_logic$13793 ($ne).
Removed top 7 bits (of 8) from port B of cell colorlight_i5.$flatten\VexRiscv.\dataCache_1.$add$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5934$4773 ($add).
Removed cell colorlight_i5.$flatten\VexRiscv.\dataCache_1.$procmux$5005 ($mux).
Removed cell colorlight_i5.$flatten\VexRiscv.\dataCache_1.$procmux$5045 ($mux).
Removed top 7 bits (of 8) from port B of cell colorlight_i5.$auto$opt_dff.cc:198:make_patterns_logic$13023 ($ne).
Removed cell colorlight_i5.$flatten\VexRiscv.\dataCache_1.$procmux$5488 ($mux).
Removed cell colorlight_i5.$flatten\VexRiscv.\dataCache_1.$procmux$5494 ($mux).
Removed cell colorlight_i5.$flatten\VexRiscv.\dataCache_1.$procmux$5500 ($mux).
Removed cell colorlight_i5.$flatten\VexRiscv.\dataCache_1.$procmux$5506 ($mux).
Removed cell colorlight_i5.$flatten\VexRiscv.\dataCache_1.$procmux$5524 ($mux).
Removed cell colorlight_i5.$flatten\VexRiscv.\dataCache_1.$procmux$5527 ($mux).
Removed cell colorlight_i5.$flatten\VexRiscv.\dataCache_1.$procmux$5533 ($mux).
Removed cell colorlight_i5.$flatten\VexRiscv.\dataCache_1.$procmux$5539 ($mux).
Removed cell colorlight_i5.$flatten\VexRiscv.\dataCache_1.$procmux$5545 ($mux).
Removed cell colorlight_i5.$flatten\VexRiscv.\dataCache_1.$procmux$5557 ($mux).
Removed cell colorlight_i5.$flatten\VexRiscv.\dataCache_1.$procmux$5563 ($mux).
Removed cell colorlight_i5.$flatten\VexRiscv.\dataCache_1.$procmux$5578 ($mux).
Removed cell colorlight_i5.$flatten\VexRiscv.\dataCache_1.$procmux$5581 ($mux).
Removed cell colorlight_i5.$flatten\VexRiscv.\dataCache_1.$procmux$5587 ($mux).
Removed cell colorlight_i5.$flatten\VexRiscv.\dataCache_1.$procmux$5590 ($mux).
Removed cell colorlight_i5.$flatten\VexRiscv.\dataCache_1.$procmux$5596 ($mux).
Removed cell colorlight_i5.$flatten\VexRiscv.\dataCache_1.$procmux$5599 ($mux).
Removed cell colorlight_i5.$flatten\VexRiscv.\dataCache_1.$procmux$5605 ($mux).
Removed cell colorlight_i5.$flatten\VexRiscv.\dataCache_1.$procmux$5608 ($mux).
Removed cell colorlight_i5.$flatten\VexRiscv.\dataCache_1.$procmux$5622 ($mux).
Removed cell colorlight_i5.$flatten\VexRiscv.\dataCache_1.$procmux$5625 ($mux).
Removed top 2 bits (of 3) from port B of cell colorlight_i5.$flatten\VexRiscv.\IBusCachedPlugin_cache.$add$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6235$4851 ($add).
Removed top 7 bits (of 8) from port B of cell colorlight_i5.$flatten\VexRiscv.\IBusCachedPlugin_cache.$add$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6248$4853 ($add).
Removed cell colorlight_i5.$flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$4919 ($mux).
Removed cell colorlight_i5.$flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$4935 ($mux).
Removed cell colorlight_i5.$flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$4975 ($mux).
Removed cell colorlight_i5.$flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$4978 ($mux).
Removed cell colorlight_i5.$flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$4986 ($mux).
Removed cell colorlight_i5.$flatten\VexRiscv.\IBusCachedPlugin_cache.$procmux$4989 ($mux).
Removed top 2 bits (of 32) from FF cell colorlight_i5.$auto$opt_dff.cc:744:run$14012 ($dffe).
Removed top 2 bits (of 32) from FF cell colorlight_i5.$auto$opt_dff.cc:744:run$14013 ($dffe).
Removed cell colorlight_i5.$flatten\VexRiscv.$procmux$7066 ($mux).
Removed cell colorlight_i5.$flatten\VexRiscv.$procmux$7063 ($mux).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$procmux$7057_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$procmux$7052_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$procmux$6911_CMP0 ($eq).
Removed cell colorlight_i5.$flatten\VexRiscv.$procmux$6755 ($mux).
Removed cell colorlight_i5.$flatten\VexRiscv.$procmux$6680 ($mux).
Removed cell colorlight_i5.$flatten\VexRiscv.$procmux$6628 ($mux).
Removed cell colorlight_i5.$flatten\VexRiscv.$procmux$6623 ($mux).
Removed top 1 bits (of 4) from mux cell colorlight_i5.$flatten\VexRiscv.$procmux$6611 ($mux).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$procmux$6607_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$procmux$6594_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$procmux$6590_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$procmux$6585_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$procmux$6581_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell colorlight_i5.$flatten\VexRiscv.$procmux$6459_CMP0 ($eq).
Removed cell colorlight_i5.$flatten\VexRiscv.$procmux$6308 ($mux).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$procmux$6287_CMP0 ($eq).
Removed cell colorlight_i5.$flatten\VexRiscv.$procmux$6202 ($mux).
Removed cell colorlight_i5.$flatten\VexRiscv.$procmux$6195 ($mux).
Removed cell colorlight_i5.$flatten\VexRiscv.$procmux$6188 ($mux).
Removed cell colorlight_i5.$flatten\VexRiscv.$procmux$6167 ($mux).
Removed cell colorlight_i5.$flatten\VexRiscv.$procmux$6153 ($mux).
Removed cell colorlight_i5.$flatten\VexRiscv.$procmux$6146 ($mux).
Removed cell colorlight_i5.$flatten\VexRiscv.$procmux$5831 ($mux).
Removed cell colorlight_i5.$flatten\VexRiscv.$procmux$5823 ($mux).
Removed cell colorlight_i5.$flatten\VexRiscv.$procmux$5817 ($mux).
Removed cell colorlight_i5.$flatten\VexRiscv.$procmux$5797 ($mux).
Removed cell colorlight_i5.$flatten\VexRiscv.$procmux$5795 ($mux).
Removed top 2 bits (of 12) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5109$4555 ($eq).
Removed top 2 bits (of 12) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5106$4554 ($eq).
Removed top 2 bits (of 12) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5103$4553 ($eq).
Removed top 2 bits (of 12) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5100$4552 ($eq).
Removed top 2 bits (of 12) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5097$4551 ($eq).
Removed top 2 bits (of 12) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5094$4550 ($eq).
Removed top 2 bits (of 12) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5091$4549 ($eq).
Removed top 31 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$add$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4897$4538 ($add).
Removed top 32 bits (of 33) from port B of cell colorlight_i5.$flatten\VexRiscv.$add$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4896$4535 ($add).
Removed top 1 bits (of 33) from port Y of cell colorlight_i5.$flatten\VexRiscv.$add$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4896$4535 ($add).
Removed top 1 bits (of 33) from port A of cell colorlight_i5.$flatten\VexRiscv.$add$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4896$4535 ($add).
Removed top 1 bits (of 33) from mux cell colorlight_i5.$flatten\VexRiscv.$ternary$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4896$4534 ($mux).
Removed top 1 bits (of 33) from port Y of cell colorlight_i5.$flatten\VexRiscv.$not$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4896$4533 ($not).
Removed top 1 bits (of 33) from port A of cell colorlight_i5.$flatten\VexRiscv.$not$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4896$4533 ($not).
Removed top 2 bits (of 4) from mux cell colorlight_i5.$flatten\VexRiscv.$ternary$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4836$4530 ($mux).
Removed top 2 bits (of 3) from port B of cell colorlight_i5.$flatten\VexRiscv.$add$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4793$4525 ($add).
Removed top 2 bits (of 3) from port B of cell colorlight_i5.$flatten\VexRiscv.$add$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4788$4522 ($add).
Removed top 27 bits (of 32) from mux cell colorlight_i5.$flatten\VexRiscv.$ternary$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4514$4500 ($mux).
Removed top 20 bits (of 32) from port A of cell colorlight_i5.$flatten\VexRiscv.$or$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4481$4476 ($or).
Removed top 20 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$or$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4481$4476 ($or).
Removed top 20 bits (of 32) from port Y of cell colorlight_i5.$flatten\VexRiscv.$or$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4481$4476 ($or).
Removed top 6 bits (of 32) from port A of cell colorlight_i5.$flatten\VexRiscv.$or$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4481$4475 ($or).
Removed top 19 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$or$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4481$4475 ($or).
Removed top 6 bits (of 32) from port Y of cell colorlight_i5.$flatten\VexRiscv.$or$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4481$4475 ($or).
Removed top 29 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$and$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4282$4322 ($and).
Removed top 1 bits (of 33) from port B of cell colorlight_i5.$flatten\VexRiscv.$sub$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4269$4310 ($sub).
Removed top 5 bits (of 6) from port B of cell colorlight_i5.$flatten\VexRiscv.$add$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4255$4301 ($add).
Removed top 14 bits (of 66) from port A of cell colorlight_i5.$flatten\VexRiscv.$add$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4229$4294 ($add).
Removed top 2 bits (of 66) from port Y of cell colorlight_i5.$flatten\VexRiscv.$add$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4229$4294 ($add).
Removed top 2 bits (of 66) from port B of cell colorlight_i5.$flatten\VexRiscv.$add$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4229$4294 ($add).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4069$4255 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4069$4253 ($eq).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4066$4251 ($eq).
Removed top 12 bits (of 32) from mux cell colorlight_i5.$flatten\VexRiscv.$ternary$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3888$4203 ($mux).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3618$4158 ($eq).
Removed top 6 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3420$4133 ($eq).
Removed top 25 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3418$4128 ($eq).
Removed top 25 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$and$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3418$4127 ($and).
Removed top 29 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3417$4126 ($eq).
Removed top 29 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$and$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3417$4125 ($and).
Removed top 27 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$and$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3416$4123 ($and).
Removed top 17 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3415$4122 ($eq).
Removed top 2 bits (of 34) from FF cell colorlight_i5.$auto$opt_dff.cc:744:run$13961 ($dffe).
Removed top 12 bits (of 32) from mux cell colorlight_i5.$flatten\VexRiscv.$ternary$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3120$4042 ($mux).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3026$4032 ($eq).
Removed top 29 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$add$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2895$3987 ($add).
Removed top 27 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2573$3944 ($eq).
Removed top 25 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$and$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2573$3943 ($and).
Removed top 25 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2573$3942 ($eq).
Removed top 25 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$and$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2573$3941 ($and).
Removed top 30 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2573$3940 ($eq).
Removed top 19 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$and$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2573$3939 ($and).
Removed top 19 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2573$3938 ($eq).
Removed top 19 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$and$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2573$3937 ($and).
Removed top 18 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2573$3936 ($eq).
Removed top 7 bits (of 32) from mux cell colorlight_i5.$flatten\VexRiscv.$ternary$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2565$3934 ($mux).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2384$3918 ($eq).
Removed top 17 bits (of 34) from port A of cell colorlight_i5.$flatten\VexRiscv.$mul$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2375$3913 ($mul).
Removed top 17 bits (of 34) from port B of cell colorlight_i5.$flatten\VexRiscv.$mul$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2375$3913 ($mul).
Removed top 17 bits (of 34) from port A of cell colorlight_i5.$flatten\VexRiscv.$mul$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2374$3912 ($mul).
Removed top 17 bits (of 34) from port B of cell colorlight_i5.$flatten\VexRiscv.$mul$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2374$3912 ($mul).
Removed top 17 bits (of 34) from port A of cell colorlight_i5.$flatten\VexRiscv.$mul$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2373$3911 ($mul).
Removed top 17 bits (of 34) from port B of cell colorlight_i5.$flatten\VexRiscv.$mul$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2373$3911 ($mul).
Removed top 2 bits (of 52) from port B of cell colorlight_i5.$flatten\VexRiscv.$add$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2371$3910 ($add).
Removed top 17 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$and$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1548$3895 ($and).
Removed top 29 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1547$3894 ($eq).
Removed top 27 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$and$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1545$3892 ($and).
Removed top 1 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$and$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1543$3891 ($and).
Removed top 18 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$and$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1541$3890 ($and).
Removed top 17 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$and$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1538$3889 ($and).
Removed top 17 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$and$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1536$3888 ($and).
Removed top 19 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1534$3886 ($eq).
Removed top 29 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1532$3884 ($eq).
Removed top 18 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1531$3883 ($eq).
Removed top 1 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1531$3882 ($eq).
Removed top 25 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1530$3881 ($eq).
Removed top 19 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1527$3878 ($eq).
Removed top 17 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1527$3877 ($eq).
Removed top 18 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1526$3876 ($eq).
Removed top 17 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$and$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1526$3875 ($and).
Removed top 25 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$and$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1524$3874 ($and).
Removed top 18 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1517$3868 ($eq).
Removed top 17 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$and$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1517$3867 ($and).
Removed top 17 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$and$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1515$3866 ($and).
Removed top 26 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$and$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1511$3863 ($and).
Removed top 29 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1510$3862 ($eq).
Removed top 28 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$and$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1510$3861 ($and).
Removed top 27 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1509$3860 ($eq).
Removed top 25 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$and$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1509$3859 ($and).
Removed top 6 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$and$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1504$3857 ($and).
Removed top 6 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$and$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1502$3856 ($and).
Removed top 17 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1495$3853 ($eq).
Removed top 26 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1492$3851 ($eq).
Removed top 25 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$and$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1492$3850 ($and).
Removed top 18 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1490$3849 ($eq).
Removed top 19 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1489$3848 ($eq).
Removed top 19 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$and$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1489$3847 ($and).
Removed top 26 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1488$3846 ($eq).
Removed top 18 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1487$3845 ($eq).
Removed top 27 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1486$3844 ($eq).
Removed top 19 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$and$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1486$3843 ($and).
Removed top 18 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$and$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1484$3842 ($and).
Removed top 26 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1483$3841 ($eq).
Removed top 6 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$and$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1483$3840 ($and).
Removed top 27 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1482$3839 ($eq).
Removed top 26 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$and$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1482$3838 ($and).
Removed top 17 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$and$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1480$3837 ($and).
Removed top 18 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1475$3833 ($eq).
Removed top 17 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1473$3832 ($eq).
Removed top 25 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1471$3831 ($eq).
Removed top 25 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$and$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1471$3830 ($and).
Removed top 26 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1463$3825 ($eq).
Removed top 26 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$and$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1463$3824 ($and).
Removed top 26 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1460$3820 ($eq).
Removed top 26 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1459$3818 ($eq).
Removed top 26 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$and$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1459$3817 ($and).
Removed top 17 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1453$3812 ($eq).
Removed top 17 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$and$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1453$3811 ($and).
Removed top 18 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1452$3810 ($eq).
Removed top 18 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$and$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1452$3809 ($and).
Removed top 19 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1452$3808 ($eq).
Removed top 17 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$and$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1452$3807 ($and).
Removed top 18 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1451$3806 ($eq).
Removed top 18 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$and$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1451$3805 ($and).
Removed top 19 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$and$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1449$3804 ($and).
Removed top 6 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$and$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1446$3803 ($and).
Removed top 19 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1440$3798 ($eq).
Removed top 26 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1439$3797 ($eq).
Removed top 25 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$and$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1439$3796 ($and).
Removed top 19 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1438$3795 ($eq).
Removed top 19 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1438$3794 ($eq).
Removed top 1 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1437$3793 ($eq).
Removed top 1 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$and$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1437$3792 ($and).
Removed top 17 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1436$3791 ($eq).
Removed top 6 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$and$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1436$3790 ($and).
Removed top 17 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1435$3789 ($eq).
Removed top 17 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$and$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1435$3788 ($and).
Removed top 25 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1429$3784 ($eq).
Removed top 25 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$and$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1429$3783 ($and).
Removed top 29 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1428$3782 ($eq).
Removed top 27 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$and$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1428$3781 ($and).
Removed top 18 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1426$3780 ($eq).
Removed top 18 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$and$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1426$3779 ($and).
Removed top 19 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1425$3778 ($eq).
Removed top 19 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$and$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1425$3777 ($and).
Removed top 3 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1421$3772 ($eq).
Removed top 3 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$and$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1421$3771 ($and).
Removed top 25 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1420$3770 ($eq).
Removed top 3 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$and$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1420$3769 ($and).
Removed top 6 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1419$3768 ($eq).
Removed top 6 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$and$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1419$3767 ($and).
Removed top 6 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$and$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1417$3766 ($and).
Removed top 3 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1413$3765 ($eq).
Removed top 25 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1413$3763 ($eq).
Removed top 3 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1412$3761 ($eq).
Removed top 26 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1411$3759 ($eq).
Removed top 17 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1407$3756 ($eq).
Removed top 7 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$and$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1407$3755 ($and).
Removed top 17 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1407$3754 ($eq).
Removed top 19 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1407$3752 ($eq).
Removed top 17 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1407$3750 ($eq).
Removed top 26 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1406$3749 ($eq).
Removed top 28 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1405$3747 ($eq).
Removed top 17 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$and$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1405$3746 ($and).
Removed top 17 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$and$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1403$3745 ($and).
Removed top 26 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1401$3744 ($eq).
Removed top 17 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$and$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1401$3743 ($and).
Removed top 30 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1401$3742 ($eq).
Removed top 30 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1401$3740 ($eq).
Removed top 17 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$and$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1401$3739 ($and).
Removed top 25 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1401$3738 ($eq).
Removed top 18 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1400$3737 ($eq).
Removed top 17 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$eq$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1399$3735 ($eq).
Removed top 17 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$and$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1399$3734 ($and).
Removed top 18 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$and$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1397$3733 ($and).
Removed top 32 bits (of 33) from port B of cell colorlight_i5.$flatten\VexRiscv.$add$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1383$3731 ($add).
Removed top 1 bits (of 33) from port Y of cell colorlight_i5.$flatten\VexRiscv.$add$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1383$3731 ($add).
Removed top 1 bits (of 33) from port A of cell colorlight_i5.$flatten\VexRiscv.$add$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1383$3731 ($add).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$sub$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1370$3726 ($sub).
Removed top 1 bits (of 2) from port Y of cell colorlight_i5.$flatten\VexRiscv.$and$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1369$3725 ($and).
Removed top 1 bits (of 2) from port A of cell colorlight_i5.$flatten\VexRiscv.$and$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1369$3725 ($and).
Removed top 1 bits (of 2) from port B of cell colorlight_i5.$flatten\VexRiscv.$and$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1369$3725 ($and).
Removed top 1 bits (of 2) from port Y of cell colorlight_i5.$flatten\VexRiscv.$not$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1369$3724 ($not).
Removed top 1 bits (of 2) from port A of cell colorlight_i5.$flatten\VexRiscv.$not$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1369$3724 ($not).
Removed top 31 bits (of 32) from mux cell colorlight_i5.$flatten\VexRiscv.$ternary$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1358$3723 ($mux).
Removed top 30 bits (of 32) from port B of cell colorlight_i5.$flatten\VexRiscv.$add$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1354$3719 ($add).
Removed top 1 bits (of 3) from mux cell colorlight_i5.$flatten\VexRiscv.$ternary$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1349$3718 ($mux).
Removed top 1 bits (of 3) from mux cell colorlight_i5.$flatten\VexRiscv.$ternary$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1348$3717 ($mux).
Removed top 3 bits (of 4) from port B of cell colorlight_i5.$flatten\VexRiscv.$sub$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1335$3715 ($sub).
Removed top 1 bits (of 33) from port Y of cell colorlight_i5.$flatten\VexRiscv.$sshr$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1332$3712 ($sshr).
Removed top 19 bits (of 52) from port A of cell colorlight_i5.$flatten\VexRiscv.$add$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1323$3708 ($add).
Removed top 2 bits (of 52) from port B of cell colorlight_i5.$flatten\VexRiscv.$add$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1323$3708 ($add).
Removed top 1 bits (of 52) from port Y of cell colorlight_i5.$flatten\VexRiscv.$add$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1323$3708 ($add).
Removed top 29 bits (of 32) from port B of cell colorlight_i5.$or$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6552$1830 ($or).
Removed top 29 bits (of 32) from port B of cell colorlight_i5.$or$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6552$1831 ($or).
Removed top 15 bits (of 32) from port B of cell colorlight_i5.$or$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6552$1834 ($or).
Removed top 24 bits (of 32) from port B of cell colorlight_i5.$or$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:6552$1836 ($or).
Removed top 1 bits (of 2) from FF cell colorlight_i5.$auto$opt_dff.cc:682:run$12877 ($sdff).
Removed top 2 bits (of 34) from FF cell colorlight_i5.$auto$opt_dff.cc:744:run$13962 ($dffe).
Removed top 2 bits (of 34) from port Y of cell colorlight_i5.$flatten\VexRiscv.$mul$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2373$3911 ($mul).
Removed top 1 bits (of 52) from port A of cell colorlight_i5.$flatten\VexRiscv.$add$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2371$3910 ($add).
Removed top 1 bits (of 2) from port Y of cell colorlight_i5.$flatten\VexRiscv.$sub$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1370$3726 ($sub).
Removed top 1 bits (of 2) from port A of cell colorlight_i5.$flatten\VexRiscv.$sub$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1370$3726 ($sub).
Removed top 24 bits (of 32) from wire colorlight_i5.$0$memwr$\mem_3$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9519$242_DATA[31:0]$2489.
Removed top 24 bits (of 32) from wire colorlight_i5.$0$memwr$\mem_3$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9519$242_EN[31:0]$2490.
Removed top 16 bits (of 32) from wire colorlight_i5.$0$memwr$\mem_3$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9521$243_DATA[31:0]$2492.
Removed top 8 bits (of 32) from wire colorlight_i5.$0$memwr$\mem_3$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9523$244_DATA[31:0]$2495.
Removed top 8 bits (of 32) from wire colorlight_i5.$0$memwr$\mem_3$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9523$244_EN[31:0]$2496.
Removed top 24 bits (of 32) from wire colorlight_i5.$0$memwr$\mem_4$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9546$246_DATA[31:0]$2517.
Removed top 24 bits (of 32) from wire colorlight_i5.$0$memwr$\mem_4$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9546$246_EN[31:0]$2518.
Removed top 16 bits (of 32) from wire colorlight_i5.$0$memwr$\mem_4$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9548$247_DATA[31:0]$2520.
Removed top 8 bits (of 32) from wire colorlight_i5.$0$memwr$\mem_4$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9550$248_DATA[31:0]$2523.
Removed top 8 bits (of 32) from wire colorlight_i5.$0$memwr$\mem_4$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9550$248_EN[31:0]$2524.
Removed top 24 bits (of 32) from wire colorlight_i5.$0$memwr$\sram$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9128$224_DATA[31:0]$2322.
Removed top 24 bits (of 32) from wire colorlight_i5.$0$memwr$\sram$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9128$224_EN[31:0]$2323.
Removed top 16 bits (of 32) from wire colorlight_i5.$0$memwr$\sram$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9130$225_DATA[31:0]$2325.
Removed top 8 bits (of 32) from wire colorlight_i5.$0$memwr$\sram$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9132$226_DATA[31:0]$2328.
Removed top 8 bits (of 32) from wire colorlight_i5.$0$memwr$\sram$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9132$226_EN[31:0]$2329.
Removed top 2 bits (of 14) from wire colorlight_i5.$0$memwr$\storage_10$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9496$241_DATA[13:0]$2478.
Removed top 2 bits (of 22) from wire colorlight_i5.$0$memwr$\storage_2$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9206$230_DATA[21:0]$2370.
Removed top 2 bits (of 22) from wire colorlight_i5.$0$memwr$\storage_3$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9224$231_DATA[21:0]$2380.
Removed top 2 bits (of 22) from wire colorlight_i5.$0$memwr$\storage_4$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9242$232_DATA[21:0]$2390.
Removed top 2 bits (of 22) from wire colorlight_i5.$0$memwr$\storage_5$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9260$233_DATA[21:0]$2400.
Removed top 2 bits (of 14) from wire colorlight_i5.$0$memwr$\storage_9$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9438$238_DATA[13:0]$2448.
Removed top 1 bits (of 33) from wire colorlight_i5.$flatten\VexRiscv.$0\memory_DivPlugin_rs1[32:0].
Removed top 2 bits (of 4) from wire colorlight_i5.$flatten\VexRiscv.$2\DBusCachedPlugin_exceptionBus_payload_code[3:0].
Removed top 1 bits (of 4) from wire colorlight_i5.$flatten\VexRiscv.$4\DBusCachedPlugin_exceptionBus_payload_code[3:0].
Removed top 1 bits (of 33) from wire colorlight_i5.$flatten\VexRiscv.$add$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4896$4535_Y.
Removed top 1 bits (of 2) from wire colorlight_i5.$flatten\VexRiscv.$not$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1369$3724_Y.
Removed top 1 bits (of 33) from wire colorlight_i5.$flatten\VexRiscv.$not$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4896$4533_Y.
Removed top 6 bits (of 32) from wire colorlight_i5.$flatten\VexRiscv.$or$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4481$4475_Y.
Removed top 20 bits (of 32) from wire colorlight_i5.$flatten\VexRiscv.$or$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4481$4476_Y.
Removed top 2 bits (of 4) from wire colorlight_i5.$flatten\VexRiscv.$procmux$5831_Y.
Removed top 2 bits (of 4) from wire colorlight_i5.$flatten\VexRiscv.$ternary$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4836$4530_Y.
Removed top 1 bits (of 33) from wire colorlight_i5.$flatten\VexRiscv.$ternary$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4896$4534_Y.
Removed top 1 bits (of 2) from wire colorlight_i5.$procmux$10316_Y.
Removed top 2 bits (of 3) from wire colorlight_i5.$procmux$10430_Y.
Removed top 1 bits (of 3) from wire colorlight_i5.$procmux$10512_Y.
Removed top 1 bits (of 3) from wire colorlight_i5.$procmux$10514_Y.
Removed top 1 bits (of 3) from wire colorlight_i5.$procmux$10761_Y.
Removed top 1 bits (of 3) from wire colorlight_i5.$procmux$10763_Y.
Removed top 1 bits (of 3) from wire colorlight_i5.$procmux$11010_Y.
Removed top 1 bits (of 3) from wire colorlight_i5.$procmux$11012_Y.
Removed top 1 bits (of 3) from wire colorlight_i5.$procmux$11259_Y.
Removed top 1 bits (of 3) from wire colorlight_i5.$procmux$11261_Y.
Removed top 24 bits (of 32) from wire colorlight_i5.$procmux$7511_Y.
Removed top 15 bits (of 32) from wire colorlight_i5.$procmux$7570_Y.
Removed top 29 bits (of 32) from wire colorlight_i5.$procmux$7614_Y.
Removed top 29 bits (of 32) from wire colorlight_i5.$procmux$7627_Y.
Removed top 1 bits (of 2) from wire colorlight_i5.$procmux$8174_Y.
Removed top 1 bits (of 2) from wire colorlight_i5.$procmux$8192_Y.
Removed top 8 bits (of 11) from wire colorlight_i5.$procmux$9588_Y.
Removed top 1 bits (of 3) from wire colorlight_i5.$procmux$9640_Y.
Removed top 1 bits (of 4) from wire colorlight_i5.__main___basesoc_ethmac_length_inc.
Removed top 2 bits (of 14) from wire colorlight_i5.__main___basesoc_ethmac_sram139_din.
Removed top 2 bits (of 14) from wire colorlight_i5.__main___basesoc_ethmac_sram148_dat_w.
Removed top 2 bits (of 14) from wire colorlight_i5.__main___basesoc_ethmac_sram53_din.
Removed top 2 bits (of 14) from wire colorlight_i5.__main___basesoc_ethmac_sram62_dat_w.
Removed top 1 bits (of 10) from wire colorlight_i5.__main___basesoc_ethmac_tx_converter_converter_source_payload_data.
Removed top 29 bits (of 32) from wire colorlight_i5.__main___basesoc_interrupt.
Removed top 2 bits (of 22) from wire colorlight_i5.__main___basesoc_sdram_bankmachine0_syncfifo0_din.
Removed top 2 bits (of 22) from wire colorlight_i5.__main___basesoc_sdram_bankmachine0_wrport_dat_w.
Removed top 2 bits (of 22) from wire colorlight_i5.__main___basesoc_sdram_bankmachine1_syncfifo1_din.
Removed top 2 bits (of 22) from wire colorlight_i5.__main___basesoc_sdram_bankmachine1_wrport_dat_w.
Removed top 2 bits (of 22) from wire colorlight_i5.__main___basesoc_sdram_bankmachine2_syncfifo2_din.
Removed top 2 bits (of 22) from wire colorlight_i5.__main___basesoc_sdram_bankmachine2_wrport_dat_w.
Removed top 2 bits (of 22) from wire colorlight_i5.__main___basesoc_sdram_bankmachine3_syncfifo3_din.
Removed top 2 bits (of 22) from wire colorlight_i5.__main___basesoc_sdram_bankmachine3_wrport_dat_w.
Removed top 4 bits (of 23) from wire colorlight_i5.__main___basesoc_tag_di_tag.
Removed top 4 bits (of 144) from wire colorlight_i5.__main___basesoc_wishbone_bridge_wdata_converter_converter_sink_payload_data.
Removed top 24 bits (of 32) from wire colorlight_i5.builder_csr_bankarray_sram_bus_dat_r.

4.16. Executing PEEPOPT pass (run peephole optimizers).

4.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 1 unused cells and 312 unused wires.

4.18. Executing SHARE pass (SAT-based resource sharing).
Found 22 cells in module colorlight_i5 that may be considered for resource sharing.
  Analyzing resource sharing options for $memrd$\tag_mem$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9280$2415 ($memrd):
    Found 5 activation_patterns using ctrl signal { $procmux$10321_CMP $eq$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4128$856_Y \builder_basesoc_litedramnativeportconverter_state \builder_done \__main___basesoc_write_from_slave }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\storage_9$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9444$2455 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$7518_CMP $eq$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5825$1575_Y }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\storage_7$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9406$2435 ($memrd):
    Found 4 activation_patterns using ctrl signal { $procmux$9769_CMP $auto$opt_reduce.cc:134:opt_mux$12786 \__main___basesoc_ethmac_rx_cdc_cdc_graycounter0_ce \__main___basesoc_ethmac_liteethmaccrc32checker_fifo_out }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\mem_4$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9555$2540 ($memrd):
    Found 1 activation_patterns using ctrl signal \__main___basesoc_ethmac_sram140_dout [0].
    No candidates found.
  Analyzing resource sharing options for $memrd$\mem_3$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9528$2512 ($memrd):
    Found 1 activation_patterns using ctrl signal $procmux$9615_CMP.
    No candidates found.
  Analyzing resource sharing options for $memrd$\mem$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9152$2347 ($memrd):
    Found 1 activation_patterns using ctrl signal { $procmux$9457_CMP \builder_csr_bankarray_sel_r }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain9$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9759$2622 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$10393_CMP $procmux$10267_CMP \builder_basesoc_litedramcore_new_master_wdata_ready \__main___basesoc_sdram_storage [0] }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain8$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9745$2614 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$10393_CMP $procmux$10267_CMP \builder_basesoc_litedramcore_new_master_wdata_ready \__main___basesoc_sdram_storage [0] }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain7$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9731$2606 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$10394_CMP $procmux$10268_CMP \builder_basesoc_litedramcore_new_master_wdata_ready \__main___basesoc_sdram_storage [0] }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain6$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9717$2598 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$10394_CMP $procmux$10268_CMP \builder_basesoc_litedramcore_new_master_wdata_ready \__main___basesoc_sdram_storage [0] }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain5$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9703$2590 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$10394_CMP $procmux$10268_CMP \builder_basesoc_litedramcore_new_master_wdata_ready \__main___basesoc_sdram_storage [0] }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain4$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9689$2582 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$10394_CMP $procmux$10268_CMP \builder_basesoc_litedramcore_new_master_wdata_ready \__main___basesoc_sdram_storage [0] }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain3$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9675$2574 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$10395_CMP $procmux$10269_CMP \builder_basesoc_litedramcore_new_master_wdata_ready \__main___basesoc_sdram_storage [0] }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain2$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9661$2566 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$10395_CMP $procmux$10269_CMP \builder_basesoc_litedramcore_new_master_wdata_ready \__main___basesoc_sdram_storage [0] }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain15$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9843$2670 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$10395_CMP $procmux$10394_CMP $procmux$10393_CMP $procmux$10269_CMP $procmux$10268_CMP $procmux$10267_CMP \builder_basesoc_litedramcore_new_master_wdata_ready \__main___basesoc_sdram_storage [0] }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain14$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9829$2662 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$10395_CMP $procmux$10394_CMP $procmux$10393_CMP $procmux$10269_CMP $procmux$10268_CMP $procmux$10267_CMP \builder_basesoc_litedramcore_new_master_wdata_ready \__main___basesoc_sdram_storage [0] }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain13$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9815$2654 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$10395_CMP $procmux$10394_CMP $procmux$10393_CMP $procmux$10269_CMP $procmux$10268_CMP $procmux$10267_CMP \builder_basesoc_litedramcore_new_master_wdata_ready \__main___basesoc_sdram_storage [0] }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain12$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9801$2646 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$10395_CMP $procmux$10394_CMP $procmux$10393_CMP $procmux$10269_CMP $procmux$10268_CMP $procmux$10267_CMP \builder_basesoc_litedramcore_new_master_wdata_ready \__main___basesoc_sdram_storage [0] }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain11$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9787$2638 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$10393_CMP $procmux$10267_CMP \builder_basesoc_litedramcore_new_master_wdata_ready \__main___basesoc_sdram_storage [0] }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain10$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9773$2630 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$10393_CMP $procmux$10267_CMP \builder_basesoc_litedramcore_new_master_wdata_ready \__main___basesoc_sdram_storage [0] }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain1$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9647$2558 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$10395_CMP $procmux$10269_CMP \builder_basesoc_litedramcore_new_master_wdata_ready \__main___basesoc_sdram_storage [0] }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain0$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:9633$2550 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$10395_CMP $procmux$10269_CMP \builder_basesoc_litedramcore_new_master_wdata_ready \__main___basesoc_sdram_storage [0] }.
    No candidates found.

4.19. Executing TECHMAP pass (map to technology primitives).

4.19.1. Executing Verilog-2005 frontend: /home/nimunozb/miniconda3/envs/fpga/bin/../share/yosys/cmp2lut.v
Parsing Verilog input from `/home/nimunozb/miniconda3/envs/fpga/bin/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

4.19.2. Continuing TECHMAP pass.
Using template $paramod$3cf7fc95a8b07135f0b761be10c473af5eaaef49\_90_lut_cmp_ for cells of type $lt.
Using template $paramod$cdd060840b10ae11c16ef338327ffd82b2dfe9c4\_90_lut_cmp_ for cells of type $lt.
No more expansions possible.

4.20. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

4.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 0 unused cells and 6 unused wires.

4.22. Executing TECHMAP pass (map to technology primitives).

4.22.1. Executing Verilog-2005 frontend: /home/nimunozb/miniconda3/envs/fpga/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/home/nimunozb/miniconda3/envs/fpga/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

4.22.2. Executing Verilog-2005 frontend: /home/nimunozb/miniconda3/envs/fpga/bin/../share/yosys/ecp5/dsp_map.v
Parsing Verilog input from `/home/nimunozb/miniconda3/envs/fpga/bin/../share/yosys/ecp5/dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__MUL18X18'.
Successfully finished Verilog frontend.

4.22.3. Continuing TECHMAP pass.
Using template $paramod$0918209bb5c6f08b2ecd7ae36d3d7f82c80ec9f5\_80_mul for cells of type $mul.
Using template $paramod$0910e2344b2d36624760245c86bb61f4bc3ddcd6\_80_mul for cells of type $mul.
Using template $paramod$db92b6ce7390ae2cad7a93c07bad8126ba118608\_80_mul for cells of type $mul.
Using template $paramod$29a2b67a2b54420d5e2298caa46863d0f9b0653d\$__MUL18X18 for cells of type $__MUL18X18.
Using template $paramod$c6b69e876bd4511deebf310f074199e327829fde\$__MUL18X18 for cells of type $__MUL18X18.
Using template $paramod$c323049b3a09641e040ac6dc45a727e0aaf653a8\$__MUL18X18 for cells of type $__MUL18X18.
No more expansions possible.

4.23. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module colorlight_i5:
  creating $macc model for $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2801$328 ($add).
  creating $macc model for $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4208$865 ($add).
  creating $macc model for $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4210$866 ($add).
  creating $macc model for $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4432$911 ($add).
  creating $macc model for $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4441$914 ($add).
  creating $macc model for $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4556$932 ($add).
  creating $macc model for $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4813$1179 ($add).
  creating $macc model for $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4853$1183 ($add).
  creating $macc model for $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5273$1466 ($add).
  creating $macc model for $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5282$1469 ($add).
  creating $macc model for $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5494$1491 ($add).
  creating $macc model for $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5502$1492 ($add).
  creating $macc model for $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5515$1496 ($add).
  creating $macc model for $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5630$1511 ($add).
  creating $macc model for $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5757$1566 ($add).
  creating $macc model for $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7331$2038 ($add).
  creating $macc model for $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7338$2040 ($add).
  creating $macc model for $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7343$2045 ($add).
  creating $macc model for $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7381$2052 ($add).
  creating $macc model for $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7458$2061 ($add).
  creating $macc model for $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7587$2074 ($add).
  creating $macc model for $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7609$2083 ($add).
  creating $macc model for $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7624$2084 ($add).
  creating $macc model for $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7655$2092 ($add).
  creating $macc model for $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7658$2093 ($add).
  creating $macc model for $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7662$2098 ($add).
  creating $macc model for $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7677$2103 ($add).
  creating $macc model for $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7680$2104 ($add).
  creating $macc model for $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7684$2109 ($add).
  creating $macc model for $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7703$2113 ($add).
  creating $macc model for $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7773$2129 ($add).
  creating $macc model for $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7790$2133 ($add).
  creating $macc model for $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7793$2134 ($add).
  creating $macc model for $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7797$2139 ($add).
  creating $macc model for $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7866$2155 ($add).
  creating $macc model for $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7869$2156 ($add).
  creating $macc model for $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7873$2161 ($add).
  creating $macc model for $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7942$2177 ($add).
  creating $macc model for $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7945$2178 ($add).
  creating $macc model for $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7949$2183 ($add).
  creating $macc model for $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:8018$2199 ($add).
  creating $macc model for $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:8021$2200 ($add).
  creating $macc model for $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:8025$2205 ($add).
  creating $macc model for $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:8280$2261 ($add).
  creating $macc model for $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:8291$2264 ($add).
  creating $macc model for $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:8332$2271 ($add).
  creating $macc model for $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:8337$2272 ($add).
  creating $macc model for $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:8340$2273 ($add).
  creating $macc model for $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:8347$2277 ($add).
  creating $macc model for $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:8350$2278 ($add).
  creating $macc model for $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:8354$2283 ($add).
  creating $macc model for $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:8378$2288 ($add).
  creating $macc model for $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:8381$2289 ($add).
  creating $macc model for $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:8385$2294 ($add).
  creating $macc model for $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:8413$2312 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1323$3708 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1354$3719 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1355$3720 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1383$3731 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2371$3910 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2895$3987 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3120$4043 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3934$4206 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4229$4294 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4255$4301 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4788$4522 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4793$4525 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4896$4535 ($add).
  creating $macc model for $flatten\VexRiscv.$add$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4897$4538 ($add).
  creating $macc model for $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2762$325 ($add).
  creating $macc model for $flatten\VexRiscv.$sub$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1335$3715 ($sub).
  creating $macc model for $flatten\VexRiscv.$sub$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1370$3726 ($sub).
  creating $macc model for $flatten\VexRiscv.$sub$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4269$4310 ($sub).
  creating $macc model for $flatten\VexRiscv.\IBusCachedPlugin_cache.$add$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6235$4851 ($add).
  creating $macc model for $flatten\VexRiscv.\IBusCachedPlugin_cache.$add$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6248$4853 ($add).
  creating $macc model for $flatten\VexRiscv.\dataCache_1.$add$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5835$4757 ($add).
  creating $macc model for $flatten\VexRiscv.\dataCache_1.$add$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5934$4773 ($add).
  creating $macc model for $sub$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5730$1561 ($sub).
  creating $macc model for $sub$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5731$1563 ($sub).
  creating $macc model for $sub$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5759$1567 ($sub).
  creating $macc model for $sub$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7347$2046 ($sub).
  creating $macc model for $sub$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7470$2064 ($sub).
  creating $macc model for $sub$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7580$2072 ($sub).
  creating $macc model for $sub$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7666$2099 ($sub).
  creating $macc model for $sub$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7688$2110 ($sub).
  creating $macc model for $sub$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7695$2112 ($sub).
  creating $macc model for $sub$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7720$2118 ($sub).
  creating $macc model for $sub$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7726$2119 ($sub).
  creating $macc model for $sub$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7737$2122 ($sub).
  creating $macc model for $sub$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7801$2140 ($sub).
  creating $macc model for $sub$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7820$2144 ($sub).
  creating $macc model for $sub$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7835$2147 ($sub).
  creating $macc model for $sub$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7850$2150 ($sub).
  creating $macc model for $sub$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7877$2162 ($sub).
  creating $macc model for $sub$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7896$2166 ($sub).
  creating $macc model for $sub$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7911$2169 ($sub).
  creating $macc model for $sub$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7926$2172 ($sub).
  creating $macc model for $sub$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7953$2184 ($sub).
  creating $macc model for $sub$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7972$2188 ($sub).
  creating $macc model for $sub$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7987$2191 ($sub).
  creating $macc model for $sub$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:8002$2194 ($sub).
  creating $macc model for $sub$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:8029$2206 ($sub).
  creating $macc model for $sub$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:8048$2210 ($sub).
  creating $macc model for $sub$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:8063$2213 ($sub).
  creating $macc model for $sub$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:8078$2216 ($sub).
  creating $macc model for $sub$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:8089$2220 ($sub).
  creating $macc model for $sub$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:8096$2223 ($sub).
  creating $macc model for $sub$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:8228$2228 ($sub).
  creating $macc model for $sub$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:8243$2231 ($sub).
  creating $macc model for $sub$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:8258$2234 ($sub).
  creating $macc model for $sub$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:8358$2284 ($sub).
  creating $macc model for $sub$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:8389$2295 ($sub).
  creating $macc model for $sub$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:8431$2317 ($sub).
  merging $macc model for $flatten\VexRiscv.$add$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1323$3708 into $flatten\VexRiscv.$add$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2371$3910.
  merging $macc model for $flatten\VexRiscv.$add$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1355$3720 into $flatten\VexRiscv.$add$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1354$3719.
  creating $alu model for $macc $sub$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:8358$2284.
  creating $alu model for $macc $sub$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:8258$2234.
  creating $alu model for $macc $sub$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:8243$2231.
  creating $alu model for $macc $sub$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:8228$2228.
  creating $alu model for $macc $sub$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:8096$2223.
  creating $alu model for $macc $sub$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:8089$2220.
  creating $alu model for $macc $sub$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:8078$2216.
  creating $alu model for $macc $sub$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:8063$2213.
  creating $alu model for $macc $sub$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:8048$2210.
  creating $alu model for $macc $sub$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:8029$2206.
  creating $alu model for $macc $sub$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:8002$2194.
  creating $alu model for $macc $sub$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7987$2191.
  creating $alu model for $macc $sub$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7972$2188.
  creating $alu model for $macc $sub$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7953$2184.
  creating $alu model for $macc $sub$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7926$2172.
  creating $alu model for $macc $sub$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7911$2169.
  creating $alu model for $macc $sub$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7896$2166.
  creating $alu model for $macc $sub$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7877$2162.
  creating $alu model for $macc $sub$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7850$2150.
  creating $alu model for $macc $sub$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7835$2147.
  creating $alu model for $macc $sub$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7820$2144.
  creating $alu model for $macc $sub$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7801$2140.
  creating $alu model for $macc $sub$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7737$2122.
  creating $alu model for $macc $sub$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7726$2119.
  creating $alu model for $macc $sub$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7720$2118.
  creating $alu model for $macc $sub$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7695$2112.
  creating $alu model for $macc $sub$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7688$2110.
  creating $alu model for $macc $sub$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7666$2099.
  creating $alu model for $macc $sub$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7580$2072.
  creating $alu model for $macc $sub$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7470$2064.
  creating $alu model for $macc $sub$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7347$2046.
  creating $alu model for $macc $sub$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5759$1567.
  creating $alu model for $macc $sub$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5731$1563.
  creating $alu model for $macc $sub$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5730$1561.
  creating $alu model for $macc $flatten\VexRiscv.\dataCache_1.$add$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5934$4773.
  creating $alu model for $macc $flatten\VexRiscv.\dataCache_1.$add$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5835$4757.
  creating $alu model for $macc $flatten\VexRiscv.\IBusCachedPlugin_cache.$add$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6248$4853.
  creating $alu model for $macc $flatten\VexRiscv.\IBusCachedPlugin_cache.$add$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6235$4851.
  creating $alu model for $macc $flatten\VexRiscv.$sub$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4269$4310.
  creating $alu model for $macc $flatten\VexRiscv.$sub$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1370$3726.
  creating $alu model for $macc $flatten\VexRiscv.$sub$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1335$3715.
  creating $alu model for $macc $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2762$325.
  creating $alu model for $macc $flatten\VexRiscv.$add$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4897$4538.
  creating $alu model for $macc $flatten\VexRiscv.$add$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4896$4535.
  creating $alu model for $macc $flatten\VexRiscv.$add$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4793$4525.
  creating $alu model for $macc $flatten\VexRiscv.$add$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4788$4522.
  creating $alu model for $macc $flatten\VexRiscv.$add$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4255$4301.
  creating $alu model for $macc $flatten\VexRiscv.$add$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4229$4294.
  creating $alu model for $macc $flatten\VexRiscv.$add$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3934$4206.
  creating $alu model for $macc $flatten\VexRiscv.$add$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3120$4043.
  creating $alu model for $macc $flatten\VexRiscv.$add$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2895$3987.
  creating $alu model for $macc $flatten\VexRiscv.$add$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1383$3731.
  creating $alu model for $macc $sub$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:8431$2317.
  creating $alu model for $macc $sub$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:8389$2295.
  creating $alu model for $macc $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:8413$2312.
  creating $alu model for $macc $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:8385$2294.
  creating $alu model for $macc $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:8381$2289.
  creating $alu model for $macc $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:8378$2288.
  creating $alu model for $macc $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:8354$2283.
  creating $alu model for $macc $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:8350$2278.
  creating $alu model for $macc $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:8347$2277.
  creating $alu model for $macc $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:8340$2273.
  creating $alu model for $macc $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:8337$2272.
  creating $alu model for $macc $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:8332$2271.
  creating $alu model for $macc $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:8291$2264.
  creating $alu model for $macc $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:8280$2261.
  creating $alu model for $macc $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:8025$2205.
  creating $alu model for $macc $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:8021$2200.
  creating $alu model for $macc $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:8018$2199.
  creating $alu model for $macc $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7949$2183.
  creating $alu model for $macc $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7945$2178.
  creating $alu model for $macc $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7942$2177.
  creating $alu model for $macc $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7873$2161.
  creating $alu model for $macc $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7869$2156.
  creating $alu model for $macc $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7866$2155.
  creating $alu model for $macc $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7797$2139.
  creating $alu model for $macc $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7793$2134.
  creating $alu model for $macc $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7790$2133.
  creating $alu model for $macc $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7773$2129.
  creating $alu model for $macc $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7703$2113.
  creating $alu model for $macc $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7684$2109.
  creating $alu model for $macc $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7680$2104.
  creating $alu model for $macc $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7677$2103.
  creating $alu model for $macc $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7662$2098.
  creating $alu model for $macc $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7658$2093.
  creating $alu model for $macc $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7655$2092.
  creating $alu model for $macc $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7624$2084.
  creating $alu model for $macc $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7609$2083.
  creating $alu model for $macc $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7587$2074.
  creating $alu model for $macc $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7458$2061.
  creating $alu model for $macc $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7381$2052.
  creating $alu model for $macc $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7343$2045.
  creating $alu model for $macc $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7338$2040.
  creating $alu model for $macc $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7331$2038.
  creating $alu model for $macc $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5757$1566.
  creating $alu model for $macc $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5630$1511.
  creating $alu model for $macc $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5515$1496.
  creating $alu model for $macc $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5502$1492.
  creating $alu model for $macc $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5494$1491.
  creating $alu model for $macc $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5282$1469.
  creating $alu model for $macc $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5273$1466.
  creating $alu model for $macc $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4853$1183.
  creating $alu model for $macc $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4813$1179.
  creating $alu model for $macc $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4556$932.
  creating $alu model for $macc $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4441$914.
  creating $alu model for $macc $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4432$911.
  creating $alu model for $macc $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4210$866.
  creating $alu model for $macc $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4208$865.
  creating $alu model for $macc $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2801$328.
  creating $macc cell for $flatten\VexRiscv.$add$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2371$3910: $auto$alumacc.cc:365:replace_macc$14170
  creating $macc cell for $flatten\VexRiscv.$add$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1354$3719: $auto$alumacc.cc:365:replace_macc$14171
  creating $alu model for $ge$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4534$929 ($ge): new $alu
  creating $alu model for $ge$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5504$1493 ($ge): new $alu
  creating $alu model for $ge$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5627$1510 ($ge): new $alu
  creating $alu model for $eq$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4582$936 ($eq): merged with $ge$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4534$929.
  creating $alu cell for $ge$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5627$1510: $auto$alumacc.cc:485:replace_alu$14175
  creating $alu cell for $ge$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5504$1493: $auto$alumacc.cc:485:replace_alu$14184
  creating $alu cell for $ge$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4534$929, $eq$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4582$936: $auto$alumacc.cc:485:replace_alu$14197
  creating $alu cell for $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2801$328: $auto$alumacc.cc:485:replace_alu$14206
  creating $alu cell for $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4208$865: $auto$alumacc.cc:485:replace_alu$14209
  creating $alu cell for $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4210$866: $auto$alumacc.cc:485:replace_alu$14212
  creating $alu cell for $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4432$911: $auto$alumacc.cc:485:replace_alu$14215
  creating $alu cell for $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4441$914: $auto$alumacc.cc:485:replace_alu$14218
  creating $alu cell for $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4556$932: $auto$alumacc.cc:485:replace_alu$14221
  creating $alu cell for $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4813$1179: $auto$alumacc.cc:485:replace_alu$14224
  creating $alu cell for $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:4853$1183: $auto$alumacc.cc:485:replace_alu$14227
  creating $alu cell for $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5273$1466: $auto$alumacc.cc:485:replace_alu$14230
  creating $alu cell for $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5282$1469: $auto$alumacc.cc:485:replace_alu$14233
  creating $alu cell for $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5494$1491: $auto$alumacc.cc:485:replace_alu$14236
  creating $alu cell for $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5502$1492: $auto$alumacc.cc:485:replace_alu$14239
  creating $alu cell for $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5515$1496: $auto$alumacc.cc:485:replace_alu$14242
  creating $alu cell for $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5630$1511: $auto$alumacc.cc:485:replace_alu$14245
  creating $alu cell for $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5757$1566: $auto$alumacc.cc:485:replace_alu$14248
  creating $alu cell for $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7331$2038: $auto$alumacc.cc:485:replace_alu$14251
  creating $alu cell for $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7338$2040: $auto$alumacc.cc:485:replace_alu$14254
  creating $alu cell for $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7343$2045: $auto$alumacc.cc:485:replace_alu$14257
  creating $alu cell for $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7381$2052: $auto$alumacc.cc:485:replace_alu$14260
  creating $alu cell for $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7458$2061: $auto$alumacc.cc:485:replace_alu$14263
  creating $alu cell for $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7587$2074: $auto$alumacc.cc:485:replace_alu$14266
  creating $alu cell for $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7609$2083: $auto$alumacc.cc:485:replace_alu$14269
  creating $alu cell for $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7624$2084: $auto$alumacc.cc:485:replace_alu$14272
  creating $alu cell for $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7655$2092: $auto$alumacc.cc:485:replace_alu$14275
  creating $alu cell for $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7658$2093: $auto$alumacc.cc:485:replace_alu$14278
  creating $alu cell for $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7662$2098: $auto$alumacc.cc:485:replace_alu$14281
  creating $alu cell for $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7677$2103: $auto$alumacc.cc:485:replace_alu$14284
  creating $alu cell for $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7680$2104: $auto$alumacc.cc:485:replace_alu$14287
  creating $alu cell for $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7684$2109: $auto$alumacc.cc:485:replace_alu$14290
  creating $alu cell for $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7703$2113: $auto$alumacc.cc:485:replace_alu$14293
  creating $alu cell for $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7773$2129: $auto$alumacc.cc:485:replace_alu$14296
  creating $alu cell for $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7790$2133: $auto$alumacc.cc:485:replace_alu$14299
  creating $alu cell for $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7793$2134: $auto$alumacc.cc:485:replace_alu$14302
  creating $alu cell for $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7797$2139: $auto$alumacc.cc:485:replace_alu$14305
  creating $alu cell for $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7866$2155: $auto$alumacc.cc:485:replace_alu$14308
  creating $alu cell for $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7869$2156: $auto$alumacc.cc:485:replace_alu$14311
  creating $alu cell for $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7873$2161: $auto$alumacc.cc:485:replace_alu$14314
  creating $alu cell for $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7942$2177: $auto$alumacc.cc:485:replace_alu$14317
  creating $alu cell for $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7945$2178: $auto$alumacc.cc:485:replace_alu$14320
  creating $alu cell for $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7949$2183: $auto$alumacc.cc:485:replace_alu$14323
  creating $alu cell for $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:8018$2199: $auto$alumacc.cc:485:replace_alu$14326
  creating $alu cell for $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:8021$2200: $auto$alumacc.cc:485:replace_alu$14329
  creating $alu cell for $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:8025$2205: $auto$alumacc.cc:485:replace_alu$14332
  creating $alu cell for $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:8280$2261: $auto$alumacc.cc:485:replace_alu$14335
  creating $alu cell for $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:8291$2264: $auto$alumacc.cc:485:replace_alu$14338
  creating $alu cell for $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:8332$2271: $auto$alumacc.cc:485:replace_alu$14341
  creating $alu cell for $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:8337$2272: $auto$alumacc.cc:485:replace_alu$14344
  creating $alu cell for $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:8340$2273: $auto$alumacc.cc:485:replace_alu$14347
  creating $alu cell for $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:8347$2277: $auto$alumacc.cc:485:replace_alu$14350
  creating $alu cell for $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:8350$2278: $auto$alumacc.cc:485:replace_alu$14353
  creating $alu cell for $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:8354$2283: $auto$alumacc.cc:485:replace_alu$14356
  creating $alu cell for $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:8378$2288: $auto$alumacc.cc:485:replace_alu$14359
  creating $alu cell for $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:8381$2289: $auto$alumacc.cc:485:replace_alu$14362
  creating $alu cell for $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:8385$2294: $auto$alumacc.cc:485:replace_alu$14365
  creating $alu cell for $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:8413$2312: $auto$alumacc.cc:485:replace_alu$14368
  creating $alu cell for $sub$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:8389$2295: $auto$alumacc.cc:485:replace_alu$14371
  creating $alu cell for $sub$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:8431$2317: $auto$alumacc.cc:485:replace_alu$14374
  creating $alu cell for $flatten\VexRiscv.$add$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1383$3731: $auto$alumacc.cc:485:replace_alu$14377
  creating $alu cell for $flatten\VexRiscv.$add$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2895$3987: $auto$alumacc.cc:485:replace_alu$14380
  creating $alu cell for $flatten\VexRiscv.$add$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3120$4043: $auto$alumacc.cc:485:replace_alu$14383
  creating $alu cell for $flatten\VexRiscv.$add$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3934$4206: $auto$alumacc.cc:485:replace_alu$14386
  creating $alu cell for $flatten\VexRiscv.$add$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4229$4294: $auto$alumacc.cc:485:replace_alu$14389
  creating $alu cell for $flatten\VexRiscv.$add$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4255$4301: $auto$alumacc.cc:485:replace_alu$14392
  creating $alu cell for $flatten\VexRiscv.$add$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4788$4522: $auto$alumacc.cc:485:replace_alu$14395
  creating $alu cell for $flatten\VexRiscv.$add$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4793$4525: $auto$alumacc.cc:485:replace_alu$14398
  creating $alu cell for $flatten\VexRiscv.$add$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4896$4535: $auto$alumacc.cc:485:replace_alu$14401
  creating $alu cell for $flatten\VexRiscv.$add$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4897$4538: $auto$alumacc.cc:485:replace_alu$14404
  creating $alu cell for $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:2762$325: $auto$alumacc.cc:485:replace_alu$14407
  creating $alu cell for $flatten\VexRiscv.$sub$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1335$3715: $auto$alumacc.cc:485:replace_alu$14410
  creating $alu cell for $flatten\VexRiscv.$sub$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1370$3726: $auto$alumacc.cc:485:replace_alu$14413
  creating $alu cell for $flatten\VexRiscv.$sub$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4269$4310: $auto$alumacc.cc:485:replace_alu$14416
  creating $alu cell for $flatten\VexRiscv.\IBusCachedPlugin_cache.$add$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6235$4851: $auto$alumacc.cc:485:replace_alu$14419
  creating $alu cell for $flatten\VexRiscv.\IBusCachedPlugin_cache.$add$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:6248$4853: $auto$alumacc.cc:485:replace_alu$14422
  creating $alu cell for $flatten\VexRiscv.\dataCache_1.$add$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5835$4757: $auto$alumacc.cc:485:replace_alu$14425
  creating $alu cell for $flatten\VexRiscv.\dataCache_1.$add$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:5934$4773: $auto$alumacc.cc:485:replace_alu$14428
  creating $alu cell for $sub$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5730$1561: $auto$alumacc.cc:485:replace_alu$14431
  creating $alu cell for $sub$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5731$1563: $auto$alumacc.cc:485:replace_alu$14434
  creating $alu cell for $sub$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5759$1567: $auto$alumacc.cc:485:replace_alu$14437
  creating $alu cell for $sub$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7347$2046: $auto$alumacc.cc:485:replace_alu$14440
  creating $alu cell for $sub$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7470$2064: $auto$alumacc.cc:485:replace_alu$14443
  creating $alu cell for $sub$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7580$2072: $auto$alumacc.cc:485:replace_alu$14446
  creating $alu cell for $sub$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7666$2099: $auto$alumacc.cc:485:replace_alu$14449
  creating $alu cell for $sub$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7688$2110: $auto$alumacc.cc:485:replace_alu$14452
  creating $alu cell for $sub$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7695$2112: $auto$alumacc.cc:485:replace_alu$14455
  creating $alu cell for $sub$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7720$2118: $auto$alumacc.cc:485:replace_alu$14458
  creating $alu cell for $sub$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7726$2119: $auto$alumacc.cc:485:replace_alu$14461
  creating $alu cell for $sub$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7737$2122: $auto$alumacc.cc:485:replace_alu$14464
  creating $alu cell for $sub$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7801$2140: $auto$alumacc.cc:485:replace_alu$14467
  creating $alu cell for $sub$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7820$2144: $auto$alumacc.cc:485:replace_alu$14470
  creating $alu cell for $sub$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7835$2147: $auto$alumacc.cc:485:replace_alu$14473
  creating $alu cell for $sub$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7850$2150: $auto$alumacc.cc:485:replace_alu$14476
  creating $alu cell for $sub$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7877$2162: $auto$alumacc.cc:485:replace_alu$14479
  creating $alu cell for $sub$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7896$2166: $auto$alumacc.cc:485:replace_alu$14482
  creating $alu cell for $sub$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7911$2169: $auto$alumacc.cc:485:replace_alu$14485
  creating $alu cell for $sub$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7926$2172: $auto$alumacc.cc:485:replace_alu$14488
  creating $alu cell for $sub$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7953$2184: $auto$alumacc.cc:485:replace_alu$14491
  creating $alu cell for $sub$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7972$2188: $auto$alumacc.cc:485:replace_alu$14494
  creating $alu cell for $sub$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:7987$2191: $auto$alumacc.cc:485:replace_alu$14497
  creating $alu cell for $sub$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:8002$2194: $auto$alumacc.cc:485:replace_alu$14500
  creating $alu cell for $sub$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:8029$2206: $auto$alumacc.cc:485:replace_alu$14503
  creating $alu cell for $sub$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:8048$2210: $auto$alumacc.cc:485:replace_alu$14506
  creating $alu cell for $sub$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:8063$2213: $auto$alumacc.cc:485:replace_alu$14509
  creating $alu cell for $sub$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:8078$2216: $auto$alumacc.cc:485:replace_alu$14512
  creating $alu cell for $sub$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:8089$2220: $auto$alumacc.cc:485:replace_alu$14515
  creating $alu cell for $sub$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:8096$2223: $auto$alumacc.cc:485:replace_alu$14518
  creating $alu cell for $sub$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:8228$2228: $auto$alumacc.cc:485:replace_alu$14521
  creating $alu cell for $sub$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:8243$2231: $auto$alumacc.cc:485:replace_alu$14524
  creating $alu cell for $sub$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:8258$2234: $auto$alumacc.cc:485:replace_alu$14527
  creating $alu cell for $sub$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:8358$2284: $auto$alumacc.cc:485:replace_alu$14530
  created 112 $alu and 2 $macc cells.

4.24. Executing OPT pass (performing simple optimizations).

4.24.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

4.24.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 14 cells.

4.24.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

4.24.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
    New ctrl vector for $pmux cell $procmux$10239: $auto$opt_reduce.cc:134:opt_mux$14534
    New ctrl vector for $pmux cell $procmux$10310: { $procmux$10321_CMP $procmux$10314_CMP }
    New ctrl vector for $pmux cell $procmux$10417: { $procmux$10432_CMP $auto$opt_reduce.cc:134:opt_mux$14536 $procmux$10419_CMP $procmux$10418_CMP }
    New ctrl vector for $pmux cell $procmux$10522: { $auto$opt_reduce.cc:134:opt_mux$14540 $procmux$10532_CMP $procmux$10524_CMP $auto$opt_reduce.cc:134:opt_mux$14538 }
    New ctrl vector for $pmux cell $procmux$10771: { $auto$opt_reduce.cc:134:opt_mux$14544 $procmux$10781_CMP $procmux$10773_CMP $auto$opt_reduce.cc:134:opt_mux$14542 }
    New ctrl vector for $pmux cell $procmux$11020: { $auto$opt_reduce.cc:134:opt_mux$14548 $procmux$11030_CMP $procmux$11022_CMP $auto$opt_reduce.cc:134:opt_mux$14546 }
    New ctrl vector for $pmux cell $procmux$11269: { $auto$opt_reduce.cc:134:opt_mux$14552 $procmux$11279_CMP $procmux$11271_CMP $auto$opt_reduce.cc:134:opt_mux$14550 }
    New ctrl vector for $pmux cell $procmux$9768: { $procmux$9780_CMP $auto$opt_reduce.cc:134:opt_mux$14554 }
  Optimizing cells in module \colorlight_i5.
Performed a total of 8 changes.

4.24.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 4 cells.

4.24.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$opt_dff.cc:744:run$14064 ($dffe) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$5833_Y [3], Q = \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code [3], rval = 1'0).

4.24.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 2 unused cells and 54 unused wires.

4.24.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

4.24.9. Rerunning OPT passes. (Maybe there is more to do..)

4.24.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

4.24.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
Performed a total of 0 changes.

4.24.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

4.24.13. Executing OPT_DFF pass (perform DFF optimizations).

4.24.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..

4.24.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

4.24.16. Finished OPT passes. (There is nothing left to do.)

4.25. Executing MEMORY pass.

4.25.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

4.25.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 18 transformations.

4.25.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
  Analyzing colorlight_i5.VexRiscv.IBusCachedPlugin_cache.banks_0 write port 0.
  Analyzing colorlight_i5.VexRiscv.IBusCachedPlugin_cache.ways_0_tags write port 0.
  Analyzing colorlight_i5.VexRiscv.RegFilePlugin_regFile write port 0.
  Analyzing colorlight_i5.VexRiscv.dataCache_1.ways_0_data_symbol0 write port 0.
  Analyzing colorlight_i5.VexRiscv.dataCache_1.ways_0_data_symbol1 write port 0.
  Analyzing colorlight_i5.VexRiscv.dataCache_1.ways_0_data_symbol2 write port 0.
  Analyzing colorlight_i5.VexRiscv.dataCache_1.ways_0_data_symbol3 write port 0.
  Analyzing colorlight_i5.VexRiscv.dataCache_1.ways_0_tags write port 0.
  Analyzing colorlight_i5.data_mem_grain0 write port 0.
  Analyzing colorlight_i5.data_mem_grain1 write port 0.
  Analyzing colorlight_i5.data_mem_grain10 write port 0.
  Analyzing colorlight_i5.data_mem_grain11 write port 0.
  Analyzing colorlight_i5.data_mem_grain12 write port 0.
  Analyzing colorlight_i5.data_mem_grain13 write port 0.
  Analyzing colorlight_i5.data_mem_grain14 write port 0.
  Analyzing colorlight_i5.data_mem_grain15 write port 0.
  Analyzing colorlight_i5.data_mem_grain2 write port 0.
  Analyzing colorlight_i5.data_mem_grain3 write port 0.
  Analyzing colorlight_i5.data_mem_grain4 write port 0.
  Analyzing colorlight_i5.data_mem_grain5 write port 0.
  Analyzing colorlight_i5.data_mem_grain6 write port 0.
  Analyzing colorlight_i5.data_mem_grain7 write port 0.
  Analyzing colorlight_i5.data_mem_grain8 write port 0.
  Analyzing colorlight_i5.data_mem_grain9 write port 0.
  Analyzing colorlight_i5.mem_1 write port 0.
  Analyzing colorlight_i5.mem_2 write port 0.
  Analyzing colorlight_i5.mem_3 write port 0.
  Analyzing colorlight_i5.mem_3 write port 1.
  Analyzing colorlight_i5.mem_3 write port 2.
  Analyzing colorlight_i5.mem_3 write port 3.
  Analyzing colorlight_i5.mem_4 write port 0.
  Analyzing colorlight_i5.mem_4 write port 1.
  Analyzing colorlight_i5.mem_4 write port 2.
  Analyzing colorlight_i5.mem_4 write port 3.
  Analyzing colorlight_i5.sram write port 0.
  Analyzing colorlight_i5.sram write port 1.
  Analyzing colorlight_i5.sram write port 2.
  Analyzing colorlight_i5.sram write port 3.
  Analyzing colorlight_i5.storage write port 0.
  Analyzing colorlight_i5.storage_1 write port 0.
  Analyzing colorlight_i5.storage_10 write port 0.
  Analyzing colorlight_i5.storage_2 write port 0.
  Analyzing colorlight_i5.storage_3 write port 0.
  Analyzing colorlight_i5.storage_4 write port 0.
  Analyzing colorlight_i5.storage_5 write port 0.
  Analyzing colorlight_i5.storage_6 write port 0.
  Analyzing colorlight_i5.storage_7 write port 0.
  Analyzing colorlight_i5.storage_8 write port 0.
  Analyzing colorlight_i5.storage_9 write port 0.
  Analyzing colorlight_i5.tag_mem write port 0.

4.25.4. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\VexRiscv.IBusCachedPlugin_cache.banks_0'[0] in module `\colorlight_i5': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\VexRiscv.IBusCachedPlugin_cache.ways_0_tags'[0] in module `\colorlight_i5': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\VexRiscv.RegFilePlugin_regFile'[0] in module `\colorlight_i5': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\VexRiscv.RegFilePlugin_regFile'[1] in module `\colorlight_i5': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\VexRiscv.dataCache_1.ways_0_data_symbol0'[0] in module `\colorlight_i5': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\VexRiscv.dataCache_1.ways_0_data_symbol1'[0] in module `\colorlight_i5': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\VexRiscv.dataCache_1.ways_0_data_symbol2'[0] in module `\colorlight_i5': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\VexRiscv.dataCache_1.ways_0_data_symbol3'[0] in module `\colorlight_i5': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\VexRiscv.dataCache_1.ways_0_tags'[0] in module `\colorlight_i5': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\data_mem_grain0'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain1'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain10'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain11'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain12'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain13'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain14'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain15'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain2'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain3'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain4'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain5'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain6'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain7'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain8'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\data_mem_grain9'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\mem'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\mem_1'[0] in module `\colorlight_i5': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\mem_2'[0] in module `\colorlight_i5': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\mem_3'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\mem_3'[1] in module `\colorlight_i5': no output FF found.
Checking read port `\mem_4'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\mem_4'[1] in module `\colorlight_i5': no output FF found.
Checking read port `\rom'[0] in module `\colorlight_i5': merging output FF to cell.
Checking read port `\sram'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\storage'[0] in module `\colorlight_i5': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\storage_1'[0] in module `\colorlight_i5': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\storage_10'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\storage_2'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\storage_3'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\storage_4'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\storage_5'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\storage_6'[0] in module `\colorlight_i5': merging output FF to cell.
Checking read port `\storage_7'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\storage_8'[0] in module `\colorlight_i5': merging output FF to cell.
Checking read port `\storage_9'[0] in module `\colorlight_i5': no output FF found.
Checking read port `\tag_mem'[0] in module `\colorlight_i5': no output FF found.
Checking read port address `\data_mem_grain0'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain1'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain10'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain11'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain12'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain13'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain14'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain15'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain2'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain3'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain4'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain5'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain6'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain7'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain8'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\data_mem_grain9'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\mem'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\mem_3'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\mem_3'[1] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\mem_4'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\mem_4'[1] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\sram'[0] in module `\colorlight_i5': merged address FF to cell.
Checking read port address `\storage_10'[0] in module `\colorlight_i5': address FF has fully-defined init value, not supported.
Checking read port address `\storage_2'[0] in module `\colorlight_i5': address FF has fully-defined init value, not supported.
Checking read port address `\storage_3'[0] in module `\colorlight_i5': address FF has fully-defined init value, not supported.
Checking read port address `\storage_4'[0] in module `\colorlight_i5': address FF has fully-defined init value, not supported.
Checking read port address `\storage_5'[0] in module `\colorlight_i5': address FF has fully-defined init value, not supported.
Checking read port address `\storage_7'[0] in module `\colorlight_i5': address FF has fully-defined init value, not supported.
Checking read port address `\storage_9'[0] in module `\colorlight_i5': address FF has fully-defined init value, not supported.
Checking read port address `\tag_mem'[0] in module `\colorlight_i5': merged address FF to cell.

4.25.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 20 unused cells and 403 unused wires.

4.25.6. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
Consolidating read ports of memory colorlight_i5.VexRiscv.RegFilePlugin_regFile by address:
Consolidating read ports of memory colorlight_i5.mem_3 by address:
Consolidating write ports of memory colorlight_i5.mem_3 by address:
  Merging ports 0, 1 (address { \builder_comb_rhs_array_muxed0 [8:2] \__main___basesoc_wb_sdram_adr [1:0] }).
  Merging ports 0, 2 (address { \builder_comb_rhs_array_muxed0 [8:2] \__main___basesoc_wb_sdram_adr [1:0] }).
  Merging ports 0, 3 (address { \builder_comb_rhs_array_muxed0 [8:2] \__main___basesoc_wb_sdram_adr [1:0] }).
Consolidating read ports of memory colorlight_i5.mem_4 by address:
Consolidating write ports of memory colorlight_i5.mem_4 by address:
  Merging ports 0, 1 (address { \builder_comb_rhs_array_muxed0 [8:2] \__main___basesoc_wb_sdram_adr [1:0] }).
  Merging ports 0, 2 (address { \builder_comb_rhs_array_muxed0 [8:2] \__main___basesoc_wb_sdram_adr [1:0] }).
  Merging ports 0, 3 (address { \builder_comb_rhs_array_muxed0 [8:2] \__main___basesoc_wb_sdram_adr [1:0] }).
Consolidating write ports of memory colorlight_i5.sram by address:
  Merging ports 0, 1 (address { \__main___basesoc_ethmac_bus_adr [10:9] \builder_comb_rhs_array_muxed0 [8:2] \__main___basesoc_wb_sdram_adr [1:0] }).
  Merging ports 0, 2 (address { \__main___basesoc_ethmac_bus_adr [10:9] \builder_comb_rhs_array_muxed0 [8:2] \__main___basesoc_wb_sdram_adr [1:0] }).
  Merging ports 0, 3 (address { \__main___basesoc_ethmac_bus_adr [10:9] \builder_comb_rhs_array_muxed0 [8:2] \__main___basesoc_wb_sdram_adr [1:0] }).

4.25.7. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

4.25.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..

4.25.9. Executing MEMORY_COLLECT pass (generating $mem cells).

4.26. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..

4.27. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).
Processing colorlight_i5.VexRiscv.IBusCachedPlugin_cache.banks_0:
  Properties: ports=2 bits=32768 rports=1 wports=1 dbits=32 abits=10 words=1024
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=4 bwaste=2048 waste=2048 efficiency=88
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 -1 -1 -1 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=2048 efficiency=88
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=4 bwaste=2048 waste=2048 efficiency=88
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=4 bwaste=2048 waste=2048 efficiency=88
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=4 bwaste=4096 waste=4096 efficiency=88
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 -1 -1 -1 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=4096 efficiency=88
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=4 bwaste=13312 waste=13312 efficiency=44
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 -1 -1 -1 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=13312 efficiency=44
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=12288 efficiency=25
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=12
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 5):
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15360 efficiency=6
      Storing for later selection.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=4 bwaste=4096 waste=4096 efficiency=88
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=4 bwaste=13312 waste=13312 efficiency=44
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=4 bwaste=4096 waste=4096 efficiency=88
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=4 bwaste=13312 waste=13312 efficiency=44
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 6 rules:
    Efficiency for rule 4.5: efficiency=6, cells=32, acells=1
    Efficiency for rule 4.4: efficiency=12, cells=16, acells=1
    Efficiency for rule 4.3: efficiency=25, cells=8, acells=1
    Efficiency for rule 4.2: efficiency=44, cells=4, acells=1
    Efficiency for rule 4.1: efficiency=88, cells=2, acells=1
    Efficiency for rule 1.1: efficiency=88, cells=2, acells=2
    Selected rule 4.1 with efficiency 88.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 -1 -1 -1 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: VexRiscv.IBusCachedPlugin_cache.banks_0.0.0.0
      Creating $__ECP5_DP16KD cell at grid position <1 0 0>: VexRiscv.IBusCachedPlugin_cache.banks_0.1.0.0
Processing colorlight_i5.VexRiscv.IBusCachedPlugin_cache.ways_0_tags:
  Properties: ports=2 bits=2816 rports=1 wports=1 dbits=22 abits=7 words=128
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=384 dwaste=14 bwaste=15616 waste=15616 efficiency=15
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 -1 -1 -1 -1 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15616 efficiency=15
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=384 dwaste=14 bwaste=15616 waste=15616 efficiency=15
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=384 dwaste=14 bwaste=15616 waste=15616 efficiency=15
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=896 dwaste=14 bwaste=17920 waste=17920 efficiency=7
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 -1 -1 -1 -1 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=17920 efficiency=7
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1920 dwaste=5 bwaste=17920 waste=17920 efficiency=5
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 -1 -1 -1 -1 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=17920 efficiency=5
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3968 dwaste=2 bwaste=16128 waste=16128 efficiency=2
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8064 dwaste=0 bwaste=16128 waste=16128 efficiency=1
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16256 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=896 dwaste=14 bwaste=17920 waste=17920 efficiency=7
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1920 dwaste=5 bwaste=17920 waste=17920 efficiency=5
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3968 dwaste=2 bwaste=16128 waste=16128 efficiency=2
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8064 dwaste=0 bwaste=16128 waste=16128 efficiency=1
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16256 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=896 dwaste=14 bwaste=17920 waste=17920 efficiency=7
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1920 dwaste=5 bwaste=17920 waste=17920 efficiency=5
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3968 dwaste=2 bwaste=16128 waste=16128 efficiency=2
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8064 dwaste=0 bwaste=16128 waste=16128 efficiency=1
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16256 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 3 rules:
    Efficiency for rule 4.2: efficiency=5, cells=3, acells=1
    Efficiency for rule 4.1: efficiency=7, cells=2, acells=1
    Efficiency for rule 1.1: efficiency=15, cells=1, acells=1
    Selected rule 1.1 with efficiency 15.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 -1 -1 -1 -1 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Creating $__ECP5_PDPW16KD cell at grid position <0 0 0>: VexRiscv.IBusCachedPlugin_cache.ways_0_tags.0.0.0
Processing colorlight_i5.VexRiscv.RegFilePlugin_regFile:
  Properties: ports=3 bits=1024 rports=2 wports=1 dbits=32 abits=5 words=32
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=480 dwaste=4 bwaste=17408 waste=17408 efficiency=5
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'min bits 2048' not met.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=480 dwaste=4 bwaste=17408 waste=17408 efficiency=5
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=480 dwaste=4 bwaste=17408 waste=17408 efficiency=5
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=992 dwaste=4 bwaste=17984 waste=17984 efficiency=2
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2016 dwaste=4 bwaste=18272 waste=18272 efficiency=1
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4064 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8160 dwaste=0 bwaste=16320 waste=16320 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16352 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=992 dwaste=4 bwaste=17984 waste=17984 efficiency=2
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2016 dwaste=4 bwaste=18272 waste=18272 efficiency=1
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4064 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8160 dwaste=0 bwaste=16320 waste=16320 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16352 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=992 dwaste=4 bwaste=17984 waste=17984 efficiency=2
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2016 dwaste=4 bwaste=18272 waste=18272 efficiency=1
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4064 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8160 dwaste=0 bwaste=16320 waste=16320 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16352 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  No acceptable bram resources found.
Processing colorlight_i5.VexRiscv.dataCache_1.ways_0_data_symbol0:
  Properties: ports=2 bits=8192 rports=1 wports=1 dbits=8 abits=10 words=1024
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=10240 efficiency=44
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=1 bwaste=10240 waste=10240 efficiency=44
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=10240 efficiency=44
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=12288 efficiency=25
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=12
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 5):
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15360 efficiency=6
      Storing for later selection.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=1 bwaste=10240 waste=10240 efficiency=44
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=1 bwaste=10240 waste=10240 efficiency=44
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 6 rules:
    Efficiency for rule 4.5: efficiency=6, cells=8, acells=1
    Efficiency for rule 4.4: efficiency=12, cells=4, acells=1
    Efficiency for rule 4.3: efficiency=25, cells=2, acells=1
    Efficiency for rule 4.2: efficiency=44, cells=1, acells=1
    Efficiency for rule 4.1: efficiency=44, cells=1, acells=1
    Efficiency for rule 1.1: efficiency=22, cells=2, acells=2
    Selected rule 4.2 with efficiency 44.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: VexRiscv.dataCache_1.ways_0_data_symbol0.0.0.0
Processing colorlight_i5.VexRiscv.dataCache_1.ways_0_data_symbol1:
  Properties: ports=2 bits=8192 rports=1 wports=1 dbits=8 abits=10 words=1024
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=10240 efficiency=44
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=1 bwaste=10240 waste=10240 efficiency=44
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=10240 efficiency=44
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=12288 efficiency=25
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=12
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 5):
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15360 efficiency=6
      Storing for later selection.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=1 bwaste=10240 waste=10240 efficiency=44
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=1 bwaste=10240 waste=10240 efficiency=44
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 6 rules:
    Efficiency for rule 4.5: efficiency=6, cells=8, acells=1
    Efficiency for rule 4.4: efficiency=12, cells=4, acells=1
    Efficiency for rule 4.3: efficiency=25, cells=2, acells=1
    Efficiency for rule 4.2: efficiency=44, cells=1, acells=1
    Efficiency for rule 4.1: efficiency=44, cells=1, acells=1
    Efficiency for rule 1.1: efficiency=22, cells=2, acells=2
    Selected rule 4.2 with efficiency 44.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: VexRiscv.dataCache_1.ways_0_data_symbol1.0.0.0
Processing colorlight_i5.VexRiscv.dataCache_1.ways_0_data_symbol2:
  Properties: ports=2 bits=8192 rports=1 wports=1 dbits=8 abits=10 words=1024
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=10240 efficiency=44
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=1 bwaste=10240 waste=10240 efficiency=44
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=10240 efficiency=44
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=12288 efficiency=25
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=12
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 5):
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15360 efficiency=6
      Storing for later selection.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=1 bwaste=10240 waste=10240 efficiency=44
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=1 bwaste=10240 waste=10240 efficiency=44
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 6 rules:
    Efficiency for rule 4.5: efficiency=6, cells=8, acells=1
    Efficiency for rule 4.4: efficiency=12, cells=4, acells=1
    Efficiency for rule 4.3: efficiency=25, cells=2, acells=1
    Efficiency for rule 4.2: efficiency=44, cells=1, acells=1
    Efficiency for rule 4.1: efficiency=44, cells=1, acells=1
    Efficiency for rule 1.1: efficiency=22, cells=2, acells=2
    Selected rule 4.2 with efficiency 44.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: VexRiscv.dataCache_1.ways_0_data_symbol2.0.0.0
Processing colorlight_i5.VexRiscv.dataCache_1.ways_0_data_symbol3:
  Properties: ports=2 bits=8192 rports=1 wports=1 dbits=8 abits=10 words=1024
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=10240 efficiency=44
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=1 bwaste=10240 waste=10240 efficiency=44
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=10240 efficiency=44
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=12288 efficiency=25
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=12
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 5):
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15360 efficiency=6
      Storing for later selection.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=1 bwaste=10240 waste=10240 efficiency=44
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=1 bwaste=10240 waste=10240 efficiency=44
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 6 rules:
    Efficiency for rule 4.5: efficiency=6, cells=8, acells=1
    Efficiency for rule 4.4: efficiency=12, cells=4, acells=1
    Efficiency for rule 4.3: efficiency=25, cells=2, acells=1
    Efficiency for rule 4.2: efficiency=44, cells=1, acells=1
    Efficiency for rule 4.1: efficiency=44, cells=1, acells=1
    Efficiency for rule 1.1: efficiency=22, cells=2, acells=2
    Selected rule 4.2 with efficiency 44.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: VexRiscv.dataCache_1.ways_0_data_symbol3.0.0.0
Processing colorlight_i5.VexRiscv.dataCache_1.ways_0_tags:
  Properties: ports=2 bits=2816 rports=1 wports=1 dbits=22 abits=7 words=128
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=384 dwaste=14 bwaste=15616 waste=15616 efficiency=15
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 -1 -1 -1 -1 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15616 efficiency=15
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=384 dwaste=14 bwaste=15616 waste=15616 efficiency=15
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=384 dwaste=14 bwaste=15616 waste=15616 efficiency=15
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=896 dwaste=14 bwaste=17920 waste=17920 efficiency=7
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 -1 -1 -1 -1 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=17920 efficiency=7
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1920 dwaste=5 bwaste=17920 waste=17920 efficiency=5
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 -1 -1 -1 -1 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=17920 efficiency=5
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3968 dwaste=2 bwaste=16128 waste=16128 efficiency=2
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8064 dwaste=0 bwaste=16128 waste=16128 efficiency=1
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16256 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=896 dwaste=14 bwaste=17920 waste=17920 efficiency=7
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1920 dwaste=5 bwaste=17920 waste=17920 efficiency=5
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3968 dwaste=2 bwaste=16128 waste=16128 efficiency=2
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8064 dwaste=0 bwaste=16128 waste=16128 efficiency=1
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16256 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=896 dwaste=14 bwaste=17920 waste=17920 efficiency=7
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1920 dwaste=5 bwaste=17920 waste=17920 efficiency=5
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3968 dwaste=2 bwaste=16128 waste=16128 efficiency=2
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8064 dwaste=0 bwaste=16128 waste=16128 efficiency=1
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16256 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 3 rules:
    Efficiency for rule 4.2: efficiency=5, cells=3, acells=1
    Efficiency for rule 4.1: efficiency=7, cells=2, acells=1
    Efficiency for rule 1.1: efficiency=15, cells=1, acells=1
    Selected rule 1.1 with efficiency 15.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 -1 -1 -1 -1 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Creating $__ECP5_PDPW16KD cell at grid position <0 0 0>: VexRiscv.dataCache_1.ways_0_tags.0.0.0
Processing colorlight_i5.data_mem_grain0:
  Properties: ports=2 bits=4096 rports=1 wports=1 dbits=8 abits=9 words=512
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=12
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15360 efficiency=6
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 5 rules:
    Efficiency for rule 4.4: efficiency=6, cells=4, acells=1
    Efficiency for rule 4.3: efficiency=12, cells=2, acells=1
    Efficiency for rule 4.2: efficiency=22, cells=1, acells=1
    Efficiency for rule 4.1: efficiency=22, cells=1, acells=1
    Efficiency for rule 1.1: efficiency=22, cells=1, acells=1
    Selected rule 4.2 with efficiency 22.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: data_mem_grain0.0.0.0
Processing colorlight_i5.data_mem_grain1:
  Properties: ports=2 bits=4096 rports=1 wports=1 dbits=8 abits=9 words=512
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=12
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15360 efficiency=6
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 5 rules:
    Efficiency for rule 4.4: efficiency=6, cells=4, acells=1
    Efficiency for rule 4.3: efficiency=12, cells=2, acells=1
    Efficiency for rule 4.2: efficiency=22, cells=1, acells=1
    Efficiency for rule 4.1: efficiency=22, cells=1, acells=1
    Efficiency for rule 1.1: efficiency=22, cells=1, acells=1
    Selected rule 4.2 with efficiency 22.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: data_mem_grain1.0.0.0
Processing colorlight_i5.data_mem_grain10:
  Properties: ports=2 bits=4096 rports=1 wports=1 dbits=8 abits=9 words=512
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=12
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15360 efficiency=6
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 5 rules:
    Efficiency for rule 4.4: efficiency=6, cells=4, acells=1
    Efficiency for rule 4.3: efficiency=12, cells=2, acells=1
    Efficiency for rule 4.2: efficiency=22, cells=1, acells=1
    Efficiency for rule 4.1: efficiency=22, cells=1, acells=1
    Efficiency for rule 1.1: efficiency=22, cells=1, acells=1
    Selected rule 4.2 with efficiency 22.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: data_mem_grain10.0.0.0
Processing colorlight_i5.data_mem_grain11:
  Properties: ports=2 bits=4096 rports=1 wports=1 dbits=8 abits=9 words=512
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=12
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15360 efficiency=6
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 5 rules:
    Efficiency for rule 4.4: efficiency=6, cells=4, acells=1
    Efficiency for rule 4.3: efficiency=12, cells=2, acells=1
    Efficiency for rule 4.2: efficiency=22, cells=1, acells=1
    Efficiency for rule 4.1: efficiency=22, cells=1, acells=1
    Efficiency for rule 1.1: efficiency=22, cells=1, acells=1
    Selected rule 4.2 with efficiency 22.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: data_mem_grain11.0.0.0
Processing colorlight_i5.data_mem_grain12:
  Properties: ports=2 bits=4096 rports=1 wports=1 dbits=8 abits=9 words=512
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=12
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15360 efficiency=6
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 5 rules:
    Efficiency for rule 4.4: efficiency=6, cells=4, acells=1
    Efficiency for rule 4.3: efficiency=12, cells=2, acells=1
    Efficiency for rule 4.2: efficiency=22, cells=1, acells=1
    Efficiency for rule 4.1: efficiency=22, cells=1, acells=1
    Efficiency for rule 1.1: efficiency=22, cells=1, acells=1
    Selected rule 4.2 with efficiency 22.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: data_mem_grain12.0.0.0
Processing colorlight_i5.data_mem_grain13:
  Properties: ports=2 bits=4096 rports=1 wports=1 dbits=8 abits=9 words=512
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=12
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15360 efficiency=6
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 5 rules:
    Efficiency for rule 4.4: efficiency=6, cells=4, acells=1
    Efficiency for rule 4.3: efficiency=12, cells=2, acells=1
    Efficiency for rule 4.2: efficiency=22, cells=1, acells=1
    Efficiency for rule 4.1: efficiency=22, cells=1, acells=1
    Efficiency for rule 1.1: efficiency=22, cells=1, acells=1
    Selected rule 4.2 with efficiency 22.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: data_mem_grain13.0.0.0
Processing colorlight_i5.data_mem_grain14:
  Properties: ports=2 bits=4096 rports=1 wports=1 dbits=8 abits=9 words=512
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=12
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15360 efficiency=6
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 5 rules:
    Efficiency for rule 4.4: efficiency=6, cells=4, acells=1
    Efficiency for rule 4.3: efficiency=12, cells=2, acells=1
    Efficiency for rule 4.2: efficiency=22, cells=1, acells=1
    Efficiency for rule 4.1: efficiency=22, cells=1, acells=1
    Efficiency for rule 1.1: efficiency=22, cells=1, acells=1
    Selected rule 4.2 with efficiency 22.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: data_mem_grain14.0.0.0
Processing colorlight_i5.data_mem_grain15:
  Properties: ports=2 bits=4096 rports=1 wports=1 dbits=8 abits=9 words=512
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=12
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15360 efficiency=6
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 5 rules:
    Efficiency for rule 4.4: efficiency=6, cells=4, acells=1
    Efficiency for rule 4.3: efficiency=12, cells=2, acells=1
    Efficiency for rule 4.2: efficiency=22, cells=1, acells=1
    Efficiency for rule 4.1: efficiency=22, cells=1, acells=1
    Efficiency for rule 1.1: efficiency=22, cells=1, acells=1
    Selected rule 4.2 with efficiency 22.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: data_mem_grain15.0.0.0
Processing colorlight_i5.data_mem_grain2:
  Properties: ports=2 bits=4096 rports=1 wports=1 dbits=8 abits=9 words=512
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=12
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15360 efficiency=6
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 5 rules:
    Efficiency for rule 4.4: efficiency=6, cells=4, acells=1
    Efficiency for rule 4.3: efficiency=12, cells=2, acells=1
    Efficiency for rule 4.2: efficiency=22, cells=1, acells=1
    Efficiency for rule 4.1: efficiency=22, cells=1, acells=1
    Efficiency for rule 1.1: efficiency=22, cells=1, acells=1
    Selected rule 4.2 with efficiency 22.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: data_mem_grain2.0.0.0
Processing colorlight_i5.data_mem_grain3:
  Properties: ports=2 bits=4096 rports=1 wports=1 dbits=8 abits=9 words=512
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=12
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15360 efficiency=6
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 5 rules:
    Efficiency for rule 4.4: efficiency=6, cells=4, acells=1
    Efficiency for rule 4.3: efficiency=12, cells=2, acells=1
    Efficiency for rule 4.2: efficiency=22, cells=1, acells=1
    Efficiency for rule 4.1: efficiency=22, cells=1, acells=1
    Efficiency for rule 1.1: efficiency=22, cells=1, acells=1
    Selected rule 4.2 with efficiency 22.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: data_mem_grain3.0.0.0
Processing colorlight_i5.data_mem_grain4:
  Properties: ports=2 bits=4096 rports=1 wports=1 dbits=8 abits=9 words=512
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=12
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15360 efficiency=6
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 5 rules:
    Efficiency for rule 4.4: efficiency=6, cells=4, acells=1
    Efficiency for rule 4.3: efficiency=12, cells=2, acells=1
    Efficiency for rule 4.2: efficiency=22, cells=1, acells=1
    Efficiency for rule 4.1: efficiency=22, cells=1, acells=1
    Efficiency for rule 1.1: efficiency=22, cells=1, acells=1
    Selected rule 4.2 with efficiency 22.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: data_mem_grain4.0.0.0
Processing colorlight_i5.data_mem_grain5:
  Properties: ports=2 bits=4096 rports=1 wports=1 dbits=8 abits=9 words=512
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=12
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15360 efficiency=6
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 5 rules:
    Efficiency for rule 4.4: efficiency=6, cells=4, acells=1
    Efficiency for rule 4.3: efficiency=12, cells=2, acells=1
    Efficiency for rule 4.2: efficiency=22, cells=1, acells=1
    Efficiency for rule 4.1: efficiency=22, cells=1, acells=1
    Efficiency for rule 1.1: efficiency=22, cells=1, acells=1
    Selected rule 4.2 with efficiency 22.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: data_mem_grain5.0.0.0
Processing colorlight_i5.data_mem_grain6:
  Properties: ports=2 bits=4096 rports=1 wports=1 dbits=8 abits=9 words=512
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=12
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15360 efficiency=6
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 5 rules:
    Efficiency for rule 4.4: efficiency=6, cells=4, acells=1
    Efficiency for rule 4.3: efficiency=12, cells=2, acells=1
    Efficiency for rule 4.2: efficiency=22, cells=1, acells=1
    Efficiency for rule 4.1: efficiency=22, cells=1, acells=1
    Efficiency for rule 1.1: efficiency=22, cells=1, acells=1
    Selected rule 4.2 with efficiency 22.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: data_mem_grain6.0.0.0
Processing colorlight_i5.data_mem_grain7:
  Properties: ports=2 bits=4096 rports=1 wports=1 dbits=8 abits=9 words=512
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=12
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15360 efficiency=6
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 5 rules:
    Efficiency for rule 4.4: efficiency=6, cells=4, acells=1
    Efficiency for rule 4.3: efficiency=12, cells=2, acells=1
    Efficiency for rule 4.2: efficiency=22, cells=1, acells=1
    Efficiency for rule 4.1: efficiency=22, cells=1, acells=1
    Efficiency for rule 1.1: efficiency=22, cells=1, acells=1
    Selected rule 4.2 with efficiency 22.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: data_mem_grain7.0.0.0
Processing colorlight_i5.data_mem_grain8:
  Properties: ports=2 bits=4096 rports=1 wports=1 dbits=8 abits=9 words=512
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=12
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15360 efficiency=6
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 5 rules:
    Efficiency for rule 4.4: efficiency=6, cells=4, acells=1
    Efficiency for rule 4.3: efficiency=12, cells=2, acells=1
    Efficiency for rule 4.2: efficiency=22, cells=1, acells=1
    Efficiency for rule 4.1: efficiency=22, cells=1, acells=1
    Efficiency for rule 1.1: efficiency=22, cells=1, acells=1
    Selected rule 4.2 with efficiency 22.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: data_mem_grain8.0.0.0
Processing colorlight_i5.data_mem_grain9:
  Properties: ports=2 bits=4096 rports=1 wports=1 dbits=8 abits=9 words=512
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=12
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15360 efficiency=6
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=10 bwaste=14336 waste=14336 efficiency=22
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=1 bwaste=14336 waste=14336 efficiency=22
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 5 rules:
    Efficiency for rule 4.4: efficiency=6, cells=4, acells=1
    Efficiency for rule 4.3: efficiency=12, cells=2, acells=1
    Efficiency for rule 4.2: efficiency=22, cells=1, acells=1
    Efficiency for rule 4.1: efficiency=22, cells=1, acells=1
    Efficiency for rule 1.1: efficiency=22, cells=1, acells=1
    Selected rule 4.2 with efficiency 22.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: data_mem_grain9.0.0.0
Processing colorlight_i5.mem:
  Properties: ports=1 bits=320 rports=1 wports=0 dbits=8 abits=6 words=40
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=472 dwaste=28 bwaste=18112 waste=18112 efficiency=1
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=472 dwaste=28 bwaste=18112 waste=18112 efficiency=1
    Rule #2 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'min wports 1' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=472 dwaste=28 bwaste=18112 waste=18112 efficiency=1
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=984 dwaste=10 bwaste=18112 waste=18112 efficiency=1
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2008 dwaste=1 bwaste=18112 waste=18112 efficiency=1
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4056 dwaste=0 bwaste=16224 waste=16224 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8152 dwaste=0 bwaste=16304 waste=16304 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16344 dwaste=0 bwaste=16344 waste=16344 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=984 dwaste=10 bwaste=18112 waste=18112 efficiency=1
    Rule #5 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'min wports 1' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2008 dwaste=1 bwaste=18112 waste=18112 efficiency=1
    Rule #5 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'min wports 1' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4056 dwaste=0 bwaste=16224 waste=16224 efficiency=0
    Rule #5 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min wports 1' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8152 dwaste=0 bwaste=16304 waste=16304 efficiency=0
    Rule #5 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min wports 1' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16344 dwaste=0 bwaste=16344 waste=16344 efficiency=0
    Rule #5 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min wports 1' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=984 dwaste=10 bwaste=18112 waste=18112 efficiency=1
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2008 dwaste=1 bwaste=18112 waste=18112 efficiency=1
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4056 dwaste=0 bwaste=16224 waste=16224 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8152 dwaste=0 bwaste=16304 waste=16304 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16344 dwaste=0 bwaste=16344 waste=16344 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  No acceptable bram resources found.
Processing colorlight_i5.mem_1:
  Properties: ports=2 bits=12256 rports=1 wports=1 dbits=32 abits=9 words=383
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=129 dwaste=4 bwaste=6176 waste=6176 efficiency=66
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 -1 -1 -1 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=6176 efficiency=66
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=129 dwaste=4 bwaste=6176 waste=6176 efficiency=66
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=129 dwaste=4 bwaste=6176 waste=6176 efficiency=66
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=641 dwaste=4 bwaste=13070 waste=13070 efficiency=33
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 -1 -1 -1 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=13070 efficiency=33
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1665 dwaste=4 bwaste=16517 waste=16517 efficiency=16
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 -1 -1 -1 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=16517 efficiency=16
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3713 dwaste=0 bwaste=14852 waste=14852 efficiency=9
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14852 efficiency=9
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7809 dwaste=0 bwaste=15618 waste=15618 efficiency=4
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16001 dwaste=0 bwaste=16001 waste=16001 efficiency=2
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=641 dwaste=4 bwaste=13070 waste=13070 efficiency=33
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1665 dwaste=4 bwaste=16517 waste=16517 efficiency=16
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3713 dwaste=0 bwaste=14852 waste=14852 efficiency=9
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7809 dwaste=0 bwaste=15618 waste=15618 efficiency=4
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16001 dwaste=0 bwaste=16001 waste=16001 efficiency=2
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=641 dwaste=4 bwaste=13070 waste=13070 efficiency=33
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1665 dwaste=4 bwaste=16517 waste=16517 efficiency=16
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3713 dwaste=0 bwaste=14852 waste=14852 efficiency=9
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7809 dwaste=0 bwaste=15618 waste=15618 efficiency=4
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16001 dwaste=0 bwaste=16001 waste=16001 efficiency=2
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 4 rules:
    Efficiency for rule 4.3: efficiency=9, cells=8, acells=1
    Efficiency for rule 4.2: efficiency=16, cells=4, acells=1
    Efficiency for rule 4.1: efficiency=33, cells=2, acells=1
    Efficiency for rule 1.1: efficiency=66, cells=1, acells=1
    Selected rule 1.1 with efficiency 66.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 -1 -1 -1 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Creating $__ECP5_PDPW16KD cell at grid position <0 0 0>: mem_1.0.0.0
Processing colorlight_i5.mem_2:
  Properties: ports=2 bits=12256 rports=1 wports=1 dbits=32 abits=9 words=383
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=129 dwaste=4 bwaste=6176 waste=6176 efficiency=66
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 -1 -1 -1 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=6176 efficiency=66
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=129 dwaste=4 bwaste=6176 waste=6176 efficiency=66
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=129 dwaste=4 bwaste=6176 waste=6176 efficiency=66
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=641 dwaste=4 bwaste=13070 waste=13070 efficiency=33
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 -1 -1 -1 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=13070 efficiency=33
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1665 dwaste=4 bwaste=16517 waste=16517 efficiency=16
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 -1 -1 -1 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=16517 efficiency=16
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3713 dwaste=0 bwaste=14852 waste=14852 efficiency=9
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14852 efficiency=9
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7809 dwaste=0 bwaste=15618 waste=15618 efficiency=4
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16001 dwaste=0 bwaste=16001 waste=16001 efficiency=2
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=641 dwaste=4 bwaste=13070 waste=13070 efficiency=33
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1665 dwaste=4 bwaste=16517 waste=16517 efficiency=16
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3713 dwaste=0 bwaste=14852 waste=14852 efficiency=9
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7809 dwaste=0 bwaste=15618 waste=15618 efficiency=4
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16001 dwaste=0 bwaste=16001 waste=16001 efficiency=2
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=641 dwaste=4 bwaste=13070 waste=13070 efficiency=33
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1665 dwaste=4 bwaste=16517 waste=16517 efficiency=16
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3713 dwaste=0 bwaste=14852 waste=14852 efficiency=9
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7809 dwaste=0 bwaste=15618 waste=15618 efficiency=4
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16001 dwaste=0 bwaste=16001 waste=16001 efficiency=2
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 4 rules:
    Efficiency for rule 4.3: efficiency=9, cells=8, acells=1
    Efficiency for rule 4.2: efficiency=16, cells=4, acells=1
    Efficiency for rule 4.1: efficiency=33, cells=2, acells=1
    Efficiency for rule 1.1: efficiency=66, cells=1, acells=1
    Selected rule 1.1 with efficiency 66.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 -1 -1 -1 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Creating $__ECP5_PDPW16KD cell at grid position <0 0 0>: mem_2.0.0.0
Processing colorlight_i5.mem_3:
  Properties: ports=3 bits=12256 rports=2 wports=1 dbits=32 abits=9 words=383
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=129 dwaste=4 bwaste=6176 waste=6176 efficiency=66
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1 8 9 10 11 12 13 14 15 -1 16 17 18 19 20 21 22 23 -1 24 25 26 27 28 29 30 31 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Read port #1 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Read port #1 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.2.
      Updated properties: dups=2 waste=12352 efficiency=33
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=129 dwaste=4 bwaste=6176 waste=6176 efficiency=66
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=129 dwaste=4 bwaste=6176 waste=6176 efficiency=66
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=641 dwaste=4 bwaste=13070 waste=13070 efficiency=33
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1 8 9 10 11 12 13 14 15 -1 16 17 18 19 20 21 22 23 -1 24 25 26 27 28 29 30 31 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Read port #1 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Read port #1 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.2.
      Updated properties: dups=2 waste=26140 efficiency=16
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1665 dwaste=4 bwaste=16517 waste=16517 efficiency=16
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1 8 9 10 11 12 13 14 15 -1 16 17 18 19 20 21 22 23 -1 24 25 26 27 28 29 30 31 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Read port #1 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Read port #1 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.2.
      Updated properties: dups=2 waste=33034 efficiency=8
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3713 dwaste=0 bwaste=14852 waste=14852 efficiency=9
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Read port #1 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Read port #1 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.2.
      Updated properties: dups=2 waste=29704 efficiency=4
    Rule for bram type $__ECP5_DP16KD rejected: requirement 'min efficiency 5' not met.
    Mapping to bram type $__ECP5_DP16KD failed.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7809 dwaste=0 bwaste=15618 waste=15618 efficiency=4
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16001 dwaste=0 bwaste=16001 waste=16001 efficiency=2
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=641 dwaste=4 bwaste=13070 waste=13070 efficiency=33
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1665 dwaste=4 bwaste=16517 waste=16517 efficiency=16
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7809 dwaste=0 bwaste=15618 waste=15618 efficiency=4
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16001 dwaste=0 bwaste=16001 waste=16001 efficiency=2
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=641 dwaste=4 bwaste=13070 waste=13070 efficiency=33
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1665 dwaste=4 bwaste=16517 waste=16517 efficiency=16
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7809 dwaste=0 bwaste=15618 waste=15618 efficiency=4
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16001 dwaste=0 bwaste=16001 waste=16001 efficiency=2
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 3 rules:
    Efficiency for rule 4.2: efficiency=8, cells=8, acells=1
    Efficiency for rule 4.1: efficiency=16, cells=4, acells=1
    Efficiency for rule 1.1: efficiency=33, cells=2, acells=1
    Selected rule 1.1 with efficiency 33.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1 8 9 10 11 12 13 14 15 -1 16 17 18 19 20 21 22 23 -1 24 25 26 27 28 29 30 31 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Read port #1 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Read port #1 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.2.
      Creating $__ECP5_PDPW16KD cell at grid position <0 0 0>: mem_3.0.0.0
      Creating $__ECP5_PDPW16KD cell at grid position <0 0 1>: mem_3.0.0.1
Processing colorlight_i5.mem_4:
  Properties: ports=3 bits=12256 rports=2 wports=1 dbits=32 abits=9 words=383
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=129 dwaste=4 bwaste=6176 waste=6176 efficiency=66
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1 8 9 10 11 12 13 14 15 -1 16 17 18 19 20 21 22 23 -1 24 25 26 27 28 29 30 31 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Read port #1 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Read port #1 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.2.
      Updated properties: dups=2 waste=12352 efficiency=33
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=129 dwaste=4 bwaste=6176 waste=6176 efficiency=66
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=129 dwaste=4 bwaste=6176 waste=6176 efficiency=66
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=641 dwaste=4 bwaste=13070 waste=13070 efficiency=33
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1 8 9 10 11 12 13 14 15 -1 16 17 18 19 20 21 22 23 -1 24 25 26 27 28 29 30 31 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Read port #1 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Read port #1 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.2.
      Updated properties: dups=2 waste=26140 efficiency=16
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1665 dwaste=4 bwaste=16517 waste=16517 efficiency=16
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1 8 9 10 11 12 13 14 15 -1 16 17 18 19 20 21 22 23 -1 24 25 26 27 28 29 30 31 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Read port #1 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Read port #1 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.2.
      Updated properties: dups=2 waste=33034 efficiency=8
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3713 dwaste=0 bwaste=14852 waste=14852 efficiency=9
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Read port #1 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Read port #1 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.2.
      Updated properties: dups=2 waste=29704 efficiency=4
    Rule for bram type $__ECP5_DP16KD rejected: requirement 'min efficiency 5' not met.
    Mapping to bram type $__ECP5_DP16KD failed.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7809 dwaste=0 bwaste=15618 waste=15618 efficiency=4
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16001 dwaste=0 bwaste=16001 waste=16001 efficiency=2
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=641 dwaste=4 bwaste=13070 waste=13070 efficiency=33
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1665 dwaste=4 bwaste=16517 waste=16517 efficiency=16
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7809 dwaste=0 bwaste=15618 waste=15618 efficiency=4
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16001 dwaste=0 bwaste=16001 waste=16001 efficiency=2
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=641 dwaste=4 bwaste=13070 waste=13070 efficiency=33
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1665 dwaste=4 bwaste=16517 waste=16517 efficiency=16
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7809 dwaste=0 bwaste=15618 waste=15618 efficiency=4
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16001 dwaste=0 bwaste=16001 waste=16001 efficiency=2
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 3 rules:
    Efficiency for rule 4.2: efficiency=8, cells=8, acells=1
    Efficiency for rule 4.1: efficiency=16, cells=4, acells=1
    Efficiency for rule 1.1: efficiency=33, cells=2, acells=1
    Selected rule 1.1 with efficiency 33.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1 8 9 10 11 12 13 14 15 -1 16 17 18 19 20 21 22 23 -1 24 25 26 27 28 29 30 31 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Read port #1 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Read port #1 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.2.
      Creating $__ECP5_PDPW16KD cell at grid position <0 0 0>: mem_4.0.0.0
      Creating $__ECP5_PDPW16KD cell at grid position <0 0 1>: mem_4.0.0.1
Processing colorlight_i5.rom:
  Properties: ports=1 bits=303424 rports=1 wports=0 dbits=32 abits=14 words=9482
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=246 dwaste=4 bwaste=9920 waste=9920 efficiency=86
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=9920 efficiency=86
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=246 dwaste=4 bwaste=9920 waste=9920 efficiency=86
    Rule #2 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'min wports 1' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=246 dwaste=4 bwaste=9920 waste=9920 efficiency=86
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=758 dwaste=4 bwaste=14708 waste=14708 efficiency=82
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14708 efficiency=82
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=758 dwaste=4 bwaste=11982 waste=11982 efficiency=82
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=11982 efficiency=82
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2806 dwaste=0 bwaste=11224 waste=11224 efficiency=77
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=11224 efficiency=77
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=6902 dwaste=0 bwaste=13804 waste=13804 efficiency=57
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=13804 efficiency=57
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=6902 dwaste=0 bwaste=6902 waste=6902 efficiency=57
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 5):
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=6902 efficiency=57
      Storing for later selection.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=758 dwaste=4 bwaste=14708 waste=14708 efficiency=82
    Rule #5 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'min wports 1' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=758 dwaste=4 bwaste=11982 waste=11982 efficiency=82
    Rule #5 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'min wports 1' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2806 dwaste=0 bwaste=11224 waste=11224 efficiency=77
    Rule #5 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min wports 1' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=6902 dwaste=0 bwaste=13804 waste=13804 efficiency=57
    Rule #5 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min wports 1' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=6902 dwaste=0 bwaste=6902 waste=6902 efficiency=57
    Rule #5 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min wports 1' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=758 dwaste=4 bwaste=14708 waste=14708 efficiency=82
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=758 dwaste=4 bwaste=11982 waste=11982 efficiency=82
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2806 dwaste=0 bwaste=11224 waste=11224 efficiency=77
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=6902 dwaste=0 bwaste=13804 waste=13804 efficiency=57
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=6902 dwaste=0 bwaste=6902 waste=6902 efficiency=57
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Selecting best of 6 rules:
    Efficiency for rule 4.5: efficiency=57, cells=32, acells=1
    Efficiency for rule 4.4: efficiency=57, cells=32, acells=2
    Efficiency for rule 4.3: efficiency=77, cells=24, acells=3
    Efficiency for rule 4.2: efficiency=82, cells=20, acells=5
    Efficiency for rule 4.1: efficiency=82, cells=20, acells=10
    Efficiency for rule 1.1: efficiency=86, cells=19, acells=19
    Selected rule 1.1 with efficiency 86.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Creating $__ECP5_PDPW16KD cell at grid position <0 0 0>: rom.0.0.0
      Creating $__ECP5_PDPW16KD cell at grid position <0 1 0>: rom.0.1.0
      Creating $__ECP5_PDPW16KD cell at grid position <0 2 0>: rom.0.2.0
      Creating $__ECP5_PDPW16KD cell at grid position <0 3 0>: rom.0.3.0
      Creating $__ECP5_PDPW16KD cell at grid position <0 4 0>: rom.0.4.0
      Creating $__ECP5_PDPW16KD cell at grid position <0 5 0>: rom.0.5.0
      Creating $__ECP5_PDPW16KD cell at grid position <0 6 0>: rom.0.6.0
      Creating $__ECP5_PDPW16KD cell at grid position <0 7 0>: rom.0.7.0
      Creating $__ECP5_PDPW16KD cell at grid position <0 8 0>: rom.0.8.0
      Creating $__ECP5_PDPW16KD cell at grid position <0 9 0>: rom.0.9.0
      Creating $__ECP5_PDPW16KD cell at grid position <0 10 0>: rom.0.10.0
      Creating $__ECP5_PDPW16KD cell at grid position <0 11 0>: rom.0.11.0
      Creating $__ECP5_PDPW16KD cell at grid position <0 12 0>: rom.0.12.0
      Creating $__ECP5_PDPW16KD cell at grid position <0 13 0>: rom.0.13.0
      Creating $__ECP5_PDPW16KD cell at grid position <0 14 0>: rom.0.14.0
      Creating $__ECP5_PDPW16KD cell at grid position <0 15 0>: rom.0.15.0
      Creating $__ECP5_PDPW16KD cell at grid position <0 16 0>: rom.0.16.0
      Creating $__ECP5_PDPW16KD cell at grid position <0 17 0>: rom.0.17.0
      Creating $__ECP5_PDPW16KD cell at grid position <0 18 0>: rom.0.18.0
Processing colorlight_i5.sram:
  Properties: ports=2 bits=65536 rports=1 wports=1 dbits=32 abits=11 words=2048
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=4 bwaste=2048 waste=2048 efficiency=88
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1 8 9 10 11 12 13 14 15 -1 16 17 18 19 20 21 22 23 -1 24 25 26 27 28 29 30 31 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=2048 efficiency=88
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=4 bwaste=2048 waste=2048 efficiency=88
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=4 bwaste=2048 waste=2048 efficiency=88
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=4 bwaste=4096 waste=4096 efficiency=88
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1 8 9 10 11 12 13 14 15 -1 16 17 18 19 20 21 22 23 -1 24 25 26 27 28 29 30 31 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=4096 efficiency=88
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=4 bwaste=8192 waste=8192 efficiency=88
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1 8 9 10 11 12 13 14 15 -1 16 17 18 19 20 21 22 23 -1 24 25 26 27 28 29 30 31 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=8192 efficiency=88
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2048 dwaste=0 bwaste=8192 waste=8192 efficiency=50
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=8192 efficiency=50
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=6144 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=12288 efficiency=25
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=14336 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 5):
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=12
      Storing for later selection.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=4 bwaste=4096 waste=4096 efficiency=88
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=4 bwaste=8192 waste=8192 efficiency=88
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2048 dwaste=0 bwaste=8192 waste=8192 efficiency=50
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=6144 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=14336 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=4 bwaste=4096 waste=4096 efficiency=88
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=4 bwaste=8192 waste=8192 efficiency=88
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2048 dwaste=0 bwaste=8192 waste=8192 efficiency=50
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=6144 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=14336 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 6 rules:
    Efficiency for rule 4.5: efficiency=12, cells=32, acells=1
    Efficiency for rule 4.4: efficiency=25, cells=16, acells=1
    Efficiency for rule 4.3: efficiency=50, cells=8, acells=1
    Efficiency for rule 4.2: efficiency=88, cells=4, acells=1
    Efficiency for rule 4.1: efficiency=88, cells=4, acells=2
    Efficiency for rule 1.1: efficiency=88, cells=4, acells=4
    Selected rule 4.2 with efficiency 88.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1 8 9 10 11 12 13 14 15 -1 16 17 18 19 20 21 22 23 -1 24 25 26 27 28 29 30 31 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: sram.0.0.0
      Creating $__ECP5_DP16KD cell at grid position <1 0 0>: sram.1.0.0
      Creating $__ECP5_DP16KD cell at grid position <2 0 0>: sram.2.0.0
      Creating $__ECP5_DP16KD cell at grid position <3 0 0>: sram.3.0.0
Processing colorlight_i5.storage:
  Properties: ports=2 bits=160 rports=1 wports=1 dbits=10 abits=4 words=16
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=496 dwaste=26 bwaste=18272 waste=18272 efficiency=0
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=496 dwaste=26 bwaste=18272 waste=18272 efficiency=0
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=496 dwaste=26 bwaste=18272 waste=18272 efficiency=0
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1008 dwaste=8 bwaste=18272 waste=18272 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2032 dwaste=8 bwaste=18416 waste=18416 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4080 dwaste=2 bwaste=16352 waste=16352 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8176 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16368 dwaste=0 bwaste=16368 waste=16368 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1008 dwaste=8 bwaste=18272 waste=18272 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2032 dwaste=8 bwaste=18416 waste=18416 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4080 dwaste=2 bwaste=16352 waste=16352 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8176 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16368 dwaste=0 bwaste=16368 waste=16368 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1008 dwaste=8 bwaste=18272 waste=18272 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2032 dwaste=8 bwaste=18416 waste=18416 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4080 dwaste=2 bwaste=16352 waste=16352 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8176 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16368 dwaste=0 bwaste=16368 waste=16368 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  No acceptable bram resources found.
Processing colorlight_i5.storage_1:
  Properties: ports=2 bits=160 rports=1 wports=1 dbits=10 abits=4 words=16
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=496 dwaste=26 bwaste=18272 waste=18272 efficiency=0
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=496 dwaste=26 bwaste=18272 waste=18272 efficiency=0
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=496 dwaste=26 bwaste=18272 waste=18272 efficiency=0
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1008 dwaste=8 bwaste=18272 waste=18272 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2032 dwaste=8 bwaste=18416 waste=18416 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4080 dwaste=2 bwaste=16352 waste=16352 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8176 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16368 dwaste=0 bwaste=16368 waste=16368 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1008 dwaste=8 bwaste=18272 waste=18272 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2032 dwaste=8 bwaste=18416 waste=18416 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4080 dwaste=2 bwaste=16352 waste=16352 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8176 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16368 dwaste=0 bwaste=16368 waste=16368 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1008 dwaste=8 bwaste=18272 waste=18272 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2032 dwaste=8 bwaste=18416 waste=18416 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4080 dwaste=2 bwaste=16352 waste=16352 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8176 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16368 dwaste=0 bwaste=16368 waste=16368 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  No acceptable bram resources found.
Processing colorlight_i5.storage_10:
  Properties: ports=2 bits=28 rports=1 wports=1 dbits=14 abits=1 words=2
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=510 dwaste=22 bwaste=18404 waste=18404 efficiency=0
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=510 dwaste=22 bwaste=18404 waste=18404 efficiency=0
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=510 dwaste=22 bwaste=18404 waste=18404 efficiency=0
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1022 dwaste=4 bwaste=18404 waste=18404 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2046 dwaste=4 bwaste=18422 waste=18422 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4094 dwaste=2 bwaste=16380 waste=16380 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8190 dwaste=0 bwaste=16380 waste=16380 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16382 dwaste=0 bwaste=16382 waste=16382 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1022 dwaste=4 bwaste=18404 waste=18404 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2046 dwaste=4 bwaste=18422 waste=18422 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4094 dwaste=2 bwaste=16380 waste=16380 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8190 dwaste=0 bwaste=16380 waste=16380 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16382 dwaste=0 bwaste=16382 waste=16382 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1022 dwaste=4 bwaste=18404 waste=18404 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2046 dwaste=4 bwaste=18422 waste=18422 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4094 dwaste=2 bwaste=16380 waste=16380 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8190 dwaste=0 bwaste=16380 waste=16380 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16382 dwaste=0 bwaste=16382 waste=16382 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  No acceptable bram resources found.
Processing colorlight_i5.storage_2:
  Properties: ports=2 bits=176 rports=1 wports=1 dbits=22 abits=3 words=8
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=504 dwaste=14 bwaste=18256 waste=18256 efficiency=0
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=504 dwaste=14 bwaste=18256 waste=18256 efficiency=0
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=504 dwaste=14 bwaste=18256 waste=18256 efficiency=0
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1016 dwaste=14 bwaste=18400 waste=18400 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2040 dwaste=5 bwaste=18400 waste=18400 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4088 dwaste=2 bwaste=16368 waste=16368 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8184 dwaste=0 bwaste=16368 waste=16368 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16376 dwaste=0 bwaste=16376 waste=16376 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1016 dwaste=14 bwaste=18400 waste=18400 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2040 dwaste=5 bwaste=18400 waste=18400 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4088 dwaste=2 bwaste=16368 waste=16368 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8184 dwaste=0 bwaste=16368 waste=16368 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16376 dwaste=0 bwaste=16376 waste=16376 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1016 dwaste=14 bwaste=18400 waste=18400 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2040 dwaste=5 bwaste=18400 waste=18400 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4088 dwaste=2 bwaste=16368 waste=16368 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8184 dwaste=0 bwaste=16368 waste=16368 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16376 dwaste=0 bwaste=16376 waste=16376 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  No acceptable bram resources found.
Processing colorlight_i5.storage_3:
  Properties: ports=2 bits=176 rports=1 wports=1 dbits=22 abits=3 words=8
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=504 dwaste=14 bwaste=18256 waste=18256 efficiency=0
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=504 dwaste=14 bwaste=18256 waste=18256 efficiency=0
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=504 dwaste=14 bwaste=18256 waste=18256 efficiency=0
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1016 dwaste=14 bwaste=18400 waste=18400 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2040 dwaste=5 bwaste=18400 waste=18400 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4088 dwaste=2 bwaste=16368 waste=16368 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8184 dwaste=0 bwaste=16368 waste=16368 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16376 dwaste=0 bwaste=16376 waste=16376 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1016 dwaste=14 bwaste=18400 waste=18400 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2040 dwaste=5 bwaste=18400 waste=18400 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4088 dwaste=2 bwaste=16368 waste=16368 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8184 dwaste=0 bwaste=16368 waste=16368 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16376 dwaste=0 bwaste=16376 waste=16376 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1016 dwaste=14 bwaste=18400 waste=18400 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2040 dwaste=5 bwaste=18400 waste=18400 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4088 dwaste=2 bwaste=16368 waste=16368 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8184 dwaste=0 bwaste=16368 waste=16368 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16376 dwaste=0 bwaste=16376 waste=16376 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  No acceptable bram resources found.
Processing colorlight_i5.storage_4:
  Properties: ports=2 bits=176 rports=1 wports=1 dbits=22 abits=3 words=8
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=504 dwaste=14 bwaste=18256 waste=18256 efficiency=0
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=504 dwaste=14 bwaste=18256 waste=18256 efficiency=0
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=504 dwaste=14 bwaste=18256 waste=18256 efficiency=0
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1016 dwaste=14 bwaste=18400 waste=18400 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2040 dwaste=5 bwaste=18400 waste=18400 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4088 dwaste=2 bwaste=16368 waste=16368 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8184 dwaste=0 bwaste=16368 waste=16368 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16376 dwaste=0 bwaste=16376 waste=16376 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1016 dwaste=14 bwaste=18400 waste=18400 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2040 dwaste=5 bwaste=18400 waste=18400 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4088 dwaste=2 bwaste=16368 waste=16368 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8184 dwaste=0 bwaste=16368 waste=16368 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16376 dwaste=0 bwaste=16376 waste=16376 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1016 dwaste=14 bwaste=18400 waste=18400 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2040 dwaste=5 bwaste=18400 waste=18400 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4088 dwaste=2 bwaste=16368 waste=16368 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8184 dwaste=0 bwaste=16368 waste=16368 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16376 dwaste=0 bwaste=16376 waste=16376 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  No acceptable bram resources found.
Processing colorlight_i5.storage_5:
  Properties: ports=2 bits=176 rports=1 wports=1 dbits=22 abits=3 words=8
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=504 dwaste=14 bwaste=18256 waste=18256 efficiency=0
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=504 dwaste=14 bwaste=18256 waste=18256 efficiency=0
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=504 dwaste=14 bwaste=18256 waste=18256 efficiency=0
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1016 dwaste=14 bwaste=18400 waste=18400 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2040 dwaste=5 bwaste=18400 waste=18400 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4088 dwaste=2 bwaste=16368 waste=16368 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8184 dwaste=0 bwaste=16368 waste=16368 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16376 dwaste=0 bwaste=16376 waste=16376 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1016 dwaste=14 bwaste=18400 waste=18400 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2040 dwaste=5 bwaste=18400 waste=18400 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4088 dwaste=2 bwaste=16368 waste=16368 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8184 dwaste=0 bwaste=16368 waste=16368 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16376 dwaste=0 bwaste=16376 waste=16376 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1016 dwaste=14 bwaste=18400 waste=18400 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2040 dwaste=5 bwaste=18400 waste=18400 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4088 dwaste=2 bwaste=16368 waste=16368 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8184 dwaste=0 bwaste=16368 waste=16368 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16376 dwaste=0 bwaste=16376 waste=16376 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  No acceptable bram resources found.
Processing colorlight_i5.storage_6:
  Properties: ports=2 bits=1344 rports=1 wports=1 dbits=42 abits=5 words=32
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=480 dwaste=30 bwaste=18240 waste=18240 efficiency=3
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=480 dwaste=30 bwaste=18240 waste=18240 efficiency=3
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=480 dwaste=30 bwaste=18240 waste=18240 efficiency=3
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=992 dwaste=12 bwaste=18240 waste=18240 efficiency=2
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2016 dwaste=3 bwaste=18240 waste=18240 efficiency=1
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4064 dwaste=2 bwaste=16320 waste=16320 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8160 dwaste=0 bwaste=16320 waste=16320 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16352 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=992 dwaste=12 bwaste=18240 waste=18240 efficiency=2
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2016 dwaste=3 bwaste=18240 waste=18240 efficiency=1
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4064 dwaste=2 bwaste=16320 waste=16320 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8160 dwaste=0 bwaste=16320 waste=16320 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16352 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=992 dwaste=12 bwaste=18240 waste=18240 efficiency=2
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2016 dwaste=3 bwaste=18240 waste=18240 efficiency=1
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4064 dwaste=2 bwaste=16320 waste=16320 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8160 dwaste=0 bwaste=16320 waste=16320 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16352 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  No acceptable bram resources found.
Processing colorlight_i5.storage_7:
  Properties: ports=2 bits=60 rports=1 wports=1 dbits=12 abits=3 words=5
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=507 dwaste=24 bwaste=18372 waste=18372 efficiency=0
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=507 dwaste=24 bwaste=18372 waste=18372 efficiency=0
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=507 dwaste=24 bwaste=18372 waste=18372 efficiency=0
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1019 dwaste=6 bwaste=18372 waste=18372 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2043 dwaste=6 bwaste=18417 waste=18417 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4091 dwaste=0 bwaste=16364 waste=16364 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8187 dwaste=0 bwaste=16374 waste=16374 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16379 dwaste=0 bwaste=16379 waste=16379 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1019 dwaste=6 bwaste=18372 waste=18372 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2043 dwaste=6 bwaste=18417 waste=18417 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4091 dwaste=0 bwaste=16364 waste=16364 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8187 dwaste=0 bwaste=16374 waste=16374 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16379 dwaste=0 bwaste=16379 waste=16379 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1019 dwaste=6 bwaste=18372 waste=18372 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2043 dwaste=6 bwaste=18417 waste=18417 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4091 dwaste=0 bwaste=16364 waste=16364 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8187 dwaste=0 bwaste=16374 waste=16374 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16379 dwaste=0 bwaste=16379 waste=16379 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  No acceptable bram resources found.
Processing colorlight_i5.storage_8:
  Properties: ports=2 bits=1344 rports=1 wports=1 dbits=42 abits=5 words=32
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=480 dwaste=30 bwaste=18240 waste=18240 efficiency=3
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=480 dwaste=30 bwaste=18240 waste=18240 efficiency=3
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=480 dwaste=30 bwaste=18240 waste=18240 efficiency=3
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=992 dwaste=12 bwaste=18240 waste=18240 efficiency=2
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2016 dwaste=3 bwaste=18240 waste=18240 efficiency=1
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4064 dwaste=2 bwaste=16320 waste=16320 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8160 dwaste=0 bwaste=16320 waste=16320 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16352 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=992 dwaste=12 bwaste=18240 waste=18240 efficiency=2
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2016 dwaste=3 bwaste=18240 waste=18240 efficiency=1
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4064 dwaste=2 bwaste=16320 waste=16320 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8160 dwaste=0 bwaste=16320 waste=16320 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16352 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=992 dwaste=12 bwaste=18240 waste=18240 efficiency=2
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2016 dwaste=3 bwaste=18240 waste=18240 efficiency=1
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4064 dwaste=2 bwaste=16320 waste=16320 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8160 dwaste=0 bwaste=16320 waste=16320 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16352 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  No acceptable bram resources found.
Processing colorlight_i5.storage_9:
  Properties: ports=2 bits=28 rports=1 wports=1 dbits=14 abits=1 words=2
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=510 dwaste=22 bwaste=18404 waste=18404 efficiency=0
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=510 dwaste=22 bwaste=18404 waste=18404 efficiency=0
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=510 dwaste=22 bwaste=18404 waste=18404 efficiency=0
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1022 dwaste=4 bwaste=18404 waste=18404 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2046 dwaste=4 bwaste=18422 waste=18422 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4094 dwaste=2 bwaste=16380 waste=16380 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8190 dwaste=0 bwaste=16380 waste=16380 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16382 dwaste=0 bwaste=16382 waste=16382 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1022 dwaste=4 bwaste=18404 waste=18404 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2046 dwaste=4 bwaste=18422 waste=18422 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4094 dwaste=2 bwaste=16380 waste=16380 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8190 dwaste=0 bwaste=16380 waste=16380 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16382 dwaste=0 bwaste=16382 waste=16382 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1022 dwaste=4 bwaste=18404 waste=18404 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2046 dwaste=4 bwaste=18422 waste=18422 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4094 dwaste=2 bwaste=16380 waste=16380 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8190 dwaste=0 bwaste=16380 waste=16380 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16382 dwaste=0 bwaste=16382 waste=16382 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  No acceptable bram resources found.
Processing colorlight_i5.tag_mem:
  Properties: ports=2 bits=12288 rports=1 wports=1 dbits=24 abits=9 words=512
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=12 bwaste=6144 waste=6144 efficiency=66
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 -1 -1 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=6144 efficiency=66
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=12 bwaste=6144 waste=6144 efficiency=66
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=12 bwaste=6144 waste=6144 efficiency=66
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=12 bwaste=15360 waste=15360 efficiency=33
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 -1 -1 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15360 efficiency=33
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=3 bwaste=15360 waste=15360 efficiency=22
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 -1 -1 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15360 efficiency=22
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=12
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15360 efficiency=6
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=12 bwaste=15360 waste=15360 efficiency=33
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=3 bwaste=15360 waste=15360 efficiency=22
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=512 dwaste=12 bwaste=15360 waste=15360 efficiency=33
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1536 dwaste=3 bwaste=15360 waste=15360 efficiency=22
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3584 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7680 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15872 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 5 rules:
    Efficiency for rule 4.4: efficiency=6, cells=12, acells=1
    Efficiency for rule 4.3: efficiency=12, cells=6, acells=1
    Efficiency for rule 4.2: efficiency=22, cells=3, acells=1
    Efficiency for rule 4.1: efficiency=33, cells=2, acells=1
    Efficiency for rule 1.1: efficiency=66, cells=1, acells=1
    Selected rule 1.1 with efficiency 66.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 -1 -1 -1
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.1.
      Creating $__ECP5_PDPW16KD cell at grid position <0 0 0>: tag_mem.0.0.0

4.28. Executing TECHMAP pass (map to technology primitives).

4.28.1. Executing Verilog-2005 frontend: /home/nimunozb/miniconda3/envs/fpga/bin/../share/yosys/ecp5/brams_map.v
Parsing Verilog input from `/home/nimunozb/miniconda3/envs/fpga/bin/../share/yosys/ecp5/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ECP5_DP16KD'.
Generating RTLIL representation for module `\$__ECP5_PDPW16KD'.
Successfully finished Verilog frontend.

4.28.2. Continuing TECHMAP pass.
Using template $paramod$0a019bf6356ccccf899399d072352b73127d7d6e\$__ECP5_PDPW16KD for cells of type $__ECP5_PDPW16KD.
Using template $paramod$ba4c397b273074363ac731f53659bffe109807c1\$__ECP5_PDPW16KD for cells of type $__ECP5_PDPW16KD.
Using template $paramod$b157aff6d2bdbffdef68870d3c5e969676ef457c\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$3be384f458d0537a27afbd79f48b29b3c25e4b9a\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$1b5745d8f15a31664e6963fae78335b47b9145ac\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$decd043090451dc9b7df1461fcff3337f9b854c4\$__ECP5_PDPW16KD for cells of type $__ECP5_PDPW16KD.
Using template $paramod$5320d8662f4c08038c681f26229b51e7d8d9d7dc\$__ECP5_PDPW16KD for cells of type $__ECP5_PDPW16KD.
Using template $paramod$7728a3afe4c92c2ea9fd839972816bdd3b402eb4\$__ECP5_PDPW16KD for cells of type $__ECP5_PDPW16KD.
Using template $paramod$0ba61c3508d53314ebb7fed3718d1899d2c468ab\$__ECP5_PDPW16KD for cells of type $__ECP5_PDPW16KD.
Using template $paramod$970193a884dea758d0fce3110c97a54cce419340\$__ECP5_PDPW16KD for cells of type $__ECP5_PDPW16KD.
Using template $paramod$44065cf9fa31bee8b3be2647200eac0529a5d269\$__ECP5_PDPW16KD for cells of type $__ECP5_PDPW16KD.
Using template $paramod$fd51b94b3f4ae1c30ca5b8e560dbf13107cab434\$__ECP5_PDPW16KD for cells of type $__ECP5_PDPW16KD.
Using template $paramod$8a4520d84167adfc8f72efa177b0d6850a38ba6f\$__ECP5_PDPW16KD for cells of type $__ECP5_PDPW16KD.
Using template $paramod$15b8535e941fcde50aadbdfcd366d6137a6f5a9d\$__ECP5_PDPW16KD for cells of type $__ECP5_PDPW16KD.
Using template $paramod$5740929ffa477338156685968d5ec2b7aee46a66\$__ECP5_PDPW16KD for cells of type $__ECP5_PDPW16KD.
Using template $paramod$f8671f18650b59302ec8dc4d8f0db93e362f3493\$__ECP5_PDPW16KD for cells of type $__ECP5_PDPW16KD.
Using template $paramod$482dab9b7b46181c71691e6671c4c8f53008a586\$__ECP5_PDPW16KD for cells of type $__ECP5_PDPW16KD.
Using template $paramod$f40af72c0d643efc93d0c5b6722daaf2ac01e9cd\$__ECP5_PDPW16KD for cells of type $__ECP5_PDPW16KD.
Using template $paramod$c88b22f971ab5bc2293b2bedeb52f565ed89996f\$__ECP5_PDPW16KD for cells of type $__ECP5_PDPW16KD.
Using template $paramod$6640041d3cde579b41de29b7cd04793eca61937e\$__ECP5_PDPW16KD for cells of type $__ECP5_PDPW16KD.
Using template $paramod$00388421488254a0de6d6be93df2787443ecc5b7\$__ECP5_PDPW16KD for cells of type $__ECP5_PDPW16KD.
Using template $paramod$58a3f03d2106063362ae1a526658f74264e5d88e\$__ECP5_PDPW16KD for cells of type $__ECP5_PDPW16KD.
Using template $paramod$55eabce6203871eb0cbc845f4de9ac20d4dd93e7\$__ECP5_PDPW16KD for cells of type $__ECP5_PDPW16KD.
No more expansions possible.

4.29. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).
Processing colorlight_i5.VexRiscv.RegFilePlugin_regFile:
  Properties: ports=3 bits=1024 rports=2 wports=1 dbits=32 abits=5 words=32
  Checking rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1):
    Bram geometry: abits=4 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__TRELLIS_DPR16X4: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1) accepted.
    Mapping to bram type $__TRELLIS_DPR16X4 (variant 1):
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.2.
      Updated properties: dups=2 waste=0 efficiency=50
Extracted data FF from read port 0 of colorlight_i5.VexRiscv.RegFilePlugin_regFile: $\VexRiscv.RegFilePlugin_regFile$rdreg[0]
Extracted data FF from read port 1 of colorlight_i5.VexRiscv.RegFilePlugin_regFile: $\VexRiscv.RegFilePlugin_regFile$rdreg[1]
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 0 0>: VexRiscv.RegFilePlugin_regFile.0.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 0 1>: VexRiscv.RegFilePlugin_regFile.0.0.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 1 0>: VexRiscv.RegFilePlugin_regFile.0.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 1 1>: VexRiscv.RegFilePlugin_regFile.0.1.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 0 0>: VexRiscv.RegFilePlugin_regFile.1.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 0 1>: VexRiscv.RegFilePlugin_regFile.1.0.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 1 0>: VexRiscv.RegFilePlugin_regFile.1.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 1 1>: VexRiscv.RegFilePlugin_regFile.1.1.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 0 0>: VexRiscv.RegFilePlugin_regFile.2.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 0 1>: VexRiscv.RegFilePlugin_regFile.2.0.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 1 0>: VexRiscv.RegFilePlugin_regFile.2.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 1 1>: VexRiscv.RegFilePlugin_regFile.2.1.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 0 0>: VexRiscv.RegFilePlugin_regFile.3.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 0 1>: VexRiscv.RegFilePlugin_regFile.3.0.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 1 0>: VexRiscv.RegFilePlugin_regFile.3.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 1 1>: VexRiscv.RegFilePlugin_regFile.3.1.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 0 0>: VexRiscv.RegFilePlugin_regFile.4.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 0 1>: VexRiscv.RegFilePlugin_regFile.4.0.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 1 0>: VexRiscv.RegFilePlugin_regFile.4.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 1 1>: VexRiscv.RegFilePlugin_regFile.4.1.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 0 0>: VexRiscv.RegFilePlugin_regFile.5.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 0 1>: VexRiscv.RegFilePlugin_regFile.5.0.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 1 0>: VexRiscv.RegFilePlugin_regFile.5.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 1 1>: VexRiscv.RegFilePlugin_regFile.5.1.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 0 0>: VexRiscv.RegFilePlugin_regFile.6.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 0 1>: VexRiscv.RegFilePlugin_regFile.6.0.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 1 0>: VexRiscv.RegFilePlugin_regFile.6.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 1 1>: VexRiscv.RegFilePlugin_regFile.6.1.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 0 0>: VexRiscv.RegFilePlugin_regFile.7.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 0 1>: VexRiscv.RegFilePlugin_regFile.7.0.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 1 0>: VexRiscv.RegFilePlugin_regFile.7.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 1 1>: VexRiscv.RegFilePlugin_regFile.7.1.1
Processing colorlight_i5.mem:
  Properties: ports=1 bits=320 rports=1 wports=0 dbits=8 abits=6 words=40
  Checking rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1):
    Bram geometry: abits=4 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__TRELLIS_DPR16X4: awaste=8 dwaste=0 bwaste=32 waste=32 efficiency=83
    Rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1) rejected: requirement 'min wports 1' not met.
  No acceptable bram resources found.
Processing colorlight_i5.storage:
  Properties: ports=2 bits=160 rports=1 wports=1 dbits=10 abits=4 words=16
  Checking rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1):
    Bram geometry: abits=4 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__TRELLIS_DPR16X4: awaste=0 dwaste=2 bwaste=32 waste=32 efficiency=83
    Rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1) accepted.
    Mapping to bram type $__TRELLIS_DPR16X4 (variant 1):
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=32 efficiency=83
Extracted data FF from read port 0 of colorlight_i5.storage: $\storage$rdreg[0]
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 0 0>: storage.0.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 0 0>: storage.1.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 0 0>: storage.2.0.0
Processing colorlight_i5.storage_1:
  Properties: ports=2 bits=160 rports=1 wports=1 dbits=10 abits=4 words=16
  Checking rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1):
    Bram geometry: abits=4 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__TRELLIS_DPR16X4: awaste=0 dwaste=2 bwaste=32 waste=32 efficiency=83
    Rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1) accepted.
    Mapping to bram type $__TRELLIS_DPR16X4 (variant 1):
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=32 efficiency=83
Extracted data FF from read port 0 of colorlight_i5.storage_1: $\storage_1$rdreg[0]
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 0 0>: storage_1.0.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 0 0>: storage_1.1.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 0 0>: storage_1.2.0.0
Processing colorlight_i5.storage_10:
  Properties: ports=2 bits=28 rports=1 wports=1 dbits=14 abits=1 words=2
  Checking rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1):
    Bram geometry: abits=4 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__TRELLIS_DPR16X4: awaste=14 dwaste=2 bwaste=60 waste=60 efficiency=10
    Rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1) accepted.
    Mapping to bram type $__TRELLIS_DPR16X4 (variant 1):
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain !~async~.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=60 efficiency=10
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 0 0>: storage_10.0.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 0 0>: storage_10.1.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 0 0>: storage_10.2.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 0 0>: storage_10.3.0.0
Processing colorlight_i5.storage_2:
  Properties: ports=2 bits=176 rports=1 wports=1 dbits=22 abits=3 words=8
  Checking rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1):
    Bram geometry: abits=4 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__TRELLIS_DPR16X4: awaste=8 dwaste=2 bwaste=48 waste=48 efficiency=45
    Rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1) accepted.
    Mapping to bram type $__TRELLIS_DPR16X4 (variant 1):
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain !~async~.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=48 efficiency=45
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 0 0>: storage_2.0.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 0 0>: storage_2.1.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 0 0>: storage_2.2.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 0 0>: storage_2.3.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 0 0>: storage_2.4.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 0 0>: storage_2.5.0.0
Processing colorlight_i5.storage_3:
  Properties: ports=2 bits=176 rports=1 wports=1 dbits=22 abits=3 words=8
  Checking rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1):
    Bram geometry: abits=4 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__TRELLIS_DPR16X4: awaste=8 dwaste=2 bwaste=48 waste=48 efficiency=45
    Rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1) accepted.
    Mapping to bram type $__TRELLIS_DPR16X4 (variant 1):
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain !~async~.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=48 efficiency=45
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 0 0>: storage_3.0.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 0 0>: storage_3.1.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 0 0>: storage_3.2.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 0 0>: storage_3.3.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 0 0>: storage_3.4.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 0 0>: storage_3.5.0.0
Processing colorlight_i5.storage_4:
  Properties: ports=2 bits=176 rports=1 wports=1 dbits=22 abits=3 words=8
  Checking rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1):
    Bram geometry: abits=4 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__TRELLIS_DPR16X4: awaste=8 dwaste=2 bwaste=48 waste=48 efficiency=45
    Rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1) accepted.
    Mapping to bram type $__TRELLIS_DPR16X4 (variant 1):
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain !~async~.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=48 efficiency=45
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 0 0>: storage_4.0.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 0 0>: storage_4.1.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 0 0>: storage_4.2.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 0 0>: storage_4.3.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 0 0>: storage_4.4.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 0 0>: storage_4.5.0.0
Processing colorlight_i5.storage_5:
  Properties: ports=2 bits=176 rports=1 wports=1 dbits=22 abits=3 words=8
  Checking rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1):
    Bram geometry: abits=4 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__TRELLIS_DPR16X4: awaste=8 dwaste=2 bwaste=48 waste=48 efficiency=45
    Rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1) accepted.
    Mapping to bram type $__TRELLIS_DPR16X4 (variant 1):
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain !~async~.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=48 efficiency=45
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 0 0>: storage_5.0.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 0 0>: storage_5.1.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 0 0>: storage_5.2.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 0 0>: storage_5.3.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 0 0>: storage_5.4.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 0 0>: storage_5.5.0.0
Processing colorlight_i5.storage_6:
  Properties: ports=2 bits=1344 rports=1 wports=1 dbits=42 abits=5 words=32
  Checking rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1):
    Bram geometry: abits=4 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__TRELLIS_DPR16X4: awaste=0 dwaste=2 bwaste=32 waste=32 efficiency=95
    Rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1) accepted.
    Mapping to bram type $__TRELLIS_DPR16X4 (variant 1):
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \eth_clocks0_rx.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=32 efficiency=95
Extracted data FF from read port 0 of colorlight_i5.storage_6: $\storage_6$rdreg[0]
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 0 0>: storage_6.0.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 1 0>: storage_6.0.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 0 0>: storage_6.1.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 1 0>: storage_6.1.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 0 0>: storage_6.2.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 1 0>: storage_6.2.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 0 0>: storage_6.3.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 1 0>: storage_6.3.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 0 0>: storage_6.4.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 1 0>: storage_6.4.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 0 0>: storage_6.5.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 1 0>: storage_6.5.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 0 0>: storage_6.6.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 1 0>: storage_6.6.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 0 0>: storage_6.7.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 1 0>: storage_6.7.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <8 0 0>: storage_6.8.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <8 1 0>: storage_6.8.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <9 0 0>: storage_6.9.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <9 1 0>: storage_6.9.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <10 0 0>: storage_6.10.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <10 1 0>: storage_6.10.1.0
Processing colorlight_i5.storage_7:
  Properties: ports=2 bits=60 rports=1 wports=1 dbits=12 abits=3 words=5
  Checking rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1):
    Bram geometry: abits=4 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__TRELLIS_DPR16X4: awaste=11 dwaste=0 bwaste=44 waste=44 efficiency=31
    Rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1) accepted.
    Mapping to bram type $__TRELLIS_DPR16X4 (variant 1):
      Write port #0 is in clock domain \eth_clocks0_rx.
        Mapped to bram port B1.
      Read port #0 is in clock domain !~async~.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=44 efficiency=31
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 0 0>: storage_7.0.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 0 0>: storage_7.1.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 0 0>: storage_7.2.0.0
Processing colorlight_i5.storage_8:
  Properties: ports=2 bits=1344 rports=1 wports=1 dbits=42 abits=5 words=32
  Checking rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1):
    Bram geometry: abits=4 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__TRELLIS_DPR16X4: awaste=0 dwaste=2 bwaste=32 waste=32 efficiency=95
    Rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1) accepted.
    Mapping to bram type $__TRELLIS_DPR16X4 (variant 1):
      Write port #0 is in clock domain \eth_clocks0_rx.
        Mapped to bram port B1.
      Read port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=32 efficiency=95
Extracted data FF from read port 0 of colorlight_i5.storage_8: $\storage_8$rdreg[0]
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 0 0>: storage_8.0.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 1 0>: storage_8.0.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 0 0>: storage_8.1.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 1 0>: storage_8.1.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 0 0>: storage_8.2.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 1 0>: storage_8.2.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 0 0>: storage_8.3.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 1 0>: storage_8.3.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 0 0>: storage_8.4.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 1 0>: storage_8.4.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 0 0>: storage_8.5.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 1 0>: storage_8.5.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 0 0>: storage_8.6.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 1 0>: storage_8.6.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 0 0>: storage_8.7.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 1 0>: storage_8.7.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <8 0 0>: storage_8.8.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <8 1 0>: storage_8.8.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <9 0 0>: storage_8.9.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <9 1 0>: storage_8.9.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <10 0 0>: storage_8.10.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <10 1 0>: storage_8.10.1.0
Processing colorlight_i5.storage_9:
  Properties: ports=2 bits=28 rports=1 wports=1 dbits=14 abits=1 words=2
  Checking rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1):
    Bram geometry: abits=4 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__TRELLIS_DPR16X4: awaste=14 dwaste=2 bwaste=60 waste=60 efficiency=10
    Rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1) accepted.
    Mapping to bram type $__TRELLIS_DPR16X4 (variant 1):
      Write port #0 is in clock domain \VexRiscv.IBusCachedPlugin_cache.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain !~async~.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=60 efficiency=10
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 0 0>: storage_9.0.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 0 0>: storage_9.1.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 0 0>: storage_9.2.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 0 0>: storage_9.3.0.0

4.30. Executing TECHMAP pass (map to technology primitives).

4.30.1. Executing Verilog-2005 frontend: /home/nimunozb/miniconda3/envs/fpga/bin/../share/yosys/ecp5/lutrams_map.v
Parsing Verilog input from `/home/nimunozb/miniconda3/envs/fpga/bin/../share/yosys/ecp5/lutrams_map.v' to AST representation.
Generating RTLIL representation for module `\$__TRELLIS_DPR16X4'.
Successfully finished Verilog frontend.

4.30.2. Continuing TECHMAP pass.
Using template $paramod\$__TRELLIS_DPR16X4\CLKPOL2=32'00000000000000000000000000000001 for cells of type $__TRELLIS_DPR16X4.
No more expansions possible.

4.31. Executing OPT pass (performing simple optimizations).

4.31.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

4.31.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 144 cells.

4.31.3. Executing OPT_DFF pass (perform DFF optimizations).
Removing always-active EN on $auto$mem.cc:1133:emulate_transparency$15041 ($dffe) from module colorlight_i5.
Removing always-active EN on $auto$memory_bram.cc:978:replace_memory$15074 ($dffe) from module colorlight_i5.
Removing always-active EN on $auto$memory_bram.cc:978:replace_memory$15081 ($dffe) from module colorlight_i5.
Removing always-active EN on $auto$memory_bram.cc:978:replace_memory$15088 ($dffe) from module colorlight_i5.
Removing always-active EN on $auto$memory_bram.cc:978:replace_memory$15095 ($dffe) from module colorlight_i5.
Removing always-active EN on $auto$memory_bram.cc:978:replace_memory$15102 ($dffe) from module colorlight_i5.
Removing always-active EN on $auto$memory_bram.cc:978:replace_memory$15109 ($dffe) from module colorlight_i5.
Removing always-active EN on $auto$memory_bram.cc:978:replace_memory$15116 ($dffe) from module colorlight_i5.
Removing always-active EN on $auto$memory_bram.cc:978:replace_memory$15123 ($dffe) from module colorlight_i5.
Removing always-active EN on $auto$memory_bram.cc:978:replace_memory$15130 ($dffe) from module colorlight_i5.
Removing always-active EN on $auto$memory_bram.cc:978:replace_memory$15137 ($dffe) from module colorlight_i5.
Removing always-active EN on $auto$memory_bram.cc:978:replace_memory$15144 ($dffe) from module colorlight_i5.
Removing always-active EN on $auto$memory_bram.cc:978:replace_memory$15151 ($dffe) from module colorlight_i5.
Removing always-active EN on $auto$memory_bram.cc:978:replace_memory$15158 ($dffe) from module colorlight_i5.
Removing always-active EN on $auto$memory_bram.cc:978:replace_memory$15165 ($dffe) from module colorlight_i5.
Removing always-active EN on $auto$memory_bram.cc:978:replace_memory$15172 ($dffe) from module colorlight_i5.
Removing always-active EN on $auto$memory_bram.cc:978:replace_memory$15179 ($dffe) from module colorlight_i5.
Removing always-active EN on $auto$memory_bram.cc:978:replace_memory$15186 ($dffe) from module colorlight_i5.
Removing always-active EN on $auto$memory_bram.cc:978:replace_memory$15193 ($dffe) from module colorlight_i5.
Removing always-active EN on $auto$memory_bram.cc:978:replace_memory$15200 ($dffe) from module colorlight_i5.
Removing always-active EN on $auto$mem.cc:1133:emulate_transparency$15210 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 19 on $auto$mem.cc:1133:emulate_transparency$15210 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 20 on $auto$mem.cc:1133:emulate_transparency$15210 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 21 on $auto$mem.cc:1133:emulate_transparency$15210 ($dffe) from module colorlight_i5.
Setting constant 0-bit at position 22 on $auto$mem.cc:1133:emulate_transparency$15210 ($dffe) from module colorlight_i5.
Adding EN signal on $auto$opt_dff.cc:744:run$13194 ($sdffe) from module colorlight_i5 (D = \__main___basesoc_ethmac_sram122_length_clockdomainsrenamer_liteethmacsramreader_next_value [1:0], Q = \__main___basesoc_ethmac_sram122_length [1:0]).

4.31.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 17 unused cells and 1930 unused wires.

4.31.5. Rerunning OPT passes. (Removed registers in this run.)

4.31.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

4.31.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

4.31.8. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$opt_dff.cc:682:run$13712 ($sdff) from module colorlight_i5 (D = \__main___basesoc_tx_phase [0], Q = \__main___basesoc_tx_phase [0]).
Handling D = Q on $auto$opt_dff.cc:744:run$16285 ($sdffe) from module colorlight_i5 (conecting SRST instead).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:744:run$16285 ($sdffe) from module colorlight_i5.
Adding EN signal on $auto$opt_dff.cc:682:run$13698 ($sdff) from module colorlight_i5 (D = \__main___basesoc_rx_phase [0], Q = \__main___basesoc_rx_phase [0]).
Handling D = Q on $auto$opt_dff.cc:744:run$16288 ($sdffe) from module colorlight_i5 (conecting SRST instead).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:744:run$16288 ($sdffe) from module colorlight_i5.

4.31.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 2 unused cells and 2 unused wires.

4.31.10. Rerunning OPT passes. (Removed registers in this run.)

4.31.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

4.31.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

4.31.13. Executing OPT_DFF pass (perform DFF optimizations).

4.31.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..

4.31.15. Finished fast OPT passes.

4.32. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory \mem in module \colorlight_i5:
  created 40 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of colorlight_i5.mem: $\mem$rdreg[0]
  read interface: 1 $dff and 63 $mux cells.
  write interface: 0 write mux blocks.

4.33. Executing OPT pass (performing simple optimizations).

4.33.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

4.33.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

4.33.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $flatten\VexRiscv.$procmux$6692: \VexRiscv.IBusCachedPlugin_iBusRsp_redoFetch -> 1'0
  Analyzing evaluation results.
Removed 0 multiplexer ports.

4.33.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
    New input vector for $reduce_or cell $auto$opt_dff.cc:257:combine_resets$13530: { $procmux$11287_CMP $procmux$11282_CMP $procmux$11274_CMP \sys_rst }
    New input vector for $reduce_or cell $auto$opt_dff.cc:257:combine_resets$13469: { $procmux$11038_CMP $procmux$11033_CMP $procmux$11025_CMP \sys_rst }
    New input vector for $reduce_or cell $auto$opt_dff.cc:257:combine_resets$13408: { $procmux$10789_CMP $procmux$10784_CMP $procmux$10776_CMP \sys_rst }
    New input vector for $reduce_or cell $auto$opt_dff.cc:257:combine_resets$13347: { $procmux$10540_CMP $procmux$10535_CMP $procmux$10527_CMP \sys_rst }
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$procmux$5833:
      Old ports: A={ 2'00 $auto$wreduce.cc:454:run$14118 [1:0] }, B=4'1011, Y=$flatten\VexRiscv.$procmux$5833_Y
      New ports: A={ 1'0 $auto$wreduce.cc:454:run$14118 [1:0] }, B=3'111, Y={ $flatten\VexRiscv.$procmux$5833_Y [3] $flatten\VexRiscv.$procmux$5833_Y [1:0] }
      New connections: $flatten\VexRiscv.$procmux$5833_Y [2] = 1'0
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$procmux$6216:
      Old ports: A=0, B={ 29'00000000000000000000000000000 \VexRiscv._zz_CsrPlugin_csrMapping_readDataInit_1 [2:0] }, Y=\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit_10
      New ports: A=3'000, B=\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit_1 [2:0], Y=\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit_10 [2:0]
      New connections: \VexRiscv._zz_CsrPlugin_csrMapping_readDataInit_10 [31:3] = 29'00000000000000000000000000000
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$procmux$6261:
      Old ports: A=6'000000, B=6'100000, Y=\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit_2 [25:20]
      New ports: A=1'0, B=1'1, Y=\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit_2 [25]
      New connections: \VexRiscv._zz_CsrPlugin_csrMapping_readDataInit_2 [24:20] = 5'00000
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$procmux$6264:
      Old ports: A=13'0000000000000, B=13'1000000000000, Y=\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit_2 [12:0]
      New ports: A=1'0, B=1'1, Y=\VexRiscv._zz_CsrPlugin_csrMapping_readDataInit_2 [12]
      New connections: \VexRiscv._zz_CsrPlugin_csrMapping_readDataInit_2 [11:0] = 12'000000000000
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$procmux$6436:
      Old ports: A={ \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] $flatten\VexRiscv.$ternary$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3888$4203_Y [19:0] }, B=4, Y=$flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0]
      New ports: A={ \VexRiscv.decode_to_execute_INSTRUCTION [31] $flatten\VexRiscv.$ternary$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3888$4203_Y [19:0] }, B=21'000000000000000000100, Y=$flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20:0]
      New connections: $flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [31:21] = { $flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20] }
    Consolidated identical input bits for $pmux cell $flatten\VexRiscv.$procmux$6606:
      Old ports: A={ \VexRiscv.dataCache_1_io_cpu_writeBack_data [31:16] \VexRiscv._zz_writeBack_DBusCachedPlugin_rspShifted_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspShifted }, B={ \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspShifted \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspShifted_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspShifted }, Y=\VexRiscv.writeBack_DBusCachedPlugin_rspFormated
      New ports: A={ \VexRiscv.dataCache_1_io_cpu_writeBack_data [31:16] \VexRiscv._zz_writeBack_DBusCachedPlugin_rspShifted_2 }, B={ \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspFormated_2 \VexRiscv._zz_writeBack_DBusCachedPlugin_rspShifted_2 }, Y=\VexRiscv.writeBack_DBusCachedPlugin_rspFormated [31:8]
      New connections: \VexRiscv.writeBack_DBusCachedPlugin_rspFormated [7:0] = \VexRiscv._zz_writeBack_DBusCachedPlugin_rspShifted
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$procmux$6611:
      Old ports: A={ 1'1 \VexRiscv._zz_DBusCachedPlugin_exceptionBus_payload_code [1:0] }, B={ 1'1 \VexRiscv._zz_DBusCachedPlugin_exceptionBus_payload_code_1 [1:0] }, Y=\VexRiscv.DBusCachedPlugin_exceptionBus_payload_code [2:0]
      New ports: A=\VexRiscv._zz_DBusCachedPlugin_exceptionBus_payload_code [1:0], B=\VexRiscv._zz_DBusCachedPlugin_exceptionBus_payload_code_1 [1:0], Y=\VexRiscv.DBusCachedPlugin_exceptionBus_payload_code [1:0]
      New connections: \VexRiscv.DBusCachedPlugin_exceptionBus_payload_code [2] = 1'1
    Consolidated identical input bits for $pmux cell $flatten\VexRiscv.$procmux$6673:
      Old ports: A=\VexRiscv.decode_to_execute_RS2, B={ \VexRiscv.decode_to_execute_RS2 [7:0] \VexRiscv.decode_to_execute_RS2 [7:0] \VexRiscv.decode_to_execute_RS2 [7:0] \VexRiscv.decode_to_execute_RS2 [7:0] \VexRiscv.decode_to_execute_RS2 [15:0] \VexRiscv.decode_to_execute_RS2 [15:0] }, Y=\VexRiscv._zz_execute_MEMORY_STORE_DATA_RF
      New ports: A=\VexRiscv.decode_to_execute_RS2 [31:8], B={ \VexRiscv.decode_to_execute_RS2 [7:0] \VexRiscv.decode_to_execute_RS2 [7:0] \VexRiscv.decode_to_execute_RS2 [7:0] \VexRiscv.decode_to_execute_RS2 [15:0] \VexRiscv.decode_to_execute_RS2 [15:8] }, Y=\VexRiscv._zz_execute_MEMORY_STORE_DATA_RF [31:8]
      New connections: \VexRiscv._zz_execute_MEMORY_STORE_DATA_RF [7:0] = \VexRiscv.decode_to_execute_RS2 [7:0]
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$procmux$6734:
      Old ports: A={ $flatten\VexRiscv.$add$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2895$3987_Y [31:2] 2'00 }, B={ \VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [31:2] 2'00 }, Y=$flatten\VexRiscv.$1\IBusCachedPlugin_fetchPc_pc[31:0]
      New ports: A=$flatten\VexRiscv.$add$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:2895$3987_Y [31:2], B=\VexRiscv.IBusCachedPlugin_cache.decodeStage_mmuRsp_physicalAddress [31:2], Y=$flatten\VexRiscv.$1\IBusCachedPlugin_fetchPc_pc[31:0] [31:2]
      New connections: $flatten\VexRiscv.$1\IBusCachedPlugin_fetchPc_pc[31:0] [1:0] = 2'00
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$ternary$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1348$3717:
      Old ports: A=2'01, B=2'11, Y=\VexRiscv._zz_DBusCachedPlugin_exceptionBus_payload_code [1:0]
      New ports: A=1'0, B=1'1, Y=\VexRiscv._zz_DBusCachedPlugin_exceptionBus_payload_code [1]
      New connections: \VexRiscv._zz_DBusCachedPlugin_exceptionBus_payload_code [0] = 1'1
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$ternary$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:1349$3718:
      Old ports: A=2'00, B=2'10, Y=\VexRiscv._zz_DBusCachedPlugin_exceptionBus_payload_code_1 [1:0]
      New ports: A=1'0, B=1'1, Y=\VexRiscv._zz_DBusCachedPlugin_exceptionBus_payload_code_1 [1]
      New connections: \VexRiscv._zz_DBusCachedPlugin_exceptionBus_payload_code_1 [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$ternary$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3120$4042:
      Old ports: A={ \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [7] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [30:25] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [11:8] 1'0 }, B={ \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [19:12] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [20] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [30:21] 1'0 }, Y={ $flatten\VexRiscv.$ternary$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3120$4042_Y [19:2] \VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload [1:0] }
      New ports: A={ \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [31] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [7] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [11:8] }, B={ \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [19:12] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [20] \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [24:21] }, Y={ $flatten\VexRiscv.$ternary$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3120$4042_Y [19:11] $flatten\VexRiscv.$ternary$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3120$4042_Y [4:2] \VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload [1] }
      New connections: { $flatten\VexRiscv.$ternary$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3120$4042_Y [10:5] \VexRiscv.IBusCachedPlugin_predictionJumpInterface_payload [0] } = { \VexRiscv.IBusCachedPlugin_cache.io_cpu_fetch_data_regNextWhen [30:25] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$ternary$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3888$4203:
      Old ports: A={ \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [7] \VexRiscv.decode_to_execute_INSTRUCTION [30:25] \VexRiscv.decode_to_execute_INSTRUCTION [11:8] 1'0 }, B={ \VexRiscv.decode_to_execute_INSTRUCTION [19:12] \VexRiscv.decode_to_execute_INSTRUCTION [20] \VexRiscv.decode_to_execute_INSTRUCTION [30:21] 1'0 }, Y=$flatten\VexRiscv.$ternary$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3888$4203_Y [19:0]
      New ports: A={ \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [7] \VexRiscv.decode_to_execute_INSTRUCTION [11:8] }, B={ \VexRiscv.decode_to_execute_INSTRUCTION [19:12] \VexRiscv.decode_to_execute_INSTRUCTION [20] \VexRiscv.decode_to_execute_INSTRUCTION [24:21] }, Y={ $flatten\VexRiscv.$ternary$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3888$4203_Y [19:11] $flatten\VexRiscv.$ternary$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3888$4203_Y [4:1] }
      New connections: { $flatten\VexRiscv.$ternary$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3888$4203_Y [10:5] $flatten\VexRiscv.$ternary$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3888$4203_Y [0] } = { \VexRiscv.decode_to_execute_INSTRUCTION [30:25] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$ternary$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4514$4500:
      Old ports: A={ \VexRiscv.dataCache_1_io_mem_cmd_s2mPipe_rData_address [4:2] 2'00 }, B={ \VexRiscv._zz_dBus_cmd_ready 2'00 }, Y={ \__main___basesoc_dbus_adr [2:0] $flatten\VexRiscv.$ternary$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4514$4500_Y [1:0] }
      New ports: A=\VexRiscv.dataCache_1_io_mem_cmd_s2mPipe_rData_address [4:2], B=\VexRiscv._zz_dBus_cmd_ready, Y=\__main___basesoc_dbus_adr [2:0]
      New connections: $flatten\VexRiscv.$ternary$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:4514$4500_Y [1:0] = 2'00
    Consolidated identical input bits for $pmux cell $flatten\VexRiscv.\dataCache_1.$procmux$5471:
      Old ports: A=4'0001, B=8'00111111, Y=\VexRiscv.dataCache_1._zz_stage0_mask
      New ports: A=2'00, B=4'0111, Y=\VexRiscv.dataCache_1._zz_stage0_mask [2:1]
      New connections: { \VexRiscv.dataCache_1._zz_stage0_mask [3] \VexRiscv.dataCache_1._zz_stage0_mask [0] } = { \VexRiscv.dataCache_1._zz_stage0_mask [2] 1'1 }
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.\dataCache_1.$procmux$5497:
      Old ports: A=\VexRiscv.dataCache_1.stageB_mmuRsp_physicalAddress [11:2], B={ \VexRiscv.dataCache_1.stageB_mmuRsp_physicalAddress [11:5] \VexRiscv.dataCache_1.loader_counter_value }, Y=\VexRiscv.dataCache_1.dataWriteCmd_payload_address
      New ports: A=\VexRiscv.dataCache_1.stageB_mmuRsp_physicalAddress [4:2], B=\VexRiscv.dataCache_1.loader_counter_value, Y=\VexRiscv.dataCache_1.dataWriteCmd_payload_address [2:0]
      New connections: \VexRiscv.dataCache_1.dataWriteCmd_payload_address [9:3] = \VexRiscv.dataCache_1.stageB_mmuRsp_physicalAddress [11:5]
    Consolidated identical input bits for $mux cell $procmux$10414:
      Old ports: A=3'100, B=3'010, Y=$procmux$10414_Y
      New ports: A=2'10, B=2'01, Y=$procmux$10414_Y [2:1]
      New connections: $procmux$10414_Y [0] = 1'0
    Consolidated identical input bits for $mux cell $procmux$7809:
      Old ports: A=11'00000000000, B=11'10000000000, Y=$procmux$7809_Y
      New ports: A=1'0, B=1'1, Y=$procmux$7809_Y [10]
      New connections: $procmux$7809_Y [9:0] = 10'0000000000
    Consolidated identical input bits for $mux cell $procmux$8183:
      Old ports: A=2'00, B=2'11, Y=$procmux$8183_Y
      New ports: A=1'0, B=1'1, Y=$procmux$8183_Y [0]
      New connections: $procmux$8183_Y [1] = $procmux$8183_Y [0]
    Consolidated identical input bits for $mux cell $procmux$9588:
      Old ports: A=3'000, B=3'100, Y=$auto$wreduce.cc:454:run$14137 [2:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$14137 [2]
      New connections: $auto$wreduce.cc:454:run$14137 [1:0] = 2'00
    Consolidated identical input bits for $mux cell $procmux$9593:
      Old ports: A=11'00000000000, B={ $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5630$1511_Y [10:2] 2'xx }, Y=$procmux$9593_Y
      New ports: A=10'0000000000, B={ $add$/home/nimunozb/Documentos/embebidos/repositorios/evse-embebidos-software/i5ether/test/telnet/build/gateware/colorlight_i5.v:5630$1511_Y [10:2] 1'x }, Y={ $procmux$9593_Y [10:2] $procmux$9593_Y [0] }
      New connections: $procmux$9593_Y [1] = $procmux$9593_Y [0]
    Consolidated identical input bits for $mux cell $procmux$9627:
      Old ports: A=3'100, B=3'011, Y=$procmux$9627_Y
      New ports: A=2'10, B=2'01, Y={ $procmux$9627_Y [2] $procmux$9627_Y [0] }
      New connections: $procmux$9627_Y [1] = $procmux$9627_Y [0]
    Consolidated identical input bits for $mux cell $procmux$9640:
      Old ports: A=2'00, B=2'11, Y=$auto$wreduce.cc:454:run$14138 [1:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$14138 [0]
      New connections: $auto$wreduce.cc:454:run$14138 [1] = $auto$wreduce.cc:454:run$14138 [0]
    Consolidated identical input bits for $mux cell $procmux$9917:
      Old ports: A=8'11010101, B=8'01010101, Y=$procmux$9917_Y
      New ports: A=1'1, B=1'0, Y=$procmux$9917_Y [7]
      New connections: $procmux$9917_Y [6:0] = 7'1010101
  Optimizing cells in module \colorlight_i5.
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$procmux$5835:
      Old ports: A=$flatten\VexRiscv.$procmux$5833_Y, B=4'0000, Y=$flatten\VexRiscv.$procmux$5835_Y
      New ports: A={ $flatten\VexRiscv.$procmux$5833_Y [3] $flatten\VexRiscv.$procmux$5833_Y [1:0] }, B=3'000, Y={ $flatten\VexRiscv.$procmux$5835_Y [3] $flatten\VexRiscv.$procmux$5835_Y [1:0] }
      New connections: $flatten\VexRiscv.$procmux$5835_Y [2] = 1'0
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$procmux$6436:
      Old ports: A={ \VexRiscv.decode_to_execute_INSTRUCTION [31] $flatten\VexRiscv.$ternary$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3888$4203_Y [19:0] }, B=21'000000000000000000100, Y=$flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20:0]
      New ports: A={ \VexRiscv.decode_to_execute_INSTRUCTION [31] $flatten\VexRiscv.$ternary$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3888$4203_Y [19:11] \VexRiscv.decode_to_execute_INSTRUCTION [30:25] $flatten\VexRiscv.$ternary$/home/nimunozb/Documentos/embebidos/programs/litex/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v:3888$4203_Y [4:1] }, B=20'00000000000000000010, Y=$flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20:1]
      New connections: $flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$procmux$6442:
      Old ports: A=$flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0], B={ \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31:20] }, Y=\VexRiscv.execute_BranchPlugin_branch_src2
      New ports: A=$flatten\VexRiscv.$2\execute_BranchPlugin_branch_src2[31:0] [20:0], B={ \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31] \VexRiscv.decode_to_execute_INSTRUCTION [31:20] }, Y=\VexRiscv.execute_BranchPlugin_branch_src2 [20:0]
      New connections: \VexRiscv.execute_BranchPlugin_branch_src2 [31:21] = { \VexRiscv.execute_BranchPlugin_branch_src2 [20] \VexRiscv.execute_BranchPlugin_branch_src2 [20] \VexRiscv.execute_BranchPlugin_branch_src2 [20] \VexRiscv.execute_BranchPlugin_branch_src2 [20] \VexRiscv.execute_BranchPlugin_branch_src2 [20] \VexRiscv.execute_BranchPlugin_branch_src2 [20] \VexRiscv.execute_BranchPlugin_branch_src2 [20] \VexRiscv.execute_BranchPlugin_branch_src2 [20] \VexRiscv.execute_BranchPlugin_branch_src2 [20] \VexRiscv.execute_BranchPlugin_branch_src2 [20] \VexRiscv.execute_BranchPlugin_branch_src2 [20] }
    Consolidated identical input bits for $mux cell $procmux$7811:
      Old ports: A=$procmux$7809_Y, B=11'10000000000, Y=$procmux$7811_Y
      New ports: A=$procmux$7809_Y [10], B=1'1, Y=$procmux$7811_Y [10]
      New connections: $procmux$7811_Y [9:0] = 10'0000000000
    Consolidated identical input bits for $pmux cell $procmux$9591:
      Old ports: A={ 8'00000000 $auto$wreduce.cc:454:run$14137 [2:0] }, B={ $procmux$9593_Y 11'00000000000 }, Y=\__main___basesoc_ethmac_sram122_length_clockdomainsrenamer_liteethmacsramreader_next_value
      New ports: A={ 8'00000000 $auto$wreduce.cc:454:run$14137 [2] 1'0 }, B={ $procmux$9593_Y [10:2] $procmux$9593_Y [0] 10'0000000000 }, Y={ \__main___basesoc_ethmac_sram122_length_clockdomainsrenamer_liteethmacsramreader_next_value [10:2] \__main___basesoc_ethmac_sram122_length_clockdomainsrenamer_liteethmacsramreader_next_value [0] }
      New connections: \__main___basesoc_ethmac_sram122_length_clockdomainsrenamer_liteethmacsramreader_next_value [1] = \__main___basesoc_ethmac_sram122_length_clockdomainsrenamer_liteethmacsramreader_next_value [0]
  Optimizing cells in module \colorlight_i5.
Performed a total of 33 changes.

4.33.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 2 cells.

4.33.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$opt_dff.cc:744:run$14064 ($dffe) from module colorlight_i5 (D = $flatten\VexRiscv.$procmux$5835_Y [2], Q = \VexRiscv.CsrPlugin_exceptionPortCtrl_exceptionContext_code [2], rval = 1'1).
Handling const CLK on $memory\mem[0]$16289 ($dff) from module colorlight_i5 (removing D path).
Setting constant 0-bit at position 0 on $memory\mem[0]$16289 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 1 on $memory\mem[0]$16289 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 2 on $memory\mem[0]$16289 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 3 on $memory\mem[0]$16289 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 4 on $memory\mem[0]$16289 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 5 on $memory\mem[0]$16289 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 6 on $memory\mem[0]$16289 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 7 on $memory\mem[0]$16289 ($dff) from module colorlight_i5.
Handling const CLK on $memory\mem[1]$16291 ($dff) from module colorlight_i5 (removing D path).
Setting constant 1-bit at position 0 on $memory\mem[1]$16291 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 1 on $memory\mem[1]$16291 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 2 on $memory\mem[1]$16291 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 3 on $memory\mem[1]$16291 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 4 on $memory\mem[1]$16291 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 5 on $memory\mem[1]$16291 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 6 on $memory\mem[1]$16291 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 7 on $memory\mem[1]$16291 ($dff) from module colorlight_i5.
Handling const CLK on $memory\mem[2]$16293 ($dff) from module colorlight_i5 (removing D path).
Setting constant 0-bit at position 0 on $memory\mem[2]$16293 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 1 on $memory\mem[2]$16293 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 2 on $memory\mem[2]$16293 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 3 on $memory\mem[2]$16293 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 4 on $memory\mem[2]$16293 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 5 on $memory\mem[2]$16293 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 6 on $memory\mem[2]$16293 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 7 on $memory\mem[2]$16293 ($dff) from module colorlight_i5.
Handling const CLK on $memory\mem[3]$16295 ($dff) from module colorlight_i5 (removing D path).
Setting constant 1-bit at position 0 on $memory\mem[3]$16295 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 1 on $memory\mem[3]$16295 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 2 on $memory\mem[3]$16295 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 3 on $memory\mem[3]$16295 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 4 on $memory\mem[3]$16295 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 5 on $memory\mem[3]$16295 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 6 on $memory\mem[3]$16295 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 7 on $memory\mem[3]$16295 ($dff) from module colorlight_i5.
Handling const CLK on $memory\mem[4]$16297 ($dff) from module colorlight_i5 (removing D path).
Setting constant 0-bit at position 0 on $memory\mem[4]$16297 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 1 on $memory\mem[4]$16297 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 2 on $memory\mem[4]$16297 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 3 on $memory\mem[4]$16297 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 4 on $memory\mem[4]$16297 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 5 on $memory\mem[4]$16297 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 6 on $memory\mem[4]$16297 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 7 on $memory\mem[4]$16297 ($dff) from module colorlight_i5.
Handling const CLK on $memory\mem[5]$16299 ($dff) from module colorlight_i5 (removing D path).
Setting constant 0-bit at position 0 on $memory\mem[5]$16299 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 1 on $memory\mem[5]$16299 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 2 on $memory\mem[5]$16299 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 3 on $memory\mem[5]$16299 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 4 on $memory\mem[5]$16299 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 5 on $memory\mem[5]$16299 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 6 on $memory\mem[5]$16299 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 7 on $memory\mem[5]$16299 ($dff) from module colorlight_i5.
Handling const CLK on $memory\mem[6]$16301 ($dff) from module colorlight_i5 (removing D path).
Setting constant 1-bit at position 0 on $memory\mem[6]$16301 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 1 on $memory\mem[6]$16301 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 2 on $memory\mem[6]$16301 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 3 on $memory\mem[6]$16301 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 4 on $memory\mem[6]$16301 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 5 on $memory\mem[6]$16301 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 6 on $memory\mem[6]$16301 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 7 on $memory\mem[6]$16301 ($dff) from module colorlight_i5.
Handling const CLK on $memory\mem[7]$16303 ($dff) from module colorlight_i5 (removing D path).
Setting constant 0-bit at position 0 on $memory\mem[7]$16303 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 1 on $memory\mem[7]$16303 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 2 on $memory\mem[7]$16303 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 3 on $memory\mem[7]$16303 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 4 on $memory\mem[7]$16303 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 5 on $memory\mem[7]$16303 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 6 on $memory\mem[7]$16303 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 7 on $memory\mem[7]$16303 ($dff) from module colorlight_i5.
Handling const CLK on $memory\mem[8]$16305 ($dff) from module colorlight_i5 (removing D path).
Setting constant 1-bit at position 0 on $memory\mem[8]$16305 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 1 on $memory\mem[8]$16305 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 2 on $memory\mem[8]$16305 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 3 on $memory\mem[8]$16305 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 4 on $memory\mem[8]$16305 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 5 on $memory\mem[8]$16305 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 6 on $memory\mem[8]$16305 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 7 on $memory\mem[8]$16305 ($dff) from module colorlight_i5.
Handling const CLK on $memory\mem[9]$16307 ($dff) from module colorlight_i5 (removing D path).
Setting constant 0-bit at position 0 on $memory\mem[9]$16307 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 1 on $memory\mem[9]$16307 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 2 on $memory\mem[9]$16307 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 3 on $memory\mem[9]$16307 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 4 on $memory\mem[9]$16307 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 5 on $memory\mem[9]$16307 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 6 on $memory\mem[9]$16307 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 7 on $memory\mem[9]$16307 ($dff) from module colorlight_i5.
Handling const CLK on $memory\mem[10]$16309 ($dff) from module colorlight_i5 (removing D path).
Setting constant 1-bit at position 0 on $memory\mem[10]$16309 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 1 on $memory\mem[10]$16309 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 2 on $memory\mem[10]$16309 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 3 on $memory\mem[10]$16309 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 4 on $memory\mem[10]$16309 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 5 on $memory\mem[10]$16309 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 6 on $memory\mem[10]$16309 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 7 on $memory\mem[10]$16309 ($dff) from module colorlight_i5.
Handling const CLK on $memory\mem[11]$16311 ($dff) from module colorlight_i5 (removing D path).
Setting constant 1-bit at position 0 on $memory\mem[11]$16311 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 1 on $memory\mem[11]$16311 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 2 on $memory\mem[11]$16311 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 3 on $memory\mem[11]$16311 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 4 on $memory\mem[11]$16311 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 5 on $memory\mem[11]$16311 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 6 on $memory\mem[11]$16311 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 7 on $memory\mem[11]$16311 ($dff) from module colorlight_i5.
Handling const CLK on $memory\mem[12]$16313 ($dff) from module colorlight_i5 (removing D path).
Setting constant 1-bit at position 0 on $memory\mem[12]$16313 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 1 on $memory\mem[12]$16313 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 2 on $memory\mem[12]$16313 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 3 on $memory\mem[12]$16313 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 4 on $memory\mem[12]$16313 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 5 on $memory\mem[12]$16313 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 6 on $memory\mem[12]$16313 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 7 on $memory\mem[12]$16313 ($dff) from module colorlight_i5.
Handling const CLK on $memory\mem[13]$16315 ($dff) from module colorlight_i5 (removing D path).
Setting constant 0-bit at position 0 on $memory\mem[13]$16315 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 1 on $memory\mem[13]$16315 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 2 on $memory\mem[13]$16315 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 3 on $memory\mem[13]$16315 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 4 on $memory\mem[13]$16315 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 5 on $memory\mem[13]$16315 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 6 on $memory\mem[13]$16315 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 7 on $memory\mem[13]$16315 ($dff) from module colorlight_i5.
Handling const CLK on $memory\mem[14]$16317 ($dff) from module colorlight_i5 (removing D path).
Setting constant 1-bit at position 0 on $memory\mem[14]$16317 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 1 on $memory\mem[14]$16317 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 2 on $memory\mem[14]$16317 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 3 on $memory\mem[14]$16317 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 4 on $memory\mem[14]$16317 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 5 on $memory\mem[14]$16317 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 6 on $memory\mem[14]$16317 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 7 on $memory\mem[14]$16317 ($dff) from module colorlight_i5.
Handling const CLK on $memory\mem[15]$16319 ($dff) from module colorlight_i5 (removing D path).
Setting constant 0-bit at position 0 on $memory\mem[15]$16319 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 1 on $memory\mem[15]$16319 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 2 on $memory\mem[15]$16319 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 3 on $memory\mem[15]$16319 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 4 on $memory\mem[15]$16319 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 5 on $memory\mem[15]$16319 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 6 on $memory\mem[15]$16319 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 7 on $memory\mem[15]$16319 ($dff) from module colorlight_i5.
Handling const CLK on $memory\mem[16]$16321 ($dff) from module colorlight_i5 (removing D path).
Setting constant 1-bit at position 0 on $memory\mem[16]$16321 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 1 on $memory\mem[16]$16321 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 2 on $memory\mem[16]$16321 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 3 on $memory\mem[16]$16321 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 4 on $memory\mem[16]$16321 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 5 on $memory\mem[16]$16321 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 6 on $memory\mem[16]$16321 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 7 on $memory\mem[16]$16321 ($dff) from module colorlight_i5.
Handling const CLK on $memory\mem[17]$16323 ($dff) from module colorlight_i5 (removing D path).
Setting constant 1-bit at position 0 on $memory\mem[17]$16323 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 1 on $memory\mem[17]$16323 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 2 on $memory\mem[17]$16323 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 3 on $memory\mem[17]$16323 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 4 on $memory\mem[17]$16323 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 5 on $memory\mem[17]$16323 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 6 on $memory\mem[17]$16323 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 7 on $memory\mem[17]$16323 ($dff) from module colorlight_i5.
Handling const CLK on $memory\mem[18]$16325 ($dff) from module colorlight_i5 (removing D path).
Setting constant 0-bit at position 0 on $memory\mem[18]$16325 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 1 on $memory\mem[18]$16325 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 2 on $memory\mem[18]$16325 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 3 on $memory\mem[18]$16325 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 4 on $memory\mem[18]$16325 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 5 on $memory\mem[18]$16325 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 6 on $memory\mem[18]$16325 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 7 on $memory\mem[18]$16325 ($dff) from module colorlight_i5.
Handling const CLK on $memory\mem[19]$16327 ($dff) from module colorlight_i5 (removing D path).
Setting constant 0-bit at position 0 on $memory\mem[19]$16327 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 1 on $memory\mem[19]$16327 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 2 on $memory\mem[19]$16327 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 3 on $memory\mem[19]$16327 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 4 on $memory\mem[19]$16327 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 5 on $memory\mem[19]$16327 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 6 on $memory\mem[19]$16327 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 7 on $memory\mem[19]$16327 ($dff) from module colorlight_i5.
Handling const CLK on $memory\mem[20]$16329 ($dff) from module colorlight_i5 (removing D path).
Setting constant 0-bit at position 0 on $memory\mem[20]$16329 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 1 on $memory\mem[20]$16329 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 2 on $memory\mem[20]$16329 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 3 on $memory\mem[20]$16329 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 4 on $memory\mem[20]$16329 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 5 on $memory\mem[20]$16329 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 6 on $memory\mem[20]$16329 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 7 on $memory\mem[20]$16329 ($dff) from module colorlight_i5.
Handling const CLK on $memory\mem[21]$16331 ($dff) from module colorlight_i5 (removing D path).
Setting constant 0-bit at position 0 on $memory\mem[21]$16331 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 1 on $memory\mem[21]$16331 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 2 on $memory\mem[21]$16331 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 3 on $memory\mem[21]$16331 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 4 on $memory\mem[21]$16331 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 5 on $memory\mem[21]$16331 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 6 on $memory\mem[21]$16331 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 7 on $memory\mem[21]$16331 ($dff) from module colorlight_i5.
Handling const CLK on $memory\mem[22]$16333 ($dff) from module colorlight_i5 (removing D path).
Setting constant 0-bit at position 0 on $memory\mem[22]$16333 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 1 on $memory\mem[22]$16333 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 2 on $memory\mem[22]$16333 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 3 on $memory\mem[22]$16333 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 4 on $memory\mem[22]$16333 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 5 on $memory\mem[22]$16333 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 6 on $memory\mem[22]$16333 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 7 on $memory\mem[22]$16333 ($dff) from module colorlight_i5.
Handling const CLK on $memory\mem[23]$16335 ($dff) from module colorlight_i5 (removing D path).
Setting constant 1-bit at position 0 on $memory\mem[23]$16335 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 1 on $memory\mem[23]$16335 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 2 on $memory\mem[23]$16335 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 3 on $memory\mem[23]$16335 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 4 on $memory\mem[23]$16335 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 5 on $memory\mem[23]$16335 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 6 on $memory\mem[23]$16335 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 7 on $memory\mem[23]$16335 ($dff) from module colorlight_i5.
Handling const CLK on $memory\mem[24]$16337 ($dff) from module colorlight_i5 (removing D path).
Setting constant 1-bit at position 0 on $memory\mem[24]$16337 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 1 on $memory\mem[24]$16337 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 2 on $memory\mem[24]$16337 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 3 on $memory\mem[24]$16337 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 4 on $memory\mem[24]$16337 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 5 on $memory\mem[24]$16337 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 6 on $memory\mem[24]$16337 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 7 on $memory\mem[24]$16337 ($dff) from module colorlight_i5.
Handling const CLK on $memory\mem[25]$16339 ($dff) from module colorlight_i5 (removing D path).
Setting constant 0-bit at position 0 on $memory\mem[25]$16339 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 1 on $memory\mem[25]$16339 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 2 on $memory\mem[25]$16339 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 3 on $memory\mem[25]$16339 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 4 on $memory\mem[25]$16339 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 5 on $memory\mem[25]$16339 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 6 on $memory\mem[25]$16339 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 7 on $memory\mem[25]$16339 ($dff) from module colorlight_i5.
Handling const CLK on $memory\mem[26]$16341 ($dff) from module colorlight_i5 (removing D path).
Setting constant 1-bit at position 0 on $memory\mem[26]$16341 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 1 on $memory\mem[26]$16341 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 2 on $memory\mem[26]$16341 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 3 on $memory\mem[26]$16341 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 4 on $memory\mem[26]$16341 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 5 on $memory\mem[26]$16341 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 6 on $memory\mem[26]$16341 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 7 on $memory\mem[26]$16341 ($dff) from module colorlight_i5.
Handling const CLK on $memory\mem[27]$16343 ($dff) from module colorlight_i5 (removing D path).
Setting constant 1-bit at position 0 on $memory\mem[27]$16343 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 1 on $memory\mem[27]$16343 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 2 on $memory\mem[27]$16343 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 3 on $memory\mem[27]$16343 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 4 on $memory\mem[27]$16343 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 5 on $memory\mem[27]$16343 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 6 on $memory\mem[27]$16343 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 7 on $memory\mem[27]$16343 ($dff) from module colorlight_i5.
Handling const CLK on $memory\mem[28]$16345 ($dff) from module colorlight_i5 (removing D path).
Setting constant 1-bit at position 0 on $memory\mem[28]$16345 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 1 on $memory\mem[28]$16345 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 2 on $memory\mem[28]$16345 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 3 on $memory\mem[28]$16345 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 4 on $memory\mem[28]$16345 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 5 on $memory\mem[28]$16345 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 6 on $memory\mem[28]$16345 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 7 on $memory\mem[28]$16345 ($dff) from module colorlight_i5.
Handling const CLK on $memory\mem[29]$16347 ($dff) from module colorlight_i5 (removing D path).
Setting constant 0-bit at position 0 on $memory\mem[29]$16347 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 1 on $memory\mem[29]$16347 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 2 on $memory\mem[29]$16347 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 3 on $memory\mem[29]$16347 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 4 on $memory\mem[29]$16347 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 5 on $memory\mem[29]$16347 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 6 on $memory\mem[29]$16347 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 7 on $memory\mem[29]$16347 ($dff) from module colorlight_i5.
Handling const CLK on $memory\mem[30]$16349 ($dff) from module colorlight_i5 (removing D path).
Setting constant 0-bit at position 0 on $memory\mem[30]$16349 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 1 on $memory\mem[30]$16349 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 2 on $memory\mem[30]$16349 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 3 on $memory\mem[30]$16349 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 4 on $memory\mem[30]$16349 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 5 on $memory\mem[30]$16349 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 6 on $memory\mem[30]$16349 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 7 on $memory\mem[30]$16349 ($dff) from module colorlight_i5.
Handling const CLK on $memory\mem[31]$16351 ($dff) from module colorlight_i5 (removing D path).
Setting constant 1-bit at position 0 on $memory\mem[31]$16351 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 1 on $memory\mem[31]$16351 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 2 on $memory\mem[31]$16351 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 3 on $memory\mem[31]$16351 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 4 on $memory\mem[31]$16351 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 5 on $memory\mem[31]$16351 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 6 on $memory\mem[31]$16351 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 7 on $memory\mem[31]$16351 ($dff) from module colorlight_i5.
Handling const CLK on $memory\mem[32]$16353 ($dff) from module colorlight_i5 (removing D path).
Setting constant 0-bit at position 0 on $memory\mem[32]$16353 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 1 on $memory\mem[32]$16353 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 2 on $memory\mem[32]$16353 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 3 on $memory\mem[32]$16353 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 4 on $memory\mem[32]$16353 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 5 on $memory\mem[32]$16353 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 6 on $memory\mem[32]$16353 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 7 on $memory\mem[32]$16353 ($dff) from module colorlight_i5.
Handling const CLK on $memory\mem[33]$16355 ($dff) from module colorlight_i5 (removing D path).
Setting constant 0-bit at position 0 on $memory\mem[33]$16355 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 1 on $memory\mem[33]$16355 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 2 on $memory\mem[33]$16355 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 3 on $memory\mem[33]$16355 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 4 on $memory\mem[33]$16355 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 5 on $memory\mem[33]$16355 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 6 on $memory\mem[33]$16355 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 7 on $memory\mem[33]$16355 ($dff) from module colorlight_i5.
Handling const CLK on $memory\mem[34]$16357 ($dff) from module colorlight_i5 (removing D path).
Setting constant 0-bit at position 0 on $memory\mem[34]$16357 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 1 on $memory\mem[34]$16357 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 2 on $memory\mem[34]$16357 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 3 on $memory\mem[34]$16357 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 4 on $memory\mem[34]$16357 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 5 on $memory\mem[34]$16357 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 6 on $memory\mem[34]$16357 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 7 on $memory\mem[34]$16357 ($dff) from module colorlight_i5.
Handling const CLK on $memory\mem[35]$16359 ($dff) from module colorlight_i5 (removing D path).
Setting constant 0-bit at position 0 on $memory\mem[35]$16359 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 1 on $memory\mem[35]$16359 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 2 on $memory\mem[35]$16359 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 3 on $memory\mem[35]$16359 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 4 on $memory\mem[35]$16359 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 5 on $memory\mem[35]$16359 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 6 on $memory\mem[35]$16359 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 7 on $memory\mem[35]$16359 ($dff) from module colorlight_i5.
Handling const CLK on $memory\mem[36]$16361 ($dff) from module colorlight_i5 (removing D path).
Setting constant 0-bit at position 0 on $memory\mem[36]$16361 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 1 on $memory\mem[36]$16361 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 2 on $memory\mem[36]$16361 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 3 on $memory\mem[36]$16361 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 4 on $memory\mem[36]$16361 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 5 on $memory\mem[36]$16361 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 6 on $memory\mem[36]$16361 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 7 on $memory\mem[36]$16361 ($dff) from module colorlight_i5.
Handling const CLK on $memory\mem[37]$16363 ($dff) from module colorlight_i5 (removing D path).
Setting constant 1-bit at position 0 on $memory\mem[37]$16363 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 1 on $memory\mem[37]$16363 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 2 on $memory\mem[37]$16363 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 3 on $memory\mem[37]$16363 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 4 on $memory\mem[37]$16363 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 5 on $memory\mem[37]$16363 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 6 on $memory\mem[37]$16363 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 7 on $memory\mem[37]$16363 ($dff) from module colorlight_i5.
Handling const CLK on $memory\mem[38]$16365 ($dff) from module colorlight_i5 (removing D path).
Setting constant 1-bit at position 0 on $memory\mem[38]$16365 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 1 on $memory\mem[38]$16365 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 2 on $memory\mem[38]$16365 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 3 on $memory\mem[38]$16365 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 4 on $memory\mem[38]$16365 ($dff) from module colorlight_i5.
Setting constant 1-bit at position 5 on $memory\mem[38]$16365 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 6 on $memory\mem[38]$16365 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 7 on $memory\mem[38]$16365 ($dff) from module colorlight_i5.
Handling const CLK on $memory\mem[39]$16367 ($dff) from module colorlight_i5 (removing D path).
Setting constant 0-bit at position 0 on $memory\mem[39]$16367 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 1 on $memory\mem[39]$16367 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 2 on $memory\mem[39]$16367 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 3 on $memory\mem[39]$16367 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 4 on $memory\mem[39]$16367 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 5 on $memory\mem[39]$16367 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 6 on $memory\mem[39]$16367 ($dff) from module colorlight_i5.
Setting constant 0-bit at position 7 on $memory\mem[39]$16367 ($dff) from module colorlight_i5.

4.33.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 0 unused cells and 127 unused wires.

4.33.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

4.33.9. Rerunning OPT passes. (Maybe there is more to do..)

4.33.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

4.33.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
    Consolidated identical input bits for $mux cell $flatten\VexRiscv.$procmux$6611:
      Old ports: A={ \VexRiscv._zz_DBusCachedPlugin_exceptionBus_payload_code [1] 1'1 }, B={ \VexRiscv._zz_DBusCachedPlugin_exceptionBus_payload_code [1] 1'0 }, Y=\VexRiscv.DBusCachedPlugin_exceptionBus_payload_code [1:0]
      New ports: A=1'1, B=1'0, Y=\VexRiscv.DBusCachedPlugin_exceptionBus_payload_code [0]
      New connections: \VexRiscv.DBusCachedPlugin_exceptionBus_payload_code [1] = \VexRiscv._zz_DBusCachedPlugin_exceptionBus_payload_code [1]
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][0]$16462:
      Old ports: A=8'01001100, B=8'01101001, Y=$memory\mem$rdmux[0][4][0]$a$16415
      New ports: A=2'10, B=2'01, Y={ $memory\mem$rdmux[0][4][0]$a$16415 [2] $memory\mem$rdmux[0][4][0]$a$16415 [0] }
      New connections: { $memory\mem$rdmux[0][4][0]$a$16415 [7:3] $memory\mem$rdmux[0][4][0]$a$16415 [1] } = { 2'01 $memory\mem$rdmux[0][4][0]$a$16415 [0] 3'010 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][10]$16492:
      Old ports: A=8'00110010, B=8'00110000, Y=$memory\mem$rdmux[0][4][5]$a$16430
      New ports: A=1'1, B=1'0, Y=$memory\mem$rdmux[0][4][5]$a$16430 [1]
      New connections: { $memory\mem$rdmux[0][4][5]$a$16430 [7:2] $memory\mem$rdmux[0][4][5]$a$16430 [0] } = 7'0011000
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][11]$16495:
      Old ports: A=8'00110010, B=8'00110011, Y=$memory\mem$rdmux[0][4][5]$b$16431
      New ports: A=1'0, B=1'1, Y=$memory\mem$rdmux[0][4][5]$b$16431 [0]
      New connections: $memory\mem$rdmux[0][4][5]$b$16431 [7:1] = 7'0011001
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][12]$16498:
      Old ports: A=8'00101101, B=8'00110000, Y=$memory\mem$rdmux[0][4][6]$a$16433
      New ports: A=2'01, B=2'10, Y={ $memory\mem$rdmux[0][4][6]$a$16433 [4] $memory\mem$rdmux[0][4][6]$a$16433 [0] }
      New connections: { $memory\mem$rdmux[0][4][6]$a$16433 [7:5] $memory\mem$rdmux[0][4][6]$a$16433 [3:1] } = { 3'001 $memory\mem$rdmux[0][4][6]$a$16433 [0] $memory\mem$rdmux[0][4][6]$a$16433 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][13]$16501:
      Old ports: A=8'00110101, B=8'00101101, Y=$memory\mem$rdmux[0][4][6]$b$16434
      New ports: A=2'10, B=2'01, Y=$memory\mem$rdmux[0][4][6]$b$16434 [4:3]
      New connections: { $memory\mem$rdmux[0][4][6]$b$16434 [7:5] $memory\mem$rdmux[0][4][6]$b$16434 [2:0] } = 6'001101
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][14]$16504:
      Old ports: A=8'00110001, B=8'00110110, Y=$memory\mem$rdmux[0][4][7]$a$16436
      New ports: A=2'01, B=2'10, Y=$memory\mem$rdmux[0][4][7]$a$16436 [1:0]
      New connections: $memory\mem$rdmux[0][4][7]$a$16436 [7:2] = { 5'00110 $memory\mem$rdmux[0][4][7]$a$16436 [1] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][15]$16507:
      Old ports: A=8'00100000, B=8'00110001, Y=$memory\mem$rdmux[0][4][7]$b$16437
      New ports: A=1'0, B=1'1, Y=$memory\mem$rdmux[0][4][7]$b$16437 [0]
      New connections: $memory\mem$rdmux[0][4][7]$b$16437 [7:1] = { 3'001 $memory\mem$rdmux[0][4][7]$b$16437 [0] 3'000 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][16]$16510:
      Old ports: A=8'00110000, B=8'00111010, Y=$memory\mem$rdmux[0][4][8]$a$16439
      New ports: A=1'0, B=1'1, Y=$memory\mem$rdmux[0][4][8]$a$16439 [1]
      New connections: { $memory\mem$rdmux[0][4][8]$a$16439 [7:2] $memory\mem$rdmux[0][4][8]$a$16439 [0] } = { 4'0011 $memory\mem$rdmux[0][4][8]$a$16439 [1] 2'00 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][17]$16513:
      Old ports: A=8'00110000, B=8'00111000, Y=$memory\mem$rdmux[0][4][8]$b$16440
      New ports: A=1'0, B=1'1, Y=$memory\mem$rdmux[0][4][8]$b$16440 [3]
      New connections: { $memory\mem$rdmux[0][4][8]$b$16440 [7:4] $memory\mem$rdmux[0][4][8]$b$16440 [2:0] } = 7'0011000
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][18]$16516:
      Old ports: A=8'00111010, B=8'00110011, Y=$memory\mem$rdmux[0][4][9]$a$16442
      New ports: A=2'10, B=2'01, Y={ $memory\mem$rdmux[0][4][9]$a$16442 [3] $memory\mem$rdmux[0][4][9]$a$16442 [0] }
      New connections: { $memory\mem$rdmux[0][4][9]$a$16442 [7:4] $memory\mem$rdmux[0][4][9]$a$16442 [2:1] } = 6'001101
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][19]$16519:
      Old ports: A=8'00110011, B=8'00000000, Y=$memory\mem$rdmux[0][4][9]$b$16443
      New ports: A=1'1, B=1'0, Y=$memory\mem$rdmux[0][4][9]$b$16443 [0]
      New connections: $memory\mem$rdmux[0][4][9]$b$16443 [7:1] = { 2'00 $memory\mem$rdmux[0][4][9]$b$16443 [0] $memory\mem$rdmux[0][4][9]$b$16443 [0] 2'00 $memory\mem$rdmux[0][4][9]$b$16443 [0] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][1]$16465:
      Old ports: A=8'01110100, B=8'01100101, Y=$memory\mem$rdmux[0][4][0]$b$16416
      New ports: A=2'10, B=2'01, Y={ $memory\mem$rdmux[0][4][0]$b$16416 [4] $memory\mem$rdmux[0][4][0]$b$16416 [0] }
      New connections: { $memory\mem$rdmux[0][4][0]$b$16416 [7:5] $memory\mem$rdmux[0][4][0]$b$16416 [3:1] } = 6'011010
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][2]$16468:
      Old ports: A=8'01011000, B=8'00100000, Y=$memory\mem$rdmux[0][4][1]$a$16418
      New ports: A=2'01, B=2'10, Y={ $memory\mem$rdmux[0][4][1]$a$16418 [5] $memory\mem$rdmux[0][4][1]$a$16418 [3] }
      New connections: { $memory\mem$rdmux[0][4][1]$a$16418 [7:6] $memory\mem$rdmux[0][4][1]$a$16418 [4] $memory\mem$rdmux[0][4][1]$a$16418 [2:0] } = { 1'0 $memory\mem$rdmux[0][4][1]$a$16418 [3] $memory\mem$rdmux[0][4][1]$a$16418 [3] 3'000 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][3]$16471:
      Old ports: A=8'01000011, B=8'01010000, Y=$memory\mem$rdmux[0][4][1]$b$16419
      New ports: A=2'01, B=2'10, Y={ $memory\mem$rdmux[0][4][1]$b$16419 [4] $memory\mem$rdmux[0][4][1]$b$16419 [0] }
      New connections: { $memory\mem$rdmux[0][4][1]$b$16419 [7:5] $memory\mem$rdmux[0][4][1]$b$16419 [3:1] } = { 5'01000 $memory\mem$rdmux[0][4][1]$b$16419 [0] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][4]$16474:
      Old ports: A=8'01010101, B=8'00100000, Y=$memory\mem$rdmux[0][4][2]$a$16421
      New ports: A=2'01, B=2'10, Y={ $memory\mem$rdmux[0][4][2]$a$16421 [5] $memory\mem$rdmux[0][4][2]$a$16421 [0] }
      New connections: { $memory\mem$rdmux[0][4][2]$a$16421 [7:6] $memory\mem$rdmux[0][4][2]$a$16421 [4:1] } = { 1'0 $memory\mem$rdmux[0][4][2]$a$16421 [0] $memory\mem$rdmux[0][4][2]$a$16421 [0] 1'0 $memory\mem$rdmux[0][4][2]$a$16421 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][5]$16477:
      Old ports: A=8'01100011, B=8'01100001, Y=$memory\mem$rdmux[0][4][2]$b$16422
      New ports: A=1'1, B=1'0, Y=$memory\mem$rdmux[0][4][2]$b$16422 [1]
      New connections: { $memory\mem$rdmux[0][4][2]$b$16422 [7:2] $memory\mem$rdmux[0][4][2]$b$16422 [0] } = 7'0110001
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][6]$16480:
      Old ports: A=8'01101001, B=8'01101110, Y=$memory\mem$rdmux[0][4][3]$a$16424
      New ports: A=2'01, B=2'10, Y=$memory\mem$rdmux[0][4][3]$a$16424 [1:0]
      New connections: $memory\mem$rdmux[0][4][3]$a$16424 [7:2] = { 5'01101 $memory\mem$rdmux[0][4][3]$a$16424 [1] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][7]$16483:
      Old ports: A=8'01011111, B=8'01110100, Y=$memory\mem$rdmux[0][4][3]$b$16425
      New ports: A=2'01, B=2'10, Y={ $memory\mem$rdmux[0][4][3]$b$16425 [5] $memory\mem$rdmux[0][4][3]$b$16425 [0] }
      New connections: { $memory\mem$rdmux[0][4][3]$b$16425 [7:6] $memory\mem$rdmux[0][4][3]$b$16425 [4:1] } = { 3'011 $memory\mem$rdmux[0][4][3]$b$16425 [0] 1'1 $memory\mem$rdmux[0][4][3]$b$16425 [0] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][8]$16486:
      Old ports: A=8'01100101, B=8'01110011, Y=$memory\mem$rdmux[0][4][4]$a$16427
      New ports: A=2'10, B=2'01, Y=$memory\mem$rdmux[0][4][4]$a$16427 [2:1]
      New connections: { $memory\mem$rdmux[0][4][4]$a$16427 [7:3] $memory\mem$rdmux[0][4][4]$a$16427 [0] } = { 3'011 $memory\mem$rdmux[0][4][4]$a$16427 [1] 2'01 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][5][9]$16489:
      Old ports: A=8'01110100, B=8'00100000, Y=$memory\mem$rdmux[0][4][4]$b$16428
      New ports: A=1'1, B=1'0, Y=$memory\mem$rdmux[0][4][4]$b$16428 [2]
      New connections: { $memory\mem$rdmux[0][4][4]$b$16428 [7:3] $memory\mem$rdmux[0][4][4]$b$16428 [1:0] } = { 1'0 $memory\mem$rdmux[0][4][4]$b$16428 [2] 1'1 $memory\mem$rdmux[0][4][4]$b$16428 [2] 3'000 }
  Optimizing cells in module \colorlight_i5.
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][0]$16414:
      Old ports: A=$memory\mem$rdmux[0][4][0]$a$16415, B=$memory\mem$rdmux[0][4][0]$b$16416, Y=$memory\mem$rdmux[0][3][0]$a$16391
      New ports: A={ $memory\mem$rdmux[0][4][0]$a$16415 [0] 2'01 $memory\mem$rdmux[0][4][0]$a$16415 [2] $memory\mem$rdmux[0][4][0]$a$16415 [0] }, B={ 1'1 $memory\mem$rdmux[0][4][0]$b$16416 [4] 2'01 $memory\mem$rdmux[0][4][0]$b$16416 [0] }, Y={ $memory\mem$rdmux[0][3][0]$a$16391 [5:2] $memory\mem$rdmux[0][3][0]$a$16391 [0] }
      New connections: { $memory\mem$rdmux[0][3][0]$a$16391 [7:6] $memory\mem$rdmux[0][3][0]$a$16391 [1] } = 3'010
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][1]$16417:
      Old ports: A=$memory\mem$rdmux[0][4][1]$a$16418, B=$memory\mem$rdmux[0][4][1]$b$16419, Y=$memory\mem$rdmux[0][3][0]$b$16392
      New ports: A={ $memory\mem$rdmux[0][4][1]$a$16418 [3] $memory\mem$rdmux[0][4][1]$a$16418 [5] $memory\mem$rdmux[0][4][1]$a$16418 [3] $memory\mem$rdmux[0][4][1]$a$16418 [3] 1'0 }, B={ 2'10 $memory\mem$rdmux[0][4][1]$b$16419 [4] 1'0 $memory\mem$rdmux[0][4][1]$b$16419 [0] }, Y={ $memory\mem$rdmux[0][3][0]$b$16392 [6:3] $memory\mem$rdmux[0][3][0]$b$16392 [0] }
      New connections: { $memory\mem$rdmux[0][3][0]$b$16392 [7] $memory\mem$rdmux[0][3][0]$b$16392 [2:1] } = { 2'00 $memory\mem$rdmux[0][3][0]$b$16392 [0] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][2]$16420:
      Old ports: A=$memory\mem$rdmux[0][4][2]$a$16421, B=$memory\mem$rdmux[0][4][2]$b$16422, Y=$memory\mem$rdmux[0][3][1]$a$16394
      New ports: A={ $memory\mem$rdmux[0][4][2]$a$16421 [5] $memory\mem$rdmux[0][4][2]$a$16421 [0] 1'0 $memory\mem$rdmux[0][4][2]$a$16421 [0] }, B={ 2'10 $memory\mem$rdmux[0][4][2]$b$16422 [1] 1'1 }, Y={ $memory\mem$rdmux[0][3][1]$a$16394 [5] $memory\mem$rdmux[0][3][1]$a$16394 [2:0] }
      New connections: { $memory\mem$rdmux[0][3][1]$a$16394 [7:6] $memory\mem$rdmux[0][3][1]$a$16394 [4:3] } = { 1'0 $memory\mem$rdmux[0][3][1]$a$16394 [0] $memory\mem$rdmux[0][3][1]$a$16394 [2] 1'0 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][3]$16423:
      Old ports: A=$memory\mem$rdmux[0][4][3]$a$16424, B=$memory\mem$rdmux[0][4][3]$b$16425, Y=$memory\mem$rdmux[0][3][1]$b$16395
      New ports: A={ 3'101 $memory\mem$rdmux[0][4][3]$a$16424 [1] $memory\mem$rdmux[0][4][3]$a$16424 [1:0] }, B={ $memory\mem$rdmux[0][4][3]$b$16425 [5] 1'1 $memory\mem$rdmux[0][4][3]$b$16425 [0] 1'1 $memory\mem$rdmux[0][4][3]$b$16425 [0] $memory\mem$rdmux[0][4][3]$b$16425 [0] }, Y=$memory\mem$rdmux[0][3][1]$b$16395 [5:0]
      New connections: $memory\mem$rdmux[0][3][1]$b$16395 [7:6] = 2'01
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][4]$16426:
      Old ports: A=$memory\mem$rdmux[0][4][4]$a$16427, B=$memory\mem$rdmux[0][4][4]$b$16428, Y=$memory\mem$rdmux[0][3][2]$a$16397
      New ports: A={ 1'1 $memory\mem$rdmux[0][4][4]$a$16427 [1] $memory\mem$rdmux[0][4][4]$a$16427 [2:1] 1'1 }, B={ $memory\mem$rdmux[0][4][4]$b$16428 [2] $memory\mem$rdmux[0][4][4]$b$16428 [2] $memory\mem$rdmux[0][4][4]$b$16428 [2] 2'00 }, Y={ $memory\mem$rdmux[0][3][2]$a$16397 [6] $memory\mem$rdmux[0][3][2]$a$16397 [4] $memory\mem$rdmux[0][3][2]$a$16397 [2:0] }
      New connections: { $memory\mem$rdmux[0][3][2]$a$16397 [7] $memory\mem$rdmux[0][3][2]$a$16397 [5] $memory\mem$rdmux[0][3][2]$a$16397 [3] } = 3'010
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][5]$16429:
      Old ports: A=$memory\mem$rdmux[0][4][5]$a$16430, B=$memory\mem$rdmux[0][4][5]$b$16431, Y=$memory\mem$rdmux[0][3][2]$b$16398
      New ports: A={ $memory\mem$rdmux[0][4][5]$a$16430 [1] 1'0 }, B={ 1'1 $memory\mem$rdmux[0][4][5]$b$16431 [0] }, Y=$memory\mem$rdmux[0][3][2]$b$16398 [1:0]
      New connections: $memory\mem$rdmux[0][3][2]$b$16398 [7:2] = 6'001100
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][6]$16432:
      Old ports: A=$memory\mem$rdmux[0][4][6]$a$16433, B=$memory\mem$rdmux[0][4][6]$b$16434, Y=$memory\mem$rdmux[0][3][3]$a$16400
      New ports: A={ $memory\mem$rdmux[0][4][6]$a$16433 [4] $memory\mem$rdmux[0][4][6]$a$16433 [0] $memory\mem$rdmux[0][4][6]$a$16433 [0] }, B={ $memory\mem$rdmux[0][4][6]$b$16434 [4:3] 1'1 }, Y={ $memory\mem$rdmux[0][3][3]$a$16400 [4:3] $memory\mem$rdmux[0][3][3]$a$16400 [0] }
      New connections: { $memory\mem$rdmux[0][3][3]$a$16400 [7:5] $memory\mem$rdmux[0][3][3]$a$16400 [2:1] } = { 3'001 $memory\mem$rdmux[0][3][3]$a$16400 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][7]$16435:
      Old ports: A=$memory\mem$rdmux[0][4][7]$a$16436, B=$memory\mem$rdmux[0][4][7]$b$16437, Y=$memory\mem$rdmux[0][3][3]$b$16401
      New ports: A={ 1'1 $memory\mem$rdmux[0][4][7]$a$16436 [1:0] }, B={ $memory\mem$rdmux[0][4][7]$b$16437 [0] 1'0 $memory\mem$rdmux[0][4][7]$b$16437 [0] }, Y={ $memory\mem$rdmux[0][3][3]$b$16401 [4] $memory\mem$rdmux[0][3][3]$b$16401 [1:0] }
      New connections: { $memory\mem$rdmux[0][3][3]$b$16401 [7:5] $memory\mem$rdmux[0][3][3]$b$16401 [3:2] } = { 4'0010 $memory\mem$rdmux[0][3][3]$b$16401 [1] }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][8]$16438:
      Old ports: A=$memory\mem$rdmux[0][4][8]$a$16439, B=$memory\mem$rdmux[0][4][8]$b$16440, Y=$memory\mem$rdmux[0][3][4]$a$16403
      New ports: A={ $memory\mem$rdmux[0][4][8]$a$16439 [1] $memory\mem$rdmux[0][4][8]$a$16439 [1] }, B={ $memory\mem$rdmux[0][4][8]$b$16440 [3] 1'0 }, Y={ $memory\mem$rdmux[0][3][4]$a$16403 [3] $memory\mem$rdmux[0][3][4]$a$16403 [1] }
      New connections: { $memory\mem$rdmux[0][3][4]$a$16403 [7:4] $memory\mem$rdmux[0][3][4]$a$16403 [2] $memory\mem$rdmux[0][3][4]$a$16403 [0] } = 6'001100
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][9]$16441:
      Old ports: A=$memory\mem$rdmux[0][4][9]$a$16442, B=$memory\mem$rdmux[0][4][9]$b$16443, Y=$memory\mem$rdmux[0][3][4]$b$16404
      New ports: A={ $memory\mem$rdmux[0][4][9]$a$16442 [3] 1'1 $memory\mem$rdmux[0][4][9]$a$16442 [0] }, B={ 1'0 $memory\mem$rdmux[0][4][9]$b$16443 [0] $memory\mem$rdmux[0][4][9]$b$16443 [0] }, Y={ $memory\mem$rdmux[0][3][4]$b$16404 [3] $memory\mem$rdmux[0][3][4]$b$16404 [1:0] }
      New connections: { $memory\mem$rdmux[0][3][4]$b$16404 [7:4] $memory\mem$rdmux[0][3][4]$b$16404 [2] } = { 2'00 $memory\mem$rdmux[0][3][4]$b$16404 [1] $memory\mem$rdmux[0][3][4]$b$16404 [1] 1'0 }
  Optimizing cells in module \colorlight_i5.
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][3][0]$16390:
      Old ports: A=$memory\mem$rdmux[0][3][0]$a$16391, B=$memory\mem$rdmux[0][3][0]$b$16392, Y=$memory\mem$rdmux[0][2][0]$a$16379
      New ports: A={ 1'1 $memory\mem$rdmux[0][3][0]$a$16391 [5:2] 1'0 $memory\mem$rdmux[0][3][0]$a$16391 [0] }, B={ $memory\mem$rdmux[0][3][0]$b$16392 [6:3] 1'0 $memory\mem$rdmux[0][3][0]$b$16392 [0] $memory\mem$rdmux[0][3][0]$b$16392 [0] }, Y=$memory\mem$rdmux[0][2][0]$a$16379 [6:0]
      New connections: $memory\mem$rdmux[0][2][0]$a$16379 [7] = 1'0
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][3][1]$16393:
      Old ports: A=$memory\mem$rdmux[0][3][1]$a$16394, B=$memory\mem$rdmux[0][3][1]$b$16395, Y=$memory\mem$rdmux[0][2][0]$b$16380
      New ports: A={ $memory\mem$rdmux[0][3][1]$a$16394 [0] $memory\mem$rdmux[0][3][1]$a$16394 [5] $memory\mem$rdmux[0][3][1]$a$16394 [2] 1'0 $memory\mem$rdmux[0][3][1]$a$16394 [2:0] }, B={ 1'1 $memory\mem$rdmux[0][3][1]$b$16395 [5:0] }, Y=$memory\mem$rdmux[0][2][0]$b$16380 [6:0]
      New connections: $memory\mem$rdmux[0][2][0]$b$16380 [7] = 1'0
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][3][2]$16396:
      Old ports: A=$memory\mem$rdmux[0][3][2]$a$16397, B=$memory\mem$rdmux[0][3][2]$b$16398, Y=$memory\mem$rdmux[0][2][1]$a$16382
      New ports: A={ $memory\mem$rdmux[0][3][2]$a$16397 [6] $memory\mem$rdmux[0][3][2]$a$16397 [4] $memory\mem$rdmux[0][3][2]$a$16397 [2:0] }, B={ 3'010 $memory\mem$rdmux[0][3][2]$b$16398 [1:0] }, Y={ $memory\mem$rdmux[0][2][1]$a$16382 [6] $memory\mem$rdmux[0][2][1]$a$16382 [4] $memory\mem$rdmux[0][2][1]$a$16382 [2:0] }
      New connections: { $memory\mem$rdmux[0][2][1]$a$16382 [7] $memory\mem$rdmux[0][2][1]$a$16382 [5] $memory\mem$rdmux[0][2][1]$a$16382 [3] } = 3'010
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][3][3]$16399:
      Old ports: A=$memory\mem$rdmux[0][3][3]$a$16400, B=$memory\mem$rdmux[0][3][3]$b$16401, Y=$memory\mem$rdmux[0][2][1]$b$16383
      New ports: A={ $memory\mem$rdmux[0][3][3]$a$16400 [4:3] $memory\mem$rdmux[0][3][3]$a$16400 [0] 1'0 $memory\mem$rdmux[0][3][3]$a$16400 [0] }, B={ $memory\mem$rdmux[0][3][3]$b$16401 [4] 1'0 $memory\mem$rdmux[0][3][3]$b$16401 [1] $memory\mem$rdmux[0][3][3]$b$16401 [1:0] }, Y=$memory\mem$rdmux[0][2][1]$b$16383 [4:0]
      New connections: $memory\mem$rdmux[0][2][1]$b$16383 [7:5] = 3'001
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][3][4]$16402:
      Old ports: A=$memory\mem$rdmux[0][3][4]$a$16403, B=$memory\mem$rdmux[0][3][4]$b$16404, Y=$memory\mem$rdmux[0][2][2]$a$16385
      New ports: A={ 1'1 $memory\mem$rdmux[0][3][4]$a$16403 [3] $memory\mem$rdmux[0][3][4]$a$16403 [1] 1'0 }, B={ $memory\mem$rdmux[0][3][4]$b$16404 [1] $memory\mem$rdmux[0][3][4]$b$16404 [3] $memory\mem$rdmux[0][3][4]$b$16404 [1:0] }, Y={ $memory\mem$rdmux[0][2][2]$a$16385 [4:3] $memory\mem$rdmux[0][2][2]$a$16385 [1:0] }
      New connections: { $memory\mem$rdmux[0][2][2]$a$16385 [7:5] $memory\mem$rdmux[0][2][2]$a$16385 [2] } = { 2'00 $memory\mem$rdmux[0][2][2]$a$16385 [4] 1'0 }
  Optimizing cells in module \colorlight_i5.
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][2][0]$16378:
      Old ports: A=$memory\mem$rdmux[0][2][0]$a$16379, B=$memory\mem$rdmux[0][2][0]$b$16380, Y=$memory\mem$rdmux[0][1][0]$a$16373
      New ports: A=$memory\mem$rdmux[0][2][0]$a$16379 [6:0], B=$memory\mem$rdmux[0][2][0]$b$16380 [6:0], Y=$memory\mem$rdmux[0][1][0]$a$16373 [6:0]
      New connections: $memory\mem$rdmux[0][1][0]$a$16373 [7] = 1'0
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][2][1]$16381:
      Old ports: A=$memory\mem$rdmux[0][2][1]$a$16382, B=$memory\mem$rdmux[0][2][1]$b$16383, Y=$memory\mem$rdmux[0][1][0]$b$16374
      New ports: A={ $memory\mem$rdmux[0][2][1]$a$16382 [6] $memory\mem$rdmux[0][2][1]$a$16382 [4] 1'0 $memory\mem$rdmux[0][2][1]$a$16382 [2:0] }, B={ 1'0 $memory\mem$rdmux[0][2][1]$b$16383 [4:0] }, Y={ $memory\mem$rdmux[0][1][0]$b$16374 [6] $memory\mem$rdmux[0][1][0]$b$16374 [4:0] }
      New connections: { $memory\mem$rdmux[0][1][0]$b$16374 [7] $memory\mem$rdmux[0][1][0]$b$16374 [5] } = 2'01
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][2][2]$16384:
      Old ports: A=$memory\mem$rdmux[0][2][2]$a$16385, B=8'xxxxxxxx, Y=$memory\mem$rdmux[0][1][1]$a$16376
      New ports: A={ $memory\mem$rdmux[0][2][2]$a$16385 [4:3] 1'0 $memory\mem$rdmux[0][2][2]$a$16385 [1:0] }, B=5'xxxxx, Y=$memory\mem$rdmux[0][1][1]$a$16376 [4:0]
      New connections: $memory\mem$rdmux[0][1][1]$a$16376 [7:5] = { $memory\mem$rdmux[0][1][1]$a$16376 [2] $memory\mem$rdmux[0][1][1]$a$16376 [2] $memory\mem$rdmux[0][1][1]$a$16376 [4] }
  Optimizing cells in module \colorlight_i5.
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][1][0]$16372:
      Old ports: A=$memory\mem$rdmux[0][1][0]$a$16373, B=$memory\mem$rdmux[0][1][0]$b$16374, Y=$memory\mem$rdmux[0][0][0]$a$16370
      New ports: A=$memory\mem$rdmux[0][1][0]$a$16373 [6:0], B={ $memory\mem$rdmux[0][1][0]$b$16374 [6] 1'1 $memory\mem$rdmux[0][1][0]$b$16374 [4:0] }, Y=$memory\mem$rdmux[0][0][0]$a$16370 [6:0]
      New connections: $memory\mem$rdmux[0][0][0]$a$16370 [7] = 1'0
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][1][1]$16375:
      Old ports: A=$memory\mem$rdmux[0][1][1]$a$16376, B=8'xxxxxxxx, Y=$memory\mem$rdmux[0][0][0]$b$16371
      New ports: A=$memory\mem$rdmux[0][1][1]$a$16376 [4:0], B=5'xxxxx, Y=$memory\mem$rdmux[0][0][0]$b$16371 [4:0]
      New connections: $memory\mem$rdmux[0][0][0]$b$16371 [7:5] = { $memory\mem$rdmux[0][0][0]$b$16371 [2] $memory\mem$rdmux[0][0][0]$b$16371 [2] $memory\mem$rdmux[0][0][0]$b$16371 [4] }
  Optimizing cells in module \colorlight_i5.
Performed a total of 41 changes.

4.33.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 16 cells.

4.33.13. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:682:run$13589 ($sdff) from module colorlight_i5.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:682:run$13589 ($sdff) from module colorlight_i5.
Setting constant 0-bit at position 2 on $auto$opt_dff.cc:682:run$13589 ($sdff) from module colorlight_i5.
Setting constant 0-bit at position 3 on $auto$opt_dff.cc:682:run$13589 ($sdff) from module colorlight_i5.
Setting constant 0-bit at position 4 on $auto$opt_dff.cc:682:run$13589 ($sdff) from module colorlight_i5.
Setting constant 0-bit at position 5 on $auto$opt_dff.cc:682:run$13589 ($sdff) from module colorlight_i5.
Setting constant 0-bit at position 6 on $auto$opt_dff.cc:682:run$13589 ($sdff) from module colorlight_i5.
Setting constant 0-bit at position 7 on $auto$opt_dff.cc:682:run$13589 ($sdff) from module colorlight_i5.
Setting constant 0-bit at position 8 on $auto$opt_dff.cc:682:run$13589 ($sdff) from module colorlight_i5.
Setting constant 0-bit at position 9 on $auto$opt_dff.cc:682:run$13589 ($sdff) from module colorlight_i5.

4.33.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 0 unused cells and 23 unused wires.

4.33.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

4.33.16. Rerunning OPT passes. (Maybe there is more to do..)

4.33.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

4.33.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][0]$16414:
      Old ports: A={ $memory\mem$rdmux[0][4][0]$a$16415 [5] 2'01 $memory\mem$rdmux[0][4][0]$a$16415 [2] $memory\mem$rdmux[0][4][0]$a$16415 [5] }, B={ 1'1 $memory\mem$rdmux[0][4][0]$a$16415 [2] 2'01 $memory\mem$rdmux[0][4][0]$a$16415 [5] }, Y={ $memory\mem$rdmux[0][3][0]$a$16391 [5:2] $memory\mem$rdmux[0][3][0]$a$16391 [0] }
      New ports: A={ $memory\mem$rdmux[0][4][0]$a$16415 [5] 2'01 $memory\mem$rdmux[0][4][0]$a$16415 [2] }, B={ 1'1 $memory\mem$rdmux[0][4][0]$a$16415 [2] 2'01 }, Y=$memory\mem$rdmux[0][3][0]$a$16391 [5:2]
      New connections: $memory\mem$rdmux[0][3][0]$a$16391 [0] = $memory\mem$rdmux[0][4][0]$a$16415 [5]
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][3]$16423:
      Old ports: A={ 3'101 $memory\mem$rdmux[0][4][1]$a$16418 [5] $memory\mem$rdmux[0][4][1]$a$16418 [5] $memory\mem$rdmux[0][4][1]$a$16418 [6] }, B={ $memory\mem$rdmux[0][4][1]$a$16418 [5] 1'1 $memory\mem$rdmux[0][4][1]$a$16418 [6] 1'1 $memory\mem$rdmux[0][4][1]$a$16418 [6] $memory\mem$rdmux[0][4][1]$a$16418 [6] }, Y=$memory\mem$rdmux[0][3][1]$b$16395 [5:0]
      New ports: A={ 3'101 $memory\mem$rdmux[0][4][1]$a$16418 [5] $memory\mem$rdmux[0][4][1]$a$16418 [5] }, B={ $memory\mem$rdmux[0][4][1]$a$16418 [5] 1'1 $memory\mem$rdmux[0][4][1]$a$16418 [6] 1'1 $memory\mem$rdmux[0][4][1]$a$16418 [6] }, Y=$memory\mem$rdmux[0][3][1]$b$16395 [5:1]
      New connections: $memory\mem$rdmux[0][3][1]$b$16395 [0] = $memory\mem$rdmux[0][4][1]$a$16418 [6]
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][4][8]$16438:
      Old ports: A={ $memory\mem$rdmux[0][4][5]$b$16431 [0] $memory\mem$rdmux[0][4][5]$b$16431 [0] }, B={ $memory\mem$rdmux[0][4][5]$b$16431 [0] 1'0 }, Y={ $memory\mem$rdmux[0][3][4]$a$16403 [3] $memory\mem$rdmux[0][3][4]$a$16403 [1] }
      New ports: A=$memory\mem$rdmux[0][4][5]$b$16431 [0], B=1'0, Y=$memory\mem$rdmux[0][3][4]$a$16403 [1]
      New connections: $memory\mem$rdmux[0][3][4]$a$16403 [3] = $memory\mem$rdmux[0][4][5]$b$16431 [0]
  Optimizing cells in module \colorlight_i5.
Performed a total of 3 changes.

4.33.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

4.33.20. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $\mem$rdreg[0] ($dff) from module colorlight_i5 (D = $memory\mem$rdmux[0][0][0]$b$16371 [7], Q = \builder_csr_bankarray_dat_r [7], rval = 1'0).

4.33.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 0 unused cells and 1 unused wires.

4.33.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

4.33.23. Rerunning OPT passes. (Maybe there is more to do..)

4.33.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \colorlight_i5..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

4.33.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \colorlight_i5.
Performed a total of 0 changes.

4.33.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 0 cells.

4.33.27. Executing OPT_DFF pass (perform DFF optimizations).

4.33.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..

4.33.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

4.33.30. Finished OPT passes. (There is nothing left to do.)

4.34. Executing TECHMAP pass (map to technology primitives).

4.34.1. Executing Verilog-2005 frontend: /home/nimunozb/miniconda3/envs/fpga/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/nimunozb/miniconda3/envs/fpga/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.34.2. Executing Verilog-2005 frontend: /home/nimunozb/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v
Parsing Verilog input from `/home/nimunozb/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ecp5_alu'.
Successfully finished Verilog frontend.

4.34.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $sdffe.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $sdff.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $sdffce.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $eq.
Using template $paramod$8742280fdebca84e1c87f2a86ed84f62d558f4cc\_90_alu for cells of type $alu.
Using extmapper maccmap for cells of type $macc.
  add { 1'0 \VexRiscv.execute_to_memory_MUL_LL } (33 bits, signed)
  add { \VexRiscv.execute_to_memory_MUL_HL 16'0000000000000000 } (50 bits, signed)
  add { \VexRiscv.execute_to_memory_MUL_LH 16'0000000000000000 } (50 bits, signed)
Using template $paramod$175e67c02b86e96b1288b9dc100122520d7240d8\_90_alu for cells of type $alu.
Using template $paramod$32efbfac1c4dc57230cf86180788fdfd12e3b511\_80_ecp5_alu for cells of type $alu.
Using template $paramod$2af30114e9bd4ccb04dad757b3f0a8f6bf0615b0\_80_ecp5_alu for cells of type $alu.
Using template $paramod$3ef7d3dd227da7627a99c5e5a6a4deb817573e39\_90_alu for cells of type $alu.
Using template $paramod$32a7b7b86c07519b7537abc18e96f0331f97914d\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $xor.
Using template $paramod$fc972a7a46956c1788f3cb5257b53c8f1df2d0cc\_90_alu for cells of type $alu.
Using template $paramod$85df5dc01c7df96a7d8e5f1fdf76ce9ac452af63\_90_pmux for cells of type $pmux.
Using template $paramod$4b9262a0dae372164511f4036fe3017fe4b262a7\_80_ecp5_alu for cells of type $alu.
Using template $paramod$6a42b6fefed750f8a1c58eab59479d960557103c\_80_ecp5_alu for cells of type $alu.
Using template $paramod$79d78ea488cca2fbe5f2897dddf67cb5fc19c088\_80_ecp5_alu for cells of type $alu.
Using template $paramod$53700bbee849b2010ad0b60a61ccd204a10e24ca\_80_ecp5_alu for cells of type $alu.
Using template $paramod$484d51534650924b7ed4c69e46eed3a56904771f\_80_ecp5_alu for cells of type $alu.
Using template $paramod$a1665ef28c749ebcdbe9aecd466e644647b56463\_80_ecp5_alu for cells of type $alu.
Using template $paramod$403a3c2fa431a154c52a6a5429d7a6260b5d144f\_80_ecp5_alu for cells of type $alu.
Using template $paramod$b8c0a997bce700f23568a5ada79cc6781d1f5ca0\_90_alu for cells of type $alu.
Using template $paramod$c5c783b17ab1d780abfad8cfe6563a0a7b47a3b0\_90_pmux for cells of type $pmux.
Using template $paramod$ba698a254f9a5947e85cbe7beae6b161eefc5386\_90_alu for cells of type $alu.
Using template $paramod$d8458b3c47920e79a4e96c2be935e3ae586a4c76\_80_ecp5_alu for cells of type $alu.
Using template $paramod$dc04b7d98e503a7bab16fce2df70e6e2c5ca34d6\_80_ecp5_alu for cells of type $alu.
Using template $paramod$6837da67d26869cb319a1ea5b4b0959858e3500f\_80_ecp5_alu for cells of type $alu.
Using template $paramod$672a140277c71df8314410f22acc08d55222c3c7\_80_ecp5_alu for cells of type $alu.
Using template $paramod$cc80a4e89b0341cb117f5d28b0e7244620640141\_80_ecp5_alu for cells of type $alu.
Using template $paramod$c04af8dbf0e5d1d69bbccb2c7bd8a93fc9ef54dc\_80_ecp5_alu for cells of type $alu.
Using template $paramod$d4fbf181fbf74ad2c33c84c81168c20bdbe88f93\_80_ecp5_alu for cells of type $alu.
Using template $paramod$72f7795a18b8bd21d2def9f98cbb7d0e4ff65a7f\_90_pmux for cells of type $pmux.
Using template $paramod$a5f0941832cc861549e29ccafffe20bfdf2e5528\_90_pmux for cells of type $pmux.
Using template $paramod$2d5b58af566bf1651d169573bbef9c74e12a97aa\_90_pmux for cells of type $pmux.
Using template $paramod$c96def1cdcef2eee3c62e5dfb7ba2dd09c9f74dd\_90_pmux for cells of type $pmux.
Using template $paramod$32e7c4d6f92ff4337599ece53082d2e88a82a9f2\_90_pmux for cells of type $pmux.
Using template $paramod$d31bf4d7d72e59528d18fbd4f322e9d608532043\_90_pmux for cells of type $pmux.
Using template $paramod$f1fc4bc1d42e857fca43ce0fdd0da6ff25c612c4\_90_pmux for cells of type $pmux.
Using template $paramod$54d740639e1393b22262823179ff783ea9f17a35\_90_pmux for cells of type $pmux.
Using template $paramod$97565c3687be688407d1272a293bd9d0ae6852dc\_90_pmux for cells of type $pmux.
Using template $paramod$d3455c79cab6db3c317da270eee081a689de19b7\_90_pmux for cells of type $pmux.
Using template $paramod$bf541dd3c0ba8228982b61e7bfbc350a2c253f4c\_90_pmux for cells of type $pmux.
Using template $paramod$92cf01bf728df7e0842e2c2f058ab4e418831778\_90_pmux for cells of type $pmux.
Using template $paramod$97b4ede9ac0b1e299c90f9b8e8f5b82f01419d4d\_90_pmux for cells of type $pmux.
Using template $paramod$d629d85c8826a74239b9178d1930215a43b0ceb0\_90_pmux for cells of type $pmux.
Using template $paramod$521ce43182eecb9f60c72393a788160d2c356bf5\_90_pmux for cells of type $pmux.
Using template $paramod$5fa769bd6f6ca230a24c9bbc0e120f15bcfea838\_90_pmux for cells of type $pmux.
Using template $paramod$c2e415ef15bc3ccd2723772353a6b450d3d76206\_90_pmux for cells of type $pmux.
Using template $paramod$645fe0cc96ae5edb83bff90cc2c78f4a20ca3e3c\_90_pmux for cells of type $pmux.
Using template $paramod$fc16b9f758000d363d24f130038bd99b46b4fa1b\_90_pmux for cells of type $pmux.
Using template $paramod$200cf4763a5dd97104da97c2740bc6396db7fa25\_90_pmux for cells of type $pmux.
Using template $paramod$ec32b97001540459632a2df9accd677d3703ea0f\_80_ecp5_alu for cells of type $alu.
Using extmapper simplemap for cells of type $lut.
Using extmapper simplemap for cells of type $logic_and.
Using template $paramod$constmap:6e3026a439ed4a6e7983ca0e910890cc59b2f7b2$paramod$f244f79b7bd028e965812e6cbb9720dcefdc7dda\_90_shift_ops_shr_shl_sshl_sshr for cells of type $sshl.
Using extmapper simplemap for cells of type $logic_or.
Using template $paramod$c3cd1564c35d873179656addd6052d7ea8b6d991\_80_ecp5_alu for cells of type $alu.
Using template $paramod$afd5dba8a212c7808f53e3850a5591fb0ed5c622\_80_ecp5_alu for cells of type $alu.
Using template $paramod$403d07c18de10cda2ac652a859c56aea81aaf9b5\_80_ecp5_alu for cells of type $alu.
Using template $paramod$8fabc56b80a569262acfc42757a02ca0b8e91278\_90_pmux for cells of type $pmux.
Using template $paramod$cc1e387d9d5ac1d3f6e6bed180038d9c0ac48d0c\_90_pmux for cells of type $pmux.
Using template $paramod$9e063c849228667263119758c3ef2ce4bde04054\_80_ecp5_alu for cells of type $alu.
Using template $paramod$fbc7873bff55778c0b3173955b7e4bce1d9d6834\_80_ecp5_alu for cells of type $alu.
  add \VexRiscv._zz_execute_SRC1 (32 bits, signed)
  add { 1'0 \VexRiscv.decode_to_execute_SRC_USE_SUB_LESS } (2 bits, signed)
  add \VexRiscv._zz_execute_SrcPlugin_addSub_3 (32 bits, signed)
  packed 1 (1) bits / 1 words into adder tree
Using template $paramod$44a13d10af618e7fbe7b9aad2f6151ffcee1e2fa\_80_ecp5_alu for cells of type $alu.
Using template $paramod$ba2b8c117ce4915aa78c6334bae512cf5c3ff68e\_80_ecp5_alu for cells of type $alu.
Using template $paramod$constmap:87f69c0bea22f84de4bcd0314b57cb19e61b5eb7$paramod$455891ae50d34e43581a517459d55825f76fa58e\_90_shift_ops_shr_shl_sshl_sshr for cells of type $sshr.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000011 for cells of type $lcu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000110100 for cells of type $fa.
Using template $paramod$cc23faa4302ed2a717f4fd0b175ca8ec4dc7bbd3\_80_ecp5_alu for cells of type $alu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000001 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000100 for cells of type $lcu.
No more expansions possible.

4.35. Executing OPT pass (performing simple optimizations).

4.35.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

4.35.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\colorlight_i5'.
Removed a total of 1498 cells.

4.35.3. Executing OPT_DFF pass (perform DFF optimizations).

4.35.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 2067 unused cells and 9949 unused wires.

4.35.5. Finished fast OPT passes.

4.36. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..

4.37. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

4.38. Executing TECHMAP pass (map to technology primitives).

4.38.1. Executing Verilog-2005 frontend: /home/nimunozb/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v
Parsing Verilog input from `/home/nimunozb/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0N_'.
Generating RTLIL representation for module `\$_SDFFE_NP1N_'.
Generating RTLIL representation for module `\$_SDFFE_PP0N_'.
Generating RTLIL representation for module `\$_SDFFE_PP1N_'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Successfully finished Verilog frontend.

4.38.2. Continuing TECHMAP pass.
Using template FD1S3BX for cells of type FD1S3BX.
Using template IFS1P3BX for cells of type IFS1P3BX.
Using template OFS1P3BX for cells of type OFS1P3BX.
Using template \$_SDFFE_PP0P_ for cells of type $_SDFFE_PP0P_.
Using template $paramod\$_DFF_P_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_DFF_P_.
Using template $paramod\$_DFFE_PP_\_TECHMAP_WIREINIT_Q_=1'0 for cells of type $_DFFE_PP_.
Using template \$_SDFF_PP0_ for cells of type $_SDFF_PP0_.
Using template $paramod\$_DFF_P_\_TECHMAP_WIREINIT_Q_=1'0 for cells of type $_DFF_P_.
Using template \$_SDFFE_PP1P_ for cells of type $_SDFFE_PP1P_.
Using template $paramod\$_DFFE_PP_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_DFFE_PP_.
Using template $paramod\$_DFFE_PN_\_TECHMAP_WIREINIT_Q_=1'0 for cells of type $_DFFE_PN_.
Using template \$_SDFF_PP1_ for cells of type $_SDFF_PP1_.
Using template \$_SDFFE_PP0N_ for cells of type $_SDFFE_PP0N_.
Using template $paramod\$_DFFE_PN_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_DFFE_PN_.
No more expansions possible.

4.39. Executing OPT_EXPR pass (perform const folding).
Optimizing module colorlight_i5.

4.40. Executing SIMPLEMAP pass (map simple cells to gate primitives).

4.41. Executing ECP5_GSR pass (implement FF init values).
Handling GSR in colorlight_i5.

4.42. Executing ATTRMVCP pass (move or copy attributes).

4.43. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \colorlight_i5..
Removed 0 unused cells and 19064 unused wires.

4.44. Executing TECHMAP pass (map to technology primitives).

4.44.1. Executing Verilog-2005 frontend: /home/nimunozb/miniconda3/envs/fpga/bin/../share/yosys/ecp5/latches_map.v
Parsing Verilog input from `/home/nimunozb/miniconda3/envs/fpga/bin/../share/yosys/ecp5/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

4.44.2. Continuing TECHMAP pass.
No more expansions possible.

4.45. Executing ABC pass (technology mapping using ABC).

4.45.1. Extracting gate netlist of module `\colorlight_i5' to `<abc-temp-dir>/input.blif'..
Extracted 14070 gates and 18993 wires to a netlist network with 4921 inputs and 2857 outputs.

4.45.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + dress 
ABC: Total number of equiv classes                =    3664.
ABC: Participating nodes from both networks       =    8229.
ABC: Participating nodes from the first network   =    3826. (  69.64 % of nodes)
ABC: Participating nodes from the second network  =    4403. (  80.14 % of nodes)
ABC: Node pairs (any polarity)                    =    3826. (  69.64 % of names can be moved)
ABC: Node pairs (same polarity)                   =    3163. (  57.57 % of names can be moved)
ABC: Total runtime =     1.24 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

4.45.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:     5483
ABC RESULTS:        internal signals:    11215
ABC RESULTS:           input signals:     4921
ABC RESULTS:          output signals:     2857
Removing temp directory.
Removed 0 unused cells and 11375 unused wires.

4.46. Executing TECHMAP pass (map to technology primitives).

4.46.1. Executing Verilog-2005 frontend: /home/nimunozb/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v
Parsing Verilog input from `/home/nimunozb/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0N_'.
Generating RTLIL representation for module `\$_SDFFE_NP1N_'.
Generating RTLIL representation for module `\$_SDFFE_PP0N_'.
Generating RTLIL representation for module `\$_SDFFE_PP1N_'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

4.46.2. Continuing TECHMAP pass.
Using template $paramod$c35ad3063d5038410210ddc72c1fd5fed46413b4\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000000 for cells of type $lut.
Using template $paramod$6e238df02989b317f10820a22773676e71120644\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1000 for cells of type $lut.
Using template $paramod$cfea1bc217ea46f20b0865417d911a6c847edf68\$lut for cells of type $lut.
Using template $paramod$43779580bfffd5d5a9f321249a174febf1dac288\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0001 for cells of type $lut.
Using template $paramod$af763bca85949884aefa417266a961f9c91132de\$lut for cells of type $lut.
Using template $paramod$2d07c1a6c53c7b878509360922c4fa5ebedc3011\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1001 for cells of type $lut.
Using template $paramod$525425bfbe66d72ee88210d059d9a74f55ab8de8\$lut for cells of type $lut.
Using template $paramod$87d03a3adfeb45c31a27a100630b6aa0c98d2f81\$lut for cells of type $lut.
Using template $paramod$ebe302cf675f04f2cc698a4f6888fe67d7e9866d\$lut for cells of type $lut.
Using template $paramod$1d6d21748ce627ef7b623e61422a9890ab87bc42\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110000 for cells of type $lut.
Using template $paramod$1defcde2651b9293b25dc8313a52210a02d52398\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10011111 for cells of type $lut.
Using template $paramod$469786be7bd8b40efa47d8a6f9422ebb1f464a88\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000000 for cells of type $lut.
Using template $paramod$a1128304cb11e508a48199f7864ccbb82a7d5dc2\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01010011 for cells of type $lut.
Using template $paramod$6d6beead1425af15cf78b27fd9b11b41b5d4bce8\$lut for cells of type $lut.
Using template $paramod$c1a19a87ccbbb03d43a72335db63f692ddf82cc1\$lut for cells of type $lut.
Using template $paramod$8b09f347504cfc0d3d65fbb4601497936543b1b3\$lut for cells of type $lut.
Using template $paramod$33e58adf67c6b686a154c9ce8ebbc4b04b8cabc5\$lut for cells of type $lut.
Using template $paramod$251994398653c4cf8de320f1e306e535d5d2d624\$lut for cells of type $lut.
Using template $paramod$571404c0889eaf57f492cb5e37f8acb5df5852f9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111000 for cells of type $lut.
Using template $paramod$8e0383e91d17a7fabdbf348f7476dc4ca9a49795\$lut for cells of type $lut.
Using template $paramod$e5e9da8fed769f971686eed8c5eea50e61f73aaa\$lut for cells of type $lut.
Using template $paramod$cd6c4b4da6d8737b72fd2dc8f5d83d8967445809\$lut for cells of type $lut.
Using template $paramod$d53578aacfd93124244778d88be0e90eb09c1b1b\$lut for cells of type $lut.
Using template $paramod$6a34cd5b50e324824168b4186d0b04ba5e83b039\$lut for cells of type $lut.
Using template $paramod$5d9bdb7f5954011ff004758709112a4f3d3263f1\$lut for cells of type $lut.
Using template $paramod$9c6e6a10ea00e5b0682f6243b802d7839a398197\$lut for cells of type $lut.
Using template $paramod$cb2c426079712a22d90e9c5459fc1762b030e749\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00110101 for cells of type $lut.
Using template $paramod$97e449d15b607612c49291044eca4e2c8b59088e\$lut for cells of type $lut.
Using template $paramod$272652f6c6fbe9a75eff76e45cc7e2788835518b\$lut for cells of type $lut.
Using template $paramod$2ea69c779d6c1b79ac5a87b0d1523c67d5628dba\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000001 for cells of type $lut.
Using template $paramod$9f7d21c6a7714a19cc93f5a72ef2b99c4bab505a\$lut for cells of type $lut.
Using template $paramod$1a64f21ea15b05b7fc930804a66f6689ebbd6394\$lut for cells of type $lut.
Using template $paramod$85b779ce5ab505dbf25e5e046fb43ca2b76b878b\$lut for cells of type $lut.
Using template $paramod$a8b2b0f3a3fd7b01c99e8d61bb72f602bd41af54\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010100 for cells of type $lut.
Using template $paramod$b39dbf3440eef709cb8bb37f35f8c0658700866d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00011100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0110 for cells of type $lut.
Using template $paramod$243c00f5eb9faa1d5ce3478fdc389a56070781f8\$lut for cells of type $lut.
Using template $paramod$c6932d0419018208e5384761d78f0ead9bcc772f\$lut for cells of type $lut.
Using template $paramod$4b23d751b3e1d7cde9cd1766bf20ceee12e38a3d\$lut for cells of type $lut.
Using template $paramod$e9c77024ca501b890c641f9c0b10e27242db8730\$lut for cells of type $lut.
Using template $paramod$ba05b8a1a425003df083aea0e69541f5cbdc68f2\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010000 for cells of type $lut.
Using template $paramod$2382b0dd4cb27fd4312681c40a6dd179c2a7a26a\$lut for cells of type $lut.
Using template $paramod$359fe4e746656bf9c72aecaff84fc7bdea9f55a5\$lut for cells of type $lut.
Using template $paramod$8c034aaeb3314483e78d19170abfd2b7942f1054\$lut for cells of type $lut.
Using template $paramod$e49f6e3576ef1a6d2f58c54414dbb786af8cc869\$lut for cells of type $lut.
Using template $paramod$82b4a585d1edcb5c6e755dc9bd3392228a1c1304\$lut for cells of type $lut.
Using template $paramod$6b0849254d6c87461fb93e37cc18f089f61eb912\$lut for cells of type $lut.
Using template $paramod$4b2297966ddb718657b80566604f97685ffc0120\$lut for cells of type $lut.
Using template $paramod$fc24c71b99865a32158914ff2ac6cdcf1b6a0cff\$lut for cells of type $lut.
Using template $paramod$238ce1c123ccd5620a61157a2c5350ee6fc4d4ff\$lut for cells of type $lut.
Using template $paramod$1389a8ce8f6bec928f82c00860576ac728c85162\$lut for cells of type $lut.
Using template $paramod$df196ed0a1da5c4a58c5e08a1dac304fd3fccaab\$lut for cells of type $lut.
Using template $paramod$2d8ecce5c907513cebcd38ab5efe0fc26fc03464\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101001 for cells of type $lut.
Using template $paramod$904f1dc9798e81709aad21bfe77160d17b1ac9e4\$lut for cells of type $lut.
Using template $paramod$6d23198eb2b8f79a41c7626605a61009695893b1\$lut for cells of type $lut.
Using template $paramod$f29c63d68a7940869c66a595c809adee66a45a40\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10100011 for cells of type $lut.
Using template $paramod$f63fe32f78d5f3c5de711945c592c8c5ec2303ae\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001111 for cells of type $lut.
Using template $paramod$b4d59a169df3392cc49f75ff3f36786eb368b5e7\$lut for cells of type $lut.
Using template $paramod$9e45b1a8f5d89c07bcbb75a2bb1c598231b04feb\$lut for cells of type $lut.
Using template $paramod$682d73aad51495e04fdc02b61a63353f780d484d\$lut for cells of type $lut.
Using template $paramod$9bdc414229f06e785dc8fd97a243faa9336e164a\$lut for cells of type $lut.
Using template $paramod$f245950a40b247d18307ffba793b693fd902d228\$lut for cells of type $lut.
Using template $paramod$10e38158c3a3d5d3853992f5be7ec3e16d355c12\$lut for cells of type $lut.
Using template $paramod$266d7cad54b576ece8b63c7f264d772544a5664a\$lut for cells of type $lut.
Using template $paramod$487e6b74aac1139744dc2a03e5d2eb1900809cc8\$lut for cells of type $lut.
Using template $paramod$5c32c59025c0b98f20e63f249d83e7ebb4b085e3\$lut for cells of type $lut.
Using template $paramod$7bb6a37e65823eeb4b38c370fec30ab082759a14\$lut for cells of type $lut.
Using template $paramod$c0a4d9417755c1bd5ec9a311325000b8535d91ad\$lut for cells of type $lut.
Using template $paramod$a7dad16c080c08c1647c7e1b9706a59a123d8bcd\$lut for cells of type $lut.
Using template $paramod$658b9ed803f0d3d335616d3858b53e0a2522f1e8\$lut for cells of type $lut.
Using template $paramod$fe9a0158d0352193457c4f5b6282ac86d35fb3ee\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01111000 for cells of type $lut.
Using template $paramod$78e1751931755f088c8bc676bcbc3bb642c26bfc\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01101001 for cells of type $lut.
Using template $paramod$608f40069c27841a5b3bdf03643a34bdc8974072\$lut for cells of type $lut.
Using template $paramod$11ec7271d8e6e5aeaace08c13e4c601f10e31038\$lut for cells of type $lut.
Using template $paramod$c471af5667a682bd131a5b479e58e470d1b2b7cd\$lut for cells of type $lut.
Using template $paramod$ab8bb87959c5d7cfa27886cee1355b38e054a61a\$lut for cells of type $lut.
Using template $paramod$12879138d1e376f344e47ea40be66b776233be75\$lut for cells of type $lut.
Using template $paramod$ea0d25133dbd878dba06f42703957a9f2d7dc918\$lut for cells of type $lut.
Using template $paramod$e5759512db67494ff77fbdfc66dff4006376568f\$lut for cells of type $lut.
Using template $paramod$88e557ff47f35512152dcd123e39a7dd2f3f82eb\$lut for cells of type $lut.
Using template $paramod$f3e1547c4b47e64c590e75cf09078b2507c8cc75\$lut for cells of type $lut.
Using template $paramod$332a399730bfc61adea04021a76b1c4e4030f37d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110000 for cells of type $lut.
Using template $paramod$c1b1e295769db1b6655cd9fa7f1823a266fa6d67\$lut for cells of type $lut.
Using template $paramod$b27efe94af524608e2c158786bdf6c13e4c8b578\$lut for cells of type $lut.
Using template $paramod$72abd58445d531dd956bd24da3e3a36cfe80582f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100000 for cells of type $lut.
Using template $paramod$9a383ca297ef012b6f33ce559547f89432250d88\$lut for cells of type $lut.
Using template $paramod$aefabbfb9c1b4f52428d3138553c9ded9b193061\$lut for cells of type $lut.
Using template $paramod$ee4b98bad07bc0ced6d708127af2144fc9ba3e00\$lut for cells of type $lut.
Using template $paramod$dddfdc2633093a03e6470d46e677d9447254dca8\$lut for cells of type $lut.
Using template $paramod$b431bfd938e35871dd0b7668e1503c7e8b9d491c\$lut for cells of type $lut.
Using template $paramod$c4c148354f86d2131dbfed31e2e01cbbb5aefda7\$lut for cells of type $lut.
Using template $paramod$a670b08a47dd8a34f954c50cd06e9996d77e8467\$lut for cells of type $lut.
Using template $paramod$d52cb446bc89fafcaa49f2b908e540f513a4d760\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010110 for cells of type $lut.
Using template $paramod$16773ebb5e5d8dbce266b8a86bb4af4574d61ffd\$lut for cells of type $lut.
Using template $paramod$20798777255c214e32de3304ce8faa1fdfa2f474\$lut for cells of type $lut.
Using template $paramod$5d4bbc547f1862bddcd7181b7e7075c0f4f2cc0b\$lut for cells of type $lut.
Using template $paramod$a710625e9e626ef5063a9eaeb20113d01f3592de\$lut for cells of type $lut.
Using template $paramod$7caa042e1299faef928ef59a7e0d21fba4d94ea4\$lut for cells of type $lut.
Using template $paramod$a3cdc1eb771a2c6a16f64da161e11100ac409d2b\$lut for cells of type $lut.
Using template $paramod$001d9634602f00137f774620efde4c651c7a59ca\$lut for cells of type $lut.
Using template $paramod$ebeb813097a0d73fcf652b0b87b686dea65f8424\$lut for cells of type $lut.
Using template $paramod$9415793d11da13e6e31bd5c3185d474de67116f9\$lut for cells of type $lut.
Using template $paramod$65fad8f067acfc4846c480dcf1490e6eba118496\$lut for cells of type $lut.
Using template $paramod$cffcdcfefee28cb7804202d59fcab831562282d3\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001110 for cells of type $lut.
Using template $paramod$8adf7fbd410d2cc654c288d5be5f7508ee8809b0\$lut for cells of type $lut.
Using template $paramod$cf652acbfbf67d2248e3045cd0f09c58ca55886c\$lut for cells of type $lut.
Using template $paramod$3c112951430b895d1cd4f9b2d3bc8eafec4b6a3f\$lut for cells of type $lut.
Using template $paramod$f54c0ffd7b041ca43eac7710ab19c0666d826c22\$lut for cells of type $lut.
Using template $paramod$94d86303a5ab6c2be14b18d403d3db684b8d85d1\$lut for cells of type $lut.
Using template $paramod$bba54c1ef87367812b4c15f4aed5ac70773df775\$lut for cells of type $lut.
Using template $paramod$cd05f04889088c47a0a5abae8c2d644fd314805e\$lut for cells of type $lut.
Using template $paramod$7a9d9396461df152f697894fa3b294ad1b285e08\$lut for cells of type $lut.
Using template $paramod$179512a187da069f3b79ef6612a41e494e7d54b6\$lut for cells of type $lut.
Using template $paramod$0cc1e4a45b390ee8a23c570f62385cd2882a91f9\$lut for cells of type $lut.
Using template $paramod$41326ad8644342a66dfb051d050f2b6fbf15015b\$lut for cells of type $lut.
Using template $paramod$c93979aa75e0c3a19087ab15b509a110c64f6afe\$lut for cells of type $lut.
Using template $paramod$575b200168b9e109c2ed99df4359056f2c6696ac\$lut for cells of type $lut.
Using template $paramod$5a621b016c894274d07edef48c49b401a15fd796\$lut for cells of type $lut.
Using template $paramod$f503ae6dd13af4ce255f26a38c5b2bb42d3444fc\$lut for cells of type $lut.
Using template $paramod$f93e51c9c388b262dfc09811f8cd57dd4d59003e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101111 for cells of type $lut.
Using template $paramod$eba7de026ff587370e320127e266317dae097a89\$lut for cells of type $lut.
Using template $paramod$3d863fa9ddfca4434b9ea99f3ee4d352a2f9d40f\$lut for cells of type $lut.
Using template $paramod$baa939b0bd5b3e0c8760492528669bd58f640542\$lut for cells of type $lut.
Using template $paramod$e0765eb4480967e57d2934a866066233e526b733\$lut for cells of type $lut.
Using template $paramod$64779bd2f13acf5492f60e76d7750b210f4e6d75\$lut for cells of type $lut.
Using template $paramod$b4410865e8124402796f9dfbf73ef8d279fdbd08\$lut for cells of type $lut.
Using template $paramod$94ac66a11090dca84889e55fcf03297912a5b7ec\$lut for cells of type $lut.
Using template $paramod$1bf62ab10e48d71d6497bccacf5c70420c470fe9\$lut for cells of type $lut.
Using template $paramod$ef26adabe6060e01077b576cfe34e95e55a26aef\$lut for cells of type $lut.
Using template $paramod$279a3e9c0ff9ba17cac3c2880dfb6b8936dd46fc\$lut for cells of type $lut.
Using template $paramod$e02d61ad9a3ad4925334337a4a48bbc76de57755\$lut for cells of type $lut.
Using template $paramod$41154698b9fb48a1f67d0db550eeb7952f305bf5\$lut for cells of type $lut.
Using template $paramod$837667988e55a9e93befe7542177613cfce05b1a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0111 for cells of type $lut.
Using template $paramod$81d8a60fd95b1a9f9ef71c12a774ae6988cb9fd5\$lut for cells of type $lut.
Using template $paramod$5afdc7428159757eedf89ce514f7efa32b31c8e7\$lut for cells of type $lut.
Using template $paramod$5b1e95fcc8a96ba244ac105207e76fdfa7ffc3f3\$lut for cells of type $lut.
Using template $paramod$baa88887c4630803f83ac99e16ebe1294bd45a7a\$lut for cells of type $lut.
Using template $paramod$1543709b9b502e663238179f736685723f3e3b6f\$lut for cells of type $lut.
Using template $paramod$51d6205441b7d641e242d208aef472b69fd7087e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11010000 for cells of type $lut.
Using template $paramod$d35161d1d7976dcc02e7c7d51172431be85143b4\$lut for cells of type $lut.
Using template $paramod$6961918e3564ac9ead822ba7e0287e436372f86a\$lut for cells of type $lut.
Using template $paramod$d7ec878ecfa8f5f7604d3e91692b5d4c2ee758ad\$lut for cells of type $lut.
Using template $paramod$1076d5b96410dc32bbe68df15017559464728316\$lut for cells of type $lut.
Using template $paramod$cb807c4e5b3fc400512485c285f594d5cbc6ceda\$lut for cells of type $lut.
Using template $paramod$bfe3df1490ce2a67018a37ea7e68a937a820e993\$lut for cells of type $lut.
Using template $paramod$c7d224180c69c0d5fbef7598cd9ab1e40bba59d7\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100111 for cells of type $lut.
Using template $paramod$a09c3b1f59bfdfcef88ea2365fdcf67a91ca7977\$lut for cells of type $lut.
Using template $paramod$08f6cbab8c30eecf51af60cdf6950a7180ff3bb5\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111111 for cells of type $lut.
Using template $paramod$1eacdcfd9c1445952d575d9e7275c5fbd30784cd\$lut for cells of type $lut.
Using template $paramod$4789582d00084c3344b7a6dacf516efd46244876\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000001\LUT=2'01 for cells of type $lut.
Using template $paramod$92d606332f1ee29cf1de0bfa0bc5c21b77f4493e\$lut for cells of type $lut.
Using template $paramod$cd0c2a3d5302372e3760f1a1037771a8cae61f4b\$lut for cells of type $lut.
Using template $paramod$3039c7f41767c4672f4e3f22ad78f16d42720fbf\$lut for cells of type $lut.
Using template $paramod$703a13a751e631ef123f38f7d2125aeabec0f94c\$lut for cells of type $lut.
Using template $paramod$4183384cbf8cf1105604a447ce916f15d3ec7399\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001010 for cells of type $lut.
Using template $paramod$e053a22d78e6bd5ea33183ea69976f0db741be0e\$lut for cells of type $lut.
Using template $paramod$d14ad95bded2b667afa97670e151697087b7de83\$lut for cells of type $lut.
Using template $paramod$8c5b7259c9d9cd17395950154a06a8b3c48fdd5f\$lut for cells of type $lut.
Using template $paramod$b4f15f202f50520dbc381cd0880ac94f830f05a8\$lut for cells of type $lut.
Using template $paramod$f075b97e698d2342458942e0e678df36c1af7625\$lut for cells of type $lut.
Using template $paramod$fe89c52e83c5b0456317806a3190c48a5e8494e5\$lut for cells of type $lut.
Using template $paramod$1ca0ba54b79b7fae925f92e3109c2461662fded4\$lut for cells of type $lut.
Using template $paramod$e61f54a3601952894dfccf17d8d971ee721aab8e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00101100 for cells of type $lut.
Using template $paramod$919913053442636797f134875849d3babaa148ac\$lut for cells of type $lut.
Using template $paramod$e4adb5a40bce606100fc00f292ff9d4f2f55953f\$lut for cells of type $lut.
Using template $paramod$c5b694ec89d7629b942ccf6a9be1d39e24f8edec\$lut for cells of type $lut.
Using template $paramod$0edc01d89022505ca0b72f6b332509c1e10d8aa6\$lut for cells of type $lut.
Using template $paramod$5289dac6f25369a9a495c69c724c25ee83ad0e78\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01111110 for cells of type $lut.
Using template $paramod$ab2a0e40f059a1b02be99afabe16fa27dd5f64c0\$lut for cells of type $lut.
Using template $paramod$c4f4466a4c376f1224d76daef49eae98bcd84ffc\$lut for cells of type $lut.
Using template $paramod$538ba33e888949b2dccf372be52c8e90beb14ed9\$lut for cells of type $lut.
Using template $paramod$c5f3c57a6d466a2f42208bafb8985b96ce884440\$lut for cells of type $lut.
Using template $paramod$a1a52930161efb3548b305235290095b0bb0b543\$lut for cells of type $lut.
Using template $paramod$53085fa3385a29b95b991d58be8f55774e1a4d92\$lut for cells of type $lut.
Using template $paramod$881e75c80fff2f98dc0acc551fa7e90131a7e7b2\$lut for cells of type $lut.
Using template $paramod$8ec29827d94e80e773a6f636dfcf3e1591527264\$lut for cells of type $lut.
Using template $paramod$680fd8d179aaa2b94b3b7c0dab400ac18bb55c38\$lut for cells of type $lut.
Using template $paramod$d94f7d3127937b5dc7a66ea8cc409d7cf91bc488\$lut for cells of type $lut.
Using template $paramod$415b9dd3a15783ae56c103f189fd8e182f997441\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100001 for cells of type $lut.
Using template $paramod$40eab3620593a3b2f4077e8dd1960b286b13e1b5\$lut for cells of type $lut.
Using template $paramod$6a0b1528d24c2d11f4545c306e43782f2aea729d\$lut for cells of type $lut.
Using template $paramod$55668dfd6e901cbdb37e2cafeb410b9fc2f26615\$lut for cells of type $lut.
Using template $paramod$441de597d9318495d3225f370c9f7379b3b0fd0d\$lut for cells of type $lut.
Using template $paramod$478e33feeac3aa53ff57d491aada044b8aedceae\$lut for cells of type $lut.
Using template $paramod$8b24407096beec47292ddeb1567a058197a320b9\$lut for cells of type $lut.
Using template $paramod$bfc5ec0efb7a7554a714fba569e000275a25c525\$lut for cells of type $lut.
Using template $paramod$f4a17ce085b567540ea4e1590d6f7752c7784950\$lut for cells of type $lut.
Using template $paramod$314fe9458b07176c4d2c8c59533027c4c55155b5\$lut for cells of type $lut.
Using template $paramod$918dfef53688a6b043d248092568bba3b8f64e54\$lut for cells of type $lut.
Using template $paramod$aade59dbadae9a6e0e1c9d8049c7a7d1a1454acf\$lut for cells of type $lut.
Using template $paramod$4cb97eaba15319fdf6775bbff4edef1b5c8ce027\$lut for cells of type $lut.
Using template $paramod$50666a8f9d622ca1f027a4587dfd5f2a7d8810c9\$lut for cells of type $lut.
Using template $paramod$53c4f6dfe38ff3abc129562f23fd9f8560f0698a\$lut for cells of type $lut.
Using template $paramod$fdf3791c38fe6cbcbe81f04d95195250c5bddc63\$lut for cells of type $lut.
Using template $paramod$9adb63670ed0c5ceae876448ba2256ff5c866396\$lut for cells of type $lut.
Using template $paramod$b297295e19b03521716155b85537bbe86d6a9ae6\$lut for cells of type $lut.
Using template $paramod$4b2c3a12076507c01d31e60b3fad10c726adbbcf\$lut for cells of type $lut.
Using template $paramod$38f9bf4dd2329347b8471f0a98443dd323386889\$lut for cells of type $lut.
Using template $paramod$39a17684f8c6b69cc455a5efe8715f467de3efbe\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001011 for cells of type $lut.
Using template $paramod$9656626f73e6d73c709397c21971e3c0fb7729de\$lut for cells of type $lut.
Using template $paramod$33b72718c79847c9c03c134c7bec663dbf06983b\$lut for cells of type $lut.
Using template $paramod$51b3f81f30982f17e4b63099502bfecb18f039a6\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000111 for cells of type $lut.
Using template $paramod$6a05c1c8c12a295bfc2094d4e8c7ef431644e779\$lut for cells of type $lut.
Using template $paramod$fd904e9e35cfd343a9df248824bd3f1408724879\$lut for cells of type $lut.
Using template $paramod$4282def8dbd6df3d1248ad282c629bee684502c2\$lut for cells of type $lut.
Using template $paramod$403ccd6140c8876f284b9fb81f45625ed4566784\$lut for cells of type $lut.
Using template $paramod$f5c97e291c8b48d9f1b4239d871ab7639e5a24ac\$lut for cells of type $lut.
Using template $paramod$a0907ee66b3c2950dda59d5b3f510f3508be2138\$lut for cells of type $lut.
Using template $paramod$53ce561f80f32d4298a3beadc88b6c5c78293221\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00011111 for cells of type $lut.
Using template $paramod$0a94662b0161fc067fc2a1123fd5ac94da2ec1db\$lut for cells of type $lut.
Using template $paramod$824dae0896675e5c1b82188e3cb97740bcfee1bb\$lut for cells of type $lut.
Using template $paramod$39ec38bdb147d11722a0b901766727864e5e494d\$lut for cells of type $lut.
Using template $paramod$61090ad81dea60f9d293b0587a5910e1feb62ffa\$lut for cells of type $lut.
Using template $paramod$f67ad926234c6216d005ae991aa4cfdf5a71356a\$lut for cells of type $lut.
Using template $paramod$fedcddf7a4357754b8c2c1b3c873f3560b924a39\$lut for cells of type $lut.
Using template $paramod$4cf5305612d86489c1a6171729557670bf08582e\$lut for cells of type $lut.
Using template $paramod$7f8c1e083929502ef137736f54435c7ebf8aab7d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000111 for cells of type $lut.
Using template $paramod$2c2fd732a342ca036374079c0663d22660be30bf\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01100000 for cells of type $lut.
Using template $paramod$8e224a63a74b6daf8fc2e441cb0688a65e7a4073\$lut for cells of type $lut.
Using template $paramod$802e2b37f907aa9b0ccd4714ce122525a4bfd492\$lut for cells of type $lut.
Using template $paramod$f45429e380905f064bb0bad3a8bdb941708e63a7\$lut for cells of type $lut.
Using template $paramod$6d7cc275871d0ceead401cadfae2ff1124665ec4\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01101111 for cells of type $lut.
Using template $paramod$f4257f9b9dfe762de25d0a149f2ea6e405c888f2\$lut for cells of type $lut.
Using template $paramod$c99b837b8618b43c63acd6ef6d4a6b609b30b8f6\$lut for cells of type $lut.
Using template $paramod$8c24dc0cdd336b7fb88bbf7eed45cec5cbae862b\$lut for cells of type $lut.
Using template $paramod$76897d59d3684a8bad1f7017ba569cfbb6834f22\$lut for cells of type $lut.
Using template $paramod$332fa40c56aff3007be704dee14bc36042d05721\$lut for cells of type $lut.
Using template $paramod$1843b3c15f2447d117e2d5de9b00f791ef5f9fa3\$lut for cells of type $lut.
Using template $paramod$5b5c81817c60a57c6f552095eaae812473155512\$lut for cells of type $lut.
Using template $paramod$846726f4e6e79151412d42508908466767f7aa53\$lut for cells of type $lut.
Using template $paramod$d82170573638f2b48467106a192389d93195ba1e\$lut for cells of type $lut.
Using template $paramod$7a988de7554d6c5e09a742c0a2d36472e50c73b1\$lut for cells of type $lut.
Using template $paramod$f45827a9d53de5b0350f85af772e250179fccbb3\$lut for cells of type $lut.
Using template $paramod$da00daf53e78dd2e09459359d6f3540b82bd2c76\$lut for cells of type $lut.
Using template $paramod$c9c145a3c6d085b43407e8d146c4cb593e0f20bb\$lut for cells of type $lut.
Using template $paramod$acf49cb7bd2805dee4b4ebb218aa5924b1be7704\$lut for cells of type $lut.
Using template $paramod$40882341c54dcd36f630f00dd7e46a35652abd36\$lut for cells of type $lut.
Using template $paramod$287fc40df277be5303029e92cf8599a6aab4ddf0\$lut for cells of type $lut.
Using template $paramod$77970d38e1d966d0c74631f307544f2efca4cbe7\$lut for cells of type $lut.
Using template $paramod$12e9049d8709286a770fe60b59ec4d94c39ce3c9\$lut for cells of type $lut.
Using template $paramod$21a9cf1c7cffed4ea7970972274e8bcced7c7005\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110001 for cells of type $lut.
Using template $paramod$b79aa1e0df6929743cff9f2e5d75875a1fb9a4e1\$lut for cells of type $lut.
Using template $paramod$f2f231183ba9d654dd321b03486d4d721d8c2106\$lut for cells of type $lut.
Using template $paramod$fceb3a526de44b8f6b38e567360f59f7cf5878fb\$lut for cells of type $lut.
Using template $paramod$b1879baf29e7a5b7d10f85e5c45673c06f79ce08\$lut for cells of type $lut.
Using template $paramod$ae9b8abdb4f811ce37985dd5106af9cd21223954\$lut for cells of type $lut.
Using template $paramod$b84863ea9deb0e307ce0701ba09b9fe908ce22ab\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11000101 for cells of type $lut.
Using template $paramod$2d73cf21e7a3b53006ebbae47ecc48e73975ec46\$lut for cells of type $lut.
Using template $paramod$b96d148499bd08d4786266747c30c7c2e155261e\$lut for cells of type $lut.
Using template $paramod$df0b68f8e63b2deb6710e23abd8b8ff0796d4897\$lut for cells of type $lut.
Using template $paramod$49d4819a6f72624d2bd9470a77ab4da1701f4a48\$lut for cells of type $lut.
Using template $paramod$8bb130805bdc6693bee1a55c66f5eb884b1589c8\$lut for cells of type $lut.
Using template $paramod$bce7a2967dbee27a571be27bd222865849844a64\$lut for cells of type $lut.
Using template $paramod$aff3a645bb9f572421a4f0f49cf8987ceb4bcdc5\$lut for cells of type $lut.
Using template $paramod$9cb6152d4c2aad5255070efdaaa23ee2a229a500\$lut for cells of type $lut.
Using template $paramod$45d617c2ce0041e27b541f62b0fc3c3ce441a616\$lut for cells of type $lut.
Using template $paramod$ed10455c824c2a3761aabdeb1e31dad905f66e6e\$lut for cells of type $lut.
Using template $paramod$fb5ee0bdef1c4e74aaf1fd8efae98b46a2f5e564\$lut for cells of type $lut.
Using template $paramod$7fcc2f13195f27c397064377984d87a90c06749d\$lut for cells of type $lut.
Using template $paramod$d21451c0c63373d47bf2a126868ebce85cca6bc2\$lut for cells of type $lut.
Using template $paramod$77c88cc182696cd7ccff2e579bee53ee6d44c678\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00111010 for cells of type $lut.
Using template $paramod$12262143b2a32f6283cbf2769ed4b51cd7707985\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110010 for cells of type $lut.
Using template $paramod$1bd45ba343b20df289b3bdd7338670c3cba77ade\$lut for cells of type $lut.
Using template $paramod$04d4a3c4571896e6e69feea04e91bfb8e9706556\$lut for cells of type $lut.
Using template $paramod$c28567469ea66f93bb992c5b70c6e74beb4a0a83\$lut for cells of type $lut.
Using template $paramod$d809f5a98672dae276b004d2329b34f083885f9c\$lut for cells of type $lut.
Using template $paramod$9b838c149495a6581d13a3f659e81e38193a62d0\$lut for cells of type $lut.
Using template $paramod$5f48ad649bbcbc331a1133ae5b554b51145bf970\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01111111 for cells of type $lut.
Using template $paramod$e0bde73e598487237493c8a43ca52c95a3727354\$lut for cells of type $lut.
Using template $paramod$d0bf26260eea0e8530fb2e72eb38c60e28a47da8\$lut for cells of type $lut.
Using template $paramod$a9b475774a27fd84fed6eecb5f25fc5601b59ec5\$lut for cells of type $lut.
Using template $paramod$7685c86a1168fa0f55deb7b434018957c380e3df\$lut for cells of type $lut.
Using template $paramod$564e13cd6e50d2482a8e0eaaa77a76746a7a821c\$lut for cells of type $lut.
Using template $paramod$bb4fff1cc3b827238aa40993cafede1c5beecbe3\$lut for cells of type $lut.
Using template $paramod$b637cf4714c2e93484bb499728e176a6ab69c910\$lut for cells of type $lut.
Using template $paramod$979794232a1b12010187e90e68ca43f80b43cf7f\$lut for cells of type $lut.
Using template $paramod$7d3cbfc289ec00e0691f33de08826f2254fca668\$lut for cells of type $lut.
Using template $paramod$973818279bc95792902f3c09371fd2407d04a2a5\$lut for cells of type $lut.
Using template $paramod$bf60f6ec407ee294958b6566514fc3125ec42258\$lut for cells of type $lut.
Using template $paramod$b1b880502bfa3fc978e43850c30eddf3ec27e75c\$lut for cells of type $lut.
Using template $paramod$56d36648044d0bf0f892c2050a60c21ad090a3b1\$lut for cells of type $lut.
Using template $paramod$a2d691ba21e093558f2a36669ee489fbccffbcd3\$lut for cells of type $lut.
Using template $paramod$89ade8882c02e82d436d7bd520dc58e2be4b4454\$lut for cells of type $lut.
Using template $paramod$68bd09e819ae6a45697a07f3c49af6d6423c9829\$lut for cells of type $lut.
Using template $paramod$0d27275cf86a321327fa3cae086a2fed478b7f6a\$lut for cells of type $lut.
Using template $paramod$ea0faad69a26c91786a25961ea149d0e0961eb1f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01011100 for cells of type $lut.
Using template $paramod$aa0b63eebc1f5da2b4b8ab8f00ad4e04f6c83856\$lut for cells of type $lut.
Using template $paramod$a146ee0b6b667cbf32ae99aa8aeafe8792c21358\$lut for cells of type $lut.
Using template $paramod$3e27c7f584657c61690dac9538f4900ce23f9010\$lut for cells of type $lut.
Using template $paramod$d25c5ed7cce01a2a4804202e877356eeec4db6a1\$lut for cells of type $lut.
Using template $paramod$126c776b0f5e5eef0fff11eb6abcf95b4d1189d2\$lut for cells of type $lut.
Using template $paramod$b6643f2b8be198b31e211be85869de0b9ec2194c\$lut for cells of type $lut.
Using template $paramod$096a408fd37568b92eea484c5cc9a8e86ab67a87\$lut for cells of type $lut.
Using template $paramod$d2a7076c55771e86eda8dfca7eabaa9cf804ca6e\$lut for cells of type $lut.
Using template $paramod$edb82a92dc3321d9bf2f2fccfe9e88bba258d607\$lut for cells of type $lut.
Using template $paramod$1b81d40c115bc498ad5bbae451da47e08fe624df\$lut for cells of type $lut.
Using template $paramod$4972722c284f07fee673f7cb99e6a36ce4a244f0\$lut for cells of type $lut.
Using template $paramod$4518c6efc338c838baccc1368addc699a6d5aa1d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101011 for cells of type $lut.
Using template $paramod$c24ed72ebb67e9ead6029e42e909ef7fc0abbb11\$lut for cells of type $lut.
Using template $paramod$7295da7c5b19f528a428229f2570e0a23ad372af\$lut for cells of type $lut.
Using template $paramod$69f20e0703606f2ffd2ee27cd26f815bd5eeb6e9\$lut for cells of type $lut.
Using template $paramod$64669a7e87c28e39425dffff48145545533b4971\$lut for cells of type $lut.
Using template $paramod$0635ac9f7f99c01eabe7daea239dcd123880b644\$lut for cells of type $lut.
Using template $paramod$95829612a0973da2a274e7834428fa9c05dec746\$lut for cells of type $lut.
Using template $paramod$260a5dbd3303020bf6bacc5a8a6807c6aca3c9ab\$lut for cells of type $lut.
Using template $paramod$6f19fc11ab783173f88d6bbd361be51362b2b6c0\$lut for cells of type $lut.
Using template $paramod$18847cb2aa4e645b2b5763114d4d5e64f013a9bd\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01101000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001101 for cells of type $lut.
Using template $paramod$97ff724b2ef897ee5afab2f681d34008092e33ac\$lut for cells of type $lut.
Using template $paramod$0d8fccf38796fd6c8e6b01e05e3418fdbf20592d\$lut for cells of type $lut.
Using template $paramod$1b4aa9bdcce0c6138f6ae34e7b1f8c11d76d238a\$lut for cells of type $lut.
Using template $paramod$4e1cecab63d8e9cc19cb0241724b1211fb7856cb\$lut for cells of type $lut.
Using template $paramod$4c3450c4cdb3f12897cacd3e7ccefa9d3374c976\$lut for cells of type $lut.
Using template $paramod$4da6fe9957da309dc16b8f31a6b80b19c05c808d\$lut for cells of type $lut.
Using template $paramod$a9b2396415ced20ea14d08f9d7eb90481a54eacf\$lut for cells of type $lut.
Using template $paramod$965f8f2fa1a796a6c51222eabb50fbd26e97d98b\$lut for cells of type $lut.
Using template $paramod$746c7bd90c9983477b0d0398eeb57a2b9aeb263c\$lut for cells of type $lut.
Using template $paramod$0f52647588235a7349ddd3f3432c9ac1e33ad9e1\$lut for cells of type $lut.
Using template $paramod$99b2447133bb40974620a795a53cba1c39001aad\$lut for cells of type $lut.
Using template $paramod$d4fae2c0d9ad2966369cd4e39b81c71bcd1327c9\$lut for cells of type $lut.
Using template $paramod$c4a17bea5999077a9c51990b31053416dbae0cf5\$lut for cells of type $lut.
Using template $paramod$56a31d7c5e7524be977f5c16c88613d23585d038\$lut for cells of type $lut.
Using template $paramod$633ae299df262467973f925d88826d85d4a12fb4\$lut for cells of type $lut.
Using template $paramod$7d791c2363f4f019348f93a148b2a44b4ba6b5b3\$lut for cells of type $lut.
Using template $paramod$3204210736873ef5d53b95f3dbe4714b354f9351\$lut for cells of type $lut.
Using template $paramod$954f3d6511ef9316d94192dcb7b948f8e3e68d0e\$lut for cells of type $lut.
Using template $paramod$2e7a95e82db1d690ae9ba5d10f68b175fa2cb467\$lut for cells of type $lut.
Using template $paramod$3acd3251d3bb2479bf34295bb2ac13c217481a2e\$lut for cells of type $lut.
Using template $paramod$a3d9d50a26c80b5c42d9b864ac52f329113a426e\$lut for cells of type $lut.
Using template $paramod$82687d3ad8130b5b49618b6a28f43c60b5130fe1\$lut for cells of type $lut.
Using template $paramod$494cbca903b9af44b925758232af52ad14c00140\$lut for cells of type $lut.
Using template $paramod$eb5f1c7db8dda80a7e8de5f8760bc4658710aed5\$lut for cells of type $lut.
Using template $paramod$1df41e75d8c1af4127c594b13f60ff058fd64e7e\$lut for cells of type $lut.
Using template $paramod$d925e841e79a06adee01857c439b80f95d389625\$lut for cells of type $lut.
Using template $paramod$7cd1c618c6d55501d6092f8928ed86c26f0335f1\$lut for cells of type $lut.
Using template $paramod$71cb81cd7ec213b39129c5f3867d1aa22dffde1b\$lut for cells of type $lut.
Using template $paramod$a15fd389a2f54cb7b94707b25934d226e68d9e2e\$lut for cells of type $lut.
Using template $paramod$32153e631d631e92a3500a3aa3fcdc9d64fca5ee\$lut for cells of type $lut.
Using template $paramod$6ef2fe4bd1d4db2354f81df34072322a681e7d68\$lut for cells of type $lut.
Using template $paramod$73cf3a83f5d97e0af4d9a0578fcff8fcd3de915e\$lut for cells of type $lut.
Using template $paramod$b93d1ea7a612a32c185108f67a153d44ffb9aac2\$lut for cells of type $lut.
Using template $paramod$50ab015dbc9c7a55796f94e809c6c25d69e80f96\$lut for cells of type $lut.
Using template $paramod$a50be0e6fa3a01511bb234559cb74fb8bd3e2061\$lut for cells of type $lut.
Using template $paramod$d94cc57fdb88b97be1de90eaf0a8d40bd9efc6e8\$lut for cells of type $lut.
Using template $paramod$736b8a8f8dd66495e08a0e2c6bc654792cec3be5\$lut for cells of type $lut.
Using template $paramod$b94e4d279c5d10aae652af475045f54fb73f76e4\$lut for cells of type $lut.
No more expansions possible.

4.47. Executing OPT_LUT_INS pass (discard unused LUT inputs).
Optimizing LUTs in colorlight_i5.
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58114.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58145.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58268.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58505.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58505.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58505.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58505.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58644.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58623.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58619.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58633.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58620.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58629.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58621.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58625.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58634.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58626.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58640.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58630.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58631.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58639.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58635.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58636.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58645.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58637.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58641.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58646.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58647.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58761.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58825.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58827.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58831.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58833.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58837.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58839.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58843.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58845.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58849.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58851.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58855.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58861.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58863.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58867.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59043.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59437.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59437.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59437.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59437.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59437.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59438.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59438.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59438.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59438.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59438.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59443.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59443.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59443.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59443.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59443.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61559.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61559.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59433.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59433.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59433.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59433.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59433.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59534.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60261.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60271.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60271.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60263.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60264.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60268.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60268.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60268.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60277.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60277.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60277.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60286.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60286.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60286.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60301.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60301.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60293.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60293.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60293.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60321.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60321.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60317.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60317.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60317.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60309.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60309.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60309.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60313.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60313.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60345.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60345.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60337.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60337.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60382.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60399.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60399.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60399.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60395.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60395.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60395.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60414.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60414.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60414.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60433.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60433.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60433.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60838.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60849.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60850.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60854.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61005.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61021.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61011.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62764.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62763.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62748.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62747.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62747.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62742.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62742.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62742.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62745.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62745.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62727.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62727.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62727.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62722.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62722.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62709.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62709.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62697.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62697.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62669.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62669.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62669.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60856.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60834.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60842.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60833.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60852.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60832.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60836.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59510.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59498.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59452.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59452.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59452.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59452.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59452.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59462.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59451.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59451.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59451.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59451.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59451.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59447.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59447.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59447.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59447.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59447.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59447.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59446.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59446.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59446.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59446.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59446.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59456.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59445.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59445.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59445.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59445.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59445.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59441.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59441.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59441.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59441.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59441.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59440.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59440.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59440.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59440.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59440.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59450.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59450.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59450.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59450.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59450.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59450.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59435.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59435.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59435.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59435.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59435.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60463.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60463.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60475.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60457.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60457.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60442.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60442.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60448.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60448.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60448.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60451.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60451.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60451.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60460.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60460.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60445.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60446.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60446.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60446.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60446.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60446.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60446.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60446.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60427.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60427.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60421.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60421.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60436.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60436.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60436.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60430.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60430.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60424.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60424.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60424.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60418.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60418.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60402.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60402.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60406.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60406.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60391.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60391.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60383.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60387.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60387.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60004.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60370.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60371.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60353.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60353.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60353.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60349.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60349.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60358.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60341.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60341.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60858.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62762.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62744.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62744.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62732.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62732.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61590.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61014.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61008.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61002.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60997.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60992.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60454.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60454.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60439.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60439.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60410.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60410.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59849.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60305.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60305.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60280.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60280.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60036.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60012.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59845.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59684.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59684.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59684.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59684.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59675.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59675.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59675.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59675.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59448.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59448.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59448.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59448.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59448.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59442.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59442.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59442.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59442.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59442.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59436.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59436.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59436.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59436.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59436.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58627.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58638.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58622.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58606.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58222.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58222.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58222.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58222.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58222.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58222.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58616.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60329.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60329.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58559.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60325.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60325.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60333.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60333.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58537.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60297.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60297.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60297.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60283.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60283.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59871.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59834.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60239.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59976.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60252.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62610.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62610.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62453.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62423.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61017.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61013.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61012.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61022.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62238.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62227.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61015.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61010.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60991.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62217.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61004.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60995.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60941.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61206.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61206.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58147.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58147.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58147.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58147.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58147.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58147.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58157.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58157.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58158.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58158.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58158.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58158.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58158.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58158.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58153.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61690.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61690.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61690.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61690.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61690.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61697.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61697.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61697.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61697.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61697.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61697.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61697.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61696.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61696.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61696.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61696.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61696.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61696.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61695.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61695.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61695.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61695.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61695.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61695.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61688.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$57705.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$57705.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$57705.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$57705.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$57705.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$57705.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$57705.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$57722.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$57722.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$57722.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$57722.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$57722.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$57722.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$57722.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$57726.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$57727.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$57735.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$57735.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$57735.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$57735.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$57735.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$57735.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$57735.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$57739.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$57739.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$57742.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$57742.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$57748.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$57748.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$57748.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$57748.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$57748.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$57748.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$57748.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$57706.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$57706.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$57706.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$57706.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$57706.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$57706.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61671.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$57707.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$57707.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$57708.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61589.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$57752.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$57752.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$57752.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$57752.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$57752.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$57533.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$57536.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60289.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60887.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$57542.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$57546.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$57548.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$57590.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$57578.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$57579.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$57584.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$57585.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$57602.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$57606.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$57606.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59853.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$57633.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$57646.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$57648.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60480.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60430.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$57686.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$57693.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$57696.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$57704.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$57705.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$57706.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$57707.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$57708.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$57713.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$57752.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$57717.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$57722.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$57725.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$57726.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$57727.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$57732.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$57726.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$57735.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$57738.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$57739.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$57745.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$57748.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$57751.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$57752.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$57759.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$57706.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$57777.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61696.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$57798.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$57801.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$57809.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$57830.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$57833.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62281.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$57842.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$57848.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$57857.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$57860.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$57861.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58632.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60989.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$57878.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$57889.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$57894.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$57903.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$57917.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$57925.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$57925.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$57944.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$57947.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$57952.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$57983.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58061.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$57999.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58001.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58008.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58014.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58021.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58021.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58028.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58041.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58069.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58078.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58093.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61206.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58114.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58114.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58119.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58145.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58146.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58147.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58151.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58151.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58153.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58145.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58156.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58157.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58158.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58153.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58192.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58222.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58244.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58244.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58253.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58258.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58258.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58260.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58265.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60329.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58280.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58282.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61594.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58293.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58300.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58302.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58302.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$57516.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58365.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58373.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58375.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58382.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58384.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58394.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58377.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58414.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58467.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58471.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58477.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58482.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61024.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58493.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58505.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58505.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58506.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58511.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58511.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58513.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58515.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58517.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58519.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58521.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58523.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58524.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58525.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58530.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58530.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58532.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58535.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58535.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58537.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58540.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58542.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58544.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58547.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58549.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58549.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58550.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58552.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58555.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58555.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58557.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58559.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58561.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58563.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58566.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58568.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58571.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58571.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58573.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58576.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58575.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58576.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58579.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58581.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58583.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58587.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58591.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58595.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58628.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58617.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58618.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58606.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58624.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58616.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58617.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58618.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58619.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58620.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58621.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58622.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58623.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58624.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58625.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58626.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58627.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58628.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58629.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58630.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58631.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58632.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58633.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58634.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58635.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58636.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58637.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58638.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58639.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58640.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58641.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58642.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58643.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58644.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58645.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58646.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58647.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58642.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58222.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58746.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58760.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58762.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58218.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58762.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61695.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58819.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58823.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58819.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58821.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58821.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58823.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58829.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58825.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58841.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58827.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58829.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58835.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58831.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58847.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58833.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58835.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58837.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58853.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58839.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58841.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58843.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58859.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58845.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58847.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58849.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58865.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58851.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58853.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58855.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58857.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58857.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58859.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58861.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58871.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58863.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58865.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58867.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58869.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58871.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58875.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58873.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58643.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58875.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58879.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58877.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58879.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58881.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58869.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58873.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58877.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58881.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59043.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59043.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59047.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59050.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59072.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59063.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59064.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59072.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59077.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59077.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59084.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59084.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59087.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59087.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59090.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59090.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59093.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59093.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59097.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59100.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59097.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59105.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59105.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59100.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59233.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59239.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59239.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59433.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59437.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59438.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59443.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59433.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59435.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59436.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59437.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59438.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59436.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59440.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59441.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59442.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59443.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59441.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59445.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59446.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59447.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59448.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59442.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59450.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59451.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59452.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59448.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59440.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59456.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59445.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59459.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59446.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59462.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59465.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59468.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59465.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59471.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59474.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59452.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59477.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59480.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59516.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59483.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59486.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59483.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59480.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59489.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59492.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59495.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59498.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59495.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59492.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59501.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59486.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59504.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59507.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59501.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59510.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59504.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59513.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59516.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59519.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59522.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59525.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59528.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59522.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59531.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59528.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59525.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59534.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59546.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59537.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59540.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59543.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59540.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59537.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59546.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59531.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59549.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59549.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59543.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59451.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59459.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59471.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59477.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59468.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59489.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59474.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59839.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59513.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59675.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59675.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59684.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59684.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60345.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60993.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59507.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59742.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59829.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59832.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59833.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59834.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59835.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59838.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59839.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59840.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59842.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59845.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59846.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59849.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59850.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60381.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59853.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59854.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60266.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59863.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59864.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59867.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59868.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59871.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59872.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59879.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59884.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59887.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60853.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59894.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59897.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59902.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59907.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60843.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59914.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59917.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59922.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59929.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59934.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60845.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59939.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59944.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60325.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59949.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59952.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59959.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59962.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59967.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59519.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60341.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59972.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59974.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59976.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60251.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59991.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59995.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60238.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60004.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60855.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60012.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60020.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60028.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60020.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60036.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60038.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60038.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60260.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60028.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60384.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60073.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60290.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60460.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60143.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60146.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60149.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60152.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60155.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60158.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60161.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60164.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60167.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60170.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60173.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60176.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60179.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60182.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60185.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60188.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60191.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60194.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60197.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60200.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60203.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60206.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60209.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60212.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60215.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60218.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60221.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62610.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60224.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60227.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60230.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60233.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60236.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60238.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60239.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59829.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60251.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60252.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60253.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59995.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60256.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60262.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60259.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60259.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60260.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60261.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60262.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60263.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60264.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60266.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60253.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60268.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60269.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60271.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60272.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60275.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60277.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60278.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60301.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60280.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60281.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60283.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60284.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60286.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60287.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60283.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60293.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60280.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60297.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60301.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60321.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60305.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60309.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60305.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60313.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60313.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60317.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60333.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60321.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60325.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60329.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60333.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60337.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60341.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60345.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60375.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60357.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60349.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60353.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60349.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60357.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60358.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60370.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60371.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60372.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60387.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60375.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60376.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60377.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60372.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60380.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60381.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60382.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60383.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60384.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60380.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60387.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60376.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59863.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60391.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60377.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59867.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60395.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60406.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60399.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60400.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60402.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60406.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60391.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60410.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60414.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60410.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60402.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60418.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60419.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60421.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60422.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60418.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60424.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60425.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60427.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60428.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60430.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60431.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60433.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60434.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60436.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60437.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60439.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60440.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60442.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60443.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60439.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60445.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60446.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60427.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60448.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60449.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60421.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60451.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60452.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60454.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60455.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60457.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60458.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60454.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60460.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60461.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60463.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60464.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60442.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60457.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60467.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60475.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60483.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60463.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60483.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60484.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60484.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60490.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60495.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60500.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60507.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60507.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60504.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60516.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60509.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60516.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60517.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60525.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60525.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60527.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60517.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60513.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60586.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60537.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60522.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60532.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60542.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60547.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60552.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60556.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60562.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60556.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60566.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60571.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60566.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60571.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60577.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60582.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60595.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60589.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60591.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60589.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60598.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60598.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60600.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60604.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60612.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60604.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60612.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60609.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60684.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60684.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60696.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60696.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60697.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60698.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60699.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60700.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60701.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60702.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60703.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60704.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60835.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60840.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60846.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60738.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60741.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60859.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60837.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60841.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60831.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60848.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60831.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60832.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60833.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60834.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60835.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60836.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60837.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60838.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60839.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60840.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60841.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60842.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60843.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60844.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60845.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60846.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60847.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60848.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60849.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60850.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60851.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60852.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60853.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60854.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60855.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60856.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60857.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60858.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60859.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60860.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60851.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60869.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60869.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60857.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59435.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60872.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60875.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60875.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60878.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60878.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60881.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60881.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60884.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60884.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60887.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60890.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60890.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60893.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60893.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60896.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60896.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60905.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60899.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60899.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60860.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60902.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60902.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60905.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60908.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60908.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60911.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60911.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60914.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60914.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60917.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60917.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60920.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60920.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60923.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60923.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60926.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60926.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62157.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60929.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60929.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60932.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60932.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60935.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60935.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60938.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60938.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60940.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60941.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60943.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60943.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60952.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60946.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60946.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60949.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60949.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60952.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60955.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60955.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61009.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60994.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60998.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60989.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60990.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60991.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60992.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60993.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60994.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60995.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60996.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60997.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60998.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60999.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61000.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61001.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61002.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61003.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61004.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61005.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61006.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61007.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61008.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61009.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61010.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61011.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61012.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61013.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61014.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61015.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61016.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61017.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61018.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61019.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61020.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61021.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61022.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61023.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61024.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61025.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61020.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61025.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61023.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$57830.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60844.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61957.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58523.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58524.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58550.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58547.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58575.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58540.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58515.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58519.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58521.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58579.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58542.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58563.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58532.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58566.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58557.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58573.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58513.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58561.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58517.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58581.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58544.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58568.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58525.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61206.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61208.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61211.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62694.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62242.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61251.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61260.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61253.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60990.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61338.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61359.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61361.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61404.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60337.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60256.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61445.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61548.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61550.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$59085.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61559.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61565.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61569.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61591.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61592.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61589.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61590.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61591.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61592.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61593.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61594.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61595.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61596.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61597.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61601.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61596.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61593.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61608.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$58282.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61595.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61614.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61619.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61624.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61629.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61634.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61639.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61644.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61649.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61659.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61665.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61662.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61671.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60872.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61688.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61688.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61690.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61690.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$57648.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$57646.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61695.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61696.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61697.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61684.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61719.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61725.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61725.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61734.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61736.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61748.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61752.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61752.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61769.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61769.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61777.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61780.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61796.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61796.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61797.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61816.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61816.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61839.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61842.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61842.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61863.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61863.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61894.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61894.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61909.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61910.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61914.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61914.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61920.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61922.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61931.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61931.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61937.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61939.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61942.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61952.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61953.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61957.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61963.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61979.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61979.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61980.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61985.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61986.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61997.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61997.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60271.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62005.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62007.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62025.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62025.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62026.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62046.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62046.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62052.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62064.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62064.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62087.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62087.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62097.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62098.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62112.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62114.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62114.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62118.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62120.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60847.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62133.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62135.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62135.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60839.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60940.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62155.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62157.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62173.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62179.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62179.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62195.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61003.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62201.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62201.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62202.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62203.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60999.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62206.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61000.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$60996.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62219.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62222.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62222.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62224.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61001.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61006.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61016.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62237.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62242.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62243.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61007.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62247.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62259.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62259.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62269.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61018.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$61019.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62281.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62291.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62293.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62306.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62308.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62308.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62312.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62314.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62324.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62324.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62329.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62333.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62334.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62348.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62350.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62350.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62354.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62355.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62365.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62365.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62388.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62388.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62393.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62397.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62399.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62412.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62414.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62414.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62423.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62423.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62429.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62456.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62452.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62452.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62453.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62454.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62455.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62456.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62455.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62465.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62467.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62454.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62610.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62612.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62612.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62638.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62642.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62642.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62669.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62671.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62671.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62694.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62697.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62699.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62699.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62638.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62707.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62709.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62697.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62732.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62750.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62722.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62709.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62727.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62722.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62744.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62732.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62745.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62740.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62742.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62752.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62744.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62745.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62740.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62747.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62748.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62747.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62750.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62752.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62759.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62760.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62761.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62762.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62763.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62764.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62765.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62707.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62759.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62760.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62765.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$57503$auto$blifparse.cc:515:parse_blif$62761.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
Removed 0 unused cells and 12217 unused wires.

4.48. Executing AUTONAME pass.
Renamed 240699 objects in module colorlight_i5 (118 iterations).

4.49. Executing HIERARCHY pass (managing design hierarchy).

4.49.1. Analyzing design hierarchy..
Top module:  \colorlight_i5

4.49.2. Analyzing design hierarchy..
Top module:  \colorlight_i5
Removed 0 unused modules.

4.50. Printing statistics.

=== colorlight_i5 ===

   Number of wires:               7554
   Number of wire bits:          38911
   Number of public wires:        7554
   Number of public wire bits:   38911
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              12009
     CCU2C                         436
     DELAYG                         11
     DP16KD                         26
     EHXPLLL                         1
     IDDRX1F                         5
     L6MUX21                       172
     LUT4                         6543
     MULT18X18D                      4
     ODDRX1F                         7
     PDPW16KD                       28
     PFUMX                         982
     TRELLIS_DPR16X4               107
     TRELLIS_FF                   3652
     TRELLIS_IO                     35

4.51. Executing CHECK pass (checking for obvious problems).
Checking module colorlight_i5...
Found and reported 0 problems.

5. Executing JSON backend.

End of script. Logfile hash: 39b5ec247b, CPU: user 60.74s system 0.65s, MEM: 577.80 MB peak
Yosys 0.9+4288 (git sha1 b2e97174, x86_64-conda_cos6-linux-gnu-gcc 1.24.0.133_b0863d8_dirty -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/home/runner/work/conda-eda/conda-eda/workdir/conda-env/conda-bld/yosys_1630451134687/work=/usr/local/src/conda/yosys-0.9_5586_gb2e97174 -fdebug-prefix-map=/home/nimunozb/miniconda3/envs/fpga=/usr/local/src/conda-prefix -fPIC -Os -fno-merge-constants)
Time spent: 19% 32x opt_clean (13 sec), 17% 42x opt_expr (12 sec), ...
