$date
	Fri Feb 10 18:07:15 2023
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module top $end
$var wire 1 ! L $end
$var wire 4 " di [3:0] $end
$var wire 1 # TC $end
$var wire 4 $ Q [3:0] $end
$var wire 1 % CEO $end
$var reg 1 & ce $end
$var reg 1 ' clk $end
$var reg 1 ( clr $end
$var reg 1 ) up $end
$scope module rvrsCntr1 $end
$var wire 1 % CEO $end
$var wire 1 ! L $end
$var wire 1 & ce $end
$var wire 1 ' clk $end
$var wire 1 ( clr $end
$var wire 4 * di [3:0] $end
$var wire 1 ) up $end
$var wire 1 # TC $end
$var reg 4 + Q [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 +
b0 *
1)
0(
0'
1&
0%
b0 $
0#
b0 "
0!
$end
#10
b1 $
b1 +
1'
#20
0'
#30
b10 $
b10 +
1'
#40
0'
#50
b11 $
b11 +
1'
#60
0'
#70
b100 $
b100 +
1'
#80
0'
#90
b101 $
b101 +
1'
#100
0'
0)
#110
b100 $
b100 +
1'
#120
0'
#130
b11 $
b11 +
1'
#140
0'
#150
b10 $
b10 +
1'
#160
0'
#170
b1 $
b1 +
1'
#180
0'
#190
1%
1#
b0 $
b0 +
1'
#200
0%
0#
0'
1)
#210
b1 $
b1 +
1'
#220
0'
#230
b10 $
b10 +
1'
#240
0'
#250
b11 $
b11 +
1'
#260
0'
#270
b100 $
b100 +
1'
#280
0'
#290
b101 $
b101 +
1'
#300
0'
0)
#310
b100 $
b100 +
1'
#320
0'
