INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 16:06:47 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.080ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/ldq_head_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.165ns period=6.330ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.165ns period=6.330ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.330ns  (clk rise@6.330ns - clk rise@0.000ns)
  Data Path Delay:        6.055ns  (logic 2.231ns (36.847%)  route 3.824ns (63.153%))
  Logic Levels:           21  (CARRY4=10 LUT3=2 LUT4=3 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 6.813 - 6.330 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2027, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X14Y178        FDCE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_head_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y178        FDCE (Prop_fdce_C_Q)         0.254     0.762 r  lsq1/handshake_lsq_lsq1_core/ldq_head_q_reg[2]/Q
                         net (fo=24, routed)          0.426     1.188    lsq1/handshake_lsq_lsq1_core/ldq_head_q[2]
    SLICE_X14Y179        LUT4 (Prop_lut4_I1_O)        0.043     1.231 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_8/O
                         net (fo=1, routed)           0.000     1.231    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_8_n_0
    SLICE_X14Y179        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     1.469 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.469    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3_n_0
    SLICE_X14Y180        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.519 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_5_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.519    lsq1/handshake_lsq_lsq1_core/ldq_alloc_5_q_reg_i_3_n_0
    SLICE_X14Y181        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152     1.671 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_4/O[1]
                         net (fo=5, routed)           0.195     1.866    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_4_n_6
    SLICE_X15Y181        LUT3 (Prop_lut3_I1_O)        0.121     1.987 f  lsq1/handshake_lsq_lsq1_core/dataReg[31]_i_8/O
                         net (fo=33, routed)          0.424     2.411    lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/oldest_entry_allocated_per_port_2
    SLICE_X12Y182        LUT6 (Prop_lut6_I2_O)        0.043     2.454 f  lsq1/handshake_lsq_lsq1_core/dataReg[24]_i_2/O
                         net (fo=4, routed)           0.286     2.740    lsq1/handshake_lsq_lsq1_core/dataReg[24]_i_2_n_0
    SLICE_X15Y182        LUT5 (Prop_lut5_I2_O)        0.043     2.783 f  lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_24/O
                         net (fo=12, routed)          0.485     3.268    lsq1/handshake_lsq_lsq1_core/dataReg_reg[24]
    SLICE_X16Y180        LUT4 (Prop_lut4_I3_O)        0.043     3.311 r  lsq1/handshake_lsq_lsq1_core/level4_c1[23]_i_5/O
                         net (fo=7, routed)           0.227     3.538    lsq1/handshake_lsq_lsq1_core/level4_c1[23]_i_5_n_0
    SLICE_X16Y180        LUT5 (Prop_lut5_I2_O)        0.043     3.581 f  lsq1/handshake_lsq_lsq1_core/level5_c1[8]_i_5/O
                         net (fo=5, routed)           0.285     3.866    load1/data_tehb/control/level5_c1_reg[8]
    SLICE_X12Y181        LUT6 (Prop_lut6_I5_O)        0.043     3.909 r  load1/data_tehb/control/ltOp_carry_i_1/O
                         net (fo=1, routed)           0.257     4.166    addf0/operator/DI[3]
    SLICE_X16Y181        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.187     4.353 r  addf0/operator/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.353    addf0/operator/ltOp_carry_n_0
    SLICE_X16Y182        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.403 r  addf0/operator/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.403    addf0/operator/ltOp_carry__0_n_0
    SLICE_X16Y183        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.453 r  addf0/operator/ltOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.453    addf0/operator/ltOp_carry__1_n_0
    SLICE_X16Y184        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.503 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.503    addf0/operator/ltOp_carry__2_n_0
    SLICE_X16Y185        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.122     4.625 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=87, routed)          0.206     4.831    lsq1/handshake_lsq_lsq1_core/CO[0]
    SLICE_X14Y185        LUT6 (Prop_lut6_I5_O)        0.127     4.958 r  lsq1/handshake_lsq_lsq1_core/i__carry_i_4/O
                         net (fo=1, routed)           0.097     5.055    addf0/operator/p_1_in[0]
    SLICE_X15Y185        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.262     5.317 r  addf0/operator/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.317    addf0/operator/_inferred__1/i__carry_n_0
    SLICE_X15Y186        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     5.421 r  addf0/operator/_inferred__1/i__carry__0/O[0]
                         net (fo=4, routed)           0.287     5.708    addf0/operator/RightShifterComponent/level4_c1_reg[25]_0[0]
    SLICE_X13Y187        LUT4 (Prop_lut4_I2_O)        0.120     5.828 r  addf0/operator/RightShifterComponent/level4_c1[25]_i_2/O
                         net (fo=7, routed)           0.182     6.010    lsq1/handshake_lsq_lsq1_core/level4_c1_reg[25]
    SLICE_X15Y187        LUT5 (Prop_lut5_I0_O)        0.043     6.053 f  lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_6/O
                         net (fo=12, routed)          0.187     6.240    lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_6_n_0
    SLICE_X15Y188        LUT3 (Prop_lut3_I1_O)        0.043     6.283 r  lsq1/handshake_lsq_lsq1_core/level4_c1[23]_i_1/O
                         net (fo=14, routed)          0.280     6.563    addf0/operator/RightShifterComponent/level4_c1_reg[23]_0
    SLICE_X17Y189        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.330     6.330 r  
                                                      0.000     6.330 r  clk (IN)
                         net (fo=2027, unset)         0.483     6.813    addf0/operator/RightShifterComponent/clk
    SLICE_X17Y189        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[13]/C
                         clock pessimism              0.000     6.813    
                         clock uncertainty           -0.035     6.777    
    SLICE_X17Y189        FDRE (Setup_fdre_C_R)       -0.295     6.482    addf0/operator/RightShifterComponent/level4_c1_reg[13]
  -------------------------------------------------------------------
                         required time                          6.482    
                         arrival time                          -6.563    
  -------------------------------------------------------------------
                         slack                                 -0.080    




