
*** Running vivado
    with args -log uart.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source uart.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source uart.tcl -notrace
Command: synth_design -top uart -part xc7a15tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a15t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a15t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13844 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 362.801 ; gain = 101.301
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'uart' [C:/Users/giaco/Documents/Uni/PoD/MaPD/MAPD_modA/uart/uart.srcs/sources_1/new/uart.vhd:11]
INFO: [Synth 8-3491] module 'receiver' declared at 'C:/Users/giaco/Documents/Uni/PoD/MaPD/MAPD_modA/test_receiver/test_receiver.srcs/sources_1/new/receiver.vhd:25' bound to instance 'r' of component 'receiver' [C:/Users/giaco/Documents/Uni/PoD/MaPD/MAPD_modA/uart/uart.srcs/sources_1/new/uart.vhd:35]
INFO: [Synth 8-638] synthesizing module 'receiver' [C:/Users/giaco/Documents/Uni/PoD/MaPD/MAPD_modA/test_receiver/test_receiver.srcs/sources_1/new/receiver.vhd:37]
INFO: [Synth 8-3491] module 'baudrate' declared at 'C:/Users/giaco/Documents/Uni/PoD/MaPD/MAPD_modA/14_baudrate/14_baudrate.srcs/sources_1/new/baudrate.vhd:34' bound to instance 'b' of component 'baudrate' [C:/Users/giaco/Documents/Uni/PoD/MaPD/MAPD_modA/test_receiver/test_receiver.srcs/sources_1/new/receiver.vhd:53]
INFO: [Synth 8-638] synthesizing module 'baudrate' [C:/Users/giaco/Documents/Uni/PoD/MaPD/MAPD_modA/14_baudrate/14_baudrate.srcs/sources_1/new/baudrate.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'baudrate' (1#1) [C:/Users/giaco/Documents/Uni/PoD/MaPD/MAPD_modA/14_baudrate/14_baudrate.srcs/sources_1/new/baudrate.vhd:43]
WARNING: [Synth 8-614] signal 'state' is read in the process but is not in the sensitivity list [C:/Users/giaco/Documents/Uni/PoD/MaPD/MAPD_modA/test_receiver/test_receiver.srcs/sources_1/new/receiver.vhd:77]
WARNING: [Synth 8-614] signal 'uart_rx' is read in the process but is not in the sensitivity list [C:/Users/giaco/Documents/Uni/PoD/MaPD/MAPD_modA/test_receiver/test_receiver.srcs/sources_1/new/receiver.vhd:77]
INFO: [Synth 8-256] done synthesizing module 'receiver' (2#1) [C:/Users/giaco/Documents/Uni/PoD/MaPD/MAPD_modA/test_receiver/test_receiver.srcs/sources_1/new/receiver.vhd:37]
INFO: [Synth 8-3491] module 'transmitter' declared at 'C:/Users/giaco/Documents/Uni/PoD/MaPD/MAPD_modA/15_uart/15_uart.srcs/sources_1/new/uart.vhd:34' bound to instance 't' of component 'transmitter' [C:/Users/giaco/Documents/Uni/PoD/MaPD/MAPD_modA/uart/uart.srcs/sources_1/new/uart.vhd:36]
INFO: [Synth 8-638] synthesizing module 'transmitter' [C:/Users/giaco/Documents/Uni/PoD/MaPD/MAPD_modA/15_uart/15_uart.srcs/sources_1/new/uart.vhd:43]
INFO: [Synth 8-3491] module 'baudrate' declared at 'C:/Users/giaco/Documents/Uni/PoD/MaPD/MAPD_modA/14_baudrate/14_baudrate.srcs/sources_1/new/baudrate.vhd:34' bound to instance 'b' of component 'baudrate' [C:/Users/giaco/Documents/Uni/PoD/MaPD/MAPD_modA/15_uart/15_uart.srcs/sources_1/new/uart.vhd:67]
INFO: [Synth 8-3491] module 'sync' declared at 'C:/Users/giaco/Documents/Uni/PoD/MaPD/MAPD_modA/10_synchronizer/10_synchronizer.srcs/sources_1/new/synchronizer.vhd:33' bound to instance 's' of component 'sync' [C:/Users/giaco/Documents/Uni/PoD/MaPD/MAPD_modA/15_uart/15_uart.srcs/sources_1/new/uart.vhd:68]
INFO: [Synth 8-638] synthesizing module 'sync' [C:/Users/giaco/Documents/Uni/PoD/MaPD/MAPD_modA/10_synchronizer/10_synchronizer.srcs/sources_1/new/synchronizer.vhd:42]
INFO: [Synth 8-3491] module 'dff' declared at 'C:/Users/giaco/Documents/Uni/PoD/MaPD/MAPD_modA/06_d_t_filpflop/06_d_t_filpflop.srcs/sources_1/new/dff.vhd:24' bound to instance 'd1' of component 'dff' [C:/Users/giaco/Documents/Uni/PoD/MaPD/MAPD_modA/10_synchronizer/10_synchronizer.srcs/sources_1/new/synchronizer.vhd:54]
INFO: [Synth 8-638] synthesizing module 'dff' [C:/Users/giaco/Documents/Uni/PoD/MaPD/MAPD_modA/06_d_t_filpflop/06_d_t_filpflop.srcs/sources_1/new/dff.vhd:31]
WARNING: [Synth 8-614] signal 'clk_d' is read in the process but is not in the sensitivity list [C:/Users/giaco/Documents/Uni/PoD/MaPD/MAPD_modA/06_d_t_filpflop/06_d_t_filpflop.srcs/sources_1/new/dff.vhd:35]
WARNING: [Synth 8-614] signal 'clk_re' is read in the process but is not in the sensitivity list [C:/Users/giaco/Documents/Uni/PoD/MaPD/MAPD_modA/06_d_t_filpflop/06_d_t_filpflop.srcs/sources_1/new/dff.vhd:35]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [C:/Users/giaco/Documents/Uni/PoD/MaPD/MAPD_modA/06_d_t_filpflop/06_d_t_filpflop.srcs/sources_1/new/dff.vhd:35]
WARNING: [Synth 8-614] signal 'd' is read in the process but is not in the sensitivity list [C:/Users/giaco/Documents/Uni/PoD/MaPD/MAPD_modA/06_d_t_filpflop/06_d_t_filpflop.srcs/sources_1/new/dff.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'dff' (3#1) [C:/Users/giaco/Documents/Uni/PoD/MaPD/MAPD_modA/06_d_t_filpflop/06_d_t_filpflop.srcs/sources_1/new/dff.vhd:31]
INFO: [Synth 8-3491] module 'dff' declared at 'C:/Users/giaco/Documents/Uni/PoD/MaPD/MAPD_modA/06_d_t_filpflop/06_d_t_filpflop.srcs/sources_1/new/dff.vhd:24' bound to instance 'd2' of component 'dff' [C:/Users/giaco/Documents/Uni/PoD/MaPD/MAPD_modA/10_synchronizer/10_synchronizer.srcs/sources_1/new/synchronizer.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'sync' (4#1) [C:/Users/giaco/Documents/Uni/PoD/MaPD/MAPD_modA/10_synchronizer/10_synchronizer.srcs/sources_1/new/synchronizer.vhd:42]
WARNING: [Synth 8-3848] Net rst in module/entity transmitter does not have driver. [C:/Users/giaco/Documents/Uni/PoD/MaPD/MAPD_modA/15_uart/15_uart.srcs/sources_1/new/uart.vhd:64]
INFO: [Synth 8-256] done synthesizing module 'transmitter' (5#1) [C:/Users/giaco/Documents/Uni/PoD/MaPD/MAPD_modA/15_uart/15_uart.srcs/sources_1/new/uart.vhd:43]
WARNING: [Synth 8-614] signal 'out_s' is read in the process but is not in the sensitivity list [C:/Users/giaco/Documents/Uni/PoD/MaPD/MAPD_modA/uart/uart.srcs/sources_1/new/uart.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'uart' (6#1) [C:/Users/giaco/Documents/Uni/PoD/MaPD/MAPD_modA/uart/uart.srcs/sources_1/new/uart.vhd:11]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 418.254 ; gain = 156.754
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin s:rst to constant 0 [C:/Users/giaco/Documents/Uni/PoD/MaPD/MAPD_modA/15_uart/15_uart.srcs/sources_1/new/uart.vhd:68]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 418.254 ; gain = 156.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 418.254 ; gain = 156.754
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a15tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/giaco/Documents/Uni/PoD/MaPD/MAPD_modA/uart/uart.srcs/constrs_1/new/mapping.xdc]
Finished Parsing XDC File [C:/Users/giaco/Documents/Uni/PoD/MaPD/MAPD_modA/uart/uart.srcs/constrs_1/new/mapping.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/giaco/Documents/Uni/PoD/MaPD/MAPD_modA/uart/uart.srcs/constrs_1/new/mapping.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/uart_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/uart_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 743.875 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 743.875 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 743.875 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 743.875 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 743.875 ; gain = 482.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a15tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 743.875 ; gain = 482.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 743.875 ; gain = 482.375
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "o_b" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "delayed_baud" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'transmitter'
WARNING: [Synth 8-327] inferring latch for variable 'out_rx_reg' [C:/Users/giaco/Documents/Uni/PoD/MaPD/MAPD_modA/test_receiver/test_receiver.srcs/sources_1/new/receiver.vhd:89]
WARNING: [Synth 8-327] inferring latch for variable 'valid_reg' [C:/Users/giaco/Documents/Uni/PoD/MaPD/MAPD_modA/test_receiver/test_receiver.srcs/sources_1/new/receiver.vhd:81]
WARNING: [Synth 8-327] inferring latch for variable 'state_reg' [C:/Users/giaco/Documents/Uni/PoD/MaPD/MAPD_modA/test_receiver/test_receiver.srcs/sources_1/new/receiver.vhd:82]
WARNING: [Synth 8-327] inferring latch for variable 'count_read_reg' [C:/Users/giaco/Documents/Uni/PoD/MaPD/MAPD_modA/test_receiver/test_receiver.srcs/sources_1/new/receiver.vhd:88]
WARNING: [Synth 8-327] inferring latch for variable 'q_reg' [C:/Users/giaco/Documents/Uni/PoD/MaPD/MAPD_modA/06_d_t_filpflop/06_d_t_filpflop.srcs/sources_1/new/dff.vhd:41]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                     000000000001 |                             1011
           data_is_valid |                     000000000010 |                             0000
                   start |                     000000000100 |                             0001
                      b0 |                     000000001000 |                             0010
                      b1 |                     000000010000 |                             0011
                      b2 |                     000000100000 |                             0100
                      b3 |                     000001000000 |                             0101
                      b4 |                     000010000000 |                             0110
                      b5 |                     000100000000 |                             0111
                      b6 |                     001000000000 |                             1000
                      b7 |                     010000000000 |                             1001
                    stop |                     100000000000 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'transmitter'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 743.875 ; gain = 482.375
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 2     
	  12 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module baudrate 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module receiver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module transmitter 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	  12 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 45 (col length:60)
BRAMs: 50 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "r/b/o_b" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r/delayed_baud" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "t/b/o_b" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-264] enable of latch \t/s/d1/q_reg  is always disabled
WARNING: [Synth 8-264] enable of latch \t/s/d1/q_reg  is always disabled
WARNING: [Synth 8-264] enable of latch \t/s/d2/q_reg  is always disabled
WARNING: [Synth 8-264] enable of latch \t/s/d2/q_reg  is always disabled
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\r/count_read_reg[3] )
WARNING: [Synth 8-264] enable of latch \t/s/d1/q_reg  is always disabled
WARNING: [Synth 8-264] enable of latch \t/s/d1/q_reg  is always disabled
WARNING: [Synth 8-264] enable of latch \t/s/d2/q_reg  is always disabled
WARNING: [Synth 8-264] enable of latch \t/s/d2/q_reg  is always disabled
WARNING: [Synth 8-3332] Sequential element (r/count_read_reg[3]) is unused and will be removed from module uart.
WARNING: [Synth 8-264] enable of latch \t/s/d1/q_reg  is always disabled
WARNING: [Synth 8-264] enable of latch \t/s/d1/q_reg  is always disabled
WARNING: [Synth 8-264] enable of latch \t/s/d2/q_reg  is always disabled
WARNING: [Synth 8-264] enable of latch \t/s/d2/q_reg  is always disabled
WARNING: [Synth 8-264] enable of latch \t/s/d1/q_reg  is always disabled
WARNING: [Synth 8-264] enable of latch \t/s/d1/q_reg  is always disabled
WARNING: [Synth 8-264] enable of latch \t/s/d2/q_reg  is always disabled
WARNING: [Synth 8-264] enable of latch \t/s/d2/q_reg  is always disabled
WARNING: [Synth 8-264] enable of latch \t/s/d1/q_reg  is always disabled
WARNING: [Synth 8-264] enable of latch \t/s/d1/q_reg  is always disabled
WARNING: [Synth 8-264] enable of latch \t/s/d2/q_reg  is always disabled
WARNING: [Synth 8-264] enable of latch \t/s/d2/q_reg  is always disabled
WARNING: [Synth 8-264] enable of latch \t/s/d1/q_reg  is always disabled
WARNING: [Synth 8-264] enable of latch \t/s/d1/q_reg  is always disabled
WARNING: [Synth 8-264] enable of latch \t/s/d2/q_reg  is always disabled
WARNING: [Synth 8-264] enable of latch \t/s/d2/q_reg  is always disabled
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 743.875 ; gain = 482.375
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 743.875 ; gain = 482.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-264] enable of latch \t/s/d1/q_reg  is always disabled
WARNING: [Synth 8-264] enable of latch \t/s/d1/q_reg  is always disabled
WARNING: [Synth 8-264] enable of latch \t/s/d2/q_reg  is always disabled
WARNING: [Synth 8-264] enable of latch \t/s/d2/q_reg  is always disabled
WARNING: [Synth 8-264] enable of latch \t/s/d1/q_reg  is always disabled
WARNING: [Synth 8-264] enable of latch \t/s/d1/q_reg  is always disabled
WARNING: [Synth 8-264] enable of latch \t/s/d2/q_reg  is always disabled
WARNING: [Synth 8-264] enable of latch \t/s/d2/q_reg  is always disabled
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 743.875 ; gain = 482.375
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (r/valid_reg) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (t/s/d1/q_reg) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (t/s/d2/q_reg) is unused and will be removed from module uart.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\t/word_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\t/word_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\t/word_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\t/word_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\t/word_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\t/word_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\t/word_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\t/word_reg[1] )
WARNING: [Synth 8-3332] Sequential element (r/out_rx_reg[7]) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (r/out_rx_reg[6]) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (r/out_rx_reg[5]) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (r/out_rx_reg[4]) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (r/out_rx_reg[3]) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (r/out_rx_reg[2]) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (r/out_rx_reg[1]) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (r/out_rx_reg[0]) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (r/state_reg[1]) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (r/state_reg[0]) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (r/count_read_reg[2]) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (r/count_read_reg[1]) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (r/count_read_reg[0]) is unused and will be removed from module uart.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 757.859 ; gain = 496.359
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 757.859 ; gain = 496.359
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 757.859 ; gain = 496.359
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 757.859 ; gain = 496.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 757.859 ; gain = 496.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 757.859 ; gain = 496.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 757.859 ; gain = 496.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT2 |     1|
|3     |LUT3 |     3|
|4     |LUT4 |     6|
|5     |LUT5 |     4|
|6     |LUT6 |     5|
|7     |FDRE |    24|
|8     |IBUF |     1|
|9     |OBUF |     1|
+------+-----+------+

Report Instance Areas: 
+------+---------+------------+------+
|      |Instance |Module      |Cells |
+------+---------+------------+------+
|1     |top      |            |    46|
|2     |  t      |transmitter |    43|
|3     |    b    |baudrate    |    28|
+------+---------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 757.859 ; gain = 496.359
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 54 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 757.859 ; gain = 170.738
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 757.859 ; gain = 496.359
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 761.855 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
45 Infos, 63 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 761.855 ; gain = 512.574
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 761.855 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/giaco/Documents/Uni/PoD/MaPD/MAPD_modA/uart/uart.runs/synth_1/uart.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file uart_utilization_synth.rpt -pb uart_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Dec 21 16:53:20 2021...
