INFO-FLOW: Workspace /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1 opened at Sat Mar 04 12:21:07 EST 2023
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_latency=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
Execute     config_interface -m_axi_latency=0 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Execute   set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
Execute     create_platform xc7z020clg400-1 -board  
DBG:HLSDevice: Trying to load device library: /tools/software/xilinx/Vitis_HLS/2022.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/software/xilinx/Vivado/2022.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command     create_platform done; 8.11 sec.
Execute     source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.11 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 8.24 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -hw_syn 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -pre_tcl 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 757.312 MB.
INFO: [HLS 200-10] Analyzing design file 'tiled_conv.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling tiled_conv.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang tiled_conv.cpp -foptimization-record-file=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/software/xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.cpp.clang.out.log 2> /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.cpp.clang.err.log 
Command       ap_eval done; 0.73 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.7 seconds per iteration
Execute       set_directive_top tiled_conv -name=tiled_conv 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/clang.out.log 2> /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.59 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.7 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.67 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.43 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp.clang-tidy.loop-label.out.log 2> /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 0.78 sec.
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 0.8 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 0.61 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp.clang.out.log 2> /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.52 sec.
INFO: [HLS 200-10] Analyzing design file 'conv_7x7.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling conv_7x7.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang conv_7x7.cpp -foptimization-record-file=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/conv_7x7.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/software/xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/conv_7x7.cpp.clang.out.log 2> /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/conv_7x7.cpp.clang.err.log 
Command       ap_eval done; 0.13 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top tiled_conv -name=tiled_conv 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/clang.out.log 2> /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.51 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.47 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.47 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.47 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.9 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp.clang-tidy.loop-label.out.log 2> /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 0.87 sec.
Command       clang_tidy done; 0.9 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 0.48 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/conv_7x7.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp.clang.out.log 2> /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.53 sec.
INFO: [HLS 200-10] Analyzing design file 'utils.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling utils.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang utils.cpp -foptimization-record-file=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/utils.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/software/xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/utils.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/utils.cpp.clang.out.log 2> /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/utils.cpp.clang.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top tiled_conv -name=tiled_conv 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/utils.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/clang.out.log 2> /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.46 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/utils.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.42 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/utils.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.43 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/utils.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.43 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.9 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/utils.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/utils.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/utils.pp.0.cpp.clang-tidy.loop-label.out.log 2> /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/utils.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 0.78 sec.
Command       clang_tidy done; 0.79 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/utils.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/utils.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/utils.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 0.42 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/utils.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/utils.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/utils.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/utils.pp.0.cpp.clang.out.log 2> /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/utils.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.48 sec.
WARNING: [HLS 207-5292] unused parameter 'in_fm' (utils.cpp:22:10)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 10.17 seconds. CPU system time: 0.89 seconds. Elapsed time: 12.86 seconds; current allocated memory: 759.945 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.ld.0.bc -args  "/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.g.bc" "/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/conv_7x7.g.bc" "/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/utils.g.bc"  
Execute         ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.g.bc /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/conv_7x7.g.bc /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/utils.g.bc -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.ld.0.bc > /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.ld.1.lower.bc > /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
Command         ap_eval done; 0.4 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.41 sec.
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/lib/libhlsm_39.bc /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/lib/libhlsm_39.bc /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/lib/libhlsmc++_39.bc -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.ld.2.m1.bc > /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command         ap_eval done; 2.04 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.05 sec.
Execute       run_link_or_opt -opt -out /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=tiled_conv -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=tiled_conv -reflow-float-conversion -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command         ap_eval done; 0.68 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.69 sec.
Execute       run_link_or_opt -out /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/lib/libfloatconversion_39.bc -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.ld.4.m2.bc > /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=tiled_conv 
Execute         ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=tiled_conv -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_compile -instruction_warning_threshold 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       get_config_dataflow -strict_mode 
Execute       get_config_array_partition -throughput_driven 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
Execute       get_clock_period -ns -default 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=tiled_conv -mllvm -hls-db-dir -mllvm /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -x ir /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command       ap_eval done; 0.22 sec.
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.46 seconds. CPU system time: 0.23 seconds. Elapsed time: 3.66 seconds; current allocated memory: 760.082 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 760.082 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top tiled_conv -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.0.bc -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.15 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 764.977 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.1.bc -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.2.prechk.bc -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-77] The top function 'tiled_conv' (tiled_conv.cpp:13) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 772.945 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.1.bc to /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.o.1.bc -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.o.1.tmp.bc -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 800.297 MB.
Execute         get_config_compile -enable_auto_rewind 
Execute         get_config_compile -enable_loop_extract 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.o.2.bc -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 800.297 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.37 sec.
Command     elaborate done; 16.91 sec.
Execute     ap_eval exec zip -j /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'tiled_conv' ...
Execute       ap_set_top_model tiled_conv 
Execute       get_model_list tiled_conv -filter all-wo-channel -topdown 
Execute       preproc_iomode -model tiled_conv 
Execute       get_model_list tiled_conv -filter all-wo-channel 
INFO-FLOW: Model list for configure: tiled_conv
INFO-FLOW: Configuring Module : tiled_conv ...
Execute       set_default_model tiled_conv 
Execute       apply_spec_resource_limit tiled_conv 
INFO-FLOW: Model list for preprocess: tiled_conv
INFO-FLOW: Preprocessing Module: tiled_conv ...
Execute       set_default_model tiled_conv 
Execute       cdfg_preprocess -model tiled_conv 
Execute       rtl_gen_preprocess tiled_conv 
INFO-FLOW: Model list for synthesis: tiled_conv
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tiled_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model tiled_conv 
Execute       schedule -model tiled_conv 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 800.297 MB.
Execute       syn_report -verbosereport -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.sched.adb -f 
INFO-FLOW: Finish scheduling tiled_conv.
Execute       set_default_model tiled_conv 
Execute       bind -model tiled_conv 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 800.297 MB.
Execute       syn_report -verbosereport -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.bind.adb -f 
INFO-FLOW: Finish binding tiled_conv.
Execute       get_model_list tiled_conv -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess tiled_conv 
INFO-FLOW: Model list for RTL generation: tiled_conv
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tiled_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model tiled_conv -top_prefix  -sub_prefix tiled_conv_ -mg_file /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_conv/fm' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_conv/wt' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_conv/input_feature_map' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_conv/layer_weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_conv/layer_bias' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_conv/output_feature_map' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'tiled_conv' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'input_feature_map', 'layer_weights', 'layer_bias', 'output_feature_map' and 'return' to AXI-Lite port control.
WARNING: [RTGEN 206-101] Port 'tiled_conv/m_axi_fm_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv/m_axi_fm_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'tiled_conv/m_axi_fm_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'tiled_conv/m_axi_fm_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv/m_axi_fm_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'tiled_conv/m_axi_fm_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv/m_axi_fm_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'tiled_conv/m_axi_fm_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv/m_axi_fm_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'tiled_conv/m_axi_fm_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv/m_axi_fm_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'tiled_conv/m_axi_fm_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv/m_axi_fm_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'tiled_conv/m_axi_fm_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv/m_axi_fm_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'tiled_conv/m_axi_fm_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv/m_axi_fm_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'tiled_conv/m_axi_fm_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv/m_axi_fm_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'tiled_conv/m_axi_fm_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv/m_axi_fm_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'tiled_conv/m_axi_fm_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv/m_axi_fm_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'tiled_conv/m_axi_fm_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv/m_axi_fm_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'tiled_conv/m_axi_fm_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv/m_axi_fm_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'tiled_conv/m_axi_fm_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'tiled_conv/m_axi_fm_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv/m_axi_fm_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'tiled_conv/m_axi_fm_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv/m_axi_fm_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'tiled_conv/m_axi_fm_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv/m_axi_fm_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'tiled_conv/m_axi_fm_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv/m_axi_fm_WID' to 0.
WARNING: [RTGEN 206-101] Port 'tiled_conv/m_axi_fm_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv/m_axi_fm_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'tiled_conv/m_axi_fm_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv/m_axi_fm_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'tiled_conv/m_axi_fm_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'tiled_conv/m_axi_fm_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv/m_axi_fm_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'tiled_conv/m_axi_fm_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv/m_axi_fm_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'tiled_conv/m_axi_fm_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv/m_axi_fm_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'tiled_conv/m_axi_fm_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv/m_axi_fm_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'tiled_conv/m_axi_fm_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv/m_axi_fm_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'tiled_conv/m_axi_fm_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv/m_axi_fm_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'tiled_conv/m_axi_fm_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv/m_axi_fm_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'tiled_conv/m_axi_fm_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv/m_axi_fm_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'tiled_conv/m_axi_fm_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv/m_axi_fm_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'tiled_conv/m_axi_fm_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv/m_axi_fm_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'tiled_conv/m_axi_fm_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv/m_axi_fm_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'tiled_conv/m_axi_fm_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'tiled_conv/m_axi_fm_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv/m_axi_fm_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'tiled_conv/m_axi_fm_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'tiled_conv/m_axi_fm_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'tiled_conv/m_axi_fm_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'tiled_conv/m_axi_fm_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'tiled_conv/m_axi_fm_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'tiled_conv/m_axi_fm_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'tiled_conv/m_axi_fm_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv/m_axi_fm_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'tiled_conv/m_axi_fm_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'tiled_conv/m_axi_fm_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'tiled_conv/m_axi_fm_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'tiled_conv/m_axi_wt_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv/m_axi_wt_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'tiled_conv/m_axi_wt_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'tiled_conv/m_axi_wt_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv/m_axi_wt_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'tiled_conv/m_axi_wt_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv/m_axi_wt_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'tiled_conv/m_axi_wt_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv/m_axi_wt_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'tiled_conv/m_axi_wt_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv/m_axi_wt_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'tiled_conv/m_axi_wt_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv/m_axi_wt_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'tiled_conv/m_axi_wt_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv/m_axi_wt_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'tiled_conv/m_axi_wt_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv/m_axi_wt_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'tiled_conv/m_axi_wt_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv/m_axi_wt_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'tiled_conv/m_axi_wt_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv/m_axi_wt_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'tiled_conv/m_axi_wt_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv/m_axi_wt_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'tiled_conv/m_axi_wt_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv/m_axi_wt_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'tiled_conv/m_axi_wt_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv/m_axi_wt_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'tiled_conv/m_axi_wt_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'tiled_conv/m_axi_wt_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv/m_axi_wt_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'tiled_conv/m_axi_wt_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv/m_axi_wt_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'tiled_conv/m_axi_wt_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv/m_axi_wt_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'tiled_conv/m_axi_wt_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv/m_axi_wt_WID' to 0.
WARNING: [RTGEN 206-101] Port 'tiled_conv/m_axi_wt_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv/m_axi_wt_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'tiled_conv/m_axi_wt_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv/m_axi_wt_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'tiled_conv/m_axi_wt_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'tiled_conv/m_axi_wt_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv/m_axi_wt_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'tiled_conv/m_axi_wt_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv/m_axi_wt_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'tiled_conv/m_axi_wt_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv/m_axi_wt_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'tiled_conv/m_axi_wt_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv/m_axi_wt_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'tiled_conv/m_axi_wt_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv/m_axi_wt_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'tiled_conv/m_axi_wt_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv/m_axi_wt_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'tiled_conv/m_axi_wt_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv/m_axi_wt_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'tiled_conv/m_axi_wt_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv/m_axi_wt_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'tiled_conv/m_axi_wt_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv/m_axi_wt_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'tiled_conv/m_axi_wt_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv/m_axi_wt_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'tiled_conv/m_axi_wt_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv/m_axi_wt_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'tiled_conv/m_axi_wt_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'tiled_conv/m_axi_wt_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv/m_axi_wt_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'tiled_conv/m_axi_wt_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'tiled_conv/m_axi_wt_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'tiled_conv/m_axi_wt_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'tiled_conv/m_axi_wt_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'tiled_conv/m_axi_wt_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'tiled_conv/m_axi_wt_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'tiled_conv/m_axi_wt_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv/m_axi_wt_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'tiled_conv/m_axi_wt_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'tiled_conv/m_axi_wt_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'tiled_conv/m_axi_wt_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tiled_conv'.
Command       create_rtl_model done; 0.75 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.78 seconds; current allocated memory: 800.297 MB.
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.rtl_wrap.cfg.tcl 
Execute       gen_rtl tiled_conv -istop -style xilinx -f -lang vhdl -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/syn/vhdl/tiled_conv 
Execute       gen_rtl tiled_conv -istop -style xilinx -f -lang vlog -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/syn/verilog/tiled_conv 
Execute       syn_report -csynth -model tiled_conv -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/syn/report/tiled_conv_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model tiled_conv -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/syn/report/tiled_conv_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model tiled_conv -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model tiled_conv -f -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.adb 
Execute       db_write -model tiled_conv -bindview -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info tiled_conv -p /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv 
Execute       export_constraint_db -f -tool general -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.constraint.tcl 
Execute       syn_report -designview -model tiled_conv -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.design.xml 
Execute       syn_report -csynthDesign -model tiled_conv -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model tiled_conv -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model tiled_conv -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks tiled_conv 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain tiled_conv 
INFO-FLOW: Model list for RTL component generation: tiled_conv
INFO-FLOW: Handling components in module [tiled_conv] ... 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.compgen.tcl 
INFO-FLOW: Found component tiled_conv_control_s_axi.
INFO-FLOW: Append model tiled_conv_control_s_axi
INFO-FLOW: Append model tiled_conv
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: tiled_conv_control_s_axi tiled_conv
INFO-FLOW: Generating /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model tiled_conv_control_s_axi
INFO-FLOW: To file: write model tiled_conv
INFO-FLOW: Generating /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:PUTS: read_platform_lib /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/common.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/interface.gen 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/vhdl' dstVlogDir='/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/vlog' tclDir='/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db' modelList='tiled_conv_control_s_axi
tiled_conv
' expOnly='0'
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.compgen.tcl 
Execute         source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 800.297 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='tiled_conv_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name tiled_conv
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
Execute       get_config_op mul -impl 
Execute       get_config_op mul -latency 
Execute       get_config_op mul -precision 
Execute       get_config_op add -impl 
Execute       get_config_op add -latency 
Execute       get_config_op add -precision 
Execute       get_config_op sub -impl 
Execute       get_config_op sub -latency 
Execute       get_config_op sub -precision 
Execute       get_config_op fadd -impl 
Execute       get_config_op fadd -latency 
Execute       get_config_op fadd -precision 
Execute       get_config_op fsub -impl 
Execute       get_config_op fsub -latency 
Execute       get_config_op fsub -precision 
Execute       get_config_op fdiv -impl 
Execute       get_config_op fdiv -latency 
Execute       get_config_op fdiv -precision 
Execute       get_config_op fexp -impl 
Execute       get_config_op fexp -latency 
Execute       get_config_op fexp -precision 
Execute       get_config_op flog -impl 
Execute       get_config_op flog -latency 
Execute       get_config_op flog -precision 
Execute       get_config_op fmul -impl 
Execute       get_config_op fmul -latency 
Execute       get_config_op fmul -precision 
Execute       get_config_op frsqrt -impl 
Execute       get_config_op frsqrt -latency 
Execute       get_config_op frsqrt -precision 
Execute       get_config_op frecip -impl 
Execute       get_config_op frecip -latency 
Execute       get_config_op frecip -precision 
Execute       get_config_op fsqrt -impl 
Execute       get_config_op fsqrt -latency 
Execute       get_config_op fsqrt -precision 
Execute       get_config_op dadd -impl 
Execute       get_config_op dadd -latency 
Execute       get_config_op dadd -precision 
Execute       get_config_op dsub -impl 
Execute       get_config_op dsub -latency 
Execute       get_config_op dsub -precision 
Execute       get_config_op ddiv -impl 
Execute       get_config_op ddiv -latency 
Execute       get_config_op ddiv -precision 
Execute       get_config_op dexp -impl 
Execute       get_config_op dexp -latency 
Execute       get_config_op dexp -precision 
Execute       get_config_op dlog -impl 
Execute       get_config_op dlog -latency 
Execute       get_config_op dlog -precision 
Execute       get_config_op dmul -impl 
Execute       get_config_op dmul -latency 
Execute       get_config_op dmul -precision 
Execute       get_config_op drsqrt -impl 
Execute       get_config_op drsqrt -latency 
Execute       get_config_op drsqrt -precision 
Execute       get_config_op drecip -impl 
Execute       get_config_op drecip -latency 
Execute       get_config_op drecip -precision 
Execute       get_config_op dsqrt -impl 
Execute       get_config_op dsqrt -latency 
Execute       get_config_op dsqrt -precision 
Execute       get_config_op hadd -impl 
Execute       get_config_op hadd -latency 
Execute       get_config_op hadd -precision 
Execute       get_config_op hsub -impl 
Execute       get_config_op hsub -latency 
Execute       get_config_op hsub -precision 
Execute       get_config_op hdiv -impl 
Execute       get_config_op hdiv -latency 
Execute       get_config_op hdiv -precision 
Execute       get_config_op hmul -impl 
Execute       get_config_op hmul -latency 
Execute       get_config_op hmul -precision 
Execute       get_config_op hsqrt -impl 
Execute       get_config_op hsqrt -latency 
Execute       get_config_op hsqrt -precision 
Execute       get_config_op facc -impl 
Execute       get_config_op facc -latency 
Execute       get_config_op facc -precision 
Execute       get_config_op fmacc -impl 
Execute       get_config_op fmacc -latency 
Execute       get_config_op fmacc -precision 
Execute       get_config_op fmadd -impl 
Execute       get_config_op fmadd -latency 
Execute       get_config_op fmadd -precision 
Execute       get_config_storage fifo -auto_srl_max_bits 
Execute       get_config_storage fifo -auto_srl_max_depth 
Execute       get_config_storage fifo -impl 
Execute       get_solution -flow_target 
Execute       get_config_array_partition -complete_threshold 
Execute       get_config_array_partition -throughput_driven 
Execute       get_config_compile -enable_auto_rewind 
Execute       get_config_compile -ignore_long_run_time 
Execute       get_config_compile -name_max_length 
Execute       get_config_compile -no_signed_zeros 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -pipeline_style 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pre_tcl 
Execute       get_config_compile -unsafe_math_optimizations 
Execute       get_config_dataflow -default_channel 
Execute       get_config_dataflow -disable_fifo_sizing_opt 
Execute       get_config_dataflow -fifo_depth 
Execute       get_config_dataflow -override_user_fifo_depth 
Execute       get_config_dataflow -scalar_fifo_depth 
Execute       get_config_dataflow -start_fifo_depth 
Execute       get_config_dataflow -strict_mode 
Execute       get_config_dataflow -strict_stable_sync 
Execute       get_config_dataflow -task_level_fifo_depth 
Execute       get_config_debug -directory 
Execute       get_config_debug -enable 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       get_config_export -format 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_export -ipname 
Execute       get_config_export -library 
Execute       get_config_export -output 
Execute       get_config_export -rtl 
Execute       get_config_export -taxonomy 
Execute       get_config_export -vendor 
Execute       get_config_export -version 
Execute       get_config_export -vivado_clock 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_max_timing_paths 
Execute       get_config_export -vivado_optimization_level 
Execute       get_config_export -vivado_pblock 
Execute       get_config_export -vivado_phys_opt 
Execute       get_config_export -vivado_report_level 
Execute       get_config_export -vivado_synth_design_args 
Execute       get_config_export -vivado_synth_strategy 
Execute       get_config_interface -clock_enable 
Execute       get_config_interface -default_slave_interface 
Execute       get_config_interface -m_axi_addr64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_buffer_impl 
Execute       get_config_interface -m_axi_conservative_mode 
Execute       get_config_interface -m_axi_flush_mode 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -register_io 
Execute       get_config_interface -s_axilite_auto_restart_counter 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -s_axilite_interrupt_mode 
Execute       get_config_interface -s_axilite_mailbox 
Execute       get_config_interface -s_axilite_status_regs 
Execute       get_config_interface -s_axilite_sw_reset 
Execute       get_config_rtl -deadlock_detection 
Execute       get_config_rtl -header 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -mult_keep_attribute 
Execute       get_config_rtl -register_all_io 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -reset 
Execute       get_config_rtl -reset_async 
Execute       get_config_rtl -reset_level 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_unroll -tripcount_threshold 
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='tiled_conv_control_s_axi
tiled_conv
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.tbgen.tcl 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.compgen.dataonly.tcl 
Execute       get_config_interface -s_axilite_interrupt_mode 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.compgen.dataonly.tcl 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.rtl_wrap.cfg.tcl 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       get_config_export -vendor 
Execute       get_config_export -library 
Execute       get_config_export -version 
Execute       get_config_export -ipname 
Execute       get_config_export -taxonomy 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.tbgen.tcl 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.constraint.tcl 
Execute       sc_get_clocks tiled_conv 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME control_s_axi_U SOURCE {} VARIABLE {} MODULE tiled_conv LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0}} report_dict {TOPINST tiled_conv MODULE2INSTS {tiled_conv tiled_conv} INST2MODULE {tiled_conv tiled_conv} INSTDATA {tiled_conv {DEPTH 1 CHILDREN {}}} MODULEDATA {tiled_conv {AREA {DSP 0 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.57 seconds; current allocated memory: 801.289 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for tiled_conv.
INFO: [VLOG 209-307] Generating Verilog RTL for tiled_conv.
Execute       syn_report -model tiled_conv -printsummary 
INFO: [HLS 200-789] **** Estimated Fmax: 0.00 MHz
Command     autosyn done; 1.81 sec.
Command   csynth_design done; 18.78 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 13.5 seconds. CPU system time: 1.21 seconds. Elapsed time: 18.78 seconds; current allocated memory: 43.977 MB.
Execute   cleanup_all 
INFO-FLOW: Workspace /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1 opened at Wed Mar 08 21:19:26 EST 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: /tools/software/xilinx/Vitis_HLS/2022.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/software/xilinx/Vivado/2022.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 11.82 sec.
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.17 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 12.04 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute     config_interface -m_axi_latency=0 
Command   open_solution done; 12.08 sec.
Execute   set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
Execute     create_platform xc7z020clg400-1 -board  
Execute     source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.12 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.17 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -hw_syn 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -pre_tcl 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 760.133 MB.
INFO: [HLS 200-10] Analyzing design file 'tiled_conv.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling tiled_conv.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang tiled_conv.cpp -foptimization-record-file=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/software/xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.cpp.clang.out.log 2> /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.cpp.clang.err.log 
Command       ap_eval done; 0.44 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.5 seconds per iteration
Execute       set_directive_top tiled_conv -name=tiled_conv 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/clang.out.log 2> /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.77 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.69 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.15 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.73 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.9 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp.clang-tidy.loop-label.out.log 2> /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 1.3 sec.
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 1.33 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 0.62 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp.clang.out.log 2> /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.76 sec.
INFO: [HLS 200-10] Analyzing design file 'conv_7x7.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling conv_7x7.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang conv_7x7.cpp -foptimization-record-file=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/conv_7x7.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/software/xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/conv_7x7.cpp.clang.out.log 2> /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/conv_7x7.cpp.clang.err.log 
Command       ap_eval done; 0.23 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute       set_directive_top tiled_conv -name=tiled_conv 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/clang.out.log 2> /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.82 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.75 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.74 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.74 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.5 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp.clang-tidy.loop-label.out.log 2> /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 1.49 sec.
Command       clang_tidy done; 1.54 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 0.72 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/conv_7x7.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp.clang.out.log 2> /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.87 sec.
INFO: [HLS 200-10] Analyzing design file 'utils.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling utils.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang utils.cpp -foptimization-record-file=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/utils.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/software/xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/utils.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/utils.cpp.clang.out.log 2> /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/utils.cpp.clang.err.log 
Command       ap_eval done; 0.24 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute       set_directive_top tiled_conv -name=tiled_conv 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/utils.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/clang.out.log 2> /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.73 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/utils.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.66 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/utils.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.75 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/utils.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.66 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.4 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/utils.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/utils.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/utils.pp.0.cpp.clang-tidy.loop-label.out.log 2> /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/utils.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 1.28 sec.
Command       clang_tidy done; 1.3 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/utils.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/utils.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/utils.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 0.63 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/utils.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/utils.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/utils.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/utils.pp.0.cpp.clang.out.log 2> /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/utils.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.77 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 15.64 seconds. CPU system time: 2.86 seconds. Elapsed time: 19.13 seconds; current allocated memory: 760.355 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.ld.0.bc -args  "/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.g.bc" "/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/conv_7x7.g.bc" "/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/utils.g.bc"  
Execute         ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.g.bc /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/conv_7x7.g.bc /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/utils.g.bc -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.ld.0.bc > /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.ld.1.lower.bc > /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/lib/libhlsm_39.bc /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/lib/libhlsm_39.bc /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/lib/libhlsmc++_39.bc -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.ld.2.m1.bc > /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command         ap_eval done; 3.17 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 3.18 sec.
Execute       run_link_or_opt -opt -out /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=tiled_conv -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=tiled_conv -reflow-float-conversion -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command         ap_eval done; 1.17 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 1.18 sec.
Execute       run_link_or_opt -out /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/lib/libfloatconversion_39.bc -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.ld.4.m2.bc > /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
Command         ap_eval done; 0.16 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.16 sec.
Execute       run_link_or_opt -opt -out /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=tiled_conv 
Execute         ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=tiled_conv -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
Command         ap_eval done; 0.13 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.13 sec.
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_compile -instruction_warning_threshold 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       get_config_dataflow -strict_mode 
Execute       get_config_array_partition -throughput_driven 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
Execute       get_clock_period -ns -default 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=tiled_conv -mllvm -hls-db-dir -mllvm /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -x ir /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command       ap_eval done; 0.68 sec.
INFO: [HLS 214-178] Inlining function 'load_input_tile_block_from_DRAM(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [52][46], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [736][1280], int, int)' into 'tiled_conv(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [736][1280], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][7][7], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [368][640])' (tiled_conv.cpp:19:0)
INFO: [HLS 214-178] Inlining function 'load_layer_params_from_DRAM(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][7][7], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][7][7], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, int)' into 'tiled_conv(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [736][1280], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][7][7], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [368][640])' (tiled_conv.cpp:19:0)
INFO: [HLS 214-178] Inlining function 'conv_7x7(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [23][20], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [52][46], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][7][7], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'tiled_conv(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [736][1280], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][7][7], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [368][640])' (tiled_conv.cpp:19:0)
INFO: [HLS 214-178] Inlining function 'store_output_tile_to_DRAM(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [368][640], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [23][20], int, int, int)' into 'tiled_conv(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [736][1280], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][7][7], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [368][640])' (tiled_conv.cpp:19:0)
INFO: [HLS 214-241] Aggregating maxi variable 'output_feature_map' with compact=none mode in 16-bits
INFO: [HLS 214-241] Aggregating maxi variable 'layer_bias' with compact=none mode in 16-bits (tiled_conv.cpp:19:0)
INFO: [HLS 214-241] Aggregating maxi variable 'layer_weights' with compact=none mode in 16-bits
INFO: [HLS 214-241] Aggregating maxi variable 'input_feature_map' with compact=none mode in 16-bits
INFO: [HLS 214-115] Multiple burst reads of length 588 and bit width 16 in loop 'WEIGHT_KERNEL_NUM'(utils.cpp:76:5) has been inferred on bundle 'wt'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (utils.cpp:76:5)
INFO: [HLS 214-115] Multiple burst reads of length 4 and bit width 16 in loop 'BIAS'(utils.cpp:94:5) has been inferred on bundle 'wt'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (utils.cpp:94:5)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.56 seconds. CPU system time: 0.83 seconds. Elapsed time: 5.76 seconds; current allocated memory: 760.898 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 760.898 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top tiled_conv -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.0.bc -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 771.754 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.1.bc -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.2.prechk.bc -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.17 seconds; current allocated memory: 787.453 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.1.bc to /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.o.1.bc -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'INPUT_BUFFER_WIDTH' (utils.cpp:39) in function 'tiled_conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WEIGHT_KERNEL_WIDTH' (utils.cpp:85) in function 'tiled_conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'BIAS' (utils.cpp:94) in function 'tiled_conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_32_3' (conv_7x7.cpp:32) in function 'tiled_conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_45_9' (conv_7x7.cpp:45) in function 'tiled_conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'OUTPUT_BUFFER_WIDTH' (utils.cpp:128) in function 'tiled_conv' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_bias_buf.V' (tiled_conv.cpp:36) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'conv_bias_buf.V' (tiled_conv.cpp:36) in dimension 1 completely.
Command         transform done; 0.23 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.o.1.tmp.bc -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-11] Balancing expressions in function 'tiled_conv' (conv_7x7.cpp:13:42)...14 expression(s) balanced.
Command         transform done; 0.16 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.32 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.4 seconds; current allocated memory: 823.648 MB.
Execute         get_config_compile -enable_auto_rewind 
Execute         get_config_compile -enable_loop_extract 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.o.2.bc -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'INPUT_BUFFER_HEIGHT' (utils.cpp:36:17) in function 'tiled_conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'INPUT_BUFFER_DEPTH' (utils.cpp:33:13) in function 'tiled_conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'WEIGHT_KERNEL_HEIGHT' (utils.cpp:82:21) in function 'tiled_conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'WEIGHT_KERNEL_DEPTH' (utils.cpp:79:17) in function 'tiled_conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'WEIGHT_KERNEL_NUM' (utils.cpp:76:13) in function 'tiled_conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_31_2' (conv_7x7.cpp:31:35) in function 'tiled_conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_30_1' (conv_7x7.cpp:30:31) in function 'tiled_conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_44_8' (conv_7x7.cpp:44:47) in function 'tiled_conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_43_7' (conv_7x7.cpp:43:43) in function 'tiled_conv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_41_6' (conv_7x7.cpp:41:39) in function 'tiled_conv' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_40_5' (conv_7x7.cpp:40:42) in function 'tiled_conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_38_4' (conv_7x7.cpp:38:31) in function 'tiled_conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'OUTPUT_BUFFER_HEIGHT' (utils.cpp:125:17) in function 'tiled_conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'OUTPUT_BUFFER_DEPTH' (utils.cpp:122:13) in function 'tiled_conv'.
WARNING: [HLS 200-960] Cannot flatten loop 'TILE_DEPTH' (tiled_conv.cpp:52:21) in function 'tiled_conv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'TILE_COL' (tiled_conv.cpp:46:17) in function 'tiled_conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'TILE_ROW' (tiled_conv.cpp:43:13) in function 'tiled_conv'.
INFO: [HLS 200-472] Inferring partial write operation for 'conv_out_buf.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'conv_in_buf.V' (utils.cpp:51:40)
INFO: [HLS 200-472] Inferring partial write operation for 'conv_wt_buf.V' (utils.cpp:87:43)
INFO: [HLS 200-472] Inferring partial write operation for 'conv_out_buf.V' (conv_7x7.cpp:33:32)
INFO: [HLS 200-472] Inferring partial write operation for 'conv_out_buf.V' 
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 20 on port 'fm' (utils.cpp:137:83). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
Command         transform done; 0.34 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.24 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.34 seconds; current allocated memory: 879.859 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 1.05 sec.
Command     elaborate done; 25.96 sec.
Execute     ap_eval exec zip -j /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'tiled_conv' ...
Execute       ap_set_top_model tiled_conv 
Execute       get_model_list tiled_conv -filter all-wo-channel -topdown 
Execute       preproc_iomode -model tiled_conv 
Execute       preproc_iomode -model tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH 
Execute       preproc_iomode -model tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9 
Execute       preproc_iomode -model tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3 
Execute       preproc_iomode -model tiled_conv_Pipeline_BIAS 
Execute       preproc_iomode -model tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH 
Execute       preproc_iomode -model tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH 
Execute       get_model_list tiled_conv -filter all-wo-channel 
INFO-FLOW: Model list for configure: tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH tiled_conv_Pipeline_BIAS tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3 tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9 tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH tiled_conv
INFO-FLOW: Configuring Module : tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH ...
Execute       set_default_model tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH 
Execute       apply_spec_resource_limit tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH 
INFO-FLOW: Configuring Module : tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH ...
Execute       set_default_model tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH 
Execute       apply_spec_resource_limit tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH 
INFO-FLOW: Configuring Module : tiled_conv_Pipeline_BIAS ...
Execute       set_default_model tiled_conv_Pipeline_BIAS 
Execute       apply_spec_resource_limit tiled_conv_Pipeline_BIAS 
INFO-FLOW: Configuring Module : tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3 ...
Execute       set_default_model tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3 
Execute       apply_spec_resource_limit tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3 
INFO-FLOW: Configuring Module : tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9 ...
Execute       set_default_model tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9 
Execute       apply_spec_resource_limit tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9 
INFO-FLOW: Configuring Module : tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH ...
Execute       set_default_model tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH 
Execute       apply_spec_resource_limit tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH 
INFO-FLOW: Configuring Module : tiled_conv ...
Execute       set_default_model tiled_conv 
Execute       apply_spec_resource_limit tiled_conv 
INFO-FLOW: Model list for preprocess: tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH tiled_conv_Pipeline_BIAS tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3 tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9 tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH tiled_conv
INFO-FLOW: Preprocessing Module: tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH ...
Execute       set_default_model tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH 
Execute       cdfg_preprocess -model tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH 
Execute       rtl_gen_preprocess tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH 
INFO-FLOW: Preprocessing Module: tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH ...
Execute       set_default_model tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH 
Execute       cdfg_preprocess -model tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH 
Execute       rtl_gen_preprocess tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH 
INFO-FLOW: Preprocessing Module: tiled_conv_Pipeline_BIAS ...
Execute       set_default_model tiled_conv_Pipeline_BIAS 
Execute       cdfg_preprocess -model tiled_conv_Pipeline_BIAS 
Execute       rtl_gen_preprocess tiled_conv_Pipeline_BIAS 
INFO-FLOW: Preprocessing Module: tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3 ...
Execute       set_default_model tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3 
Execute       cdfg_preprocess -model tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3 
Execute       rtl_gen_preprocess tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3 
INFO-FLOW: Preprocessing Module: tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9 ...
Execute       set_default_model tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9 
Execute       cdfg_preprocess -model tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9 
Execute       rtl_gen_preprocess tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9 
INFO-FLOW: Preprocessing Module: tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH ...
Execute       set_default_model tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH 
Execute       cdfg_preprocess -model tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH 
Execute       rtl_gen_preprocess tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH 
INFO-FLOW: Preprocessing Module: tiled_conv ...
Execute       set_default_model tiled_conv 
Execute       cdfg_preprocess -model tiled_conv 
Execute       rtl_gen_preprocess tiled_conv 
INFO-FLOW: Model list for synthesis: tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH tiled_conv_Pipeline_BIAS tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3 tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9 tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH tiled_conv
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH 
Execute       schedule -model tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln51) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 13, loop 'INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.27 seconds; current allocated memory: 881.855 MB.
Execute       syn_report -verbosereport -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH.sched.adb -f 
INFO-FLOW: Finish scheduling tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH.
Execute       set_default_model tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH 
Execute       bind -model tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 881.855 MB.
Execute       syn_report -verbosereport -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.13 sec.
Execute       db_write -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH.bind.adb -f 
INFO-FLOW: Finish binding tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH 
Execute       schedule -model tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 882.445 MB.
Execute       syn_report -verbosereport -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH.sched.adb -f 
INFO-FLOW: Finish scheduling tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH.
Execute       set_default_model tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH 
Execute       bind -model tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 882.445 MB.
Execute       syn_report -verbosereport -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.12 sec.
Execute       db_write -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH.bind.adb -f 
INFO-FLOW: Finish binding tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tiled_conv_Pipeline_BIAS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model tiled_conv_Pipeline_BIAS 
Execute       schedule -model tiled_conv_Pipeline_BIAS 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'BIAS'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'BIAS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 882.445 MB.
Execute       syn_report -verbosereport -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_BIAS.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_BIAS.sched.adb -f 
INFO-FLOW: Finish scheduling tiled_conv_Pipeline_BIAS.
Execute       set_default_model tiled_conv_Pipeline_BIAS 
Execute       bind -model tiled_conv_Pipeline_BIAS 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 882.445 MB.
Execute       syn_report -verbosereport -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_BIAS.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_BIAS.bind.adb -f 
INFO-FLOW: Finish binding tiled_conv_Pipeline_BIAS.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3 
Execute       schedule -model tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln33) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 882.504 MB.
Execute       syn_report -verbosereport -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3.sched.adb -f 
INFO-FLOW: Finish scheduling tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3.
Execute       set_default_model tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3 
Execute       bind -model tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 882.633 MB.
Execute       syn_report -verbosereport -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3.bind.adb -f 
INFO-FLOW: Finish binding tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9 
Execute       schedule -model tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1393) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln46) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 9, loop 'VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 883.832 MB.
Execute       syn_report -verbosereport -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9.sched.adb -f 
INFO-FLOW: Finish scheduling tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9.
Execute       set_default_model tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9 
Execute       bind -model tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 883.832 MB.
Execute       syn_report -verbosereport -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.11 sec.
Execute       db_write -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9.bind.adb -f 
INFO-FLOW: Finish binding tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH 
Execute       schedule -model tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln133) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1696) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln133_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 22, loop 'OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 884.656 MB.
Execute       syn_report -verbosereport -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.sched.adb -f 
INFO-FLOW: Finish scheduling tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.
Execute       set_default_model tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH 
Execute       bind -model tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 884.656 MB.
Execute       syn_report -verbosereport -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.16 sec.
Execute       db_write -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.bind.adb -f 
INFO-FLOW: Finish binding tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tiled_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model tiled_conv 
Execute       schedule -model tiled_conv 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln54) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=p_mid2258_v) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=empty_41) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.21 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 886.309 MB.
Execute       syn_report -verbosereport -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.13 sec.
Execute       db_write -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.sched.adb -f 
INFO-FLOW: Finish scheduling tiled_conv.
Execute       set_default_model tiled_conv 
Execute       bind -model tiled_conv 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.28 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 886.309 MB.
Execute       syn_report -verbosereport -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.67 sec.
Execute       db_write -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.bind.adb -f 
INFO-FLOW: Finish binding tiled_conv.
Execute       get_model_list tiled_conv -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH 
Execute       rtl_gen_preprocess tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH 
Execute       rtl_gen_preprocess tiled_conv_Pipeline_BIAS 
Execute       rtl_gen_preprocess tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3 
Execute       rtl_gen_preprocess tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9 
Execute       rtl_gen_preprocess tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH 
Execute       rtl_gen_preprocess tiled_conv 
INFO-FLOW: Model list for RTL generation: tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH tiled_conv_Pipeline_BIAS tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3 tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9 tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH tiled_conv
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH -top_prefix tiled_conv_ -sub_prefix tiled_conv_ -mg_file /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH' pipeline 'INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_8ns_6ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_2ns_22ns_23_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_2ns_7ns_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.73 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.81 seconds; current allocated memory: 887.480 MB.
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.rtl_wrap.cfg.tcl 
Execute       gen_rtl tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH -style xilinx -f -lang vhdl -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/syn/vhdl/tiled_conv_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH 
Execute       gen_rtl tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH -style xilinx -f -lang vlog -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/syn/verilog/tiled_conv_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH 
Execute       syn_report -csynth -model tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/syn/report/tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/syn/report/tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.19 sec.
Execute       db_write -model tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH -f -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH.adb 
Execute       db_write -model tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH -bindview -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH -p /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH -top_prefix tiled_conv_ -sub_prefix tiled_conv_ -mg_file /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH' pipeline 'WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH/m_axi_wt_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH/m_axi_wt_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH/m_axi_wt_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH/m_axi_wt_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH/m_axi_wt_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH/m_axi_wt_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH/m_axi_wt_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH/m_axi_wt_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH/m_axi_wt_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH/m_axi_wt_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH/m_axi_wt_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH/m_axi_wt_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH'.
Command       create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.61 seconds; current allocated memory: 889.109 MB.
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.rtl_wrap.cfg.tcl 
Execute       gen_rtl tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH -style xilinx -f -lang vhdl -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/syn/vhdl/tiled_conv_tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH 
Execute       gen_rtl tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH -style xilinx -f -lang vlog -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/syn/verilog/tiled_conv_tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH 
Execute       syn_report -csynth -model tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/syn/report/tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/syn/report/tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.16 sec.
Execute       db_write -model tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH -f -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH.adb 
Execute       db_write -model tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH -bindview -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH -p /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tiled_conv_Pipeline_BIAS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model tiled_conv_Pipeline_BIAS -top_prefix tiled_conv_ -sub_prefix tiled_conv_ -mg_file /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_BIAS.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'tiled_conv_Pipeline_BIAS' pipeline 'BIAS' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv_Pipeline_BIAS/m_axi_wt_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv_Pipeline_BIAS/m_axi_wt_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv_Pipeline_BIAS/m_axi_wt_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv_Pipeline_BIAS/m_axi_wt_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv_Pipeline_BIAS/m_axi_wt_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv_Pipeline_BIAS/m_axi_wt_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv_Pipeline_BIAS/m_axi_wt_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv_Pipeline_BIAS/m_axi_wt_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv_Pipeline_BIAS/m_axi_wt_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv_Pipeline_BIAS/m_axi_wt_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv_Pipeline_BIAS/m_axi_wt_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv_Pipeline_BIAS/m_axi_wt_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tiled_conv_Pipeline_BIAS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 891.188 MB.
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.rtl_wrap.cfg.tcl 
Execute       gen_rtl tiled_conv_Pipeline_BIAS -style xilinx -f -lang vhdl -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/syn/vhdl/tiled_conv_tiled_conv_Pipeline_BIAS 
Execute       gen_rtl tiled_conv_Pipeline_BIAS -style xilinx -f -lang vlog -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/syn/verilog/tiled_conv_tiled_conv_Pipeline_BIAS 
Execute       syn_report -csynth -model tiled_conv_Pipeline_BIAS -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/syn/report/tiled_conv_Pipeline_BIAS_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model tiled_conv_Pipeline_BIAS -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/syn/report/tiled_conv_Pipeline_BIAS_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model tiled_conv_Pipeline_BIAS -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_BIAS.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model tiled_conv_Pipeline_BIAS -f -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_BIAS.adb 
Execute       db_write -model tiled_conv_Pipeline_BIAS -bindview -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info tiled_conv_Pipeline_BIAS -p /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_BIAS 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3 -top_prefix tiled_conv_ -sub_prefix tiled_conv_ -mg_file /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3' pipeline 'VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_5ns_5ns_8_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 892.484 MB.
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.rtl_wrap.cfg.tcl 
Execute       gen_rtl tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3 -style xilinx -f -lang vhdl -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/syn/vhdl/tiled_conv_tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3 
Execute       gen_rtl tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3 -style xilinx -f -lang vlog -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/syn/verilog/tiled_conv_tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3 
Execute       syn_report -csynth -model tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3 -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/syn/report/tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3 -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/syn/report/tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3 -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3 -f -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3.adb 
Execute       db_write -model tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3 -bindview -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3 -p /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9 -top_prefix tiled_conv_ -sub_prefix tiled_conv_ -mg_file /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9' pipeline 'VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_8ns_6ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_29ns_29_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_2ns_7ns_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 894.340 MB.
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.rtl_wrap.cfg.tcl 
Execute       gen_rtl tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9 -style xilinx -f -lang vhdl -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/syn/vhdl/tiled_conv_tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9 
Execute       gen_rtl tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9 -style xilinx -f -lang vlog -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/syn/verilog/tiled_conv_tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9 
Execute       syn_report -csynth -model tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9 -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/syn/report/tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9 -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/syn/report/tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9 -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.14 sec.
Execute       db_write -model tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9 -f -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9.adb 
Execute       db_write -model tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9 -bindview -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9 -p /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH -top_prefix tiled_conv_ -sub_prefix tiled_conv_ -mg_file /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH' pipeline 'OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_5ns_5ns_8_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_6ns_19ns_25_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_11ns_6ns_11_15_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.46 seconds; current allocated memory: 898.453 MB.
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.rtl_wrap.cfg.tcl 
Execute       gen_rtl tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH -style xilinx -f -lang vhdl -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/syn/vhdl/tiled_conv_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH 
Execute       gen_rtl tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH -style xilinx -f -lang vlog -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/syn/verilog/tiled_conv_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH 
Execute       syn_report -csynth -model tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/syn/report/tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/syn/report/tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.21 sec.
Execute       db_write -model tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH -f -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.adb 
Execute       db_write -model tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH -bindview -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH -p /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tiled_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model tiled_conv -top_prefix  -sub_prefix tiled_conv_ -mg_file /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_conv/fm' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_conv/wt' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_conv/input_feature_map' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_conv/layer_weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_conv/layer_bias' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_conv/output_feature_map' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'tiled_conv' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'input_feature_map', 'layer_weights', 'layer_bias', 'output_feature_map' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_5ns_5ns_8_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_5ns_6ns_3s_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_6ns_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_5ns_11ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tiled_conv'.
Command       create_rtl_model done; 0.19 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.7 seconds; current allocated memory: 904.039 MB.
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.rtl_wrap.cfg.tcl 
Execute       gen_rtl tiled_conv -istop -style xilinx -f -lang vhdl -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/syn/vhdl/tiled_conv 
Command       gen_rtl done; 0.14 sec.
Execute       gen_rtl tiled_conv -istop -style xilinx -f -lang vlog -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/syn/verilog/tiled_conv 
Execute       syn_report -csynth -model tiled_conv -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/syn/report/tiled_conv_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model tiled_conv -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/syn/report/tiled_conv_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model tiled_conv -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.73 sec.
Execute       db_write -model tiled_conv -f -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.adb 
Execute       db_write -model tiled_conv -bindview -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info tiled_conv -p /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv 
Execute       export_constraint_db -f -tool general -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.constraint.tcl 
Execute       syn_report -designview -model tiled_conv -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.design.xml 
Command       syn_report done; 0.56 sec.
Execute       syn_report -csynthDesign -model tiled_conv -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model tiled_conv -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model tiled_conv -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks tiled_conv 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain tiled_conv 
INFO-FLOW: Model list for RTL component generation: tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH tiled_conv_Pipeline_BIAS tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3 tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9 tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH tiled_conv
INFO-FLOW: Handling components in module [tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH] ... 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH.compgen.tcl 
INFO-FLOW: Found component tiled_conv_mul_2ns_22ns_23_1_1.
INFO-FLOW: Append model tiled_conv_mul_2ns_22ns_23_1_1
INFO-FLOW: Found component tiled_conv_mul_2ns_7ns_8_1_1.
INFO-FLOW: Append model tiled_conv_mul_2ns_7ns_8_1_1
INFO-FLOW: Found component tiled_conv_ama_addmuladd_8ns_6ns_6ns_6ns_13_4_1.
INFO-FLOW: Append model tiled_conv_ama_addmuladd_8ns_6ns_6ns_6ns_13_4_1
INFO-FLOW: Found component tiled_conv_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model tiled_conv_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH] ... 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH.compgen.tcl 
INFO-FLOW: Found component tiled_conv_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model tiled_conv_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [tiled_conv_Pipeline_BIAS] ... 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_BIAS.compgen.tcl 
INFO-FLOW: Found component tiled_conv_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model tiled_conv_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3] ... 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3.compgen.tcl 
INFO-FLOW: Found component tiled_conv_mac_muladd_3ns_5ns_5ns_8_4_1.
INFO-FLOW: Append model tiled_conv_mac_muladd_3ns_5ns_5ns_8_4_1
INFO-FLOW: Found component tiled_conv_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model tiled_conv_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9] ... 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9.compgen.tcl 
INFO-FLOW: Found component tiled_conv_mac_muladd_16s_16s_29ns_29_4_1.
INFO-FLOW: Append model tiled_conv_mac_muladd_16s_16s_29ns_29_4_1
INFO-FLOW: Found component tiled_conv_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model tiled_conv_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH] ... 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.compgen.tcl 
INFO-FLOW: Found component tiled_conv_urem_11ns_6ns_11_15_1.
INFO-FLOW: Append model tiled_conv_urem_11ns_6ns_11_15_1
INFO-FLOW: Found component tiled_conv_mul_mul_6ns_19ns_25_4_1.
INFO-FLOW: Append model tiled_conv_mul_mul_6ns_19ns_25_4_1
INFO-FLOW: Found component tiled_conv_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model tiled_conv_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [tiled_conv] ... 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.compgen.tcl 
INFO-FLOW: Found component tiled_conv_mul_5ns_6ns_9_1_1.
INFO-FLOW: Append model tiled_conv_mul_5ns_6ns_9_1_1
INFO-FLOW: Found component tiled_conv_mux_42_16_1_1.
INFO-FLOW: Append model tiled_conv_mux_42_16_1_1
INFO-FLOW: Found component tiled_conv_mac_muladd_5ns_6ns_3s_11_4_1.
INFO-FLOW: Append model tiled_conv_mac_muladd_5ns_6ns_3s_11_4_1
INFO-FLOW: Found component tiled_conv_mul_mul_5ns_11ns_16_4_1.
INFO-FLOW: Append model tiled_conv_mul_mul_5ns_11ns_16_4_1
INFO-FLOW: Found component tiled_conv_conv_in_buf_V_RAM_AUTO_1R1W.
INFO-FLOW: Append model tiled_conv_conv_in_buf_V_RAM_AUTO_1R1W
INFO-FLOW: Found component tiled_conv_conv_wt_buf_V_RAM_AUTO_1R1W.
INFO-FLOW: Append model tiled_conv_conv_wt_buf_V_RAM_AUTO_1R1W
INFO-FLOW: Found component tiled_conv_conv_out_buf_V_RAM_AUTO_1R1W.
INFO-FLOW: Append model tiled_conv_conv_out_buf_V_RAM_AUTO_1R1W
INFO-FLOW: Found component tiled_conv_fm_m_axi.
INFO-FLOW: Append model tiled_conv_fm_m_axi
INFO-FLOW: Found component tiled_conv_wt_m_axi.
INFO-FLOW: Append model tiled_conv_wt_m_axi
INFO-FLOW: Found component tiled_conv_control_s_axi.
INFO-FLOW: Append model tiled_conv_control_s_axi
INFO-FLOW: Append model tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH
INFO-FLOW: Append model tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH
INFO-FLOW: Append model tiled_conv_Pipeline_BIAS
INFO-FLOW: Append model tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3
INFO-FLOW: Append model tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9
INFO-FLOW: Append model tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH
INFO-FLOW: Append model tiled_conv
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: tiled_conv_mul_2ns_22ns_23_1_1 tiled_conv_mul_2ns_7ns_8_1_1 tiled_conv_ama_addmuladd_8ns_6ns_6ns_6ns_13_4_1 tiled_conv_flow_control_loop_pipe_sequential_init tiled_conv_flow_control_loop_pipe_sequential_init tiled_conv_flow_control_loop_pipe_sequential_init tiled_conv_mac_muladd_3ns_5ns_5ns_8_4_1 tiled_conv_flow_control_loop_pipe_sequential_init tiled_conv_mac_muladd_16s_16s_29ns_29_4_1 tiled_conv_flow_control_loop_pipe_sequential_init tiled_conv_urem_11ns_6ns_11_15_1 tiled_conv_mul_mul_6ns_19ns_25_4_1 tiled_conv_flow_control_loop_pipe_sequential_init tiled_conv_mul_5ns_6ns_9_1_1 tiled_conv_mux_42_16_1_1 tiled_conv_mac_muladd_5ns_6ns_3s_11_4_1 tiled_conv_mul_mul_5ns_11ns_16_4_1 tiled_conv_conv_in_buf_V_RAM_AUTO_1R1W tiled_conv_conv_wt_buf_V_RAM_AUTO_1R1W tiled_conv_conv_out_buf_V_RAM_AUTO_1R1W tiled_conv_fm_m_axi tiled_conv_wt_m_axi tiled_conv_control_s_axi tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH tiled_conv_Pipeline_BIAS tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3 tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9 tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH tiled_conv
INFO-FLOW: Generating /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model tiled_conv_mul_2ns_22ns_23_1_1
INFO-FLOW: To file: write model tiled_conv_mul_2ns_7ns_8_1_1
INFO-FLOW: To file: write model tiled_conv_ama_addmuladd_8ns_6ns_6ns_6ns_13_4_1
INFO-FLOW: To file: write model tiled_conv_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model tiled_conv_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model tiled_conv_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model tiled_conv_mac_muladd_3ns_5ns_5ns_8_4_1
INFO-FLOW: To file: write model tiled_conv_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model tiled_conv_mac_muladd_16s_16s_29ns_29_4_1
INFO-FLOW: To file: write model tiled_conv_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model tiled_conv_urem_11ns_6ns_11_15_1
INFO-FLOW: To file: write model tiled_conv_mul_mul_6ns_19ns_25_4_1
INFO-FLOW: To file: write model tiled_conv_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model tiled_conv_mul_5ns_6ns_9_1_1
INFO-FLOW: To file: write model tiled_conv_mux_42_16_1_1
INFO-FLOW: To file: write model tiled_conv_mac_muladd_5ns_6ns_3s_11_4_1
INFO-FLOW: To file: write model tiled_conv_mul_mul_5ns_11ns_16_4_1
INFO-FLOW: To file: write model tiled_conv_conv_in_buf_V_RAM_AUTO_1R1W
INFO-FLOW: To file: write model tiled_conv_conv_wt_buf_V_RAM_AUTO_1R1W
INFO-FLOW: To file: write model tiled_conv_conv_out_buf_V_RAM_AUTO_1R1W
INFO-FLOW: To file: write model tiled_conv_fm_m_axi
INFO-FLOW: To file: write model tiled_conv_wt_m_axi
INFO-FLOW: To file: write model tiled_conv_control_s_axi
INFO-FLOW: To file: write model tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH
INFO-FLOW: To file: write model tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH
INFO-FLOW: To file: write model tiled_conv_Pipeline_BIAS
INFO-FLOW: To file: write model tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3
INFO-FLOW: To file: write model tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9
INFO-FLOW: To file: write model tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH
INFO-FLOW: To file: write model tiled_conv
INFO-FLOW: Generating /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:PUTS: read_platform_lib /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/common.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/interface.gen 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.14 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/vhdl' dstVlogDir='/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/vlog' tclDir='/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db' modelList='tiled_conv_mul_2ns_22ns_23_1_1
tiled_conv_mul_2ns_7ns_8_1_1
tiled_conv_ama_addmuladd_8ns_6ns_6ns_6ns_13_4_1
tiled_conv_flow_control_loop_pipe_sequential_init
tiled_conv_flow_control_loop_pipe_sequential_init
tiled_conv_flow_control_loop_pipe_sequential_init
tiled_conv_mac_muladd_3ns_5ns_5ns_8_4_1
tiled_conv_flow_control_loop_pipe_sequential_init
tiled_conv_mac_muladd_16s_16s_29ns_29_4_1
tiled_conv_flow_control_loop_pipe_sequential_init
tiled_conv_urem_11ns_6ns_11_15_1
tiled_conv_mul_mul_6ns_19ns_25_4_1
tiled_conv_flow_control_loop_pipe_sequential_init
tiled_conv_mul_5ns_6ns_9_1_1
tiled_conv_mux_42_16_1_1
tiled_conv_mac_muladd_5ns_6ns_3s_11_4_1
tiled_conv_mul_mul_5ns_11ns_16_4_1
tiled_conv_conv_in_buf_V_RAM_AUTO_1R1W
tiled_conv_conv_wt_buf_V_RAM_AUTO_1R1W
tiled_conv_conv_out_buf_V_RAM_AUTO_1R1W
tiled_conv_fm_m_axi
tiled_conv_wt_m_axi
tiled_conv_control_s_axi
tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH
tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH
tiled_conv_Pipeline_BIAS
tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3
tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9
tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH
tiled_conv
' expOnly='0'
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH.compgen.tcl 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_BIAS.compgen.tcl 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'tiled_conv_conv_in_buf_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'tiled_conv_conv_wt_buf_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'tiled_conv_conv_out_buf_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source ./control.slave.tcl 
Command       ap_source done; 0.35 sec.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2.33 seconds. CPU system time: 0.19 seconds. Elapsed time: 3.4 seconds; current allocated memory: 911.223 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='tiled_conv_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
Execute       get_config_op mul -impl 
Execute       get_config_op mul -latency 
Execute       get_config_op mul -precision 
Execute       get_config_op add -impl 
Execute       get_config_op add -latency 
Execute       get_config_op add -precision 
Execute       get_config_op sub -impl 
Execute       get_config_op sub -latency 
Execute       get_config_op sub -precision 
Execute       get_config_op fadd -impl 
Execute       get_config_op fadd -latency 
Execute       get_config_op fadd -precision 
Execute       get_config_op fsub -impl 
Execute       get_config_op fsub -latency 
Execute       get_config_op fsub -precision 
Execute       get_config_op fdiv -impl 
Execute       get_config_op fdiv -latency 
Execute       get_config_op fdiv -precision 
Execute       get_config_op fexp -impl 
Execute       get_config_op fexp -latency 
Execute       get_config_op fexp -precision 
Execute       get_config_op flog -impl 
Execute       get_config_op flog -latency 
Execute       get_config_op flog -precision 
Execute       get_config_op fmul -impl 
Execute       get_config_op fmul -latency 
Execute       get_config_op fmul -precision 
Execute       get_config_op frsqrt -impl 
Execute       get_config_op frsqrt -latency 
Execute       get_config_op frsqrt -precision 
Execute       get_config_op frecip -impl 
Execute       get_config_op frecip -latency 
Execute       get_config_op frecip -precision 
Execute       get_config_op fsqrt -impl 
Execute       get_config_op fsqrt -latency 
Execute       get_config_op fsqrt -precision 
Execute       get_config_op dadd -impl 
Execute       get_config_op dadd -latency 
Execute       get_config_op dadd -precision 
Execute       get_config_op dsub -impl 
Execute       get_config_op dsub -latency 
Execute       get_config_op dsub -precision 
Execute       get_config_op ddiv -impl 
Execute       get_config_op ddiv -latency 
Execute       get_config_op ddiv -precision 
Execute       get_config_op dexp -impl 
Execute       get_config_op dexp -latency 
Execute       get_config_op dexp -precision 
Execute       get_config_op dlog -impl 
Execute       get_config_op dlog -latency 
Execute       get_config_op dlog -precision 
Execute       get_config_op dmul -impl 
Execute       get_config_op dmul -latency 
Execute       get_config_op dmul -precision 
Execute       get_config_op drsqrt -impl 
Execute       get_config_op drsqrt -latency 
Execute       get_config_op drsqrt -precision 
Execute       get_config_op drecip -impl 
Execute       get_config_op drecip -latency 
Execute       get_config_op drecip -precision 
Execute       get_config_op dsqrt -impl 
Execute       get_config_op dsqrt -latency 
Execute       get_config_op dsqrt -precision 
Execute       get_config_op hadd -impl 
Execute       get_config_op hadd -latency 
Execute       get_config_op hadd -precision 
Execute       get_config_op hsub -impl 
Execute       get_config_op hsub -latency 
Execute       get_config_op hsub -precision 
Execute       get_config_op hdiv -impl 
Execute       get_config_op hdiv -latency 
Execute       get_config_op hdiv -precision 
Execute       get_config_op hmul -impl 
Execute       get_config_op hmul -latency 
Execute       get_config_op hmul -precision 
Execute       get_config_op hsqrt -impl 
Execute       get_config_op hsqrt -latency 
Execute       get_config_op hsqrt -precision 
Execute       get_config_op facc -impl 
Execute       get_config_op facc -latency 
Execute       get_config_op facc -precision 
Execute       get_config_op fmacc -impl 
Execute       get_config_op fmacc -latency 
Execute       get_config_op fmacc -precision 
Execute       get_config_op fmadd -impl 
Execute       get_config_op fmadd -latency 
Execute       get_config_op fmadd -precision 
Execute       get_config_storage fifo -auto_srl_max_bits 
Execute       get_config_storage fifo -auto_srl_max_depth 
Execute       get_config_storage fifo -impl 
Execute       get_solution -flow_target 
Execute       get_config_array_partition -complete_threshold 
Execute       get_config_array_partition -throughput_driven 
Execute       get_config_compile -enable_auto_rewind 
Execute       get_config_compile -ignore_long_run_time 
Execute       get_config_compile -name_max_length 
Execute       get_config_compile -no_signed_zeros 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -pipeline_style 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pre_tcl 
Execute       get_config_compile -unsafe_math_optimizations 
Execute       get_config_dataflow -default_channel 
Execute       get_config_dataflow -disable_fifo_sizing_opt 
Execute       get_config_dataflow -fifo_depth 
Execute       get_config_dataflow -override_user_fifo_depth 
Execute       get_config_dataflow -scalar_fifo_depth 
Execute       get_config_dataflow -start_fifo_depth 
Execute       get_config_dataflow -strict_mode 
Execute       get_config_dataflow -strict_stable_sync 
Execute       get_config_dataflow -task_level_fifo_depth 
Execute       get_config_debug -directory 
Execute       get_config_debug -enable 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       get_config_export -format 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_export -ipname 
Execute       get_config_export -library 
Execute       get_config_export -output 
Execute       get_config_export -rtl 
Execute       get_config_export -taxonomy 
Execute       get_config_export -vendor 
Execute       get_config_export -version 
Execute       get_config_export -vivado_clock 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_max_timing_paths 
Execute       get_config_export -vivado_optimization_level 
Execute       get_config_export -vivado_pblock 
Execute       get_config_export -vivado_phys_opt 
Execute       get_config_export -vivado_report_level 
Execute       get_config_export -vivado_synth_design_args 
Execute       get_config_export -vivado_synth_strategy 
Execute       get_config_interface -clock_enable 
Execute       get_config_interface -default_slave_interface 
Execute       get_config_interface -m_axi_addr64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_buffer_impl 
Execute       get_config_interface -m_axi_conservative_mode 
Execute       get_config_interface -m_axi_flush_mode 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -register_io 
Execute       get_config_interface -s_axilite_auto_restart_counter 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -s_axilite_interrupt_mode 
Execute       get_config_interface -s_axilite_mailbox 
Execute       get_config_interface -s_axilite_status_regs 
Execute       get_config_interface -s_axilite_sw_reset 
Execute       get_config_rtl -deadlock_detection 
Execute       get_config_rtl -header 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -mult_keep_attribute 
Execute       get_config_rtl -register_all_io 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -reset 
Execute       get_config_rtl -reset_async 
Execute       get_config_rtl -reset_level 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_unroll -tripcount_threshold 
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='tiled_conv_mul_2ns_22ns_23_1_1
tiled_conv_mul_2ns_7ns_8_1_1
tiled_conv_ama_addmuladd_8ns_6ns_6ns_6ns_13_4_1
tiled_conv_flow_control_loop_pipe_sequential_init
tiled_conv_flow_control_loop_pipe_sequential_init
tiled_conv_flow_control_loop_pipe_sequential_init
tiled_conv_mac_muladd_3ns_5ns_5ns_8_4_1
tiled_conv_flow_control_loop_pipe_sequential_init
tiled_conv_mac_muladd_16s_16s_29ns_29_4_1
tiled_conv_flow_control_loop_pipe_sequential_init
tiled_conv_urem_11ns_6ns_11_15_1
tiled_conv_mul_mul_6ns_19ns_25_4_1
tiled_conv_flow_control_loop_pipe_sequential_init
tiled_conv_mul_5ns_6ns_9_1_1
tiled_conv_mux_42_16_1_1
tiled_conv_mac_muladd_5ns_6ns_3s_11_4_1
tiled_conv_mul_mul_5ns_11ns_16_4_1
tiled_conv_conv_in_buf_V_RAM_AUTO_1R1W
tiled_conv_conv_wt_buf_V_RAM_AUTO_1R1W
tiled_conv_conv_out_buf_V_RAM_AUTO_1R1W
tiled_conv_fm_m_axi
tiled_conv_wt_m_axi
tiled_conv_control_s_axi
tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH
tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH
tiled_conv_Pipeline_BIAS
tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3
tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9
tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH
tiled_conv
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.tbgen.tcl 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.compgen.dataonly.tcl 
Execute       get_config_interface -s_axilite_interrupt_mode 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.compgen.dataonly.tcl 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.rtl_wrap.cfg.tcl 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       get_config_export -vendor 
Execute       get_config_export -library 
Execute       get_config_export -version 
Execute       get_config_export -ipname 
Execute       get_config_export -taxonomy 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH.tbgen.tcl 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH.tbgen.tcl 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_BIAS.tbgen.tcl 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3.tbgen.tcl 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9.tbgen.tcl 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.tbgen.tcl 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.tbgen.tcl 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.constraint.tcl 
Execute       sc_get_clocks tiled_conv 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME control_s_axi_U SOURCE {} VARIABLE {} MODULE tiled_conv LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME fm_m_axi_U SOURCE {} VARIABLE {} MODULE tiled_conv LOOP {} BUNDLEDNAME fm DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME wt_m_axi_U SOURCE {} VARIABLE {} MODULE tiled_conv LOOP {} BUNDLEDNAME wt DSP 0 BRAM 0 URAM 0}} report_dict {TOPINST tiled_conv MODULE2INSTS {tiled_conv tiled_conv tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_403 tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH grp_tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_414 tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3 grp_tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_422 tiled_conv_Pipeline_BIAS grp_tiled_conv_Pipeline_BIAS_fu_427 tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_fu_442 tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9 grp_tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9_fu_458} INST2MODULE {tiled_conv tiled_conv grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_403 tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH grp_tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_414 tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH grp_tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_422 tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3 grp_tiled_conv_Pipeline_BIAS_fu_427 tiled_conv_Pipeline_BIAS grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_fu_442 tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH grp_tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9_fu_458 tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9} INSTDATA {tiled_conv {DEPTH 1 CHILDREN {grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_403 grp_tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_414 grp_tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_422 grp_tiled_conv_Pipeline_BIAS_fu_427 grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_fu_442 grp_tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9_fu_458}} grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_403 {DEPTH 2 CHILDREN {}} grp_tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_414 {DEPTH 2 CHILDREN {}} grp_tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_422 {DEPTH 2 CHILDREN {}} grp_tiled_conv_Pipeline_BIAS_fu_427 {DEPTH 2 CHILDREN {}} grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_fu_442 {DEPTH 2 CHILDREN {}} grp_tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9_fu_458 {DEPTH 2 CHILDREN {}}} MODULEDATA {tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_382_p2 SOURCE utils.cpp:36 VARIABLE empty LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln33_2_fu_233_p2 SOURCE utils.cpp:33 VARIABLE add_ln33_2 LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln33_fu_284_p2 SOURCE utils.cpp:33 VARIABLE add_ln33 LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_2ns_7ns_8_1_1_U2 SOURCE utils.cpp:51 VARIABLE mul_ln51 LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_2ns_22ns_23_1_1_U1 SOURCE utils.cpp:33 VARIABLE mul_ln33 LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln33_1_fu_513_p2 SOURCE utils.cpp:33 VARIABLE add_ln33_1 LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln36_fu_321_p2 SOURCE utils.cpp:36 VARIABLE add_ln36 LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_8ns_6ns_6ns_6ns_13_4_1_U3 SOURCE utils.cpp:51 VARIABLE add_ln51 LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_8ns_6ns_6ns_6ns_13_4_1_U3 SOURCE utils.cpp:36 VARIABLE mul_ln36 LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid1_fu_417_p2 SOURCE utils.cpp:36 VARIABLE p_mid1 LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_8ns_6ns_6ns_6ns_13_4_1_U3 SOURCE utils.cpp:51 VARIABLE add_ln51_1 LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_1_fu_352_p2 SOURCE utils.cpp:50 VARIABLE add_ln50_1 LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_fu_469_p2 SOURCE utils.cpp:50 VARIABLE add_ln50 LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2_fu_521_p2 SOURCE utils.cpp:53 VARIABLE add_ln53_2 LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_fu_358_p2 SOURCE utils.cpp:39 VARIABLE add_ln39 LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln36_1_fu_251_p2 SOURCE utils.cpp:36 VARIABLE add_ln36_1 LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln76_1_fu_184_p2 SOURCE utils.cpp:76 VARIABLE add_ln76_1 LOOP WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln76_fu_281_p2 SOURCE utils.cpp:76 VARIABLE add_ln76 LOOP WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln87_fu_317_p2 SOURCE utils.cpp:87 VARIABLE sub_ln87 LOOP WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln79_fu_338_p2 SOURCE utils.cpp:79 VARIABLE add_ln79 LOOP WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln87_fu_362_p2 SOURCE utils.cpp:87 VARIABLE add_ln87 LOOP WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln82_fu_384_p2 SOURCE utils.cpp:82 VARIABLE add_ln82 LOOP WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln85_fu_416_p2 SOURCE utils.cpp:85 VARIABLE add_ln85 LOOP WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln82_1_fu_226_p2 SOURCE utils.cpp:82 VARIABLE add_ln82_1 LOOP WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln79_1_fu_240_p2 SOURCE utils.cpp:79 VARIABLE add_ln79_1 LOOP WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} tiled_conv_Pipeline_BIAS {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln94_fu_199_p2 SOURCE utils.cpp:94 VARIABLE add_ln94 LOOP BIAS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_1_fu_130_p2 SOURCE conv_7x7.cpp:30 VARIABLE add_ln30_1 LOOP VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_fu_142_p2 SOURCE conv_7x7.cpp:30 VARIABLE add_ln30 LOOP VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_3ns_5ns_5ns_8_4_1_U26 SOURCE conv_7x7.cpp:33 VARIABLE mul_ln33 LOOP VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_225_p2 SOURCE conv_7x7.cpp:31 VARIABLE add_ln31 LOOP VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_3ns_5ns_5ns_8_4_1_U26 SOURCE conv_7x7.cpp:33 VARIABLE add_ln33 LOOP VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln32_fu_252_p2 SOURCE conv_7x7.cpp:32 VARIABLE add_ln32 LOOP VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_1_fu_166_p2 SOURCE conv_7x7.cpp:31 VARIABLE add_ln31_1 LOOP VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_352_p2 SOURCE conv_7x7.cpp:44 VARIABLE empty LOOP VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln43_fu_215_p2 SOURCE conv_7x7.cpp:43 VARIABLE add_ln43 LOOP VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln43_1_fu_230_p2 SOURCE conv_7x7.cpp:43 VARIABLE add_ln43_1 LOOP VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_2ns_7ns_8_1_1_U29 SOURCE conv_7x7.cpp:46 VARIABLE mul_ln46 LOOP VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1319_fu_402_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE add_ln1319 LOOP VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_fu_276_p2 SOURCE conv_7x7.cpp:44 VARIABLE add_ln44 LOOP VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid1116_fu_375_p2 SOURCE conv_7x7.cpp:44 VARIABLE p_mid1116 LOOP VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_8ns_6ns_6ns_6ns_13_4_1_U30 SOURCE conv_7x7.cpp:46 VARIABLE add_ln46 LOOP VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_8ns_6ns_6ns_6ns_13_4_1_U30 SOURCE conv_7x7.cpp:46 VARIABLE mul_ln46_1 LOOP VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_1_fu_394_p2 SOURCE conv_7x7.cpp:46 VARIABLE add_ln46_1 LOOP VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_8ns_6ns_6ns_6ns_13_4_1_U30 SOURCE conv_7x7.cpp:46 VARIABLE add_ln46_2 LOOP VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U31 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393 LOOP VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U31 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE ret_V LOOP VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_fu_304_p2 SOURCE conv_7x7.cpp:45 VARIABLE add_ln45 LOOP VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_1_fu_310_p2 SOURCE conv_7x7.cpp:44 VARIABLE add_ln44_1 LOOP VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_307_p2 SOURCE utils.cpp:122 VARIABLE empty LOOP OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_6ns_19ns_25_4_1_U42 SOURCE utils.cpp:133 VARIABLE mul_ln133 LOOP OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln133_fu_463_p2 SOURCE utils.cpp:133 VARIABLE add_ln133 LOOP OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_29_fu_471_p2 SOURCE utils.cpp:125 VARIABLE empty_29 LOOP OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln133_3_fu_594_p2 SOURCE utils.cpp:133 VARIABLE add_ln133_3 LOOP OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_289_p0 SOURCE utils.cpp:122 VARIABLE add_ln122_1 LOOP OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln122_fu_319_p2 SOURCE utils.cpp:122 VARIABLE add_ln122 LOOP OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_3ns_5ns_5ns_8_4_1_U43 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1696 VARIABLE mul_ln1696 LOOP OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid1185_fu_347_p2 SOURCE utils.cpp:122 VARIABLE p_mid1185 LOOP OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_6ns_19ns_25_4_1_U44 SOURCE utils.cpp:133 VARIABLE mul_ln133_1 LOOP OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln133_4_fu_510_p2 SOURCE utils.cpp:133 VARIABLE add_ln133_4 LOOP OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln133_5_fu_604_p2 SOURCE utils.cpp:133 VARIABLE add_ln133_5 LOOP OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_fu_413_p2 SOURCE utils.cpp:125 VARIABLE add_ln125 LOOP OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_3ns_5ns_5ns_8_4_1_U43 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1696 VARIABLE add_ln1696 LOOP OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid1172_fu_546_p2 SOURCE utils.cpp:125 VARIABLE p_mid1172 LOOP OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln133_8_fu_611_p2 SOURCE utils.cpp:133 VARIABLE add_ln133_8 LOOP OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln128_fu_444_p2 SOURCE utils.cpp:128 VARIABLE add_ln128 LOOP OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_1_fu_359_p2 SOURCE utils.cpp:125 VARIABLE add_ln125_1 LOOP OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 3 BRAM 0 URAM 0}} tiled_conv {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_U SOURCE tiled_conv.cpp:34 VARIABLE conv_in_buf_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_wt_buf_V_U SOURCE tiled_conv.cpp:35 VARIABLE conv_wt_buf_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_out_buf_V_U SOURCE tiled_conv.cpp:37 VARIABLE conv_out_buf_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_1_fu_552_p2 SOURCE utils.cpp:50 VARIABLE add_ln50_1 LOOP TILE_ROW_TILE_COL_TILE_DEPTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln133_fu_562_p2 SOURCE utils.cpp:133 VARIABLE add_ln133 LOOP TILE_ROW_TILE_COL_TILE_DEPTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln43_2_fu_582_p2 SOURCE tiled_conv.cpp:43 VARIABLE add_ln43_2 LOOP TILE_ROW_TILE_COL_TILE_DEPTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln43_fu_594_p2 SOURCE tiled_conv.cpp:43 VARIABLE add_ln43 LOOP TILE_ROW_TILE_COL_TILE_DEPTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_5ns_6ns_9_1_1_U58 SOURCE tiled_conv.cpp:46 VARIABLE p_mid2256 LOOP TILE_ROW_TILE_COL_TILE_DEPTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_5ns_6ns_3s_11_4_1_U61 SOURCE tiled_conv.cpp:46 VARIABLE p_mid2258_v LOOP TILE_ROW_TILE_COL_TILE_DEPTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_5ns_6ns_3s_11_4_1_U61 SOURCE tiled_conv.cpp:46 VARIABLE p_mid2258 LOOP TILE_ROW_TILE_COL_TILE_DEPTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_fu_688_p2 SOURCE tiled_conv.cpp:46 VARIABLE add_ln46 LOOP TILE_ROW_TILE_COL_TILE_DEPTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_fu_756_p2 SOURCE utils.cpp:50 VARIABLE add_ln50 LOOP TILE_ROW_TILE_COL_TILE_DEPTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln133_1_fu_773_p2 SOURCE utils.cpp:133 VARIABLE add_ln133_1 LOOP TILE_ROW_TILE_COL_TILE_DEPTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_fu_824_p2 SOURCE tiled_conv.cpp:54 VARIABLE add_ln54 LOOP TILE_ROW_TILE_COL_TILE_DEPTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_5ns_11ns_16_4_1_U62 SOURCE tiled_conv.cpp:54 VARIABLE mul_ln54 LOOP TILE_ROW_TILE_COL_TILE_DEPTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_1_fu_832_p2 SOURCE tiled_conv.cpp:54 VARIABLE add_ln54_1 LOOP TILE_ROW_TILE_COL_TILE_DEPTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln38_1_fu_934_p2 SOURCE conv_7x7.cpp:38 VARIABLE add_ln38_1 LOOP VITIS_LOOP_38_4_VITIS_LOOP_40_5_VITIS_LOOP_41_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln38_fu_940_p2 SOURCE conv_7x7.cpp:38 VARIABLE add_ln38 LOOP VITIS_LOOP_38_4_VITIS_LOOP_40_5_VITIS_LOOP_41_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1319_fu_1254_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE sub_ln1319 LOOP VITIS_LOOP_38_4_VITIS_LOOP_40_5_VITIS_LOOP_41_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_3ns_5ns_5ns_8_4_1_U63 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE empty_41 LOOP VITIS_LOOP_38_4_VITIS_LOOP_40_5_VITIS_LOOP_41_6 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_fu_1024_p2 SOURCE conv_7x7.cpp:40 VARIABLE add_ln40 LOOP VITIS_LOOP_38_4_VITIS_LOOP_40_5_VITIS_LOOP_41_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_1_fu_1030_p2 SOURCE conv_7x7.cpp:40 VARIABLE add_ln40_1 LOOP VITIS_LOOP_38_4_VITIS_LOOP_40_5_VITIS_LOOP_41_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_3ns_5ns_5ns_8_4_1_U63 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE empty_43 LOOP VITIS_LOOP_38_4_VITIS_LOOP_40_5_VITIS_LOOP_41_6 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_fu_1268_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859 LOOP VITIS_LOOP_38_4_VITIS_LOOP_40_5_VITIS_LOOP_41_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1696_fu_1273_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1696 VARIABLE add_ln1696 LOOP VITIS_LOOP_38_4_VITIS_LOOP_40_5_VITIS_LOOP_41_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_fu_1074_p2 SOURCE conv_7x7.cpp:41 VARIABLE add_ln41 LOOP VITIS_LOOP_38_4_VITIS_LOOP_40_5_VITIS_LOOP_41_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_1_fu_1080_p2 SOURCE conv_7x7.cpp:41 VARIABLE add_ln41_1 LOOP VITIS_LOOP_38_4_VITIS_LOOP_40_5_VITIS_LOOP_41_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_2_fu_1086_p2 SOURCE conv_7x7.cpp:40 VARIABLE add_ln40_2 LOOP VITIS_LOOP_38_4_VITIS_LOOP_40_5_VITIS_LOOP_41_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln52_fu_1140_p2 SOURCE tiled_conv.cpp:52 VARIABLE add_ln52 LOOP TILE_ROW_TILE_COL_TILE_DEPTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_2_fu_1145_p2 SOURCE tiled_conv.cpp:46 VARIABLE add_ln46_2 LOOP TILE_ROW_TILE_COL_TILE_DEPTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 10 BRAM 11 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute       send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.92 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.08 seconds; current allocated memory: 918.719 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for tiled_conv.
INFO: [VLOG 209-307] Generating Verilog RTL for tiled_conv.
Execute       syn_report -model tiled_conv -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command     autosyn done; 11.24 sec.
Command   csynth_design done; 37.32 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 29.51 seconds. CPU system time: 4.32 seconds. Elapsed time: 37.32 seconds; current allocated memory: 158.605 MB.
Execute   cleanup_all 
INFO-FLOW: Workspace /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1 opened at Mon Mar 13 08:43:03 EDT 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: /tools/software/xilinx/Vitis_HLS/2022.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/software/xilinx/Vivado/2022.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 6.9 sec.
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.28 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 7.22 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute     config_interface -m_axi_latency=0 
Command   open_solution done; 7.26 sec.
Execute   set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
Execute     create_platform xc7z020clg400-1 -board  
Execute     source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.11 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.16 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -hw_syn 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -pre_tcl 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 760.133 MB.
INFO: [HLS 200-10] Analyzing design file 'tiled_conv.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling tiled_conv.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang tiled_conv.cpp -foptimization-record-file=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/software/xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.cpp.clang.out.log 2> /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.cpp.clang.err.log 
Command       ap_eval done; 1.27 sec.
INFO-FLOW: Done: GCC PP 39 time: 1.3 seconds per iteration
Execute       set_directive_top tiled_conv -name=tiled_conv 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/clang.out.log 2> /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.83 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.01 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.09 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.64 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.7 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp.clang-tidy.loop-label.out.log 2> /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 1.27 sec.
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 1.32 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 0.84 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp.clang.out.log 2> /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.77 sec.
INFO: [HLS 200-10] Analyzing design file 'conv_7x7.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling conv_7x7.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang conv_7x7.cpp -foptimization-record-file=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/conv_7x7.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/software/xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/conv_7x7.cpp.clang.out.log 2> /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/conv_7x7.cpp.clang.err.log 
Command       ap_eval done; 0.25 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
Execute       set_directive_top tiled_conv -name=tiled_conv 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/clang.out.log 2> /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.82 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.75 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.83 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.74 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.6 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp.clang-tidy.loop-label.out.log 2> /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 1.54 sec.
Command       clang_tidy done; 1.58 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 0.71 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/conv_7x7.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp.clang.out.log 2> /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.85 sec.
INFO: [HLS 200-10] Analyzing design file 'utils.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling utils.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang utils.cpp -foptimization-record-file=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/utils.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/software/xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/utils.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/utils.cpp.clang.out.log 2> /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/utils.cpp.clang.err.log 
Command       ap_eval done; 0.24 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute       set_directive_top tiled_conv -name=tiled_conv 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/utils.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/clang.out.log 2> /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.74 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/utils.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.75 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/utils.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.66 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/utils.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.74 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.4 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/utils.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/utils.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/utils.pp.0.cpp.clang-tidy.loop-label.out.log 2> /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/utils.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 1.28 sec.
Command       clang_tidy done; 1.3 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/utils.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/utils.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/utils.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 0.63 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/utils.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/utils.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/utils.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/utils.pp.0.cpp.clang.out.log 2> /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/utils.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.77 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 15.66 seconds. CPU system time: 2.75 seconds. Elapsed time: 20.5 seconds; current allocated memory: 760.195 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.ld.0.bc -args  "/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.g.bc" "/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/conv_7x7.g.bc" "/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/utils.g.bc"  
Execute         ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.g.bc /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/conv_7x7.g.bc /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/utils.g.bc -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.ld.0.bc > /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
Command         ap_eval done; 0.11 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.13 sec.
Execute       run_link_or_opt -opt -out /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.ld.1.lower.bc > /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
Command         ap_eval done; 0.45 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.46 sec.
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/lib/libhlsm_39.bc /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/lib/libhlsm_39.bc /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/lib/libhlsmc++_39.bc -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.ld.2.m1.bc > /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command         ap_eval done; 3.16 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 3.16 sec.
Execute       run_link_or_opt -opt -out /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=tiled_conv -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=tiled_conv -reflow-float-conversion -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command         ap_eval done; 1.18 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 1.2 sec.
Execute       run_link_or_opt -out /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/lib/libfloatconversion_39.bc -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.ld.4.m2.bc > /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
Command         ap_eval done; 0.17 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.17 sec.
Execute       run_link_or_opt -opt -out /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=tiled_conv 
Execute         ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=tiled_conv -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
Command         ap_eval done; 0.12 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.13 sec.
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_compile -instruction_warning_threshold 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       get_config_dataflow -strict_mode 
Execute       get_config_array_partition -throughput_driven 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
Execute       get_clock_period -ns -default 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=tiled_conv -mllvm -hls-db-dir -mllvm /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -x ir /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command       ap_eval done; 0.7 sec.
INFO: [HLS 214-178] Inlining function 'load_input_tile_block_from_DRAM(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [52][46], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [736][1280], int, int)' into 'tiled_conv(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [736][1280], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][7][7], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [368][640])' (tiled_conv.cpp:19:0)
INFO: [HLS 214-178] Inlining function 'load_layer_params_from_DRAM(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][7][7], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][7][7], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, int)' into 'tiled_conv(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [736][1280], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][7][7], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [368][640])' (tiled_conv.cpp:19:0)
INFO: [HLS 214-178] Inlining function 'conv_7x7(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [23][20], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [52][46], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][7][7], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'tiled_conv(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [736][1280], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][7][7], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [368][640])' (tiled_conv.cpp:19:0)
INFO: [HLS 214-178] Inlining function 'store_output_tile_to_DRAM(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [368][640], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [23][20], int, int, int)' into 'tiled_conv(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [736][1280], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][7][7], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [368][640])' (tiled_conv.cpp:19:0)
INFO: [HLS 214-241] Aggregating maxi variable 'output_feature_map' with compact=none mode in 16-bits
INFO: [HLS 214-241] Aggregating maxi variable 'layer_bias' with compact=none mode in 16-bits (tiled_conv.cpp:19:0)
INFO: [HLS 214-241] Aggregating maxi variable 'layer_weights' with compact=none mode in 16-bits
INFO: [HLS 214-241] Aggregating maxi variable 'input_feature_map' with compact=none mode in 16-bits
INFO: [HLS 214-115] Multiple burst reads of length 588 and bit width 16 in loop 'WEIGHT_KERNEL_NUM'(utils.cpp:76:5) has been inferred on bundle 'wt'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (utils.cpp:76:5)
INFO: [HLS 214-115] Multiple burst reads of length 4 and bit width 16 in loop 'BIAS'(utils.cpp:94:5) has been inferred on bundle 'wt'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (utils.cpp:94:5)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.57 seconds. CPU system time: 0.86 seconds. Elapsed time: 6.2 seconds; current allocated memory: 760.754 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 760.754 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top tiled_conv -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.0.bc -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.16 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.19 seconds; current allocated memory: 771.609 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.1.bc -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.2.prechk.bc -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 787.305 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.1.bc to /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.o.1.bc -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'INPUT_BUFFER_WIDTH' (utils.cpp:39) in function 'tiled_conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WEIGHT_KERNEL_WIDTH' (utils.cpp:85) in function 'tiled_conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'BIAS' (utils.cpp:94) in function 'tiled_conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_32_3' (conv_7x7.cpp:32) in function 'tiled_conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_45_9' (conv_7x7.cpp:45) in function 'tiled_conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'OUTPUT_BUFFER_WIDTH' (utils.cpp:128) in function 'tiled_conv' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_bias_buf.V' (tiled_conv.cpp:36) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'conv_bias_buf.V' (tiled_conv.cpp:36) in dimension 1 completely.
Command         transform done; 0.24 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.o.1.tmp.bc -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-11] Balancing expressions in function 'tiled_conv' (conv_7x7.cpp:13:42)...14 expression(s) balanced.
Command         transform done; 0.15 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 823.512 MB.
Execute         get_config_compile -enable_auto_rewind 
Execute         get_config_compile -enable_loop_extract 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.o.2.bc -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'INPUT_BUFFER_HEIGHT' (utils.cpp:36:17) in function 'tiled_conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'INPUT_BUFFER_DEPTH' (utils.cpp:33:13) in function 'tiled_conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'WEIGHT_KERNEL_HEIGHT' (utils.cpp:82:21) in function 'tiled_conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'WEIGHT_KERNEL_DEPTH' (utils.cpp:79:17) in function 'tiled_conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'WEIGHT_KERNEL_NUM' (utils.cpp:76:13) in function 'tiled_conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_31_2' (conv_7x7.cpp:31:35) in function 'tiled_conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_30_1' (conv_7x7.cpp:30:31) in function 'tiled_conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_44_8' (conv_7x7.cpp:44:47) in function 'tiled_conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_43_7' (conv_7x7.cpp:43:43) in function 'tiled_conv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_41_6' (conv_7x7.cpp:41:39) in function 'tiled_conv' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_40_5' (conv_7x7.cpp:40:42) in function 'tiled_conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_38_4' (conv_7x7.cpp:38:31) in function 'tiled_conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'OUTPUT_BUFFER_HEIGHT' (utils.cpp:125:17) in function 'tiled_conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'OUTPUT_BUFFER_DEPTH' (utils.cpp:122:13) in function 'tiled_conv'.
WARNING: [HLS 200-960] Cannot flatten loop 'TILE_DEPTH' (tiled_conv.cpp:52:21) in function 'tiled_conv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'TILE_COL' (tiled_conv.cpp:46:17) in function 'tiled_conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'TILE_ROW' (tiled_conv.cpp:43:13) in function 'tiled_conv'.
INFO: [HLS 200-472] Inferring partial write operation for 'conv_out_buf.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'conv_in_buf.V' (utils.cpp:51:40)
INFO: [HLS 200-472] Inferring partial write operation for 'conv_wt_buf.V' (utils.cpp:87:43)
INFO: [HLS 200-472] Inferring partial write operation for 'conv_out_buf.V' (conv_7x7.cpp:33:32)
INFO: [HLS 200-472] Inferring partial write operation for 'conv_out_buf.V' 
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 20 on port 'fm' (utils.cpp:137:83). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
Command         transform done; 0.32 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.24 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.33 seconds; current allocated memory: 879.727 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 1.09 sec.
Command     elaborate done; 27.89 sec.
Execute     ap_eval exec zip -j /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'tiled_conv' ...
Execute       ap_set_top_model tiled_conv 
Execute       get_model_list tiled_conv -filter all-wo-channel -topdown 
Execute       preproc_iomode -model tiled_conv 
Execute       preproc_iomode -model tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH 
Execute       preproc_iomode -model tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9 
Execute       preproc_iomode -model tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3 
Execute       preproc_iomode -model tiled_conv_Pipeline_BIAS 
Execute       preproc_iomode -model tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH 
Execute       preproc_iomode -model tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH 
Execute       get_model_list tiled_conv -filter all-wo-channel 
INFO-FLOW: Model list for configure: tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH tiled_conv_Pipeline_BIAS tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3 tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9 tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH tiled_conv
INFO-FLOW: Configuring Module : tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH ...
Execute       set_default_model tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH 
Execute       apply_spec_resource_limit tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH 
INFO-FLOW: Configuring Module : tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH ...
Execute       set_default_model tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH 
Execute       apply_spec_resource_limit tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH 
INFO-FLOW: Configuring Module : tiled_conv_Pipeline_BIAS ...
Execute       set_default_model tiled_conv_Pipeline_BIAS 
Execute       apply_spec_resource_limit tiled_conv_Pipeline_BIAS 
INFO-FLOW: Configuring Module : tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3 ...
Execute       set_default_model tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3 
Execute       apply_spec_resource_limit tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3 
INFO-FLOW: Configuring Module : tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9 ...
Execute       set_default_model tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9 
Execute       apply_spec_resource_limit tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9 
INFO-FLOW: Configuring Module : tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH ...
Execute       set_default_model tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH 
Execute       apply_spec_resource_limit tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH 
INFO-FLOW: Configuring Module : tiled_conv ...
Execute       set_default_model tiled_conv 
Execute       apply_spec_resource_limit tiled_conv 
INFO-FLOW: Model list for preprocess: tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH tiled_conv_Pipeline_BIAS tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3 tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9 tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH tiled_conv
INFO-FLOW: Preprocessing Module: tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH ...
Execute       set_default_model tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH 
Execute       cdfg_preprocess -model tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH 
Execute       rtl_gen_preprocess tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH 
INFO-FLOW: Preprocessing Module: tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH ...
Execute       set_default_model tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH 
Execute       cdfg_preprocess -model tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH 
Execute       rtl_gen_preprocess tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH 
INFO-FLOW: Preprocessing Module: tiled_conv_Pipeline_BIAS ...
Execute       set_default_model tiled_conv_Pipeline_BIAS 
Execute       cdfg_preprocess -model tiled_conv_Pipeline_BIAS 
Execute       rtl_gen_preprocess tiled_conv_Pipeline_BIAS 
INFO-FLOW: Preprocessing Module: tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3 ...
Execute       set_default_model tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3 
Execute       cdfg_preprocess -model tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3 
Execute       rtl_gen_preprocess tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3 
INFO-FLOW: Preprocessing Module: tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9 ...
Execute       set_default_model tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9 
Execute       cdfg_preprocess -model tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9 
Execute       rtl_gen_preprocess tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9 
INFO-FLOW: Preprocessing Module: tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH ...
Execute       set_default_model tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH 
Execute       cdfg_preprocess -model tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH 
Execute       rtl_gen_preprocess tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH 
INFO-FLOW: Preprocessing Module: tiled_conv ...
Execute       set_default_model tiled_conv 
Execute       cdfg_preprocess -model tiled_conv 
Execute       rtl_gen_preprocess tiled_conv 
INFO-FLOW: Model list for synthesis: tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH tiled_conv_Pipeline_BIAS tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3 tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9 tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH tiled_conv
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH 
Execute       schedule -model tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln51) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 13, loop 'INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.13 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.28 seconds; current allocated memory: 881.707 MB.
Execute       syn_report -verbosereport -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH.sched.adb -f 
INFO-FLOW: Finish scheduling tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH.
Execute       set_default_model tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH 
Execute       bind -model tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 881.707 MB.
Execute       syn_report -verbosereport -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.12 sec.
Execute       db_write -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH.bind.adb -f 
INFO-FLOW: Finish binding tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH 
Execute       schedule -model tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 882.297 MB.
Execute       syn_report -verbosereport -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH.sched.adb -f 
INFO-FLOW: Finish scheduling tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH.
Execute       set_default_model tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH 
Execute       bind -model tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 882.297 MB.
Execute       syn_report -verbosereport -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.12 sec.
Execute       db_write -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH.bind.adb -f 
INFO-FLOW: Finish binding tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tiled_conv_Pipeline_BIAS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model tiled_conv_Pipeline_BIAS 
Execute       schedule -model tiled_conv_Pipeline_BIAS 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'BIAS'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'BIAS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 882.297 MB.
Execute       syn_report -verbosereport -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_BIAS.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_BIAS.sched.adb -f 
INFO-FLOW: Finish scheduling tiled_conv_Pipeline_BIAS.
Execute       set_default_model tiled_conv_Pipeline_BIAS 
Execute       bind -model tiled_conv_Pipeline_BIAS 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 882.297 MB.
Execute       syn_report -verbosereport -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_BIAS.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_BIAS.bind.adb -f 
INFO-FLOW: Finish binding tiled_conv_Pipeline_BIAS.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3 
Execute       schedule -model tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln33) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 882.395 MB.
Execute       syn_report -verbosereport -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3.sched.adb -f 
INFO-FLOW: Finish scheduling tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3.
Execute       set_default_model tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3 
Execute       bind -model tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 882.477 MB.
Execute       syn_report -verbosereport -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3.bind.adb -f 
INFO-FLOW: Finish binding tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9 
Execute       schedule -model tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1393) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln46) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 9, loop 'VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 883.691 MB.
Execute       syn_report -verbosereport -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9.sched.adb -f 
INFO-FLOW: Finish scheduling tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9.
Execute       set_default_model tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9 
Execute       bind -model tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 883.691 MB.
Execute       syn_report -verbosereport -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9.bind.adb -f 
INFO-FLOW: Finish binding tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH 
Execute       schedule -model tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln133) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1696) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln133_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 22, loop 'OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 884.598 MB.
Execute       syn_report -verbosereport -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.sched.adb -f 
INFO-FLOW: Finish scheduling tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.
Execute       set_default_model tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH 
Execute       bind -model tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 884.598 MB.
Execute       syn_report -verbosereport -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.16 sec.
Execute       db_write -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.bind.adb -f 
INFO-FLOW: Finish binding tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tiled_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model tiled_conv 
Execute       schedule -model tiled_conv 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln54) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=p_mid2258_v) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=empty_41) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.2 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 886.152 MB.
Execute       syn_report -verbosereport -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.15 sec.
Execute       db_write -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.sched.adb -f 
INFO-FLOW: Finish scheduling tiled_conv.
Execute       set_default_model tiled_conv 
Execute       bind -model tiled_conv 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.28 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 886.152 MB.
Execute       syn_report -verbosereport -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.66 sec.
Execute       db_write -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.bind.adb -f 
INFO-FLOW: Finish binding tiled_conv.
Execute       get_model_list tiled_conv -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH 
Execute       rtl_gen_preprocess tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH 
Execute       rtl_gen_preprocess tiled_conv_Pipeline_BIAS 
Execute       rtl_gen_preprocess tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3 
Execute       rtl_gen_preprocess tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9 
Execute       rtl_gen_preprocess tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH 
Execute       rtl_gen_preprocess tiled_conv 
INFO-FLOW: Model list for RTL generation: tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH tiled_conv_Pipeline_BIAS tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3 tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9 tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH tiled_conv
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH -top_prefix tiled_conv_ -sub_prefix tiled_conv_ -mg_file /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH' pipeline 'INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_8ns_6ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_2ns_22ns_23_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_2ns_7ns_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.7 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.8 seconds; current allocated memory: 887.324 MB.
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.rtl_wrap.cfg.tcl 
Execute       gen_rtl tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH -style xilinx -f -lang vhdl -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/syn/vhdl/tiled_conv_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH 
Execute       gen_rtl tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH -style xilinx -f -lang vlog -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/syn/verilog/tiled_conv_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH 
Execute       syn_report -csynth -model tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/syn/report/tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/syn/report/tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.17 sec.
Execute       db_write -model tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH -f -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH.adb 
Execute       db_write -model tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH -bindview -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH -p /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH -top_prefix tiled_conv_ -sub_prefix tiled_conv_ -mg_file /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH' pipeline 'WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH/m_axi_wt_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH/m_axi_wt_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH/m_axi_wt_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH/m_axi_wt_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH/m_axi_wt_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH/m_axi_wt_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH/m_axi_wt_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH/m_axi_wt_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH/m_axi_wt_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH/m_axi_wt_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH/m_axi_wt_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH/m_axi_wt_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 888.973 MB.
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.rtl_wrap.cfg.tcl 
Execute       gen_rtl tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH -style xilinx -f -lang vhdl -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/syn/vhdl/tiled_conv_tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH 
Execute       gen_rtl tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH -style xilinx -f -lang vlog -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/syn/verilog/tiled_conv_tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH 
Execute       syn_report -csynth -model tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/syn/report/tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/syn/report/tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.15 sec.
Execute       db_write -model tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH -f -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH.adb 
Execute       db_write -model tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH -bindview -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH -p /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tiled_conv_Pipeline_BIAS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model tiled_conv_Pipeline_BIAS -top_prefix tiled_conv_ -sub_prefix tiled_conv_ -mg_file /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_BIAS.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'tiled_conv_Pipeline_BIAS' pipeline 'BIAS' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv_Pipeline_BIAS/m_axi_wt_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv_Pipeline_BIAS/m_axi_wt_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv_Pipeline_BIAS/m_axi_wt_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv_Pipeline_BIAS/m_axi_wt_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv_Pipeline_BIAS/m_axi_wt_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv_Pipeline_BIAS/m_axi_wt_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv_Pipeline_BIAS/m_axi_wt_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv_Pipeline_BIAS/m_axi_wt_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv_Pipeline_BIAS/m_axi_wt_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv_Pipeline_BIAS/m_axi_wt_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv_Pipeline_BIAS/m_axi_wt_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv_Pipeline_BIAS/m_axi_wt_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tiled_conv_Pipeline_BIAS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 891.035 MB.
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.rtl_wrap.cfg.tcl 
Execute       gen_rtl tiled_conv_Pipeline_BIAS -style xilinx -f -lang vhdl -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/syn/vhdl/tiled_conv_tiled_conv_Pipeline_BIAS 
Execute       gen_rtl tiled_conv_Pipeline_BIAS -style xilinx -f -lang vlog -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/syn/verilog/tiled_conv_tiled_conv_Pipeline_BIAS 
Execute       syn_report -csynth -model tiled_conv_Pipeline_BIAS -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/syn/report/tiled_conv_Pipeline_BIAS_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model tiled_conv_Pipeline_BIAS -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/syn/report/tiled_conv_Pipeline_BIAS_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model tiled_conv_Pipeline_BIAS -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_BIAS.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model tiled_conv_Pipeline_BIAS -f -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_BIAS.adb 
Execute       db_write -model tiled_conv_Pipeline_BIAS -bindview -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info tiled_conv_Pipeline_BIAS -p /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_BIAS 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3 -top_prefix tiled_conv_ -sub_prefix tiled_conv_ -mg_file /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3' pipeline 'VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_5ns_5ns_8_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 892.348 MB.
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.rtl_wrap.cfg.tcl 
Execute       gen_rtl tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3 -style xilinx -f -lang vhdl -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/syn/vhdl/tiled_conv_tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3 
Execute       gen_rtl tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3 -style xilinx -f -lang vlog -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/syn/verilog/tiled_conv_tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3 
Execute       syn_report -csynth -model tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3 -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/syn/report/tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3 -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/syn/report/tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3 -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3 -f -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3.adb 
Execute       db_write -model tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3 -bindview -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3 -p /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9 -top_prefix tiled_conv_ -sub_prefix tiled_conv_ -mg_file /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9' pipeline 'VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_8ns_6ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_29ns_29_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_2ns_7ns_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 894.203 MB.
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.rtl_wrap.cfg.tcl 
Execute       gen_rtl tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9 -style xilinx -f -lang vhdl -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/syn/vhdl/tiled_conv_tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9 
Execute       gen_rtl tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9 -style xilinx -f -lang vlog -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/syn/verilog/tiled_conv_tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9 
Execute       syn_report -csynth -model tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9 -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/syn/report/tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9 -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/syn/report/tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9 -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.14 sec.
Execute       db_write -model tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9 -f -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9.adb 
Execute       db_write -model tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9 -bindview -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9 -p /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH -top_prefix tiled_conv_ -sub_prefix tiled_conv_ -mg_file /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH' pipeline 'OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_5ns_5ns_8_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_6ns_19ns_25_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_11ns_6ns_11_15_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 898.316 MB.
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.rtl_wrap.cfg.tcl 
Execute       gen_rtl tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH -style xilinx -f -lang vhdl -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/syn/vhdl/tiled_conv_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH 
Execute       gen_rtl tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH -style xilinx -f -lang vlog -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/syn/verilog/tiled_conv_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH 
Execute       syn_report -csynth -model tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/syn/report/tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/syn/report/tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.2 sec.
Execute       db_write -model tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH -f -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.adb 
Execute       db_write -model tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH -bindview -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH -p /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tiled_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model tiled_conv -top_prefix  -sub_prefix tiled_conv_ -mg_file /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_conv/fm' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_conv/wt' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_conv/input_feature_map' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_conv/layer_weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_conv/layer_bias' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_conv/output_feature_map' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'tiled_conv' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'input_feature_map', 'layer_weights', 'layer_bias', 'output_feature_map' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_5ns_5ns_8_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_5ns_6ns_3s_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_6ns_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_5ns_11ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tiled_conv'.
Command       create_rtl_model done; 0.22 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.71 seconds; current allocated memory: 903.902 MB.
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.rtl_wrap.cfg.tcl 
Execute       gen_rtl tiled_conv -istop -style xilinx -f -lang vhdl -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/syn/vhdl/tiled_conv 
Command       gen_rtl done; 0.14 sec.
Execute       gen_rtl tiled_conv -istop -style xilinx -f -lang vlog -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/syn/verilog/tiled_conv 
Execute       syn_report -csynth -model tiled_conv -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/syn/report/tiled_conv_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model tiled_conv -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/syn/report/tiled_conv_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model tiled_conv -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.72 sec.
Execute       db_write -model tiled_conv -f -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.adb 
Execute       db_write -model tiled_conv -bindview -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info tiled_conv -p /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv 
Execute       export_constraint_db -f -tool general -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.constraint.tcl 
Execute       syn_report -designview -model tiled_conv -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.design.xml 
Command       syn_report done; 0.49 sec.
Execute       syn_report -csynthDesign -model tiled_conv -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model tiled_conv -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model tiled_conv -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks tiled_conv 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain tiled_conv 
INFO-FLOW: Model list for RTL component generation: tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH tiled_conv_Pipeline_BIAS tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3 tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9 tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH tiled_conv
INFO-FLOW: Handling components in module [tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH] ... 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH.compgen.tcl 
INFO-FLOW: Found component tiled_conv_mul_2ns_22ns_23_1_1.
INFO-FLOW: Append model tiled_conv_mul_2ns_22ns_23_1_1
INFO-FLOW: Found component tiled_conv_mul_2ns_7ns_8_1_1.
INFO-FLOW: Append model tiled_conv_mul_2ns_7ns_8_1_1
INFO-FLOW: Found component tiled_conv_ama_addmuladd_8ns_6ns_6ns_6ns_13_4_1.
INFO-FLOW: Append model tiled_conv_ama_addmuladd_8ns_6ns_6ns_6ns_13_4_1
INFO-FLOW: Found component tiled_conv_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model tiled_conv_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH] ... 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH.compgen.tcl 
INFO-FLOW: Found component tiled_conv_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model tiled_conv_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [tiled_conv_Pipeline_BIAS] ... 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_BIAS.compgen.tcl 
INFO-FLOW: Found component tiled_conv_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model tiled_conv_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3] ... 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3.compgen.tcl 
INFO-FLOW: Found component tiled_conv_mac_muladd_3ns_5ns_5ns_8_4_1.
INFO-FLOW: Append model tiled_conv_mac_muladd_3ns_5ns_5ns_8_4_1
INFO-FLOW: Found component tiled_conv_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model tiled_conv_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9] ... 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9.compgen.tcl 
INFO-FLOW: Found component tiled_conv_mac_muladd_16s_16s_29ns_29_4_1.
INFO-FLOW: Append model tiled_conv_mac_muladd_16s_16s_29ns_29_4_1
INFO-FLOW: Found component tiled_conv_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model tiled_conv_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH] ... 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.compgen.tcl 
INFO-FLOW: Found component tiled_conv_urem_11ns_6ns_11_15_1.
INFO-FLOW: Append model tiled_conv_urem_11ns_6ns_11_15_1
INFO-FLOW: Found component tiled_conv_mul_mul_6ns_19ns_25_4_1.
INFO-FLOW: Append model tiled_conv_mul_mul_6ns_19ns_25_4_1
INFO-FLOW: Found component tiled_conv_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model tiled_conv_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [tiled_conv] ... 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.compgen.tcl 
INFO-FLOW: Found component tiled_conv_mul_5ns_6ns_9_1_1.
INFO-FLOW: Append model tiled_conv_mul_5ns_6ns_9_1_1
INFO-FLOW: Found component tiled_conv_mux_42_16_1_1.
INFO-FLOW: Append model tiled_conv_mux_42_16_1_1
INFO-FLOW: Found component tiled_conv_mac_muladd_5ns_6ns_3s_11_4_1.
INFO-FLOW: Append model tiled_conv_mac_muladd_5ns_6ns_3s_11_4_1
INFO-FLOW: Found component tiled_conv_mul_mul_5ns_11ns_16_4_1.
INFO-FLOW: Append model tiled_conv_mul_mul_5ns_11ns_16_4_1
INFO-FLOW: Found component tiled_conv_conv_in_buf_V_RAM_AUTO_1R1W.
INFO-FLOW: Append model tiled_conv_conv_in_buf_V_RAM_AUTO_1R1W
INFO-FLOW: Found component tiled_conv_conv_wt_buf_V_RAM_AUTO_1R1W.
INFO-FLOW: Append model tiled_conv_conv_wt_buf_V_RAM_AUTO_1R1W
INFO-FLOW: Found component tiled_conv_conv_out_buf_V_RAM_AUTO_1R1W.
INFO-FLOW: Append model tiled_conv_conv_out_buf_V_RAM_AUTO_1R1W
INFO-FLOW: Found component tiled_conv_fm_m_axi.
INFO-FLOW: Append model tiled_conv_fm_m_axi
INFO-FLOW: Found component tiled_conv_wt_m_axi.
INFO-FLOW: Append model tiled_conv_wt_m_axi
INFO-FLOW: Found component tiled_conv_control_s_axi.
INFO-FLOW: Append model tiled_conv_control_s_axi
INFO-FLOW: Append model tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH
INFO-FLOW: Append model tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH
INFO-FLOW: Append model tiled_conv_Pipeline_BIAS
INFO-FLOW: Append model tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3
INFO-FLOW: Append model tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9
INFO-FLOW: Append model tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH
INFO-FLOW: Append model tiled_conv
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: tiled_conv_mul_2ns_22ns_23_1_1 tiled_conv_mul_2ns_7ns_8_1_1 tiled_conv_ama_addmuladd_8ns_6ns_6ns_6ns_13_4_1 tiled_conv_flow_control_loop_pipe_sequential_init tiled_conv_flow_control_loop_pipe_sequential_init tiled_conv_flow_control_loop_pipe_sequential_init tiled_conv_mac_muladd_3ns_5ns_5ns_8_4_1 tiled_conv_flow_control_loop_pipe_sequential_init tiled_conv_mac_muladd_16s_16s_29ns_29_4_1 tiled_conv_flow_control_loop_pipe_sequential_init tiled_conv_urem_11ns_6ns_11_15_1 tiled_conv_mul_mul_6ns_19ns_25_4_1 tiled_conv_flow_control_loop_pipe_sequential_init tiled_conv_mul_5ns_6ns_9_1_1 tiled_conv_mux_42_16_1_1 tiled_conv_mac_muladd_5ns_6ns_3s_11_4_1 tiled_conv_mul_mul_5ns_11ns_16_4_1 tiled_conv_conv_in_buf_V_RAM_AUTO_1R1W tiled_conv_conv_wt_buf_V_RAM_AUTO_1R1W tiled_conv_conv_out_buf_V_RAM_AUTO_1R1W tiled_conv_fm_m_axi tiled_conv_wt_m_axi tiled_conv_control_s_axi tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH tiled_conv_Pipeline_BIAS tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3 tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9 tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH tiled_conv
INFO-FLOW: Generating /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model tiled_conv_mul_2ns_22ns_23_1_1
INFO-FLOW: To file: write model tiled_conv_mul_2ns_7ns_8_1_1
INFO-FLOW: To file: write model tiled_conv_ama_addmuladd_8ns_6ns_6ns_6ns_13_4_1
INFO-FLOW: To file: write model tiled_conv_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model tiled_conv_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model tiled_conv_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model tiled_conv_mac_muladd_3ns_5ns_5ns_8_4_1
INFO-FLOW: To file: write model tiled_conv_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model tiled_conv_mac_muladd_16s_16s_29ns_29_4_1
INFO-FLOW: To file: write model tiled_conv_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model tiled_conv_urem_11ns_6ns_11_15_1
INFO-FLOW: To file: write model tiled_conv_mul_mul_6ns_19ns_25_4_1
INFO-FLOW: To file: write model tiled_conv_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model tiled_conv_mul_5ns_6ns_9_1_1
INFO-FLOW: To file: write model tiled_conv_mux_42_16_1_1
INFO-FLOW: To file: write model tiled_conv_mac_muladd_5ns_6ns_3s_11_4_1
INFO-FLOW: To file: write model tiled_conv_mul_mul_5ns_11ns_16_4_1
INFO-FLOW: To file: write model tiled_conv_conv_in_buf_V_RAM_AUTO_1R1W
INFO-FLOW: To file: write model tiled_conv_conv_wt_buf_V_RAM_AUTO_1R1W
INFO-FLOW: To file: write model tiled_conv_conv_out_buf_V_RAM_AUTO_1R1W
INFO-FLOW: To file: write model tiled_conv_fm_m_axi
INFO-FLOW: To file: write model tiled_conv_wt_m_axi
INFO-FLOW: To file: write model tiled_conv_control_s_axi
INFO-FLOW: To file: write model tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH
INFO-FLOW: To file: write model tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH
INFO-FLOW: To file: write model tiled_conv_Pipeline_BIAS
INFO-FLOW: To file: write model tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3
INFO-FLOW: To file: write model tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9
INFO-FLOW: To file: write model tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH
INFO-FLOW: To file: write model tiled_conv
INFO-FLOW: Generating /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:PUTS: read_platform_lib /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/common.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/interface.gen 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.13 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/vhdl' dstVlogDir='/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/vlog' tclDir='/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db' modelList='tiled_conv_mul_2ns_22ns_23_1_1
tiled_conv_mul_2ns_7ns_8_1_1
tiled_conv_ama_addmuladd_8ns_6ns_6ns_6ns_13_4_1
tiled_conv_flow_control_loop_pipe_sequential_init
tiled_conv_flow_control_loop_pipe_sequential_init
tiled_conv_flow_control_loop_pipe_sequential_init
tiled_conv_mac_muladd_3ns_5ns_5ns_8_4_1
tiled_conv_flow_control_loop_pipe_sequential_init
tiled_conv_mac_muladd_16s_16s_29ns_29_4_1
tiled_conv_flow_control_loop_pipe_sequential_init
tiled_conv_urem_11ns_6ns_11_15_1
tiled_conv_mul_mul_6ns_19ns_25_4_1
tiled_conv_flow_control_loop_pipe_sequential_init
tiled_conv_mul_5ns_6ns_9_1_1
tiled_conv_mux_42_16_1_1
tiled_conv_mac_muladd_5ns_6ns_3s_11_4_1
tiled_conv_mul_mul_5ns_11ns_16_4_1
tiled_conv_conv_in_buf_V_RAM_AUTO_1R1W
tiled_conv_conv_wt_buf_V_RAM_AUTO_1R1W
tiled_conv_conv_out_buf_V_RAM_AUTO_1R1W
tiled_conv_fm_m_axi
tiled_conv_wt_m_axi
tiled_conv_control_s_axi
tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH
tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH
tiled_conv_Pipeline_BIAS
tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3
tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9
tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH
tiled_conv
' expOnly='0'
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH.compgen.tcl 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_BIAS.compgen.tcl 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'tiled_conv_conv_in_buf_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'tiled_conv_conv_wt_buf_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'tiled_conv_conv_out_buf_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source ./control.slave.tcl 
Command       ap_source done; 0.32 sec.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2.24 seconds. CPU system time: 0.13 seconds. Elapsed time: 3.02 seconds; current allocated memory: 911.004 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='tiled_conv_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
Execute       get_config_op mul -impl 
Execute       get_config_op mul -latency 
Execute       get_config_op mul -precision 
Execute       get_config_op add -impl 
Execute       get_config_op add -latency 
Execute       get_config_op add -precision 
Execute       get_config_op sub -impl 
Execute       get_config_op sub -latency 
Execute       get_config_op sub -precision 
Execute       get_config_op fadd -impl 
Execute       get_config_op fadd -latency 
Execute       get_config_op fadd -precision 
Execute       get_config_op fsub -impl 
Execute       get_config_op fsub -latency 
Execute       get_config_op fsub -precision 
Execute       get_config_op fdiv -impl 
Execute       get_config_op fdiv -latency 
Execute       get_config_op fdiv -precision 
Execute       get_config_op fexp -impl 
Execute       get_config_op fexp -latency 
Execute       get_config_op fexp -precision 
Execute       get_config_op flog -impl 
Execute       get_config_op flog -latency 
Execute       get_config_op flog -precision 
Execute       get_config_op fmul -impl 
Execute       get_config_op fmul -latency 
Execute       get_config_op fmul -precision 
Execute       get_config_op frsqrt -impl 
Execute       get_config_op frsqrt -latency 
Execute       get_config_op frsqrt -precision 
Execute       get_config_op frecip -impl 
Execute       get_config_op frecip -latency 
Execute       get_config_op frecip -precision 
Execute       get_config_op fsqrt -impl 
Execute       get_config_op fsqrt -latency 
Execute       get_config_op fsqrt -precision 
Execute       get_config_op dadd -impl 
Execute       get_config_op dadd -latency 
Execute       get_config_op dadd -precision 
Execute       get_config_op dsub -impl 
Execute       get_config_op dsub -latency 
Execute       get_config_op dsub -precision 
Execute       get_config_op ddiv -impl 
Execute       get_config_op ddiv -latency 
Execute       get_config_op ddiv -precision 
Execute       get_config_op dexp -impl 
Execute       get_config_op dexp -latency 
Execute       get_config_op dexp -precision 
Execute       get_config_op dlog -impl 
Execute       get_config_op dlog -latency 
Execute       get_config_op dlog -precision 
Execute       get_config_op dmul -impl 
Execute       get_config_op dmul -latency 
Execute       get_config_op dmul -precision 
Execute       get_config_op drsqrt -impl 
Execute       get_config_op drsqrt -latency 
Execute       get_config_op drsqrt -precision 
Execute       get_config_op drecip -impl 
Execute       get_config_op drecip -latency 
Execute       get_config_op drecip -precision 
Execute       get_config_op dsqrt -impl 
Execute       get_config_op dsqrt -latency 
Execute       get_config_op dsqrt -precision 
Execute       get_config_op hadd -impl 
Execute       get_config_op hadd -latency 
Execute       get_config_op hadd -precision 
Execute       get_config_op hsub -impl 
Execute       get_config_op hsub -latency 
Execute       get_config_op hsub -precision 
Execute       get_config_op hdiv -impl 
Execute       get_config_op hdiv -latency 
Execute       get_config_op hdiv -precision 
Execute       get_config_op hmul -impl 
Execute       get_config_op hmul -latency 
Execute       get_config_op hmul -precision 
Execute       get_config_op hsqrt -impl 
Execute       get_config_op hsqrt -latency 
Execute       get_config_op hsqrt -precision 
Execute       get_config_op facc -impl 
Execute       get_config_op facc -latency 
Execute       get_config_op facc -precision 
Execute       get_config_op fmacc -impl 
Execute       get_config_op fmacc -latency 
Execute       get_config_op fmacc -precision 
Execute       get_config_op fmadd -impl 
Execute       get_config_op fmadd -latency 
Execute       get_config_op fmadd -precision 
Execute       get_config_storage fifo -auto_srl_max_bits 
Execute       get_config_storage fifo -auto_srl_max_depth 
Execute       get_config_storage fifo -impl 
Execute       get_solution -flow_target 
Execute       get_config_array_partition -complete_threshold 
Execute       get_config_array_partition -throughput_driven 
Execute       get_config_compile -enable_auto_rewind 
Execute       get_config_compile -ignore_long_run_time 
Execute       get_config_compile -name_max_length 
Execute       get_config_compile -no_signed_zeros 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -pipeline_style 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pre_tcl 
Execute       get_config_compile -unsafe_math_optimizations 
Execute       get_config_dataflow -default_channel 
Execute       get_config_dataflow -disable_fifo_sizing_opt 
Execute       get_config_dataflow -fifo_depth 
Execute       get_config_dataflow -override_user_fifo_depth 
Execute       get_config_dataflow -scalar_fifo_depth 
Execute       get_config_dataflow -start_fifo_depth 
Execute       get_config_dataflow -strict_mode 
Execute       get_config_dataflow -strict_stable_sync 
Execute       get_config_dataflow -task_level_fifo_depth 
Execute       get_config_debug -directory 
Execute       get_config_debug -enable 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       get_config_export -format 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_export -ipname 
Execute       get_config_export -library 
Execute       get_config_export -output 
Execute       get_config_export -rtl 
Execute       get_config_export -taxonomy 
Execute       get_config_export -vendor 
Execute       get_config_export -version 
Execute       get_config_export -vivado_clock 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_max_timing_paths 
Execute       get_config_export -vivado_optimization_level 
Execute       get_config_export -vivado_pblock 
Execute       get_config_export -vivado_phys_opt 
Execute       get_config_export -vivado_report_level 
Execute       get_config_export -vivado_synth_design_args 
Execute       get_config_export -vivado_synth_strategy 
Execute       get_config_interface -clock_enable 
Execute       get_config_interface -default_slave_interface 
Execute       get_config_interface -m_axi_addr64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_buffer_impl 
Execute       get_config_interface -m_axi_conservative_mode 
Execute       get_config_interface -m_axi_flush_mode 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -register_io 
Execute       get_config_interface -s_axilite_auto_restart_counter 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -s_axilite_interrupt_mode 
Execute       get_config_interface -s_axilite_mailbox 
Execute       get_config_interface -s_axilite_status_regs 
Execute       get_config_interface -s_axilite_sw_reset 
Execute       get_config_rtl -deadlock_detection 
Execute       get_config_rtl -header 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -mult_keep_attribute 
Execute       get_config_rtl -register_all_io 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -reset 
Execute       get_config_rtl -reset_async 
Execute       get_config_rtl -reset_level 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_unroll -tripcount_threshold 
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='tiled_conv_mul_2ns_22ns_23_1_1
tiled_conv_mul_2ns_7ns_8_1_1
tiled_conv_ama_addmuladd_8ns_6ns_6ns_6ns_13_4_1
tiled_conv_flow_control_loop_pipe_sequential_init
tiled_conv_flow_control_loop_pipe_sequential_init
tiled_conv_flow_control_loop_pipe_sequential_init
tiled_conv_mac_muladd_3ns_5ns_5ns_8_4_1
tiled_conv_flow_control_loop_pipe_sequential_init
tiled_conv_mac_muladd_16s_16s_29ns_29_4_1
tiled_conv_flow_control_loop_pipe_sequential_init
tiled_conv_urem_11ns_6ns_11_15_1
tiled_conv_mul_mul_6ns_19ns_25_4_1
tiled_conv_flow_control_loop_pipe_sequential_init
tiled_conv_mul_5ns_6ns_9_1_1
tiled_conv_mux_42_16_1_1
tiled_conv_mac_muladd_5ns_6ns_3s_11_4_1
tiled_conv_mul_mul_5ns_11ns_16_4_1
tiled_conv_conv_in_buf_V_RAM_AUTO_1R1W
tiled_conv_conv_wt_buf_V_RAM_AUTO_1R1W
tiled_conv_conv_out_buf_V_RAM_AUTO_1R1W
tiled_conv_fm_m_axi
tiled_conv_wt_m_axi
tiled_conv_control_s_axi
tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH
tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH
tiled_conv_Pipeline_BIAS
tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3
tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9
tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH
tiled_conv
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.tbgen.tcl 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.compgen.dataonly.tcl 
Execute       get_config_interface -s_axilite_interrupt_mode 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.compgen.dataonly.tcl 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.rtl_wrap.cfg.tcl 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       get_config_export -vendor 
Execute       get_config_export -library 
Execute       get_config_export -version 
Execute       get_config_export -ipname 
Execute       get_config_export -taxonomy 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH.tbgen.tcl 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH.tbgen.tcl 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_BIAS.tbgen.tcl 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3.tbgen.tcl 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9.tbgen.tcl 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.tbgen.tcl 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.tbgen.tcl 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.constraint.tcl 
Execute       sc_get_clocks tiled_conv 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME control_s_axi_U SOURCE {} VARIABLE {} MODULE tiled_conv LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME fm_m_axi_U SOURCE {} VARIABLE {} MODULE tiled_conv LOOP {} BUNDLEDNAME fm DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME wt_m_axi_U SOURCE {} VARIABLE {} MODULE tiled_conv LOOP {} BUNDLEDNAME wt DSP 0 BRAM 0 URAM 0}} report_dict {TOPINST tiled_conv MODULE2INSTS {tiled_conv tiled_conv tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_403 tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH grp_tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_414 tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3 grp_tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_422 tiled_conv_Pipeline_BIAS grp_tiled_conv_Pipeline_BIAS_fu_427 tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_fu_442 tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9 grp_tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9_fu_458} INST2MODULE {tiled_conv tiled_conv grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_403 tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH grp_tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_414 tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH grp_tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_422 tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3 grp_tiled_conv_Pipeline_BIAS_fu_427 tiled_conv_Pipeline_BIAS grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_fu_442 tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH grp_tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9_fu_458 tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9} INSTDATA {tiled_conv {DEPTH 1 CHILDREN {grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_403 grp_tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_414 grp_tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_422 grp_tiled_conv_Pipeline_BIAS_fu_427 grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_fu_442 grp_tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9_fu_458}} grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_403 {DEPTH 2 CHILDREN {}} grp_tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_414 {DEPTH 2 CHILDREN {}} grp_tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_422 {DEPTH 2 CHILDREN {}} grp_tiled_conv_Pipeline_BIAS_fu_427 {DEPTH 2 CHILDREN {}} grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_fu_442 {DEPTH 2 CHILDREN {}} grp_tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9_fu_458 {DEPTH 2 CHILDREN {}}} MODULEDATA {tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_382_p2 SOURCE utils.cpp:36 VARIABLE empty LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln33_2_fu_233_p2 SOURCE utils.cpp:33 VARIABLE add_ln33_2 LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln33_fu_284_p2 SOURCE utils.cpp:33 VARIABLE add_ln33 LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_2ns_7ns_8_1_1_U2 SOURCE utils.cpp:51 VARIABLE mul_ln51 LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_2ns_22ns_23_1_1_U1 SOURCE utils.cpp:33 VARIABLE mul_ln33 LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln33_1_fu_513_p2 SOURCE utils.cpp:33 VARIABLE add_ln33_1 LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln36_fu_321_p2 SOURCE utils.cpp:36 VARIABLE add_ln36 LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_8ns_6ns_6ns_6ns_13_4_1_U3 SOURCE utils.cpp:51 VARIABLE add_ln51 LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_8ns_6ns_6ns_6ns_13_4_1_U3 SOURCE utils.cpp:36 VARIABLE mul_ln36 LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid1_fu_417_p2 SOURCE utils.cpp:36 VARIABLE p_mid1 LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_8ns_6ns_6ns_6ns_13_4_1_U3 SOURCE utils.cpp:51 VARIABLE add_ln51_1 LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_1_fu_352_p2 SOURCE utils.cpp:50 VARIABLE add_ln50_1 LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_fu_469_p2 SOURCE utils.cpp:50 VARIABLE add_ln50 LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2_fu_521_p2 SOURCE utils.cpp:53 VARIABLE add_ln53_2 LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_fu_358_p2 SOURCE utils.cpp:39 VARIABLE add_ln39 LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln36_1_fu_251_p2 SOURCE utils.cpp:36 VARIABLE add_ln36_1 LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln76_1_fu_184_p2 SOURCE utils.cpp:76 VARIABLE add_ln76_1 LOOP WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln76_fu_281_p2 SOURCE utils.cpp:76 VARIABLE add_ln76 LOOP WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln87_fu_317_p2 SOURCE utils.cpp:87 VARIABLE sub_ln87 LOOP WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln79_fu_338_p2 SOURCE utils.cpp:79 VARIABLE add_ln79 LOOP WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln87_fu_362_p2 SOURCE utils.cpp:87 VARIABLE add_ln87 LOOP WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln82_fu_384_p2 SOURCE utils.cpp:82 VARIABLE add_ln82 LOOP WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln85_fu_416_p2 SOURCE utils.cpp:85 VARIABLE add_ln85 LOOP WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln82_1_fu_226_p2 SOURCE utils.cpp:82 VARIABLE add_ln82_1 LOOP WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln79_1_fu_240_p2 SOURCE utils.cpp:79 VARIABLE add_ln79_1 LOOP WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} tiled_conv_Pipeline_BIAS {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln94_fu_199_p2 SOURCE utils.cpp:94 VARIABLE add_ln94 LOOP BIAS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_1_fu_130_p2 SOURCE conv_7x7.cpp:30 VARIABLE add_ln30_1 LOOP VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_fu_142_p2 SOURCE conv_7x7.cpp:30 VARIABLE add_ln30 LOOP VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_3ns_5ns_5ns_8_4_1_U26 SOURCE conv_7x7.cpp:33 VARIABLE mul_ln33 LOOP VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_225_p2 SOURCE conv_7x7.cpp:31 VARIABLE add_ln31 LOOP VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_3ns_5ns_5ns_8_4_1_U26 SOURCE conv_7x7.cpp:33 VARIABLE add_ln33 LOOP VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln32_fu_252_p2 SOURCE conv_7x7.cpp:32 VARIABLE add_ln32 LOOP VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_1_fu_166_p2 SOURCE conv_7x7.cpp:31 VARIABLE add_ln31_1 LOOP VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_352_p2 SOURCE conv_7x7.cpp:44 VARIABLE empty LOOP VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln43_fu_215_p2 SOURCE conv_7x7.cpp:43 VARIABLE add_ln43 LOOP VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln43_1_fu_230_p2 SOURCE conv_7x7.cpp:43 VARIABLE add_ln43_1 LOOP VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_2ns_7ns_8_1_1_U29 SOURCE conv_7x7.cpp:46 VARIABLE mul_ln46 LOOP VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1319_fu_402_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE add_ln1319 LOOP VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_fu_276_p2 SOURCE conv_7x7.cpp:44 VARIABLE add_ln44 LOOP VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid1116_fu_375_p2 SOURCE conv_7x7.cpp:44 VARIABLE p_mid1116 LOOP VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_8ns_6ns_6ns_6ns_13_4_1_U30 SOURCE conv_7x7.cpp:46 VARIABLE add_ln46 LOOP VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_8ns_6ns_6ns_6ns_13_4_1_U30 SOURCE conv_7x7.cpp:46 VARIABLE mul_ln46_1 LOOP VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_1_fu_394_p2 SOURCE conv_7x7.cpp:46 VARIABLE add_ln46_1 LOOP VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_8ns_6ns_6ns_6ns_13_4_1_U30 SOURCE conv_7x7.cpp:46 VARIABLE add_ln46_2 LOOP VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U31 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393 LOOP VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U31 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE ret_V LOOP VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_fu_304_p2 SOURCE conv_7x7.cpp:45 VARIABLE add_ln45 LOOP VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_1_fu_310_p2 SOURCE conv_7x7.cpp:44 VARIABLE add_ln44_1 LOOP VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_307_p2 SOURCE utils.cpp:122 VARIABLE empty LOOP OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_6ns_19ns_25_4_1_U42 SOURCE utils.cpp:133 VARIABLE mul_ln133 LOOP OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln133_fu_463_p2 SOURCE utils.cpp:133 VARIABLE add_ln133 LOOP OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_29_fu_471_p2 SOURCE utils.cpp:125 VARIABLE empty_29 LOOP OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln133_3_fu_594_p2 SOURCE utils.cpp:133 VARIABLE add_ln133_3 LOOP OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_289_p0 SOURCE utils.cpp:122 VARIABLE add_ln122_1 LOOP OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln122_fu_319_p2 SOURCE utils.cpp:122 VARIABLE add_ln122 LOOP OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_3ns_5ns_5ns_8_4_1_U43 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1696 VARIABLE mul_ln1696 LOOP OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid1185_fu_347_p2 SOURCE utils.cpp:122 VARIABLE p_mid1185 LOOP OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_6ns_19ns_25_4_1_U44 SOURCE utils.cpp:133 VARIABLE mul_ln133_1 LOOP OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln133_4_fu_510_p2 SOURCE utils.cpp:133 VARIABLE add_ln133_4 LOOP OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln133_5_fu_604_p2 SOURCE utils.cpp:133 VARIABLE add_ln133_5 LOOP OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_fu_413_p2 SOURCE utils.cpp:125 VARIABLE add_ln125 LOOP OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_3ns_5ns_5ns_8_4_1_U43 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1696 VARIABLE add_ln1696 LOOP OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid1172_fu_546_p2 SOURCE utils.cpp:125 VARIABLE p_mid1172 LOOP OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln133_8_fu_611_p2 SOURCE utils.cpp:133 VARIABLE add_ln133_8 LOOP OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln128_fu_444_p2 SOURCE utils.cpp:128 VARIABLE add_ln128 LOOP OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_1_fu_359_p2 SOURCE utils.cpp:125 VARIABLE add_ln125_1 LOOP OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 3 BRAM 0 URAM 0}} tiled_conv {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_U SOURCE tiled_conv.cpp:34 VARIABLE conv_in_buf_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_wt_buf_V_U SOURCE tiled_conv.cpp:35 VARIABLE conv_wt_buf_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_out_buf_V_U SOURCE tiled_conv.cpp:37 VARIABLE conv_out_buf_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_1_fu_552_p2 SOURCE utils.cpp:50 VARIABLE add_ln50_1 LOOP TILE_ROW_TILE_COL_TILE_DEPTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln133_fu_562_p2 SOURCE utils.cpp:133 VARIABLE add_ln133 LOOP TILE_ROW_TILE_COL_TILE_DEPTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln43_2_fu_582_p2 SOURCE tiled_conv.cpp:43 VARIABLE add_ln43_2 LOOP TILE_ROW_TILE_COL_TILE_DEPTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln43_fu_594_p2 SOURCE tiled_conv.cpp:43 VARIABLE add_ln43 LOOP TILE_ROW_TILE_COL_TILE_DEPTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_5ns_6ns_9_1_1_U58 SOURCE tiled_conv.cpp:46 VARIABLE p_mid2256 LOOP TILE_ROW_TILE_COL_TILE_DEPTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_5ns_6ns_3s_11_4_1_U61 SOURCE tiled_conv.cpp:46 VARIABLE p_mid2258_v LOOP TILE_ROW_TILE_COL_TILE_DEPTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_5ns_6ns_3s_11_4_1_U61 SOURCE tiled_conv.cpp:46 VARIABLE p_mid2258 LOOP TILE_ROW_TILE_COL_TILE_DEPTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_fu_688_p2 SOURCE tiled_conv.cpp:46 VARIABLE add_ln46 LOOP TILE_ROW_TILE_COL_TILE_DEPTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_fu_756_p2 SOURCE utils.cpp:50 VARIABLE add_ln50 LOOP TILE_ROW_TILE_COL_TILE_DEPTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln133_1_fu_773_p2 SOURCE utils.cpp:133 VARIABLE add_ln133_1 LOOP TILE_ROW_TILE_COL_TILE_DEPTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_fu_824_p2 SOURCE tiled_conv.cpp:54 VARIABLE add_ln54 LOOP TILE_ROW_TILE_COL_TILE_DEPTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_5ns_11ns_16_4_1_U62 SOURCE tiled_conv.cpp:54 VARIABLE mul_ln54 LOOP TILE_ROW_TILE_COL_TILE_DEPTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_1_fu_832_p2 SOURCE tiled_conv.cpp:54 VARIABLE add_ln54_1 LOOP TILE_ROW_TILE_COL_TILE_DEPTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln38_1_fu_934_p2 SOURCE conv_7x7.cpp:38 VARIABLE add_ln38_1 LOOP VITIS_LOOP_38_4_VITIS_LOOP_40_5_VITIS_LOOP_41_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln38_fu_940_p2 SOURCE conv_7x7.cpp:38 VARIABLE add_ln38 LOOP VITIS_LOOP_38_4_VITIS_LOOP_40_5_VITIS_LOOP_41_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1319_fu_1254_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE sub_ln1319 LOOP VITIS_LOOP_38_4_VITIS_LOOP_40_5_VITIS_LOOP_41_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_3ns_5ns_5ns_8_4_1_U63 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE empty_41 LOOP VITIS_LOOP_38_4_VITIS_LOOP_40_5_VITIS_LOOP_41_6 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_fu_1024_p2 SOURCE conv_7x7.cpp:40 VARIABLE add_ln40 LOOP VITIS_LOOP_38_4_VITIS_LOOP_40_5_VITIS_LOOP_41_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_1_fu_1030_p2 SOURCE conv_7x7.cpp:40 VARIABLE add_ln40_1 LOOP VITIS_LOOP_38_4_VITIS_LOOP_40_5_VITIS_LOOP_41_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_3ns_5ns_5ns_8_4_1_U63 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE empty_43 LOOP VITIS_LOOP_38_4_VITIS_LOOP_40_5_VITIS_LOOP_41_6 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_fu_1268_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859 LOOP VITIS_LOOP_38_4_VITIS_LOOP_40_5_VITIS_LOOP_41_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1696_fu_1273_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1696 VARIABLE add_ln1696 LOOP VITIS_LOOP_38_4_VITIS_LOOP_40_5_VITIS_LOOP_41_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_fu_1074_p2 SOURCE conv_7x7.cpp:41 VARIABLE add_ln41 LOOP VITIS_LOOP_38_4_VITIS_LOOP_40_5_VITIS_LOOP_41_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_1_fu_1080_p2 SOURCE conv_7x7.cpp:41 VARIABLE add_ln41_1 LOOP VITIS_LOOP_38_4_VITIS_LOOP_40_5_VITIS_LOOP_41_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_2_fu_1086_p2 SOURCE conv_7x7.cpp:40 VARIABLE add_ln40_2 LOOP VITIS_LOOP_38_4_VITIS_LOOP_40_5_VITIS_LOOP_41_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln52_fu_1140_p2 SOURCE tiled_conv.cpp:52 VARIABLE add_ln52 LOOP TILE_ROW_TILE_COL_TILE_DEPTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_2_fu_1145_p2 SOURCE tiled_conv.cpp:46 VARIABLE add_ln46_2 LOOP TILE_ROW_TILE_COL_TILE_DEPTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 10 BRAM 11 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute       send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.91 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.04 seconds; current allocated memory: 918.480 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for tiled_conv.
INFO: [VLOG 209-307] Generating Verilog RTL for tiled_conv.
Execute       syn_report -model tiled_conv -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command     autosyn done; 10.22 sec.
Command   csynth_design done; 38.24 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 29.25 seconds. CPU system time: 4.09 seconds. Elapsed time: 38.24 seconds; current allocated memory: 158.383 MB.
Execute   cleanup_all 
INFO-FLOW: Workspace /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1 opened at Fri Mar 17 13:50:09 EDT 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: /tools/software/xilinx/Vitis_HLS/2022.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/software/xilinx/Vivado/2022.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 4.32 sec.
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.15 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 4.5 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute     config_interface -m_axi_latency=0 
Command   open_solution done; 4.54 sec.
Execute   set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
Execute     create_platform xc7z020clg400-1 -board  
Execute     source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.12 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.16 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -hw_syn 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -pre_tcl 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 760.062 MB.
INFO: [HLS 200-10] Analyzing design file 'tiled_conv.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling tiled_conv.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang tiled_conv.cpp -foptimization-record-file=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/software/xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.cpp.clang.out.log 2> /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.cpp.clang.err.log 
Command       ap_eval done; 0.31 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
Execute       set_directive_top tiled_conv -name=tiled_conv 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/clang.out.log 2> /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.74 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.67 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.11 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.66 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.8 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp.clang-tidy.loop-label.out.log 2> /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 1.38 sec.
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 1.44 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 0.64 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp.clang.out.log 2> /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.78 sec.
INFO: [HLS 200-10] Analyzing design file 'conv_7x7.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling conv_7x7.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang conv_7x7.cpp -foptimization-record-file=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/conv_7x7.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/software/xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/conv_7x7.cpp.clang.out.log 2> /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/conv_7x7.cpp.clang.err.log 
Command       ap_eval done; 0.24 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
Execute       set_directive_top tiled_conv -name=tiled_conv 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/clang.out.log 2> /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.83 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.78 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.76 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.77 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.5 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp.clang-tidy.loop-label.out.log 2> /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 1.49 sec.
Command       clang_tidy done; 1.54 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 0.74 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/conv_7x7.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp.clang.out.log 2> /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/conv_7x7.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.87 sec.
INFO: [HLS 200-10] Analyzing design file 'utils.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling utils.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang utils.cpp -foptimization-record-file=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/utils.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/software/xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/utils.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/utils.cpp.clang.out.log 2> /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/utils.cpp.clang.err.log 
Command       ap_eval done; 0.24 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
Execute       set_directive_top tiled_conv -name=tiled_conv 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/utils.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/clang.out.log 2> /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.75 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/utils.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.69 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/utils.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.67 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/utils.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.79 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.5 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/utils.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/utils.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/utils.pp.0.cpp.clang-tidy.loop-label.out.log 2> /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/utils.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 1.3 sec.
Command       clang_tidy done; 1.32 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/utils.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/utils.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/utils.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/utils.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 0.65 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/utils.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/utils.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/utils.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/utils.pp.0.cpp.clang.out.log 2> /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/utils.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.78 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 15.82 seconds. CPU system time: 2.88 seconds. Elapsed time: 19.16 seconds; current allocated memory: 760.223 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.ld.0.bc -args  "/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.g.bc" "/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/conv_7x7.g.bc" "/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/utils.g.bc"  
Execute         ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.g.bc /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/conv_7x7.g.bc /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/utils.g.bc -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.ld.0.bc > /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.ld.1.lower.bc > /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/lib/libhlsm_39.bc /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/lib/libhlsm_39.bc /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/lib/libhlsmc++_39.bc -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.ld.2.m1.bc > /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command         ap_eval done; 3.62 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 3.62 sec.
Execute       run_link_or_opt -opt -out /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=tiled_conv -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=tiled_conv -reflow-float-conversion -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command         ap_eval done; 1.22 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 1.22 sec.
Execute       run_link_or_opt -out /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/lib/libfloatconversion_39.bc -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.ld.4.m2.bc > /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
Command         ap_eval done; 0.16 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.16 sec.
Execute       run_link_or_opt -opt -out /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=tiled_conv 
Execute         ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=tiled_conv -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
Command         ap_eval done; 0.13 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.14 sec.
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_compile -instruction_warning_threshold 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       get_config_dataflow -strict_mode 
Execute       get_config_array_partition -throughput_driven 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
Execute       get_clock_period -ns -default 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=tiled_conv -mllvm -hls-db-dir -mllvm /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -x ir /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command       ap_eval done; 0.69 sec.
INFO: [HLS 214-178] Inlining function 'load_input_tile_block_from_DRAM(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [52][46], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [736][1280], int, int)' into 'tiled_conv(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [736][1280], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][7][7], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [368][640])' (tiled_conv.cpp:19:0)
INFO: [HLS 214-178] Inlining function 'load_layer_params_from_DRAM(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][7][7], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][7][7], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, int)' into 'tiled_conv(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [736][1280], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][7][7], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [368][640])' (tiled_conv.cpp:19:0)
INFO: [HLS 214-178] Inlining function 'conv_7x7(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [23][20], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [52][46], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][7][7], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'tiled_conv(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [736][1280], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][7][7], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [368][640])' (tiled_conv.cpp:19:0)
INFO: [HLS 214-178] Inlining function 'store_output_tile_to_DRAM(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [368][640], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [23][20], int, int, int)' into 'tiled_conv(ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [736][1280], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3][7][7], ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 3, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [368][640])' (tiled_conv.cpp:19:0)
INFO: [HLS 214-241] Aggregating maxi variable 'output_feature_map' with compact=none mode in 16-bits
INFO: [HLS 214-241] Aggregating maxi variable 'layer_bias' with compact=none mode in 16-bits (tiled_conv.cpp:19:0)
INFO: [HLS 214-241] Aggregating maxi variable 'layer_weights' with compact=none mode in 16-bits
INFO: [HLS 214-241] Aggregating maxi variable 'input_feature_map' with compact=none mode in 16-bits
INFO: [HLS 214-115] Multiple burst reads of length 588 and bit width 16 in loop 'WEIGHT_KERNEL_NUM'(utils.cpp:76:5) has been inferred on bundle 'wt'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (utils.cpp:76:5)
INFO: [HLS 214-115] Multiple burst reads of length 4 and bit width 16 in loop 'BIAS'(utils.cpp:94:5) has been inferred on bundle 'wt'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (utils.cpp:94:5)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.15 seconds. CPU system time: 0.88 seconds. Elapsed time: 6.25 seconds; current allocated memory: 760.766 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 760.766 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top tiled_conv -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.0.bc -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 771.625 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.1.bc -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.2.prechk.bc -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 787.336 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.g.1.bc to /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.o.1.bc -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'INPUT_BUFFER_WIDTH' (utils.cpp:39) in function 'tiled_conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'WEIGHT_KERNEL_WIDTH' (utils.cpp:85) in function 'tiled_conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'BIAS' (utils.cpp:94) in function 'tiled_conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_32_3' (conv_7x7.cpp:32) in function 'tiled_conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_45_9' (conv_7x7.cpp:45) in function 'tiled_conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'OUTPUT_BUFFER_WIDTH' (utils.cpp:128) in function 'tiled_conv' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_bias_buf.V' (tiled_conv.cpp:36) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'conv_bias_buf.V' (tiled_conv.cpp:36) in dimension 1 completely.
Command         transform done; 0.22 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.o.1.tmp.bc -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-11] Balancing expressions in function 'tiled_conv' (conv_7x7.cpp:13:42)...14 expression(s) balanced.
Command         transform done; 0.15 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.34 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.39 seconds; current allocated memory: 823.293 MB.
Execute         get_config_compile -enable_auto_rewind 
Execute         get_config_compile -enable_loop_extract 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.o.2.bc -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'INPUT_BUFFER_HEIGHT' (utils.cpp:36:17) in function 'tiled_conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'INPUT_BUFFER_DEPTH' (utils.cpp:33:13) in function 'tiled_conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'WEIGHT_KERNEL_HEIGHT' (utils.cpp:82:21) in function 'tiled_conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'WEIGHT_KERNEL_DEPTH' (utils.cpp:79:17) in function 'tiled_conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'WEIGHT_KERNEL_NUM' (utils.cpp:76:13) in function 'tiled_conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_31_2' (conv_7x7.cpp:31:35) in function 'tiled_conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_30_1' (conv_7x7.cpp:30:31) in function 'tiled_conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_44_8' (conv_7x7.cpp:44:47) in function 'tiled_conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_43_7' (conv_7x7.cpp:43:43) in function 'tiled_conv'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_41_6' (conv_7x7.cpp:41:39) in function 'tiled_conv' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_40_5' (conv_7x7.cpp:40:42) in function 'tiled_conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_38_4' (conv_7x7.cpp:38:31) in function 'tiled_conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'OUTPUT_BUFFER_HEIGHT' (utils.cpp:125:17) in function 'tiled_conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'OUTPUT_BUFFER_DEPTH' (utils.cpp:122:13) in function 'tiled_conv'.
WARNING: [HLS 200-960] Cannot flatten loop 'TILE_DEPTH' (tiled_conv.cpp:52:21) in function 'tiled_conv' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'TILE_COL' (tiled_conv.cpp:46:17) in function 'tiled_conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'TILE_ROW' (tiled_conv.cpp:43:13) in function 'tiled_conv'.
INFO: [HLS 200-472] Inferring partial write operation for 'conv_out_buf.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'conv_in_buf.V' (utils.cpp:51:40)
INFO: [HLS 200-472] Inferring partial write operation for 'conv_wt_buf.V' (utils.cpp:87:43)
INFO: [HLS 200-472] Inferring partial write operation for 'conv_out_buf.V' (conv_7x7.cpp:33:32)
INFO: [HLS 200-472] Inferring partial write operation for 'conv_out_buf.V' 
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 20 on port 'fm' (utils.cpp:137:83). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
Command         transform done; 0.32 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.24 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.32 seconds; current allocated memory: 879.742 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 1.04 sec.
Command     elaborate done; 26.54 sec.
Execute     ap_eval exec zip -j /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'tiled_conv' ...
Execute       ap_set_top_model tiled_conv 
Execute       get_model_list tiled_conv -filter all-wo-channel -topdown 
Execute       preproc_iomode -model tiled_conv 
Execute       preproc_iomode -model tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH 
Execute       preproc_iomode -model tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9 
Execute       preproc_iomode -model tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3 
Execute       preproc_iomode -model tiled_conv_Pipeline_BIAS 
Execute       preproc_iomode -model tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH 
Execute       preproc_iomode -model tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH 
Execute       get_model_list tiled_conv -filter all-wo-channel 
INFO-FLOW: Model list for configure: tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH tiled_conv_Pipeline_BIAS tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3 tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9 tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH tiled_conv
INFO-FLOW: Configuring Module : tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH ...
Execute       set_default_model tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH 
Execute       apply_spec_resource_limit tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH 
INFO-FLOW: Configuring Module : tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH ...
Execute       set_default_model tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH 
Execute       apply_spec_resource_limit tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH 
INFO-FLOW: Configuring Module : tiled_conv_Pipeline_BIAS ...
Execute       set_default_model tiled_conv_Pipeline_BIAS 
Execute       apply_spec_resource_limit tiled_conv_Pipeline_BIAS 
INFO-FLOW: Configuring Module : tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3 ...
Execute       set_default_model tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3 
Execute       apply_spec_resource_limit tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3 
INFO-FLOW: Configuring Module : tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9 ...
Execute       set_default_model tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9 
Execute       apply_spec_resource_limit tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9 
INFO-FLOW: Configuring Module : tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH ...
Execute       set_default_model tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH 
Execute       apply_spec_resource_limit tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH 
INFO-FLOW: Configuring Module : tiled_conv ...
Execute       set_default_model tiled_conv 
Execute       apply_spec_resource_limit tiled_conv 
INFO-FLOW: Model list for preprocess: tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH tiled_conv_Pipeline_BIAS tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3 tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9 tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH tiled_conv
INFO-FLOW: Preprocessing Module: tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH ...
Execute       set_default_model tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH 
Execute       cdfg_preprocess -model tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH 
Execute       rtl_gen_preprocess tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH 
INFO-FLOW: Preprocessing Module: tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH ...
Execute       set_default_model tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH 
Execute       cdfg_preprocess -model tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH 
Execute       rtl_gen_preprocess tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH 
INFO-FLOW: Preprocessing Module: tiled_conv_Pipeline_BIAS ...
Execute       set_default_model tiled_conv_Pipeline_BIAS 
Execute       cdfg_preprocess -model tiled_conv_Pipeline_BIAS 
Execute       rtl_gen_preprocess tiled_conv_Pipeline_BIAS 
INFO-FLOW: Preprocessing Module: tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3 ...
Execute       set_default_model tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3 
Execute       cdfg_preprocess -model tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3 
Execute       rtl_gen_preprocess tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3 
INFO-FLOW: Preprocessing Module: tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9 ...
Execute       set_default_model tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9 
Execute       cdfg_preprocess -model tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9 
Execute       rtl_gen_preprocess tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9 
INFO-FLOW: Preprocessing Module: tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH ...
Execute       set_default_model tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH 
Execute       cdfg_preprocess -model tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH 
Execute       rtl_gen_preprocess tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH 
INFO-FLOW: Preprocessing Module: tiled_conv ...
Execute       set_default_model tiled_conv 
Execute       cdfg_preprocess -model tiled_conv 
Execute       rtl_gen_preprocess tiled_conv 
INFO-FLOW: Model list for synthesis: tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH tiled_conv_Pipeline_BIAS tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3 tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9 tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH tiled_conv
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH 
Execute       schedule -model tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln51) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 13, loop 'INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.12 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.26 seconds; current allocated memory: 881.734 MB.
Execute       syn_report -verbosereport -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH.sched.adb -f 
INFO-FLOW: Finish scheduling tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH.
Execute       set_default_model tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH 
Execute       bind -model tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 881.734 MB.
Execute       syn_report -verbosereport -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.13 sec.
Execute       db_write -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH.bind.adb -f 
INFO-FLOW: Finish binding tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH 
Execute       schedule -model tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 882.324 MB.
Execute       syn_report -verbosereport -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH.sched.adb -f 
INFO-FLOW: Finish scheduling tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH.
Execute       set_default_model tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH 
Execute       bind -model tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 882.324 MB.
Execute       syn_report -verbosereport -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.12 sec.
Execute       db_write -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH.bind.adb -f 
INFO-FLOW: Finish binding tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tiled_conv_Pipeline_BIAS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model tiled_conv_Pipeline_BIAS 
Execute       schedule -model tiled_conv_Pipeline_BIAS 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'BIAS'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'BIAS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 882.324 MB.
Execute       syn_report -verbosereport -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_BIAS.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_BIAS.sched.adb -f 
INFO-FLOW: Finish scheduling tiled_conv_Pipeline_BIAS.
Execute       set_default_model tiled_conv_Pipeline_BIAS 
Execute       bind -model tiled_conv_Pipeline_BIAS 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 882.324 MB.
Execute       syn_report -verbosereport -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_BIAS.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_BIAS.bind.adb -f 
INFO-FLOW: Finish binding tiled_conv_Pipeline_BIAS.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3 
Execute       schedule -model tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln33) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 882.406 MB.
Execute       syn_report -verbosereport -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3.sched.adb -f 
INFO-FLOW: Finish scheduling tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3.
Execute       set_default_model tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3 
Execute       bind -model tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 882.508 MB.
Execute       syn_report -verbosereport -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3.bind.adb -f 
INFO-FLOW: Finish binding tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9 
Execute       schedule -model tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1393) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln46) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 9, loop 'VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.11 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 883.703 MB.
Execute       syn_report -verbosereport -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9.sched.adb -f 
INFO-FLOW: Finish scheduling tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9.
Execute       set_default_model tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9 
Execute       bind -model tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 883.703 MB.
Execute       syn_report -verbosereport -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9.bind.adb -f 
INFO-FLOW: Finish binding tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH 
Execute       schedule -model tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln133) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1696) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln133_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 22, loop 'OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 884.633 MB.
Execute       syn_report -verbosereport -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.sched.adb -f 
INFO-FLOW: Finish scheduling tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.
Execute       set_default_model tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH 
Execute       bind -model tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 884.633 MB.
Execute       syn_report -verbosereport -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.16 sec.
Execute       db_write -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.bind.adb -f 
INFO-FLOW: Finish binding tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tiled_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model tiled_conv 
Execute       schedule -model tiled_conv 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln54) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=p_mid2258_v) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=empty_41) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.2 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 886.180 MB.
Execute       syn_report -verbosereport -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.13 sec.
Execute       db_write -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.sched.adb -f 
INFO-FLOW: Finish scheduling tiled_conv.
Execute       set_default_model tiled_conv 
Execute       bind -model tiled_conv 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.29 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 886.180 MB.
Execute       syn_report -verbosereport -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.66 sec.
Execute       db_write -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.bind.adb -f 
INFO-FLOW: Finish binding tiled_conv.
Execute       get_model_list tiled_conv -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH 
Execute       rtl_gen_preprocess tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH 
Execute       rtl_gen_preprocess tiled_conv_Pipeline_BIAS 
Execute       rtl_gen_preprocess tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3 
Execute       rtl_gen_preprocess tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9 
Execute       rtl_gen_preprocess tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH 
Execute       rtl_gen_preprocess tiled_conv 
INFO-FLOW: Model list for RTL generation: tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH tiled_conv_Pipeline_BIAS tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3 tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9 tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH tiled_conv
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH -top_prefix tiled_conv_ -sub_prefix tiled_conv_ -mg_file /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH' pipeline 'INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_8ns_6ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_2ns_22ns_23_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_2ns_7ns_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.72 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.78 seconds; current allocated memory: 887.348 MB.
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.rtl_wrap.cfg.tcl 
Execute       gen_rtl tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH -style xilinx -f -lang vhdl -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/syn/vhdl/tiled_conv_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH 
Execute       gen_rtl tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH -style xilinx -f -lang vlog -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/syn/verilog/tiled_conv_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH 
Execute       syn_report -csynth -model tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/syn/report/tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/syn/report/tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.17 sec.
Execute       db_write -model tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH -f -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH.adb 
Execute       db_write -model tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH -bindview -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH -p /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH -top_prefix tiled_conv_ -sub_prefix tiled_conv_ -mg_file /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH' pipeline 'WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH/m_axi_wt_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH/m_axi_wt_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH/m_axi_wt_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH/m_axi_wt_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH/m_axi_wt_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH/m_axi_wt_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH/m_axi_wt_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH/m_axi_wt_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH/m_axi_wt_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH/m_axi_wt_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH/m_axi_wt_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH/m_axi_wt_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.56 seconds; current allocated memory: 888.984 MB.
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.rtl_wrap.cfg.tcl 
Execute       gen_rtl tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH -style xilinx -f -lang vhdl -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/syn/vhdl/tiled_conv_tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH 
Execute       gen_rtl tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH -style xilinx -f -lang vlog -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/syn/verilog/tiled_conv_tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH 
Execute       syn_report -csynth -model tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/syn/report/tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/syn/report/tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.16 sec.
Execute       db_write -model tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH -f -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH.adb 
Execute       db_write -model tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH -bindview -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH -p /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tiled_conv_Pipeline_BIAS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model tiled_conv_Pipeline_BIAS -top_prefix tiled_conv_ -sub_prefix tiled_conv_ -mg_file /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_BIAS.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'tiled_conv_Pipeline_BIAS' pipeline 'BIAS' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv_Pipeline_BIAS/m_axi_wt_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv_Pipeline_BIAS/m_axi_wt_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv_Pipeline_BIAS/m_axi_wt_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv_Pipeline_BIAS/m_axi_wt_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv_Pipeline_BIAS/m_axi_wt_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv_Pipeline_BIAS/m_axi_wt_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv_Pipeline_BIAS/m_axi_wt_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv_Pipeline_BIAS/m_axi_wt_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv_Pipeline_BIAS/m_axi_wt_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv_Pipeline_BIAS/m_axi_wt_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv_Pipeline_BIAS/m_axi_wt_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'tiled_conv_Pipeline_BIAS/m_axi_wt_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tiled_conv_Pipeline_BIAS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 891.062 MB.
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.rtl_wrap.cfg.tcl 
Execute       gen_rtl tiled_conv_Pipeline_BIAS -style xilinx -f -lang vhdl -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/syn/vhdl/tiled_conv_tiled_conv_Pipeline_BIAS 
Execute       gen_rtl tiled_conv_Pipeline_BIAS -style xilinx -f -lang vlog -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/syn/verilog/tiled_conv_tiled_conv_Pipeline_BIAS 
Execute       syn_report -csynth -model tiled_conv_Pipeline_BIAS -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/syn/report/tiled_conv_Pipeline_BIAS_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model tiled_conv_Pipeline_BIAS -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/syn/report/tiled_conv_Pipeline_BIAS_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model tiled_conv_Pipeline_BIAS -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_BIAS.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model tiled_conv_Pipeline_BIAS -f -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_BIAS.adb 
Execute       db_write -model tiled_conv_Pipeline_BIAS -bindview -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info tiled_conv_Pipeline_BIAS -p /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_BIAS 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3 -top_prefix tiled_conv_ -sub_prefix tiled_conv_ -mg_file /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3' pipeline 'VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_5ns_5ns_8_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 892.359 MB.
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.rtl_wrap.cfg.tcl 
Execute       gen_rtl tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3 -style xilinx -f -lang vhdl -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/syn/vhdl/tiled_conv_tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3 
Execute       gen_rtl tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3 -style xilinx -f -lang vlog -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/syn/verilog/tiled_conv_tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3 
Execute       syn_report -csynth -model tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3 -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/syn/report/tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3 -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/syn/report/tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3 -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3 -f -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3.adb 
Execute       db_write -model tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3 -bindview -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3 -p /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9 -top_prefix tiled_conv_ -sub_prefix tiled_conv_ -mg_file /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9' pipeline 'VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'ama_addmuladd_8ns_6ns_6ns_6ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_29ns_29_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_2ns_7ns_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 894.211 MB.
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.rtl_wrap.cfg.tcl 
Execute       gen_rtl tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9 -style xilinx -f -lang vhdl -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/syn/vhdl/tiled_conv_tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9 
Execute       gen_rtl tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9 -style xilinx -f -lang vlog -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/syn/verilog/tiled_conv_tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9 
Execute       syn_report -csynth -model tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9 -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/syn/report/tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9 -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/syn/report/tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9 -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.14 sec.
Execute       db_write -model tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9 -f -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9.adb 
Execute       db_write -model tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9 -bindview -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9 -p /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH -top_prefix tiled_conv_ -sub_prefix tiled_conv_ -mg_file /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH' pipeline 'OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_5ns_5ns_8_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_6ns_19ns_25_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_11ns_6ns_11_15_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.43 seconds; current allocated memory: 898.324 MB.
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.rtl_wrap.cfg.tcl 
Execute       gen_rtl tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH -style xilinx -f -lang vhdl -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/syn/vhdl/tiled_conv_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH 
Execute       gen_rtl tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH -style xilinx -f -lang vlog -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/syn/verilog/tiled_conv_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH 
Execute       syn_report -csynth -model tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/syn/report/tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/syn/report/tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.21 sec.
Execute       db_write -model tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH -f -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.adb 
Execute       db_write -model tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH -bindview -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH -p /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tiled_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model tiled_conv -top_prefix  -sub_prefix tiled_conv_ -mg_file /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_conv/fm' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_conv/wt' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_conv/input_feature_map' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_conv/layer_weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_conv/layer_bias' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'tiled_conv/output_feature_map' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'tiled_conv' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'input_feature_map', 'layer_weights', 'layer_bias', 'output_feature_map' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_5ns_5ns_8_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_5ns_6ns_3s_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_6ns_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_5ns_11ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_16_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tiled_conv'.
Command       create_rtl_model done; 0.2 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.54 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.7 seconds; current allocated memory: 903.910 MB.
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.rtl_wrap.cfg.tcl 
Execute       gen_rtl tiled_conv -istop -style xilinx -f -lang vhdl -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/syn/vhdl/tiled_conv 
Command       gen_rtl done; 0.13 sec.
Execute       gen_rtl tiled_conv -istop -style xilinx -f -lang vlog -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/syn/verilog/tiled_conv 
Execute       syn_report -csynth -model tiled_conv -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/syn/report/tiled_conv_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model tiled_conv -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/syn/report/tiled_conv_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model tiled_conv -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.73 sec.
Execute       db_write -model tiled_conv -f -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.adb 
Execute       db_write -model tiled_conv -bindview -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info tiled_conv -p /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv 
Execute       export_constraint_db -f -tool general -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.constraint.tcl 
Execute       syn_report -designview -model tiled_conv -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.design.xml 
Command       syn_report done; 0.49 sec.
Execute       syn_report -csynthDesign -model tiled_conv -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model tiled_conv -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model tiled_conv -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks tiled_conv 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain tiled_conv 
INFO-FLOW: Model list for RTL component generation: tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH tiled_conv_Pipeline_BIAS tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3 tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9 tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH tiled_conv
INFO-FLOW: Handling components in module [tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH] ... 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH.compgen.tcl 
INFO-FLOW: Found component tiled_conv_mul_2ns_22ns_23_1_1.
INFO-FLOW: Append model tiled_conv_mul_2ns_22ns_23_1_1
INFO-FLOW: Found component tiled_conv_mul_2ns_7ns_8_1_1.
INFO-FLOW: Append model tiled_conv_mul_2ns_7ns_8_1_1
INFO-FLOW: Found component tiled_conv_ama_addmuladd_8ns_6ns_6ns_6ns_13_4_1.
INFO-FLOW: Append model tiled_conv_ama_addmuladd_8ns_6ns_6ns_6ns_13_4_1
INFO-FLOW: Found component tiled_conv_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model tiled_conv_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH] ... 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH.compgen.tcl 
INFO-FLOW: Found component tiled_conv_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model tiled_conv_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [tiled_conv_Pipeline_BIAS] ... 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_BIAS.compgen.tcl 
INFO-FLOW: Found component tiled_conv_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model tiled_conv_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3] ... 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3.compgen.tcl 
INFO-FLOW: Found component tiled_conv_mac_muladd_3ns_5ns_5ns_8_4_1.
INFO-FLOW: Append model tiled_conv_mac_muladd_3ns_5ns_5ns_8_4_1
INFO-FLOW: Found component tiled_conv_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model tiled_conv_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9] ... 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9.compgen.tcl 
INFO-FLOW: Found component tiled_conv_mac_muladd_16s_16s_29ns_29_4_1.
INFO-FLOW: Append model tiled_conv_mac_muladd_16s_16s_29ns_29_4_1
INFO-FLOW: Found component tiled_conv_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model tiled_conv_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH] ... 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.compgen.tcl 
INFO-FLOW: Found component tiled_conv_urem_11ns_6ns_11_15_1.
INFO-FLOW: Append model tiled_conv_urem_11ns_6ns_11_15_1
INFO-FLOW: Found component tiled_conv_mul_mul_6ns_19ns_25_4_1.
INFO-FLOW: Append model tiled_conv_mul_mul_6ns_19ns_25_4_1
INFO-FLOW: Found component tiled_conv_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model tiled_conv_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [tiled_conv] ... 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.compgen.tcl 
INFO-FLOW: Found component tiled_conv_mul_5ns_6ns_9_1_1.
INFO-FLOW: Append model tiled_conv_mul_5ns_6ns_9_1_1
INFO-FLOW: Found component tiled_conv_mux_42_16_1_1.
INFO-FLOW: Append model tiled_conv_mux_42_16_1_1
INFO-FLOW: Found component tiled_conv_mac_muladd_5ns_6ns_3s_11_4_1.
INFO-FLOW: Append model tiled_conv_mac_muladd_5ns_6ns_3s_11_4_1
INFO-FLOW: Found component tiled_conv_mul_mul_5ns_11ns_16_4_1.
INFO-FLOW: Append model tiled_conv_mul_mul_5ns_11ns_16_4_1
INFO-FLOW: Found component tiled_conv_conv_in_buf_V_RAM_AUTO_1R1W.
INFO-FLOW: Append model tiled_conv_conv_in_buf_V_RAM_AUTO_1R1W
INFO-FLOW: Found component tiled_conv_conv_wt_buf_V_RAM_AUTO_1R1W.
INFO-FLOW: Append model tiled_conv_conv_wt_buf_V_RAM_AUTO_1R1W
INFO-FLOW: Found component tiled_conv_conv_out_buf_V_RAM_AUTO_1R1W.
INFO-FLOW: Append model tiled_conv_conv_out_buf_V_RAM_AUTO_1R1W
INFO-FLOW: Found component tiled_conv_fm_m_axi.
INFO-FLOW: Append model tiled_conv_fm_m_axi
INFO-FLOW: Found component tiled_conv_wt_m_axi.
INFO-FLOW: Append model tiled_conv_wt_m_axi
INFO-FLOW: Found component tiled_conv_control_s_axi.
INFO-FLOW: Append model tiled_conv_control_s_axi
INFO-FLOW: Append model tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH
INFO-FLOW: Append model tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH
INFO-FLOW: Append model tiled_conv_Pipeline_BIAS
INFO-FLOW: Append model tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3
INFO-FLOW: Append model tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9
INFO-FLOW: Append model tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH
INFO-FLOW: Append model tiled_conv
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: tiled_conv_mul_2ns_22ns_23_1_1 tiled_conv_mul_2ns_7ns_8_1_1 tiled_conv_ama_addmuladd_8ns_6ns_6ns_6ns_13_4_1 tiled_conv_flow_control_loop_pipe_sequential_init tiled_conv_flow_control_loop_pipe_sequential_init tiled_conv_flow_control_loop_pipe_sequential_init tiled_conv_mac_muladd_3ns_5ns_5ns_8_4_1 tiled_conv_flow_control_loop_pipe_sequential_init tiled_conv_mac_muladd_16s_16s_29ns_29_4_1 tiled_conv_flow_control_loop_pipe_sequential_init tiled_conv_urem_11ns_6ns_11_15_1 tiled_conv_mul_mul_6ns_19ns_25_4_1 tiled_conv_flow_control_loop_pipe_sequential_init tiled_conv_mul_5ns_6ns_9_1_1 tiled_conv_mux_42_16_1_1 tiled_conv_mac_muladd_5ns_6ns_3s_11_4_1 tiled_conv_mul_mul_5ns_11ns_16_4_1 tiled_conv_conv_in_buf_V_RAM_AUTO_1R1W tiled_conv_conv_wt_buf_V_RAM_AUTO_1R1W tiled_conv_conv_out_buf_V_RAM_AUTO_1R1W tiled_conv_fm_m_axi tiled_conv_wt_m_axi tiled_conv_control_s_axi tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH tiled_conv_Pipeline_BIAS tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3 tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9 tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH tiled_conv
INFO-FLOW: Generating /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model tiled_conv_mul_2ns_22ns_23_1_1
INFO-FLOW: To file: write model tiled_conv_mul_2ns_7ns_8_1_1
INFO-FLOW: To file: write model tiled_conv_ama_addmuladd_8ns_6ns_6ns_6ns_13_4_1
INFO-FLOW: To file: write model tiled_conv_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model tiled_conv_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model tiled_conv_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model tiled_conv_mac_muladd_3ns_5ns_5ns_8_4_1
INFO-FLOW: To file: write model tiled_conv_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model tiled_conv_mac_muladd_16s_16s_29ns_29_4_1
INFO-FLOW: To file: write model tiled_conv_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model tiled_conv_urem_11ns_6ns_11_15_1
INFO-FLOW: To file: write model tiled_conv_mul_mul_6ns_19ns_25_4_1
INFO-FLOW: To file: write model tiled_conv_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model tiled_conv_mul_5ns_6ns_9_1_1
INFO-FLOW: To file: write model tiled_conv_mux_42_16_1_1
INFO-FLOW: To file: write model tiled_conv_mac_muladd_5ns_6ns_3s_11_4_1
INFO-FLOW: To file: write model tiled_conv_mul_mul_5ns_11ns_16_4_1
INFO-FLOW: To file: write model tiled_conv_conv_in_buf_V_RAM_AUTO_1R1W
INFO-FLOW: To file: write model tiled_conv_conv_wt_buf_V_RAM_AUTO_1R1W
INFO-FLOW: To file: write model tiled_conv_conv_out_buf_V_RAM_AUTO_1R1W
INFO-FLOW: To file: write model tiled_conv_fm_m_axi
INFO-FLOW: To file: write model tiled_conv_wt_m_axi
INFO-FLOW: To file: write model tiled_conv_control_s_axi
INFO-FLOW: To file: write model tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH
INFO-FLOW: To file: write model tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH
INFO-FLOW: To file: write model tiled_conv_Pipeline_BIAS
INFO-FLOW: To file: write model tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3
INFO-FLOW: To file: write model tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9
INFO-FLOW: To file: write model tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH
INFO-FLOW: To file: write model tiled_conv
INFO-FLOW: Generating /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:PUTS: read_platform_lib /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/common.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/interface.gen 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.12 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/vhdl' dstVlogDir='/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/vlog' tclDir='/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db' modelList='tiled_conv_mul_2ns_22ns_23_1_1
tiled_conv_mul_2ns_7ns_8_1_1
tiled_conv_ama_addmuladd_8ns_6ns_6ns_6ns_13_4_1
tiled_conv_flow_control_loop_pipe_sequential_init
tiled_conv_flow_control_loop_pipe_sequential_init
tiled_conv_flow_control_loop_pipe_sequential_init
tiled_conv_mac_muladd_3ns_5ns_5ns_8_4_1
tiled_conv_flow_control_loop_pipe_sequential_init
tiled_conv_mac_muladd_16s_16s_29ns_29_4_1
tiled_conv_flow_control_loop_pipe_sequential_init
tiled_conv_urem_11ns_6ns_11_15_1
tiled_conv_mul_mul_6ns_19ns_25_4_1
tiled_conv_flow_control_loop_pipe_sequential_init
tiled_conv_mul_5ns_6ns_9_1_1
tiled_conv_mux_42_16_1_1
tiled_conv_mac_muladd_5ns_6ns_3s_11_4_1
tiled_conv_mul_mul_5ns_11ns_16_4_1
tiled_conv_conv_in_buf_V_RAM_AUTO_1R1W
tiled_conv_conv_wt_buf_V_RAM_AUTO_1R1W
tiled_conv_conv_out_buf_V_RAM_AUTO_1R1W
tiled_conv_fm_m_axi
tiled_conv_wt_m_axi
tiled_conv_control_s_axi
tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH
tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH
tiled_conv_Pipeline_BIAS
tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3
tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9
tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH
tiled_conv
' expOnly='0'
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH.compgen.tcl 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_BIAS.compgen.tcl 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'tiled_conv_conv_in_buf_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'tiled_conv_conv_wt_buf_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'tiled_conv_conv_out_buf_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source ./control.slave.tcl 
Command       ap_source done; 0.31 sec.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2.27 seconds. CPU system time: 0.14 seconds. Elapsed time: 3.04 seconds; current allocated memory: 911.016 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='tiled_conv_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
Execute       get_config_op mul -impl 
Execute       get_config_op mul -latency 
Execute       get_config_op mul -precision 
Execute       get_config_op add -impl 
Execute       get_config_op add -latency 
Execute       get_config_op add -precision 
Execute       get_config_op sub -impl 
Execute       get_config_op sub -latency 
Execute       get_config_op sub -precision 
Execute       get_config_op fadd -impl 
Execute       get_config_op fadd -latency 
Execute       get_config_op fadd -precision 
Execute       get_config_op fsub -impl 
Execute       get_config_op fsub -latency 
Execute       get_config_op fsub -precision 
Execute       get_config_op fdiv -impl 
Execute       get_config_op fdiv -latency 
Execute       get_config_op fdiv -precision 
Execute       get_config_op fexp -impl 
Execute       get_config_op fexp -latency 
Execute       get_config_op fexp -precision 
Execute       get_config_op flog -impl 
Execute       get_config_op flog -latency 
Execute       get_config_op flog -precision 
Execute       get_config_op fmul -impl 
Execute       get_config_op fmul -latency 
Execute       get_config_op fmul -precision 
Execute       get_config_op frsqrt -impl 
Execute       get_config_op frsqrt -latency 
Execute       get_config_op frsqrt -precision 
Execute       get_config_op frecip -impl 
Execute       get_config_op frecip -latency 
Execute       get_config_op frecip -precision 
Execute       get_config_op fsqrt -impl 
Execute       get_config_op fsqrt -latency 
Execute       get_config_op fsqrt -precision 
Execute       get_config_op dadd -impl 
Execute       get_config_op dadd -latency 
Execute       get_config_op dadd -precision 
Execute       get_config_op dsub -impl 
Execute       get_config_op dsub -latency 
Execute       get_config_op dsub -precision 
Execute       get_config_op ddiv -impl 
Execute       get_config_op ddiv -latency 
Execute       get_config_op ddiv -precision 
Execute       get_config_op dexp -impl 
Execute       get_config_op dexp -latency 
Execute       get_config_op dexp -precision 
Execute       get_config_op dlog -impl 
Execute       get_config_op dlog -latency 
Execute       get_config_op dlog -precision 
Execute       get_config_op dmul -impl 
Execute       get_config_op dmul -latency 
Execute       get_config_op dmul -precision 
Execute       get_config_op drsqrt -impl 
Execute       get_config_op drsqrt -latency 
Execute       get_config_op drsqrt -precision 
Execute       get_config_op drecip -impl 
Execute       get_config_op drecip -latency 
Execute       get_config_op drecip -precision 
Execute       get_config_op dsqrt -impl 
Execute       get_config_op dsqrt -latency 
Execute       get_config_op dsqrt -precision 
Execute       get_config_op hadd -impl 
Execute       get_config_op hadd -latency 
Execute       get_config_op hadd -precision 
Execute       get_config_op hsub -impl 
Execute       get_config_op hsub -latency 
Execute       get_config_op hsub -precision 
Execute       get_config_op hdiv -impl 
Execute       get_config_op hdiv -latency 
Execute       get_config_op hdiv -precision 
Execute       get_config_op hmul -impl 
Execute       get_config_op hmul -latency 
Execute       get_config_op hmul -precision 
Execute       get_config_op hsqrt -impl 
Execute       get_config_op hsqrt -latency 
Execute       get_config_op hsqrt -precision 
Execute       get_config_op facc -impl 
Execute       get_config_op facc -latency 
Execute       get_config_op facc -precision 
Execute       get_config_op fmacc -impl 
Execute       get_config_op fmacc -latency 
Execute       get_config_op fmacc -precision 
Execute       get_config_op fmadd -impl 
Execute       get_config_op fmadd -latency 
Execute       get_config_op fmadd -precision 
Execute       get_config_storage fifo -auto_srl_max_bits 
Execute       get_config_storage fifo -auto_srl_max_depth 
Execute       get_config_storage fifo -impl 
Execute       get_solution -flow_target 
Execute       get_config_array_partition -complete_threshold 
Execute       get_config_array_partition -throughput_driven 
Execute       get_config_compile -enable_auto_rewind 
Execute       get_config_compile -ignore_long_run_time 
Execute       get_config_compile -name_max_length 
Execute       get_config_compile -no_signed_zeros 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -pipeline_style 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pre_tcl 
Execute       get_config_compile -unsafe_math_optimizations 
Execute       get_config_dataflow -default_channel 
Execute       get_config_dataflow -disable_fifo_sizing_opt 
Execute       get_config_dataflow -fifo_depth 
Execute       get_config_dataflow -override_user_fifo_depth 
Execute       get_config_dataflow -scalar_fifo_depth 
Execute       get_config_dataflow -start_fifo_depth 
Execute       get_config_dataflow -strict_mode 
Execute       get_config_dataflow -strict_stable_sync 
Execute       get_config_dataflow -task_level_fifo_depth 
Execute       get_config_debug -directory 
Execute       get_config_debug -enable 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       get_config_export -format 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_export -ipname 
Execute       get_config_export -library 
Execute       get_config_export -output 
Execute       get_config_export -rtl 
Execute       get_config_export -taxonomy 
Execute       get_config_export -vendor 
Execute       get_config_export -version 
Execute       get_config_export -vivado_clock 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_max_timing_paths 
Execute       get_config_export -vivado_optimization_level 
Execute       get_config_export -vivado_pblock 
Execute       get_config_export -vivado_phys_opt 
Execute       get_config_export -vivado_report_level 
Execute       get_config_export -vivado_synth_design_args 
Execute       get_config_export -vivado_synth_strategy 
Execute       get_config_interface -clock_enable 
Execute       get_config_interface -default_slave_interface 
Execute       get_config_interface -m_axi_addr64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_buffer_impl 
Execute       get_config_interface -m_axi_conservative_mode 
Execute       get_config_interface -m_axi_flush_mode 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -register_io 
Execute       get_config_interface -s_axilite_auto_restart_counter 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -s_axilite_interrupt_mode 
Execute       get_config_interface -s_axilite_mailbox 
Execute       get_config_interface -s_axilite_status_regs 
Execute       get_config_interface -s_axilite_sw_reset 
Execute       get_config_rtl -deadlock_detection 
Execute       get_config_rtl -header 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -mult_keep_attribute 
Execute       get_config_rtl -register_all_io 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -reset 
Execute       get_config_rtl -reset_async 
Execute       get_config_rtl -reset_level 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_unroll -tripcount_threshold 
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='tiled_conv_mul_2ns_22ns_23_1_1
tiled_conv_mul_2ns_7ns_8_1_1
tiled_conv_ama_addmuladd_8ns_6ns_6ns_6ns_13_4_1
tiled_conv_flow_control_loop_pipe_sequential_init
tiled_conv_flow_control_loop_pipe_sequential_init
tiled_conv_flow_control_loop_pipe_sequential_init
tiled_conv_mac_muladd_3ns_5ns_5ns_8_4_1
tiled_conv_flow_control_loop_pipe_sequential_init
tiled_conv_mac_muladd_16s_16s_29ns_29_4_1
tiled_conv_flow_control_loop_pipe_sequential_init
tiled_conv_urem_11ns_6ns_11_15_1
tiled_conv_mul_mul_6ns_19ns_25_4_1
tiled_conv_flow_control_loop_pipe_sequential_init
tiled_conv_mul_5ns_6ns_9_1_1
tiled_conv_mux_42_16_1_1
tiled_conv_mac_muladd_5ns_6ns_3s_11_4_1
tiled_conv_mul_mul_5ns_11ns_16_4_1
tiled_conv_conv_in_buf_V_RAM_AUTO_1R1W
tiled_conv_conv_wt_buf_V_RAM_AUTO_1R1W
tiled_conv_conv_out_buf_V_RAM_AUTO_1R1W
tiled_conv_fm_m_axi
tiled_conv_wt_m_axi
tiled_conv_control_s_axi
tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH
tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH
tiled_conv_Pipeline_BIAS
tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3
tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9
tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH
tiled_conv
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.tbgen.tcl 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.compgen.dataonly.tcl 
Execute       get_config_interface -s_axilite_interrupt_mode 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.compgen.dataonly.tcl 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.rtl_wrap.cfg.tcl 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       get_config_export -vendor 
Execute       get_config_export -library 
Execute       get_config_export -version 
Execute       get_config_export -ipname 
Execute       get_config_export -taxonomy 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH.tbgen.tcl 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH.tbgen.tcl 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_BIAS.tbgen.tcl 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3.tbgen.tcl 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9.tbgen.tcl 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH.tbgen.tcl 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.tbgen.tcl 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/tiled_conv.constraint.tcl 
Execute       sc_get_clocks tiled_conv 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab2/PartB/proj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME control_s_axi_U SOURCE {} VARIABLE {} MODULE tiled_conv LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME fm_m_axi_U SOURCE {} VARIABLE {} MODULE tiled_conv LOOP {} BUNDLEDNAME fm DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME wt_m_axi_U SOURCE {} VARIABLE {} MODULE tiled_conv LOOP {} BUNDLEDNAME wt DSP 0 BRAM 0 URAM 0}} report_dict {TOPINST tiled_conv MODULE2INSTS {tiled_conv tiled_conv tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_403 tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH grp_tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_414 tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3 grp_tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_422 tiled_conv_Pipeline_BIAS grp_tiled_conv_Pipeline_BIAS_fu_427 tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_fu_442 tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9 grp_tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9_fu_458} INST2MODULE {tiled_conv tiled_conv grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_403 tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH grp_tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_414 tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH grp_tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_422 tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3 grp_tiled_conv_Pipeline_BIAS_fu_427 tiled_conv_Pipeline_BIAS grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_fu_442 tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH grp_tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9_fu_458 tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9} INSTDATA {tiled_conv {DEPTH 1 CHILDREN {grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_403 grp_tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_414 grp_tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_422 grp_tiled_conv_Pipeline_BIAS_fu_427 grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_fu_442 grp_tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9_fu_458}} grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_403 {DEPTH 2 CHILDREN {}} grp_tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_414 {DEPTH 2 CHILDREN {}} grp_tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3_fu_422 {DEPTH 2 CHILDREN {}} grp_tiled_conv_Pipeline_BIAS_fu_427 {DEPTH 2 CHILDREN {}} grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_fu_442 {DEPTH 2 CHILDREN {}} grp_tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9_fu_458 {DEPTH 2 CHILDREN {}}} MODULEDATA {tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_382_p2 SOURCE utils.cpp:36 VARIABLE empty LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln33_2_fu_233_p2 SOURCE utils.cpp:33 VARIABLE add_ln33_2 LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln33_fu_284_p2 SOURCE utils.cpp:33 VARIABLE add_ln33 LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_2ns_7ns_8_1_1_U2 SOURCE utils.cpp:51 VARIABLE mul_ln51 LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_2ns_22ns_23_1_1_U1 SOURCE utils.cpp:33 VARIABLE mul_ln33 LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln33_1_fu_513_p2 SOURCE utils.cpp:33 VARIABLE add_ln33_1 LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln36_fu_321_p2 SOURCE utils.cpp:36 VARIABLE add_ln36 LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_8ns_6ns_6ns_6ns_13_4_1_U3 SOURCE utils.cpp:51 VARIABLE add_ln51 LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_8ns_6ns_6ns_6ns_13_4_1_U3 SOURCE utils.cpp:36 VARIABLE mul_ln36 LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid1_fu_417_p2 SOURCE utils.cpp:36 VARIABLE p_mid1 LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_8ns_6ns_6ns_6ns_13_4_1_U3 SOURCE utils.cpp:51 VARIABLE add_ln51_1 LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_1_fu_352_p2 SOURCE utils.cpp:50 VARIABLE add_ln50_1 LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_fu_469_p2 SOURCE utils.cpp:50 VARIABLE add_ln50 LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_2_fu_521_p2 SOURCE utils.cpp:53 VARIABLE add_ln53_2 LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_fu_358_p2 SOURCE utils.cpp:39 VARIABLE add_ln39 LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln36_1_fu_251_p2 SOURCE utils.cpp:36 VARIABLE add_ln36_1 LOOP INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln76_1_fu_184_p2 SOURCE utils.cpp:76 VARIABLE add_ln76_1 LOOP WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln76_fu_281_p2 SOURCE utils.cpp:76 VARIABLE add_ln76 LOOP WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln87_fu_317_p2 SOURCE utils.cpp:87 VARIABLE sub_ln87 LOOP WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln79_fu_338_p2 SOURCE utils.cpp:79 VARIABLE add_ln79 LOOP WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln87_fu_362_p2 SOURCE utils.cpp:87 VARIABLE add_ln87 LOOP WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln82_fu_384_p2 SOURCE utils.cpp:82 VARIABLE add_ln82 LOOP WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln85_fu_416_p2 SOURCE utils.cpp:85 VARIABLE add_ln85 LOOP WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln82_1_fu_226_p2 SOURCE utils.cpp:82 VARIABLE add_ln82_1 LOOP WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln79_1_fu_240_p2 SOURCE utils.cpp:79 VARIABLE add_ln79_1 LOOP WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} tiled_conv_Pipeline_BIAS {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln94_fu_199_p2 SOURCE utils.cpp:94 VARIABLE add_ln94 LOOP BIAS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} tiled_conv_Pipeline_VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_1_fu_130_p2 SOURCE conv_7x7.cpp:30 VARIABLE add_ln30_1 LOOP VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_fu_142_p2 SOURCE conv_7x7.cpp:30 VARIABLE add_ln30 LOOP VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_3ns_5ns_5ns_8_4_1_U26 SOURCE conv_7x7.cpp:33 VARIABLE mul_ln33 LOOP VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_225_p2 SOURCE conv_7x7.cpp:31 VARIABLE add_ln31 LOOP VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_3ns_5ns_5ns_8_4_1_U26 SOURCE conv_7x7.cpp:33 VARIABLE add_ln33 LOOP VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln32_fu_252_p2 SOURCE conv_7x7.cpp:32 VARIABLE add_ln32 LOOP VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_1_fu_166_p2 SOURCE conv_7x7.cpp:31 VARIABLE add_ln31_1 LOOP VITIS_LOOP_30_1_VITIS_LOOP_31_2_VITIS_LOOP_32_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} tiled_conv_Pipeline_VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_352_p2 SOURCE conv_7x7.cpp:44 VARIABLE empty LOOP VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln43_fu_215_p2 SOURCE conv_7x7.cpp:43 VARIABLE add_ln43 LOOP VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln43_1_fu_230_p2 SOURCE conv_7x7.cpp:43 VARIABLE add_ln43_1 LOOP VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_2ns_7ns_8_1_1_U29 SOURCE conv_7x7.cpp:46 VARIABLE mul_ln46 LOOP VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1319_fu_402_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE add_ln1319 LOOP VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_fu_276_p2 SOURCE conv_7x7.cpp:44 VARIABLE add_ln44 LOOP VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid1116_fu_375_p2 SOURCE conv_7x7.cpp:44 VARIABLE p_mid1116 LOOP VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_8ns_6ns_6ns_6ns_13_4_1_U30 SOURCE conv_7x7.cpp:46 VARIABLE add_ln46 LOOP VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME ama_addmuladd_8ns_6ns_6ns_6ns_13_4_1_U30 SOURCE conv_7x7.cpp:46 VARIABLE mul_ln46_1 LOOP VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_1_fu_394_p2 SOURCE conv_7x7.cpp:46 VARIABLE add_ln46_1 LOOP VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME ama_addmuladd_8ns_6ns_6ns_6ns_13_4_1_U30 SOURCE conv_7x7.cpp:46 VARIABLE add_ln46_2 LOOP VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U31 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE mul_ln1393 LOOP VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_29ns_29_4_1_U31 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393 VARIABLE ret_V LOOP VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_fu_304_p2 SOURCE conv_7x7.cpp:45 VARIABLE add_ln45 LOOP VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_1_fu_310_p2 SOURCE conv_7x7.cpp:44 VARIABLE add_ln44_1 LOOP VITIS_LOOP_43_7_VITIS_LOOP_44_8_VITIS_LOOP_45_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_307_p2 SOURCE utils.cpp:122 VARIABLE empty LOOP OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_6ns_19ns_25_4_1_U42 SOURCE utils.cpp:133 VARIABLE mul_ln133 LOOP OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln133_fu_463_p2 SOURCE utils.cpp:133 VARIABLE add_ln133 LOOP OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_29_fu_471_p2 SOURCE utils.cpp:125 VARIABLE empty_29 LOOP OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln133_3_fu_594_p2 SOURCE utils.cpp:133 VARIABLE add_ln133_3 LOOP OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_289_p0 SOURCE utils.cpp:122 VARIABLE add_ln122_1 LOOP OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln122_fu_319_p2 SOURCE utils.cpp:122 VARIABLE add_ln122 LOOP OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_3ns_5ns_5ns_8_4_1_U43 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1696 VARIABLE mul_ln1696 LOOP OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid1185_fu_347_p2 SOURCE utils.cpp:122 VARIABLE p_mid1185 LOOP OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_6ns_19ns_25_4_1_U44 SOURCE utils.cpp:133 VARIABLE mul_ln133_1 LOOP OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln133_4_fu_510_p2 SOURCE utils.cpp:133 VARIABLE add_ln133_4 LOOP OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln133_5_fu_604_p2 SOURCE utils.cpp:133 VARIABLE add_ln133_5 LOOP OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_fu_413_p2 SOURCE utils.cpp:125 VARIABLE add_ln125 LOOP OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_3ns_5ns_5ns_8_4_1_U43 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1696 VARIABLE add_ln1696 LOOP OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_mid1172_fu_546_p2 SOURCE utils.cpp:125 VARIABLE p_mid1172 LOOP OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln133_8_fu_611_p2 SOURCE utils.cpp:133 VARIABLE add_ln133_8 LOOP OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln128_fu_444_p2 SOURCE utils.cpp:128 VARIABLE add_ln128 LOOP OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln125_1_fu_359_p2 SOURCE utils.cpp:125 VARIABLE add_ln125_1 LOOP OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 3 BRAM 0 URAM 0}} tiled_conv {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_in_buf_V_U SOURCE tiled_conv.cpp:34 VARIABLE conv_in_buf_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_wt_buf_V_U SOURCE tiled_conv.cpp:35 VARIABLE conv_wt_buf_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_out_buf_V_U SOURCE tiled_conv.cpp:37 VARIABLE conv_out_buf_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_1_fu_552_p2 SOURCE utils.cpp:50 VARIABLE add_ln50_1 LOOP TILE_ROW_TILE_COL_TILE_DEPTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln133_fu_562_p2 SOURCE utils.cpp:133 VARIABLE add_ln133 LOOP TILE_ROW_TILE_COL_TILE_DEPTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln43_2_fu_582_p2 SOURCE tiled_conv.cpp:43 VARIABLE add_ln43_2 LOOP TILE_ROW_TILE_COL_TILE_DEPTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln43_fu_594_p2 SOURCE tiled_conv.cpp:43 VARIABLE add_ln43 LOOP TILE_ROW_TILE_COL_TILE_DEPTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_5ns_6ns_9_1_1_U58 SOURCE tiled_conv.cpp:46 VARIABLE p_mid2256 LOOP TILE_ROW_TILE_COL_TILE_DEPTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_5ns_6ns_3s_11_4_1_U61 SOURCE tiled_conv.cpp:46 VARIABLE p_mid2258_v LOOP TILE_ROW_TILE_COL_TILE_DEPTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_5ns_6ns_3s_11_4_1_U61 SOURCE tiled_conv.cpp:46 VARIABLE p_mid2258 LOOP TILE_ROW_TILE_COL_TILE_DEPTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_fu_688_p2 SOURCE tiled_conv.cpp:46 VARIABLE add_ln46 LOOP TILE_ROW_TILE_COL_TILE_DEPTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_fu_756_p2 SOURCE utils.cpp:50 VARIABLE add_ln50 LOOP TILE_ROW_TILE_COL_TILE_DEPTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln133_1_fu_773_p2 SOURCE utils.cpp:133 VARIABLE add_ln133_1 LOOP TILE_ROW_TILE_COL_TILE_DEPTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_fu_824_p2 SOURCE tiled_conv.cpp:54 VARIABLE add_ln54 LOOP TILE_ROW_TILE_COL_TILE_DEPTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_5ns_11ns_16_4_1_U62 SOURCE tiled_conv.cpp:54 VARIABLE mul_ln54 LOOP TILE_ROW_TILE_COL_TILE_DEPTH BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_1_fu_832_p2 SOURCE tiled_conv.cpp:54 VARIABLE add_ln54_1 LOOP TILE_ROW_TILE_COL_TILE_DEPTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln38_1_fu_934_p2 SOURCE conv_7x7.cpp:38 VARIABLE add_ln38_1 LOOP VITIS_LOOP_38_4_VITIS_LOOP_40_5_VITIS_LOOP_41_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln38_fu_940_p2 SOURCE conv_7x7.cpp:38 VARIABLE add_ln38 LOOP VITIS_LOOP_38_4_VITIS_LOOP_40_5_VITIS_LOOP_41_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1319_fu_1254_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE sub_ln1319 LOOP VITIS_LOOP_38_4_VITIS_LOOP_40_5_VITIS_LOOP_41_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_3ns_5ns_5ns_8_4_1_U63 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE empty_41 LOOP VITIS_LOOP_38_4_VITIS_LOOP_40_5_VITIS_LOOP_41_6 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_fu_1024_p2 SOURCE conv_7x7.cpp:40 VARIABLE add_ln40 LOOP VITIS_LOOP_38_4_VITIS_LOOP_40_5_VITIS_LOOP_41_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_1_fu_1030_p2 SOURCE conv_7x7.cpp:40 VARIABLE add_ln40_1 LOOP VITIS_LOOP_38_4_VITIS_LOOP_40_5_VITIS_LOOP_41_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_3ns_5ns_5ns_8_4_1_U63 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319 VARIABLE empty_43 LOOP VITIS_LOOP_38_4_VITIS_LOOP_40_5_VITIS_LOOP_41_6 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln859_fu_1268_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:859 VARIABLE add_ln859 LOOP VITIS_LOOP_38_4_VITIS_LOOP_40_5_VITIS_LOOP_41_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1696_fu_1273_p2 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1696 VARIABLE add_ln1696 LOOP VITIS_LOOP_38_4_VITIS_LOOP_40_5_VITIS_LOOP_41_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_fu_1074_p2 SOURCE conv_7x7.cpp:41 VARIABLE add_ln41 LOOP VITIS_LOOP_38_4_VITIS_LOOP_40_5_VITIS_LOOP_41_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_1_fu_1080_p2 SOURCE conv_7x7.cpp:41 VARIABLE add_ln41_1 LOOP VITIS_LOOP_38_4_VITIS_LOOP_40_5_VITIS_LOOP_41_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_2_fu_1086_p2 SOURCE conv_7x7.cpp:40 VARIABLE add_ln40_2 LOOP VITIS_LOOP_38_4_VITIS_LOOP_40_5_VITIS_LOOP_41_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln52_fu_1140_p2 SOURCE tiled_conv.cpp:52 VARIABLE add_ln52 LOOP TILE_ROW_TILE_COL_TILE_DEPTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_2_fu_1145_p2 SOURCE tiled_conv.cpp:46 VARIABLE add_ln46_2 LOOP TILE_ROW_TILE_COL_TILE_DEPTH BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 10 BRAM 11 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute       send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.92 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.1 seconds; current allocated memory: 918.477 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for tiled_conv.
INFO: [VLOG 209-307] Generating Verilog RTL for tiled_conv.
Execute       syn_report -model tiled_conv -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command     autosyn done; 10.39 sec.
Command   csynth_design done; 37.05 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 30.14 seconds. CPU system time: 4.29 seconds. Elapsed time: 37.05 seconds; current allocated memory: 158.430 MB.
Execute   cleanup_all 
