<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>OPAE C API: hello_fpga Namespace Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">OPAE C API
   &#160;<span id="projectnumber">-..</span>
   </div>
   <div id="projectbrief">FPGA API</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">hello_fpga Namespace Reference</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classhello__fpga_1_1he__cmd.html">he_cmd</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="unionhello__fpga_1_1he__dfh.html">he_dfh</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="unionhello__fpga_1_1he__dsm__base.html">he_dsm_base</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="unionhello__fpga_1_1he__ctl.html">he_ctl</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="unionhello__fpga_1_1he__info.html">he_info</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="unionhello__fpga_1_1he__wr__num__lines.html">he_wr_num_lines</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="unionhello__fpga_1_1he__wr__byte__enable.html">he_wr_byte_enable</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="unionhello__fpga_1_1he__wr__config.html">he_wr_config</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="unionhello__fpga_1_1he__wr__addr__table__ctrl.html">he_wr_addr_table_ctrl</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="unionhello__fpga_1_1he__wr__addr__table__data.html">he_wr_addr_table_data</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="unionhello__fpga_1_1he__rd__num__lines.html">he_rd_num_lines</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="unionhello__fpga_1_1he__rd__config.html">he_rd_config</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="unionhello__fpga_1_1he__rd__addr__table__ctrl.html">he_rd_addr_table_ctrl</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="unionhello__fpga_1_1he__rd__addr__table__data.html">he_rd_addr_table_data</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="unionhello__fpga_1_1he__err__status.html">he_err_status</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structhello__fpga_1_1he__cache__dsm__status"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehello__fpga.html#structhello__fpga_1_1he__cache__dsm__status">he_cache_dsm_status</a></td></tr>
<tr class="separator:structhello__fpga_1_1he__cache__dsm__status"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classhello__fpga_1_1hello__fpga.html">hello_fpga</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classhello__fpga_1_1he__cache__cmd.html">he_cache_cmd</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structhello__fpga_1_1he__dfh_8____unnamed3____"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehello__fpga.html#structhello__fpga_1_1he__dfh_8____unnamed3____">he_dfh.__unnamed3__</a></td></tr>
<tr class="separator:structhello__fpga_1_1he__dfh_8____unnamed3____"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structhello__fpga_1_1he__dsm__base_8____unnamed6____"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehello__fpga.html#structhello__fpga_1_1he__dsm__base_8____unnamed6____">he_dsm_base.__unnamed6__</a></td></tr>
<tr class="separator:structhello__fpga_1_1he__dsm__base_8____unnamed6____"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structhello__fpga_1_1he__ctl_8____unnamed9____"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehello__fpga.html#structhello__fpga_1_1he__ctl_8____unnamed9____">he_ctl.__unnamed9__</a></td></tr>
<tr class="separator:structhello__fpga_1_1he__ctl_8____unnamed9____"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structhello__fpga_1_1he__info_8____unnamed12____"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehello__fpga.html#structhello__fpga_1_1he__info_8____unnamed12____">he_info.__unnamed12__</a></td></tr>
<tr class="separator:structhello__fpga_1_1he__info_8____unnamed12____"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structhello__fpga_1_1he__wr__num__lines_8____unnamed15____"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehello__fpga.html#structhello__fpga_1_1he__wr__num__lines_8____unnamed15____">he_wr_num_lines.__unnamed15__</a></td></tr>
<tr class="separator:structhello__fpga_1_1he__wr__num__lines_8____unnamed15____"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structhello__fpga_1_1he__wr__byte__enable_8____unnamed18____"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehello__fpga.html#structhello__fpga_1_1he__wr__byte__enable_8____unnamed18____">he_wr_byte_enable.__unnamed18__</a></td></tr>
<tr class="separator:structhello__fpga_1_1he__wr__byte__enable_8____unnamed18____"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structhello__fpga_1_1he__wr__config_8____unnamed21____"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehello__fpga.html#structhello__fpga_1_1he__wr__config_8____unnamed21____">he_wr_config.__unnamed21__</a></td></tr>
<tr class="separator:structhello__fpga_1_1he__wr__config_8____unnamed21____"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structhello__fpga_1_1he__wr__addr__table__ctrl_8____unnamed24____"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehello__fpga.html#structhello__fpga_1_1he__wr__addr__table__ctrl_8____unnamed24____">he_wr_addr_table_ctrl.__unnamed24__</a></td></tr>
<tr class="separator:structhello__fpga_1_1he__wr__addr__table__ctrl_8____unnamed24____"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structhello__fpga_1_1he__wr__addr__table__data_8____unnamed27____"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehello__fpga.html#structhello__fpga_1_1he__wr__addr__table__data_8____unnamed27____">he_wr_addr_table_data.__unnamed27__</a></td></tr>
<tr class="separator:structhello__fpga_1_1he__wr__addr__table__data_8____unnamed27____"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structhello__fpga_1_1he__rd__num__lines_8____unnamed30____"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehello__fpga.html#structhello__fpga_1_1he__rd__num__lines_8____unnamed30____">he_rd_num_lines.__unnamed30__</a></td></tr>
<tr class="separator:structhello__fpga_1_1he__rd__num__lines_8____unnamed30____"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structhello__fpga_1_1he__rd__config_8____unnamed33____"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehello__fpga.html#structhello__fpga_1_1he__rd__config_8____unnamed33____">he_rd_config.__unnamed33__</a></td></tr>
<tr class="separator:structhello__fpga_1_1he__rd__config_8____unnamed33____"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structhello__fpga_1_1he__rd__addr__table__ctrl_8____unnamed36____"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehello__fpga.html#structhello__fpga_1_1he__rd__addr__table__ctrl_8____unnamed36____">he_rd_addr_table_ctrl.__unnamed36__</a></td></tr>
<tr class="separator:structhello__fpga_1_1he__rd__addr__table__ctrl_8____unnamed36____"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structhello__fpga_1_1he__rd__addr__table__data_8____unnamed39____"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehello__fpga.html#structhello__fpga_1_1he__rd__addr__table__data_8____unnamed39____">he_rd_addr_table_data.__unnamed39__</a></td></tr>
<tr class="separator:structhello__fpga_1_1he__rd__addr__table__data_8____unnamed39____"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structhello__fpga_1_1he__err__status_8____unnamed42____"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehello__fpga.html#structhello__fpga_1_1he__err__status_8____unnamed42____">he_err_status.__unnamed42__</a></td></tr>
<tr class="separator:structhello__fpga_1_1he__err__status_8____unnamed42____"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:adef8d944c6fcc0d7e3ae45b39d4d5627"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehello__fpga.html#adef8d944c6fcc0d7e3ae45b39d4d5627">test_afu</a> = <a class="el" href="classopae_1_1afu__test_1_1afu.html">opae::afu_test::afu</a></td></tr>
<tr class="separator:adef8d944c6fcc0d7e3ae45b39d4d5627"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf2b708aef68575d6f707cd88444d81a"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehello__fpga.html#aaf2b708aef68575d6f707cd88444d81a">test_command</a> = <a class="el" href="classopae_1_1afu__test_1_1command.html">opae::afu_test::command</a></td></tr>
<tr class="separator:aaf2b708aef68575d6f707cd88444d81a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:a865ddfcffb6a7d04ee226106e18f9268"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom">{ <br />
&#160;&#160;<a class="el" href="namespacehello__fpga.html#a865ddfcffb6a7d04ee226106e18f9268af6753b46ae664e73da3e2182f6ff687b">HE_DFH</a> = 0x0000
, <a class="el" href="namespacehello__fpga.html#a865ddfcffb6a7d04ee226106e18f9268ae27b5b90ed08652019e1851610030c8f">HE_ID_L</a> = 0x0008
, <a class="el" href="namespacehello__fpga.html#a865ddfcffb6a7d04ee226106e18f9268a2938e32df0f187d066483f06d44a3ad0">HE_ID_H</a> = 0x0010
, <a class="el" href="namespacehello__fpga.html#a865ddfcffb6a7d04ee226106e18f9268ab68bfc281534b8c9c31d147ba4da5a28">HE_DFH_RSVD0</a> = 0x0018
, <br />
&#160;&#160;<a class="el" href="namespacehello__fpga.html#a865ddfcffb6a7d04ee226106e18f9268a490dd6473d7fc7f7dc759375455656b1">HE_DFH_RSVD1</a> = 0x0020
, <a class="el" href="namespacehello__fpga.html#a865ddfcffb6a7d04ee226106e18f9268a25cc1296bb9c2f940389f5ef7e032754">HE_SCRATCHPAD0</a> = 0x028
, <a class="el" href="namespacehello__fpga.html#a865ddfcffb6a7d04ee226106e18f9268a45158615a9ef0c340a5104112d264592">HE_DSM_BASE</a> = 0x030
, <a class="el" href="namespacehello__fpga.html#a865ddfcffb6a7d04ee226106e18f9268ac440b146995cae944abab4ae447a9ede">HE_CTL</a> = 0x038
, <br />
&#160;&#160;<a class="el" href="namespacehello__fpga.html#a865ddfcffb6a7d04ee226106e18f9268a6d568d78eb58019dc8124981be4b98fc">HE_INFO</a> = 0x040
, <a class="el" href="namespacehello__fpga.html#a865ddfcffb6a7d04ee226106e18f9268a43226f1dd916244f92beefdb113594b5">HE_WR_NUM_LINES</a> = 0x048
, <a class="el" href="namespacehello__fpga.html#a865ddfcffb6a7d04ee226106e18f9268a50cf6a34a86c1b051eef6a62bfc8d81d">HE_WR_BYTE_ENABLE</a> = 0x050
, <a class="el" href="namespacehello__fpga.html#a865ddfcffb6a7d04ee226106e18f9268a35fd15eb300d543f669eef248bdcbc35">HE_WR_CONFIG</a> = 0x058
, <br />
&#160;&#160;<a class="el" href="namespacehello__fpga.html#a865ddfcffb6a7d04ee226106e18f9268a6977cb7f90551ca82278d97618c63627">HE_WR_ADDR_TABLE_CTRL</a> = 0x060
, <a class="el" href="namespacehello__fpga.html#a865ddfcffb6a7d04ee226106e18f9268a300d78fc0aa76707ca7f173db674d26b">HE_WR_ADDR_TABLE_DATA</a> = 0x068
, <a class="el" href="namespacehello__fpga.html#a865ddfcffb6a7d04ee226106e18f9268a16e51272026939533f377e9f26e8918d">HE_RD_NUM_LINES</a> = 0x070
, <a class="el" href="namespacehello__fpga.html#a865ddfcffb6a7d04ee226106e18f9268a075e3bed82d3b7a35b2f8540b1c857be">HE_RD_CONFIG</a> = 0x078
, <br />
&#160;&#160;<a class="el" href="namespacehello__fpga.html#a865ddfcffb6a7d04ee226106e18f9268a5fad249605c33745721d79802ffc5a1f">HE_RD_ADDR_TABLE_CTRL</a> = 0x080
, <a class="el" href="namespacehello__fpga.html#a865ddfcffb6a7d04ee226106e18f9268a45449cf07a5248e920f62ebfa334823f">HE_RD_ADDR_TABLE_DATA</a> = 0x088
, <a class="el" href="namespacehello__fpga.html#a865ddfcffb6a7d04ee226106e18f9268a1b354f9b5b04f803df911a7dc8c36c7e">HE_ERROR_STATUS</a> = 0x090
, <a class="el" href="namespacehello__fpga.html#a865ddfcffb6a7d04ee226106e18f9268ad66a8b2e906228c7aa1e38aeed483a4c">HE_ERROR_EXP_DATA</a> = 0x098
, <br />
&#160;&#160;<a class="el" href="namespacehello__fpga.html#a865ddfcffb6a7d04ee226106e18f9268add7d712208c2fe470aee52eb62f49742">HE_ERROR_ACT_DATA0</a> = 0x0A0
, <a class="el" href="namespacehello__fpga.html#a865ddfcffb6a7d04ee226106e18f9268a672c56d7ffcb4f0ae16637f8ecb82b9e">HE_ERROR_ACT_DATA1</a> = 0x0A8
, <a class="el" href="namespacehello__fpga.html#a865ddfcffb6a7d04ee226106e18f9268a8300ed24afb9eaaa2bb4d599012be436">HE_ERROR_ACT_DATA2</a> = 0x0B0
, <a class="el" href="namespacehello__fpga.html#a865ddfcffb6a7d04ee226106e18f9268a0dd31ce39f1f6e920d97ad0774177d37">HE_ERROR_ACT_DATA3</a> = 0x0B8
, <br />
&#160;&#160;<a class="el" href="namespacehello__fpga.html#a865ddfcffb6a7d04ee226106e18f9268a9a55b32caa92afd4c21ccf8758bf3747">HE_ERROR_ACT_DATA4</a> = 0x0C0
, <a class="el" href="namespacehello__fpga.html#a865ddfcffb6a7d04ee226106e18f9268a1b3986db87f90d71bd1cabb86e4c3e8e">HE_ERROR_ACT_DATA5</a> = 0x0C8
, <a class="el" href="namespacehello__fpga.html#a865ddfcffb6a7d04ee226106e18f9268ab7ad6e373a8f4110e971841da2861228">HE_ERROR_ACT_DATA6</a> = 0x0D0
, <a class="el" href="namespacehello__fpga.html#a865ddfcffb6a7d04ee226106e18f9268a774e96aa212da7693e12c7c8db535656">HE_ERROR_ACT_DATA7</a> = 0x0D8
<br />
 }</td></tr>
<tr class="separator:a865ddfcffb6a7d04ee226106e18f9268"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a495eee96f16ea46b401e19aa88be4db7"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehello__fpga.html#a495eee96f16ea46b401e19aa88be4db7">he_rd_opcode</a> { <a class="el" href="namespacehello__fpga.html#a495eee96f16ea46b401e19aa88be4db7a2428bec282a0a11cec1bf53bdbb952b8">RD_LINE_I</a> = 0x0
, <a class="el" href="namespacehello__fpga.html#a495eee96f16ea46b401e19aa88be4db7a71c746dbab1ec591e24227c09410370f">RD_LINE_S</a> = 0x1
, <a class="el" href="namespacehello__fpga.html#a495eee96f16ea46b401e19aa88be4db7a2b89f66e6340f81a32243eb81e23f21d">RD_LINE_EM</a> = 0x2
 }</td></tr>
<tr class="separator:a495eee96f16ea46b401e19aa88be4db7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac79ae3f28375e85022028ccb913b4cea"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehello__fpga.html#ac79ae3f28375e85022028ccb913b4cea">he_wr_opcode</a> { <br />
&#160;&#160;<a class="el" href="namespacehello__fpga.html#ac79ae3f28375e85022028ccb913b4ceaa8bd6a6206fa7e68a062a818c09bef84d">WR_LINE_I</a> = 0x0
, <a class="el" href="namespacehello__fpga.html#ac79ae3f28375e85022028ccb913b4ceaad1e2a612d0cce5e2081eae60f185d632">WR_LINE_M</a> = 0x1
, <a class="el" href="namespacehello__fpga.html#ac79ae3f28375e85022028ccb913b4ceaa2afc1d3fc09ca49b0e20fc3243cd3483">WR_PUSH_I</a> = 0x2
, <a class="el" href="namespacehello__fpga.html#ac79ae3f28375e85022028ccb913b4ceaa31f0e1468fed414d0c9a29305be42aad">WR_BARRIER_FRNCE</a> = 0x3
, <br />
&#160;&#160;<a class="el" href="namespacehello__fpga.html#ac79ae3f28375e85022028ccb913b4ceaa0db0147f5a1058b68eec120ebe059196">WR_FLUSH_CL</a> = 0x4
, <a class="el" href="namespacehello__fpga.html#ac79ae3f28375e85022028ccb913b4ceaa785d8e52fac0f769a108837122cd686c">WR_FLUSH_CL_HCOH</a> = 0x5
, <a class="el" href="namespacehello__fpga.html#ac79ae3f28375e85022028ccb913b4ceaabe3e933230067522eae185b925676b38">WR_FLUSH_CL_DCOH</a> = 0x6
<br />
 }</td></tr>
<tr class="separator:ac79ae3f28375e85022028ccb913b4cea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99b54a6c59fb3f11737e224c99bcf217"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehello__fpga.html#a99b54a6c59fb3f11737e224c99bcf217">he_test_mode</a> { <a class="el" href="namespacehello__fpga.html#a99b54a6c59fb3f11737e224c99bcf217aef7e98796629dca92d3201cb81b508f3">HE_HELLO_FPGA</a> = 0x0
 }</td></tr>
<tr class="separator:a99b54a6c59fb3f11737e224c99bcf217"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95c9ed592efd05df524e4b1b478ad7e0"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehello__fpga.html#a95c9ed592efd05df524e4b1b478ad7e0">he_target</a> { <a class="el" href="namespacehello__fpga.html#a95c9ed592efd05df524e4b1b478ad7e0afbc4c63bdc39787a082bd7084f9f5b81">HE_TARGET_HOST</a> = 0x0
, <a class="el" href="namespacehello__fpga.html#a95c9ed592efd05df524e4b1b478ad7e0ac6d18e8160b9f2581cc9fdcb475870c9">HE_TARGET_FPGA</a> = 0x1
 }</td></tr>
<tr class="separator:a95c9ed592efd05df524e4b1b478ad7e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89f06448832f7c8a9d7c52b5eb07fd1a"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehello__fpga.html#a89f06448832f7c8a9d7c52b5eb07fd1a">he_cxl_latency</a> { <a class="el" href="namespacehello__fpga.html#a89f06448832f7c8a9d7c52b5eb07fd1aafc6c0da4e6902a7a73abc608158ac202">HE_CXL_LATENCY_NONE</a> = 0x0
, <a class="el" href="namespacehello__fpga.html#a89f06448832f7c8a9d7c52b5eb07fd1aa6bf718e9f3fc2cfb8a851d932a7f6da3">HE_CXL_RD_LATENCY</a> = 0x1
, <a class="el" href="namespacehello__fpga.html#a89f06448832f7c8a9d7c52b5eb07fd1aa037aa7a24f889f47b059594d6f6b788c">HE_CXL_WR_LATENCY</a> = 0x2
, <a class="el" href="namespacehello__fpga.html#a89f06448832f7c8a9d7c52b5eb07fd1aa416911d3ff9da86fc4009cbbe82bd182">HE_CXL_RD_WR_LATENCY</a> = 0x3
 }</td></tr>
<tr class="separator:a89f06448832f7c8a9d7c52b5eb07fd1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a980575d6740c6f12e55b354fd99f7bf4"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehello__fpga.html#a980575d6740c6f12e55b354fd99f7bf4">he_bisa_support</a> { <a class="el" href="namespacehello__fpga.html#a980575d6740c6f12e55b354fd99f7bf4ab7ca80a1cc6d9eaa7ed8359db08ed123">HOSTMEM_BIAS</a> = 0x0
, <a class="el" href="namespacehello__fpga.html#a980575d6740c6f12e55b354fd99f7bf4a62c8b80a178fee3144848aff87e5a25f">HOST_BIAS_NA</a> = 0x1
, <a class="el" href="namespacehello__fpga.html#a980575d6740c6f12e55b354fd99f7bf4a87c9dc06e3679bc618083c43688b0522">FPGAMEM_HOST_BIAS</a> = 0x2
, <a class="el" href="namespacehello__fpga.html#a980575d6740c6f12e55b354fd99f7bf4aed5eae6beba82daba2fe4940e4c0ed1e">FPGAMEM_DEVICE_BIAS</a> = 0x3
 }</td></tr>
<tr class="separator:a980575d6740c6f12e55b354fd99f7bf4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaabb830b4399e6529dce6bbfacbf7459"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehello__fpga.html#aaabb830b4399e6529dce6bbfacbf7459">he_cxl_dev</a> { <a class="el" href="namespacehello__fpga.html#aaabb830b4399e6529dce6bbfacbf7459a4f699d8bcc75a31c41a69903df955399">HE_CXL_DEVICE0</a> = 0x0
, <a class="el" href="namespacehello__fpga.html#aaabb830b4399e6529dce6bbfacbf7459a74f960244c94f326d52f7be7dbd8a4e2">HE_CXL_DEVICE1</a> = 0x1
 }</td></tr>
<tr class="separator:aaabb830b4399e6529dce6bbfacbf7459"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad00d66cbaca8c661a0202a260f8634ca"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehello__fpga.html#ad00d66cbaca8c661a0202a260f8634ca">he_addrtable_size</a> { <br />
&#160;&#160;<a class="el" href="namespacehello__fpga.html#ad00d66cbaca8c661a0202a260f8634caa50c999fbe439c89fe17c112b9e4d13e2">HE_ADDRTABLE_SIZE4096</a> = 0xC
, <a class="el" href="namespacehello__fpga.html#ad00d66cbaca8c661a0202a260f8634caad3aa698ac0e25f45774993e2bf446e74">HE_ADDRTABLE_SIZE2048</a> = 0xB
, <a class="el" href="namespacehello__fpga.html#ad00d66cbaca8c661a0202a260f8634caa4aa0e80f38a63b076d7072c3f5c99bfd">HE_ADDRTABLE_SIZE1024</a> = 0xA
, <a class="el" href="namespacehello__fpga.html#ad00d66cbaca8c661a0202a260f8634caa780b4babf88739c8632501029900e499">HE_ADDRTABLE_SIZE512</a> = 0x9
, <br />
&#160;&#160;<a class="el" href="namespacehello__fpga.html#ad00d66cbaca8c661a0202a260f8634caab0d20a44dca1a57976e1f3d1d50d4a76">HE_ADDRTABLE_SIZE256</a> = 0x8
, <a class="el" href="namespacehello__fpga.html#ad00d66cbaca8c661a0202a260f8634caab9d2410d80a7c1c13c1067d0bdf5093c">HE_ADDRTABLE_SIZE128</a> = 0x7
, <a class="el" href="namespacehello__fpga.html#ad00d66cbaca8c661a0202a260f8634caa1ab4663f9803f91f762ec5cc1a6b0a2f">HE_ADDRTABLE_SIZE64</a> = 0x6
, <a class="el" href="namespacehello__fpga.html#ad00d66cbaca8c661a0202a260f8634caafc6a7e1735f14b02cc8747e09e32bd80">HE_ADDRTABLE_SIZE32</a> = 0x5
, <br />
&#160;&#160;<a class="el" href="namespacehello__fpga.html#ad00d66cbaca8c661a0202a260f8634caa1d330dab34b269e8185645ff6171e95c">HE_ADDRTABLE_SIZE16</a> = 0x4
, <a class="el" href="namespacehello__fpga.html#ad00d66cbaca8c661a0202a260f8634caa3c9e53c54240d3630bc365f8adca623e">HE_ADDRTABLE_SIZE8</a> = 0x3
, <a class="el" href="namespacehello__fpga.html#ad00d66cbaca8c661a0202a260f8634caa946ccf91321ac315848ce4b3a5c2b682">HE_ADDRTABLE_SIZE4</a> = 0x2
, <a class="el" href="namespacehello__fpga.html#ad00d66cbaca8c661a0202a260f8634caa15fa639d4abfb6fc5265f8a8dd1c0258">HE_ADDRTABLE_SIZE2</a> = 0x1
<br />
 }</td></tr>
<tr class="separator:ad00d66cbaca8c661a0202a260f8634ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa43afc40a8fc58fce6b9a246fead89cd"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehello__fpga.html#aa43afc40a8fc58fce6b9a246fead89cd">he_traffic_enable</a> { <a class="el" href="namespacehello__fpga.html#aa43afc40a8fc58fce6b9a246fead89cdaf99d84e090b709d7e93fccd5d44c1eff">HE_ENABLE_TRAFFIC_STAGE</a> = 0x0
, <a class="el" href="namespacehello__fpga.html#aa43afc40a8fc58fce6b9a246fead89cda3622ca86aaf29b3ae877df5b9639b565">HE_SIP_SEQ_STAGE</a> = 0x1
 }</td></tr>
<tr class="separator:aa43afc40a8fc58fce6b9a246fead89cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:a094eedd5b254c38c0de5e0523a2750de"><td class="memItemLeft" align="right" valign="top">static const uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehello__fpga.html#a094eedd5b254c38c0de5e0523a2750de">HE_CACHE_TEST_TIMEOUT</a> = 30000</td></tr>
<tr class="separator:a094eedd5b254c38c0de5e0523a2750de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d3524a49468fd2cf2f7de9045ab1c47"><td class="memItemLeft" align="right" valign="top">static const uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehello__fpga.html#a2d3524a49468fd2cf2f7de9045ab1c47">HE_CACHE_TEST_SLEEP_INVL</a> = 100</td></tr>
<tr class="separator:a2d3524a49468fd2cf2f7de9045ab1c47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76fa42340ade7d46ade85c334cdf6352"><td class="memItemLeft" align="right" valign="top">static const uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehello__fpga.html#a76fa42340ade7d46ade85c334cdf6352">CL</a> = 64</td></tr>
<tr class="separator:a76fa42340ade7d46ade85c334cdf6352"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa143e52c0533a63c1cc963597d540128"><td class="memItemLeft" align="right" valign="top">static const uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehello__fpga.html#aa143e52c0533a63c1cc963597d540128">KB</a> = 1024</td></tr>
<tr class="separator:aa143e52c0533a63c1cc963597d540128"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4a0543bd451d12284a92c9d33930ea5"><td class="memItemLeft" align="right" valign="top">static const uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehello__fpga.html#af4a0543bd451d12284a92c9d33930ea5">MB</a> = <a class="el" href="namespacehello__fpga.html#aa143e52c0533a63c1cc963597d540128">KB</a> * 1024</td></tr>
<tr class="separator:af4a0543bd451d12284a92c9d33930ea5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85a3369d653bae9ec631cff6e5428301"><td class="memItemLeft" align="right" valign="top">static const uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehello__fpga.html#a85a3369d653bae9ec631cff6e5428301">BUFFER_SIZE_2MB</a> = 2 * <a class="el" href="namespacehello__fpga.html#af4a0543bd451d12284a92c9d33930ea5">MB</a></td></tr>
<tr class="separator:a85a3369d653bae9ec631cff6e5428301"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58603c424af273424ab307943286c12d"><td class="memItemLeft" align="right" valign="top">static const uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehello__fpga.html#a58603c424af273424ab307943286c12d">BUFFER_SIZE_32KB</a> = 32 * <a class="el" href="namespacehello__fpga.html#aa143e52c0533a63c1cc963597d540128">KB</a></td></tr>
<tr class="separator:a58603c424af273424ab307943286c12d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff6fdfc524dcb0a794aee05c7637fe2f"><td class="memItemLeft" align="right" valign="top">static const uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehello__fpga.html#aff6fdfc524dcb0a794aee05c7637fe2f">FPGA_32KB_CACHE_LINES</a> = (32 * <a class="el" href="namespacehello__fpga.html#aa143e52c0533a63c1cc963597d540128">KB</a>) / 64</td></tr>
<tr class="separator:aff6fdfc524dcb0a794aee05c7637fe2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad283866644364911ac083135181ac2be"><td class="memItemLeft" align="right" valign="top">static const uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehello__fpga.html#ad283866644364911ac083135181ac2be">FPGA_2MB_CACHE_LINES</a> = (2 * <a class="el" href="namespacehello__fpga.html#af4a0543bd451d12284a92c9d33930ea5">MB</a>) / 64</td></tr>
<tr class="separator:ad283866644364911ac083135181ac2be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e9e2648346baa60a0f6211f9a284a04"><td class="memItemLeft" align="right" valign="top">static const uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehello__fpga.html#a1e9e2648346baa60a0f6211f9a284a04">FPGA_512CACHE_LINES</a> = 512</td></tr>
<tr class="separator:a1e9e2648346baa60a0f6211f9a284a04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85764c193b527d68458813f561a8416f"><td class="memItemLeft" align="right" valign="top">static const uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehello__fpga.html#a85764c193b527d68458813f561a8416f">HELLO_FPGA_NUMCACHE_LINES</a> = 5</td></tr>
<tr class="separator:a85764c193b527d68458813f561a8416f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8421bbe5c82420605f63ac2d6017d80"><td class="memItemLeft" align="right" valign="top">const std::map&lt; std::string, uint32_t &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehello__fpga.html#af8421bbe5c82420605f63ac2d6017d80">he_test_modes</a></td></tr>
<tr class="separator:af8421bbe5c82420605f63ac2d6017d80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3854ee58186c9347b9e6f40fab1d4111"><td class="memItemLeft" align="right" valign="top">const std::map&lt; std::string, uint32_t &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehello__fpga.html#a3854ee58186c9347b9e6f40fab1d4111">he_targets</a></td></tr>
<tr class="separator:a3854ee58186c9347b9e6f40fab1d4111"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a726d4af37b742e10979998c20618380c"><td class="memItemLeft" align="right" valign="top">const std::map&lt; std::string, uint32_t &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehello__fpga.html#a726d4af37b742e10979998c20618380c">he_bias</a></td></tr>
<tr class="separator:a726d4af37b742e10979998c20618380c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad702dd8dfc4e378848e43406c99078b2"><td class="memItemLeft" align="right" valign="top">const std::map&lt; std::string, uint32_t &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehello__fpga.html#ad702dd8dfc4e378848e43406c99078b2">he_cxl_device</a></td></tr>
<tr class="separator:ad702dd8dfc4e378848e43406c99078b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64c2430934a9728d30d630039b79b2bc"><td class="memItemLeft" align="right" valign="top">const std::map&lt; std::string, uint32_t &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehello__fpga.html#a64c2430934a9728d30d630039b79b2bc">traffic_enable</a></td></tr>
<tr class="separator:a64c2430934a9728d30d630039b79b2bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a077c65c743b0848871dcfb005df7263c"><td class="memItemLeft" align="right" valign="top">std::map&lt; uint32_t, uint32_t &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacehello__fpga.html#a077c65c743b0848871dcfb005df7263c">addrtable_size</a></td></tr>
<tr class="separator:a077c65c743b0848871dcfb005df7263c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="structhello__fpga_1_1he__cache__dsm__status" id="structhello__fpga_1_1he__cache__dsm__status"></a>
<h2 class="memtitle"><span class="permalink"><a href="#structhello__fpga_1_1he__cache__dsm__status">&#9670;&nbsp;</a></span>hello_fpga::he_cache_dsm_status</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct hello_fpga::he_cache_dsm_status</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="cxl__hello__fpga_8h_source.html#l00267">267</a> of file <a class="el" href="cxl__hello__fpga_8h_source.html">cxl_hello_fpga.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a12d59ba57032563b32ecd46f1ddd7532"></a>uint32_t</td>
<td class="fieldname">
test_completed: 1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a0cb51f879357f6340acf70faee96f84d"></a>uint32_t</td>
<td class="fieldname">
dsm_number: 15</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a09637455d734fd0902441d6d1af8009b"></a>uint32_t</td>
<td class="fieldname">
res1: 16</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a515795201ea0fbab85c01d87744d59be"></a>uint32_t</td>
<td class="fieldname">
err_vector: 32</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a752e6b346ec430de81702bbe985b8478"></a>uint64_t</td>
<td class="fieldname">
num_ticks: 64</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a79a08c4a27508c36513d8b39bced6856"></a>uint32_t</td>
<td class="fieldname">
num_reads: 32</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="ad2b3abdadc346f3b1ac456196b91f24f"></a>uint32_t</td>
<td class="fieldname">
num_writes: 32</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a2445cecca01d1790db6cf9a1c2d8bc2a"></a>uint32_t</td>
<td class="fieldname">
penalty_start: 32</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a70a69c01df06d52ef53a23d6a328acf1"></a>uint32_t</td>
<td class="fieldname">
penalty_end: 32</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a6fb4bf4fb1be5e2e24d70a2b688d47d3"></a>uint32_t</td>
<td class="fieldname">
actual_data: 32</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a50368a48e0bb7d35d926d3cf2a55f2d3"></a>uint32_t</td>
<td class="fieldname">
expected_data: 32</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="ab42a06b4e337c7f362db9aecad8253b1"></a>uint32_t</td>
<td class="fieldname">
res5[2]</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a name="structhello__fpga_1_1he__dfh_8____unnamed3____" id="structhello__fpga_1_1he__dfh_8____unnamed3____"></a>
<h2 class="memtitle"><span class="permalink"><a href="#structhello__fpga_1_1he__dfh_8____unnamed3____">&#9670;&nbsp;</a></span>hello_fpga::he_dfh.__unnamed3__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct hello_fpga::he_dfh.__unnamed3__</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="cxl__hello__fpga_8h_source.html#l00104">104</a> of file <a class="el" href="cxl__hello__fpga_8h_source.html">cxl_hello_fpga.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="ab18ae725c16f7d13bebcf9a10965a91d"></a>uint64_t</td>
<td class="fieldname">
CcipVersionNumber: 12</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a8990d1a04a0288d5610740229a1d710f"></a>uint64_t</td>
<td class="fieldname">
AfuMajVersion: 4</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a717c28589ac515ac0fe0037939fee723"></a>uint64_t</td>
<td class="fieldname">
NextDfhOffset: 24</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="aecd284e164bdc984d109aea9e86e695c"></a>uint64_t</td>
<td class="fieldname">
EOL: 1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a942d4e37dd5607ab68e54755540d4a47"></a>uint64_t</td>
<td class="fieldname">
Reserved: 19</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="ad3abdac08cd922b2c2e5fe50b23ae5b2"></a>uint64_t</td>
<td class="fieldname">
FeatureType: 4</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a name="structhello__fpga_1_1he__dsm__base_8____unnamed6____" id="structhello__fpga_1_1he__dsm__base_8____unnamed6____"></a>
<h2 class="memtitle"><span class="permalink"><a href="#structhello__fpga_1_1he__dsm__base_8____unnamed6____">&#9670;&nbsp;</a></span>hello_fpga::he_dsm_base.__unnamed6__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct hello_fpga::he_dsm_base.__unnamed6__</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="cxl__hello__fpga_8h_source.html#l00118">118</a> of file <a class="el" href="cxl__hello__fpga_8h_source.html">cxl_hello_fpga.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a7a2e3d4c39e049659c85bedc400d04d7"></a>uint64_t</td>
<td class="fieldname">
DsmBase: 64</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a name="structhello__fpga_1_1he__ctl_8____unnamed9____" id="structhello__fpga_1_1he__ctl_8____unnamed9____"></a>
<h2 class="memtitle"><span class="permalink"><a href="#structhello__fpga_1_1he__ctl_8____unnamed9____">&#9670;&nbsp;</a></span>hello_fpga::he_ctl.__unnamed9__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct hello_fpga::he_ctl.__unnamed9__</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="cxl__hello__fpga_8h_source.html#l00127">127</a> of file <a class="el" href="cxl__hello__fpga_8h_source.html">cxl_hello_fpga.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a413c7c71e8225663455de88e7693026f"></a>uint64_t</td>
<td class="fieldname">
ResetL: 1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="aa6122a65eaa676f700ae68d393054a37"></a>uint64_t</td>
<td class="fieldname">
Start: 1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="aff7373bf6fefae550cf7a7d7431a3cbc"></a>uint64_t</td>
<td class="fieldname">
ForcedTestCmpl: 1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a355866a76cb4578ae11a08d2c68a3fb8"></a>uint64_t</td>
<td class="fieldname">
bias_support: 2</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a942d4e37dd5607ab68e54755540d4a47"></a>uint64_t</td>
<td class="fieldname">
Reserved: 59</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a name="structhello__fpga_1_1he__info_8____unnamed12____" id="structhello__fpga_1_1he__info_8____unnamed12____"></a>
<h2 class="memtitle"><span class="permalink"><a href="#structhello__fpga_1_1he__info_8____unnamed12____">&#9670;&nbsp;</a></span>hello_fpga::he_info.__unnamed12__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct hello_fpga::he_info.__unnamed12__</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="cxl__hello__fpga_8h_source.html#l00140">140</a> of file <a class="el" href="cxl__hello__fpga_8h_source.html">cxl_hello_fpga.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a409e358f64917dbe8b6ac2ae142f0532"></a>uint64_t</td>
<td class="fieldname">
write_addr_table_size: 4</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="abafdaa1c66c594388107242944f8e182"></a>uint64_t</td>
<td class="fieldname">
read_addr_table_size: 4</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a942d4e37dd5607ab68e54755540d4a47"></a>uint64_t</td>
<td class="fieldname">
Reserved: 56</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a name="structhello__fpga_1_1he__wr__num__lines_8____unnamed15____" id="structhello__fpga_1_1he__wr__num__lines_8____unnamed15____"></a>
<h2 class="memtitle"><span class="permalink"><a href="#structhello__fpga_1_1he__wr__num__lines_8____unnamed15____">&#9670;&nbsp;</a></span>hello_fpga::he_wr_num_lines.__unnamed15__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct hello_fpga::he_wr_num_lines.__unnamed15__</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="cxl__hello__fpga_8h_source.html#l00151">151</a> of file <a class="el" href="cxl__hello__fpga_8h_source.html">cxl_hello_fpga.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a04c4bda156e24e30095580f754d2baae"></a>uint64_t</td>
<td class="fieldname">
write_num_lines: 16</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a7f005c3fa691e77c52d3297cc2699072"></a>uint64_t</td>
<td class="fieldname">
reserved: 48</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a name="structhello__fpga_1_1he__wr__byte__enable_8____unnamed18____" id="structhello__fpga_1_1he__wr__byte__enable_8____unnamed18____"></a>
<h2 class="memtitle"><span class="permalink"><a href="#structhello__fpga_1_1he__wr__byte__enable_8____unnamed18____">&#9670;&nbsp;</a></span>hello_fpga::he_wr_byte_enable.__unnamed18__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct hello_fpga::he_wr_byte_enable.__unnamed18__</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="cxl__hello__fpga_8h_source.html#l00161">161</a> of file <a class="el" href="cxl__hello__fpga_8h_source.html">cxl_hello_fpga.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a9cd78695742babe209a3ae2d19a9f487"></a>uint64_t</td>
<td class="fieldname">
write_byte_enable: 64</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a name="structhello__fpga_1_1he__wr__config_8____unnamed21____" id="structhello__fpga_1_1he__wr__config_8____unnamed21____"></a>
<h2 class="memtitle"><span class="permalink"><a href="#structhello__fpga_1_1he__wr__config_8____unnamed21____">&#9670;&nbsp;</a></span>hello_fpga::he_wr_config.__unnamed21__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct hello_fpga::he_wr_config.__unnamed21__</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="cxl__hello__fpga_8h_source.html#l00170">170</a> of file <a class="el" href="cxl__hello__fpga_8h_source.html">cxl_hello_fpga.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a39bbf8f3a91bd2bf34e1b019eb8e3757"></a>uint64_t</td>
<td class="fieldname">
write_traffic_enable: 1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="abbcd533076ac57dfb4faccad32a40a47"></a>uint64_t</td>
<td class="fieldname">
continuous_mode_enable: 1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a4e3ab1b93dfa6fc41ce1a432f784830b"></a>uint64_t</td>
<td class="fieldname">
waitfor_completion: 1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a82595b3061136abd20a8680b652b9c92"></a>uint64_t</td>
<td class="fieldname">
preread_sync_enable: 1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a8ce194270c81e5cd9e4636552c6b435d"></a>uint64_t</td>
<td class="fieldname">
postread_sync_enable: 1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a622b5dd94df8d38fdb95dcb7f0684354"></a>uint64_t</td>
<td class="fieldname">
data_pattern: 2</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a3109ca2a59c024a637d163975a027d12"></a>uint64_t</td>
<td class="fieldname">
cl_evict_enable: 1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a882c467d02aec1bcbdb94b1a18d9b210"></a>uint64_t</td>
<td class="fieldname">
opcode: 4</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a99130608aa1134c70e232717498cd4ae"></a>uint64_t</td>
<td class="fieldname">
line_repeat_count: 8</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a7f005c3fa691e77c52d3297cc2699072"></a>uint64_t</td>
<td class="fieldname">
reserved: 44</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a name="structhello__fpga_1_1he__wr__addr__table__ctrl_8____unnamed24____" id="structhello__fpga_1_1he__wr__addr__table__ctrl_8____unnamed24____"></a>
<h2 class="memtitle"><span class="permalink"><a href="#structhello__fpga_1_1he__wr__addr__table__ctrl_8____unnamed24____">&#9670;&nbsp;</a></span>hello_fpga::he_wr_addr_table_ctrl.__unnamed24__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct hello_fpga::he_wr_addr_table_ctrl.__unnamed24__</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="cxl__hello__fpga_8h_source.html#l00188">188</a> of file <a class="el" href="cxl__hello__fpga_8h_source.html">cxl_hello_fpga.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="afa0605e0c361b4d97eb76beb46e12ed4"></a>uint64_t</td>
<td class="fieldname">
enable_address_table: 1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="ab3a002a398f5a657b2971a9b417a9850"></a>uint64_t</td>
<td class="fieldname">
enable_address_stride: 1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a47101375aa96fa02cfb1d55fd00af989"></a>uint64_t</td>
<td class="fieldname">
stride: 2</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a7f005c3fa691e77c52d3297cc2699072"></a>uint64_t</td>
<td class="fieldname">
reserved: 60</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a name="structhello__fpga_1_1he__wr__addr__table__data_8____unnamed27____" id="structhello__fpga_1_1he__wr__addr__table__data_8____unnamed27____"></a>
<h2 class="memtitle"><span class="permalink"><a href="#structhello__fpga_1_1he__wr__addr__table__data_8____unnamed27____">&#9670;&nbsp;</a></span>hello_fpga::he_wr_addr_table_data.__unnamed27__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct hello_fpga::he_wr_addr_table_data.__unnamed27__</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="cxl__hello__fpga_8h_source.html#l00200">200</a> of file <a class="el" href="cxl__hello__fpga_8h_source.html">cxl_hello_fpga.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a78d9019fc5b454bf912bed7595d9f434"></a>uint64_t</td>
<td class="fieldname">
address_table_value: 64</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a name="structhello__fpga_1_1he__rd__num__lines_8____unnamed30____" id="structhello__fpga_1_1he__rd__num__lines_8____unnamed30____"></a>
<h2 class="memtitle"><span class="permalink"><a href="#structhello__fpga_1_1he__rd__num__lines_8____unnamed30____">&#9670;&nbsp;</a></span>hello_fpga::he_rd_num_lines.__unnamed30__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct hello_fpga::he_rd_num_lines.__unnamed30__</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="cxl__hello__fpga_8h_source.html#l00209">209</a> of file <a class="el" href="cxl__hello__fpga_8h_source.html">cxl_hello_fpga.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a40616ff53c294fe14f47e171881250e5"></a>uint64_t</td>
<td class="fieldname">
read_num_lines: 16</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a7f005c3fa691e77c52d3297cc2699072"></a>uint64_t</td>
<td class="fieldname">
reserved: 48</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a name="structhello__fpga_1_1he__rd__config_8____unnamed33____" id="structhello__fpga_1_1he__rd__config_8____unnamed33____"></a>
<h2 class="memtitle"><span class="permalink"><a href="#structhello__fpga_1_1he__rd__config_8____unnamed33____">&#9670;&nbsp;</a></span>hello_fpga::he_rd_config.__unnamed33__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct hello_fpga::he_rd_config.__unnamed33__</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="cxl__hello__fpga_8h_source.html#l00219">219</a> of file <a class="el" href="cxl__hello__fpga_8h_source.html">cxl_hello_fpga.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a9aa6fb6e85ad466e5fb25f8c78698326"></a>uint64_t</td>
<td class="fieldname">
read_traffic_enable: 1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="ac54927e17e42434020bcb10dfbdf704a"></a>uint64_t</td>
<td class="fieldname">
continuous_mode_Enable: 1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a4e3ab1b93dfa6fc41ce1a432f784830b"></a>uint64_t</td>
<td class="fieldname">
waitfor_completion: 1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="aedb8dfd59548687260e8ee5d4f2f98c1"></a>uint64_t</td>
<td class="fieldname">
prewrite_sync_enable: 1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="aebda1b9f4a54b21dd8a600aaa1561bdc"></a>uint64_t</td>
<td class="fieldname">
postwrite_sync_enable: 1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a622b5dd94df8d38fdb95dcb7f0684354"></a>uint64_t</td>
<td class="fieldname">
data_pattern: 2</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a3109ca2a59c024a637d163975a027d12"></a>uint64_t</td>
<td class="fieldname">
cl_evict_enable: 1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a882c467d02aec1bcbdb94b1a18d9b210"></a>uint64_t</td>
<td class="fieldname">
opcode: 4</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a99130608aa1134c70e232717498cd4ae"></a>uint64_t</td>
<td class="fieldname">
line_repeat_count: 8</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a7f005c3fa691e77c52d3297cc2699072"></a>uint64_t</td>
<td class="fieldname">
reserved: 44</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a name="structhello__fpga_1_1he__rd__addr__table__ctrl_8____unnamed36____" id="structhello__fpga_1_1he__rd__addr__table__ctrl_8____unnamed36____"></a>
<h2 class="memtitle"><span class="permalink"><a href="#structhello__fpga_1_1he__rd__addr__table__ctrl_8____unnamed36____">&#9670;&nbsp;</a></span>hello_fpga::he_rd_addr_table_ctrl.__unnamed36__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct hello_fpga::he_rd_addr_table_ctrl.__unnamed36__</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="cxl__hello__fpga_8h_source.html#l00237">237</a> of file <a class="el" href="cxl__hello__fpga_8h_source.html">cxl_hello_fpga.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="afa0605e0c361b4d97eb76beb46e12ed4"></a>uint64_t</td>
<td class="fieldname">
enable_address_table: 1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="ab3a002a398f5a657b2971a9b417a9850"></a>uint64_t</td>
<td class="fieldname">
enable_address_stride: 1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a47101375aa96fa02cfb1d55fd00af989"></a>uint64_t</td>
<td class="fieldname">
stride: 2</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a7f005c3fa691e77c52d3297cc2699072"></a>uint64_t</td>
<td class="fieldname">
reserved: 60</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a name="structhello__fpga_1_1he__rd__addr__table__data_8____unnamed39____" id="structhello__fpga_1_1he__rd__addr__table__data_8____unnamed39____"></a>
<h2 class="memtitle"><span class="permalink"><a href="#structhello__fpga_1_1he__rd__addr__table__data_8____unnamed39____">&#9670;&nbsp;</a></span>hello_fpga::he_rd_addr_table_data.__unnamed39__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct hello_fpga::he_rd_addr_table_data.__unnamed39__</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="cxl__hello__fpga_8h_source.html#l00249">249</a> of file <a class="el" href="cxl__hello__fpga_8h_source.html">cxl_hello_fpga.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="a78d9019fc5b454bf912bed7595d9f434"></a>uint64_t</td>
<td class="fieldname">
address_table_value: 64</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a name="structhello__fpga_1_1he__err__status_8____unnamed42____" id="structhello__fpga_1_1he__err__status_8____unnamed42____"></a>
<h2 class="memtitle"><span class="permalink"><a href="#structhello__fpga_1_1he__err__status_8____unnamed42____">&#9670;&nbsp;</a></span>hello_fpga::he_err_status.__unnamed42__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct hello_fpga::he_err_status.__unnamed42__</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="cxl__hello__fpga_8h_source.html#l00258">258</a> of file <a class="el" href="cxl__hello__fpga_8h_source.html">cxl_hello_fpga.h</a>.</p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a id="ace29e8f64e6faa54eea929ee7b698c7f"></a>uint64_t</td>
<td class="fieldname">
data_error: 1</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a2e59fd4a2e93f065e82bde5d425fd332"></a>uint64_t</td>
<td class="fieldname">
rsvd1: 15</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a94657f12bf0cd985092032df2e94de31"></a>uint64_t</td>
<td class="fieldname">
err_index: 16</td>
<td class="fielddoc">
</td></tr>
<tr><td class="fieldtype">
<a id="a0fcc3e567374f3c99a54d84d9697d68f"></a>uint64_t</td>
<td class="fieldname">
rsvd2: 32</td>
<td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a id="adef8d944c6fcc0d7e3ae45b39d4d5627"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adef8d944c6fcc0d7e3ae45b39d4d5627">&#9670;&nbsp;</a></span>test_afu</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="namespacehello__fpga.html#adef8d944c6fcc0d7e3ae45b39d4d5627">hello_fpga::test_afu</a> = typedef <a class="el" href="classopae_1_1afu__test_1_1afu.html">opae::afu_test::afu</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cxl__hello__fpga_8h_source.html#l00374">374</a> of file <a class="el" href="cxl__hello__fpga_8h_source.html">cxl_hello_fpga.h</a>.</p>

</div>
</div>
<a id="aaf2b708aef68575d6f707cd88444d81a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf2b708aef68575d6f707cd88444d81a">&#9670;&nbsp;</a></span>test_command</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="namespacehello__fpga.html#aaf2b708aef68575d6f707cd88444d81a">hello_fpga::test_command</a> = typedef <a class="el" href="classopae_1_1afu__test_1_1command.html">opae::afu_test::command</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cxl__hello__fpga_8h_source.html#l00375">375</a> of file <a class="el" href="cxl__hello__fpga_8h_source.html">cxl_hello_fpga.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a id="a865ddfcffb6a7d04ee226106e18f9268"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a865ddfcffb6a7d04ee226106e18f9268">&#9670;&nbsp;</a></span>anonymous enum</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">anonymous enum</td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a865ddfcffb6a7d04ee226106e18f9268af6753b46ae664e73da3e2182f6ff687b"></a>HE_DFH&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a865ddfcffb6a7d04ee226106e18f9268ae27b5b90ed08652019e1851610030c8f"></a>HE_ID_L&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a865ddfcffb6a7d04ee226106e18f9268a2938e32df0f187d066483f06d44a3ad0"></a>HE_ID_H&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a865ddfcffb6a7d04ee226106e18f9268ab68bfc281534b8c9c31d147ba4da5a28"></a>HE_DFH_RSVD0&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a865ddfcffb6a7d04ee226106e18f9268a490dd6473d7fc7f7dc759375455656b1"></a>HE_DFH_RSVD1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a865ddfcffb6a7d04ee226106e18f9268a25cc1296bb9c2f940389f5ef7e032754"></a>HE_SCRATCHPAD0&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a865ddfcffb6a7d04ee226106e18f9268a45158615a9ef0c340a5104112d264592"></a>HE_DSM_BASE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a865ddfcffb6a7d04ee226106e18f9268ac440b146995cae944abab4ae447a9ede"></a>HE_CTL&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a865ddfcffb6a7d04ee226106e18f9268a6d568d78eb58019dc8124981be4b98fc"></a>HE_INFO&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a865ddfcffb6a7d04ee226106e18f9268a43226f1dd916244f92beefdb113594b5"></a>HE_WR_NUM_LINES&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a865ddfcffb6a7d04ee226106e18f9268a50cf6a34a86c1b051eef6a62bfc8d81d"></a>HE_WR_BYTE_ENABLE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a865ddfcffb6a7d04ee226106e18f9268a35fd15eb300d543f669eef248bdcbc35"></a>HE_WR_CONFIG&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a865ddfcffb6a7d04ee226106e18f9268a6977cb7f90551ca82278d97618c63627"></a>HE_WR_ADDR_TABLE_CTRL&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a865ddfcffb6a7d04ee226106e18f9268a300d78fc0aa76707ca7f173db674d26b"></a>HE_WR_ADDR_TABLE_DATA&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a865ddfcffb6a7d04ee226106e18f9268a16e51272026939533f377e9f26e8918d"></a>HE_RD_NUM_LINES&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a865ddfcffb6a7d04ee226106e18f9268a075e3bed82d3b7a35b2f8540b1c857be"></a>HE_RD_CONFIG&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a865ddfcffb6a7d04ee226106e18f9268a5fad249605c33745721d79802ffc5a1f"></a>HE_RD_ADDR_TABLE_CTRL&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a865ddfcffb6a7d04ee226106e18f9268a45449cf07a5248e920f62ebfa334823f"></a>HE_RD_ADDR_TABLE_DATA&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a865ddfcffb6a7d04ee226106e18f9268a1b354f9b5b04f803df911a7dc8c36c7e"></a>HE_ERROR_STATUS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a865ddfcffb6a7d04ee226106e18f9268ad66a8b2e906228c7aa1e38aeed483a4c"></a>HE_ERROR_EXP_DATA&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a865ddfcffb6a7d04ee226106e18f9268add7d712208c2fe470aee52eb62f49742"></a>HE_ERROR_ACT_DATA0&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a865ddfcffb6a7d04ee226106e18f9268a672c56d7ffcb4f0ae16637f8ecb82b9e"></a>HE_ERROR_ACT_DATA1&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a865ddfcffb6a7d04ee226106e18f9268a8300ed24afb9eaaa2bb4d599012be436"></a>HE_ERROR_ACT_DATA2&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a865ddfcffb6a7d04ee226106e18f9268a0dd31ce39f1f6e920d97ad0774177d37"></a>HE_ERROR_ACT_DATA3&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a865ddfcffb6a7d04ee226106e18f9268a9a55b32caa92afd4c21ccf8758bf3747"></a>HE_ERROR_ACT_DATA4&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a865ddfcffb6a7d04ee226106e18f9268a1b3986db87f90d71bd1cabb86e4c3e8e"></a>HE_ERROR_ACT_DATA5&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a865ddfcffb6a7d04ee226106e18f9268ab7ad6e373a8f4110e971841da2861228"></a>HE_ERROR_ACT_DATA6&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a865ddfcffb6a7d04ee226106e18f9268a774e96aa212da7693e12c7c8db535656"></a>HE_ERROR_ACT_DATA7&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="cxl__hello__fpga_8h_source.html#l00051">51</a> of file <a class="el" href="cxl__hello__fpga_8h_source.html">cxl_hello_fpga.h</a>.</p>

</div>
</div>
<a id="a495eee96f16ea46b401e19aa88be4db7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a495eee96f16ea46b401e19aa88be4db7">&#9670;&nbsp;</a></span>he_rd_opcode</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="namespacehello__fpga.html#a495eee96f16ea46b401e19aa88be4db7">hello_fpga::he_rd_opcode</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a495eee96f16ea46b401e19aa88be4db7a2428bec282a0a11cec1bf53bdbb952b8"></a>RD_LINE_I&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a495eee96f16ea46b401e19aa88be4db7a71c746dbab1ec591e24227c09410370f"></a>RD_LINE_S&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a495eee96f16ea46b401e19aa88be4db7a2b89f66e6340f81a32243eb81e23f21d"></a>RD_LINE_EM&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="cxl__hello__fpga_8h_source.html#l00083">83</a> of file <a class="el" href="cxl__hello__fpga_8h_source.html">cxl_hello_fpga.h</a>.</p>

</div>
</div>
<a id="ac79ae3f28375e85022028ccb913b4cea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac79ae3f28375e85022028ccb913b4cea">&#9670;&nbsp;</a></span>he_wr_opcode</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="namespacehello__fpga.html#ac79ae3f28375e85022028ccb913b4cea">hello_fpga::he_wr_opcode</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ac79ae3f28375e85022028ccb913b4ceaa8bd6a6206fa7e68a062a818c09bef84d"></a>WR_LINE_I&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ac79ae3f28375e85022028ccb913b4ceaad1e2a612d0cce5e2081eae60f185d632"></a>WR_LINE_M&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ac79ae3f28375e85022028ccb913b4ceaa2afc1d3fc09ca49b0e20fc3243cd3483"></a>WR_PUSH_I&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ac79ae3f28375e85022028ccb913b4ceaa31f0e1468fed414d0c9a29305be42aad"></a>WR_BARRIER_FRNCE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ac79ae3f28375e85022028ccb913b4ceaa0db0147f5a1058b68eec120ebe059196"></a>WR_FLUSH_CL&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ac79ae3f28375e85022028ccb913b4ceaa785d8e52fac0f769a108837122cd686c"></a>WR_FLUSH_CL_HCOH&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ac79ae3f28375e85022028ccb913b4ceaabe3e933230067522eae185b925676b38"></a>WR_FLUSH_CL_DCOH&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="cxl__hello__fpga_8h_source.html#l00090">90</a> of file <a class="el" href="cxl__hello__fpga_8h_source.html">cxl_hello_fpga.h</a>.</p>

</div>
</div>
<a id="a99b54a6c59fb3f11737e224c99bcf217"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a99b54a6c59fb3f11737e224c99bcf217">&#9670;&nbsp;</a></span>he_test_mode</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="namespacehello__fpga.html#a99b54a6c59fb3f11737e224c99bcf217">hello_fpga::he_test_mode</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a99b54a6c59fb3f11737e224c99bcf217aef7e98796629dca92d3201cb81b508f3"></a>HE_HELLO_FPGA&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="cxl__hello__fpga_8h_source.html#l00283">283</a> of file <a class="el" href="cxl__hello__fpga_8h_source.html">cxl_hello_fpga.h</a>.</p>

</div>
</div>
<a id="a95c9ed592efd05df524e4b1b478ad7e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a95c9ed592efd05df524e4b1b478ad7e0">&#9670;&nbsp;</a></span>he_target</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="namespacehello__fpga.html#a95c9ed592efd05df524e4b1b478ad7e0">hello_fpga::he_target</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a95c9ed592efd05df524e4b1b478ad7e0afbc4c63bdc39787a082bd7084f9f5b81"></a>HE_TARGET_HOST&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a95c9ed592efd05df524e4b1b478ad7e0ac6d18e8160b9f2581cc9fdcb475870c9"></a>HE_TARGET_FPGA&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="cxl__hello__fpga_8h_source.html#l00290">290</a> of file <a class="el" href="cxl__hello__fpga_8h_source.html">cxl_hello_fpga.h</a>.</p>

</div>
</div>
<a id="a89f06448832f7c8a9d7c52b5eb07fd1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89f06448832f7c8a9d7c52b5eb07fd1a">&#9670;&nbsp;</a></span>he_cxl_latency</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="namespacehello__fpga.html#a89f06448832f7c8a9d7c52b5eb07fd1a">hello_fpga::he_cxl_latency</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a89f06448832f7c8a9d7c52b5eb07fd1aafc6c0da4e6902a7a73abc608158ac202"></a>HE_CXL_LATENCY_NONE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a89f06448832f7c8a9d7c52b5eb07fd1aa6bf718e9f3fc2cfb8a851d932a7f6da3"></a>HE_CXL_RD_LATENCY&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a89f06448832f7c8a9d7c52b5eb07fd1aa037aa7a24f889f47b059594d6f6b788c"></a>HE_CXL_WR_LATENCY&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a89f06448832f7c8a9d7c52b5eb07fd1aa416911d3ff9da86fc4009cbbe82bd182"></a>HE_CXL_RD_WR_LATENCY&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="cxl__hello__fpga_8h_source.html#l00296">296</a> of file <a class="el" href="cxl__hello__fpga_8h_source.html">cxl_hello_fpga.h</a>.</p>

</div>
</div>
<a id="a980575d6740c6f12e55b354fd99f7bf4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a980575d6740c6f12e55b354fd99f7bf4">&#9670;&nbsp;</a></span>he_bisa_support</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="namespacehello__fpga.html#a980575d6740c6f12e55b354fd99f7bf4">hello_fpga::he_bisa_support</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a980575d6740c6f12e55b354fd99f7bf4ab7ca80a1cc6d9eaa7ed8359db08ed123"></a>HOSTMEM_BIAS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a980575d6740c6f12e55b354fd99f7bf4a62c8b80a178fee3144848aff87e5a25f"></a>HOST_BIAS_NA&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a980575d6740c6f12e55b354fd99f7bf4a87c9dc06e3679bc618083c43688b0522"></a>FPGAMEM_HOST_BIAS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a980575d6740c6f12e55b354fd99f7bf4aed5eae6beba82daba2fe4940e4c0ed1e"></a>FPGAMEM_DEVICE_BIAS&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="cxl__hello__fpga_8h_source.html#l00308">308</a> of file <a class="el" href="cxl__hello__fpga_8h_source.html">cxl_hello_fpga.h</a>.</p>

</div>
</div>
<a id="aaabb830b4399e6529dce6bbfacbf7459"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaabb830b4399e6529dce6bbfacbf7459">&#9670;&nbsp;</a></span>he_cxl_dev</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="namespacehello__fpga.html#aaabb830b4399e6529dce6bbfacbf7459">hello_fpga::he_cxl_dev</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="aaabb830b4399e6529dce6bbfacbf7459a4f699d8bcc75a31c41a69903df955399"></a>HE_CXL_DEVICE0&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="aaabb830b4399e6529dce6bbfacbf7459a74f960244c94f326d52f7be7dbd8a4e2"></a>HE_CXL_DEVICE1&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="cxl__hello__fpga_8h_source.html#l00327">327</a> of file <a class="el" href="cxl__hello__fpga_8h_source.html">cxl_hello_fpga.h</a>.</p>

</div>
</div>
<a id="ad00d66cbaca8c661a0202a260f8634ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad00d66cbaca8c661a0202a260f8634ca">&#9670;&nbsp;</a></span>he_addrtable_size</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="namespacehello__fpga.html#ad00d66cbaca8c661a0202a260f8634ca">hello_fpga::he_addrtable_size</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ad00d66cbaca8c661a0202a260f8634caa50c999fbe439c89fe17c112b9e4d13e2"></a>HE_ADDRTABLE_SIZE4096&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ad00d66cbaca8c661a0202a260f8634caad3aa698ac0e25f45774993e2bf446e74"></a>HE_ADDRTABLE_SIZE2048&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ad00d66cbaca8c661a0202a260f8634caa4aa0e80f38a63b076d7072c3f5c99bfd"></a>HE_ADDRTABLE_SIZE1024&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ad00d66cbaca8c661a0202a260f8634caa780b4babf88739c8632501029900e499"></a>HE_ADDRTABLE_SIZE512&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ad00d66cbaca8c661a0202a260f8634caab0d20a44dca1a57976e1f3d1d50d4a76"></a>HE_ADDRTABLE_SIZE256&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ad00d66cbaca8c661a0202a260f8634caab9d2410d80a7c1c13c1067d0bdf5093c"></a>HE_ADDRTABLE_SIZE128&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ad00d66cbaca8c661a0202a260f8634caa1ab4663f9803f91f762ec5cc1a6b0a2f"></a>HE_ADDRTABLE_SIZE64&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ad00d66cbaca8c661a0202a260f8634caafc6a7e1735f14b02cc8747e09e32bd80"></a>HE_ADDRTABLE_SIZE32&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ad00d66cbaca8c661a0202a260f8634caa1d330dab34b269e8185645ff6171e95c"></a>HE_ADDRTABLE_SIZE16&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ad00d66cbaca8c661a0202a260f8634caa3c9e53c54240d3630bc365f8adca623e"></a>HE_ADDRTABLE_SIZE8&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ad00d66cbaca8c661a0202a260f8634caa946ccf91321ac315848ce4b3a5c2b682"></a>HE_ADDRTABLE_SIZE4&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ad00d66cbaca8c661a0202a260f8634caa15fa639d4abfb6fc5265f8a8dd1c0258"></a>HE_ADDRTABLE_SIZE2&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="cxl__hello__fpga_8h_source.html#l00338">338</a> of file <a class="el" href="cxl__hello__fpga_8h_source.html">cxl_hello_fpga.h</a>.</p>

</div>
</div>
<a id="aa43afc40a8fc58fce6b9a246fead89cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa43afc40a8fc58fce6b9a246fead89cd">&#9670;&nbsp;</a></span>he_traffic_enable</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="namespacehello__fpga.html#aa43afc40a8fc58fce6b9a246fead89cd">hello_fpga::he_traffic_enable</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="aa43afc40a8fc58fce6b9a246fead89cdaf99d84e090b709d7e93fccd5d44c1eff"></a>HE_ENABLE_TRAFFIC_STAGE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="aa43afc40a8fc58fce6b9a246fead89cda3622ca86aaf29b3ae877df5b9639b565"></a>HE_SIP_SEQ_STAGE&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="cxl__hello__fpga_8h_source.html#l00354">354</a> of file <a class="el" href="cxl__hello__fpga_8h_source.html">cxl_hello_fpga.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a id="a094eedd5b254c38c0de5e0523a2750de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a094eedd5b254c38c0de5e0523a2750de">&#9670;&nbsp;</a></span>HE_CACHE_TEST_TIMEOUT</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const uint64_t hello_fpga::HE_CACHE_TEST_TIMEOUT = 30000</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cxl__hello__fpga_8h_source.html#l00038">38</a> of file <a class="el" href="cxl__hello__fpga_8h_source.html">cxl_hello_fpga.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="cxl__hello__fpga_2cxl__he__cmd_8h_source.html#l00228">hello_fpga::he_cmd::he_wait_test_completion()</a>.</p>

</div>
</div>
<a id="a2d3524a49468fd2cf2f7de9045ab1c47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d3524a49468fd2cf2f7de9045ab1c47">&#9670;&nbsp;</a></span>HE_CACHE_TEST_SLEEP_INVL</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const uint64_t hello_fpga::HE_CACHE_TEST_SLEEP_INVL = 100</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cxl__hello__fpga_8h_source.html#l00039">39</a> of file <a class="el" href="cxl__hello__fpga_8h_source.html">cxl_hello_fpga.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="cxl__hello__fpga_2cxl__he__cmd_8h_source.html#l00228">hello_fpga::he_cmd::he_wait_test_completion()</a>.</p>

</div>
</div>
<a id="a76fa42340ade7d46ade85c334cdf6352"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76fa42340ade7d46ade85c334cdf6352">&#9670;&nbsp;</a></span>CL</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const uint64_t hello_fpga::CL = 64</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cxl__hello__fpga_8h_source.html#l00040">40</a> of file <a class="el" href="cxl__hello__fpga_8h_source.html">cxl_hello_fpga.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="cxl__hello__fpga__cmd_8h_source.html#l00070">hello_fpga::he_cache_cmd::hello_fpga_data_intg_check()</a>.</p>

</div>
</div>
<a id="aa143e52c0533a63c1cc963597d540128"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa143e52c0533a63c1cc963597d540128">&#9670;&nbsp;</a></span>KB</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const uint64_t hello_fpga::KB = 1024</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cxl__hello__fpga_8h_source.html#l00041">41</a> of file <a class="el" href="cxl__hello__fpga_8h_source.html">cxl_hello_fpga.h</a>.</p>

</div>
</div>
<a id="af4a0543bd451d12284a92c9d33930ea5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4a0543bd451d12284a92c9d33930ea5">&#9670;&nbsp;</a></span>MB</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const uint64_t hello_fpga::MB = <a class="el" href="namespacehello__fpga.html#aa143e52c0533a63c1cc963597d540128">KB</a> * 1024</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cxl__hello__fpga_8h_source.html#l00042">42</a> of file <a class="el" href="cxl__hello__fpga_8h_source.html">cxl_hello_fpga.h</a>.</p>

</div>
</div>
<a id="a85a3369d653bae9ec631cff6e5428301"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85a3369d653bae9ec631cff6e5428301">&#9670;&nbsp;</a></span>BUFFER_SIZE_2MB</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const uint64_t hello_fpga::BUFFER_SIZE_2MB = 2 * <a class="el" href="namespacehello__fpga.html#af4a0543bd451d12284a92c9d33930ea5">MB</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cxl__hello__fpga_8h_source.html#l00043">43</a> of file <a class="el" href="cxl__hello__fpga_8h_source.html">cxl_hello_fpga.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="cxl__hello__fpga__cmd_8h_source.html#l00142">hello_fpga::he_cache_cmd::he_run_hello_fpga_test()</a>.</p>

</div>
</div>
<a id="a58603c424af273424ab307943286c12d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a58603c424af273424ab307943286c12d">&#9670;&nbsp;</a></span>BUFFER_SIZE_32KB</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const uint64_t hello_fpga::BUFFER_SIZE_32KB = 32 * <a class="el" href="namespacehello__fpga.html#aa143e52c0533a63c1cc963597d540128">KB</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cxl__hello__fpga_8h_source.html#l00044">44</a> of file <a class="el" href="cxl__hello__fpga_8h_source.html">cxl_hello_fpga.h</a>.</p>

</div>
</div>
<a id="aff6fdfc524dcb0a794aee05c7637fe2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff6fdfc524dcb0a794aee05c7637fe2f">&#9670;&nbsp;</a></span>FPGA_32KB_CACHE_LINES</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const uint64_t hello_fpga::FPGA_32KB_CACHE_LINES = (32 * <a class="el" href="namespacehello__fpga.html#aa143e52c0533a63c1cc963597d540128">KB</a>) / 64</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cxl__hello__fpga_8h_source.html#l00045">45</a> of file <a class="el" href="cxl__hello__fpga_8h_source.html">cxl_hello_fpga.h</a>.</p>

</div>
</div>
<a id="ad283866644364911ac083135181ac2be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad283866644364911ac083135181ac2be">&#9670;&nbsp;</a></span>FPGA_2MB_CACHE_LINES</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const uint64_t hello_fpga::FPGA_2MB_CACHE_LINES = (2 * <a class="el" href="namespacehello__fpga.html#af4a0543bd451d12284a92c9d33930ea5">MB</a>) / 64</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cxl__hello__fpga_8h_source.html#l00046">46</a> of file <a class="el" href="cxl__hello__fpga_8h_source.html">cxl_hello_fpga.h</a>.</p>

</div>
</div>
<a id="a1e9e2648346baa60a0f6211f9a284a04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e9e2648346baa60a0f6211f9a284a04">&#9670;&nbsp;</a></span>FPGA_512CACHE_LINES</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const uint64_t hello_fpga::FPGA_512CACHE_LINES = 512</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cxl__hello__fpga_8h_source.html#l00047">47</a> of file <a class="el" href="cxl__hello__fpga_8h_source.html">cxl_hello_fpga.h</a>.</p>

</div>
</div>
<a id="a85764c193b527d68458813f561a8416f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85764c193b527d68458813f561a8416f">&#9670;&nbsp;</a></span>HELLO_FPGA_NUMCACHE_LINES</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const uint64_t hello_fpga::HELLO_FPGA_NUMCACHE_LINES = 5</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cxl__hello__fpga_8h_source.html#l00048">48</a> of file <a class="el" href="cxl__hello__fpga_8h_source.html">cxl_hello_fpga.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="cxl__hello__fpga__cmd_8h_source.html#l00142">hello_fpga::he_cache_cmd::he_run_hello_fpga_test()</a>, and <a class="el" href="cxl__hello__fpga__cmd_8h_source.html#l00070">hello_fpga::he_cache_cmd::hello_fpga_data_intg_check()</a>.</p>

</div>
</div>
<a id="af8421bbe5c82420605f63ac2d6017d80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af8421bbe5c82420605f63ac2d6017d80">&#9670;&nbsp;</a></span>he_test_modes</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const std::map&lt;std::string, uint32_t&gt; hello_fpga::he_test_modes</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    {<span class="stringliteral">&quot;hellofpga&quot;</span>, <a class="code" href="namespacehello__fpga.html#a99b54a6c59fb3f11737e224c99bcf217aef7e98796629dca92d3201cb81b508f3">HE_HELLO_FPGA</a>},</div>
<div class="line">}</div>
<div class="ttc" id="anamespacehello__fpga_html_a99b54a6c59fb3f11737e224c99bcf217aef7e98796629dca92d3201cb81b508f3"><div class="ttname"><a href="namespacehello__fpga.html#a99b54a6c59fb3f11737e224c99bcf217aef7e98796629dca92d3201cb81b508f3">hello_fpga::HE_HELLO_FPGA</a></div><div class="ttdeci">@ HE_HELLO_FPGA</div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_8h_source.html#l00285">cxl_hello_fpga.h:285</a></div></div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="cxl__hello__fpga_8h_source.html#l00303">303</a> of file <a class="el" href="cxl__hello__fpga_8h_source.html">cxl_hello_fpga.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="cxl__hello__fpga__cmd_8h_source.html#l00063">hello_fpga::he_cache_cmd::add_options()</a>.</p>

</div>
</div>
<a id="a3854ee58186c9347b9e6f40fab1d4111"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3854ee58186c9347b9e6f40fab1d4111">&#9670;&nbsp;</a></span>he_targets</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const std::map&lt;std::string, uint32_t&gt; hello_fpga::he_targets</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    {<span class="stringliteral">&quot;host&quot;</span>, <a class="code" href="namespacehello__fpga.html#a95c9ed592efd05df524e4b1b478ad7e0afbc4c63bdc39787a082bd7084f9f5b81">HE_TARGET_HOST</a>},</div>
<div class="line">    {<span class="stringliteral">&quot;fpga&quot;</span>, <a class="code" href="namespacehello__fpga.html#a95c9ed592efd05df524e4b1b478ad7e0ac6d18e8160b9f2581cc9fdcb475870c9">HE_TARGET_FPGA</a>},</div>
<div class="line">}</div>
<div class="ttc" id="anamespacehello__fpga_html_a95c9ed592efd05df524e4b1b478ad7e0ac6d18e8160b9f2581cc9fdcb475870c9"><div class="ttname"><a href="namespacehello__fpga.html#a95c9ed592efd05df524e4b1b478ad7e0ac6d18e8160b9f2581cc9fdcb475870c9">hello_fpga::HE_TARGET_FPGA</a></div><div class="ttdeci">@ HE_TARGET_FPGA</div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_8h_source.html#l00292">cxl_hello_fpga.h:292</a></div></div>
<div class="ttc" id="anamespacehello__fpga_html_a95c9ed592efd05df524e4b1b478ad7e0afbc4c63bdc39787a082bd7084f9f5b81"><div class="ttname"><a href="namespacehello__fpga.html#a95c9ed592efd05df524e4b1b478ad7e0afbc4c63bdc39787a082bd7084f9f5b81">hello_fpga::HE_TARGET_HOST</a></div><div class="ttdeci">@ HE_TARGET_HOST</div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_8h_source.html#l00291">cxl_hello_fpga.h:291</a></div></div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="cxl__hello__fpga_8h_source.html#l00315">315</a> of file <a class="el" href="cxl__hello__fpga_8h_source.html">cxl_hello_fpga.h</a>.</p>

</div>
</div>
<a id="a726d4af37b742e10979998c20618380c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a726d4af37b742e10979998c20618380c">&#9670;&nbsp;</a></span>he_bias</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const std::map&lt;std::string, uint32_t&gt; hello_fpga::he_bias</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    {<span class="stringliteral">&quot;host&quot;</span>, <a class="code" href="namespacehello__fpga.html#a980575d6740c6f12e55b354fd99f7bf4ab7ca80a1cc6d9eaa7ed8359db08ed123">HOSTMEM_BIAS</a>},</div>
<div class="line">    {<span class="stringliteral">&quot;device&quot;</span>, <a class="code" href="namespacehello__fpga.html#a980575d6740c6f12e55b354fd99f7bf4aed5eae6beba82daba2fe4940e4c0ed1e">FPGAMEM_DEVICE_BIAS</a>},</div>
<div class="line">}</div>
<div class="ttc" id="anamespacehello__fpga_html_a980575d6740c6f12e55b354fd99f7bf4ab7ca80a1cc6d9eaa7ed8359db08ed123"><div class="ttname"><a href="namespacehello__fpga.html#a980575d6740c6f12e55b354fd99f7bf4ab7ca80a1cc6d9eaa7ed8359db08ed123">hello_fpga::HOSTMEM_BIAS</a></div><div class="ttdeci">@ HOSTMEM_BIAS</div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_8h_source.html#l00309">cxl_hello_fpga.h:309</a></div></div>
<div class="ttc" id="anamespacehello__fpga_html_a980575d6740c6f12e55b354fd99f7bf4aed5eae6beba82daba2fe4940e4c0ed1e"><div class="ttname"><a href="namespacehello__fpga.html#a980575d6740c6f12e55b354fd99f7bf4aed5eae6beba82daba2fe4940e4c0ed1e">hello_fpga::FPGAMEM_DEVICE_BIAS</a></div><div class="ttdeci">@ FPGAMEM_DEVICE_BIAS</div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_8h_source.html#l00312">cxl_hello_fpga.h:312</a></div></div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="cxl__hello__fpga_8h_source.html#l00321">321</a> of file <a class="el" href="cxl__hello__fpga_8h_source.html">cxl_hello_fpga.h</a>.</p>

</div>
</div>
<a id="ad702dd8dfc4e378848e43406c99078b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad702dd8dfc4e378848e43406c99078b2">&#9670;&nbsp;</a></span>he_cxl_device</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const std::map&lt;std::string, uint32_t&gt; hello_fpga::he_cxl_device</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    {<span class="stringliteral">&quot;/dev/dfl-cxl-cache.0&quot;</span>, <a class="code" href="namespacehello__fpga.html#aaabb830b4399e6529dce6bbfacbf7459a4f699d8bcc75a31c41a69903df955399">HE_CXL_DEVICE0</a>},</div>
<div class="line">    {<span class="stringliteral">&quot;/dev/dfl-cxl-cache.1&quot;</span>, <a class="code" href="namespacehello__fpga.html#aaabb830b4399e6529dce6bbfacbf7459a74f960244c94f326d52f7be7dbd8a4e2">HE_CXL_DEVICE1</a>},</div>
<div class="line">}</div>
<div class="ttc" id="anamespacehello__fpga_html_aaabb830b4399e6529dce6bbfacbf7459a4f699d8bcc75a31c41a69903df955399"><div class="ttname"><a href="namespacehello__fpga.html#aaabb830b4399e6529dce6bbfacbf7459a4f699d8bcc75a31c41a69903df955399">hello_fpga::HE_CXL_DEVICE0</a></div><div class="ttdeci">@ HE_CXL_DEVICE0</div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_8h_source.html#l00328">cxl_hello_fpga.h:328</a></div></div>
<div class="ttc" id="anamespacehello__fpga_html_aaabb830b4399e6529dce6bbfacbf7459a74f960244c94f326d52f7be7dbd8a4e2"><div class="ttname"><a href="namespacehello__fpga.html#aaabb830b4399e6529dce6bbfacbf7459a74f960244c94f326d52f7be7dbd8a4e2">hello_fpga::HE_CXL_DEVICE1</a></div><div class="ttdeci">@ HE_CXL_DEVICE1</div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_8h_source.html#l00329">cxl_hello_fpga.h:329</a></div></div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="cxl__hello__fpga_8h_source.html#l00332">332</a> of file <a class="el" href="cxl__hello__fpga_8h_source.html">cxl_hello_fpga.h</a>.</p>

</div>
</div>
<a id="a64c2430934a9728d30d630039b79b2bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a64c2430934a9728d30d630039b79b2bc">&#9670;&nbsp;</a></span>traffic_enable</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const std::map&lt;std::string, uint32_t&gt; hello_fpga::traffic_enable</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    {<span class="stringliteral">&quot;enable&quot;</span>, <a class="code" href="namespacehello__fpga.html#aa43afc40a8fc58fce6b9a246fead89cdaf99d84e090b709d7e93fccd5d44c1eff">HE_ENABLE_TRAFFIC_STAGE</a>},</div>
<div class="line">    {<span class="stringliteral">&quot;skip&quot;</span>, <a class="code" href="namespacehello__fpga.html#aa43afc40a8fc58fce6b9a246fead89cda3622ca86aaf29b3ae877df5b9639b565">HE_SIP_SEQ_STAGE</a>},</div>
<div class="line">}</div>
<div class="ttc" id="anamespacehello__fpga_html_aa43afc40a8fc58fce6b9a246fead89cda3622ca86aaf29b3ae877df5b9639b565"><div class="ttname"><a href="namespacehello__fpga.html#aa43afc40a8fc58fce6b9a246fead89cda3622ca86aaf29b3ae877df5b9639b565">hello_fpga::HE_SIP_SEQ_STAGE</a></div><div class="ttdeci">@ HE_SIP_SEQ_STAGE</div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_8h_source.html#l00356">cxl_hello_fpga.h:356</a></div></div>
<div class="ttc" id="anamespacehello__fpga_html_aa43afc40a8fc58fce6b9a246fead89cdaf99d84e090b709d7e93fccd5d44c1eff"><div class="ttname"><a href="namespacehello__fpga.html#aa43afc40a8fc58fce6b9a246fead89cdaf99d84e090b709d7e93fccd5d44c1eff">hello_fpga::HE_ENABLE_TRAFFIC_STAGE</a></div><div class="ttdeci">@ HE_ENABLE_TRAFFIC_STAGE</div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_8h_source.html#l00355">cxl_hello_fpga.h:355</a></div></div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="cxl__hello__fpga_8h_source.html#l00359">359</a> of file <a class="el" href="cxl__hello__fpga_8h_source.html">cxl_hello_fpga.h</a>.</p>

</div>
</div>
<a id="a077c65c743b0848871dcfb005df7263c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a077c65c743b0848871dcfb005df7263c">&#9670;&nbsp;</a></span>addrtable_size</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::map&lt;uint32_t, uint32_t&gt; hello_fpga::addrtable_size</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    {<a class="code" href="namespacehello__fpga.html#ad00d66cbaca8c661a0202a260f8634caa50c999fbe439c89fe17c112b9e4d13e2">HE_ADDRTABLE_SIZE4096</a>, 4096}, {<a class="code" href="namespacehello__fpga.html#ad00d66cbaca8c661a0202a260f8634caad3aa698ac0e25f45774993e2bf446e74">HE_ADDRTABLE_SIZE2048</a>, 2048},</div>
<div class="line">    {<a class="code" href="namespacehello__fpga.html#ad00d66cbaca8c661a0202a260f8634caa4aa0e80f38a63b076d7072c3f5c99bfd">HE_ADDRTABLE_SIZE1024</a>, 1024}, {<a class="code" href="namespacehello__fpga.html#ad00d66cbaca8c661a0202a260f8634caa780b4babf88739c8632501029900e499">HE_ADDRTABLE_SIZE512</a>, 512},</div>
<div class="line">    {<a class="code" href="namespacehello__fpga.html#ad00d66cbaca8c661a0202a260f8634caab0d20a44dca1a57976e1f3d1d50d4a76">HE_ADDRTABLE_SIZE256</a>, 256},   {<a class="code" href="namespacehello__fpga.html#ad00d66cbaca8c661a0202a260f8634caab9d2410d80a7c1c13c1067d0bdf5093c">HE_ADDRTABLE_SIZE128</a>, 128},</div>
<div class="line">    {<a class="code" href="namespacehello__fpga.html#ad00d66cbaca8c661a0202a260f8634caa1ab4663f9803f91f762ec5cc1a6b0a2f">HE_ADDRTABLE_SIZE64</a>, 64},     {<a class="code" href="namespacehello__fpga.html#ad00d66cbaca8c661a0202a260f8634caafc6a7e1735f14b02cc8747e09e32bd80">HE_ADDRTABLE_SIZE32</a>, 32},</div>
<div class="line">    {<a class="code" href="namespacehello__fpga.html#ad00d66cbaca8c661a0202a260f8634caa1d330dab34b269e8185645ff6171e95c">HE_ADDRTABLE_SIZE16</a>, 16},     {<a class="code" href="namespacehello__fpga.html#ad00d66cbaca8c661a0202a260f8634caa3c9e53c54240d3630bc365f8adca623e">HE_ADDRTABLE_SIZE8</a>, 8},</div>
<div class="line">    {<a class="code" href="namespacehello__fpga.html#ad00d66cbaca8c661a0202a260f8634caa946ccf91321ac315848ce4b3a5c2b682">HE_ADDRTABLE_SIZE4</a>, 4},       {<a class="code" href="namespacehello__fpga.html#ad00d66cbaca8c661a0202a260f8634caa15fa639d4abfb6fc5265f8a8dd1c0258">HE_ADDRTABLE_SIZE2</a>, 2},</div>
<div class="line"> </div>
<div class="line">}</div>
<div class="ttc" id="anamespacehello__fpga_html_ad00d66cbaca8c661a0202a260f8634caa15fa639d4abfb6fc5265f8a8dd1c0258"><div class="ttname"><a href="namespacehello__fpga.html#ad00d66cbaca8c661a0202a260f8634caa15fa639d4abfb6fc5265f8a8dd1c0258">hello_fpga::HE_ADDRTABLE_SIZE2</a></div><div class="ttdeci">@ HE_ADDRTABLE_SIZE2</div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_8h_source.html#l00350">cxl_hello_fpga.h:350</a></div></div>
<div class="ttc" id="anamespacehello__fpga_html_ad00d66cbaca8c661a0202a260f8634caa1ab4663f9803f91f762ec5cc1a6b0a2f"><div class="ttname"><a href="namespacehello__fpga.html#ad00d66cbaca8c661a0202a260f8634caa1ab4663f9803f91f762ec5cc1a6b0a2f">hello_fpga::HE_ADDRTABLE_SIZE64</a></div><div class="ttdeci">@ HE_ADDRTABLE_SIZE64</div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_8h_source.html#l00345">cxl_hello_fpga.h:345</a></div></div>
<div class="ttc" id="anamespacehello__fpga_html_ad00d66cbaca8c661a0202a260f8634caa1d330dab34b269e8185645ff6171e95c"><div class="ttname"><a href="namespacehello__fpga.html#ad00d66cbaca8c661a0202a260f8634caa1d330dab34b269e8185645ff6171e95c">hello_fpga::HE_ADDRTABLE_SIZE16</a></div><div class="ttdeci">@ HE_ADDRTABLE_SIZE16</div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_8h_source.html#l00347">cxl_hello_fpga.h:347</a></div></div>
<div class="ttc" id="anamespacehello__fpga_html_ad00d66cbaca8c661a0202a260f8634caa3c9e53c54240d3630bc365f8adca623e"><div class="ttname"><a href="namespacehello__fpga.html#ad00d66cbaca8c661a0202a260f8634caa3c9e53c54240d3630bc365f8adca623e">hello_fpga::HE_ADDRTABLE_SIZE8</a></div><div class="ttdeci">@ HE_ADDRTABLE_SIZE8</div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_8h_source.html#l00348">cxl_hello_fpga.h:348</a></div></div>
<div class="ttc" id="anamespacehello__fpga_html_ad00d66cbaca8c661a0202a260f8634caa4aa0e80f38a63b076d7072c3f5c99bfd"><div class="ttname"><a href="namespacehello__fpga.html#ad00d66cbaca8c661a0202a260f8634caa4aa0e80f38a63b076d7072c3f5c99bfd">hello_fpga::HE_ADDRTABLE_SIZE1024</a></div><div class="ttdeci">@ HE_ADDRTABLE_SIZE1024</div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_8h_source.html#l00341">cxl_hello_fpga.h:341</a></div></div>
<div class="ttc" id="anamespacehello__fpga_html_ad00d66cbaca8c661a0202a260f8634caa50c999fbe439c89fe17c112b9e4d13e2"><div class="ttname"><a href="namespacehello__fpga.html#ad00d66cbaca8c661a0202a260f8634caa50c999fbe439c89fe17c112b9e4d13e2">hello_fpga::HE_ADDRTABLE_SIZE4096</a></div><div class="ttdeci">@ HE_ADDRTABLE_SIZE4096</div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_8h_source.html#l00339">cxl_hello_fpga.h:339</a></div></div>
<div class="ttc" id="anamespacehello__fpga_html_ad00d66cbaca8c661a0202a260f8634caa780b4babf88739c8632501029900e499"><div class="ttname"><a href="namespacehello__fpga.html#ad00d66cbaca8c661a0202a260f8634caa780b4babf88739c8632501029900e499">hello_fpga::HE_ADDRTABLE_SIZE512</a></div><div class="ttdeci">@ HE_ADDRTABLE_SIZE512</div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_8h_source.html#l00342">cxl_hello_fpga.h:342</a></div></div>
<div class="ttc" id="anamespacehello__fpga_html_ad00d66cbaca8c661a0202a260f8634caa946ccf91321ac315848ce4b3a5c2b682"><div class="ttname"><a href="namespacehello__fpga.html#ad00d66cbaca8c661a0202a260f8634caa946ccf91321ac315848ce4b3a5c2b682">hello_fpga::HE_ADDRTABLE_SIZE4</a></div><div class="ttdeci">@ HE_ADDRTABLE_SIZE4</div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_8h_source.html#l00349">cxl_hello_fpga.h:349</a></div></div>
<div class="ttc" id="anamespacehello__fpga_html_ad00d66cbaca8c661a0202a260f8634caab0d20a44dca1a57976e1f3d1d50d4a76"><div class="ttname"><a href="namespacehello__fpga.html#ad00d66cbaca8c661a0202a260f8634caab0d20a44dca1a57976e1f3d1d50d4a76">hello_fpga::HE_ADDRTABLE_SIZE256</a></div><div class="ttdeci">@ HE_ADDRTABLE_SIZE256</div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_8h_source.html#l00343">cxl_hello_fpga.h:343</a></div></div>
<div class="ttc" id="anamespacehello__fpga_html_ad00d66cbaca8c661a0202a260f8634caab9d2410d80a7c1c13c1067d0bdf5093c"><div class="ttname"><a href="namespacehello__fpga.html#ad00d66cbaca8c661a0202a260f8634caab9d2410d80a7c1c13c1067d0bdf5093c">hello_fpga::HE_ADDRTABLE_SIZE128</a></div><div class="ttdeci">@ HE_ADDRTABLE_SIZE128</div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_8h_source.html#l00344">cxl_hello_fpga.h:344</a></div></div>
<div class="ttc" id="anamespacehello__fpga_html_ad00d66cbaca8c661a0202a260f8634caad3aa698ac0e25f45774993e2bf446e74"><div class="ttname"><a href="namespacehello__fpga.html#ad00d66cbaca8c661a0202a260f8634caad3aa698ac0e25f45774993e2bf446e74">hello_fpga::HE_ADDRTABLE_SIZE2048</a></div><div class="ttdeci">@ HE_ADDRTABLE_SIZE2048</div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_8h_source.html#l00340">cxl_hello_fpga.h:340</a></div></div>
<div class="ttc" id="anamespacehello__fpga_html_ad00d66cbaca8c661a0202a260f8634caafc6a7e1735f14b02cc8747e09e32bd80"><div class="ttname"><a href="namespacehello__fpga.html#ad00d66cbaca8c661a0202a260f8634caafc6a7e1735f14b02cc8747e09e32bd80">hello_fpga::HE_ADDRTABLE_SIZE32</a></div><div class="ttdeci">@ HE_ADDRTABLE_SIZE32</div><div class="ttdef"><b>Definition:</b> <a href="cxl__hello__fpga_8h_source.html#l00346">cxl_hello_fpga.h:346</a></div></div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="cxl__hello__fpga_8h_source.html#l00364">364</a> of file <a class="el" href="cxl__hello__fpga_8h_source.html">cxl_hello_fpga.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1
</small></address>
</body>
</html>
