
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns max 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns max 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack max 2.07

==========================================================================
cts final report_clock_min_period
--------------------------------------------------------------------------
core_clock period_min = 2.93 fmax = 341.59

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.31 source latency shift_reg_debug[3]$_DFFE_PN0P_/CLK ^
  -0.29 target latency sda_internal$_DFFE_PN1P_/CLK ^
   0.00 CRPR
--------------
   0.01 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: shift_reg_debug[1]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold62/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.05    0.52    0.72 ^ hold62/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net61 (net)
                  0.05    0.00    0.72 ^ input19/A (sky130_fd_sc_hd__buf_2)
     1    0.00    0.03    0.09    0.81 ^ input19/X (sky130_fd_sc_hd__buf_2)
                                         net18 (net)
                  0.03    0.00    0.81 ^ place61/A (sky130_fd_sc_hd__buf_4)
    39    0.21    0.56    0.46    1.27 ^ place61/X (sky130_fd_sc_hd__buf_4)
                                         net60 (net)
                  0.56    0.01    1.28 ^ shift_reg_debug[1]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  1.28   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.03    0.07    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.07    0.00    0.13 ^ clkbuf_2_1__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
    13    0.04    0.09    0.17    0.30 ^ clkbuf_2_1__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_2_1__leaf_clk (net)
                  0.09    0.00    0.31 ^ shift_reg_debug[1]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    0.31   clock reconvergence pessimism
                          0.47    0.78   library removal time
                                  0.78   data required time
-----------------------------------------------------------------------------
                                  0.78   data required time
                                 -1.28   data arrival time
-----------------------------------------------------------------------------
                                  0.51   slack (MET)


Startpoint: scl_internal$_DFFE_PN1P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: scl_internal$_DFFE_PN1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.03    0.07    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.07    0.00    0.13 ^ clkbuf_2_0__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.04    0.08    0.17    0.30 ^ clkbuf_2_0__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_2_0__leaf_clk (net)
                  0.08    0.00    0.30 ^ scl_internal$_DFFE_PN1P_/CLK (sky130_fd_sc_hd__dfstp_2)
     2    0.01    0.03    0.37    0.68 v scl_internal$_DFFE_PN1P_/Q (sky130_fd_sc_hd__dfstp_2)
                                         net38 (net)
                  0.03    0.00    0.68 v _359_/A (sky130_fd_sc_hd__nand2_1)
     1    0.00    0.04    0.05    0.73 ^ _359_/Y (sky130_fd_sc_hd__nand2_1)
                                         _130_ (net)
                  0.04    0.00    0.73 ^ _362_/A (sky130_fd_sc_hd__nand2_1)
     1    0.00    0.03    0.05    0.77 v _362_/Y (sky130_fd_sc_hd__nand2_1)
                                         _044_ (net)
                  0.03    0.00    0.77 v scl_internal$_DFFE_PN1P_/D (sky130_fd_sc_hd__dfstp_2)
                                  0.77   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.03    0.07    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.07    0.00    0.13 ^ clkbuf_2_0__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
    12    0.04    0.08    0.17    0.30 ^ clkbuf_2_0__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_2_0__leaf_clk (net)
                  0.08    0.00    0.30 ^ scl_internal$_DFFE_PN1P_/CLK (sky130_fd_sc_hd__dfstp_2)
                          0.00    0.30   clock reconvergence pessimism
                          0.00    0.31   library hold time
                                  0.31   data required time
-----------------------------------------------------------------------------
                                  0.31   data required time
                                 -0.77   data arrival time
-----------------------------------------------------------------------------
                                  0.47   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: sda_internal$_DFFE_PN1P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold62/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.05    0.52    0.72 ^ hold62/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net61 (net)
                  0.05    0.00    0.72 ^ input19/A (sky130_fd_sc_hd__buf_2)
     1    0.00    0.03    0.09    0.81 ^ input19/X (sky130_fd_sc_hd__buf_2)
                                         net18 (net)
                  0.03    0.00    0.81 ^ place61/A (sky130_fd_sc_hd__buf_4)
    39    0.21    0.56    0.46    1.27 ^ place61/X (sky130_fd_sc_hd__buf_4)
                                         net60 (net)
                  0.56    0.00    1.28 ^ sda_internal$_DFFE_PN1P_/SET_B (sky130_fd_sc_hd__dfstp_2)
                                  1.28   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.02    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.03    0.07    0.13    5.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.07    0.00    5.13 ^ clkbuf_2_2__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
     8    0.03    0.07    0.16    5.29 ^ clkbuf_2_2__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_2_2__leaf_clk (net)
                  0.07    0.00    5.29 ^ sda_internal$_DFFE_PN1P_/CLK (sky130_fd_sc_hd__dfstp_2)
                          0.00    5.29   clock reconvergence pessimism
                          0.10    5.39   library recovery time
                                  5.39   data required time
-----------------------------------------------------------------------------
                                  5.39   data required time
                                 -1.28   data arrival time
-----------------------------------------------------------------------------
                                  4.12   slack (MET)


Startpoint: state[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: bit_counter_debug[1]$_DFFE_PN1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.03    0.07    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.07    0.00    0.13 ^ clkbuf_2_2__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
     8    0.03    0.07    0.16    0.29 ^ clkbuf_2_2__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_2_2__leaf_clk (net)
                  0.07    0.00    0.29 ^ state[1]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
    26    0.10    0.82    0.88    1.18 ^ state[1]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
                                         net49 (net)
                  0.82    0.00    1.18 ^ _323_/C_N (sky130_fd_sc_hd__nor4bb_1)
     7    0.02    0.96    0.91    2.09 ^ _323_/Y (sky130_fd_sc_hd__nor4bb_1)
                                         _110_ (net)
                  0.96    0.00    2.09 ^ _324_/C (sky130_fd_sc_hd__nand3_1)
     1    0.00    0.14    0.16    2.25 v _324_/Y (sky130_fd_sc_hd__nand3_1)
                                         _111_ (net)
                  0.14    0.00    2.25 v _328_/C (sky130_fd_sc_hd__nand4_1)
     7    0.03    0.30    0.30    2.55 ^ _328_/Y (sky130_fd_sc_hd__nand4_1)
                                         _115_ (net)
                  0.30    0.00    2.55 ^ _329_/C1 (sky130_fd_sc_hd__a221o_1)
     3    0.02    0.17    0.26    2.81 ^ _329_/X (sky130_fd_sc_hd__a221o_1)
                                         _116_ (net)
                  0.17    0.00    2.81 ^ _332_/S (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.36    3.16 v _332_/X (sky130_fd_sc_hd__mux2_2)
                                         _029_ (net)
                  0.05    0.00    3.16 v bit_counter_debug[1]$_DFFE_PN1P_/D (sky130_fd_sc_hd__dfstp_2)
                                  3.16   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.02    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.03    0.07    0.13    5.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.07    0.00    5.13 ^ clkbuf_2_3__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.04    0.08    0.17    5.30 ^ clkbuf_2_3__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_2_3__leaf_clk (net)
                  0.08    0.00    5.30 ^ bit_counter_debug[1]$_DFFE_PN1P_/CLK (sky130_fd_sc_hd__dfstp_2)
                          0.00    5.30   clock reconvergence pessimism
                         -0.07    5.24   library setup time
                                  5.24   data required time
-----------------------------------------------------------------------------
                                  5.24   data required time
                                 -3.16   data arrival time
-----------------------------------------------------------------------------
                                  2.07   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: sda_internal$_DFFE_PN1P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold62/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.05    0.52    0.72 ^ hold62/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net61 (net)
                  0.05    0.00    0.72 ^ input19/A (sky130_fd_sc_hd__buf_2)
     1    0.00    0.03    0.09    0.81 ^ input19/X (sky130_fd_sc_hd__buf_2)
                                         net18 (net)
                  0.03    0.00    0.81 ^ place61/A (sky130_fd_sc_hd__buf_4)
    39    0.21    0.56    0.46    1.27 ^ place61/X (sky130_fd_sc_hd__buf_4)
                                         net60 (net)
                  0.56    0.00    1.28 ^ sda_internal$_DFFE_PN1P_/SET_B (sky130_fd_sc_hd__dfstp_2)
                                  1.28   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.02    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.03    0.07    0.13    5.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.07    0.00    5.13 ^ clkbuf_2_2__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
     8    0.03    0.07    0.16    5.29 ^ clkbuf_2_2__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_2_2__leaf_clk (net)
                  0.07    0.00    5.29 ^ sda_internal$_DFFE_PN1P_/CLK (sky130_fd_sc_hd__dfstp_2)
                          0.00    5.29   clock reconvergence pessimism
                          0.10    5.39   library recovery time
                                  5.39   data required time
-----------------------------------------------------------------------------
                                  5.39   data required time
                                 -1.28   data arrival time
-----------------------------------------------------------------------------
                                  4.12   slack (MET)


Startpoint: state[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: bit_counter_debug[1]$_DFFE_PN1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.03    0.07    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.07    0.00    0.13 ^ clkbuf_2_2__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
     8    0.03    0.07    0.16    0.29 ^ clkbuf_2_2__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_2_2__leaf_clk (net)
                  0.07    0.00    0.29 ^ state[1]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
    26    0.10    0.82    0.88    1.18 ^ state[1]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
                                         net49 (net)
                  0.82    0.00    1.18 ^ _323_/C_N (sky130_fd_sc_hd__nor4bb_1)
     7    0.02    0.96    0.91    2.09 ^ _323_/Y (sky130_fd_sc_hd__nor4bb_1)
                                         _110_ (net)
                  0.96    0.00    2.09 ^ _324_/C (sky130_fd_sc_hd__nand3_1)
     1    0.00    0.14    0.16    2.25 v _324_/Y (sky130_fd_sc_hd__nand3_1)
                                         _111_ (net)
                  0.14    0.00    2.25 v _328_/C (sky130_fd_sc_hd__nand4_1)
     7    0.03    0.30    0.30    2.55 ^ _328_/Y (sky130_fd_sc_hd__nand4_1)
                                         _115_ (net)
                  0.30    0.00    2.55 ^ _329_/C1 (sky130_fd_sc_hd__a221o_1)
     3    0.02    0.17    0.26    2.81 ^ _329_/X (sky130_fd_sc_hd__a221o_1)
                                         _116_ (net)
                  0.17    0.00    2.81 ^ _332_/S (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.36    3.16 v _332_/X (sky130_fd_sc_hd__mux2_2)
                                         _029_ (net)
                  0.05    0.00    3.16 v bit_counter_debug[1]$_DFFE_PN1P_/D (sky130_fd_sc_hd__dfstp_2)
                                  3.16   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.02    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.03    0.07    0.13    5.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.07    0.00    5.13 ^ clkbuf_2_3__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.04    0.08    0.17    5.30 ^ clkbuf_2_3__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_2_3__leaf_clk (net)
                  0.08    0.00    5.30 ^ bit_counter_debug[1]$_DFFE_PN1P_/CLK (sky130_fd_sc_hd__dfstp_2)
                          0.00    5.30   clock reconvergence pessimism
                         -0.07    5.24   library setup time
                                  5.24   data required time
-----------------------------------------------------------------------------
                                  5.24   data required time
                                 -3.16   data arrival time
-----------------------------------------------------------------------------
                                  2.07   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
0.5160225629806519

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
1.4798239469528198

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.3487

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
0.013586414977908134

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
0.03663099929690361

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.3709

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: state[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: bit_counter_debug[1]$_DFFE_PN1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.16    0.29 ^ clkbuf_2_2__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.00    0.29 ^ state[1]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.88    1.18 ^ state[1]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
   0.92    2.09 ^ _323_/Y (sky130_fd_sc_hd__nor4bb_1)
   0.16    2.25 v _324_/Y (sky130_fd_sc_hd__nand3_1)
   0.30    2.55 ^ _328_/Y (sky130_fd_sc_hd__nand4_1)
   0.26    2.81 ^ _329_/X (sky130_fd_sc_hd__a221o_1)
   0.36    3.16 v _332_/X (sky130_fd_sc_hd__mux2_2)
   0.00    3.16 v bit_counter_debug[1]$_DFFE_PN1P_/D (sky130_fd_sc_hd__dfstp_2)
           3.16   data arrival time

   5.00    5.00   clock core_clock (rise edge)
   0.00    5.00   clock source latency
   0.00    5.00 ^ clk (in)
   0.13    5.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.17    5.30 ^ clkbuf_2_3__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.00    5.30 ^ bit_counter_debug[1]$_DFFE_PN1P_/CLK (sky130_fd_sc_hd__dfstp_2)
   0.00    5.30   clock reconvergence pessimism
  -0.07    5.24   library setup time
           5.24   data required time
---------------------------------------------------------
           5.24   data required time
          -3.16   data arrival time
---------------------------------------------------------
           2.07   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: scl_internal$_DFFE_PN1P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: scl_internal$_DFFE_PN1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.17    0.30 ^ clkbuf_2_0__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.00    0.30 ^ scl_internal$_DFFE_PN1P_/CLK (sky130_fd_sc_hd__dfstp_2)
   0.37    0.68 v scl_internal$_DFFE_PN1P_/Q (sky130_fd_sc_hd__dfstp_2)
   0.05    0.73 ^ _359_/Y (sky130_fd_sc_hd__nand2_1)
   0.05    0.77 v _362_/Y (sky130_fd_sc_hd__nand2_1)
   0.00    0.77 v scl_internal$_DFFE_PN1P_/D (sky130_fd_sc_hd__dfstp_2)
           0.77   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.17    0.30 ^ clkbuf_2_0__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.00    0.30 ^ scl_internal$_DFFE_PN1P_/CLK (sky130_fd_sc_hd__dfstp_2)
   0.00    0.30   clock reconvergence pessimism
   0.00    0.31   library hold time
           0.31   data required time
---------------------------------------------------------
           0.31   data required time
          -0.77   data arrival time
---------------------------------------------------------
           0.47   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.2946

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.3052

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
3.1639

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
2.0726

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
65.507759

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             3.16e-04   0.00e+00   4.83e-10   3.16e-04  51.0%
Combinational          1.68e-05   1.21e-05   7.91e-10   2.89e-05   4.7%
Clock                  1.49e-04   1.25e-04   5.14e-11   2.74e-04  44.3%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.81e-04   1.37e-04   1.33e-09   6.19e-04 100.0%
                          77.8%      22.2%       0.0%
