Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun Mar 26 22:41:00 2023
| Host         : LAPTOP-IGR6C2L1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file rom2_timing_summary_routed.rpt -pb rom2_timing_summary_routed.pb -rpx rom2_timing_summary_routed.rpx -warn_on_violation
| Design       : rom2
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (4)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4)
5. checking no_input_delay (2)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4)
------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4)
------------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    8          inf        0.000                      0                    8           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data_out_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.063ns  (logic 3.189ns (62.977%)  route 1.874ns (37.023%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE                         0.000     0.000 r  data_out_reg[3]/C
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.419     0.419 r  data_out_reg[3]/Q
                         net (fo=1, routed)           1.874     2.293    data_out_OBUF[3]
    W14                  OBUF (Prop_obuf_I_O)         2.770     5.063 r  data_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.063    data_out[3]
    W14                                                               r  data_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_out_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.892ns  (logic 3.192ns (65.249%)  route 1.700ns (34.751%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE                         0.000     0.000 r  data_out_reg[1]/C
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.419     0.419 r  data_out_reg[1]/Q
                         net (fo=1, routed)           1.700     2.119    data_out_OBUF[1]
    U16                  OBUF (Prop_obuf_I_O)         2.773     4.892 r  data_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.892    data_out[1]
    U16                                                               r  data_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_out_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.737ns  (logic 3.063ns (64.672%)  route 1.673ns (35.328%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE                         0.000     0.000 r  data_out_reg[2]/C
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  data_out_reg[2]/Q
                         net (fo=1, routed)           1.673     2.129    data_out_OBUF[2]
    U15                  OBUF (Prop_obuf_I_O)         2.607     4.737 r  data_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.737    data_out[2]
    U15                                                               r  data_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.586ns  (logic 3.053ns (66.571%)  route 1.533ns (33.429%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE                         0.000     0.000 r  data_out_reg[0]/C
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  data_out_reg[0]/Q
                         net (fo=1, routed)           1.533     1.989    data_out_OBUF[0]
    V13                  OBUF (Prop_obuf_I_O)         2.597     4.586 r  data_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.586    data_out[0]
    V13                                                               r  data_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 address[1]
                            (input port)
  Destination:            data_out_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.302ns  (logic 1.081ns (46.954%)  route 1.221ns (53.046%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 f  address[1] (IN)
                         net (fo=0)                   0.000     0.000    address[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.931     0.931 f  address_IBUF[1]_inst/O
                         net (fo=3, routed)           1.221     2.152    address_IBUF[1]
    SLICE_X0Y2           LUT2 (Prop_lut2_I0_O)        0.150     2.302 r  data_out[1]_i_1/O
                         net (fo=1, routed)           0.000     2.302    data_out[1]_i_1_n_0
    SLICE_X0Y2           FDRE                                         r  data_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 address[1]
                            (input port)
  Destination:            data_out_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.276ns  (logic 1.055ns (46.348%)  route 1.221ns (53.652%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  address[1] (IN)
                         net (fo=0)                   0.000     0.000    address[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  address_IBUF[1]_inst/O
                         net (fo=3, routed)           1.221     2.152    address_IBUF[1]
    SLICE_X0Y2           LUT2 (Prop_lut2_I0_O)        0.124     2.276 r  data_out[0]_i_1/O
                         net (fo=1, routed)           0.000     2.276    data_out[0]_i_1_n_0
    SLICE_X0Y2           FDRE                                         r  data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 address[1]
                            (input port)
  Destination:            data_out_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.268ns  (logic 1.055ns (46.509%)  route 1.213ns (53.491%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  address[1] (IN)
                         net (fo=0)                   0.000     0.000    address[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  address_IBUF[1]_inst/O
                         net (fo=3, routed)           1.213     2.144    address_IBUF[1]
    SLICE_X0Y2           LUT2 (Prop_lut2_I0_O)        0.124     2.268 r  data_out[2]_i_1/O
                         net (fo=1, routed)           0.000     2.268    data_out[2]_i_1_n_0
    SLICE_X0Y2           FDRE                                         r  data_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 address[0]
                            (input port)
  Destination:            data_out_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.051ns  (logic 1.055ns (51.462%)  route 0.995ns (48.538%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 f  address[0] (IN)
                         net (fo=0)                   0.000     0.000    address[0]
    U14                  IBUF (Prop_ibuf_I_O)         0.936     0.936 f  address_IBUF[0]_inst/O
                         net (fo=4, routed)           0.995     1.932    address_IBUF[0]
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.119     2.051 r  data_out[3]_i_1/O
                         net (fo=1, routed)           0.000     2.051    data_out[3]_i_1_n_0
    SLICE_X0Y2           FDRE                                         r  data_out_reg[3]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 address[0]
                            (input port)
  Destination:            data_out_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.615ns  (logic 0.210ns (34.233%)  route 0.404ns (65.767%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 f  address[0] (IN)
                         net (fo=0)                   0.000     0.000    address[0]
    U14                  IBUF (Prop_ibuf_I_O)         0.165     0.165 f  address_IBUF[0]_inst/O
                         net (fo=4, routed)           0.404     0.570    address_IBUF[0]
    SLICE_X0Y2           LUT2 (Prop_lut2_I1_O)        0.045     0.615 r  data_out[0]_i_1/O
                         net (fo=1, routed)           0.000     0.615    data_out[0]_i_1_n_0
    SLICE_X0Y2           FDRE                                         r  data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 address[0]
                            (input port)
  Destination:            data_out_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.616ns  (logic 0.210ns (34.177%)  route 0.405ns (65.823%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 f  address[0] (IN)
                         net (fo=0)                   0.000     0.000    address[0]
    U14                  IBUF (Prop_ibuf_I_O)         0.165     0.165 f  address_IBUF[0]_inst/O
                         net (fo=4, routed)           0.405     0.571    address_IBUF[0]
    SLICE_X0Y2           LUT2 (Prop_lut2_I1_O)        0.045     0.616 r  data_out[2]_i_1/O
                         net (fo=1, routed)           0.000     0.616    data_out[2]_i_1_n_0
    SLICE_X0Y2           FDRE                                         r  data_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 address[0]
                            (input port)
  Destination:            data_out_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.618ns  (logic 0.213ns (34.552%)  route 0.404ns (65.448%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 f  address[0] (IN)
                         net (fo=0)                   0.000     0.000    address[0]
    U14                  IBUF (Prop_ibuf_I_O)         0.165     0.165 f  address_IBUF[0]_inst/O
                         net (fo=4, routed)           0.404     0.570    address_IBUF[0]
    SLICE_X0Y2           LUT2 (Prop_lut2_I1_O)        0.048     0.618 r  data_out[1]_i_1/O
                         net (fo=1, routed)           0.000     0.618    data_out[1]_i_1_n_0
    SLICE_X0Y2           FDRE                                         r  data_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 address[0]
                            (input port)
  Destination:            data_out_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.620ns  (logic 0.214ns (34.602%)  route 0.405ns (65.398%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 f  address[0] (IN)
                         net (fo=0)                   0.000     0.000    address[0]
    U14                  IBUF (Prop_ibuf_I_O)         0.165     0.165 f  address_IBUF[0]_inst/O
                         net (fo=4, routed)           0.405     0.571    address_IBUF[0]
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.049     0.620 r  data_out[3]_i_1/O
                         net (fo=1, routed)           0.000     0.620    data_out[3]_i_1_n_0
    SLICE_X0Y2           FDRE                                         r  data_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.541ns  (logic 1.255ns (81.437%)  route 0.286ns (18.563%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE                         0.000     0.000 r  data_out_reg[0]/C
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  data_out_reg[0]/Q
                         net (fo=1, routed)           0.286     0.427    data_out_OBUF[0]
    V13                  OBUF (Prop_obuf_I_O)         1.114     1.541 r  data_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.541    data_out[0]
    V13                                                               r  data_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_out_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.610ns  (logic 1.266ns (78.604%)  route 0.344ns (21.396%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE                         0.000     0.000 r  data_out_reg[2]/C
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  data_out_reg[2]/Q
                         net (fo=1, routed)           0.344     0.485    data_out_OBUF[2]
    U15                  OBUF (Prop_obuf_I_O)         1.125     1.610 r  data_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.610    data_out[2]
    U15                                                               r  data_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_out_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.645ns  (logic 1.297ns (78.847%)  route 0.348ns (21.153%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE                         0.000     0.000 r  data_out_reg[1]/C
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.128     0.128 r  data_out_reg[1]/Q
                         net (fo=1, routed)           0.348     0.476    data_out_OBUF[1]
    U16                  OBUF (Prop_obuf_I_O)         1.169     1.645 r  data_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.645    data_out[1]
    U16                                                               r  data_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 data_out_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            data_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.721ns  (logic 1.296ns (75.279%)  route 0.425ns (24.721%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE                         0.000     0.000 r  data_out_reg[3]/C
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.128     0.128 r  data_out_reg[3]/Q
                         net (fo=1, routed)           0.425     0.553    data_out_OBUF[3]
    W14                  OBUF (Prop_obuf_I_O)         1.168     1.721 r  data_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.721    data_out[3]
    W14                                                               r  data_out[3] (OUT)
  -------------------------------------------------------------------    -------------------





