// Seed: 4089860916
module module_0 (
    input wire id_0,
    input wor id_1,
    output tri id_2,
    input tri1 id_3,
    input tri1 id_4,
    output wand id_5,
    input tri id_6,
    input wand id_7,
    output tri id_8,
    output supply0 id_9,
    input tri id_10,
    input tri1 id_11,
    input supply0 id_12
);
  assign module_1.id_6 = 0;
endmodule
module module_1 #(
    parameter id_11 = 32'd39,
    parameter id_6  = 32'd0
) (
    input tri1 id_0,
    input supply0 id_1,
    input supply1 id_2,
    output wire id_3,
    input uwire id_4,
    output supply1 id_5,
    input wire _id_6
    , id_13,
    output wand id_7,
    input supply1 id_8,
    output wand id_9,
    input tri id_10,
    output uwire _id_11[~  id_11 : id_6]
);
  assign id_9 = -1;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_7,
      id_8,
      id_8,
      id_5,
      id_10,
      id_8,
      id_9,
      id_5,
      id_10,
      id_8,
      id_0
  );
  wire [1 'h0 : id_6] id_14;
  logic [7:0][1 'b0 +  1] id_15;
  logic id_16;
  ;
  supply0 id_17 = -1;
endmodule
