#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun May 19 16:23:12 2019
# Process ID: 8944
# Current directory: C:/Users/hangtenz/Desktop/Verilog-Project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent884 C:\Users\hangtenz\Desktop\Verilog-Project\Project.xpr
# Log file: C:/Users/hangtenz/Desktop/Verilog-Project/vivado.log
# Journal file: C:/Users/hangtenz/Desktop/Verilog-Project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/hangtenz/Desktop/Verilog-Project/Project.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Program/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun May 19 16:23:40 2019] Launched impl_1...
Run output will be captured here: C:/Users/hangtenz/Desktop/Verilog-Project/Project.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AA12F0A
set_property PROGRAM.FILE {C:/Users/hangtenz/Desktop/Verilog-Project/Project.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/hangtenz/Desktop/Verilog-Project/Project.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun May 19 16:27:44 2019] Launched synth_1...
Run output will be captured here: C:/Users/hangtenz/Desktop/Verilog-Project/Project.runs/synth_1/runme.log
[Sun May 19 16:27:44 2019] Launched impl_1...
Run output will be captured here: C:/Users/hangtenz/Desktop/Verilog-Project/Project.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/hangtenz/Desktop/Verilog-Project/Project.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun May 19 16:51:36 2019] Launched synth_1...
Run output will be captured here: C:/Users/hangtenz/Desktop/Verilog-Project/Project.runs/synth_1/runme.log
[Sun May 19 16:51:36 2019] Launched impl_1...
Run output will be captured here: C:/Users/hangtenz/Desktop/Verilog-Project/Project.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/hangtenz/Desktop/Verilog-Project/Project.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun May 19 16:55:58 2019] Launched synth_1...
Run output will be captured here: C:/Users/hangtenz/Desktop/Verilog-Project/Project.runs/synth_1/runme.log
[Sun May 19 16:55:58 2019] Launched impl_1...
Run output will be captured here: C:/Users/hangtenz/Desktop/Verilog-Project/Project.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/hangtenz/Desktop/Verilog-Project/Project.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close [ open C:/Users/hangtenz/Desktop/Verilog-Project/Project.srcs/sources_1/new/hexTosegment.v w ]
add_files C:/Users/hangtenz/Desktop/Verilog-Project/Project.srcs/sources_1/new/hexTosegment.v
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun May 19 17:25:14 2019] Launched synth_1...
Run output will be captured here: C:/Users/hangtenz/Desktop/Verilog-Project/Project.runs/synth_1/runme.log
[Sun May 19 17:25:14 2019] Launched impl_1...
Run output will be captured here: C:/Users/hangtenz/Desktop/Verilog-Project/Project.runs/impl_1/runme.log
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun May 19 17:27:29 2019] Launched synth_1...
Run output will be captured here: C:/Users/hangtenz/Desktop/Verilog-Project/Project.runs/synth_1/runme.log
[Sun May 19 17:27:29 2019] Launched impl_1...
Run output will be captured here: C:/Users/hangtenz/Desktop/Verilog-Project/Project.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun May 19 17:32:10 2019] Launched synth_1...
Run output will be captured here: C:/Users/hangtenz/Desktop/Verilog-Project/Project.runs/synth_1/runme.log
[Sun May 19 17:32:10 2019] Launched impl_1...
Run output will be captured here: C:/Users/hangtenz/Desktop/Verilog-Project/Project.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun May 19 17:32:54 2019] Launched synth_1...
Run output will be captured here: C:/Users/hangtenz/Desktop/Verilog-Project/Project.runs/synth_1/runme.log
[Sun May 19 17:32:54 2019] Launched impl_1...
Run output will be captured here: C:/Users/hangtenz/Desktop/Verilog-Project/Project.runs/impl_1/runme.log
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun May 19 17:34:08 2019] Launched synth_1...
Run output will be captured here: C:/Users/hangtenz/Desktop/Verilog-Project/Project.runs/synth_1/runme.log
[Sun May 19 17:34:08 2019] Launched impl_1...
Run output will be captured here: C:/Users/hangtenz/Desktop/Verilog-Project/Project.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/hangtenz/Desktop/Verilog-Project/Project.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun May 19 17:41:22 2019] Launched synth_1...
Run output will be captured here: C:/Users/hangtenz/Desktop/Verilog-Project/Project.runs/synth_1/runme.log
[Sun May 19 17:41:22 2019] Launched impl_1...
Run output will be captured here: C:/Users/hangtenz/Desktop/Verilog-Project/Project.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/hangtenz/Desktop/Verilog-Project/Project.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun May 19 17:46:55 2019] Launched synth_1...
Run output will be captured here: C:/Users/hangtenz/Desktop/Verilog-Project/Project.runs/synth_1/runme.log
[Sun May 19 17:46:55 2019] Launched impl_1...
Run output will be captured here: C:/Users/hangtenz/Desktop/Verilog-Project/Project.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/hangtenz/Desktop/Verilog-Project/Project.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun May 19 17:52:33 2019] Launched synth_1...
Run output will be captured here: C:/Users/hangtenz/Desktop/Verilog-Project/Project.runs/synth_1/runme.log
[Sun May 19 17:52:33 2019] Launched impl_1...
Run output will be captured here: C:/Users/hangtenz/Desktop/Verilog-Project/Project.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/hangtenz/Desktop/Verilog-Project/Project.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun May 19 17:56:18 2019] Launched synth_1...
Run output will be captured here: C:/Users/hangtenz/Desktop/Verilog-Project/Project.runs/synth_1/runme.log
[Sun May 19 17:56:18 2019] Launched impl_1...
Run output will be captured here: C:/Users/hangtenz/Desktop/Verilog-Project/Project.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/hangtenz/Desktop/Verilog-Project/Project.runs/impl_1/main.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
exit
INFO: [Common 17-206] Exiting Vivado at Sun May 19 18:00:15 2019...
