# HPS-FPGA Hardware Programming
## For Altera's DE0 Nano SoC

Here lies the Quartus II project for the HPS-FPGA programming files. This project will contain a current and voltage reading components; reading off of the 2x5 ADC Header on the Board.


## Credits
This project uses Terasic's "my_first_hps-fpga_base" template project as a base. This template can be found under "Demonstrations" on the "DE0-Nano-SoC CD-ROM" provided at Terasic's [Resources](http://www.terasic.com.tw/cgi-bin/page/archive.pl?Language=English&CategoryNo=163&No=941&PartNo=4) page.
