#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Thu Oct 15 12:13:59 2020
# Process ID: 12028
# Current directory: C:/Users/abby_joseph1/Documents/GitHub/Lab08/Lab08
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16964 C:\Users\abby_joseph1\Documents\GitHub\Lab08\Lab08\Lab08.xpr
# Log file: C:/Users/abby_joseph1/Documents/GitHub/Lab08/Lab08/vivado.log
# Journal file: C:/Users/abby_joseph1/Documents/GitHub/Lab08/Lab08\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/abby_joseph1/Documents/GitHub/Lab08/Lab08/Lab08.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/abby_joseph1/Documents/GitHub/Lab08/Lab08/Lab08.srcs/sources_1'.
CRITICAL WARNING: [Board 49-67] The board_part definition was not found for digilentinc.com:basys3:part0:1.1. This can happen sometimes when you use custom board part. You can resolve this issue by setting 'board.repoPaths' parameter, pointing to the location of custom board files. Valid board_part values can be retrieved with the 'get_board_parts' Tcl command.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/XilinxVitis/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 1111.457 ; gain = 0.000
update_compile_order -fileset sources_1
set_property top mux4_test [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abby_joseph1/Documents/GitHub/Lab08/Lab08/Lab08.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mux4_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/abby_joseph1/Documents/GitHub/Lab08/Lab08/Lab08.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mux4_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/abby_joseph1/Documents/GitHub/Lab08/systemverilogcode/mux4_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4_test
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/abby_joseph1/Documents/GitHub/Lab08/Lab08/Lab08.sim/sim_1/behav/xsim'
"xelab -wto 005fdccda0a04aab9fcad453350786b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mux4_test_behav xil_defaultlib.mux4_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVitis/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 005fdccda0a04aab9fcad453350786b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mux4_test_behav xil_defaultlib.mux4_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'in3' on this module [C:/Users/abby_joseph1/Documents/GitHub/Lab08/systemverilogcode/mux4_test.sv:43]
ERROR: [VRFC 10-3180] cannot find port 'in2' on this module [C:/Users/abby_joseph1/Documents/GitHub/Lab08/systemverilogcode/mux4_test.sv:42]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/abby_joseph1/Documents/GitHub/Lab08/Lab08/Lab08.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/abby_joseph1/Documents/GitHub/Lab08/Lab08/Lab08.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1111.457 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abby_joseph1/Documents/GitHub/Lab08/Lab08/Lab08.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mux4_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/abby_joseph1/Documents/GitHub/Lab08/Lab08/Lab08.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mux4_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/abby_joseph1/Documents/GitHub/Lab08/systemverilogcode/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/abby_joseph1/Documents/GitHub/Lab08/systemverilogcode/mux4_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/abby_joseph1/Documents/GitHub/Lab08/Lab08/Lab08.sim/sim_1/behav/xsim'
"xelab -wto 005fdccda0a04aab9fcad453350786b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mux4_test_behav xil_defaultlib.mux4_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVitis/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 005fdccda0a04aab9fcad453350786b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mux4_test_behav xil_defaultlib.mux4_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'in3' on this module [C:/Users/abby_joseph1/Documents/GitHub/Lab08/systemverilogcode/mux4_test.sv:43]
ERROR: [VRFC 10-3180] cannot find port 'in2' on this module [C:/Users/abby_joseph1/Documents/GitHub/Lab08/systemverilogcode/mux4_test.sv:42]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/abby_joseph1/Documents/GitHub/Lab08/Lab08/Lab08.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/abby_joseph1/Documents/GitHub/Lab08/Lab08/Lab08.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abby_joseph1/Documents/GitHub/Lab08/Lab08/Lab08.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mux4_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/abby_joseph1/Documents/GitHub/Lab08/Lab08/Lab08.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mux4_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/abby_joseph1/Documents/GitHub/Lab08/systemverilogcode/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/abby_joseph1/Documents/GitHub/Lab08/systemverilogcode/mux4_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4_test
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/abby_joseph1/Documents/GitHub/Lab08/Lab08/Lab08.sim/sim_1/behav/xsim'
"xelab -wto 005fdccda0a04aab9fcad453350786b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mux4_test_behav xil_defaultlib.mux4_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVitis/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 005fdccda0a04aab9fcad453350786b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mux4_test_behav xil_defaultlib.mux4_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3184] cannot have packed dimensions of type 'outputreg' [C:/Users/abby_joseph1/Documents/GitHub/Lab08/systemverilogcode/mux4.sv:29]
ERROR: [VRFC 10-3352] formal port 'out' expects a modport or interface instance actual [C:/Users/abby_joseph1/Documents/GitHub/Lab08/systemverilogcode/mux4.sv:29]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/abby_joseph1/Documents/GitHub/Lab08/Lab08/Lab08.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/abby_joseph1/Documents/GitHub/Lab08/Lab08/Lab08.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1111.457 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abby_joseph1/Documents/GitHub/Lab08/Lab08/Lab08.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mux4_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/abby_joseph1/Documents/GitHub/Lab08/Lab08/Lab08.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mux4_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/abby_joseph1/Documents/GitHub/Lab08/systemverilogcode/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/abby_joseph1/Documents/GitHub/Lab08/systemverilogcode/mux4_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/abby_joseph1/Documents/GitHub/Lab08/Lab08/Lab08.sim/sim_1/behav/xsim'
"xelab -wto 005fdccda0a04aab9fcad453350786b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mux4_test_behav xil_defaultlib.mux4_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVitis/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 005fdccda0a04aab9fcad453350786b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mux4_test_behav xil_defaultlib.mux4_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3184] cannot have packed dimensions of type 'outputreg' [C:/Users/abby_joseph1/Documents/GitHub/Lab08/systemverilogcode/mux4.sv:29]
ERROR: [VRFC 10-3352] formal port 'out' expects a modport or interface instance actual [C:/Users/abby_joseph1/Documents/GitHub/Lab08/systemverilogcode/mux4.sv:29]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/abby_joseph1/Documents/GitHub/Lab08/Lab08/Lab08.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/abby_joseph1/Documents/GitHub/Lab08/Lab08/Lab08.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abby_joseph1/Documents/GitHub/Lab08/Lab08/Lab08.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mux4_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/abby_joseph1/Documents/GitHub/Lab08/Lab08/Lab08.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mux4_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/abby_joseph1/Documents/GitHub/Lab08/systemverilogcode/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/abby_joseph1/Documents/GitHub/Lab08/systemverilogcode/mux4_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/abby_joseph1/Documents/GitHub/Lab08/Lab08/Lab08.sim/sim_1/behav/xsim'
"xelab -wto 005fdccda0a04aab9fcad453350786b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mux4_test_behav xil_defaultlib.mux4_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVitis/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 005fdccda0a04aab9fcad453350786b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mux4_test_behav xil_defaultlib.mux4_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux4
Compiling module xil_defaultlib.mux4_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot mux4_test_behav

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/abby_joseph1/Documents/GitHub/Lab08/Lab08/Lab08.sim/sim_1/behav/xsim/xsim.dir/mux4_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Oct 15 12:19:17 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1111.457 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/abby_joseph1/Documents/GitHub/Lab08/Lab08/Lab08.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mux4_test_behav -key {Behavioral:sim_1:Functional:mux4_test} -tclbatch {mux4_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source mux4_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 80 ns : File "C:/Users/abby_joseph1/Documents/GitHub/Lab08/systemverilogcode/mux4_test.sv" Line 61
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mux4_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 1111.457 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abby_joseph1/Documents/GitHub/Lab08/Lab08/Lab08.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mux4_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/abby_joseph1/Documents/GitHub/Lab08/Lab08/Lab08.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mux4_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/abby_joseph1/Documents/GitHub/Lab08/systemverilogcode/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/abby_joseph1/Documents/GitHub/Lab08/systemverilogcode/mux4_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/abby_joseph1/Documents/GitHub/Lab08/Lab08/Lab08.sim/sim_1/behav/xsim'
"xelab -wto 005fdccda0a04aab9fcad453350786b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mux4_test_behav xil_defaultlib.mux4_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVitis/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 005fdccda0a04aab9fcad453350786b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mux4_test_behav xil_defaultlib.mux4_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux4
Compiling module xil_defaultlib.mux4_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot mux4_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/abby_joseph1/Documents/GitHub/Lab08/Lab08/Lab08.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mux4_test_behav -key {Behavioral:sim_1:Functional:mux4_test} -tclbatch {mux4_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source mux4_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 80 ns : File "C:/Users/abby_joseph1/Documents/GitHub/Lab08/systemverilogcode/mux4_test.sv" Line 61
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mux4_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1111.457 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abby_joseph1/Documents/GitHub/Lab08/Lab08/Lab08.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mux4_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/abby_joseph1/Documents/GitHub/Lab08/Lab08/Lab08.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mux4_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/abby_joseph1/Documents/GitHub/Lab08/systemverilogcode/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/abby_joseph1/Documents/GitHub/Lab08/systemverilogcode/mux4_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/abby_joseph1/Documents/GitHub/Lab08/Lab08/Lab08.sim/sim_1/behav/xsim'
"xelab -wto 005fdccda0a04aab9fcad453350786b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mux4_test_behav xil_defaultlib.mux4_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVitis/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 005fdccda0a04aab9fcad453350786b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mux4_test_behav xil_defaultlib.mux4_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux4
Compiling module xil_defaultlib.mux4_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot mux4_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/abby_joseph1/Documents/GitHub/Lab08/Lab08/Lab08.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mux4_test_behav -key {Behavioral:sim_1:Functional:mux4_test} -tclbatch {mux4_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source mux4_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 80 ns : File "C:/Users/abby_joseph1/Documents/GitHub/Lab08/systemverilogcode/mux4_test.sv" Line 61
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mux4_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1111.457 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close [ open C:/Users/abby_joseph1/Documents/GitHub/Lab08/systemverilogcode/an_decoder.sv w ]
add_files C:/Users/abby_joseph1/Documents/GitHub/Lab08/systemverilogcode/an_decoder.sv
update_compile_order -fileset sources_1
close [ open C:/Users/abby_joseph1/Documents/GitHub/Lab08/systemverilogcode/sseg4.sv w ]
add_files C:/Users/abby_joseph1/Documents/GitHub/Lab08/systemverilogcode/sseg4.sv
update_compile_order -fileset sources_1
add_files -norecurse C:/Users/abby_joseph1/Documents/GitHub/Lab07/systemverilogcode/BCD11b.sv
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/abby_joseph1/Documents/GitHub/Lab07/systemverilogcode/BCD11b.sv] -no_script -reset -force -quiet
remove_files  C:/Users/abby_joseph1/Documents/GitHub/Lab07/systemverilogcode/BCD11b.sv
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
add_files -norecurse C:/Users/abby_joseph1/Documents/GitHub/Lab08/systemverilogcode/BCD11b.sv
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property top basys3 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abby_joseph1/Documents/GitHub/Lab08/Lab08/Lab08.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'basys3' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/abby_joseph1/Documents/GitHub/Lab08/Lab08/Lab08.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj basys3_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/abby_joseph1/Documents/GitHub/Lab08/systemverilogcode/disp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module disp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/abby_joseph1/Documents/GitHub/Lab08/systemverilogcode/basys3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module basys3
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/abby_joseph1/Documents/GitHub/Lab08/Lab08/Lab08.sim/sim_1/behav/xsim'
"xelab -wto 005fdccda0a04aab9fcad453350786b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot basys3_behav xil_defaultlib.basys3 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVitis/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 005fdccda0a04aab9fcad453350786b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot basys3_behav xil_defaultlib.basys3 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2063] Module <sseg4_manual> not found while processing module instance <dut> [C:/Users/abby_joseph1/Documents/GitHub/Lab08/systemverilogcode/basys3.sv:31]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/abby_joseph1/Documents/GitHub/Lab08/Lab08/Lab08.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/abby_joseph1/Documents/GitHub/Lab08/Lab08/Lab08.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
close [ open C:/Users/abby_joseph1/Documents/GitHub/Lab08/systemverilogcode/sseg4_manual.sv w ]
add_files C:/Users/abby_joseph1/Documents/GitHub/Lab08/systemverilogcode/sseg4_manual.sv
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abby_joseph1/Documents/GitHub/Lab08/Lab08/Lab08.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'basys3' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/abby_joseph1/Documents/GitHub/Lab08/Lab08/Lab08.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj basys3_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/abby_joseph1/Documents/GitHub/Lab08/systemverilogcode/BCD11b.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD11b
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/abby_joseph1/Documents/GitHub/Lab07/add3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add3
WARNING: [VRFC 10-3676] redeclaration of ansi port 'num' is not allowed [C:/Users/abby_joseph1/Documents/GitHub/Lab07/add3.sv:28]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/abby_joseph1/Documents/GitHub/Lab08/systemverilogcode/an_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module an_decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/abby_joseph1/Documents/GitHub/Lab08/systemverilogcode/disp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module disp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/abby_joseph1/Documents/GitHub/Lab08/systemverilogcode/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/abby_joseph1/Documents/GitHub/Lab08/systemverilogcode/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/abby_joseph1/Documents/GitHub/Lab08/systemverilogcode/sseg4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sseg4
INFO: [VRFC 10-2458] undeclared symbol mux4_put, assumed default net type wire [C:/Users/abby_joseph1/Documents/GitHub/Lab08/systemverilogcode/sseg4.sv:63]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/abby_joseph1/Documents/GitHub/Lab08/systemverilogcode/sseg4_manual.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sseg4_manual
INFO: [VRFC 10-2458] undeclared symbol sw14, assumed default net type wire [C:/Users/abby_joseph1/Documents/GitHub/Lab08/systemverilogcode/sseg4_manual.sv:33]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/abby_joseph1/Documents/GitHub/Lab06/sseg_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sseg_decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/abby_joseph1/Documents/GitHub/Lab08/systemverilogcode/basys3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module basys3
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/abby_joseph1/Documents/GitHub/Lab08/Lab08/Lab08.sim/sim_1/behav/xsim'
"xelab -wto 005fdccda0a04aab9fcad453350786b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot basys3_behav xil_defaultlib.basys3 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVitis/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 005fdccda0a04aab9fcad453350786b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot basys3_behav xil_defaultlib.basys3 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'seg' [C:/Users/abby_joseph1/Documents/GitHub/Lab08/systemverilogcode/basys3.sv:31]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 7 for port 'seg' [C:/Users/abby_joseph1/Documents/GitHub/Lab08/systemverilogcode/sseg4_manual.sv:35]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 11 for port 'B' [C:/Users/abby_joseph1/Documents/GitHub/Lab08/systemverilogcode/sseg4.sv:42]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'num' [C:/Users/abby_joseph1/Documents/GitHub/Lab08/systemverilogcode/sseg4.sv:63]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.add3
Compiling module xil_defaultlib.BCD11b
Compiling module xil_defaultlib.mux2(BITS=16)
Compiling module xil_defaultlib.mux4
Compiling module xil_defaultlib.sseg_decoder
Compiling module xil_defaultlib.an_decoder
Compiling module xil_defaultlib.mux2(BITS=7)
Compiling module xil_defaultlib.sseg4
Compiling module xil_defaultlib.sseg4_manual
Compiling module xil_defaultlib.disp
Compiling module xil_defaultlib.basys3
Compiling module xil_defaultlib.glbl
Built simulation snapshot basys3_behav

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/abby_joseph1/Documents/GitHub/Lab08/Lab08/Lab08.sim/sim_1/behav/xsim/xsim.dir/basys3_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Oct 15 13:21:46 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1129.918 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/abby_joseph1/Documents/GitHub/Lab08/Lab08/Lab08.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "basys3_behav -key {Behavioral:sim_1:Functional:basys3} -tclbatch {basys3.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source basys3.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
    +--------- Digit 3 (? = incorrect segment values)
    |+-------- Decimal point
    ||+------- Digit 2 (? = incorrect segment values)
    |||+------ Decimal point
    ||||+----- Digit 1 (? = incorrect segment values)
    |||||+---- Decimal point
    ||||||+--- Digit 0 (? = incorrect segment values)
    |||||||+-- Decimal point
    ||||||||
-->       F 
-->       F 
-->       F 
-->     F   
-->   F     
-->   F     
-->     F   
-->       F 
--> ?       
--> ?       
--> ?       
--> ?       
-->   F     
-->     F   
-->       F 
$finish called at time : 150 ns : File "C:/Users/abby_joseph1/Documents/GitHub/Lab08/systemverilogcode/basys3.sv" Line 98
INFO: [USF-XSim-96] XSim completed. Design snapshot 'basys3_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1138.668 ; gain = 8.750
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1142.625 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abby_joseph1/Documents/GitHub/Lab08/Lab08/Lab08.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'basys3' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/abby_joseph1/Documents/GitHub/Lab08/Lab08/Lab08.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj basys3_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/abby_joseph1/Documents/GitHub/Lab08/systemverilogcode/sseg4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sseg4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/abby_joseph1/Documents/GitHub/Lab08/systemverilogcode/sseg4_manual.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sseg4_manual
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/abby_joseph1/Documents/GitHub/Lab06/sseg_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sseg_decoder
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/abby_joseph1/Documents/GitHub/Lab08/Lab08/Lab08.sim/sim_1/behav/xsim'
"xelab -wto 005fdccda0a04aab9fcad453350786b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot basys3_behav xil_defaultlib.basys3 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVitis/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 005fdccda0a04aab9fcad453350786b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot basys3_behav xil_defaultlib.basys3 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'seg' [C:/Users/abby_joseph1/Documents/GitHub/Lab08/systemverilogcode/basys3.sv:31]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 7 for port 'seg' [C:/Users/abby_joseph1/Documents/GitHub/Lab08/systemverilogcode/sseg4_manual.sv:35]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.add3
Compiling module xil_defaultlib.BCD11b
Compiling module xil_defaultlib.mux2(BITS=16)
Compiling module xil_defaultlib.mux4
Compiling module xil_defaultlib.sseg_decoder
Compiling module xil_defaultlib.an_decoder
Compiling module xil_defaultlib.mux2(BITS=7)
Compiling module xil_defaultlib.sseg4
Compiling module xil_defaultlib.sseg4_manual
Compiling module xil_defaultlib.disp
Compiling module xil_defaultlib.basys3
Compiling module xil_defaultlib.glbl
Built simulation snapshot basys3_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/abby_joseph1/Documents/GitHub/Lab08/Lab08/Lab08.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "basys3_behav -key {Behavioral:sim_1:Functional:basys3} -tclbatch {basys3.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source basys3.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
    +--------- Digit 3 (? = incorrect segment values)
    |+-------- Decimal point
    ||+------- Digit 2 (? = incorrect segment values)
    |||+------ Decimal point
    ||||+----- Digit 1 (? = incorrect segment values)
    |||||+---- Decimal point
    ||||||+--- Digit 0 (? = incorrect segment values)
    |||||||+-- Decimal point
    ||||||||
-->       0 
-->       ? 
-->       2 
-->     1   
-->   0     
-->   1     
-->     4   
-->       0 
--> 0       
--> 1       
--> 0       
--> ?       
-->   4     
-->     8   
-->       ? 
$finish called at time : 150 ns : File "C:/Users/abby_joseph1/Documents/GitHub/Lab08/systemverilogcode/basys3.sv" Line 98
INFO: [USF-XSim-96] XSim completed. Design snapshot 'basys3_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1200.977 ; gain = 8.445
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abby_joseph1/Documents/GitHub/Lab08/Lab08/Lab08.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'basys3' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/abby_joseph1/Documents/GitHub/Lab08/Lab08/Lab08.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj basys3_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/abby_joseph1/Documents/GitHub/Lab08/systemverilogcode/BCD11b.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD11b
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/abby_joseph1/Documents/GitHub/Lab07/add3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add3
WARNING: [VRFC 10-3676] redeclaration of ansi port 'num' is not allowed [C:/Users/abby_joseph1/Documents/GitHub/Lab07/add3.sv:28]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/abby_joseph1/Documents/GitHub/Lab08/systemverilogcode/an_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module an_decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/abby_joseph1/Documents/GitHub/Lab08/systemverilogcode/disp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module disp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/abby_joseph1/Documents/GitHub/Lab08/systemverilogcode/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/abby_joseph1/Documents/GitHub/Lab08/systemverilogcode/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/abby_joseph1/Documents/GitHub/Lab08/systemverilogcode/sseg4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sseg4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/abby_joseph1/Documents/GitHub/Lab08/systemverilogcode/sseg4_manual.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sseg4_manual
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/abby_joseph1/Documents/GitHub/Lab06/sseg_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sseg_decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/abby_joseph1/Documents/GitHub/Lab08/systemverilogcode/basys3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module basys3
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/abby_joseph1/Documents/GitHub/Lab08/Lab08/Lab08.sim/sim_1/behav/xsim'
"xelab -wto 005fdccda0a04aab9fcad453350786b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot basys3_behav xil_defaultlib.basys3 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVitis/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 005fdccda0a04aab9fcad453350786b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot basys3_behav xil_defaultlib.basys3 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'seg' [C:/Users/abby_joseph1/Documents/GitHub/Lab08/systemverilogcode/basys3.sv:31]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 7 for port 'seg' [C:/Users/abby_joseph1/Documents/GitHub/Lab08/systemverilogcode/sseg4_manual.sv:35]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.add3
Compiling module xil_defaultlib.BCD11b
Compiling module xil_defaultlib.mux2(BITS=16)
Compiling module xil_defaultlib.mux4
Compiling module xil_defaultlib.sseg_decoder
Compiling module xil_defaultlib.an_decoder
Compiling module xil_defaultlib.mux2(BITS=7)
Compiling module xil_defaultlib.sseg4
Compiling module xil_defaultlib.sseg4_manual
Compiling module xil_defaultlib.disp
Compiling module xil_defaultlib.basys3
Compiling module xil_defaultlib.glbl
Built simulation snapshot basys3_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/abby_joseph1/Documents/GitHub/Lab08/Lab08/Lab08.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "basys3_behav -key {Behavioral:sim_1:Functional:basys3} -tclbatch {basys3.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source basys3.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
    +--------- Digit 3 (? = incorrect segment values)
    |+-------- Decimal point
    ||+------- Digit 2 (? = incorrect segment values)
    |||+------ Decimal point
    ||||+----- Digit 1 (? = incorrect segment values)
    |||||+---- Decimal point
    ||||||+--- Digit 0 (? = incorrect segment values)
    |||||||+-- Decimal point
    ||||||||
-->       0 
-->       ? 
-->       2 
-->     1   
-->   0     
-->   1     
-->     4   
-->       0 
--> 0       
--> 1       
--> 0       
--> -       
-->   4     
-->     8   
-->       ? 
$finish called at time : 150 ns : File "C:/Users/abby_joseph1/Documents/GitHub/Lab08/systemverilogcode/basys3.sv" Line 98
INFO: [USF-XSim-96] XSim completed. Design snapshot 'basys3_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1204.688 ; gain = 1.336
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/abby_joseph1/Documents/GitHub/Lab08/Lab08/Lab08.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'basys3' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/abby_joseph1/Documents/GitHub/Lab08/Lab08/Lab08.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj basys3_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/abby_joseph1/Documents/GitHub/Lab08/systemverilogcode/BCD11b.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD11b
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/abby_joseph1/Documents/GitHub/Lab07/add3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add3
WARNING: [VRFC 10-3676] redeclaration of ansi port 'num' is not allowed [C:/Users/abby_joseph1/Documents/GitHub/Lab07/add3.sv:28]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/abby_joseph1/Documents/GitHub/Lab08/systemverilogcode/an_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module an_decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/abby_joseph1/Documents/GitHub/Lab08/systemverilogcode/disp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module disp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/abby_joseph1/Documents/GitHub/Lab08/systemverilogcode/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/abby_joseph1/Documents/GitHub/Lab08/systemverilogcode/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/abby_joseph1/Documents/GitHub/Lab08/systemverilogcode/sseg4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sseg4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/abby_joseph1/Documents/GitHub/Lab08/systemverilogcode/sseg4_manual.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sseg4_manual
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/abby_joseph1/Documents/GitHub/Lab06/sseg_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sseg_decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/abby_joseph1/Documents/GitHub/Lab08/systemverilogcode/basys3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module basys3
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/abby_joseph1/Documents/GitHub/Lab08/Lab08/Lab08.sim/sim_1/behav/xsim'
"xelab -wto 005fdccda0a04aab9fcad453350786b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot basys3_behav xil_defaultlib.basys3 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/XilinxVitis/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 005fdccda0a04aab9fcad453350786b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot basys3_behav xil_defaultlib.basys3 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 8 for port 'seg' [C:/Users/abby_joseph1/Documents/GitHub/Lab08/systemverilogcode/basys3.sv:31]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 7 for port 'seg' [C:/Users/abby_joseph1/Documents/GitHub/Lab08/systemverilogcode/sseg4_manual.sv:35]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.add3
Compiling module xil_defaultlib.BCD11b
Compiling module xil_defaultlib.mux2(BITS=16)
Compiling module xil_defaultlib.mux4
Compiling module xil_defaultlib.sseg_decoder
Compiling module xil_defaultlib.an_decoder
Compiling module xil_defaultlib.mux2(BITS=7)
Compiling module xil_defaultlib.sseg4
Compiling module xil_defaultlib.sseg4_manual
Compiling module xil_defaultlib.disp
Compiling module xil_defaultlib.basys3
Compiling module xil_defaultlib.glbl
Built simulation snapshot basys3_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/abby_joseph1/Documents/GitHub/Lab08/Lab08/Lab08.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "basys3_behav -key {Behavioral:sim_1:Functional:basys3} -tclbatch {basys3.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source basys3.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
    +--------- Digit 3 (? = incorrect segment values)
    |+-------- Decimal point
    ||+------- Digit 2 (? = incorrect segment values)
    |||+------ Decimal point
    ||||+----- Digit 1 (? = incorrect segment values)
    |||||+---- Decimal point
    ||||||+--- Digit 0 (? = incorrect segment values)
    |||||||+-- Decimal point
    ||||||||
-->       0 
-->       C 
-->       2 
-->     1   
-->   0     
-->   1     
-->     4   
-->       0 
--> 0       
--> 1       
--> 0       
--> -       
-->   4     
-->     8   
-->       C 
$finish called at time : 150 ns : File "C:/Users/abby_joseph1/Documents/GitHub/Lab08/systemverilogcode/basys3.sv" Line 98
INFO: [USF-XSim-96] XSim completed. Design snapshot 'basys3_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1204.688 ; gain = 0.000
