<html><head><title>Icestorm: TBX (three register table, 8B) measurements</title></head><body><style>body { background-color: #E7F2F8 }</style>
		<style>
		input[type=checkbox] {
			display: none;
		}
		input[type=checkbox]:checked ~ .remove-check {
		    display: none;
		}
		input[type=checkbox] ~ label > p::before {
			content: "\25BC\A0";
			width: 50px;
		font-family: "Arial", monospace;
		}
		input[type=checkbox]:checked ~ label > p::before {
			content: "\25BA\A0";
			width: 50px;
			font-family: "Arial", monospace;
		}
		pre { margin: 0; }
		label {
			cursor: pointer;
		}
		.clicky {
			text-decoration: underline;
		}
		td {
			text-align: right;
		}
		thead > tr > td {
			font-weight: bold;
			text-align: center;
		}
		</style>
		<pre><strong>Apple Microarchitecture Research</strong> by <a href="https://twitter.com/dougallj">Dougall Johnson</a>

M1/A14 P-core (Firestorm): <a href="../../firestorm.html">Overview</a> | <a href="../../firestorm-int.html">Base Instructions</a> | <a href="../../firestorm-simd.html">SIMD and FP Instructions</a>
M1/A14 E-core (Icestorm):  <a href="../../icestorm.html">Overview</a> | <a href="../../icestorm-int.html">Base Instructions</a> | <a href="../../icestorm-simd.html">SIMD and FP Instructions</a>

</pre><h1>TBX (three register table, 8B)</h1><h2>Test 1: uops</h2><div style="margin-left: 40px"><p>Code:</p><pre>  tbx v0.8b, { v1.16b, v2.16b, v3.16b }, v4.8b</pre><div><input type="checkbox" id="checkbox-0" checked="checked"><label for="checkbox-0"><p>Initialization</p></label><div class="remove-check">
<pre>  movi v0.16b, 1
  movi v1.16b, 2
  movi v2.16b, 3
  movi v3.16b, 4
  movi v4.16b, 5</pre></div></div><p>(no loop instructions)</p><h3>1000 unrolls and 1 iteration</h3><div style="margin-left: 40px"><p>Retires: 3.000</p><p>Issues: 3.000</p><p>Integer unit issues: 0.001</p><p>Load/store unit issues: 0.000</p><p>SIMD/FP unit issues: 3.000</p><div><input type="checkbox" id="checkbox-1" checked="checked"><label for="checkbox-1"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>dispatch simd uop (57)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map simd uop (7e)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? simd retires (ee)</td></tr></thead><tr><td>3004</td><td>6033</td><td>3001</td><td>1</td><td>3000</td><td>3000</td><td>152248</td><td>3000</td><td>3000</td><td>9000</td><td>1</td><td>3000</td></tr><tr><td>3004</td><td>6033</td><td>3001</td><td>1</td><td>3000</td><td>3000</td><td>152248</td><td>3000</td><td>3000</td><td>9000</td><td>1</td><td>3000</td></tr><tr><td>3004</td><td>6033</td><td>3001</td><td>1</td><td>3000</td><td>3000</td><td>152248</td><td>3000</td><td>3000</td><td>9000</td><td>1</td><td>3000</td></tr><tr><td>3004</td><td>6033</td><td>3001</td><td>1</td><td>3000</td><td>3000</td><td>152248</td><td>3000</td><td>3000</td><td>9000</td><td>1</td><td>3000</td></tr><tr><td>3004</td><td>6033</td><td>3001</td><td>1</td><td>3000</td><td>3000</td><td>152248</td><td>3000</td><td>3000</td><td>9000</td><td>1</td><td>3000</td></tr><tr><td>3004</td><td>6033</td><td>3001</td><td>1</td><td>3000</td><td>3000</td><td>152248</td><td>3000</td><td>3000</td><td>9000</td><td>1</td><td>3000</td></tr><tr><td>3004</td><td>6033</td><td>3001</td><td>1</td><td>3000</td><td>3000</td><td>152248</td><td>3000</td><td>3000</td><td>9000</td><td>1</td><td>3000</td></tr><tr><td>3004</td><td>6033</td><td>3001</td><td>1</td><td>3000</td><td>3000</td><td>152248</td><td>3000</td><td>3000</td><td>9000</td><td>1</td><td>3000</td></tr><tr><td>3004</td><td>6033</td><td>3001</td><td>1</td><td>3000</td><td>3000</td><td>152248</td><td>3000</td><td>3000</td><td>9000</td><td>1</td><td>3000</td></tr><tr><td>3004</td><td>6033</td><td>3001</td><td>1</td><td>3000</td><td>3000</td><td>152248</td><td>3000</td><td>3000</td><td>9000</td><td>1</td><td>3000</td></tr></table></div></div></div></div><h2>Test 2: Latency 1->1</h2><div style="margin-left: 40px"><p>Code:</p><pre>  tbx v0.8b, { v1.16b, v2.16b, v3.16b }, v4.8b</pre><div><input type="checkbox" id="checkbox-2" checked="checked"><label for="checkbox-2"><p>Initialization</p></label><div class="remove-check">
<pre>  movi v0.16b, 1
  movi v1.16b, 2
  movi v2.16b, 3
  movi v3.16b, 4
  movi v4.16b, 5</pre></div></div><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code): 6.0033</p><div><input type="checkbox" id="checkbox-3" checked="checked"><label for="checkbox-3"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>int uops in schedulers (59)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>30204</td><td>60174</td><td>30236</td><td>200</td><td>30036</td><td>199</td><td>30108</td><td>700</td><td>1529247</td><td>30200</td><td>200</td><td>30006</td><td>200</td><td>90018</td><td>101</td><td>30000</td><td>100</td></tr><tr><td>30204</td><td>60033</td><td>30201</td><td>201</td><td>30000</td><td>200</td><td>30000</td><td>700</td><td>1529248</td><td>30200</td><td>200</td><td>30004</td><td>200</td><td>90012</td><td>101</td><td>30000</td><td>100</td></tr><tr><td>30204</td><td>60033</td><td>30201</td><td>201</td><td>30000</td><td>200</td><td>30000</td><td>700</td><td>1529248</td><td>30200</td><td>200</td><td>30004</td><td>200</td><td>90012</td><td>101</td><td>30000</td><td>100</td></tr><tr><td>30204</td><td>60033</td><td>30201</td><td>201</td><td>30000</td><td>200</td><td>30000</td><td>687</td><td>1529580</td><td>30233</td><td>200</td><td>30048</td><td>200</td><td>90012</td><td>101</td><td>30000</td><td>100</td></tr><tr><td>30204</td><td>60033</td><td>30201</td><td>201</td><td>30000</td><td>200</td><td>30000</td><td>700</td><td>1529247</td><td>30200</td><td>200</td><td>30006</td><td>200</td><td>90012</td><td>101</td><td>30000</td><td>100</td></tr><tr><td>30205</td><td>60066</td><td>30210</td><td>202</td><td>30008</td><td>201</td><td>30034</td><td>700</td><td>1529248</td><td>30200</td><td>200</td><td>30004</td><td>200</td><td>90012</td><td>101</td><td>30000</td><td>100</td></tr><tr><td>30204</td><td>60033</td><td>30201</td><td>201</td><td>30000</td><td>200</td><td>30000</td><td>700</td><td>1529248</td><td>30200</td><td>200</td><td>30004</td><td>200</td><td>90012</td><td>101</td><td>30000</td><td>100</td></tr><tr><td>30204</td><td>60033</td><td>30201</td><td>201</td><td>30000</td><td>200</td><td>30000</td><td>700</td><td>1529248</td><td>30200</td><td>200</td><td>30004</td><td>200</td><td>90012</td><td>101</td><td>30000</td><td>100</td></tr><tr><td>30204</td><td>60033</td><td>30201</td><td>201</td><td>30000</td><td>200</td><td>30000</td><td>700</td><td>1529248</td><td>30200</td><td>200</td><td>30004</td><td>200</td><td>90012</td><td>101</td><td>30000</td><td>100</td></tr><tr><td>30204</td><td>60033</td><td>30201</td><td>201</td><td>30000</td><td>200</td><td>30000</td><td>700</td><td>1529248</td><td>30200</td><td>200</td><td>30004</td><td>200</td><td>90144</td><td>101</td><td>30000</td><td>100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code): 6.0033</p><div><input type="checkbox" id="checkbox-4" checked="checked"><label for="checkbox-4"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>int uops in schedulers (59)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>30024</td><td>60033</td><td>30011</td><td>11</td><td>30000</td><td>10</td><td>30000</td><td>30</td><td>1529248</td><td>30010</td><td>20</td><td>30004</td><td>20</td><td>90012</td><td>1</td><td>30000</td><td>10</td></tr><tr><td>30024</td><td>60033</td><td>30011</td><td>11</td><td>30000</td><td>10</td><td>30000</td><td>30</td><td>1529248</td><td>30010</td><td>20</td><td>30000</td><td>20</td><td>90000</td><td>1</td><td>30000</td><td>10</td></tr><tr><td>30024</td><td>60033</td><td>30011</td><td>11</td><td>30000</td><td>10</td><td>30000</td><td>30</td><td>1529248</td><td>30010</td><td>20</td><td>30000</td><td>20</td><td>90000</td><td>1</td><td>30000</td><td>10</td></tr><tr><td>30024</td><td>60033</td><td>30011</td><td>11</td><td>30000</td><td>10</td><td>30000</td><td>30</td><td>1529248</td><td>30010</td><td>20</td><td>30000</td><td>20</td><td>90000</td><td>1</td><td>30000</td><td>10</td></tr><tr><td>30024</td><td>60033</td><td>30011</td><td>11</td><td>30000</td><td>10</td><td>30000</td><td>30</td><td>1529248</td><td>30010</td><td>20</td><td>30000</td><td>20</td><td>90000</td><td>1</td><td>30000</td><td>10</td></tr><tr><td>30024</td><td>60033</td><td>30011</td><td>11</td><td>30000</td><td>10</td><td>30000</td><td>30</td><td>1529248</td><td>30010</td><td>20</td><td>30000</td><td>20</td><td>90144</td><td>1</td><td>30000</td><td>10</td></tr><tr><td>30024</td><td>60033</td><td>30011</td><td>11</td><td>30000</td><td>10</td><td>30000</td><td>34</td><td>1529580</td><td>30045</td><td>20</td><td>30047</td><td>20</td><td>90000</td><td>1</td><td>30000</td><td>10</td></tr><tr><td>30024</td><td>60033</td><td>30011</td><td>11</td><td>30000</td><td>10</td><td>30000</td><td>30</td><td>1529248</td><td>30010</td><td>20</td><td>30000</td><td>20</td><td>90000</td><td>1</td><td>30000</td><td>10</td></tr><tr><td>30024</td><td>60033</td><td>30011</td><td>11</td><td>30000</td><td>10</td><td>30000</td><td>30</td><td>1529248</td><td>30010</td><td>20</td><td>30000</td><td>20</td><td>90000</td><td>1</td><td>30000</td><td>10</td></tr><tr><td>30024</td><td>60033</td><td>30011</td><td>11</td><td>30000</td><td>10</td><td>30000</td><td>30</td><td>1529248</td><td>30010</td><td>20</td><td>30000</td><td>20</td><td>90000</td><td>1</td><td>30000</td><td>10</td></tr></table></div></div></div></div><h2>Test 3: Latency 1->2</h2><div style="margin-left: 40px"><p>Chain cycles: 2</p><p>Code:</p><pre>  movi v0.16b, 0
  tbx v0.8b, { v1.16b, v2.16b, v3.16b }, v4.8b
  add v1.16b, v0.16b, v0.16b</pre><div><input type="checkbox" id="checkbox-5" checked="checked"><label for="checkbox-5"><p>Initialization</p></label><div class="remove-check">
<pre>  movi v0.16b, 1
  movi v1.16b, 2
  movi v2.16b, 3
  movi v3.16b, 4
  movi v4.16b, 5</pre></div></div><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code, minus 2 chain cycles): 6.0033</p><div><input type="checkbox" id="checkbox-6" checked="checked"><label for="checkbox-6"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>int uops in schedulers (59)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>50204</td><td>80033</td><td>40101</td><td>101</td><td>40000</td><td>100</td><td>40000</td><td>300</td><td>2039248</td><td>40100</td><td>200</td><td>40003</td><td>200</td><td>110009</td><td>1</td><td>50000</td><td>100</td></tr><tr><td>50205</td><td>80066</td><td>40109</td><td>101</td><td>40008</td><td>100</td><td>40034</td><td>300</td><td>2039248</td><td>40100</td><td>200</td><td>40003</td><td>200</td><td>110009</td><td>1</td><td>50000</td><td>100</td></tr><tr><td>50204</td><td>80033</td><td>40101</td><td>101</td><td>40000</td><td>100</td><td>40000</td><td>300</td><td>2039248</td><td>40100</td><td>200</td><td>40003</td><td>200</td><td>110009</td><td>1</td><td>50000</td><td>100</td></tr><tr><td>50204</td><td>80033</td><td>40101</td><td>101</td><td>40000</td><td>100</td><td>40000</td><td>300</td><td>2039248</td><td>40100</td><td>200</td><td>40003</td><td>200</td><td>110009</td><td>1</td><td>50000</td><td>100</td></tr><tr><td>50204</td><td>80033</td><td>40101</td><td>101</td><td>40000</td><td>100</td><td>40000</td><td>300</td><td>2039248</td><td>40100</td><td>200</td><td>40003</td><td>200</td><td>110009</td><td>1</td><td>50000</td><td>100</td></tr><tr><td>50204</td><td>80033</td><td>40101</td><td>101</td><td>40000</td><td>100</td><td>40000</td><td>300</td><td>2039248</td><td>40100</td><td>200</td><td>40003</td><td>200</td><td>110009</td><td>1</td><td>50000</td><td>100</td></tr><tr><td>50204</td><td>80033</td><td>40101</td><td>101</td><td>40000</td><td>100</td><td>40000</td><td>300</td><td>2039580</td><td>40134</td><td>200</td><td>40044</td><td>200</td><td>110009</td><td>1</td><td>50000</td><td>100</td></tr><tr><td>50204</td><td>80033</td><td>40101</td><td>101</td><td>40000</td><td>100</td><td>40000</td><td>300</td><td>2039248</td><td>40100</td><td>200</td><td>40003</td><td>200</td><td>110009</td><td>1</td><td>50000</td><td>100</td></tr><tr><td>50204</td><td>80033</td><td>40101</td><td>101</td><td>40000</td><td>100</td><td>40000</td><td>300</td><td>2039248</td><td>40100</td><td>200</td><td>40003</td><td>200</td><td>110009</td><td>1</td><td>50000</td><td>100</td></tr><tr><td>50204</td><td>80033</td><td>40101</td><td>101</td><td>40000</td><td>100</td><td>40000</td><td>300</td><td>2039248</td><td>40100</td><td>200</td><td>40003</td><td>200</td><td>110009</td><td>1</td><td>50000</td><td>100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code, minus 2 chain cycles): 6.0033</p><div><input type="checkbox" id="checkbox-7" checked="checked"><label for="checkbox-7"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>int uops in schedulers (59)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>50024</td><td>80033</td><td>40011</td><td>11</td><td>40000</td><td>10</td><td>40000</td><td>30</td><td>2039248</td><td>40010</td><td>20</td><td>40003</td><td>20</td><td>110009</td><td>1</td><td>50000</td><td>10</td></tr><tr><td>50024</td><td>80033</td><td>40011</td><td>11</td><td>40000</td><td>10</td><td>40000</td><td>30</td><td>2039248</td><td>40010</td><td>20</td><td>40000</td><td>20</td><td>110000</td><td>1</td><td>50000</td><td>10</td></tr><tr><td>50025</td><td>80066</td><td>40020</td><td>12</td><td>40008</td><td>11</td><td>40034</td><td>30</td><td>2039248</td><td>40010</td><td>20</td><td>40000</td><td>20</td><td>110000</td><td>1</td><td>50000</td><td>10</td></tr><tr><td>50024</td><td>80033</td><td>40011</td><td>11</td><td>40000</td><td>10</td><td>40000</td><td>30</td><td>2039248</td><td>40010</td><td>20</td><td>40000</td><td>20</td><td>110000</td><td>1</td><td>50000</td><td>10</td></tr><tr><td>50024</td><td>80033</td><td>40011</td><td>11</td><td>40000</td><td>10</td><td>40000</td><td>30</td><td>2039248</td><td>40010</td><td>20</td><td>40000</td><td>20</td><td>110000</td><td>1</td><td>50000</td><td>10</td></tr><tr><td>50024</td><td>80033</td><td>40011</td><td>11</td><td>40000</td><td>10</td><td>40000</td><td>30</td><td>2039248</td><td>40010</td><td>20</td><td>40000</td><td>20</td><td>110000</td><td>1</td><td>50000</td><td>10</td></tr><tr><td>50024</td><td>80033</td><td>40011</td><td>11</td><td>40000</td><td>10</td><td>40000</td><td>30</td><td>2039248</td><td>40010</td><td>20</td><td>40000</td><td>20</td><td>110000</td><td>1</td><td>50000</td><td>10</td></tr><tr><td>50024</td><td>80033</td><td>40011</td><td>11</td><td>40000</td><td>10</td><td>40000</td><td>30</td><td>2039248</td><td>40010</td><td>20</td><td>40000</td><td>20</td><td>110000</td><td>1</td><td>50000</td><td>10</td></tr><tr><td>50024</td><td>80033</td><td>40011</td><td>11</td><td>40000</td><td>10</td><td>40000</td><td>30</td><td>2039248</td><td>40010</td><td>20</td><td>40000</td><td>20</td><td>110000</td><td>1</td><td>50000</td><td>10</td></tr><tr><td>50024</td><td>80033</td><td>40011</td><td>11</td><td>40000</td><td>10</td><td>40000</td><td>30</td><td>2039248</td><td>40010</td><td>20</td><td>40000</td><td>20</td><td>110000</td><td>1</td><td>50000</td><td>10</td></tr></table></div></div></div></div><h2>Test 4: Latency 1->3</h2><div style="margin-left: 40px"><p>Chain cycles: 2</p><p>Code:</p><pre>  movi v0.16b, 0
  tbx v0.8b, { v1.16b, v2.16b, v3.16b }, v4.8b
  add v2.16b, v0.16b, v0.16b</pre><div><input type="checkbox" id="checkbox-8" checked="checked"><label for="checkbox-8"><p>Initialization</p></label><div class="remove-check">
<pre>  movi v0.16b, 1
  movi v1.16b, 2
  movi v2.16b, 3
  movi v3.16b, 4
  movi v4.16b, 5</pre></div></div><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code, minus 2 chain cycles): 4.0035</p><div><input type="checkbox" id="checkbox-9" checked="checked"><label for="checkbox-9"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>int uops in schedulers (59)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>50204</td><td>60035</td><td>40101</td><td>101</td><td>40000</td><td>100</td><td>40000</td><td>300</td><td>1519242</td><td>40100</td><td>200</td><td>40008</td><td>200</td><td>110017</td><td>1</td><td>50000</td><td>100</td></tr><tr><td>50204</td><td>60035</td><td>40101</td><td>101</td><td>40000</td><td>100</td><td>40000</td><td>300</td><td>1519254</td><td>40100</td><td>200</td><td>40006</td><td>200</td><td>110017</td><td>1</td><td>50000</td><td>100</td></tr><tr><td>50204</td><td>60035</td><td>40101</td><td>101</td><td>40000</td><td>100</td><td>40000</td><td>300</td><td>1519254</td><td>40100</td><td>200</td><td>40006</td><td>200</td><td>110017</td><td>1</td><td>50000</td><td>100</td></tr><tr><td>50204</td><td>60035</td><td>40101</td><td>101</td><td>40000</td><td>100</td><td>40000</td><td>300</td><td>1519254</td><td>40100</td><td>200</td><td>40006</td><td>200</td><td>110017</td><td>1</td><td>50000</td><td>100</td></tr><tr><td>50204</td><td>60035</td><td>40101</td><td>101</td><td>40000</td><td>100</td><td>40000</td><td>300</td><td>1519254</td><td>40100</td><td>200</td><td>40006</td><td>200</td><td>110017</td><td>1</td><td>50000</td><td>100</td></tr><tr><td>50204</td><td>60035</td><td>40101</td><td>101</td><td>40000</td><td>100</td><td>40000</td><td>300</td><td>1519254</td><td>40100</td><td>200</td><td>40006</td><td>200</td><td>110017</td><td>1</td><td>50000</td><td>100</td></tr><tr><td>50204</td><td>60035</td><td>40101</td><td>101</td><td>40000</td><td>100</td><td>40000</td><td>300</td><td>1519254</td><td>40100</td><td>200</td><td>40006</td><td>200</td><td>110017</td><td>1</td><td>50000</td><td>100</td></tr><tr><td>50204</td><td>60035</td><td>40101</td><td>101</td><td>40000</td><td>100</td><td>40000</td><td>300</td><td>1519254</td><td>40100</td><td>200</td><td>40006</td><td>200</td><td>110017</td><td>1</td><td>50000</td><td>100</td></tr><tr><td>50205</td><td>60070</td><td>40121</td><td>102</td><td>40019</td><td>101</td><td>40045</td><td>307</td><td>1519581</td><td>40147</td><td>202</td><td>40059</td><td>200</td><td>110017</td><td>1</td><td>50000</td><td>100</td></tr><tr><td>50204</td><td>60035</td><td>40101</td><td>101</td><td>40000</td><td>100</td><td>40000</td><td>300</td><td>1519254</td><td>40100</td><td>200</td><td>40006</td><td>200</td><td>110017</td><td>1</td><td>50000</td><td>100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code, minus 2 chain cycles): 4.0035</p><div><input type="checkbox" id="checkbox-10" checked="checked"><label for="checkbox-10"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>int uops in schedulers (59)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>50024</td><td>60035</td><td>40011</td><td>11</td><td>40000</td><td>10</td><td>40000</td><td>30</td><td>1519254</td><td>40010</td><td>20</td><td>40006</td><td>20</td><td>110000</td><td>1</td><td>50000</td><td>10</td></tr><tr><td>50024</td><td>60035</td><td>40011</td><td>11</td><td>40000</td><td>10</td><td>40000</td><td>30</td><td>1519254</td><td>40010</td><td>20</td><td>40000</td><td>20</td><td>110566</td><td>2</td><td>50000</td><td>10</td></tr><tr><td>50024</td><td>60035</td><td>40011</td><td>11</td><td>40000</td><td>10</td><td>40000</td><td>30</td><td>1519254</td><td>40010</td><td>20</td><td>40000</td><td>20</td><td>110000</td><td>1</td><td>50000</td><td>10</td></tr><tr><td>50024</td><td>60035</td><td>40011</td><td>11</td><td>40000</td><td>10</td><td>40000</td><td>30</td><td>1519776</td><td>40057</td><td>20</td><td>40051</td><td>20</td><td>110000</td><td>1</td><td>50000</td><td>10</td></tr><tr><td>50024</td><td>60035</td><td>40011</td><td>11</td><td>40000</td><td>10</td><td>40000</td><td>30</td><td>1519254</td><td>40010</td><td>20</td><td>40000</td><td>20</td><td>110000</td><td>1</td><td>50000</td><td>10</td></tr><tr><td>50024</td><td>60035</td><td>40011</td><td>11</td><td>40000</td><td>10</td><td>40000</td><td>30</td><td>1519254</td><td>40010</td><td>20</td><td>40000</td><td>20</td><td>110000</td><td>1</td><td>50000</td><td>10</td></tr><tr><td>50024</td><td>60035</td><td>40011</td><td>11</td><td>40000</td><td>10</td><td>40000</td><td>30</td><td>1519776</td><td>40057</td><td>20</td><td>40051</td><td>20</td><td>110000</td><td>1</td><td>50000</td><td>10</td></tr><tr><td>50024</td><td>60142</td><td>40060</td><td>12</td><td>40048</td><td>11</td><td>40094</td><td>30</td><td>1519254</td><td>40010</td><td>20</td><td>40000</td><td>20</td><td>110143</td><td>1</td><td>50000</td><td>10</td></tr><tr><td>50024</td><td>60297</td><td>40131</td><td>11</td><td>40120</td><td>10</td><td>40235</td><td>30</td><td>1521741</td><td>40292</td><td>20</td><td>40312</td><td>20</td><td>110560</td><td>2</td><td>50000</td><td>10</td></tr><tr><td>50024</td><td>60298</td><td>40131</td><td>11</td><td>40120</td><td>10</td><td>40235</td><td>30</td><td>1520650</td><td>40198</td><td>20</td><td>40203</td><td>20</td><td>111000</td><td>1</td><td>50000</td><td>10</td></tr></table></div></div></div></div><h2>Test 5: Latency 1->4</h2><div style="margin-left: 40px"><p>Chain cycles: 2</p><p>Code:</p><pre>  movi v0.16b, 0
  tbx v0.8b, { v1.16b, v2.16b, v3.16b }, v4.8b
  add v3.16b, v0.16b, v0.16b</pre><div><input type="checkbox" id="checkbox-11" checked="checked"><label for="checkbox-11"><p>Initialization</p></label><div class="remove-check">
<pre>  movi v0.16b, 1
  movi v1.16b, 2
  movi v2.16b, 3
  movi v3.16b, 4
  movi v4.16b, 5</pre></div></div><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code, minus 2 chain cycles): 2.0037</p><div><input type="checkbox" id="checkbox-12" checked="checked"><label for="checkbox-12"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>int uops in schedulers (59)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>50204</td><td>40037</td><td>40101</td><td>101</td><td>40000</td><td>100</td><td>40001</td><td>300</td><td>999232</td><td>40102</td><td>200</td><td>40008</td><td>200</td><td>0</td><td>110017</td><td>1</td><td>0</td><td>50000</td><td>100</td></tr><tr><td>50204</td><td>40037</td><td>40101</td><td>101</td><td>40000</td><td>100</td><td>40001</td><td>300</td><td>999270</td><td>40101</td><td>200</td><td>40006</td><td>200</td><td>0</td><td>110017</td><td>1</td><td>0</td><td>50000</td><td>100</td></tr><tr><td>50204</td><td>40037</td><td>40101</td><td>101</td><td>40000</td><td>100</td><td>40001</td><td>300</td><td>999270</td><td>40101</td><td>200</td><td>40006</td><td>200</td><td>0</td><td>110017</td><td>1</td><td>0</td><td>50000</td><td>100</td></tr><tr><td>50204</td><td>40037</td><td>40101</td><td>101</td><td>40000</td><td>100</td><td>40001</td><td>300</td><td>999270</td><td>40101</td><td>200</td><td>40006</td><td>200</td><td>0</td><td>110017</td><td>1</td><td>0</td><td>50000</td><td>100</td></tr><tr><td>50205</td><td>40072</td><td>40138</td><td>101</td><td>40037</td><td>100</td><td>40063</td><td>300</td><td>999270</td><td>40101</td><td>200</td><td>40006</td><td>200</td><td>0</td><td>110017</td><td>1</td><td>0</td><td>50000</td><td>100</td></tr><tr><td>50204</td><td>40037</td><td>40101</td><td>101</td><td>40000</td><td>100</td><td>40001</td><td>300</td><td>999270</td><td>40101</td><td>200</td><td>40006</td><td>200</td><td>0</td><td>110017</td><td>1</td><td>0</td><td>50000</td><td>100</td></tr><tr><td>50204</td><td>40037</td><td>40101</td><td>101</td><td>40000</td><td>100</td><td>40001</td><td>300</td><td>999270</td><td>40101</td><td>200</td><td>40006</td><td>200</td><td>0</td><td>110210</td><td>1</td><td>0</td><td>50000</td><td>100</td></tr><tr><td>50204</td><td>40037</td><td>40101</td><td>101</td><td>40000</td><td>100</td><td>40001</td><td>300</td><td>999270</td><td>40101</td><td>200</td><td>40006</td><td>200</td><td>0</td><td>110017</td><td>1</td><td>0</td><td>50000</td><td>100</td></tr><tr><td>50204</td><td>40037</td><td>40101</td><td>101</td><td>40000</td><td>100</td><td>40001</td><td>300</td><td>999270</td><td>40101</td><td>200</td><td>40006</td><td>200</td><td>0</td><td>110017</td><td>1</td><td>0</td><td>50000</td><td>100</td></tr><tr><td>50204</td><td>40037</td><td>40101</td><td>101</td><td>40000</td><td>100</td><td>40001</td><td>300</td><td>999270</td><td>40101</td><td>200</td><td>40006</td><td>200</td><td>0</td><td>110017</td><td>1</td><td>0</td><td>50000</td><td>100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code, minus 2 chain cycles): 2.0074</p><div><input type="checkbox" id="checkbox-13" checked="checked"><label for="checkbox-13"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>int uops in schedulers (59)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>50024</td><td>40037</td><td>40011</td><td>11</td><td>40000</td><td>10</td><td>40002</td><td>30</td><td>999229</td><td>40010</td><td>20</td><td>40000</td><td>20</td><td>110204</td><td>1</td><td>50000</td><td>10</td></tr><tr><td>50024</td><td>40094</td><td>40056</td><td>11</td><td>40045</td><td>10</td><td>40069</td><td>30</td><td>999235</td><td>40010</td><td>20</td><td>40000</td><td>20</td><td>110000</td><td>1</td><td>50000</td><td>10</td></tr><tr><td>50024</td><td>40037</td><td>40011</td><td>11</td><td>40000</td><td>10</td><td>40000</td><td>30</td><td>999265</td><td>40010</td><td>20</td><td>40000</td><td>20</td><td>110573</td><td>1</td><td>50000</td><td>10</td></tr><tr><td>50024</td><td>40037</td><td>40011</td><td>11</td><td>40000</td><td>10</td><td>40000</td><td>30</td><td>999265</td><td>40010</td><td>20</td><td>40000</td><td>20</td><td>110000</td><td>1</td><td>50000</td><td>10</td></tr><tr><td>50024</td><td>40037</td><td>40011</td><td>11</td><td>40000</td><td>10</td><td>40000</td><td>30</td><td>999265</td><td>40010</td><td>20</td><td>40000</td><td>20</td><td>110000</td><td>1</td><td>50000</td><td>10</td></tr><tr><td>50024</td><td>40346</td><td>40099</td><td>11</td><td>40088</td><td>10</td><td>40132</td><td>30</td><td>1001043</td><td>40275</td><td>20</td><td>40272</td><td>20</td><td>110567</td><td>1</td><td>50000</td><td>10</td></tr><tr><td>50024</td><td>40268</td><td>40189</td><td>11</td><td>40178</td><td>10</td><td>40266</td><td>30</td><td>1000691</td><td>40210</td><td>20</td><td>40208</td><td>20</td><td>110570</td><td>1</td><td>50000</td><td>10</td></tr><tr><td>50025</td><td>40304</td><td>40228</td><td>11</td><td>40217</td><td>10</td><td>40332</td><td>30</td><td>1001765</td><td>40345</td><td>20</td><td>40347</td><td>20</td><td>110377</td><td>2</td><td>50000</td><td>10</td></tr><tr><td>50024</td><td>40355</td><td>40100</td><td>11</td><td>40089</td><td>10</td><td>40133</td><td>30</td><td>999765</td><td>40077</td><td>20</td><td>40068</td><td>20</td><td>110382</td><td>1</td><td>50000</td><td>10</td></tr><tr><td>50024</td><td>40322</td><td>40232</td><td>11</td><td>40221</td><td>10</td><td>40331</td><td>37</td><td>1001146</td><td>40278</td><td>22</td><td>40274</td><td>20</td><td>110567</td><td>1</td><td>50000</td><td>10</td></tr></table></div></div></div></div><h2>Test 6: Latency 1->5</h2><div style="margin-left: 40px"><p>Chain cycles: 2</p><p>Code:</p><pre>  movi v0.16b, 0
  tbx v0.8b, { v1.16b, v2.16b, v3.16b }, v4.8b
  add v4.16b, v0.16b, v0.16b</pre><div><input type="checkbox" id="checkbox-14" checked="checked"><label for="checkbox-14"><p>Initialization</p></label><div class="remove-check">
<pre>  movi v0.16b, 1
  movi v1.16b, 2
  movi v2.16b, 3
  movi v3.16b, 4
  movi v4.16b, 5</pre></div></div><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code, minus 2 chain cycles): 6.0033</p><div><input type="checkbox" id="checkbox-15" checked="checked"><label for="checkbox-15"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>int uops in schedulers (59)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>50204</td><td>80033</td><td>40101</td><td>101</td><td>40000</td><td>0</td><td>100</td><td>40000</td><td>300</td><td>2039248</td><td>40100</td><td>200</td><td>40004</td><td>200</td><td>110009</td><td>1</td><td>50000</td><td>100</td></tr><tr><td>50204</td><td>80033</td><td>40101</td><td>101</td><td>40000</td><td>0</td><td>100</td><td>40000</td><td>300</td><td>2039248</td><td>40100</td><td>200</td><td>40003</td><td>200</td><td>110009</td><td>1</td><td>50000</td><td>100</td></tr><tr><td>50204</td><td>80033</td><td>40101</td><td>101</td><td>40000</td><td>0</td><td>100</td><td>40000</td><td>300</td><td>2039248</td><td>40100</td><td>200</td><td>40003</td><td>200</td><td>110009</td><td>1</td><td>50000</td><td>100</td></tr><tr><td>50204</td><td>80033</td><td>40101</td><td>101</td><td>40000</td><td>0</td><td>100</td><td>40000</td><td>300</td><td>2039248</td><td>40100</td><td>200</td><td>40003</td><td>200</td><td>110121</td><td>1</td><td>50000</td><td>100</td></tr><tr><td>50204</td><td>80033</td><td>40101</td><td>101</td><td>40000</td><td>0</td><td>100</td><td>40000</td><td>300</td><td>2039248</td><td>40100</td><td>200</td><td>40003</td><td>200</td><td>110009</td><td>1</td><td>50000</td><td>100</td></tr><tr><td>50204</td><td>80033</td><td>40101</td><td>101</td><td>40000</td><td>0</td><td>100</td><td>40000</td><td>300</td><td>2039248</td><td>40100</td><td>200</td><td>40003</td><td>200</td><td>110009</td><td>1</td><td>50000</td><td>100</td></tr><tr><td>50204</td><td>80033</td><td>40101</td><td>101</td><td>40000</td><td>0</td><td>100</td><td>40000</td><td>300</td><td>2039248</td><td>40100</td><td>200</td><td>40003</td><td>200</td><td>110009</td><td>1</td><td>50000</td><td>100</td></tr><tr><td>50204</td><td>80033</td><td>40101</td><td>101</td><td>40000</td><td>0</td><td>100</td><td>40000</td><td>300</td><td>2039248</td><td>40100</td><td>200</td><td>40003</td><td>200</td><td>110009</td><td>1</td><td>50000</td><td>100</td></tr><tr><td>50204</td><td>80033</td><td>40101</td><td>101</td><td>40000</td><td>0</td><td>100</td><td>40000</td><td>300</td><td>2039248</td><td>40100</td><td>200</td><td>40003</td><td>200</td><td>110009</td><td>1</td><td>50000</td><td>100</td></tr><tr><td>50204</td><td>80033</td><td>40101</td><td>101</td><td>40000</td><td>0</td><td>100</td><td>40000</td><td>300</td><td>2039248</td><td>40100</td><td>200</td><td>40003</td><td>200</td><td>110009</td><td>1</td><td>50000</td><td>100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code, minus 2 chain cycles): 6.0033</p><div><input type="checkbox" id="checkbox-16" checked="checked"><label for="checkbox-16"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>int uops in schedulers (59)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>50024</td><td>80033</td><td>40011</td><td>11</td><td>40000</td><td>10</td><td>40000</td><td>30</td><td>2039248</td><td>40010</td><td>20</td><td>40000</td><td>20</td><td>0</td><td>110000</td><td>1</td><td>0</td><td>50000</td><td>10</td></tr><tr><td>50024</td><td>80033</td><td>40011</td><td>11</td><td>40000</td><td>10</td><td>40000</td><td>30</td><td>2039248</td><td>40010</td><td>20</td><td>40000</td><td>20</td><td>0</td><td>110000</td><td>1</td><td>0</td><td>50000</td><td>10</td></tr><tr><td>50024</td><td>80033</td><td>40011</td><td>11</td><td>40000</td><td>10</td><td>40000</td><td>30</td><td>2039248</td><td>40010</td><td>20</td><td>40000</td><td>20</td><td>0</td><td>110000</td><td>1</td><td>0</td><td>50000</td><td>10</td></tr><tr><td>50024</td><td>80033</td><td>40011</td><td>11</td><td>40000</td><td>10</td><td>40000</td><td>30</td><td>2039248</td><td>40010</td><td>20</td><td>40000</td><td>20</td><td>0</td><td>110000</td><td>1</td><td>0</td><td>50000</td><td>10</td></tr><tr><td>50024</td><td>80033</td><td>40011</td><td>11</td><td>40000</td><td>10</td><td>40000</td><td>30</td><td>2039248</td><td>40010</td><td>20</td><td>40000</td><td>408</td><td>336</td><td>110124</td><td>197</td><td>118</td><td>50001</td><td>227</td></tr><tr><td>50024</td><td>80033</td><td>40011</td><td>11</td><td>40000</td><td>10</td><td>40000</td><td>30</td><td>2039580</td><td>40044</td><td>20</td><td>40045</td><td>20</td><td>0</td><td>110124</td><td>2</td><td>0</td><td>50000</td><td>10</td></tr><tr><td>50024</td><td>80033</td><td>40011</td><td>11</td><td>40000</td><td>10</td><td>40000</td><td>30</td><td>2039248</td><td>40010</td><td>20</td><td>40000</td><td>20</td><td>0</td><td>110119</td><td>1</td><td>0</td><td>50000</td><td>10</td></tr><tr><td>50024</td><td>80033</td><td>40011</td><td>11</td><td>40000</td><td>10</td><td>40000</td><td>30</td><td>2039248</td><td>40010</td><td>20</td><td>40000</td><td>20</td><td>0</td><td>110000</td><td>1</td><td>0</td><td>50000</td><td>10</td></tr><tr><td>50024</td><td>80033</td><td>40011</td><td>11</td><td>40000</td><td>10</td><td>40000</td><td>30</td><td>2039248</td><td>40010</td><td>20</td><td>40000</td><td>20</td><td>0</td><td>110000</td><td>1</td><td>0</td><td>50000</td><td>10</td></tr><tr><td>50024</td><td>80033</td><td>40011</td><td>11</td><td>40000</td><td>10</td><td>40000</td><td>30</td><td>2039248</td><td>40010</td><td>20</td><td>40000</td><td>20</td><td>0</td><td>110000</td><td>1</td><td>0</td><td>50000</td><td>10</td></tr></table></div></div></div></div><h2>Test 7: throughput</h2><div style="margin-left: 40px"><p>Count: 8</p><p>Code:</p><pre>  movi v0.16b, 0
  tbx v0.8b, { v8.16b, v9.16b, v10.16b }, v11.8b
  movi v1.16b, 0
  tbx v1.8b, { v8.16b, v9.16b, v10.16b }, v11.8b
  movi v2.16b, 0
  tbx v2.8b, { v8.16b, v9.16b, v10.16b }, v11.8b
  movi v3.16b, 0
  tbx v3.8b, { v8.16b, v9.16b, v10.16b }, v11.8b
  movi v4.16b, 0
  tbx v4.8b, { v8.16b, v9.16b, v10.16b }, v11.8b
  movi v5.16b, 0
  tbx v5.8b, { v8.16b, v9.16b, v10.16b }, v11.8b
  movi v6.16b, 0
  tbx v6.8b, { v8.16b, v9.16b, v10.16b }, v11.8b
  movi v7.16b, 0
  tbx v7.8b, { v8.16b, v9.16b, v10.16b }, v11.8b</pre><div><input type="checkbox" id="checkbox-17" checked="checked"><label for="checkbox-17"><p>Initialization</p></label><div class="remove-check">
<pre>  movi v8.16b, 9
  movi v9.16b, 10
  movi v10.16b, 11
  movi v11.16b, 12</pre></div></div><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code divided by count): 1.5005</p><div><input type="checkbox" id="checkbox-18" checked="checked"><label for="checkbox-18"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>int uops in schedulers (59)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>320204</td><td>120059</td><td>240101</td><td>101</td><td>240000</td><td>100</td><td>240008</td><td>300</td><td>2009644</td><td>240110</td><td>200</td><td>240013</td><td>200</td><td>0</td><td>720036</td><td>1</td><td>0</td><td>320000</td><td>100</td></tr><tr><td>320204</td><td>120039</td><td>240101</td><td>101</td><td>240000</td><td>100</td><td>240008</td><td>300</td><td>1919894</td><td>240108</td><td>200</td><td>240012</td><td>200</td><td>0</td><td>720036</td><td>1</td><td>0</td><td>320000</td><td>100</td></tr><tr><td>320204</td><td>120039</td><td>240101</td><td>101</td><td>240000</td><td>100</td><td>240008</td><td>300</td><td>1920150</td><td>240166</td><td>200</td><td>240074</td><td>200</td><td>0</td><td>720036</td><td>1</td><td>0</td><td>320000</td><td>100</td></tr><tr><td>320204</td><td>120039</td><td>240101</td><td>101</td><td>240000</td><td>100</td><td>240008</td><td>300</td><td>1919894</td><td>240108</td><td>200</td><td>240012</td><td>200</td><td>0</td><td>720036</td><td>1</td><td>0</td><td>320000</td><td>100</td></tr><tr><td>320204</td><td>120039</td><td>240101</td><td>101</td><td>240000</td><td>100</td><td>240008</td><td>300</td><td>1919894</td><td>240108</td><td>200</td><td>240012</td><td>200</td><td>0</td><td>720036</td><td>1</td><td>0</td><td>320000</td><td>100</td></tr><tr><td>320204</td><td>120039</td><td>240101</td><td>101</td><td>240000</td><td>100</td><td>240008</td><td>300</td><td>1919894</td><td>240108</td><td>200</td><td>240012</td><td>200</td><td>0</td><td>720036</td><td>1</td><td>0</td><td>320000</td><td>100</td></tr><tr><td>320204</td><td>120039</td><td>240101</td><td>101</td><td>240000</td><td>100</td><td>240008</td><td>300</td><td>1919894</td><td>240108</td><td>200</td><td>240012</td><td>200</td><td>0</td><td>720036</td><td>1</td><td>0</td><td>320000</td><td>100</td></tr><tr><td>320204</td><td>120039</td><td>240101</td><td>101</td><td>240000</td><td>100</td><td>240008</td><td>300</td><td>1919894</td><td>240108</td><td>200</td><td>240012</td><td>200</td><td>0</td><td>720039</td><td>1</td><td>0</td><td>320000</td><td>100</td></tr><tr><td>320204</td><td>120049</td><td>240102</td><td>101</td><td>240001</td><td>100</td><td>240010</td><td>300</td><td>1919758</td><td>240110</td><td>200</td><td>240013</td><td>200</td><td>0</td><td>720036</td><td>1</td><td>0</td><td>320000</td><td>100</td></tr><tr><td>320204</td><td>120039</td><td>240101</td><td>101</td><td>240000</td><td>100</td><td>240008</td><td>300</td><td>1919894</td><td>240108</td><td>200</td><td>240012</td><td>200</td><td>0</td><td>720216</td><td>1</td><td>0</td><td>320000</td><td>100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code divided by count): 1.5005</p><div><input type="checkbox" id="checkbox-19" checked="checked"><label for="checkbox-19"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>int uops in schedulers (59)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>320024</td><td>120152</td><td>240012</td><td>11</td><td>240001</td><td>10</td><td>240008</td><td>30</td><td>1919696</td><td>240010</td><td>20</td><td>240000</td><td>20</td><td>720000</td><td>1</td><td>320000</td><td>10</td></tr><tr><td>320024</td><td>120039</td><td>240011</td><td>11</td><td>240000</td><td>10</td><td>240000</td><td>30</td><td>1919848</td><td>240010</td><td>20</td><td>240000</td><td>20</td><td>720000</td><td>1</td><td>320000</td><td>10</td></tr><tr><td>320024</td><td>120039</td><td>240011</td><td>11</td><td>240000</td><td>10</td><td>240000</td><td>30</td><td>1919848</td><td>240010</td><td>20</td><td>240000</td><td>20</td><td>720000</td><td>1</td><td>320000</td><td>10</td></tr><tr><td>320024</td><td>120039</td><td>240011</td><td>11</td><td>240000</td><td>10</td><td>240000</td><td>30</td><td>1920156</td><td>240124</td><td>20</td><td>240114</td><td>20</td><td>720180</td><td>1</td><td>320000</td><td>10</td></tr><tr><td>320024</td><td>120254</td><td>240174</td><td>11</td><td>240163</td><td>10</td><td>240177</td><td>30</td><td>1919848</td><td>240010</td><td>20</td><td>240000</td><td>20</td><td>720213</td><td>1</td><td>320000</td><td>10</td></tr><tr><td>320024</td><td>120100</td><td>240011</td><td>11</td><td>240000</td><td>10</td><td>240000</td><td>30</td><td>1919848</td><td>240010</td><td>20</td><td>240000</td><td>20</td><td>720000</td><td>1</td><td>320000</td><td>10</td></tr><tr><td>320024</td><td>120183</td><td>240118</td><td>11</td><td>240107</td><td>10</td><td>240117</td><td>30</td><td>1919848</td><td>240010</td><td>20</td><td>240000</td><td>20</td><td>720171</td><td>1</td><td>320000</td><td>10</td></tr><tr><td>320025</td><td>120146</td><td>240053</td><td>11</td><td>240042</td><td>10</td><td>240066</td><td>30</td><td>1919755</td><td>240019</td><td>20</td><td>240012</td><td>20</td><td>720039</td><td>1</td><td>320000</td><td>10</td></tr><tr><td>320024</td><td>120039</td><td>240011</td><td>11</td><td>240000</td><td>10</td><td>240000</td><td>30</td><td>1919848</td><td>240010</td><td>20</td><td>240000</td><td>20</td><td>720000</td><td>1</td><td>320000</td><td>10</td></tr><tr><td>320024</td><td>120039</td><td>240011</td><td>11</td><td>240000</td><td>10</td><td>240000</td><td>30</td><td>1919848</td><td>240010</td><td>20</td><td>240000</td><td>20</td><td>720216</td><td>1</td><td>320000</td><td>10</td></tr></table></div></div></div></div></body></html>