
Motor_driver.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000044  00800100  00000d26  00000dba  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000d26  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000007  00800144  00800144  00000dfe  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00000dfe  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00000e5c  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000110  00000000  00000000  00000e9c  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   0000158b  00000000  00000000  00000fac  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000ac6  00000000  00000000  00002537  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000a32  00000000  00000000  00002ffd  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000268  00000000  00000000  00003a30  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000005d6  00000000  00000000  00003c98  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000c4d  00000000  00000000  0000426e  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000000d0  00000000  00000000  00004ebb  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 4a 00 	jmp	0x94	; 0x94 <__ctors_end>
   4:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
   8:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
   c:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
  10:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
  14:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
  18:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
  1c:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
  20:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
  24:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
  28:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
  2c:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
  30:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
  34:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
  38:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
  3c:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
  40:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
  44:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
  48:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
  4c:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
  50:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
  54:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
  58:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
  5c:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
  60:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
  64:	0c 94 67 00 	jmp	0xce	; 0xce <__bad_interrupt>
  68:	e5 01       	movw	r28, r10
  6a:	82 01       	movw	r16, r4
  6c:	e8 01       	movw	r28, r16
  6e:	85 01       	movw	r16, r10
  70:	df 01       	movw	r26, r30
  72:	7f 01       	movw	r14, r30
  74:	e2 01       	movw	r28, r4
  76:	88 01       	movw	r16, r16
  78:	09 02       	muls	r16, r25
  7a:	0e 02       	muls	r16, r30
  7c:	13 02       	muls	r17, r19
  7e:	18 02       	muls	r17, r24
  80:	1d 02       	muls	r17, r29
  82:	22 02       	muls	r18, r18
  84:	27 02       	muls	r18, r23
  86:	2c 02       	muls	r18, r28

00000088 <__trampolines_end>:
  88:	63 64       	ori	r22, 0x43	; 67
  8a:	69 6e       	ori	r22, 0xE9	; 233
  8c:	6f 70       	andi	r22, 0x0F	; 15
  8e:	73 75       	andi	r23, 0x53	; 83
  90:	78 58       	subi	r23, 0x88	; 136
  92:	5b 00       	.word	0x005b	; ????

00000094 <__ctors_end>:
  94:	11 24       	eor	r1, r1
  96:	1f be       	out	0x3f, r1	; 63
  98:	cf ef       	ldi	r28, 0xFF	; 255
  9a:	d8 e0       	ldi	r29, 0x08	; 8
  9c:	de bf       	out	0x3e, r29	; 62
  9e:	cd bf       	out	0x3d, r28	; 61

000000a0 <__do_copy_data>:
  a0:	11 e0       	ldi	r17, 0x01	; 1
  a2:	a0 e0       	ldi	r26, 0x00	; 0
  a4:	b1 e0       	ldi	r27, 0x01	; 1
  a6:	e6 e2       	ldi	r30, 0x26	; 38
  a8:	fd e0       	ldi	r31, 0x0D	; 13
  aa:	02 c0       	rjmp	.+4      	; 0xb0 <__do_copy_data+0x10>
  ac:	05 90       	lpm	r0, Z+
  ae:	0d 92       	st	X+, r0
  b0:	a4 34       	cpi	r26, 0x44	; 68
  b2:	b1 07       	cpc	r27, r17
  b4:	d9 f7       	brne	.-10     	; 0xac <__do_copy_data+0xc>

000000b6 <__do_clear_bss>:
  b6:	21 e0       	ldi	r18, 0x01	; 1
  b8:	a4 e4       	ldi	r26, 0x44	; 68
  ba:	b1 e0       	ldi	r27, 0x01	; 1
  bc:	01 c0       	rjmp	.+2      	; 0xc0 <.do_clear_bss_start>

000000be <.do_clear_bss_loop>:
  be:	1d 92       	st	X+, r1

000000c0 <.do_clear_bss_start>:
  c0:	ab 34       	cpi	r26, 0x4B	; 75
  c2:	b2 07       	cpc	r27, r18
  c4:	e1 f7       	brne	.-8      	; 0xbe <.do_clear_bss_loop>
  c6:	0e 94 ce 00 	call	0x19c	; 0x19c <main>
  ca:	0c 94 91 06 	jmp	0xd22	; 0xd22 <_exit>

000000ce <__bad_interrupt>:
  ce:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000d2 <control_motor>:
int grabber_rps_to_spe(float rps){
	// To know how this function is derived look on notion.
	long long int out =2218*pow(rps,5)-14100*pow(rps,4)+3158*pow(rps,3)-32810*pow(rps,2)+15180*rps+1012;
	if(rps==0){return 0;} // The function doesn't work at 0, so if the input is 0, return 0.
	else{return out;} // Returns the value of the function.
}
  d2:	1f 93       	push	r17
  d4:	cf 93       	push	r28
  d6:	df 93       	push	r29
  d8:	18 2f       	mov	r17, r24
  da:	eb 01       	movw	r28, r22
  dc:	dd 23       	and	r29, r29
  de:	54 f0       	brlt	.+20     	; 0xf4 <control_motor+0x22>
  e0:	62 e0       	ldi	r22, 0x02	; 2
  e2:	0e 94 72 01 	call	0x2e4	; 0x2e4 <motor_set_state>
  e6:	40 e0       	ldi	r20, 0x00	; 0
  e8:	50 e0       	ldi	r21, 0x00	; 0
  ea:	be 01       	movw	r22, r28
  ec:	81 2f       	mov	r24, r17
  ee:	0e 94 ed 01 	call	0x3da	; 0x3da <motor_set_pwm>
  f2:	0c c0       	rjmp	.+24     	; 0x10c <control_motor+0x3a>
  f4:	61 e0       	ldi	r22, 0x01	; 1
  f6:	0e 94 72 01 	call	0x2e4	; 0x2e4 <motor_set_state>
  fa:	66 27       	eor	r22, r22
  fc:	77 27       	eor	r23, r23
  fe:	6c 1b       	sub	r22, r28
 100:	7d 0b       	sbc	r23, r29
 102:	40 e0       	ldi	r20, 0x00	; 0
 104:	50 e0       	ldi	r21, 0x00	; 0
 106:	81 2f       	mov	r24, r17
 108:	0e 94 ed 01 	call	0x3da	; 0x3da <motor_set_pwm>
 10c:	df 91       	pop	r29
 10e:	cf 91       	pop	r28
 110:	1f 91       	pop	r17
 112:	08 95       	ret

00000114 <grabber_open>:
void grabber_open(void){
	control_motor(5,-1);
 114:	6f ef       	ldi	r22, 0xFF	; 255
 116:	7f ef       	ldi	r23, 0xFF	; 255
 118:	85 e0       	ldi	r24, 0x05	; 5
 11a:	0e 94 69 00 	call	0xd2	; 0xd2 <control_motor>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 11e:	2f ef       	ldi	r18, 0xFF	; 255
 120:	88 e5       	ldi	r24, 0x58	; 88
 122:	96 e0       	ldi	r25, 0x06	; 6
 124:	21 50       	subi	r18, 0x01	; 1
 126:	80 40       	sbci	r24, 0x00	; 0
 128:	90 40       	sbci	r25, 0x00	; 0
 12a:	e1 f7       	brne	.-8      	; 0x124 <grabber_open+0x10>
 12c:	00 c0       	rjmp	.+0      	; 0x12e <grabber_open+0x1a>
 12e:	00 00       	nop
	_delay_ms(130);
	control_motor(5,1);
 130:	61 e0       	ldi	r22, 0x01	; 1
 132:	70 e0       	ldi	r23, 0x00	; 0
 134:	85 e0       	ldi	r24, 0x05	; 5
 136:	0e 94 69 00 	call	0xd2	; 0xd2 <control_motor>
 13a:	2f ef       	ldi	r18, 0xFF	; 255
 13c:	89 ef       	ldi	r24, 0xF9	; 249
 13e:	90 e0       	ldi	r25, 0x00	; 0
 140:	21 50       	subi	r18, 0x01	; 1
 142:	80 40       	sbci	r24, 0x00	; 0
 144:	90 40       	sbci	r25, 0x00	; 0
 146:	e1 f7       	brne	.-8      	; 0x140 <grabber_open+0x2c>
 148:	00 c0       	rjmp	.+0      	; 0x14a <grabber_open+0x36>
 14a:	00 00       	nop
	_delay_ms(20);
	control_motor(5,0);
 14c:	60 e0       	ldi	r22, 0x00	; 0
 14e:	70 e0       	ldi	r23, 0x00	; 0
 150:	85 e0       	ldi	r24, 0x05	; 5
 152:	0e 94 69 00 	call	0xd2	; 0xd2 <control_motor>
 156:	08 95       	ret

00000158 <grabber_close>:
}
void grabber_close(void){
	control_motor(5,1);
 158:	61 e0       	ldi	r22, 0x01	; 1
 15a:	70 e0       	ldi	r23, 0x00	; 0
 15c:	85 e0       	ldi	r24, 0x05	; 5
 15e:	0e 94 69 00 	call	0xd2	; 0xd2 <control_motor>
 162:	2f ef       	ldi	r18, 0xFF	; 255
 164:	88 e5       	ldi	r24, 0x58	; 88
 166:	96 e0       	ldi	r25, 0x06	; 6
 168:	21 50       	subi	r18, 0x01	; 1
 16a:	80 40       	sbci	r24, 0x00	; 0
 16c:	90 40       	sbci	r25, 0x00	; 0
 16e:	e1 f7       	brne	.-8      	; 0x168 <grabber_close+0x10>
 170:	00 c0       	rjmp	.+0      	; 0x172 <grabber_close+0x1a>
 172:	00 00       	nop
	_delay_ms(130);
	control_motor(5,-1);
 174:	6f ef       	ldi	r22, 0xFF	; 255
 176:	7f ef       	ldi	r23, 0xFF	; 255
 178:	85 e0       	ldi	r24, 0x05	; 5
 17a:	0e 94 69 00 	call	0xd2	; 0xd2 <control_motor>
 17e:	2f ef       	ldi	r18, 0xFF	; 255
 180:	89 ef       	ldi	r24, 0xF9	; 249
 182:	90 e0       	ldi	r25, 0x00	; 0
 184:	21 50       	subi	r18, 0x01	; 1
 186:	80 40       	sbci	r24, 0x00	; 0
 188:	90 40       	sbci	r25, 0x00	; 0
 18a:	e1 f7       	brne	.-8      	; 0x184 <grabber_close+0x2c>
 18c:	00 c0       	rjmp	.+0      	; 0x18e <grabber_close+0x36>
 18e:	00 00       	nop
	_delay_ms(20);
	control_motor(5,0);
 190:	60 e0       	ldi	r22, 0x00	; 0
 192:	70 e0       	ldi	r23, 0x00	; 0
 194:	85 e0       	ldi	r24, 0x05	; 5
 196:	0e 94 69 00 	call	0xd2	; 0xd2 <control_motor>
 19a:	08 95       	ret

0000019c <main>:
int grabber_rps_to_spe(float);
void grabber_open(void);
void grabber_close(void);

int main(void)
{
 19c:	cf 93       	push	r28
 19e:	df 93       	push	r29
 1a0:	00 d0       	rcall	.+0      	; 0x1a2 <main+0x6>
 1a2:	cd b7       	in	r28, 0x3d	; 61
 1a4:	de b7       	in	r29, 0x3e	; 62
	
	uart_init(); // Open the communication to the micro controller
 1a6:	0e 94 d7 02 	call	0x5ae	; 0x5ae <uart_init>
	i2c_init(); // Initialize the i2c communication.
 1aa:	0e 94 77 02 	call	0x4ee	; 0x4ee <i2c_init>
	io_redirect(); // Redirect the input/output to the computer.
 1ae:	0e 94 e8 02 	call	0x5d0	; 0x5d0 <io_redirect>
	
	DDRD = 0xFF; //I/O board:PD4…7 as outputs, for LEDs
 1b2:	8f ef       	ldi	r24, 0xFF	; 255
 1b4:	8a b9       	out	0x0a, r24	; 10
	DDRC = 0xF0; //I/O board PC0…3 as inputs, for buttons
 1b6:	80 ef       	ldi	r24, 0xF0	; 240
 1b8:	87 b9       	out	0x07, r24	; 7
	PORTC = 0x3F; // Enable internal pull at PC0..3 inputs
 1ba:	8f e3       	ldi	r24, 0x3F	; 63
 1bc:	88 b9       	out	0x08, r24	; 8
	PORTD = 0x00; // Set output LEDs to off
 1be:	1b b8       	out	0x0b, r1	; 11
	
	// Make sure all the motors are stopped from the beginning (Initialization)
	motor_init_pwm(PWM_FREQUENCY_1500);
 1c0:	83 e0       	ldi	r24, 0x03	; 3
 1c2:	0e 94 4c 02 	call	0x498	; 0x498 <motor_init_pwm>
	
	printf("Adafruit 1438\n");
 1c6:	8c e1       	ldi	r24, 0x1C	; 28
 1c8:	91 e0       	ldi	r25, 0x01	; 1
 1ca:	0e 94 f9 02 	call	0x5f2	; 0x5f2 <puts>
	
	// M1,..,M4 are ports on the "Adafruit 1438"
	motor_set_state(M1, STOP);
 1ce:	60 e0       	ldi	r22, 0x00	; 0
 1d0:	81 e0       	ldi	r24, 0x01	; 1
 1d2:	0e 94 72 01 	call	0x2e4	; 0x2e4 <motor_set_state>
	motor_set_state(M2, STOP);
 1d6:	60 e0       	ldi	r22, 0x00	; 0
 1d8:	82 e0       	ldi	r24, 0x02	; 2
 1da:	0e 94 72 01 	call	0x2e4	; 0x2e4 <motor_set_state>
	motor_set_state(M3, STOP);
 1de:	60 e0       	ldi	r22, 0x00	; 0
 1e0:	83 e0       	ldi	r24, 0x03	; 3
 1e2:	0e 94 72 01 	call	0x2e4	; 0x2e4 <motor_set_state>
	motor_set_state(M4, STOP);
 1e6:	60 e0       	ldi	r22, 0x00	; 0
 1e8:	84 e0       	ldi	r24, 0x04	; 4
 1ea:	0e 94 72 01 	call	0x2e4	; 0x2e4 <motor_set_state>
	motor_set_state(M5, STOP);
 1ee:	60 e0       	ldi	r22, 0x00	; 0
 1f0:	85 e0       	ldi	r24, 0x05	; 5
 1f2:	0e 94 72 01 	call	0x2e4	; 0x2e4 <motor_set_state>
	motor_set_state(M6, STOP);
 1f6:	60 e0       	ldi	r22, 0x00	; 0
 1f8:	86 e0       	ldi	r24, 0x06	; 6
 1fa:	0e 94 72 01 	call	0x2e4	; 0x2e4 <motor_set_state>
	motor_set_state(M7, STOP);
 1fe:	60 e0       	ldi	r22, 0x00	; 0
 200:	87 e0       	ldi	r24, 0x07	; 7
 202:	0e 94 72 01 	call	0x2e4	; 0x2e4 <motor_set_state>
		*/
		
		// Testing the opening and closing of the grabber.
		int open;
		printf("Open (1) or Close (0)?\n"); // Asks if the user wants to open or close the grabber.
		scanf("%d", &open);
 206:	ce 01       	movw	r24, r28
 208:	01 96       	adiw	r24, 0x01	; 1
 20a:	7c 01       	movw	r14, r24
 20c:	01 e4       	ldi	r16, 0x41	; 65
 20e:	11 e0       	ldi	r17, 0x01	; 1
		}
		*/
		
		// Testing the opening and closing of the grabber.
		int open;
		printf("Open (1) or Close (0)?\n"); // Asks if the user wants to open or close the grabber.
 210:	8a e2       	ldi	r24, 0x2A	; 42
 212:	91 e0       	ldi	r25, 0x01	; 1
 214:	0e 94 f9 02 	call	0x5f2	; 0x5f2 <puts>
		scanf("%d", &open);
 218:	ff 92       	push	r15
 21a:	ef 92       	push	r14
 21c:	1f 93       	push	r17
 21e:	0f 93       	push	r16
 220:	0e 94 29 03 	call	0x652	; 0x652 <scanf>
		if(open){
 224:	0f 90       	pop	r0
 226:	0f 90       	pop	r0
 228:	0f 90       	pop	r0
 22a:	0f 90       	pop	r0
 22c:	89 81       	ldd	r24, Y+1	; 0x01
 22e:	9a 81       	ldd	r25, Y+2	; 0x02
 230:	89 2b       	or	r24, r25
 232:	19 f0       	breq	.+6      	; 0x23a <main+0x9e>
			grabber_open();
 234:	0e 94 8a 00 	call	0x114	; 0x114 <grabber_open>
 238:	eb cf       	rjmp	.-42     	; 0x210 <main+0x74>
		}
		else{
			grabber_close();
 23a:	0e 94 ac 00 	call	0x158	; 0x158 <grabber_close>
			printf("Speed: %d\r", i);
			_delay_ms(250);
		}
		*/
		
	}
 23e:	e8 cf       	rjmp	.-48     	; 0x210 <main+0x74>

00000240 <motor_set8574_controlpin>:
#include "i2cmaster.h"

void motor_set8574_controlpin(unsigned char bit_number, unsigned char level)
{
	static unsigned char out_byte = 0;
	if(level == LOW)
 240:	61 11       	cpse	r22, r1
 242:	10 c0       	rjmp	.+32     	; 0x264 <motor_set8574_controlpin+0x24>
		out_byte &= ~(1<<bit_number);
 244:	21 e0       	ldi	r18, 0x01	; 1
 246:	30 e0       	ldi	r19, 0x00	; 0
 248:	a9 01       	movw	r20, r18
 24a:	02 c0       	rjmp	.+4      	; 0x250 <motor_set8574_controlpin+0x10>
 24c:	44 0f       	add	r20, r20
 24e:	55 1f       	adc	r21, r21
 250:	8a 95       	dec	r24
 252:	e2 f7       	brpl	.-8      	; 0x24c <motor_set8574_controlpin+0xc>
 254:	ca 01       	movw	r24, r20
 256:	80 95       	com	r24
 258:	90 91 44 01 	lds	r25, 0x0144	; 0x800144 <__data_end>
 25c:	89 23       	and	r24, r25
 25e:	80 93 44 01 	sts	0x0144, r24	; 0x800144 <__data_end>
 262:	10 c0       	rjmp	.+32     	; 0x284 <motor_set8574_controlpin+0x44>
	if(level==HIGH)
 264:	61 30       	cpi	r22, 0x01	; 1
 266:	71 f4       	brne	.+28     	; 0x284 <motor_set8574_controlpin+0x44>
		out_byte |= (1<<bit_number);
 268:	21 e0       	ldi	r18, 0x01	; 1
 26a:	30 e0       	ldi	r19, 0x00	; 0
 26c:	a9 01       	movw	r20, r18
 26e:	02 c0       	rjmp	.+4      	; 0x274 <motor_set8574_controlpin+0x34>
 270:	44 0f       	add	r20, r20
 272:	55 1f       	adc	r21, r21
 274:	8a 95       	dec	r24
 276:	e2 f7       	brpl	.-8      	; 0x270 <motor_set8574_controlpin+0x30>
 278:	ca 01       	movw	r24, r20
 27a:	90 91 44 01 	lds	r25, 0x0144	; 0x800144 <__data_end>
 27e:	89 2b       	or	r24, r25
 280:	80 93 44 01 	sts	0x0144, r24	; 0x800144 <__data_end>
	i2c_start(PCF8574_ADR + I2C_WRITE);
 284:	80 e7       	ldi	r24, 0x70	; 112
 286:	0e 94 7d 02 	call	0x4fa	; 0x4fa <i2c_start>
	i2c_write(out_byte);
 28a:	80 91 44 01 	lds	r24, 0x0144	; 0x800144 <__data_end>
 28e:	0e 94 ad 02 	call	0x55a	; 0x55a <i2c_write>
	i2c_stop();
 292:	0e 94 a4 02 	call	0x548	; 0x548 <i2c_stop>
 296:	08 95       	ret

00000298 <motor_set1438_controlpin>:
}


void motor_set1438_controlpin(unsigned char pin_adr, unsigned char level)
{
 298:	cf 93       	push	r28
 29a:	df 93       	push	r29
 29c:	d8 2f       	mov	r29, r24
 29e:	c6 2f       	mov	r28, r22
	i2c_start(PCA_ADR + I2C_WRITE);
 2a0:	80 ec       	ldi	r24, 0xC0	; 192
 2a2:	0e 94 7d 02 	call	0x4fa	; 0x4fa <i2c_start>
	i2c_write(pin_adr);
 2a6:	8d 2f       	mov	r24, r29
 2a8:	0e 94 ad 02 	call	0x55a	; 0x55a <i2c_write>
	if(level == LOW)
 2ac:	c1 11       	cpse	r28, r1
 2ae:	0a c0       	rjmp	.+20     	; 0x2c4 <motor_set1438_controlpin+0x2c>
	{
		i2c_write(0x00); i2c_write(0x00); i2c_write(0x10);
 2b0:	80 e0       	ldi	r24, 0x00	; 0
 2b2:	0e 94 ad 02 	call	0x55a	; 0x55a <i2c_write>
 2b6:	80 e0       	ldi	r24, 0x00	; 0
 2b8:	0e 94 ad 02 	call	0x55a	; 0x55a <i2c_write>
 2bc:	80 e1       	ldi	r24, 0x10	; 16
 2be:	0e 94 ad 02 	call	0x55a	; 0x55a <i2c_write>
 2c2:	0b c0       	rjmp	.+22     	; 0x2da <motor_set1438_controlpin+0x42>
	}
	if(level==HIGH)
 2c4:	c1 30       	cpi	r28, 0x01	; 1
 2c6:	49 f4       	brne	.+18     	; 0x2da <motor_set1438_controlpin+0x42>
	{
		i2c_write(0x10); i2c_write(0x00); i2c_write(0x00);
 2c8:	80 e1       	ldi	r24, 0x10	; 16
 2ca:	0e 94 ad 02 	call	0x55a	; 0x55a <i2c_write>
 2ce:	80 e0       	ldi	r24, 0x00	; 0
 2d0:	0e 94 ad 02 	call	0x55a	; 0x55a <i2c_write>
 2d4:	80 e0       	ldi	r24, 0x00	; 0
 2d6:	0e 94 ad 02 	call	0x55a	; 0x55a <i2c_write>
	}
	i2c_stop();
 2da:	0e 94 a4 02 	call	0x548	; 0x548 <i2c_stop>
}
 2de:	df 91       	pop	r29
 2e0:	cf 91       	pop	r28
 2e2:	08 95       	ret

000002e4 <motor_set_state>:

void motor_set_state(unsigned char motor_number, unsigned char state)
{
 2e4:	cf 93       	push	r28
 2e6:	96 2f       	mov	r25, r22
	unsigned char in1=0, in2=0;
	
	switch(motor_number)
 2e8:	48 2f       	mov	r20, r24
 2ea:	50 e0       	ldi	r21, 0x00	; 0
 2ec:	fa 01       	movw	r30, r20
 2ee:	31 97       	sbiw	r30, 0x01	; 1
 2f0:	e8 30       	cpi	r30, 0x08	; 8
 2f2:	f1 05       	cpc	r31, r1
 2f4:	80 f4       	brcc	.+32     	; 0x316 <motor_set_state+0x32>
 2f6:	ec 5c       	subi	r30, 0xCC	; 204
 2f8:	ff 4f       	sbci	r31, 0xFF	; 255
 2fa:	0c 94 f3 02 	jmp	0x5e6	; 0x5e6 <__tablejump2__>
		case M1:	in1=M1_IN1+1; in2=M1_IN2+1; break; // High byte of reg
		case M2: 	in1=M2_IN1+1; in2=M2_IN2+1; break; // High byte of reg
		case M3:	in1=M3_IN1+1; in2=M3_IN2+1; break; // High byte of reg
		case M4:	in1=M4_IN1+1; in2=M4_IN2+1; break; // High byte of reg
		case M5:	in1=M5_IN1; in2=M5_IN2; break;		// Set bit position
		case M6:	in1=M6_IN1; in2=M6_IN2; break;		// Set bit position
 2fe:	c3 e0       	ldi	r28, 0x03	; 3
 300:	82 e0       	ldi	r24, 0x02	; 2
 302:	36 c0       	rjmp	.+108    	; 0x370 <motor_set_state+0x8c>
	unsigned char in1=0, in2=0;
	
	switch(motor_number)
	{
		case M1:	in1=M1_IN1+1; in2=M1_IN2+1; break; // High byte of reg
		case M2: 	in1=M2_IN1+1; in2=M2_IN2+1; break; // High byte of reg
 304:	c7 e3       	ldi	r28, 0x37	; 55
 306:	83 e3       	ldi	r24, 0x33	; 51
 308:	0a c0       	rjmp	.+20     	; 0x31e <motor_set_state+0x3a>
		case M3:	in1=M3_IN1+1; in2=M3_IN2+1; break; // High byte of reg
		case M4:	in1=M4_IN1+1; in2=M4_IN2+1; break; // High byte of reg
 30a:	cf e1       	ldi	r28, 0x1F	; 31
 30c:	8b e1       	ldi	r24, 0x1B	; 27
 30e:	07 c0       	rjmp	.+14     	; 0x31e <motor_set_state+0x3a>
		case M5:	in1=M5_IN1; in2=M5_IN2; break;		// Set bit position
		case M6:	in1=M6_IN1; in2=M6_IN2; break;		// Set bit position
		case M7:	in1=M7_IN1; in2=M7_IN2; break;		// Set bit position
		case M8:	in1=M8_IN1; in2=M8_IN2; break;		// Set bit position
 310:	c7 e0       	ldi	r28, 0x07	; 7
 312:	86 e0       	ldi	r24, 0x06	; 6
 314:	2d c0       	rjmp	.+90     	; 0x370 <motor_set_state+0x8c>
	}
	if(motor_number < 5)			// M1 - M4
 316:	85 30       	cpi	r24, 0x05	; 5
 318:	48 f5       	brcc	.+82     	; 0x36c <motor_set_state+0x88>
	i2c_stop();
}

void motor_set_state(unsigned char motor_number, unsigned char state)
{
	unsigned char in1=0, in2=0;
 31a:	c0 e0       	ldi	r28, 0x00	; 0
 31c:	80 e0       	ldi	r24, 0x00	; 0
		case M7:	in1=M7_IN1; in2=M7_IN2; break;		// Set bit position
		case M8:	in1=M8_IN1; in2=M8_IN2; break;		// Set bit position
	}
	if(motor_number < 5)			// M1 - M4
	{
		switch(state)
 31e:	92 30       	cpi	r25, 0x02	; 2
 320:	29 f0       	breq	.+10     	; 0x32c <motor_set_state+0x48>
 322:	93 30       	cpi	r25, 0x03	; 3
 324:	99 f0       	breq	.+38     	; 0x34c <motor_set_state+0x68>
 326:	91 30       	cpi	r25, 0x01	; 1
 328:	c9 f4       	brne	.+50     	; 0x35c <motor_set_state+0x78>
 32a:	08 c0       	rjmp	.+16     	; 0x33c <motor_set_state+0x58>
		{
		
			case CCW:		motor_set1438_controlpin(in1, LOW); motor_set1438_controlpin(in2, HIGH); break;  // IN1=0, IN2=1
 32c:	60 e0       	ldi	r22, 0x00	; 0
 32e:	0e 94 4c 01 	call	0x298	; 0x298 <motor_set1438_controlpin>
 332:	61 e0       	ldi	r22, 0x01	; 1
 334:	8c 2f       	mov	r24, r28
 336:	0e 94 4c 01 	call	0x298	; 0x298 <motor_set1438_controlpin>
 33a:	4d c0       	rjmp	.+154    	; 0x3d6 <motor_set_state+0xf2>
			case CW:		motor_set1438_controlpin(in1, HIGH); motor_set1438_controlpin(in2, LOW); break;	// IN1=1, IN2=0
 33c:	61 e0       	ldi	r22, 0x01	; 1
 33e:	0e 94 4c 01 	call	0x298	; 0x298 <motor_set1438_controlpin>
 342:	60 e0       	ldi	r22, 0x00	; 0
 344:	8c 2f       	mov	r24, r28
 346:	0e 94 4c 01 	call	0x298	; 0x298 <motor_set1438_controlpin>
 34a:	45 c0       	rjmp	.+138    	; 0x3d6 <motor_set_state+0xf2>
			case BRAKE:		motor_set1438_controlpin(in1, HIGH); motor_set1438_controlpin(in2, HIGH);break;	// IN1=1, IN2=1
 34c:	61 e0       	ldi	r22, 0x01	; 1
 34e:	0e 94 4c 01 	call	0x298	; 0x298 <motor_set1438_controlpin>
 352:	61 e0       	ldi	r22, 0x01	; 1
 354:	8c 2f       	mov	r24, r28
 356:	0e 94 4c 01 	call	0x298	; 0x298 <motor_set1438_controlpin>
 35a:	3d c0       	rjmp	.+122    	; 0x3d6 <motor_set_state+0xf2>
			case STOP:
			default:		motor_set1438_controlpin(in1, LOW); motor_set1438_controlpin(in2, LOW);	// IN1=0, IN2=0
 35c:	60 e0       	ldi	r22, 0x00	; 0
 35e:	0e 94 4c 01 	call	0x298	; 0x298 <motor_set1438_controlpin>
 362:	60 e0       	ldi	r22, 0x00	; 0
 364:	8c 2f       	mov	r24, r28
 366:	0e 94 4c 01 	call	0x298	; 0x298 <motor_set1438_controlpin>
 36a:	35 c0       	rjmp	.+106    	; 0x3d6 <motor_set_state+0xf2>
	i2c_stop();
}

void motor_set_state(unsigned char motor_number, unsigned char state)
{
	unsigned char in1=0, in2=0;
 36c:	c0 e0       	ldi	r28, 0x00	; 0
 36e:	80 e0       	ldi	r24, 0x00	; 0
			default:		motor_set1438_controlpin(in1, LOW); motor_set1438_controlpin(in2, LOW);	// IN1=0, IN2=0
		}
	}
	else							// M5 - M8
	{
		switch(state)
 370:	92 30       	cpi	r25, 0x02	; 2
 372:	29 f0       	breq	.+10     	; 0x37e <motor_set_state+0x9a>
 374:	93 30       	cpi	r25, 0x03	; 3
 376:	99 f0       	breq	.+38     	; 0x39e <motor_set_state+0xba>
 378:	91 30       	cpi	r25, 0x01	; 1
 37a:	c9 f4       	brne	.+50     	; 0x3ae <motor_set_state+0xca>
 37c:	08 c0       	rjmp	.+16     	; 0x38e <motor_set_state+0xaa>
		{
			case CCW:		motor_set8574_controlpin(in1, LOW); motor_set8574_controlpin(in2, HIGH); break;  // IN1=0, IN2=1
 37e:	60 e0       	ldi	r22, 0x00	; 0
 380:	0e 94 20 01 	call	0x240	; 0x240 <motor_set8574_controlpin>
 384:	61 e0       	ldi	r22, 0x01	; 1
 386:	8c 2f       	mov	r24, r28
 388:	0e 94 20 01 	call	0x240	; 0x240 <motor_set8574_controlpin>
 38c:	24 c0       	rjmp	.+72     	; 0x3d6 <motor_set_state+0xf2>
			case CW:		motor_set8574_controlpin(in1, HIGH); motor_set8574_controlpin(in2, LOW); break;	// IN1=1, IN2=0
 38e:	61 e0       	ldi	r22, 0x01	; 1
 390:	0e 94 20 01 	call	0x240	; 0x240 <motor_set8574_controlpin>
 394:	60 e0       	ldi	r22, 0x00	; 0
 396:	8c 2f       	mov	r24, r28
 398:	0e 94 20 01 	call	0x240	; 0x240 <motor_set8574_controlpin>
 39c:	1c c0       	rjmp	.+56     	; 0x3d6 <motor_set_state+0xf2>
			case BRAKE:		motor_set8574_controlpin(in1, HIGH); motor_set8574_controlpin(in2, HIGH);break;	// IN1=1, IN2=1
 39e:	61 e0       	ldi	r22, 0x01	; 1
 3a0:	0e 94 20 01 	call	0x240	; 0x240 <motor_set8574_controlpin>
 3a4:	61 e0       	ldi	r22, 0x01	; 1
 3a6:	8c 2f       	mov	r24, r28
 3a8:	0e 94 20 01 	call	0x240	; 0x240 <motor_set8574_controlpin>
 3ac:	14 c0       	rjmp	.+40     	; 0x3d6 <motor_set_state+0xf2>
			case STOP:
			default:		motor_set8574_controlpin(in1, LOW); motor_set8574_controlpin(in2, LOW);	// IN1=0, IN2=0
 3ae:	60 e0       	ldi	r22, 0x00	; 0
 3b0:	0e 94 20 01 	call	0x240	; 0x240 <motor_set8574_controlpin>
 3b4:	60 e0       	ldi	r22, 0x00	; 0
 3b6:	8c 2f       	mov	r24, r28
 3b8:	0e 94 20 01 	call	0x240	; 0x240 <motor_set8574_controlpin>
		}
	}
}
 3bc:	0c c0       	rjmp	.+24     	; 0x3d6 <motor_set_state+0xf2>
	{
		case M1:	in1=M1_IN1+1; in2=M1_IN2+1; break; // High byte of reg
		case M2: 	in1=M2_IN1+1; in2=M2_IN2+1; break; // High byte of reg
		case M3:	in1=M3_IN1+1; in2=M3_IN2+1; break; // High byte of reg
		case M4:	in1=M4_IN1+1; in2=M4_IN2+1; break; // High byte of reg
		case M5:	in1=M5_IN1; in2=M5_IN2; break;		// Set bit position
 3be:	c1 e0       	ldi	r28, 0x01	; 1
 3c0:	80 e0       	ldi	r24, 0x00	; 0
 3c2:	d6 cf       	rjmp	.-84     	; 0x370 <motor_set_state+0x8c>
		case M6:	in1=M6_IN1; in2=M6_IN2; break;		// Set bit position
		case M7:	in1=M7_IN1; in2=M7_IN2; break;		// Set bit position
 3c4:	c5 e0       	ldi	r28, 0x05	; 5
 3c6:	84 e0       	ldi	r24, 0x04	; 4
 3c8:	d3 cf       	rjmp	.-90     	; 0x370 <motor_set_state+0x8c>
{
	unsigned char in1=0, in2=0;
	
	switch(motor_number)
	{
		case M1:	in1=M1_IN1+1; in2=M1_IN2+1; break; // High byte of reg
 3ca:	cb e2       	ldi	r28, 0x2B	; 43
 3cc:	8f e2       	ldi	r24, 0x2F	; 47
 3ce:	a7 cf       	rjmp	.-178    	; 0x31e <motor_set_state+0x3a>
		case M2: 	in1=M2_IN1+1; in2=M2_IN2+1; break; // High byte of reg
		case M3:	in1=M3_IN1+1; in2=M3_IN2+1; break; // High byte of reg
 3d0:	c3 e1       	ldi	r28, 0x13	; 19
 3d2:	87 e1       	ldi	r24, 0x17	; 23
 3d4:	a4 cf       	rjmp	.-184    	; 0x31e <motor_set_state+0x3a>
			case BRAKE:		motor_set8574_controlpin(in1, HIGH); motor_set8574_controlpin(in2, HIGH);break;	// IN1=1, IN2=1
			case STOP:
			default:		motor_set8574_controlpin(in1, LOW); motor_set8574_controlpin(in2, LOW);	// IN1=0, IN2=0
		}
	}
}
 3d6:	cf 91       	pop	r28
 3d8:	08 95       	ret

000003da <motor_set_pwm>:

void motor_set_pwm(unsigned char motor_number, unsigned int on_value, unsigned int off_value)
{
 3da:	ff 92       	push	r15
 3dc:	0f 93       	push	r16
 3de:	1f 93       	push	r17
 3e0:	cf 93       	push	r28
 3e2:	df 93       	push	r29
 3e4:	8b 01       	movw	r16, r22
 3e6:	ea 01       	movw	r28, r20
	unsigned char pwm_reg=0;
	if(on_value > 0xFFF) on_value = 0;
 3e8:	61 15       	cp	r22, r1
 3ea:	70 41       	sbci	r23, 0x10	; 16
 3ec:	10 f0       	brcs	.+4      	; 0x3f2 <motor_set_pwm+0x18>
 3ee:	00 e0       	ldi	r16, 0x00	; 0
 3f0:	10 e0       	ldi	r17, 0x00	; 0
	if(off_value > 0xFFF) off_value = 0;
 3f2:	c1 15       	cp	r28, r1
 3f4:	90 e1       	ldi	r25, 0x10	; 16
 3f6:	d9 07       	cpc	r29, r25
 3f8:	10 f0       	brcs	.+4      	; 0x3fe <motor_set_pwm+0x24>
 3fa:	c0 e0       	ldi	r28, 0x00	; 0
 3fc:	d0 e0       	ldi	r29, 0x00	; 0
	
	switch(motor_number)
 3fe:	90 e0       	ldi	r25, 0x00	; 0
 400:	fc 01       	movw	r30, r24
 402:	31 97       	sbiw	r30, 0x01	; 1
 404:	e8 30       	cpi	r30, 0x08	; 8
 406:	f1 05       	cpc	r31, r1
 408:	60 f5       	brcc	.+88     	; 0x462 <__LOCK_REGION_LENGTH__+0x62>
 40a:	e4 5c       	subi	r30, 0xC4	; 196
 40c:	ff 4f       	sbci	r31, 0xFF	; 255
 40e:	0c 94 f3 02 	jmp	0x5e6	; 0x5e6 <__tablejump2__>
	{
		case M1:	pwm_reg = M1_PWM; break;
 412:	0f 2e       	mov	r0, r31
 414:	f6 e2       	ldi	r31, 0x26	; 38
 416:	ff 2e       	mov	r15, r31
 418:	f0 2d       	mov	r31, r0
 41a:	24 c0       	rjmp	.+72     	; 0x464 <__LOCK_REGION_LENGTH__+0x64>
		case M2:	pwm_reg = M2_PWM; break;
 41c:	0f 2e       	mov	r0, r31
 41e:	fa e3       	ldi	r31, 0x3A	; 58
 420:	ff 2e       	mov	r15, r31
 422:	f0 2d       	mov	r31, r0
 424:	1f c0       	rjmp	.+62     	; 0x464 <__LOCK_REGION_LENGTH__+0x64>
		case M3:	pwm_reg = M3_PWM; break;
 426:	0f 2e       	mov	r0, r31
 428:	fe e0       	ldi	r31, 0x0E	; 14
 42a:	ff 2e       	mov	r15, r31
 42c:	f0 2d       	mov	r31, r0
 42e:	1a c0       	rjmp	.+52     	; 0x464 <__LOCK_REGION_LENGTH__+0x64>
		case M4:	pwm_reg = M4_PWM; break;
 430:	0f 2e       	mov	r0, r31
 432:	f2 e2       	ldi	r31, 0x22	; 34
 434:	ff 2e       	mov	r15, r31
 436:	f0 2d       	mov	r31, r0
 438:	15 c0       	rjmp	.+42     	; 0x464 <__LOCK_REGION_LENGTH__+0x64>
		case M5:	pwm_reg = M5_PWM; break;
 43a:	0f 2e       	mov	r0, r31
 43c:	f6 e0       	ldi	r31, 0x06	; 6
 43e:	ff 2e       	mov	r15, r31
 440:	f0 2d       	mov	r31, r0
 442:	10 c0       	rjmp	.+32     	; 0x464 <__LOCK_REGION_LENGTH__+0x64>
		case M6:	pwm_reg = M6_PWM; break;
 444:	0f 2e       	mov	r0, r31
 446:	fa e0       	ldi	r31, 0x0A	; 10
 448:	ff 2e       	mov	r15, r31
 44a:	f0 2d       	mov	r31, r0
 44c:	0b c0       	rjmp	.+22     	; 0x464 <__LOCK_REGION_LENGTH__+0x64>
		case M7:	pwm_reg = M7_PWM; break;
 44e:	0f 2e       	mov	r0, r31
 450:	fe e3       	ldi	r31, 0x3E	; 62
 452:	ff 2e       	mov	r15, r31
 454:	f0 2d       	mov	r31, r0
 456:	06 c0       	rjmp	.+12     	; 0x464 <__LOCK_REGION_LENGTH__+0x64>
		case M8:	pwm_reg = M8_PWM; break;
 458:	0f 2e       	mov	r0, r31
 45a:	f2 e4       	ldi	r31, 0x42	; 66
 45c:	ff 2e       	mov	r15, r31
 45e:	f0 2d       	mov	r31, r0
 460:	01 c0       	rjmp	.+2      	; 0x464 <__LOCK_REGION_LENGTH__+0x64>
	}
}

void motor_set_pwm(unsigned char motor_number, unsigned int on_value, unsigned int off_value)
{
	unsigned char pwm_reg=0;
 462:	f1 2c       	mov	r15, r1
		case M5:	pwm_reg = M5_PWM; break;
		case M6:	pwm_reg = M6_PWM; break;
		case M7:	pwm_reg = M7_PWM; break;
		case M8:	pwm_reg = M8_PWM; break;
	}
	i2c_start(PCA_ADR + I2C_WRITE);
 464:	80 ec       	ldi	r24, 0xC0	; 192
 466:	0e 94 7d 02 	call	0x4fa	; 0x4fa <i2c_start>
	i2c_write(pwm_reg);
 46a:	8f 2d       	mov	r24, r15
 46c:	0e 94 ad 02 	call	0x55a	; 0x55a <i2c_write>
	i2c_write(on_value&0x0FF);
 470:	80 2f       	mov	r24, r16
 472:	0e 94 ad 02 	call	0x55a	; 0x55a <i2c_write>
	on_value >>= 8;
	i2c_write(on_value);
 476:	81 2f       	mov	r24, r17
 478:	0e 94 ad 02 	call	0x55a	; 0x55a <i2c_write>
	i2c_write(off_value & 0x0FF);
 47c:	8c 2f       	mov	r24, r28
 47e:	0e 94 ad 02 	call	0x55a	; 0x55a <i2c_write>
	off_value >>= 8;
	i2c_write(off_value);
 482:	8d 2f       	mov	r24, r29
 484:	0e 94 ad 02 	call	0x55a	; 0x55a <i2c_write>
	i2c_stop();
 488:	0e 94 a4 02 	call	0x548	; 0x548 <i2c_stop>
}
 48c:	df 91       	pop	r29
 48e:	cf 91       	pop	r28
 490:	1f 91       	pop	r17
 492:	0f 91       	pop	r16
 494:	ff 90       	pop	r15
 496:	08 95       	ret

00000498 <motor_init_pwm>:

void motor_init_pwm(unsigned char frequency)  // INIT PCA9685 AND PCA8574
{
 498:	cf 93       	push	r28
 49a:	c8 2f       	mov	r28, r24
	i2c_start(PCA_ADR + I2C_WRITE);
 49c:	80 ec       	ldi	r24, 0xC0	; 192
 49e:	0e 94 7d 02 	call	0x4fa	; 0x4fa <i2c_start>
	i2c_write(0x00);
 4a2:	80 e0       	ldi	r24, 0x00	; 0
 4a4:	0e 94 ad 02 	call	0x55a	; 0x55a <i2c_write>
	i2c_write(0b00110000);					// sleep and autoinc
 4a8:	80 e3       	ldi	r24, 0x30	; 48
 4aa:	0e 94 ad 02 	call	0x55a	; 0x55a <i2c_write>
	i2c_stop();
 4ae:	0e 94 a4 02 	call	0x548	; 0x548 <i2c_stop>
	
	i2c_start(PCA_ADR + I2C_WRITE);
 4b2:	80 ec       	ldi	r24, 0xC0	; 192
 4b4:	0e 94 7d 02 	call	0x4fa	; 0x4fa <i2c_start>
	i2c_write(0xFE);
 4b8:	8e ef       	ldi	r24, 0xFE	; 254
 4ba:	0e 94 ad 02 	call	0x55a	; 0x55a <i2c_write>
	i2c_write(frequency);						
 4be:	8c 2f       	mov	r24, r28
 4c0:	0e 94 ad 02 	call	0x55a	; 0x55a <i2c_write>
	
	i2c_start(PCA_ADR + I2C_WRITE);
 4c4:	80 ec       	ldi	r24, 0xC0	; 192
 4c6:	0e 94 7d 02 	call	0x4fa	; 0x4fa <i2c_start>
	i2c_write(0x00);
 4ca:	80 e0       	ldi	r24, 0x00	; 0
 4cc:	0e 94 ad 02 	call	0x55a	; 0x55a <i2c_write>
	i2c_write(0b00100000);					// autoinc
 4d0:	80 e2       	ldi	r24, 0x20	; 32
 4d2:	0e 94 ad 02 	call	0x55a	; 0x55a <i2c_write>
	i2c_stop();	
 4d6:	0e 94 a4 02 	call	0x548	; 0x548 <i2c_stop>
	
	i2c_start(PCF8574_ADR + I2C_WRITE);		// All PCF8574 outputs low
 4da:	80 e7       	ldi	r24, 0x70	; 112
 4dc:	0e 94 7d 02 	call	0x4fa	; 0x4fa <i2c_start>
	i2c_write(0x00);
 4e0:	80 e0       	ldi	r24, 0x00	; 0
 4e2:	0e 94 ad 02 	call	0x55a	; 0x55a <i2c_write>
	i2c_stop();
 4e6:	0e 94 a4 02 	call	0x548	; 0x548 <i2c_stop>
 4ea:	cf 91       	pop	r28
 4ec:	08 95       	ret

000004ee <i2c_init>:
*************************************************************************/
unsigned char i2c_rep_start(unsigned char address)
{
    return i2c_start( address );

}/* i2c_rep_start */
 4ee:	10 92 b9 00 	sts	0x00B9, r1	; 0x8000b9 <__DATA_REGION_ORIGIN__+0x59>
 4f2:	8c e0       	ldi	r24, 0x0C	; 12
 4f4:	80 93 b8 00 	sts	0x00B8, r24	; 0x8000b8 <__DATA_REGION_ORIGIN__+0x58>
 4f8:	08 95       	ret

000004fa <i2c_start>:
 4fa:	94 ea       	ldi	r25, 0xA4	; 164
 4fc:	90 93 bc 00 	sts	0x00BC, r25	; 0x8000bc <__DATA_REGION_ORIGIN__+0x5c>
 500:	ec eb       	ldi	r30, 0xBC	; 188
 502:	f0 e0       	ldi	r31, 0x00	; 0
 504:	90 81       	ld	r25, Z
 506:	99 23       	and	r25, r25
 508:	ec f7       	brge	.-6      	; 0x504 <i2c_start+0xa>
 50a:	90 91 b9 00 	lds	r25, 0x00B9	; 0x8000b9 <__DATA_REGION_ORIGIN__+0x59>
 50e:	98 7f       	andi	r25, 0xF8	; 248
 510:	98 30       	cpi	r25, 0x08	; 8
 512:	11 f0       	breq	.+4      	; 0x518 <i2c_start+0x1e>
 514:	90 31       	cpi	r25, 0x10	; 16
 516:	a1 f4       	brne	.+40     	; 0x540 <i2c_start+0x46>
 518:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__DATA_REGION_ORIGIN__+0x5b>
 51c:	84 e8       	ldi	r24, 0x84	; 132
 51e:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__DATA_REGION_ORIGIN__+0x5c>
 522:	ec eb       	ldi	r30, 0xBC	; 188
 524:	f0 e0       	ldi	r31, 0x00	; 0
 526:	80 81       	ld	r24, Z
 528:	88 23       	and	r24, r24
 52a:	ec f7       	brge	.-6      	; 0x526 <i2c_start+0x2c>
 52c:	90 91 b9 00 	lds	r25, 0x00B9	; 0x8000b9 <__DATA_REGION_ORIGIN__+0x59>
 530:	98 7f       	andi	r25, 0xF8	; 248
 532:	98 31       	cpi	r25, 0x18	; 24
 534:	39 f0       	breq	.+14     	; 0x544 <i2c_start+0x4a>
 536:	81 e0       	ldi	r24, 0x01	; 1
 538:	90 34       	cpi	r25, 0x40	; 64
 53a:	29 f4       	brne	.+10     	; 0x546 <i2c_start+0x4c>
 53c:	80 e0       	ldi	r24, 0x00	; 0
 53e:	08 95       	ret
 540:	81 e0       	ldi	r24, 0x01	; 1
 542:	08 95       	ret
 544:	80 e0       	ldi	r24, 0x00	; 0
 546:	08 95       	ret

00000548 <i2c_stop>:
 Terminates the data transfer and releases the I2C bus
*************************************************************************/
void i2c_stop(void)
{
    /* send stop condition */
	TWCR = (1<<TWINT) | (1<<TWEN) | (1<<TWSTO);
 548:	84 e9       	ldi	r24, 0x94	; 148
 54a:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__DATA_REGION_ORIGIN__+0x5c>
	
	// wait until stop condition is executed and bus released
	while(TWCR & (1<<TWSTO));
 54e:	ec eb       	ldi	r30, 0xBC	; 188
 550:	f0 e0       	ldi	r31, 0x00	; 0
 552:	80 81       	ld	r24, Z
 554:	84 fd       	sbrc	r24, 4
 556:	fd cf       	rjmp	.-6      	; 0x552 <i2c_stop+0xa>

}/* i2c_stop */
 558:	08 95       	ret

0000055a <i2c_write>:
unsigned char i2c_write( unsigned char data )
{	
    uint8_t   twst;
    
	// send data to the previously addressed device
	TWDR = data;
 55a:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__DATA_REGION_ORIGIN__+0x5b>
	TWCR = (1<<TWINT) | (1<<TWEN);
 55e:	84 e8       	ldi	r24, 0x84	; 132
 560:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__DATA_REGION_ORIGIN__+0x5c>

	// wait until transmission completed
	while(!(TWCR & (1<<TWINT)));
 564:	ec eb       	ldi	r30, 0xBC	; 188
 566:	f0 e0       	ldi	r31, 0x00	; 0
 568:	80 81       	ld	r24, Z
 56a:	88 23       	and	r24, r24
 56c:	ec f7       	brge	.-6      	; 0x568 <i2c_write+0xe>

	// check value of TWI Status Register. Mask prescaler bits
	twst = TW_STATUS & 0xF8;
 56e:	90 91 b9 00 	lds	r25, 0x00B9	; 0x8000b9 <__DATA_REGION_ORIGIN__+0x59>
 572:	98 7f       	andi	r25, 0xF8	; 248
 574:	81 e0       	ldi	r24, 0x01	; 1
 576:	98 32       	cpi	r25, 0x28	; 40
 578:	09 f4       	brne	.+2      	; 0x57c <i2c_write+0x22>
 57a:	80 e0       	ldi	r24, 0x00	; 0
	if( twst != TW_MT_DATA_ACK) return 1;
	return 0;

}/* i2c_write */
 57c:	08 95       	ret

0000057e <uart_putchar>:
		stdout = &uart_output;	//redirect standard output to uart
		stdin  = &uart_input;  //redirect standard input to uart
}
	

void uart_putchar(char c, FILE *stream) {
 57e:	cf 93       	push	r28
 580:	c8 2f       	mov	r28, r24
	if (c == '\n') {
 582:	8a 30       	cpi	r24, 0x0A	; 10
 584:	19 f4       	brne	.+6      	; 0x58c <uart_putchar+0xe>
		uart_putchar('\r', stream);
 586:	8d e0       	ldi	r24, 0x0D	; 13
 588:	0e 94 bf 02 	call	0x57e	; 0x57e <uart_putchar>
	}
	loop_until_bit_is_set(UCSR0A, UDRE0);
 58c:	e0 ec       	ldi	r30, 0xC0	; 192
 58e:	f0 e0       	ldi	r31, 0x00	; 0
 590:	80 81       	ld	r24, Z
 592:	85 ff       	sbrs	r24, 5
 594:	fd cf       	rjmp	.-6      	; 0x590 <uart_putchar+0x12>
	UDR0 = c;
 596:	c0 93 c6 00 	sts	0x00C6, r28	; 0x8000c6 <__DATA_REGION_ORIGIN__+0x66>
}
 59a:	cf 91       	pop	r28
 59c:	08 95       	ret

0000059e <uart_getchar>:

char uart_getchar(FILE *stream) {
	loop_until_bit_is_set(UCSR0A, RXC0);
 59e:	e0 ec       	ldi	r30, 0xC0	; 192
 5a0:	f0 e0       	ldi	r31, 0x00	; 0
 5a2:	80 81       	ld	r24, Z
 5a4:	88 23       	and	r24, r24
 5a6:	ec f7       	brge	.-6      	; 0x5a2 <uart_getchar+0x4>
	return UDR0;
 5a8:	80 91 c6 00 	lds	r24, 0x00C6	; 0x8000c6 <__DATA_REGION_ORIGIN__+0x66>
 5ac:	08 95       	ret

000005ae <uart_init>:
FILE uart_input = FDEV_SETUP_STREAM(NULL, uart_getchar, _FDEV_SETUP_READ);


void uart_init(void) {
	
	UBRR0H = UBRRH_VALUE;
 5ae:	10 92 c5 00 	sts	0x00C5, r1	; 0x8000c5 <__DATA_REGION_ORIGIN__+0x65>
	UBRR0L = UBRRL_VALUE;
 5b2:	87 e6       	ldi	r24, 0x67	; 103
 5b4:	80 93 c4 00 	sts	0x00C4, r24	; 0x8000c4 <__DATA_REGION_ORIGIN__+0x64>
	
	#if USE_2X
	UCSR0A |= _BV(U2X0);
	#else
	UCSR0A &= ~(_BV(U2X0));
 5b8:	e0 ec       	ldi	r30, 0xC0	; 192
 5ba:	f0 e0       	ldi	r31, 0x00	; 0
 5bc:	80 81       	ld	r24, Z
 5be:	8d 7f       	andi	r24, 0xFD	; 253
 5c0:	80 83       	st	Z, r24
	#endif

	UCSR0C = _BV(UCSZ01) | _BV(UCSZ00); /* 8-bit data */
 5c2:	86 e0       	ldi	r24, 0x06	; 6
 5c4:	80 93 c2 00 	sts	0x00C2, r24	; 0x8000c2 <__DATA_REGION_ORIGIN__+0x62>
	UCSR0B = _BV(RXEN0) | _BV(TXEN0);   /* Enable RX and TX */
 5c8:	88 e1       	ldi	r24, 0x18	; 24
 5ca:	80 93 c1 00 	sts	0x00C1, r24	; 0x8000c1 <__DATA_REGION_ORIGIN__+0x61>
 5ce:	08 95       	ret

000005d0 <io_redirect>:
}

void io_redirect(void ){
		
		
		stdout = &uart_output;	//redirect standard output to uart
 5d0:	e5 e4       	ldi	r30, 0x45	; 69
 5d2:	f1 e0       	ldi	r31, 0x01	; 1
 5d4:	8e e0       	ldi	r24, 0x0E	; 14
 5d6:	91 e0       	ldi	r25, 0x01	; 1
 5d8:	93 83       	std	Z+3, r25	; 0x03
 5da:	82 83       	std	Z+2, r24	; 0x02
		stdin  = &uart_input;  //redirect standard input to uart
 5dc:	80 e0       	ldi	r24, 0x00	; 0
 5de:	91 e0       	ldi	r25, 0x01	; 1
 5e0:	91 83       	std	Z+1, r25	; 0x01
 5e2:	80 83       	st	Z, r24
 5e4:	08 95       	ret

000005e6 <__tablejump2__>:
 5e6:	ee 0f       	add	r30, r30
 5e8:	ff 1f       	adc	r31, r31
 5ea:	05 90       	lpm	r0, Z+
 5ec:	f4 91       	lpm	r31, Z
 5ee:	e0 2d       	mov	r30, r0
 5f0:	09 94       	ijmp

000005f2 <puts>:
 5f2:	0f 93       	push	r16
 5f4:	1f 93       	push	r17
 5f6:	cf 93       	push	r28
 5f8:	df 93       	push	r29
 5fa:	e0 91 47 01 	lds	r30, 0x0147	; 0x800147 <__iob+0x2>
 5fe:	f0 91 48 01 	lds	r31, 0x0148	; 0x800148 <__iob+0x3>
 602:	23 81       	ldd	r18, Z+3	; 0x03
 604:	21 ff       	sbrs	r18, 1
 606:	1b c0       	rjmp	.+54     	; 0x63e <puts+0x4c>
 608:	8c 01       	movw	r16, r24
 60a:	d0 e0       	ldi	r29, 0x00	; 0
 60c:	c0 e0       	ldi	r28, 0x00	; 0
 60e:	f8 01       	movw	r30, r16
 610:	81 91       	ld	r24, Z+
 612:	8f 01       	movw	r16, r30
 614:	60 91 47 01 	lds	r22, 0x0147	; 0x800147 <__iob+0x2>
 618:	70 91 48 01 	lds	r23, 0x0148	; 0x800148 <__iob+0x3>
 61c:	db 01       	movw	r26, r22
 61e:	18 96       	adiw	r26, 0x08	; 8
 620:	ed 91       	ld	r30, X+
 622:	fc 91       	ld	r31, X
 624:	19 97       	sbiw	r26, 0x09	; 9
 626:	88 23       	and	r24, r24
 628:	31 f0       	breq	.+12     	; 0x636 <puts+0x44>
 62a:	09 95       	icall
 62c:	89 2b       	or	r24, r25
 62e:	79 f3       	breq	.-34     	; 0x60e <puts+0x1c>
 630:	df ef       	ldi	r29, 0xFF	; 255
 632:	cf ef       	ldi	r28, 0xFF	; 255
 634:	ec cf       	rjmp	.-40     	; 0x60e <puts+0x1c>
 636:	8a e0       	ldi	r24, 0x0A	; 10
 638:	09 95       	icall
 63a:	89 2b       	or	r24, r25
 63c:	19 f0       	breq	.+6      	; 0x644 <puts+0x52>
 63e:	8f ef       	ldi	r24, 0xFF	; 255
 640:	9f ef       	ldi	r25, 0xFF	; 255
 642:	02 c0       	rjmp	.+4      	; 0x648 <puts+0x56>
 644:	8d 2f       	mov	r24, r29
 646:	9c 2f       	mov	r25, r28
 648:	df 91       	pop	r29
 64a:	cf 91       	pop	r28
 64c:	1f 91       	pop	r17
 64e:	0f 91       	pop	r16
 650:	08 95       	ret

00000652 <scanf>:
 652:	a0 e0       	ldi	r26, 0x00	; 0
 654:	b0 e0       	ldi	r27, 0x00	; 0
 656:	ef e2       	ldi	r30, 0x2F	; 47
 658:	f3 e0       	ldi	r31, 0x03	; 3
 65a:	0c 94 6a 06 	jmp	0xcd4	; 0xcd4 <__prologue_saves__+0x20>
 65e:	ae 01       	movw	r20, r28
 660:	4b 5f       	subi	r20, 0xFB	; 251
 662:	5f 4f       	sbci	r21, 0xFF	; 255
 664:	fa 01       	movw	r30, r20
 666:	61 91       	ld	r22, Z+
 668:	71 91       	ld	r23, Z+
 66a:	af 01       	movw	r20, r30
 66c:	80 91 45 01 	lds	r24, 0x0145	; 0x800145 <__iob>
 670:	90 91 46 01 	lds	r25, 0x0146	; 0x800146 <__iob+0x1>
 674:	0e 94 db 04 	call	0x9b6	; 0x9b6 <vfscanf>
 678:	e2 e0       	ldi	r30, 0x02	; 2
 67a:	0c 94 86 06 	jmp	0xd0c	; 0xd0c <__epilogue_restores__+0x20>

0000067e <putval>:
 67e:	20 fd       	sbrc	r18, 0
 680:	09 c0       	rjmp	.+18     	; 0x694 <putval+0x16>
 682:	fc 01       	movw	r30, r24
 684:	23 fd       	sbrc	r18, 3
 686:	05 c0       	rjmp	.+10     	; 0x692 <putval+0x14>
 688:	22 ff       	sbrs	r18, 2
 68a:	02 c0       	rjmp	.+4      	; 0x690 <putval+0x12>
 68c:	73 83       	std	Z+3, r23	; 0x03
 68e:	62 83       	std	Z+2, r22	; 0x02
 690:	51 83       	std	Z+1, r21	; 0x01
 692:	40 83       	st	Z, r20
 694:	08 95       	ret

00000696 <mulacc>:
 696:	44 fd       	sbrc	r20, 4
 698:	17 c0       	rjmp	.+46     	; 0x6c8 <mulacc+0x32>
 69a:	46 fd       	sbrc	r20, 6
 69c:	17 c0       	rjmp	.+46     	; 0x6cc <mulacc+0x36>
 69e:	ab 01       	movw	r20, r22
 6a0:	bc 01       	movw	r22, r24
 6a2:	da 01       	movw	r26, r20
 6a4:	fb 01       	movw	r30, r22
 6a6:	aa 0f       	add	r26, r26
 6a8:	bb 1f       	adc	r27, r27
 6aa:	ee 1f       	adc	r30, r30
 6ac:	ff 1f       	adc	r31, r31
 6ae:	10 94       	com	r1
 6b0:	d1 f7       	brne	.-12     	; 0x6a6 <mulacc+0x10>
 6b2:	4a 0f       	add	r20, r26
 6b4:	5b 1f       	adc	r21, r27
 6b6:	6e 1f       	adc	r22, r30
 6b8:	7f 1f       	adc	r23, r31
 6ba:	cb 01       	movw	r24, r22
 6bc:	ba 01       	movw	r22, r20
 6be:	66 0f       	add	r22, r22
 6c0:	77 1f       	adc	r23, r23
 6c2:	88 1f       	adc	r24, r24
 6c4:	99 1f       	adc	r25, r25
 6c6:	09 c0       	rjmp	.+18     	; 0x6da <mulacc+0x44>
 6c8:	33 e0       	ldi	r19, 0x03	; 3
 6ca:	01 c0       	rjmp	.+2      	; 0x6ce <mulacc+0x38>
 6cc:	34 e0       	ldi	r19, 0x04	; 4
 6ce:	66 0f       	add	r22, r22
 6d0:	77 1f       	adc	r23, r23
 6d2:	88 1f       	adc	r24, r24
 6d4:	99 1f       	adc	r25, r25
 6d6:	31 50       	subi	r19, 0x01	; 1
 6d8:	d1 f7       	brne	.-12     	; 0x6ce <mulacc+0x38>
 6da:	62 0f       	add	r22, r18
 6dc:	71 1d       	adc	r23, r1
 6de:	81 1d       	adc	r24, r1
 6e0:	91 1d       	adc	r25, r1
 6e2:	08 95       	ret

000006e4 <skip_spaces>:
 6e4:	0f 93       	push	r16
 6e6:	1f 93       	push	r17
 6e8:	cf 93       	push	r28
 6ea:	df 93       	push	r29
 6ec:	8c 01       	movw	r16, r24
 6ee:	c8 01       	movw	r24, r16
 6f0:	0e 94 00 06 	call	0xc00	; 0xc00 <fgetc>
 6f4:	ec 01       	movw	r28, r24
 6f6:	97 fd       	sbrc	r25, 7
 6f8:	08 c0       	rjmp	.+16     	; 0x70a <skip_spaces+0x26>
 6fa:	0e 94 ec 05 	call	0xbd8	; 0xbd8 <isspace>
 6fe:	89 2b       	or	r24, r25
 700:	b1 f7       	brne	.-20     	; 0x6ee <skip_spaces+0xa>
 702:	b8 01       	movw	r22, r16
 704:	ce 01       	movw	r24, r28
 706:	0e 94 3e 06 	call	0xc7c	; 0xc7c <ungetc>
 70a:	ce 01       	movw	r24, r28
 70c:	df 91       	pop	r29
 70e:	cf 91       	pop	r28
 710:	1f 91       	pop	r17
 712:	0f 91       	pop	r16
 714:	08 95       	ret

00000716 <conv_int>:
 716:	8f 92       	push	r8
 718:	9f 92       	push	r9
 71a:	af 92       	push	r10
 71c:	bf 92       	push	r11
 71e:	ef 92       	push	r14
 720:	ff 92       	push	r15
 722:	0f 93       	push	r16
 724:	1f 93       	push	r17
 726:	cf 93       	push	r28
 728:	df 93       	push	r29
 72a:	8c 01       	movw	r16, r24
 72c:	d6 2f       	mov	r29, r22
 72e:	7a 01       	movw	r14, r20
 730:	b2 2e       	mov	r11, r18
 732:	0e 94 00 06 	call	0xc00	; 0xc00 <fgetc>
 736:	9c 01       	movw	r18, r24
 738:	33 27       	eor	r19, r19
 73a:	2b 32       	cpi	r18, 0x2B	; 43
 73c:	31 05       	cpc	r19, r1
 73e:	31 f0       	breq	.+12     	; 0x74c <conv_int+0x36>
 740:	2d 32       	cpi	r18, 0x2D	; 45
 742:	31 05       	cpc	r19, r1
 744:	61 f4       	brne	.+24     	; 0x75e <conv_int+0x48>
 746:	8b 2d       	mov	r24, r11
 748:	80 68       	ori	r24, 0x80	; 128
 74a:	b8 2e       	mov	r11, r24
 74c:	d1 50       	subi	r29, 0x01	; 1
 74e:	11 f4       	brne	.+4      	; 0x754 <conv_int+0x3e>
 750:	80 e0       	ldi	r24, 0x00	; 0
 752:	68 c0       	rjmp	.+208    	; 0x824 <conv_int+0x10e>
 754:	c8 01       	movw	r24, r16
 756:	0e 94 00 06 	call	0xc00	; 0xc00 <fgetc>
 75a:	97 fd       	sbrc	r25, 7
 75c:	f9 cf       	rjmp	.-14     	; 0x750 <conv_int+0x3a>
 75e:	cb 2d       	mov	r28, r11
 760:	cd 7f       	andi	r28, 0xFD	; 253
 762:	2b 2d       	mov	r18, r11
 764:	20 73       	andi	r18, 0x30	; 48
 766:	09 f5       	brne	.+66     	; 0x7aa <conv_int+0x94>
 768:	80 33       	cpi	r24, 0x30	; 48
 76a:	f9 f4       	brne	.+62     	; 0x7aa <conv_int+0x94>
 76c:	aa 24       	eor	r10, r10
 76e:	aa 94       	dec	r10
 770:	ad 0e       	add	r10, r29
 772:	09 f4       	brne	.+2      	; 0x776 <conv_int+0x60>
 774:	43 c0       	rjmp	.+134    	; 0x7fc <conv_int+0xe6>
 776:	c8 01       	movw	r24, r16
 778:	0e 94 00 06 	call	0xc00	; 0xc00 <fgetc>
 77c:	97 fd       	sbrc	r25, 7
 77e:	3e c0       	rjmp	.+124    	; 0x7fc <conv_int+0xe6>
 780:	9c 01       	movw	r18, r24
 782:	2f 7d       	andi	r18, 0xDF	; 223
 784:	33 27       	eor	r19, r19
 786:	28 35       	cpi	r18, 0x58	; 88
 788:	31 05       	cpc	r19, r1
 78a:	49 f4       	brne	.+18     	; 0x79e <conv_int+0x88>
 78c:	c2 64       	ori	r28, 0x42	; 66
 78e:	d2 50       	subi	r29, 0x02	; 2
 790:	a9 f1       	breq	.+106    	; 0x7fc <conv_int+0xe6>
 792:	c8 01       	movw	r24, r16
 794:	0e 94 00 06 	call	0xc00	; 0xc00 <fgetc>
 798:	97 ff       	sbrs	r25, 7
 79a:	07 c0       	rjmp	.+14     	; 0x7aa <conv_int+0x94>
 79c:	2f c0       	rjmp	.+94     	; 0x7fc <conv_int+0xe6>
 79e:	b6 fe       	sbrs	r11, 6
 7a0:	02 c0       	rjmp	.+4      	; 0x7a6 <conv_int+0x90>
 7a2:	c2 60       	ori	r28, 0x02	; 2
 7a4:	01 c0       	rjmp	.+2      	; 0x7a8 <conv_int+0x92>
 7a6:	c2 61       	ori	r28, 0x12	; 18
 7a8:	da 2d       	mov	r29, r10
 7aa:	81 2c       	mov	r8, r1
 7ac:	91 2c       	mov	r9, r1
 7ae:	54 01       	movw	r10, r8
 7b0:	20 ed       	ldi	r18, 0xD0	; 208
 7b2:	28 0f       	add	r18, r24
 7b4:	28 30       	cpi	r18, 0x08	; 8
 7b6:	80 f0       	brcs	.+32     	; 0x7d8 <conv_int+0xc2>
 7b8:	c4 ff       	sbrs	r28, 4
 7ba:	04 c0       	rjmp	.+8      	; 0x7c4 <conv_int+0xae>
 7bc:	b8 01       	movw	r22, r16
 7be:	0e 94 3e 06 	call	0xc7c	; 0xc7c <ungetc>
 7c2:	19 c0       	rjmp	.+50     	; 0x7f6 <conv_int+0xe0>
 7c4:	2a 30       	cpi	r18, 0x0A	; 10
 7c6:	40 f0       	brcs	.+16     	; 0x7d8 <conv_int+0xc2>
 7c8:	c6 ff       	sbrs	r28, 6
 7ca:	f8 cf       	rjmp	.-16     	; 0x7bc <conv_int+0xa6>
 7cc:	2f 7d       	andi	r18, 0xDF	; 223
 7ce:	3f ee       	ldi	r19, 0xEF	; 239
 7d0:	32 0f       	add	r19, r18
 7d2:	36 30       	cpi	r19, 0x06	; 6
 7d4:	98 f7       	brcc	.-26     	; 0x7bc <conv_int+0xa6>
 7d6:	27 50       	subi	r18, 0x07	; 7
 7d8:	4c 2f       	mov	r20, r28
 7da:	c5 01       	movw	r24, r10
 7dc:	b4 01       	movw	r22, r8
 7de:	0e 94 4b 03 	call	0x696	; 0x696 <mulacc>
 7e2:	4b 01       	movw	r8, r22
 7e4:	5c 01       	movw	r10, r24
 7e6:	c2 60       	ori	r28, 0x02	; 2
 7e8:	d1 50       	subi	r29, 0x01	; 1
 7ea:	59 f0       	breq	.+22     	; 0x802 <conv_int+0xec>
 7ec:	c8 01       	movw	r24, r16
 7ee:	0e 94 00 06 	call	0xc00	; 0xc00 <fgetc>
 7f2:	97 ff       	sbrs	r25, 7
 7f4:	dd cf       	rjmp	.-70     	; 0x7b0 <conv_int+0x9a>
 7f6:	c1 fd       	sbrc	r28, 1
 7f8:	04 c0       	rjmp	.+8      	; 0x802 <conv_int+0xec>
 7fa:	aa cf       	rjmp	.-172    	; 0x750 <conv_int+0x3a>
 7fc:	81 2c       	mov	r8, r1
 7fe:	91 2c       	mov	r9, r1
 800:	54 01       	movw	r10, r8
 802:	c7 ff       	sbrs	r28, 7
 804:	08 c0       	rjmp	.+16     	; 0x816 <conv_int+0x100>
 806:	b0 94       	com	r11
 808:	a0 94       	com	r10
 80a:	90 94       	com	r9
 80c:	80 94       	com	r8
 80e:	81 1c       	adc	r8, r1
 810:	91 1c       	adc	r9, r1
 812:	a1 1c       	adc	r10, r1
 814:	b1 1c       	adc	r11, r1
 816:	2c 2f       	mov	r18, r28
 818:	b5 01       	movw	r22, r10
 81a:	a4 01       	movw	r20, r8
 81c:	c7 01       	movw	r24, r14
 81e:	0e 94 3f 03 	call	0x67e	; 0x67e <putval>
 822:	81 e0       	ldi	r24, 0x01	; 1
 824:	df 91       	pop	r29
 826:	cf 91       	pop	r28
 828:	1f 91       	pop	r17
 82a:	0f 91       	pop	r16
 82c:	ff 90       	pop	r15
 82e:	ef 90       	pop	r14
 830:	bf 90       	pop	r11
 832:	af 90       	pop	r10
 834:	9f 90       	pop	r9
 836:	8f 90       	pop	r8
 838:	08 95       	ret

0000083a <conv_brk>:
 83a:	a0 e2       	ldi	r26, 0x20	; 32
 83c:	b0 e0       	ldi	r27, 0x00	; 0
 83e:	e3 e2       	ldi	r30, 0x23	; 35
 840:	f4 e0       	ldi	r31, 0x04	; 4
 842:	0c 94 5d 06 	jmp	0xcba	; 0xcba <__prologue_saves__+0x6>
 846:	5c 01       	movw	r10, r24
 848:	96 2e       	mov	r9, r22
 84a:	7a 01       	movw	r14, r20
 84c:	f9 01       	movw	r30, r18
 84e:	8e 01       	movw	r16, r28
 850:	0f 5f       	subi	r16, 0xFF	; 255
 852:	1f 4f       	sbci	r17, 0xFF	; 255
 854:	68 01       	movw	r12, r16
 856:	80 e2       	ldi	r24, 0x20	; 32
 858:	d8 01       	movw	r26, r16
 85a:	1d 92       	st	X+, r1
 85c:	8a 95       	dec	r24
 85e:	e9 f7       	brne	.-6      	; 0x85a <conv_brk+0x20>
 860:	d5 01       	movw	r26, r10
 862:	13 96       	adiw	r26, 0x03	; 3
 864:	8c 90       	ld	r8, X
 866:	80 e0       	ldi	r24, 0x00	; 0
 868:	90 e0       	ldi	r25, 0x00	; 0
 86a:	61 2c       	mov	r6, r1
 86c:	71 2c       	mov	r7, r1
 86e:	30 e0       	ldi	r19, 0x00	; 0
 870:	61 e0       	ldi	r22, 0x01	; 1
 872:	70 e0       	ldi	r23, 0x00	; 0
 874:	83 fc       	sbrc	r8, 3
 876:	25 91       	lpm	r18, Z+
 878:	83 fe       	sbrs	r8, 3
 87a:	21 91       	ld	r18, Z+
 87c:	8f 01       	movw	r16, r30
 87e:	52 2e       	mov	r5, r18
 880:	21 11       	cpse	r18, r1
 882:	03 c0       	rjmp	.+6      	; 0x88a <conv_brk+0x50>
 884:	80 e0       	ldi	r24, 0x00	; 0
 886:	90 e0       	ldi	r25, 0x00	; 0
 888:	92 c0       	rjmp	.+292    	; 0x9ae <__stack+0xaf>
 88a:	2e 35       	cpi	r18, 0x5E	; 94
 88c:	11 f4       	brne	.+4      	; 0x892 <conv_brk+0x58>
 88e:	00 97       	sbiw	r24, 0x00	; 0
 890:	51 f1       	breq	.+84     	; 0x8e6 <conv_brk+0xac>
 892:	43 2f       	mov	r20, r19
 894:	50 e0       	ldi	r21, 0x00	; 0
 896:	48 17       	cp	r20, r24
 898:	59 07       	cpc	r21, r25
 89a:	3c f4       	brge	.+14     	; 0x8aa <conv_brk+0x70>
 89c:	2d 35       	cpi	r18, 0x5D	; 93
 89e:	59 f1       	breq	.+86     	; 0x8f6 <conv_brk+0xbc>
 8a0:	2d 32       	cpi	r18, 0x2D	; 45
 8a2:	19 f4       	brne	.+6      	; 0x8aa <conv_brk+0x70>
 8a4:	77 20       	and	r7, r7
 8a6:	09 f1       	breq	.+66     	; 0x8ea <conv_brk+0xb0>
 8a8:	03 c0       	rjmp	.+6      	; 0x8b0 <conv_brk+0x76>
 8aa:	77 20       	and	r7, r7
 8ac:	09 f4       	brne	.+2      	; 0x8b0 <conv_brk+0x76>
 8ae:	6a c0       	rjmp	.+212    	; 0x984 <__stack+0x85>
 8b0:	45 2d       	mov	r20, r5
 8b2:	46 95       	lsr	r20
 8b4:	46 95       	lsr	r20
 8b6:	46 95       	lsr	r20
 8b8:	d6 01       	movw	r26, r12
 8ba:	a4 0f       	add	r26, r20
 8bc:	b1 1d       	adc	r27, r1
 8be:	45 2d       	mov	r20, r5
 8c0:	47 70       	andi	r20, 0x07	; 7
 8c2:	8b 01       	movw	r16, r22
 8c4:	02 c0       	rjmp	.+4      	; 0x8ca <conv_brk+0x90>
 8c6:	00 0f       	add	r16, r16
 8c8:	11 1f       	adc	r17, r17
 8ca:	4a 95       	dec	r20
 8cc:	e2 f7       	brpl	.-8      	; 0x8c6 <conv_brk+0x8c>
 8ce:	a8 01       	movw	r20, r16
 8d0:	5c 91       	ld	r21, X
 8d2:	45 2b       	or	r20, r21
 8d4:	4c 93       	st	X, r20
 8d6:	65 14       	cp	r6, r5
 8d8:	59 f0       	breq	.+22     	; 0x8f0 <conv_brk+0xb6>
 8da:	56 14       	cp	r5, r6
 8dc:	10 f4       	brcc	.+4      	; 0x8e2 <conv_brk+0xa8>
 8de:	53 94       	inc	r5
 8e0:	e7 cf       	rjmp	.-50     	; 0x8b0 <conv_brk+0x76>
 8e2:	5a 94       	dec	r5
 8e4:	e5 cf       	rjmp	.-54     	; 0x8b0 <conv_brk+0x76>
 8e6:	31 e0       	ldi	r19, 0x01	; 1
 8e8:	04 c0       	rjmp	.+8      	; 0x8f2 <conv_brk+0xb8>
 8ea:	77 24       	eor	r7, r7
 8ec:	73 94       	inc	r7
 8ee:	01 c0       	rjmp	.+2      	; 0x8f2 <conv_brk+0xb8>
 8f0:	71 2c       	mov	r7, r1
 8f2:	01 96       	adiw	r24, 0x01	; 1
 8f4:	bf cf       	rjmp	.-130    	; 0x874 <conv_brk+0x3a>
 8f6:	77 20       	and	r7, r7
 8f8:	19 f0       	breq	.+6      	; 0x900 <__stack+0x1>
 8fa:	8e 81       	ldd	r24, Y+6	; 0x06
 8fc:	80 62       	ori	r24, 0x20	; 32
 8fe:	8e 83       	std	Y+6, r24	; 0x06
 900:	31 11       	cpse	r19, r1
 902:	03 c0       	rjmp	.+6      	; 0x90a <__stack+0xb>
 904:	88 24       	eor	r8, r8
 906:	83 94       	inc	r8
 908:	17 c0       	rjmp	.+46     	; 0x938 <__stack+0x39>
 90a:	f6 01       	movw	r30, r12
 90c:	9e 01       	movw	r18, r28
 90e:	2f 5d       	subi	r18, 0xDF	; 223
 910:	3f 4f       	sbci	r19, 0xFF	; 255
 912:	80 81       	ld	r24, Z
 914:	80 95       	com	r24
 916:	81 93       	st	Z+, r24
 918:	2e 17       	cp	r18, r30
 91a:	3f 07       	cpc	r19, r31
 91c:	d1 f7       	brne	.-12     	; 0x912 <__stack+0x13>
 91e:	f2 cf       	rjmp	.-28     	; 0x904 <__stack+0x5>
 920:	e1 14       	cp	r14, r1
 922:	f1 04       	cpc	r15, r1
 924:	29 f0       	breq	.+10     	; 0x930 <__stack+0x31>
 926:	d7 01       	movw	r26, r14
 928:	8c 93       	st	X, r24
 92a:	f7 01       	movw	r30, r14
 92c:	31 96       	adiw	r30, 0x01	; 1
 92e:	7f 01       	movw	r14, r30
 930:	9a 94       	dec	r9
 932:	81 2c       	mov	r8, r1
 934:	99 20       	and	r9, r9
 936:	f9 f0       	breq	.+62     	; 0x976 <__stack+0x77>
 938:	c5 01       	movw	r24, r10
 93a:	0e 94 00 06 	call	0xc00	; 0xc00 <fgetc>
 93e:	97 fd       	sbrc	r25, 7
 940:	18 c0       	rjmp	.+48     	; 0x972 <__stack+0x73>
 942:	fc 01       	movw	r30, r24
 944:	ff 27       	eor	r31, r31
 946:	23 e0       	ldi	r18, 0x03	; 3
 948:	f5 95       	asr	r31
 94a:	e7 95       	ror	r30
 94c:	2a 95       	dec	r18
 94e:	e1 f7       	brne	.-8      	; 0x948 <__stack+0x49>
 950:	ec 0d       	add	r30, r12
 952:	fd 1d       	adc	r31, r13
 954:	20 81       	ld	r18, Z
 956:	30 e0       	ldi	r19, 0x00	; 0
 958:	ac 01       	movw	r20, r24
 95a:	47 70       	andi	r20, 0x07	; 7
 95c:	55 27       	eor	r21, r21
 95e:	02 c0       	rjmp	.+4      	; 0x964 <__stack+0x65>
 960:	35 95       	asr	r19
 962:	27 95       	ror	r18
 964:	4a 95       	dec	r20
 966:	e2 f7       	brpl	.-8      	; 0x960 <__stack+0x61>
 968:	20 fd       	sbrc	r18, 0
 96a:	da cf       	rjmp	.-76     	; 0x920 <__stack+0x21>
 96c:	b5 01       	movw	r22, r10
 96e:	0e 94 3e 06 	call	0xc7c	; 0xc7c <ungetc>
 972:	81 10       	cpse	r8, r1
 974:	87 cf       	rjmp	.-242    	; 0x884 <conv_brk+0x4a>
 976:	e1 14       	cp	r14, r1
 978:	f1 04       	cpc	r15, r1
 97a:	11 f0       	breq	.+4      	; 0x980 <__stack+0x81>
 97c:	d7 01       	movw	r26, r14
 97e:	1c 92       	st	X, r1
 980:	c8 01       	movw	r24, r16
 982:	15 c0       	rjmp	.+42     	; 0x9ae <__stack+0xaf>
 984:	42 2f       	mov	r20, r18
 986:	46 95       	lsr	r20
 988:	46 95       	lsr	r20
 98a:	46 95       	lsr	r20
 98c:	d6 01       	movw	r26, r12
 98e:	a4 0f       	add	r26, r20
 990:	b1 1d       	adc	r27, r1
 992:	42 2f       	mov	r20, r18
 994:	47 70       	andi	r20, 0x07	; 7
 996:	8b 01       	movw	r16, r22
 998:	02 c0       	rjmp	.+4      	; 0x99e <__stack+0x9f>
 99a:	00 0f       	add	r16, r16
 99c:	11 1f       	adc	r17, r17
 99e:	4a 95       	dec	r20
 9a0:	e2 f7       	brpl	.-8      	; 0x99a <__stack+0x9b>
 9a2:	a8 01       	movw	r20, r16
 9a4:	5c 91       	ld	r21, X
 9a6:	45 2b       	or	r20, r21
 9a8:	4c 93       	st	X, r20
 9aa:	62 2e       	mov	r6, r18
 9ac:	a2 cf       	rjmp	.-188    	; 0x8f2 <conv_brk+0xb8>
 9ae:	a0 96       	adiw	r28, 0x20	; 32
 9b0:	ef e0       	ldi	r30, 0x0F	; 15
 9b2:	0c 94 79 06 	jmp	0xcf2	; 0xcf2 <__epilogue_restores__+0x6>

000009b6 <vfscanf>:
 9b6:	a0 e0       	ldi	r26, 0x00	; 0
 9b8:	b0 e0       	ldi	r27, 0x00	; 0
 9ba:	e1 ee       	ldi	r30, 0xE1	; 225
 9bc:	f4 e0       	ldi	r31, 0x04	; 4
 9be:	0c 94 5d 06 	jmp	0xcba	; 0xcba <__prologue_saves__+0x6>
 9c2:	6c 01       	movw	r12, r24
 9c4:	eb 01       	movw	r28, r22
 9c6:	5a 01       	movw	r10, r20
 9c8:	fc 01       	movw	r30, r24
 9ca:	17 82       	std	Z+7, r1	; 0x07
 9cc:	16 82       	std	Z+6, r1	; 0x06
 9ce:	51 2c       	mov	r5, r1
 9d0:	f6 01       	movw	r30, r12
 9d2:	e3 80       	ldd	r14, Z+3	; 0x03
 9d4:	fe 01       	movw	r30, r28
 9d6:	e3 fc       	sbrc	r14, 3
 9d8:	85 91       	lpm	r24, Z+
 9da:	e3 fe       	sbrs	r14, 3
 9dc:	81 91       	ld	r24, Z+
 9de:	18 2f       	mov	r17, r24
 9e0:	ef 01       	movw	r28, r30
 9e2:	88 23       	and	r24, r24
 9e4:	09 f4       	brne	.+2      	; 0x9e8 <vfscanf+0x32>
 9e6:	ee c0       	rjmp	.+476    	; 0xbc4 <vfscanf+0x20e>
 9e8:	90 e0       	ldi	r25, 0x00	; 0
 9ea:	0e 94 ec 05 	call	0xbd8	; 0xbd8 <isspace>
 9ee:	89 2b       	or	r24, r25
 9f0:	21 f0       	breq	.+8      	; 0x9fa <vfscanf+0x44>
 9f2:	c6 01       	movw	r24, r12
 9f4:	0e 94 72 03 	call	0x6e4	; 0x6e4 <skip_spaces>
 9f8:	eb cf       	rjmp	.-42     	; 0x9d0 <vfscanf+0x1a>
 9fa:	15 32       	cpi	r17, 0x25	; 37
 9fc:	41 f4       	brne	.+16     	; 0xa0e <vfscanf+0x58>
 9fe:	fe 01       	movw	r30, r28
 a00:	e3 fc       	sbrc	r14, 3
 a02:	15 91       	lpm	r17, Z+
 a04:	e3 fe       	sbrs	r14, 3
 a06:	11 91       	ld	r17, Z+
 a08:	ef 01       	movw	r28, r30
 a0a:	15 32       	cpi	r17, 0x25	; 37
 a0c:	81 f4       	brne	.+32     	; 0xa2e <vfscanf+0x78>
 a0e:	c6 01       	movw	r24, r12
 a10:	0e 94 00 06 	call	0xc00	; 0xc00 <fgetc>
 a14:	97 fd       	sbrc	r25, 7
 a16:	d4 c0       	rjmp	.+424    	; 0xbc0 <vfscanf+0x20a>
 a18:	41 2f       	mov	r20, r17
 a1a:	50 e0       	ldi	r21, 0x00	; 0
 a1c:	9c 01       	movw	r18, r24
 a1e:	33 27       	eor	r19, r19
 a20:	24 17       	cp	r18, r20
 a22:	35 07       	cpc	r19, r21
 a24:	a9 f2       	breq	.-86     	; 0x9d0 <vfscanf+0x1a>
 a26:	b6 01       	movw	r22, r12
 a28:	0e 94 3e 06 	call	0xc7c	; 0xc7c <ungetc>
 a2c:	cb c0       	rjmp	.+406    	; 0xbc4 <vfscanf+0x20e>
 a2e:	1a 32       	cpi	r17, 0x2A	; 42
 a30:	39 f4       	brne	.+14     	; 0xa40 <vfscanf+0x8a>
 a32:	e3 fc       	sbrc	r14, 3
 a34:	15 91       	lpm	r17, Z+
 a36:	e3 fe       	sbrs	r14, 3
 a38:	11 91       	ld	r17, Z+
 a3a:	ef 01       	movw	r28, r30
 a3c:	01 e0       	ldi	r16, 0x01	; 1
 a3e:	01 c0       	rjmp	.+2      	; 0xa42 <vfscanf+0x8c>
 a40:	00 e0       	ldi	r16, 0x00	; 0
 a42:	f1 2c       	mov	r15, r1
 a44:	20 ed       	ldi	r18, 0xD0	; 208
 a46:	21 0f       	add	r18, r17
 a48:	2a 30       	cpi	r18, 0x0A	; 10
 a4a:	80 f4       	brcc	.+32     	; 0xa6c <vfscanf+0xb6>
 a4c:	02 60       	ori	r16, 0x02	; 2
 a4e:	6f 2d       	mov	r22, r15
 a50:	70 e0       	ldi	r23, 0x00	; 0
 a52:	80 e0       	ldi	r24, 0x00	; 0
 a54:	90 e0       	ldi	r25, 0x00	; 0
 a56:	40 e2       	ldi	r20, 0x20	; 32
 a58:	0e 94 4b 03 	call	0x696	; 0x696 <mulacc>
 a5c:	f6 2e       	mov	r15, r22
 a5e:	fe 01       	movw	r30, r28
 a60:	e3 fc       	sbrc	r14, 3
 a62:	15 91       	lpm	r17, Z+
 a64:	e3 fe       	sbrs	r14, 3
 a66:	11 91       	ld	r17, Z+
 a68:	ef 01       	movw	r28, r30
 a6a:	ec cf       	rjmp	.-40     	; 0xa44 <vfscanf+0x8e>
 a6c:	01 ff       	sbrs	r16, 1
 a6e:	03 c0       	rjmp	.+6      	; 0xa76 <vfscanf+0xc0>
 a70:	f1 10       	cpse	r15, r1
 a72:	03 c0       	rjmp	.+6      	; 0xa7a <vfscanf+0xc4>
 a74:	a7 c0       	rjmp	.+334    	; 0xbc4 <vfscanf+0x20e>
 a76:	ff 24       	eor	r15, r15
 a78:	fa 94       	dec	r15
 a7a:	18 36       	cpi	r17, 0x68	; 104
 a7c:	19 f0       	breq	.+6      	; 0xa84 <vfscanf+0xce>
 a7e:	1c 36       	cpi	r17, 0x6C	; 108
 a80:	51 f0       	breq	.+20     	; 0xa96 <vfscanf+0xe0>
 a82:	10 c0       	rjmp	.+32     	; 0xaa4 <vfscanf+0xee>
 a84:	fe 01       	movw	r30, r28
 a86:	e3 fc       	sbrc	r14, 3
 a88:	15 91       	lpm	r17, Z+
 a8a:	e3 fe       	sbrs	r14, 3
 a8c:	11 91       	ld	r17, Z+
 a8e:	ef 01       	movw	r28, r30
 a90:	18 36       	cpi	r17, 0x68	; 104
 a92:	41 f4       	brne	.+16     	; 0xaa4 <vfscanf+0xee>
 a94:	08 60       	ori	r16, 0x08	; 8
 a96:	04 60       	ori	r16, 0x04	; 4
 a98:	fe 01       	movw	r30, r28
 a9a:	e3 fc       	sbrc	r14, 3
 a9c:	15 91       	lpm	r17, Z+
 a9e:	e3 fe       	sbrs	r14, 3
 aa0:	11 91       	ld	r17, Z+
 aa2:	ef 01       	movw	r28, r30
 aa4:	11 23       	and	r17, r17
 aa6:	09 f4       	brne	.+2      	; 0xaaa <vfscanf+0xf4>
 aa8:	8d c0       	rjmp	.+282    	; 0xbc4 <vfscanf+0x20e>
 aaa:	61 2f       	mov	r22, r17
 aac:	70 e0       	ldi	r23, 0x00	; 0
 aae:	88 e8       	ldi	r24, 0x88	; 136
 ab0:	90 e0       	ldi	r25, 0x00	; 0
 ab2:	0e 94 f5 05 	call	0xbea	; 0xbea <strchr_P>
 ab6:	89 2b       	or	r24, r25
 ab8:	09 f4       	brne	.+2      	; 0xabc <vfscanf+0x106>
 aba:	84 c0       	rjmp	.+264    	; 0xbc4 <vfscanf+0x20e>
 abc:	00 fd       	sbrc	r16, 0
 abe:	07 c0       	rjmp	.+14     	; 0xace <vfscanf+0x118>
 ac0:	f5 01       	movw	r30, r10
 ac2:	80 80       	ld	r8, Z
 ac4:	91 80       	ldd	r9, Z+1	; 0x01
 ac6:	c5 01       	movw	r24, r10
 ac8:	02 96       	adiw	r24, 0x02	; 2
 aca:	5c 01       	movw	r10, r24
 acc:	02 c0       	rjmp	.+4      	; 0xad2 <vfscanf+0x11c>
 ace:	81 2c       	mov	r8, r1
 ad0:	91 2c       	mov	r9, r1
 ad2:	1e 36       	cpi	r17, 0x6E	; 110
 ad4:	51 f4       	brne	.+20     	; 0xaea <vfscanf+0x134>
 ad6:	f6 01       	movw	r30, r12
 ad8:	46 81       	ldd	r20, Z+6	; 0x06
 ada:	57 81       	ldd	r21, Z+7	; 0x07
 adc:	60 e0       	ldi	r22, 0x00	; 0
 ade:	70 e0       	ldi	r23, 0x00	; 0
 ae0:	20 2f       	mov	r18, r16
 ae2:	c4 01       	movw	r24, r8
 ae4:	0e 94 3f 03 	call	0x67e	; 0x67e <putval>
 ae8:	73 cf       	rjmp	.-282    	; 0x9d0 <vfscanf+0x1a>
 aea:	13 36       	cpi	r17, 0x63	; 99
 aec:	a9 f4       	brne	.+42     	; 0xb18 <vfscanf+0x162>
 aee:	01 fd       	sbrc	r16, 1
 af0:	02 c0       	rjmp	.+4      	; 0xaf6 <vfscanf+0x140>
 af2:	ff 24       	eor	r15, r15
 af4:	f3 94       	inc	r15
 af6:	c6 01       	movw	r24, r12
 af8:	0e 94 00 06 	call	0xc00	; 0xc00 <fgetc>
 afc:	97 fd       	sbrc	r25, 7
 afe:	60 c0       	rjmp	.+192    	; 0xbc0 <vfscanf+0x20a>
 b00:	81 14       	cp	r8, r1
 b02:	91 04       	cpc	r9, r1
 b04:	29 f0       	breq	.+10     	; 0xb10 <vfscanf+0x15a>
 b06:	f4 01       	movw	r30, r8
 b08:	80 83       	st	Z, r24
 b0a:	c4 01       	movw	r24, r8
 b0c:	01 96       	adiw	r24, 0x01	; 1
 b0e:	4c 01       	movw	r8, r24
 b10:	fa 94       	dec	r15
 b12:	f1 10       	cpse	r15, r1
 b14:	f0 cf       	rjmp	.-32     	; 0xaf6 <vfscanf+0x140>
 b16:	50 c0       	rjmp	.+160    	; 0xbb8 <vfscanf+0x202>
 b18:	1b 35       	cpi	r17, 0x5B	; 91
 b1a:	59 f4       	brne	.+22     	; 0xb32 <vfscanf+0x17c>
 b1c:	9e 01       	movw	r18, r28
 b1e:	a4 01       	movw	r20, r8
 b20:	6f 2d       	mov	r22, r15
 b22:	c6 01       	movw	r24, r12
 b24:	0e 94 1d 04 	call	0x83a	; 0x83a <conv_brk>
 b28:	ec 01       	movw	r28, r24
 b2a:	89 2b       	or	r24, r25
 b2c:	09 f0       	breq	.+2      	; 0xb30 <vfscanf+0x17a>
 b2e:	44 c0       	rjmp	.+136    	; 0xbb8 <vfscanf+0x202>
 b30:	3e c0       	rjmp	.+124    	; 0xbae <vfscanf+0x1f8>
 b32:	c6 01       	movw	r24, r12
 b34:	0e 94 72 03 	call	0x6e4	; 0x6e4 <skip_spaces>
 b38:	97 fd       	sbrc	r25, 7
 b3a:	42 c0       	rjmp	.+132    	; 0xbc0 <vfscanf+0x20a>
 b3c:	1f 36       	cpi	r17, 0x6F	; 111
 b3e:	61 f1       	breq	.+88     	; 0xb98 <vfscanf+0x1e2>
 b40:	28 f4       	brcc	.+10     	; 0xb4c <vfscanf+0x196>
 b42:	14 36       	cpi	r17, 0x64	; 100
 b44:	39 f1       	breq	.+78     	; 0xb94 <vfscanf+0x1de>
 b46:	19 36       	cpi	r17, 0x69	; 105
 b48:	51 f1       	breq	.+84     	; 0xb9e <vfscanf+0x1e8>
 b4a:	28 c0       	rjmp	.+80     	; 0xb9c <vfscanf+0x1e6>
 b4c:	13 37       	cpi	r17, 0x73	; 115
 b4e:	71 f0       	breq	.+28     	; 0xb6c <vfscanf+0x1b6>
 b50:	15 37       	cpi	r17, 0x75	; 117
 b52:	01 f1       	breq	.+64     	; 0xb94 <vfscanf+0x1de>
 b54:	23 c0       	rjmp	.+70     	; 0xb9c <vfscanf+0x1e6>
 b56:	81 14       	cp	r8, r1
 b58:	91 04       	cpc	r9, r1
 b5a:	29 f0       	breq	.+10     	; 0xb66 <vfscanf+0x1b0>
 b5c:	f4 01       	movw	r30, r8
 b5e:	60 82       	st	Z, r6
 b60:	c4 01       	movw	r24, r8
 b62:	01 96       	adiw	r24, 0x01	; 1
 b64:	4c 01       	movw	r8, r24
 b66:	fa 94       	dec	r15
 b68:	ff 20       	and	r15, r15
 b6a:	71 f0       	breq	.+28     	; 0xb88 <vfscanf+0x1d2>
 b6c:	c6 01       	movw	r24, r12
 b6e:	0e 94 00 06 	call	0xc00	; 0xc00 <fgetc>
 b72:	3c 01       	movw	r6, r24
 b74:	97 fd       	sbrc	r25, 7
 b76:	08 c0       	rjmp	.+16     	; 0xb88 <vfscanf+0x1d2>
 b78:	0e 94 ec 05 	call	0xbd8	; 0xbd8 <isspace>
 b7c:	89 2b       	or	r24, r25
 b7e:	59 f3       	breq	.-42     	; 0xb56 <vfscanf+0x1a0>
 b80:	b6 01       	movw	r22, r12
 b82:	c3 01       	movw	r24, r6
 b84:	0e 94 3e 06 	call	0xc7c	; 0xc7c <ungetc>
 b88:	81 14       	cp	r8, r1
 b8a:	91 04       	cpc	r9, r1
 b8c:	a9 f0       	breq	.+42     	; 0xbb8 <vfscanf+0x202>
 b8e:	f4 01       	movw	r30, r8
 b90:	10 82       	st	Z, r1
 b92:	12 c0       	rjmp	.+36     	; 0xbb8 <vfscanf+0x202>
 b94:	00 62       	ori	r16, 0x20	; 32
 b96:	03 c0       	rjmp	.+6      	; 0xb9e <vfscanf+0x1e8>
 b98:	00 61       	ori	r16, 0x10	; 16
 b9a:	01 c0       	rjmp	.+2      	; 0xb9e <vfscanf+0x1e8>
 b9c:	00 64       	ori	r16, 0x40	; 64
 b9e:	20 2f       	mov	r18, r16
 ba0:	a4 01       	movw	r20, r8
 ba2:	6f 2d       	mov	r22, r15
 ba4:	c6 01       	movw	r24, r12
 ba6:	0e 94 8b 03 	call	0x716	; 0x716 <conv_int>
 baa:	81 11       	cpse	r24, r1
 bac:	05 c0       	rjmp	.+10     	; 0xbb8 <vfscanf+0x202>
 bae:	f6 01       	movw	r30, r12
 bb0:	83 81       	ldd	r24, Z+3	; 0x03
 bb2:	80 73       	andi	r24, 0x30	; 48
 bb4:	29 f4       	brne	.+10     	; 0xbc0 <vfscanf+0x20a>
 bb6:	06 c0       	rjmp	.+12     	; 0xbc4 <vfscanf+0x20e>
 bb8:	00 fd       	sbrc	r16, 0
 bba:	0a cf       	rjmp	.-492    	; 0x9d0 <vfscanf+0x1a>
 bbc:	53 94       	inc	r5
 bbe:	08 cf       	rjmp	.-496    	; 0x9d0 <vfscanf+0x1a>
 bc0:	55 20       	and	r5, r5
 bc2:	19 f0       	breq	.+6      	; 0xbca <vfscanf+0x214>
 bc4:	85 2d       	mov	r24, r5
 bc6:	90 e0       	ldi	r25, 0x00	; 0
 bc8:	02 c0       	rjmp	.+4      	; 0xbce <vfscanf+0x218>
 bca:	8f ef       	ldi	r24, 0xFF	; 255
 bcc:	9f ef       	ldi	r25, 0xFF	; 255
 bce:	cd b7       	in	r28, 0x3d	; 61
 bd0:	de b7       	in	r29, 0x3e	; 62
 bd2:	ef e0       	ldi	r30, 0x0F	; 15
 bd4:	0c 94 79 06 	jmp	0xcf2	; 0xcf2 <__epilogue_restores__+0x6>

00000bd8 <isspace>:
 bd8:	91 11       	cpse	r25, r1
 bda:	0c 94 57 06 	jmp	0xcae	; 0xcae <__ctype_isfalse>
 bde:	80 32       	cpi	r24, 0x20	; 32
 be0:	19 f0       	breq	.+6      	; 0xbe8 <isspace+0x10>
 be2:	89 50       	subi	r24, 0x09	; 9
 be4:	85 50       	subi	r24, 0x05	; 5
 be6:	c8 f7       	brcc	.-14     	; 0xbda <isspace+0x2>
 be8:	08 95       	ret

00000bea <strchr_P>:
 bea:	fc 01       	movw	r30, r24
 bec:	05 90       	lpm	r0, Z+
 bee:	06 16       	cp	r0, r22
 bf0:	21 f0       	breq	.+8      	; 0xbfa <strchr_P+0x10>
 bf2:	00 20       	and	r0, r0
 bf4:	d9 f7       	brne	.-10     	; 0xbec <strchr_P+0x2>
 bf6:	c0 01       	movw	r24, r0
 bf8:	08 95       	ret
 bfa:	31 97       	sbiw	r30, 0x01	; 1
 bfc:	cf 01       	movw	r24, r30
 bfe:	08 95       	ret

00000c00 <fgetc>:
 c00:	cf 93       	push	r28
 c02:	df 93       	push	r29
 c04:	ec 01       	movw	r28, r24
 c06:	2b 81       	ldd	r18, Y+3	; 0x03
 c08:	20 ff       	sbrs	r18, 0
 c0a:	33 c0       	rjmp	.+102    	; 0xc72 <fgetc+0x72>
 c0c:	26 ff       	sbrs	r18, 6
 c0e:	0a c0       	rjmp	.+20     	; 0xc24 <fgetc+0x24>
 c10:	2f 7b       	andi	r18, 0xBF	; 191
 c12:	2b 83       	std	Y+3, r18	; 0x03
 c14:	8e 81       	ldd	r24, Y+6	; 0x06
 c16:	9f 81       	ldd	r25, Y+7	; 0x07
 c18:	01 96       	adiw	r24, 0x01	; 1
 c1a:	9f 83       	std	Y+7, r25	; 0x07
 c1c:	8e 83       	std	Y+6, r24	; 0x06
 c1e:	8a 81       	ldd	r24, Y+2	; 0x02
 c20:	90 e0       	ldi	r25, 0x00	; 0
 c22:	29 c0       	rjmp	.+82     	; 0xc76 <fgetc+0x76>
 c24:	22 ff       	sbrs	r18, 2
 c26:	0f c0       	rjmp	.+30     	; 0xc46 <fgetc+0x46>
 c28:	e8 81       	ld	r30, Y
 c2a:	f9 81       	ldd	r31, Y+1	; 0x01
 c2c:	80 81       	ld	r24, Z
 c2e:	08 2e       	mov	r0, r24
 c30:	00 0c       	add	r0, r0
 c32:	99 0b       	sbc	r25, r25
 c34:	00 97       	sbiw	r24, 0x00	; 0
 c36:	19 f4       	brne	.+6      	; 0xc3e <fgetc+0x3e>
 c38:	20 62       	ori	r18, 0x20	; 32
 c3a:	2b 83       	std	Y+3, r18	; 0x03
 c3c:	1a c0       	rjmp	.+52     	; 0xc72 <fgetc+0x72>
 c3e:	31 96       	adiw	r30, 0x01	; 1
 c40:	f9 83       	std	Y+1, r31	; 0x01
 c42:	e8 83       	st	Y, r30
 c44:	0e c0       	rjmp	.+28     	; 0xc62 <fgetc+0x62>
 c46:	ea 85       	ldd	r30, Y+10	; 0x0a
 c48:	fb 85       	ldd	r31, Y+11	; 0x0b
 c4a:	09 95       	icall
 c4c:	97 ff       	sbrs	r25, 7
 c4e:	09 c0       	rjmp	.+18     	; 0xc62 <fgetc+0x62>
 c50:	2b 81       	ldd	r18, Y+3	; 0x03
 c52:	01 96       	adiw	r24, 0x01	; 1
 c54:	11 f0       	breq	.+4      	; 0xc5a <fgetc+0x5a>
 c56:	80 e2       	ldi	r24, 0x20	; 32
 c58:	01 c0       	rjmp	.+2      	; 0xc5c <fgetc+0x5c>
 c5a:	80 e1       	ldi	r24, 0x10	; 16
 c5c:	82 2b       	or	r24, r18
 c5e:	8b 83       	std	Y+3, r24	; 0x03
 c60:	08 c0       	rjmp	.+16     	; 0xc72 <fgetc+0x72>
 c62:	2e 81       	ldd	r18, Y+6	; 0x06
 c64:	3f 81       	ldd	r19, Y+7	; 0x07
 c66:	2f 5f       	subi	r18, 0xFF	; 255
 c68:	3f 4f       	sbci	r19, 0xFF	; 255
 c6a:	3f 83       	std	Y+7, r19	; 0x07
 c6c:	2e 83       	std	Y+6, r18	; 0x06
 c6e:	99 27       	eor	r25, r25
 c70:	02 c0       	rjmp	.+4      	; 0xc76 <fgetc+0x76>
 c72:	8f ef       	ldi	r24, 0xFF	; 255
 c74:	9f ef       	ldi	r25, 0xFF	; 255
 c76:	df 91       	pop	r29
 c78:	cf 91       	pop	r28
 c7a:	08 95       	ret

00000c7c <ungetc>:
 c7c:	fb 01       	movw	r30, r22
 c7e:	23 81       	ldd	r18, Z+3	; 0x03
 c80:	20 ff       	sbrs	r18, 0
 c82:	12 c0       	rjmp	.+36     	; 0xca8 <ungetc+0x2c>
 c84:	26 fd       	sbrc	r18, 6
 c86:	10 c0       	rjmp	.+32     	; 0xca8 <ungetc+0x2c>
 c88:	8f 3f       	cpi	r24, 0xFF	; 255
 c8a:	3f ef       	ldi	r19, 0xFF	; 255
 c8c:	93 07       	cpc	r25, r19
 c8e:	61 f0       	breq	.+24     	; 0xca8 <ungetc+0x2c>
 c90:	82 83       	std	Z+2, r24	; 0x02
 c92:	2f 7d       	andi	r18, 0xDF	; 223
 c94:	20 64       	ori	r18, 0x40	; 64
 c96:	23 83       	std	Z+3, r18	; 0x03
 c98:	26 81       	ldd	r18, Z+6	; 0x06
 c9a:	37 81       	ldd	r19, Z+7	; 0x07
 c9c:	21 50       	subi	r18, 0x01	; 1
 c9e:	31 09       	sbc	r19, r1
 ca0:	37 83       	std	Z+7, r19	; 0x07
 ca2:	26 83       	std	Z+6, r18	; 0x06
 ca4:	99 27       	eor	r25, r25
 ca6:	08 95       	ret
 ca8:	8f ef       	ldi	r24, 0xFF	; 255
 caa:	9f ef       	ldi	r25, 0xFF	; 255
 cac:	08 95       	ret

00000cae <__ctype_isfalse>:
 cae:	99 27       	eor	r25, r25
 cb0:	88 27       	eor	r24, r24

00000cb2 <__ctype_istrue>:
 cb2:	08 95       	ret

00000cb4 <__prologue_saves__>:
 cb4:	2f 92       	push	r2
 cb6:	3f 92       	push	r3
 cb8:	4f 92       	push	r4
 cba:	5f 92       	push	r5
 cbc:	6f 92       	push	r6
 cbe:	7f 92       	push	r7
 cc0:	8f 92       	push	r8
 cc2:	9f 92       	push	r9
 cc4:	af 92       	push	r10
 cc6:	bf 92       	push	r11
 cc8:	cf 92       	push	r12
 cca:	df 92       	push	r13
 ccc:	ef 92       	push	r14
 cce:	ff 92       	push	r15
 cd0:	0f 93       	push	r16
 cd2:	1f 93       	push	r17
 cd4:	cf 93       	push	r28
 cd6:	df 93       	push	r29
 cd8:	cd b7       	in	r28, 0x3d	; 61
 cda:	de b7       	in	r29, 0x3e	; 62
 cdc:	ca 1b       	sub	r28, r26
 cde:	db 0b       	sbc	r29, r27
 ce0:	0f b6       	in	r0, 0x3f	; 63
 ce2:	f8 94       	cli
 ce4:	de bf       	out	0x3e, r29	; 62
 ce6:	0f be       	out	0x3f, r0	; 63
 ce8:	cd bf       	out	0x3d, r28	; 61
 cea:	09 94       	ijmp

00000cec <__epilogue_restores__>:
 cec:	2a 88       	ldd	r2, Y+18	; 0x12
 cee:	39 88       	ldd	r3, Y+17	; 0x11
 cf0:	48 88       	ldd	r4, Y+16	; 0x10
 cf2:	5f 84       	ldd	r5, Y+15	; 0x0f
 cf4:	6e 84       	ldd	r6, Y+14	; 0x0e
 cf6:	7d 84       	ldd	r7, Y+13	; 0x0d
 cf8:	8c 84       	ldd	r8, Y+12	; 0x0c
 cfa:	9b 84       	ldd	r9, Y+11	; 0x0b
 cfc:	aa 84       	ldd	r10, Y+10	; 0x0a
 cfe:	b9 84       	ldd	r11, Y+9	; 0x09
 d00:	c8 84       	ldd	r12, Y+8	; 0x08
 d02:	df 80       	ldd	r13, Y+7	; 0x07
 d04:	ee 80       	ldd	r14, Y+6	; 0x06
 d06:	fd 80       	ldd	r15, Y+5	; 0x05
 d08:	0c 81       	ldd	r16, Y+4	; 0x04
 d0a:	1b 81       	ldd	r17, Y+3	; 0x03
 d0c:	aa 81       	ldd	r26, Y+2	; 0x02
 d0e:	b9 81       	ldd	r27, Y+1	; 0x01
 d10:	ce 0f       	add	r28, r30
 d12:	d1 1d       	adc	r29, r1
 d14:	0f b6       	in	r0, 0x3f	; 63
 d16:	f8 94       	cli
 d18:	de bf       	out	0x3e, r29	; 62
 d1a:	0f be       	out	0x3f, r0	; 63
 d1c:	cd bf       	out	0x3d, r28	; 61
 d1e:	ed 01       	movw	r28, r26
 d20:	08 95       	ret

00000d22 <_exit>:
 d22:	f8 94       	cli

00000d24 <__stop_program>:
 d24:	ff cf       	rjmp	.-2      	; 0xd24 <__stop_program>
