```verilog
module multi_8bit (
    input [7:0] A,           // 8-bit multiplicand
    input [7:0] B,           // 8-bit multiplier
    output reg [15:0] product // 16-bit product
);

    integer i;               // Iteration variable
    reg [15:0] temp_product; // Temporary variable to store the intermediate product

    always @(*) begin
        temp_product = 16'b0; // Initialize the temporary product to 0
        for (i = 0; i < 8; i = i + 1) begin
            if (B[i]) begin
                temp_product = temp_product + (A << i);
            end
        end
        product = temp_product; // Assign the computed value to the output
    end

endmodule
```