/*
 * Generated by Bluespec Compiler (build ad73d8a)
 * 
 * On Sun Jun 13 01:07:20 KST 2021
 * 
 */

/* Generation options: */
#ifndef __mkProc_h__
#define __mkProc_h__

#include "bluesim_types.h"
#include "bs_module.h"
#include "bluesim_primitives.h"
#include "bs_vcd.h"
#include "mkCsrFile.h"
#include "mkCache.h"
#include "mkIMemory.h"
#include "mkMemory.h"
#include "mkRFile.h"
#include "module_exec.h"
#include "module_decode.h"


/* Class declaration for the mkProc module */
class MOD_mkProc : public Module {
 
 /* Clock handles */
 private:
  tClock __clk_handle_0;
 
 /* Clock gate handles */
 public:
  tUInt8 *clk_gate[0];
 
 /* Instantiation parameters */
 public:
 
 /* Module state */
 public:
  MOD_mkCsrFile INST_csrf;
  MOD_Reg<tUWide> INST_d2r_data_0;
  MOD_Reg<tUWide> INST_d2r_data_1;
  MOD_Reg<tUInt8> INST_d2r_deqP_ehrReg;
  MOD_Wire<tUInt8> INST_d2r_deqP_ignored_wires_0;
  MOD_Wire<tUInt8> INST_d2r_deqP_ignored_wires_1;
  MOD_Reg<tUInt8> INST_d2r_deqP_virtual_reg_0;
  MOD_Reg<tUInt8> INST_d2r_deqP_virtual_reg_1;
  MOD_Wire<tUInt8> INST_d2r_deqP_wires_0;
  MOD_Wire<tUInt8> INST_d2r_deqP_wires_1;
  MOD_Reg<tUInt8> INST_d2r_empty_ehrReg;
  MOD_Wire<tUInt8> INST_d2r_empty_ignored_wires_0;
  MOD_Wire<tUInt8> INST_d2r_empty_ignored_wires_1;
  MOD_Wire<tUInt8> INST_d2r_empty_ignored_wires_2;
  MOD_Reg<tUInt8> INST_d2r_empty_virtual_reg_0;
  MOD_Reg<tUInt8> INST_d2r_empty_virtual_reg_1;
  MOD_Reg<tUInt8> INST_d2r_empty_virtual_reg_2;
  MOD_Wire<tUInt8> INST_d2r_empty_wires_0;
  MOD_Wire<tUInt8> INST_d2r_empty_wires_1;
  MOD_Wire<tUInt8> INST_d2r_empty_wires_2;
  MOD_Reg<tUInt8> INST_d2r_enqP_ehrReg;
  MOD_Wire<tUInt8> INST_d2r_enqP_ignored_wires_0;
  MOD_Wire<tUInt8> INST_d2r_enqP_ignored_wires_1;
  MOD_Reg<tUInt8> INST_d2r_enqP_virtual_reg_0;
  MOD_Reg<tUInt8> INST_d2r_enqP_virtual_reg_1;
  MOD_Wire<tUInt8> INST_d2r_enqP_wires_0;
  MOD_Wire<tUInt8> INST_d2r_enqP_wires_1;
  MOD_Reg<tUInt8> INST_d2r_full_ehrReg;
  MOD_Wire<tUInt8> INST_d2r_full_ignored_wires_0;
  MOD_Wire<tUInt8> INST_d2r_full_ignored_wires_1;
  MOD_Wire<tUInt8> INST_d2r_full_ignored_wires_2;
  MOD_Reg<tUInt8> INST_d2r_full_virtual_reg_0;
  MOD_Reg<tUInt8> INST_d2r_full_virtual_reg_1;
  MOD_Reg<tUInt8> INST_d2r_full_virtual_reg_2;
  MOD_Wire<tUInt8> INST_d2r_full_wires_0;
  MOD_Wire<tUInt8> INST_d2r_full_wires_1;
  MOD_Wire<tUInt8> INST_d2r_full_wires_2;
  MOD_mkCache INST_dCache;
  MOD_Reg<tUInt8> INST_eEpoch;
  MOD_Reg<tUInt32> INST_execRedirect_data_0_ehrReg;
  MOD_Wire<tUInt32> INST_execRedirect_data_0_ignored_wires_0;
  MOD_Wire<tUInt32> INST_execRedirect_data_0_ignored_wires_1;
  MOD_Reg<tUInt8> INST_execRedirect_data_0_virtual_reg_0;
  MOD_Reg<tUInt8> INST_execRedirect_data_0_virtual_reg_1;
  MOD_Wire<tUInt32> INST_execRedirect_data_0_wires_0;
  MOD_Wire<tUInt32> INST_execRedirect_data_0_wires_1;
  MOD_Wire<tUInt8> INST_execRedirect_deqP_ignored_wires_0;
  MOD_Wire<tUInt8> INST_execRedirect_deqP_ignored_wires_1;
  MOD_Reg<tUInt8> INST_execRedirect_deqP_virtual_reg_0;
  MOD_Reg<tUInt8> INST_execRedirect_deqP_virtual_reg_1;
  MOD_Wire<tUInt8> INST_execRedirect_deqP_wires_0;
  MOD_Wire<tUInt8> INST_execRedirect_deqP_wires_1;
  MOD_Reg<tUInt8> INST_execRedirect_empty_ehrReg;
  MOD_Wire<tUInt8> INST_execRedirect_empty_ignored_wires_0;
  MOD_Wire<tUInt8> INST_execRedirect_empty_ignored_wires_1;
  MOD_Wire<tUInt8> INST_execRedirect_empty_ignored_wires_2;
  MOD_Reg<tUInt8> INST_execRedirect_empty_virtual_reg_0;
  MOD_Reg<tUInt8> INST_execRedirect_empty_virtual_reg_1;
  MOD_Reg<tUInt8> INST_execRedirect_empty_virtual_reg_2;
  MOD_Wire<tUInt8> INST_execRedirect_empty_wires_0;
  MOD_Wire<tUInt8> INST_execRedirect_empty_wires_1;
  MOD_Wire<tUInt8> INST_execRedirect_empty_wires_2;
  MOD_Wire<tUInt8> INST_execRedirect_enqP_ignored_wires_0;
  MOD_Wire<tUInt8> INST_execRedirect_enqP_ignored_wires_1;
  MOD_Reg<tUInt8> INST_execRedirect_enqP_virtual_reg_0;
  MOD_Reg<tUInt8> INST_execRedirect_enqP_virtual_reg_1;
  MOD_Wire<tUInt8> INST_execRedirect_enqP_wires_0;
  MOD_Wire<tUInt8> INST_execRedirect_enqP_wires_1;
  MOD_Reg<tUInt8> INST_execRedirect_full_ehrReg;
  MOD_Wire<tUInt8> INST_execRedirect_full_ignored_wires_0;
  MOD_Wire<tUInt8> INST_execRedirect_full_ignored_wires_1;
  MOD_Wire<tUInt8> INST_execRedirect_full_ignored_wires_2;
  MOD_Reg<tUInt8> INST_execRedirect_full_virtual_reg_0;
  MOD_Reg<tUInt8> INST_execRedirect_full_virtual_reg_1;
  MOD_Reg<tUInt8> INST_execRedirect_full_virtual_reg_2;
  MOD_Wire<tUInt8> INST_execRedirect_full_wires_0;
  MOD_Wire<tUInt8> INST_execRedirect_full_wires_1;
  MOD_Wire<tUInt8> INST_execRedirect_full_wires_2;
  MOD_Reg<tUWide> INST_f2d_data_0;
  MOD_Reg<tUWide> INST_f2d_data_1;
  MOD_Reg<tUInt8> INST_f2d_deqP_ehrReg;
  MOD_Wire<tUInt8> INST_f2d_deqP_ignored_wires_0;
  MOD_Wire<tUInt8> INST_f2d_deqP_ignored_wires_1;
  MOD_Reg<tUInt8> INST_f2d_deqP_virtual_reg_0;
  MOD_Reg<tUInt8> INST_f2d_deqP_virtual_reg_1;
  MOD_Wire<tUInt8> INST_f2d_deqP_wires_0;
  MOD_Wire<tUInt8> INST_f2d_deqP_wires_1;
  MOD_Reg<tUInt8> INST_f2d_empty_ehrReg;
  MOD_Wire<tUInt8> INST_f2d_empty_ignored_wires_0;
  MOD_Wire<tUInt8> INST_f2d_empty_ignored_wires_1;
  MOD_Wire<tUInt8> INST_f2d_empty_ignored_wires_2;
  MOD_Reg<tUInt8> INST_f2d_empty_virtual_reg_0;
  MOD_Reg<tUInt8> INST_f2d_empty_virtual_reg_1;
  MOD_Reg<tUInt8> INST_f2d_empty_virtual_reg_2;
  MOD_Wire<tUInt8> INST_f2d_empty_wires_0;
  MOD_Wire<tUInt8> INST_f2d_empty_wires_1;
  MOD_Wire<tUInt8> INST_f2d_empty_wires_2;
  MOD_Reg<tUInt8> INST_f2d_enqP_ehrReg;
  MOD_Wire<tUInt8> INST_f2d_enqP_ignored_wires_0;
  MOD_Wire<tUInt8> INST_f2d_enqP_ignored_wires_1;
  MOD_Reg<tUInt8> INST_f2d_enqP_virtual_reg_0;
  MOD_Reg<tUInt8> INST_f2d_enqP_virtual_reg_1;
  MOD_Wire<tUInt8> INST_f2d_enqP_wires_0;
  MOD_Wire<tUInt8> INST_f2d_enqP_wires_1;
  MOD_Reg<tUInt8> INST_f2d_full_ehrReg;
  MOD_Wire<tUInt8> INST_f2d_full_ignored_wires_0;
  MOD_Wire<tUInt8> INST_f2d_full_ignored_wires_1;
  MOD_Wire<tUInt8> INST_f2d_full_ignored_wires_2;
  MOD_Reg<tUInt8> INST_f2d_full_virtual_reg_0;
  MOD_Reg<tUInt8> INST_f2d_full_virtual_reg_1;
  MOD_Reg<tUInt8> INST_f2d_full_virtual_reg_2;
  MOD_Wire<tUInt8> INST_f2d_full_wires_0;
  MOD_Wire<tUInt8> INST_f2d_full_wires_1;
  MOD_Wire<tUInt8> INST_f2d_full_wires_2;
  MOD_Reg<tUInt8> INST_fEpoch;
  MOD_mkIMemory INST_iMem;
  MOD_Reg<tUWide> INST_m12m2_data_0_ehrReg;
  MOD_Wire<tUWide> INST_m12m2_data_0_ignored_wires_0;
  MOD_Wire<tUWide> INST_m12m2_data_0_ignored_wires_1;
  MOD_Reg<tUInt8> INST_m12m2_data_0_virtual_reg_0;
  MOD_Reg<tUInt8> INST_m12m2_data_0_virtual_reg_1;
  MOD_Wire<tUWide> INST_m12m2_data_0_wires_0;
  MOD_Wire<tUWide> INST_m12m2_data_0_wires_1;
  MOD_Wire<tUInt8> INST_m12m2_deqP_ignored_wires_0;
  MOD_Wire<tUInt8> INST_m12m2_deqP_ignored_wires_1;
  MOD_Reg<tUInt8> INST_m12m2_deqP_virtual_reg_0;
  MOD_Reg<tUInt8> INST_m12m2_deqP_virtual_reg_1;
  MOD_Wire<tUInt8> INST_m12m2_deqP_wires_0;
  MOD_Wire<tUInt8> INST_m12m2_deqP_wires_1;
  MOD_Reg<tUInt8> INST_m12m2_empty_ehrReg;
  MOD_Wire<tUInt8> INST_m12m2_empty_ignored_wires_0;
  MOD_Wire<tUInt8> INST_m12m2_empty_ignored_wires_1;
  MOD_Wire<tUInt8> INST_m12m2_empty_ignored_wires_2;
  MOD_Reg<tUInt8> INST_m12m2_empty_virtual_reg_0;
  MOD_Reg<tUInt8> INST_m12m2_empty_virtual_reg_1;
  MOD_Reg<tUInt8> INST_m12m2_empty_virtual_reg_2;
  MOD_Wire<tUInt8> INST_m12m2_empty_wires_0;
  MOD_Wire<tUInt8> INST_m12m2_empty_wires_1;
  MOD_Wire<tUInt8> INST_m12m2_empty_wires_2;
  MOD_Wire<tUInt8> INST_m12m2_enqP_ignored_wires_0;
  MOD_Wire<tUInt8> INST_m12m2_enqP_ignored_wires_1;
  MOD_Reg<tUInt8> INST_m12m2_enqP_virtual_reg_0;
  MOD_Reg<tUInt8> INST_m12m2_enqP_virtual_reg_1;
  MOD_Wire<tUInt8> INST_m12m2_enqP_wires_0;
  MOD_Wire<tUInt8> INST_m12m2_enqP_wires_1;
  MOD_Reg<tUInt8> INST_m12m2_full_ehrReg;
  MOD_Wire<tUInt8> INST_m12m2_full_ignored_wires_0;
  MOD_Wire<tUInt8> INST_m12m2_full_ignored_wires_1;
  MOD_Wire<tUInt8> INST_m12m2_full_ignored_wires_2;
  MOD_Reg<tUInt8> INST_m12m2_full_virtual_reg_0;
  MOD_Reg<tUInt8> INST_m12m2_full_virtual_reg_1;
  MOD_Reg<tUInt8> INST_m12m2_full_virtual_reg_2;
  MOD_Wire<tUInt8> INST_m12m2_full_wires_0;
  MOD_Wire<tUInt8> INST_m12m2_full_wires_1;
  MOD_Wire<tUInt8> INST_m12m2_full_wires_2;
  MOD_mkMemory INST_mem;
  MOD_Reg<tUInt32> INST_pc;
  MOD_mkRFile INST_rf;
  MOD_Reg<tUInt8> INST_stat;
  MOD_Reg<tUInt8> INST_statRedirect_data_0_ehrReg;
  MOD_Wire<tUInt8> INST_statRedirect_data_0_ignored_wires_0;
  MOD_Wire<tUInt8> INST_statRedirect_data_0_ignored_wires_1;
  MOD_Reg<tUInt8> INST_statRedirect_data_0_virtual_reg_0;
  MOD_Reg<tUInt8> INST_statRedirect_data_0_virtual_reg_1;
  MOD_Wire<tUInt8> INST_statRedirect_data_0_wires_0;
  MOD_Wire<tUInt8> INST_statRedirect_data_0_wires_1;
  MOD_Wire<tUInt8> INST_statRedirect_deqP_ignored_wires_0;
  MOD_Wire<tUInt8> INST_statRedirect_deqP_ignored_wires_1;
  MOD_Reg<tUInt8> INST_statRedirect_deqP_virtual_reg_0;
  MOD_Reg<tUInt8> INST_statRedirect_deqP_virtual_reg_1;
  MOD_Wire<tUInt8> INST_statRedirect_deqP_wires_0;
  MOD_Wire<tUInt8> INST_statRedirect_deqP_wires_1;
  MOD_Reg<tUInt8> INST_statRedirect_empty_ehrReg;
  MOD_Wire<tUInt8> INST_statRedirect_empty_ignored_wires_0;
  MOD_Wire<tUInt8> INST_statRedirect_empty_ignored_wires_1;
  MOD_Wire<tUInt8> INST_statRedirect_empty_ignored_wires_2;
  MOD_Reg<tUInt8> INST_statRedirect_empty_virtual_reg_0;
  MOD_Reg<tUInt8> INST_statRedirect_empty_virtual_reg_1;
  MOD_Reg<tUInt8> INST_statRedirect_empty_virtual_reg_2;
  MOD_Wire<tUInt8> INST_statRedirect_empty_wires_0;
  MOD_Wire<tUInt8> INST_statRedirect_empty_wires_1;
  MOD_Wire<tUInt8> INST_statRedirect_empty_wires_2;
  MOD_Wire<tUInt8> INST_statRedirect_enqP_ignored_wires_0;
  MOD_Wire<tUInt8> INST_statRedirect_enqP_ignored_wires_1;
  MOD_Reg<tUInt8> INST_statRedirect_enqP_virtual_reg_0;
  MOD_Reg<tUInt8> INST_statRedirect_enqP_virtual_reg_1;
  MOD_Wire<tUInt8> INST_statRedirect_enqP_wires_0;
  MOD_Wire<tUInt8> INST_statRedirect_enqP_wires_1;
  MOD_Reg<tUInt8> INST_statRedirect_full_ehrReg;
  MOD_Wire<tUInt8> INST_statRedirect_full_ignored_wires_0;
  MOD_Wire<tUInt8> INST_statRedirect_full_ignored_wires_1;
  MOD_Wire<tUInt8> INST_statRedirect_full_ignored_wires_2;
  MOD_Reg<tUInt8> INST_statRedirect_full_virtual_reg_0;
  MOD_Reg<tUInt8> INST_statRedirect_full_virtual_reg_1;
  MOD_Reg<tUInt8> INST_statRedirect_full_virtual_reg_2;
  MOD_Wire<tUInt8> INST_statRedirect_full_wires_0;
  MOD_Wire<tUInt8> INST_statRedirect_full_wires_1;
  MOD_Wire<tUInt8> INST_statRedirect_full_wires_2;
  MOD_module_exec INST_instance_exec_1;
  MOD_module_decode INST_instance_decode_0;
 
 /* Constructor */
 public:
  MOD_mkProc(tSimStateHdl simHdl, char const *name, Module *parent);
 
 /* Symbol init methods */
 private:
  void init_symbols_0();
 
 /* Reset signal definitions */
 private:
  tUInt8 PORT_RST_N;
 
 /* Port definitions */
 public:
  tUInt8 PORT_EN_iMemInit_request_put;
  tUWide PORT_dMemInit_request_put;
  tUWide PORT_iMemInit_request_put;
 
 /* Publicly accessible definitions */
 public:
  tUInt8 DEF_WILL_FIRE_iMemInit_request_put;
  tUInt8 DEF_iMem_RDY_init_request_put____d193;
  tUInt8 DEF_m12m2_data_0_virtual_reg_1_read____d838;
  tUInt8 DEF_x__h31928;
  tUInt8 DEF_d2r_deqP_virtual_reg_0_read____d653;
  tUInt8 DEF_x__h28620;
  tUInt8 DEF_f2d_deqP_virtual_reg_0_read____d411;
  tUInt8 DEF_execRedirect_empty_virtual_reg_2_read__05_OR_e_ETC___d211;
  tUWide DEF_exec___d765;
  tUWide DEF_SEL_ARR_d2r_data_0_48_BITS_75_TO_72_67_d2r_dat_ETC___d744;
  tUInt32 DEF_rVal1__h32128;
  tUInt32 DEF_rVal2__h32129;
  tUInt32 DEF_pc__h31606;
  tUInt32 DEF_ppc__h31607;
  tUInt32 DEF_csrVal__h32130;
  tUWide DEF_d2r_data_1___d650;
  tUWide DEF_d2r_data_0___d648;
  tUWide DEF_f2d_data_1___d408;
  tUWide DEF_f2d_data_0___d406;
  tUWide DEF_m12m2_data_0_wires_0_wget____d127;
  tUWide DEF_m12m2_data_0_ehrReg___d129;
  tUInt32 DEF_x__h32895;
  tUInt32 DEF_idx__h32892;
  tUInt32 DEF_x__h32838;
  tUInt8 DEF_rindx__h32835;
  tUInt32 DEF_x__h32781;
  tUInt8 DEF_rindx__h32778;
  tUInt8 DEF_m12m2_full_ehrReg__h22101;
  tUInt8 DEF_m12m2_empty_wires_0_whas____d177;
  tUInt8 DEF_m12m2_empty_wires_0_wget____d178;
  tUInt8 DEF_m12m2_empty_ehrReg__h20978;
  tUInt8 DEF_m12m2_data_0_wires_0_whas____d126;
  tUInt8 DEF_d2r_full_wires_0_whas____d117;
  tUInt8 DEF_d2r_full_wires_0_wget____d118;
  tUInt8 DEF_d2r_full_ehrReg__h17255;
  tUInt8 DEF_d2r_empty_ehrReg__h16132;
  tUInt8 DEF_d2r_deqP_virtual_reg_1_read____d636;
  tUInt8 DEF_f2d_full_wires_0_whas____d83;
  tUInt8 DEF_f2d_full_wires_0_wget____d84;
  tUInt8 DEF_f2d_full_ehrReg__h13192;
  tUInt8 DEF_f2d_empty_ehrReg__h12069;
  tUInt8 DEF_f2d_deqP_virtual_reg_1_read____d242;
  tUInt8 DEF_execRedirect_full_ehrReg__h9129;
  tUInt8 DEF_execRedirect_empty_wires_0_whas____d39;
  tUInt8 DEF_execRedirect_empty_wires_0_wget____d40;
  tUInt8 DEF_execRedirect_empty_ehrReg__h8006;
  tUInt8 DEF_statRedirect_empty_wires_0_whas____d12;
  tUInt8 DEF_statRedirect_empty_wires_0_wget____d13;
  tUInt8 DEF_statRedirect_empty_ehrReg__h3593;
  tUInt8 DEF_eEpoch__h28829;
  tUInt8 DEF_csrf_started____d214;
  tUInt8 DEF_iMem_init_done____d194;
  tUInt32 DEF__read_pc__h31529;
  tUInt32 DEF__read_ppc__h31530;
  tUInt32 DEF_x__h32729;
  tUInt32 DEF__read_pc__h31537;
  tUInt32 DEF__read_ppc__h31538;
  tUInt32 DEF_x__h32732;
  tUInt32 DEF_x__h32625;
  tUInt32 DEF_x__h32628;
  tUInt8 DEF_x__h32311;
  tUInt8 DEF_x__h32414;
  tUInt8 DEF_x__h32517;
  tUInt8 DEF_x__h32314;
  tUInt8 DEF_x__h32417;
  tUInt8 DEF_x__h32520;
  tUInt8 DEF_exec_65_BITS_88_TO_85___d776;
  tUInt8 DEF_m12m2_data_0_ehrReg_29_BITS_88_TO_85___d130;
  tUInt8 DEF_exec_65_BIT_1___d766;
  tUInt8 DEF_x__h31444;
  tUInt32 DEF_SEL_ARR_d2r_data_0_48_BITS_32_TO_1_36_d2r_data_ETC___d739;
  tUInt8 DEF_x__h27496;
  tUInt32 DEF_SEL_ARR_d2r_data_0_48_BITS_45_TO_34_24_d2r_dat_ETC___d727;
  tUInt8 DEF_SEL_ARR_d2r_data_0_48_BITS_51_TO_47_11_d2r_dat_ETC___d714;
  tUInt8 DEF_SEL_ARR_d2r_data_0_48_BITS_63_TO_59_86_d2r_dat_ETC___d689;
  tUInt8 DEF_SEL_ARR_d2r_data_0_48_BITS_57_TO_53_99_d2r_dat_ETC___d702;
  tUInt8 DEF_SEL_ARR_d2r_data_0_48_BITS_75_TO_72_67_d2r_dat_ETC___d670;
  tUInt8 DEF_SEL_ARR_d2r_data_0_48_BITS_71_TO_68_71_d2r_dat_ETC___d674;
  tUInt8 DEF_SEL_ARR_d2r_data_0_48_BITS_67_TO_65_75_d2r_dat_ETC___d678;
  tUInt8 DEF_SEL_ARR_NOT_d2r_data_0_48_BIT_33_29_30_NOT_d2r_ETC___d734;
  tUInt8 DEF_SEL_ARR_NOT_d2r_data_0_48_BIT_46_17_18_NOT_d2r_ETC___d722;
  tUInt8 DEF_SEL_ARR_NOT_d2r_data_0_48_BIT_52_04_05_NOT_d2r_ETC___d709;
  tUInt8 DEF_SEL_ARR_NOT_d2r_data_0_48_BIT_58_92_93_NOT_d2r_ETC___d697;
  tUInt8 DEF_SEL_ARR_NOT_d2r_data_0_48_BIT_64_79_80_NOT_d2r_ETC___d684;
  tUInt8 DEF_SEL_ARR_d2r_data_0_48_BIT_0_49_d2r_data_1_50_B_ETC___d657;
  tUInt8 DEF_SEL_ARR_f2d_data_0_06_BIT_0_07_f2d_data_1_08_B_ETC___d415;
  tUInt8 DEF_exec_65_BITS_88_TO_85_76_EQ_2___d777;
  tUInt8 DEF_IF_m12m2_data_0_virtual_reg_1_read__38_THEN_0__ETC___d840;
  tUInt8 DEF_IF_m12m2_data_0_virtual_reg_1_read__38_THEN_0__ETC___d839;
  tUInt8 DEF_IF_m12m2_data_0_wires_0_whas__26_THEN_m12m2_da_ETC___d131;
  tUInt8 DEF_IF_m12m2_empty_wires_0_whas__77_THEN_m12m2_emp_ETC___d180;
  tUInt8 DEF_IF_execRedirect_empty_wires_0_whas__9_THEN_exe_ETC___d42;
  tUInt8 DEF_exec_65_BITS_88_TO_85_76_EQ_3___d779;
  tUInt8 DEF_SEL_ARR_d2r_data_0_48_BIT_0_49_d2r_data_1_50_B_ETC___d658;
  tUInt8 DEF_SEL_ARR_f2d_data_0_06_BIT_0_07_f2d_data_1_08_B_ETC___d417;
  tUInt8 DEF_NOT_d2r_deqP_virtual_reg_1_read__36___d637;
  tUInt8 DEF_NOT_f2d_deqP_virtual_reg_1_read__42___d243;
  tUWide DEF_SEL_ARR_d2r_data_0_48_BITS_67_TO_65_75_d2r_dat_ETC___d743;
 
 /* Local definitions */
 private:
  tUInt8 DEF_IF_d2r_deqP_wires_0_whas__8_THEN_d2r_deqP_wire_ETC___d101;
  tUInt8 DEF_IF_d2r_enqP_wires_0_whas__1_THEN_d2r_enqP_wire_ETC___d94;
  tUInt8 DEF_def__h30818;
  tUInt8 DEF_d2r_enqP_virtual_reg_0_read____d592;
  tUInt8 DEF_NOT_d2r_enqP_virtual_reg_1_read__90_91_AND_NOT_ETC___d595;
  tUInt8 DEF_IF_f2d_deqP_wires_0_whas__4_THEN_f2d_deqP_wire_ETC___d67;
  tUInt8 DEF_IF_f2d_enqP_wires_0_whas__7_THEN_f2d_enqP_wire_ETC___d60;
  tUInt8 DEF_def__h26054;
  tUInt8 DEF_f2d_enqP_virtual_reg_0_read____d228;
  tUInt8 DEF_NOT_f2d_enqP_virtual_reg_1_read__26_27_AND_NOT_ETC___d231;
  tUWide DEF_decode___d606;
  tUWide DEF_dCache_memReq___d907;
  tUWide DEF_m12m2_data_0_wires_1_wget____d124;
  tUInt32 DEF_x__h33293;
  tUInt8 DEF_statRedirect_data_0_ehrReg__h1278;
  tUInt8 DEF_d2r_enqP_virtual_reg_1_read____d590;
  tUInt8 DEF_f2d_enqP_virtual_reg_1_read____d226;
  tUInt8 DEF_statRedirect_full_ehrReg__h4716;
  tUWide DEF_exec_65_BITS_65_TO_0___d818;
  tUWide DEF_m12m2_data_0_ehrReg_29_BITS_65_TO_0___d168;
  tUWide DEF_m12m2_data_0_wires_1_wget__24_BITS_65_TO_0___d166;
  tUWide DEF_m12m2_data_0_wires_0_wget__27_BITS_65_TO_0___d167;
  tUInt32 DEF_x__h18611;
  tUInt32 DEF_x__h18614;
  tUInt8 DEF_x__h18466;
  tUInt8 DEF_x__h18469;
  tUInt8 DEF_m12m2_data_0_ehrReg_29_BIT_84___d135;
  tUInt8 DEF_m12m2_data_0_ehrReg_29_BIT_78___d152;
  tUWide DEF_IF_m12m2_data_0_wires_0_whas__26_THEN_m12m2_da_ETC___d169;
  tUWide DEF_IF_m12m2_data_0_wires_1_whas__23_THEN_m12m2_da_ETC___d170;
  tUInt32 DEF_IF_execRedirect_data_0_wires_0_whas__0_THEN_ex_ETC___d33;
  tUInt32 DEF_IF_m12m2_data_0_wires_0_whas__26_THEN_m12m2_da_ETC___d163;
  tUInt8 DEF_IF_m12m2_data_0_wires_0_whas__26_THEN_m12m2_da_ETC___d146;
  tUInt8 DEF_IF_statRedirect_data_0_wires_0_whas_THEN_statR_ETC___d6;
  tUInt8 DEF_IF_m12m2_full_wires_0_whas__87_THEN_m12m2_full_ETC___d190;
  tUInt8 DEF_IF_m12m2_data_0_wires_0_whas__26_THEN_m12m2_da_ETC___d153;
  tUInt8 DEF_IF_m12m2_data_0_wires_0_whas__26_THEN_m12m2_da_ETC___d136;
  tUInt8 DEF_IF_d2r_full_wires_0_whas__17_THEN_d2r_full_wir_ETC___d120;
  tUInt8 DEF_IF_d2r_empty_wires_0_whas__07_THEN_d2r_empty_w_ETC___d110;
  tUInt8 DEF_IF_f2d_full_wires_0_whas__3_THEN_f2d_full_wire_ETC___d86;
  tUInt8 DEF_IF_f2d_empty_wires_0_whas__3_THEN_f2d_empty_wi_ETC___d76;
  tUInt8 DEF_IF_execRedirect_full_wires_0_whas__9_THEN_exec_ETC___d52;
  tUInt8 DEF_IF_statRedirect_full_wires_0_whas__2_THEN_stat_ETC___d25;
  tUInt8 DEF_IF_statRedirect_empty_wires_0_whas__2_THEN_sta_ETC___d15;
  tUInt8 DEF_NOT_d2r_deqP_virtual_reg_1_read__36_37_AND_IF__ETC___d638;
  tUInt8 DEF_NOT_f2d_deqP_virtual_reg_1_read__42_43_AND_IF__ETC___d244;
  tUInt8 DEF_NOT_d2r_enqP_virtual_reg_1_read__90___d591;
  tUInt8 DEF_NOT_f2d_enqP_virtual_reg_1_read__26___d227;
  tUWide DEF_SEL_ARR_f2d_data_0_06_BITS_64_TO_33_98_f2d_dat_ETC___d629;
  tUWide DEF_decode_06_BITS_74_TO_64_07_CONCAT_decode_06_BI_ETC___d628;
  tUWide DEF_iMem_req_IF_execRedirect_empty_virtual_reg_2_r_ETC___d236;
  tUWide DEF_IF_m12m2_data_0_wires_1_whas__23_THEN_m12m2_da_ETC___d172;
  tUWide DEF_IF_m12m2_data_0_wires_1_whas__23_THEN_m12m2_da_ETC___d171;
  tUWide DEF_m12m2_data_0_ehrReg_29_BITS_88_TO_85_30_CONCAT_ETC___d825;
  tUWide DEF_m12m2_data_0_ehrReg_29_BIT_78_52_CONCAT_IF_m12_ETC___d824;
  tUWide DEF_exec_65_BITS_88_TO_85_76_CONCAT_exec_65_BIT_84_ETC___d820;
  tUWide DEF_exec_65_BIT_78_15_CONCAT_IF_exec_65_BIT_78_15__ETC___d819;
  tUWide DEF__1_CONCAT_DONTCARE___d197;
  tUWide DEF_NOT_exec_65_BITS_88_TO_85_76_EQ_2_77_00_CONCAT_ETC___d806;
  tUWide DEF_iMemInit_request_put_BIT_64_15_CONCAT_IF_iMemI_ETC___d918;
 
 /* Rules */
 public:
  void RL_statRedirect_data_0_canonicalize();
  void RL_statRedirect_empty_canonicalize();
  void RL_statRedirect_full_canonicalize();
  void RL_execRedirect_data_0_canonicalize();
  void RL_execRedirect_empty_canonicalize();
  void RL_execRedirect_full_canonicalize();
  void RL_f2d_enqP_canonicalize();
  void RL_f2d_deqP_canonicalize();
  void RL_f2d_empty_canonicalize();
  void RL_f2d_full_canonicalize();
  void RL_d2r_enqP_canonicalize();
  void RL_d2r_deqP_canonicalize();
  void RL_d2r_empty_canonicalize();
  void RL_d2r_full_canonicalize();
  void RL_m12m2_data_0_canonicalize();
  void RL_m12m2_empty_canonicalize();
  void RL_m12m2_full_canonicalize();
  void RL_test();
  void RL_doFetch();
  void RL_doDecode();
  void RL_doRest();
  void RL_doRest2();
  void RL_upd_Stat();
  void RL_mkConnectionAVtoAf();
  void RL_mkConnectionAVtoAf_1();
 
 /* Methods */
 public:
  tUInt8 METH_dMemInit_done();
  tUInt8 METH_RDY_dMemInit_done();
  tUInt64 METH_cpuToHost();
  tUInt8 METH_RDY_cpuToHost();
  void METH_hostToCpu(tUInt32 ARG_hostToCpu_startpc);
  tUInt8 METH_RDY_hostToCpu();
  void METH_iMemInit_request_put(tUWide ARG_iMemInit_request_put);
  tUInt8 METH_RDY_iMemInit_request_put();
  tUInt8 METH_iMemInit_done();
  tUInt8 METH_RDY_iMemInit_done();
  void METH_dMemInit_request_put(tUWide ARG_dMemInit_request_put);
  tUInt8 METH_RDY_dMemInit_request_put();
 
 /* Reset routines */
 public:
  void reset_RST_N(tUInt8 ARG_rst_in);
 
 /* Static handles to reset routines */
 public:
 
 /* Pointers to reset fns in parent module for asserting output resets */
 private:
 
 /* Functions for the parent module to register its reset fns */
 public:
 
 /* Functions to set the elaborated clock id */
 public:
  void set_clk_0(char const *s);
 
 /* State dumping routine */
 public:
  void dump_state(unsigned int indent);
 
 /* VCD dumping routines */
 public:
  unsigned int dump_VCD_defs(unsigned int levels);
  void dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mkProc &backing);
  void vcd_defs(tVCDDumpType dt, MOD_mkProc &backing);
  void vcd_prims(tVCDDumpType dt, MOD_mkProc &backing);
  void vcd_submodules(tVCDDumpType dt, unsigned int levels, MOD_mkProc &backing);
};

#endif /* ifndef __mkProc_h__ */
