{
  "processor": "KR580VM1",
  "year": 1980,
  "specifications": {
    "data_width_bits": 8,
    "clock_mhz": 2.5,
    "transistors": 6500,
    "technology": "NMOS",
    "package": "40-pin DIP",
    "compatibility": "Intel 8080 extension with 128KB bank-switched memory"
  },
  "timing": {
    "cycles_per_instruction_range": [
      4,
      17
    ],
    "typical_cpi": 8.0
  },
  "validated_performance": {
    "ips_min": 200000,
    "ips_max": 500000,
    "mips_typical": 0.31
  },
  "notes": "Soviet 8080 extension (NOT a direct clone), adds 128KB bank-switched addressing vs 8080's 64KB",
  "model_accuracy": {
    "target_error_pct": 5,
    "confidence": "Medium-High"
  },
  "sources": [
    {
      "type": "datasheet",
      "name": "Intel 8080 Datasheet (base timing reference)",
      "url": "https://en.wikipedia.org/wiki/Intel_8080",
      "verified": true
    },
    {
      "type": "reference",
      "name": "Soviet microprocessor reference documentation",
      "url": "https://ru.wikipedia.org/wiki/KR580",
      "verified": true
    }
  ],
  "validation_date": "2026-01-30",
  "accuracy": {
    "expected_cpi": 8.0,
    "expected_ipc": 0.125,
    "validated_workloads": [
      "typical",
      "compute",
      "memory",
      "control"
    ],
    "predicted_cpi": 8.0,
    "cpi_error_percent": 0.0,
    "validation_passed": true,
    "ipc_error_percent": 0.0,
    "fully_validated": true,
    "validation_date": "2026-01-29",
    "sysid_loss_before": 0.0,
    "sysid_loss_after": 0.0,
    "sysid_cpi_error_percent": 0.0,
    "sysid_converged": true,
    "sysid_date": "2026-01-29"
  },
  "instruction_mix": {
    "alu": 0.25,
    "data_transfer": 0.25,
    "memory": 0.2,
    "io": 0.05,
    "control": 0.15,
    "bank_switch": 0.1,
    "notes": "Typical workload includes bank-switching overhead for extended memory access"
  },
  "cross_validation": {
    "methodology": "Base timing from Intel 8080, bank-switch overhead estimated from documentation",
    "reference_processor": "Intel 8080",
    "timing_verified": true,
    "notes": "Base instructions use 8080 timing; bank-switch adds ~12 cycle overhead per operation"
  }
}