{"Source Block": ["miaow/src/verilog/rtl/lsu/lsu.v@356:366@HdlIdDef", "\t\t\t// \t\t\t.rst(rst)\n\t\t\t// \t\t\t);\n\n   //transit_table\n   wire [63:0] \t wb_exec_value;\n   wire \t wb_gm_or_lds;\n   wire [11:0] \t wb_lddst_stsrc_addr;\n   wire [3:0] \t wb_reg_wr_en;\n   wire [31:0] \t wb_instr_pc;\n\n\n"], "Clone Blocks": [["miaow/src/verilog/rtl/lsu/lsu.v@358:368", "\n   //transit_table\n   wire [63:0] \t wb_exec_value;\n   wire \t wb_gm_or_lds;\n   wire [11:0] \t wb_lddst_stsrc_addr;\n   wire [3:0] \t wb_reg_wr_en;\n   wire [31:0] \t wb_instr_pc;\n\n\n///////////////////////////////////////////CHANGE\n///////////////////////////////////////////WR_EN\n"], ["miaow/src/verilog/rtl/lsu/lsu.v@357:367", "\t\t\t// \t\t\t);\n\n   //transit_table\n   wire [63:0] \t wb_exec_value;\n   wire \t wb_gm_or_lds;\n   wire [11:0] \t wb_lddst_stsrc_addr;\n   wire [3:0] \t wb_reg_wr_en;\n   wire [31:0] \t wb_instr_pc;\n\n\n///////////////////////////////////////////CHANGE\n"], ["miaow/src/verilog/rtl/lsu/lsu.v@355:365", "\t\t\t// \t\t\t.clk(clk),\n\t\t\t// \t\t\t.rst(rst)\n\t\t\t// \t\t\t);\n\n   //transit_table\n   wire [63:0] \t wb_exec_value;\n   wire \t wb_gm_or_lds;\n   wire [11:0] \t wb_lddst_stsrc_addr;\n   wire [3:0] \t wb_reg_wr_en;\n   wire [31:0] \t wb_instr_pc;\n\n"], ["miaow/src/verilog/rtl/lsu/lsu.v@359:369", "   //transit_table\n   wire [63:0] \t wb_exec_value;\n   wire \t wb_gm_or_lds;\n   wire [11:0] \t wb_lddst_stsrc_addr;\n   wire [3:0] \t wb_reg_wr_en;\n   wire [31:0] \t wb_instr_pc;\n\n\n///////////////////////////////////////////CHANGE\n///////////////////////////////////////////WR_EN\n   lsu_transit_table transit_table(\n"]], "Diff Content": {"Delete": [[361, "   wire \t wb_gm_or_lds;\n"]], "Add": []}}