{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1699552062547 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699552062548 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov  9 11:47:42 2023 " "Processing started: Thu Nov  9 11:47:42 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699552062548 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699552062548 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPUImplementation -c CPUImplementation " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPUImplementation -c CPUImplementation" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699552062548 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1699552063020 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1699552063021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpuimplementation.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpuimplementation.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPUImplementation-ARCH_CPU_Implementation " "Found design unit 1: CPUImplementation-ARCH_CPU_Implementation" {  } { { "CPUImplementation.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/CPUImplementation.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699552072813 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPUImplementation " "Found entity 1: CPUImplementation" {  } { { "CPUImplementation.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/CPUImplementation.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699552072813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699552072813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Memory-ARCH_Memory " "Found design unit 1: Memory-ARCH_Memory" {  } { { "Memory.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/Memory.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699552072823 ""} { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Found entity 1: Memory" {  } { { "Memory.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/Memory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699552072823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699552072823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mem_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mem_ROM-ARCH_Mem_ROM " "Found design unit 1: Mem_ROM-ARCH_Mem_ROM" {  } { { "Mem_ROM.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/Mem_ROM.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699552072832 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mem_ROM " "Found entity 1: Mem_ROM" {  } { { "Mem_ROM.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/Mem_ROM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699552072832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699552072832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_rw.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mem_rw.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mem_RW-ARCH_Mem_RW " "Found design unit 1: Mem_RW-ARCH_Mem_RW" {  } { { "Mem_RW.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/Mem_RW.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699552072847 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mem_RW " "Found entity 1: Mem_RW" {  } { { "Mem_RW.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/Mem_RW.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699552072847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699552072847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_ports.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_ports.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Output_Ports-ARCH_Output_Ports " "Found design unit 1: Output_Ports-ARCH_Output_Ports" {  } { { "Output_Ports.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/Output_Ports.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699552072864 ""} { "Info" "ISGN_ENTITY_NAME" "1 Output_Ports " "Found entity 1: Output_Ports" {  } { { "Output_Ports.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/Output_Ports.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699552072864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699552072864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-ARCH_ALU " "Found design unit 1: ALU-ARCH_ALU" {  } { { "ALU.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/ALU.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699552072879 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699552072879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699552072879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DataPath-ARCH_DataPath " "Found design unit 1: DataPath-ARCH_DataPath" {  } { { "DataPath.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/DataPath.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699552072897 ""} { "Info" "ISGN_ENTITY_NAME" "1 DataPath " "Found entity 1: DataPath" {  } { { "DataPath.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/DataPath.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699552072897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699552072897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU-ARCH_CPU " "Found design unit 1: CPU-ARCH_CPU" {  } { { "CPU.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/CPU.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699552072911 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/CPU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699552072911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699552072911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlUnit-arch_controlUnit " "Found design unit 1: ControlUnit-arch_controlUnit" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/ControlUnit.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699552072913 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/ControlUnit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699552072913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699552072913 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPUImplementation " "Elaborating entity \"CPUImplementation\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1699552072974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU CPU:CPU_Instance " "Elaborating entity \"CPU\" for hierarchy \"CPU:CPU_Instance\"" {  } { { "CPUImplementation.vhd" "CPU_Instance" { Text "C:/Users/koqui/Documents/VHDL/CPU/CPUImplementation.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699552073012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit CPU:CPU_Instance\|ControlUnit:ControlUnit_Instance " "Elaborating entity \"ControlUnit\" for hierarchy \"CPU:CPU_Instance\|ControlUnit:ControlUnit_Instance\"" {  } { { "CPU.vhd" "ControlUnit_Instance" { Text "C:/Users/koqui/Documents/VHDL/CPU/CPU.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699552073019 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR ControlUnit.vhd(171) " "VHDL Process Statement warning at ControlUnit.vhd(171): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/ControlUnit.vhd" 171 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699552073024 "|CPUImplementation|CPU:CPU_Instance|ControlUnit:ControlUnit_Instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR ControlUnit.vhd(183) " "VHDL Process Statement warning at ControlUnit.vhd(183): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/ControlUnit.vhd" 183 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699552073024 "|CPUImplementation|CPU:CPU_Instance|ControlUnit:ControlUnit_Instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR ControlUnit.vhd(195) " "VHDL Process Statement warning at ControlUnit.vhd(195): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/ControlUnit.vhd" 195 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699552073025 "|CPUImplementation|CPU:CPU_Instance|ControlUnit:ControlUnit_Instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR ControlUnit.vhd(207) " "VHDL Process Statement warning at ControlUnit.vhd(207): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/ControlUnit.vhd" 207 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699552073025 "|CPUImplementation|CPU:CPU_Instance|ControlUnit:ControlUnit_Instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR ControlUnit.vhd(219) " "VHDL Process Statement warning at ControlUnit.vhd(219): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/ControlUnit.vhd" 219 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699552073025 "|CPUImplementation|CPU:CPU_Instance|ControlUnit:ControlUnit_Instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR ControlUnit.vhd(231) " "VHDL Process Statement warning at ControlUnit.vhd(231): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/ControlUnit.vhd" 231 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699552073025 "|CPUImplementation|CPU:CPU_Instance|ControlUnit:ControlUnit_Instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR ControlUnit.vhd(243) " "VHDL Process Statement warning at ControlUnit.vhd(243): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/ControlUnit.vhd" 243 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699552073025 "|CPUImplementation|CPU:CPU_Instance|ControlUnit:ControlUnit_Instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR ControlUnit.vhd(255) " "VHDL Process Statement warning at ControlUnit.vhd(255): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/ControlUnit.vhd" 255 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699552073025 "|CPUImplementation|CPU:CPU_Instance|ControlUnit:ControlUnit_Instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CCR_Result ControlUnit.vhd(255) " "VHDL Process Statement warning at ControlUnit.vhd(255): signal \"CCR_Result\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/ControlUnit.vhd" 255 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699552073025 "|CPUImplementation|CPU:CPU_Instance|ControlUnit:ControlUnit_Instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IR ControlUnit.vhd(267) " "VHDL Process Statement warning at ControlUnit.vhd(267): signal \"IR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/ControlUnit.vhd" 267 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699552073025 "|CPUImplementation|CPU:CPU_Instance|ControlUnit:ControlUnit_Instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CCR_Result ControlUnit.vhd(267) " "VHDL Process Statement warning at ControlUnit.vhd(267): signal \"CCR_Result\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/ControlUnit.vhd" 267 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699552073026 "|CPUImplementation|CPU:CPU_Instance|ControlUnit:ControlUnit_Instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IR_Load ControlUnit.vhd(131) " "VHDL Process Statement warning at ControlUnit.vhd(131): inferring latch(es) for signal or variable \"IR_Load\", which holds its previous value in one or more paths through the process" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/ControlUnit.vhd" 131 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1699552073027 "|CPUImplementation|CPU:CPU_Instance|ControlUnit:ControlUnit_Instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MAR_Load ControlUnit.vhd(131) " "VHDL Process Statement warning at ControlUnit.vhd(131): inferring latch(es) for signal or variable \"MAR_Load\", which holds its previous value in one or more paths through the process" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/ControlUnit.vhd" 131 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1699552073028 "|CPUImplementation|CPU:CPU_Instance|ControlUnit:ControlUnit_Instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "PC_Load ControlUnit.vhd(131) " "VHDL Process Statement warning at ControlUnit.vhd(131): inferring latch(es) for signal or variable \"PC_Load\", which holds its previous value in one or more paths through the process" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/ControlUnit.vhd" 131 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1699552073028 "|CPUImplementation|CPU:CPU_Instance|ControlUnit:ControlUnit_Instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "PC_Inc ControlUnit.vhd(131) " "VHDL Process Statement warning at ControlUnit.vhd(131): inferring latch(es) for signal or variable \"PC_Inc\", which holds its previous value in one or more paths through the process" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/ControlUnit.vhd" 131 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1699552073028 "|CPUImplementation|CPU:CPU_Instance|ControlUnit:ControlUnit_Instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "A_Load ControlUnit.vhd(131) " "VHDL Process Statement warning at ControlUnit.vhd(131): inferring latch(es) for signal or variable \"A_Load\", which holds its previous value in one or more paths through the process" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/ControlUnit.vhd" 131 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1699552073028 "|CPUImplementation|CPU:CPU_Instance|ControlUnit:ControlUnit_Instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "B_Load ControlUnit.vhd(131) " "VHDL Process Statement warning at ControlUnit.vhd(131): inferring latch(es) for signal or variable \"B_Load\", which holds its previous value in one or more paths through the process" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/ControlUnit.vhd" 131 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1699552073028 "|CPUImplementation|CPU:CPU_Instance|ControlUnit:ControlUnit_Instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALU_Sel ControlUnit.vhd(131) " "VHDL Process Statement warning at ControlUnit.vhd(131): inferring latch(es) for signal or variable \"ALU_Sel\", which holds its previous value in one or more paths through the process" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/ControlUnit.vhd" 131 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1699552073029 "|CPUImplementation|CPU:CPU_Instance|ControlUnit:ControlUnit_Instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "CCR_Load ControlUnit.vhd(131) " "VHDL Process Statement warning at ControlUnit.vhd(131): inferring latch(es) for signal or variable \"CCR_Load\", which holds its previous value in one or more paths through the process" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/ControlUnit.vhd" 131 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1699552073029 "|CPUImplementation|CPU:CPU_Instance|ControlUnit:ControlUnit_Instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Bus1_Sel ControlUnit.vhd(131) " "VHDL Process Statement warning at ControlUnit.vhd(131): inferring latch(es) for signal or variable \"Bus1_Sel\", which holds its previous value in one or more paths through the process" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/ControlUnit.vhd" 131 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1699552073029 "|CPUImplementation|CPU:CPU_Instance|ControlUnit:ControlUnit_Instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Bus2_Sel ControlUnit.vhd(131) " "VHDL Process Statement warning at ControlUnit.vhd(131): inferring latch(es) for signal or variable \"Bus2_Sel\", which holds its previous value in one or more paths through the process" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/ControlUnit.vhd" 131 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1699552073029 "|CPUImplementation|CPU:CPU_Instance|ControlUnit:ControlUnit_Instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "iwrite ControlUnit.vhd(131) " "VHDL Process Statement warning at ControlUnit.vhd(131): inferring latch(es) for signal or variable \"iwrite\", which holds its previous value in one or more paths through the process" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/ControlUnit.vhd" 131 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1699552073029 "|CPUImplementation|CPU:CPU_Instance|ControlUnit:ControlUnit_Instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "iwrite ControlUnit.vhd(131) " "Inferred latch for \"iwrite\" at ControlUnit.vhd(131)" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/ControlUnit.vhd" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699552073032 "|CPUImplementation|CPU:CPU_Instance|ControlUnit:ControlUnit_Instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bus2_Sel\[0\] ControlUnit.vhd(131) " "Inferred latch for \"Bus2_Sel\[0\]\" at ControlUnit.vhd(131)" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/ControlUnit.vhd" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699552073033 "|CPUImplementation|CPU:CPU_Instance|ControlUnit:ControlUnit_Instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bus2_Sel\[1\] ControlUnit.vhd(131) " "Inferred latch for \"Bus2_Sel\[1\]\" at ControlUnit.vhd(131)" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/ControlUnit.vhd" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699552073033 "|CPUImplementation|CPU:CPU_Instance|ControlUnit:ControlUnit_Instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bus1_Sel\[0\] ControlUnit.vhd(131) " "Inferred latch for \"Bus1_Sel\[0\]\" at ControlUnit.vhd(131)" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/ControlUnit.vhd" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699552073033 "|CPUImplementation|CPU:CPU_Instance|ControlUnit:ControlUnit_Instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bus1_Sel\[1\] ControlUnit.vhd(131) " "Inferred latch for \"Bus1_Sel\[1\]\" at ControlUnit.vhd(131)" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/ControlUnit.vhd" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699552073033 "|CPUImplementation|CPU:CPU_Instance|ControlUnit:ControlUnit_Instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CCR_Load ControlUnit.vhd(131) " "Inferred latch for \"CCR_Load\" at ControlUnit.vhd(131)" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/ControlUnit.vhd" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699552073033 "|CPUImplementation|CPU:CPU_Instance|ControlUnit:ControlUnit_Instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Sel\[0\] ControlUnit.vhd(131) " "Inferred latch for \"ALU_Sel\[0\]\" at ControlUnit.vhd(131)" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/ControlUnit.vhd" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699552073033 "|CPUImplementation|CPU:CPU_Instance|ControlUnit:ControlUnit_Instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Sel\[1\] ControlUnit.vhd(131) " "Inferred latch for \"ALU_Sel\[1\]\" at ControlUnit.vhd(131)" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/ControlUnit.vhd" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699552073033 "|CPUImplementation|CPU:CPU_Instance|ControlUnit:ControlUnit_Instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Sel\[2\] ControlUnit.vhd(131) " "Inferred latch for \"ALU_Sel\[2\]\" at ControlUnit.vhd(131)" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/ControlUnit.vhd" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699552073033 "|CPUImplementation|CPU:CPU_Instance|ControlUnit:ControlUnit_Instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B_Load ControlUnit.vhd(131) " "Inferred latch for \"B_Load\" at ControlUnit.vhd(131)" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/ControlUnit.vhd" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699552073033 "|CPUImplementation|CPU:CPU_Instance|ControlUnit:ControlUnit_Instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_Load ControlUnit.vhd(131) " "Inferred latch for \"A_Load\" at ControlUnit.vhd(131)" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/ControlUnit.vhd" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699552073033 "|CPUImplementation|CPU:CPU_Instance|ControlUnit:ControlUnit_Instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_Inc ControlUnit.vhd(131) " "Inferred latch for \"PC_Inc\" at ControlUnit.vhd(131)" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/ControlUnit.vhd" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699552073033 "|CPUImplementation|CPU:CPU_Instance|ControlUnit:ControlUnit_Instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_Load ControlUnit.vhd(131) " "Inferred latch for \"PC_Load\" at ControlUnit.vhd(131)" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/ControlUnit.vhd" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699552073033 "|CPUImplementation|CPU:CPU_Instance|ControlUnit:ControlUnit_Instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAR_Load ControlUnit.vhd(131) " "Inferred latch for \"MAR_Load\" at ControlUnit.vhd(131)" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/ControlUnit.vhd" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699552073034 "|CPUImplementation|CPU:CPU_Instance|ControlUnit:ControlUnit_Instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR_Load ControlUnit.vhd(131) " "Inferred latch for \"IR_Load\" at ControlUnit.vhd(131)" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/ControlUnit.vhd" 131 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699552073034 "|CPUImplementation|CPU:CPU_Instance|ControlUnit:ControlUnit_Instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataPath CPU:CPU_Instance\|DataPath:DataPath_Instance " "Elaborating entity \"DataPath\" for hierarchy \"CPU:CPU_Instance\|DataPath:DataPath_Instance\"" {  } { { "CPU.vhd" "DataPath_Instance" { Text "C:/Users/koqui/Documents/VHDL/CPU/CPU.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699552073058 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PC_uns DataPath.vhd(95) " "VHDL Process Statement warning at DataPath.vhd(95): signal \"PC_uns\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DataPath.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/DataPath.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699552073073 "|CPUImplementation|CPU:CPU_Instance|DataPath:DataPath_Instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU CPU:CPU_Instance\|DataPath:DataPath_Instance\|ALU:ALU_Instance " "Elaborating entity \"ALU\" for hierarchy \"CPU:CPU_Instance\|DataPath:DataPath_Instance\|ALU:ALU_Instance\"" {  } { { "DataPath.vhd" "ALU_Instance" { Text "C:/Users/koqui/Documents/VHDL/CPU/DataPath.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699552073074 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Sum_uns ALU.vhd(27) " "VHDL Process Statement warning at ALU.vhd(27): signal \"Sum_uns\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/ALU.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699552073099 "|CPUImplementation|CPU:CPU_Instance|DataPath:DataPath_Instance|ALU:ALU_Instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Result_int ALU.vhd(29) " "VHDL Process Statement warning at ALU.vhd(29): signal \"Result_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/ALU.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699552073099 "|CPUImplementation|CPU:CPU_Instance|DataPath:DataPath_Instance|ALU:ALU_Instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Sum_uns ALU.vhd(32) " "VHDL Process Statement warning at ALU.vhd(32): signal \"Sum_uns\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/ALU.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699552073099 "|CPUImplementation|CPU:CPU_Instance|DataPath:DataPath_Instance|ALU:ALU_Instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Result_int ALU.vhd(33) " "VHDL Process Statement warning at ALU.vhd(33): signal \"Result_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/ALU.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699552073099 "|CPUImplementation|CPU:CPU_Instance|DataPath:DataPath_Instance|ALU:ALU_Instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Result_int ALU.vhd(36) " "VHDL Process Statement warning at ALU.vhd(36): signal \"Result_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/ALU.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699552073099 "|CPUImplementation|CPU:CPU_Instance|DataPath:DataPath_Instance|ALU:ALU_Instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Diff_uns ALU.vhd(43) " "VHDL Process Statement warning at ALU.vhd(43): signal \"Diff_uns\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/ALU.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699552073099 "|CPUImplementation|CPU:CPU_Instance|DataPath:DataPath_Instance|ALU:ALU_Instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Result_int ALU.vhd(45) " "VHDL Process Statement warning at ALU.vhd(45): signal \"Result_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/ALU.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699552073099 "|CPUImplementation|CPU:CPU_Instance|DataPath:DataPath_Instance|ALU:ALU_Instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Diff_uns ALU.vhd(48) " "VHDL Process Statement warning at ALU.vhd(48): signal \"Diff_uns\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/ALU.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699552073099 "|CPUImplementation|CPU:CPU_Instance|DataPath:DataPath_Instance|ALU:ALU_Instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Result_int ALU.vhd(49) " "VHDL Process Statement warning at ALU.vhd(49): signal \"Result_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/ALU.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699552073099 "|CPUImplementation|CPU:CPU_Instance|DataPath:DataPath_Instance|ALU:ALU_Instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Result_int ALU.vhd(52) " "VHDL Process Statement warning at ALU.vhd(52): signal \"Result_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/ALU.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699552073099 "|CPUImplementation|CPU:CPU_Instance|DataPath:DataPath_Instance|ALU:ALU_Instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Product_uns ALU.vhd(59) " "VHDL Process Statement warning at ALU.vhd(59): signal \"Product_uns\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/ALU.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699552073099 "|CPUImplementation|CPU:CPU_Instance|DataPath:DataPath_Instance|ALU:ALU_Instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Result_int ALU.vhd(61) " "VHDL Process Statement warning at ALU.vhd(61): signal \"Result_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/ALU.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699552073099 "|CPUImplementation|CPU:CPU_Instance|DataPath:DataPath_Instance|ALU:ALU_Instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Result_int ALU.vhd(65) " "VHDL Process Statement warning at ALU.vhd(65): signal \"Result_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/ALU.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699552073099 "|CPUImplementation|CPU:CPU_Instance|DataPath:DataPath_Instance|ALU:ALU_Instance"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Product_uns ALU.vhd(68) " "VHDL Process Statement warning at ALU.vhd(68): signal \"Product_uns\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/ALU.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699552073099 "|CPUImplementation|CPU:CPU_Instance|DataPath:DataPath_Instance|ALU:ALU_Instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Sum_uns ALU.vhd(21) " "VHDL Process Statement warning at ALU.vhd(21): inferring latch(es) for signal or variable \"Sum_uns\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/ALU.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1699552073099 "|CPUImplementation|CPU:CPU_Instance|DataPath:DataPath_Instance|ALU:ALU_Instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Diff_uns ALU.vhd(21) " "VHDL Process Statement warning at ALU.vhd(21): inferring latch(es) for signal or variable \"Diff_uns\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/ALU.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1699552073099 "|CPUImplementation|CPU:CPU_Instance|DataPath:DataPath_Instance|ALU:ALU_Instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Product_uns ALU.vhd(21) " "VHDL Process Statement warning at ALU.vhd(21): inferring latch(es) for signal or variable \"Product_uns\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/ALU.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1699552073099 "|CPUImplementation|CPU:CPU_Instance|DataPath:DataPath_Instance|ALU:ALU_Instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Product_uns\[8\] ALU.vhd(21) " "Inferred latch for \"Product_uns\[8\]\" at ALU.vhd(21)" {  } { { "ALU.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/ALU.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699552073099 "|CPUImplementation|CPU:CPU_Instance|DataPath:DataPath_Instance|ALU:ALU_Instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Product_uns\[9\] ALU.vhd(21) " "Inferred latch for \"Product_uns\[9\]\" at ALU.vhd(21)" {  } { { "ALU.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/ALU.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699552073099 "|CPUImplementation|CPU:CPU_Instance|DataPath:DataPath_Instance|ALU:ALU_Instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Product_uns\[10\] ALU.vhd(21) " "Inferred latch for \"Product_uns\[10\]\" at ALU.vhd(21)" {  } { { "ALU.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/ALU.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699552073099 "|CPUImplementation|CPU:CPU_Instance|DataPath:DataPath_Instance|ALU:ALU_Instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Product_uns\[11\] ALU.vhd(21) " "Inferred latch for \"Product_uns\[11\]\" at ALU.vhd(21)" {  } { { "ALU.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/ALU.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699552073099 "|CPUImplementation|CPU:CPU_Instance|DataPath:DataPath_Instance|ALU:ALU_Instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Product_uns\[12\] ALU.vhd(21) " "Inferred latch for \"Product_uns\[12\]\" at ALU.vhd(21)" {  } { { "ALU.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/ALU.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699552073099 "|CPUImplementation|CPU:CPU_Instance|DataPath:DataPath_Instance|ALU:ALU_Instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Product_uns\[13\] ALU.vhd(21) " "Inferred latch for \"Product_uns\[13\]\" at ALU.vhd(21)" {  } { { "ALU.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/ALU.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699552073100 "|CPUImplementation|CPU:CPU_Instance|DataPath:DataPath_Instance|ALU:ALU_Instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Product_uns\[14\] ALU.vhd(21) " "Inferred latch for \"Product_uns\[14\]\" at ALU.vhd(21)" {  } { { "ALU.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/ALU.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699552073100 "|CPUImplementation|CPU:CPU_Instance|DataPath:DataPath_Instance|ALU:ALU_Instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Product_uns\[15\] ALU.vhd(21) " "Inferred latch for \"Product_uns\[15\]\" at ALU.vhd(21)" {  } { { "ALU.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/ALU.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699552073100 "|CPUImplementation|CPU:CPU_Instance|DataPath:DataPath_Instance|ALU:ALU_Instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Diff_uns\[0\] ALU.vhd(21) " "Inferred latch for \"Diff_uns\[0\]\" at ALU.vhd(21)" {  } { { "ALU.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/ALU.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699552073100 "|CPUImplementation|CPU:CPU_Instance|DataPath:DataPath_Instance|ALU:ALU_Instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Diff_uns\[1\] ALU.vhd(21) " "Inferred latch for \"Diff_uns\[1\]\" at ALU.vhd(21)" {  } { { "ALU.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/ALU.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699552073100 "|CPUImplementation|CPU:CPU_Instance|DataPath:DataPath_Instance|ALU:ALU_Instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Diff_uns\[2\] ALU.vhd(21) " "Inferred latch for \"Diff_uns\[2\]\" at ALU.vhd(21)" {  } { { "ALU.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/ALU.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699552073100 "|CPUImplementation|CPU:CPU_Instance|DataPath:DataPath_Instance|ALU:ALU_Instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Diff_uns\[3\] ALU.vhd(21) " "Inferred latch for \"Diff_uns\[3\]\" at ALU.vhd(21)" {  } { { "ALU.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/ALU.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699552073100 "|CPUImplementation|CPU:CPU_Instance|DataPath:DataPath_Instance|ALU:ALU_Instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Diff_uns\[4\] ALU.vhd(21) " "Inferred latch for \"Diff_uns\[4\]\" at ALU.vhd(21)" {  } { { "ALU.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/ALU.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699552073100 "|CPUImplementation|CPU:CPU_Instance|DataPath:DataPath_Instance|ALU:ALU_Instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Diff_uns\[5\] ALU.vhd(21) " "Inferred latch for \"Diff_uns\[5\]\" at ALU.vhd(21)" {  } { { "ALU.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/ALU.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699552073100 "|CPUImplementation|CPU:CPU_Instance|DataPath:DataPath_Instance|ALU:ALU_Instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Diff_uns\[6\] ALU.vhd(21) " "Inferred latch for \"Diff_uns\[6\]\" at ALU.vhd(21)" {  } { { "ALU.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/ALU.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699552073100 "|CPUImplementation|CPU:CPU_Instance|DataPath:DataPath_Instance|ALU:ALU_Instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Diff_uns\[7\] ALU.vhd(21) " "Inferred latch for \"Diff_uns\[7\]\" at ALU.vhd(21)" {  } { { "ALU.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/ALU.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699552073100 "|CPUImplementation|CPU:CPU_Instance|DataPath:DataPath_Instance|ALU:ALU_Instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Diff_uns\[8\] ALU.vhd(21) " "Inferred latch for \"Diff_uns\[8\]\" at ALU.vhd(21)" {  } { { "ALU.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/ALU.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699552073100 "|CPUImplementation|CPU:CPU_Instance|DataPath:DataPath_Instance|ALU:ALU_Instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sum_uns\[0\] ALU.vhd(21) " "Inferred latch for \"Sum_uns\[0\]\" at ALU.vhd(21)" {  } { { "ALU.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/ALU.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699552073100 "|CPUImplementation|CPU:CPU_Instance|DataPath:DataPath_Instance|ALU:ALU_Instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sum_uns\[1\] ALU.vhd(21) " "Inferred latch for \"Sum_uns\[1\]\" at ALU.vhd(21)" {  } { { "ALU.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/ALU.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699552073100 "|CPUImplementation|CPU:CPU_Instance|DataPath:DataPath_Instance|ALU:ALU_Instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sum_uns\[2\] ALU.vhd(21) " "Inferred latch for \"Sum_uns\[2\]\" at ALU.vhd(21)" {  } { { "ALU.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/ALU.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699552073100 "|CPUImplementation|CPU:CPU_Instance|DataPath:DataPath_Instance|ALU:ALU_Instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sum_uns\[3\] ALU.vhd(21) " "Inferred latch for \"Sum_uns\[3\]\" at ALU.vhd(21)" {  } { { "ALU.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/ALU.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699552073100 "|CPUImplementation|CPU:CPU_Instance|DataPath:DataPath_Instance|ALU:ALU_Instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sum_uns\[4\] ALU.vhd(21) " "Inferred latch for \"Sum_uns\[4\]\" at ALU.vhd(21)" {  } { { "ALU.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/ALU.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699552073100 "|CPUImplementation|CPU:CPU_Instance|DataPath:DataPath_Instance|ALU:ALU_Instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sum_uns\[5\] ALU.vhd(21) " "Inferred latch for \"Sum_uns\[5\]\" at ALU.vhd(21)" {  } { { "ALU.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/ALU.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699552073100 "|CPUImplementation|CPU:CPU_Instance|DataPath:DataPath_Instance|ALU:ALU_Instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sum_uns\[6\] ALU.vhd(21) " "Inferred latch for \"Sum_uns\[6\]\" at ALU.vhd(21)" {  } { { "ALU.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/ALU.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699552073100 "|CPUImplementation|CPU:CPU_Instance|DataPath:DataPath_Instance|ALU:ALU_Instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sum_uns\[7\] ALU.vhd(21) " "Inferred latch for \"Sum_uns\[7\]\" at ALU.vhd(21)" {  } { { "ALU.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/ALU.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699552073100 "|CPUImplementation|CPU:CPU_Instance|DataPath:DataPath_Instance|ALU:ALU_Instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sum_uns\[8\] ALU.vhd(21) " "Inferred latch for \"Sum_uns\[8\]\" at ALU.vhd(21)" {  } { { "ALU.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/ALU.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699552073100 "|CPUImplementation|CPU:CPU_Instance|DataPath:DataPath_Instance|ALU:ALU_Instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory Memory:Memory_Instance " "Elaborating entity \"Memory\" for hierarchy \"Memory:Memory_Instance\"" {  } { { "CPUImplementation.vhd" "Memory_Instance" { Text "C:/Users/koqui/Documents/VHDL/CPU/CPUImplementation.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699552073101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mem_ROM Memory:Memory_Instance\|Mem_ROM:ROM_Instance " "Elaborating entity \"Mem_ROM\" for hierarchy \"Memory:Memory_Instance\|Mem_ROM:ROM_Instance\"" {  } { { "Memory.vhd" "ROM_Instance" { Text "C:/Users/koqui/Documents/VHDL/CPU/Memory.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699552073116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mem_RW Memory:Memory_Instance\|Mem_RW:RW_Instance " "Elaborating entity \"Mem_RW\" for hierarchy \"Memory:Memory_Instance\|Mem_RW:RW_Instance\"" {  } { { "Memory.vhd" "RW_Instance" { Text "C:/Users/koqui/Documents/VHDL/CPU/Memory.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699552073132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Output_Ports Memory:Memory_Instance\|Output_Ports:OUT_PORTS_Instance " "Elaborating entity \"Output_Ports\" for hierarchy \"Memory:Memory_Instance\|Output_Ports:OUT_PORTS_Instance\"" {  } { { "Memory.vhd" "OUT_PORTS_Instance" { Text "C:/Users/koqui/Documents/VHDL/CPU/Memory.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699552073164 ""}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE Output_Ports.vhd(138) " "VHDL warning at Output_Ports.vhd(138): comparison between unequal length operands always returns FALSE" {  } { { "Output_Ports.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/Output_Ports.vhd" 138 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699552073191 "|CPUImplementation|Output_Ports:OUT_PORTS_Instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "port_out_11 Output_Ports.vhd(133) " "VHDL Process Statement warning at Output_Ports.vhd(133): inferring latch(es) for signal or variable \"port_out_11\", which holds its previous value in one or more paths through the process" {  } { { "Output_Ports.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/Output_Ports.vhd" 133 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1699552073192 "|CPUImplementation|Output_Ports:OUT_PORTS_Instance"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE Output_Ports.vhd(149) " "VHDL warning at Output_Ports.vhd(149): comparison between unequal length operands always returns FALSE" {  } { { "Output_Ports.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/Output_Ports.vhd" 149 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699552073192 "|CPUImplementation|Output_Ports:OUT_PORTS_Instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "port_out_12 Output_Ports.vhd(144) " "VHDL Process Statement warning at Output_Ports.vhd(144): inferring latch(es) for signal or variable \"port_out_12\", which holds its previous value in one or more paths through the process" {  } { { "Output_Ports.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/Output_Ports.vhd" 144 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1699552073192 "|CPUImplementation|Output_Ports:OUT_PORTS_Instance"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE Output_Ports.vhd(160) " "VHDL warning at Output_Ports.vhd(160): comparison between unequal length operands always returns FALSE" {  } { { "Output_Ports.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/Output_Ports.vhd" 160 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699552073192 "|CPUImplementation|Output_Ports:OUT_PORTS_Instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "port_out_13 Output_Ports.vhd(155) " "VHDL Process Statement warning at Output_Ports.vhd(155): inferring latch(es) for signal or variable \"port_out_13\", which holds its previous value in one or more paths through the process" {  } { { "Output_Ports.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/Output_Ports.vhd" 155 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1699552073192 "|CPUImplementation|Output_Ports:OUT_PORTS_Instance"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE Output_Ports.vhd(171) " "VHDL warning at Output_Ports.vhd(171): comparison between unequal length operands always returns FALSE" {  } { { "Output_Ports.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/Output_Ports.vhd" 171 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699552073192 "|CPUImplementation|Output_Ports:OUT_PORTS_Instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "port_out_14 Output_Ports.vhd(166) " "VHDL Process Statement warning at Output_Ports.vhd(166): inferring latch(es) for signal or variable \"port_out_14\", which holds its previous value in one or more paths through the process" {  } { { "Output_Ports.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/Output_Ports.vhd" 166 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1699552073192 "|CPUImplementation|Output_Ports:OUT_PORTS_Instance"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE Output_Ports.vhd(182) " "VHDL warning at Output_Ports.vhd(182): comparison between unequal length operands always returns FALSE" {  } { { "Output_Ports.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/Output_Ports.vhd" 182 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699552073192 "|CPUImplementation|Output_Ports:OUT_PORTS_Instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "port_out_15 Output_Ports.vhd(177) " "VHDL Process Statement warning at Output_Ports.vhd(177): inferring latch(es) for signal or variable \"port_out_15\", which holds its previous value in one or more paths through the process" {  } { { "Output_Ports.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/Output_Ports.vhd" 177 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1699552073192 "|CPUImplementation|Output_Ports:OUT_PORTS_Instance"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE Output_Ports.vhd(193) " "VHDL warning at Output_Ports.vhd(193): comparison between unequal length operands always returns FALSE" {  } { { "Output_Ports.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/Output_Ports.vhd" 193 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699552073192 "|CPUImplementation|Output_Ports:OUT_PORTS_Instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "port_out_16 Output_Ports.vhd(188) " "VHDL Process Statement warning at Output_Ports.vhd(188): inferring latch(es) for signal or variable \"port_out_16\", which holds its previous value in one or more paths through the process" {  } { { "Output_Ports.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/Output_Ports.vhd" 188 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1699552073192 "|CPUImplementation|Output_Ports:OUT_PORTS_Instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "port_out_16\[0\] Output_Ports.vhd(188) " "Inferred latch for \"port_out_16\[0\]\" at Output_Ports.vhd(188)" {  } { { "Output_Ports.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/Output_Ports.vhd" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699552073192 "|CPUImplementation|Output_Ports:OUT_PORTS_Instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "port_out_16\[1\] Output_Ports.vhd(188) " "Inferred latch for \"port_out_16\[1\]\" at Output_Ports.vhd(188)" {  } { { "Output_Ports.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/Output_Ports.vhd" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699552073192 "|CPUImplementation|Output_Ports:OUT_PORTS_Instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "port_out_16\[2\] Output_Ports.vhd(188) " "Inferred latch for \"port_out_16\[2\]\" at Output_Ports.vhd(188)" {  } { { "Output_Ports.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/Output_Ports.vhd" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699552073192 "|CPUImplementation|Output_Ports:OUT_PORTS_Instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "port_out_16\[3\] Output_Ports.vhd(188) " "Inferred latch for \"port_out_16\[3\]\" at Output_Ports.vhd(188)" {  } { { "Output_Ports.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/Output_Ports.vhd" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699552073192 "|CPUImplementation|Output_Ports:OUT_PORTS_Instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "port_out_16\[4\] Output_Ports.vhd(188) " "Inferred latch for \"port_out_16\[4\]\" at Output_Ports.vhd(188)" {  } { { "Output_Ports.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/Output_Ports.vhd" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699552073192 "|CPUImplementation|Output_Ports:OUT_PORTS_Instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "port_out_16\[5\] Output_Ports.vhd(188) " "Inferred latch for \"port_out_16\[5\]\" at Output_Ports.vhd(188)" {  } { { "Output_Ports.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/Output_Ports.vhd" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699552073192 "|CPUImplementation|Output_Ports:OUT_PORTS_Instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "port_out_16\[6\] Output_Ports.vhd(188) " "Inferred latch for \"port_out_16\[6\]\" at Output_Ports.vhd(188)" {  } { { "Output_Ports.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/Output_Ports.vhd" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699552073193 "|CPUImplementation|Output_Ports:OUT_PORTS_Instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "port_out_16\[7\] Output_Ports.vhd(188) " "Inferred latch for \"port_out_16\[7\]\" at Output_Ports.vhd(188)" {  } { { "Output_Ports.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/Output_Ports.vhd" 188 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699552073193 "|CPUImplementation|Output_Ports:OUT_PORTS_Instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "port_out_15\[0\] Output_Ports.vhd(177) " "Inferred latch for \"port_out_15\[0\]\" at Output_Ports.vhd(177)" {  } { { "Output_Ports.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/Output_Ports.vhd" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699552073193 "|CPUImplementation|Output_Ports:OUT_PORTS_Instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "port_out_15\[1\] Output_Ports.vhd(177) " "Inferred latch for \"port_out_15\[1\]\" at Output_Ports.vhd(177)" {  } { { "Output_Ports.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/Output_Ports.vhd" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699552073193 "|CPUImplementation|Output_Ports:OUT_PORTS_Instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "port_out_15\[2\] Output_Ports.vhd(177) " "Inferred latch for \"port_out_15\[2\]\" at Output_Ports.vhd(177)" {  } { { "Output_Ports.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/Output_Ports.vhd" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699552073193 "|CPUImplementation|Output_Ports:OUT_PORTS_Instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "port_out_15\[3\] Output_Ports.vhd(177) " "Inferred latch for \"port_out_15\[3\]\" at Output_Ports.vhd(177)" {  } { { "Output_Ports.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/Output_Ports.vhd" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699552073193 "|CPUImplementation|Output_Ports:OUT_PORTS_Instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "port_out_15\[4\] Output_Ports.vhd(177) " "Inferred latch for \"port_out_15\[4\]\" at Output_Ports.vhd(177)" {  } { { "Output_Ports.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/Output_Ports.vhd" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699552073193 "|CPUImplementation|Output_Ports:OUT_PORTS_Instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "port_out_15\[5\] Output_Ports.vhd(177) " "Inferred latch for \"port_out_15\[5\]\" at Output_Ports.vhd(177)" {  } { { "Output_Ports.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/Output_Ports.vhd" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699552073193 "|CPUImplementation|Output_Ports:OUT_PORTS_Instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "port_out_15\[6\] Output_Ports.vhd(177) " "Inferred latch for \"port_out_15\[6\]\" at Output_Ports.vhd(177)" {  } { { "Output_Ports.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/Output_Ports.vhd" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699552073193 "|CPUImplementation|Output_Ports:OUT_PORTS_Instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "port_out_15\[7\] Output_Ports.vhd(177) " "Inferred latch for \"port_out_15\[7\]\" at Output_Ports.vhd(177)" {  } { { "Output_Ports.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/Output_Ports.vhd" 177 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699552073193 "|CPUImplementation|Output_Ports:OUT_PORTS_Instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "port_out_14\[0\] Output_Ports.vhd(166) " "Inferred latch for \"port_out_14\[0\]\" at Output_Ports.vhd(166)" {  } { { "Output_Ports.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/Output_Ports.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699552073193 "|CPUImplementation|Output_Ports:OUT_PORTS_Instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "port_out_14\[1\] Output_Ports.vhd(166) " "Inferred latch for \"port_out_14\[1\]\" at Output_Ports.vhd(166)" {  } { { "Output_Ports.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/Output_Ports.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699552073193 "|CPUImplementation|Output_Ports:OUT_PORTS_Instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "port_out_14\[2\] Output_Ports.vhd(166) " "Inferred latch for \"port_out_14\[2\]\" at Output_Ports.vhd(166)" {  } { { "Output_Ports.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/Output_Ports.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699552073193 "|CPUImplementation|Output_Ports:OUT_PORTS_Instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "port_out_14\[3\] Output_Ports.vhd(166) " "Inferred latch for \"port_out_14\[3\]\" at Output_Ports.vhd(166)" {  } { { "Output_Ports.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/Output_Ports.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699552073193 "|CPUImplementation|Output_Ports:OUT_PORTS_Instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "port_out_14\[4\] Output_Ports.vhd(166) " "Inferred latch for \"port_out_14\[4\]\" at Output_Ports.vhd(166)" {  } { { "Output_Ports.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/Output_Ports.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699552073193 "|CPUImplementation|Output_Ports:OUT_PORTS_Instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "port_out_14\[5\] Output_Ports.vhd(166) " "Inferred latch for \"port_out_14\[5\]\" at Output_Ports.vhd(166)" {  } { { "Output_Ports.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/Output_Ports.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699552073193 "|CPUImplementation|Output_Ports:OUT_PORTS_Instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "port_out_14\[6\] Output_Ports.vhd(166) " "Inferred latch for \"port_out_14\[6\]\" at Output_Ports.vhd(166)" {  } { { "Output_Ports.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/Output_Ports.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699552073193 "|CPUImplementation|Output_Ports:OUT_PORTS_Instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "port_out_14\[7\] Output_Ports.vhd(166) " "Inferred latch for \"port_out_14\[7\]\" at Output_Ports.vhd(166)" {  } { { "Output_Ports.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/Output_Ports.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699552073194 "|CPUImplementation|Output_Ports:OUT_PORTS_Instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "port_out_13\[0\] Output_Ports.vhd(155) " "Inferred latch for \"port_out_13\[0\]\" at Output_Ports.vhd(155)" {  } { { "Output_Ports.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/Output_Ports.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699552073194 "|CPUImplementation|Output_Ports:OUT_PORTS_Instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "port_out_13\[1\] Output_Ports.vhd(155) " "Inferred latch for \"port_out_13\[1\]\" at Output_Ports.vhd(155)" {  } { { "Output_Ports.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/Output_Ports.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699552073194 "|CPUImplementation|Output_Ports:OUT_PORTS_Instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "port_out_13\[2\] Output_Ports.vhd(155) " "Inferred latch for \"port_out_13\[2\]\" at Output_Ports.vhd(155)" {  } { { "Output_Ports.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/Output_Ports.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699552073194 "|CPUImplementation|Output_Ports:OUT_PORTS_Instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "port_out_13\[3\] Output_Ports.vhd(155) " "Inferred latch for \"port_out_13\[3\]\" at Output_Ports.vhd(155)" {  } { { "Output_Ports.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/Output_Ports.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699552073194 "|CPUImplementation|Output_Ports:OUT_PORTS_Instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "port_out_13\[4\] Output_Ports.vhd(155) " "Inferred latch for \"port_out_13\[4\]\" at Output_Ports.vhd(155)" {  } { { "Output_Ports.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/Output_Ports.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699552073194 "|CPUImplementation|Output_Ports:OUT_PORTS_Instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "port_out_13\[5\] Output_Ports.vhd(155) " "Inferred latch for \"port_out_13\[5\]\" at Output_Ports.vhd(155)" {  } { { "Output_Ports.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/Output_Ports.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699552073194 "|CPUImplementation|Output_Ports:OUT_PORTS_Instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "port_out_13\[6\] Output_Ports.vhd(155) " "Inferred latch for \"port_out_13\[6\]\" at Output_Ports.vhd(155)" {  } { { "Output_Ports.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/Output_Ports.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699552073194 "|CPUImplementation|Output_Ports:OUT_PORTS_Instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "port_out_13\[7\] Output_Ports.vhd(155) " "Inferred latch for \"port_out_13\[7\]\" at Output_Ports.vhd(155)" {  } { { "Output_Ports.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/Output_Ports.vhd" 155 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699552073194 "|CPUImplementation|Output_Ports:OUT_PORTS_Instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "port_out_12\[0\] Output_Ports.vhd(144) " "Inferred latch for \"port_out_12\[0\]\" at Output_Ports.vhd(144)" {  } { { "Output_Ports.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/Output_Ports.vhd" 144 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699552073194 "|CPUImplementation|Output_Ports:OUT_PORTS_Instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "port_out_12\[1\] Output_Ports.vhd(144) " "Inferred latch for \"port_out_12\[1\]\" at Output_Ports.vhd(144)" {  } { { "Output_Ports.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/Output_Ports.vhd" 144 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699552073194 "|CPUImplementation|Output_Ports:OUT_PORTS_Instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "port_out_12\[2\] Output_Ports.vhd(144) " "Inferred latch for \"port_out_12\[2\]\" at Output_Ports.vhd(144)" {  } { { "Output_Ports.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/Output_Ports.vhd" 144 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699552073194 "|CPUImplementation|Output_Ports:OUT_PORTS_Instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "port_out_12\[3\] Output_Ports.vhd(144) " "Inferred latch for \"port_out_12\[3\]\" at Output_Ports.vhd(144)" {  } { { "Output_Ports.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/Output_Ports.vhd" 144 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699552073194 "|CPUImplementation|Output_Ports:OUT_PORTS_Instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "port_out_12\[4\] Output_Ports.vhd(144) " "Inferred latch for \"port_out_12\[4\]\" at Output_Ports.vhd(144)" {  } { { "Output_Ports.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/Output_Ports.vhd" 144 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699552073194 "|CPUImplementation|Output_Ports:OUT_PORTS_Instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "port_out_12\[5\] Output_Ports.vhd(144) " "Inferred latch for \"port_out_12\[5\]\" at Output_Ports.vhd(144)" {  } { { "Output_Ports.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/Output_Ports.vhd" 144 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699552073194 "|CPUImplementation|Output_Ports:OUT_PORTS_Instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "port_out_12\[6\] Output_Ports.vhd(144) " "Inferred latch for \"port_out_12\[6\]\" at Output_Ports.vhd(144)" {  } { { "Output_Ports.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/Output_Ports.vhd" 144 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699552073194 "|CPUImplementation|Output_Ports:OUT_PORTS_Instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "port_out_12\[7\] Output_Ports.vhd(144) " "Inferred latch for \"port_out_12\[7\]\" at Output_Ports.vhd(144)" {  } { { "Output_Ports.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/Output_Ports.vhd" 144 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699552073194 "|CPUImplementation|Output_Ports:OUT_PORTS_Instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "port_out_11\[0\] Output_Ports.vhd(133) " "Inferred latch for \"port_out_11\[0\]\" at Output_Ports.vhd(133)" {  } { { "Output_Ports.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/Output_Ports.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699552073194 "|CPUImplementation|Output_Ports:OUT_PORTS_Instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "port_out_11\[1\] Output_Ports.vhd(133) " "Inferred latch for \"port_out_11\[1\]\" at Output_Ports.vhd(133)" {  } { { "Output_Ports.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/Output_Ports.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699552073194 "|CPUImplementation|Output_Ports:OUT_PORTS_Instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "port_out_11\[2\] Output_Ports.vhd(133) " "Inferred latch for \"port_out_11\[2\]\" at Output_Ports.vhd(133)" {  } { { "Output_Ports.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/Output_Ports.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699552073194 "|CPUImplementation|Output_Ports:OUT_PORTS_Instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "port_out_11\[3\] Output_Ports.vhd(133) " "Inferred latch for \"port_out_11\[3\]\" at Output_Ports.vhd(133)" {  } { { "Output_Ports.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/Output_Ports.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699552073195 "|CPUImplementation|Output_Ports:OUT_PORTS_Instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "port_out_11\[4\] Output_Ports.vhd(133) " "Inferred latch for \"port_out_11\[4\]\" at Output_Ports.vhd(133)" {  } { { "Output_Ports.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/Output_Ports.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699552073195 "|CPUImplementation|Output_Ports:OUT_PORTS_Instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "port_out_11\[5\] Output_Ports.vhd(133) " "Inferred latch for \"port_out_11\[5\]\" at Output_Ports.vhd(133)" {  } { { "Output_Ports.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/Output_Ports.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699552073195 "|CPUImplementation|Output_Ports:OUT_PORTS_Instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "port_out_11\[6\] Output_Ports.vhd(133) " "Inferred latch for \"port_out_11\[6\]\" at Output_Ports.vhd(133)" {  } { { "Output_Ports.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/Output_Ports.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699552073195 "|CPUImplementation|Output_Ports:OUT_PORTS_Instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "port_out_11\[7\] Output_Ports.vhd(133) " "Inferred latch for \"port_out_11\[7\]\" at Output_Ports.vhd(133)" {  } { { "Output_Ports.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/Output_Ports.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699552073195 "|CPUImplementation|Output_Ports:OUT_PORTS_Instance"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CPU:CPU_Instance\|DataPath:DataPath_Instance\|ALU:ALU_Instance\|Sum_uns\[1\] " "LATCH primitive \"CPU:CPU_Instance\|DataPath:DataPath_Instance\|ALU:ALU_Instance\|Sum_uns\[1\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/ALU.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1699552073404 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CPU:CPU_Instance\|DataPath:DataPath_Instance\|ALU:ALU_Instance\|Sum_uns\[2\] " "LATCH primitive \"CPU:CPU_Instance\|DataPath:DataPath_Instance\|ALU:ALU_Instance\|Sum_uns\[2\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/ALU.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1699552073404 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CPU:CPU_Instance\|DataPath:DataPath_Instance\|ALU:ALU_Instance\|Sum_uns\[3\] " "LATCH primitive \"CPU:CPU_Instance\|DataPath:DataPath_Instance\|ALU:ALU_Instance\|Sum_uns\[3\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/ALU.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1699552073404 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CPU:CPU_Instance\|DataPath:DataPath_Instance\|ALU:ALU_Instance\|Sum_uns\[4\] " "LATCH primitive \"CPU:CPU_Instance\|DataPath:DataPath_Instance\|ALU:ALU_Instance\|Sum_uns\[4\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/ALU.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1699552073404 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CPU:CPU_Instance\|DataPath:DataPath_Instance\|ALU:ALU_Instance\|Sum_uns\[5\] " "LATCH primitive \"CPU:CPU_Instance\|DataPath:DataPath_Instance\|ALU:ALU_Instance\|Sum_uns\[5\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/ALU.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1699552073404 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CPU:CPU_Instance\|DataPath:DataPath_Instance\|ALU:ALU_Instance\|Sum_uns\[6\] " "LATCH primitive \"CPU:CPU_Instance\|DataPath:DataPath_Instance\|ALU:ALU_Instance\|Sum_uns\[6\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/ALU.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1699552073404 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CPU:CPU_Instance\|DataPath:DataPath_Instance\|ALU:ALU_Instance\|Sum_uns\[7\] " "LATCH primitive \"CPU:CPU_Instance\|DataPath:DataPath_Instance\|ALU:ALU_Instance\|Sum_uns\[7\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/ALU.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1699552073404 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "CPU:CPU_Instance\|DataPath:DataPath_Instance\|ALU:ALU_Instance\|Sum_uns\[0\] " "LATCH primitive \"CPU:CPU_Instance\|DataPath:DataPath_Instance\|ALU:ALU_Instance\|Sum_uns\[0\]\" is permanently enabled" {  } { { "ALU.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/ALU.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1699552073405 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Memory:Memory_Instance\|Mem_RW:RW_Instance\|RW " "RAM logic \"Memory:Memory_Instance\|Mem_RW:RW_Instance\|RW\" is uninferred due to asynchronous read logic" {  } { { "Mem_RW.vhd" "RW" { Text "C:/Users/koqui/Documents/VHDL/CPU/Mem_RW.vhd" 18 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1699552073623 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1699552073623 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "CPU:CPU_Instance\|ControlUnit:ControlUnit_Instance\|iwrite CPU:CPU_Instance\|ControlUnit:ControlUnit_Instance\|Bus1_Sel\[0\] " "Duplicate LATCH primitive \"CPU:CPU_Instance\|ControlUnit:ControlUnit_Instance\|iwrite\" merged with LATCH primitive \"CPU:CPU_Instance\|ControlUnit:ControlUnit_Instance\|Bus1_Sel\[0\]\"" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/ControlUnit.vhd" 12 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1699552074454 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1699552074454 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:CPU_Instance\|ControlUnit:ControlUnit_Instance\|Bus2_Sel\[0\] " "Latch CPU:CPU_Instance\|ControlUnit:ControlUnit_Instance\|Bus2_Sel\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:CPU_Instance\|ControlUnit:ControlUnit_Instance\|current_state.S_DECODE_3 " "Ports D and ENA on the latch are fed by the same signal CPU:CPU_Instance\|ControlUnit:ControlUnit_Instance\|current_state.S_DECODE_3" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/ControlUnit.vhd" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699552074455 ""}  } { { "ControlUnit.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/ControlUnit.vhd" 131 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699552074455 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:CPU_Instance\|ControlUnit:ControlUnit_Instance\|PC_Inc " "Latch CPU:CPU_Instance\|ControlUnit:ControlUnit_Instance\|PC_Inc has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:CPU_Instance\|ControlUnit:ControlUnit_Instance\|current_state.S_DECODE_3 " "Ports D and ENA on the latch are fed by the same signal CPU:CPU_Instance\|ControlUnit:ControlUnit_Instance\|current_state.S_DECODE_3" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/ControlUnit.vhd" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699552074455 ""}  } { { "ControlUnit.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/ControlUnit.vhd" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699552074455 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPU:CPU_Instance\|ControlUnit:ControlUnit_Instance\|MAR_Load " "Latch CPU:CPU_Instance\|ControlUnit:ControlUnit_Instance\|MAR_Load has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CPU:CPU_Instance\|ControlUnit:ControlUnit_Instance\|current_state.S_DECODE_3 " "Ports D and ENA on the latch are fed by the same signal CPU:CPU_Instance\|ControlUnit:ControlUnit_Instance\|current_state.S_DECODE_3" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/ControlUnit.vhd" 40 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1699552074455 ""}  } { { "ControlUnit.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/ControlUnit.vhd" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1699552074455 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "port_out_11\[0\] GND " "Pin \"port_out_11\[0\]\" is stuck at GND" {  } { { "CPUImplementation.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/CPUImplementation.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699552074860 "|CPUImplementation|port_out_11[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "port_out_11\[1\] GND " "Pin \"port_out_11\[1\]\" is stuck at GND" {  } { { "CPUImplementation.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/CPUImplementation.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699552074860 "|CPUImplementation|port_out_11[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "port_out_11\[2\] GND " "Pin \"port_out_11\[2\]\" is stuck at GND" {  } { { "CPUImplementation.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/CPUImplementation.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699552074860 "|CPUImplementation|port_out_11[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "port_out_11\[3\] GND " "Pin \"port_out_11\[3\]\" is stuck at GND" {  } { { "CPUImplementation.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/CPUImplementation.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699552074860 "|CPUImplementation|port_out_11[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "port_out_11\[4\] GND " "Pin \"port_out_11\[4\]\" is stuck at GND" {  } { { "CPUImplementation.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/CPUImplementation.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699552074860 "|CPUImplementation|port_out_11[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "port_out_11\[5\] GND " "Pin \"port_out_11\[5\]\" is stuck at GND" {  } { { "CPUImplementation.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/CPUImplementation.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699552074860 "|CPUImplementation|port_out_11[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "port_out_11\[6\] GND " "Pin \"port_out_11\[6\]\" is stuck at GND" {  } { { "CPUImplementation.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/CPUImplementation.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699552074860 "|CPUImplementation|port_out_11[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "port_out_11\[7\] GND " "Pin \"port_out_11\[7\]\" is stuck at GND" {  } { { "CPUImplementation.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/CPUImplementation.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699552074860 "|CPUImplementation|port_out_11[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "port_out_12\[0\] GND " "Pin \"port_out_12\[0\]\" is stuck at GND" {  } { { "CPUImplementation.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/CPUImplementation.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699552074860 "|CPUImplementation|port_out_12[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "port_out_12\[1\] GND " "Pin \"port_out_12\[1\]\" is stuck at GND" {  } { { "CPUImplementation.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/CPUImplementation.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699552074860 "|CPUImplementation|port_out_12[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "port_out_12\[2\] GND " "Pin \"port_out_12\[2\]\" is stuck at GND" {  } { { "CPUImplementation.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/CPUImplementation.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699552074861 "|CPUImplementation|port_out_12[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "port_out_12\[3\] GND " "Pin \"port_out_12\[3\]\" is stuck at GND" {  } { { "CPUImplementation.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/CPUImplementation.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699552074861 "|CPUImplementation|port_out_12[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "port_out_12\[4\] GND " "Pin \"port_out_12\[4\]\" is stuck at GND" {  } { { "CPUImplementation.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/CPUImplementation.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699552074861 "|CPUImplementation|port_out_12[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "port_out_12\[5\] GND " "Pin \"port_out_12\[5\]\" is stuck at GND" {  } { { "CPUImplementation.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/CPUImplementation.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699552074861 "|CPUImplementation|port_out_12[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "port_out_12\[6\] GND " "Pin \"port_out_12\[6\]\" is stuck at GND" {  } { { "CPUImplementation.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/CPUImplementation.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699552074861 "|CPUImplementation|port_out_12[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "port_out_12\[7\] GND " "Pin \"port_out_12\[7\]\" is stuck at GND" {  } { { "CPUImplementation.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/CPUImplementation.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699552074861 "|CPUImplementation|port_out_12[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "port_out_13\[0\] GND " "Pin \"port_out_13\[0\]\" is stuck at GND" {  } { { "CPUImplementation.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/CPUImplementation.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699552074861 "|CPUImplementation|port_out_13[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "port_out_13\[1\] GND " "Pin \"port_out_13\[1\]\" is stuck at GND" {  } { { "CPUImplementation.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/CPUImplementation.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699552074861 "|CPUImplementation|port_out_13[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "port_out_13\[2\] GND " "Pin \"port_out_13\[2\]\" is stuck at GND" {  } { { "CPUImplementation.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/CPUImplementation.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699552074861 "|CPUImplementation|port_out_13[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "port_out_13\[3\] GND " "Pin \"port_out_13\[3\]\" is stuck at GND" {  } { { "CPUImplementation.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/CPUImplementation.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699552074861 "|CPUImplementation|port_out_13[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "port_out_13\[4\] GND " "Pin \"port_out_13\[4\]\" is stuck at GND" {  } { { "CPUImplementation.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/CPUImplementation.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699552074861 "|CPUImplementation|port_out_13[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "port_out_13\[5\] GND " "Pin \"port_out_13\[5\]\" is stuck at GND" {  } { { "CPUImplementation.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/CPUImplementation.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699552074861 "|CPUImplementation|port_out_13[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "port_out_13\[6\] GND " "Pin \"port_out_13\[6\]\" is stuck at GND" {  } { { "CPUImplementation.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/CPUImplementation.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699552074861 "|CPUImplementation|port_out_13[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "port_out_13\[7\] GND " "Pin \"port_out_13\[7\]\" is stuck at GND" {  } { { "CPUImplementation.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/CPUImplementation.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699552074861 "|CPUImplementation|port_out_13[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "port_out_14\[0\] GND " "Pin \"port_out_14\[0\]\" is stuck at GND" {  } { { "CPUImplementation.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/CPUImplementation.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699552074861 "|CPUImplementation|port_out_14[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "port_out_14\[1\] GND " "Pin \"port_out_14\[1\]\" is stuck at GND" {  } { { "CPUImplementation.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/CPUImplementation.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699552074861 "|CPUImplementation|port_out_14[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "port_out_14\[2\] GND " "Pin \"port_out_14\[2\]\" is stuck at GND" {  } { { "CPUImplementation.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/CPUImplementation.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699552074861 "|CPUImplementation|port_out_14[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "port_out_14\[3\] GND " "Pin \"port_out_14\[3\]\" is stuck at GND" {  } { { "CPUImplementation.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/CPUImplementation.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699552074861 "|CPUImplementation|port_out_14[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "port_out_14\[4\] GND " "Pin \"port_out_14\[4\]\" is stuck at GND" {  } { { "CPUImplementation.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/CPUImplementation.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699552074861 "|CPUImplementation|port_out_14[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "port_out_14\[5\] GND " "Pin \"port_out_14\[5\]\" is stuck at GND" {  } { { "CPUImplementation.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/CPUImplementation.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699552074861 "|CPUImplementation|port_out_14[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "port_out_14\[6\] GND " "Pin \"port_out_14\[6\]\" is stuck at GND" {  } { { "CPUImplementation.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/CPUImplementation.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699552074861 "|CPUImplementation|port_out_14[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "port_out_14\[7\] GND " "Pin \"port_out_14\[7\]\" is stuck at GND" {  } { { "CPUImplementation.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/CPUImplementation.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699552074861 "|CPUImplementation|port_out_14[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "port_out_15\[0\] GND " "Pin \"port_out_15\[0\]\" is stuck at GND" {  } { { "CPUImplementation.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/CPUImplementation.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699552074861 "|CPUImplementation|port_out_15[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "port_out_15\[1\] GND " "Pin \"port_out_15\[1\]\" is stuck at GND" {  } { { "CPUImplementation.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/CPUImplementation.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699552074861 "|CPUImplementation|port_out_15[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "port_out_15\[2\] GND " "Pin \"port_out_15\[2\]\" is stuck at GND" {  } { { "CPUImplementation.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/CPUImplementation.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699552074861 "|CPUImplementation|port_out_15[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "port_out_15\[3\] GND " "Pin \"port_out_15\[3\]\" is stuck at GND" {  } { { "CPUImplementation.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/CPUImplementation.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699552074861 "|CPUImplementation|port_out_15[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "port_out_15\[4\] GND " "Pin \"port_out_15\[4\]\" is stuck at GND" {  } { { "CPUImplementation.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/CPUImplementation.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699552074861 "|CPUImplementation|port_out_15[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "port_out_15\[5\] GND " "Pin \"port_out_15\[5\]\" is stuck at GND" {  } { { "CPUImplementation.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/CPUImplementation.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699552074861 "|CPUImplementation|port_out_15[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "port_out_15\[6\] GND " "Pin \"port_out_15\[6\]\" is stuck at GND" {  } { { "CPUImplementation.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/CPUImplementation.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699552074861 "|CPUImplementation|port_out_15[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "port_out_15\[7\] GND " "Pin \"port_out_15\[7\]\" is stuck at GND" {  } { { "CPUImplementation.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/CPUImplementation.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699552074861 "|CPUImplementation|port_out_15[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "port_out_16\[0\] GND " "Pin \"port_out_16\[0\]\" is stuck at GND" {  } { { "CPUImplementation.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/CPUImplementation.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699552074861 "|CPUImplementation|port_out_16[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "port_out_16\[1\] GND " "Pin \"port_out_16\[1\]\" is stuck at GND" {  } { { "CPUImplementation.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/CPUImplementation.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699552074861 "|CPUImplementation|port_out_16[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "port_out_16\[2\] GND " "Pin \"port_out_16\[2\]\" is stuck at GND" {  } { { "CPUImplementation.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/CPUImplementation.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699552074861 "|CPUImplementation|port_out_16[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "port_out_16\[3\] GND " "Pin \"port_out_16\[3\]\" is stuck at GND" {  } { { "CPUImplementation.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/CPUImplementation.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699552074861 "|CPUImplementation|port_out_16[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "port_out_16\[4\] GND " "Pin \"port_out_16\[4\]\" is stuck at GND" {  } { { "CPUImplementation.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/CPUImplementation.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699552074861 "|CPUImplementation|port_out_16[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "port_out_16\[5\] GND " "Pin \"port_out_16\[5\]\" is stuck at GND" {  } { { "CPUImplementation.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/CPUImplementation.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699552074861 "|CPUImplementation|port_out_16[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "port_out_16\[6\] GND " "Pin \"port_out_16\[6\]\" is stuck at GND" {  } { { "CPUImplementation.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/CPUImplementation.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699552074861 "|CPUImplementation|port_out_16[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "port_out_16\[7\] GND " "Pin \"port_out_16\[7\]\" is stuck at GND" {  } { { "CPUImplementation.vhd" "" { Text "C:/Users/koqui/Documents/VHDL/CPU/CPUImplementation.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699552074861 "|CPUImplementation|port_out_16[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1699552074860 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1699552074999 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1699552077876 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1699552078353 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699552078353 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3577 " "Implemented 3577 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "130 " "Implemented 130 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1699552078632 ""} { "Info" "ICUT_CUT_TM_OPINS" "128 " "Implemented 128 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1699552078632 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3319 " "Implemented 3319 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1699552078632 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1699552078632 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 116 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 116 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4834 " "Peak virtual memory: 4834 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699552078669 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov  9 11:47:58 2023 " "Processing ended: Thu Nov  9 11:47:58 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699552078669 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699552078669 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699552078669 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1699552078669 ""}
