$date
	Sun Aug 20 01:07:33 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_Cor $end
$var wire 1 ! y $end
$var reg 1 " a $end
$var reg 1 # b $end
$scope module uut $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0#
0"
0!
$end
#100
1!
1#
1"
#200
0"
#300
0#
1"
#400
0!
0"
#500
