

================================================================
== Vivado HLS Report for 'compute_engine_16'
================================================================
* Date:           Sun Sep  6 14:17:47 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        ResNet
* Solution:       solution2
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 2.966 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     63|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        0|      -|      12|      1|    -|
|Multiplexer      |        -|      -|       -|      -|    -|
|Register         |        -|      -|       2|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      14|     64|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +-----------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |   Memory  |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |lut16_V_U  |compute_engine_16bkb  |        0|  12|   1|    0|    16|    3|     1|           48|
    +-----------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total      |                      |        0|  12|   1|    0|    16|    3|     1|           48|
    +-----------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |add0_V_fu_177_p2             |     +    |      0|  0|  12|           4|           4|
    |add1_V_fu_191_p2             |     +    |      0|  0|  12|           4|           4|
    |ap_return                    |     +    |      0|  0|  15|           5|           5|
    |ap_block_pp0_stage0_11001    |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_subdone  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                |    xor   |      0|  0|   2|           1|           2|
    |r_V_fu_109_p2                |    xor   |      0|  0|  16|          16|          16|
    |xor_ln769_fu_99_p2           |    xor   |      0|  0|   2|           2|           2|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |Total                        |          |      0|  0|  63|          34|          35|
    +-----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    |  2|   0|    2|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+-------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+-----------+-----+-----+------------+-------------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs | compute_engine_16 | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | compute_engine_16 | return value |
|ap_start   |  in |    1| ap_ctrl_hs | compute_engine_16 | return value |
|ap_done    | out |    1| ap_ctrl_hs | compute_engine_16 | return value |
|ap_idle    | out |    1| ap_ctrl_hs | compute_engine_16 | return value |
|ap_ready   | out |    1| ap_ctrl_hs | compute_engine_16 | return value |
|ap_ce      |  in |    1| ap_ctrl_hs | compute_engine_16 | return value |
|ap_return  | out |    5| ap_ctrl_hs | compute_engine_16 | return value |
|b_V        |  in |   16|   ap_none  |        b_V        |    scalar    |
|w_V        |  in |    2|   ap_none  |        w_V        |    scalar    |
+-----------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 1
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.79>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%w_V_read = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %w_V)" [ResNet/biconv.cc:10]   --->   Operation 3 'read' 'w_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%b_V_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %b_V)" [ResNet/biconv.cc:10]   --->   Operation 4 'read' 'b_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns) (grouped into LUT with out node r_V)   --->   "%xor_ln769 = xor i2 %w_V_read, -1" [ResNet/biconv.cc:11]   --->   Operation 5 'xor' 'xor_ln769' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6 [1/1] (0.00ns) (grouped into LUT with out node r_V)   --->   "%sext_ln769 = sext i2 %xor_ln769 to i16" [ResNet/biconv.cc:11]   --->   Operation 6 'sext' 'sext_ln769' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.44ns) (out node of the LUT)   --->   "%r_V = xor i16 %sext_ln769, %b_V_read" [ResNet/biconv.cc:11]   --->   Operation 7 'xor' 'r_V' <Predicate = true> <Delay = 0.44> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%trunc_ln681 = trunc i16 %r_V to i4" [ResNet/biconv.cc:15]   --->   Operation 8 'trunc' 'trunc_ln681' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i4 %trunc_ln681 to i64" [ResNet/biconv.cc:15]   --->   Operation 9 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_Result_s = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %r_V, i32 4, i32 7)" [ResNet/biconv.cc:15]   --->   Operation 10 'partselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln15_1 = zext i4 %p_Result_s to i64" [ResNet/biconv.cc:15]   --->   Operation 11 'zext' 'zext_ln15_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%lut16_V_addr = getelementptr [16 x i3]* @lut16_V, i64 0, i64 %zext_ln15" [ResNet/biconv.cc:15]   --->   Operation 12 'getelementptr' 'lut16_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [2/2] (1.35ns)   --->   "%lut16_V_load = load i3* %lut16_V_addr, align 1" [ResNet/biconv.cc:15]   --->   Operation 13 'load' 'lut16_V_load' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 16> <ROM>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%lut16_V_addr_1 = getelementptr [16 x i3]* @lut16_V, i64 0, i64 %zext_ln15_1" [ResNet/biconv.cc:15]   --->   Operation 14 'getelementptr' 'lut16_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [2/2] (1.35ns)   --->   "%lut16_V_load_1 = load i3* %lut16_V_addr_1, align 1" [ResNet/biconv.cc:15]   --->   Operation 15 'load' 'lut16_V_load_1' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 16> <ROM>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_Result_15 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %r_V, i32 8, i32 11)" [ResNet/biconv.cc:16]   --->   Operation 16 'partselect' 'p_Result_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln16 = zext i4 %p_Result_15 to i64" [ResNet/biconv.cc:16]   --->   Operation 17 'zext' 'zext_ln16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_Result_16 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %r_V, i32 12, i32 15)" [ResNet/biconv.cc:16]   --->   Operation 18 'partselect' 'p_Result_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln16_1 = zext i4 %p_Result_16 to i64" [ResNet/biconv.cc:16]   --->   Operation 19 'zext' 'zext_ln16_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%lut16_V_addr_2 = getelementptr [16 x i3]* @lut16_V, i64 0, i64 %zext_ln16" [ResNet/biconv.cc:16]   --->   Operation 20 'getelementptr' 'lut16_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (1.35ns)   --->   "%lut16_V_load_2 = load i3* %lut16_V_addr_2, align 1" [ResNet/biconv.cc:16]   --->   Operation 21 'load' 'lut16_V_load_2' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 16> <ROM>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%lut16_V_addr_3 = getelementptr [16 x i3]* @lut16_V, i64 0, i64 %zext_ln16_1" [ResNet/biconv.cc:16]   --->   Operation 22 'getelementptr' 'lut16_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [2/2] (1.35ns)   --->   "%lut16_V_load_3 = load i3* %lut16_V_addr_3, align 1" [ResNet/biconv.cc:16]   --->   Operation 23 'load' 'lut16_V_load_3' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 16> <ROM>

State 2 <SV = 1> <Delay = 2.96>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2276) nounwind" [ResNet/biconv.cc:10]   --->   Operation 24 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/2] (1.35ns)   --->   "%lut16_V_load = load i3* %lut16_V_addr, align 1" [ResNet/biconv.cc:15]   --->   Operation 25 'load' 'lut16_V_load' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 16> <ROM>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln215 = zext i3 %lut16_V_load to i4" [ResNet/biconv.cc:15]   --->   Operation 26 'zext' 'zext_ln215' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/2] (1.35ns)   --->   "%lut16_V_load_1 = load i3* %lut16_V_addr_1, align 1" [ResNet/biconv.cc:15]   --->   Operation 27 'load' 'lut16_V_load_1' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 16> <ROM>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln215_16 = zext i3 %lut16_V_load_1 to i4" [ResNet/biconv.cc:15]   --->   Operation 28 'zext' 'zext_ln215_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.74ns)   --->   "%add0_V = add i4 %zext_ln215_16, %zext_ln215" [ResNet/biconv.cc:15]   --->   Operation 29 'add' 'add0_V' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/2] (1.35ns)   --->   "%lut16_V_load_2 = load i3* %lut16_V_addr_2, align 1" [ResNet/biconv.cc:16]   --->   Operation 30 'load' 'lut16_V_load_2' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 16> <ROM>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln215_17 = zext i3 %lut16_V_load_2 to i4" [ResNet/biconv.cc:16]   --->   Operation 31 'zext' 'zext_ln215_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/2] (1.35ns)   --->   "%lut16_V_load_3 = load i3* %lut16_V_addr_3, align 1" [ResNet/biconv.cc:16]   --->   Operation 32 'load' 'lut16_V_load_3' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 16> <ROM>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln215_18 = zext i3 %lut16_V_load_3 to i4" [ResNet/biconv.cc:16]   --->   Operation 33 'zext' 'zext_ln215_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.74ns)   --->   "%add1_V = add i4 %zext_ln215_18, %zext_ln215_17" [ResNet/biconv.cc:16]   --->   Operation 34 'add' 'add1_V' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%lhs_V = sext i4 %add0_V to i5" [ResNet/biconv.cc:18]   --->   Operation 35 'sext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%rhs_V = sext i4 %add1_V to i5" [ResNet/biconv.cc:18]   --->   Operation 36 'sext' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.86ns)   --->   "%ret_V = add nsw i5 %rhs_V, %lhs_V" [ResNet/biconv.cc:18]   --->   Operation 37 'add' 'ret_V' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "ret i5 %ret_V" [ResNet/biconv.cc:20]   --->   Operation 38 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ b_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ w_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ lut16_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1111]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
w_V_read          (read         ) [ 000]
b_V_read          (read         ) [ 000]
xor_ln769         (xor          ) [ 000]
sext_ln769        (sext         ) [ 000]
r_V               (xor          ) [ 000]
trunc_ln681       (trunc        ) [ 000]
zext_ln15         (zext         ) [ 000]
p_Result_s        (partselect   ) [ 000]
zext_ln15_1       (zext         ) [ 000]
lut16_V_addr      (getelementptr) [ 011]
lut16_V_addr_1    (getelementptr) [ 011]
p_Result_15       (partselect   ) [ 000]
zext_ln16         (zext         ) [ 000]
p_Result_16       (partselect   ) [ 000]
zext_ln16_1       (zext         ) [ 000]
lut16_V_addr_2    (getelementptr) [ 011]
lut16_V_addr_3    (getelementptr) [ 011]
specpipeline_ln10 (specpipeline ) [ 000]
lut16_V_load      (load         ) [ 000]
zext_ln215        (zext         ) [ 000]
lut16_V_load_1    (load         ) [ 000]
zext_ln215_16     (zext         ) [ 000]
add0_V            (add          ) [ 000]
lut16_V_load_2    (load         ) [ 000]
zext_ln215_17     (zext         ) [ 000]
lut16_V_load_3    (load         ) [ 000]
zext_ln215_18     (zext         ) [ 000]
add1_V            (add          ) [ 000]
lhs_V             (sext         ) [ 000]
rhs_V             (sext         ) [ 000]
ret_V             (add          ) [ 000]
ret_ln20          (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="b_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="w_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="lut16_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lut16_V"/><MemPortTyVec>1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2276"/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="w_V_read_read_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="2" slack="0"/>
<pin id="40" dir="0" index="1" bw="2" slack="0"/>
<pin id="41" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="w_V_read/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="b_V_read_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="16" slack="0"/>
<pin id="46" dir="0" index="1" bw="16" slack="0"/>
<pin id="47" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_V_read/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="lut16_V_addr_gep_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="3" slack="0"/>
<pin id="52" dir="0" index="1" bw="1" slack="0"/>
<pin id="53" dir="0" index="2" bw="4" slack="0"/>
<pin id="54" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lut16_V_addr/1 "/>
</bind>
</comp>

<comp id="57" class="1004" name="grp_access_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="4" slack="0"/>
<pin id="59" dir="0" index="1" bw="3" slack="2147483647"/>
<pin id="60" dir="0" index="2" bw="0" slack="0"/>
<pin id="70" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="71" dir="0" index="5" bw="3" slack="0"/>
<pin id="72" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="82" dir="0" index="8" bw="4" slack="0"/>
<pin id="83" dir="0" index="9" bw="3" slack="2147483647"/>
<pin id="84" dir="0" index="10" bw="0" slack="2147483647"/>
<pin id="94" dir="0" index="12" bw="4" slack="2147483647"/>
<pin id="95" dir="0" index="13" bw="3" slack="2147483647"/>
<pin id="96" dir="0" index="14" bw="0" slack="2147483647"/>
<pin id="61" dir="1" index="3" bw="3" slack="0"/>
<pin id="73" dir="1" index="7" bw="3" slack="0"/>
<pin id="85" dir="1" index="11" bw="3" slack="0"/>
<pin id="97" dir="1" index="15" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lut16_V_load/1 lut16_V_load_1/1 lut16_V_load_2/1 lut16_V_load_3/1 "/>
</bind>
</comp>

<comp id="63" class="1004" name="lut16_V_addr_1_gep_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="3" slack="0"/>
<pin id="65" dir="0" index="1" bw="1" slack="0"/>
<pin id="66" dir="0" index="2" bw="4" slack="0"/>
<pin id="67" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lut16_V_addr_1/1 "/>
</bind>
</comp>

<comp id="75" class="1004" name="lut16_V_addr_2_gep_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="3" slack="0"/>
<pin id="77" dir="0" index="1" bw="1" slack="0"/>
<pin id="78" dir="0" index="2" bw="4" slack="0"/>
<pin id="79" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lut16_V_addr_2/1 "/>
</bind>
</comp>

<comp id="87" class="1004" name="lut16_V_addr_3_gep_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="3" slack="0"/>
<pin id="89" dir="0" index="1" bw="1" slack="0"/>
<pin id="90" dir="0" index="2" bw="4" slack="0"/>
<pin id="91" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lut16_V_addr_3/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="xor_ln769_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="2" slack="0"/>
<pin id="101" dir="0" index="1" bw="2" slack="0"/>
<pin id="102" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln769/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="sext_ln769_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="2" slack="0"/>
<pin id="107" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln769/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="r_V_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="16" slack="0"/>
<pin id="111" dir="0" index="1" bw="16" slack="0"/>
<pin id="112" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="r_V/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="trunc_ln681_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="16" slack="0"/>
<pin id="117" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln681/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="zext_ln15_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="4" slack="0"/>
<pin id="121" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="p_Result_s_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="4" slack="0"/>
<pin id="126" dir="0" index="1" bw="16" slack="0"/>
<pin id="127" dir="0" index="2" bw="4" slack="0"/>
<pin id="128" dir="0" index="3" bw="4" slack="0"/>
<pin id="129" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="zext_ln15_1_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="4" slack="0"/>
<pin id="136" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_1/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="p_Result_15_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="4" slack="0"/>
<pin id="141" dir="0" index="1" bw="16" slack="0"/>
<pin id="142" dir="0" index="2" bw="5" slack="0"/>
<pin id="143" dir="0" index="3" bw="5" slack="0"/>
<pin id="144" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_15/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="zext_ln16_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="4" slack="0"/>
<pin id="151" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="p_Result_16_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="4" slack="0"/>
<pin id="156" dir="0" index="1" bw="16" slack="0"/>
<pin id="157" dir="0" index="2" bw="5" slack="0"/>
<pin id="158" dir="0" index="3" bw="5" slack="0"/>
<pin id="159" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_16/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="zext_ln16_1_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="4" slack="0"/>
<pin id="166" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16_1/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="zext_ln215_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="3" slack="0"/>
<pin id="171" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="zext_ln215_16_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="3" slack="0"/>
<pin id="175" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215_16/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="add0_V_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="3" slack="0"/>
<pin id="179" dir="0" index="1" bw="3" slack="0"/>
<pin id="180" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add0_V/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="zext_ln215_17_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="3" slack="0"/>
<pin id="185" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215_17/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="zext_ln215_18_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="3" slack="0"/>
<pin id="189" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215_18/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="add1_V_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="3" slack="0"/>
<pin id="193" dir="0" index="1" bw="3" slack="0"/>
<pin id="194" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add1_V/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="lhs_V_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="4" slack="0"/>
<pin id="199" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="rhs_V_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="4" slack="0"/>
<pin id="203" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="ret_V_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="4" slack="0"/>
<pin id="207" dir="0" index="1" bw="4" slack="0"/>
<pin id="208" dir="1" index="2" bw="5" slack="2147483647"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/2 "/>
</bind>
</comp>

<comp id="211" class="1005" name="lut16_V_addr_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="4" slack="1"/>
<pin id="213" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="lut16_V_addr "/>
</bind>
</comp>

<comp id="216" class="1005" name="lut16_V_addr_1_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="4" slack="1"/>
<pin id="218" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="lut16_V_addr_1 "/>
</bind>
</comp>

<comp id="221" class="1005" name="lut16_V_addr_2_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="4" slack="1"/>
<pin id="223" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="lut16_V_addr_2 "/>
</bind>
</comp>

<comp id="226" class="1005" name="lut16_V_addr_3_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="4" slack="1"/>
<pin id="228" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="lut16_V_addr_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="42"><net_src comp="6" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="43"><net_src comp="2" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="48"><net_src comp="8" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="0" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="55"><net_src comp="4" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="56"><net_src comp="18" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="62"><net_src comp="50" pin="3"/><net_sink comp="57" pin=0"/></net>

<net id="68"><net_src comp="4" pin="0"/><net_sink comp="63" pin=0"/></net>

<net id="69"><net_src comp="18" pin="0"/><net_sink comp="63" pin=1"/></net>

<net id="74"><net_src comp="63" pin="3"/><net_sink comp="57" pin=2"/></net>

<net id="80"><net_src comp="4" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="81"><net_src comp="18" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="86"><net_src comp="75" pin="3"/><net_sink comp="57" pin=5"/></net>

<net id="92"><net_src comp="4" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="93"><net_src comp="18" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="98"><net_src comp="87" pin="3"/><net_sink comp="57" pin=8"/></net>

<net id="103"><net_src comp="38" pin="2"/><net_sink comp="99" pin=0"/></net>

<net id="104"><net_src comp="10" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="108"><net_src comp="99" pin="2"/><net_sink comp="105" pin=0"/></net>

<net id="113"><net_src comp="105" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="114"><net_src comp="44" pin="2"/><net_sink comp="109" pin=1"/></net>

<net id="118"><net_src comp="109" pin="2"/><net_sink comp="115" pin=0"/></net>

<net id="122"><net_src comp="115" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="123"><net_src comp="119" pin="1"/><net_sink comp="50" pin=2"/></net>

<net id="130"><net_src comp="12" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="109" pin="2"/><net_sink comp="124" pin=1"/></net>

<net id="132"><net_src comp="14" pin="0"/><net_sink comp="124" pin=2"/></net>

<net id="133"><net_src comp="16" pin="0"/><net_sink comp="124" pin=3"/></net>

<net id="137"><net_src comp="124" pin="4"/><net_sink comp="134" pin=0"/></net>

<net id="138"><net_src comp="134" pin="1"/><net_sink comp="63" pin=2"/></net>

<net id="145"><net_src comp="12" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="146"><net_src comp="109" pin="2"/><net_sink comp="139" pin=1"/></net>

<net id="147"><net_src comp="20" pin="0"/><net_sink comp="139" pin=2"/></net>

<net id="148"><net_src comp="22" pin="0"/><net_sink comp="139" pin=3"/></net>

<net id="152"><net_src comp="139" pin="4"/><net_sink comp="149" pin=0"/></net>

<net id="153"><net_src comp="149" pin="1"/><net_sink comp="75" pin=2"/></net>

<net id="160"><net_src comp="12" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="109" pin="2"/><net_sink comp="154" pin=1"/></net>

<net id="162"><net_src comp="24" pin="0"/><net_sink comp="154" pin=2"/></net>

<net id="163"><net_src comp="26" pin="0"/><net_sink comp="154" pin=3"/></net>

<net id="167"><net_src comp="154" pin="4"/><net_sink comp="164" pin=0"/></net>

<net id="168"><net_src comp="164" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="172"><net_src comp="57" pin="3"/><net_sink comp="169" pin=0"/></net>

<net id="176"><net_src comp="57" pin="7"/><net_sink comp="173" pin=0"/></net>

<net id="181"><net_src comp="173" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="169" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="186"><net_src comp="57" pin="11"/><net_sink comp="183" pin=0"/></net>

<net id="190"><net_src comp="57" pin="15"/><net_sink comp="187" pin=0"/></net>

<net id="195"><net_src comp="187" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="196"><net_src comp="183" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="200"><net_src comp="177" pin="2"/><net_sink comp="197" pin=0"/></net>

<net id="204"><net_src comp="191" pin="2"/><net_sink comp="201" pin=0"/></net>

<net id="209"><net_src comp="201" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="210"><net_src comp="197" pin="1"/><net_sink comp="205" pin=1"/></net>

<net id="214"><net_src comp="50" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="215"><net_src comp="211" pin="1"/><net_sink comp="57" pin=0"/></net>

<net id="219"><net_src comp="63" pin="3"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="57" pin=2"/></net>

<net id="224"><net_src comp="75" pin="3"/><net_sink comp="221" pin=0"/></net>

<net id="225"><net_src comp="221" pin="1"/><net_sink comp="57" pin=5"/></net>

<net id="229"><net_src comp="87" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="230"><net_src comp="226" pin="1"/><net_sink comp="57" pin=8"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: b_V | {}
	Port: w_V | {}
	Port: lut16_V | {}
 - Input state : 
	Port: compute_engine_16 : b_V | {1 }
	Port: compute_engine_16 : w_V | {1 }
	Port: compute_engine_16 : lut16_V | {1 2 }
  - Chain level:
	State 1
		r_V : 1
		trunc_ln681 : 1
		zext_ln15 : 2
		p_Result_s : 1
		zext_ln15_1 : 2
		lut16_V_addr : 3
		lut16_V_load : 4
		lut16_V_addr_1 : 3
		lut16_V_load_1 : 4
		p_Result_15 : 1
		zext_ln16 : 2
		p_Result_16 : 1
		zext_ln16_1 : 2
		lut16_V_addr_2 : 3
		lut16_V_load_2 : 4
		lut16_V_addr_3 : 3
		lut16_V_load_3 : 4
	State 2
		zext_ln215 : 1
		zext_ln215_16 : 1
		add0_V : 2
		zext_ln215_17 : 1
		zext_ln215_18 : 1
		add1_V : 2
		lhs_V : 3
		rhs_V : 3
		ret_V : 4
		ret_ln20 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|          |     add0_V_fu_177    |    0    |    11   |
|    add   |     add1_V_fu_191    |    0    |    11   |
|          |     ret_V_fu_205     |    0    |    12   |
|----------|----------------------|---------|---------|
|    xor   |    xor_ln769_fu_99   |    0    |    2    |
|          |      r_V_fu_109      |    0    |    16   |
|----------|----------------------|---------|---------|
|   read   |  w_V_read_read_fu_38 |    0    |    0    |
|          |  b_V_read_read_fu_44 |    0    |    0    |
|----------|----------------------|---------|---------|
|          |   sext_ln769_fu_105  |    0    |    0    |
|   sext   |     lhs_V_fu_197     |    0    |    0    |
|          |     rhs_V_fu_201     |    0    |    0    |
|----------|----------------------|---------|---------|
|   trunc  |  trunc_ln681_fu_115  |    0    |    0    |
|----------|----------------------|---------|---------|
|          |   zext_ln15_fu_119   |    0    |    0    |
|          |  zext_ln15_1_fu_134  |    0    |    0    |
|          |   zext_ln16_fu_149   |    0    |    0    |
|   zext   |  zext_ln16_1_fu_164  |    0    |    0    |
|          |   zext_ln215_fu_169  |    0    |    0    |
|          | zext_ln215_16_fu_173 |    0    |    0    |
|          | zext_ln215_17_fu_183 |    0    |    0    |
|          | zext_ln215_18_fu_187 |    0    |    0    |
|----------|----------------------|---------|---------|
|          |   p_Result_s_fu_124  |    0    |    0    |
|partselect|  p_Result_15_fu_139  |    0    |    0    |
|          |  p_Result_16_fu_154  |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |    52   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|lut16_V_addr_1_reg_216|    4   |
|lut16_V_addr_2_reg_221|    4   |
|lut16_V_addr_3_reg_226|    4   |
| lut16_V_addr_reg_211 |    4   |
+----------------------+--------+
|         Total        |   16   |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_57 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_57 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_57 |  p5  |   2  |   3  |    6   ||    9    |
| grp_access_fu_57 |  p8  |   2  |   4  |    8   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   22   ||   3.02  ||    36   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   52   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   36   |
|  Register |    -   |   16   |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   16   |   88   |
+-----------+--------+--------+--------+
