// Seed: 294512165
`timescale 1ps / 1ps
module module_0 (
    output id_0,
    input reg id_1,
    output id_2,
    output logic id_3
);
  always @(1 or posedge id_1 == 1 | 1'b0 !== 1'b0)
    if (0) begin
      id_0 <= id_1;
    end else begin
      id_0 <= id_1;
    end
  reg id_4 = id_1;
  always @(posedge 1 or posedge 1) id_0 = 1;
  reg   id_5;
  logic id_6;
  type_13(
      id_4, id_4
  );
  initial begin
    if (id_5) begin
      if (id_5) id_0 <= 1'b0 + id_1;
    end else id_4 <= id_5;
  end
  logic id_7;
endmodule
