-- Transformacija_Slike.vhd

-- This file was auto-generated as a prototype implementation of a module
-- created in component editor.  It ties off all outputs to ground and
-- ignores all inputs.  It needs to be edited to make it do something
-- useful.
-- 
-- This file will not be automatically regenerated.  You should check it in
-- to your version control system if you want to keep it.

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Transformacija_Slike is
	port (
		clock_clk         : in  std_logic                     := '0';             -- clock.clk
		reset_reset       : in  std_logic                     := '0';             -- reset.reset
		in_data           : in  std_logic_vector(15 downto 0) := (others => '0'); --    in.data
		in_ready          : out std_logic;                                        --      .ready
		in_startofpacket  : in  std_logic                     := '0';             --      .startofpacket
		in_endofpacket    : in  std_logic                     := '0';             --      .endofpacket
		in_valid          : in  std_logic                     := '0';             --      .valid
		out_data          : out std_logic_vector(15 downto 0);                    --   out.data
		out_ready         : in  std_logic                     := '0';             --      .ready
		out_startofpacket : out std_logic;                                        --      .startofpacket
		out_endofpacket   : out std_logic;                                        --      .endofpacket
		out_valid         : out std_logic                                         --      .valid
	);
end entity Transformacija_Slike;

architecture rtl of Transformacija_Slike is
begin

	-- TODO: Auto-generated HDL template

	in_ready <= '0';

	out_valid <= '0';

	out_data <= "0000000000000000";

	out_startofpacket <= '0';

	out_endofpacket <= '0';

end architecture rtl; -- of Transformacija_Slike
