// Seed: 2013624260
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
endmodule
module module_1 (
    output supply0 id_0,
    input supply1 id_1,
    output wire id_2,
    input wor id_3,
    input wor id_4,
    input wor id_5,
    output logic id_6
);
  wire id_8;
  parameter id_9 = 1;
  initial if (1 > 1) id_6 = "";
  module_0 modCall_1 (
      id_8,
      id_9,
      id_8,
      id_9,
      id_9,
      id_9
  );
endmodule
