
*** Running vivado
    with args -log design_1_apb_led_ctl_0_3.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_apb_led_ctl_0_3.tcl



****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Mon Feb 24 02:07:07 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source design_1_apb_led_ctl_0_3.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/benji/AppData/Roaming/Xilinx/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/VivadoProjects/pong_ip2'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/VivadoProjects/apb_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:myip_pong2:1.0'. The one found in IP location 'c:/Users/benji/AppData/Roaming/Xilinx/ip_repo' will take precedence over the same IP in location c:/VivadoProjects/pong_ip2
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_apb_led_ctl_0_3
Command: synth_design -top design_1_apb_led_ctl_0_3 -part xc7s50csga324-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 19444
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 939.168 ; gain = 466.582
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_apb_led_ctl_0_3' [c:/VivadoProjects/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_apb_led_ctl_0_3/synth/design_1_apb_led_ctl_0_3.v:53]
INFO: [Synth 8-6157] synthesizing module 'apb_led_ctl' [c:/VivadoProjects/project_2/project_2.gen/sources_1/bd/design_1/ipshared/e558/apb_ip.srcs/sources_1/new/apb_led_ctrl.v:23]
INFO: [Synth 8-6157] synthesizing module 'led_ctl' [c:/VivadoProjects/project_2/project_2.gen/sources_1/bd/design_1/ipshared/e558/apb_ip.srcs/sources_1/new/led_ctrl.v:23]
INFO: [Synth 8-6155] done synthesizing module 'led_ctl' (0#1) [c:/VivadoProjects/project_2/project_2.gen/sources_1/bd/design_1/ipshared/e558/apb_ip.srcs/sources_1/new/led_ctrl.v:23]
INFO: [Synth 8-6155] done synthesizing module 'apb_led_ctl' (0#1) [c:/VivadoProjects/project_2/project_2.gen/sources_1/bd/design_1/ipshared/e558/apb_ip.srcs/sources_1/new/apb_led_ctrl.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_apb_led_ctl_0_3' (0#1) [c:/VivadoProjects/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_apb_led_ctl_0_3/synth/design_1_apb_led_ctl_0_3.v:53]
WARNING: [Synth 8-7129] Port paddr[31] in module apb_led_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port paddr[30] in module apb_led_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port paddr[29] in module apb_led_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port paddr[28] in module apb_led_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port paddr[27] in module apb_led_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port paddr[26] in module apb_led_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port paddr[25] in module apb_led_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port paddr[24] in module apb_led_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port paddr[23] in module apb_led_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port paddr[22] in module apb_led_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port paddr[21] in module apb_led_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port paddr[20] in module apb_led_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port paddr[19] in module apb_led_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port paddr[18] in module apb_led_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port paddr[17] in module apb_led_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port paddr[16] in module apb_led_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port paddr[15] in module apb_led_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port paddr[14] in module apb_led_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port paddr[13] in module apb_led_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port paddr[12] in module apb_led_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port paddr[11] in module apb_led_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port paddr[10] in module apb_led_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port paddr[9] in module apb_led_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port paddr[8] in module apb_led_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port paddr[7] in module apb_led_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port paddr[6] in module apb_led_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port paddr[5] in module apb_led_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port paddr[4] in module apb_led_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port paddr[1] in module apb_led_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port paddr[0] in module apb_led_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port pwdata[31] in module apb_led_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port pwdata[30] in module apb_led_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port pwdata[29] in module apb_led_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port pwdata[28] in module apb_led_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port pwdata[27] in module apb_led_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port pwdata[26] in module apb_led_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port pwdata[25] in module apb_led_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port pwdata[24] in module apb_led_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port pwdata[23] in module apb_led_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port pwdata[22] in module apb_led_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port pwdata[21] in module apb_led_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port pwdata[20] in module apb_led_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port pwdata[19] in module apb_led_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port pwdata[18] in module apb_led_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port pwdata[17] in module apb_led_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port pwdata[16] in module apb_led_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port pwdata[15] in module apb_led_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port pwdata[14] in module apb_led_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port pwdata[13] in module apb_led_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port pwdata[12] in module apb_led_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port pwdata[11] in module apb_led_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port pwdata[10] in module apb_led_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port pwdata[9] in module apb_led_ctl is either unconnected or has no load
WARNING: [Synth 8-7129] Port pwdata[8] in module apb_led_ctl is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1049.684 ; gain = 577.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1049.684 ; gain = 577.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1049.684 ; gain = 577.098
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1049.684 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1114.777 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.061 . Memory (MB): peak = 1114.809 ; gain = 0.031
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1114.809 ; gain = 642.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1114.809 ; gain = 642.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1114.809 ; gain = 642.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1114.809 ; gain = 642.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 2     
+---Muxes : 
	   4 Input    8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3917] design design_1_apb_led_ctl_0_3 has port pready driven by constant 1
INFO: [Synth 8-3917] design design_1_apb_led_ctl_0_3 has port pslverr driven by constant 0
INFO: [Synth 8-3917] design design_1_apb_led_ctl_0_3 has port prdata[31] driven by constant 0
INFO: [Synth 8-3917] design design_1_apb_led_ctl_0_3 has port prdata[30] driven by constant 0
INFO: [Synth 8-3917] design design_1_apb_led_ctl_0_3 has port prdata[29] driven by constant 0
INFO: [Synth 8-3917] design design_1_apb_led_ctl_0_3 has port prdata[28] driven by constant 0
INFO: [Synth 8-3917] design design_1_apb_led_ctl_0_3 has port prdata[27] driven by constant 0
INFO: [Synth 8-3917] design design_1_apb_led_ctl_0_3 has port prdata[26] driven by constant 0
INFO: [Synth 8-3917] design design_1_apb_led_ctl_0_3 has port prdata[25] driven by constant 0
INFO: [Synth 8-3917] design design_1_apb_led_ctl_0_3 has port prdata[24] driven by constant 0
INFO: [Synth 8-3917] design design_1_apb_led_ctl_0_3 has port prdata[23] driven by constant 0
INFO: [Synth 8-3917] design design_1_apb_led_ctl_0_3 has port prdata[22] driven by constant 0
INFO: [Synth 8-3917] design design_1_apb_led_ctl_0_3 has port prdata[21] driven by constant 0
INFO: [Synth 8-3917] design design_1_apb_led_ctl_0_3 has port prdata[20] driven by constant 0
INFO: [Synth 8-3917] design design_1_apb_led_ctl_0_3 has port prdata[19] driven by constant 0
INFO: [Synth 8-3917] design design_1_apb_led_ctl_0_3 has port prdata[18] driven by constant 0
INFO: [Synth 8-3917] design design_1_apb_led_ctl_0_3 has port prdata[17] driven by constant 0
INFO: [Synth 8-3917] design design_1_apb_led_ctl_0_3 has port prdata[16] driven by constant 0
INFO: [Synth 8-3917] design design_1_apb_led_ctl_0_3 has port prdata[15] driven by constant 0
INFO: [Synth 8-3917] design design_1_apb_led_ctl_0_3 has port prdata[14] driven by constant 0
INFO: [Synth 8-3917] design design_1_apb_led_ctl_0_3 has port prdata[13] driven by constant 0
INFO: [Synth 8-3917] design design_1_apb_led_ctl_0_3 has port prdata[12] driven by constant 0
INFO: [Synth 8-3917] design design_1_apb_led_ctl_0_3 has port prdata[11] driven by constant 0
INFO: [Synth 8-3917] design design_1_apb_led_ctl_0_3 has port prdata[10] driven by constant 0
INFO: [Synth 8-3917] design design_1_apb_led_ctl_0_3 has port prdata[9] driven by constant 0
INFO: [Synth 8-3917] design design_1_apb_led_ctl_0_3 has port prdata[8] driven by constant 0
WARNING: [Synth 8-7129] Port paddr[31] in module design_1_apb_led_ctl_0_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port paddr[30] in module design_1_apb_led_ctl_0_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port paddr[29] in module design_1_apb_led_ctl_0_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port paddr[28] in module design_1_apb_led_ctl_0_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port paddr[27] in module design_1_apb_led_ctl_0_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port paddr[26] in module design_1_apb_led_ctl_0_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port paddr[25] in module design_1_apb_led_ctl_0_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port paddr[24] in module design_1_apb_led_ctl_0_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port paddr[23] in module design_1_apb_led_ctl_0_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port paddr[22] in module design_1_apb_led_ctl_0_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port paddr[21] in module design_1_apb_led_ctl_0_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port paddr[20] in module design_1_apb_led_ctl_0_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port paddr[19] in module design_1_apb_led_ctl_0_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port paddr[18] in module design_1_apb_led_ctl_0_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port paddr[17] in module design_1_apb_led_ctl_0_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port paddr[16] in module design_1_apb_led_ctl_0_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port paddr[15] in module design_1_apb_led_ctl_0_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port paddr[14] in module design_1_apb_led_ctl_0_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port paddr[13] in module design_1_apb_led_ctl_0_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port paddr[12] in module design_1_apb_led_ctl_0_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port paddr[11] in module design_1_apb_led_ctl_0_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port paddr[10] in module design_1_apb_led_ctl_0_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port paddr[9] in module design_1_apb_led_ctl_0_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port paddr[8] in module design_1_apb_led_ctl_0_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port paddr[7] in module design_1_apb_led_ctl_0_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port paddr[6] in module design_1_apb_led_ctl_0_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port paddr[5] in module design_1_apb_led_ctl_0_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port paddr[4] in module design_1_apb_led_ctl_0_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port paddr[1] in module design_1_apb_led_ctl_0_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port paddr[0] in module design_1_apb_led_ctl_0_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pwdata[31] in module design_1_apb_led_ctl_0_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pwdata[30] in module design_1_apb_led_ctl_0_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pwdata[29] in module design_1_apb_led_ctl_0_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pwdata[28] in module design_1_apb_led_ctl_0_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pwdata[27] in module design_1_apb_led_ctl_0_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pwdata[26] in module design_1_apb_led_ctl_0_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pwdata[25] in module design_1_apb_led_ctl_0_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pwdata[24] in module design_1_apb_led_ctl_0_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pwdata[23] in module design_1_apb_led_ctl_0_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pwdata[22] in module design_1_apb_led_ctl_0_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pwdata[21] in module design_1_apb_led_ctl_0_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pwdata[20] in module design_1_apb_led_ctl_0_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pwdata[19] in module design_1_apb_led_ctl_0_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pwdata[18] in module design_1_apb_led_ctl_0_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pwdata[17] in module design_1_apb_led_ctl_0_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port pwdata[16] in module design_1_apb_led_ctl_0_3 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1114.809 ; gain = 642.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 1237.992 ; gain = 765.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 1237.992 ; gain = 765.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 1247.723 ; gain = 775.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 1464.457 ; gain = 991.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 1464.457 ; gain = 991.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 1464.457 ; gain = 991.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 1464.457 ; gain = 991.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 1464.457 ; gain = 991.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 1464.457 ; gain = 991.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT3 |    11|
|2     |LUT5 |     6|
|3     |FDRE |    14|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 1464.457 ; gain = 991.871
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 55 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:42 . Memory (MB): peak = 1464.457 ; gain = 926.746
Synthesis Optimization Complete : Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 1464.457 ; gain = 991.871
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1473.680 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1477.254 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: d9817c17
INFO: [Common 17-83] Releasing license: Synthesis
52 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:50 ; elapsed = 00:00:57 . Memory (MB): peak = 1477.254 ; gain = 1173.480
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1477.254 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/VivadoProjects/project_2/project_2.runs/design_1_apb_led_ctl_0_3_synth_1/design_1_apb_led_ctl_0_3.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_apb_led_ctl_0_3, cache-ID = 6f20d3b376e83a8b
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1477.254 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/VivadoProjects/project_2/project_2.runs/design_1_apb_led_ctl_0_3_synth_1/design_1_apb_led_ctl_0_3.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_1_apb_led_ctl_0_3_utilization_synth.rpt -pb design_1_apb_led_ctl_0_3_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Feb 24 02:08:13 2025...
