
Projetao.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00007b64  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00407b64  00407b64  00017b64  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009e0  20000000  00407b6c  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          000004d4  200009e0  0040854c  000209e0  2**2
                  ALLOC
  4 .stack        00003004  20000eb4  00408a20  000209e0  2**0
                  ALLOC
  5 .ARM.attributes 0000002a  00000000  00000000  000209e0  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  00020a0a  2**0
                  CONTENTS, READONLY
  7 .debug_info   000190a8  00000000  00000000  00020a63  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00003273  00000000  00000000  00039b0b  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    00007022  00000000  00000000  0003cd7e  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000cf0  00000000  00000000  00043da0  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000d08  00000000  00000000  00044a90  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  00015ed4  00000000  00000000  00045798  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0000e1c6  00000000  00000000  0005b66c  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    0005a7e5  00000000  00000000  00069832  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00002e44  00000000  00000000  000c4018  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	b8 3e 00 20 c9 12 40 00 c5 12 40 00 c5 12 40 00     .>. ..@...@...@.
  400010:	c5 12 40 00 c5 12 40 00 c5 12 40 00 00 00 00 00     ..@...@...@.....
	...
  40002c:	c5 12 40 00 c5 12 40 00 00 00 00 00 c5 12 40 00     ..@...@.......@.
  40003c:	c5 12 40 00 c5 12 40 00 c5 12 40 00 c5 12 40 00     ..@...@...@...@.
  40004c:	c5 12 40 00 c5 12 40 00 c5 12 40 00 c5 12 40 00     ..@...@...@...@.
  40005c:	c5 12 40 00 c5 12 40 00 c5 12 40 00 00 00 00 00     ..@...@...@.....
  40006c:	4d 11 40 00 61 11 40 00 75 11 40 00 c5 12 40 00     M.@.a.@.u.@...@.
  40007c:	c5 12 40 00 00 00 00 00 00 00 00 00 c5 12 40 00     ..@...........@.
  40008c:	c5 12 40 00 c5 12 40 00 c5 12 40 00 c5 12 40 00     ..@...@...@...@.
  40009c:	09 17 40 00 c5 12 40 00 c5 12 40 00 c5 12 40 00     ..@...@...@...@.
  4000ac:	c5 12 40 00 c5 12 40 00 9d 17 40 00 c5 12 40 00     ..@...@...@...@.
  4000bc:	c5 12 40 00 c5 12 40 00 c5 12 40 00 c5 12 40 00     ..@...@...@...@.

004000cc <__do_global_dtors_aux>:
  4000cc:	b510      	push	{r4, lr}
  4000ce:	4c05      	ldr	r4, [pc, #20]	; (4000e4 <__do_global_dtors_aux+0x18>)
  4000d0:	7823      	ldrb	r3, [r4, #0]
  4000d2:	b933      	cbnz	r3, 4000e2 <__do_global_dtors_aux+0x16>
  4000d4:	4b04      	ldr	r3, [pc, #16]	; (4000e8 <__do_global_dtors_aux+0x1c>)
  4000d6:	b113      	cbz	r3, 4000de <__do_global_dtors_aux+0x12>
  4000d8:	4804      	ldr	r0, [pc, #16]	; (4000ec <__do_global_dtors_aux+0x20>)
  4000da:	f3af 8000 	nop.w
  4000de:	2301      	movs	r3, #1
  4000e0:	7023      	strb	r3, [r4, #0]
  4000e2:	bd10      	pop	{r4, pc}
  4000e4:	200009e0 	.word	0x200009e0
  4000e8:	00000000 	.word	0x00000000
  4000ec:	00407b6c 	.word	0x00407b6c

004000f0 <frame_dummy>:
  4000f0:	4b0c      	ldr	r3, [pc, #48]	; (400124 <frame_dummy+0x34>)
  4000f2:	b143      	cbz	r3, 400106 <frame_dummy+0x16>
  4000f4:	480c      	ldr	r0, [pc, #48]	; (400128 <frame_dummy+0x38>)
  4000f6:	490d      	ldr	r1, [pc, #52]	; (40012c <frame_dummy+0x3c>)
  4000f8:	b510      	push	{r4, lr}
  4000fa:	f3af 8000 	nop.w
  4000fe:	480c      	ldr	r0, [pc, #48]	; (400130 <frame_dummy+0x40>)
  400100:	6803      	ldr	r3, [r0, #0]
  400102:	b923      	cbnz	r3, 40010e <frame_dummy+0x1e>
  400104:	bd10      	pop	{r4, pc}
  400106:	480a      	ldr	r0, [pc, #40]	; (400130 <frame_dummy+0x40>)
  400108:	6803      	ldr	r3, [r0, #0]
  40010a:	b933      	cbnz	r3, 40011a <frame_dummy+0x2a>
  40010c:	4770      	bx	lr
  40010e:	4b09      	ldr	r3, [pc, #36]	; (400134 <frame_dummy+0x44>)
  400110:	2b00      	cmp	r3, #0
  400112:	d0f7      	beq.n	400104 <frame_dummy+0x14>
  400114:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400118:	4718      	bx	r3
  40011a:	4b06      	ldr	r3, [pc, #24]	; (400134 <frame_dummy+0x44>)
  40011c:	2b00      	cmp	r3, #0
  40011e:	d0f5      	beq.n	40010c <frame_dummy+0x1c>
  400120:	4718      	bx	r3
  400122:	bf00      	nop
  400124:	00000000 	.word	0x00000000
  400128:	00407b6c 	.word	0x00407b6c
  40012c:	200009e4 	.word	0x200009e4
  400130:	00407b6c 	.word	0x00407b6c
  400134:	00000000 	.word	0x00000000

00400138 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  400138:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	int nChars = 0;

	if (file != 0) {
  40013c:	b980      	cbnz	r0, 400160 <_read+0x28>
  40013e:	460c      	mov	r4, r1
  400140:	4690      	mov	r8, r2
		return -1;
	}

	for (; len > 0; --len) {
  400142:	2a00      	cmp	r2, #0
  400144:	dd0f      	ble.n	400166 <_read+0x2e>
  400146:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
  400148:	4e08      	ldr	r6, [pc, #32]	; (40016c <_read+0x34>)
  40014a:	4d09      	ldr	r5, [pc, #36]	; (400170 <_read+0x38>)
  40014c:	6830      	ldr	r0, [r6, #0]
  40014e:	4621      	mov	r1, r4
  400150:	682b      	ldr	r3, [r5, #0]
  400152:	4798      	blx	r3
		ptr++;
  400154:	3401      	adds	r4, #1
	for (; len > 0; --len) {
  400156:	42bc      	cmp	r4, r7
  400158:	d1f8      	bne.n	40014c <_read+0x14>
		nChars++;
	}
	return nChars;
}
  40015a:	4640      	mov	r0, r8
  40015c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  400160:	f04f 38ff 	mov.w	r8, #4294967295
  400164:	e7f9      	b.n	40015a <_read+0x22>
	for (; len > 0; --len) {
  400166:	4680      	mov	r8, r0
  400168:	e7f7      	b.n	40015a <_read+0x22>
  40016a:	bf00      	nop
  40016c:	20000e74 	.word	0x20000e74
  400170:	20000e6c 	.word	0x20000e6c

00400174 <aat31xx_set_backlight>:
 * \param ul_level backlight level.
 *
 * \note pin BOARD_AAT31XX_SET_GPIO must be configured before calling aat31xx_set_backlight.
 */
void aat31xx_set_backlight(uint32_t ul_level)
{
  400174:	b4f0      	push	{r4, r5, r6, r7}
  400176:	b082      	sub	sp, #8
	volatile uint32_t ul_delay;
	uint32_t i;

#ifdef CONF_BOARD_AAT3155
	ul_level = AAT31XX_MAX_BACKLIGHT_LEVEL - ul_level + 1;
  400178:	f1c0 0011 	rsb	r0, r0, #17
#ifdef CONF_BOARD_AAT3193
	ul_level = AAT31XX_MAX_BACKLIGHT_LEVEL - ul_level + 1;
#endif

	/* Ensure valid level */
	ul_level = (ul_level > AAT31XX_MAX_BACKLIGHT_LEVEL) ? AAT31XX_MAX_BACKLIGHT_LEVEL : ul_level;
  40017c:	2810      	cmp	r0, #16
  40017e:	bf28      	it	cs
  400180:	2010      	movcs	r0, #16
	ul_level = (ul_level < AAT31XX_MIN_BACKLIGHT_LEVEL) ? AAT31XX_MIN_BACKLIGHT_LEVEL : ul_level;
  400182:	2800      	cmp	r0, #0
  400184:	bf08      	it	eq
  400186:	2001      	moveq	r0, #1
{
  400188:	2100      	movs	r1, #0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  40018a:	4d10      	ldr	r5, [pc, #64]	; (4001cc <aat31xx_set_backlight+0x58>)
  40018c:	f44f 5600 	mov.w	r6, #8192	; 0x2000
  400190:	4637      	mov	r7, r6

	/* Set new backlight level */
	for (i = 0; i < ul_level; i++) {
		ioport_set_pin_level(BOARD_AAT31XX_SET_GPIO, IOPORT_PIN_LEVEL_LOW);
		ul_delay = DELAY_PULSE;
  400192:	2418      	movs	r4, #24
  400194:	636f      	str	r7, [r5, #52]	; 0x34
  400196:	9401      	str	r4, [sp, #4]
		while (ul_delay--) {
  400198:	9b01      	ldr	r3, [sp, #4]
  40019a:	1e5a      	subs	r2, r3, #1
  40019c:	9201      	str	r2, [sp, #4]
  40019e:	2b00      	cmp	r3, #0
  4001a0:	d1fa      	bne.n	400198 <aat31xx_set_backlight+0x24>
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  4001a2:	632e      	str	r6, [r5, #48]	; 0x30
		}

		ioport_set_pin_level(BOARD_AAT31XX_SET_GPIO, IOPORT_PIN_LEVEL_HIGH);

		ul_delay = DELAY_PULSE;
  4001a4:	9401      	str	r4, [sp, #4]
		while (ul_delay--) {
  4001a6:	9b01      	ldr	r3, [sp, #4]
  4001a8:	1e5a      	subs	r2, r3, #1
  4001aa:	9201      	str	r2, [sp, #4]
  4001ac:	2b00      	cmp	r3, #0
  4001ae:	d1fa      	bne.n	4001a6 <aat31xx_set_backlight+0x32>
	for (i = 0; i < ul_level; i++) {
  4001b0:	3101      	adds	r1, #1
  4001b2:	4281      	cmp	r1, r0
  4001b4:	d3ee      	bcc.n	400194 <aat31xx_set_backlight+0x20>
		}
	}

	ul_delay = DELAY_ENABLE;
  4001b6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
  4001ba:	9301      	str	r3, [sp, #4]
	while (ul_delay--) {
  4001bc:	9b01      	ldr	r3, [sp, #4]
  4001be:	1e5a      	subs	r2, r3, #1
  4001c0:	9201      	str	r2, [sp, #4]
  4001c2:	2b00      	cmp	r3, #0
  4001c4:	d1fa      	bne.n	4001bc <aat31xx_set_backlight+0x48>
	}
}
  4001c6:	b002      	add	sp, #8
  4001c8:	bcf0      	pop	{r4, r5, r6, r7}
  4001ca:	4770      	bx	lr
  4001cc:	400e1200 	.word	0x400e1200

004001d0 <aat31xx_disable_backlight>:

/**
 * \brief Switch off backlight.
 */
void aat31xx_disable_backlight(void)
{
  4001d0:	b082      	sub	sp, #8
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  4001d2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  4001d6:	4b06      	ldr	r3, [pc, #24]	; (4001f0 <aat31xx_disable_backlight+0x20>)
  4001d8:	635a      	str	r2, [r3, #52]	; 0x34
	volatile uint32_t ul_delay;

	ioport_set_pin_level(BOARD_AAT31XX_SET_GPIO, IOPORT_PIN_LEVEL_LOW);

	ul_delay = DELAY_DISABLE;
  4001da:	f44f 3300 	mov.w	r3, #131072	; 0x20000
  4001de:	9301      	str	r3, [sp, #4]
	while (ul_delay--) {
  4001e0:	9b01      	ldr	r3, [sp, #4]
  4001e2:	1e5a      	subs	r2, r3, #1
  4001e4:	9201      	str	r2, [sp, #4]
  4001e6:	2b00      	cmp	r3, #0
  4001e8:	d1fa      	bne.n	4001e0 <aat31xx_disable_backlight+0x10>
	}
}
  4001ea:	b002      	add	sp, #8
  4001ec:	4770      	bx	lr
  4001ee:	bf00      	nop
  4001f0:	400e1200 	.word	0x400e1200

004001f4 <ili93xx_write_ram_prepare>:
/**
 * \brief Prepare to write GRAM data for ili93xx.
 */
static void ili93xx_write_ram_prepare(void)
{
	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  4001f4:	4b0b      	ldr	r3, [pc, #44]	; (400224 <ili93xx_write_ram_prepare+0x30>)
  4001f6:	781b      	ldrb	r3, [r3, #0]
  4001f8:	2b01      	cmp	r3, #1
  4001fa:	d002      	beq.n	400202 <ili93xx_write_ram_prepare+0xe>
		/** Write Data to GRAM (R22h) */
		LCD_IR(0);
		LCD_IR(ILI9325_GRAM_DATA_REG);
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
  4001fc:	2b02      	cmp	r3, #2
  4001fe:	d007      	beq.n	400210 <ili93xx_write_ram_prepare+0x1c>
  400200:	4770      	bx	lr
/** Define EBI access for ILI93xx 8-bit System Interface.*/
#if defined(BOARD_ILI93XX_ADDR) && defined (BOARD_ILI93XX_RS)
static inline void LCD_IR(uint8_t lcd_index)
{
	/** ILI93XX index register address */
	*((volatile uint8_t *)(BOARD_ILI93XX_ADDR)) = lcd_index;
  400202:	f04f 43c2 	mov.w	r3, #1627389952	; 0x61000000
  400206:	2200      	movs	r2, #0
  400208:	701a      	strb	r2, [r3, #0]
  40020a:	2222      	movs	r2, #34	; 0x22
  40020c:	701a      	strb	r2, [r3, #0]
  40020e:	4770      	bx	lr
  400210:	f04f 43c2 	mov.w	r3, #1627389952	; 0x61000000
  400214:	222c      	movs	r2, #44	; 0x2c
  400216:	701a      	strb	r2, [r3, #0]
  400218:	2200      	movs	r2, #0
  40021a:	701a      	strb	r2, [r3, #0]
  40021c:	223c      	movs	r2, #60	; 0x3c
  40021e:	701a      	strb	r2, [r3, #0]
		/** memory write command (R2Ch)*/
		LCD_IR(ILI9341_CMD_MEMORY_WRITE);
		LCD_IR(0);
		LCD_IR(ILI9341_CMD_WRITE_MEMORY_CONTINUE);
	}
}
  400220:	e7ee      	b.n	400200 <ili93xx_write_ram_prepare+0xc>
  400222:	bf00      	nop
  400224:	200009fc 	.word	0x200009fc

00400228 <ili93xx_write_ram>:
 *
 * \param ul_color 24-bits RGB color.
 */
static void ili93xx_write_ram(ili93xx_color_t ul_color)
{
	LCD_WD((ul_color >> 16) & 0xFF);
  400228:	f3c0 4207 	ubfx	r2, r0, #16, #8
}

static inline void LCD_WD(uint8_t lcd_data)
{
	*((volatile uint8_t *)((BOARD_ILI93XX_ADDR) | (BOARD_ILI93XX_RS))) =
  40022c:	4b03      	ldr	r3, [pc, #12]	; (40023c <ili93xx_write_ram+0x14>)
  40022e:	701a      	strb	r2, [r3, #0]
	LCD_WD((ul_color >> 8) & 0xFF);
  400230:	f3c0 2207 	ubfx	r2, r0, #8, #8
  400234:	701a      	strb	r2, [r3, #0]
	LCD_WD(ul_color & 0xFF);
  400236:	b2c0      	uxtb	r0, r0
  400238:	7018      	strb	r0, [r3, #0]
  40023a:	4770      	bx	lr
  40023c:	61000002 	.word	0x61000002

00400240 <ili93xx_write_ram_buffer>:
 * \param p_ul_buf data buffer.
 * \param ul_size size in pixels.
 */
static void ili93xx_write_ram_buffer(const ili93xx_color_t *p_ul_buf,
		uint32_t ul_size)
{
  400240:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  400244:	4607      	mov	r7, r0
  400246:	4688      	mov	r8, r1
	uint32_t ul_addr;
	for (ul_addr = 0; ul_addr < (ul_size - ul_size % 8); ul_addr += 8) {
  400248:	f031 0907 	bics.w	r9, r1, #7
  40024c:	d023      	beq.n	400296 <ili93xx_write_ram_buffer+0x56>
  40024e:	4604      	mov	r4, r0
  400250:	2600      	movs	r6, #0
		ili93xx_write_ram(p_ul_buf[ul_addr]);
  400252:	4d12      	ldr	r5, [pc, #72]	; (40029c <ili93xx_write_ram_buffer+0x5c>)
  400254:	6820      	ldr	r0, [r4, #0]
  400256:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 1]);
  400258:	6860      	ldr	r0, [r4, #4]
  40025a:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 2]);
  40025c:	68a0      	ldr	r0, [r4, #8]
  40025e:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 3]);
  400260:	68e0      	ldr	r0, [r4, #12]
  400262:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 4]);
  400264:	6920      	ldr	r0, [r4, #16]
  400266:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 5]);
  400268:	6960      	ldr	r0, [r4, #20]
  40026a:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 6]);
  40026c:	69a0      	ldr	r0, [r4, #24]
  40026e:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 7]);
  400270:	69e0      	ldr	r0, [r4, #28]
  400272:	47a8      	blx	r5
	for (ul_addr = 0; ul_addr < (ul_size - ul_size % 8); ul_addr += 8) {
  400274:	3608      	adds	r6, #8
  400276:	3420      	adds	r4, #32
  400278:	454e      	cmp	r6, r9
  40027a:	d3eb      	bcc.n	400254 <ili93xx_write_ram_buffer+0x14>
	}
	for (; ul_addr < ul_size; ul_addr++) {
  40027c:	4546      	cmp	r6, r8
  40027e:	d208      	bcs.n	400292 <ili93xx_write_ram_buffer+0x52>
  400280:	eb07 0786 	add.w	r7, r7, r6, lsl #2
		ili93xx_write_ram(p_ul_buf[ul_addr]);
  400284:	4d05      	ldr	r5, [pc, #20]	; (40029c <ili93xx_write_ram_buffer+0x5c>)
  400286:	f857 0b04 	ldr.w	r0, [r7], #4
  40028a:	47a8      	blx	r5
	for (; ul_addr < ul_size; ul_addr++) {
  40028c:	3601      	adds	r6, #1
  40028e:	45b0      	cmp	r8, r6
  400290:	d1f9      	bne.n	400286 <ili93xx_write_ram_buffer+0x46>
  400292:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	for (ul_addr = 0; ul_addr < (ul_size - ul_size % 8); ul_addr += 8) {
  400296:	464e      	mov	r6, r9
  400298:	e7f0      	b.n	40027c <ili93xx_write_ram_buffer+0x3c>
  40029a:	bf00      	nop
  40029c:	00400229 	.word	0x00400229

004002a0 <ili93xx_write_register_word>:
	*((volatile uint8_t *)(BOARD_ILI93XX_ADDR)) = lcd_index;
  4002a0:	f04f 43c2 	mov.w	r3, #1627389952	; 0x61000000
  4002a4:	2200      	movs	r2, #0
  4002a6:	701a      	strb	r2, [r3, #0]
  4002a8:	7018      	strb	r0, [r3, #0]
 */
static void ili93xx_write_register_word(uint8_t uc_reg, uint16_t us_data)
{
	LCD_IR(0);
	LCD_IR(uc_reg);
	LCD_WD((us_data >> 8) & 0xFF);
  4002aa:	0a0a      	lsrs	r2, r1, #8
	*((volatile uint8_t *)((BOARD_ILI93XX_ADDR) | (BOARD_ILI93XX_RS))) =
  4002ac:	3302      	adds	r3, #2
  4002ae:	701a      	strb	r2, [r3, #0]
	LCD_WD(us_data & 0xFF);
  4002b0:	b2c9      	uxtb	r1, r1
  4002b2:	7019      	strb	r1, [r3, #0]
  4002b4:	4770      	bx	lr
	...

004002b8 <ili93xx_write_register>:
 * \param uc_reg register address.
 * \param us_data data to be written.
 */
static void ili93xx_write_register(uint8_t uc_reg, uint8_t *p_data,
		uint8_t uc_datacnt)
{
  4002b8:	b410      	push	{r4}
	*((volatile uint8_t *)(BOARD_ILI93XX_ADDR)) = lcd_index;
  4002ba:	f04f 43c2 	mov.w	r3, #1627389952	; 0x61000000
  4002be:	2400      	movs	r4, #0
  4002c0:	701c      	strb	r4, [r3, #0]
  4002c2:	7018      	strb	r0, [r3, #0]
	LCD_IR(0);
	LCD_IR(uc_reg);
	for (uint8_t i = 0; i < uc_datacnt; i++) {
  4002c4:	b14a      	cbz	r2, 4002da <ili93xx_write_register+0x22>
  4002c6:	1e4b      	subs	r3, r1, #1
  4002c8:	1e50      	subs	r0, r2, #1
  4002ca:	fa51 f180 	uxtab	r1, r1, r0
	*((volatile uint8_t *)((BOARD_ILI93XX_ADDR) | (BOARD_ILI93XX_RS))) =
  4002ce:	4804      	ldr	r0, [pc, #16]	; (4002e0 <ili93xx_write_register+0x28>)
		LCD_WD(p_data[i]);
  4002d0:	f813 2f01 	ldrb.w	r2, [r3, #1]!
  4002d4:	7002      	strb	r2, [r0, #0]
	for (uint8_t i = 0; i < uc_datacnt; i++) {
  4002d6:	428b      	cmp	r3, r1
  4002d8:	d1fa      	bne.n	4002d0 <ili93xx_write_register+0x18>
	}
}
  4002da:	bc10      	pop	{r4}
  4002dc:	4770      	bx	lr
  4002de:	bf00      	nop
  4002e0:	61000002 	.word	0x61000002

004002e4 <ili93xx_delay>:

/**
 * \brief Delay function.
 */
static void ili93xx_delay(uint32_t ul_ms)
{
  4002e4:	b082      	sub	sp, #8
	volatile uint32_t i;

	for (i = 0; i < ul_ms; i++) {
  4002e6:	2300      	movs	r3, #0
  4002e8:	9301      	str	r3, [sp, #4]
  4002ea:	9b01      	ldr	r3, [sp, #4]
  4002ec:	4298      	cmp	r0, r3
  4002ee:	d911      	bls.n	400314 <ili93xx_delay+0x30>
		for (i = 0; i < 100000; i++) {
  4002f0:	2100      	movs	r1, #0
  4002f2:	4a09      	ldr	r2, [pc, #36]	; (400318 <ili93xx_delay+0x34>)
  4002f4:	9101      	str	r1, [sp, #4]
  4002f6:	9b01      	ldr	r3, [sp, #4]
  4002f8:	4293      	cmp	r3, r2
  4002fa:	d805      	bhi.n	400308 <ili93xx_delay+0x24>
  4002fc:	9b01      	ldr	r3, [sp, #4]
  4002fe:	3301      	adds	r3, #1
  400300:	9301      	str	r3, [sp, #4]
  400302:	9b01      	ldr	r3, [sp, #4]
  400304:	4293      	cmp	r3, r2
  400306:	d9f9      	bls.n	4002fc <ili93xx_delay+0x18>
	for (i = 0; i < ul_ms; i++) {
  400308:	9b01      	ldr	r3, [sp, #4]
  40030a:	3301      	adds	r3, #1
  40030c:	9301      	str	r3, [sp, #4]
  40030e:	9b01      	ldr	r3, [sp, #4]
  400310:	4283      	cmp	r3, r0
  400312:	d3ef      	bcc.n	4002f4 <ili93xx_delay+0x10>
		}
	}
}
  400314:	b002      	add	sp, #8
  400316:	4770      	bx	lr
  400318:	0001869f 	.word	0x0001869f

0040031c <ili93xx_check_box_coordinates>:
 * \param p_ul_x2 X coordinate of lower-right corner on LCD.
 * \param p_ul_y2 Y coordinate of lower-right corner on LCD.
 */
static void ili93xx_check_box_coordinates(uint32_t *p_ul_x1, uint32_t *p_ul_y1,
		uint32_t *p_ul_x2, uint32_t *p_ul_y2)
{
  40031c:	b430      	push	{r4, r5}
	uint32_t dw;

	if (*p_ul_x1 >= g_ul_lcd_x_length) {
  40031e:	4c15      	ldr	r4, [pc, #84]	; (400374 <ili93xx_check_box_coordinates+0x58>)
  400320:	6824      	ldr	r4, [r4, #0]
  400322:	6805      	ldr	r5, [r0, #0]
  400324:	42a5      	cmp	r5, r4
		*p_ul_x1 = g_ul_lcd_x_length - 1;
  400326:	bf24      	itt	cs
  400328:	f104 35ff 	addcs.w	r5, r4, #4294967295
  40032c:	6005      	strcs	r5, [r0, #0]
	}

	if (*p_ul_x2 >= g_ul_lcd_x_length) {
  40032e:	6815      	ldr	r5, [r2, #0]
  400330:	42ac      	cmp	r4, r5
		*p_ul_x2 = g_ul_lcd_x_length - 1;
  400332:	bf9c      	itt	ls
  400334:	f104 34ff 	addls.w	r4, r4, #4294967295
  400338:	6014      	strls	r4, [r2, #0]
	}

	if (*p_ul_y1 >= g_ul_lcd_y_length) {
  40033a:	4c0f      	ldr	r4, [pc, #60]	; (400378 <ili93xx_check_box_coordinates+0x5c>)
  40033c:	6824      	ldr	r4, [r4, #0]
  40033e:	680d      	ldr	r5, [r1, #0]
  400340:	42a5      	cmp	r5, r4
		*p_ul_y1 = g_ul_lcd_y_length - 1;
  400342:	bf24      	itt	cs
  400344:	f104 35ff 	addcs.w	r5, r4, #4294967295
  400348:	600d      	strcs	r5, [r1, #0]
	}

	if (*p_ul_y2 >= g_ul_lcd_y_length) {
  40034a:	681d      	ldr	r5, [r3, #0]
  40034c:	42ac      	cmp	r4, r5
		*p_ul_y2 = g_ul_lcd_y_length - 1;
  40034e:	bf9c      	itt	ls
  400350:	f104 34ff 	addls.w	r4, r4, #4294967295
  400354:	601c      	strls	r4, [r3, #0]
	}

	if (*p_ul_x1 > *p_ul_x2) {
  400356:	6804      	ldr	r4, [r0, #0]
  400358:	6815      	ldr	r5, [r2, #0]
  40035a:	42ac      	cmp	r4, r5
		dw = *p_ul_x1;
		*p_ul_x1 = *p_ul_x2;
  40035c:	bf84      	itt	hi
  40035e:	6005      	strhi	r5, [r0, #0]
		*p_ul_x2 = dw;
  400360:	6014      	strhi	r4, [r2, #0]
	}

	if (*p_ul_y1 > *p_ul_y2) {
  400362:	680a      	ldr	r2, [r1, #0]
  400364:	6818      	ldr	r0, [r3, #0]
  400366:	4282      	cmp	r2, r0
		dw = *p_ul_y1;
		*p_ul_y1 = *p_ul_y2;
  400368:	bf84      	itt	hi
  40036a:	6008      	strhi	r0, [r1, #0]
		*p_ul_y2 = dw;
  40036c:	601a      	strhi	r2, [r3, #0]
	}
}
  40036e:	bc30      	pop	{r4, r5}
  400370:	4770      	bx	lr
  400372:	bf00      	nop
  400374:	20000000 	.word	0x20000000
  400378:	20000004 	.word	0x20000004

0040037c <ili93xx_device_type_identify>:
 *        ILI9341 device ID locates in Read ID4 (RD3h) register.
 *
 * \return 0 if secceed in identifying device; otherwise fails.
 */
uint8_t ili93xx_device_type_identify(void)
{
  40037c:	b082      	sub	sp, #8
	*((volatile uint8_t *)(BOARD_ILI93XX_ADDR)) = lcd_index;
  40037e:	f04f 43c2 	mov.w	r3, #1627389952	; 0x61000000
  400382:	2200      	movs	r2, #0
  400384:	701a      	strb	r2, [r3, #0]
  400386:	22d3      	movs	r2, #211	; 0xd3
  400388:	701a      	strb	r2, [r3, #0]
																lcd_data;
}

static inline uint8_t LCD_RD(void)
{
	return *((volatile uint8_t *)((BOARD_ILI93XX_ADDR) |(BOARD_ILI93XX_RS)));
  40038a:	491a      	ldr	r1, [pc, #104]	; (4003f4 <ili93xx_device_type_identify+0x78>)
  40038c:	780b      	ldrb	r3, [r1, #0]
		p_data[i] = LCD_RD();
  40038e:	f88d 3000 	strb.w	r3, [sp]
  400392:	780b      	ldrb	r3, [r1, #0]
  400394:	f88d 3001 	strb.w	r3, [sp, #1]
  400398:	780b      	ldrb	r3, [r1, #0]
  40039a:	b2da      	uxtb	r2, r3
  40039c:	f88d 2002 	strb.w	r2, [sp, #2]
  4003a0:	780b      	ldrb	r3, [r1, #0]
  4003a2:	b2db      	uxtb	r3, r3
  4003a4:	f88d 3003 	strb.w	r3, [sp, #3]
	uint8_t paratable[6];
	uint16_t chipid;

	/** Read ID4 (RD4h) register to get device code for ILI9341*/
	ili93xx_read_register(ILI9341_CMD_READ_ID4, paratable, 4);
	chipid = ((uint16_t)paratable[2] << 8) + paratable[3];
  4003a8:	eb03 2302 	add.w	r3, r3, r2, lsl #8

	if (chipid == ILI9341_DEVICE_CODE) {
  4003ac:	b29b      	uxth	r3, r3
  4003ae:	f249 3241 	movw	r2, #37697	; 0x9341
  4003b2:	4293      	cmp	r3, r2
  4003b4:	d014      	beq.n	4003e0 <ili93xx_device_type_identify+0x64>
	*((volatile uint8_t *)(BOARD_ILI93XX_ADDR)) = lcd_index;
  4003b6:	f04f 43c2 	mov.w	r3, #1627389952	; 0x61000000
  4003ba:	2200      	movs	r2, #0
  4003bc:	701a      	strb	r2, [r3, #0]
  4003be:	701a      	strb	r2, [r3, #0]
	return *((volatile uint8_t *)((BOARD_ILI93XX_ADDR) |(BOARD_ILI93XX_RS)));
  4003c0:	490c      	ldr	r1, [pc, #48]	; (4003f4 <ili93xx_device_type_identify+0x78>)
  4003c2:	780b      	ldrb	r3, [r1, #0]
  4003c4:	b2da      	uxtb	r2, r3
		p_data[i] = LCD_RD();
  4003c6:	f88d 2000 	strb.w	r2, [sp]
  4003ca:	780b      	ldrb	r3, [r1, #0]
		return 0;
	}

	/** Driver Code Read (R00h) for ILI9325*/
	ili93xx_read_register(ILI9325_DEVICE_CODE_REG, paratable, 2);
	chipid = ((uint16_t)paratable[0] << 8) + paratable[1];
  4003cc:	eb03 2302 	add.w	r3, r3, r2, lsl #8
	if (chipid == ILI9325_DEVICE_CODE) {
  4003d0:	b29b      	uxth	r3, r3
  4003d2:	f249 3225 	movw	r2, #37669	; 0x9325
  4003d6:	4293      	cmp	r3, r2
  4003d8:	d007      	beq.n	4003ea <ili93xx_device_type_identify+0x6e>
		g_uc_device_type = DEVICE_TYPE_ILI9325;
		return 0;
	}

	return 1;
  4003da:	2001      	movs	r0, #1
}
  4003dc:	b002      	add	sp, #8
  4003de:	4770      	bx	lr
		g_uc_device_type = DEVICE_TYPE_ILI9341;
  4003e0:	2202      	movs	r2, #2
  4003e2:	4b05      	ldr	r3, [pc, #20]	; (4003f8 <ili93xx_device_type_identify+0x7c>)
  4003e4:	701a      	strb	r2, [r3, #0]
		return 0;
  4003e6:	2000      	movs	r0, #0
  4003e8:	e7f8      	b.n	4003dc <ili93xx_device_type_identify+0x60>
		g_uc_device_type = DEVICE_TYPE_ILI9325;
  4003ea:	2201      	movs	r2, #1
  4003ec:	4b02      	ldr	r3, [pc, #8]	; (4003f8 <ili93xx_device_type_identify+0x7c>)
  4003ee:	701a      	strb	r2, [r3, #0]
		return 0;
  4003f0:	2000      	movs	r0, #0
  4003f2:	e7f3      	b.n	4003dc <ili93xx_device_type_identify+0x60>
  4003f4:	61000002 	.word	0x61000002
  4003f8:	200009fc 	.word	0x200009fc

004003fc <ili93xx_display_on>:

/**
 * \brief Turn on the LCD.
 */
void ili93xx_display_on(void)
{
  4003fc:	b508      	push	{r3, lr}
	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  4003fe:	4b09      	ldr	r3, [pc, #36]	; (400424 <ili93xx_display_on+0x28>)
  400400:	781b      	ldrb	r3, [r3, #0]
  400402:	2b01      	cmp	r3, #1
  400404:	d002      	beq.n	40040c <ili93xx_display_on+0x10>
		ili93xx_write_register_word(ILI9325_DISP_CTRL1,
				ILI9325_DISP_CTRL1_BASEE |
				ILI9325_DISP_CTRL1_GON |
				ILI9325_DISP_CTRL1_DTE |
				ILI9325_DISP_CTRL1_D(0x03));
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
  400406:	2b02      	cmp	r3, #2
  400408:	d006      	beq.n	400418 <ili93xx_display_on+0x1c>
  40040a:	bd08      	pop	{r3, pc}
		ili93xx_write_register_word(ILI9325_DISP_CTRL1,
  40040c:	f240 1133 	movw	r1, #307	; 0x133
  400410:	2007      	movs	r0, #7
  400412:	4b05      	ldr	r3, [pc, #20]	; (400428 <ili93xx_display_on+0x2c>)
  400414:	4798      	blx	r3
  400416:	bd08      	pop	{r3, pc}
		ili93xx_write_register(ILI9341_CMD_DISPLAY_ON, NULL, 0);
  400418:	2200      	movs	r2, #0
  40041a:	4611      	mov	r1, r2
  40041c:	2029      	movs	r0, #41	; 0x29
  40041e:	4b03      	ldr	r3, [pc, #12]	; (40042c <ili93xx_display_on+0x30>)
  400420:	4798      	blx	r3
	}
}
  400422:	e7f2      	b.n	40040a <ili93xx_display_on+0xe>
  400424:	200009fc 	.word	0x200009fc
  400428:	004002a1 	.word	0x004002a1
  40042c:	004002b9 	.word	0x004002b9

00400430 <ili93xx_set_foreground_color>:
 * \brief Set foreground color.
 *
 * \param ul_color foreground color.
 */
void ili93xx_set_foreground_color(ili93xx_color_t ul_color)
{
  400430:	4a04      	ldr	r2, [pc, #16]	; (400444 <ili93xx_set_foreground_color+0x14>)
  400432:	1f13      	subs	r3, r2, #4
  400434:	f502 726f 	add.w	r2, r2, #956	; 0x3bc
	uint32_t i;

	/** Fill the cache with selected color */
	for (i = 0; i < LCD_DATA_CACHE_SIZE; ++i) {
		g_ul_pixel_cache[i] = ul_color;
  400438:	f843 0f04 	str.w	r0, [r3, #4]!
	for (i = 0; i < LCD_DATA_CACHE_SIZE; ++i) {
  40043c:	4293      	cmp	r3, r2
  40043e:	d1fb      	bne.n	400438 <ili93xx_set_foreground_color+0x8>
	}
}
  400440:	4770      	bx	lr
  400442:	bf00      	nop
  400444:	20000a00 	.word	0x20000a00

00400448 <ili93xx_set_window>:
 * \param ul_width The width of the window.
 * \param ul_height The height of the window.
 */
void ili93xx_set_window(uint32_t ul_x, uint32_t ul_y, uint32_t ul_width,
		uint32_t ul_height)
{
  400448:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40044c:	b082      	sub	sp, #8
  40044e:	460c      	mov	r4, r1
  400450:	4617      	mov	r7, r2
  400452:	461e      	mov	r6, r3
	Assert(ul_x <= (g_ul_lcd_x_length - 1));
	Assert(ul_y <= (g_ul_lcd_y_length - 1));
	Assert(ul_width <= (g_ul_lcd_x_length - ul_x));
	Assert(ul_height <= (g_ul_lcd_y_length - ul_y));
	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  400454:	4b23      	ldr	r3, [pc, #140]	; (4004e4 <ili93xx_set_window+0x9c>)
  400456:	781b      	ldrb	r3, [r3, #0]
  400458:	2b01      	cmp	r3, #1
  40045a:	d004      	beq.n	400466 <ili93xx_set_window+0x1e>
				(uint16_t)ul_y);

		/** Set Vertical Address End Position */
		ili93xx_write_register_word(ILI9325_VERTICAL_ADDR_END,
				(uint16_t)(ul_y + ul_height - 1));
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
  40045c:	2b02      	cmp	r3, #2
  40045e:	d017      	beq.n	400490 <ili93xx_set_window+0x48>
		paratable[2] = ((ul_y + ul_height - 1) >> 8) & 0xFF;
		paratable[3] = (ul_y + ul_height - 1) & 0xFF;
		ili93xx_write_register(ILI9341_CMD_PAGE_ADDRESS_SET,
				       paratable, 4);
	}
}
  400460:	b002      	add	sp, #8
  400462:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		ili93xx_write_register_word(ILI9325_HORIZONTAL_ADDR_START,
  400466:	b285      	uxth	r5, r0
  400468:	4629      	mov	r1, r5
  40046a:	2050      	movs	r0, #80	; 0x50
  40046c:	f8df 807c 	ldr.w	r8, [pc, #124]	; 4004ec <ili93xx_set_window+0xa4>
  400470:	47c0      	blx	r8
		ili93xx_write_register_word(ILI9325_HORIZONTAL_ADDR_END,
  400472:	1e78      	subs	r0, r7, #1
  400474:	4428      	add	r0, r5
  400476:	b281      	uxth	r1, r0
  400478:	2051      	movs	r0, #81	; 0x51
  40047a:	47c0      	blx	r8
		ili93xx_write_register_word(ILI9325_VERTICAL_ADDR_START,
  40047c:	b2a4      	uxth	r4, r4
  40047e:	4621      	mov	r1, r4
  400480:	2052      	movs	r0, #82	; 0x52
  400482:	47c0      	blx	r8
		ili93xx_write_register_word(ILI9325_VERTICAL_ADDR_END,
  400484:	3e01      	subs	r6, #1
  400486:	4434      	add	r4, r6
  400488:	b2a1      	uxth	r1, r4
  40048a:	2053      	movs	r0, #83	; 0x53
  40048c:	47c0      	blx	r8
  40048e:	e7e7      	b.n	400460 <ili93xx_set_window+0x18>
		paratable[0] = (ul_x >> 8) & 0xFF;
  400490:	0a03      	lsrs	r3, r0, #8
  400492:	f88d 3004 	strb.w	r3, [sp, #4]
		paratable[1] = ul_x & 0xFF;
  400496:	b2c2      	uxtb	r2, r0
  400498:	f88d 2005 	strb.w	r2, [sp, #5]
		paratable[2] = ((ul_x + ul_width - 1) >> 8) & 0xFF;
  40049c:	1e7b      	subs	r3, r7, #1
  40049e:	4418      	add	r0, r3
  4004a0:	0a00      	lsrs	r0, r0, #8
  4004a2:	f88d 0006 	strb.w	r0, [sp, #6]
		paratable[3] = (ul_x + ul_width - 1) & 0xFF;
  4004a6:	461f      	mov	r7, r3
  4004a8:	4417      	add	r7, r2
  4004aa:	f88d 7007 	strb.w	r7, [sp, #7]
		ili93xx_write_register(ILI9341_CMD_COLUMN_ADDRESS_SET,
  4004ae:	2204      	movs	r2, #4
  4004b0:	eb0d 0102 	add.w	r1, sp, r2
  4004b4:	202a      	movs	r0, #42	; 0x2a
  4004b6:	4d0c      	ldr	r5, [pc, #48]	; (4004e8 <ili93xx_set_window+0xa0>)
  4004b8:	47a8      	blx	r5
		paratable[0] = (ul_y >> 8) & 0xFF;
  4004ba:	0a23      	lsrs	r3, r4, #8
  4004bc:	f88d 3004 	strb.w	r3, [sp, #4]
		paratable[1] = ul_y & 0xFF;
  4004c0:	b2e2      	uxtb	r2, r4
  4004c2:	f88d 2005 	strb.w	r2, [sp, #5]
		paratable[2] = ((ul_y + ul_height - 1) >> 8) & 0xFF;
  4004c6:	1e73      	subs	r3, r6, #1
  4004c8:	441c      	add	r4, r3
  4004ca:	0a24      	lsrs	r4, r4, #8
  4004cc:	f88d 4006 	strb.w	r4, [sp, #6]
		paratable[3] = (ul_y + ul_height - 1) & 0xFF;
  4004d0:	461e      	mov	r6, r3
  4004d2:	4416      	add	r6, r2
  4004d4:	f88d 6007 	strb.w	r6, [sp, #7]
		ili93xx_write_register(ILI9341_CMD_PAGE_ADDRESS_SET,
  4004d8:	2204      	movs	r2, #4
  4004da:	eb0d 0102 	add.w	r1, sp, r2
  4004de:	202b      	movs	r0, #43	; 0x2b
  4004e0:	47a8      	blx	r5
}
  4004e2:	e7bd      	b.n	400460 <ili93xx_set_window+0x18>
  4004e4:	200009fc 	.word	0x200009fc
  4004e8:	004002b9 	.word	0x004002b9
  4004ec:	004002a1 	.word	0x004002a1

004004f0 <ili93xx_set_cursor_position>:
 *
 * \param us_x X coordinate of upper-left corner on LCD.
 * \param us_y Y coordinate of upper-left corner on LCD.
 */
void ili93xx_set_cursor_position(uint16_t us_x, uint16_t us_y)
{
  4004f0:	b538      	push	{r3, r4, r5, lr}
	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  4004f2:	4b07      	ldr	r3, [pc, #28]	; (400510 <ili93xx_set_cursor_position+0x20>)
  4004f4:	781b      	ldrb	r3, [r3, #0]
  4004f6:	2b01      	cmp	r3, #1
  4004f8:	d000      	beq.n	4004fc <ili93xx_set_cursor_position+0xc>
  4004fa:	bd38      	pop	{r3, r4, r5, pc}
  4004fc:	460c      	mov	r4, r1
  4004fe:	4601      	mov	r1, r0
		/** GRAM Horizontal/Vertical Address Set (R20h, R21h) */
		ili93xx_write_register_word(ILI9325_HORIZONTAL_GRAM_ADDR_SET, us_x);
  400500:	2020      	movs	r0, #32
  400502:	4d04      	ldr	r5, [pc, #16]	; (400514 <ili93xx_set_cursor_position+0x24>)
  400504:	47a8      	blx	r5
		ili93xx_write_register_word(ILI9325_VERTICAL_GRAM_ADDR_SET, us_y);
  400506:	4621      	mov	r1, r4
  400508:	2021      	movs	r0, #33	; 0x21
  40050a:	47a8      	blx	r5
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
		/** There is no corresponding operation for ILI9341. */
	}
}
  40050c:	e7f5      	b.n	4004fa <ili93xx_set_cursor_position+0xa>
  40050e:	bf00      	nop
  400510:	200009fc 	.word	0x200009fc
  400514:	004002a1 	.word	0x004002a1

00400518 <ili93xx_init>:
{
  400518:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  40051c:	b083      	sub	sp, #12
  40051e:	4606      	mov	r6, r0
	if (ili93xx_device_type_identify() != 0) {
  400520:	4bac      	ldr	r3, [pc, #688]	; (4007d4 <ili93xx_init+0x2bc>)
  400522:	4798      	blx	r3
  400524:	2800      	cmp	r0, #0
  400526:	f040 8152 	bne.w	4007ce <ili93xx_init+0x2b6>
	g_ul_lcd_x_length = ILI93XX_LCD_WIDTH;
  40052a:	22f0      	movs	r2, #240	; 0xf0
  40052c:	4baa      	ldr	r3, [pc, #680]	; (4007d8 <ili93xx_init+0x2c0>)
  40052e:	601a      	str	r2, [r3, #0]
	g_ul_lcd_y_length = ILI93XX_LCD_HEIGHT;
  400530:	f44f 72a0 	mov.w	r2, #320	; 0x140
  400534:	4ba9      	ldr	r3, [pc, #676]	; (4007dc <ili93xx_init+0x2c4>)
  400536:	601a      	str	r2, [r3, #0]
	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  400538:	4ba9      	ldr	r3, [pc, #676]	; (4007e0 <ili93xx_init+0x2c8>)
  40053a:	781b      	ldrb	r3, [r3, #0]
  40053c:	2b01      	cmp	r3, #1
  40053e:	d006      	beq.n	40054e <ili93xx_init+0x36>
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
  400540:	2b02      	cmp	r3, #2
  400542:	f000 80b5 	beq.w	4006b0 <ili93xx_init+0x198>
		return 1;
  400546:	2001      	movs	r0, #1
}
  400548:	b003      	add	sp, #12
  40054a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		ili93xx_write_register_word(ILI9325_DISP_CTRL1, ILI9325_DISP_CTRL1_GON |
  40054e:	2133      	movs	r1, #51	; 0x33
  400550:	2007      	movs	r0, #7
  400552:	4ca4      	ldr	r4, [pc, #656]	; (4007e4 <ili93xx_init+0x2cc>)
  400554:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_POWER_CTRL1, 0x0000);
  400556:	2100      	movs	r1, #0
  400558:	2010      	movs	r0, #16
  40055a:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_START_OSC_CTRL,
  40055c:	2101      	movs	r1, #1
  40055e:	2000      	movs	r0, #0
  400560:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_DRIVER_OUTPUT_CTRL1,
  400562:	f44f 7180 	mov.w	r1, #256	; 0x100
  400566:	2001      	movs	r0, #1
  400568:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_LCD_DRIVING_CTRL,
  40056a:	f44f 61e0 	mov.w	r1, #1792	; 0x700
  40056e:	2002      	movs	r0, #2
  400570:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_RESIZE_CTRL, 0x0000);
  400572:	2100      	movs	r1, #0
  400574:	2004      	movs	r0, #4
  400576:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_DISP_CTRL2,
  400578:	f240 2107 	movw	r1, #519	; 0x207
  40057c:	2008      	movs	r0, #8
  40057e:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_DISP_CTRL3, 0x0000);
  400580:	2100      	movs	r1, #0
  400582:	2009      	movs	r0, #9
  400584:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_DISP_CTRL4, 0x0000);
  400586:	2100      	movs	r1, #0
  400588:	200a      	movs	r0, #10
  40058a:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_RGB_DISP_INTERFACE_CTRL1,
  40058c:	2100      	movs	r1, #0
  40058e:	200c      	movs	r0, #12
  400590:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_FRAME_MAKER_POS, 0x0000);
  400592:	2100      	movs	r1, #0
  400594:	200d      	movs	r0, #13
  400596:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_RGB_DISP_INTERFACE_CTRL2,
  400598:	2100      	movs	r1, #0
  40059a:	200f      	movs	r0, #15
  40059c:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_POWER_CTRL1, 0x0000);
  40059e:	2100      	movs	r1, #0
  4005a0:	2010      	movs	r0, #16
  4005a2:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_POWER_CTRL2, 0x0000);
  4005a4:	2100      	movs	r1, #0
  4005a6:	2011      	movs	r0, #17
  4005a8:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_POWER_CTRL3, 0x0000);
  4005aa:	2100      	movs	r1, #0
  4005ac:	2012      	movs	r0, #18
  4005ae:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_POWER_CTRL4, 0x0000);
  4005b0:	2100      	movs	r1, #0
  4005b2:	2013      	movs	r0, #19
  4005b4:	47a0      	blx	r4
		ili93xx_delay(200);
  4005b6:	20c8      	movs	r0, #200	; 0xc8
  4005b8:	4d8b      	ldr	r5, [pc, #556]	; (4007e8 <ili93xx_init+0x2d0>)
  4005ba:	47a8      	blx	r5
		ili93xx_write_register_word(ILI9325_POWER_CTRL1,
  4005bc:	f241 2190 	movw	r1, #4752	; 0x1290
  4005c0:	2010      	movs	r0, #16
  4005c2:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_POWER_CTRL2,
  4005c4:	f240 2127 	movw	r1, #551	; 0x227
  4005c8:	2011      	movs	r0, #17
  4005ca:	47a0      	blx	r4
		ili93xx_delay(50);
  4005cc:	2032      	movs	r0, #50	; 0x32
  4005ce:	47a8      	blx	r5
		ili93xx_write_register_word(ILI9325_POWER_CTRL3,
  4005d0:	211b      	movs	r1, #27
  4005d2:	2012      	movs	r0, #18
  4005d4:	47a0      	blx	r4
		ili93xx_delay(50);
  4005d6:	2032      	movs	r0, #50	; 0x32
  4005d8:	47a8      	blx	r5
		ili93xx_write_register_word(ILI9325_POWER_CTRL4,
  4005da:	f44f 5188 	mov.w	r1, #4352	; 0x1100
  4005de:	2013      	movs	r0, #19
  4005e0:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_POWER_CTRL7,
  4005e2:	2119      	movs	r1, #25
  4005e4:	2029      	movs	r0, #41	; 0x29
  4005e6:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_FRAME_RATE_AND_COLOR_CTRL,
  4005e8:	210d      	movs	r1, #13
  4005ea:	202b      	movs	r0, #43	; 0x2b
  4005ec:	47a0      	blx	r4
		ili93xx_delay(50);
  4005ee:	2032      	movs	r0, #50	; 0x32
  4005f0:	47a8      	blx	r5
		ili93xx_write_register_word(ILI9325_GAMMA_CTL1, 0x0000);
  4005f2:	2100      	movs	r1, #0
  4005f4:	2030      	movs	r0, #48	; 0x30
  4005f6:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_GAMMA_CTL2,
  4005f8:	f44f 7101 	mov.w	r1, #516	; 0x204
  4005fc:	2031      	movs	r0, #49	; 0x31
  4005fe:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_GAMMA_CTL3,
  400600:	f44f 7100 	mov.w	r1, #512	; 0x200
  400604:	2032      	movs	r0, #50	; 0x32
  400606:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_GAMMA_CTL4,
  400608:	2107      	movs	r1, #7
  40060a:	2035      	movs	r0, #53	; 0x35
  40060c:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_GAMMA_CTL5,
  40060e:	f241 4104 	movw	r1, #5124	; 0x1404
  400612:	2036      	movs	r0, #54	; 0x36
  400614:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_GAMMA_CTL6,
  400616:	f240 7105 	movw	r1, #1797	; 0x705
  40061a:	2037      	movs	r0, #55	; 0x37
  40061c:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_GAMMA_CTL7,
  40061e:	f240 3105 	movw	r1, #773	; 0x305
  400622:	2038      	movs	r0, #56	; 0x38
  400624:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_GAMMA_CTL8,
  400626:	f240 7107 	movw	r1, #1799	; 0x707
  40062a:	2039      	movs	r0, #57	; 0x39
  40062c:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_GAMMA_CTL9,
  40062e:	f240 7101 	movw	r1, #1793	; 0x701
  400632:	203c      	movs	r0, #60	; 0x3c
  400634:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_GAMMA_CTL10,
  400636:	210e      	movs	r1, #14
  400638:	203d      	movs	r0, #61	; 0x3d
  40063a:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_ENTRY_MODE,
  40063c:	f24d 0110 	movw	r1, #53264	; 0xd010
  400640:	2003      	movs	r0, #3
  400642:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_DRIVER_OUTPUT_CTRL2,
  400644:	f44f 4127 	mov.w	r1, #42752	; 0xa700
  400648:	2060      	movs	r0, #96	; 0x60
  40064a:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_BASE_IMG_DISP_CTRL,
  40064c:	2101      	movs	r1, #1
  40064e:	2061      	movs	r0, #97	; 0x61
  400650:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_VERTICAL_SCROLL_CTRL,
  400652:	2100      	movs	r1, #0
  400654:	206a      	movs	r0, #106	; 0x6a
  400656:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_PARTIAL_IMG1_DISP_POS,
  400658:	2100      	movs	r1, #0
  40065a:	2080      	movs	r0, #128	; 0x80
  40065c:	47a0      	blx	r4
		ili93xx_write_register_word(
  40065e:	2100      	movs	r1, #0
  400660:	2081      	movs	r0, #129	; 0x81
  400662:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_PARTIAL_IMG1_AREA_END_LINE,
  400664:	2100      	movs	r1, #0
  400666:	2082      	movs	r0, #130	; 0x82
  400668:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_PARTIAL_IMG2_DISP_POS,
  40066a:	2100      	movs	r1, #0
  40066c:	2083      	movs	r0, #131	; 0x83
  40066e:	47a0      	blx	r4
		ili93xx_write_register_word(
  400670:	2100      	movs	r1, #0
  400672:	2084      	movs	r0, #132	; 0x84
  400674:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_PARTIAL_IMG2_AREA_END_LINE,
  400676:	2100      	movs	r1, #0
  400678:	2085      	movs	r0, #133	; 0x85
  40067a:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_PANEL_INTERFACE_CTRL1,
  40067c:	2110      	movs	r1, #16
  40067e:	2090      	movs	r0, #144	; 0x90
  400680:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_PANEL_INTERFACE_CTRL2,
  400682:	f44f 61c0 	mov.w	r1, #1536	; 0x600
  400686:	2092      	movs	r0, #146	; 0x92
  400688:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_PANEL_INTERFACE_CTRL4,
  40068a:	f44f 7188 	mov.w	r1, #272	; 0x110
  40068e:	2095      	movs	r0, #149	; 0x95
  400690:	47a0      	blx	r4
		ili93xx_set_window(0, 0, p_opt->ul_width, p_opt->ul_height);
  400692:	6873      	ldr	r3, [r6, #4]
  400694:	6832      	ldr	r2, [r6, #0]
  400696:	2100      	movs	r1, #0
  400698:	4608      	mov	r0, r1
  40069a:	4c54      	ldr	r4, [pc, #336]	; (4007ec <ili93xx_init+0x2d4>)
  40069c:	47a0      	blx	r4
		ili93xx_set_foreground_color(p_opt->foreground_color);
  40069e:	68b0      	ldr	r0, [r6, #8]
  4006a0:	4b53      	ldr	r3, [pc, #332]	; (4007f0 <ili93xx_init+0x2d8>)
  4006a2:	4798      	blx	r3
		ili93xx_set_cursor_position(0, 0);
  4006a4:	2100      	movs	r1, #0
  4006a6:	4608      	mov	r0, r1
  4006a8:	4b52      	ldr	r3, [pc, #328]	; (4007f4 <ili93xx_init+0x2dc>)
  4006aa:	4798      	blx	r3
	return 0;
  4006ac:	2000      	movs	r0, #0
  4006ae:	e74b      	b.n	400548 <ili93xx_init+0x30>
		paratable[0] = 0x39;
  4006b0:	2339      	movs	r3, #57	; 0x39
  4006b2:	f88d 3000 	strb.w	r3, [sp]
		paratable[1] = 0x2C;
  4006b6:	232c      	movs	r3, #44	; 0x2c
  4006b8:	f88d 3001 	strb.w	r3, [sp, #1]
		paratable[2] = 0x00;
  4006bc:	2400      	movs	r4, #0
  4006be:	f88d 4002 	strb.w	r4, [sp, #2]
		paratable[3] = 0x34;
  4006c2:	2334      	movs	r3, #52	; 0x34
  4006c4:	f88d 3003 	strb.w	r3, [sp, #3]
		paratable[4] = 0x02;
  4006c8:	2702      	movs	r7, #2
  4006ca:	f88d 7004 	strb.w	r7, [sp, #4]
		ili93xx_write_register(ILI9341_CMD_POWER_CONTROL_A, paratable, 5);
  4006ce:	2205      	movs	r2, #5
  4006d0:	4669      	mov	r1, sp
  4006d2:	20cb      	movs	r0, #203	; 0xcb
  4006d4:	4d48      	ldr	r5, [pc, #288]	; (4007f8 <ili93xx_init+0x2e0>)
  4006d6:	47a8      	blx	r5
		paratable[0] = 0;
  4006d8:	f88d 4000 	strb.w	r4, [sp]
		paratable[1] = 0xAA;
  4006dc:	23aa      	movs	r3, #170	; 0xaa
  4006de:	f88d 3001 	strb.w	r3, [sp, #1]
		paratable[2] = 0xB0;
  4006e2:	23b0      	movs	r3, #176	; 0xb0
  4006e4:	f88d 3002 	strb.w	r3, [sp, #2]
		ili93xx_write_register(ILI9341_CMD_POWER_CONTROL_B, paratable, 3);
  4006e8:	2203      	movs	r2, #3
  4006ea:	4669      	mov	r1, sp
  4006ec:	20cf      	movs	r0, #207	; 0xcf
  4006ee:	47a8      	blx	r5
		paratable[0] = 0x30;
  4006f0:	2330      	movs	r3, #48	; 0x30
  4006f2:	f88d 3000 	strb.w	r3, [sp]
		ili93xx_write_register(ILI9341_CMD_PUMP_RATIO_CONTROL,
  4006f6:	2201      	movs	r2, #1
  4006f8:	4669      	mov	r1, sp
  4006fa:	20f7      	movs	r0, #247	; 0xf7
  4006fc:	47a8      	blx	r5
		paratable[0] = 0x25;
  4006fe:	2325      	movs	r3, #37	; 0x25
  400700:	f88d 3000 	strb.w	r3, [sp]
		ili93xx_write_register(ILI9341_CMD_POWER_CONTROL_1, paratable, 1);
  400704:	2201      	movs	r2, #1
  400706:	4669      	mov	r1, sp
  400708:	20c0      	movs	r0, #192	; 0xc0
  40070a:	47a8      	blx	r5
		paratable[0] = 0x11;
  40070c:	f04f 0911 	mov.w	r9, #17
  400710:	f88d 9000 	strb.w	r9, [sp]
		ili93xx_write_register(ILI9341_CMD_POWER_CONTROL_2, paratable, 1);
  400714:	2201      	movs	r2, #1
  400716:	4669      	mov	r1, sp
  400718:	20c1      	movs	r0, #193	; 0xc1
  40071a:	47a8      	blx	r5
		paratable[0] = 0x5C;
  40071c:	235c      	movs	r3, #92	; 0x5c
  40071e:	f88d 3000 	strb.w	r3, [sp]
		paratable[1] = 0x4C;
  400722:	234c      	movs	r3, #76	; 0x4c
  400724:	f88d 3001 	strb.w	r3, [sp, #1]
		ili93xx_write_register(ILI9341_CMD_VCOM_CONTROL_1, paratable, 2);
  400728:	463a      	mov	r2, r7
  40072a:	4669      	mov	r1, sp
  40072c:	20c5      	movs	r0, #197	; 0xc5
  40072e:	47a8      	blx	r5
		paratable[0] = 0x94;
  400730:	2394      	movs	r3, #148	; 0x94
  400732:	f88d 3000 	strb.w	r3, [sp]
		ili93xx_write_register(ILI9341_CMD_VCOM_CONTROL_2, paratable, 1);
  400736:	2201      	movs	r2, #1
  400738:	4669      	mov	r1, sp
  40073a:	20c7      	movs	r0, #199	; 0xc7
  40073c:	47a8      	blx	r5
		paratable[0] = 0x85;
  40073e:	2385      	movs	r3, #133	; 0x85
  400740:	f88d 3000 	strb.w	r3, [sp]
		paratable[1] = 0x01;
  400744:	f04f 0801 	mov.w	r8, #1
  400748:	f88d 8001 	strb.w	r8, [sp, #1]
		paratable[2] = 0x78;
  40074c:	2378      	movs	r3, #120	; 0x78
  40074e:	f88d 3002 	strb.w	r3, [sp, #2]
		ili93xx_write_register(ILI9341_CMD_DRIVER_TIMING_CTL_A, paratable, 3);
  400752:	2203      	movs	r2, #3
  400754:	4669      	mov	r1, sp
  400756:	20e8      	movs	r0, #232	; 0xe8
  400758:	47a8      	blx	r5
		paratable[0] = 0x00;
  40075a:	f88d 4000 	strb.w	r4, [sp]
		paratable[1] = 0x00;
  40075e:	f88d 4001 	strb.w	r4, [sp, #1]
		ili93xx_write_register(ILI9341_CMD_DRIVER_TIMING_CTL_B, paratable, 2);
  400762:	463a      	mov	r2, r7
  400764:	4669      	mov	r1, sp
  400766:	20ea      	movs	r0, #234	; 0xea
  400768:	47a8      	blx	r5
		paratable[0] = ILI9341_CMD_MEMORY_ACCESS_CONTROL_MX |
  40076a:	2348      	movs	r3, #72	; 0x48
  40076c:	f88d 3000 	strb.w	r3, [sp]
		ili93xx_write_register(ILI9341_CMD_MEMORY_ACCESS_CONTROL,
  400770:	4642      	mov	r2, r8
  400772:	4669      	mov	r1, sp
  400774:	2036      	movs	r0, #54	; 0x36
  400776:	47a8      	blx	r5
		paratable[0] = 0x06;
  400778:	2306      	movs	r3, #6
  40077a:	f88d 3000 	strb.w	r3, [sp]
		ili93xx_write_register(ILI9341_CMD_PIXEL_FORMAT_SET, paratable, 1);
  40077e:	4642      	mov	r2, r8
  400780:	4669      	mov	r1, sp
  400782:	203a      	movs	r0, #58	; 0x3a
  400784:	47a8      	blx	r5
		paratable[0] = 0x02;
  400786:	f88d 7000 	strb.w	r7, [sp]
		paratable[1] = 0x82;
  40078a:	2382      	movs	r3, #130	; 0x82
  40078c:	f88d 3001 	strb.w	r3, [sp, #1]
		paratable[2] = 0x27;
  400790:	2327      	movs	r3, #39	; 0x27
  400792:	f88d 3002 	strb.w	r3, [sp, #2]
		paratable[3] = 0x00;
  400796:	f88d 4003 	strb.w	r4, [sp, #3]
		ili93xx_write_register(ILI9341_CMD_DISPLAY_FUNCTION_CTL, paratable, 4);
  40079a:	2204      	movs	r2, #4
  40079c:	4669      	mov	r1, sp
  40079e:	20b6      	movs	r0, #182	; 0xb6
  4007a0:	47a8      	blx	r5
		ili93xx_set_window(0, 0, p_opt->ul_width, p_opt->ul_height);
  4007a2:	6873      	ldr	r3, [r6, #4]
  4007a4:	6832      	ldr	r2, [r6, #0]
  4007a6:	4621      	mov	r1, r4
  4007a8:	4620      	mov	r0, r4
  4007aa:	4f10      	ldr	r7, [pc, #64]	; (4007ec <ili93xx_init+0x2d4>)
  4007ac:	47b8      	blx	r7
		ili93xx_set_foreground_color(p_opt->foreground_color);
  4007ae:	68b0      	ldr	r0, [r6, #8]
  4007b0:	4b0f      	ldr	r3, [pc, #60]	; (4007f0 <ili93xx_init+0x2d8>)
  4007b2:	4798      	blx	r3
		ili93xx_write_register(ILI9341_CMD_SLEEP_OUT, paratable, 0);
  4007b4:	4622      	mov	r2, r4
  4007b6:	4669      	mov	r1, sp
  4007b8:	4648      	mov	r0, r9
  4007ba:	47a8      	blx	r5
		ili93xx_delay(10);
  4007bc:	200a      	movs	r0, #10
  4007be:	4b0a      	ldr	r3, [pc, #40]	; (4007e8 <ili93xx_init+0x2d0>)
  4007c0:	4798      	blx	r3
		ili93xx_write_register(ILI9341_CMD_DISPLAY_ON, paratable, 0);
  4007c2:	4622      	mov	r2, r4
  4007c4:	4669      	mov	r1, sp
  4007c6:	2029      	movs	r0, #41	; 0x29
  4007c8:	47a8      	blx	r5
	return 0;
  4007ca:	4620      	mov	r0, r4
  4007cc:	e6bc      	b.n	400548 <ili93xx_init+0x30>
		return 1;
  4007ce:	2001      	movs	r0, #1
  4007d0:	e6ba      	b.n	400548 <ili93xx_init+0x30>
  4007d2:	bf00      	nop
  4007d4:	0040037d 	.word	0x0040037d
  4007d8:	20000000 	.word	0x20000000
  4007dc:	20000004 	.word	0x20000004
  4007e0:	200009fc 	.word	0x200009fc
  4007e4:	004002a1 	.word	0x004002a1
  4007e8:	004002e5 	.word	0x004002e5
  4007ec:	00400449 	.word	0x00400449
  4007f0:	00400431 	.word	0x00400431
  4007f4:	004004f1 	.word	0x004004f1
  4007f8:	004002b9 	.word	0x004002b9

004007fc <ili93xx_draw_pixel>:
 *
 * \return 0 if succeeds, otherwise fails.
 */
uint32_t ili93xx_draw_pixel(uint32_t ul_x, uint32_t ul_y)
{
	if ((ul_x >= g_ul_lcd_x_length) || (ul_y >= g_ul_lcd_y_length)) {
  4007fc:	4b16      	ldr	r3, [pc, #88]	; (400858 <ili93xx_draw_pixel+0x5c>)
  4007fe:	681b      	ldr	r3, [r3, #0]
  400800:	4283      	cmp	r3, r0
  400802:	d924      	bls.n	40084e <ili93xx_draw_pixel+0x52>
  400804:	4b15      	ldr	r3, [pc, #84]	; (40085c <ili93xx_draw_pixel+0x60>)
  400806:	681b      	ldr	r3, [r3, #0]
  400808:	428b      	cmp	r3, r1
  40080a:	d922      	bls.n	400852 <ili93xx_draw_pixel+0x56>
{
  40080c:	b510      	push	{r4, lr}
		return 1;
	}

	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  40080e:	4b14      	ldr	r3, [pc, #80]	; (400860 <ili93xx_draw_pixel+0x64>)
  400810:	781b      	ldrb	r3, [r3, #0]
  400812:	2b01      	cmp	r3, #1
  400814:	d003      	beq.n	40081e <ili93xx_draw_pixel+0x22>
		/** Set cursor */
		ili93xx_set_cursor_position(ul_x, ul_y);
		/** Prepare to write in GRAM */
		ili93xx_write_ram_prepare();
		ili93xx_write_ram(*g_ul_pixel_cache);
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
  400816:	2b02      	cmp	r3, #2
  400818:	d00d      	beq.n	400836 <ili93xx_draw_pixel+0x3a>
		/** Prepare to write in GRAM */
		ili93xx_write_ram_prepare();
		ili93xx_write_ram(*g_ul_pixel_cache);
	}

	return 0;
  40081a:	2000      	movs	r0, #0
}
  40081c:	bd10      	pop	{r4, pc}
		ili93xx_set_cursor_position(ul_x, ul_y);
  40081e:	b289      	uxth	r1, r1
  400820:	b280      	uxth	r0, r0
  400822:	4b10      	ldr	r3, [pc, #64]	; (400864 <ili93xx_draw_pixel+0x68>)
  400824:	4798      	blx	r3
		ili93xx_write_ram_prepare();
  400826:	4b10      	ldr	r3, [pc, #64]	; (400868 <ili93xx_draw_pixel+0x6c>)
  400828:	4798      	blx	r3
		ili93xx_write_ram(*g_ul_pixel_cache);
  40082a:	4b10      	ldr	r3, [pc, #64]	; (40086c <ili93xx_draw_pixel+0x70>)
  40082c:	6818      	ldr	r0, [r3, #0]
  40082e:	4b10      	ldr	r3, [pc, #64]	; (400870 <ili93xx_draw_pixel+0x74>)
  400830:	4798      	blx	r3
	return 0;
  400832:	2000      	movs	r0, #0
  400834:	bd10      	pop	{r4, pc}
		ili93xx_set_window(ul_x, ul_y, 0, 0);
  400836:	2300      	movs	r3, #0
  400838:	461a      	mov	r2, r3
  40083a:	4c0e      	ldr	r4, [pc, #56]	; (400874 <ili93xx_draw_pixel+0x78>)
  40083c:	47a0      	blx	r4
		ili93xx_write_ram_prepare();
  40083e:	4b0a      	ldr	r3, [pc, #40]	; (400868 <ili93xx_draw_pixel+0x6c>)
  400840:	4798      	blx	r3
		ili93xx_write_ram(*g_ul_pixel_cache);
  400842:	4b0a      	ldr	r3, [pc, #40]	; (40086c <ili93xx_draw_pixel+0x70>)
  400844:	6818      	ldr	r0, [r3, #0]
  400846:	4b0a      	ldr	r3, [pc, #40]	; (400870 <ili93xx_draw_pixel+0x74>)
  400848:	4798      	blx	r3
	return 0;
  40084a:	2000      	movs	r0, #0
  40084c:	bd10      	pop	{r4, pc}
		return 1;
  40084e:	2001      	movs	r0, #1
  400850:	4770      	bx	lr
  400852:	2001      	movs	r0, #1
  400854:	4770      	bx	lr
  400856:	bf00      	nop
  400858:	20000000 	.word	0x20000000
  40085c:	20000004 	.word	0x20000004
  400860:	200009fc 	.word	0x200009fc
  400864:	004004f1 	.word	0x004004f1
  400868:	004001f5 	.word	0x004001f5
  40086c:	20000a00 	.word	0x20000a00
  400870:	00400229 	.word	0x00400229
  400874:	00400449 	.word	0x00400449

00400878 <ili93xx_draw_filled_rectangle>:
 * \param ul_x2 X coordinate of lower-right corner on LCD.
 * \param ul_y2 Y coordinate of lower-right corner on LCD.
 */
void ili93xx_draw_filled_rectangle(uint32_t ul_x1, uint32_t ul_y1,
		uint32_t ul_x2, uint32_t ul_y2)
{
  400878:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40087c:	b084      	sub	sp, #16
  40087e:	9003      	str	r0, [sp, #12]
  400880:	9102      	str	r1, [sp, #8]
  400882:	9201      	str	r2, [sp, #4]
  400884:	aa04      	add	r2, sp, #16
  400886:	f842 3d10 	str.w	r3, [r2, #-16]!
	uint32_t size, blocks;

	/** Swap coordinates if necessary */
	ili93xx_check_box_coordinates(&ul_x1, &ul_y1, &ul_x2, &ul_y2);
  40088a:	4613      	mov	r3, r2
  40088c:	aa01      	add	r2, sp, #4
  40088e:	a902      	add	r1, sp, #8
  400890:	a803      	add	r0, sp, #12
  400892:	4c22      	ldr	r4, [pc, #136]	; (40091c <ili93xx_draw_filled_rectangle+0xa4>)
  400894:	47a0      	blx	r4

	/** Determine the refresh window area */
	ili93xx_set_window(ul_x1, ul_y1, (ul_x2 - ul_x1) + 1,
  400896:	9803      	ldr	r0, [sp, #12]
  400898:	9902      	ldr	r1, [sp, #8]
  40089a:	9b00      	ldr	r3, [sp, #0]
  40089c:	3301      	adds	r3, #1
  40089e:	9a01      	ldr	r2, [sp, #4]
  4008a0:	3201      	adds	r2, #1
  4008a2:	1a5b      	subs	r3, r3, r1
  4008a4:	1a12      	subs	r2, r2, r0
  4008a6:	4c1e      	ldr	r4, [pc, #120]	; (400920 <ili93xx_draw_filled_rectangle+0xa8>)
  4008a8:	47a0      	blx	r4
			(ul_y2 - ul_y1) + 1);

	/** Set cursor */
	ili93xx_set_cursor_position(ul_x1, ul_y1);
  4008aa:	f8bd 1008 	ldrh.w	r1, [sp, #8]
  4008ae:	f8bd 000c 	ldrh.w	r0, [sp, #12]
  4008b2:	4b1c      	ldr	r3, [pc, #112]	; (400924 <ili93xx_draw_filled_rectangle+0xac>)
  4008b4:	4798      	blx	r3

	/** Prepare to write in Graphic RAM */
	ili93xx_write_ram_prepare();
  4008b6:	4b1c      	ldr	r3, [pc, #112]	; (400928 <ili93xx_draw_filled_rectangle+0xb0>)
  4008b8:	4798      	blx	r3

	size = (ul_x2 - ul_x1 + 1) * (ul_y2 - ul_y1 + 1);
  4008ba:	9a03      	ldr	r2, [sp, #12]
  4008bc:	9b01      	ldr	r3, [sp, #4]
  4008be:	1a9a      	subs	r2, r3, r2
  4008c0:	9b00      	ldr	r3, [sp, #0]
  4008c2:	f103 0801 	add.w	r8, r3, #1
  4008c6:	9b02      	ldr	r3, [sp, #8]
  4008c8:	eba8 0803 	sub.w	r8, r8, r3
  4008cc:	fb02 8808 	mla	r8, r2, r8, r8

	/** Send pixels blocks => one SPI IT / block */
	blocks = size / LCD_DATA_CACHE_SIZE;
  4008d0:	4b16      	ldr	r3, [pc, #88]	; (40092c <ili93xx_draw_filled_rectangle+0xb4>)
  4008d2:	fba3 2308 	umull	r2, r3, r3, r8
  4008d6:	09db      	lsrs	r3, r3, #7
	while (blocks--) {
  4008d8:	b153      	cbz	r3, 4008f0 <ili93xx_draw_filled_rectangle+0x78>
  4008da:	1e5c      	subs	r4, r3, #1
		ili93xx_write_ram_buffer(g_ul_pixel_cache,
  4008dc:	4f14      	ldr	r7, [pc, #80]	; (400930 <ili93xx_draw_filled_rectangle+0xb8>)
  4008de:	26f0      	movs	r6, #240	; 0xf0
  4008e0:	4d14      	ldr	r5, [pc, #80]	; (400934 <ili93xx_draw_filled_rectangle+0xbc>)
  4008e2:	4631      	mov	r1, r6
  4008e4:	4638      	mov	r0, r7
  4008e6:	47a8      	blx	r5
	while (blocks--) {
  4008e8:	3c01      	subs	r4, #1
  4008ea:	f1b4 3fff 	cmp.w	r4, #4294967295
  4008ee:	d1f8      	bne.n	4008e2 <ili93xx_draw_filled_rectangle+0x6a>
								LCD_DATA_CACHE_SIZE);
	}

	/** Send remaining pixels */
	ili93xx_write_ram_buffer(g_ul_pixel_cache,
  4008f0:	490e      	ldr	r1, [pc, #56]	; (40092c <ili93xx_draw_filled_rectangle+0xb4>)
  4008f2:	fba1 3108 	umull	r3, r1, r1, r8
  4008f6:	09c9      	lsrs	r1, r1, #7
  4008f8:	ebc1 1101 	rsb	r1, r1, r1, lsl #4
  4008fc:	eba8 1101 	sub.w	r1, r8, r1, lsl #4
  400900:	480b      	ldr	r0, [pc, #44]	; (400930 <ili93xx_draw_filled_rectangle+0xb8>)
  400902:	4b0c      	ldr	r3, [pc, #48]	; (400934 <ili93xx_draw_filled_rectangle+0xbc>)
  400904:	4798      	blx	r3
					size % LCD_DATA_CACHE_SIZE);

	/** Reset the refresh window area */
	ili93xx_set_window(0, 0, g_ul_lcd_x_length, g_ul_lcd_y_length);
  400906:	4b0c      	ldr	r3, [pc, #48]	; (400938 <ili93xx_draw_filled_rectangle+0xc0>)
  400908:	681b      	ldr	r3, [r3, #0]
  40090a:	4a0c      	ldr	r2, [pc, #48]	; (40093c <ili93xx_draw_filled_rectangle+0xc4>)
  40090c:	6812      	ldr	r2, [r2, #0]
  40090e:	2100      	movs	r1, #0
  400910:	4608      	mov	r0, r1
  400912:	4c03      	ldr	r4, [pc, #12]	; (400920 <ili93xx_draw_filled_rectangle+0xa8>)
  400914:	47a0      	blx	r4
}
  400916:	b004      	add	sp, #16
  400918:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40091c:	0040031d 	.word	0x0040031d
  400920:	00400449 	.word	0x00400449
  400924:	004004f1 	.word	0x004004f1
  400928:	004001f5 	.word	0x004001f5
  40092c:	88888889 	.word	0x88888889
  400930:	20000a00 	.word	0x20000a00
  400934:	00400241 	.word	0x00400241
  400938:	20000004 	.word	0x20000004
  40093c:	20000000 	.word	0x20000000

00400940 <ili93xx_draw_string>:
 * \param ul_x X coordinate of string top-left corner.
 * \param ul_y Y coordinate of string top-left corner.
 * \param p_str String to display.
 */
void ili93xx_draw_string(uint32_t ul_x, uint32_t ul_y, const uint8_t *p_str)
{
  400940:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400944:	b085      	sub	sp, #20
  400946:	9003      	str	r0, [sp, #12]
  400948:	9202      	str	r2, [sp, #8]
	uint32_t xorg = ul_x;

	while (*p_str != 0) {
  40094a:	7813      	ldrb	r3, [r2, #0]
  40094c:	2b00      	cmp	r3, #0
  40094e:	d048      	beq.n	4009e2 <ili93xx_draw_string+0xa2>
  400950:	468b      	mov	fp, r1
  400952:	9001      	str	r0, [sp, #4]
				ili93xx_draw_pixel(ul_x + col, ul_y + row);
  400954:	f8df 8094 	ldr.w	r8, [pc, #148]	; 4009ec <ili93xx_draw_string+0xac>
  400958:	e033      	b.n	4009c2 <ili93xx_draw_string+0x82>
		/** If newline, jump to the next line (font height + 2) */
		if (*p_str == '\n') {
			ul_y += gfont.height + 2;
  40095a:	f10b 0b10 	add.w	fp, fp, #16
			ul_x = xorg;
  40095e:	9b03      	ldr	r3, [sp, #12]
  400960:	9301      	str	r3, [sp, #4]
  400962:	e029      	b.n	4009b8 <ili93xx_draw_string+0x78>
  400964:	3c01      	subs	r4, #1
		for (row = 0; row < 8; row++) {
  400966:	f1b4 3fff 	cmp.w	r4, #4294967295
  40096a:	d009      	beq.n	400980 <ili93xx_draw_string+0x40>
			if ((p_uc_charset10x14[offset0] >> (7 - row)) & 0x1) {
  40096c:	782b      	ldrb	r3, [r5, #0]
  40096e:	4123      	asrs	r3, r4
  400970:	f013 0f01 	tst.w	r3, #1
  400974:	d0f6      	beq.n	400964 <ili93xx_draw_string+0x24>
				ili93xx_draw_pixel(ul_x + col, ul_y + row);
  400976:	ebaa 0104 	sub.w	r1, sl, r4
  40097a:	4630      	mov	r0, r6
  40097c:	47c0      	blx	r8
  40097e:	e7f1      	b.n	400964 <ili93xx_draw_string+0x24>
		for (row = 0; row < 8; row++) {
  400980:	2407      	movs	r4, #7
				ili93xx_draw_pixel(ul_x + col, ul_y + row + 8);
  400982:	f10b 090f 	add.w	r9, fp, #15
  400986:	e002      	b.n	40098e <ili93xx_draw_string+0x4e>
  400988:	3c01      	subs	r4, #1
		for (row = 0; row < 6; row++) {
  40098a:	2c01      	cmp	r4, #1
  40098c:	d009      	beq.n	4009a2 <ili93xx_draw_string+0x62>
			if ((p_uc_charset10x14[offset1] >> (7 - row)) & 0x1) {
  40098e:	787b      	ldrb	r3, [r7, #1]
  400990:	4123      	asrs	r3, r4
  400992:	f013 0f01 	tst.w	r3, #1
  400996:	d0f7      	beq.n	400988 <ili93xx_draw_string+0x48>
				ili93xx_draw_pixel(ul_x + col, ul_y + row + 8);
  400998:	eba9 0104 	sub.w	r1, r9, r4
  40099c:	4630      	mov	r0, r6
  40099e:	47c0      	blx	r8
  4009a0:	e7f2      	b.n	400988 <ili93xx_draw_string+0x48>
  4009a2:	3502      	adds	r5, #2
  4009a4:	3601      	adds	r6, #1
	for (col = 0; col < 10; col++) {
  4009a6:	9b00      	ldr	r3, [sp, #0]
  4009a8:	42b3      	cmp	r3, r6
  4009aa:	d002      	beq.n	4009b2 <ili93xx_draw_string+0x72>
	offset = ((uint32_t)uc_c - 0x20) * 20;
  4009ac:	2407      	movs	r4, #7
  4009ae:	462f      	mov	r7, r5
  4009b0:	e7dc      	b.n	40096c <ili93xx_draw_string+0x2c>
			/**
			 * Draw the character and place cursor right after (font
			 * width + 2)
			 */
			ili93xx_draw_char(ul_x, ul_y, *p_str);
			ul_x += gfont.width + 2;
  4009b2:	9b01      	ldr	r3, [sp, #4]
  4009b4:	330c      	adds	r3, #12
  4009b6:	9301      	str	r3, [sp, #4]
	while (*p_str != 0) {
  4009b8:	9a02      	ldr	r2, [sp, #8]
  4009ba:	f812 3f01 	ldrb.w	r3, [r2, #1]!
  4009be:	9202      	str	r2, [sp, #8]
  4009c0:	b17b      	cbz	r3, 4009e2 <ili93xx_draw_string+0xa2>
		if (*p_str == '\n') {
  4009c2:	2b0a      	cmp	r3, #10
  4009c4:	d0c9      	beq.n	40095a <ili93xx_draw_string+0x1a>
	offset = ((uint32_t)uc_c - 0x20) * 20;
  4009c6:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  4009ca:	4d07      	ldr	r5, [pc, #28]	; (4009e8 <ili93xx_draw_string+0xa8>)
  4009cc:	eb05 0383 	add.w	r3, r5, r3, lsl #2
  4009d0:	f5a3 7520 	sub.w	r5, r3, #640	; 0x280
  4009d4:	9e01      	ldr	r6, [sp, #4]
  4009d6:	4633      	mov	r3, r6
  4009d8:	330a      	adds	r3, #10
  4009da:	9300      	str	r3, [sp, #0]
				ili93xx_draw_pixel(ul_x + col, ul_y + row);
  4009dc:	f10b 0a07 	add.w	sl, fp, #7
  4009e0:	e7e4      	b.n	4009ac <ili93xx_draw_string+0x6c>
		}

		p_str++;
	}
}
  4009e2:	b005      	add	sp, #20
  4009e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4009e8:	004070e4 	.word	0x004070e4
  4009ec:	004007fd 	.word	0x004007fd

004009f0 <adc_init>:
 *
 * \return 0 on success.
 */
uint32_t adc_init(Adc *p_adc, const uint32_t ul_mck,
		const uint32_t ul_adc_clock, const enum adc_startup_time startup)
{
  4009f0:	b430      	push	{r4, r5}
	uint32_t ul_prescal;

	/*  Reset the controller. */
	p_adc->ADC_CR = ADC_CR_SWRST;
  4009f2:	2401      	movs	r4, #1
  4009f4:	6004      	str	r4, [r0, #0]

	/* Reset Mode Register. */
	p_adc->ADC_MR = 0;
  4009f6:	2400      	movs	r4, #0
  4009f8:	6044      	str	r4, [r0, #4]

	/* Reset PDC transfer. */
	p_adc->ADC_PTCR = (ADC_PTCR_RXTDIS | ADC_PTCR_TXTDIS);
  4009fa:	f240 2502 	movw	r5, #514	; 0x202
  4009fe:	f8c0 5120 	str.w	r5, [r0, #288]	; 0x120
	p_adc->ADC_RCR = 0;
  400a02:	f8c0 4104 	str.w	r4, [r0, #260]	; 0x104
	p_adc->ADC_RNCR = 0;
  400a06:	f8c0 4114 	str.w	r4, [r0, #276]	; 0x114

	ul_prescal = ul_mck / (2 * ul_adc_clock) - 1;
	p_adc->ADC_MR |= ADC_MR_PRESCAL(ul_prescal) | startup;
  400a0a:	6845      	ldr	r5, [r0, #4]
	ul_prescal = ul_mck / (2 * ul_adc_clock) - 1;
  400a0c:	0052      	lsls	r2, r2, #1
  400a0e:	fbb1 f2f2 	udiv	r2, r1, r2
  400a12:	3a01      	subs	r2, #1
	p_adc->ADC_MR |= ADC_MR_PRESCAL(ul_prescal) | startup;
  400a14:	0212      	lsls	r2, r2, #8
  400a16:	b292      	uxth	r2, r2
  400a18:	432b      	orrs	r3, r5
  400a1a:	431a      	orrs	r2, r3
  400a1c:	6042      	str	r2, [r0, #4]
	return 0;
}
  400a1e:	4620      	mov	r0, r4
  400a20:	bc30      	pop	{r4, r5}
  400a22:	4770      	bx	lr

00400a24 <adc_configure_trigger>:
 *
 */
void adc_configure_trigger(Adc *p_adc, const enum adc_trigger_t trigger,
		uint8_t uc_freerun)
{
	p_adc->ADC_MR |= trigger | ((uc_freerun << 7) & ADC_MR_FREERUN);
  400a24:	6843      	ldr	r3, [r0, #4]
  400a26:	01d2      	lsls	r2, r2, #7
  400a28:	b2d2      	uxtb	r2, r2
  400a2a:	4319      	orrs	r1, r3
  400a2c:	430a      	orrs	r2, r1
  400a2e:	6042      	str	r2, [r0, #4]
  400a30:	4770      	bx	lr

00400a32 <adc_configure_timing>:
 * \param uc_settling Analog settling time = (uc_settling + 1) / ADC clock.
 * \param uc_transfer Data transfer time = (uc_transfer * 2 + 3) / ADC clock.
 */
void adc_configure_timing(Adc *p_adc, const uint8_t uc_tracking,
		const enum adc_settling_time_t settling,const uint8_t uc_transfer)
{
  400a32:	b410      	push	{r4}
	p_adc->ADC_MR |= ADC_MR_TRANSFER(uc_transfer)
  400a34:	6844      	ldr	r4, [r0, #4]
			| settling | ADC_MR_TRACKTIM(uc_tracking);
  400a36:	0609      	lsls	r1, r1, #24
  400a38:	f001 6170 	and.w	r1, r1, #251658240	; 0xf000000
	p_adc->ADC_MR |= ADC_MR_TRANSFER(uc_transfer)
  400a3c:	4321      	orrs	r1, r4
  400a3e:	430a      	orrs	r2, r1
  400a40:	0719      	lsls	r1, r3, #28
  400a42:	f001 5140 	and.w	r1, r1, #805306368	; 0x30000000
  400a46:	4311      	orrs	r1, r2
  400a48:	6041      	str	r1, [r0, #4]
}
  400a4a:	bc10      	pop	{r4}
  400a4c:	4770      	bx	lr

00400a4e <adc_start>:
 * \param p_adc Pointer to an ADC instance.
 */

void adc_start(Adc *p_adc)
{
	p_adc->ADC_CR = ADC_CR_START;
  400a4e:	2302      	movs	r3, #2
  400a50:	6003      	str	r3, [r0, #0]
  400a52:	4770      	bx	lr

00400a54 <adc_enable_channel>:
 * \param p_adc Pointer to an ADC instance.
 * \param adc_ch ADC channel number.
 */
void adc_enable_channel(Adc *p_adc, const enum adc_channel_num_t adc_ch)
{
	p_adc->ADC_CHER = 1 << adc_ch;
  400a54:	2301      	movs	r3, #1
  400a56:	fa03 f101 	lsl.w	r1, r3, r1
  400a5a:	6101      	str	r1, [r0, #16]
  400a5c:	4770      	bx	lr

00400a5e <adc_get_channel_value>:
 */
uint32_t adc_get_channel_value(const Adc *p_adc, const enum adc_channel_num_t adc_ch)
{
	uint32_t ul_data = 0;

	if (15 >= adc_ch) {
  400a5e:	290f      	cmp	r1, #15
		ul_data = *(p_adc->ADC_CDR + adc_ch);
  400a60:	bf9a      	itte	ls
  400a62:	3050      	addls	r0, #80	; 0x50
  400a64:	f850 0021 	ldrls.w	r0, [r0, r1, lsl #2]
	uint32_t ul_data = 0;
  400a68:	2000      	movhi	r0, #0
	}

	return ul_data;
}
  400a6a:	4770      	bx	lr

00400a6c <adc_enable_interrupt>:
 * \param p_adc Pointer to an ADC instance.
 * \param ul_source Interrupts to be enabled.
 */
void adc_enable_interrupt(Adc *p_adc, const uint32_t ul_source)
{
	p_adc->ADC_IER = ul_source;
  400a6c:	6241      	str	r1, [r0, #36]	; 0x24
  400a6e:	4770      	bx	lr

00400a70 <adc_get_status>:
 *
 * \return ADC status structure.
 */
uint32_t adc_get_status(const Adc *p_adc)
{
	return p_adc->ADC_ISR;
  400a70:	6b00      	ldr	r0, [r0, #48]	; 0x30
}
  400a72:	4770      	bx	lr

00400a74 <smc_set_setup_timing>:
 * \param ul_setup_timing Setup timing for NWE, NCS, NRD.
 */
void smc_set_setup_timing(Smc *p_smc, uint32_t ul_cs,
		uint32_t ul_setup_timing)
{
	p_smc->SMC_CS_NUMBER[ul_cs].SMC_SETUP = ul_setup_timing;
  400a74:	0109      	lsls	r1, r1, #4
  400a76:	5042      	str	r2, [r0, r1]
  400a78:	4770      	bx	lr

00400a7a <smc_set_pulse_timing>:
 * \param ul_pulse_timing Pulse timing for NWE,NCS,NRD.
 */
void smc_set_pulse_timing(Smc *p_smc, uint32_t ul_cs,
		uint32_t ul_pulse_timing)
{
	p_smc->SMC_CS_NUMBER[ul_cs].SMC_PULSE = ul_pulse_timing;
  400a7a:	eb00 1101 	add.w	r1, r0, r1, lsl #4
  400a7e:	604a      	str	r2, [r1, #4]
  400a80:	4770      	bx	lr

00400a82 <smc_set_cycle_timing>:
 * \param ul_cycle_timing Cycle timing for NWE and NRD.
 */
void smc_set_cycle_timing(Smc *p_smc, uint32_t ul_cs,
		uint32_t ul_cycle_timing)
{
	p_smc->SMC_CS_NUMBER[ul_cs].SMC_CYCLE = ul_cycle_timing;
  400a82:	eb00 1101 	add.w	r1, r0, r1, lsl #4
  400a86:	608a      	str	r2, [r1, #8]
  400a88:	4770      	bx	lr

00400a8a <smc_set_mode>:
 * \param ul_cs Chip select number to be set.
 * \param ul_mode SMC mode.
 */
void smc_set_mode(Smc *p_smc, uint32_t ul_cs, uint32_t ul_mode)
{
	p_smc->SMC_CS_NUMBER[ul_cs].SMC_MODE = ul_mode;
  400a8a:	eb00 1101 	add.w	r1, r0, r1, lsl #4
  400a8e:	60ca      	str	r2, [r1, #12]
  400a90:	4770      	bx	lr

00400a92 <tc_init>:
 */
void tc_init(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_mode)
{
  400a92:	b410      	push	{r4}

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400a94:	0189      	lsls	r1, r1, #6
  400a96:	1843      	adds	r3, r0, r1

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
  400a98:	2402      	movs	r4, #2
  400a9a:	5044      	str	r4, [r0, r1]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
  400a9c:	f04f 31ff 	mov.w	r1, #4294967295
  400aa0:	6299      	str	r1, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
  400aa2:	6a19      	ldr	r1, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
  400aa4:	605a      	str	r2, [r3, #4]
}
  400aa6:	bc10      	pop	{r4}
  400aa8:	4770      	bx	lr

00400aaa <tc_start>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
  400aaa:	0189      	lsls	r1, r1, #6
  400aac:	2305      	movs	r3, #5
  400aae:	5043      	str	r3, [r0, r1]
  400ab0:	4770      	bx	lr

00400ab2 <tc_write_rc>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RC = ul_value;
  400ab2:	eb00 1181 	add.w	r1, r0, r1, lsl #6
  400ab6:	61ca      	str	r2, [r1, #28]
  400ab8:	4770      	bx	lr

00400aba <tc_enable_interrupt>:

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400aba:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	tc_channel->TC_IER = ul_sources;
  400abe:	624a      	str	r2, [r1, #36]	; 0x24
  400ac0:	4770      	bx	lr

00400ac2 <tc_get_status>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
			
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400ac2:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	return tc_channel->TC_SR;
  400ac6:	6a08      	ldr	r0, [r1, #32]
}
  400ac8:	4770      	bx	lr

00400aca <tc_find_mck_divisor>:
		uint32_t ul_freq,
		uint32_t ul_mck,
		uint32_t *p_uldiv,
		uint32_t *p_ultcclks,
		uint32_t ul_boardmck)
{
  400aca:	b4f0      	push	{r4, r5, r6, r7}
  400acc:	b086      	sub	sp, #24
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  400ace:	2402      	movs	r4, #2
  400ad0:	9401      	str	r4, [sp, #4]
  400ad2:	2408      	movs	r4, #8
  400ad4:	9402      	str	r4, [sp, #8]
  400ad6:	2420      	movs	r4, #32
  400ad8:	9403      	str	r4, [sp, #12]
  400ada:	2480      	movs	r4, #128	; 0x80
  400adc:	9404      	str	r4, [sp, #16]
			ul_boardmck / FREQ_SLOW_CLOCK_EXT };
  400ade:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  400ae0:	0be4      	lsrs	r4, r4, #15
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  400ae2:	9405      	str	r4, [sp, #20]
	for (ul_index = 0;
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
		ul_high = ul_mck / divisors[ul_index];
		ul_low  = ul_high / TC_DIV_FACTOR;
		if (ul_freq > ul_high) {
  400ae4:	ebb0 0f51 	cmp.w	r0, r1, lsr #1
  400ae8:	d814      	bhi.n	400b14 <tc_find_mck_divisor+0x4a>
  400aea:	0c4c      	lsrs	r4, r1, #17
			return 0;
		} else if (ul_freq >= ul_low) {
  400aec:	42a0      	cmp	r0, r4
  400aee:	d217      	bcs.n	400b20 <tc_find_mck_divisor+0x56>
  400af0:	2501      	movs	r5, #1
		ul_high = ul_mck / divisors[ul_index];
  400af2:	af01      	add	r7, sp, #4
  400af4:	f857 4025 	ldr.w	r4, [r7, r5, lsl #2]
  400af8:	fbb1 f4f4 	udiv	r4, r1, r4
		ul_low  = ul_high / TC_DIV_FACTOR;
  400afc:	0c26      	lsrs	r6, r4, #16
		if (ul_freq > ul_high) {
  400afe:	4284      	cmp	r4, r0
  400b00:	d30a      	bcc.n	400b18 <tc_find_mck_divisor+0x4e>
		} else if (ul_freq >= ul_low) {
  400b02:	4286      	cmp	r6, r0
  400b04:	d90d      	bls.n	400b22 <tc_find_mck_divisor+0x58>
			ul_index++) {
  400b06:	3501      	adds	r5, #1
	for (ul_index = 0;
  400b08:	2d05      	cmp	r5, #5
  400b0a:	d1f3      	bne.n	400af4 <tc_find_mck_divisor+0x2a>
			break;
		}
	}
	if (ul_index >= (sizeof(divisors) / sizeof(divisors[0]))) {
		return 0;
  400b0c:	2000      	movs	r0, #0
	if (p_ultcclks) {
		*p_ultcclks = ul_index;
	}

	return 1;
}
  400b0e:	b006      	add	sp, #24
  400b10:	bcf0      	pop	{r4, r5, r6, r7}
  400b12:	4770      	bx	lr
			return 0;
  400b14:	2000      	movs	r0, #0
  400b16:	e7fa      	b.n	400b0e <tc_find_mck_divisor+0x44>
  400b18:	2000      	movs	r0, #0
  400b1a:	e7f8      	b.n	400b0e <tc_find_mck_divisor+0x44>
	return 1;
  400b1c:	2001      	movs	r0, #1
  400b1e:	e7f6      	b.n	400b0e <tc_find_mck_divisor+0x44>
	for (ul_index = 0;
  400b20:	2500      	movs	r5, #0
	if (p_uldiv) {
  400b22:	b12a      	cbz	r2, 400b30 <tc_find_mck_divisor+0x66>
		*p_uldiv = divisors[ul_index];
  400b24:	a906      	add	r1, sp, #24
  400b26:	eb01 0185 	add.w	r1, r1, r5, lsl #2
  400b2a:	f851 1c14 	ldr.w	r1, [r1, #-20]
  400b2e:	6011      	str	r1, [r2, #0]
	if (p_ultcclks) {
  400b30:	2b00      	cmp	r3, #0
  400b32:	d0f3      	beq.n	400b1c <tc_find_mck_divisor+0x52>
		*p_ultcclks = ul_index;
  400b34:	601d      	str	r5, [r3, #0]
	return 1;
  400b36:	2001      	movs	r0, #1
  400b38:	e7e9      	b.n	400b0e <tc_find_mck_divisor+0x44>

00400b3a <usart_write>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  400b3a:	6943      	ldr	r3, [r0, #20]
  400b3c:	f013 0f02 	tst.w	r3, #2
		return 1;
	}

	p_usart->US_THR = US_THR_TXCHR(c);
  400b40:	bf1d      	ittte	ne
  400b42:	f3c1 0108 	ubfxne	r1, r1, #0, #9
  400b46:	61c1      	strne	r1, [r0, #28]
	return 0;
  400b48:	2000      	movne	r0, #0
		return 1;
  400b4a:	2001      	moveq	r0, #1
}
  400b4c:	4770      	bx	lr

00400b4e <usart_read>:
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  400b4e:	6943      	ldr	r3, [r0, #20]
  400b50:	f013 0f01 	tst.w	r3, #1
  400b54:	d005      	beq.n	400b62 <usart_read+0x14>
		return 1;
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  400b56:	6983      	ldr	r3, [r0, #24]
  400b58:	f3c3 0308 	ubfx	r3, r3, #0, #9
  400b5c:	600b      	str	r3, [r1, #0]

	return 0;
  400b5e:	2000      	movs	r0, #0
  400b60:	4770      	bx	lr
		return 1;
  400b62:	2001      	movs	r0, #1
}
  400b64:	4770      	bx	lr
	...

00400b68 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
  400b68:	3801      	subs	r0, #1
  400b6a:	2802      	cmp	r0, #2
  400b6c:	d815      	bhi.n	400b9a <_write+0x32>
{
  400b6e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400b72:	460e      	mov	r6, r1
  400b74:	4614      	mov	r4, r2
		return -1;
	}

	for (; len != 0; --len) {
  400b76:	b19a      	cbz	r2, 400ba0 <_write+0x38>
  400b78:	460d      	mov	r5, r1
		if (ptr_put(stdio_base, *ptr++) < 0) {
  400b7a:	f8df 8038 	ldr.w	r8, [pc, #56]	; 400bb4 <_write+0x4c>
  400b7e:	4f0c      	ldr	r7, [pc, #48]	; (400bb0 <_write+0x48>)
  400b80:	f8d8 0000 	ldr.w	r0, [r8]
  400b84:	f815 1b01 	ldrb.w	r1, [r5], #1
  400b88:	683b      	ldr	r3, [r7, #0]
  400b8a:	4798      	blx	r3
  400b8c:	2800      	cmp	r0, #0
  400b8e:	db0a      	blt.n	400ba6 <_write+0x3e>
  400b90:	1ba8      	subs	r0, r5, r6
	for (; len != 0; --len) {
  400b92:	3c01      	subs	r4, #1
  400b94:	d1f4      	bne.n	400b80 <_write+0x18>
  400b96:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  400b9a:	f04f 30ff 	mov.w	r0, #4294967295
  400b9e:	4770      	bx	lr
	for (; len != 0; --len) {
  400ba0:	4610      	mov	r0, r2
  400ba2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			return -1;
  400ba6:	f04f 30ff 	mov.w	r0, #4294967295
		}
		++nChars;
	}
	return nChars;
}
  400baa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400bae:	bf00      	nop
  400bb0:	20000e70 	.word	0x20000e70
  400bb4:	20000e74 	.word	0x20000e74

00400bb8 <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
  400bb8:	b410      	push	{r4}
	uint32_t cd = 0;

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
  400bba:	23ac      	movs	r3, #172	; 0xac
  400bbc:	6003      	str	r3, [r0, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
  400bbe:	680b      	ldr	r3, [r1, #0]
  400bc0:	684a      	ldr	r2, [r1, #4]
  400bc2:	fbb3 f3f2 	udiv	r3, r3, r2
  400bc6:	091b      	lsrs	r3, r3, #4
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
  400bc8:	1e5c      	subs	r4, r3, #1
  400bca:	f64f 72fe 	movw	r2, #65534	; 0xfffe
  400bce:	4294      	cmp	r4, r2
  400bd0:	d80b      	bhi.n	400bea <uart_init+0x32>
		return 1;

	p_uart->UART_BRGR = cd;
  400bd2:	6203      	str	r3, [r0, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
  400bd4:	688b      	ldr	r3, [r1, #8]
  400bd6:	6043      	str	r3, [r0, #4]

#if (!SAMV71 && !SAMV70 && !SAME70 && !SAMS70)
	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
  400bd8:	f240 2302 	movw	r3, #514	; 0x202
  400bdc:	f8c0 3120 	str.w	r3, [r0, #288]	; 0x120
#endif

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
  400be0:	2350      	movs	r3, #80	; 0x50
  400be2:	6003      	str	r3, [r0, #0]

	return 0;
  400be4:	2000      	movs	r0, #0
}
  400be6:	bc10      	pop	{r4}
  400be8:	4770      	bx	lr
		return 1;
  400bea:	2001      	movs	r0, #1
  400bec:	e7fb      	b.n	400be6 <uart_init+0x2e>

00400bee <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  400bee:	6943      	ldr	r3, [r0, #20]
  400bf0:	f013 0f02 	tst.w	r3, #2
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
  400bf4:	bf1a      	itte	ne
  400bf6:	61c1      	strne	r1, [r0, #28]
	return 0;
  400bf8:	2000      	movne	r0, #0
		return 1;
  400bfa:	2001      	moveq	r0, #1
}
  400bfc:	4770      	bx	lr

00400bfe <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  400bfe:	6943      	ldr	r3, [r0, #20]
  400c00:	f013 0f01 	tst.w	r3, #1
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  400c04:	bf1d      	ittte	ne
  400c06:	6983      	ldrne	r3, [r0, #24]
  400c08:	700b      	strbne	r3, [r1, #0]
	return 0;
  400c0a:	2000      	movne	r0, #0
		return 1;
  400c0c:	2001      	moveq	r0, #1
}
  400c0e:	4770      	bx	lr

00400c10 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  400c10:	b510      	push	{r4, lr}
	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  400c12:	480e      	ldr	r0, [pc, #56]	; (400c4c <sysclk_init+0x3c>)
  400c14:	4b0e      	ldr	r3, [pc, #56]	; (400c50 <sysclk_init+0x40>)
  400c16:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  400c18:	213e      	movs	r1, #62	; 0x3e
  400c1a:	2000      	movs	r0, #0
  400c1c:	4b0d      	ldr	r3, [pc, #52]	; (400c54 <sysclk_init+0x44>)
  400c1e:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  400c20:	4c0d      	ldr	r4, [pc, #52]	; (400c58 <sysclk_init+0x48>)
  400c22:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  400c24:	2800      	cmp	r0, #0
  400c26:	d0fc      	beq.n	400c22 <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  400c28:	4b0c      	ldr	r3, [pc, #48]	; (400c5c <sysclk_init+0x4c>)
  400c2a:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  400c2c:	4a0c      	ldr	r2, [pc, #48]	; (400c60 <sysclk_init+0x50>)
  400c2e:	4b0d      	ldr	r3, [pc, #52]	; (400c64 <sysclk_init+0x54>)
  400c30:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
  400c32:	4c0d      	ldr	r4, [pc, #52]	; (400c68 <sysclk_init+0x58>)
  400c34:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  400c36:	2800      	cmp	r0, #0
  400c38:	d0fc      	beq.n	400c34 <sysclk_init+0x24>

		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  400c3a:	2010      	movs	r0, #16
  400c3c:	4b0b      	ldr	r3, [pc, #44]	; (400c6c <sysclk_init+0x5c>)
  400c3e:	4798      	blx	r3
		pmc_switch_mck_to_pllbck(CONFIG_SYSCLK_PRES);
	}
#endif

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  400c40:	4b0b      	ldr	r3, [pc, #44]	; (400c70 <sysclk_init+0x60>)
  400c42:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  400c44:	4801      	ldr	r0, [pc, #4]	; (400c4c <sysclk_init+0x3c>)
  400c46:	4b02      	ldr	r3, [pc, #8]	; (400c50 <sysclk_init+0x40>)
  400c48:	4798      	blx	r3
  400c4a:	bd10      	pop	{r4, pc}
  400c4c:	07270e00 	.word	0x07270e00
  400c50:	00401485 	.word	0x00401485
  400c54:	004011ed 	.word	0x004011ed
  400c58:	00401241 	.word	0x00401241
  400c5c:	00401251 	.word	0x00401251
  400c60:	20133f01 	.word	0x20133f01
  400c64:	400e0400 	.word	0x400e0400
  400c68:	00401261 	.word	0x00401261
  400c6c:	00401189 	.word	0x00401189
  400c70:	00401375 	.word	0x00401375

00400c74 <board_init>:
#include "conf_board.h"
#include "gpio.h"
#include "ioport.h"

void board_init(void)
{
  400c74:	b538      	push	{r3, r4, r5, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  400c76:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400c7a:	4b46      	ldr	r3, [pc, #280]	; (400d94 <board_init+0x120>)
  400c7c:	605a      	str	r2, [r3, #4]
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  400c7e:	200b      	movs	r0, #11
  400c80:	4c45      	ldr	r4, [pc, #276]	; (400d98 <board_init+0x124>)
  400c82:	47a0      	blx	r4
  400c84:	200c      	movs	r0, #12
  400c86:	47a0      	blx	r4
  400c88:	200d      	movs	r0, #13
  400c8a:	47a0      	blx	r4
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();

	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
  400c8c:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  400c90:	2013      	movs	r0, #19
  400c92:	4c42      	ldr	r4, [pc, #264]	; (400d9c <board_init+0x128>)
  400c94:	47a0      	blx	r4
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
  400c96:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  400c9a:	2014      	movs	r0, #20
  400c9c:	47a0      	blx	r4

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
  400c9e:	4940      	ldr	r1, [pc, #256]	; (400da0 <board_init+0x12c>)
  400ca0:	2023      	movs	r0, #35	; 0x23
  400ca2:	47a0      	blx	r4
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
  400ca4:	493f      	ldr	r1, [pc, #252]	; (400da4 <board_init+0x130>)
  400ca6:	204c      	movs	r0, #76	; 0x4c
  400ca8:	47a0      	blx	r4

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART0_PIO, PINS_UART0, PINS_UART0_FLAGS);
  400caa:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  400cae:	f44f 61c0 	mov.w	r1, #1536	; 0x600
  400cb2:	483d      	ldr	r0, [pc, #244]	; (400da8 <board_init+0x134>)
  400cb4:	4b3d      	ldr	r3, [pc, #244]	; (400dac <board_init+0x138>)
  400cb6:	4798      	blx	r3
#endif

	/* Configure ADC example pins */
#ifdef CONF_BOARD_ADC
	/* TC TIOA configuration */
	gpio_configure_pin(PIN_TC0_TIOA0,PIN_TC0_TIOA0_FLAGS);
  400cb8:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400cbc:	2000      	movs	r0, #0
  400cbe:	47a0      	blx	r4

	/* ADC Trigger configuration */
	gpio_configure_pin(PINS_ADC_TRIG, PINS_ADC_TRIG_FLAG);
  400cc0:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400cc4:	2008      	movs	r0, #8
  400cc6:	47a0      	blx	r4

	/* PWMH0 configuration */
	gpio_configure_pin(PIN_PWMC_PWMH0_TRIG, PIN_PWMC_PWMH0_TRIG_FLAG);
  400cc8:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400ccc:	2052      	movs	r0, #82	; 0x52
  400cce:	47a0      	blx	r4
	gpio_configure_pin(TWI1_CLK_GPIO, TWI1_CLK_FLAGS);
#endif

	/* Configure SPI pins */
#ifdef CONF_BOARD_SPI
	gpio_configure_pin(SPI_MISO_GPIO, SPI_MISO_FLAGS);
  400cd0:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400cd4:	200c      	movs	r0, #12
  400cd6:	47a0      	blx	r4
	gpio_configure_pin(SPI_MOSI_GPIO, SPI_MOSI_FLAGS);
  400cd8:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400cdc:	200d      	movs	r0, #13
  400cde:	47a0      	blx	r4
	gpio_configure_pin(SPI_SPCK_GPIO, SPI_SPCK_FLAGS);
  400ce0:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400ce4:	200e      	movs	r0, #14
  400ce6:	47a0      	blx	r4
	 * Hence a different PIN should be selected using the CONF_BOARD_SPI_NPCS_GPIO and
	 * CONF_BOARD_SPI_NPCS_FLAGS macros.
	 */

#  ifdef CONF_BOARD_SPI_NPCS0
	gpio_configure_pin(SPI_NPCS0_GPIO, SPI_NPCS0_FLAGS);
  400ce8:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400cec:	200b      	movs	r0, #11
  400cee:	47a0      	blx	r4
#  endif
#endif /* CONF_BOARD_SPI */

#ifdef CONF_BOARD_USART_RXD
	/* Configure USART RXD pin */
	gpio_configure_pin(PIN_USART1_RXD_IDX, PIN_USART1_RXD_FLAGS);
  400cf0:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400cf4:	2015      	movs	r0, #21
  400cf6:	47a0      	blx	r4
#endif

#ifdef CONF_BOARD_USART_TXD
	/* Configure USART TXD pin */
	gpio_configure_pin(PIN_USART1_TXD_IDX, PIN_USART1_TXD_FLAGS);
  400cf8:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400cfc:	2016      	movs	r0, #22
  400cfe:	47a0      	blx	r4
	gpio_configure_pin(PIN_USART1_SCK_IDX, PIN_USART1_SCK_FLAGS);
#endif

#ifdef CONF_BOARD_ADM3312_EN
	/* Configure ADM33312 enable pin */
	gpio_configure_pin(PIN_USART1_EN_IDX, PIN_USART1_EN_FLAGS);
  400d00:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  400d04:	2017      	movs	r0, #23
  400d06:	47a0      	blx	r4
	gpio_set_pin_low(PIN_USART1_EN_IDX);
  400d08:	2017      	movs	r0, #23
  400d0a:	4b29      	ldr	r3, [pc, #164]	; (400db0 <board_init+0x13c>)
  400d0c:	4798      	blx	r3
	gpio_set_pin_low(PIN_RE_IDX);
#endif

#if defined(CONF_BOARD_ILI9325) || defined(CONF_BOARD_ILI93XX)
	/* Configure LCD EBI pins */
	gpio_configure_pin(PIN_EBI_DATA_BUS_D0, PIN_EBI_DATA_BUS_FLAGS);
  400d0e:	4d29      	ldr	r5, [pc, #164]	; (400db4 <board_init+0x140>)
  400d10:	4629      	mov	r1, r5
  400d12:	2040      	movs	r0, #64	; 0x40
  400d14:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D1, PIN_EBI_DATA_BUS_FLAGS);
  400d16:	4629      	mov	r1, r5
  400d18:	2041      	movs	r0, #65	; 0x41
  400d1a:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D2, PIN_EBI_DATA_BUS_FLAGS);
  400d1c:	4629      	mov	r1, r5
  400d1e:	2042      	movs	r0, #66	; 0x42
  400d20:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D3, PIN_EBI_DATA_BUS_FLAGS);
  400d22:	4629      	mov	r1, r5
  400d24:	2043      	movs	r0, #67	; 0x43
  400d26:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D4, PIN_EBI_DATA_BUS_FLAGS);
  400d28:	4629      	mov	r1, r5
  400d2a:	2044      	movs	r0, #68	; 0x44
  400d2c:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D5, PIN_EBI_DATA_BUS_FLAGS);
  400d2e:	4629      	mov	r1, r5
  400d30:	2045      	movs	r0, #69	; 0x45
  400d32:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D6, PIN_EBI_DATA_BUS_FLAGS);
  400d34:	4629      	mov	r1, r5
  400d36:	2046      	movs	r0, #70	; 0x46
  400d38:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D7, PIN_EBI_DATA_BUS_FLAGS);
  400d3a:	4629      	mov	r1, r5
  400d3c:	2047      	movs	r0, #71	; 0x47
  400d3e:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_NRD, PIN_EBI_NRD_FLAGS);
  400d40:	4629      	mov	r1, r5
  400d42:	204b      	movs	r0, #75	; 0x4b
  400d44:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_NWE, PIN_EBI_NWE_FLAGS);
  400d46:	4629      	mov	r1, r5
  400d48:	2048      	movs	r0, #72	; 0x48
  400d4a:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_NCS1, PIN_EBI_NCS1_FLAGS);
  400d4c:	4629      	mov	r1, r5
  400d4e:	204f      	movs	r0, #79	; 0x4f
  400d50:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_LCD_RS, PIN_EBI_LCD_RS_FLAGS);
  400d52:	4629      	mov	r1, r5
  400d54:	2053      	movs	r0, #83	; 0x53
  400d56:	47a0      	blx	r4
#endif

#ifdef CONF_BOARD_AAT3155
	/* Configure Backlight control pin */
	gpio_configure_pin(BOARD_AAT31XX_SET_GPIO, BOARD_AAT31XX_SET_FLAGS);
  400d58:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  400d5c:	204d      	movs	r0, #77	; 0x4d
  400d5e:	47a0      	blx	r4
#endif

#ifdef CONF_BOARD_ADS7843
	/* Configure Touchscreen SPI pins */
	gpio_configure_pin(BOARD_ADS7843_IRQ_GPIO,BOARD_ADS7843_IRQ_FLAGS);
  400d60:	f105 5500 	add.w	r5, r5, #536870912	; 0x20000000
  400d64:	4629      	mov	r1, r5
  400d66:	2010      	movs	r0, #16
  400d68:	47a0      	blx	r4
	gpio_configure_pin(BOARD_ADS7843_BUSY_GPIO, BOARD_ADS7843_BUSY_FLAGS);
  400d6a:	4629      	mov	r1, r5
  400d6c:	2011      	movs	r0, #17
  400d6e:	47a0      	blx	r4
	gpio_configure_pin(SPI_MISO_GPIO, SPI_MISO_FLAGS);
  400d70:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400d74:	200c      	movs	r0, #12
  400d76:	47a0      	blx	r4
	gpio_configure_pin(SPI_MOSI_GPIO, SPI_MOSI_FLAGS);
  400d78:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400d7c:	200d      	movs	r0, #13
  400d7e:	47a0      	blx	r4
	gpio_configure_pin(SPI_SPCK_GPIO, SPI_SPCK_FLAGS);
  400d80:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400d84:	200e      	movs	r0, #14
  400d86:	47a0      	blx	r4
	gpio_configure_pin(SPI_NPCS0_GPIO, SPI_NPCS0_FLAGS);
  400d88:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400d8c:	200b      	movs	r0, #11
  400d8e:	47a0      	blx	r4
  400d90:	bd38      	pop	{r3, r4, r5, pc}
  400d92:	bf00      	nop
  400d94:	400e1450 	.word	0x400e1450
  400d98:	00401271 	.word	0x00401271
  400d9c:	00400eed 	.word	0x00400eed
  400da0:	28000079 	.word	0x28000079
  400da4:	28000059 	.word	0x28000059
  400da8:	400e0e00 	.word	0x400e0e00
  400dac:	0040100d 	.word	0x0040100d
  400db0:	00400eb1 	.word	0x00400eb1
  400db4:	08000001 	.word	0x08000001

00400db8 <pio_set>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_SODR = ul_mask;
  400db8:	6301      	str	r1, [r0, #48]	; 0x30
  400dba:	4770      	bx	lr

00400dbc <pio_clear>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_clear(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_CODR = ul_mask;
  400dbc:	6341      	str	r1, [r0, #52]	; 0x34
  400dbe:	4770      	bx	lr

00400dc0 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  400dc0:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  400dc2:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  400dc6:	d039      	beq.n	400e3c <pio_set_peripheral+0x7c>
  400dc8:	d813      	bhi.n	400df2 <pio_set_peripheral+0x32>
  400dca:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  400dce:	d025      	beq.n	400e1c <pio_set_peripheral+0x5c>
  400dd0:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  400dd4:	d10a      	bne.n	400dec <pio_set_peripheral+0x2c>

		ul_sr = p_pio->PIO_ABCDSR[1];
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
		break;
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400dd6:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400dd8:	4313      	orrs	r3, r2
  400dda:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400ddc:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400dde:	6f41      	ldr	r1, [r0, #116]	; 0x74
  400de0:	400b      	ands	r3, r1
  400de2:	ea23 0302 	bic.w	r3, r3, r2
  400de6:	6743      	str	r3, [r0, #116]	; 0x74
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  400de8:	6042      	str	r2, [r0, #4]
  400dea:	4770      	bx	lr
	switch (ul_type) {
  400dec:	2900      	cmp	r1, #0
  400dee:	d1fb      	bne.n	400de8 <pio_set_peripheral+0x28>
  400df0:	4770      	bx	lr
  400df2:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  400df6:	d020      	beq.n	400e3a <pio_set_peripheral+0x7a>
  400df8:	d809      	bhi.n	400e0e <pio_set_peripheral+0x4e>
  400dfa:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  400dfe:	d1f3      	bne.n	400de8 <pio_set_peripheral+0x28>
		ul_sr = p_pio->PIO_ABCDSR[0];
  400e00:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400e02:	4313      	orrs	r3, r2
  400e04:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400e06:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400e08:	4313      	orrs	r3, r2
  400e0a:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400e0c:	e7ec      	b.n	400de8 <pio_set_peripheral+0x28>
	switch (ul_type) {
  400e0e:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  400e12:	d012      	beq.n	400e3a <pio_set_peripheral+0x7a>
  400e14:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400e18:	d00f      	beq.n	400e3a <pio_set_peripheral+0x7a>
  400e1a:	e7e5      	b.n	400de8 <pio_set_peripheral+0x28>
{
  400e1c:	b410      	push	{r4}
		ul_sr = p_pio->PIO_ABCDSR[0];
  400e1e:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400e20:	6f04      	ldr	r4, [r0, #112]	; 0x70
  400e22:	43d3      	mvns	r3, r2
  400e24:	4021      	ands	r1, r4
  400e26:	461c      	mov	r4, r3
  400e28:	4019      	ands	r1, r3
  400e2a:	6701      	str	r1, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400e2c:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400e2e:	6f41      	ldr	r1, [r0, #116]	; 0x74
  400e30:	400b      	ands	r3, r1
  400e32:	4023      	ands	r3, r4
  400e34:	6743      	str	r3, [r0, #116]	; 0x74
	p_pio->PIO_PDR = ul_mask;
  400e36:	6042      	str	r2, [r0, #4]
}
  400e38:	bc10      	pop	{r4}
  400e3a:	4770      	bx	lr
		ul_sr = p_pio->PIO_ABCDSR[0];
  400e3c:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400e3e:	6f01      	ldr	r1, [r0, #112]	; 0x70
  400e40:	400b      	ands	r3, r1
  400e42:	ea23 0302 	bic.w	r3, r3, r2
  400e46:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400e48:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400e4a:	4313      	orrs	r3, r2
  400e4c:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400e4e:	e7cb      	b.n	400de8 <pio_set_peripheral+0x28>

00400e50 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  400e50:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  400e52:	f012 0f01 	tst.w	r2, #1
		p_pio->PIO_PUER = ul_mask;
  400e56:	bf14      	ite	ne
  400e58:	6641      	strne	r1, [r0, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  400e5a:	6601      	streq	r1, [r0, #96]	; 0x60
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  400e5c:	f012 0f0a 	tst.w	r2, #10
		p_pio->PIO_IFER = ul_mask;
  400e60:	bf14      	ite	ne
  400e62:	6201      	strne	r1, [r0, #32]
		p_pio->PIO_IFDR = ul_mask;
  400e64:	6241      	streq	r1, [r0, #36]	; 0x24
	if (ul_attribute & PIO_DEGLITCH) {
  400e66:	f012 0f02 	tst.w	r2, #2
  400e6a:	d107      	bne.n	400e7c <pio_set_input+0x2c>
		if (ul_attribute & PIO_DEBOUNCE) {
  400e6c:	f012 0f08 	tst.w	r2, #8
			p_pio->PIO_IFSCER = ul_mask;
  400e70:	bf18      	it	ne
  400e72:	f8c0 1084 	strne.w	r1, [r0, #132]	; 0x84
	p_pio->PIO_ODR = ul_mask;
  400e76:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  400e78:	6001      	str	r1, [r0, #0]
  400e7a:	4770      	bx	lr
		p_pio->PIO_IFSCDR = ul_mask;
  400e7c:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
  400e80:	e7f9      	b.n	400e76 <pio_set_input+0x26>

00400e82 <pio_set_output>:
{
  400e82:	b410      	push	{r4}
  400e84:	9c01      	ldr	r4, [sp, #4]
	p_pio->PIO_IDR = ul_mask;
  400e86:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  400e88:	b944      	cbnz	r4, 400e9c <pio_set_output+0x1a>
		p_pio->PIO_PUDR = ul_mask;
  400e8a:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_multidrive_enable) {
  400e8c:	b143      	cbz	r3, 400ea0 <pio_set_output+0x1e>
		p_pio->PIO_MDER = ul_mask;
  400e8e:	6501      	str	r1, [r0, #80]	; 0x50
	if (ul_default_level) {
  400e90:	b942      	cbnz	r2, 400ea4 <pio_set_output+0x22>
		p_pio->PIO_CODR = ul_mask;
  400e92:	6341      	str	r1, [r0, #52]	; 0x34
	p_pio->PIO_OER = ul_mask;
  400e94:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  400e96:	6001      	str	r1, [r0, #0]
}
  400e98:	bc10      	pop	{r4}
  400e9a:	4770      	bx	lr
		p_pio->PIO_PUER = ul_mask;
  400e9c:	6641      	str	r1, [r0, #100]	; 0x64
  400e9e:	e7f5      	b.n	400e8c <pio_set_output+0xa>
		p_pio->PIO_MDDR = ul_mask;
  400ea0:	6541      	str	r1, [r0, #84]	; 0x54
  400ea2:	e7f5      	b.n	400e90 <pio_set_output+0xe>
		p_pio->PIO_SODR = ul_mask;
  400ea4:	6301      	str	r1, [r0, #48]	; 0x30
  400ea6:	e7f5      	b.n	400e94 <pio_set_output+0x12>

00400ea8 <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  400ea8:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  400eaa:	4770      	bx	lr

00400eac <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  400eac:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  400eae:	4770      	bx	lr

00400eb0 <pio_set_pin_low>:
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  400eb0:	0943      	lsrs	r3, r0, #5
  400eb2:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  400eb6:	f203 7307 	addw	r3, r3, #1799	; 0x707
  400eba:	025b      	lsls	r3, r3, #9
	p_pio->PIO_CODR = 1 << (ul_pin & 0x1F);
  400ebc:	f000 001f 	and.w	r0, r0, #31
  400ec0:	2201      	movs	r2, #1
  400ec2:	fa02 f000 	lsl.w	r0, r2, r0
  400ec6:	6358      	str	r0, [r3, #52]	; 0x34
  400ec8:	4770      	bx	lr

00400eca <pio_toggle_pin>:
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  400eca:	0943      	lsrs	r3, r0, #5
  400ecc:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  400ed0:	f203 7307 	addw	r3, r3, #1799	; 0x707
  400ed4:	025b      	lsls	r3, r3, #9
	if (p_pio->PIO_ODSR & (1 << (ul_pin & 0x1F))) {
  400ed6:	6b99      	ldr	r1, [r3, #56]	; 0x38
  400ed8:	f000 021f 	and.w	r2, r0, #31
  400edc:	2001      	movs	r0, #1
  400ede:	4090      	lsls	r0, r2
  400ee0:	4201      	tst	r1, r0
		p_pio->PIO_CODR = 1 << (ul_pin & 0x1F);
  400ee2:	bf14      	ite	ne
  400ee4:	6358      	strne	r0, [r3, #52]	; 0x34
		p_pio->PIO_SODR = 1 << (ul_pin & 0x1F);
  400ee6:	6318      	streq	r0, [r3, #48]	; 0x30
  400ee8:	4770      	bx	lr
	...

00400eec <pio_configure_pin>:
{
  400eec:	b570      	push	{r4, r5, r6, lr}
  400eee:	b082      	sub	sp, #8
  400ef0:	460d      	mov	r5, r1
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  400ef2:	0943      	lsrs	r3, r0, #5
  400ef4:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  400ef8:	f203 7307 	addw	r3, r3, #1799	; 0x707
  400efc:	025c      	lsls	r4, r3, #9
	switch (ul_flags & PIO_TYPE_Msk) {
  400efe:	f001 43f0 	and.w	r3, r1, #2013265920	; 0x78000000
  400f02:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  400f06:	d053      	beq.n	400fb0 <pio_configure_pin+0xc4>
  400f08:	d80a      	bhi.n	400f20 <pio_configure_pin+0x34>
  400f0a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  400f0e:	d02d      	beq.n	400f6c <pio_configure_pin+0x80>
  400f10:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  400f14:	d03b      	beq.n	400f8e <pio_configure_pin+0xa2>
  400f16:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  400f1a:	d015      	beq.n	400f48 <pio_configure_pin+0x5c>
		return 0;
  400f1c:	2000      	movs	r0, #0
  400f1e:	e023      	b.n	400f68 <pio_configure_pin+0x7c>
	switch (ul_flags & PIO_TYPE_Msk) {
  400f20:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  400f24:	d055      	beq.n	400fd2 <pio_configure_pin+0xe6>
  400f26:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  400f2a:	d052      	beq.n	400fd2 <pio_configure_pin+0xe6>
  400f2c:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  400f30:	d1f4      	bne.n	400f1c <pio_configure_pin+0x30>
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
  400f32:	f000 011f 	and.w	r1, r0, #31
  400f36:	2601      	movs	r6, #1
  400f38:	462a      	mov	r2, r5
  400f3a:	fa06 f101 	lsl.w	r1, r6, r1
  400f3e:	4620      	mov	r0, r4
  400f40:	4b2f      	ldr	r3, [pc, #188]	; (401000 <pio_configure_pin+0x114>)
  400f42:	4798      	blx	r3
	return 1;
  400f44:	4630      	mov	r0, r6
		break;
  400f46:	e00f      	b.n	400f68 <pio_configure_pin+0x7c>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
  400f48:	f000 001f 	and.w	r0, r0, #31
  400f4c:	2601      	movs	r6, #1
  400f4e:	4086      	lsls	r6, r0
  400f50:	4632      	mov	r2, r6
  400f52:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400f56:	4620      	mov	r0, r4
  400f58:	4b2a      	ldr	r3, [pc, #168]	; (401004 <pio_configure_pin+0x118>)
  400f5a:	4798      	blx	r3
	if (ul_pull_up_enable) {
  400f5c:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  400f60:	bf14      	ite	ne
  400f62:	6666      	strne	r6, [r4, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  400f64:	6626      	streq	r6, [r4, #96]	; 0x60
	return 1;
  400f66:	2001      	movs	r0, #1
}
  400f68:	b002      	add	sp, #8
  400f6a:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
  400f6c:	f000 001f 	and.w	r0, r0, #31
  400f70:	2601      	movs	r6, #1
  400f72:	4086      	lsls	r6, r0
  400f74:	4632      	mov	r2, r6
  400f76:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400f7a:	4620      	mov	r0, r4
  400f7c:	4b21      	ldr	r3, [pc, #132]	; (401004 <pio_configure_pin+0x118>)
  400f7e:	4798      	blx	r3
	if (ul_pull_up_enable) {
  400f80:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  400f84:	bf14      	ite	ne
  400f86:	6666      	strne	r6, [r4, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  400f88:	6626      	streq	r6, [r4, #96]	; 0x60
	return 1;
  400f8a:	2001      	movs	r0, #1
  400f8c:	e7ec      	b.n	400f68 <pio_configure_pin+0x7c>
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
  400f8e:	f000 001f 	and.w	r0, r0, #31
  400f92:	2601      	movs	r6, #1
  400f94:	4086      	lsls	r6, r0
  400f96:	4632      	mov	r2, r6
  400f98:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  400f9c:	4620      	mov	r0, r4
  400f9e:	4b19      	ldr	r3, [pc, #100]	; (401004 <pio_configure_pin+0x118>)
  400fa0:	4798      	blx	r3
	if (ul_pull_up_enable) {
  400fa2:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  400fa6:	bf14      	ite	ne
  400fa8:	6666      	strne	r6, [r4, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  400faa:	6626      	streq	r6, [r4, #96]	; 0x60
	return 1;
  400fac:	2001      	movs	r0, #1
  400fae:	e7db      	b.n	400f68 <pio_configure_pin+0x7c>
		pio_set_peripheral(p_pio, PIO_PERIPH_D, (1 << (ul_pin & 0x1F)));
  400fb0:	f000 001f 	and.w	r0, r0, #31
  400fb4:	2601      	movs	r6, #1
  400fb6:	4086      	lsls	r6, r0
  400fb8:	4632      	mov	r2, r6
  400fba:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  400fbe:	4620      	mov	r0, r4
  400fc0:	4b10      	ldr	r3, [pc, #64]	; (401004 <pio_configure_pin+0x118>)
  400fc2:	4798      	blx	r3
	if (ul_pull_up_enable) {
  400fc4:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  400fc8:	bf14      	ite	ne
  400fca:	6666      	strne	r6, [r4, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  400fcc:	6626      	streq	r6, [r4, #96]	; 0x60
	return 1;
  400fce:	2001      	movs	r0, #1
  400fd0:	e7ca      	b.n	400f68 <pio_configure_pin+0x7c>
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  400fd2:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  400fd6:	f000 011f 	and.w	r1, r0, #31
  400fda:	2601      	movs	r6, #1
  400fdc:	ea05 0306 	and.w	r3, r5, r6
  400fe0:	9300      	str	r3, [sp, #0]
  400fe2:	f3c5 0380 	ubfx	r3, r5, #2, #1
  400fe6:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  400fea:	bf14      	ite	ne
  400fec:	2200      	movne	r2, #0
  400fee:	2201      	moveq	r2, #1
  400ff0:	fa06 f101 	lsl.w	r1, r6, r1
  400ff4:	4620      	mov	r0, r4
  400ff6:	4c04      	ldr	r4, [pc, #16]	; (401008 <pio_configure_pin+0x11c>)
  400ff8:	47a0      	blx	r4
	return 1;
  400ffa:	4630      	mov	r0, r6
		break;
  400ffc:	e7b4      	b.n	400f68 <pio_configure_pin+0x7c>
  400ffe:	bf00      	nop
  401000:	00400e51 	.word	0x00400e51
  401004:	00400dc1 	.word	0x00400dc1
  401008:	00400e83 	.word	0x00400e83

0040100c <pio_configure_pin_group>:
{
  40100c:	b570      	push	{r4, r5, r6, lr}
  40100e:	b082      	sub	sp, #8
  401010:	4605      	mov	r5, r0
  401012:	460e      	mov	r6, r1
  401014:	4614      	mov	r4, r2
	switch (ul_flags & PIO_TYPE_Msk) {
  401016:	f002 43f0 	and.w	r3, r2, #2013265920	; 0x78000000
  40101a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  40101e:	d03d      	beq.n	40109c <pio_configure_pin_group+0x90>
  401020:	d80a      	bhi.n	401038 <pio_configure_pin_group+0x2c>
  401022:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  401026:	d021      	beq.n	40106c <pio_configure_pin_group+0x60>
  401028:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  40102c:	d02a      	beq.n	401084 <pio_configure_pin_group+0x78>
  40102e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  401032:	d00e      	beq.n	401052 <pio_configure_pin_group+0x46>
		return 0;
  401034:	2000      	movs	r0, #0
  401036:	e017      	b.n	401068 <pio_configure_pin_group+0x5c>
	switch (ul_flags & PIO_TYPE_Msk) {
  401038:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  40103c:	d03a      	beq.n	4010b4 <pio_configure_pin_group+0xa8>
  40103e:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  401042:	d037      	beq.n	4010b4 <pio_configure_pin_group+0xa8>
  401044:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  401048:	d1f4      	bne.n	401034 <pio_configure_pin_group+0x28>
		pio_set_input(p_pio, ul_mask, ul_flags);
  40104a:	4b23      	ldr	r3, [pc, #140]	; (4010d8 <pio_configure_pin_group+0xcc>)
  40104c:	4798      	blx	r3
	return 1;
  40104e:	2001      	movs	r0, #1
		break;
  401050:	e00a      	b.n	401068 <pio_configure_pin_group+0x5c>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
  401052:	460a      	mov	r2, r1
  401054:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  401058:	4b20      	ldr	r3, [pc, #128]	; (4010dc <pio_configure_pin_group+0xd0>)
  40105a:	4798      	blx	r3
	if (ul_pull_up_enable) {
  40105c:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  401060:	bf14      	ite	ne
  401062:	666e      	strne	r6, [r5, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  401064:	662e      	streq	r6, [r5, #96]	; 0x60
	return 1;
  401066:	2001      	movs	r0, #1
}
  401068:	b002      	add	sp, #8
  40106a:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
  40106c:	460a      	mov	r2, r1
  40106e:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  401072:	4b1a      	ldr	r3, [pc, #104]	; (4010dc <pio_configure_pin_group+0xd0>)
  401074:	4798      	blx	r3
	if (ul_pull_up_enable) {
  401076:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  40107a:	bf14      	ite	ne
  40107c:	666e      	strne	r6, [r5, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  40107e:	662e      	streq	r6, [r5, #96]	; 0x60
	return 1;
  401080:	2001      	movs	r0, #1
  401082:	e7f1      	b.n	401068 <pio_configure_pin_group+0x5c>
		pio_set_peripheral(p_pio, PIO_PERIPH_C, ul_mask);
  401084:	460a      	mov	r2, r1
  401086:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  40108a:	4b14      	ldr	r3, [pc, #80]	; (4010dc <pio_configure_pin_group+0xd0>)
  40108c:	4798      	blx	r3
	if (ul_pull_up_enable) {
  40108e:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  401092:	bf14      	ite	ne
  401094:	666e      	strne	r6, [r5, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  401096:	662e      	streq	r6, [r5, #96]	; 0x60
	return 1;
  401098:	2001      	movs	r0, #1
  40109a:	e7e5      	b.n	401068 <pio_configure_pin_group+0x5c>
		pio_set_peripheral(p_pio, PIO_PERIPH_D, ul_mask);
  40109c:	460a      	mov	r2, r1
  40109e:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  4010a2:	4b0e      	ldr	r3, [pc, #56]	; (4010dc <pio_configure_pin_group+0xd0>)
  4010a4:	4798      	blx	r3
	if (ul_pull_up_enable) {
  4010a6:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  4010aa:	bf14      	ite	ne
  4010ac:	666e      	strne	r6, [r5, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  4010ae:	662e      	streq	r6, [r5, #96]	; 0x60
	return 1;
  4010b0:	2001      	movs	r0, #1
  4010b2:	e7d9      	b.n	401068 <pio_configure_pin_group+0x5c>
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  4010b4:	f004 5260 	and.w	r2, r4, #939524096	; 0x38000000
		pio_set_output(p_pio, ul_mask,
  4010b8:	f004 0301 	and.w	r3, r4, #1
  4010bc:	9300      	str	r3, [sp, #0]
  4010be:	f3c4 0380 	ubfx	r3, r4, #2, #1
  4010c2:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  4010c6:	bf14      	ite	ne
  4010c8:	2200      	movne	r2, #0
  4010ca:	2201      	moveq	r2, #1
  4010cc:	4631      	mov	r1, r6
  4010ce:	4628      	mov	r0, r5
  4010d0:	4c03      	ldr	r4, [pc, #12]	; (4010e0 <pio_configure_pin_group+0xd4>)
  4010d2:	47a0      	blx	r4
	return 1;
  4010d4:	2001      	movs	r0, #1
		break;
  4010d6:	e7c7      	b.n	401068 <pio_configure_pin_group+0x5c>
  4010d8:	00400e51 	.word	0x00400e51
  4010dc:	00400dc1 	.word	0x00400dc1
  4010e0:	00400e83 	.word	0x00400e83

004010e4 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  4010e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4010e8:	4681      	mov	r9, r0
  4010ea:	460f      	mov	r7, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  4010ec:	4b12      	ldr	r3, [pc, #72]	; (401138 <pio_handler_process+0x54>)
  4010ee:	4798      	blx	r3
  4010f0:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  4010f2:	4648      	mov	r0, r9
  4010f4:	4b11      	ldr	r3, [pc, #68]	; (40113c <pio_handler_process+0x58>)
  4010f6:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  4010f8:	4005      	ands	r5, r0
  4010fa:	d013      	beq.n	401124 <pio_handler_process+0x40>
  4010fc:	4c10      	ldr	r4, [pc, #64]	; (401140 <pio_handler_process+0x5c>)
  4010fe:	f104 0660 	add.w	r6, r4, #96	; 0x60
  401102:	e003      	b.n	40110c <pio_handler_process+0x28>
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  401104:	42b4      	cmp	r4, r6
  401106:	d00d      	beq.n	401124 <pio_handler_process+0x40>
  401108:	3410      	adds	r4, #16
		while (status != 0) {
  40110a:	b15d      	cbz	r5, 401124 <pio_handler_process+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
  40110c:	6820      	ldr	r0, [r4, #0]
  40110e:	42b8      	cmp	r0, r7
  401110:	d1f8      	bne.n	401104 <pio_handler_process+0x20>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  401112:	6861      	ldr	r1, [r4, #4]
  401114:	4229      	tst	r1, r5
  401116:	d0f5      	beq.n	401104 <pio_handler_process+0x20>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  401118:	68e3      	ldr	r3, [r4, #12]
  40111a:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  40111c:	6863      	ldr	r3, [r4, #4]
  40111e:	ea25 0503 	bic.w	r5, r5, r3
  401122:	e7ef      	b.n	401104 <pio_handler_process+0x20>
		}
	}

	/* Check capture events */
#if (SAM3S || SAM4S || SAM4E)
	if (pio_capture_enable_flag) {
  401124:	4b07      	ldr	r3, [pc, #28]	; (401144 <pio_handler_process+0x60>)
  401126:	681b      	ldr	r3, [r3, #0]
  401128:	b123      	cbz	r3, 401134 <pio_handler_process+0x50>
		if (pio_capture_handler) {
  40112a:	4b07      	ldr	r3, [pc, #28]	; (401148 <pio_handler_process+0x64>)
  40112c:	681b      	ldr	r3, [r3, #0]
  40112e:	b10b      	cbz	r3, 401134 <pio_handler_process+0x50>
			pio_capture_handler(p_pio);
  401130:	4648      	mov	r0, r9
  401132:	4798      	blx	r3
  401134:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  401138:	00400ea9 	.word	0x00400ea9
  40113c:	00400ead 	.word	0x00400ead
  401140:	20000dc0 	.word	0x20000dc0
  401144:	20000e78 	.word	0x20000e78
  401148:	20000e30 	.word	0x20000e30

0040114c <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  40114c:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  40114e:	210b      	movs	r1, #11
  401150:	4801      	ldr	r0, [pc, #4]	; (401158 <PIOA_Handler+0xc>)
  401152:	4b02      	ldr	r3, [pc, #8]	; (40115c <PIOA_Handler+0x10>)
  401154:	4798      	blx	r3
  401156:	bd08      	pop	{r3, pc}
  401158:	400e0e00 	.word	0x400e0e00
  40115c:	004010e5 	.word	0x004010e5

00401160 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  401160:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  401162:	210c      	movs	r1, #12
  401164:	4801      	ldr	r0, [pc, #4]	; (40116c <PIOB_Handler+0xc>)
  401166:	4b02      	ldr	r3, [pc, #8]	; (401170 <PIOB_Handler+0x10>)
  401168:	4798      	blx	r3
  40116a:	bd08      	pop	{r3, pc}
  40116c:	400e1000 	.word	0x400e1000
  401170:	004010e5 	.word	0x004010e5

00401174 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  401174:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  401176:	210d      	movs	r1, #13
  401178:	4801      	ldr	r0, [pc, #4]	; (401180 <PIOC_Handler+0xc>)
  40117a:	4b02      	ldr	r3, [pc, #8]	; (401184 <PIOC_Handler+0x10>)
  40117c:	4798      	blx	r3
  40117e:	bd08      	pop	{r3, pc}
  401180:	400e1200 	.word	0x400e1200
  401184:	004010e5 	.word	0x004010e5

00401188 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  401188:	4a17      	ldr	r2, [pc, #92]	; (4011e8 <pmc_switch_mck_to_pllack+0x60>)
  40118a:	6b13      	ldr	r3, [r2, #48]	; 0x30
  40118c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  401190:	4318      	orrs	r0, r3
  401192:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401194:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401196:	f013 0f08 	tst.w	r3, #8
  40119a:	d10a      	bne.n	4011b2 <pmc_switch_mck_to_pllack+0x2a>
  40119c:	f44f 6300 	mov.w	r3, #2048	; 0x800
  4011a0:	4911      	ldr	r1, [pc, #68]	; (4011e8 <pmc_switch_mck_to_pllack+0x60>)
  4011a2:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  4011a4:	f012 0f08 	tst.w	r2, #8
  4011a8:	d103      	bne.n	4011b2 <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  4011aa:	3b01      	subs	r3, #1
  4011ac:	d1f9      	bne.n	4011a2 <pmc_switch_mck_to_pllack+0x1a>
			return 1;
  4011ae:	2001      	movs	r0, #1
  4011b0:	4770      	bx	lr
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  4011b2:	4a0d      	ldr	r2, [pc, #52]	; (4011e8 <pmc_switch_mck_to_pllack+0x60>)
  4011b4:	6b13      	ldr	r3, [r2, #48]	; 0x30
  4011b6:	f023 0303 	bic.w	r3, r3, #3
  4011ba:	f043 0302 	orr.w	r3, r3, #2
  4011be:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4011c0:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4011c2:	f013 0f08 	tst.w	r3, #8
  4011c6:	d10a      	bne.n	4011de <pmc_switch_mck_to_pllack+0x56>
  4011c8:	f44f 6300 	mov.w	r3, #2048	; 0x800
  4011cc:	4906      	ldr	r1, [pc, #24]	; (4011e8 <pmc_switch_mck_to_pllack+0x60>)
  4011ce:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  4011d0:	f012 0f08 	tst.w	r2, #8
  4011d4:	d105      	bne.n	4011e2 <pmc_switch_mck_to_pllack+0x5a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  4011d6:	3b01      	subs	r3, #1
  4011d8:	d1f9      	bne.n	4011ce <pmc_switch_mck_to_pllack+0x46>
			return 1;
  4011da:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  4011dc:	4770      	bx	lr
	return 0;
  4011de:	2000      	movs	r0, #0
  4011e0:	4770      	bx	lr
  4011e2:	2000      	movs	r0, #0
  4011e4:	4770      	bx	lr
  4011e6:	bf00      	nop
  4011e8:	400e0400 	.word	0x400e0400

004011ec <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  4011ec:	b9c8      	cbnz	r0, 401222 <pmc_switch_mainck_to_xtal+0x36>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4011ee:	4a11      	ldr	r2, [pc, #68]	; (401234 <pmc_switch_mainck_to_xtal+0x48>)
  4011f0:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  4011f2:	0209      	lsls	r1, r1, #8
  4011f4:	b289      	uxth	r1, r1
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  4011f6:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  4011fa:	f023 0303 	bic.w	r3, r3, #3
  4011fe:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  401202:	f043 0301 	orr.w	r3, r3, #1
  401206:	430b      	orrs	r3, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  401208:	6213      	str	r3, [r2, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  40120a:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40120c:	f013 0f01 	tst.w	r3, #1
  401210:	d0fb      	beq.n	40120a <pmc_switch_mainck_to_xtal+0x1e>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  401212:	4a08      	ldr	r2, [pc, #32]	; (401234 <pmc_switch_mainck_to_xtal+0x48>)
  401214:	6a13      	ldr	r3, [r2, #32]
  401216:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
  40121a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  40121e:	6213      	str	r3, [r2, #32]
  401220:	4770      	bx	lr
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  401222:	4904      	ldr	r1, [pc, #16]	; (401234 <pmc_switch_mainck_to_xtal+0x48>)
  401224:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  401226:	4a04      	ldr	r2, [pc, #16]	; (401238 <pmc_switch_mainck_to_xtal+0x4c>)
  401228:	401a      	ands	r2, r3
  40122a:	4b04      	ldr	r3, [pc, #16]	; (40123c <pmc_switch_mainck_to_xtal+0x50>)
  40122c:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  40122e:	620b      	str	r3, [r1, #32]
  401230:	4770      	bx	lr
  401232:	bf00      	nop
  401234:	400e0400 	.word	0x400e0400
  401238:	fec8fffc 	.word	0xfec8fffc
  40123c:	01370002 	.word	0x01370002

00401240 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  401240:	4b02      	ldr	r3, [pc, #8]	; (40124c <pmc_osc_is_ready_mainck+0xc>)
  401242:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  401244:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  401248:	4770      	bx	lr
  40124a:	bf00      	nop
  40124c:	400e0400 	.word	0x400e0400

00401250 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  401250:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  401254:	4b01      	ldr	r3, [pc, #4]	; (40125c <pmc_disable_pllack+0xc>)
  401256:	629a      	str	r2, [r3, #40]	; 0x28
  401258:	4770      	bx	lr
  40125a:	bf00      	nop
  40125c:	400e0400 	.word	0x400e0400

00401260 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  401260:	4b02      	ldr	r3, [pc, #8]	; (40126c <pmc_is_locked_pllack+0xc>)
  401262:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  401264:	f000 0002 	and.w	r0, r0, #2
  401268:	4770      	bx	lr
  40126a:	bf00      	nop
  40126c:	400e0400 	.word	0x400e0400

00401270 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  401270:	2822      	cmp	r0, #34	; 0x22
  401272:	d81e      	bhi.n	4012b2 <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  401274:	281f      	cmp	r0, #31
  401276:	d80c      	bhi.n	401292 <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  401278:	4b11      	ldr	r3, [pc, #68]	; (4012c0 <pmc_enable_periph_clk+0x50>)
  40127a:	699a      	ldr	r2, [r3, #24]
  40127c:	2301      	movs	r3, #1
  40127e:	4083      	lsls	r3, r0
  401280:	4393      	bics	r3, r2
  401282:	d018      	beq.n	4012b6 <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  401284:	2301      	movs	r3, #1
  401286:	fa03 f000 	lsl.w	r0, r3, r0
  40128a:	4b0d      	ldr	r3, [pc, #52]	; (4012c0 <pmc_enable_periph_clk+0x50>)
  40128c:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  40128e:	2000      	movs	r0, #0
  401290:	4770      	bx	lr
		ul_id -= 32;
  401292:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  401294:	4b0a      	ldr	r3, [pc, #40]	; (4012c0 <pmc_enable_periph_clk+0x50>)
  401296:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  40129a:	2301      	movs	r3, #1
  40129c:	4083      	lsls	r3, r0
  40129e:	4393      	bics	r3, r2
  4012a0:	d00b      	beq.n	4012ba <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  4012a2:	2301      	movs	r3, #1
  4012a4:	fa03 f000 	lsl.w	r0, r3, r0
  4012a8:	4b05      	ldr	r3, [pc, #20]	; (4012c0 <pmc_enable_periph_clk+0x50>)
  4012aa:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
	return 0;
  4012ae:	2000      	movs	r0, #0
  4012b0:	4770      	bx	lr
		return 1;
  4012b2:	2001      	movs	r0, #1
  4012b4:	4770      	bx	lr
	return 0;
  4012b6:	2000      	movs	r0, #0
  4012b8:	4770      	bx	lr
  4012ba:	2000      	movs	r0, #0
}
  4012bc:	4770      	bx	lr
  4012be:	bf00      	nop
  4012c0:	400e0400 	.word	0x400e0400

004012c4 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  4012c4:	e7fe      	b.n	4012c4 <Dummy_Handler>
	...

004012c8 <Reset_Handler>:
{
  4012c8:	b508      	push	{r3, lr}
	if (pSrc > pDest) {
  4012ca:	4b21      	ldr	r3, [pc, #132]	; (401350 <Reset_Handler+0x88>)
  4012cc:	4a21      	ldr	r2, [pc, #132]	; (401354 <Reset_Handler+0x8c>)
  4012ce:	429a      	cmp	r2, r3
  4012d0:	d928      	bls.n	401324 <Reset_Handler+0x5c>
		for (; pDest < &_erelocate;) {
  4012d2:	4b21      	ldr	r3, [pc, #132]	; (401358 <Reset_Handler+0x90>)
  4012d4:	4a1e      	ldr	r2, [pc, #120]	; (401350 <Reset_Handler+0x88>)
  4012d6:	429a      	cmp	r2, r3
  4012d8:	d20c      	bcs.n	4012f4 <Reset_Handler+0x2c>
  4012da:	3b01      	subs	r3, #1
  4012dc:	1a9b      	subs	r3, r3, r2
  4012de:	f023 0303 	bic.w	r3, r3, #3
  4012e2:	3304      	adds	r3, #4
  4012e4:	4413      	add	r3, r2
  4012e6:	491b      	ldr	r1, [pc, #108]	; (401354 <Reset_Handler+0x8c>)
			*pDest++ = *pSrc++;
  4012e8:	f851 0b04 	ldr.w	r0, [r1], #4
  4012ec:	f842 0b04 	str.w	r0, [r2], #4
		for (; pDest < &_erelocate;) {
  4012f0:	429a      	cmp	r2, r3
  4012f2:	d1f9      	bne.n	4012e8 <Reset_Handler+0x20>

    No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
  4012f4:	bf00      	nop
	for (pDest = &_szero; pDest < &_ezero;) {
  4012f6:	4b19      	ldr	r3, [pc, #100]	; (40135c <Reset_Handler+0x94>)
  4012f8:	4a19      	ldr	r2, [pc, #100]	; (401360 <Reset_Handler+0x98>)
  4012fa:	429a      	cmp	r2, r3
  4012fc:	d20a      	bcs.n	401314 <Reset_Handler+0x4c>
  4012fe:	3b01      	subs	r3, #1
  401300:	1a9b      	subs	r3, r3, r2
  401302:	f023 0303 	bic.w	r3, r3, #3
  401306:	3304      	adds	r3, #4
  401308:	4413      	add	r3, r2
		*pDest++ = 0;
  40130a:	2100      	movs	r1, #0
  40130c:	f842 1b04 	str.w	r1, [r2], #4
	for (pDest = &_szero; pDest < &_ezero;) {
  401310:	429a      	cmp	r2, r3
  401312:	d1fb      	bne.n	40130c <Reset_Handler+0x44>
	SCB->VTOR = ((uint32_t) pSrc);
  401314:	4b13      	ldr	r3, [pc, #76]	; (401364 <Reset_Handler+0x9c>)
  401316:	4a14      	ldr	r2, [pc, #80]	; (401368 <Reset_Handler+0xa0>)
  401318:	609a      	str	r2, [r3, #8]
	__libc_init_array();
  40131a:	4b14      	ldr	r3, [pc, #80]	; (40136c <Reset_Handler+0xa4>)
  40131c:	4798      	blx	r3
	main();
  40131e:	4b14      	ldr	r3, [pc, #80]	; (401370 <Reset_Handler+0xa8>)
  401320:	4798      	blx	r3
  401322:	e7fe      	b.n	401322 <Reset_Handler+0x5a>
	} else if (pSrc < pDest) {
  401324:	4b0a      	ldr	r3, [pc, #40]	; (401350 <Reset_Handler+0x88>)
  401326:	4a0b      	ldr	r2, [pc, #44]	; (401354 <Reset_Handler+0x8c>)
  401328:	429a      	cmp	r2, r3
  40132a:	d2e3      	bcs.n	4012f4 <Reset_Handler+0x2c>
		uint32_t nb_bytes = (uint32_t)&_erelocate - (uint32_t)&_srelocate;
  40132c:	4b0a      	ldr	r3, [pc, #40]	; (401358 <Reset_Handler+0x90>)
  40132e:	4808      	ldr	r0, [pc, #32]	; (401350 <Reset_Handler+0x88>)
  401330:	1a18      	subs	r0, r3, r0
		pSrc = (uint32_t*)((uint32_t)pSrc + nb_bytes) - 1;
  401332:	4611      	mov	r1, r2
  401334:	3a04      	subs	r2, #4
  401336:	4402      	add	r2, r0
		for (;nb_bytes;nb_bytes -= 4) {
  401338:	2800      	cmp	r0, #0
  40133a:	d0db      	beq.n	4012f4 <Reset_Handler+0x2c>
  40133c:	f1c1 0104 	rsb	r1, r1, #4
			*pDest-- = *pSrc--;
  401340:	f852 0904 	ldr.w	r0, [r2], #-4
  401344:	f843 0d04 	str.w	r0, [r3, #-4]!
		for (;nb_bytes;nb_bytes -= 4) {
  401348:	42ca      	cmn	r2, r1
  40134a:	d1f9      	bne.n	401340 <Reset_Handler+0x78>
  40134c:	e7d2      	b.n	4012f4 <Reset_Handler+0x2c>
  40134e:	bf00      	nop
  401350:	20000000 	.word	0x20000000
  401354:	00407b6c 	.word	0x00407b6c
  401358:	200009e0 	.word	0x200009e0
  40135c:	20000eb4 	.word	0x20000eb4
  401360:	200009e0 	.word	0x200009e0
  401364:	e000ed00 	.word	0xe000ed00
  401368:	00400000 	.word	0x00400000
  40136c:	00401bd1 	.word	0x00401bd1
  401370:	00401af5 	.word	0x00401af5

00401374 <SystemCoreClockUpdate>:
 * \brief Get Core Clock Frequency.
 */
void SystemCoreClockUpdate( void )
{
	/* Determine clock frequency according to clock register values */
	switch ( PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk ) {
  401374:	4b3c      	ldr	r3, [pc, #240]	; (401468 <SystemCoreClockUpdate+0xf4>)
  401376:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401378:	f003 0303 	and.w	r3, r3, #3
  40137c:	2b03      	cmp	r3, #3
  40137e:	d80e      	bhi.n	40139e <SystemCoreClockUpdate+0x2a>
  401380:	e8df f003 	tbb	[pc, r3]
  401384:	38381c02 	.word	0x38381c02
	case PMC_MCKR_CSS_SLOW_CLK: /* Slow clock */
			if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL ) {
  401388:	4b38      	ldr	r3, [pc, #224]	; (40146c <SystemCoreClockUpdate+0xf8>)
  40138a:	695b      	ldr	r3, [r3, #20]
  40138c:	f013 0f80 	tst.w	r3, #128	; 0x80
				SystemCoreClock = CHIP_FREQ_XTAL_32K;
  401390:	bf14      	ite	ne
  401392:	f44f 4200 	movne.w	r2, #32768	; 0x8000
			} else {
				SystemCoreClock = CHIP_FREQ_SLCK_RC;
  401396:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  40139a:	4b35      	ldr	r3, [pc, #212]	; (401470 <SystemCoreClockUpdate+0xfc>)
  40139c:	601a      	str	r2, [r3, #0]
		
	default:
		break;
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
  40139e:	4b32      	ldr	r3, [pc, #200]	; (401468 <SystemCoreClockUpdate+0xf4>)
  4013a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4013a2:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4013a6:	2b70      	cmp	r3, #112	; 0x70
  4013a8:	d055      	beq.n	401456 <SystemCoreClockUpdate+0xe2>
		SystemCoreClock /= 3U;
	} else {
		SystemCoreClock >>=
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  4013aa:	4b2f      	ldr	r3, [pc, #188]	; (401468 <SystemCoreClockUpdate+0xf4>)
  4013ac:	6b1a      	ldr	r2, [r3, #48]	; 0x30
		SystemCoreClock >>=
  4013ae:	4930      	ldr	r1, [pc, #192]	; (401470 <SystemCoreClockUpdate+0xfc>)
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  4013b0:	f3c2 1202 	ubfx	r2, r2, #4, #3
		SystemCoreClock >>=
  4013b4:	680b      	ldr	r3, [r1, #0]
  4013b6:	40d3      	lsrs	r3, r2
  4013b8:	600b      	str	r3, [r1, #0]
  4013ba:	4770      	bx	lr
		if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  4013bc:	4b2a      	ldr	r3, [pc, #168]	; (401468 <SystemCoreClockUpdate+0xf4>)
  4013be:	6a1b      	ldr	r3, [r3, #32]
  4013c0:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  4013c4:	d003      	beq.n	4013ce <SystemCoreClockUpdate+0x5a>
			SystemCoreClock = CHIP_FREQ_XTAL;
  4013c6:	4a2b      	ldr	r2, [pc, #172]	; (401474 <SystemCoreClockUpdate+0x100>)
  4013c8:	4b29      	ldr	r3, [pc, #164]	; (401470 <SystemCoreClockUpdate+0xfc>)
  4013ca:	601a      	str	r2, [r3, #0]
  4013cc:	e7e7      	b.n	40139e <SystemCoreClockUpdate+0x2a>
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4013ce:	4a2a      	ldr	r2, [pc, #168]	; (401478 <SystemCoreClockUpdate+0x104>)
  4013d0:	4b27      	ldr	r3, [pc, #156]	; (401470 <SystemCoreClockUpdate+0xfc>)
  4013d2:	601a      	str	r2, [r3, #0]
			switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  4013d4:	4b24      	ldr	r3, [pc, #144]	; (401468 <SystemCoreClockUpdate+0xf4>)
  4013d6:	6a1b      	ldr	r3, [r3, #32]
  4013d8:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4013dc:	2b10      	cmp	r3, #16
  4013de:	d005      	beq.n	4013ec <SystemCoreClockUpdate+0x78>
  4013e0:	2b20      	cmp	r3, #32
  4013e2:	d1dc      	bne.n	40139e <SystemCoreClockUpdate+0x2a>
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  4013e4:	4a23      	ldr	r2, [pc, #140]	; (401474 <SystemCoreClockUpdate+0x100>)
  4013e6:	4b22      	ldr	r3, [pc, #136]	; (401470 <SystemCoreClockUpdate+0xfc>)
  4013e8:	601a      	str	r2, [r3, #0]
			break;
  4013ea:	e7d8      	b.n	40139e <SystemCoreClockUpdate+0x2a>
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  4013ec:	4a23      	ldr	r2, [pc, #140]	; (40147c <SystemCoreClockUpdate+0x108>)
  4013ee:	4b20      	ldr	r3, [pc, #128]	; (401470 <SystemCoreClockUpdate+0xfc>)
  4013f0:	601a      	str	r2, [r3, #0]
			break;
  4013f2:	e7d4      	b.n	40139e <SystemCoreClockUpdate+0x2a>
			if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  4013f4:	4b1c      	ldr	r3, [pc, #112]	; (401468 <SystemCoreClockUpdate+0xf4>)
  4013f6:	6a1b      	ldr	r3, [r3, #32]
  4013f8:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  4013fc:	d018      	beq.n	401430 <SystemCoreClockUpdate+0xbc>
				SystemCoreClock = CHIP_FREQ_XTAL;
  4013fe:	4a1d      	ldr	r2, [pc, #116]	; (401474 <SystemCoreClockUpdate+0x100>)
  401400:	4b1b      	ldr	r3, [pc, #108]	; (401470 <SystemCoreClockUpdate+0xfc>)
  401402:	601a      	str	r2, [r3, #0]
			if ( (uint32_t)(PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) ==
  401404:	4b18      	ldr	r3, [pc, #96]	; (401468 <SystemCoreClockUpdate+0xf4>)
  401406:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401408:	f003 0303 	and.w	r3, r3, #3
  40140c:	2b02      	cmp	r3, #2
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
  40140e:	4a16      	ldr	r2, [pc, #88]	; (401468 <SystemCoreClockUpdate+0xf4>)
  401410:	bf07      	ittee	eq
  401412:	6a91      	ldreq	r1, [r2, #40]	; 0x28
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
  401414:	6a92      	ldreq	r2, [r2, #40]	; 0x28
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  401416:	6ad1      	ldrne	r1, [r2, #44]	; 0x2c
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  401418:	6ad2      	ldrne	r2, [r2, #44]	; 0x2c
  40141a:	4815      	ldr	r0, [pc, #84]	; (401470 <SystemCoreClockUpdate+0xfc>)
						>> CKGR_PLLBR_MULB_Pos) + 1U);
  40141c:	f3c1 410a 	ubfx	r1, r1, #16, #11
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  401420:	6803      	ldr	r3, [r0, #0]
  401422:	fb01 3303 	mla	r3, r1, r3, r3
						>> CKGR_PLLBR_DIVB_Pos));
  401426:	b2d2      	uxtb	r2, r2
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  401428:	fbb3 f3f2 	udiv	r3, r3, r2
  40142c:	6003      	str	r3, [r0, #0]
  40142e:	e7b6      	b.n	40139e <SystemCoreClockUpdate+0x2a>
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  401430:	4a11      	ldr	r2, [pc, #68]	; (401478 <SystemCoreClockUpdate+0x104>)
  401432:	4b0f      	ldr	r3, [pc, #60]	; (401470 <SystemCoreClockUpdate+0xfc>)
  401434:	601a      	str	r2, [r3, #0]
				switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  401436:	4b0c      	ldr	r3, [pc, #48]	; (401468 <SystemCoreClockUpdate+0xf4>)
  401438:	6a1b      	ldr	r3, [r3, #32]
  40143a:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40143e:	2b10      	cmp	r3, #16
  401440:	d005      	beq.n	40144e <SystemCoreClockUpdate+0xda>
  401442:	2b20      	cmp	r3, #32
  401444:	d1de      	bne.n	401404 <SystemCoreClockUpdate+0x90>
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  401446:	4a0b      	ldr	r2, [pc, #44]	; (401474 <SystemCoreClockUpdate+0x100>)
  401448:	4b09      	ldr	r3, [pc, #36]	; (401470 <SystemCoreClockUpdate+0xfc>)
  40144a:	601a      	str	r2, [r3, #0]
					break;
  40144c:	e7da      	b.n	401404 <SystemCoreClockUpdate+0x90>
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  40144e:	4a0b      	ldr	r2, [pc, #44]	; (40147c <SystemCoreClockUpdate+0x108>)
  401450:	4b07      	ldr	r3, [pc, #28]	; (401470 <SystemCoreClockUpdate+0xfc>)
  401452:	601a      	str	r2, [r3, #0]
					break;
  401454:	e7d6      	b.n	401404 <SystemCoreClockUpdate+0x90>
		SystemCoreClock /= 3U;
  401456:	4a06      	ldr	r2, [pc, #24]	; (401470 <SystemCoreClockUpdate+0xfc>)
  401458:	6813      	ldr	r3, [r2, #0]
  40145a:	4909      	ldr	r1, [pc, #36]	; (401480 <SystemCoreClockUpdate+0x10c>)
  40145c:	fba1 1303 	umull	r1, r3, r1, r3
  401460:	085b      	lsrs	r3, r3, #1
  401462:	6013      	str	r3, [r2, #0]
  401464:	4770      	bx	lr
  401466:	bf00      	nop
  401468:	400e0400 	.word	0x400e0400
  40146c:	400e1410 	.word	0x400e1410
  401470:	20000008 	.word	0x20000008
  401474:	00b71b00 	.word	0x00b71b00
  401478:	003d0900 	.word	0x003d0900
  40147c:	007a1200 	.word	0x007a1200
  401480:	aaaaaaab 	.word	0xaaaaaaab

00401484 <system_init_flash>:
				}
			}
		}
	}
#else
	if ( ul_clk < CHIP_FREQ_FWS_0 ) {
  401484:	4b1a      	ldr	r3, [pc, #104]	; (4014f0 <system_init_flash+0x6c>)
  401486:	4298      	cmp	r0, r3
  401488:	d914      	bls.n	4014b4 <system_init_flash+0x30>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
	} else {
		if ( ul_clk < CHIP_FREQ_FWS_1 ) {
  40148a:	4b1a      	ldr	r3, [pc, #104]	; (4014f4 <system_init_flash+0x70>)
  40148c:	4298      	cmp	r0, r3
  40148e:	d919      	bls.n	4014c4 <system_init_flash+0x40>
			EFC0->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
			EFC1->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
		} else {
			if ( ul_clk < CHIP_FREQ_FWS_2 ) {
  401490:	4b19      	ldr	r3, [pc, #100]	; (4014f8 <system_init_flash+0x74>)
  401492:	4298      	cmp	r0, r3
  401494:	d91d      	bls.n	4014d2 <system_init_flash+0x4e>
				EFC0->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
				EFC1->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
			} else {
				if ( ul_clk < CHIP_FREQ_FWS_3 ) {
  401496:	4b19      	ldr	r3, [pc, #100]	; (4014fc <system_init_flash+0x78>)
  401498:	4298      	cmp	r0, r3
  40149a:	d921      	bls.n	4014e0 <system_init_flash+0x5c>
					EFC0->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
					EFC1->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
				} else {
					if ( ul_clk < CHIP_FREQ_FWS_4 ) {
  40149c:	4b18      	ldr	r3, [pc, #96]	; (401500 <system_init_flash+0x7c>)
  40149e:	4298      	cmp	r0, r3
						EFC0->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  4014a0:	bf94      	ite	ls
  4014a2:	f04f 2304 	movls.w	r3, #67109888	; 0x4000400
						EFC1->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
					} else {
						EFC0->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  4014a6:	4b17      	ldrhi	r3, [pc, #92]	; (401504 <system_init_flash+0x80>)
  4014a8:	4a17      	ldr	r2, [pc, #92]	; (401508 <system_init_flash+0x84>)
  4014aa:	6013      	str	r3, [r2, #0]
						EFC1->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  4014ac:	f502 7200 	add.w	r2, r2, #512	; 0x200
  4014b0:	6013      	str	r3, [r2, #0]
  4014b2:	4770      	bx	lr
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  4014b4:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  4014b8:	4a13      	ldr	r2, [pc, #76]	; (401508 <system_init_flash+0x84>)
  4014ba:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  4014bc:	f502 7200 	add.w	r2, r2, #512	; 0x200
  4014c0:	6013      	str	r3, [r2, #0]
  4014c2:	4770      	bx	lr
			EFC0->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  4014c4:	4b11      	ldr	r3, [pc, #68]	; (40150c <system_init_flash+0x88>)
  4014c6:	4a10      	ldr	r2, [pc, #64]	; (401508 <system_init_flash+0x84>)
  4014c8:	6013      	str	r3, [r2, #0]
			EFC1->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  4014ca:	f502 7200 	add.w	r2, r2, #512	; 0x200
  4014ce:	6013      	str	r3, [r2, #0]
  4014d0:	4770      	bx	lr
				EFC0->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  4014d2:	4b0f      	ldr	r3, [pc, #60]	; (401510 <system_init_flash+0x8c>)
  4014d4:	4a0c      	ldr	r2, [pc, #48]	; (401508 <system_init_flash+0x84>)
  4014d6:	6013      	str	r3, [r2, #0]
				EFC1->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  4014d8:	f502 7200 	add.w	r2, r2, #512	; 0x200
  4014dc:	6013      	str	r3, [r2, #0]
  4014de:	4770      	bx	lr
					EFC0->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  4014e0:	4b0c      	ldr	r3, [pc, #48]	; (401514 <system_init_flash+0x90>)
  4014e2:	4a09      	ldr	r2, [pc, #36]	; (401508 <system_init_flash+0x84>)
  4014e4:	6013      	str	r3, [r2, #0]
					EFC1->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  4014e6:	f502 7200 	add.w	r2, r2, #512	; 0x200
  4014ea:	6013      	str	r3, [r2, #0]
  4014ec:	4770      	bx	lr
  4014ee:	bf00      	nop
  4014f0:	01312cff 	.word	0x01312cff
  4014f4:	026259ff 	.word	0x026259ff
  4014f8:	039386ff 	.word	0x039386ff
  4014fc:	04c4b3ff 	.word	0x04c4b3ff
  401500:	05f5e0ff 	.word	0x05f5e0ff
  401504:	04000500 	.word	0x04000500
  401508:	400e0a00 	.word	0x400e0a00
  40150c:	04000100 	.word	0x04000100
  401510:	04000200 	.word	0x04000200
  401514:	04000300 	.word	0x04000300

00401518 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  401518:	4b0a      	ldr	r3, [pc, #40]	; (401544 <_sbrk+0x2c>)
  40151a:	681b      	ldr	r3, [r3, #0]
  40151c:	b153      	cbz	r3, 401534 <_sbrk+0x1c>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
  40151e:	4b09      	ldr	r3, [pc, #36]	; (401544 <_sbrk+0x2c>)
  401520:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  401522:	181a      	adds	r2, r3, r0
  401524:	4908      	ldr	r1, [pc, #32]	; (401548 <_sbrk+0x30>)
  401526:	4291      	cmp	r1, r2
  401528:	db08      	blt.n	40153c <_sbrk+0x24>
		return (caddr_t) -1;	
	}

	heap += incr;
  40152a:	4610      	mov	r0, r2
  40152c:	4a05      	ldr	r2, [pc, #20]	; (401544 <_sbrk+0x2c>)
  40152e:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  401530:	4618      	mov	r0, r3
  401532:	4770      	bx	lr
		heap = (unsigned char *)&_end;
  401534:	4a05      	ldr	r2, [pc, #20]	; (40154c <_sbrk+0x34>)
  401536:	4b03      	ldr	r3, [pc, #12]	; (401544 <_sbrk+0x2c>)
  401538:	601a      	str	r2, [r3, #0]
  40153a:	e7f0      	b.n	40151e <_sbrk+0x6>
		return (caddr_t) -1;	
  40153c:	f04f 30ff 	mov.w	r0, #4294967295
}
  401540:	4770      	bx	lr
  401542:	bf00      	nop
  401544:	20000e34 	.word	0x20000e34
  401548:	20027ffc 	.word	0x20027ffc
  40154c:	20003eb8 	.word	0x20003eb8

00401550 <_close>:
}

extern int _close(int file)
{
	return -1;
}
  401550:	f04f 30ff 	mov.w	r0, #4294967295
  401554:	4770      	bx	lr

00401556 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
  401556:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  40155a:	604b      	str	r3, [r1, #4]

	return 0;
}
  40155c:	2000      	movs	r0, #0
  40155e:	4770      	bx	lr

00401560 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
  401560:	2001      	movs	r0, #1
  401562:	4770      	bx	lr

00401564 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
  401564:	2000      	movs	r0, #0
  401566:	4770      	bx	lr

00401568 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  401568:	b5f0      	push	{r4, r5, r6, r7, lr}
  40156a:	b083      	sub	sp, #12
  40156c:	4605      	mov	r5, r0
  40156e:	460c      	mov	r4, r1
	uint32_t val = 0;
  401570:	2300      	movs	r3, #0
  401572:	9301      	str	r3, [sp, #4]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  401574:	4b18      	ldr	r3, [pc, #96]	; (4015d8 <usart_serial_getchar+0x70>)
  401576:	4298      	cmp	r0, r3
  401578:	d00a      	beq.n	401590 <usart_serial_getchar+0x28>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  40157a:	4b18      	ldr	r3, [pc, #96]	; (4015dc <usart_serial_getchar+0x74>)
  40157c:	4298      	cmp	r0, r3
  40157e:	d00f      	beq.n	4015a0 <usart_serial_getchar+0x38>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  401580:	4b17      	ldr	r3, [pc, #92]	; (4015e0 <usart_serial_getchar+0x78>)
  401582:	4298      	cmp	r0, r3
  401584:	d014      	beq.n	4015b0 <usart_serial_getchar+0x48>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  401586:	4b17      	ldr	r3, [pc, #92]	; (4015e4 <usart_serial_getchar+0x7c>)
  401588:	429d      	cmp	r5, r3
  40158a:	d01b      	beq.n	4015c4 <usart_serial_getchar+0x5c>
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  40158c:	b003      	add	sp, #12
  40158e:	bdf0      	pop	{r4, r5, r6, r7, pc}
		while (uart_read((Uart*)p_usart, data));
  401590:	461f      	mov	r7, r3
  401592:	4e15      	ldr	r6, [pc, #84]	; (4015e8 <usart_serial_getchar+0x80>)
  401594:	4621      	mov	r1, r4
  401596:	4638      	mov	r0, r7
  401598:	47b0      	blx	r6
  40159a:	2800      	cmp	r0, #0
  40159c:	d1fa      	bne.n	401594 <usart_serial_getchar+0x2c>
  40159e:	e7f2      	b.n	401586 <usart_serial_getchar+0x1e>
		while (uart_read((Uart*)p_usart, data));
  4015a0:	461e      	mov	r6, r3
  4015a2:	4d11      	ldr	r5, [pc, #68]	; (4015e8 <usart_serial_getchar+0x80>)
  4015a4:	4621      	mov	r1, r4
  4015a6:	4630      	mov	r0, r6
  4015a8:	47a8      	blx	r5
  4015aa:	2800      	cmp	r0, #0
  4015ac:	d1fa      	bne.n	4015a4 <usart_serial_getchar+0x3c>
  4015ae:	e7ed      	b.n	40158c <usart_serial_getchar+0x24>
		while (usart_read(p_usart, &val));
  4015b0:	461e      	mov	r6, r3
  4015b2:	4d0e      	ldr	r5, [pc, #56]	; (4015ec <usart_serial_getchar+0x84>)
  4015b4:	a901      	add	r1, sp, #4
  4015b6:	4630      	mov	r0, r6
  4015b8:	47a8      	blx	r5
  4015ba:	2800      	cmp	r0, #0
  4015bc:	d1fa      	bne.n	4015b4 <usart_serial_getchar+0x4c>
		*data = (uint8_t)(val & 0xFF);
  4015be:	9b01      	ldr	r3, [sp, #4]
  4015c0:	7023      	strb	r3, [r4, #0]
  4015c2:	e7e3      	b.n	40158c <usart_serial_getchar+0x24>
		while (usart_read(p_usart, &val));
  4015c4:	461e      	mov	r6, r3
  4015c6:	4d09      	ldr	r5, [pc, #36]	; (4015ec <usart_serial_getchar+0x84>)
  4015c8:	a901      	add	r1, sp, #4
  4015ca:	4630      	mov	r0, r6
  4015cc:	47a8      	blx	r5
  4015ce:	2800      	cmp	r0, #0
  4015d0:	d1fa      	bne.n	4015c8 <usart_serial_getchar+0x60>
		*data = (uint8_t)(val & 0xFF);
  4015d2:	9b01      	ldr	r3, [sp, #4]
  4015d4:	7023      	strb	r3, [r4, #0]
}
  4015d6:	e7d9      	b.n	40158c <usart_serial_getchar+0x24>
  4015d8:	400e0600 	.word	0x400e0600
  4015dc:	400e0800 	.word	0x400e0800
  4015e0:	40024000 	.word	0x40024000
  4015e4:	40028000 	.word	0x40028000
  4015e8:	00400bff 	.word	0x00400bff
  4015ec:	00400b4f 	.word	0x00400b4f

004015f0 <usart_serial_putchar>:
{
  4015f0:	b570      	push	{r4, r5, r6, lr}
  4015f2:	460c      	mov	r4, r1
	if (UART0 == (Uart*)p_usart) {
  4015f4:	4b18      	ldr	r3, [pc, #96]	; (401658 <usart_serial_putchar+0x68>)
  4015f6:	4298      	cmp	r0, r3
  4015f8:	d00a      	beq.n	401610 <usart_serial_putchar+0x20>
	if (UART1 == (Uart*)p_usart) {
  4015fa:	4b18      	ldr	r3, [pc, #96]	; (40165c <usart_serial_putchar+0x6c>)
  4015fc:	4298      	cmp	r0, r3
  4015fe:	d010      	beq.n	401622 <usart_serial_putchar+0x32>
	if (USART0 == p_usart) {
  401600:	4b17      	ldr	r3, [pc, #92]	; (401660 <usart_serial_putchar+0x70>)
  401602:	4298      	cmp	r0, r3
  401604:	d016      	beq.n	401634 <usart_serial_putchar+0x44>
	if (USART1 == p_usart) {
  401606:	4b17      	ldr	r3, [pc, #92]	; (401664 <usart_serial_putchar+0x74>)
  401608:	4298      	cmp	r0, r3
  40160a:	d01c      	beq.n	401646 <usart_serial_putchar+0x56>
	return 0;
  40160c:	2000      	movs	r0, #0
}
  40160e:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  401610:	461e      	mov	r6, r3
  401612:	4d15      	ldr	r5, [pc, #84]	; (401668 <usart_serial_putchar+0x78>)
  401614:	4621      	mov	r1, r4
  401616:	4630      	mov	r0, r6
  401618:	47a8      	blx	r5
  40161a:	2800      	cmp	r0, #0
  40161c:	d1fa      	bne.n	401614 <usart_serial_putchar+0x24>
		return 1;
  40161e:	2001      	movs	r0, #1
  401620:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  401622:	461e      	mov	r6, r3
  401624:	4d10      	ldr	r5, [pc, #64]	; (401668 <usart_serial_putchar+0x78>)
  401626:	4621      	mov	r1, r4
  401628:	4630      	mov	r0, r6
  40162a:	47a8      	blx	r5
  40162c:	2800      	cmp	r0, #0
  40162e:	d1fa      	bne.n	401626 <usart_serial_putchar+0x36>
		return 1;
  401630:	2001      	movs	r0, #1
  401632:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  401634:	461e      	mov	r6, r3
  401636:	4d0d      	ldr	r5, [pc, #52]	; (40166c <usart_serial_putchar+0x7c>)
  401638:	4621      	mov	r1, r4
  40163a:	4630      	mov	r0, r6
  40163c:	47a8      	blx	r5
  40163e:	2800      	cmp	r0, #0
  401640:	d1fa      	bne.n	401638 <usart_serial_putchar+0x48>
		return 1;
  401642:	2001      	movs	r0, #1
  401644:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  401646:	461e      	mov	r6, r3
  401648:	4d08      	ldr	r5, [pc, #32]	; (40166c <usart_serial_putchar+0x7c>)
  40164a:	4621      	mov	r1, r4
  40164c:	4630      	mov	r0, r6
  40164e:	47a8      	blx	r5
  401650:	2800      	cmp	r0, #0
  401652:	d1fa      	bne.n	40164a <usart_serial_putchar+0x5a>
		return 1;
  401654:	2001      	movs	r0, #1
  401656:	bd70      	pop	{r4, r5, r6, pc}
  401658:	400e0600 	.word	0x400e0600
  40165c:	400e0800 	.word	0x400e0800
  401660:	40024000 	.word	0x40024000
  401664:	40028000 	.word	0x40028000
  401668:	00400bef 	.word	0x00400bef
  40166c:	00400b3b 	.word	0x00400b3b

00401670 <inicializacao_UART>:
uint32_t	duty_cycle = INIT_DUTY_VALUE;
uint32_t	max_aceso = 10;	//Tempo maximo com a luz acesa
uint32_t	tempo_entre_medicoes = INTERVALO_MEDICAO;
uint32_t	tempo_prox_medicao = INTERVALO_MEDICAO;

void inicializacao_UART (){
  401670:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401674:	b084      	sub	sp, #16
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
  401676:	f8df 808c 	ldr.w	r8, [pc, #140]	; 401704 <inicializacao_UART+0x94>
  40167a:	f8cd 8004 	str.w	r8, [sp, #4]
	uart_settings.ul_baudrate = opt->baudrate;
  40167e:	4c16      	ldr	r4, [pc, #88]	; (4016d8 <inicializacao_UART+0x68>)
  401680:	6823      	ldr	r3, [r4, #0]
  401682:	9302      	str	r3, [sp, #8]
	uart_settings.ul_mode = opt->paritytype;
  401684:	68a3      	ldr	r3, [r4, #8]
  401686:	9303      	str	r3, [sp, #12]
  401688:	2008      	movs	r0, #8
  40168a:	4f14      	ldr	r7, [pc, #80]	; (4016dc <inicializacao_UART+0x6c>)
  40168c:	47b8      	blx	r7
		uart_init((Uart*)p_usart, &uart_settings);
  40168e:	4d14      	ldr	r5, [pc, #80]	; (4016e0 <inicializacao_UART+0x70>)
  401690:	a901      	add	r1, sp, #4
  401692:	4628      	mov	r0, r5
  401694:	4e13      	ldr	r6, [pc, #76]	; (4016e4 <inicializacao_UART+0x74>)
  401696:	47b0      	blx	r6
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
  401698:	4b13      	ldr	r3, [pc, #76]	; (4016e8 <inicializacao_UART+0x78>)
  40169a:	601d      	str	r5, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  40169c:	4a13      	ldr	r2, [pc, #76]	; (4016ec <inicializacao_UART+0x7c>)
  40169e:	4b14      	ldr	r3, [pc, #80]	; (4016f0 <inicializacao_UART+0x80>)
  4016a0:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  4016a2:	4a14      	ldr	r2, [pc, #80]	; (4016f4 <inicializacao_UART+0x84>)
  4016a4:	4b14      	ldr	r3, [pc, #80]	; (4016f8 <inicializacao_UART+0x88>)
  4016a6:	601a      	str	r2, [r3, #0]
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
  4016a8:	f8cd 8004 	str.w	r8, [sp, #4]
	uart_settings.ul_baudrate = opt->baudrate;
  4016ac:	6823      	ldr	r3, [r4, #0]
  4016ae:	9302      	str	r3, [sp, #8]
	uart_settings.ul_mode = opt->paritytype;
  4016b0:	68a3      	ldr	r3, [r4, #8]
  4016b2:	9303      	str	r3, [sp, #12]
  4016b4:	2008      	movs	r0, #8
  4016b6:	47b8      	blx	r7
		uart_init((Uart*)p_usart, &uart_settings);
  4016b8:	a901      	add	r1, sp, #4
  4016ba:	4628      	mov	r0, r5
  4016bc:	47b0      	blx	r6
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  4016be:	4d0f      	ldr	r5, [pc, #60]	; (4016fc <inicializacao_UART+0x8c>)
  4016c0:	682b      	ldr	r3, [r5, #0]
  4016c2:	2100      	movs	r1, #0
  4016c4:	6898      	ldr	r0, [r3, #8]
  4016c6:	4c0e      	ldr	r4, [pc, #56]	; (401700 <inicializacao_UART+0x90>)
  4016c8:	47a0      	blx	r4
	setbuf(stdin, NULL);
  4016ca:	682b      	ldr	r3, [r5, #0]
  4016cc:	2100      	movs	r1, #0
  4016ce:	6858      	ldr	r0, [r3, #4]
  4016d0:	47a0      	blx	r4
		.paritytype = CONF_UART_PARITY,
		.stopbits = CONF_UART_STOP_BITS
	};
	usart_serial_init(CONF_UART, &usart_options);
	stdio_serial_init((Usart *)CONF_UART, &usart_options);
}
  4016d2:	b004      	add	sp, #16
  4016d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4016d8:	20000024 	.word	0x20000024
  4016dc:	00401271 	.word	0x00401271
  4016e0:	400e0600 	.word	0x400e0600
  4016e4:	00400bb9 	.word	0x00400bb9
  4016e8:	20000e74 	.word	0x20000e74
  4016ec:	004015f1 	.word	0x004015f1
  4016f0:	20000e70 	.word	0x20000e70
  4016f4:	00401569 	.word	0x00401569
  4016f8:	20000e6c 	.word	0x20000e6c
  4016fc:	20000034 	.word	0x20000034
  401700:	00401d69 	.word	0x00401d69
  401704:	07270e00 	.word	0x07270e00

00401708 <TC0_Handler>:
	tc_enable_interrupt(TC,	CHANNEL, TC_IER_CPCS);
	tc_start(TC, CHANNEL);
}

void TC_Handler(void)
{
  401708:	b530      	push	{r4, r5, lr}
  40170a:	b09b      	sub	sp, #108	; 0x6c
	tc_get_status(TC,CHANNEL);
  40170c:	2100      	movs	r1, #0
  40170e:	4817      	ldr	r0, [pc, #92]	; (40176c <TC0_Handler+0x64>)
  401710:	4b17      	ldr	r3, [pc, #92]	; (401770 <TC0_Handler+0x68>)
  401712:	4798      	blx	r3
	LED_Toggle(LED0_GPIO);
  401714:	2013      	movs	r0, #19
  401716:	4b17      	ldr	r3, [pc, #92]	; (401774 <TC0_Handler+0x6c>)
  401718:	4798      	blx	r3
	tempo_prox_medicao--;
  40171a:	4a17      	ldr	r2, [pc, #92]	; (401778 <TC0_Handler+0x70>)
  40171c:	6813      	ldr	r3, [r2, #0]
  40171e:	3b01      	subs	r3, #1
  401720:	6013      	str	r3, [r2, #0]
	
	if (tempo_prox_medicao <= 0)
  401722:	b1d3      	cbz	r3, 40175a <TC0_Handler+0x52>
		adc_start(ADC);
		tempo_prox_medicao = tempo_entre_medicoes;
	}
	
	char buffer[100];
	sprintf(buffer, "Entre medicoes: %d\nProx medicao: %d\n", tempo_entre_medicoes, tempo_prox_medicao);
  401724:	4b14      	ldr	r3, [pc, #80]	; (401778 <TC0_Handler+0x70>)
  401726:	681b      	ldr	r3, [r3, #0]
  401728:	4a14      	ldr	r2, [pc, #80]	; (40177c <TC0_Handler+0x74>)
  40172a:	6812      	ldr	r2, [r2, #0]
  40172c:	4914      	ldr	r1, [pc, #80]	; (401780 <TC0_Handler+0x78>)
  40172e:	a801      	add	r0, sp, #4
  401730:	4c14      	ldr	r4, [pc, #80]	; (401784 <TC0_Handler+0x7c>)
  401732:	47a0      	blx	r4

	ili93xx_set_foreground_color(COLOR_WHITE);
  401734:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
  401738:	4c13      	ldr	r4, [pc, #76]	; (401788 <TC0_Handler+0x80>)
  40173a:	47a0      	blx	r4
	ili93xx_draw_filled_rectangle(0, 0, ILI93XX_LCD_WIDTH, 100);
  40173c:	2364      	movs	r3, #100	; 0x64
  40173e:	22f0      	movs	r2, #240	; 0xf0
  401740:	2100      	movs	r1, #0
  401742:	4608      	mov	r0, r1
  401744:	4d11      	ldr	r5, [pc, #68]	; (40178c <TC0_Handler+0x84>)
  401746:	47a8      	blx	r5

	ili93xx_set_foreground_color(COLOR_BLACK);
  401748:	2000      	movs	r0, #0
  40174a:	47a0      	blx	r4
	ili93xx_draw_string(5, 5, (uint8_t*) buffer);
  40174c:	aa01      	add	r2, sp, #4
  40174e:	2105      	movs	r1, #5
  401750:	4608      	mov	r0, r1
  401752:	4b0f      	ldr	r3, [pc, #60]	; (401790 <TC0_Handler+0x88>)
  401754:	4798      	blx	r3
}
  401756:	b01b      	add	sp, #108	; 0x6c
  401758:	bd30      	pop	{r4, r5, pc}
		adc_start(ADC);
  40175a:	480e      	ldr	r0, [pc, #56]	; (401794 <TC0_Handler+0x8c>)
  40175c:	4b0e      	ldr	r3, [pc, #56]	; (401798 <TC0_Handler+0x90>)
  40175e:	4798      	blx	r3
		tempo_prox_medicao = tempo_entre_medicoes;
  401760:	4b06      	ldr	r3, [pc, #24]	; (40177c <TC0_Handler+0x74>)
  401762:	681a      	ldr	r2, [r3, #0]
  401764:	4b04      	ldr	r3, [pc, #16]	; (401778 <TC0_Handler+0x70>)
  401766:	601a      	str	r2, [r3, #0]
  401768:	e7dc      	b.n	401724 <TC0_Handler+0x1c>
  40176a:	bf00      	nop
  40176c:	40010000 	.word	0x40010000
  401770:	00400ac3 	.word	0x00400ac3
  401774:	00400ecb 	.word	0x00400ecb
  401778:	20000020 	.word	0x20000020
  40177c:	2000001c 	.word	0x2000001c
  401780:	00407888 	.word	0x00407888
  401784:	00401f09 	.word	0x00401f09
  401788:	00400431 	.word	0x00400431
  40178c:	00400879 	.word	0x00400879
  401790:	00400941 	.word	0x00400941
  401794:	40038000 	.word	0x40038000
  401798:	00400a4f 	.word	0x00400a4f

0040179c <ADC_Handler>:

void ADC_Handler(void)
{
  40179c:	b570      	push	{r4, r5, r6, lr}
  40179e:	b088      	sub	sp, #32
	uint16_t result;

	if (adc_get_status(ADC) & ADC_ISR_LDR)
  4017a0:	485a      	ldr	r0, [pc, #360]	; (40190c <ADC_Handler+0x170>)
  4017a2:	4b5b      	ldr	r3, [pc, #364]	; (401910 <ADC_Handler+0x174>)
  4017a4:	4798      	blx	r3
  4017a6:	f010 0f20 	tst.w	r0, #32
  4017aa:	d060      	beq.n	40186e <ADC_Handler+0xd2>
	{
		result = adc_get_channel_value(ADC, ADC_CHANNEL_LDR);
  4017ac:	2105      	movs	r1, #5
  4017ae:	4857      	ldr	r0, [pc, #348]	; (40190c <ADC_Handler+0x170>)
  4017b0:	4b58      	ldr	r3, [pc, #352]	; (401914 <ADC_Handler+0x178>)
  4017b2:	4798      	blx	r3
  4017b4:	b284      	uxth	r4, r0
		
		//exibio do ltimo valor
		char buffer[30];
		sprintf (buffer, "LDR: %d", result);
  4017b6:	4622      	mov	r2, r4
  4017b8:	4957      	ldr	r1, [pc, #348]	; (401918 <ADC_Handler+0x17c>)
  4017ba:	4668      	mov	r0, sp
  4017bc:	4b57      	ldr	r3, [pc, #348]	; (40191c <ADC_Handler+0x180>)
  4017be:	4798      	blx	r3
		puts(buffer);
  4017c0:	4668      	mov	r0, sp
  4017c2:	4d57      	ldr	r5, [pc, #348]	; (401920 <ADC_Handler+0x184>)
  4017c4:	47a8      	blx	r5
		puts("\r");
  4017c6:	4857      	ldr	r0, [pc, #348]	; (401924 <ADC_Handler+0x188>)
  4017c8:	47a8      	blx	r5
		
		ili93xx_set_foreground_color(COLOR_WHITE);
  4017ca:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
  4017ce:	4d56      	ldr	r5, [pc, #344]	; (401928 <ADC_Handler+0x18c>)
  4017d0:	47a8      	blx	r5
		ili93xx_draw_filled_rectangle(0, 150, ILI93XX_LCD_WIDTH, ILI93XX_LCD_HEIGHT);
  4017d2:	f44f 73a0 	mov.w	r3, #320	; 0x140
  4017d6:	22f0      	movs	r2, #240	; 0xf0
  4017d8:	2196      	movs	r1, #150	; 0x96
  4017da:	2000      	movs	r0, #0
  4017dc:	4e53      	ldr	r6, [pc, #332]	; (40192c <ADC_Handler+0x190>)
  4017de:	47b0      	blx	r6
		ili93xx_set_foreground_color(COLOR_BLACK);
  4017e0:	2000      	movs	r0, #0
  4017e2:	47a8      	blx	r5
		ili93xx_draw_string(5, 155, (uint8_t*) buffer);
  4017e4:	466a      	mov	r2, sp
  4017e6:	219b      	movs	r1, #155	; 0x9b
  4017e8:	2005      	movs	r0, #5
  4017ea:	4b51      	ldr	r3, [pc, #324]	; (401930 <ADC_Handler+0x194>)
  4017ec:	4798      	blx	r3
		
		//lgica de tempo para acender lmpada
		if (result <= (4095*luz_min/100))
  4017ee:	4b51      	ldr	r3, [pc, #324]	; (401934 <ADC_Handler+0x198>)
  4017f0:	681b      	ldr	r3, [r3, #0]
  4017f2:	ebc3 3303 	rsb	r3, r3, r3, lsl #12
  4017f6:	4a50      	ldr	r2, [pc, #320]	; (401938 <ADC_Handler+0x19c>)
  4017f8:	fba2 2303 	umull	r2, r3, r2, r3
  4017fc:	ebb4 1f53 	cmp.w	r4, r3, lsr #5
  401800:	d82a      	bhi.n	401858 <ADC_Handler+0xbc>
			escuro -= tempo_entre_medicoes;
  401802:	4a4e      	ldr	r2, [pc, #312]	; (40193c <ADC_Handler+0x1a0>)
  401804:	6813      	ldr	r3, [r2, #0]
  401806:	494e      	ldr	r1, [pc, #312]	; (401940 <ADC_Handler+0x1a4>)
  401808:	6809      	ldr	r1, [r1, #0]
  40180a:	1a5b      	subs	r3, r3, r1
  40180c:	6013      	str	r3, [r2, #0]
		else
			escuro = escuro_max;
		sprintf (buffer, "Escuro: %d", escuro);
  40180e:	4c4b      	ldr	r4, [pc, #300]	; (40193c <ADC_Handler+0x1a0>)
  401810:	6822      	ldr	r2, [r4, #0]
  401812:	494c      	ldr	r1, [pc, #304]	; (401944 <ADC_Handler+0x1a8>)
  401814:	4668      	mov	r0, sp
  401816:	4b41      	ldr	r3, [pc, #260]	; (40191c <ADC_Handler+0x180>)
  401818:	4798      	blx	r3
		puts(buffer);
  40181a:	4668      	mov	r0, sp
  40181c:	4d40      	ldr	r5, [pc, #256]	; (401920 <ADC_Handler+0x184>)
  40181e:	47a8      	blx	r5
		puts("\r");
  401820:	4840      	ldr	r0, [pc, #256]	; (401924 <ADC_Handler+0x188>)
  401822:	47a8      	blx	r5
		ili93xx_set_foreground_color(COLOR_WHITE);
  401824:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
  401828:	4d3f      	ldr	r5, [pc, #252]	; (401928 <ADC_Handler+0x18c>)
  40182a:	47a8      	blx	r5
		ili93xx_draw_filled_rectangle(0, 171, ILI93XX_LCD_WIDTH, ILI93XX_LCD_HEIGHT);
  40182c:	f44f 73a0 	mov.w	r3, #320	; 0x140
  401830:	22f0      	movs	r2, #240	; 0xf0
  401832:	21ab      	movs	r1, #171	; 0xab
  401834:	2000      	movs	r0, #0
  401836:	4e3d      	ldr	r6, [pc, #244]	; (40192c <ADC_Handler+0x190>)
  401838:	47b0      	blx	r6
		ili93xx_set_foreground_color(COLOR_BLACK);
  40183a:	2000      	movs	r0, #0
  40183c:	47a8      	blx	r5
		ili93xx_draw_string(5, 176, (uint8_t*) buffer);
  40183e:	466a      	mov	r2, sp
  401840:	21b0      	movs	r1, #176	; 0xb0
  401842:	2005      	movs	r0, #5
  401844:	4b3a      	ldr	r3, [pc, #232]	; (401930 <ADC_Handler+0x194>)
  401846:	4798      	blx	r3
		
		if (escuro <= 0)
  401848:	6823      	ldr	r3, [r4, #0]
  40184a:	b953      	cbnz	r3, 401862 <ADC_Handler+0xc6>
			pio_clear(PIOA, PINO_LED_VERDE);
  40184c:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
  401850:	483d      	ldr	r0, [pc, #244]	; (401948 <ADC_Handler+0x1ac>)
  401852:	4b3e      	ldr	r3, [pc, #248]	; (40194c <ADC_Handler+0x1b0>)
  401854:	4798      	blx	r3
  401856:	e010      	b.n	40187a <ADC_Handler+0xde>
			escuro = escuro_max;
  401858:	4b3d      	ldr	r3, [pc, #244]	; (401950 <ADC_Handler+0x1b4>)
  40185a:	681a      	ldr	r2, [r3, #0]
  40185c:	4b37      	ldr	r3, [pc, #220]	; (40193c <ADC_Handler+0x1a0>)
  40185e:	601a      	str	r2, [r3, #0]
  401860:	e7d5      	b.n	40180e <ADC_Handler+0x72>
		else
			pio_set(PIOA, PINO_LED_VERDE);
  401862:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
  401866:	4838      	ldr	r0, [pc, #224]	; (401948 <ADC_Handler+0x1ac>)
  401868:	4b3a      	ldr	r3, [pc, #232]	; (401954 <ADC_Handler+0x1b8>)
  40186a:	4798      	blx	r3
  40186c:	e005      	b.n	40187a <ADC_Handler+0xde>
		// (escuro <= -max_aceso)
			//pio_set(PIOA, PINO_LED_VERDE);	
	}
	else if (adc_get_status(ADC) & ADC_ISR_UMIDADE)
  40186e:	4827      	ldr	r0, [pc, #156]	; (40190c <ADC_Handler+0x170>)
  401870:	4b27      	ldr	r3, [pc, #156]	; (401910 <ADC_Handler+0x174>)
  401872:	4798      	blx	r3
  401874:	f010 0f01 	tst.w	r0, #1
  401878:	d101      	bne.n	40187e <ADC_Handler+0xe2>
				tempo_entre_medicoes = INTERVALO_MEDICAO;
				tempo_prox_medicao = tempo_entre_medicoes;
			}
		}
	}
}
  40187a:	b008      	add	sp, #32
  40187c:	bd70      	pop	{r4, r5, r6, pc}
		result = adc_get_channel_value(ADC, ADC_CHANNEL_UMIDADE);
  40187e:	2100      	movs	r1, #0
  401880:	4822      	ldr	r0, [pc, #136]	; (40190c <ADC_Handler+0x170>)
  401882:	4b24      	ldr	r3, [pc, #144]	; (401914 <ADC_Handler+0x178>)
  401884:	4798      	blx	r3
		sprintf (buffer, "Umidade: %d", result);
  401886:	b284      	uxth	r4, r0
  401888:	4622      	mov	r2, r4
  40188a:	4933      	ldr	r1, [pc, #204]	; (401958 <ADC_Handler+0x1bc>)
  40188c:	4668      	mov	r0, sp
  40188e:	4b23      	ldr	r3, [pc, #140]	; (40191c <ADC_Handler+0x180>)
  401890:	4798      	blx	r3
		puts(buffer);
  401892:	4668      	mov	r0, sp
  401894:	4d22      	ldr	r5, [pc, #136]	; (401920 <ADC_Handler+0x184>)
  401896:	47a8      	blx	r5
		puts("\r");
  401898:	4822      	ldr	r0, [pc, #136]	; (401924 <ADC_Handler+0x188>)
  40189a:	47a8      	blx	r5
		ili93xx_set_foreground_color(COLOR_WHITE);
  40189c:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
  4018a0:	4d21      	ldr	r5, [pc, #132]	; (401928 <ADC_Handler+0x18c>)
  4018a2:	47a8      	blx	r5
		ili93xx_draw_filled_rectangle(0, 192, ILI93XX_LCD_WIDTH, ILI93XX_LCD_HEIGHT);
  4018a4:	f44f 73a0 	mov.w	r3, #320	; 0x140
  4018a8:	22f0      	movs	r2, #240	; 0xf0
  4018aa:	21c0      	movs	r1, #192	; 0xc0
  4018ac:	2000      	movs	r0, #0
  4018ae:	4e1f      	ldr	r6, [pc, #124]	; (40192c <ADC_Handler+0x190>)
  4018b0:	47b0      	blx	r6
		ili93xx_set_foreground_color(COLOR_BLACK);
  4018b2:	2000      	movs	r0, #0
  4018b4:	47a8      	blx	r5
		ili93xx_draw_string(5, 197, (uint8_t*) buffer);
  4018b6:	466a      	mov	r2, sp
  4018b8:	21c5      	movs	r1, #197	; 0xc5
  4018ba:	2005      	movs	r0, #5
  4018bc:	4b1c      	ldr	r3, [pc, #112]	; (401930 <ADC_Handler+0x194>)
  4018be:	4798      	blx	r3
		if (result <= UMIDADE_MINIMA)
  4018c0:	f640 6374 	movw	r3, #3700	; 0xe74
  4018c4:	429c      	cmp	r4, r3
  4018c6:	d810      	bhi.n	4018ea <ADC_Handler+0x14e>
			duty_cycle = 4095;
  4018c8:	f640 73ff 	movw	r3, #4095	; 0xfff
  4018cc:	4a23      	ldr	r2, [pc, #140]	; (40195c <ADC_Handler+0x1c0>)
  4018ce:	6013      	str	r3, [r2, #0]
			PWM->PWM_CH_NUM[PWM_CHANNEL_BOMBA].PWM_CDTYUPD = duty_cycle;
  4018d0:	4a23      	ldr	r2, [pc, #140]	; (401960 <ADC_Handler+0x1c4>)
  4018d2:	f8c2 3248 	str.w	r3, [r2, #584]	; 0x248
			if (tempo_entre_medicoes != INTERVALO_ATIVO)
  4018d6:	4b1a      	ldr	r3, [pc, #104]	; (401940 <ADC_Handler+0x1a4>)
  4018d8:	681b      	ldr	r3, [r3, #0]
  4018da:	2b01      	cmp	r3, #1
  4018dc:	d0cd      	beq.n	40187a <ADC_Handler+0xde>
				tempo_entre_medicoes = INTERVALO_ATIVO;
  4018de:	2301      	movs	r3, #1
  4018e0:	4a17      	ldr	r2, [pc, #92]	; (401940 <ADC_Handler+0x1a4>)
  4018e2:	6013      	str	r3, [r2, #0]
				tempo_prox_medicao = tempo_entre_medicoes;
  4018e4:	4a1f      	ldr	r2, [pc, #124]	; (401964 <ADC_Handler+0x1c8>)
  4018e6:	6013      	str	r3, [r2, #0]
  4018e8:	e7c7      	b.n	40187a <ADC_Handler+0xde>
			duty_cycle = 0;
  4018ea:	2300      	movs	r3, #0
  4018ec:	4a1b      	ldr	r2, [pc, #108]	; (40195c <ADC_Handler+0x1c0>)
  4018ee:	6013      	str	r3, [r2, #0]
			PWM->PWM_CH_NUM[PWM_CHANNEL_BOMBA].PWM_CDTYUPD = duty_cycle;
  4018f0:	4a1b      	ldr	r2, [pc, #108]	; (401960 <ADC_Handler+0x1c4>)
  4018f2:	f8c2 3248 	str.w	r3, [r2, #584]	; 0x248
			if (tempo_entre_medicoes != INTERVALO_MEDICAO)
  4018f6:	4b12      	ldr	r3, [pc, #72]	; (401940 <ADC_Handler+0x1a4>)
  4018f8:	681b      	ldr	r3, [r3, #0]
  4018fa:	2b0a      	cmp	r3, #10
  4018fc:	d0bd      	beq.n	40187a <ADC_Handler+0xde>
				tempo_entre_medicoes = INTERVALO_MEDICAO;
  4018fe:	230a      	movs	r3, #10
  401900:	4a0f      	ldr	r2, [pc, #60]	; (401940 <ADC_Handler+0x1a4>)
  401902:	6013      	str	r3, [r2, #0]
				tempo_prox_medicao = tempo_entre_medicoes;
  401904:	4a17      	ldr	r2, [pc, #92]	; (401964 <ADC_Handler+0x1c8>)
  401906:	6013      	str	r3, [r2, #0]
}
  401908:	e7b7      	b.n	40187a <ADC_Handler+0xde>
  40190a:	bf00      	nop
  40190c:	40038000 	.word	0x40038000
  401910:	00400a71 	.word	0x00400a71
  401914:	00400a5f 	.word	0x00400a5f
  401918:	00407864 	.word	0x00407864
  40191c:	00401f09 	.word	0x00401f09
  401920:	00401d59 	.word	0x00401d59
  401924:	0040786c 	.word	0x0040786c
  401928:	00400431 	.word	0x00400431
  40192c:	00400879 	.word	0x00400879
  401930:	00400941 	.word	0x00400941
  401934:	20000018 	.word	0x20000018
  401938:	51eb851f 	.word	0x51eb851f
  40193c:	20000010 	.word	0x20000010
  401940:	2000001c 	.word	0x2000001c
  401944:	00407870 	.word	0x00407870
  401948:	400e0e00 	.word	0x400e0e00
  40194c:	00400dbd 	.word	0x00400dbd
  401950:	20000014 	.word	0x20000014
  401954:	00400db9 	.word	0x00400db9
  401958:	0040787c 	.word	0x0040787c
  40195c:	2000000c 	.word	0x2000000c
  401960:	40020000 	.word	0x40020000
  401964:	20000020 	.word	0x20000020

00401968 <configure_adc>:
	sprintf(buffer,"Tempo: %i\tLuz: %i\%\n\r", escuro, luz_min);
	puts(buffer);
}

void configure_adc(void)
{
  401968:	b538      	push	{r3, r4, r5, lr}
	/* Enable peripheral clock. */
	pmc_enable_periph_clk(ID_ADC);
  40196a:	201d      	movs	r0, #29
  40196c:	4b15      	ldr	r3, [pc, #84]	; (4019c4 <configure_adc+0x5c>)
  40196e:	4798      	blx	r3
	
	adc_init(ADC, sysclk_get_cpu_hz(), 6400000, STARTUP_TIME);
  401970:	4c15      	ldr	r4, [pc, #84]	; (4019c8 <configure_adc+0x60>)
  401972:	f44f 2380 	mov.w	r3, #262144	; 0x40000
  401976:	4a15      	ldr	r2, [pc, #84]	; (4019cc <configure_adc+0x64>)
  401978:	4915      	ldr	r1, [pc, #84]	; (4019d0 <configure_adc+0x68>)
  40197a:	4620      	mov	r0, r4
  40197c:	4d15      	ldr	r5, [pc, #84]	; (4019d4 <configure_adc+0x6c>)
  40197e:	47a8      	blx	r5
	adc_configure_timing(ADC, TRACKING_TIME	, ADC_SETTLING_TIME_3, TRANSFER_PERIOD);
  401980:	2302      	movs	r3, #2
  401982:	f44f 1240 	mov.w	r2, #3145728	; 0x300000
  401986:	210f      	movs	r1, #15
  401988:	4620      	mov	r0, r4
  40198a:	4d13      	ldr	r5, [pc, #76]	; (4019d8 <configure_adc+0x70>)
  40198c:	47a8      	blx	r5
	adc_configure_trigger(ADC, ADC_TRIG_SW, 0);
  40198e:	2200      	movs	r2, #0
  401990:	4611      	mov	r1, r2
  401992:	4620      	mov	r0, r4
  401994:	4b11      	ldr	r3, [pc, #68]	; (4019dc <configure_adc+0x74>)
  401996:	4798      	blx	r3
	adc_enable_channel(ADC, ADC_CHANNEL_LDR);
  401998:	2105      	movs	r1, #5
  40199a:	4620      	mov	r0, r4
  40199c:	4d10      	ldr	r5, [pc, #64]	; (4019e0 <configure_adc+0x78>)
  40199e:	47a8      	blx	r5
	adc_enable_channel(ADC, ADC_CHANNEL_UMIDADE);
  4019a0:	2100      	movs	r1, #0
  4019a2:	4620      	mov	r0, r4
  4019a4:	47a8      	blx	r5
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
  4019a6:	4b0f      	ldr	r3, [pc, #60]	; (4019e4 <configure_adc+0x7c>)
  4019a8:	2250      	movs	r2, #80	; 0x50
  4019aa:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  4019ae:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  4019b2:	601a      	str	r2, [r3, #0]
	NVIC_SetPriority(ADC_IRQn, 5);
	NVIC_EnableIRQ(ADC_IRQn);
	adc_enable_interrupt(ADC, ADC_ISR_LDR);
  4019b4:	2120      	movs	r1, #32
  4019b6:	4620      	mov	r0, r4
  4019b8:	4d0b      	ldr	r5, [pc, #44]	; (4019e8 <configure_adc+0x80>)
  4019ba:	47a8      	blx	r5
	adc_enable_interrupt(ADC, ADC_ISR_UMIDADE);
  4019bc:	2101      	movs	r1, #1
  4019be:	4620      	mov	r0, r4
  4019c0:	47a8      	blx	r5
  4019c2:	bd38      	pop	{r3, r4, r5, pc}
  4019c4:	00401271 	.word	0x00401271
  4019c8:	40038000 	.word	0x40038000
  4019cc:	0061a800 	.word	0x0061a800
  4019d0:	07270e00 	.word	0x07270e00
  4019d4:	004009f1 	.word	0x004009f1
  4019d8:	00400a33 	.word	0x00400a33
  4019dc:	00400a25 	.word	0x00400a25
  4019e0:	00400a55 	.word	0x00400a55
  4019e4:	e000e100 	.word	0xe000e100
  4019e8:	00400a6d 	.word	0x00400a6d

004019ec <configure_pwm>:
}

void configure_pwm(void)
{
	// disable the PIO (peripheral controls the pin)
	PIO_BOMBA->PIO_PDR = PIN_BOMBA;
  4019ec:	4b0f      	ldr	r3, [pc, #60]	; (401a2c <configure_pwm+0x40>)
  4019ee:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  4019f2:	605a      	str	r2, [r3, #4]
	// select alternate function B (PWML0) for pin PA19
	PIO_BOMBA->PIO_ABCDSR[0] |= PIN_BOMBA_ABCDSR;
  4019f4:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  4019f6:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  4019fa:	671a      	str	r2, [r3, #112]	; 0x70
	PIO_BOMBA->PIO_ABCDSR[1] &= ~PIN_BOMBA_ABCDSR;
  4019fc:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  4019fe:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
  401a02:	675a      	str	r2, [r3, #116]	; 0x74
	// Enable the PWM peripheral from the Power Manger
	PMC->PMC_PCER0 = (1 << ID_PWM);
  401a04:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
  401a08:	f5a3 6320 	sub.w	r3, r3, #2560	; 0xa00
  401a0c:	611a      	str	r2, [r3, #16]
	// Select the Clock to run at the MCK (4MHz)
	PWM->PWM_CH_NUM[PWM_CHANNEL_BOMBA].PWM_CMR = PWM_CMR_CPRE_MCK;
  401a0e:	4b08      	ldr	r3, [pc, #32]	; (401a30 <configure_pwm+0x44>)
  401a10:	2200      	movs	r2, #0
  401a12:	f8c3 2240 	str.w	r2, [r3, #576]	; 0x240
	// select the period 10msec
	PWM->PWM_CH_NUM[PWM_CHANNEL_BOMBA].PWM_CPRD = PERIOD_VALUE;// freq em khz
  401a16:	f44f 5280 	mov.w	r2, #4096	; 0x1000
  401a1a:	f8c3 224c 	str.w	r2, [r3, #588]	; 0x24c
	// select the duty cycle
	PWM->PWM_CH_NUM[PWM_CHANNEL_BOMBA].PWM_CDTY = INIT_DUTY_VALUE;
  401a1e:	f44f 6280 	mov.w	r2, #1024	; 0x400
  401a22:	f8c3 2244 	str.w	r2, [r3, #580]	; 0x244
	// enable the channel
	PWM->PWM_ENA = PWM_CHANNEL_BOMBA_EN;
  401a26:	2204      	movs	r2, #4
  401a28:	605a      	str	r2, [r3, #4]
  401a2a:	4770      	bx	lr
  401a2c:	400e0e00 	.word	0x400e0e00
  401a30:	40020000 	.word	0x40020000

00401a34 <configure_lcd>:
}

void configure_lcd()
{
  401a34:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	/** Enable peripheral clock */
	pmc_enable_periph_clk(ID_SMC);
  401a38:	200a      	movs	r0, #10
  401a3a:	4b1e      	ldr	r3, [pc, #120]	; (401ab4 <configure_lcd+0x80>)
  401a3c:	4798      	blx	r3

	/** Configure SMC interface for Lcd */
	smc_set_setup_timing(SMC, ILI93XX_LCD_CS, SMC_SETUP_NWE_SETUP(2)
  401a3e:	4c1e      	ldr	r4, [pc, #120]	; (401ab8 <configure_lcd+0x84>)
  401a40:	f04f 3202 	mov.w	r2, #33686018	; 0x2020202
  401a44:	2101      	movs	r1, #1
  401a46:	4620      	mov	r0, r4
  401a48:	4b1c      	ldr	r3, [pc, #112]	; (401abc <configure_lcd+0x88>)
  401a4a:	4798      	blx	r3
	| SMC_SETUP_NCS_WR_SETUP(2)
	| SMC_SETUP_NRD_SETUP(2)
	| SMC_SETUP_NCS_RD_SETUP(2));
	
	smc_set_pulse_timing(SMC, ILI93XX_LCD_CS, SMC_PULSE_NWE_PULSE(4)
  401a4c:	4a1c      	ldr	r2, [pc, #112]	; (401ac0 <configure_lcd+0x8c>)
  401a4e:	2101      	movs	r1, #1
  401a50:	4620      	mov	r0, r4
  401a52:	4b1c      	ldr	r3, [pc, #112]	; (401ac4 <configure_lcd+0x90>)
  401a54:	4798      	blx	r3
	| SMC_PULSE_NCS_WR_PULSE(4)
	| SMC_PULSE_NRD_PULSE(10)
	| SMC_PULSE_NCS_RD_PULSE(10));
	
	smc_set_cycle_timing(SMC, ILI93XX_LCD_CS, SMC_CYCLE_NWE_CYCLE(10)
  401a56:	4a1c      	ldr	r2, [pc, #112]	; (401ac8 <configure_lcd+0x94>)
  401a58:	2101      	movs	r1, #1
  401a5a:	4620      	mov	r0, r4
  401a5c:	4b1b      	ldr	r3, [pc, #108]	; (401acc <configure_lcd+0x98>)
  401a5e:	4798      	blx	r3
	| SMC_CYCLE_NRD_CYCLE(22));
	
	smc_set_mode(SMC, ILI93XX_LCD_CS, SMC_MODE_READ_MODE
  401a60:	2203      	movs	r2, #3
  401a62:	2101      	movs	r1, #1
  401a64:	4620      	mov	r0, r4
  401a66:	4b1a      	ldr	r3, [pc, #104]	; (401ad0 <configure_lcd+0x9c>)
  401a68:	4798      	blx	r3
	| SMC_MODE_WRITE_MODE);

	/** Initialize display parameter */
	g_ili93xx_display_opt.ul_width = ILI93XX_LCD_WIDTH;
  401a6a:	4d1a      	ldr	r5, [pc, #104]	; (401ad4 <configure_lcd+0xa0>)
  401a6c:	26f0      	movs	r6, #240	; 0xf0
  401a6e:	602e      	str	r6, [r5, #0]
	g_ili93xx_display_opt.ul_height = ILI93XX_LCD_HEIGHT;
  401a70:	f44f 77a0 	mov.w	r7, #320	; 0x140
  401a74:	606f      	str	r7, [r5, #4]
	g_ili93xx_display_opt.foreground_color = COLOR_BLACK;
  401a76:	2400      	movs	r4, #0
  401a78:	60ac      	str	r4, [r5, #8]
	g_ili93xx_display_opt.background_color = COLOR_WHITE;
  401a7a:	f06f 487f 	mvn.w	r8, #4278190080	; 0xff000000
  401a7e:	f8c5 800c 	str.w	r8, [r5, #12]

	/** Switch off backlight */
	aat31xx_disable_backlight();
  401a82:	4b15      	ldr	r3, [pc, #84]	; (401ad8 <configure_lcd+0xa4>)
  401a84:	4798      	blx	r3

	/** Initialize LCD */
	ili93xx_init(&g_ili93xx_display_opt);
  401a86:	4628      	mov	r0, r5
  401a88:	4b14      	ldr	r3, [pc, #80]	; (401adc <configure_lcd+0xa8>)
  401a8a:	4798      	blx	r3

	/** Set backlight level */
	aat31xx_set_backlight(AAT31XX_AVG_BACKLIGHT_LEVEL);
  401a8c:	2008      	movs	r0, #8
  401a8e:	4b14      	ldr	r3, [pc, #80]	; (401ae0 <configure_lcd+0xac>)
  401a90:	4798      	blx	r3

	ili93xx_set_foreground_color(COLOR_WHITE);
  401a92:	4640      	mov	r0, r8
  401a94:	4b13      	ldr	r3, [pc, #76]	; (401ae4 <configure_lcd+0xb0>)
  401a96:	4798      	blx	r3
	ili93xx_draw_filled_rectangle(0, 0, ILI93XX_LCD_WIDTH,
  401a98:	463b      	mov	r3, r7
  401a9a:	4632      	mov	r2, r6
  401a9c:	4621      	mov	r1, r4
  401a9e:	4620      	mov	r0, r4
  401aa0:	4d11      	ldr	r5, [pc, #68]	; (401ae8 <configure_lcd+0xb4>)
  401aa2:	47a8      	blx	r5
	ILI93XX_LCD_HEIGHT);
	/** Turn on LCD */
	ili93xx_display_on();
  401aa4:	4b11      	ldr	r3, [pc, #68]	; (401aec <configure_lcd+0xb8>)
  401aa6:	4798      	blx	r3
	ili93xx_set_cursor_position(0, 0);
  401aa8:	4621      	mov	r1, r4
  401aaa:	4620      	mov	r0, r4
  401aac:	4b10      	ldr	r3, [pc, #64]	; (401af0 <configure_lcd+0xbc>)
  401aae:	4798      	blx	r3
  401ab0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401ab4:	00401271 	.word	0x00401271
  401ab8:	400e0000 	.word	0x400e0000
  401abc:	00400a75 	.word	0x00400a75
  401ac0:	0a0a0404 	.word	0x0a0a0404
  401ac4:	00400a7b 	.word	0x00400a7b
  401ac8:	0016000a 	.word	0x0016000a
  401acc:	00400a83 	.word	0x00400a83
  401ad0:	00400a8b 	.word	0x00400a8b
  401ad4:	20000e7c 	.word	0x20000e7c
  401ad8:	004001d1 	.word	0x004001d1
  401adc:	00400519 	.word	0x00400519
  401ae0:	00400175 	.word	0x00400175
  401ae4:	00400431 	.word	0x00400431
  401ae8:	00400879 	.word	0x00400879
  401aec:	004003fd 	.word	0x004003fd
  401af0:	004004f1 	.word	0x004004f1

00401af4 <main>:
}

int main (void)
{
  401af4:	b500      	push	{lr}
  401af6:	b085      	sub	sp, #20
	sysclk_init();
  401af8:	4b24      	ldr	r3, [pc, #144]	; (401b8c <main+0x98>)
  401afa:	4798      	blx	r3
	board_init();
  401afc:	4b24      	ldr	r3, [pc, #144]	; (401b90 <main+0x9c>)
  401afe:	4798      	blx	r3
	inicializacao_UART();
  401b00:	4b24      	ldr	r3, [pc, #144]	; (401b94 <main+0xa0>)
  401b02:	4798      	blx	r3
	configure_adc();
  401b04:	4b24      	ldr	r3, [pc, #144]	; (401b98 <main+0xa4>)
  401b06:	4798      	blx	r3
	configure_pwm();
  401b08:	4b24      	ldr	r3, [pc, #144]	; (401b9c <main+0xa8>)
  401b0a:	4798      	blx	r3
	configure_lcd();
  401b0c:	4b24      	ldr	r3, [pc, #144]	; (401ba0 <main+0xac>)
  401b0e:	4798      	blx	r3
	pmc_enable_periph_clk(ID_TC);
  401b10:	2017      	movs	r0, #23
  401b12:	4b24      	ldr	r3, [pc, #144]	; (401ba4 <main+0xb0>)
  401b14:	4798      	blx	r3
	tc_find_mck_divisor( freq_desejada, ul_sysclk, &ul_div, &ul_tcclks,	BOARD_MCK);
  401b16:	4d24      	ldr	r5, [pc, #144]	; (401ba8 <main+0xb4>)
  401b18:	9500      	str	r5, [sp, #0]
  401b1a:	ab03      	add	r3, sp, #12
  401b1c:	aa02      	add	r2, sp, #8
  401b1e:	4629      	mov	r1, r5
  401b20:	2001      	movs	r0, #1
  401b22:	4c22      	ldr	r4, [pc, #136]	; (401bac <main+0xb8>)
  401b24:	47a0      	blx	r4
	tc_init(TC, CHANNEL, ul_tcclks | TC_CMR_CPCTRG);
  401b26:	4c22      	ldr	r4, [pc, #136]	; (401bb0 <main+0xbc>)
  401b28:	9a03      	ldr	r2, [sp, #12]
  401b2a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
  401b2e:	2100      	movs	r1, #0
  401b30:	4620      	mov	r0, r4
  401b32:	4b20      	ldr	r3, [pc, #128]	; (401bb4 <main+0xc0>)
  401b34:	4798      	blx	r3
	tc_write_rc(TC, CHANNEL, counts);
  401b36:	9a02      	ldr	r2, [sp, #8]
  401b38:	fbb5 f2f2 	udiv	r2, r5, r2
  401b3c:	2100      	movs	r1, #0
  401b3e:	4620      	mov	r0, r4
  401b40:	4b1d      	ldr	r3, [pc, #116]	; (401bb8 <main+0xc4>)
  401b42:	4798      	blx	r3
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  401b44:	4b1d      	ldr	r3, [pc, #116]	; (401bbc <main+0xc8>)
  401b46:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
  401b4a:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
  401b4e:	2140      	movs	r1, #64	; 0x40
  401b50:	f883 1317 	strb.w	r1, [r3, #791]	; 0x317
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  401b54:	601a      	str	r2, [r3, #0]
	tc_enable_interrupt(TC,	CHANNEL, TC_IER_CPCS);
  401b56:	2210      	movs	r2, #16
  401b58:	2100      	movs	r1, #0
  401b5a:	4620      	mov	r0, r4
  401b5c:	4b18      	ldr	r3, [pc, #96]	; (401bc0 <main+0xcc>)
  401b5e:	4798      	blx	r3
	tc_start(TC, CHANNEL);
  401b60:	2100      	movs	r1, #0
  401b62:	4620      	mov	r0, r4
  401b64:	4b17      	ldr	r3, [pc, #92]	; (401bc4 <main+0xd0>)
  401b66:	4798      	blx	r3
	tc_config(1);
	
	pio_set_output(PIOA, PINO_LED_AZUL, HIGH, DISABLE, ENABLE);
  401b68:	4e17      	ldr	r6, [pc, #92]	; (401bc8 <main+0xd4>)
  401b6a:	2401      	movs	r4, #1
  401b6c:	9400      	str	r4, [sp, #0]
  401b6e:	2300      	movs	r3, #0
  401b70:	4622      	mov	r2, r4
  401b72:	f44f 2100 	mov.w	r1, #524288	; 0x80000
  401b76:	4630      	mov	r0, r6
  401b78:	4d14      	ldr	r5, [pc, #80]	; (401bcc <main+0xd8>)
  401b7a:	47a8      	blx	r5
	pio_set_output(PIOA, PINO_LED_VERDE, HIGH, DISABLE, ENABLE);
  401b7c:	9400      	str	r4, [sp, #0]
  401b7e:	2300      	movs	r3, #0
  401b80:	4622      	mov	r2, r4
  401b82:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
  401b86:	4630      	mov	r0, r6
  401b88:	47a8      	blx	r5
  401b8a:	e7fe      	b.n	401b8a <main+0x96>
  401b8c:	00400c11 	.word	0x00400c11
  401b90:	00400c75 	.word	0x00400c75
  401b94:	00401671 	.word	0x00401671
  401b98:	00401969 	.word	0x00401969
  401b9c:	004019ed 	.word	0x004019ed
  401ba0:	00401a35 	.word	0x00401a35
  401ba4:	00401271 	.word	0x00401271
  401ba8:	07270e00 	.word	0x07270e00
  401bac:	00400acb 	.word	0x00400acb
  401bb0:	40010000 	.word	0x40010000
  401bb4:	00400a93 	.word	0x00400a93
  401bb8:	00400ab3 	.word	0x00400ab3
  401bbc:	e000e100 	.word	0xe000e100
  401bc0:	00400abb 	.word	0x00400abb
  401bc4:	00400aab 	.word	0x00400aab
  401bc8:	400e0e00 	.word	0x400e0e00
  401bcc:	00400e83 	.word	0x00400e83

00401bd0 <__libc_init_array>:
  401bd0:	b570      	push	{r4, r5, r6, lr}
  401bd2:	4e0f      	ldr	r6, [pc, #60]	; (401c10 <__libc_init_array+0x40>)
  401bd4:	4d0f      	ldr	r5, [pc, #60]	; (401c14 <__libc_init_array+0x44>)
  401bd6:	1b76      	subs	r6, r6, r5
  401bd8:	10b6      	asrs	r6, r6, #2
  401bda:	bf18      	it	ne
  401bdc:	2400      	movne	r4, #0
  401bde:	d005      	beq.n	401bec <__libc_init_array+0x1c>
  401be0:	3401      	adds	r4, #1
  401be2:	f855 3b04 	ldr.w	r3, [r5], #4
  401be6:	4798      	blx	r3
  401be8:	42a6      	cmp	r6, r4
  401bea:	d1f9      	bne.n	401be0 <__libc_init_array+0x10>
  401bec:	4e0a      	ldr	r6, [pc, #40]	; (401c18 <__libc_init_array+0x48>)
  401bee:	4d0b      	ldr	r5, [pc, #44]	; (401c1c <__libc_init_array+0x4c>)
  401bf0:	1b76      	subs	r6, r6, r5
  401bf2:	f005 ffa5 	bl	407b40 <_init>
  401bf6:	10b6      	asrs	r6, r6, #2
  401bf8:	bf18      	it	ne
  401bfa:	2400      	movne	r4, #0
  401bfc:	d006      	beq.n	401c0c <__libc_init_array+0x3c>
  401bfe:	3401      	adds	r4, #1
  401c00:	f855 3b04 	ldr.w	r3, [r5], #4
  401c04:	4798      	blx	r3
  401c06:	42a6      	cmp	r6, r4
  401c08:	d1f9      	bne.n	401bfe <__libc_init_array+0x2e>
  401c0a:	bd70      	pop	{r4, r5, r6, pc}
  401c0c:	bd70      	pop	{r4, r5, r6, pc}
  401c0e:	bf00      	nop
  401c10:	00407b4c 	.word	0x00407b4c
  401c14:	00407b4c 	.word	0x00407b4c
  401c18:	00407b54 	.word	0x00407b54
  401c1c:	00407b4c 	.word	0x00407b4c

00401c20 <memset>:
  401c20:	b470      	push	{r4, r5, r6}
  401c22:	0786      	lsls	r6, r0, #30
  401c24:	d046      	beq.n	401cb4 <memset+0x94>
  401c26:	1e54      	subs	r4, r2, #1
  401c28:	2a00      	cmp	r2, #0
  401c2a:	d041      	beq.n	401cb0 <memset+0x90>
  401c2c:	b2ca      	uxtb	r2, r1
  401c2e:	4603      	mov	r3, r0
  401c30:	e002      	b.n	401c38 <memset+0x18>
  401c32:	f114 34ff 	adds.w	r4, r4, #4294967295
  401c36:	d33b      	bcc.n	401cb0 <memset+0x90>
  401c38:	f803 2b01 	strb.w	r2, [r3], #1
  401c3c:	079d      	lsls	r5, r3, #30
  401c3e:	d1f8      	bne.n	401c32 <memset+0x12>
  401c40:	2c03      	cmp	r4, #3
  401c42:	d92e      	bls.n	401ca2 <memset+0x82>
  401c44:	b2cd      	uxtb	r5, r1
  401c46:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  401c4a:	2c0f      	cmp	r4, #15
  401c4c:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  401c50:	d919      	bls.n	401c86 <memset+0x66>
  401c52:	f103 0210 	add.w	r2, r3, #16
  401c56:	4626      	mov	r6, r4
  401c58:	3e10      	subs	r6, #16
  401c5a:	2e0f      	cmp	r6, #15
  401c5c:	f842 5c10 	str.w	r5, [r2, #-16]
  401c60:	f842 5c0c 	str.w	r5, [r2, #-12]
  401c64:	f842 5c08 	str.w	r5, [r2, #-8]
  401c68:	f842 5c04 	str.w	r5, [r2, #-4]
  401c6c:	f102 0210 	add.w	r2, r2, #16
  401c70:	d8f2      	bhi.n	401c58 <memset+0x38>
  401c72:	f1a4 0210 	sub.w	r2, r4, #16
  401c76:	f022 020f 	bic.w	r2, r2, #15
  401c7a:	f004 040f 	and.w	r4, r4, #15
  401c7e:	3210      	adds	r2, #16
  401c80:	2c03      	cmp	r4, #3
  401c82:	4413      	add	r3, r2
  401c84:	d90d      	bls.n	401ca2 <memset+0x82>
  401c86:	461e      	mov	r6, r3
  401c88:	4622      	mov	r2, r4
  401c8a:	3a04      	subs	r2, #4
  401c8c:	2a03      	cmp	r2, #3
  401c8e:	f846 5b04 	str.w	r5, [r6], #4
  401c92:	d8fa      	bhi.n	401c8a <memset+0x6a>
  401c94:	1f22      	subs	r2, r4, #4
  401c96:	f022 0203 	bic.w	r2, r2, #3
  401c9a:	3204      	adds	r2, #4
  401c9c:	4413      	add	r3, r2
  401c9e:	f004 0403 	and.w	r4, r4, #3
  401ca2:	b12c      	cbz	r4, 401cb0 <memset+0x90>
  401ca4:	b2c9      	uxtb	r1, r1
  401ca6:	441c      	add	r4, r3
  401ca8:	f803 1b01 	strb.w	r1, [r3], #1
  401cac:	429c      	cmp	r4, r3
  401cae:	d1fb      	bne.n	401ca8 <memset+0x88>
  401cb0:	bc70      	pop	{r4, r5, r6}
  401cb2:	4770      	bx	lr
  401cb4:	4614      	mov	r4, r2
  401cb6:	4603      	mov	r3, r0
  401cb8:	e7c2      	b.n	401c40 <memset+0x20>
  401cba:	bf00      	nop

00401cbc <_puts_r>:
  401cbc:	b5f0      	push	{r4, r5, r6, r7, lr}
  401cbe:	4605      	mov	r5, r0
  401cc0:	b089      	sub	sp, #36	; 0x24
  401cc2:	4608      	mov	r0, r1
  401cc4:	460c      	mov	r4, r1
  401cc6:	f000 f95b 	bl	401f80 <strlen>
  401cca:	6bab      	ldr	r3, [r5, #56]	; 0x38
  401ccc:	4f21      	ldr	r7, [pc, #132]	; (401d54 <_puts_r+0x98>)
  401cce:	9404      	str	r4, [sp, #16]
  401cd0:	2601      	movs	r6, #1
  401cd2:	1c44      	adds	r4, r0, #1
  401cd4:	a904      	add	r1, sp, #16
  401cd6:	2202      	movs	r2, #2
  401cd8:	9403      	str	r4, [sp, #12]
  401cda:	9005      	str	r0, [sp, #20]
  401cdc:	68ac      	ldr	r4, [r5, #8]
  401cde:	9706      	str	r7, [sp, #24]
  401ce0:	9607      	str	r6, [sp, #28]
  401ce2:	9101      	str	r1, [sp, #4]
  401ce4:	9202      	str	r2, [sp, #8]
  401ce6:	b353      	cbz	r3, 401d3e <_puts_r+0x82>
  401ce8:	6e63      	ldr	r3, [r4, #100]	; 0x64
  401cea:	f013 0f01 	tst.w	r3, #1
  401cee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  401cf2:	b29a      	uxth	r2, r3
  401cf4:	d101      	bne.n	401cfa <_puts_r+0x3e>
  401cf6:	0590      	lsls	r0, r2, #22
  401cf8:	d525      	bpl.n	401d46 <_puts_r+0x8a>
  401cfa:	0491      	lsls	r1, r2, #18
  401cfc:	d406      	bmi.n	401d0c <_puts_r+0x50>
  401cfe:	6e62      	ldr	r2, [r4, #100]	; 0x64
  401d00:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  401d04:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
  401d08:	81a3      	strh	r3, [r4, #12]
  401d0a:	6662      	str	r2, [r4, #100]	; 0x64
  401d0c:	4628      	mov	r0, r5
  401d0e:	aa01      	add	r2, sp, #4
  401d10:	4621      	mov	r1, r4
  401d12:	f002 fe83 	bl	404a1c <__sfvwrite_r>
  401d16:	6e63      	ldr	r3, [r4, #100]	; 0x64
  401d18:	2800      	cmp	r0, #0
  401d1a:	bf0c      	ite	eq
  401d1c:	250a      	moveq	r5, #10
  401d1e:	f04f 35ff 	movne.w	r5, #4294967295
  401d22:	07da      	lsls	r2, r3, #31
  401d24:	d402      	bmi.n	401d2c <_puts_r+0x70>
  401d26:	89a3      	ldrh	r3, [r4, #12]
  401d28:	059b      	lsls	r3, r3, #22
  401d2a:	d502      	bpl.n	401d32 <_puts_r+0x76>
  401d2c:	4628      	mov	r0, r5
  401d2e:	b009      	add	sp, #36	; 0x24
  401d30:	bdf0      	pop	{r4, r5, r6, r7, pc}
  401d32:	6da0      	ldr	r0, [r4, #88]	; 0x58
  401d34:	f003 f828 	bl	404d88 <__retarget_lock_release_recursive>
  401d38:	4628      	mov	r0, r5
  401d3a:	b009      	add	sp, #36	; 0x24
  401d3c:	bdf0      	pop	{r4, r5, r6, r7, pc}
  401d3e:	4628      	mov	r0, r5
  401d40:	f002 fce4 	bl	40470c <__sinit>
  401d44:	e7d0      	b.n	401ce8 <_puts_r+0x2c>
  401d46:	6da0      	ldr	r0, [r4, #88]	; 0x58
  401d48:	f003 f81c 	bl	404d84 <__retarget_lock_acquire_recursive>
  401d4c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  401d50:	b29a      	uxth	r2, r3
  401d52:	e7d2      	b.n	401cfa <_puts_r+0x3e>
  401d54:	004078b4 	.word	0x004078b4

00401d58 <puts>:
  401d58:	4b02      	ldr	r3, [pc, #8]	; (401d64 <puts+0xc>)
  401d5a:	4601      	mov	r1, r0
  401d5c:	6818      	ldr	r0, [r3, #0]
  401d5e:	f7ff bfad 	b.w	401cbc <_puts_r>
  401d62:	bf00      	nop
  401d64:	20000034 	.word	0x20000034

00401d68 <setbuf>:
  401d68:	2900      	cmp	r1, #0
  401d6a:	bf0c      	ite	eq
  401d6c:	2202      	moveq	r2, #2
  401d6e:	2200      	movne	r2, #0
  401d70:	f44f 6380 	mov.w	r3, #1024	; 0x400
  401d74:	f000 b800 	b.w	401d78 <setvbuf>

00401d78 <setvbuf>:
  401d78:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  401d7c:	4c61      	ldr	r4, [pc, #388]	; (401f04 <setvbuf+0x18c>)
  401d7e:	6825      	ldr	r5, [r4, #0]
  401d80:	b083      	sub	sp, #12
  401d82:	4604      	mov	r4, r0
  401d84:	460f      	mov	r7, r1
  401d86:	4690      	mov	r8, r2
  401d88:	461e      	mov	r6, r3
  401d8a:	b115      	cbz	r5, 401d92 <setvbuf+0x1a>
  401d8c:	6bab      	ldr	r3, [r5, #56]	; 0x38
  401d8e:	2b00      	cmp	r3, #0
  401d90:	d064      	beq.n	401e5c <setvbuf+0xe4>
  401d92:	f1b8 0f02 	cmp.w	r8, #2
  401d96:	d006      	beq.n	401da6 <setvbuf+0x2e>
  401d98:	f1b8 0f01 	cmp.w	r8, #1
  401d9c:	f200 809f 	bhi.w	401ede <setvbuf+0x166>
  401da0:	2e00      	cmp	r6, #0
  401da2:	f2c0 809c 	blt.w	401ede <setvbuf+0x166>
  401da6:	6e63      	ldr	r3, [r4, #100]	; 0x64
  401da8:	07d8      	lsls	r0, r3, #31
  401daa:	d534      	bpl.n	401e16 <setvbuf+0x9e>
  401dac:	4621      	mov	r1, r4
  401dae:	4628      	mov	r0, r5
  401db0:	f002 fc54 	bl	40465c <_fflush_r>
  401db4:	6b21      	ldr	r1, [r4, #48]	; 0x30
  401db6:	b141      	cbz	r1, 401dca <setvbuf+0x52>
  401db8:	f104 0340 	add.w	r3, r4, #64	; 0x40
  401dbc:	4299      	cmp	r1, r3
  401dbe:	d002      	beq.n	401dc6 <setvbuf+0x4e>
  401dc0:	4628      	mov	r0, r5
  401dc2:	f002 fd45 	bl	404850 <_free_r>
  401dc6:	2300      	movs	r3, #0
  401dc8:	6323      	str	r3, [r4, #48]	; 0x30
  401dca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  401dce:	2200      	movs	r2, #0
  401dd0:	61a2      	str	r2, [r4, #24]
  401dd2:	6062      	str	r2, [r4, #4]
  401dd4:	061a      	lsls	r2, r3, #24
  401dd6:	d43a      	bmi.n	401e4e <setvbuf+0xd6>
  401dd8:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
  401ddc:	f023 0303 	bic.w	r3, r3, #3
  401de0:	f1b8 0f02 	cmp.w	r8, #2
  401de4:	81a3      	strh	r3, [r4, #12]
  401de6:	d01d      	beq.n	401e24 <setvbuf+0xac>
  401de8:	ab01      	add	r3, sp, #4
  401dea:	466a      	mov	r2, sp
  401dec:	4621      	mov	r1, r4
  401dee:	4628      	mov	r0, r5
  401df0:	f002 ffcc 	bl	404d8c <__swhatbuf_r>
  401df4:	89a3      	ldrh	r3, [r4, #12]
  401df6:	4318      	orrs	r0, r3
  401df8:	81a0      	strh	r0, [r4, #12]
  401dfa:	2e00      	cmp	r6, #0
  401dfc:	d132      	bne.n	401e64 <setvbuf+0xec>
  401dfe:	9e00      	ldr	r6, [sp, #0]
  401e00:	4630      	mov	r0, r6
  401e02:	f003 f83b 	bl	404e7c <malloc>
  401e06:	4607      	mov	r7, r0
  401e08:	2800      	cmp	r0, #0
  401e0a:	d06b      	beq.n	401ee4 <setvbuf+0x16c>
  401e0c:	89a3      	ldrh	r3, [r4, #12]
  401e0e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  401e12:	81a3      	strh	r3, [r4, #12]
  401e14:	e028      	b.n	401e68 <setvbuf+0xf0>
  401e16:	89a3      	ldrh	r3, [r4, #12]
  401e18:	0599      	lsls	r1, r3, #22
  401e1a:	d4c7      	bmi.n	401dac <setvbuf+0x34>
  401e1c:	6da0      	ldr	r0, [r4, #88]	; 0x58
  401e1e:	f002 ffb1 	bl	404d84 <__retarget_lock_acquire_recursive>
  401e22:	e7c3      	b.n	401dac <setvbuf+0x34>
  401e24:	2500      	movs	r5, #0
  401e26:	6e61      	ldr	r1, [r4, #100]	; 0x64
  401e28:	2600      	movs	r6, #0
  401e2a:	f104 0243 	add.w	r2, r4, #67	; 0x43
  401e2e:	f043 0302 	orr.w	r3, r3, #2
  401e32:	2001      	movs	r0, #1
  401e34:	60a6      	str	r6, [r4, #8]
  401e36:	07ce      	lsls	r6, r1, #31
  401e38:	81a3      	strh	r3, [r4, #12]
  401e3a:	6022      	str	r2, [r4, #0]
  401e3c:	6122      	str	r2, [r4, #16]
  401e3e:	6160      	str	r0, [r4, #20]
  401e40:	d401      	bmi.n	401e46 <setvbuf+0xce>
  401e42:	0598      	lsls	r0, r3, #22
  401e44:	d53e      	bpl.n	401ec4 <setvbuf+0x14c>
  401e46:	4628      	mov	r0, r5
  401e48:	b003      	add	sp, #12
  401e4a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  401e4e:	6921      	ldr	r1, [r4, #16]
  401e50:	4628      	mov	r0, r5
  401e52:	f002 fcfd 	bl	404850 <_free_r>
  401e56:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  401e5a:	e7bd      	b.n	401dd8 <setvbuf+0x60>
  401e5c:	4628      	mov	r0, r5
  401e5e:	f002 fc55 	bl	40470c <__sinit>
  401e62:	e796      	b.n	401d92 <setvbuf+0x1a>
  401e64:	2f00      	cmp	r7, #0
  401e66:	d0cb      	beq.n	401e00 <setvbuf+0x88>
  401e68:	6bab      	ldr	r3, [r5, #56]	; 0x38
  401e6a:	2b00      	cmp	r3, #0
  401e6c:	d033      	beq.n	401ed6 <setvbuf+0x15e>
  401e6e:	9b00      	ldr	r3, [sp, #0]
  401e70:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  401e74:	6027      	str	r7, [r4, #0]
  401e76:	429e      	cmp	r6, r3
  401e78:	bf1c      	itt	ne
  401e7a:	f442 6200 	orrne.w	r2, r2, #2048	; 0x800
  401e7e:	81a2      	strhne	r2, [r4, #12]
  401e80:	f1b8 0f01 	cmp.w	r8, #1
  401e84:	bf04      	itt	eq
  401e86:	f042 0201 	orreq.w	r2, r2, #1
  401e8a:	81a2      	strheq	r2, [r4, #12]
  401e8c:	b292      	uxth	r2, r2
  401e8e:	f012 0308 	ands.w	r3, r2, #8
  401e92:	6127      	str	r7, [r4, #16]
  401e94:	6166      	str	r6, [r4, #20]
  401e96:	d00e      	beq.n	401eb6 <setvbuf+0x13e>
  401e98:	07d1      	lsls	r1, r2, #31
  401e9a:	d51a      	bpl.n	401ed2 <setvbuf+0x15a>
  401e9c:	6e65      	ldr	r5, [r4, #100]	; 0x64
  401e9e:	4276      	negs	r6, r6
  401ea0:	2300      	movs	r3, #0
  401ea2:	f015 0501 	ands.w	r5, r5, #1
  401ea6:	61a6      	str	r6, [r4, #24]
  401ea8:	60a3      	str	r3, [r4, #8]
  401eaa:	d009      	beq.n	401ec0 <setvbuf+0x148>
  401eac:	2500      	movs	r5, #0
  401eae:	4628      	mov	r0, r5
  401eb0:	b003      	add	sp, #12
  401eb2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  401eb6:	60a3      	str	r3, [r4, #8]
  401eb8:	6e65      	ldr	r5, [r4, #100]	; 0x64
  401eba:	f015 0501 	ands.w	r5, r5, #1
  401ebe:	d1f5      	bne.n	401eac <setvbuf+0x134>
  401ec0:	0593      	lsls	r3, r2, #22
  401ec2:	d4c0      	bmi.n	401e46 <setvbuf+0xce>
  401ec4:	6da0      	ldr	r0, [r4, #88]	; 0x58
  401ec6:	f002 ff5f 	bl	404d88 <__retarget_lock_release_recursive>
  401eca:	4628      	mov	r0, r5
  401ecc:	b003      	add	sp, #12
  401ece:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  401ed2:	60a6      	str	r6, [r4, #8]
  401ed4:	e7f0      	b.n	401eb8 <setvbuf+0x140>
  401ed6:	4628      	mov	r0, r5
  401ed8:	f002 fc18 	bl	40470c <__sinit>
  401edc:	e7c7      	b.n	401e6e <setvbuf+0xf6>
  401ede:	f04f 35ff 	mov.w	r5, #4294967295
  401ee2:	e7b0      	b.n	401e46 <setvbuf+0xce>
  401ee4:	f8dd 9000 	ldr.w	r9, [sp]
  401ee8:	45b1      	cmp	r9, r6
  401eea:	d004      	beq.n	401ef6 <setvbuf+0x17e>
  401eec:	4648      	mov	r0, r9
  401eee:	f002 ffc5 	bl	404e7c <malloc>
  401ef2:	4607      	mov	r7, r0
  401ef4:	b920      	cbnz	r0, 401f00 <setvbuf+0x188>
  401ef6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  401efa:	f04f 35ff 	mov.w	r5, #4294967295
  401efe:	e792      	b.n	401e26 <setvbuf+0xae>
  401f00:	464e      	mov	r6, r9
  401f02:	e783      	b.n	401e0c <setvbuf+0x94>
  401f04:	20000034 	.word	0x20000034

00401f08 <sprintf>:
  401f08:	b40e      	push	{r1, r2, r3}
  401f0a:	b5f0      	push	{r4, r5, r6, r7, lr}
  401f0c:	b09c      	sub	sp, #112	; 0x70
  401f0e:	ab21      	add	r3, sp, #132	; 0x84
  401f10:	490f      	ldr	r1, [pc, #60]	; (401f50 <sprintf+0x48>)
  401f12:	f853 2b04 	ldr.w	r2, [r3], #4
  401f16:	9301      	str	r3, [sp, #4]
  401f18:	4605      	mov	r5, r0
  401f1a:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
  401f1e:	6808      	ldr	r0, [r1, #0]
  401f20:	9502      	str	r5, [sp, #8]
  401f22:	f44f 7702 	mov.w	r7, #520	; 0x208
  401f26:	f64f 76ff 	movw	r6, #65535	; 0xffff
  401f2a:	a902      	add	r1, sp, #8
  401f2c:	9506      	str	r5, [sp, #24]
  401f2e:	f8ad 7014 	strh.w	r7, [sp, #20]
  401f32:	9404      	str	r4, [sp, #16]
  401f34:	9407      	str	r4, [sp, #28]
  401f36:	f8ad 6016 	strh.w	r6, [sp, #22]
  401f3a:	f000 f88f 	bl	40205c <_svfprintf_r>
  401f3e:	9b02      	ldr	r3, [sp, #8]
  401f40:	2200      	movs	r2, #0
  401f42:	701a      	strb	r2, [r3, #0]
  401f44:	b01c      	add	sp, #112	; 0x70
  401f46:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  401f4a:	b003      	add	sp, #12
  401f4c:	4770      	bx	lr
  401f4e:	bf00      	nop
  401f50:	20000034 	.word	0x20000034
	...

00401f80 <strlen>:
  401f80:	f890 f000 	pld	[r0]
  401f84:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  401f88:	f020 0107 	bic.w	r1, r0, #7
  401f8c:	f06f 0c00 	mvn.w	ip, #0
  401f90:	f010 0407 	ands.w	r4, r0, #7
  401f94:	f891 f020 	pld	[r1, #32]
  401f98:	f040 8049 	bne.w	40202e <strlen+0xae>
  401f9c:	f04f 0400 	mov.w	r4, #0
  401fa0:	f06f 0007 	mvn.w	r0, #7
  401fa4:	e9d1 2300 	ldrd	r2, r3, [r1]
  401fa8:	f891 f040 	pld	[r1, #64]	; 0x40
  401fac:	f100 0008 	add.w	r0, r0, #8
  401fb0:	fa82 f24c 	uadd8	r2, r2, ip
  401fb4:	faa4 f28c 	sel	r2, r4, ip
  401fb8:	fa83 f34c 	uadd8	r3, r3, ip
  401fbc:	faa2 f38c 	sel	r3, r2, ip
  401fc0:	bb4b      	cbnz	r3, 402016 <strlen+0x96>
  401fc2:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  401fc6:	fa82 f24c 	uadd8	r2, r2, ip
  401fca:	f100 0008 	add.w	r0, r0, #8
  401fce:	faa4 f28c 	sel	r2, r4, ip
  401fd2:	fa83 f34c 	uadd8	r3, r3, ip
  401fd6:	faa2 f38c 	sel	r3, r2, ip
  401fda:	b9e3      	cbnz	r3, 402016 <strlen+0x96>
  401fdc:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  401fe0:	fa82 f24c 	uadd8	r2, r2, ip
  401fe4:	f100 0008 	add.w	r0, r0, #8
  401fe8:	faa4 f28c 	sel	r2, r4, ip
  401fec:	fa83 f34c 	uadd8	r3, r3, ip
  401ff0:	faa2 f38c 	sel	r3, r2, ip
  401ff4:	b97b      	cbnz	r3, 402016 <strlen+0x96>
  401ff6:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  401ffa:	f101 0120 	add.w	r1, r1, #32
  401ffe:	fa82 f24c 	uadd8	r2, r2, ip
  402002:	f100 0008 	add.w	r0, r0, #8
  402006:	faa4 f28c 	sel	r2, r4, ip
  40200a:	fa83 f34c 	uadd8	r3, r3, ip
  40200e:	faa2 f38c 	sel	r3, r2, ip
  402012:	2b00      	cmp	r3, #0
  402014:	d0c6      	beq.n	401fa4 <strlen+0x24>
  402016:	2a00      	cmp	r2, #0
  402018:	bf04      	itt	eq
  40201a:	3004      	addeq	r0, #4
  40201c:	461a      	moveq	r2, r3
  40201e:	ba12      	rev	r2, r2
  402020:	fab2 f282 	clz	r2, r2
  402024:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  402028:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  40202c:	4770      	bx	lr
  40202e:	e9d1 2300 	ldrd	r2, r3, [r1]
  402032:	f004 0503 	and.w	r5, r4, #3
  402036:	f1c4 0000 	rsb	r0, r4, #0
  40203a:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  40203e:	f014 0f04 	tst.w	r4, #4
  402042:	f891 f040 	pld	[r1, #64]	; 0x40
  402046:	fa0c f505 	lsl.w	r5, ip, r5
  40204a:	ea62 0205 	orn	r2, r2, r5
  40204e:	bf1c      	itt	ne
  402050:	ea63 0305 	ornne	r3, r3, r5
  402054:	4662      	movne	r2, ip
  402056:	f04f 0400 	mov.w	r4, #0
  40205a:	e7a9      	b.n	401fb0 <strlen+0x30>

0040205c <_svfprintf_r>:
  40205c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402060:	b0c3      	sub	sp, #268	; 0x10c
  402062:	460c      	mov	r4, r1
  402064:	910b      	str	r1, [sp, #44]	; 0x2c
  402066:	4692      	mov	sl, r2
  402068:	930f      	str	r3, [sp, #60]	; 0x3c
  40206a:	900c      	str	r0, [sp, #48]	; 0x30
  40206c:	f002 fe78 	bl	404d60 <_localeconv_r>
  402070:	6803      	ldr	r3, [r0, #0]
  402072:	931a      	str	r3, [sp, #104]	; 0x68
  402074:	4618      	mov	r0, r3
  402076:	f7ff ff83 	bl	401f80 <strlen>
  40207a:	89a3      	ldrh	r3, [r4, #12]
  40207c:	9019      	str	r0, [sp, #100]	; 0x64
  40207e:	0619      	lsls	r1, r3, #24
  402080:	d503      	bpl.n	40208a <_svfprintf_r+0x2e>
  402082:	6923      	ldr	r3, [r4, #16]
  402084:	2b00      	cmp	r3, #0
  402086:	f001 8003 	beq.w	403090 <_svfprintf_r+0x1034>
  40208a:	2300      	movs	r3, #0
  40208c:	f10d 09c8 	add.w	r9, sp, #200	; 0xc8
  402090:	9313      	str	r3, [sp, #76]	; 0x4c
  402092:	9315      	str	r3, [sp, #84]	; 0x54
  402094:	9314      	str	r3, [sp, #80]	; 0x50
  402096:	9327      	str	r3, [sp, #156]	; 0x9c
  402098:	9326      	str	r3, [sp, #152]	; 0x98
  40209a:	9318      	str	r3, [sp, #96]	; 0x60
  40209c:	931b      	str	r3, [sp, #108]	; 0x6c
  40209e:	9309      	str	r3, [sp, #36]	; 0x24
  4020a0:	f8cd 9094 	str.w	r9, [sp, #148]	; 0x94
  4020a4:	46c8      	mov	r8, r9
  4020a6:	9316      	str	r3, [sp, #88]	; 0x58
  4020a8:	9317      	str	r3, [sp, #92]	; 0x5c
  4020aa:	f89a 3000 	ldrb.w	r3, [sl]
  4020ae:	4654      	mov	r4, sl
  4020b0:	b1e3      	cbz	r3, 4020ec <_svfprintf_r+0x90>
  4020b2:	2b25      	cmp	r3, #37	; 0x25
  4020b4:	d102      	bne.n	4020bc <_svfprintf_r+0x60>
  4020b6:	e019      	b.n	4020ec <_svfprintf_r+0x90>
  4020b8:	2b25      	cmp	r3, #37	; 0x25
  4020ba:	d003      	beq.n	4020c4 <_svfprintf_r+0x68>
  4020bc:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  4020c0:	2b00      	cmp	r3, #0
  4020c2:	d1f9      	bne.n	4020b8 <_svfprintf_r+0x5c>
  4020c4:	eba4 050a 	sub.w	r5, r4, sl
  4020c8:	b185      	cbz	r5, 4020ec <_svfprintf_r+0x90>
  4020ca:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4020cc:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  4020ce:	f8c8 a000 	str.w	sl, [r8]
  4020d2:	3301      	adds	r3, #1
  4020d4:	442a      	add	r2, r5
  4020d6:	2b07      	cmp	r3, #7
  4020d8:	f8c8 5004 	str.w	r5, [r8, #4]
  4020dc:	9227      	str	r2, [sp, #156]	; 0x9c
  4020de:	9326      	str	r3, [sp, #152]	; 0x98
  4020e0:	dc7f      	bgt.n	4021e2 <_svfprintf_r+0x186>
  4020e2:	f108 0808 	add.w	r8, r8, #8
  4020e6:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4020e8:	442b      	add	r3, r5
  4020ea:	9309      	str	r3, [sp, #36]	; 0x24
  4020ec:	7823      	ldrb	r3, [r4, #0]
  4020ee:	2b00      	cmp	r3, #0
  4020f0:	d07f      	beq.n	4021f2 <_svfprintf_r+0x196>
  4020f2:	2300      	movs	r3, #0
  4020f4:	461a      	mov	r2, r3
  4020f6:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  4020fa:	4619      	mov	r1, r3
  4020fc:	930d      	str	r3, [sp, #52]	; 0x34
  4020fe:	469b      	mov	fp, r3
  402100:	f04f 30ff 	mov.w	r0, #4294967295
  402104:	7863      	ldrb	r3, [r4, #1]
  402106:	900a      	str	r0, [sp, #40]	; 0x28
  402108:	f104 0a01 	add.w	sl, r4, #1
  40210c:	f10a 0a01 	add.w	sl, sl, #1
  402110:	f1a3 0020 	sub.w	r0, r3, #32
  402114:	2858      	cmp	r0, #88	; 0x58
  402116:	f200 83c1 	bhi.w	40289c <_svfprintf_r+0x840>
  40211a:	e8df f010 	tbh	[pc, r0, lsl #1]
  40211e:	0238      	.short	0x0238
  402120:	03bf03bf 	.word	0x03bf03bf
  402124:	03bf0240 	.word	0x03bf0240
  402128:	03bf03bf 	.word	0x03bf03bf
  40212c:	03bf03bf 	.word	0x03bf03bf
  402130:	024503bf 	.word	0x024503bf
  402134:	03bf0203 	.word	0x03bf0203
  402138:	026b005d 	.word	0x026b005d
  40213c:	028603bf 	.word	0x028603bf
  402140:	039d039d 	.word	0x039d039d
  402144:	039d039d 	.word	0x039d039d
  402148:	039d039d 	.word	0x039d039d
  40214c:	039d039d 	.word	0x039d039d
  402150:	03bf039d 	.word	0x03bf039d
  402154:	03bf03bf 	.word	0x03bf03bf
  402158:	03bf03bf 	.word	0x03bf03bf
  40215c:	03bf03bf 	.word	0x03bf03bf
  402160:	03bf03bf 	.word	0x03bf03bf
  402164:	033703bf 	.word	0x033703bf
  402168:	03bf0357 	.word	0x03bf0357
  40216c:	03bf0357 	.word	0x03bf0357
  402170:	03bf03bf 	.word	0x03bf03bf
  402174:	039803bf 	.word	0x039803bf
  402178:	03bf03bf 	.word	0x03bf03bf
  40217c:	03bf03ad 	.word	0x03bf03ad
  402180:	03bf03bf 	.word	0x03bf03bf
  402184:	03bf03bf 	.word	0x03bf03bf
  402188:	03bf0259 	.word	0x03bf0259
  40218c:	031e03bf 	.word	0x031e03bf
  402190:	03bf03bf 	.word	0x03bf03bf
  402194:	03bf03bf 	.word	0x03bf03bf
  402198:	03bf03bf 	.word	0x03bf03bf
  40219c:	03bf03bf 	.word	0x03bf03bf
  4021a0:	03bf03bf 	.word	0x03bf03bf
  4021a4:	02db02c6 	.word	0x02db02c6
  4021a8:	03570357 	.word	0x03570357
  4021ac:	028b0357 	.word	0x028b0357
  4021b0:	03bf02db 	.word	0x03bf02db
  4021b4:	029003bf 	.word	0x029003bf
  4021b8:	029d03bf 	.word	0x029d03bf
  4021bc:	02b401cc 	.word	0x02b401cc
  4021c0:	03bf0208 	.word	0x03bf0208
  4021c4:	03bf01e1 	.word	0x03bf01e1
  4021c8:	03bf007e 	.word	0x03bf007e
  4021cc:	020d03bf 	.word	0x020d03bf
  4021d0:	980d      	ldr	r0, [sp, #52]	; 0x34
  4021d2:	930f      	str	r3, [sp, #60]	; 0x3c
  4021d4:	4240      	negs	r0, r0
  4021d6:	900d      	str	r0, [sp, #52]	; 0x34
  4021d8:	f04b 0b04 	orr.w	fp, fp, #4
  4021dc:	f89a 3000 	ldrb.w	r3, [sl]
  4021e0:	e794      	b.n	40210c <_svfprintf_r+0xb0>
  4021e2:	aa25      	add	r2, sp, #148	; 0x94
  4021e4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4021e6:	980c      	ldr	r0, [sp, #48]	; 0x30
  4021e8:	f003 ff6a 	bl	4060c0 <__ssprint_r>
  4021ec:	b940      	cbnz	r0, 402200 <_svfprintf_r+0x1a4>
  4021ee:	46c8      	mov	r8, r9
  4021f0:	e779      	b.n	4020e6 <_svfprintf_r+0x8a>
  4021f2:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  4021f4:	b123      	cbz	r3, 402200 <_svfprintf_r+0x1a4>
  4021f6:	980c      	ldr	r0, [sp, #48]	; 0x30
  4021f8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4021fa:	aa25      	add	r2, sp, #148	; 0x94
  4021fc:	f003 ff60 	bl	4060c0 <__ssprint_r>
  402200:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  402202:	899b      	ldrh	r3, [r3, #12]
  402204:	f013 0f40 	tst.w	r3, #64	; 0x40
  402208:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40220a:	bf18      	it	ne
  40220c:	f04f 33ff 	movne.w	r3, #4294967295
  402210:	9309      	str	r3, [sp, #36]	; 0x24
  402212:	9809      	ldr	r0, [sp, #36]	; 0x24
  402214:	b043      	add	sp, #268	; 0x10c
  402216:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40221a:	f01b 0f20 	tst.w	fp, #32
  40221e:	9311      	str	r3, [sp, #68]	; 0x44
  402220:	f040 81dd 	bne.w	4025de <_svfprintf_r+0x582>
  402224:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402226:	f01b 0f10 	tst.w	fp, #16
  40222a:	4613      	mov	r3, r2
  40222c:	f040 856e 	bne.w	402d0c <_svfprintf_r+0xcb0>
  402230:	f01b 0f40 	tst.w	fp, #64	; 0x40
  402234:	f000 856a 	beq.w	402d0c <_svfprintf_r+0xcb0>
  402238:	8814      	ldrh	r4, [r2, #0]
  40223a:	3204      	adds	r2, #4
  40223c:	2500      	movs	r5, #0
  40223e:	2301      	movs	r3, #1
  402240:	920f      	str	r2, [sp, #60]	; 0x3c
  402242:	2700      	movs	r7, #0
  402244:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  402248:	990a      	ldr	r1, [sp, #40]	; 0x28
  40224a:	1c4a      	adds	r2, r1, #1
  40224c:	f000 8265 	beq.w	40271a <_svfprintf_r+0x6be>
  402250:	f02b 0280 	bic.w	r2, fp, #128	; 0x80
  402254:	9207      	str	r2, [sp, #28]
  402256:	ea54 0205 	orrs.w	r2, r4, r5
  40225a:	f040 8264 	bne.w	402726 <_svfprintf_r+0x6ca>
  40225e:	2900      	cmp	r1, #0
  402260:	f040 843c 	bne.w	402adc <_svfprintf_r+0xa80>
  402264:	2b00      	cmp	r3, #0
  402266:	f040 84d7 	bne.w	402c18 <_svfprintf_r+0xbbc>
  40226a:	f01b 0301 	ands.w	r3, fp, #1
  40226e:	930e      	str	r3, [sp, #56]	; 0x38
  402270:	f000 8604 	beq.w	402e7c <_svfprintf_r+0xe20>
  402274:	ae42      	add	r6, sp, #264	; 0x108
  402276:	2330      	movs	r3, #48	; 0x30
  402278:	f806 3d41 	strb.w	r3, [r6, #-65]!
  40227c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40227e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  402280:	4293      	cmp	r3, r2
  402282:	bfb8      	it	lt
  402284:	4613      	movlt	r3, r2
  402286:	9308      	str	r3, [sp, #32]
  402288:	2300      	movs	r3, #0
  40228a:	9312      	str	r3, [sp, #72]	; 0x48
  40228c:	b117      	cbz	r7, 402294 <_svfprintf_r+0x238>
  40228e:	9b08      	ldr	r3, [sp, #32]
  402290:	3301      	adds	r3, #1
  402292:	9308      	str	r3, [sp, #32]
  402294:	9b07      	ldr	r3, [sp, #28]
  402296:	f013 0302 	ands.w	r3, r3, #2
  40229a:	9310      	str	r3, [sp, #64]	; 0x40
  40229c:	d002      	beq.n	4022a4 <_svfprintf_r+0x248>
  40229e:	9b08      	ldr	r3, [sp, #32]
  4022a0:	3302      	adds	r3, #2
  4022a2:	9308      	str	r3, [sp, #32]
  4022a4:	9b07      	ldr	r3, [sp, #28]
  4022a6:	f013 0584 	ands.w	r5, r3, #132	; 0x84
  4022aa:	f040 830e 	bne.w	4028ca <_svfprintf_r+0x86e>
  4022ae:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4022b0:	9a08      	ldr	r2, [sp, #32]
  4022b2:	eba3 0b02 	sub.w	fp, r3, r2
  4022b6:	f1bb 0f00 	cmp.w	fp, #0
  4022ba:	f340 8306 	ble.w	4028ca <_svfprintf_r+0x86e>
  4022be:	f1bb 0f10 	cmp.w	fp, #16
  4022c2:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4022c4:	9a26      	ldr	r2, [sp, #152]	; 0x98
  4022c6:	dd29      	ble.n	40231c <_svfprintf_r+0x2c0>
  4022c8:	4643      	mov	r3, r8
  4022ca:	4621      	mov	r1, r4
  4022cc:	46a8      	mov	r8, r5
  4022ce:	2710      	movs	r7, #16
  4022d0:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4022d2:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  4022d4:	e006      	b.n	4022e4 <_svfprintf_r+0x288>
  4022d6:	f1ab 0b10 	sub.w	fp, fp, #16
  4022da:	f1bb 0f10 	cmp.w	fp, #16
  4022de:	f103 0308 	add.w	r3, r3, #8
  4022e2:	dd18      	ble.n	402316 <_svfprintf_r+0x2ba>
  4022e4:	3201      	adds	r2, #1
  4022e6:	48b7      	ldr	r0, [pc, #732]	; (4025c4 <_svfprintf_r+0x568>)
  4022e8:	9226      	str	r2, [sp, #152]	; 0x98
  4022ea:	3110      	adds	r1, #16
  4022ec:	2a07      	cmp	r2, #7
  4022ee:	9127      	str	r1, [sp, #156]	; 0x9c
  4022f0:	e883 0081 	stmia.w	r3, {r0, r7}
  4022f4:	ddef      	ble.n	4022d6 <_svfprintf_r+0x27a>
  4022f6:	aa25      	add	r2, sp, #148	; 0x94
  4022f8:	4629      	mov	r1, r5
  4022fa:	4620      	mov	r0, r4
  4022fc:	f003 fee0 	bl	4060c0 <__ssprint_r>
  402300:	2800      	cmp	r0, #0
  402302:	f47f af7d 	bne.w	402200 <_svfprintf_r+0x1a4>
  402306:	f1ab 0b10 	sub.w	fp, fp, #16
  40230a:	f1bb 0f10 	cmp.w	fp, #16
  40230e:	9927      	ldr	r1, [sp, #156]	; 0x9c
  402310:	9a26      	ldr	r2, [sp, #152]	; 0x98
  402312:	464b      	mov	r3, r9
  402314:	dce6      	bgt.n	4022e4 <_svfprintf_r+0x288>
  402316:	4645      	mov	r5, r8
  402318:	460c      	mov	r4, r1
  40231a:	4698      	mov	r8, r3
  40231c:	3201      	adds	r2, #1
  40231e:	4ba9      	ldr	r3, [pc, #676]	; (4025c4 <_svfprintf_r+0x568>)
  402320:	9226      	str	r2, [sp, #152]	; 0x98
  402322:	445c      	add	r4, fp
  402324:	2a07      	cmp	r2, #7
  402326:	9427      	str	r4, [sp, #156]	; 0x9c
  402328:	e888 0808 	stmia.w	r8, {r3, fp}
  40232c:	f300 8498 	bgt.w	402c60 <_svfprintf_r+0xc04>
  402330:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  402334:	f108 0808 	add.w	r8, r8, #8
  402338:	b177      	cbz	r7, 402358 <_svfprintf_r+0x2fc>
  40233a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40233c:	3301      	adds	r3, #1
  40233e:	3401      	adds	r4, #1
  402340:	f10d 0177 	add.w	r1, sp, #119	; 0x77
  402344:	2201      	movs	r2, #1
  402346:	2b07      	cmp	r3, #7
  402348:	9427      	str	r4, [sp, #156]	; 0x9c
  40234a:	9326      	str	r3, [sp, #152]	; 0x98
  40234c:	e888 0006 	stmia.w	r8, {r1, r2}
  402350:	f300 83db 	bgt.w	402b0a <_svfprintf_r+0xaae>
  402354:	f108 0808 	add.w	r8, r8, #8
  402358:	9b10      	ldr	r3, [sp, #64]	; 0x40
  40235a:	b16b      	cbz	r3, 402378 <_svfprintf_r+0x31c>
  40235c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40235e:	3301      	adds	r3, #1
  402360:	3402      	adds	r4, #2
  402362:	a91e      	add	r1, sp, #120	; 0x78
  402364:	2202      	movs	r2, #2
  402366:	2b07      	cmp	r3, #7
  402368:	9427      	str	r4, [sp, #156]	; 0x9c
  40236a:	9326      	str	r3, [sp, #152]	; 0x98
  40236c:	e888 0006 	stmia.w	r8, {r1, r2}
  402370:	f300 83d6 	bgt.w	402b20 <_svfprintf_r+0xac4>
  402374:	f108 0808 	add.w	r8, r8, #8
  402378:	2d80      	cmp	r5, #128	; 0x80
  40237a:	f000 8315 	beq.w	4029a8 <_svfprintf_r+0x94c>
  40237e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402380:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  402382:	1a9f      	subs	r7, r3, r2
  402384:	2f00      	cmp	r7, #0
  402386:	dd36      	ble.n	4023f6 <_svfprintf_r+0x39a>
  402388:	2f10      	cmp	r7, #16
  40238a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40238c:	4d8e      	ldr	r5, [pc, #568]	; (4025c8 <_svfprintf_r+0x56c>)
  40238e:	dd27      	ble.n	4023e0 <_svfprintf_r+0x384>
  402390:	4642      	mov	r2, r8
  402392:	4621      	mov	r1, r4
  402394:	46b0      	mov	r8, r6
  402396:	f04f 0b10 	mov.w	fp, #16
  40239a:	462e      	mov	r6, r5
  40239c:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  40239e:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  4023a0:	e004      	b.n	4023ac <_svfprintf_r+0x350>
  4023a2:	3f10      	subs	r7, #16
  4023a4:	2f10      	cmp	r7, #16
  4023a6:	f102 0208 	add.w	r2, r2, #8
  4023aa:	dd15      	ble.n	4023d8 <_svfprintf_r+0x37c>
  4023ac:	3301      	adds	r3, #1
  4023ae:	3110      	adds	r1, #16
  4023b0:	2b07      	cmp	r3, #7
  4023b2:	9127      	str	r1, [sp, #156]	; 0x9c
  4023b4:	9326      	str	r3, [sp, #152]	; 0x98
  4023b6:	e882 0840 	stmia.w	r2, {r6, fp}
  4023ba:	ddf2      	ble.n	4023a2 <_svfprintf_r+0x346>
  4023bc:	aa25      	add	r2, sp, #148	; 0x94
  4023be:	4629      	mov	r1, r5
  4023c0:	4620      	mov	r0, r4
  4023c2:	f003 fe7d 	bl	4060c0 <__ssprint_r>
  4023c6:	2800      	cmp	r0, #0
  4023c8:	f47f af1a 	bne.w	402200 <_svfprintf_r+0x1a4>
  4023cc:	3f10      	subs	r7, #16
  4023ce:	2f10      	cmp	r7, #16
  4023d0:	9927      	ldr	r1, [sp, #156]	; 0x9c
  4023d2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4023d4:	464a      	mov	r2, r9
  4023d6:	dce9      	bgt.n	4023ac <_svfprintf_r+0x350>
  4023d8:	4635      	mov	r5, r6
  4023da:	460c      	mov	r4, r1
  4023dc:	4646      	mov	r6, r8
  4023de:	4690      	mov	r8, r2
  4023e0:	3301      	adds	r3, #1
  4023e2:	443c      	add	r4, r7
  4023e4:	2b07      	cmp	r3, #7
  4023e6:	9427      	str	r4, [sp, #156]	; 0x9c
  4023e8:	9326      	str	r3, [sp, #152]	; 0x98
  4023ea:	e888 00a0 	stmia.w	r8, {r5, r7}
  4023ee:	f300 8381 	bgt.w	402af4 <_svfprintf_r+0xa98>
  4023f2:	f108 0808 	add.w	r8, r8, #8
  4023f6:	9b07      	ldr	r3, [sp, #28]
  4023f8:	05df      	lsls	r7, r3, #23
  4023fa:	f100 8268 	bmi.w	4028ce <_svfprintf_r+0x872>
  4023fe:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402400:	990e      	ldr	r1, [sp, #56]	; 0x38
  402402:	f8c8 6000 	str.w	r6, [r8]
  402406:	3301      	adds	r3, #1
  402408:	440c      	add	r4, r1
  40240a:	2b07      	cmp	r3, #7
  40240c:	9427      	str	r4, [sp, #156]	; 0x9c
  40240e:	f8c8 1004 	str.w	r1, [r8, #4]
  402412:	9326      	str	r3, [sp, #152]	; 0x98
  402414:	f300 834d 	bgt.w	402ab2 <_svfprintf_r+0xa56>
  402418:	f108 0808 	add.w	r8, r8, #8
  40241c:	9b07      	ldr	r3, [sp, #28]
  40241e:	075b      	lsls	r3, r3, #29
  402420:	d53a      	bpl.n	402498 <_svfprintf_r+0x43c>
  402422:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  402424:	9a08      	ldr	r2, [sp, #32]
  402426:	1a9d      	subs	r5, r3, r2
  402428:	2d00      	cmp	r5, #0
  40242a:	dd35      	ble.n	402498 <_svfprintf_r+0x43c>
  40242c:	2d10      	cmp	r5, #16
  40242e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402430:	dd20      	ble.n	402474 <_svfprintf_r+0x418>
  402432:	2610      	movs	r6, #16
  402434:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  402436:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
  40243a:	e004      	b.n	402446 <_svfprintf_r+0x3ea>
  40243c:	3d10      	subs	r5, #16
  40243e:	2d10      	cmp	r5, #16
  402440:	f108 0808 	add.w	r8, r8, #8
  402444:	dd16      	ble.n	402474 <_svfprintf_r+0x418>
  402446:	3301      	adds	r3, #1
  402448:	4a5e      	ldr	r2, [pc, #376]	; (4025c4 <_svfprintf_r+0x568>)
  40244a:	9326      	str	r3, [sp, #152]	; 0x98
  40244c:	3410      	adds	r4, #16
  40244e:	2b07      	cmp	r3, #7
  402450:	9427      	str	r4, [sp, #156]	; 0x9c
  402452:	e888 0044 	stmia.w	r8, {r2, r6}
  402456:	ddf1      	ble.n	40243c <_svfprintf_r+0x3e0>
  402458:	aa25      	add	r2, sp, #148	; 0x94
  40245a:	4659      	mov	r1, fp
  40245c:	4638      	mov	r0, r7
  40245e:	f003 fe2f 	bl	4060c0 <__ssprint_r>
  402462:	2800      	cmp	r0, #0
  402464:	f47f aecc 	bne.w	402200 <_svfprintf_r+0x1a4>
  402468:	3d10      	subs	r5, #16
  40246a:	2d10      	cmp	r5, #16
  40246c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40246e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402470:	46c8      	mov	r8, r9
  402472:	dce8      	bgt.n	402446 <_svfprintf_r+0x3ea>
  402474:	3301      	adds	r3, #1
  402476:	4a53      	ldr	r2, [pc, #332]	; (4025c4 <_svfprintf_r+0x568>)
  402478:	9326      	str	r3, [sp, #152]	; 0x98
  40247a:	442c      	add	r4, r5
  40247c:	2b07      	cmp	r3, #7
  40247e:	9427      	str	r4, [sp, #156]	; 0x9c
  402480:	e888 0024 	stmia.w	r8, {r2, r5}
  402484:	dd08      	ble.n	402498 <_svfprintf_r+0x43c>
  402486:	aa25      	add	r2, sp, #148	; 0x94
  402488:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40248a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40248c:	f003 fe18 	bl	4060c0 <__ssprint_r>
  402490:	2800      	cmp	r0, #0
  402492:	f47f aeb5 	bne.w	402200 <_svfprintf_r+0x1a4>
  402496:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402498:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40249a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  40249c:	9908      	ldr	r1, [sp, #32]
  40249e:	428a      	cmp	r2, r1
  4024a0:	bfac      	ite	ge
  4024a2:	189b      	addge	r3, r3, r2
  4024a4:	185b      	addlt	r3, r3, r1
  4024a6:	9309      	str	r3, [sp, #36]	; 0x24
  4024a8:	2c00      	cmp	r4, #0
  4024aa:	f040 830d 	bne.w	402ac8 <_svfprintf_r+0xa6c>
  4024ae:	2300      	movs	r3, #0
  4024b0:	9326      	str	r3, [sp, #152]	; 0x98
  4024b2:	46c8      	mov	r8, r9
  4024b4:	e5f9      	b.n	4020aa <_svfprintf_r+0x4e>
  4024b6:	9311      	str	r3, [sp, #68]	; 0x44
  4024b8:	f01b 0320 	ands.w	r3, fp, #32
  4024bc:	f040 81e3 	bne.w	402886 <_svfprintf_r+0x82a>
  4024c0:	f01b 0210 	ands.w	r2, fp, #16
  4024c4:	f040 842e 	bne.w	402d24 <_svfprintf_r+0xcc8>
  4024c8:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
  4024cc:	f000 842a 	beq.w	402d24 <_svfprintf_r+0xcc8>
  4024d0:	990f      	ldr	r1, [sp, #60]	; 0x3c
  4024d2:	4613      	mov	r3, r2
  4024d4:	460a      	mov	r2, r1
  4024d6:	3204      	adds	r2, #4
  4024d8:	880c      	ldrh	r4, [r1, #0]
  4024da:	920f      	str	r2, [sp, #60]	; 0x3c
  4024dc:	2500      	movs	r5, #0
  4024de:	e6b0      	b.n	402242 <_svfprintf_r+0x1e6>
  4024e0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4024e2:	9311      	str	r3, [sp, #68]	; 0x44
  4024e4:	6816      	ldr	r6, [r2, #0]
  4024e6:	2400      	movs	r4, #0
  4024e8:	f88d 4077 	strb.w	r4, [sp, #119]	; 0x77
  4024ec:	1d15      	adds	r5, r2, #4
  4024ee:	2e00      	cmp	r6, #0
  4024f0:	f000 86a7 	beq.w	403242 <_svfprintf_r+0x11e6>
  4024f4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4024f6:	1c53      	adds	r3, r2, #1
  4024f8:	f000 8609 	beq.w	40310e <_svfprintf_r+0x10b2>
  4024fc:	4621      	mov	r1, r4
  4024fe:	4630      	mov	r0, r6
  402500:	f002 ff8e 	bl	405420 <memchr>
  402504:	2800      	cmp	r0, #0
  402506:	f000 86e1 	beq.w	4032cc <_svfprintf_r+0x1270>
  40250a:	1b83      	subs	r3, r0, r6
  40250c:	930e      	str	r3, [sp, #56]	; 0x38
  40250e:	940a      	str	r4, [sp, #40]	; 0x28
  402510:	950f      	str	r5, [sp, #60]	; 0x3c
  402512:	f8cd b01c 	str.w	fp, [sp, #28]
  402516:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40251a:	9308      	str	r3, [sp, #32]
  40251c:	9412      	str	r4, [sp, #72]	; 0x48
  40251e:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  402522:	e6b3      	b.n	40228c <_svfprintf_r+0x230>
  402524:	f89a 3000 	ldrb.w	r3, [sl]
  402528:	2201      	movs	r2, #1
  40252a:	212b      	movs	r1, #43	; 0x2b
  40252c:	e5ee      	b.n	40210c <_svfprintf_r+0xb0>
  40252e:	f04b 0b20 	orr.w	fp, fp, #32
  402532:	f89a 3000 	ldrb.w	r3, [sl]
  402536:	e5e9      	b.n	40210c <_svfprintf_r+0xb0>
  402538:	9311      	str	r3, [sp, #68]	; 0x44
  40253a:	2a00      	cmp	r2, #0
  40253c:	f040 8795 	bne.w	40346a <_svfprintf_r+0x140e>
  402540:	4b22      	ldr	r3, [pc, #136]	; (4025cc <_svfprintf_r+0x570>)
  402542:	9318      	str	r3, [sp, #96]	; 0x60
  402544:	f01b 0f20 	tst.w	fp, #32
  402548:	f040 8111 	bne.w	40276e <_svfprintf_r+0x712>
  40254c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40254e:	f01b 0f10 	tst.w	fp, #16
  402552:	4613      	mov	r3, r2
  402554:	f040 83e1 	bne.w	402d1a <_svfprintf_r+0xcbe>
  402558:	f01b 0f40 	tst.w	fp, #64	; 0x40
  40255c:	f000 83dd 	beq.w	402d1a <_svfprintf_r+0xcbe>
  402560:	3304      	adds	r3, #4
  402562:	8814      	ldrh	r4, [r2, #0]
  402564:	930f      	str	r3, [sp, #60]	; 0x3c
  402566:	2500      	movs	r5, #0
  402568:	f01b 0f01 	tst.w	fp, #1
  40256c:	f000 810c 	beq.w	402788 <_svfprintf_r+0x72c>
  402570:	ea54 0305 	orrs.w	r3, r4, r5
  402574:	f000 8108 	beq.w	402788 <_svfprintf_r+0x72c>
  402578:	2330      	movs	r3, #48	; 0x30
  40257a:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
  40257e:	f88d 3078 	strb.w	r3, [sp, #120]	; 0x78
  402582:	f88d 2079 	strb.w	r2, [sp, #121]	; 0x79
  402586:	f04b 0b02 	orr.w	fp, fp, #2
  40258a:	2302      	movs	r3, #2
  40258c:	e659      	b.n	402242 <_svfprintf_r+0x1e6>
  40258e:	f89a 3000 	ldrb.w	r3, [sl]
  402592:	2900      	cmp	r1, #0
  402594:	f47f adba 	bne.w	40210c <_svfprintf_r+0xb0>
  402598:	2201      	movs	r2, #1
  40259a:	2120      	movs	r1, #32
  40259c:	e5b6      	b.n	40210c <_svfprintf_r+0xb0>
  40259e:	f04b 0b01 	orr.w	fp, fp, #1
  4025a2:	f89a 3000 	ldrb.w	r3, [sl]
  4025a6:	e5b1      	b.n	40210c <_svfprintf_r+0xb0>
  4025a8:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  4025aa:	6823      	ldr	r3, [r4, #0]
  4025ac:	930d      	str	r3, [sp, #52]	; 0x34
  4025ae:	4618      	mov	r0, r3
  4025b0:	2800      	cmp	r0, #0
  4025b2:	4623      	mov	r3, r4
  4025b4:	f103 0304 	add.w	r3, r3, #4
  4025b8:	f6ff ae0a 	blt.w	4021d0 <_svfprintf_r+0x174>
  4025bc:	930f      	str	r3, [sp, #60]	; 0x3c
  4025be:	f89a 3000 	ldrb.w	r3, [sl]
  4025c2:	e5a3      	b.n	40210c <_svfprintf_r+0xb0>
  4025c4:	004078fc 	.word	0x004078fc
  4025c8:	0040790c 	.word	0x0040790c
  4025cc:	004078dc 	.word	0x004078dc
  4025d0:	f04b 0b10 	orr.w	fp, fp, #16
  4025d4:	f01b 0f20 	tst.w	fp, #32
  4025d8:	9311      	str	r3, [sp, #68]	; 0x44
  4025da:	f43f ae23 	beq.w	402224 <_svfprintf_r+0x1c8>
  4025de:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  4025e0:	3507      	adds	r5, #7
  4025e2:	f025 0307 	bic.w	r3, r5, #7
  4025e6:	f103 0208 	add.w	r2, r3, #8
  4025ea:	e9d3 4500 	ldrd	r4, r5, [r3]
  4025ee:	920f      	str	r2, [sp, #60]	; 0x3c
  4025f0:	2301      	movs	r3, #1
  4025f2:	e626      	b.n	402242 <_svfprintf_r+0x1e6>
  4025f4:	f89a 3000 	ldrb.w	r3, [sl]
  4025f8:	2b2a      	cmp	r3, #42	; 0x2a
  4025fa:	f10a 0401 	add.w	r4, sl, #1
  4025fe:	f000 8727 	beq.w	403450 <_svfprintf_r+0x13f4>
  402602:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  402606:	2809      	cmp	r0, #9
  402608:	46a2      	mov	sl, r4
  40260a:	f200 86ad 	bhi.w	403368 <_svfprintf_r+0x130c>
  40260e:	2300      	movs	r3, #0
  402610:	461c      	mov	r4, r3
  402612:	f81a 3b01 	ldrb.w	r3, [sl], #1
  402616:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  40261a:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  40261e:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  402622:	2809      	cmp	r0, #9
  402624:	d9f5      	bls.n	402612 <_svfprintf_r+0x5b6>
  402626:	940a      	str	r4, [sp, #40]	; 0x28
  402628:	e572      	b.n	402110 <_svfprintf_r+0xb4>
  40262a:	f04b 0b80 	orr.w	fp, fp, #128	; 0x80
  40262e:	f89a 3000 	ldrb.w	r3, [sl]
  402632:	e56b      	b.n	40210c <_svfprintf_r+0xb0>
  402634:	f04b 0b40 	orr.w	fp, fp, #64	; 0x40
  402638:	f89a 3000 	ldrb.w	r3, [sl]
  40263c:	e566      	b.n	40210c <_svfprintf_r+0xb0>
  40263e:	f89a 3000 	ldrb.w	r3, [sl]
  402642:	2b6c      	cmp	r3, #108	; 0x6c
  402644:	bf03      	ittte	eq
  402646:	f89a 3001 	ldrbeq.w	r3, [sl, #1]
  40264a:	f04b 0b20 	orreq.w	fp, fp, #32
  40264e:	f10a 0a01 	addeq.w	sl, sl, #1
  402652:	f04b 0b10 	orrne.w	fp, fp, #16
  402656:	e559      	b.n	40210c <_svfprintf_r+0xb0>
  402658:	2a00      	cmp	r2, #0
  40265a:	f040 8711 	bne.w	403480 <_svfprintf_r+0x1424>
  40265e:	f01b 0f20 	tst.w	fp, #32
  402662:	f040 84f9 	bne.w	403058 <_svfprintf_r+0xffc>
  402666:	f01b 0f10 	tst.w	fp, #16
  40266a:	f040 84ac 	bne.w	402fc6 <_svfprintf_r+0xf6a>
  40266e:	f01b 0f40 	tst.w	fp, #64	; 0x40
  402672:	f000 84a8 	beq.w	402fc6 <_svfprintf_r+0xf6a>
  402676:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402678:	6813      	ldr	r3, [r2, #0]
  40267a:	3204      	adds	r2, #4
  40267c:	920f      	str	r2, [sp, #60]	; 0x3c
  40267e:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
  402682:	801a      	strh	r2, [r3, #0]
  402684:	e511      	b.n	4020aa <_svfprintf_r+0x4e>
  402686:	990f      	ldr	r1, [sp, #60]	; 0x3c
  402688:	4bb3      	ldr	r3, [pc, #716]	; (402958 <_svfprintf_r+0x8fc>)
  40268a:	680c      	ldr	r4, [r1, #0]
  40268c:	9318      	str	r3, [sp, #96]	; 0x60
  40268e:	2230      	movs	r2, #48	; 0x30
  402690:	2378      	movs	r3, #120	; 0x78
  402692:	3104      	adds	r1, #4
  402694:	f88d 3079 	strb.w	r3, [sp, #121]	; 0x79
  402698:	9311      	str	r3, [sp, #68]	; 0x44
  40269a:	f04b 0b02 	orr.w	fp, fp, #2
  40269e:	910f      	str	r1, [sp, #60]	; 0x3c
  4026a0:	2500      	movs	r5, #0
  4026a2:	f88d 2078 	strb.w	r2, [sp, #120]	; 0x78
  4026a6:	2302      	movs	r3, #2
  4026a8:	e5cb      	b.n	402242 <_svfprintf_r+0x1e6>
  4026aa:	990f      	ldr	r1, [sp, #60]	; 0x3c
  4026ac:	9311      	str	r3, [sp, #68]	; 0x44
  4026ae:	680a      	ldr	r2, [r1, #0]
  4026b0:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  4026b4:	2300      	movs	r3, #0
  4026b6:	460a      	mov	r2, r1
  4026b8:	461f      	mov	r7, r3
  4026ba:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  4026be:	3204      	adds	r2, #4
  4026c0:	2301      	movs	r3, #1
  4026c2:	9308      	str	r3, [sp, #32]
  4026c4:	f8cd b01c 	str.w	fp, [sp, #28]
  4026c8:	970a      	str	r7, [sp, #40]	; 0x28
  4026ca:	9712      	str	r7, [sp, #72]	; 0x48
  4026cc:	920f      	str	r2, [sp, #60]	; 0x3c
  4026ce:	930e      	str	r3, [sp, #56]	; 0x38
  4026d0:	ae28      	add	r6, sp, #160	; 0xa0
  4026d2:	e5df      	b.n	402294 <_svfprintf_r+0x238>
  4026d4:	9311      	str	r3, [sp, #68]	; 0x44
  4026d6:	2a00      	cmp	r2, #0
  4026d8:	f040 86ea 	bne.w	4034b0 <_svfprintf_r+0x1454>
  4026dc:	f01b 0f20 	tst.w	fp, #32
  4026e0:	d15d      	bne.n	40279e <_svfprintf_r+0x742>
  4026e2:	f01b 0f10 	tst.w	fp, #16
  4026e6:	f040 8308 	bne.w	402cfa <_svfprintf_r+0xc9e>
  4026ea:	f01b 0f40 	tst.w	fp, #64	; 0x40
  4026ee:	f000 8304 	beq.w	402cfa <_svfprintf_r+0xc9e>
  4026f2:	990f      	ldr	r1, [sp, #60]	; 0x3c
  4026f4:	f9b1 4000 	ldrsh.w	r4, [r1]
  4026f8:	3104      	adds	r1, #4
  4026fa:	17e5      	asrs	r5, r4, #31
  4026fc:	4622      	mov	r2, r4
  4026fe:	462b      	mov	r3, r5
  402700:	910f      	str	r1, [sp, #60]	; 0x3c
  402702:	2a00      	cmp	r2, #0
  402704:	f173 0300 	sbcs.w	r3, r3, #0
  402708:	db58      	blt.n	4027bc <_svfprintf_r+0x760>
  40270a:	990a      	ldr	r1, [sp, #40]	; 0x28
  40270c:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  402710:	1c4a      	adds	r2, r1, #1
  402712:	f04f 0301 	mov.w	r3, #1
  402716:	f47f ad9b 	bne.w	402250 <_svfprintf_r+0x1f4>
  40271a:	ea54 0205 	orrs.w	r2, r4, r5
  40271e:	f000 81df 	beq.w	402ae0 <_svfprintf_r+0xa84>
  402722:	f8cd b01c 	str.w	fp, [sp, #28]
  402726:	2b01      	cmp	r3, #1
  402728:	f000 827b 	beq.w	402c22 <_svfprintf_r+0xbc6>
  40272c:	2b02      	cmp	r3, #2
  40272e:	f040 8206 	bne.w	402b3e <_svfprintf_r+0xae2>
  402732:	9818      	ldr	r0, [sp, #96]	; 0x60
  402734:	464e      	mov	r6, r9
  402736:	0923      	lsrs	r3, r4, #4
  402738:	f004 010f 	and.w	r1, r4, #15
  40273c:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  402740:	092a      	lsrs	r2, r5, #4
  402742:	461c      	mov	r4, r3
  402744:	4615      	mov	r5, r2
  402746:	5c43      	ldrb	r3, [r0, r1]
  402748:	f806 3d01 	strb.w	r3, [r6, #-1]!
  40274c:	ea54 0305 	orrs.w	r3, r4, r5
  402750:	d1f1      	bne.n	402736 <_svfprintf_r+0x6da>
  402752:	eba9 0306 	sub.w	r3, r9, r6
  402756:	930e      	str	r3, [sp, #56]	; 0x38
  402758:	e590      	b.n	40227c <_svfprintf_r+0x220>
  40275a:	9311      	str	r3, [sp, #68]	; 0x44
  40275c:	2a00      	cmp	r2, #0
  40275e:	f040 86a3 	bne.w	4034a8 <_svfprintf_r+0x144c>
  402762:	4b7e      	ldr	r3, [pc, #504]	; (40295c <_svfprintf_r+0x900>)
  402764:	9318      	str	r3, [sp, #96]	; 0x60
  402766:	f01b 0f20 	tst.w	fp, #32
  40276a:	f43f aeef 	beq.w	40254c <_svfprintf_r+0x4f0>
  40276e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  402770:	3507      	adds	r5, #7
  402772:	f025 0307 	bic.w	r3, r5, #7
  402776:	f103 0208 	add.w	r2, r3, #8
  40277a:	f01b 0f01 	tst.w	fp, #1
  40277e:	920f      	str	r2, [sp, #60]	; 0x3c
  402780:	e9d3 4500 	ldrd	r4, r5, [r3]
  402784:	f47f aef4 	bne.w	402570 <_svfprintf_r+0x514>
  402788:	2302      	movs	r3, #2
  40278a:	e55a      	b.n	402242 <_svfprintf_r+0x1e6>
  40278c:	9311      	str	r3, [sp, #68]	; 0x44
  40278e:	2a00      	cmp	r2, #0
  402790:	f040 8686 	bne.w	4034a0 <_svfprintf_r+0x1444>
  402794:	f04b 0b10 	orr.w	fp, fp, #16
  402798:	f01b 0f20 	tst.w	fp, #32
  40279c:	d0a1      	beq.n	4026e2 <_svfprintf_r+0x686>
  40279e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  4027a0:	3507      	adds	r5, #7
  4027a2:	f025 0507 	bic.w	r5, r5, #7
  4027a6:	e9d5 2300 	ldrd	r2, r3, [r5]
  4027aa:	2a00      	cmp	r2, #0
  4027ac:	f105 0108 	add.w	r1, r5, #8
  4027b0:	461d      	mov	r5, r3
  4027b2:	f173 0300 	sbcs.w	r3, r3, #0
  4027b6:	910f      	str	r1, [sp, #60]	; 0x3c
  4027b8:	4614      	mov	r4, r2
  4027ba:	daa6      	bge.n	40270a <_svfprintf_r+0x6ae>
  4027bc:	272d      	movs	r7, #45	; 0x2d
  4027be:	4264      	negs	r4, r4
  4027c0:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  4027c4:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  4027c8:	2301      	movs	r3, #1
  4027ca:	e53d      	b.n	402248 <_svfprintf_r+0x1ec>
  4027cc:	9311      	str	r3, [sp, #68]	; 0x44
  4027ce:	2a00      	cmp	r2, #0
  4027d0:	f040 8662 	bne.w	403498 <_svfprintf_r+0x143c>
  4027d4:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  4027d6:	3507      	adds	r5, #7
  4027d8:	f025 0307 	bic.w	r3, r5, #7
  4027dc:	f103 0208 	add.w	r2, r3, #8
  4027e0:	920f      	str	r2, [sp, #60]	; 0x3c
  4027e2:	681a      	ldr	r2, [r3, #0]
  4027e4:	9215      	str	r2, [sp, #84]	; 0x54
  4027e6:	685b      	ldr	r3, [r3, #4]
  4027e8:	9314      	str	r3, [sp, #80]	; 0x50
  4027ea:	9b14      	ldr	r3, [sp, #80]	; 0x50
  4027ec:	9d15      	ldr	r5, [sp, #84]	; 0x54
  4027ee:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
  4027f2:	4628      	mov	r0, r5
  4027f4:	4621      	mov	r1, r4
  4027f6:	f04f 32ff 	mov.w	r2, #4294967295
  4027fa:	4b59      	ldr	r3, [pc, #356]	; (402960 <_svfprintf_r+0x904>)
  4027fc:	f004 faac 	bl	406d58 <__aeabi_dcmpun>
  402800:	2800      	cmp	r0, #0
  402802:	f040 834a 	bne.w	402e9a <_svfprintf_r+0xe3e>
  402806:	4628      	mov	r0, r5
  402808:	4621      	mov	r1, r4
  40280a:	f04f 32ff 	mov.w	r2, #4294967295
  40280e:	4b54      	ldr	r3, [pc, #336]	; (402960 <_svfprintf_r+0x904>)
  402810:	f004 fa84 	bl	406d1c <__aeabi_dcmple>
  402814:	2800      	cmp	r0, #0
  402816:	f040 8340 	bne.w	402e9a <_svfprintf_r+0xe3e>
  40281a:	a815      	add	r0, sp, #84	; 0x54
  40281c:	c80d      	ldmia	r0, {r0, r2, r3}
  40281e:	9914      	ldr	r1, [sp, #80]	; 0x50
  402820:	f004 fa72 	bl	406d08 <__aeabi_dcmplt>
  402824:	2800      	cmp	r0, #0
  402826:	f040 8530 	bne.w	40328a <_svfprintf_r+0x122e>
  40282a:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  40282e:	4e4d      	ldr	r6, [pc, #308]	; (402964 <_svfprintf_r+0x908>)
  402830:	4b4d      	ldr	r3, [pc, #308]	; (402968 <_svfprintf_r+0x90c>)
  402832:	f02b 0080 	bic.w	r0, fp, #128	; 0x80
  402836:	9007      	str	r0, [sp, #28]
  402838:	9811      	ldr	r0, [sp, #68]	; 0x44
  40283a:	2203      	movs	r2, #3
  40283c:	2100      	movs	r1, #0
  40283e:	9208      	str	r2, [sp, #32]
  402840:	910a      	str	r1, [sp, #40]	; 0x28
  402842:	2847      	cmp	r0, #71	; 0x47
  402844:	bfd8      	it	le
  402846:	461e      	movle	r6, r3
  402848:	920e      	str	r2, [sp, #56]	; 0x38
  40284a:	9112      	str	r1, [sp, #72]	; 0x48
  40284c:	e51e      	b.n	40228c <_svfprintf_r+0x230>
  40284e:	f04b 0b08 	orr.w	fp, fp, #8
  402852:	f89a 3000 	ldrb.w	r3, [sl]
  402856:	e459      	b.n	40210c <_svfprintf_r+0xb0>
  402858:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  40285c:	2300      	movs	r3, #0
  40285e:	461c      	mov	r4, r3
  402860:	f81a 3b01 	ldrb.w	r3, [sl], #1
  402864:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  402868:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  40286c:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  402870:	2809      	cmp	r0, #9
  402872:	d9f5      	bls.n	402860 <_svfprintf_r+0x804>
  402874:	940d      	str	r4, [sp, #52]	; 0x34
  402876:	e44b      	b.n	402110 <_svfprintf_r+0xb4>
  402878:	f04b 0b10 	orr.w	fp, fp, #16
  40287c:	9311      	str	r3, [sp, #68]	; 0x44
  40287e:	f01b 0320 	ands.w	r3, fp, #32
  402882:	f43f ae1d 	beq.w	4024c0 <_svfprintf_r+0x464>
  402886:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  402888:	3507      	adds	r5, #7
  40288a:	f025 0307 	bic.w	r3, r5, #7
  40288e:	f103 0208 	add.w	r2, r3, #8
  402892:	e9d3 4500 	ldrd	r4, r5, [r3]
  402896:	920f      	str	r2, [sp, #60]	; 0x3c
  402898:	2300      	movs	r3, #0
  40289a:	e4d2      	b.n	402242 <_svfprintf_r+0x1e6>
  40289c:	9311      	str	r3, [sp, #68]	; 0x44
  40289e:	2a00      	cmp	r2, #0
  4028a0:	f040 85e7 	bne.w	403472 <_svfprintf_r+0x1416>
  4028a4:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4028a6:	2a00      	cmp	r2, #0
  4028a8:	f43f aca3 	beq.w	4021f2 <_svfprintf_r+0x196>
  4028ac:	2300      	movs	r3, #0
  4028ae:	2101      	movs	r1, #1
  4028b0:	461f      	mov	r7, r3
  4028b2:	9108      	str	r1, [sp, #32]
  4028b4:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  4028b8:	f8cd b01c 	str.w	fp, [sp, #28]
  4028bc:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  4028c0:	930a      	str	r3, [sp, #40]	; 0x28
  4028c2:	9312      	str	r3, [sp, #72]	; 0x48
  4028c4:	910e      	str	r1, [sp, #56]	; 0x38
  4028c6:	ae28      	add	r6, sp, #160	; 0xa0
  4028c8:	e4e4      	b.n	402294 <_svfprintf_r+0x238>
  4028ca:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4028cc:	e534      	b.n	402338 <_svfprintf_r+0x2dc>
  4028ce:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4028d0:	2b65      	cmp	r3, #101	; 0x65
  4028d2:	f340 80a7 	ble.w	402a24 <_svfprintf_r+0x9c8>
  4028d6:	a815      	add	r0, sp, #84	; 0x54
  4028d8:	c80d      	ldmia	r0, {r0, r2, r3}
  4028da:	9914      	ldr	r1, [sp, #80]	; 0x50
  4028dc:	f004 fa0a 	bl	406cf4 <__aeabi_dcmpeq>
  4028e0:	2800      	cmp	r0, #0
  4028e2:	f000 8150 	beq.w	402b86 <_svfprintf_r+0xb2a>
  4028e6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4028e8:	4a20      	ldr	r2, [pc, #128]	; (40296c <_svfprintf_r+0x910>)
  4028ea:	f8c8 2000 	str.w	r2, [r8]
  4028ee:	3301      	adds	r3, #1
  4028f0:	3401      	adds	r4, #1
  4028f2:	2201      	movs	r2, #1
  4028f4:	2b07      	cmp	r3, #7
  4028f6:	9427      	str	r4, [sp, #156]	; 0x9c
  4028f8:	9326      	str	r3, [sp, #152]	; 0x98
  4028fa:	f8c8 2004 	str.w	r2, [r8, #4]
  4028fe:	f300 836a 	bgt.w	402fd6 <_svfprintf_r+0xf7a>
  402902:	f108 0808 	add.w	r8, r8, #8
  402906:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  402908:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  40290a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40290c:	4293      	cmp	r3, r2
  40290e:	db03      	blt.n	402918 <_svfprintf_r+0x8bc>
  402910:	9b07      	ldr	r3, [sp, #28]
  402912:	07dd      	lsls	r5, r3, #31
  402914:	f57f ad82 	bpl.w	40241c <_svfprintf_r+0x3c0>
  402918:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40291a:	9919      	ldr	r1, [sp, #100]	; 0x64
  40291c:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  40291e:	f8c8 2000 	str.w	r2, [r8]
  402922:	3301      	adds	r3, #1
  402924:	440c      	add	r4, r1
  402926:	2b07      	cmp	r3, #7
  402928:	f8c8 1004 	str.w	r1, [r8, #4]
  40292c:	9427      	str	r4, [sp, #156]	; 0x9c
  40292e:	9326      	str	r3, [sp, #152]	; 0x98
  402930:	f300 839e 	bgt.w	403070 <_svfprintf_r+0x1014>
  402934:	f108 0808 	add.w	r8, r8, #8
  402938:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40293a:	1e5e      	subs	r6, r3, #1
  40293c:	2e00      	cmp	r6, #0
  40293e:	f77f ad6d 	ble.w	40241c <_svfprintf_r+0x3c0>
  402942:	2e10      	cmp	r6, #16
  402944:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402946:	4d0a      	ldr	r5, [pc, #40]	; (402970 <_svfprintf_r+0x914>)
  402948:	f340 81f5 	ble.w	402d36 <_svfprintf_r+0xcda>
  40294c:	4622      	mov	r2, r4
  40294e:	2710      	movs	r7, #16
  402950:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  402954:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  402956:	e013      	b.n	402980 <_svfprintf_r+0x924>
  402958:	004078dc 	.word	0x004078dc
  40295c:	004078c8 	.word	0x004078c8
  402960:	7fefffff 	.word	0x7fefffff
  402964:	004078bc 	.word	0x004078bc
  402968:	004078b8 	.word	0x004078b8
  40296c:	004078f8 	.word	0x004078f8
  402970:	0040790c 	.word	0x0040790c
  402974:	f108 0808 	add.w	r8, r8, #8
  402978:	3e10      	subs	r6, #16
  40297a:	2e10      	cmp	r6, #16
  40297c:	f340 81da 	ble.w	402d34 <_svfprintf_r+0xcd8>
  402980:	3301      	adds	r3, #1
  402982:	3210      	adds	r2, #16
  402984:	2b07      	cmp	r3, #7
  402986:	9227      	str	r2, [sp, #156]	; 0x9c
  402988:	9326      	str	r3, [sp, #152]	; 0x98
  40298a:	e888 00a0 	stmia.w	r8, {r5, r7}
  40298e:	ddf1      	ble.n	402974 <_svfprintf_r+0x918>
  402990:	aa25      	add	r2, sp, #148	; 0x94
  402992:	4621      	mov	r1, r4
  402994:	4658      	mov	r0, fp
  402996:	f003 fb93 	bl	4060c0 <__ssprint_r>
  40299a:	2800      	cmp	r0, #0
  40299c:	f47f ac30 	bne.w	402200 <_svfprintf_r+0x1a4>
  4029a0:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  4029a2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4029a4:	46c8      	mov	r8, r9
  4029a6:	e7e7      	b.n	402978 <_svfprintf_r+0x91c>
  4029a8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4029aa:	9a08      	ldr	r2, [sp, #32]
  4029ac:	1a9f      	subs	r7, r3, r2
  4029ae:	2f00      	cmp	r7, #0
  4029b0:	f77f ace5 	ble.w	40237e <_svfprintf_r+0x322>
  4029b4:	2f10      	cmp	r7, #16
  4029b6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4029b8:	4db6      	ldr	r5, [pc, #728]	; (402c94 <_svfprintf_r+0xc38>)
  4029ba:	dd27      	ble.n	402a0c <_svfprintf_r+0x9b0>
  4029bc:	4642      	mov	r2, r8
  4029be:	4621      	mov	r1, r4
  4029c0:	46b0      	mov	r8, r6
  4029c2:	f04f 0b10 	mov.w	fp, #16
  4029c6:	462e      	mov	r6, r5
  4029c8:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4029ca:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  4029cc:	e004      	b.n	4029d8 <_svfprintf_r+0x97c>
  4029ce:	3f10      	subs	r7, #16
  4029d0:	2f10      	cmp	r7, #16
  4029d2:	f102 0208 	add.w	r2, r2, #8
  4029d6:	dd15      	ble.n	402a04 <_svfprintf_r+0x9a8>
  4029d8:	3301      	adds	r3, #1
  4029da:	3110      	adds	r1, #16
  4029dc:	2b07      	cmp	r3, #7
  4029de:	9127      	str	r1, [sp, #156]	; 0x9c
  4029e0:	9326      	str	r3, [sp, #152]	; 0x98
  4029e2:	e882 0840 	stmia.w	r2, {r6, fp}
  4029e6:	ddf2      	ble.n	4029ce <_svfprintf_r+0x972>
  4029e8:	aa25      	add	r2, sp, #148	; 0x94
  4029ea:	4629      	mov	r1, r5
  4029ec:	4620      	mov	r0, r4
  4029ee:	f003 fb67 	bl	4060c0 <__ssprint_r>
  4029f2:	2800      	cmp	r0, #0
  4029f4:	f47f ac04 	bne.w	402200 <_svfprintf_r+0x1a4>
  4029f8:	3f10      	subs	r7, #16
  4029fa:	2f10      	cmp	r7, #16
  4029fc:	9927      	ldr	r1, [sp, #156]	; 0x9c
  4029fe:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402a00:	464a      	mov	r2, r9
  402a02:	dce9      	bgt.n	4029d8 <_svfprintf_r+0x97c>
  402a04:	4635      	mov	r5, r6
  402a06:	460c      	mov	r4, r1
  402a08:	4646      	mov	r6, r8
  402a0a:	4690      	mov	r8, r2
  402a0c:	3301      	adds	r3, #1
  402a0e:	443c      	add	r4, r7
  402a10:	2b07      	cmp	r3, #7
  402a12:	9427      	str	r4, [sp, #156]	; 0x9c
  402a14:	9326      	str	r3, [sp, #152]	; 0x98
  402a16:	e888 00a0 	stmia.w	r8, {r5, r7}
  402a1a:	f300 8232 	bgt.w	402e82 <_svfprintf_r+0xe26>
  402a1e:	f108 0808 	add.w	r8, r8, #8
  402a22:	e4ac      	b.n	40237e <_svfprintf_r+0x322>
  402a24:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402a26:	9f26      	ldr	r7, [sp, #152]	; 0x98
  402a28:	2b01      	cmp	r3, #1
  402a2a:	f340 81fe 	ble.w	402e2a <_svfprintf_r+0xdce>
  402a2e:	3701      	adds	r7, #1
  402a30:	3401      	adds	r4, #1
  402a32:	2301      	movs	r3, #1
  402a34:	2f07      	cmp	r7, #7
  402a36:	9427      	str	r4, [sp, #156]	; 0x9c
  402a38:	9726      	str	r7, [sp, #152]	; 0x98
  402a3a:	f8c8 6000 	str.w	r6, [r8]
  402a3e:	f8c8 3004 	str.w	r3, [r8, #4]
  402a42:	f300 8203 	bgt.w	402e4c <_svfprintf_r+0xdf0>
  402a46:	f108 0808 	add.w	r8, r8, #8
  402a4a:	9a19      	ldr	r2, [sp, #100]	; 0x64
  402a4c:	9b1a      	ldr	r3, [sp, #104]	; 0x68
  402a4e:	f8c8 3000 	str.w	r3, [r8]
  402a52:	3701      	adds	r7, #1
  402a54:	4414      	add	r4, r2
  402a56:	2f07      	cmp	r7, #7
  402a58:	9427      	str	r4, [sp, #156]	; 0x9c
  402a5a:	9726      	str	r7, [sp, #152]	; 0x98
  402a5c:	f8c8 2004 	str.w	r2, [r8, #4]
  402a60:	f300 8200 	bgt.w	402e64 <_svfprintf_r+0xe08>
  402a64:	f108 0808 	add.w	r8, r8, #8
  402a68:	a815      	add	r0, sp, #84	; 0x54
  402a6a:	c80d      	ldmia	r0, {r0, r2, r3}
  402a6c:	9914      	ldr	r1, [sp, #80]	; 0x50
  402a6e:	f004 f941 	bl	406cf4 <__aeabi_dcmpeq>
  402a72:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402a74:	2800      	cmp	r0, #0
  402a76:	f040 8101 	bne.w	402c7c <_svfprintf_r+0xc20>
  402a7a:	3b01      	subs	r3, #1
  402a7c:	3701      	adds	r7, #1
  402a7e:	3601      	adds	r6, #1
  402a80:	441c      	add	r4, r3
  402a82:	2f07      	cmp	r7, #7
  402a84:	9726      	str	r7, [sp, #152]	; 0x98
  402a86:	9427      	str	r4, [sp, #156]	; 0x9c
  402a88:	f8c8 6000 	str.w	r6, [r8]
  402a8c:	f8c8 3004 	str.w	r3, [r8, #4]
  402a90:	f300 8127 	bgt.w	402ce2 <_svfprintf_r+0xc86>
  402a94:	f108 0808 	add.w	r8, r8, #8
  402a98:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
  402a9a:	f8c8 2004 	str.w	r2, [r8, #4]
  402a9e:	3701      	adds	r7, #1
  402aa0:	4414      	add	r4, r2
  402aa2:	ab21      	add	r3, sp, #132	; 0x84
  402aa4:	2f07      	cmp	r7, #7
  402aa6:	9427      	str	r4, [sp, #156]	; 0x9c
  402aa8:	9726      	str	r7, [sp, #152]	; 0x98
  402aaa:	f8c8 3000 	str.w	r3, [r8]
  402aae:	f77f acb3 	ble.w	402418 <_svfprintf_r+0x3bc>
  402ab2:	aa25      	add	r2, sp, #148	; 0x94
  402ab4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402ab6:	980c      	ldr	r0, [sp, #48]	; 0x30
  402ab8:	f003 fb02 	bl	4060c0 <__ssprint_r>
  402abc:	2800      	cmp	r0, #0
  402abe:	f47f ab9f 	bne.w	402200 <_svfprintf_r+0x1a4>
  402ac2:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402ac4:	46c8      	mov	r8, r9
  402ac6:	e4a9      	b.n	40241c <_svfprintf_r+0x3c0>
  402ac8:	aa25      	add	r2, sp, #148	; 0x94
  402aca:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402acc:	980c      	ldr	r0, [sp, #48]	; 0x30
  402ace:	f003 faf7 	bl	4060c0 <__ssprint_r>
  402ad2:	2800      	cmp	r0, #0
  402ad4:	f43f aceb 	beq.w	4024ae <_svfprintf_r+0x452>
  402ad8:	f7ff bb92 	b.w	402200 <_svfprintf_r+0x1a4>
  402adc:	f8dd b01c 	ldr.w	fp, [sp, #28]
  402ae0:	2b01      	cmp	r3, #1
  402ae2:	f000 8134 	beq.w	402d4e <_svfprintf_r+0xcf2>
  402ae6:	2b02      	cmp	r3, #2
  402ae8:	d125      	bne.n	402b36 <_svfprintf_r+0xada>
  402aea:	f8cd b01c 	str.w	fp, [sp, #28]
  402aee:	2400      	movs	r4, #0
  402af0:	2500      	movs	r5, #0
  402af2:	e61e      	b.n	402732 <_svfprintf_r+0x6d6>
  402af4:	aa25      	add	r2, sp, #148	; 0x94
  402af6:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402af8:	980c      	ldr	r0, [sp, #48]	; 0x30
  402afa:	f003 fae1 	bl	4060c0 <__ssprint_r>
  402afe:	2800      	cmp	r0, #0
  402b00:	f47f ab7e 	bne.w	402200 <_svfprintf_r+0x1a4>
  402b04:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402b06:	46c8      	mov	r8, r9
  402b08:	e475      	b.n	4023f6 <_svfprintf_r+0x39a>
  402b0a:	aa25      	add	r2, sp, #148	; 0x94
  402b0c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402b0e:	980c      	ldr	r0, [sp, #48]	; 0x30
  402b10:	f003 fad6 	bl	4060c0 <__ssprint_r>
  402b14:	2800      	cmp	r0, #0
  402b16:	f47f ab73 	bne.w	402200 <_svfprintf_r+0x1a4>
  402b1a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402b1c:	46c8      	mov	r8, r9
  402b1e:	e41b      	b.n	402358 <_svfprintf_r+0x2fc>
  402b20:	aa25      	add	r2, sp, #148	; 0x94
  402b22:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402b24:	980c      	ldr	r0, [sp, #48]	; 0x30
  402b26:	f003 facb 	bl	4060c0 <__ssprint_r>
  402b2a:	2800      	cmp	r0, #0
  402b2c:	f47f ab68 	bne.w	402200 <_svfprintf_r+0x1a4>
  402b30:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402b32:	46c8      	mov	r8, r9
  402b34:	e420      	b.n	402378 <_svfprintf_r+0x31c>
  402b36:	f8cd b01c 	str.w	fp, [sp, #28]
  402b3a:	2400      	movs	r4, #0
  402b3c:	2500      	movs	r5, #0
  402b3e:	4649      	mov	r1, r9
  402b40:	e000      	b.n	402b44 <_svfprintf_r+0xae8>
  402b42:	4631      	mov	r1, r6
  402b44:	08e2      	lsrs	r2, r4, #3
  402b46:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  402b4a:	08e8      	lsrs	r0, r5, #3
  402b4c:	f004 0307 	and.w	r3, r4, #7
  402b50:	4605      	mov	r5, r0
  402b52:	4614      	mov	r4, r2
  402b54:	3330      	adds	r3, #48	; 0x30
  402b56:	ea54 0205 	orrs.w	r2, r4, r5
  402b5a:	f801 3c01 	strb.w	r3, [r1, #-1]
  402b5e:	f101 36ff 	add.w	r6, r1, #4294967295
  402b62:	d1ee      	bne.n	402b42 <_svfprintf_r+0xae6>
  402b64:	9a07      	ldr	r2, [sp, #28]
  402b66:	07d2      	lsls	r2, r2, #31
  402b68:	f57f adf3 	bpl.w	402752 <_svfprintf_r+0x6f6>
  402b6c:	2b30      	cmp	r3, #48	; 0x30
  402b6e:	f43f adf0 	beq.w	402752 <_svfprintf_r+0x6f6>
  402b72:	3902      	subs	r1, #2
  402b74:	2330      	movs	r3, #48	; 0x30
  402b76:	f806 3c01 	strb.w	r3, [r6, #-1]
  402b7a:	eba9 0301 	sub.w	r3, r9, r1
  402b7e:	930e      	str	r3, [sp, #56]	; 0x38
  402b80:	460e      	mov	r6, r1
  402b82:	f7ff bb7b 	b.w	40227c <_svfprintf_r+0x220>
  402b86:	991f      	ldr	r1, [sp, #124]	; 0x7c
  402b88:	2900      	cmp	r1, #0
  402b8a:	f340 822e 	ble.w	402fea <_svfprintf_r+0xf8e>
  402b8e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  402b90:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  402b92:	4293      	cmp	r3, r2
  402b94:	bfa8      	it	ge
  402b96:	4613      	movge	r3, r2
  402b98:	2b00      	cmp	r3, #0
  402b9a:	461f      	mov	r7, r3
  402b9c:	dd0d      	ble.n	402bba <_svfprintf_r+0xb5e>
  402b9e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402ba0:	f8c8 6000 	str.w	r6, [r8]
  402ba4:	3301      	adds	r3, #1
  402ba6:	443c      	add	r4, r7
  402ba8:	2b07      	cmp	r3, #7
  402baa:	9427      	str	r4, [sp, #156]	; 0x9c
  402bac:	f8c8 7004 	str.w	r7, [r8, #4]
  402bb0:	9326      	str	r3, [sp, #152]	; 0x98
  402bb2:	f300 831f 	bgt.w	4031f4 <_svfprintf_r+0x1198>
  402bb6:	f108 0808 	add.w	r8, r8, #8
  402bba:	9b12      	ldr	r3, [sp, #72]	; 0x48
  402bbc:	2f00      	cmp	r7, #0
  402bbe:	bfa8      	it	ge
  402bc0:	1bdb      	subge	r3, r3, r7
  402bc2:	2b00      	cmp	r3, #0
  402bc4:	461f      	mov	r7, r3
  402bc6:	f340 80d6 	ble.w	402d76 <_svfprintf_r+0xd1a>
  402bca:	2f10      	cmp	r7, #16
  402bcc:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402bce:	4d31      	ldr	r5, [pc, #196]	; (402c94 <_svfprintf_r+0xc38>)
  402bd0:	f340 81ed 	ble.w	402fae <_svfprintf_r+0xf52>
  402bd4:	4642      	mov	r2, r8
  402bd6:	4621      	mov	r1, r4
  402bd8:	46b0      	mov	r8, r6
  402bda:	f04f 0b10 	mov.w	fp, #16
  402bde:	462e      	mov	r6, r5
  402be0:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  402be2:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  402be4:	e004      	b.n	402bf0 <_svfprintf_r+0xb94>
  402be6:	3208      	adds	r2, #8
  402be8:	3f10      	subs	r7, #16
  402bea:	2f10      	cmp	r7, #16
  402bec:	f340 81db 	ble.w	402fa6 <_svfprintf_r+0xf4a>
  402bf0:	3301      	adds	r3, #1
  402bf2:	3110      	adds	r1, #16
  402bf4:	2b07      	cmp	r3, #7
  402bf6:	9127      	str	r1, [sp, #156]	; 0x9c
  402bf8:	9326      	str	r3, [sp, #152]	; 0x98
  402bfa:	e882 0840 	stmia.w	r2, {r6, fp}
  402bfe:	ddf2      	ble.n	402be6 <_svfprintf_r+0xb8a>
  402c00:	aa25      	add	r2, sp, #148	; 0x94
  402c02:	4629      	mov	r1, r5
  402c04:	4620      	mov	r0, r4
  402c06:	f003 fa5b 	bl	4060c0 <__ssprint_r>
  402c0a:	2800      	cmp	r0, #0
  402c0c:	f47f aaf8 	bne.w	402200 <_svfprintf_r+0x1a4>
  402c10:	9927      	ldr	r1, [sp, #156]	; 0x9c
  402c12:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402c14:	464a      	mov	r2, r9
  402c16:	e7e7      	b.n	402be8 <_svfprintf_r+0xb8c>
  402c18:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402c1a:	930e      	str	r3, [sp, #56]	; 0x38
  402c1c:	464e      	mov	r6, r9
  402c1e:	f7ff bb2d 	b.w	40227c <_svfprintf_r+0x220>
  402c22:	2d00      	cmp	r5, #0
  402c24:	bf08      	it	eq
  402c26:	2c0a      	cmpeq	r4, #10
  402c28:	f0c0 808f 	bcc.w	402d4a <_svfprintf_r+0xcee>
  402c2c:	464e      	mov	r6, r9
  402c2e:	4620      	mov	r0, r4
  402c30:	4629      	mov	r1, r5
  402c32:	220a      	movs	r2, #10
  402c34:	2300      	movs	r3, #0
  402c36:	f004 f8cd 	bl	406dd4 <__aeabi_uldivmod>
  402c3a:	3230      	adds	r2, #48	; 0x30
  402c3c:	f806 2d01 	strb.w	r2, [r6, #-1]!
  402c40:	4620      	mov	r0, r4
  402c42:	4629      	mov	r1, r5
  402c44:	2300      	movs	r3, #0
  402c46:	220a      	movs	r2, #10
  402c48:	f004 f8c4 	bl	406dd4 <__aeabi_uldivmod>
  402c4c:	4604      	mov	r4, r0
  402c4e:	460d      	mov	r5, r1
  402c50:	ea54 0305 	orrs.w	r3, r4, r5
  402c54:	d1eb      	bne.n	402c2e <_svfprintf_r+0xbd2>
  402c56:	eba9 0306 	sub.w	r3, r9, r6
  402c5a:	930e      	str	r3, [sp, #56]	; 0x38
  402c5c:	f7ff bb0e 	b.w	40227c <_svfprintf_r+0x220>
  402c60:	aa25      	add	r2, sp, #148	; 0x94
  402c62:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402c64:	980c      	ldr	r0, [sp, #48]	; 0x30
  402c66:	f003 fa2b 	bl	4060c0 <__ssprint_r>
  402c6a:	2800      	cmp	r0, #0
  402c6c:	f47f aac8 	bne.w	402200 <_svfprintf_r+0x1a4>
  402c70:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  402c74:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402c76:	46c8      	mov	r8, r9
  402c78:	f7ff bb5e 	b.w	402338 <_svfprintf_r+0x2dc>
  402c7c:	1e5e      	subs	r6, r3, #1
  402c7e:	2e00      	cmp	r6, #0
  402c80:	f77f af0a 	ble.w	402a98 <_svfprintf_r+0xa3c>
  402c84:	2e10      	cmp	r6, #16
  402c86:	4d03      	ldr	r5, [pc, #12]	; (402c94 <_svfprintf_r+0xc38>)
  402c88:	dd22      	ble.n	402cd0 <_svfprintf_r+0xc74>
  402c8a:	4622      	mov	r2, r4
  402c8c:	f04f 0b10 	mov.w	fp, #16
  402c90:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  402c92:	e006      	b.n	402ca2 <_svfprintf_r+0xc46>
  402c94:	0040790c 	.word	0x0040790c
  402c98:	3e10      	subs	r6, #16
  402c9a:	2e10      	cmp	r6, #16
  402c9c:	f108 0808 	add.w	r8, r8, #8
  402ca0:	dd15      	ble.n	402cce <_svfprintf_r+0xc72>
  402ca2:	3701      	adds	r7, #1
  402ca4:	3210      	adds	r2, #16
  402ca6:	2f07      	cmp	r7, #7
  402ca8:	9227      	str	r2, [sp, #156]	; 0x9c
  402caa:	9726      	str	r7, [sp, #152]	; 0x98
  402cac:	e888 0820 	stmia.w	r8, {r5, fp}
  402cb0:	ddf2      	ble.n	402c98 <_svfprintf_r+0xc3c>
  402cb2:	aa25      	add	r2, sp, #148	; 0x94
  402cb4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402cb6:	4620      	mov	r0, r4
  402cb8:	f003 fa02 	bl	4060c0 <__ssprint_r>
  402cbc:	2800      	cmp	r0, #0
  402cbe:	f47f aa9f 	bne.w	402200 <_svfprintf_r+0x1a4>
  402cc2:	3e10      	subs	r6, #16
  402cc4:	2e10      	cmp	r6, #16
  402cc6:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  402cc8:	9f26      	ldr	r7, [sp, #152]	; 0x98
  402cca:	46c8      	mov	r8, r9
  402ccc:	dce9      	bgt.n	402ca2 <_svfprintf_r+0xc46>
  402cce:	4614      	mov	r4, r2
  402cd0:	3701      	adds	r7, #1
  402cd2:	4434      	add	r4, r6
  402cd4:	2f07      	cmp	r7, #7
  402cd6:	9427      	str	r4, [sp, #156]	; 0x9c
  402cd8:	9726      	str	r7, [sp, #152]	; 0x98
  402cda:	e888 0060 	stmia.w	r8, {r5, r6}
  402cde:	f77f aed9 	ble.w	402a94 <_svfprintf_r+0xa38>
  402ce2:	aa25      	add	r2, sp, #148	; 0x94
  402ce4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402ce6:	980c      	ldr	r0, [sp, #48]	; 0x30
  402ce8:	f003 f9ea 	bl	4060c0 <__ssprint_r>
  402cec:	2800      	cmp	r0, #0
  402cee:	f47f aa87 	bne.w	402200 <_svfprintf_r+0x1a4>
  402cf2:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402cf4:	9f26      	ldr	r7, [sp, #152]	; 0x98
  402cf6:	46c8      	mov	r8, r9
  402cf8:	e6ce      	b.n	402a98 <_svfprintf_r+0xa3c>
  402cfa:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402cfc:	6814      	ldr	r4, [r2, #0]
  402cfe:	4613      	mov	r3, r2
  402d00:	3304      	adds	r3, #4
  402d02:	17e5      	asrs	r5, r4, #31
  402d04:	930f      	str	r3, [sp, #60]	; 0x3c
  402d06:	4622      	mov	r2, r4
  402d08:	462b      	mov	r3, r5
  402d0a:	e4fa      	b.n	402702 <_svfprintf_r+0x6a6>
  402d0c:	3204      	adds	r2, #4
  402d0e:	681c      	ldr	r4, [r3, #0]
  402d10:	920f      	str	r2, [sp, #60]	; 0x3c
  402d12:	2301      	movs	r3, #1
  402d14:	2500      	movs	r5, #0
  402d16:	f7ff ba94 	b.w	402242 <_svfprintf_r+0x1e6>
  402d1a:	681c      	ldr	r4, [r3, #0]
  402d1c:	3304      	adds	r3, #4
  402d1e:	930f      	str	r3, [sp, #60]	; 0x3c
  402d20:	2500      	movs	r5, #0
  402d22:	e421      	b.n	402568 <_svfprintf_r+0x50c>
  402d24:	990f      	ldr	r1, [sp, #60]	; 0x3c
  402d26:	460a      	mov	r2, r1
  402d28:	3204      	adds	r2, #4
  402d2a:	680c      	ldr	r4, [r1, #0]
  402d2c:	920f      	str	r2, [sp, #60]	; 0x3c
  402d2e:	2500      	movs	r5, #0
  402d30:	f7ff ba87 	b.w	402242 <_svfprintf_r+0x1e6>
  402d34:	4614      	mov	r4, r2
  402d36:	3301      	adds	r3, #1
  402d38:	4434      	add	r4, r6
  402d3a:	2b07      	cmp	r3, #7
  402d3c:	9427      	str	r4, [sp, #156]	; 0x9c
  402d3e:	9326      	str	r3, [sp, #152]	; 0x98
  402d40:	e888 0060 	stmia.w	r8, {r5, r6}
  402d44:	f77f ab68 	ble.w	402418 <_svfprintf_r+0x3bc>
  402d48:	e6b3      	b.n	402ab2 <_svfprintf_r+0xa56>
  402d4a:	f8dd b01c 	ldr.w	fp, [sp, #28]
  402d4e:	f8cd b01c 	str.w	fp, [sp, #28]
  402d52:	ae42      	add	r6, sp, #264	; 0x108
  402d54:	3430      	adds	r4, #48	; 0x30
  402d56:	2301      	movs	r3, #1
  402d58:	f806 4d41 	strb.w	r4, [r6, #-65]!
  402d5c:	930e      	str	r3, [sp, #56]	; 0x38
  402d5e:	f7ff ba8d 	b.w	40227c <_svfprintf_r+0x220>
  402d62:	aa25      	add	r2, sp, #148	; 0x94
  402d64:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402d66:	980c      	ldr	r0, [sp, #48]	; 0x30
  402d68:	f003 f9aa 	bl	4060c0 <__ssprint_r>
  402d6c:	2800      	cmp	r0, #0
  402d6e:	f47f aa47 	bne.w	402200 <_svfprintf_r+0x1a4>
  402d72:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402d74:	46c8      	mov	r8, r9
  402d76:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  402d78:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402d7a:	429a      	cmp	r2, r3
  402d7c:	db44      	blt.n	402e08 <_svfprintf_r+0xdac>
  402d7e:	9b07      	ldr	r3, [sp, #28]
  402d80:	07d9      	lsls	r1, r3, #31
  402d82:	d441      	bmi.n	402e08 <_svfprintf_r+0xdac>
  402d84:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402d86:	9812      	ldr	r0, [sp, #72]	; 0x48
  402d88:	1a9a      	subs	r2, r3, r2
  402d8a:	1a1d      	subs	r5, r3, r0
  402d8c:	4295      	cmp	r5, r2
  402d8e:	bfa8      	it	ge
  402d90:	4615      	movge	r5, r2
  402d92:	2d00      	cmp	r5, #0
  402d94:	dd0e      	ble.n	402db4 <_svfprintf_r+0xd58>
  402d96:	9926      	ldr	r1, [sp, #152]	; 0x98
  402d98:	f8c8 5004 	str.w	r5, [r8, #4]
  402d9c:	3101      	adds	r1, #1
  402d9e:	4406      	add	r6, r0
  402da0:	442c      	add	r4, r5
  402da2:	2907      	cmp	r1, #7
  402da4:	f8c8 6000 	str.w	r6, [r8]
  402da8:	9427      	str	r4, [sp, #156]	; 0x9c
  402daa:	9126      	str	r1, [sp, #152]	; 0x98
  402dac:	f300 823b 	bgt.w	403226 <_svfprintf_r+0x11ca>
  402db0:	f108 0808 	add.w	r8, r8, #8
  402db4:	2d00      	cmp	r5, #0
  402db6:	bfac      	ite	ge
  402db8:	1b56      	subge	r6, r2, r5
  402dba:	4616      	movlt	r6, r2
  402dbc:	2e00      	cmp	r6, #0
  402dbe:	f77f ab2d 	ble.w	40241c <_svfprintf_r+0x3c0>
  402dc2:	2e10      	cmp	r6, #16
  402dc4:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402dc6:	4db0      	ldr	r5, [pc, #704]	; (403088 <_svfprintf_r+0x102c>)
  402dc8:	ddb5      	ble.n	402d36 <_svfprintf_r+0xcda>
  402dca:	4622      	mov	r2, r4
  402dcc:	2710      	movs	r7, #16
  402dce:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  402dd2:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  402dd4:	e004      	b.n	402de0 <_svfprintf_r+0xd84>
  402dd6:	f108 0808 	add.w	r8, r8, #8
  402dda:	3e10      	subs	r6, #16
  402ddc:	2e10      	cmp	r6, #16
  402dde:	dda9      	ble.n	402d34 <_svfprintf_r+0xcd8>
  402de0:	3301      	adds	r3, #1
  402de2:	3210      	adds	r2, #16
  402de4:	2b07      	cmp	r3, #7
  402de6:	9227      	str	r2, [sp, #156]	; 0x9c
  402de8:	9326      	str	r3, [sp, #152]	; 0x98
  402dea:	e888 00a0 	stmia.w	r8, {r5, r7}
  402dee:	ddf2      	ble.n	402dd6 <_svfprintf_r+0xd7a>
  402df0:	aa25      	add	r2, sp, #148	; 0x94
  402df2:	4621      	mov	r1, r4
  402df4:	4658      	mov	r0, fp
  402df6:	f003 f963 	bl	4060c0 <__ssprint_r>
  402dfa:	2800      	cmp	r0, #0
  402dfc:	f47f aa00 	bne.w	402200 <_svfprintf_r+0x1a4>
  402e00:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  402e02:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402e04:	46c8      	mov	r8, r9
  402e06:	e7e8      	b.n	402dda <_svfprintf_r+0xd7e>
  402e08:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402e0a:	9819      	ldr	r0, [sp, #100]	; 0x64
  402e0c:	991a      	ldr	r1, [sp, #104]	; 0x68
  402e0e:	f8c8 1000 	str.w	r1, [r8]
  402e12:	3301      	adds	r3, #1
  402e14:	4404      	add	r4, r0
  402e16:	2b07      	cmp	r3, #7
  402e18:	9427      	str	r4, [sp, #156]	; 0x9c
  402e1a:	f8c8 0004 	str.w	r0, [r8, #4]
  402e1e:	9326      	str	r3, [sp, #152]	; 0x98
  402e20:	f300 81f5 	bgt.w	40320e <_svfprintf_r+0x11b2>
  402e24:	f108 0808 	add.w	r8, r8, #8
  402e28:	e7ac      	b.n	402d84 <_svfprintf_r+0xd28>
  402e2a:	9b07      	ldr	r3, [sp, #28]
  402e2c:	07da      	lsls	r2, r3, #31
  402e2e:	f53f adfe 	bmi.w	402a2e <_svfprintf_r+0x9d2>
  402e32:	3701      	adds	r7, #1
  402e34:	3401      	adds	r4, #1
  402e36:	2301      	movs	r3, #1
  402e38:	2f07      	cmp	r7, #7
  402e3a:	9427      	str	r4, [sp, #156]	; 0x9c
  402e3c:	9726      	str	r7, [sp, #152]	; 0x98
  402e3e:	f8c8 6000 	str.w	r6, [r8]
  402e42:	f8c8 3004 	str.w	r3, [r8, #4]
  402e46:	f77f ae25 	ble.w	402a94 <_svfprintf_r+0xa38>
  402e4a:	e74a      	b.n	402ce2 <_svfprintf_r+0xc86>
  402e4c:	aa25      	add	r2, sp, #148	; 0x94
  402e4e:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402e50:	980c      	ldr	r0, [sp, #48]	; 0x30
  402e52:	f003 f935 	bl	4060c0 <__ssprint_r>
  402e56:	2800      	cmp	r0, #0
  402e58:	f47f a9d2 	bne.w	402200 <_svfprintf_r+0x1a4>
  402e5c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402e5e:	9f26      	ldr	r7, [sp, #152]	; 0x98
  402e60:	46c8      	mov	r8, r9
  402e62:	e5f2      	b.n	402a4a <_svfprintf_r+0x9ee>
  402e64:	aa25      	add	r2, sp, #148	; 0x94
  402e66:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402e68:	980c      	ldr	r0, [sp, #48]	; 0x30
  402e6a:	f003 f929 	bl	4060c0 <__ssprint_r>
  402e6e:	2800      	cmp	r0, #0
  402e70:	f47f a9c6 	bne.w	402200 <_svfprintf_r+0x1a4>
  402e74:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402e76:	9f26      	ldr	r7, [sp, #152]	; 0x98
  402e78:	46c8      	mov	r8, r9
  402e7a:	e5f5      	b.n	402a68 <_svfprintf_r+0xa0c>
  402e7c:	464e      	mov	r6, r9
  402e7e:	f7ff b9fd 	b.w	40227c <_svfprintf_r+0x220>
  402e82:	aa25      	add	r2, sp, #148	; 0x94
  402e84:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402e86:	980c      	ldr	r0, [sp, #48]	; 0x30
  402e88:	f003 f91a 	bl	4060c0 <__ssprint_r>
  402e8c:	2800      	cmp	r0, #0
  402e8e:	f47f a9b7 	bne.w	402200 <_svfprintf_r+0x1a4>
  402e92:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402e94:	46c8      	mov	r8, r9
  402e96:	f7ff ba72 	b.w	40237e <_svfprintf_r+0x322>
  402e9a:	9c15      	ldr	r4, [sp, #84]	; 0x54
  402e9c:	4622      	mov	r2, r4
  402e9e:	4620      	mov	r0, r4
  402ea0:	9c14      	ldr	r4, [sp, #80]	; 0x50
  402ea2:	4623      	mov	r3, r4
  402ea4:	4621      	mov	r1, r4
  402ea6:	f003 ff57 	bl	406d58 <__aeabi_dcmpun>
  402eaa:	2800      	cmp	r0, #0
  402eac:	f040 8286 	bne.w	4033bc <_svfprintf_r+0x1360>
  402eb0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402eb2:	3301      	adds	r3, #1
  402eb4:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402eb6:	f023 0320 	bic.w	r3, r3, #32
  402eba:	930e      	str	r3, [sp, #56]	; 0x38
  402ebc:	f000 81e2 	beq.w	403284 <_svfprintf_r+0x1228>
  402ec0:	2b47      	cmp	r3, #71	; 0x47
  402ec2:	f000 811e 	beq.w	403102 <_svfprintf_r+0x10a6>
  402ec6:	f44b 7380 	orr.w	r3, fp, #256	; 0x100
  402eca:	9307      	str	r3, [sp, #28]
  402ecc:	9b14      	ldr	r3, [sp, #80]	; 0x50
  402ece:	1e1f      	subs	r7, r3, #0
  402ed0:	9b15      	ldr	r3, [sp, #84]	; 0x54
  402ed2:	9308      	str	r3, [sp, #32]
  402ed4:	bfbb      	ittet	lt
  402ed6:	463b      	movlt	r3, r7
  402ed8:	f103 4700 	addlt.w	r7, r3, #2147483648	; 0x80000000
  402edc:	2300      	movge	r3, #0
  402ede:	232d      	movlt	r3, #45	; 0x2d
  402ee0:	9310      	str	r3, [sp, #64]	; 0x40
  402ee2:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402ee4:	2b66      	cmp	r3, #102	; 0x66
  402ee6:	f000 81bb 	beq.w	403260 <_svfprintf_r+0x1204>
  402eea:	2b46      	cmp	r3, #70	; 0x46
  402eec:	f000 80df 	beq.w	4030ae <_svfprintf_r+0x1052>
  402ef0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  402ef2:	9a08      	ldr	r2, [sp, #32]
  402ef4:	2b45      	cmp	r3, #69	; 0x45
  402ef6:	bf0c      	ite	eq
  402ef8:	9b0a      	ldreq	r3, [sp, #40]	; 0x28
  402efa:	9d0a      	ldrne	r5, [sp, #40]	; 0x28
  402efc:	a823      	add	r0, sp, #140	; 0x8c
  402efe:	a920      	add	r1, sp, #128	; 0x80
  402f00:	bf08      	it	eq
  402f02:	1c5d      	addeq	r5, r3, #1
  402f04:	9004      	str	r0, [sp, #16]
  402f06:	9103      	str	r1, [sp, #12]
  402f08:	a81f      	add	r0, sp, #124	; 0x7c
  402f0a:	2102      	movs	r1, #2
  402f0c:	463b      	mov	r3, r7
  402f0e:	9002      	str	r0, [sp, #8]
  402f10:	9501      	str	r5, [sp, #4]
  402f12:	9100      	str	r1, [sp, #0]
  402f14:	980c      	ldr	r0, [sp, #48]	; 0x30
  402f16:	f000 fbd7 	bl	4036c8 <_dtoa_r>
  402f1a:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402f1c:	2b67      	cmp	r3, #103	; 0x67
  402f1e:	4606      	mov	r6, r0
  402f20:	f040 81e0 	bne.w	4032e4 <_svfprintf_r+0x1288>
  402f24:	f01b 0f01 	tst.w	fp, #1
  402f28:	f000 8246 	beq.w	4033b8 <_svfprintf_r+0x135c>
  402f2c:	1974      	adds	r4, r6, r5
  402f2e:	9a16      	ldr	r2, [sp, #88]	; 0x58
  402f30:	9808      	ldr	r0, [sp, #32]
  402f32:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  402f34:	4639      	mov	r1, r7
  402f36:	f003 fedd 	bl	406cf4 <__aeabi_dcmpeq>
  402f3a:	2800      	cmp	r0, #0
  402f3c:	f040 8165 	bne.w	40320a <_svfprintf_r+0x11ae>
  402f40:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  402f42:	42a3      	cmp	r3, r4
  402f44:	d206      	bcs.n	402f54 <_svfprintf_r+0xef8>
  402f46:	2130      	movs	r1, #48	; 0x30
  402f48:	1c5a      	adds	r2, r3, #1
  402f4a:	9223      	str	r2, [sp, #140]	; 0x8c
  402f4c:	7019      	strb	r1, [r3, #0]
  402f4e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  402f50:	429c      	cmp	r4, r3
  402f52:	d8f9      	bhi.n	402f48 <_svfprintf_r+0xeec>
  402f54:	1b9b      	subs	r3, r3, r6
  402f56:	9313      	str	r3, [sp, #76]	; 0x4c
  402f58:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  402f5a:	2b47      	cmp	r3, #71	; 0x47
  402f5c:	f000 80e9 	beq.w	403132 <_svfprintf_r+0x10d6>
  402f60:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402f62:	2b65      	cmp	r3, #101	; 0x65
  402f64:	f340 81cd 	ble.w	403302 <_svfprintf_r+0x12a6>
  402f68:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402f6a:	2b66      	cmp	r3, #102	; 0x66
  402f6c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  402f6e:	9312      	str	r3, [sp, #72]	; 0x48
  402f70:	f000 819e 	beq.w	4032b0 <_svfprintf_r+0x1254>
  402f74:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402f76:	9a12      	ldr	r2, [sp, #72]	; 0x48
  402f78:	4619      	mov	r1, r3
  402f7a:	4291      	cmp	r1, r2
  402f7c:	f300 818a 	bgt.w	403294 <_svfprintf_r+0x1238>
  402f80:	f01b 0f01 	tst.w	fp, #1
  402f84:	f040 8213 	bne.w	4033ae <_svfprintf_r+0x1352>
  402f88:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  402f8c:	9308      	str	r3, [sp, #32]
  402f8e:	2367      	movs	r3, #103	; 0x67
  402f90:	920e      	str	r2, [sp, #56]	; 0x38
  402f92:	9311      	str	r3, [sp, #68]	; 0x44
  402f94:	9b10      	ldr	r3, [sp, #64]	; 0x40
  402f96:	2b00      	cmp	r3, #0
  402f98:	f040 80c4 	bne.w	403124 <_svfprintf_r+0x10c8>
  402f9c:	930a      	str	r3, [sp, #40]	; 0x28
  402f9e:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  402fa2:	f7ff b973 	b.w	40228c <_svfprintf_r+0x230>
  402fa6:	4635      	mov	r5, r6
  402fa8:	460c      	mov	r4, r1
  402faa:	4646      	mov	r6, r8
  402fac:	4690      	mov	r8, r2
  402fae:	3301      	adds	r3, #1
  402fb0:	443c      	add	r4, r7
  402fb2:	2b07      	cmp	r3, #7
  402fb4:	9427      	str	r4, [sp, #156]	; 0x9c
  402fb6:	9326      	str	r3, [sp, #152]	; 0x98
  402fb8:	e888 00a0 	stmia.w	r8, {r5, r7}
  402fbc:	f73f aed1 	bgt.w	402d62 <_svfprintf_r+0xd06>
  402fc0:	f108 0808 	add.w	r8, r8, #8
  402fc4:	e6d7      	b.n	402d76 <_svfprintf_r+0xd1a>
  402fc6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402fc8:	6813      	ldr	r3, [r2, #0]
  402fca:	3204      	adds	r2, #4
  402fcc:	920f      	str	r2, [sp, #60]	; 0x3c
  402fce:	9a09      	ldr	r2, [sp, #36]	; 0x24
  402fd0:	601a      	str	r2, [r3, #0]
  402fd2:	f7ff b86a 	b.w	4020aa <_svfprintf_r+0x4e>
  402fd6:	aa25      	add	r2, sp, #148	; 0x94
  402fd8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402fda:	980c      	ldr	r0, [sp, #48]	; 0x30
  402fdc:	f003 f870 	bl	4060c0 <__ssprint_r>
  402fe0:	2800      	cmp	r0, #0
  402fe2:	f47f a90d 	bne.w	402200 <_svfprintf_r+0x1a4>
  402fe6:	46c8      	mov	r8, r9
  402fe8:	e48d      	b.n	402906 <_svfprintf_r+0x8aa>
  402fea:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402fec:	4a27      	ldr	r2, [pc, #156]	; (40308c <_svfprintf_r+0x1030>)
  402fee:	f8c8 2000 	str.w	r2, [r8]
  402ff2:	3301      	adds	r3, #1
  402ff4:	3401      	adds	r4, #1
  402ff6:	2201      	movs	r2, #1
  402ff8:	2b07      	cmp	r3, #7
  402ffa:	9427      	str	r4, [sp, #156]	; 0x9c
  402ffc:	9326      	str	r3, [sp, #152]	; 0x98
  402ffe:	f8c8 2004 	str.w	r2, [r8, #4]
  403002:	dc72      	bgt.n	4030ea <_svfprintf_r+0x108e>
  403004:	f108 0808 	add.w	r8, r8, #8
  403008:	b929      	cbnz	r1, 403016 <_svfprintf_r+0xfba>
  40300a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40300c:	b91b      	cbnz	r3, 403016 <_svfprintf_r+0xfba>
  40300e:	9b07      	ldr	r3, [sp, #28]
  403010:	07d8      	lsls	r0, r3, #31
  403012:	f57f aa03 	bpl.w	40241c <_svfprintf_r+0x3c0>
  403016:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403018:	9819      	ldr	r0, [sp, #100]	; 0x64
  40301a:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  40301c:	f8c8 2000 	str.w	r2, [r8]
  403020:	3301      	adds	r3, #1
  403022:	4602      	mov	r2, r0
  403024:	4422      	add	r2, r4
  403026:	2b07      	cmp	r3, #7
  403028:	9227      	str	r2, [sp, #156]	; 0x9c
  40302a:	f8c8 0004 	str.w	r0, [r8, #4]
  40302e:	9326      	str	r3, [sp, #152]	; 0x98
  403030:	f300 818d 	bgt.w	40334e <_svfprintf_r+0x12f2>
  403034:	f108 0808 	add.w	r8, r8, #8
  403038:	2900      	cmp	r1, #0
  40303a:	f2c0 8165 	blt.w	403308 <_svfprintf_r+0x12ac>
  40303e:	9913      	ldr	r1, [sp, #76]	; 0x4c
  403040:	f8c8 6000 	str.w	r6, [r8]
  403044:	3301      	adds	r3, #1
  403046:	188c      	adds	r4, r1, r2
  403048:	2b07      	cmp	r3, #7
  40304a:	9427      	str	r4, [sp, #156]	; 0x9c
  40304c:	9326      	str	r3, [sp, #152]	; 0x98
  40304e:	f8c8 1004 	str.w	r1, [r8, #4]
  403052:	f77f a9e1 	ble.w	402418 <_svfprintf_r+0x3bc>
  403056:	e52c      	b.n	402ab2 <_svfprintf_r+0xa56>
  403058:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40305a:	9909      	ldr	r1, [sp, #36]	; 0x24
  40305c:	6813      	ldr	r3, [r2, #0]
  40305e:	17cd      	asrs	r5, r1, #31
  403060:	4608      	mov	r0, r1
  403062:	3204      	adds	r2, #4
  403064:	4629      	mov	r1, r5
  403066:	920f      	str	r2, [sp, #60]	; 0x3c
  403068:	e9c3 0100 	strd	r0, r1, [r3]
  40306c:	f7ff b81d 	b.w	4020aa <_svfprintf_r+0x4e>
  403070:	aa25      	add	r2, sp, #148	; 0x94
  403072:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403074:	980c      	ldr	r0, [sp, #48]	; 0x30
  403076:	f003 f823 	bl	4060c0 <__ssprint_r>
  40307a:	2800      	cmp	r0, #0
  40307c:	f47f a8c0 	bne.w	402200 <_svfprintf_r+0x1a4>
  403080:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403082:	46c8      	mov	r8, r9
  403084:	e458      	b.n	402938 <_svfprintf_r+0x8dc>
  403086:	bf00      	nop
  403088:	0040790c 	.word	0x0040790c
  40308c:	004078f8 	.word	0x004078f8
  403090:	2140      	movs	r1, #64	; 0x40
  403092:	980c      	ldr	r0, [sp, #48]	; 0x30
  403094:	f001 fefa 	bl	404e8c <_malloc_r>
  403098:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  40309a:	6010      	str	r0, [r2, #0]
  40309c:	6110      	str	r0, [r2, #16]
  40309e:	2800      	cmp	r0, #0
  4030a0:	f000 81f2 	beq.w	403488 <_svfprintf_r+0x142c>
  4030a4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  4030a6:	2340      	movs	r3, #64	; 0x40
  4030a8:	6153      	str	r3, [r2, #20]
  4030aa:	f7fe bfee 	b.w	40208a <_svfprintf_r+0x2e>
  4030ae:	a823      	add	r0, sp, #140	; 0x8c
  4030b0:	a920      	add	r1, sp, #128	; 0x80
  4030b2:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  4030b4:	9004      	str	r0, [sp, #16]
  4030b6:	9103      	str	r1, [sp, #12]
  4030b8:	a81f      	add	r0, sp, #124	; 0x7c
  4030ba:	2103      	movs	r1, #3
  4030bc:	9002      	str	r0, [sp, #8]
  4030be:	9a08      	ldr	r2, [sp, #32]
  4030c0:	9401      	str	r4, [sp, #4]
  4030c2:	463b      	mov	r3, r7
  4030c4:	9100      	str	r1, [sp, #0]
  4030c6:	980c      	ldr	r0, [sp, #48]	; 0x30
  4030c8:	f000 fafe 	bl	4036c8 <_dtoa_r>
  4030cc:	4625      	mov	r5, r4
  4030ce:	4606      	mov	r6, r0
  4030d0:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4030d2:	2b46      	cmp	r3, #70	; 0x46
  4030d4:	eb06 0405 	add.w	r4, r6, r5
  4030d8:	f47f af29 	bne.w	402f2e <_svfprintf_r+0xed2>
  4030dc:	7833      	ldrb	r3, [r6, #0]
  4030de:	2b30      	cmp	r3, #48	; 0x30
  4030e0:	f000 8178 	beq.w	4033d4 <_svfprintf_r+0x1378>
  4030e4:	9d1f      	ldr	r5, [sp, #124]	; 0x7c
  4030e6:	442c      	add	r4, r5
  4030e8:	e721      	b.n	402f2e <_svfprintf_r+0xed2>
  4030ea:	aa25      	add	r2, sp, #148	; 0x94
  4030ec:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4030ee:	980c      	ldr	r0, [sp, #48]	; 0x30
  4030f0:	f002 ffe6 	bl	4060c0 <__ssprint_r>
  4030f4:	2800      	cmp	r0, #0
  4030f6:	f47f a883 	bne.w	402200 <_svfprintf_r+0x1a4>
  4030fa:	991f      	ldr	r1, [sp, #124]	; 0x7c
  4030fc:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4030fe:	46c8      	mov	r8, r9
  403100:	e782      	b.n	403008 <_svfprintf_r+0xfac>
  403102:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403104:	2b00      	cmp	r3, #0
  403106:	bf08      	it	eq
  403108:	2301      	moveq	r3, #1
  40310a:	930a      	str	r3, [sp, #40]	; 0x28
  40310c:	e6db      	b.n	402ec6 <_svfprintf_r+0xe6a>
  40310e:	4630      	mov	r0, r6
  403110:	940a      	str	r4, [sp, #40]	; 0x28
  403112:	f7fe ff35 	bl	401f80 <strlen>
  403116:	950f      	str	r5, [sp, #60]	; 0x3c
  403118:	900e      	str	r0, [sp, #56]	; 0x38
  40311a:	f8cd b01c 	str.w	fp, [sp, #28]
  40311e:	4603      	mov	r3, r0
  403120:	f7ff b9f9 	b.w	402516 <_svfprintf_r+0x4ba>
  403124:	272d      	movs	r7, #45	; 0x2d
  403126:	2300      	movs	r3, #0
  403128:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  40312c:	930a      	str	r3, [sp, #40]	; 0x28
  40312e:	f7ff b8ae 	b.w	40228e <_svfprintf_r+0x232>
  403132:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  403134:	9312      	str	r3, [sp, #72]	; 0x48
  403136:	461a      	mov	r2, r3
  403138:	3303      	adds	r3, #3
  40313a:	db04      	blt.n	403146 <_svfprintf_r+0x10ea>
  40313c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40313e:	4619      	mov	r1, r3
  403140:	4291      	cmp	r1, r2
  403142:	f6bf af17 	bge.w	402f74 <_svfprintf_r+0xf18>
  403146:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403148:	3b02      	subs	r3, #2
  40314a:	9311      	str	r3, [sp, #68]	; 0x44
  40314c:	f89d 3044 	ldrb.w	r3, [sp, #68]	; 0x44
  403150:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
  403154:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403156:	3b01      	subs	r3, #1
  403158:	2b00      	cmp	r3, #0
  40315a:	931f      	str	r3, [sp, #124]	; 0x7c
  40315c:	bfbd      	ittte	lt
  40315e:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
  403160:	f1c3 0301 	rsblt	r3, r3, #1
  403164:	222d      	movlt	r2, #45	; 0x2d
  403166:	222b      	movge	r2, #43	; 0x2b
  403168:	2b09      	cmp	r3, #9
  40316a:	f88d 2085 	strb.w	r2, [sp, #133]	; 0x85
  40316e:	f340 8116 	ble.w	40339e <_svfprintf_r+0x1342>
  403172:	f10d 0493 	add.w	r4, sp, #147	; 0x93
  403176:	4620      	mov	r0, r4
  403178:	4dab      	ldr	r5, [pc, #684]	; (403428 <_svfprintf_r+0x13cc>)
  40317a:	e000      	b.n	40317e <_svfprintf_r+0x1122>
  40317c:	4610      	mov	r0, r2
  40317e:	fb85 1203 	smull	r1, r2, r5, r3
  403182:	17d9      	asrs	r1, r3, #31
  403184:	ebc1 01a2 	rsb	r1, r1, r2, asr #2
  403188:	eb01 0281 	add.w	r2, r1, r1, lsl #2
  40318c:	eba3 0242 	sub.w	r2, r3, r2, lsl #1
  403190:	3230      	adds	r2, #48	; 0x30
  403192:	2909      	cmp	r1, #9
  403194:	f800 2c01 	strb.w	r2, [r0, #-1]
  403198:	460b      	mov	r3, r1
  40319a:	f100 32ff 	add.w	r2, r0, #4294967295
  40319e:	dced      	bgt.n	40317c <_svfprintf_r+0x1120>
  4031a0:	3330      	adds	r3, #48	; 0x30
  4031a2:	3802      	subs	r0, #2
  4031a4:	b2d9      	uxtb	r1, r3
  4031a6:	4284      	cmp	r4, r0
  4031a8:	f802 1c01 	strb.w	r1, [r2, #-1]
  4031ac:	f240 8165 	bls.w	40347a <_svfprintf_r+0x141e>
  4031b0:	f10d 0086 	add.w	r0, sp, #134	; 0x86
  4031b4:	4613      	mov	r3, r2
  4031b6:	e001      	b.n	4031bc <_svfprintf_r+0x1160>
  4031b8:	f813 1b01 	ldrb.w	r1, [r3], #1
  4031bc:	f800 1b01 	strb.w	r1, [r0], #1
  4031c0:	42a3      	cmp	r3, r4
  4031c2:	d1f9      	bne.n	4031b8 <_svfprintf_r+0x115c>
  4031c4:	3301      	adds	r3, #1
  4031c6:	1a9b      	subs	r3, r3, r2
  4031c8:	f10d 0286 	add.w	r2, sp, #134	; 0x86
  4031cc:	4413      	add	r3, r2
  4031ce:	aa21      	add	r2, sp, #132	; 0x84
  4031d0:	1a9b      	subs	r3, r3, r2
  4031d2:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  4031d4:	931b      	str	r3, [sp, #108]	; 0x6c
  4031d6:	2a01      	cmp	r2, #1
  4031d8:	4413      	add	r3, r2
  4031da:	930e      	str	r3, [sp, #56]	; 0x38
  4031dc:	f340 8119 	ble.w	403412 <_svfprintf_r+0x13b6>
  4031e0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4031e2:	9a19      	ldr	r2, [sp, #100]	; 0x64
  4031e4:	4413      	add	r3, r2
  4031e6:	930e      	str	r3, [sp, #56]	; 0x38
  4031e8:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4031ec:	9308      	str	r3, [sp, #32]
  4031ee:	2300      	movs	r3, #0
  4031f0:	9312      	str	r3, [sp, #72]	; 0x48
  4031f2:	e6cf      	b.n	402f94 <_svfprintf_r+0xf38>
  4031f4:	aa25      	add	r2, sp, #148	; 0x94
  4031f6:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4031f8:	980c      	ldr	r0, [sp, #48]	; 0x30
  4031fa:	f002 ff61 	bl	4060c0 <__ssprint_r>
  4031fe:	2800      	cmp	r0, #0
  403200:	f47e affe 	bne.w	402200 <_svfprintf_r+0x1a4>
  403204:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403206:	46c8      	mov	r8, r9
  403208:	e4d7      	b.n	402bba <_svfprintf_r+0xb5e>
  40320a:	4623      	mov	r3, r4
  40320c:	e6a2      	b.n	402f54 <_svfprintf_r+0xef8>
  40320e:	aa25      	add	r2, sp, #148	; 0x94
  403210:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403212:	980c      	ldr	r0, [sp, #48]	; 0x30
  403214:	f002 ff54 	bl	4060c0 <__ssprint_r>
  403218:	2800      	cmp	r0, #0
  40321a:	f47e aff1 	bne.w	402200 <_svfprintf_r+0x1a4>
  40321e:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  403220:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403222:	46c8      	mov	r8, r9
  403224:	e5ae      	b.n	402d84 <_svfprintf_r+0xd28>
  403226:	aa25      	add	r2, sp, #148	; 0x94
  403228:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40322a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40322c:	f002 ff48 	bl	4060c0 <__ssprint_r>
  403230:	2800      	cmp	r0, #0
  403232:	f47e afe5 	bne.w	402200 <_svfprintf_r+0x1a4>
  403236:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  403238:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40323a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40323c:	1a9a      	subs	r2, r3, r2
  40323e:	46c8      	mov	r8, r9
  403240:	e5b8      	b.n	402db4 <_svfprintf_r+0xd58>
  403242:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403244:	9612      	str	r6, [sp, #72]	; 0x48
  403246:	2b06      	cmp	r3, #6
  403248:	bf28      	it	cs
  40324a:	2306      	movcs	r3, #6
  40324c:	960a      	str	r6, [sp, #40]	; 0x28
  40324e:	4637      	mov	r7, r6
  403250:	9308      	str	r3, [sp, #32]
  403252:	950f      	str	r5, [sp, #60]	; 0x3c
  403254:	f8cd b01c 	str.w	fp, [sp, #28]
  403258:	930e      	str	r3, [sp, #56]	; 0x38
  40325a:	4e74      	ldr	r6, [pc, #464]	; (40342c <_svfprintf_r+0x13d0>)
  40325c:	f7ff b816 	b.w	40228c <_svfprintf_r+0x230>
  403260:	a823      	add	r0, sp, #140	; 0x8c
  403262:	a920      	add	r1, sp, #128	; 0x80
  403264:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  403266:	9004      	str	r0, [sp, #16]
  403268:	9103      	str	r1, [sp, #12]
  40326a:	a81f      	add	r0, sp, #124	; 0x7c
  40326c:	2103      	movs	r1, #3
  40326e:	9002      	str	r0, [sp, #8]
  403270:	9a08      	ldr	r2, [sp, #32]
  403272:	9501      	str	r5, [sp, #4]
  403274:	463b      	mov	r3, r7
  403276:	9100      	str	r1, [sp, #0]
  403278:	980c      	ldr	r0, [sp, #48]	; 0x30
  40327a:	f000 fa25 	bl	4036c8 <_dtoa_r>
  40327e:	4606      	mov	r6, r0
  403280:	1944      	adds	r4, r0, r5
  403282:	e72b      	b.n	4030dc <_svfprintf_r+0x1080>
  403284:	2306      	movs	r3, #6
  403286:	930a      	str	r3, [sp, #40]	; 0x28
  403288:	e61d      	b.n	402ec6 <_svfprintf_r+0xe6a>
  40328a:	272d      	movs	r7, #45	; 0x2d
  40328c:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  403290:	f7ff bacd 	b.w	40282e <_svfprintf_r+0x7d2>
  403294:	9a19      	ldr	r2, [sp, #100]	; 0x64
  403296:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  403298:	4413      	add	r3, r2
  40329a:	9a12      	ldr	r2, [sp, #72]	; 0x48
  40329c:	930e      	str	r3, [sp, #56]	; 0x38
  40329e:	2a00      	cmp	r2, #0
  4032a0:	f340 80b0 	ble.w	403404 <_svfprintf_r+0x13a8>
  4032a4:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4032a8:	9308      	str	r3, [sp, #32]
  4032aa:	2367      	movs	r3, #103	; 0x67
  4032ac:	9311      	str	r3, [sp, #68]	; 0x44
  4032ae:	e671      	b.n	402f94 <_svfprintf_r+0xf38>
  4032b0:	2b00      	cmp	r3, #0
  4032b2:	f340 80c3 	ble.w	40343c <_svfprintf_r+0x13e0>
  4032b6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4032b8:	2a00      	cmp	r2, #0
  4032ba:	f040 8099 	bne.w	4033f0 <_svfprintf_r+0x1394>
  4032be:	f01b 0f01 	tst.w	fp, #1
  4032c2:	f040 8095 	bne.w	4033f0 <_svfprintf_r+0x1394>
  4032c6:	9308      	str	r3, [sp, #32]
  4032c8:	930e      	str	r3, [sp, #56]	; 0x38
  4032ca:	e663      	b.n	402f94 <_svfprintf_r+0xf38>
  4032cc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4032ce:	9308      	str	r3, [sp, #32]
  4032d0:	930e      	str	r3, [sp, #56]	; 0x38
  4032d2:	900a      	str	r0, [sp, #40]	; 0x28
  4032d4:	950f      	str	r5, [sp, #60]	; 0x3c
  4032d6:	f8cd b01c 	str.w	fp, [sp, #28]
  4032da:	9012      	str	r0, [sp, #72]	; 0x48
  4032dc:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4032e0:	f7fe bfd4 	b.w	40228c <_svfprintf_r+0x230>
  4032e4:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4032e6:	2b47      	cmp	r3, #71	; 0x47
  4032e8:	f47f ae20 	bne.w	402f2c <_svfprintf_r+0xed0>
  4032ec:	f01b 0f01 	tst.w	fp, #1
  4032f0:	f47f aeee 	bne.w	4030d0 <_svfprintf_r+0x1074>
  4032f4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  4032f6:	1b9b      	subs	r3, r3, r6
  4032f8:	9313      	str	r3, [sp, #76]	; 0x4c
  4032fa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4032fc:	2b47      	cmp	r3, #71	; 0x47
  4032fe:	f43f af18 	beq.w	403132 <_svfprintf_r+0x10d6>
  403302:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  403304:	9312      	str	r3, [sp, #72]	; 0x48
  403306:	e721      	b.n	40314c <_svfprintf_r+0x10f0>
  403308:	424f      	negs	r7, r1
  40330a:	3110      	adds	r1, #16
  40330c:	4d48      	ldr	r5, [pc, #288]	; (403430 <_svfprintf_r+0x13d4>)
  40330e:	da2f      	bge.n	403370 <_svfprintf_r+0x1314>
  403310:	2410      	movs	r4, #16
  403312:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  403316:	e004      	b.n	403322 <_svfprintf_r+0x12c6>
  403318:	f108 0808 	add.w	r8, r8, #8
  40331c:	3f10      	subs	r7, #16
  40331e:	2f10      	cmp	r7, #16
  403320:	dd26      	ble.n	403370 <_svfprintf_r+0x1314>
  403322:	3301      	adds	r3, #1
  403324:	3210      	adds	r2, #16
  403326:	2b07      	cmp	r3, #7
  403328:	9227      	str	r2, [sp, #156]	; 0x9c
  40332a:	9326      	str	r3, [sp, #152]	; 0x98
  40332c:	f8c8 5000 	str.w	r5, [r8]
  403330:	f8c8 4004 	str.w	r4, [r8, #4]
  403334:	ddf0      	ble.n	403318 <_svfprintf_r+0x12bc>
  403336:	aa25      	add	r2, sp, #148	; 0x94
  403338:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40333a:	4658      	mov	r0, fp
  40333c:	f002 fec0 	bl	4060c0 <__ssprint_r>
  403340:	2800      	cmp	r0, #0
  403342:	f47e af5d 	bne.w	402200 <_svfprintf_r+0x1a4>
  403346:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  403348:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40334a:	46c8      	mov	r8, r9
  40334c:	e7e6      	b.n	40331c <_svfprintf_r+0x12c0>
  40334e:	aa25      	add	r2, sp, #148	; 0x94
  403350:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403352:	980c      	ldr	r0, [sp, #48]	; 0x30
  403354:	f002 feb4 	bl	4060c0 <__ssprint_r>
  403358:	2800      	cmp	r0, #0
  40335a:	f47e af51 	bne.w	402200 <_svfprintf_r+0x1a4>
  40335e:	991f      	ldr	r1, [sp, #124]	; 0x7c
  403360:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  403362:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403364:	46c8      	mov	r8, r9
  403366:	e667      	b.n	403038 <_svfprintf_r+0xfdc>
  403368:	2000      	movs	r0, #0
  40336a:	900a      	str	r0, [sp, #40]	; 0x28
  40336c:	f7fe bed0 	b.w	402110 <_svfprintf_r+0xb4>
  403370:	3301      	adds	r3, #1
  403372:	443a      	add	r2, r7
  403374:	2b07      	cmp	r3, #7
  403376:	e888 00a0 	stmia.w	r8, {r5, r7}
  40337a:	9227      	str	r2, [sp, #156]	; 0x9c
  40337c:	9326      	str	r3, [sp, #152]	; 0x98
  40337e:	f108 0808 	add.w	r8, r8, #8
  403382:	f77f ae5c 	ble.w	40303e <_svfprintf_r+0xfe2>
  403386:	aa25      	add	r2, sp, #148	; 0x94
  403388:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40338a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40338c:	f002 fe98 	bl	4060c0 <__ssprint_r>
  403390:	2800      	cmp	r0, #0
  403392:	f47e af35 	bne.w	402200 <_svfprintf_r+0x1a4>
  403396:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  403398:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40339a:	46c8      	mov	r8, r9
  40339c:	e64f      	b.n	40303e <_svfprintf_r+0xfe2>
  40339e:	3330      	adds	r3, #48	; 0x30
  4033a0:	2230      	movs	r2, #48	; 0x30
  4033a2:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
  4033a6:	f88d 2086 	strb.w	r2, [sp, #134]	; 0x86
  4033aa:	ab22      	add	r3, sp, #136	; 0x88
  4033ac:	e70f      	b.n	4031ce <_svfprintf_r+0x1172>
  4033ae:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4033b0:	9a19      	ldr	r2, [sp, #100]	; 0x64
  4033b2:	4413      	add	r3, r2
  4033b4:	930e      	str	r3, [sp, #56]	; 0x38
  4033b6:	e775      	b.n	4032a4 <_svfprintf_r+0x1248>
  4033b8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  4033ba:	e5cb      	b.n	402f54 <_svfprintf_r+0xef8>
  4033bc:	9b14      	ldr	r3, [sp, #80]	; 0x50
  4033be:	4e1d      	ldr	r6, [pc, #116]	; (403434 <_svfprintf_r+0x13d8>)
  4033c0:	2b00      	cmp	r3, #0
  4033c2:	bfb6      	itet	lt
  4033c4:	272d      	movlt	r7, #45	; 0x2d
  4033c6:	f89d 7077 	ldrbge.w	r7, [sp, #119]	; 0x77
  4033ca:	f88d 7077 	strblt.w	r7, [sp, #119]	; 0x77
  4033ce:	4b1a      	ldr	r3, [pc, #104]	; (403438 <_svfprintf_r+0x13dc>)
  4033d0:	f7ff ba2f 	b.w	402832 <_svfprintf_r+0x7d6>
  4033d4:	9a16      	ldr	r2, [sp, #88]	; 0x58
  4033d6:	9808      	ldr	r0, [sp, #32]
  4033d8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  4033da:	4639      	mov	r1, r7
  4033dc:	f003 fc8a 	bl	406cf4 <__aeabi_dcmpeq>
  4033e0:	2800      	cmp	r0, #0
  4033e2:	f47f ae7f 	bne.w	4030e4 <_svfprintf_r+0x1088>
  4033e6:	f1c5 0501 	rsb	r5, r5, #1
  4033ea:	951f      	str	r5, [sp, #124]	; 0x7c
  4033ec:	442c      	add	r4, r5
  4033ee:	e59e      	b.n	402f2e <_svfprintf_r+0xed2>
  4033f0:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4033f2:	9a19      	ldr	r2, [sp, #100]	; 0x64
  4033f4:	4413      	add	r3, r2
  4033f6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4033f8:	441a      	add	r2, r3
  4033fa:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  4033fe:	920e      	str	r2, [sp, #56]	; 0x38
  403400:	9308      	str	r3, [sp, #32]
  403402:	e5c7      	b.n	402f94 <_svfprintf_r+0xf38>
  403404:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403406:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  403408:	f1c3 0301 	rsb	r3, r3, #1
  40340c:	441a      	add	r2, r3
  40340e:	4613      	mov	r3, r2
  403410:	e7d0      	b.n	4033b4 <_svfprintf_r+0x1358>
  403412:	f01b 0301 	ands.w	r3, fp, #1
  403416:	9312      	str	r3, [sp, #72]	; 0x48
  403418:	f47f aee2 	bne.w	4031e0 <_svfprintf_r+0x1184>
  40341c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40341e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  403422:	9308      	str	r3, [sp, #32]
  403424:	e5b6      	b.n	402f94 <_svfprintf_r+0xf38>
  403426:	bf00      	nop
  403428:	66666667 	.word	0x66666667
  40342c:	004078f0 	.word	0x004078f0
  403430:	0040790c 	.word	0x0040790c
  403434:	004078c4 	.word	0x004078c4
  403438:	004078c0 	.word	0x004078c0
  40343c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40343e:	b913      	cbnz	r3, 403446 <_svfprintf_r+0x13ea>
  403440:	f01b 0f01 	tst.w	fp, #1
  403444:	d002      	beq.n	40344c <_svfprintf_r+0x13f0>
  403446:	9b19      	ldr	r3, [sp, #100]	; 0x64
  403448:	3301      	adds	r3, #1
  40344a:	e7d4      	b.n	4033f6 <_svfprintf_r+0x139a>
  40344c:	2301      	movs	r3, #1
  40344e:	e73a      	b.n	4032c6 <_svfprintf_r+0x126a>
  403450:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  403452:	f89a 3001 	ldrb.w	r3, [sl, #1]
  403456:	6828      	ldr	r0, [r5, #0]
  403458:	ea40 70e0 	orr.w	r0, r0, r0, asr #31
  40345c:	900a      	str	r0, [sp, #40]	; 0x28
  40345e:	4628      	mov	r0, r5
  403460:	3004      	adds	r0, #4
  403462:	46a2      	mov	sl, r4
  403464:	900f      	str	r0, [sp, #60]	; 0x3c
  403466:	f7fe be51 	b.w	40210c <_svfprintf_r+0xb0>
  40346a:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  40346e:	f7ff b867 	b.w	402540 <_svfprintf_r+0x4e4>
  403472:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  403476:	f7ff ba15 	b.w	4028a4 <_svfprintf_r+0x848>
  40347a:	f10d 0386 	add.w	r3, sp, #134	; 0x86
  40347e:	e6a6      	b.n	4031ce <_svfprintf_r+0x1172>
  403480:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  403484:	f7ff b8eb 	b.w	40265e <_svfprintf_r+0x602>
  403488:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  40348a:	230c      	movs	r3, #12
  40348c:	6013      	str	r3, [r2, #0]
  40348e:	f04f 33ff 	mov.w	r3, #4294967295
  403492:	9309      	str	r3, [sp, #36]	; 0x24
  403494:	f7fe bebd 	b.w	402212 <_svfprintf_r+0x1b6>
  403498:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  40349c:	f7ff b99a 	b.w	4027d4 <_svfprintf_r+0x778>
  4034a0:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4034a4:	f7ff b976 	b.w	402794 <_svfprintf_r+0x738>
  4034a8:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4034ac:	f7ff b959 	b.w	402762 <_svfprintf_r+0x706>
  4034b0:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4034b4:	f7ff b912 	b.w	4026dc <_svfprintf_r+0x680>

004034b8 <__swsetup_r>:
  4034b8:	b538      	push	{r3, r4, r5, lr}
  4034ba:	4b30      	ldr	r3, [pc, #192]	; (40357c <__swsetup_r+0xc4>)
  4034bc:	681b      	ldr	r3, [r3, #0]
  4034be:	4605      	mov	r5, r0
  4034c0:	460c      	mov	r4, r1
  4034c2:	b113      	cbz	r3, 4034ca <__swsetup_r+0x12>
  4034c4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  4034c6:	2a00      	cmp	r2, #0
  4034c8:	d038      	beq.n	40353c <__swsetup_r+0x84>
  4034ca:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  4034ce:	b293      	uxth	r3, r2
  4034d0:	0718      	lsls	r0, r3, #28
  4034d2:	d50c      	bpl.n	4034ee <__swsetup_r+0x36>
  4034d4:	6920      	ldr	r0, [r4, #16]
  4034d6:	b1a8      	cbz	r0, 403504 <__swsetup_r+0x4c>
  4034d8:	f013 0201 	ands.w	r2, r3, #1
  4034dc:	d01e      	beq.n	40351c <__swsetup_r+0x64>
  4034de:	6963      	ldr	r3, [r4, #20]
  4034e0:	2200      	movs	r2, #0
  4034e2:	425b      	negs	r3, r3
  4034e4:	61a3      	str	r3, [r4, #24]
  4034e6:	60a2      	str	r2, [r4, #8]
  4034e8:	b1f0      	cbz	r0, 403528 <__swsetup_r+0x70>
  4034ea:	2000      	movs	r0, #0
  4034ec:	bd38      	pop	{r3, r4, r5, pc}
  4034ee:	06d9      	lsls	r1, r3, #27
  4034f0:	d53c      	bpl.n	40356c <__swsetup_r+0xb4>
  4034f2:	0758      	lsls	r0, r3, #29
  4034f4:	d426      	bmi.n	403544 <__swsetup_r+0x8c>
  4034f6:	6920      	ldr	r0, [r4, #16]
  4034f8:	f042 0308 	orr.w	r3, r2, #8
  4034fc:	81a3      	strh	r3, [r4, #12]
  4034fe:	b29b      	uxth	r3, r3
  403500:	2800      	cmp	r0, #0
  403502:	d1e9      	bne.n	4034d8 <__swsetup_r+0x20>
  403504:	f403 7220 	and.w	r2, r3, #640	; 0x280
  403508:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  40350c:	d0e4      	beq.n	4034d8 <__swsetup_r+0x20>
  40350e:	4628      	mov	r0, r5
  403510:	4621      	mov	r1, r4
  403512:	f001 fc69 	bl	404de8 <__smakebuf_r>
  403516:	89a3      	ldrh	r3, [r4, #12]
  403518:	6920      	ldr	r0, [r4, #16]
  40351a:	e7dd      	b.n	4034d8 <__swsetup_r+0x20>
  40351c:	0799      	lsls	r1, r3, #30
  40351e:	bf58      	it	pl
  403520:	6962      	ldrpl	r2, [r4, #20]
  403522:	60a2      	str	r2, [r4, #8]
  403524:	2800      	cmp	r0, #0
  403526:	d1e0      	bne.n	4034ea <__swsetup_r+0x32>
  403528:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40352c:	061a      	lsls	r2, r3, #24
  40352e:	d5dd      	bpl.n	4034ec <__swsetup_r+0x34>
  403530:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  403534:	81a3      	strh	r3, [r4, #12]
  403536:	f04f 30ff 	mov.w	r0, #4294967295
  40353a:	bd38      	pop	{r3, r4, r5, pc}
  40353c:	4618      	mov	r0, r3
  40353e:	f001 f8e5 	bl	40470c <__sinit>
  403542:	e7c2      	b.n	4034ca <__swsetup_r+0x12>
  403544:	6b21      	ldr	r1, [r4, #48]	; 0x30
  403546:	b151      	cbz	r1, 40355e <__swsetup_r+0xa6>
  403548:	f104 0340 	add.w	r3, r4, #64	; 0x40
  40354c:	4299      	cmp	r1, r3
  40354e:	d004      	beq.n	40355a <__swsetup_r+0xa2>
  403550:	4628      	mov	r0, r5
  403552:	f001 f97d 	bl	404850 <_free_r>
  403556:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  40355a:	2300      	movs	r3, #0
  40355c:	6323      	str	r3, [r4, #48]	; 0x30
  40355e:	2300      	movs	r3, #0
  403560:	6920      	ldr	r0, [r4, #16]
  403562:	6063      	str	r3, [r4, #4]
  403564:	f022 0224 	bic.w	r2, r2, #36	; 0x24
  403568:	6020      	str	r0, [r4, #0]
  40356a:	e7c5      	b.n	4034f8 <__swsetup_r+0x40>
  40356c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  403570:	2309      	movs	r3, #9
  403572:	602b      	str	r3, [r5, #0]
  403574:	f04f 30ff 	mov.w	r0, #4294967295
  403578:	81a2      	strh	r2, [r4, #12]
  40357a:	bd38      	pop	{r3, r4, r5, pc}
  40357c:	20000034 	.word	0x20000034

00403580 <register_fini>:
  403580:	4b02      	ldr	r3, [pc, #8]	; (40358c <register_fini+0xc>)
  403582:	b113      	cbz	r3, 40358a <register_fini+0xa>
  403584:	4802      	ldr	r0, [pc, #8]	; (403590 <register_fini+0x10>)
  403586:	f000 b805 	b.w	403594 <atexit>
  40358a:	4770      	bx	lr
  40358c:	00000000 	.word	0x00000000
  403590:	0040477d 	.word	0x0040477d

00403594 <atexit>:
  403594:	2300      	movs	r3, #0
  403596:	4601      	mov	r1, r0
  403598:	461a      	mov	r2, r3
  40359a:	4618      	mov	r0, r3
  40359c:	f002 be32 	b.w	406204 <__register_exitproc>

004035a0 <quorem>:
  4035a0:	6902      	ldr	r2, [r0, #16]
  4035a2:	690b      	ldr	r3, [r1, #16]
  4035a4:	4293      	cmp	r3, r2
  4035a6:	f300 808d 	bgt.w	4036c4 <quorem+0x124>
  4035aa:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4035ae:	f103 38ff 	add.w	r8, r3, #4294967295
  4035b2:	f101 0714 	add.w	r7, r1, #20
  4035b6:	f100 0b14 	add.w	fp, r0, #20
  4035ba:	f857 2028 	ldr.w	r2, [r7, r8, lsl #2]
  4035be:	f85b 3028 	ldr.w	r3, [fp, r8, lsl #2]
  4035c2:	ea4f 0488 	mov.w	r4, r8, lsl #2
  4035c6:	b083      	sub	sp, #12
  4035c8:	3201      	adds	r2, #1
  4035ca:	fbb3 f9f2 	udiv	r9, r3, r2
  4035ce:	eb0b 0304 	add.w	r3, fp, r4
  4035d2:	9400      	str	r4, [sp, #0]
  4035d4:	eb07 0a04 	add.w	sl, r7, r4
  4035d8:	9301      	str	r3, [sp, #4]
  4035da:	f1b9 0f00 	cmp.w	r9, #0
  4035de:	d039      	beq.n	403654 <quorem+0xb4>
  4035e0:	2500      	movs	r5, #0
  4035e2:	462e      	mov	r6, r5
  4035e4:	46bc      	mov	ip, r7
  4035e6:	46de      	mov	lr, fp
  4035e8:	f85c 4b04 	ldr.w	r4, [ip], #4
  4035ec:	f8de 3000 	ldr.w	r3, [lr]
  4035f0:	b2a2      	uxth	r2, r4
  4035f2:	fb09 5502 	mla	r5, r9, r2, r5
  4035f6:	0c22      	lsrs	r2, r4, #16
  4035f8:	0c2c      	lsrs	r4, r5, #16
  4035fa:	fb09 4202 	mla	r2, r9, r2, r4
  4035fe:	b2ad      	uxth	r5, r5
  403600:	1b75      	subs	r5, r6, r5
  403602:	b296      	uxth	r6, r2
  403604:	ebc6 4613 	rsb	r6, r6, r3, lsr #16
  403608:	fa15 f383 	uxtah	r3, r5, r3
  40360c:	eb06 4623 	add.w	r6, r6, r3, asr #16
  403610:	b29b      	uxth	r3, r3
  403612:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
  403616:	45e2      	cmp	sl, ip
  403618:	ea4f 4512 	mov.w	r5, r2, lsr #16
  40361c:	f84e 3b04 	str.w	r3, [lr], #4
  403620:	ea4f 4626 	mov.w	r6, r6, asr #16
  403624:	d2e0      	bcs.n	4035e8 <quorem+0x48>
  403626:	9b00      	ldr	r3, [sp, #0]
  403628:	f85b 3003 	ldr.w	r3, [fp, r3]
  40362c:	b993      	cbnz	r3, 403654 <quorem+0xb4>
  40362e:	9c01      	ldr	r4, [sp, #4]
  403630:	1f23      	subs	r3, r4, #4
  403632:	459b      	cmp	fp, r3
  403634:	d20c      	bcs.n	403650 <quorem+0xb0>
  403636:	f854 3c04 	ldr.w	r3, [r4, #-4]
  40363a:	b94b      	cbnz	r3, 403650 <quorem+0xb0>
  40363c:	f1a4 0308 	sub.w	r3, r4, #8
  403640:	e002      	b.n	403648 <quorem+0xa8>
  403642:	681a      	ldr	r2, [r3, #0]
  403644:	3b04      	subs	r3, #4
  403646:	b91a      	cbnz	r2, 403650 <quorem+0xb0>
  403648:	459b      	cmp	fp, r3
  40364a:	f108 38ff 	add.w	r8, r8, #4294967295
  40364e:	d3f8      	bcc.n	403642 <quorem+0xa2>
  403650:	f8c0 8010 	str.w	r8, [r0, #16]
  403654:	4604      	mov	r4, r0
  403656:	f002 fa3b 	bl	405ad0 <__mcmp>
  40365a:	2800      	cmp	r0, #0
  40365c:	db2e      	blt.n	4036bc <quorem+0x11c>
  40365e:	f109 0901 	add.w	r9, r9, #1
  403662:	465d      	mov	r5, fp
  403664:	2300      	movs	r3, #0
  403666:	f857 1b04 	ldr.w	r1, [r7], #4
  40366a:	6828      	ldr	r0, [r5, #0]
  40366c:	b28a      	uxth	r2, r1
  40366e:	1a9a      	subs	r2, r3, r2
  403670:	0c0b      	lsrs	r3, r1, #16
  403672:	fa12 f280 	uxtah	r2, r2, r0
  403676:	ebc3 4310 	rsb	r3, r3, r0, lsr #16
  40367a:	eb03 4322 	add.w	r3, r3, r2, asr #16
  40367e:	b292      	uxth	r2, r2
  403680:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  403684:	45ba      	cmp	sl, r7
  403686:	f845 2b04 	str.w	r2, [r5], #4
  40368a:	ea4f 4323 	mov.w	r3, r3, asr #16
  40368e:	d2ea      	bcs.n	403666 <quorem+0xc6>
  403690:	f85b 2028 	ldr.w	r2, [fp, r8, lsl #2]
  403694:	eb0b 0388 	add.w	r3, fp, r8, lsl #2
  403698:	b982      	cbnz	r2, 4036bc <quorem+0x11c>
  40369a:	1f1a      	subs	r2, r3, #4
  40369c:	4593      	cmp	fp, r2
  40369e:	d20b      	bcs.n	4036b8 <quorem+0x118>
  4036a0:	f853 2c04 	ldr.w	r2, [r3, #-4]
  4036a4:	b942      	cbnz	r2, 4036b8 <quorem+0x118>
  4036a6:	3b08      	subs	r3, #8
  4036a8:	e002      	b.n	4036b0 <quorem+0x110>
  4036aa:	681a      	ldr	r2, [r3, #0]
  4036ac:	3b04      	subs	r3, #4
  4036ae:	b91a      	cbnz	r2, 4036b8 <quorem+0x118>
  4036b0:	459b      	cmp	fp, r3
  4036b2:	f108 38ff 	add.w	r8, r8, #4294967295
  4036b6:	d3f8      	bcc.n	4036aa <quorem+0x10a>
  4036b8:	f8c4 8010 	str.w	r8, [r4, #16]
  4036bc:	4648      	mov	r0, r9
  4036be:	b003      	add	sp, #12
  4036c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4036c4:	2000      	movs	r0, #0
  4036c6:	4770      	bx	lr

004036c8 <_dtoa_r>:
  4036c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4036cc:	6c01      	ldr	r1, [r0, #64]	; 0x40
  4036ce:	b09b      	sub	sp, #108	; 0x6c
  4036d0:	4604      	mov	r4, r0
  4036d2:	9e27      	ldr	r6, [sp, #156]	; 0x9c
  4036d4:	4692      	mov	sl, r2
  4036d6:	469b      	mov	fp, r3
  4036d8:	b141      	cbz	r1, 4036ec <_dtoa_r+0x24>
  4036da:	6c42      	ldr	r2, [r0, #68]	; 0x44
  4036dc:	604a      	str	r2, [r1, #4]
  4036de:	2301      	movs	r3, #1
  4036e0:	4093      	lsls	r3, r2
  4036e2:	608b      	str	r3, [r1, #8]
  4036e4:	f002 f81c 	bl	405720 <_Bfree>
  4036e8:	2300      	movs	r3, #0
  4036ea:	6423      	str	r3, [r4, #64]	; 0x40
  4036ec:	f1bb 0f00 	cmp.w	fp, #0
  4036f0:	465d      	mov	r5, fp
  4036f2:	db35      	blt.n	403760 <_dtoa_r+0x98>
  4036f4:	2300      	movs	r3, #0
  4036f6:	6033      	str	r3, [r6, #0]
  4036f8:	4b9d      	ldr	r3, [pc, #628]	; (403970 <_dtoa_r+0x2a8>)
  4036fa:	43ab      	bics	r3, r5
  4036fc:	d015      	beq.n	40372a <_dtoa_r+0x62>
  4036fe:	4650      	mov	r0, sl
  403700:	4659      	mov	r1, fp
  403702:	2200      	movs	r2, #0
  403704:	2300      	movs	r3, #0
  403706:	f003 faf5 	bl	406cf4 <__aeabi_dcmpeq>
  40370a:	4680      	mov	r8, r0
  40370c:	2800      	cmp	r0, #0
  40370e:	d02d      	beq.n	40376c <_dtoa_r+0xa4>
  403710:	9a26      	ldr	r2, [sp, #152]	; 0x98
  403712:	2301      	movs	r3, #1
  403714:	6013      	str	r3, [r2, #0]
  403716:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  403718:	2b00      	cmp	r3, #0
  40371a:	f000 80bd 	beq.w	403898 <_dtoa_r+0x1d0>
  40371e:	4895      	ldr	r0, [pc, #596]	; (403974 <_dtoa_r+0x2ac>)
  403720:	6018      	str	r0, [r3, #0]
  403722:	3801      	subs	r0, #1
  403724:	b01b      	add	sp, #108	; 0x6c
  403726:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40372a:	9a26      	ldr	r2, [sp, #152]	; 0x98
  40372c:	f242 730f 	movw	r3, #9999	; 0x270f
  403730:	6013      	str	r3, [r2, #0]
  403732:	f1ba 0f00 	cmp.w	sl, #0
  403736:	d10d      	bne.n	403754 <_dtoa_r+0x8c>
  403738:	f3c5 0513 	ubfx	r5, r5, #0, #20
  40373c:	b955      	cbnz	r5, 403754 <_dtoa_r+0x8c>
  40373e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  403740:	488d      	ldr	r0, [pc, #564]	; (403978 <_dtoa_r+0x2b0>)
  403742:	2b00      	cmp	r3, #0
  403744:	d0ee      	beq.n	403724 <_dtoa_r+0x5c>
  403746:	f100 0308 	add.w	r3, r0, #8
  40374a:	9a28      	ldr	r2, [sp, #160]	; 0xa0
  40374c:	6013      	str	r3, [r2, #0]
  40374e:	b01b      	add	sp, #108	; 0x6c
  403750:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403754:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  403756:	4889      	ldr	r0, [pc, #548]	; (40397c <_dtoa_r+0x2b4>)
  403758:	2b00      	cmp	r3, #0
  40375a:	d0e3      	beq.n	403724 <_dtoa_r+0x5c>
  40375c:	1cc3      	adds	r3, r0, #3
  40375e:	e7f4      	b.n	40374a <_dtoa_r+0x82>
  403760:	2301      	movs	r3, #1
  403762:	f02b 4500 	bic.w	r5, fp, #2147483648	; 0x80000000
  403766:	6033      	str	r3, [r6, #0]
  403768:	46ab      	mov	fp, r5
  40376a:	e7c5      	b.n	4036f8 <_dtoa_r+0x30>
  40376c:	aa18      	add	r2, sp, #96	; 0x60
  40376e:	ab19      	add	r3, sp, #100	; 0x64
  403770:	9201      	str	r2, [sp, #4]
  403772:	9300      	str	r3, [sp, #0]
  403774:	4652      	mov	r2, sl
  403776:	465b      	mov	r3, fp
  403778:	4620      	mov	r0, r4
  40377a:	f002 fa49 	bl	405c10 <__d2b>
  40377e:	0d2b      	lsrs	r3, r5, #20
  403780:	4681      	mov	r9, r0
  403782:	d071      	beq.n	403868 <_dtoa_r+0x1a0>
  403784:	f3cb 0213 	ubfx	r2, fp, #0, #20
  403788:	f042 517f 	orr.w	r1, r2, #1069547520	; 0x3fc00000
  40378c:	9f18      	ldr	r7, [sp, #96]	; 0x60
  40378e:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
  403792:	4650      	mov	r0, sl
  403794:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
  403798:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  40379c:	2200      	movs	r2, #0
  40379e:	4b78      	ldr	r3, [pc, #480]	; (403980 <_dtoa_r+0x2b8>)
  4037a0:	f002 fe8c 	bl	4064bc <__aeabi_dsub>
  4037a4:	a36c      	add	r3, pc, #432	; (adr r3, 403958 <_dtoa_r+0x290>)
  4037a6:	e9d3 2300 	ldrd	r2, r3, [r3]
  4037aa:	f003 f83b 	bl	406824 <__aeabi_dmul>
  4037ae:	a36c      	add	r3, pc, #432	; (adr r3, 403960 <_dtoa_r+0x298>)
  4037b0:	e9d3 2300 	ldrd	r2, r3, [r3]
  4037b4:	f002 fe84 	bl	4064c0 <__adddf3>
  4037b8:	e9cd 0102 	strd	r0, r1, [sp, #8]
  4037bc:	4630      	mov	r0, r6
  4037be:	f002 ffcb 	bl	406758 <__aeabi_i2d>
  4037c2:	a369      	add	r3, pc, #420	; (adr r3, 403968 <_dtoa_r+0x2a0>)
  4037c4:	e9d3 2300 	ldrd	r2, r3, [r3]
  4037c8:	f003 f82c 	bl	406824 <__aeabi_dmul>
  4037cc:	4602      	mov	r2, r0
  4037ce:	460b      	mov	r3, r1
  4037d0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  4037d4:	f002 fe74 	bl	4064c0 <__adddf3>
  4037d8:	e9cd 0104 	strd	r0, r1, [sp, #16]
  4037dc:	f003 fad2 	bl	406d84 <__aeabi_d2iz>
  4037e0:	2200      	movs	r2, #0
  4037e2:	9002      	str	r0, [sp, #8]
  4037e4:	2300      	movs	r3, #0
  4037e6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  4037ea:	f003 fa8d 	bl	406d08 <__aeabi_dcmplt>
  4037ee:	2800      	cmp	r0, #0
  4037f0:	f040 8173 	bne.w	403ada <_dtoa_r+0x412>
  4037f4:	9d02      	ldr	r5, [sp, #8]
  4037f6:	2d16      	cmp	r5, #22
  4037f8:	f200 815d 	bhi.w	403ab6 <_dtoa_r+0x3ee>
  4037fc:	4b61      	ldr	r3, [pc, #388]	; (403984 <_dtoa_r+0x2bc>)
  4037fe:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
  403802:	e9d3 0100 	ldrd	r0, r1, [r3]
  403806:	4652      	mov	r2, sl
  403808:	465b      	mov	r3, fp
  40380a:	f003 fa9b 	bl	406d44 <__aeabi_dcmpgt>
  40380e:	2800      	cmp	r0, #0
  403810:	f000 81c5 	beq.w	403b9e <_dtoa_r+0x4d6>
  403814:	1e6b      	subs	r3, r5, #1
  403816:	9302      	str	r3, [sp, #8]
  403818:	2300      	movs	r3, #0
  40381a:	930e      	str	r3, [sp, #56]	; 0x38
  40381c:	1bbf      	subs	r7, r7, r6
  40381e:	1e7b      	subs	r3, r7, #1
  403820:	9306      	str	r3, [sp, #24]
  403822:	f100 8154 	bmi.w	403ace <_dtoa_r+0x406>
  403826:	2300      	movs	r3, #0
  403828:	9308      	str	r3, [sp, #32]
  40382a:	9b02      	ldr	r3, [sp, #8]
  40382c:	2b00      	cmp	r3, #0
  40382e:	f2c0 8145 	blt.w	403abc <_dtoa_r+0x3f4>
  403832:	9a06      	ldr	r2, [sp, #24]
  403834:	930d      	str	r3, [sp, #52]	; 0x34
  403836:	4611      	mov	r1, r2
  403838:	4419      	add	r1, r3
  40383a:	2300      	movs	r3, #0
  40383c:	9106      	str	r1, [sp, #24]
  40383e:	930c      	str	r3, [sp, #48]	; 0x30
  403840:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403842:	2b09      	cmp	r3, #9
  403844:	d82a      	bhi.n	40389c <_dtoa_r+0x1d4>
  403846:	2b05      	cmp	r3, #5
  403848:	f340 865b 	ble.w	404502 <_dtoa_r+0xe3a>
  40384c:	3b04      	subs	r3, #4
  40384e:	9324      	str	r3, [sp, #144]	; 0x90
  403850:	2500      	movs	r5, #0
  403852:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403854:	3b02      	subs	r3, #2
  403856:	2b03      	cmp	r3, #3
  403858:	f200 8642 	bhi.w	4044e0 <_dtoa_r+0xe18>
  40385c:	e8df f013 	tbh	[pc, r3, lsl #1]
  403860:	02c903d4 	.word	0x02c903d4
  403864:	046103df 	.word	0x046103df
  403868:	9f18      	ldr	r7, [sp, #96]	; 0x60
  40386a:	9e19      	ldr	r6, [sp, #100]	; 0x64
  40386c:	443e      	add	r6, r7
  40386e:	f206 4332 	addw	r3, r6, #1074	; 0x432
  403872:	2b20      	cmp	r3, #32
  403874:	f340 818e 	ble.w	403b94 <_dtoa_r+0x4cc>
  403878:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
  40387c:	f206 4012 	addw	r0, r6, #1042	; 0x412
  403880:	409d      	lsls	r5, r3
  403882:	fa2a f000 	lsr.w	r0, sl, r0
  403886:	4328      	orrs	r0, r5
  403888:	f002 ff56 	bl	406738 <__aeabi_ui2d>
  40388c:	2301      	movs	r3, #1
  40388e:	3e01      	subs	r6, #1
  403890:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  403894:	9314      	str	r3, [sp, #80]	; 0x50
  403896:	e781      	b.n	40379c <_dtoa_r+0xd4>
  403898:	483b      	ldr	r0, [pc, #236]	; (403988 <_dtoa_r+0x2c0>)
  40389a:	e743      	b.n	403724 <_dtoa_r+0x5c>
  40389c:	2100      	movs	r1, #0
  40389e:	6461      	str	r1, [r4, #68]	; 0x44
  4038a0:	4620      	mov	r0, r4
  4038a2:	9125      	str	r1, [sp, #148]	; 0x94
  4038a4:	f001 ff16 	bl	4056d4 <_Balloc>
  4038a8:	f04f 33ff 	mov.w	r3, #4294967295
  4038ac:	930a      	str	r3, [sp, #40]	; 0x28
  4038ae:	9a25      	ldr	r2, [sp, #148]	; 0x94
  4038b0:	930f      	str	r3, [sp, #60]	; 0x3c
  4038b2:	2301      	movs	r3, #1
  4038b4:	9004      	str	r0, [sp, #16]
  4038b6:	6420      	str	r0, [r4, #64]	; 0x40
  4038b8:	9224      	str	r2, [sp, #144]	; 0x90
  4038ba:	930b      	str	r3, [sp, #44]	; 0x2c
  4038bc:	9b19      	ldr	r3, [sp, #100]	; 0x64
  4038be:	2b00      	cmp	r3, #0
  4038c0:	f2c0 80d9 	blt.w	403a76 <_dtoa_r+0x3ae>
  4038c4:	9a02      	ldr	r2, [sp, #8]
  4038c6:	2a0e      	cmp	r2, #14
  4038c8:	f300 80d5 	bgt.w	403a76 <_dtoa_r+0x3ae>
  4038cc:	4b2d      	ldr	r3, [pc, #180]	; (403984 <_dtoa_r+0x2bc>)
  4038ce:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  4038d2:	e9d3 2300 	ldrd	r2, r3, [r3]
  4038d6:	e9cd 2308 	strd	r2, r3, [sp, #32]
  4038da:	9b25      	ldr	r3, [sp, #148]	; 0x94
  4038dc:	2b00      	cmp	r3, #0
  4038de:	f2c0 83ba 	blt.w	404056 <_dtoa_r+0x98e>
  4038e2:	e9dd 5608 	ldrd	r5, r6, [sp, #32]
  4038e6:	4650      	mov	r0, sl
  4038e8:	462a      	mov	r2, r5
  4038ea:	4633      	mov	r3, r6
  4038ec:	4659      	mov	r1, fp
  4038ee:	f003 f8c3 	bl	406a78 <__aeabi_ddiv>
  4038f2:	f003 fa47 	bl	406d84 <__aeabi_d2iz>
  4038f6:	4680      	mov	r8, r0
  4038f8:	f002 ff2e 	bl	406758 <__aeabi_i2d>
  4038fc:	462a      	mov	r2, r5
  4038fe:	4633      	mov	r3, r6
  403900:	f002 ff90 	bl	406824 <__aeabi_dmul>
  403904:	460b      	mov	r3, r1
  403906:	4602      	mov	r2, r0
  403908:	4659      	mov	r1, fp
  40390a:	4650      	mov	r0, sl
  40390c:	f002 fdd6 	bl	4064bc <__aeabi_dsub>
  403910:	9d04      	ldr	r5, [sp, #16]
  403912:	f108 0330 	add.w	r3, r8, #48	; 0x30
  403916:	702b      	strb	r3, [r5, #0]
  403918:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40391a:	2b01      	cmp	r3, #1
  40391c:	4606      	mov	r6, r0
  40391e:	460f      	mov	r7, r1
  403920:	f105 0501 	add.w	r5, r5, #1
  403924:	d068      	beq.n	4039f8 <_dtoa_r+0x330>
  403926:	2200      	movs	r2, #0
  403928:	4b18      	ldr	r3, [pc, #96]	; (40398c <_dtoa_r+0x2c4>)
  40392a:	f002 ff7b 	bl	406824 <__aeabi_dmul>
  40392e:	2200      	movs	r2, #0
  403930:	2300      	movs	r3, #0
  403932:	4606      	mov	r6, r0
  403934:	460f      	mov	r7, r1
  403936:	f003 f9dd 	bl	406cf4 <__aeabi_dcmpeq>
  40393a:	2800      	cmp	r0, #0
  40393c:	f040 8088 	bne.w	403a50 <_dtoa_r+0x388>
  403940:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
  403944:	f04f 0a00 	mov.w	sl, #0
  403948:	f8df b040 	ldr.w	fp, [pc, #64]	; 40398c <_dtoa_r+0x2c4>
  40394c:	940c      	str	r4, [sp, #48]	; 0x30
  40394e:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
  403952:	e028      	b.n	4039a6 <_dtoa_r+0x2de>
  403954:	f3af 8000 	nop.w
  403958:	636f4361 	.word	0x636f4361
  40395c:	3fd287a7 	.word	0x3fd287a7
  403960:	8b60c8b3 	.word	0x8b60c8b3
  403964:	3fc68a28 	.word	0x3fc68a28
  403968:	509f79fb 	.word	0x509f79fb
  40396c:	3fd34413 	.word	0x3fd34413
  403970:	7ff00000 	.word	0x7ff00000
  403974:	004078f9 	.word	0x004078f9
  403978:	0040791c 	.word	0x0040791c
  40397c:	00407928 	.word	0x00407928
  403980:	3ff80000 	.word	0x3ff80000
  403984:	00407968 	.word	0x00407968
  403988:	004078f8 	.word	0x004078f8
  40398c:	40240000 	.word	0x40240000
  403990:	f002 ff48 	bl	406824 <__aeabi_dmul>
  403994:	2200      	movs	r2, #0
  403996:	2300      	movs	r3, #0
  403998:	4606      	mov	r6, r0
  40399a:	460f      	mov	r7, r1
  40399c:	f003 f9aa 	bl	406cf4 <__aeabi_dcmpeq>
  4039a0:	2800      	cmp	r0, #0
  4039a2:	f040 83c1 	bne.w	404128 <_dtoa_r+0xa60>
  4039a6:	4642      	mov	r2, r8
  4039a8:	464b      	mov	r3, r9
  4039aa:	4630      	mov	r0, r6
  4039ac:	4639      	mov	r1, r7
  4039ae:	f003 f863 	bl	406a78 <__aeabi_ddiv>
  4039b2:	f003 f9e7 	bl	406d84 <__aeabi_d2iz>
  4039b6:	4604      	mov	r4, r0
  4039b8:	f002 fece 	bl	406758 <__aeabi_i2d>
  4039bc:	4642      	mov	r2, r8
  4039be:	464b      	mov	r3, r9
  4039c0:	f002 ff30 	bl	406824 <__aeabi_dmul>
  4039c4:	4602      	mov	r2, r0
  4039c6:	460b      	mov	r3, r1
  4039c8:	4630      	mov	r0, r6
  4039ca:	4639      	mov	r1, r7
  4039cc:	f002 fd76 	bl	4064bc <__aeabi_dsub>
  4039d0:	f104 0e30 	add.w	lr, r4, #48	; 0x30
  4039d4:	9e04      	ldr	r6, [sp, #16]
  4039d6:	f805 eb01 	strb.w	lr, [r5], #1
  4039da:	eba5 0e06 	sub.w	lr, r5, r6
  4039de:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  4039e0:	45b6      	cmp	lr, r6
  4039e2:	e9cd 0106 	strd	r0, r1, [sp, #24]
  4039e6:	4652      	mov	r2, sl
  4039e8:	465b      	mov	r3, fp
  4039ea:	d1d1      	bne.n	403990 <_dtoa_r+0x2c8>
  4039ec:	46a0      	mov	r8, r4
  4039ee:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  4039f2:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4039f4:	4606      	mov	r6, r0
  4039f6:	460f      	mov	r7, r1
  4039f8:	4632      	mov	r2, r6
  4039fa:	463b      	mov	r3, r7
  4039fc:	4630      	mov	r0, r6
  4039fe:	4639      	mov	r1, r7
  403a00:	f002 fd5e 	bl	4064c0 <__adddf3>
  403a04:	4606      	mov	r6, r0
  403a06:	460f      	mov	r7, r1
  403a08:	4602      	mov	r2, r0
  403a0a:	460b      	mov	r3, r1
  403a0c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  403a10:	f003 f97a 	bl	406d08 <__aeabi_dcmplt>
  403a14:	b948      	cbnz	r0, 403a2a <_dtoa_r+0x362>
  403a16:	4632      	mov	r2, r6
  403a18:	463b      	mov	r3, r7
  403a1a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  403a1e:	f003 f969 	bl	406cf4 <__aeabi_dcmpeq>
  403a22:	b1a8      	cbz	r0, 403a50 <_dtoa_r+0x388>
  403a24:	f018 0f01 	tst.w	r8, #1
  403a28:	d012      	beq.n	403a50 <_dtoa_r+0x388>
  403a2a:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  403a2e:	9a04      	ldr	r2, [sp, #16]
  403a30:	1e6b      	subs	r3, r5, #1
  403a32:	e004      	b.n	403a3e <_dtoa_r+0x376>
  403a34:	429a      	cmp	r2, r3
  403a36:	f000 8401 	beq.w	40423c <_dtoa_r+0xb74>
  403a3a:	f813 8d01 	ldrb.w	r8, [r3, #-1]!
  403a3e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
  403a42:	f103 0501 	add.w	r5, r3, #1
  403a46:	d0f5      	beq.n	403a34 <_dtoa_r+0x36c>
  403a48:	f108 0801 	add.w	r8, r8, #1
  403a4c:	f883 8000 	strb.w	r8, [r3]
  403a50:	4649      	mov	r1, r9
  403a52:	4620      	mov	r0, r4
  403a54:	f001 fe64 	bl	405720 <_Bfree>
  403a58:	2200      	movs	r2, #0
  403a5a:	9b02      	ldr	r3, [sp, #8]
  403a5c:	702a      	strb	r2, [r5, #0]
  403a5e:	9a26      	ldr	r2, [sp, #152]	; 0x98
  403a60:	3301      	adds	r3, #1
  403a62:	6013      	str	r3, [r2, #0]
  403a64:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  403a66:	2b00      	cmp	r3, #0
  403a68:	f000 839e 	beq.w	4041a8 <_dtoa_r+0xae0>
  403a6c:	9804      	ldr	r0, [sp, #16]
  403a6e:	601d      	str	r5, [r3, #0]
  403a70:	b01b      	add	sp, #108	; 0x6c
  403a72:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403a76:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  403a78:	2a00      	cmp	r2, #0
  403a7a:	d03e      	beq.n	403afa <_dtoa_r+0x432>
  403a7c:	9a24      	ldr	r2, [sp, #144]	; 0x90
  403a7e:	2a01      	cmp	r2, #1
  403a80:	f340 8311 	ble.w	4040a6 <_dtoa_r+0x9de>
  403a84:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403a86:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  403a88:	1e5f      	subs	r7, r3, #1
  403a8a:	42ba      	cmp	r2, r7
  403a8c:	f2c0 838f 	blt.w	4041ae <_dtoa_r+0xae6>
  403a90:	1bd7      	subs	r7, r2, r7
  403a92:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403a94:	2b00      	cmp	r3, #0
  403a96:	f2c0 848b 	blt.w	4043b0 <_dtoa_r+0xce8>
  403a9a:	9d08      	ldr	r5, [sp, #32]
  403a9c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403a9e:	9a08      	ldr	r2, [sp, #32]
  403aa0:	441a      	add	r2, r3
  403aa2:	9208      	str	r2, [sp, #32]
  403aa4:	9a06      	ldr	r2, [sp, #24]
  403aa6:	2101      	movs	r1, #1
  403aa8:	441a      	add	r2, r3
  403aaa:	4620      	mov	r0, r4
  403aac:	9206      	str	r2, [sp, #24]
  403aae:	f001 fed1 	bl	405854 <__i2b>
  403ab2:	4606      	mov	r6, r0
  403ab4:	e024      	b.n	403b00 <_dtoa_r+0x438>
  403ab6:	2301      	movs	r3, #1
  403ab8:	930e      	str	r3, [sp, #56]	; 0x38
  403aba:	e6af      	b.n	40381c <_dtoa_r+0x154>
  403abc:	9a08      	ldr	r2, [sp, #32]
  403abe:	9b02      	ldr	r3, [sp, #8]
  403ac0:	1ad2      	subs	r2, r2, r3
  403ac2:	425b      	negs	r3, r3
  403ac4:	930c      	str	r3, [sp, #48]	; 0x30
  403ac6:	2300      	movs	r3, #0
  403ac8:	9208      	str	r2, [sp, #32]
  403aca:	930d      	str	r3, [sp, #52]	; 0x34
  403acc:	e6b8      	b.n	403840 <_dtoa_r+0x178>
  403ace:	f1c7 0301 	rsb	r3, r7, #1
  403ad2:	9308      	str	r3, [sp, #32]
  403ad4:	2300      	movs	r3, #0
  403ad6:	9306      	str	r3, [sp, #24]
  403ad8:	e6a7      	b.n	40382a <_dtoa_r+0x162>
  403ada:	9d02      	ldr	r5, [sp, #8]
  403adc:	4628      	mov	r0, r5
  403ade:	f002 fe3b 	bl	406758 <__aeabi_i2d>
  403ae2:	4602      	mov	r2, r0
  403ae4:	460b      	mov	r3, r1
  403ae6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  403aea:	f003 f903 	bl	406cf4 <__aeabi_dcmpeq>
  403aee:	2800      	cmp	r0, #0
  403af0:	f47f ae80 	bne.w	4037f4 <_dtoa_r+0x12c>
  403af4:	1e6b      	subs	r3, r5, #1
  403af6:	9302      	str	r3, [sp, #8]
  403af8:	e67c      	b.n	4037f4 <_dtoa_r+0x12c>
  403afa:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  403afc:	9d08      	ldr	r5, [sp, #32]
  403afe:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
  403b00:	2d00      	cmp	r5, #0
  403b02:	dd0c      	ble.n	403b1e <_dtoa_r+0x456>
  403b04:	9906      	ldr	r1, [sp, #24]
  403b06:	2900      	cmp	r1, #0
  403b08:	460b      	mov	r3, r1
  403b0a:	dd08      	ble.n	403b1e <_dtoa_r+0x456>
  403b0c:	42a9      	cmp	r1, r5
  403b0e:	9a08      	ldr	r2, [sp, #32]
  403b10:	bfa8      	it	ge
  403b12:	462b      	movge	r3, r5
  403b14:	1ad2      	subs	r2, r2, r3
  403b16:	1aed      	subs	r5, r5, r3
  403b18:	1acb      	subs	r3, r1, r3
  403b1a:	9208      	str	r2, [sp, #32]
  403b1c:	9306      	str	r3, [sp, #24]
  403b1e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  403b20:	b1d3      	cbz	r3, 403b58 <_dtoa_r+0x490>
  403b22:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  403b24:	2b00      	cmp	r3, #0
  403b26:	f000 82b7 	beq.w	404098 <_dtoa_r+0x9d0>
  403b2a:	2f00      	cmp	r7, #0
  403b2c:	dd10      	ble.n	403b50 <_dtoa_r+0x488>
  403b2e:	4631      	mov	r1, r6
  403b30:	463a      	mov	r2, r7
  403b32:	4620      	mov	r0, r4
  403b34:	f001 ff2a 	bl	40598c <__pow5mult>
  403b38:	464a      	mov	r2, r9
  403b3a:	4601      	mov	r1, r0
  403b3c:	4606      	mov	r6, r0
  403b3e:	4620      	mov	r0, r4
  403b40:	f001 fe92 	bl	405868 <__multiply>
  403b44:	4649      	mov	r1, r9
  403b46:	4680      	mov	r8, r0
  403b48:	4620      	mov	r0, r4
  403b4a:	f001 fde9 	bl	405720 <_Bfree>
  403b4e:	46c1      	mov	r9, r8
  403b50:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  403b52:	1bda      	subs	r2, r3, r7
  403b54:	f040 82a1 	bne.w	40409a <_dtoa_r+0x9d2>
  403b58:	2101      	movs	r1, #1
  403b5a:	4620      	mov	r0, r4
  403b5c:	f001 fe7a 	bl	405854 <__i2b>
  403b60:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  403b62:	2b00      	cmp	r3, #0
  403b64:	4680      	mov	r8, r0
  403b66:	dd1c      	ble.n	403ba2 <_dtoa_r+0x4da>
  403b68:	4601      	mov	r1, r0
  403b6a:	461a      	mov	r2, r3
  403b6c:	4620      	mov	r0, r4
  403b6e:	f001 ff0d 	bl	40598c <__pow5mult>
  403b72:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403b74:	2b01      	cmp	r3, #1
  403b76:	4680      	mov	r8, r0
  403b78:	f340 8254 	ble.w	404024 <_dtoa_r+0x95c>
  403b7c:	2300      	movs	r3, #0
  403b7e:	930c      	str	r3, [sp, #48]	; 0x30
  403b80:	f8d8 3010 	ldr.w	r3, [r8, #16]
  403b84:	eb08 0383 	add.w	r3, r8, r3, lsl #2
  403b88:	6918      	ldr	r0, [r3, #16]
  403b8a:	f001 fe13 	bl	4057b4 <__hi0bits>
  403b8e:	f1c0 0020 	rsb	r0, r0, #32
  403b92:	e010      	b.n	403bb6 <_dtoa_r+0x4ee>
  403b94:	f1c3 0520 	rsb	r5, r3, #32
  403b98:	fa0a f005 	lsl.w	r0, sl, r5
  403b9c:	e674      	b.n	403888 <_dtoa_r+0x1c0>
  403b9e:	900e      	str	r0, [sp, #56]	; 0x38
  403ba0:	e63c      	b.n	40381c <_dtoa_r+0x154>
  403ba2:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403ba4:	2b01      	cmp	r3, #1
  403ba6:	f340 8287 	ble.w	4040b8 <_dtoa_r+0x9f0>
  403baa:	2300      	movs	r3, #0
  403bac:	930c      	str	r3, [sp, #48]	; 0x30
  403bae:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  403bb0:	2001      	movs	r0, #1
  403bb2:	2b00      	cmp	r3, #0
  403bb4:	d1e4      	bne.n	403b80 <_dtoa_r+0x4b8>
  403bb6:	9a06      	ldr	r2, [sp, #24]
  403bb8:	4410      	add	r0, r2
  403bba:	f010 001f 	ands.w	r0, r0, #31
  403bbe:	f000 80a1 	beq.w	403d04 <_dtoa_r+0x63c>
  403bc2:	f1c0 0320 	rsb	r3, r0, #32
  403bc6:	2b04      	cmp	r3, #4
  403bc8:	f340 849e 	ble.w	404508 <_dtoa_r+0xe40>
  403bcc:	9b08      	ldr	r3, [sp, #32]
  403bce:	f1c0 001c 	rsb	r0, r0, #28
  403bd2:	4403      	add	r3, r0
  403bd4:	9308      	str	r3, [sp, #32]
  403bd6:	4613      	mov	r3, r2
  403bd8:	4403      	add	r3, r0
  403bda:	4405      	add	r5, r0
  403bdc:	9306      	str	r3, [sp, #24]
  403bde:	9b08      	ldr	r3, [sp, #32]
  403be0:	2b00      	cmp	r3, #0
  403be2:	dd05      	ble.n	403bf0 <_dtoa_r+0x528>
  403be4:	4649      	mov	r1, r9
  403be6:	461a      	mov	r2, r3
  403be8:	4620      	mov	r0, r4
  403bea:	f001 ff1f 	bl	405a2c <__lshift>
  403bee:	4681      	mov	r9, r0
  403bf0:	9b06      	ldr	r3, [sp, #24]
  403bf2:	2b00      	cmp	r3, #0
  403bf4:	dd05      	ble.n	403c02 <_dtoa_r+0x53a>
  403bf6:	4641      	mov	r1, r8
  403bf8:	461a      	mov	r2, r3
  403bfa:	4620      	mov	r0, r4
  403bfc:	f001 ff16 	bl	405a2c <__lshift>
  403c00:	4680      	mov	r8, r0
  403c02:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  403c04:	2b00      	cmp	r3, #0
  403c06:	f040 8086 	bne.w	403d16 <_dtoa_r+0x64e>
  403c0a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403c0c:	2b00      	cmp	r3, #0
  403c0e:	f340 8266 	ble.w	4040de <_dtoa_r+0xa16>
  403c12:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  403c14:	2b00      	cmp	r3, #0
  403c16:	f000 8098 	beq.w	403d4a <_dtoa_r+0x682>
  403c1a:	2d00      	cmp	r5, #0
  403c1c:	dd05      	ble.n	403c2a <_dtoa_r+0x562>
  403c1e:	4631      	mov	r1, r6
  403c20:	462a      	mov	r2, r5
  403c22:	4620      	mov	r0, r4
  403c24:	f001 ff02 	bl	405a2c <__lshift>
  403c28:	4606      	mov	r6, r0
  403c2a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  403c2c:	2b00      	cmp	r3, #0
  403c2e:	f040 8337 	bne.w	4042a0 <_dtoa_r+0xbd8>
  403c32:	9606      	str	r6, [sp, #24]
  403c34:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403c36:	9a04      	ldr	r2, [sp, #16]
  403c38:	f8dd b018 	ldr.w	fp, [sp, #24]
  403c3c:	3b01      	subs	r3, #1
  403c3e:	18d3      	adds	r3, r2, r3
  403c40:	930b      	str	r3, [sp, #44]	; 0x2c
  403c42:	f00a 0301 	and.w	r3, sl, #1
  403c46:	930c      	str	r3, [sp, #48]	; 0x30
  403c48:	4617      	mov	r7, r2
  403c4a:	46c2      	mov	sl, r8
  403c4c:	4651      	mov	r1, sl
  403c4e:	4648      	mov	r0, r9
  403c50:	f7ff fca6 	bl	4035a0 <quorem>
  403c54:	4631      	mov	r1, r6
  403c56:	4605      	mov	r5, r0
  403c58:	4648      	mov	r0, r9
  403c5a:	f001 ff39 	bl	405ad0 <__mcmp>
  403c5e:	465a      	mov	r2, fp
  403c60:	900a      	str	r0, [sp, #40]	; 0x28
  403c62:	4651      	mov	r1, sl
  403c64:	4620      	mov	r0, r4
  403c66:	f001 ff4f 	bl	405b08 <__mdiff>
  403c6a:	68c2      	ldr	r2, [r0, #12]
  403c6c:	4680      	mov	r8, r0
  403c6e:	f105 0330 	add.w	r3, r5, #48	; 0x30
  403c72:	2a00      	cmp	r2, #0
  403c74:	f040 822b 	bne.w	4040ce <_dtoa_r+0xa06>
  403c78:	4601      	mov	r1, r0
  403c7a:	4648      	mov	r0, r9
  403c7c:	9308      	str	r3, [sp, #32]
  403c7e:	f001 ff27 	bl	405ad0 <__mcmp>
  403c82:	4641      	mov	r1, r8
  403c84:	9006      	str	r0, [sp, #24]
  403c86:	4620      	mov	r0, r4
  403c88:	f001 fd4a 	bl	405720 <_Bfree>
  403c8c:	9a06      	ldr	r2, [sp, #24]
  403c8e:	9b08      	ldr	r3, [sp, #32]
  403c90:	b932      	cbnz	r2, 403ca0 <_dtoa_r+0x5d8>
  403c92:	9924      	ldr	r1, [sp, #144]	; 0x90
  403c94:	b921      	cbnz	r1, 403ca0 <_dtoa_r+0x5d8>
  403c96:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  403c98:	2a00      	cmp	r2, #0
  403c9a:	f000 83ef 	beq.w	40447c <_dtoa_r+0xdb4>
  403c9e:	9a24      	ldr	r2, [sp, #144]	; 0x90
  403ca0:	990a      	ldr	r1, [sp, #40]	; 0x28
  403ca2:	2900      	cmp	r1, #0
  403ca4:	f2c0 829f 	blt.w	4041e6 <_dtoa_r+0xb1e>
  403ca8:	d105      	bne.n	403cb6 <_dtoa_r+0x5ee>
  403caa:	9924      	ldr	r1, [sp, #144]	; 0x90
  403cac:	b919      	cbnz	r1, 403cb6 <_dtoa_r+0x5ee>
  403cae:	990c      	ldr	r1, [sp, #48]	; 0x30
  403cb0:	2900      	cmp	r1, #0
  403cb2:	f000 8298 	beq.w	4041e6 <_dtoa_r+0xb1e>
  403cb6:	2a00      	cmp	r2, #0
  403cb8:	f300 8306 	bgt.w	4042c8 <_dtoa_r+0xc00>
  403cbc:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  403cbe:	703b      	strb	r3, [r7, #0]
  403cc0:	f107 0801 	add.w	r8, r7, #1
  403cc4:	4297      	cmp	r7, r2
  403cc6:	4645      	mov	r5, r8
  403cc8:	f000 830c 	beq.w	4042e4 <_dtoa_r+0xc1c>
  403ccc:	4649      	mov	r1, r9
  403cce:	2300      	movs	r3, #0
  403cd0:	220a      	movs	r2, #10
  403cd2:	4620      	mov	r0, r4
  403cd4:	f001 fd2e 	bl	405734 <__multadd>
  403cd8:	455e      	cmp	r6, fp
  403cda:	4681      	mov	r9, r0
  403cdc:	4631      	mov	r1, r6
  403cde:	f04f 0300 	mov.w	r3, #0
  403ce2:	f04f 020a 	mov.w	r2, #10
  403ce6:	4620      	mov	r0, r4
  403ce8:	f000 81eb 	beq.w	4040c2 <_dtoa_r+0x9fa>
  403cec:	f001 fd22 	bl	405734 <__multadd>
  403cf0:	4659      	mov	r1, fp
  403cf2:	4606      	mov	r6, r0
  403cf4:	2300      	movs	r3, #0
  403cf6:	220a      	movs	r2, #10
  403cf8:	4620      	mov	r0, r4
  403cfa:	f001 fd1b 	bl	405734 <__multadd>
  403cfe:	4647      	mov	r7, r8
  403d00:	4683      	mov	fp, r0
  403d02:	e7a3      	b.n	403c4c <_dtoa_r+0x584>
  403d04:	201c      	movs	r0, #28
  403d06:	9b08      	ldr	r3, [sp, #32]
  403d08:	4403      	add	r3, r0
  403d0a:	9308      	str	r3, [sp, #32]
  403d0c:	9b06      	ldr	r3, [sp, #24]
  403d0e:	4403      	add	r3, r0
  403d10:	4405      	add	r5, r0
  403d12:	9306      	str	r3, [sp, #24]
  403d14:	e763      	b.n	403bde <_dtoa_r+0x516>
  403d16:	4641      	mov	r1, r8
  403d18:	4648      	mov	r0, r9
  403d1a:	f001 fed9 	bl	405ad0 <__mcmp>
  403d1e:	2800      	cmp	r0, #0
  403d20:	f6bf af73 	bge.w	403c0a <_dtoa_r+0x542>
  403d24:	9f02      	ldr	r7, [sp, #8]
  403d26:	4649      	mov	r1, r9
  403d28:	2300      	movs	r3, #0
  403d2a:	220a      	movs	r2, #10
  403d2c:	4620      	mov	r0, r4
  403d2e:	3f01      	subs	r7, #1
  403d30:	9702      	str	r7, [sp, #8]
  403d32:	f001 fcff 	bl	405734 <__multadd>
  403d36:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  403d38:	4681      	mov	r9, r0
  403d3a:	2b00      	cmp	r3, #0
  403d3c:	f040 83b6 	bne.w	4044ac <_dtoa_r+0xde4>
  403d40:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  403d42:	2b00      	cmp	r3, #0
  403d44:	f340 83bf 	ble.w	4044c6 <_dtoa_r+0xdfe>
  403d48:	930a      	str	r3, [sp, #40]	; 0x28
  403d4a:	f8dd b010 	ldr.w	fp, [sp, #16]
  403d4e:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  403d50:	465d      	mov	r5, fp
  403d52:	e002      	b.n	403d5a <_dtoa_r+0x692>
  403d54:	f001 fcee 	bl	405734 <__multadd>
  403d58:	4681      	mov	r9, r0
  403d5a:	4641      	mov	r1, r8
  403d5c:	4648      	mov	r0, r9
  403d5e:	f7ff fc1f 	bl	4035a0 <quorem>
  403d62:	f100 0a30 	add.w	sl, r0, #48	; 0x30
  403d66:	f805 ab01 	strb.w	sl, [r5], #1
  403d6a:	eba5 030b 	sub.w	r3, r5, fp
  403d6e:	42bb      	cmp	r3, r7
  403d70:	f04f 020a 	mov.w	r2, #10
  403d74:	f04f 0300 	mov.w	r3, #0
  403d78:	4649      	mov	r1, r9
  403d7a:	4620      	mov	r0, r4
  403d7c:	dbea      	blt.n	403d54 <_dtoa_r+0x68c>
  403d7e:	9b04      	ldr	r3, [sp, #16]
  403d80:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  403d82:	2a01      	cmp	r2, #1
  403d84:	bfac      	ite	ge
  403d86:	189b      	addge	r3, r3, r2
  403d88:	3301      	addlt	r3, #1
  403d8a:	461d      	mov	r5, r3
  403d8c:	f04f 0b00 	mov.w	fp, #0
  403d90:	4649      	mov	r1, r9
  403d92:	2201      	movs	r2, #1
  403d94:	4620      	mov	r0, r4
  403d96:	f001 fe49 	bl	405a2c <__lshift>
  403d9a:	4641      	mov	r1, r8
  403d9c:	4681      	mov	r9, r0
  403d9e:	f001 fe97 	bl	405ad0 <__mcmp>
  403da2:	2800      	cmp	r0, #0
  403da4:	f340 823d 	ble.w	404222 <_dtoa_r+0xb5a>
  403da8:	f815 2c01 	ldrb.w	r2, [r5, #-1]
  403dac:	9904      	ldr	r1, [sp, #16]
  403dae:	1e6b      	subs	r3, r5, #1
  403db0:	e004      	b.n	403dbc <_dtoa_r+0x6f4>
  403db2:	428b      	cmp	r3, r1
  403db4:	f000 81ae 	beq.w	404114 <_dtoa_r+0xa4c>
  403db8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
  403dbc:	2a39      	cmp	r2, #57	; 0x39
  403dbe:	f103 0501 	add.w	r5, r3, #1
  403dc2:	d0f6      	beq.n	403db2 <_dtoa_r+0x6ea>
  403dc4:	3201      	adds	r2, #1
  403dc6:	701a      	strb	r2, [r3, #0]
  403dc8:	4641      	mov	r1, r8
  403dca:	4620      	mov	r0, r4
  403dcc:	f001 fca8 	bl	405720 <_Bfree>
  403dd0:	2e00      	cmp	r6, #0
  403dd2:	f43f ae3d 	beq.w	403a50 <_dtoa_r+0x388>
  403dd6:	f1bb 0f00 	cmp.w	fp, #0
  403dda:	d005      	beq.n	403de8 <_dtoa_r+0x720>
  403ddc:	45b3      	cmp	fp, r6
  403dde:	d003      	beq.n	403de8 <_dtoa_r+0x720>
  403de0:	4659      	mov	r1, fp
  403de2:	4620      	mov	r0, r4
  403de4:	f001 fc9c 	bl	405720 <_Bfree>
  403de8:	4631      	mov	r1, r6
  403dea:	4620      	mov	r0, r4
  403dec:	f001 fc98 	bl	405720 <_Bfree>
  403df0:	e62e      	b.n	403a50 <_dtoa_r+0x388>
  403df2:	2300      	movs	r3, #0
  403df4:	930b      	str	r3, [sp, #44]	; 0x2c
  403df6:	9b02      	ldr	r3, [sp, #8]
  403df8:	9a25      	ldr	r2, [sp, #148]	; 0x94
  403dfa:	4413      	add	r3, r2
  403dfc:	930f      	str	r3, [sp, #60]	; 0x3c
  403dfe:	3301      	adds	r3, #1
  403e00:	2b01      	cmp	r3, #1
  403e02:	461f      	mov	r7, r3
  403e04:	461e      	mov	r6, r3
  403e06:	930a      	str	r3, [sp, #40]	; 0x28
  403e08:	bfb8      	it	lt
  403e0a:	2701      	movlt	r7, #1
  403e0c:	2100      	movs	r1, #0
  403e0e:	2f17      	cmp	r7, #23
  403e10:	6461      	str	r1, [r4, #68]	; 0x44
  403e12:	d90a      	bls.n	403e2a <_dtoa_r+0x762>
  403e14:	2201      	movs	r2, #1
  403e16:	2304      	movs	r3, #4
  403e18:	005b      	lsls	r3, r3, #1
  403e1a:	f103 0014 	add.w	r0, r3, #20
  403e1e:	4287      	cmp	r7, r0
  403e20:	4611      	mov	r1, r2
  403e22:	f102 0201 	add.w	r2, r2, #1
  403e26:	d2f7      	bcs.n	403e18 <_dtoa_r+0x750>
  403e28:	6461      	str	r1, [r4, #68]	; 0x44
  403e2a:	4620      	mov	r0, r4
  403e2c:	f001 fc52 	bl	4056d4 <_Balloc>
  403e30:	2e0e      	cmp	r6, #14
  403e32:	9004      	str	r0, [sp, #16]
  403e34:	6420      	str	r0, [r4, #64]	; 0x40
  403e36:	f63f ad41 	bhi.w	4038bc <_dtoa_r+0x1f4>
  403e3a:	2d00      	cmp	r5, #0
  403e3c:	f43f ad3e 	beq.w	4038bc <_dtoa_r+0x1f4>
  403e40:	9902      	ldr	r1, [sp, #8]
  403e42:	2900      	cmp	r1, #0
  403e44:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
  403e48:	f340 8202 	ble.w	404250 <_dtoa_r+0xb88>
  403e4c:	4bb8      	ldr	r3, [pc, #736]	; (404130 <_dtoa_r+0xa68>)
  403e4e:	f001 020f 	and.w	r2, r1, #15
  403e52:	110d      	asrs	r5, r1, #4
  403e54:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  403e58:	06e9      	lsls	r1, r5, #27
  403e5a:	e9d3 6700 	ldrd	r6, r7, [r3]
  403e5e:	f140 81ae 	bpl.w	4041be <_dtoa_r+0xaf6>
  403e62:	4bb4      	ldr	r3, [pc, #720]	; (404134 <_dtoa_r+0xa6c>)
  403e64:	4650      	mov	r0, sl
  403e66:	4659      	mov	r1, fp
  403e68:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  403e6c:	f002 fe04 	bl	406a78 <__aeabi_ddiv>
  403e70:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
  403e74:	f005 050f 	and.w	r5, r5, #15
  403e78:	f04f 0a03 	mov.w	sl, #3
  403e7c:	b18d      	cbz	r5, 403ea2 <_dtoa_r+0x7da>
  403e7e:	f8df 82b4 	ldr.w	r8, [pc, #692]	; 404134 <_dtoa_r+0xa6c>
  403e82:	07ea      	lsls	r2, r5, #31
  403e84:	d509      	bpl.n	403e9a <_dtoa_r+0x7d2>
  403e86:	4630      	mov	r0, r6
  403e88:	4639      	mov	r1, r7
  403e8a:	e9d8 2300 	ldrd	r2, r3, [r8]
  403e8e:	f002 fcc9 	bl	406824 <__aeabi_dmul>
  403e92:	f10a 0a01 	add.w	sl, sl, #1
  403e96:	4606      	mov	r6, r0
  403e98:	460f      	mov	r7, r1
  403e9a:	106d      	asrs	r5, r5, #1
  403e9c:	f108 0808 	add.w	r8, r8, #8
  403ea0:	d1ef      	bne.n	403e82 <_dtoa_r+0x7ba>
  403ea2:	463b      	mov	r3, r7
  403ea4:	4632      	mov	r2, r6
  403ea6:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  403eaa:	f002 fde5 	bl	406a78 <__aeabi_ddiv>
  403eae:	4607      	mov	r7, r0
  403eb0:	4688      	mov	r8, r1
  403eb2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  403eb4:	b143      	cbz	r3, 403ec8 <_dtoa_r+0x800>
  403eb6:	2200      	movs	r2, #0
  403eb8:	4b9f      	ldr	r3, [pc, #636]	; (404138 <_dtoa_r+0xa70>)
  403eba:	4638      	mov	r0, r7
  403ebc:	4641      	mov	r1, r8
  403ebe:	f002 ff23 	bl	406d08 <__aeabi_dcmplt>
  403ec2:	2800      	cmp	r0, #0
  403ec4:	f040 8286 	bne.w	4043d4 <_dtoa_r+0xd0c>
  403ec8:	4650      	mov	r0, sl
  403eca:	f002 fc45 	bl	406758 <__aeabi_i2d>
  403ece:	463a      	mov	r2, r7
  403ed0:	4643      	mov	r3, r8
  403ed2:	f002 fca7 	bl	406824 <__aeabi_dmul>
  403ed6:	4b99      	ldr	r3, [pc, #612]	; (40413c <_dtoa_r+0xa74>)
  403ed8:	2200      	movs	r2, #0
  403eda:	f002 faf1 	bl	4064c0 <__adddf3>
  403ede:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403ee0:	4605      	mov	r5, r0
  403ee2:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  403ee6:	2b00      	cmp	r3, #0
  403ee8:	f000 813e 	beq.w	404168 <_dtoa_r+0xaa0>
  403eec:	9b02      	ldr	r3, [sp, #8]
  403eee:	9315      	str	r3, [sp, #84]	; 0x54
  403ef0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403ef2:	9312      	str	r3, [sp, #72]	; 0x48
  403ef4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  403ef6:	2b00      	cmp	r3, #0
  403ef8:	f000 81fa 	beq.w	4042f0 <_dtoa_r+0xc28>
  403efc:	9a12      	ldr	r2, [sp, #72]	; 0x48
  403efe:	4b8c      	ldr	r3, [pc, #560]	; (404130 <_dtoa_r+0xa68>)
  403f00:	498f      	ldr	r1, [pc, #572]	; (404140 <_dtoa_r+0xa78>)
  403f02:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  403f06:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  403f0a:	2000      	movs	r0, #0
  403f0c:	f002 fdb4 	bl	406a78 <__aeabi_ddiv>
  403f10:	462a      	mov	r2, r5
  403f12:	4633      	mov	r3, r6
  403f14:	f002 fad2 	bl	4064bc <__aeabi_dsub>
  403f18:	4682      	mov	sl, r0
  403f1a:	468b      	mov	fp, r1
  403f1c:	4638      	mov	r0, r7
  403f1e:	4641      	mov	r1, r8
  403f20:	f002 ff30 	bl	406d84 <__aeabi_d2iz>
  403f24:	4605      	mov	r5, r0
  403f26:	f002 fc17 	bl	406758 <__aeabi_i2d>
  403f2a:	4602      	mov	r2, r0
  403f2c:	460b      	mov	r3, r1
  403f2e:	4638      	mov	r0, r7
  403f30:	4641      	mov	r1, r8
  403f32:	f002 fac3 	bl	4064bc <__aeabi_dsub>
  403f36:	3530      	adds	r5, #48	; 0x30
  403f38:	fa5f f885 	uxtb.w	r8, r5
  403f3c:	9d04      	ldr	r5, [sp, #16]
  403f3e:	4606      	mov	r6, r0
  403f40:	460f      	mov	r7, r1
  403f42:	f885 8000 	strb.w	r8, [r5]
  403f46:	4602      	mov	r2, r0
  403f48:	460b      	mov	r3, r1
  403f4a:	4650      	mov	r0, sl
  403f4c:	4659      	mov	r1, fp
  403f4e:	3501      	adds	r5, #1
  403f50:	f002 fef8 	bl	406d44 <__aeabi_dcmpgt>
  403f54:	2800      	cmp	r0, #0
  403f56:	d154      	bne.n	404002 <_dtoa_r+0x93a>
  403f58:	4632      	mov	r2, r6
  403f5a:	463b      	mov	r3, r7
  403f5c:	2000      	movs	r0, #0
  403f5e:	4976      	ldr	r1, [pc, #472]	; (404138 <_dtoa_r+0xa70>)
  403f60:	f002 faac 	bl	4064bc <__aeabi_dsub>
  403f64:	4602      	mov	r2, r0
  403f66:	460b      	mov	r3, r1
  403f68:	4650      	mov	r0, sl
  403f6a:	4659      	mov	r1, fp
  403f6c:	f002 feea 	bl	406d44 <__aeabi_dcmpgt>
  403f70:	2800      	cmp	r0, #0
  403f72:	f040 8270 	bne.w	404456 <_dtoa_r+0xd8e>
  403f76:	9a12      	ldr	r2, [sp, #72]	; 0x48
  403f78:	2a01      	cmp	r2, #1
  403f7a:	f000 8111 	beq.w	4041a0 <_dtoa_r+0xad8>
  403f7e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403f80:	9a04      	ldr	r2, [sp, #16]
  403f82:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  403f86:	4413      	add	r3, r2
  403f88:	4699      	mov	r9, r3
  403f8a:	e00d      	b.n	403fa8 <_dtoa_r+0x8e0>
  403f8c:	2000      	movs	r0, #0
  403f8e:	496a      	ldr	r1, [pc, #424]	; (404138 <_dtoa_r+0xa70>)
  403f90:	f002 fa94 	bl	4064bc <__aeabi_dsub>
  403f94:	4652      	mov	r2, sl
  403f96:	465b      	mov	r3, fp
  403f98:	f002 feb6 	bl	406d08 <__aeabi_dcmplt>
  403f9c:	2800      	cmp	r0, #0
  403f9e:	f040 8258 	bne.w	404452 <_dtoa_r+0xd8a>
  403fa2:	454d      	cmp	r5, r9
  403fa4:	f000 80fa 	beq.w	40419c <_dtoa_r+0xad4>
  403fa8:	4650      	mov	r0, sl
  403faa:	4659      	mov	r1, fp
  403fac:	2200      	movs	r2, #0
  403fae:	4b65      	ldr	r3, [pc, #404]	; (404144 <_dtoa_r+0xa7c>)
  403fb0:	f002 fc38 	bl	406824 <__aeabi_dmul>
  403fb4:	2200      	movs	r2, #0
  403fb6:	4b63      	ldr	r3, [pc, #396]	; (404144 <_dtoa_r+0xa7c>)
  403fb8:	4682      	mov	sl, r0
  403fba:	468b      	mov	fp, r1
  403fbc:	4630      	mov	r0, r6
  403fbe:	4639      	mov	r1, r7
  403fc0:	f002 fc30 	bl	406824 <__aeabi_dmul>
  403fc4:	460f      	mov	r7, r1
  403fc6:	4606      	mov	r6, r0
  403fc8:	f002 fedc 	bl	406d84 <__aeabi_d2iz>
  403fcc:	4680      	mov	r8, r0
  403fce:	f002 fbc3 	bl	406758 <__aeabi_i2d>
  403fd2:	4602      	mov	r2, r0
  403fd4:	460b      	mov	r3, r1
  403fd6:	4630      	mov	r0, r6
  403fd8:	4639      	mov	r1, r7
  403fda:	f002 fa6f 	bl	4064bc <__aeabi_dsub>
  403fde:	f108 0830 	add.w	r8, r8, #48	; 0x30
  403fe2:	fa5f f888 	uxtb.w	r8, r8
  403fe6:	4652      	mov	r2, sl
  403fe8:	465b      	mov	r3, fp
  403fea:	f805 8b01 	strb.w	r8, [r5], #1
  403fee:	4606      	mov	r6, r0
  403ff0:	460f      	mov	r7, r1
  403ff2:	f002 fe89 	bl	406d08 <__aeabi_dcmplt>
  403ff6:	4632      	mov	r2, r6
  403ff8:	463b      	mov	r3, r7
  403ffa:	2800      	cmp	r0, #0
  403ffc:	d0c6      	beq.n	403f8c <_dtoa_r+0x8c4>
  403ffe:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  404002:	9b15      	ldr	r3, [sp, #84]	; 0x54
  404004:	9302      	str	r3, [sp, #8]
  404006:	e523      	b.n	403a50 <_dtoa_r+0x388>
  404008:	2300      	movs	r3, #0
  40400a:	930b      	str	r3, [sp, #44]	; 0x2c
  40400c:	9b25      	ldr	r3, [sp, #148]	; 0x94
  40400e:	2b00      	cmp	r3, #0
  404010:	f340 80dc 	ble.w	4041cc <_dtoa_r+0xb04>
  404014:	461f      	mov	r7, r3
  404016:	461e      	mov	r6, r3
  404018:	930f      	str	r3, [sp, #60]	; 0x3c
  40401a:	930a      	str	r3, [sp, #40]	; 0x28
  40401c:	e6f6      	b.n	403e0c <_dtoa_r+0x744>
  40401e:	2301      	movs	r3, #1
  404020:	930b      	str	r3, [sp, #44]	; 0x2c
  404022:	e7f3      	b.n	40400c <_dtoa_r+0x944>
  404024:	f1ba 0f00 	cmp.w	sl, #0
  404028:	f47f ada8 	bne.w	403b7c <_dtoa_r+0x4b4>
  40402c:	f3cb 0313 	ubfx	r3, fp, #0, #20
  404030:	2b00      	cmp	r3, #0
  404032:	f47f adba 	bne.w	403baa <_dtoa_r+0x4e2>
  404036:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
  40403a:	0d3f      	lsrs	r7, r7, #20
  40403c:	053f      	lsls	r7, r7, #20
  40403e:	2f00      	cmp	r7, #0
  404040:	f000 820d 	beq.w	40445e <_dtoa_r+0xd96>
  404044:	9b08      	ldr	r3, [sp, #32]
  404046:	3301      	adds	r3, #1
  404048:	9308      	str	r3, [sp, #32]
  40404a:	9b06      	ldr	r3, [sp, #24]
  40404c:	3301      	adds	r3, #1
  40404e:	9306      	str	r3, [sp, #24]
  404050:	2301      	movs	r3, #1
  404052:	930c      	str	r3, [sp, #48]	; 0x30
  404054:	e5ab      	b.n	403bae <_dtoa_r+0x4e6>
  404056:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404058:	2b00      	cmp	r3, #0
  40405a:	f73f ac42 	bgt.w	4038e2 <_dtoa_r+0x21a>
  40405e:	f040 8221 	bne.w	4044a4 <_dtoa_r+0xddc>
  404062:	2200      	movs	r2, #0
  404064:	4b38      	ldr	r3, [pc, #224]	; (404148 <_dtoa_r+0xa80>)
  404066:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  40406a:	f002 fbdb 	bl	406824 <__aeabi_dmul>
  40406e:	4652      	mov	r2, sl
  404070:	465b      	mov	r3, fp
  404072:	f002 fe5d 	bl	406d30 <__aeabi_dcmpge>
  404076:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
  40407a:	4646      	mov	r6, r8
  40407c:	2800      	cmp	r0, #0
  40407e:	d041      	beq.n	404104 <_dtoa_r+0xa3c>
  404080:	9b25      	ldr	r3, [sp, #148]	; 0x94
  404082:	9d04      	ldr	r5, [sp, #16]
  404084:	43db      	mvns	r3, r3
  404086:	9302      	str	r3, [sp, #8]
  404088:	4641      	mov	r1, r8
  40408a:	4620      	mov	r0, r4
  40408c:	f001 fb48 	bl	405720 <_Bfree>
  404090:	2e00      	cmp	r6, #0
  404092:	f43f acdd 	beq.w	403a50 <_dtoa_r+0x388>
  404096:	e6a7      	b.n	403de8 <_dtoa_r+0x720>
  404098:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  40409a:	4649      	mov	r1, r9
  40409c:	4620      	mov	r0, r4
  40409e:	f001 fc75 	bl	40598c <__pow5mult>
  4040a2:	4681      	mov	r9, r0
  4040a4:	e558      	b.n	403b58 <_dtoa_r+0x490>
  4040a6:	9a14      	ldr	r2, [sp, #80]	; 0x50
  4040a8:	2a00      	cmp	r2, #0
  4040aa:	f000 8187 	beq.w	4043bc <_dtoa_r+0xcf4>
  4040ae:	f203 4333 	addw	r3, r3, #1075	; 0x433
  4040b2:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  4040b4:	9d08      	ldr	r5, [sp, #32]
  4040b6:	e4f2      	b.n	403a9e <_dtoa_r+0x3d6>
  4040b8:	f1ba 0f00 	cmp.w	sl, #0
  4040bc:	f47f ad75 	bne.w	403baa <_dtoa_r+0x4e2>
  4040c0:	e7b4      	b.n	40402c <_dtoa_r+0x964>
  4040c2:	f001 fb37 	bl	405734 <__multadd>
  4040c6:	4647      	mov	r7, r8
  4040c8:	4606      	mov	r6, r0
  4040ca:	4683      	mov	fp, r0
  4040cc:	e5be      	b.n	403c4c <_dtoa_r+0x584>
  4040ce:	4601      	mov	r1, r0
  4040d0:	4620      	mov	r0, r4
  4040d2:	9306      	str	r3, [sp, #24]
  4040d4:	f001 fb24 	bl	405720 <_Bfree>
  4040d8:	2201      	movs	r2, #1
  4040da:	9b06      	ldr	r3, [sp, #24]
  4040dc:	e5e0      	b.n	403ca0 <_dtoa_r+0x5d8>
  4040de:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4040e0:	2b02      	cmp	r3, #2
  4040e2:	f77f ad96 	ble.w	403c12 <_dtoa_r+0x54a>
  4040e6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4040e8:	2b00      	cmp	r3, #0
  4040ea:	d1c9      	bne.n	404080 <_dtoa_r+0x9b8>
  4040ec:	4641      	mov	r1, r8
  4040ee:	2205      	movs	r2, #5
  4040f0:	4620      	mov	r0, r4
  4040f2:	f001 fb1f 	bl	405734 <__multadd>
  4040f6:	4601      	mov	r1, r0
  4040f8:	4680      	mov	r8, r0
  4040fa:	4648      	mov	r0, r9
  4040fc:	f001 fce8 	bl	405ad0 <__mcmp>
  404100:	2800      	cmp	r0, #0
  404102:	ddbd      	ble.n	404080 <_dtoa_r+0x9b8>
  404104:	9a02      	ldr	r2, [sp, #8]
  404106:	9904      	ldr	r1, [sp, #16]
  404108:	2331      	movs	r3, #49	; 0x31
  40410a:	3201      	adds	r2, #1
  40410c:	9202      	str	r2, [sp, #8]
  40410e:	700b      	strb	r3, [r1, #0]
  404110:	1c4d      	adds	r5, r1, #1
  404112:	e7b9      	b.n	404088 <_dtoa_r+0x9c0>
  404114:	9a02      	ldr	r2, [sp, #8]
  404116:	3201      	adds	r2, #1
  404118:	9202      	str	r2, [sp, #8]
  40411a:	9a04      	ldr	r2, [sp, #16]
  40411c:	2331      	movs	r3, #49	; 0x31
  40411e:	7013      	strb	r3, [r2, #0]
  404120:	e652      	b.n	403dc8 <_dtoa_r+0x700>
  404122:	2301      	movs	r3, #1
  404124:	930b      	str	r3, [sp, #44]	; 0x2c
  404126:	e666      	b.n	403df6 <_dtoa_r+0x72e>
  404128:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  40412c:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  40412e:	e48f      	b.n	403a50 <_dtoa_r+0x388>
  404130:	00407968 	.word	0x00407968
  404134:	00407940 	.word	0x00407940
  404138:	3ff00000 	.word	0x3ff00000
  40413c:	401c0000 	.word	0x401c0000
  404140:	3fe00000 	.word	0x3fe00000
  404144:	40240000 	.word	0x40240000
  404148:	40140000 	.word	0x40140000
  40414c:	4650      	mov	r0, sl
  40414e:	f002 fb03 	bl	406758 <__aeabi_i2d>
  404152:	463a      	mov	r2, r7
  404154:	4643      	mov	r3, r8
  404156:	f002 fb65 	bl	406824 <__aeabi_dmul>
  40415a:	2200      	movs	r2, #0
  40415c:	4bc1      	ldr	r3, [pc, #772]	; (404464 <_dtoa_r+0xd9c>)
  40415e:	f002 f9af 	bl	4064c0 <__adddf3>
  404162:	4605      	mov	r5, r0
  404164:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  404168:	4641      	mov	r1, r8
  40416a:	2200      	movs	r2, #0
  40416c:	4bbe      	ldr	r3, [pc, #760]	; (404468 <_dtoa_r+0xda0>)
  40416e:	4638      	mov	r0, r7
  404170:	f002 f9a4 	bl	4064bc <__aeabi_dsub>
  404174:	462a      	mov	r2, r5
  404176:	4633      	mov	r3, r6
  404178:	4682      	mov	sl, r0
  40417a:	468b      	mov	fp, r1
  40417c:	f002 fde2 	bl	406d44 <__aeabi_dcmpgt>
  404180:	4680      	mov	r8, r0
  404182:	2800      	cmp	r0, #0
  404184:	f040 8110 	bne.w	4043a8 <_dtoa_r+0xce0>
  404188:	462a      	mov	r2, r5
  40418a:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
  40418e:	4650      	mov	r0, sl
  404190:	4659      	mov	r1, fp
  404192:	f002 fdb9 	bl	406d08 <__aeabi_dcmplt>
  404196:	b118      	cbz	r0, 4041a0 <_dtoa_r+0xad8>
  404198:	4646      	mov	r6, r8
  40419a:	e771      	b.n	404080 <_dtoa_r+0x9b8>
  40419c:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  4041a0:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	; 0x40
  4041a4:	f7ff bb8a 	b.w	4038bc <_dtoa_r+0x1f4>
  4041a8:	9804      	ldr	r0, [sp, #16]
  4041aa:	f7ff babb 	b.w	403724 <_dtoa_r+0x5c>
  4041ae:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4041b0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  4041b2:	970c      	str	r7, [sp, #48]	; 0x30
  4041b4:	1afb      	subs	r3, r7, r3
  4041b6:	441a      	add	r2, r3
  4041b8:	920d      	str	r2, [sp, #52]	; 0x34
  4041ba:	2700      	movs	r7, #0
  4041bc:	e469      	b.n	403a92 <_dtoa_r+0x3ca>
  4041be:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
  4041c2:	f04f 0a02 	mov.w	sl, #2
  4041c6:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
  4041ca:	e657      	b.n	403e7c <_dtoa_r+0x7b4>
  4041cc:	2100      	movs	r1, #0
  4041ce:	2301      	movs	r3, #1
  4041d0:	6461      	str	r1, [r4, #68]	; 0x44
  4041d2:	4620      	mov	r0, r4
  4041d4:	9325      	str	r3, [sp, #148]	; 0x94
  4041d6:	f001 fa7d 	bl	4056d4 <_Balloc>
  4041da:	9b25      	ldr	r3, [sp, #148]	; 0x94
  4041dc:	9004      	str	r0, [sp, #16]
  4041de:	6420      	str	r0, [r4, #64]	; 0x40
  4041e0:	930a      	str	r3, [sp, #40]	; 0x28
  4041e2:	930f      	str	r3, [sp, #60]	; 0x3c
  4041e4:	e629      	b.n	403e3a <_dtoa_r+0x772>
  4041e6:	2a00      	cmp	r2, #0
  4041e8:	46d0      	mov	r8, sl
  4041ea:	f8cd b018 	str.w	fp, [sp, #24]
  4041ee:	469a      	mov	sl, r3
  4041f0:	dd11      	ble.n	404216 <_dtoa_r+0xb4e>
  4041f2:	4649      	mov	r1, r9
  4041f4:	2201      	movs	r2, #1
  4041f6:	4620      	mov	r0, r4
  4041f8:	f001 fc18 	bl	405a2c <__lshift>
  4041fc:	4641      	mov	r1, r8
  4041fe:	4681      	mov	r9, r0
  404200:	f001 fc66 	bl	405ad0 <__mcmp>
  404204:	2800      	cmp	r0, #0
  404206:	f340 8146 	ble.w	404496 <_dtoa_r+0xdce>
  40420a:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  40420e:	f000 8106 	beq.w	40441e <_dtoa_r+0xd56>
  404212:	f105 0a31 	add.w	sl, r5, #49	; 0x31
  404216:	46b3      	mov	fp, r6
  404218:	f887 a000 	strb.w	sl, [r7]
  40421c:	1c7d      	adds	r5, r7, #1
  40421e:	9e06      	ldr	r6, [sp, #24]
  404220:	e5d2      	b.n	403dc8 <_dtoa_r+0x700>
  404222:	d104      	bne.n	40422e <_dtoa_r+0xb66>
  404224:	f01a 0f01 	tst.w	sl, #1
  404228:	d001      	beq.n	40422e <_dtoa_r+0xb66>
  40422a:	e5bd      	b.n	403da8 <_dtoa_r+0x6e0>
  40422c:	4615      	mov	r5, r2
  40422e:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  404232:	2b30      	cmp	r3, #48	; 0x30
  404234:	f105 32ff 	add.w	r2, r5, #4294967295
  404238:	d0f8      	beq.n	40422c <_dtoa_r+0xb64>
  40423a:	e5c5      	b.n	403dc8 <_dtoa_r+0x700>
  40423c:	9904      	ldr	r1, [sp, #16]
  40423e:	2230      	movs	r2, #48	; 0x30
  404240:	700a      	strb	r2, [r1, #0]
  404242:	9a02      	ldr	r2, [sp, #8]
  404244:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  404248:	3201      	adds	r2, #1
  40424a:	9202      	str	r2, [sp, #8]
  40424c:	f7ff bbfc 	b.w	403a48 <_dtoa_r+0x380>
  404250:	f000 80bb 	beq.w	4043ca <_dtoa_r+0xd02>
  404254:	9b02      	ldr	r3, [sp, #8]
  404256:	425d      	negs	r5, r3
  404258:	4b84      	ldr	r3, [pc, #528]	; (40446c <_dtoa_r+0xda4>)
  40425a:	f005 020f 	and.w	r2, r5, #15
  40425e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  404262:	e9d3 2300 	ldrd	r2, r3, [r3]
  404266:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  40426a:	f002 fadb 	bl	406824 <__aeabi_dmul>
  40426e:	112d      	asrs	r5, r5, #4
  404270:	4607      	mov	r7, r0
  404272:	4688      	mov	r8, r1
  404274:	f000 812c 	beq.w	4044d0 <_dtoa_r+0xe08>
  404278:	4e7d      	ldr	r6, [pc, #500]	; (404470 <_dtoa_r+0xda8>)
  40427a:	f04f 0a02 	mov.w	sl, #2
  40427e:	07eb      	lsls	r3, r5, #31
  404280:	d509      	bpl.n	404296 <_dtoa_r+0xbce>
  404282:	4638      	mov	r0, r7
  404284:	4641      	mov	r1, r8
  404286:	e9d6 2300 	ldrd	r2, r3, [r6]
  40428a:	f002 facb 	bl	406824 <__aeabi_dmul>
  40428e:	f10a 0a01 	add.w	sl, sl, #1
  404292:	4607      	mov	r7, r0
  404294:	4688      	mov	r8, r1
  404296:	106d      	asrs	r5, r5, #1
  404298:	f106 0608 	add.w	r6, r6, #8
  40429c:	d1ef      	bne.n	40427e <_dtoa_r+0xbb6>
  40429e:	e608      	b.n	403eb2 <_dtoa_r+0x7ea>
  4042a0:	6871      	ldr	r1, [r6, #4]
  4042a2:	4620      	mov	r0, r4
  4042a4:	f001 fa16 	bl	4056d4 <_Balloc>
  4042a8:	6933      	ldr	r3, [r6, #16]
  4042aa:	3302      	adds	r3, #2
  4042ac:	009a      	lsls	r2, r3, #2
  4042ae:	4605      	mov	r5, r0
  4042b0:	f106 010c 	add.w	r1, r6, #12
  4042b4:	300c      	adds	r0, #12
  4042b6:	f001 f903 	bl	4054c0 <memcpy>
  4042ba:	4629      	mov	r1, r5
  4042bc:	2201      	movs	r2, #1
  4042be:	4620      	mov	r0, r4
  4042c0:	f001 fbb4 	bl	405a2c <__lshift>
  4042c4:	9006      	str	r0, [sp, #24]
  4042c6:	e4b5      	b.n	403c34 <_dtoa_r+0x56c>
  4042c8:	2b39      	cmp	r3, #57	; 0x39
  4042ca:	f8cd b018 	str.w	fp, [sp, #24]
  4042ce:	46d0      	mov	r8, sl
  4042d0:	f000 80a5 	beq.w	40441e <_dtoa_r+0xd56>
  4042d4:	f103 0a01 	add.w	sl, r3, #1
  4042d8:	46b3      	mov	fp, r6
  4042da:	f887 a000 	strb.w	sl, [r7]
  4042de:	1c7d      	adds	r5, r7, #1
  4042e0:	9e06      	ldr	r6, [sp, #24]
  4042e2:	e571      	b.n	403dc8 <_dtoa_r+0x700>
  4042e4:	465a      	mov	r2, fp
  4042e6:	46d0      	mov	r8, sl
  4042e8:	46b3      	mov	fp, r6
  4042ea:	469a      	mov	sl, r3
  4042ec:	4616      	mov	r6, r2
  4042ee:	e54f      	b.n	403d90 <_dtoa_r+0x6c8>
  4042f0:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4042f2:	495e      	ldr	r1, [pc, #376]	; (40446c <_dtoa_r+0xda4>)
  4042f4:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
  4042f8:	462a      	mov	r2, r5
  4042fa:	4633      	mov	r3, r6
  4042fc:	e951 0102 	ldrd	r0, r1, [r1, #-8]
  404300:	f002 fa90 	bl	406824 <__aeabi_dmul>
  404304:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
  404308:	4638      	mov	r0, r7
  40430a:	4641      	mov	r1, r8
  40430c:	f002 fd3a 	bl	406d84 <__aeabi_d2iz>
  404310:	4605      	mov	r5, r0
  404312:	f002 fa21 	bl	406758 <__aeabi_i2d>
  404316:	460b      	mov	r3, r1
  404318:	4602      	mov	r2, r0
  40431a:	4641      	mov	r1, r8
  40431c:	4638      	mov	r0, r7
  40431e:	f002 f8cd 	bl	4064bc <__aeabi_dsub>
  404322:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404324:	460f      	mov	r7, r1
  404326:	9904      	ldr	r1, [sp, #16]
  404328:	3530      	adds	r5, #48	; 0x30
  40432a:	2b01      	cmp	r3, #1
  40432c:	700d      	strb	r5, [r1, #0]
  40432e:	4606      	mov	r6, r0
  404330:	f101 0501 	add.w	r5, r1, #1
  404334:	d026      	beq.n	404384 <_dtoa_r+0xcbc>
  404336:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404338:	9a04      	ldr	r2, [sp, #16]
  40433a:	f8df b13c 	ldr.w	fp, [pc, #316]	; 404478 <_dtoa_r+0xdb0>
  40433e:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  404342:	4413      	add	r3, r2
  404344:	f04f 0a00 	mov.w	sl, #0
  404348:	4699      	mov	r9, r3
  40434a:	4652      	mov	r2, sl
  40434c:	465b      	mov	r3, fp
  40434e:	4630      	mov	r0, r6
  404350:	4639      	mov	r1, r7
  404352:	f002 fa67 	bl	406824 <__aeabi_dmul>
  404356:	460f      	mov	r7, r1
  404358:	4606      	mov	r6, r0
  40435a:	f002 fd13 	bl	406d84 <__aeabi_d2iz>
  40435e:	4680      	mov	r8, r0
  404360:	f002 f9fa 	bl	406758 <__aeabi_i2d>
  404364:	f108 0830 	add.w	r8, r8, #48	; 0x30
  404368:	4602      	mov	r2, r0
  40436a:	460b      	mov	r3, r1
  40436c:	4630      	mov	r0, r6
  40436e:	4639      	mov	r1, r7
  404370:	f002 f8a4 	bl	4064bc <__aeabi_dsub>
  404374:	f805 8b01 	strb.w	r8, [r5], #1
  404378:	454d      	cmp	r5, r9
  40437a:	4606      	mov	r6, r0
  40437c:	460f      	mov	r7, r1
  40437e:	d1e4      	bne.n	40434a <_dtoa_r+0xc82>
  404380:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  404384:	4b3b      	ldr	r3, [pc, #236]	; (404474 <_dtoa_r+0xdac>)
  404386:	2200      	movs	r2, #0
  404388:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  40438c:	f002 f898 	bl	4064c0 <__adddf3>
  404390:	4632      	mov	r2, r6
  404392:	463b      	mov	r3, r7
  404394:	f002 fcb8 	bl	406d08 <__aeabi_dcmplt>
  404398:	2800      	cmp	r0, #0
  40439a:	d046      	beq.n	40442a <_dtoa_r+0xd62>
  40439c:	9b15      	ldr	r3, [sp, #84]	; 0x54
  40439e:	9302      	str	r3, [sp, #8]
  4043a0:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  4043a4:	f7ff bb43 	b.w	403a2e <_dtoa_r+0x366>
  4043a8:	f04f 0800 	mov.w	r8, #0
  4043ac:	4646      	mov	r6, r8
  4043ae:	e6a9      	b.n	404104 <_dtoa_r+0xa3c>
  4043b0:	9b08      	ldr	r3, [sp, #32]
  4043b2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4043b4:	1a9d      	subs	r5, r3, r2
  4043b6:	2300      	movs	r3, #0
  4043b8:	f7ff bb71 	b.w	403a9e <_dtoa_r+0x3d6>
  4043bc:	9b18      	ldr	r3, [sp, #96]	; 0x60
  4043be:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  4043c0:	9d08      	ldr	r5, [sp, #32]
  4043c2:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  4043c6:	f7ff bb6a 	b.w	403a9e <_dtoa_r+0x3d6>
  4043ca:	e9dd 7810 	ldrd	r7, r8, [sp, #64]	; 0x40
  4043ce:	f04f 0a02 	mov.w	sl, #2
  4043d2:	e56e      	b.n	403eb2 <_dtoa_r+0x7ea>
  4043d4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4043d6:	2b00      	cmp	r3, #0
  4043d8:	f43f aeb8 	beq.w	40414c <_dtoa_r+0xa84>
  4043dc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4043de:	2b00      	cmp	r3, #0
  4043e0:	f77f aede 	ble.w	4041a0 <_dtoa_r+0xad8>
  4043e4:	2200      	movs	r2, #0
  4043e6:	4b24      	ldr	r3, [pc, #144]	; (404478 <_dtoa_r+0xdb0>)
  4043e8:	4638      	mov	r0, r7
  4043ea:	4641      	mov	r1, r8
  4043ec:	f002 fa1a 	bl	406824 <__aeabi_dmul>
  4043f0:	4607      	mov	r7, r0
  4043f2:	4688      	mov	r8, r1
  4043f4:	f10a 0001 	add.w	r0, sl, #1
  4043f8:	f002 f9ae 	bl	406758 <__aeabi_i2d>
  4043fc:	463a      	mov	r2, r7
  4043fe:	4643      	mov	r3, r8
  404400:	f002 fa10 	bl	406824 <__aeabi_dmul>
  404404:	2200      	movs	r2, #0
  404406:	4b17      	ldr	r3, [pc, #92]	; (404464 <_dtoa_r+0xd9c>)
  404408:	f002 f85a 	bl	4064c0 <__adddf3>
  40440c:	9a02      	ldr	r2, [sp, #8]
  40440e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  404410:	9312      	str	r3, [sp, #72]	; 0x48
  404412:	3a01      	subs	r2, #1
  404414:	4605      	mov	r5, r0
  404416:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  40441a:	9215      	str	r2, [sp, #84]	; 0x54
  40441c:	e56a      	b.n	403ef4 <_dtoa_r+0x82c>
  40441e:	2239      	movs	r2, #57	; 0x39
  404420:	46b3      	mov	fp, r6
  404422:	703a      	strb	r2, [r7, #0]
  404424:	9e06      	ldr	r6, [sp, #24]
  404426:	1c7d      	adds	r5, r7, #1
  404428:	e4c0      	b.n	403dac <_dtoa_r+0x6e4>
  40442a:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
  40442e:	2000      	movs	r0, #0
  404430:	4910      	ldr	r1, [pc, #64]	; (404474 <_dtoa_r+0xdac>)
  404432:	f002 f843 	bl	4064bc <__aeabi_dsub>
  404436:	4632      	mov	r2, r6
  404438:	463b      	mov	r3, r7
  40443a:	f002 fc83 	bl	406d44 <__aeabi_dcmpgt>
  40443e:	b908      	cbnz	r0, 404444 <_dtoa_r+0xd7c>
  404440:	e6ae      	b.n	4041a0 <_dtoa_r+0xad8>
  404442:	4615      	mov	r5, r2
  404444:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  404448:	2b30      	cmp	r3, #48	; 0x30
  40444a:	f105 32ff 	add.w	r2, r5, #4294967295
  40444e:	d0f8      	beq.n	404442 <_dtoa_r+0xd7a>
  404450:	e5d7      	b.n	404002 <_dtoa_r+0x93a>
  404452:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  404456:	9b15      	ldr	r3, [sp, #84]	; 0x54
  404458:	9302      	str	r3, [sp, #8]
  40445a:	f7ff bae8 	b.w	403a2e <_dtoa_r+0x366>
  40445e:	970c      	str	r7, [sp, #48]	; 0x30
  404460:	f7ff bba5 	b.w	403bae <_dtoa_r+0x4e6>
  404464:	401c0000 	.word	0x401c0000
  404468:	40140000 	.word	0x40140000
  40446c:	00407968 	.word	0x00407968
  404470:	00407940 	.word	0x00407940
  404474:	3fe00000 	.word	0x3fe00000
  404478:	40240000 	.word	0x40240000
  40447c:	2b39      	cmp	r3, #57	; 0x39
  40447e:	f8cd b018 	str.w	fp, [sp, #24]
  404482:	46d0      	mov	r8, sl
  404484:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  404488:	469a      	mov	sl, r3
  40448a:	d0c8      	beq.n	40441e <_dtoa_r+0xd56>
  40448c:	f1bb 0f00 	cmp.w	fp, #0
  404490:	f73f aebf 	bgt.w	404212 <_dtoa_r+0xb4a>
  404494:	e6bf      	b.n	404216 <_dtoa_r+0xb4e>
  404496:	f47f aebe 	bne.w	404216 <_dtoa_r+0xb4e>
  40449a:	f01a 0f01 	tst.w	sl, #1
  40449e:	f43f aeba 	beq.w	404216 <_dtoa_r+0xb4e>
  4044a2:	e6b2      	b.n	40420a <_dtoa_r+0xb42>
  4044a4:	f04f 0800 	mov.w	r8, #0
  4044a8:	4646      	mov	r6, r8
  4044aa:	e5e9      	b.n	404080 <_dtoa_r+0x9b8>
  4044ac:	4631      	mov	r1, r6
  4044ae:	2300      	movs	r3, #0
  4044b0:	220a      	movs	r2, #10
  4044b2:	4620      	mov	r0, r4
  4044b4:	f001 f93e 	bl	405734 <__multadd>
  4044b8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4044ba:	2b00      	cmp	r3, #0
  4044bc:	4606      	mov	r6, r0
  4044be:	dd0a      	ble.n	4044d6 <_dtoa_r+0xe0e>
  4044c0:	930a      	str	r3, [sp, #40]	; 0x28
  4044c2:	f7ff bbaa 	b.w	403c1a <_dtoa_r+0x552>
  4044c6:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4044c8:	2b02      	cmp	r3, #2
  4044ca:	dc23      	bgt.n	404514 <_dtoa_r+0xe4c>
  4044cc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4044ce:	e43b      	b.n	403d48 <_dtoa_r+0x680>
  4044d0:	f04f 0a02 	mov.w	sl, #2
  4044d4:	e4ed      	b.n	403eb2 <_dtoa_r+0x7ea>
  4044d6:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4044d8:	2b02      	cmp	r3, #2
  4044da:	dc1b      	bgt.n	404514 <_dtoa_r+0xe4c>
  4044dc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4044de:	e7ef      	b.n	4044c0 <_dtoa_r+0xdf8>
  4044e0:	2500      	movs	r5, #0
  4044e2:	6465      	str	r5, [r4, #68]	; 0x44
  4044e4:	4629      	mov	r1, r5
  4044e6:	4620      	mov	r0, r4
  4044e8:	f001 f8f4 	bl	4056d4 <_Balloc>
  4044ec:	f04f 33ff 	mov.w	r3, #4294967295
  4044f0:	930a      	str	r3, [sp, #40]	; 0x28
  4044f2:	930f      	str	r3, [sp, #60]	; 0x3c
  4044f4:	2301      	movs	r3, #1
  4044f6:	9004      	str	r0, [sp, #16]
  4044f8:	9525      	str	r5, [sp, #148]	; 0x94
  4044fa:	6420      	str	r0, [r4, #64]	; 0x40
  4044fc:	930b      	str	r3, [sp, #44]	; 0x2c
  4044fe:	f7ff b9dd 	b.w	4038bc <_dtoa_r+0x1f4>
  404502:	2501      	movs	r5, #1
  404504:	f7ff b9a5 	b.w	403852 <_dtoa_r+0x18a>
  404508:	f43f ab69 	beq.w	403bde <_dtoa_r+0x516>
  40450c:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
  404510:	f7ff bbf9 	b.w	403d06 <_dtoa_r+0x63e>
  404514:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  404516:	930a      	str	r3, [sp, #40]	; 0x28
  404518:	e5e5      	b.n	4040e6 <_dtoa_r+0xa1e>
  40451a:	bf00      	nop

0040451c <__sflush_r>:
  40451c:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
  404520:	b29a      	uxth	r2, r3
  404522:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  404526:	460d      	mov	r5, r1
  404528:	0711      	lsls	r1, r2, #28
  40452a:	4680      	mov	r8, r0
  40452c:	d43a      	bmi.n	4045a4 <__sflush_r+0x88>
  40452e:	686a      	ldr	r2, [r5, #4]
  404530:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  404534:	2a00      	cmp	r2, #0
  404536:	81ab      	strh	r3, [r5, #12]
  404538:	dd6f      	ble.n	40461a <__sflush_r+0xfe>
  40453a:	6aac      	ldr	r4, [r5, #40]	; 0x28
  40453c:	2c00      	cmp	r4, #0
  40453e:	d049      	beq.n	4045d4 <__sflush_r+0xb8>
  404540:	2200      	movs	r2, #0
  404542:	b29b      	uxth	r3, r3
  404544:	f8d8 6000 	ldr.w	r6, [r8]
  404548:	f8c8 2000 	str.w	r2, [r8]
  40454c:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
  404550:	d067      	beq.n	404622 <__sflush_r+0x106>
  404552:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  404554:	075f      	lsls	r7, r3, #29
  404556:	d505      	bpl.n	404564 <__sflush_r+0x48>
  404558:	6869      	ldr	r1, [r5, #4]
  40455a:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  40455c:	1a52      	subs	r2, r2, r1
  40455e:	b10b      	cbz	r3, 404564 <__sflush_r+0x48>
  404560:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  404562:	1ad2      	subs	r2, r2, r3
  404564:	2300      	movs	r3, #0
  404566:	69e9      	ldr	r1, [r5, #28]
  404568:	4640      	mov	r0, r8
  40456a:	47a0      	blx	r4
  40456c:	1c44      	adds	r4, r0, #1
  40456e:	d03c      	beq.n	4045ea <__sflush_r+0xce>
  404570:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  404574:	692a      	ldr	r2, [r5, #16]
  404576:	602a      	str	r2, [r5, #0]
  404578:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  40457c:	2200      	movs	r2, #0
  40457e:	81ab      	strh	r3, [r5, #12]
  404580:	04db      	lsls	r3, r3, #19
  404582:	606a      	str	r2, [r5, #4]
  404584:	d447      	bmi.n	404616 <__sflush_r+0xfa>
  404586:	6b29      	ldr	r1, [r5, #48]	; 0x30
  404588:	f8c8 6000 	str.w	r6, [r8]
  40458c:	b311      	cbz	r1, 4045d4 <__sflush_r+0xb8>
  40458e:	f105 0340 	add.w	r3, r5, #64	; 0x40
  404592:	4299      	cmp	r1, r3
  404594:	d002      	beq.n	40459c <__sflush_r+0x80>
  404596:	4640      	mov	r0, r8
  404598:	f000 f95a 	bl	404850 <_free_r>
  40459c:	2000      	movs	r0, #0
  40459e:	6328      	str	r0, [r5, #48]	; 0x30
  4045a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4045a4:	692e      	ldr	r6, [r5, #16]
  4045a6:	b1ae      	cbz	r6, 4045d4 <__sflush_r+0xb8>
  4045a8:	682c      	ldr	r4, [r5, #0]
  4045aa:	602e      	str	r6, [r5, #0]
  4045ac:	0791      	lsls	r1, r2, #30
  4045ae:	bf0c      	ite	eq
  4045b0:	696b      	ldreq	r3, [r5, #20]
  4045b2:	2300      	movne	r3, #0
  4045b4:	1ba4      	subs	r4, r4, r6
  4045b6:	60ab      	str	r3, [r5, #8]
  4045b8:	e00a      	b.n	4045d0 <__sflush_r+0xb4>
  4045ba:	4623      	mov	r3, r4
  4045bc:	4632      	mov	r2, r6
  4045be:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  4045c0:	69e9      	ldr	r1, [r5, #28]
  4045c2:	4640      	mov	r0, r8
  4045c4:	47b8      	blx	r7
  4045c6:	2800      	cmp	r0, #0
  4045c8:	eba4 0400 	sub.w	r4, r4, r0
  4045cc:	4406      	add	r6, r0
  4045ce:	dd04      	ble.n	4045da <__sflush_r+0xbe>
  4045d0:	2c00      	cmp	r4, #0
  4045d2:	dcf2      	bgt.n	4045ba <__sflush_r+0x9e>
  4045d4:	2000      	movs	r0, #0
  4045d6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4045da:	89ab      	ldrh	r3, [r5, #12]
  4045dc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4045e0:	81ab      	strh	r3, [r5, #12]
  4045e2:	f04f 30ff 	mov.w	r0, #4294967295
  4045e6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4045ea:	f8d8 4000 	ldr.w	r4, [r8]
  4045ee:	2c1d      	cmp	r4, #29
  4045f0:	d8f3      	bhi.n	4045da <__sflush_r+0xbe>
  4045f2:	4b19      	ldr	r3, [pc, #100]	; (404658 <__sflush_r+0x13c>)
  4045f4:	40e3      	lsrs	r3, r4
  4045f6:	43db      	mvns	r3, r3
  4045f8:	f013 0301 	ands.w	r3, r3, #1
  4045fc:	d1ed      	bne.n	4045da <__sflush_r+0xbe>
  4045fe:	f9b5 200c 	ldrsh.w	r2, [r5, #12]
  404602:	606b      	str	r3, [r5, #4]
  404604:	f422 6300 	bic.w	r3, r2, #2048	; 0x800
  404608:	6929      	ldr	r1, [r5, #16]
  40460a:	81ab      	strh	r3, [r5, #12]
  40460c:	04da      	lsls	r2, r3, #19
  40460e:	6029      	str	r1, [r5, #0]
  404610:	d5b9      	bpl.n	404586 <__sflush_r+0x6a>
  404612:	2c00      	cmp	r4, #0
  404614:	d1b7      	bne.n	404586 <__sflush_r+0x6a>
  404616:	6528      	str	r0, [r5, #80]	; 0x50
  404618:	e7b5      	b.n	404586 <__sflush_r+0x6a>
  40461a:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  40461c:	2a00      	cmp	r2, #0
  40461e:	dc8c      	bgt.n	40453a <__sflush_r+0x1e>
  404620:	e7d8      	b.n	4045d4 <__sflush_r+0xb8>
  404622:	2301      	movs	r3, #1
  404624:	69e9      	ldr	r1, [r5, #28]
  404626:	4640      	mov	r0, r8
  404628:	47a0      	blx	r4
  40462a:	1c43      	adds	r3, r0, #1
  40462c:	4602      	mov	r2, r0
  40462e:	d002      	beq.n	404636 <__sflush_r+0x11a>
  404630:	89ab      	ldrh	r3, [r5, #12]
  404632:	6aac      	ldr	r4, [r5, #40]	; 0x28
  404634:	e78e      	b.n	404554 <__sflush_r+0x38>
  404636:	f8d8 3000 	ldr.w	r3, [r8]
  40463a:	2b00      	cmp	r3, #0
  40463c:	d0f8      	beq.n	404630 <__sflush_r+0x114>
  40463e:	2b1d      	cmp	r3, #29
  404640:	d001      	beq.n	404646 <__sflush_r+0x12a>
  404642:	2b16      	cmp	r3, #22
  404644:	d102      	bne.n	40464c <__sflush_r+0x130>
  404646:	f8c8 6000 	str.w	r6, [r8]
  40464a:	e7c3      	b.n	4045d4 <__sflush_r+0xb8>
  40464c:	89ab      	ldrh	r3, [r5, #12]
  40464e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  404652:	81ab      	strh	r3, [r5, #12]
  404654:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404658:	20400001 	.word	0x20400001

0040465c <_fflush_r>:
  40465c:	b538      	push	{r3, r4, r5, lr}
  40465e:	460d      	mov	r5, r1
  404660:	4604      	mov	r4, r0
  404662:	b108      	cbz	r0, 404668 <_fflush_r+0xc>
  404664:	6b83      	ldr	r3, [r0, #56]	; 0x38
  404666:	b1bb      	cbz	r3, 404698 <_fflush_r+0x3c>
  404668:	f9b5 000c 	ldrsh.w	r0, [r5, #12]
  40466c:	b188      	cbz	r0, 404692 <_fflush_r+0x36>
  40466e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  404670:	07db      	lsls	r3, r3, #31
  404672:	d401      	bmi.n	404678 <_fflush_r+0x1c>
  404674:	0581      	lsls	r1, r0, #22
  404676:	d517      	bpl.n	4046a8 <_fflush_r+0x4c>
  404678:	4620      	mov	r0, r4
  40467a:	4629      	mov	r1, r5
  40467c:	f7ff ff4e 	bl	40451c <__sflush_r>
  404680:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  404682:	07da      	lsls	r2, r3, #31
  404684:	4604      	mov	r4, r0
  404686:	d402      	bmi.n	40468e <_fflush_r+0x32>
  404688:	89ab      	ldrh	r3, [r5, #12]
  40468a:	059b      	lsls	r3, r3, #22
  40468c:	d507      	bpl.n	40469e <_fflush_r+0x42>
  40468e:	4620      	mov	r0, r4
  404690:	bd38      	pop	{r3, r4, r5, pc}
  404692:	4604      	mov	r4, r0
  404694:	4620      	mov	r0, r4
  404696:	bd38      	pop	{r3, r4, r5, pc}
  404698:	f000 f838 	bl	40470c <__sinit>
  40469c:	e7e4      	b.n	404668 <_fflush_r+0xc>
  40469e:	6da8      	ldr	r0, [r5, #88]	; 0x58
  4046a0:	f000 fb72 	bl	404d88 <__retarget_lock_release_recursive>
  4046a4:	4620      	mov	r0, r4
  4046a6:	bd38      	pop	{r3, r4, r5, pc}
  4046a8:	6da8      	ldr	r0, [r5, #88]	; 0x58
  4046aa:	f000 fb6b 	bl	404d84 <__retarget_lock_acquire_recursive>
  4046ae:	e7e3      	b.n	404678 <_fflush_r+0x1c>

004046b0 <_cleanup_r>:
  4046b0:	4901      	ldr	r1, [pc, #4]	; (4046b8 <_cleanup_r+0x8>)
  4046b2:	f000 bb2b 	b.w	404d0c <_fwalk_reent>
  4046b6:	bf00      	nop
  4046b8:	0040634d 	.word	0x0040634d

004046bc <std.isra.0>:
  4046bc:	b510      	push	{r4, lr}
  4046be:	2300      	movs	r3, #0
  4046c0:	4604      	mov	r4, r0
  4046c2:	8181      	strh	r1, [r0, #12]
  4046c4:	81c2      	strh	r2, [r0, #14]
  4046c6:	6003      	str	r3, [r0, #0]
  4046c8:	6043      	str	r3, [r0, #4]
  4046ca:	6083      	str	r3, [r0, #8]
  4046cc:	6643      	str	r3, [r0, #100]	; 0x64
  4046ce:	6103      	str	r3, [r0, #16]
  4046d0:	6143      	str	r3, [r0, #20]
  4046d2:	6183      	str	r3, [r0, #24]
  4046d4:	4619      	mov	r1, r3
  4046d6:	2208      	movs	r2, #8
  4046d8:	305c      	adds	r0, #92	; 0x5c
  4046da:	f7fd faa1 	bl	401c20 <memset>
  4046de:	4807      	ldr	r0, [pc, #28]	; (4046fc <std.isra.0+0x40>)
  4046e0:	4907      	ldr	r1, [pc, #28]	; (404700 <std.isra.0+0x44>)
  4046e2:	4a08      	ldr	r2, [pc, #32]	; (404704 <std.isra.0+0x48>)
  4046e4:	4b08      	ldr	r3, [pc, #32]	; (404708 <std.isra.0+0x4c>)
  4046e6:	6220      	str	r0, [r4, #32]
  4046e8:	61e4      	str	r4, [r4, #28]
  4046ea:	6261      	str	r1, [r4, #36]	; 0x24
  4046ec:	62a2      	str	r2, [r4, #40]	; 0x28
  4046ee:	62e3      	str	r3, [r4, #44]	; 0x2c
  4046f0:	f104 0058 	add.w	r0, r4, #88	; 0x58
  4046f4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  4046f8:	f000 bb40 	b.w	404d7c <__retarget_lock_init_recursive>
  4046fc:	00406039 	.word	0x00406039
  404700:	0040605d 	.word	0x0040605d
  404704:	00406099 	.word	0x00406099
  404708:	004060b9 	.word	0x004060b9

0040470c <__sinit>:
  40470c:	b510      	push	{r4, lr}
  40470e:	4604      	mov	r4, r0
  404710:	4812      	ldr	r0, [pc, #72]	; (40475c <__sinit+0x50>)
  404712:	f000 fb37 	bl	404d84 <__retarget_lock_acquire_recursive>
  404716:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  404718:	b9d2      	cbnz	r2, 404750 <__sinit+0x44>
  40471a:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
  40471e:	4810      	ldr	r0, [pc, #64]	; (404760 <__sinit+0x54>)
  404720:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
  404724:	2103      	movs	r1, #3
  404726:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
  40472a:	63e0      	str	r0, [r4, #60]	; 0x3c
  40472c:	f8c4 12e4 	str.w	r1, [r4, #740]	; 0x2e4
  404730:	6860      	ldr	r0, [r4, #4]
  404732:	2104      	movs	r1, #4
  404734:	f7ff ffc2 	bl	4046bc <std.isra.0>
  404738:	2201      	movs	r2, #1
  40473a:	2109      	movs	r1, #9
  40473c:	68a0      	ldr	r0, [r4, #8]
  40473e:	f7ff ffbd 	bl	4046bc <std.isra.0>
  404742:	2202      	movs	r2, #2
  404744:	2112      	movs	r1, #18
  404746:	68e0      	ldr	r0, [r4, #12]
  404748:	f7ff ffb8 	bl	4046bc <std.isra.0>
  40474c:	2301      	movs	r3, #1
  40474e:	63a3      	str	r3, [r4, #56]	; 0x38
  404750:	4802      	ldr	r0, [pc, #8]	; (40475c <__sinit+0x50>)
  404752:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  404756:	f000 bb17 	b.w	404d88 <__retarget_lock_release_recursive>
  40475a:	bf00      	nop
  40475c:	20000e98 	.word	0x20000e98
  404760:	004046b1 	.word	0x004046b1

00404764 <__sfp_lock_acquire>:
  404764:	4801      	ldr	r0, [pc, #4]	; (40476c <__sfp_lock_acquire+0x8>)
  404766:	f000 bb0d 	b.w	404d84 <__retarget_lock_acquire_recursive>
  40476a:	bf00      	nop
  40476c:	20000eac 	.word	0x20000eac

00404770 <__sfp_lock_release>:
  404770:	4801      	ldr	r0, [pc, #4]	; (404778 <__sfp_lock_release+0x8>)
  404772:	f000 bb09 	b.w	404d88 <__retarget_lock_release_recursive>
  404776:	bf00      	nop
  404778:	20000eac 	.word	0x20000eac

0040477c <__libc_fini_array>:
  40477c:	b538      	push	{r3, r4, r5, lr}
  40477e:	4c0a      	ldr	r4, [pc, #40]	; (4047a8 <__libc_fini_array+0x2c>)
  404780:	4d0a      	ldr	r5, [pc, #40]	; (4047ac <__libc_fini_array+0x30>)
  404782:	1b64      	subs	r4, r4, r5
  404784:	10a4      	asrs	r4, r4, #2
  404786:	d00a      	beq.n	40479e <__libc_fini_array+0x22>
  404788:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  40478c:	3b01      	subs	r3, #1
  40478e:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  404792:	3c01      	subs	r4, #1
  404794:	f855 3904 	ldr.w	r3, [r5], #-4
  404798:	4798      	blx	r3
  40479a:	2c00      	cmp	r4, #0
  40479c:	d1f9      	bne.n	404792 <__libc_fini_array+0x16>
  40479e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  4047a2:	f003 b9d7 	b.w	407b54 <_fini>
  4047a6:	bf00      	nop
  4047a8:	00407b64 	.word	0x00407b64
  4047ac:	00407b60 	.word	0x00407b60

004047b0 <_malloc_trim_r>:
  4047b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4047b2:	4f24      	ldr	r7, [pc, #144]	; (404844 <_malloc_trim_r+0x94>)
  4047b4:	460c      	mov	r4, r1
  4047b6:	4606      	mov	r6, r0
  4047b8:	f000 ff80 	bl	4056bc <__malloc_lock>
  4047bc:	68bb      	ldr	r3, [r7, #8]
  4047be:	685d      	ldr	r5, [r3, #4]
  4047c0:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  4047c4:	310f      	adds	r1, #15
  4047c6:	f025 0503 	bic.w	r5, r5, #3
  4047ca:	4429      	add	r1, r5
  4047cc:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  4047d0:	f021 010f 	bic.w	r1, r1, #15
  4047d4:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  4047d8:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  4047dc:	db07      	blt.n	4047ee <_malloc_trim_r+0x3e>
  4047de:	2100      	movs	r1, #0
  4047e0:	4630      	mov	r0, r6
  4047e2:	f001 fc17 	bl	406014 <_sbrk_r>
  4047e6:	68bb      	ldr	r3, [r7, #8]
  4047e8:	442b      	add	r3, r5
  4047ea:	4298      	cmp	r0, r3
  4047ec:	d004      	beq.n	4047f8 <_malloc_trim_r+0x48>
  4047ee:	4630      	mov	r0, r6
  4047f0:	f000 ff6a 	bl	4056c8 <__malloc_unlock>
  4047f4:	2000      	movs	r0, #0
  4047f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4047f8:	4261      	negs	r1, r4
  4047fa:	4630      	mov	r0, r6
  4047fc:	f001 fc0a 	bl	406014 <_sbrk_r>
  404800:	3001      	adds	r0, #1
  404802:	d00d      	beq.n	404820 <_malloc_trim_r+0x70>
  404804:	4b10      	ldr	r3, [pc, #64]	; (404848 <_malloc_trim_r+0x98>)
  404806:	68ba      	ldr	r2, [r7, #8]
  404808:	6819      	ldr	r1, [r3, #0]
  40480a:	1b2d      	subs	r5, r5, r4
  40480c:	f045 0501 	orr.w	r5, r5, #1
  404810:	4630      	mov	r0, r6
  404812:	1b09      	subs	r1, r1, r4
  404814:	6055      	str	r5, [r2, #4]
  404816:	6019      	str	r1, [r3, #0]
  404818:	f000 ff56 	bl	4056c8 <__malloc_unlock>
  40481c:	2001      	movs	r0, #1
  40481e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404820:	2100      	movs	r1, #0
  404822:	4630      	mov	r0, r6
  404824:	f001 fbf6 	bl	406014 <_sbrk_r>
  404828:	68ba      	ldr	r2, [r7, #8]
  40482a:	1a83      	subs	r3, r0, r2
  40482c:	2b0f      	cmp	r3, #15
  40482e:	ddde      	ble.n	4047ee <_malloc_trim_r+0x3e>
  404830:	4c06      	ldr	r4, [pc, #24]	; (40484c <_malloc_trim_r+0x9c>)
  404832:	4905      	ldr	r1, [pc, #20]	; (404848 <_malloc_trim_r+0x98>)
  404834:	6824      	ldr	r4, [r4, #0]
  404836:	f043 0301 	orr.w	r3, r3, #1
  40483a:	1b00      	subs	r0, r0, r4
  40483c:	6053      	str	r3, [r2, #4]
  40483e:	6008      	str	r0, [r1, #0]
  404840:	e7d5      	b.n	4047ee <_malloc_trim_r+0x3e>
  404842:	bf00      	nop
  404844:	200005d0 	.word	0x200005d0
  404848:	20000e38 	.word	0x20000e38
  40484c:	200009d8 	.word	0x200009d8

00404850 <_free_r>:
  404850:	2900      	cmp	r1, #0
  404852:	d044      	beq.n	4048de <_free_r+0x8e>
  404854:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  404858:	460d      	mov	r5, r1
  40485a:	4680      	mov	r8, r0
  40485c:	f000 ff2e 	bl	4056bc <__malloc_lock>
  404860:	f855 7c04 	ldr.w	r7, [r5, #-4]
  404864:	4969      	ldr	r1, [pc, #420]	; (404a0c <_free_r+0x1bc>)
  404866:	f027 0301 	bic.w	r3, r7, #1
  40486a:	f1a5 0408 	sub.w	r4, r5, #8
  40486e:	18e2      	adds	r2, r4, r3
  404870:	688e      	ldr	r6, [r1, #8]
  404872:	6850      	ldr	r0, [r2, #4]
  404874:	42b2      	cmp	r2, r6
  404876:	f020 0003 	bic.w	r0, r0, #3
  40487a:	d05e      	beq.n	40493a <_free_r+0xea>
  40487c:	07fe      	lsls	r6, r7, #31
  40487e:	6050      	str	r0, [r2, #4]
  404880:	d40b      	bmi.n	40489a <_free_r+0x4a>
  404882:	f855 7c08 	ldr.w	r7, [r5, #-8]
  404886:	1be4      	subs	r4, r4, r7
  404888:	f101 0e08 	add.w	lr, r1, #8
  40488c:	68a5      	ldr	r5, [r4, #8]
  40488e:	4575      	cmp	r5, lr
  404890:	443b      	add	r3, r7
  404892:	d06d      	beq.n	404970 <_free_r+0x120>
  404894:	68e7      	ldr	r7, [r4, #12]
  404896:	60ef      	str	r7, [r5, #12]
  404898:	60bd      	str	r5, [r7, #8]
  40489a:	1815      	adds	r5, r2, r0
  40489c:	686d      	ldr	r5, [r5, #4]
  40489e:	07ed      	lsls	r5, r5, #31
  4048a0:	d53e      	bpl.n	404920 <_free_r+0xd0>
  4048a2:	f043 0201 	orr.w	r2, r3, #1
  4048a6:	6062      	str	r2, [r4, #4]
  4048a8:	50e3      	str	r3, [r4, r3]
  4048aa:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  4048ae:	d217      	bcs.n	4048e0 <_free_r+0x90>
  4048b0:	08db      	lsrs	r3, r3, #3
  4048b2:	1c58      	adds	r0, r3, #1
  4048b4:	109a      	asrs	r2, r3, #2
  4048b6:	684d      	ldr	r5, [r1, #4]
  4048b8:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  4048bc:	60a7      	str	r7, [r4, #8]
  4048be:	2301      	movs	r3, #1
  4048c0:	4093      	lsls	r3, r2
  4048c2:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  4048c6:	432b      	orrs	r3, r5
  4048c8:	3a08      	subs	r2, #8
  4048ca:	60e2      	str	r2, [r4, #12]
  4048cc:	604b      	str	r3, [r1, #4]
  4048ce:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  4048d2:	60fc      	str	r4, [r7, #12]
  4048d4:	4640      	mov	r0, r8
  4048d6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  4048da:	f000 bef5 	b.w	4056c8 <__malloc_unlock>
  4048de:	4770      	bx	lr
  4048e0:	0a5a      	lsrs	r2, r3, #9
  4048e2:	2a04      	cmp	r2, #4
  4048e4:	d852      	bhi.n	40498c <_free_r+0x13c>
  4048e6:	099a      	lsrs	r2, r3, #6
  4048e8:	f102 0739 	add.w	r7, r2, #57	; 0x39
  4048ec:	00ff      	lsls	r7, r7, #3
  4048ee:	f102 0538 	add.w	r5, r2, #56	; 0x38
  4048f2:	19c8      	adds	r0, r1, r7
  4048f4:	59ca      	ldr	r2, [r1, r7]
  4048f6:	3808      	subs	r0, #8
  4048f8:	4290      	cmp	r0, r2
  4048fa:	d04f      	beq.n	40499c <_free_r+0x14c>
  4048fc:	6851      	ldr	r1, [r2, #4]
  4048fe:	f021 0103 	bic.w	r1, r1, #3
  404902:	428b      	cmp	r3, r1
  404904:	d232      	bcs.n	40496c <_free_r+0x11c>
  404906:	6892      	ldr	r2, [r2, #8]
  404908:	4290      	cmp	r0, r2
  40490a:	d1f7      	bne.n	4048fc <_free_r+0xac>
  40490c:	68c3      	ldr	r3, [r0, #12]
  40490e:	60a0      	str	r0, [r4, #8]
  404910:	60e3      	str	r3, [r4, #12]
  404912:	609c      	str	r4, [r3, #8]
  404914:	60c4      	str	r4, [r0, #12]
  404916:	4640      	mov	r0, r8
  404918:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  40491c:	f000 bed4 	b.w	4056c8 <__malloc_unlock>
  404920:	6895      	ldr	r5, [r2, #8]
  404922:	4f3b      	ldr	r7, [pc, #236]	; (404a10 <_free_r+0x1c0>)
  404924:	42bd      	cmp	r5, r7
  404926:	4403      	add	r3, r0
  404928:	d040      	beq.n	4049ac <_free_r+0x15c>
  40492a:	68d0      	ldr	r0, [r2, #12]
  40492c:	60e8      	str	r0, [r5, #12]
  40492e:	f043 0201 	orr.w	r2, r3, #1
  404932:	6085      	str	r5, [r0, #8]
  404934:	6062      	str	r2, [r4, #4]
  404936:	50e3      	str	r3, [r4, r3]
  404938:	e7b7      	b.n	4048aa <_free_r+0x5a>
  40493a:	07ff      	lsls	r7, r7, #31
  40493c:	4403      	add	r3, r0
  40493e:	d407      	bmi.n	404950 <_free_r+0x100>
  404940:	f855 2c08 	ldr.w	r2, [r5, #-8]
  404944:	1aa4      	subs	r4, r4, r2
  404946:	4413      	add	r3, r2
  404948:	68a0      	ldr	r0, [r4, #8]
  40494a:	68e2      	ldr	r2, [r4, #12]
  40494c:	60c2      	str	r2, [r0, #12]
  40494e:	6090      	str	r0, [r2, #8]
  404950:	4a30      	ldr	r2, [pc, #192]	; (404a14 <_free_r+0x1c4>)
  404952:	6812      	ldr	r2, [r2, #0]
  404954:	f043 0001 	orr.w	r0, r3, #1
  404958:	4293      	cmp	r3, r2
  40495a:	6060      	str	r0, [r4, #4]
  40495c:	608c      	str	r4, [r1, #8]
  40495e:	d3b9      	bcc.n	4048d4 <_free_r+0x84>
  404960:	4b2d      	ldr	r3, [pc, #180]	; (404a18 <_free_r+0x1c8>)
  404962:	4640      	mov	r0, r8
  404964:	6819      	ldr	r1, [r3, #0]
  404966:	f7ff ff23 	bl	4047b0 <_malloc_trim_r>
  40496a:	e7b3      	b.n	4048d4 <_free_r+0x84>
  40496c:	4610      	mov	r0, r2
  40496e:	e7cd      	b.n	40490c <_free_r+0xbc>
  404970:	1811      	adds	r1, r2, r0
  404972:	6849      	ldr	r1, [r1, #4]
  404974:	07c9      	lsls	r1, r1, #31
  404976:	d444      	bmi.n	404a02 <_free_r+0x1b2>
  404978:	6891      	ldr	r1, [r2, #8]
  40497a:	68d2      	ldr	r2, [r2, #12]
  40497c:	60ca      	str	r2, [r1, #12]
  40497e:	4403      	add	r3, r0
  404980:	f043 0001 	orr.w	r0, r3, #1
  404984:	6091      	str	r1, [r2, #8]
  404986:	6060      	str	r0, [r4, #4]
  404988:	50e3      	str	r3, [r4, r3]
  40498a:	e7a3      	b.n	4048d4 <_free_r+0x84>
  40498c:	2a14      	cmp	r2, #20
  40498e:	d816      	bhi.n	4049be <_free_r+0x16e>
  404990:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  404994:	00ff      	lsls	r7, r7, #3
  404996:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  40499a:	e7aa      	b.n	4048f2 <_free_r+0xa2>
  40499c:	10aa      	asrs	r2, r5, #2
  40499e:	2301      	movs	r3, #1
  4049a0:	684d      	ldr	r5, [r1, #4]
  4049a2:	4093      	lsls	r3, r2
  4049a4:	432b      	orrs	r3, r5
  4049a6:	604b      	str	r3, [r1, #4]
  4049a8:	4603      	mov	r3, r0
  4049aa:	e7b0      	b.n	40490e <_free_r+0xbe>
  4049ac:	f043 0201 	orr.w	r2, r3, #1
  4049b0:	614c      	str	r4, [r1, #20]
  4049b2:	610c      	str	r4, [r1, #16]
  4049b4:	60e5      	str	r5, [r4, #12]
  4049b6:	60a5      	str	r5, [r4, #8]
  4049b8:	6062      	str	r2, [r4, #4]
  4049ba:	50e3      	str	r3, [r4, r3]
  4049bc:	e78a      	b.n	4048d4 <_free_r+0x84>
  4049be:	2a54      	cmp	r2, #84	; 0x54
  4049c0:	d806      	bhi.n	4049d0 <_free_r+0x180>
  4049c2:	0b1a      	lsrs	r2, r3, #12
  4049c4:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  4049c8:	00ff      	lsls	r7, r7, #3
  4049ca:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  4049ce:	e790      	b.n	4048f2 <_free_r+0xa2>
  4049d0:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  4049d4:	d806      	bhi.n	4049e4 <_free_r+0x194>
  4049d6:	0bda      	lsrs	r2, r3, #15
  4049d8:	f102 0778 	add.w	r7, r2, #120	; 0x78
  4049dc:	00ff      	lsls	r7, r7, #3
  4049de:	f102 0577 	add.w	r5, r2, #119	; 0x77
  4049e2:	e786      	b.n	4048f2 <_free_r+0xa2>
  4049e4:	f240 5054 	movw	r0, #1364	; 0x554
  4049e8:	4282      	cmp	r2, r0
  4049ea:	d806      	bhi.n	4049fa <_free_r+0x1aa>
  4049ec:	0c9a      	lsrs	r2, r3, #18
  4049ee:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  4049f2:	00ff      	lsls	r7, r7, #3
  4049f4:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  4049f8:	e77b      	b.n	4048f2 <_free_r+0xa2>
  4049fa:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  4049fe:	257e      	movs	r5, #126	; 0x7e
  404a00:	e777      	b.n	4048f2 <_free_r+0xa2>
  404a02:	f043 0101 	orr.w	r1, r3, #1
  404a06:	6061      	str	r1, [r4, #4]
  404a08:	6013      	str	r3, [r2, #0]
  404a0a:	e763      	b.n	4048d4 <_free_r+0x84>
  404a0c:	200005d0 	.word	0x200005d0
  404a10:	200005d8 	.word	0x200005d8
  404a14:	200009dc 	.word	0x200009dc
  404a18:	20000e68 	.word	0x20000e68

00404a1c <__sfvwrite_r>:
  404a1c:	6893      	ldr	r3, [r2, #8]
  404a1e:	2b00      	cmp	r3, #0
  404a20:	d073      	beq.n	404b0a <__sfvwrite_r+0xee>
  404a22:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404a26:	898b      	ldrh	r3, [r1, #12]
  404a28:	b083      	sub	sp, #12
  404a2a:	460c      	mov	r4, r1
  404a2c:	0719      	lsls	r1, r3, #28
  404a2e:	9000      	str	r0, [sp, #0]
  404a30:	4616      	mov	r6, r2
  404a32:	d526      	bpl.n	404a82 <__sfvwrite_r+0x66>
  404a34:	6922      	ldr	r2, [r4, #16]
  404a36:	b322      	cbz	r2, 404a82 <__sfvwrite_r+0x66>
  404a38:	f013 0002 	ands.w	r0, r3, #2
  404a3c:	6835      	ldr	r5, [r6, #0]
  404a3e:	d02c      	beq.n	404a9a <__sfvwrite_r+0x7e>
  404a40:	f04f 0900 	mov.w	r9, #0
  404a44:	4fb0      	ldr	r7, [pc, #704]	; (404d08 <__sfvwrite_r+0x2ec>)
  404a46:	46c8      	mov	r8, r9
  404a48:	46b2      	mov	sl, r6
  404a4a:	45b8      	cmp	r8, r7
  404a4c:	4643      	mov	r3, r8
  404a4e:	464a      	mov	r2, r9
  404a50:	bf28      	it	cs
  404a52:	463b      	movcs	r3, r7
  404a54:	9800      	ldr	r0, [sp, #0]
  404a56:	f1b8 0f00 	cmp.w	r8, #0
  404a5a:	d050      	beq.n	404afe <__sfvwrite_r+0xe2>
  404a5c:	69e1      	ldr	r1, [r4, #28]
  404a5e:	6a66      	ldr	r6, [r4, #36]	; 0x24
  404a60:	47b0      	blx	r6
  404a62:	2800      	cmp	r0, #0
  404a64:	dd58      	ble.n	404b18 <__sfvwrite_r+0xfc>
  404a66:	f8da 3008 	ldr.w	r3, [sl, #8]
  404a6a:	1a1b      	subs	r3, r3, r0
  404a6c:	4481      	add	r9, r0
  404a6e:	eba8 0800 	sub.w	r8, r8, r0
  404a72:	f8ca 3008 	str.w	r3, [sl, #8]
  404a76:	2b00      	cmp	r3, #0
  404a78:	d1e7      	bne.n	404a4a <__sfvwrite_r+0x2e>
  404a7a:	2000      	movs	r0, #0
  404a7c:	b003      	add	sp, #12
  404a7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404a82:	4621      	mov	r1, r4
  404a84:	9800      	ldr	r0, [sp, #0]
  404a86:	f7fe fd17 	bl	4034b8 <__swsetup_r>
  404a8a:	2800      	cmp	r0, #0
  404a8c:	f040 8133 	bne.w	404cf6 <__sfvwrite_r+0x2da>
  404a90:	89a3      	ldrh	r3, [r4, #12]
  404a92:	6835      	ldr	r5, [r6, #0]
  404a94:	f013 0002 	ands.w	r0, r3, #2
  404a98:	d1d2      	bne.n	404a40 <__sfvwrite_r+0x24>
  404a9a:	f013 0901 	ands.w	r9, r3, #1
  404a9e:	d145      	bne.n	404b2c <__sfvwrite_r+0x110>
  404aa0:	464f      	mov	r7, r9
  404aa2:	9601      	str	r6, [sp, #4]
  404aa4:	b337      	cbz	r7, 404af4 <__sfvwrite_r+0xd8>
  404aa6:	059a      	lsls	r2, r3, #22
  404aa8:	f8d4 8008 	ldr.w	r8, [r4, #8]
  404aac:	f140 8083 	bpl.w	404bb6 <__sfvwrite_r+0x19a>
  404ab0:	4547      	cmp	r7, r8
  404ab2:	46c3      	mov	fp, r8
  404ab4:	f0c0 80ab 	bcc.w	404c0e <__sfvwrite_r+0x1f2>
  404ab8:	f413 6f90 	tst.w	r3, #1152	; 0x480
  404abc:	f040 80ac 	bne.w	404c18 <__sfvwrite_r+0x1fc>
  404ac0:	6820      	ldr	r0, [r4, #0]
  404ac2:	46ba      	mov	sl, r7
  404ac4:	465a      	mov	r2, fp
  404ac6:	4649      	mov	r1, r9
  404ac8:	f000 fd94 	bl	4055f4 <memmove>
  404acc:	68a2      	ldr	r2, [r4, #8]
  404ace:	6823      	ldr	r3, [r4, #0]
  404ad0:	eba2 0208 	sub.w	r2, r2, r8
  404ad4:	445b      	add	r3, fp
  404ad6:	60a2      	str	r2, [r4, #8]
  404ad8:	6023      	str	r3, [r4, #0]
  404ada:	9a01      	ldr	r2, [sp, #4]
  404adc:	6893      	ldr	r3, [r2, #8]
  404ade:	eba3 030a 	sub.w	r3, r3, sl
  404ae2:	44d1      	add	r9, sl
  404ae4:	eba7 070a 	sub.w	r7, r7, sl
  404ae8:	6093      	str	r3, [r2, #8]
  404aea:	2b00      	cmp	r3, #0
  404aec:	d0c5      	beq.n	404a7a <__sfvwrite_r+0x5e>
  404aee:	89a3      	ldrh	r3, [r4, #12]
  404af0:	2f00      	cmp	r7, #0
  404af2:	d1d8      	bne.n	404aa6 <__sfvwrite_r+0x8a>
  404af4:	f8d5 9000 	ldr.w	r9, [r5]
  404af8:	686f      	ldr	r7, [r5, #4]
  404afa:	3508      	adds	r5, #8
  404afc:	e7d2      	b.n	404aa4 <__sfvwrite_r+0x88>
  404afe:	f8d5 9000 	ldr.w	r9, [r5]
  404b02:	f8d5 8004 	ldr.w	r8, [r5, #4]
  404b06:	3508      	adds	r5, #8
  404b08:	e79f      	b.n	404a4a <__sfvwrite_r+0x2e>
  404b0a:	2000      	movs	r0, #0
  404b0c:	4770      	bx	lr
  404b0e:	4621      	mov	r1, r4
  404b10:	9800      	ldr	r0, [sp, #0]
  404b12:	f7ff fda3 	bl	40465c <_fflush_r>
  404b16:	b370      	cbz	r0, 404b76 <__sfvwrite_r+0x15a>
  404b18:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  404b1c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  404b20:	f04f 30ff 	mov.w	r0, #4294967295
  404b24:	81a3      	strh	r3, [r4, #12]
  404b26:	b003      	add	sp, #12
  404b28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404b2c:	4681      	mov	r9, r0
  404b2e:	4633      	mov	r3, r6
  404b30:	464e      	mov	r6, r9
  404b32:	46a8      	mov	r8, r5
  404b34:	469a      	mov	sl, r3
  404b36:	464d      	mov	r5, r9
  404b38:	b34e      	cbz	r6, 404b8e <__sfvwrite_r+0x172>
  404b3a:	b380      	cbz	r0, 404b9e <__sfvwrite_r+0x182>
  404b3c:	6820      	ldr	r0, [r4, #0]
  404b3e:	6923      	ldr	r3, [r4, #16]
  404b40:	6962      	ldr	r2, [r4, #20]
  404b42:	45b1      	cmp	r9, r6
  404b44:	46cb      	mov	fp, r9
  404b46:	bf28      	it	cs
  404b48:	46b3      	movcs	fp, r6
  404b4a:	4298      	cmp	r0, r3
  404b4c:	465f      	mov	r7, fp
  404b4e:	d904      	bls.n	404b5a <__sfvwrite_r+0x13e>
  404b50:	68a3      	ldr	r3, [r4, #8]
  404b52:	4413      	add	r3, r2
  404b54:	459b      	cmp	fp, r3
  404b56:	f300 80a6 	bgt.w	404ca6 <__sfvwrite_r+0x28a>
  404b5a:	4593      	cmp	fp, r2
  404b5c:	db4b      	blt.n	404bf6 <__sfvwrite_r+0x1da>
  404b5e:	4613      	mov	r3, r2
  404b60:	6a67      	ldr	r7, [r4, #36]	; 0x24
  404b62:	69e1      	ldr	r1, [r4, #28]
  404b64:	9800      	ldr	r0, [sp, #0]
  404b66:	462a      	mov	r2, r5
  404b68:	47b8      	blx	r7
  404b6a:	1e07      	subs	r7, r0, #0
  404b6c:	ddd4      	ble.n	404b18 <__sfvwrite_r+0xfc>
  404b6e:	ebb9 0907 	subs.w	r9, r9, r7
  404b72:	d0cc      	beq.n	404b0e <__sfvwrite_r+0xf2>
  404b74:	2001      	movs	r0, #1
  404b76:	f8da 3008 	ldr.w	r3, [sl, #8]
  404b7a:	1bdb      	subs	r3, r3, r7
  404b7c:	443d      	add	r5, r7
  404b7e:	1bf6      	subs	r6, r6, r7
  404b80:	f8ca 3008 	str.w	r3, [sl, #8]
  404b84:	2b00      	cmp	r3, #0
  404b86:	f43f af78 	beq.w	404a7a <__sfvwrite_r+0x5e>
  404b8a:	2e00      	cmp	r6, #0
  404b8c:	d1d5      	bne.n	404b3a <__sfvwrite_r+0x11e>
  404b8e:	f108 0308 	add.w	r3, r8, #8
  404b92:	e913 0060 	ldmdb	r3, {r5, r6}
  404b96:	4698      	mov	r8, r3
  404b98:	3308      	adds	r3, #8
  404b9a:	2e00      	cmp	r6, #0
  404b9c:	d0f9      	beq.n	404b92 <__sfvwrite_r+0x176>
  404b9e:	4632      	mov	r2, r6
  404ba0:	210a      	movs	r1, #10
  404ba2:	4628      	mov	r0, r5
  404ba4:	f000 fc3c 	bl	405420 <memchr>
  404ba8:	2800      	cmp	r0, #0
  404baa:	f000 80a1 	beq.w	404cf0 <__sfvwrite_r+0x2d4>
  404bae:	3001      	adds	r0, #1
  404bb0:	eba0 0905 	sub.w	r9, r0, r5
  404bb4:	e7c2      	b.n	404b3c <__sfvwrite_r+0x120>
  404bb6:	6820      	ldr	r0, [r4, #0]
  404bb8:	6923      	ldr	r3, [r4, #16]
  404bba:	4298      	cmp	r0, r3
  404bbc:	d802      	bhi.n	404bc4 <__sfvwrite_r+0x1a8>
  404bbe:	6963      	ldr	r3, [r4, #20]
  404bc0:	429f      	cmp	r7, r3
  404bc2:	d25d      	bcs.n	404c80 <__sfvwrite_r+0x264>
  404bc4:	45b8      	cmp	r8, r7
  404bc6:	bf28      	it	cs
  404bc8:	46b8      	movcs	r8, r7
  404bca:	4642      	mov	r2, r8
  404bcc:	4649      	mov	r1, r9
  404bce:	f000 fd11 	bl	4055f4 <memmove>
  404bd2:	68a3      	ldr	r3, [r4, #8]
  404bd4:	6822      	ldr	r2, [r4, #0]
  404bd6:	eba3 0308 	sub.w	r3, r3, r8
  404bda:	4442      	add	r2, r8
  404bdc:	60a3      	str	r3, [r4, #8]
  404bde:	6022      	str	r2, [r4, #0]
  404be0:	b10b      	cbz	r3, 404be6 <__sfvwrite_r+0x1ca>
  404be2:	46c2      	mov	sl, r8
  404be4:	e779      	b.n	404ada <__sfvwrite_r+0xbe>
  404be6:	4621      	mov	r1, r4
  404be8:	9800      	ldr	r0, [sp, #0]
  404bea:	f7ff fd37 	bl	40465c <_fflush_r>
  404bee:	2800      	cmp	r0, #0
  404bf0:	d192      	bne.n	404b18 <__sfvwrite_r+0xfc>
  404bf2:	46c2      	mov	sl, r8
  404bf4:	e771      	b.n	404ada <__sfvwrite_r+0xbe>
  404bf6:	465a      	mov	r2, fp
  404bf8:	4629      	mov	r1, r5
  404bfa:	f000 fcfb 	bl	4055f4 <memmove>
  404bfe:	68a2      	ldr	r2, [r4, #8]
  404c00:	6823      	ldr	r3, [r4, #0]
  404c02:	eba2 020b 	sub.w	r2, r2, fp
  404c06:	445b      	add	r3, fp
  404c08:	60a2      	str	r2, [r4, #8]
  404c0a:	6023      	str	r3, [r4, #0]
  404c0c:	e7af      	b.n	404b6e <__sfvwrite_r+0x152>
  404c0e:	6820      	ldr	r0, [r4, #0]
  404c10:	46b8      	mov	r8, r7
  404c12:	46ba      	mov	sl, r7
  404c14:	46bb      	mov	fp, r7
  404c16:	e755      	b.n	404ac4 <__sfvwrite_r+0xa8>
  404c18:	6962      	ldr	r2, [r4, #20]
  404c1a:	6820      	ldr	r0, [r4, #0]
  404c1c:	6921      	ldr	r1, [r4, #16]
  404c1e:	eb02 0842 	add.w	r8, r2, r2, lsl #1
  404c22:	eba0 0a01 	sub.w	sl, r0, r1
  404c26:	eb08 78d8 	add.w	r8, r8, r8, lsr #31
  404c2a:	f10a 0001 	add.w	r0, sl, #1
  404c2e:	ea4f 0868 	mov.w	r8, r8, asr #1
  404c32:	4438      	add	r0, r7
  404c34:	4540      	cmp	r0, r8
  404c36:	4642      	mov	r2, r8
  404c38:	bf84      	itt	hi
  404c3a:	4680      	movhi	r8, r0
  404c3c:	4642      	movhi	r2, r8
  404c3e:	055b      	lsls	r3, r3, #21
  404c40:	d544      	bpl.n	404ccc <__sfvwrite_r+0x2b0>
  404c42:	4611      	mov	r1, r2
  404c44:	9800      	ldr	r0, [sp, #0]
  404c46:	f000 f921 	bl	404e8c <_malloc_r>
  404c4a:	4683      	mov	fp, r0
  404c4c:	2800      	cmp	r0, #0
  404c4e:	d055      	beq.n	404cfc <__sfvwrite_r+0x2e0>
  404c50:	4652      	mov	r2, sl
  404c52:	6921      	ldr	r1, [r4, #16]
  404c54:	f000 fc34 	bl	4054c0 <memcpy>
  404c58:	89a3      	ldrh	r3, [r4, #12]
  404c5a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
  404c5e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  404c62:	81a3      	strh	r3, [r4, #12]
  404c64:	eb0b 000a 	add.w	r0, fp, sl
  404c68:	eba8 030a 	sub.w	r3, r8, sl
  404c6c:	f8c4 b010 	str.w	fp, [r4, #16]
  404c70:	f8c4 8014 	str.w	r8, [r4, #20]
  404c74:	6020      	str	r0, [r4, #0]
  404c76:	60a3      	str	r3, [r4, #8]
  404c78:	46b8      	mov	r8, r7
  404c7a:	46ba      	mov	sl, r7
  404c7c:	46bb      	mov	fp, r7
  404c7e:	e721      	b.n	404ac4 <__sfvwrite_r+0xa8>
  404c80:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
  404c84:	42b9      	cmp	r1, r7
  404c86:	bf28      	it	cs
  404c88:	4639      	movcs	r1, r7
  404c8a:	464a      	mov	r2, r9
  404c8c:	fb91 f1f3 	sdiv	r1, r1, r3
  404c90:	9800      	ldr	r0, [sp, #0]
  404c92:	6a66      	ldr	r6, [r4, #36]	; 0x24
  404c94:	fb03 f301 	mul.w	r3, r3, r1
  404c98:	69e1      	ldr	r1, [r4, #28]
  404c9a:	47b0      	blx	r6
  404c9c:	f1b0 0a00 	subs.w	sl, r0, #0
  404ca0:	f73f af1b 	bgt.w	404ada <__sfvwrite_r+0xbe>
  404ca4:	e738      	b.n	404b18 <__sfvwrite_r+0xfc>
  404ca6:	461a      	mov	r2, r3
  404ca8:	4629      	mov	r1, r5
  404caa:	9301      	str	r3, [sp, #4]
  404cac:	f000 fca2 	bl	4055f4 <memmove>
  404cb0:	6822      	ldr	r2, [r4, #0]
  404cb2:	9b01      	ldr	r3, [sp, #4]
  404cb4:	9800      	ldr	r0, [sp, #0]
  404cb6:	441a      	add	r2, r3
  404cb8:	6022      	str	r2, [r4, #0]
  404cba:	4621      	mov	r1, r4
  404cbc:	f7ff fcce 	bl	40465c <_fflush_r>
  404cc0:	9b01      	ldr	r3, [sp, #4]
  404cc2:	2800      	cmp	r0, #0
  404cc4:	f47f af28 	bne.w	404b18 <__sfvwrite_r+0xfc>
  404cc8:	461f      	mov	r7, r3
  404cca:	e750      	b.n	404b6e <__sfvwrite_r+0x152>
  404ccc:	9800      	ldr	r0, [sp, #0]
  404cce:	f000 fffb 	bl	405cc8 <_realloc_r>
  404cd2:	4683      	mov	fp, r0
  404cd4:	2800      	cmp	r0, #0
  404cd6:	d1c5      	bne.n	404c64 <__sfvwrite_r+0x248>
  404cd8:	9d00      	ldr	r5, [sp, #0]
  404cda:	6921      	ldr	r1, [r4, #16]
  404cdc:	4628      	mov	r0, r5
  404cde:	f7ff fdb7 	bl	404850 <_free_r>
  404ce2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  404ce6:	220c      	movs	r2, #12
  404ce8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  404cec:	602a      	str	r2, [r5, #0]
  404cee:	e715      	b.n	404b1c <__sfvwrite_r+0x100>
  404cf0:	f106 0901 	add.w	r9, r6, #1
  404cf4:	e722      	b.n	404b3c <__sfvwrite_r+0x120>
  404cf6:	f04f 30ff 	mov.w	r0, #4294967295
  404cfa:	e6bf      	b.n	404a7c <__sfvwrite_r+0x60>
  404cfc:	9a00      	ldr	r2, [sp, #0]
  404cfe:	230c      	movs	r3, #12
  404d00:	6013      	str	r3, [r2, #0]
  404d02:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  404d06:	e709      	b.n	404b1c <__sfvwrite_r+0x100>
  404d08:	7ffffc00 	.word	0x7ffffc00

00404d0c <_fwalk_reent>:
  404d0c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  404d10:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  404d14:	d01f      	beq.n	404d56 <_fwalk_reent+0x4a>
  404d16:	4688      	mov	r8, r1
  404d18:	4606      	mov	r6, r0
  404d1a:	f04f 0900 	mov.w	r9, #0
  404d1e:	687d      	ldr	r5, [r7, #4]
  404d20:	68bc      	ldr	r4, [r7, #8]
  404d22:	3d01      	subs	r5, #1
  404d24:	d411      	bmi.n	404d4a <_fwalk_reent+0x3e>
  404d26:	89a3      	ldrh	r3, [r4, #12]
  404d28:	2b01      	cmp	r3, #1
  404d2a:	f105 35ff 	add.w	r5, r5, #4294967295
  404d2e:	d908      	bls.n	404d42 <_fwalk_reent+0x36>
  404d30:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  404d34:	3301      	adds	r3, #1
  404d36:	4621      	mov	r1, r4
  404d38:	4630      	mov	r0, r6
  404d3a:	d002      	beq.n	404d42 <_fwalk_reent+0x36>
  404d3c:	47c0      	blx	r8
  404d3e:	ea49 0900 	orr.w	r9, r9, r0
  404d42:	1c6b      	adds	r3, r5, #1
  404d44:	f104 0468 	add.w	r4, r4, #104	; 0x68
  404d48:	d1ed      	bne.n	404d26 <_fwalk_reent+0x1a>
  404d4a:	683f      	ldr	r7, [r7, #0]
  404d4c:	2f00      	cmp	r7, #0
  404d4e:	d1e6      	bne.n	404d1e <_fwalk_reent+0x12>
  404d50:	4648      	mov	r0, r9
  404d52:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  404d56:	46b9      	mov	r9, r7
  404d58:	4648      	mov	r0, r9
  404d5a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  404d5e:	bf00      	nop

00404d60 <_localeconv_r>:
  404d60:	4a04      	ldr	r2, [pc, #16]	; (404d74 <_localeconv_r+0x14>)
  404d62:	4b05      	ldr	r3, [pc, #20]	; (404d78 <_localeconv_r+0x18>)
  404d64:	6812      	ldr	r2, [r2, #0]
  404d66:	6b50      	ldr	r0, [r2, #52]	; 0x34
  404d68:	2800      	cmp	r0, #0
  404d6a:	bf08      	it	eq
  404d6c:	4618      	moveq	r0, r3
  404d6e:	30f0      	adds	r0, #240	; 0xf0
  404d70:	4770      	bx	lr
  404d72:	bf00      	nop
  404d74:	20000034 	.word	0x20000034
  404d78:	20000464 	.word	0x20000464

00404d7c <__retarget_lock_init_recursive>:
  404d7c:	4770      	bx	lr
  404d7e:	bf00      	nop

00404d80 <__retarget_lock_close_recursive>:
  404d80:	4770      	bx	lr
  404d82:	bf00      	nop

00404d84 <__retarget_lock_acquire_recursive>:
  404d84:	4770      	bx	lr
  404d86:	bf00      	nop

00404d88 <__retarget_lock_release_recursive>:
  404d88:	4770      	bx	lr
  404d8a:	bf00      	nop

00404d8c <__swhatbuf_r>:
  404d8c:	b570      	push	{r4, r5, r6, lr}
  404d8e:	460c      	mov	r4, r1
  404d90:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  404d94:	2900      	cmp	r1, #0
  404d96:	b090      	sub	sp, #64	; 0x40
  404d98:	4615      	mov	r5, r2
  404d9a:	461e      	mov	r6, r3
  404d9c:	db14      	blt.n	404dc8 <__swhatbuf_r+0x3c>
  404d9e:	aa01      	add	r2, sp, #4
  404da0:	f001 fb36 	bl	406410 <_fstat_r>
  404da4:	2800      	cmp	r0, #0
  404da6:	db0f      	blt.n	404dc8 <__swhatbuf_r+0x3c>
  404da8:	9a02      	ldr	r2, [sp, #8]
  404daa:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
  404dae:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
  404db2:	fab2 f282 	clz	r2, r2
  404db6:	0952      	lsrs	r2, r2, #5
  404db8:	f44f 6380 	mov.w	r3, #1024	; 0x400
  404dbc:	f44f 6000 	mov.w	r0, #2048	; 0x800
  404dc0:	6032      	str	r2, [r6, #0]
  404dc2:	602b      	str	r3, [r5, #0]
  404dc4:	b010      	add	sp, #64	; 0x40
  404dc6:	bd70      	pop	{r4, r5, r6, pc}
  404dc8:	89a2      	ldrh	r2, [r4, #12]
  404dca:	2300      	movs	r3, #0
  404dcc:	f012 0080 	ands.w	r0, r2, #128	; 0x80
  404dd0:	6033      	str	r3, [r6, #0]
  404dd2:	d004      	beq.n	404dde <__swhatbuf_r+0x52>
  404dd4:	2240      	movs	r2, #64	; 0x40
  404dd6:	4618      	mov	r0, r3
  404dd8:	602a      	str	r2, [r5, #0]
  404dda:	b010      	add	sp, #64	; 0x40
  404ddc:	bd70      	pop	{r4, r5, r6, pc}
  404dde:	f44f 6380 	mov.w	r3, #1024	; 0x400
  404de2:	602b      	str	r3, [r5, #0]
  404de4:	b010      	add	sp, #64	; 0x40
  404de6:	bd70      	pop	{r4, r5, r6, pc}

00404de8 <__smakebuf_r>:
  404de8:	898a      	ldrh	r2, [r1, #12]
  404dea:	0792      	lsls	r2, r2, #30
  404dec:	460b      	mov	r3, r1
  404dee:	d506      	bpl.n	404dfe <__smakebuf_r+0x16>
  404df0:	f101 0243 	add.w	r2, r1, #67	; 0x43
  404df4:	2101      	movs	r1, #1
  404df6:	601a      	str	r2, [r3, #0]
  404df8:	611a      	str	r2, [r3, #16]
  404dfa:	6159      	str	r1, [r3, #20]
  404dfc:	4770      	bx	lr
  404dfe:	b5f0      	push	{r4, r5, r6, r7, lr}
  404e00:	b083      	sub	sp, #12
  404e02:	ab01      	add	r3, sp, #4
  404e04:	466a      	mov	r2, sp
  404e06:	460c      	mov	r4, r1
  404e08:	4606      	mov	r6, r0
  404e0a:	f7ff ffbf 	bl	404d8c <__swhatbuf_r>
  404e0e:	9900      	ldr	r1, [sp, #0]
  404e10:	4605      	mov	r5, r0
  404e12:	4630      	mov	r0, r6
  404e14:	f000 f83a 	bl	404e8c <_malloc_r>
  404e18:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  404e1c:	b1d8      	cbz	r0, 404e56 <__smakebuf_r+0x6e>
  404e1e:	9a01      	ldr	r2, [sp, #4]
  404e20:	4f15      	ldr	r7, [pc, #84]	; (404e78 <__smakebuf_r+0x90>)
  404e22:	9900      	ldr	r1, [sp, #0]
  404e24:	63f7      	str	r7, [r6, #60]	; 0x3c
  404e26:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  404e2a:	81a3      	strh	r3, [r4, #12]
  404e2c:	6020      	str	r0, [r4, #0]
  404e2e:	6120      	str	r0, [r4, #16]
  404e30:	6161      	str	r1, [r4, #20]
  404e32:	b91a      	cbnz	r2, 404e3c <__smakebuf_r+0x54>
  404e34:	432b      	orrs	r3, r5
  404e36:	81a3      	strh	r3, [r4, #12]
  404e38:	b003      	add	sp, #12
  404e3a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  404e3c:	4630      	mov	r0, r6
  404e3e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  404e42:	f001 faf9 	bl	406438 <_isatty_r>
  404e46:	b1a0      	cbz	r0, 404e72 <__smakebuf_r+0x8a>
  404e48:	89a3      	ldrh	r3, [r4, #12]
  404e4a:	f023 0303 	bic.w	r3, r3, #3
  404e4e:	f043 0301 	orr.w	r3, r3, #1
  404e52:	b21b      	sxth	r3, r3
  404e54:	e7ee      	b.n	404e34 <__smakebuf_r+0x4c>
  404e56:	059a      	lsls	r2, r3, #22
  404e58:	d4ee      	bmi.n	404e38 <__smakebuf_r+0x50>
  404e5a:	f023 0303 	bic.w	r3, r3, #3
  404e5e:	f104 0243 	add.w	r2, r4, #67	; 0x43
  404e62:	f043 0302 	orr.w	r3, r3, #2
  404e66:	2101      	movs	r1, #1
  404e68:	81a3      	strh	r3, [r4, #12]
  404e6a:	6022      	str	r2, [r4, #0]
  404e6c:	6122      	str	r2, [r4, #16]
  404e6e:	6161      	str	r1, [r4, #20]
  404e70:	e7e2      	b.n	404e38 <__smakebuf_r+0x50>
  404e72:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  404e76:	e7dd      	b.n	404e34 <__smakebuf_r+0x4c>
  404e78:	004046b1 	.word	0x004046b1

00404e7c <malloc>:
  404e7c:	4b02      	ldr	r3, [pc, #8]	; (404e88 <malloc+0xc>)
  404e7e:	4601      	mov	r1, r0
  404e80:	6818      	ldr	r0, [r3, #0]
  404e82:	f000 b803 	b.w	404e8c <_malloc_r>
  404e86:	bf00      	nop
  404e88:	20000034 	.word	0x20000034

00404e8c <_malloc_r>:
  404e8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404e90:	f101 060b 	add.w	r6, r1, #11
  404e94:	2e16      	cmp	r6, #22
  404e96:	b083      	sub	sp, #12
  404e98:	4605      	mov	r5, r0
  404e9a:	f240 809e 	bls.w	404fda <_malloc_r+0x14e>
  404e9e:	f036 0607 	bics.w	r6, r6, #7
  404ea2:	f100 80bd 	bmi.w	405020 <_malloc_r+0x194>
  404ea6:	42b1      	cmp	r1, r6
  404ea8:	f200 80ba 	bhi.w	405020 <_malloc_r+0x194>
  404eac:	f000 fc06 	bl	4056bc <__malloc_lock>
  404eb0:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  404eb4:	f0c0 8293 	bcc.w	4053de <_malloc_r+0x552>
  404eb8:	0a73      	lsrs	r3, r6, #9
  404eba:	f000 80b8 	beq.w	40502e <_malloc_r+0x1a2>
  404ebe:	2b04      	cmp	r3, #4
  404ec0:	f200 8179 	bhi.w	4051b6 <_malloc_r+0x32a>
  404ec4:	09b3      	lsrs	r3, r6, #6
  404ec6:	f103 0039 	add.w	r0, r3, #57	; 0x39
  404eca:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  404ece:	00c3      	lsls	r3, r0, #3
  404ed0:	4fbf      	ldr	r7, [pc, #764]	; (4051d0 <_malloc_r+0x344>)
  404ed2:	443b      	add	r3, r7
  404ed4:	f1a3 0108 	sub.w	r1, r3, #8
  404ed8:	685c      	ldr	r4, [r3, #4]
  404eda:	42a1      	cmp	r1, r4
  404edc:	d106      	bne.n	404eec <_malloc_r+0x60>
  404ede:	e00c      	b.n	404efa <_malloc_r+0x6e>
  404ee0:	2a00      	cmp	r2, #0
  404ee2:	f280 80aa 	bge.w	40503a <_malloc_r+0x1ae>
  404ee6:	68e4      	ldr	r4, [r4, #12]
  404ee8:	42a1      	cmp	r1, r4
  404eea:	d006      	beq.n	404efa <_malloc_r+0x6e>
  404eec:	6863      	ldr	r3, [r4, #4]
  404eee:	f023 0303 	bic.w	r3, r3, #3
  404ef2:	1b9a      	subs	r2, r3, r6
  404ef4:	2a0f      	cmp	r2, #15
  404ef6:	ddf3      	ble.n	404ee0 <_malloc_r+0x54>
  404ef8:	4670      	mov	r0, lr
  404efa:	693c      	ldr	r4, [r7, #16]
  404efc:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 4051e4 <_malloc_r+0x358>
  404f00:	4574      	cmp	r4, lr
  404f02:	f000 81ab 	beq.w	40525c <_malloc_r+0x3d0>
  404f06:	6863      	ldr	r3, [r4, #4]
  404f08:	f023 0303 	bic.w	r3, r3, #3
  404f0c:	1b9a      	subs	r2, r3, r6
  404f0e:	2a0f      	cmp	r2, #15
  404f10:	f300 8190 	bgt.w	405234 <_malloc_r+0x3a8>
  404f14:	2a00      	cmp	r2, #0
  404f16:	f8c7 e014 	str.w	lr, [r7, #20]
  404f1a:	f8c7 e010 	str.w	lr, [r7, #16]
  404f1e:	f280 809d 	bge.w	40505c <_malloc_r+0x1d0>
  404f22:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  404f26:	f080 8161 	bcs.w	4051ec <_malloc_r+0x360>
  404f2a:	08db      	lsrs	r3, r3, #3
  404f2c:	f103 0c01 	add.w	ip, r3, #1
  404f30:	1099      	asrs	r1, r3, #2
  404f32:	687a      	ldr	r2, [r7, #4]
  404f34:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  404f38:	f8c4 8008 	str.w	r8, [r4, #8]
  404f3c:	2301      	movs	r3, #1
  404f3e:	408b      	lsls	r3, r1
  404f40:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  404f44:	4313      	orrs	r3, r2
  404f46:	3908      	subs	r1, #8
  404f48:	60e1      	str	r1, [r4, #12]
  404f4a:	607b      	str	r3, [r7, #4]
  404f4c:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  404f50:	f8c8 400c 	str.w	r4, [r8, #12]
  404f54:	1082      	asrs	r2, r0, #2
  404f56:	2401      	movs	r4, #1
  404f58:	4094      	lsls	r4, r2
  404f5a:	429c      	cmp	r4, r3
  404f5c:	f200 808b 	bhi.w	405076 <_malloc_r+0x1ea>
  404f60:	421c      	tst	r4, r3
  404f62:	d106      	bne.n	404f72 <_malloc_r+0xe6>
  404f64:	f020 0003 	bic.w	r0, r0, #3
  404f68:	0064      	lsls	r4, r4, #1
  404f6a:	421c      	tst	r4, r3
  404f6c:	f100 0004 	add.w	r0, r0, #4
  404f70:	d0fa      	beq.n	404f68 <_malloc_r+0xdc>
  404f72:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  404f76:	46cc      	mov	ip, r9
  404f78:	4680      	mov	r8, r0
  404f7a:	f8dc 300c 	ldr.w	r3, [ip, #12]
  404f7e:	459c      	cmp	ip, r3
  404f80:	d107      	bne.n	404f92 <_malloc_r+0x106>
  404f82:	e16d      	b.n	405260 <_malloc_r+0x3d4>
  404f84:	2a00      	cmp	r2, #0
  404f86:	f280 817b 	bge.w	405280 <_malloc_r+0x3f4>
  404f8a:	68db      	ldr	r3, [r3, #12]
  404f8c:	459c      	cmp	ip, r3
  404f8e:	f000 8167 	beq.w	405260 <_malloc_r+0x3d4>
  404f92:	6859      	ldr	r1, [r3, #4]
  404f94:	f021 0103 	bic.w	r1, r1, #3
  404f98:	1b8a      	subs	r2, r1, r6
  404f9a:	2a0f      	cmp	r2, #15
  404f9c:	ddf2      	ble.n	404f84 <_malloc_r+0xf8>
  404f9e:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  404fa2:	f8d3 8008 	ldr.w	r8, [r3, #8]
  404fa6:	9300      	str	r3, [sp, #0]
  404fa8:	199c      	adds	r4, r3, r6
  404faa:	4628      	mov	r0, r5
  404fac:	f046 0601 	orr.w	r6, r6, #1
  404fb0:	f042 0501 	orr.w	r5, r2, #1
  404fb4:	605e      	str	r6, [r3, #4]
  404fb6:	f8c8 c00c 	str.w	ip, [r8, #12]
  404fba:	f8cc 8008 	str.w	r8, [ip, #8]
  404fbe:	617c      	str	r4, [r7, #20]
  404fc0:	613c      	str	r4, [r7, #16]
  404fc2:	f8c4 e00c 	str.w	lr, [r4, #12]
  404fc6:	f8c4 e008 	str.w	lr, [r4, #8]
  404fca:	6065      	str	r5, [r4, #4]
  404fcc:	505a      	str	r2, [r3, r1]
  404fce:	f000 fb7b 	bl	4056c8 <__malloc_unlock>
  404fd2:	9b00      	ldr	r3, [sp, #0]
  404fd4:	f103 0408 	add.w	r4, r3, #8
  404fd8:	e01e      	b.n	405018 <_malloc_r+0x18c>
  404fda:	2910      	cmp	r1, #16
  404fdc:	d820      	bhi.n	405020 <_malloc_r+0x194>
  404fde:	f000 fb6d 	bl	4056bc <__malloc_lock>
  404fe2:	2610      	movs	r6, #16
  404fe4:	2318      	movs	r3, #24
  404fe6:	2002      	movs	r0, #2
  404fe8:	4f79      	ldr	r7, [pc, #484]	; (4051d0 <_malloc_r+0x344>)
  404fea:	443b      	add	r3, r7
  404fec:	f1a3 0208 	sub.w	r2, r3, #8
  404ff0:	685c      	ldr	r4, [r3, #4]
  404ff2:	4294      	cmp	r4, r2
  404ff4:	f000 813d 	beq.w	405272 <_malloc_r+0x3e6>
  404ff8:	6863      	ldr	r3, [r4, #4]
  404ffa:	68e1      	ldr	r1, [r4, #12]
  404ffc:	68a6      	ldr	r6, [r4, #8]
  404ffe:	f023 0303 	bic.w	r3, r3, #3
  405002:	4423      	add	r3, r4
  405004:	4628      	mov	r0, r5
  405006:	685a      	ldr	r2, [r3, #4]
  405008:	60f1      	str	r1, [r6, #12]
  40500a:	f042 0201 	orr.w	r2, r2, #1
  40500e:	608e      	str	r6, [r1, #8]
  405010:	605a      	str	r2, [r3, #4]
  405012:	f000 fb59 	bl	4056c8 <__malloc_unlock>
  405016:	3408      	adds	r4, #8
  405018:	4620      	mov	r0, r4
  40501a:	b003      	add	sp, #12
  40501c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405020:	2400      	movs	r4, #0
  405022:	230c      	movs	r3, #12
  405024:	4620      	mov	r0, r4
  405026:	602b      	str	r3, [r5, #0]
  405028:	b003      	add	sp, #12
  40502a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40502e:	2040      	movs	r0, #64	; 0x40
  405030:	f44f 7300 	mov.w	r3, #512	; 0x200
  405034:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  405038:	e74a      	b.n	404ed0 <_malloc_r+0x44>
  40503a:	4423      	add	r3, r4
  40503c:	68e1      	ldr	r1, [r4, #12]
  40503e:	685a      	ldr	r2, [r3, #4]
  405040:	68a6      	ldr	r6, [r4, #8]
  405042:	f042 0201 	orr.w	r2, r2, #1
  405046:	60f1      	str	r1, [r6, #12]
  405048:	4628      	mov	r0, r5
  40504a:	608e      	str	r6, [r1, #8]
  40504c:	605a      	str	r2, [r3, #4]
  40504e:	f000 fb3b 	bl	4056c8 <__malloc_unlock>
  405052:	3408      	adds	r4, #8
  405054:	4620      	mov	r0, r4
  405056:	b003      	add	sp, #12
  405058:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40505c:	4423      	add	r3, r4
  40505e:	4628      	mov	r0, r5
  405060:	685a      	ldr	r2, [r3, #4]
  405062:	f042 0201 	orr.w	r2, r2, #1
  405066:	605a      	str	r2, [r3, #4]
  405068:	f000 fb2e 	bl	4056c8 <__malloc_unlock>
  40506c:	3408      	adds	r4, #8
  40506e:	4620      	mov	r0, r4
  405070:	b003      	add	sp, #12
  405072:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405076:	68bc      	ldr	r4, [r7, #8]
  405078:	6863      	ldr	r3, [r4, #4]
  40507a:	f023 0803 	bic.w	r8, r3, #3
  40507e:	45b0      	cmp	r8, r6
  405080:	d304      	bcc.n	40508c <_malloc_r+0x200>
  405082:	eba8 0306 	sub.w	r3, r8, r6
  405086:	2b0f      	cmp	r3, #15
  405088:	f300 8085 	bgt.w	405196 <_malloc_r+0x30a>
  40508c:	f8df 9158 	ldr.w	r9, [pc, #344]	; 4051e8 <_malloc_r+0x35c>
  405090:	4b50      	ldr	r3, [pc, #320]	; (4051d4 <_malloc_r+0x348>)
  405092:	f8d9 2000 	ldr.w	r2, [r9]
  405096:	681b      	ldr	r3, [r3, #0]
  405098:	3201      	adds	r2, #1
  40509a:	4433      	add	r3, r6
  40509c:	eb04 0a08 	add.w	sl, r4, r8
  4050a0:	f000 8155 	beq.w	40534e <_malloc_r+0x4c2>
  4050a4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  4050a8:	330f      	adds	r3, #15
  4050aa:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  4050ae:	f02b 0b0f 	bic.w	fp, fp, #15
  4050b2:	4659      	mov	r1, fp
  4050b4:	4628      	mov	r0, r5
  4050b6:	f000 ffad 	bl	406014 <_sbrk_r>
  4050ba:	1c41      	adds	r1, r0, #1
  4050bc:	4602      	mov	r2, r0
  4050be:	f000 80fc 	beq.w	4052ba <_malloc_r+0x42e>
  4050c2:	4582      	cmp	sl, r0
  4050c4:	f200 80f7 	bhi.w	4052b6 <_malloc_r+0x42a>
  4050c8:	4b43      	ldr	r3, [pc, #268]	; (4051d8 <_malloc_r+0x34c>)
  4050ca:	6819      	ldr	r1, [r3, #0]
  4050cc:	4459      	add	r1, fp
  4050ce:	6019      	str	r1, [r3, #0]
  4050d0:	f000 814d 	beq.w	40536e <_malloc_r+0x4e2>
  4050d4:	f8d9 0000 	ldr.w	r0, [r9]
  4050d8:	3001      	adds	r0, #1
  4050da:	bf1b      	ittet	ne
  4050dc:	eba2 0a0a 	subne.w	sl, r2, sl
  4050e0:	4451      	addne	r1, sl
  4050e2:	f8c9 2000 	streq.w	r2, [r9]
  4050e6:	6019      	strne	r1, [r3, #0]
  4050e8:	f012 0107 	ands.w	r1, r2, #7
  4050ec:	f000 8115 	beq.w	40531a <_malloc_r+0x48e>
  4050f0:	f1c1 0008 	rsb	r0, r1, #8
  4050f4:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  4050f8:	4402      	add	r2, r0
  4050fa:	3108      	adds	r1, #8
  4050fc:	eb02 090b 	add.w	r9, r2, fp
  405100:	f3c9 090b 	ubfx	r9, r9, #0, #12
  405104:	eba1 0909 	sub.w	r9, r1, r9
  405108:	4649      	mov	r1, r9
  40510a:	4628      	mov	r0, r5
  40510c:	9301      	str	r3, [sp, #4]
  40510e:	9200      	str	r2, [sp, #0]
  405110:	f000 ff80 	bl	406014 <_sbrk_r>
  405114:	1c43      	adds	r3, r0, #1
  405116:	e89d 000c 	ldmia.w	sp, {r2, r3}
  40511a:	f000 8143 	beq.w	4053a4 <_malloc_r+0x518>
  40511e:	1a80      	subs	r0, r0, r2
  405120:	4448      	add	r0, r9
  405122:	f040 0001 	orr.w	r0, r0, #1
  405126:	6819      	ldr	r1, [r3, #0]
  405128:	60ba      	str	r2, [r7, #8]
  40512a:	4449      	add	r1, r9
  40512c:	42bc      	cmp	r4, r7
  40512e:	6050      	str	r0, [r2, #4]
  405130:	6019      	str	r1, [r3, #0]
  405132:	d017      	beq.n	405164 <_malloc_r+0x2d8>
  405134:	f1b8 0f0f 	cmp.w	r8, #15
  405138:	f240 80fb 	bls.w	405332 <_malloc_r+0x4a6>
  40513c:	6860      	ldr	r0, [r4, #4]
  40513e:	f1a8 020c 	sub.w	r2, r8, #12
  405142:	f022 0207 	bic.w	r2, r2, #7
  405146:	eb04 0e02 	add.w	lr, r4, r2
  40514a:	f000 0001 	and.w	r0, r0, #1
  40514e:	f04f 0c05 	mov.w	ip, #5
  405152:	4310      	orrs	r0, r2
  405154:	2a0f      	cmp	r2, #15
  405156:	6060      	str	r0, [r4, #4]
  405158:	f8ce c004 	str.w	ip, [lr, #4]
  40515c:	f8ce c008 	str.w	ip, [lr, #8]
  405160:	f200 8117 	bhi.w	405392 <_malloc_r+0x506>
  405164:	4b1d      	ldr	r3, [pc, #116]	; (4051dc <_malloc_r+0x350>)
  405166:	68bc      	ldr	r4, [r7, #8]
  405168:	681a      	ldr	r2, [r3, #0]
  40516a:	4291      	cmp	r1, r2
  40516c:	bf88      	it	hi
  40516e:	6019      	strhi	r1, [r3, #0]
  405170:	4b1b      	ldr	r3, [pc, #108]	; (4051e0 <_malloc_r+0x354>)
  405172:	681a      	ldr	r2, [r3, #0]
  405174:	4291      	cmp	r1, r2
  405176:	6862      	ldr	r2, [r4, #4]
  405178:	bf88      	it	hi
  40517a:	6019      	strhi	r1, [r3, #0]
  40517c:	f022 0203 	bic.w	r2, r2, #3
  405180:	4296      	cmp	r6, r2
  405182:	eba2 0306 	sub.w	r3, r2, r6
  405186:	d801      	bhi.n	40518c <_malloc_r+0x300>
  405188:	2b0f      	cmp	r3, #15
  40518a:	dc04      	bgt.n	405196 <_malloc_r+0x30a>
  40518c:	4628      	mov	r0, r5
  40518e:	f000 fa9b 	bl	4056c8 <__malloc_unlock>
  405192:	2400      	movs	r4, #0
  405194:	e740      	b.n	405018 <_malloc_r+0x18c>
  405196:	19a2      	adds	r2, r4, r6
  405198:	f043 0301 	orr.w	r3, r3, #1
  40519c:	f046 0601 	orr.w	r6, r6, #1
  4051a0:	6066      	str	r6, [r4, #4]
  4051a2:	4628      	mov	r0, r5
  4051a4:	60ba      	str	r2, [r7, #8]
  4051a6:	6053      	str	r3, [r2, #4]
  4051a8:	f000 fa8e 	bl	4056c8 <__malloc_unlock>
  4051ac:	3408      	adds	r4, #8
  4051ae:	4620      	mov	r0, r4
  4051b0:	b003      	add	sp, #12
  4051b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4051b6:	2b14      	cmp	r3, #20
  4051b8:	d971      	bls.n	40529e <_malloc_r+0x412>
  4051ba:	2b54      	cmp	r3, #84	; 0x54
  4051bc:	f200 80a3 	bhi.w	405306 <_malloc_r+0x47a>
  4051c0:	0b33      	lsrs	r3, r6, #12
  4051c2:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  4051c6:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  4051ca:	00c3      	lsls	r3, r0, #3
  4051cc:	e680      	b.n	404ed0 <_malloc_r+0x44>
  4051ce:	bf00      	nop
  4051d0:	200005d0 	.word	0x200005d0
  4051d4:	20000e68 	.word	0x20000e68
  4051d8:	20000e38 	.word	0x20000e38
  4051dc:	20000e60 	.word	0x20000e60
  4051e0:	20000e64 	.word	0x20000e64
  4051e4:	200005d8 	.word	0x200005d8
  4051e8:	200009d8 	.word	0x200009d8
  4051ec:	0a5a      	lsrs	r2, r3, #9
  4051ee:	2a04      	cmp	r2, #4
  4051f0:	d95b      	bls.n	4052aa <_malloc_r+0x41e>
  4051f2:	2a14      	cmp	r2, #20
  4051f4:	f200 80ae 	bhi.w	405354 <_malloc_r+0x4c8>
  4051f8:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  4051fc:	00c9      	lsls	r1, r1, #3
  4051fe:	325b      	adds	r2, #91	; 0x5b
  405200:	eb07 0c01 	add.w	ip, r7, r1
  405204:	5879      	ldr	r1, [r7, r1]
  405206:	f1ac 0c08 	sub.w	ip, ip, #8
  40520a:	458c      	cmp	ip, r1
  40520c:	f000 8088 	beq.w	405320 <_malloc_r+0x494>
  405210:	684a      	ldr	r2, [r1, #4]
  405212:	f022 0203 	bic.w	r2, r2, #3
  405216:	4293      	cmp	r3, r2
  405218:	d273      	bcs.n	405302 <_malloc_r+0x476>
  40521a:	6889      	ldr	r1, [r1, #8]
  40521c:	458c      	cmp	ip, r1
  40521e:	d1f7      	bne.n	405210 <_malloc_r+0x384>
  405220:	f8dc 200c 	ldr.w	r2, [ip, #12]
  405224:	687b      	ldr	r3, [r7, #4]
  405226:	60e2      	str	r2, [r4, #12]
  405228:	f8c4 c008 	str.w	ip, [r4, #8]
  40522c:	6094      	str	r4, [r2, #8]
  40522e:	f8cc 400c 	str.w	r4, [ip, #12]
  405232:	e68f      	b.n	404f54 <_malloc_r+0xc8>
  405234:	19a1      	adds	r1, r4, r6
  405236:	f046 0c01 	orr.w	ip, r6, #1
  40523a:	f042 0601 	orr.w	r6, r2, #1
  40523e:	f8c4 c004 	str.w	ip, [r4, #4]
  405242:	4628      	mov	r0, r5
  405244:	6179      	str	r1, [r7, #20]
  405246:	6139      	str	r1, [r7, #16]
  405248:	f8c1 e00c 	str.w	lr, [r1, #12]
  40524c:	f8c1 e008 	str.w	lr, [r1, #8]
  405250:	604e      	str	r6, [r1, #4]
  405252:	50e2      	str	r2, [r4, r3]
  405254:	f000 fa38 	bl	4056c8 <__malloc_unlock>
  405258:	3408      	adds	r4, #8
  40525a:	e6dd      	b.n	405018 <_malloc_r+0x18c>
  40525c:	687b      	ldr	r3, [r7, #4]
  40525e:	e679      	b.n	404f54 <_malloc_r+0xc8>
  405260:	f108 0801 	add.w	r8, r8, #1
  405264:	f018 0f03 	tst.w	r8, #3
  405268:	f10c 0c08 	add.w	ip, ip, #8
  40526c:	f47f ae85 	bne.w	404f7a <_malloc_r+0xee>
  405270:	e02d      	b.n	4052ce <_malloc_r+0x442>
  405272:	68dc      	ldr	r4, [r3, #12]
  405274:	42a3      	cmp	r3, r4
  405276:	bf08      	it	eq
  405278:	3002      	addeq	r0, #2
  40527a:	f43f ae3e 	beq.w	404efa <_malloc_r+0x6e>
  40527e:	e6bb      	b.n	404ff8 <_malloc_r+0x16c>
  405280:	4419      	add	r1, r3
  405282:	461c      	mov	r4, r3
  405284:	684a      	ldr	r2, [r1, #4]
  405286:	68db      	ldr	r3, [r3, #12]
  405288:	f854 6f08 	ldr.w	r6, [r4, #8]!
  40528c:	f042 0201 	orr.w	r2, r2, #1
  405290:	604a      	str	r2, [r1, #4]
  405292:	4628      	mov	r0, r5
  405294:	60f3      	str	r3, [r6, #12]
  405296:	609e      	str	r6, [r3, #8]
  405298:	f000 fa16 	bl	4056c8 <__malloc_unlock>
  40529c:	e6bc      	b.n	405018 <_malloc_r+0x18c>
  40529e:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  4052a2:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  4052a6:	00c3      	lsls	r3, r0, #3
  4052a8:	e612      	b.n	404ed0 <_malloc_r+0x44>
  4052aa:	099a      	lsrs	r2, r3, #6
  4052ac:	f102 0139 	add.w	r1, r2, #57	; 0x39
  4052b0:	00c9      	lsls	r1, r1, #3
  4052b2:	3238      	adds	r2, #56	; 0x38
  4052b4:	e7a4      	b.n	405200 <_malloc_r+0x374>
  4052b6:	42bc      	cmp	r4, r7
  4052b8:	d054      	beq.n	405364 <_malloc_r+0x4d8>
  4052ba:	68bc      	ldr	r4, [r7, #8]
  4052bc:	6862      	ldr	r2, [r4, #4]
  4052be:	f022 0203 	bic.w	r2, r2, #3
  4052c2:	e75d      	b.n	405180 <_malloc_r+0x2f4>
  4052c4:	f859 3908 	ldr.w	r3, [r9], #-8
  4052c8:	4599      	cmp	r9, r3
  4052ca:	f040 8086 	bne.w	4053da <_malloc_r+0x54e>
  4052ce:	f010 0f03 	tst.w	r0, #3
  4052d2:	f100 30ff 	add.w	r0, r0, #4294967295
  4052d6:	d1f5      	bne.n	4052c4 <_malloc_r+0x438>
  4052d8:	687b      	ldr	r3, [r7, #4]
  4052da:	ea23 0304 	bic.w	r3, r3, r4
  4052de:	607b      	str	r3, [r7, #4]
  4052e0:	0064      	lsls	r4, r4, #1
  4052e2:	429c      	cmp	r4, r3
  4052e4:	f63f aec7 	bhi.w	405076 <_malloc_r+0x1ea>
  4052e8:	2c00      	cmp	r4, #0
  4052ea:	f43f aec4 	beq.w	405076 <_malloc_r+0x1ea>
  4052ee:	421c      	tst	r4, r3
  4052f0:	4640      	mov	r0, r8
  4052f2:	f47f ae3e 	bne.w	404f72 <_malloc_r+0xe6>
  4052f6:	0064      	lsls	r4, r4, #1
  4052f8:	421c      	tst	r4, r3
  4052fa:	f100 0004 	add.w	r0, r0, #4
  4052fe:	d0fa      	beq.n	4052f6 <_malloc_r+0x46a>
  405300:	e637      	b.n	404f72 <_malloc_r+0xe6>
  405302:	468c      	mov	ip, r1
  405304:	e78c      	b.n	405220 <_malloc_r+0x394>
  405306:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  40530a:	d815      	bhi.n	405338 <_malloc_r+0x4ac>
  40530c:	0bf3      	lsrs	r3, r6, #15
  40530e:	f103 0078 	add.w	r0, r3, #120	; 0x78
  405312:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  405316:	00c3      	lsls	r3, r0, #3
  405318:	e5da      	b.n	404ed0 <_malloc_r+0x44>
  40531a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  40531e:	e6ed      	b.n	4050fc <_malloc_r+0x270>
  405320:	687b      	ldr	r3, [r7, #4]
  405322:	1092      	asrs	r2, r2, #2
  405324:	2101      	movs	r1, #1
  405326:	fa01 f202 	lsl.w	r2, r1, r2
  40532a:	4313      	orrs	r3, r2
  40532c:	607b      	str	r3, [r7, #4]
  40532e:	4662      	mov	r2, ip
  405330:	e779      	b.n	405226 <_malloc_r+0x39a>
  405332:	2301      	movs	r3, #1
  405334:	6053      	str	r3, [r2, #4]
  405336:	e729      	b.n	40518c <_malloc_r+0x300>
  405338:	f240 5254 	movw	r2, #1364	; 0x554
  40533c:	4293      	cmp	r3, r2
  40533e:	d822      	bhi.n	405386 <_malloc_r+0x4fa>
  405340:	0cb3      	lsrs	r3, r6, #18
  405342:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  405346:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  40534a:	00c3      	lsls	r3, r0, #3
  40534c:	e5c0      	b.n	404ed0 <_malloc_r+0x44>
  40534e:	f103 0b10 	add.w	fp, r3, #16
  405352:	e6ae      	b.n	4050b2 <_malloc_r+0x226>
  405354:	2a54      	cmp	r2, #84	; 0x54
  405356:	d829      	bhi.n	4053ac <_malloc_r+0x520>
  405358:	0b1a      	lsrs	r2, r3, #12
  40535a:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  40535e:	00c9      	lsls	r1, r1, #3
  405360:	326e      	adds	r2, #110	; 0x6e
  405362:	e74d      	b.n	405200 <_malloc_r+0x374>
  405364:	4b20      	ldr	r3, [pc, #128]	; (4053e8 <_malloc_r+0x55c>)
  405366:	6819      	ldr	r1, [r3, #0]
  405368:	4459      	add	r1, fp
  40536a:	6019      	str	r1, [r3, #0]
  40536c:	e6b2      	b.n	4050d4 <_malloc_r+0x248>
  40536e:	f3ca 000b 	ubfx	r0, sl, #0, #12
  405372:	2800      	cmp	r0, #0
  405374:	f47f aeae 	bne.w	4050d4 <_malloc_r+0x248>
  405378:	eb08 030b 	add.w	r3, r8, fp
  40537c:	68ba      	ldr	r2, [r7, #8]
  40537e:	f043 0301 	orr.w	r3, r3, #1
  405382:	6053      	str	r3, [r2, #4]
  405384:	e6ee      	b.n	405164 <_malloc_r+0x2d8>
  405386:	207f      	movs	r0, #127	; 0x7f
  405388:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  40538c:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  405390:	e59e      	b.n	404ed0 <_malloc_r+0x44>
  405392:	f104 0108 	add.w	r1, r4, #8
  405396:	4628      	mov	r0, r5
  405398:	9300      	str	r3, [sp, #0]
  40539a:	f7ff fa59 	bl	404850 <_free_r>
  40539e:	9b00      	ldr	r3, [sp, #0]
  4053a0:	6819      	ldr	r1, [r3, #0]
  4053a2:	e6df      	b.n	405164 <_malloc_r+0x2d8>
  4053a4:	2001      	movs	r0, #1
  4053a6:	f04f 0900 	mov.w	r9, #0
  4053aa:	e6bc      	b.n	405126 <_malloc_r+0x29a>
  4053ac:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  4053b0:	d805      	bhi.n	4053be <_malloc_r+0x532>
  4053b2:	0bda      	lsrs	r2, r3, #15
  4053b4:	f102 0178 	add.w	r1, r2, #120	; 0x78
  4053b8:	00c9      	lsls	r1, r1, #3
  4053ba:	3277      	adds	r2, #119	; 0x77
  4053bc:	e720      	b.n	405200 <_malloc_r+0x374>
  4053be:	f240 5154 	movw	r1, #1364	; 0x554
  4053c2:	428a      	cmp	r2, r1
  4053c4:	d805      	bhi.n	4053d2 <_malloc_r+0x546>
  4053c6:	0c9a      	lsrs	r2, r3, #18
  4053c8:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  4053cc:	00c9      	lsls	r1, r1, #3
  4053ce:	327c      	adds	r2, #124	; 0x7c
  4053d0:	e716      	b.n	405200 <_malloc_r+0x374>
  4053d2:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  4053d6:	227e      	movs	r2, #126	; 0x7e
  4053d8:	e712      	b.n	405200 <_malloc_r+0x374>
  4053da:	687b      	ldr	r3, [r7, #4]
  4053dc:	e780      	b.n	4052e0 <_malloc_r+0x454>
  4053de:	08f0      	lsrs	r0, r6, #3
  4053e0:	f106 0308 	add.w	r3, r6, #8
  4053e4:	e600      	b.n	404fe8 <_malloc_r+0x15c>
  4053e6:	bf00      	nop
  4053e8:	20000e38 	.word	0x20000e38

004053ec <__ascii_mbtowc>:
  4053ec:	b082      	sub	sp, #8
  4053ee:	b149      	cbz	r1, 405404 <__ascii_mbtowc+0x18>
  4053f0:	b15a      	cbz	r2, 40540a <__ascii_mbtowc+0x1e>
  4053f2:	b16b      	cbz	r3, 405410 <__ascii_mbtowc+0x24>
  4053f4:	7813      	ldrb	r3, [r2, #0]
  4053f6:	600b      	str	r3, [r1, #0]
  4053f8:	7812      	ldrb	r2, [r2, #0]
  4053fa:	1c10      	adds	r0, r2, #0
  4053fc:	bf18      	it	ne
  4053fe:	2001      	movne	r0, #1
  405400:	b002      	add	sp, #8
  405402:	4770      	bx	lr
  405404:	a901      	add	r1, sp, #4
  405406:	2a00      	cmp	r2, #0
  405408:	d1f3      	bne.n	4053f2 <__ascii_mbtowc+0x6>
  40540a:	4610      	mov	r0, r2
  40540c:	b002      	add	sp, #8
  40540e:	4770      	bx	lr
  405410:	f06f 0001 	mvn.w	r0, #1
  405414:	e7f4      	b.n	405400 <__ascii_mbtowc+0x14>
  405416:	bf00      	nop
	...

00405420 <memchr>:
  405420:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  405424:	2a10      	cmp	r2, #16
  405426:	db2b      	blt.n	405480 <memchr+0x60>
  405428:	f010 0f07 	tst.w	r0, #7
  40542c:	d008      	beq.n	405440 <memchr+0x20>
  40542e:	f810 3b01 	ldrb.w	r3, [r0], #1
  405432:	3a01      	subs	r2, #1
  405434:	428b      	cmp	r3, r1
  405436:	d02d      	beq.n	405494 <memchr+0x74>
  405438:	f010 0f07 	tst.w	r0, #7
  40543c:	b342      	cbz	r2, 405490 <memchr+0x70>
  40543e:	d1f6      	bne.n	40542e <memchr+0xe>
  405440:	b4f0      	push	{r4, r5, r6, r7}
  405442:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  405446:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  40544a:	f022 0407 	bic.w	r4, r2, #7
  40544e:	f07f 0700 	mvns.w	r7, #0
  405452:	2300      	movs	r3, #0
  405454:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  405458:	3c08      	subs	r4, #8
  40545a:	ea85 0501 	eor.w	r5, r5, r1
  40545e:	ea86 0601 	eor.w	r6, r6, r1
  405462:	fa85 f547 	uadd8	r5, r5, r7
  405466:	faa3 f587 	sel	r5, r3, r7
  40546a:	fa86 f647 	uadd8	r6, r6, r7
  40546e:	faa5 f687 	sel	r6, r5, r7
  405472:	b98e      	cbnz	r6, 405498 <memchr+0x78>
  405474:	d1ee      	bne.n	405454 <memchr+0x34>
  405476:	bcf0      	pop	{r4, r5, r6, r7}
  405478:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  40547c:	f002 0207 	and.w	r2, r2, #7
  405480:	b132      	cbz	r2, 405490 <memchr+0x70>
  405482:	f810 3b01 	ldrb.w	r3, [r0], #1
  405486:	3a01      	subs	r2, #1
  405488:	ea83 0301 	eor.w	r3, r3, r1
  40548c:	b113      	cbz	r3, 405494 <memchr+0x74>
  40548e:	d1f8      	bne.n	405482 <memchr+0x62>
  405490:	2000      	movs	r0, #0
  405492:	4770      	bx	lr
  405494:	3801      	subs	r0, #1
  405496:	4770      	bx	lr
  405498:	2d00      	cmp	r5, #0
  40549a:	bf06      	itte	eq
  40549c:	4635      	moveq	r5, r6
  40549e:	3803      	subeq	r0, #3
  4054a0:	3807      	subne	r0, #7
  4054a2:	f015 0f01 	tst.w	r5, #1
  4054a6:	d107      	bne.n	4054b8 <memchr+0x98>
  4054a8:	3001      	adds	r0, #1
  4054aa:	f415 7f80 	tst.w	r5, #256	; 0x100
  4054ae:	bf02      	ittt	eq
  4054b0:	3001      	addeq	r0, #1
  4054b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  4054b6:	3001      	addeq	r0, #1
  4054b8:	bcf0      	pop	{r4, r5, r6, r7}
  4054ba:	3801      	subs	r0, #1
  4054bc:	4770      	bx	lr
  4054be:	bf00      	nop

004054c0 <memcpy>:
  4054c0:	4684      	mov	ip, r0
  4054c2:	ea41 0300 	orr.w	r3, r1, r0
  4054c6:	f013 0303 	ands.w	r3, r3, #3
  4054ca:	d16d      	bne.n	4055a8 <memcpy+0xe8>
  4054cc:	3a40      	subs	r2, #64	; 0x40
  4054ce:	d341      	bcc.n	405554 <memcpy+0x94>
  4054d0:	f851 3b04 	ldr.w	r3, [r1], #4
  4054d4:	f840 3b04 	str.w	r3, [r0], #4
  4054d8:	f851 3b04 	ldr.w	r3, [r1], #4
  4054dc:	f840 3b04 	str.w	r3, [r0], #4
  4054e0:	f851 3b04 	ldr.w	r3, [r1], #4
  4054e4:	f840 3b04 	str.w	r3, [r0], #4
  4054e8:	f851 3b04 	ldr.w	r3, [r1], #4
  4054ec:	f840 3b04 	str.w	r3, [r0], #4
  4054f0:	f851 3b04 	ldr.w	r3, [r1], #4
  4054f4:	f840 3b04 	str.w	r3, [r0], #4
  4054f8:	f851 3b04 	ldr.w	r3, [r1], #4
  4054fc:	f840 3b04 	str.w	r3, [r0], #4
  405500:	f851 3b04 	ldr.w	r3, [r1], #4
  405504:	f840 3b04 	str.w	r3, [r0], #4
  405508:	f851 3b04 	ldr.w	r3, [r1], #4
  40550c:	f840 3b04 	str.w	r3, [r0], #4
  405510:	f851 3b04 	ldr.w	r3, [r1], #4
  405514:	f840 3b04 	str.w	r3, [r0], #4
  405518:	f851 3b04 	ldr.w	r3, [r1], #4
  40551c:	f840 3b04 	str.w	r3, [r0], #4
  405520:	f851 3b04 	ldr.w	r3, [r1], #4
  405524:	f840 3b04 	str.w	r3, [r0], #4
  405528:	f851 3b04 	ldr.w	r3, [r1], #4
  40552c:	f840 3b04 	str.w	r3, [r0], #4
  405530:	f851 3b04 	ldr.w	r3, [r1], #4
  405534:	f840 3b04 	str.w	r3, [r0], #4
  405538:	f851 3b04 	ldr.w	r3, [r1], #4
  40553c:	f840 3b04 	str.w	r3, [r0], #4
  405540:	f851 3b04 	ldr.w	r3, [r1], #4
  405544:	f840 3b04 	str.w	r3, [r0], #4
  405548:	f851 3b04 	ldr.w	r3, [r1], #4
  40554c:	f840 3b04 	str.w	r3, [r0], #4
  405550:	3a40      	subs	r2, #64	; 0x40
  405552:	d2bd      	bcs.n	4054d0 <memcpy+0x10>
  405554:	3230      	adds	r2, #48	; 0x30
  405556:	d311      	bcc.n	40557c <memcpy+0xbc>
  405558:	f851 3b04 	ldr.w	r3, [r1], #4
  40555c:	f840 3b04 	str.w	r3, [r0], #4
  405560:	f851 3b04 	ldr.w	r3, [r1], #4
  405564:	f840 3b04 	str.w	r3, [r0], #4
  405568:	f851 3b04 	ldr.w	r3, [r1], #4
  40556c:	f840 3b04 	str.w	r3, [r0], #4
  405570:	f851 3b04 	ldr.w	r3, [r1], #4
  405574:	f840 3b04 	str.w	r3, [r0], #4
  405578:	3a10      	subs	r2, #16
  40557a:	d2ed      	bcs.n	405558 <memcpy+0x98>
  40557c:	320c      	adds	r2, #12
  40557e:	d305      	bcc.n	40558c <memcpy+0xcc>
  405580:	f851 3b04 	ldr.w	r3, [r1], #4
  405584:	f840 3b04 	str.w	r3, [r0], #4
  405588:	3a04      	subs	r2, #4
  40558a:	d2f9      	bcs.n	405580 <memcpy+0xc0>
  40558c:	3204      	adds	r2, #4
  40558e:	d008      	beq.n	4055a2 <memcpy+0xe2>
  405590:	07d2      	lsls	r2, r2, #31
  405592:	bf1c      	itt	ne
  405594:	f811 3b01 	ldrbne.w	r3, [r1], #1
  405598:	f800 3b01 	strbne.w	r3, [r0], #1
  40559c:	d301      	bcc.n	4055a2 <memcpy+0xe2>
  40559e:	880b      	ldrh	r3, [r1, #0]
  4055a0:	8003      	strh	r3, [r0, #0]
  4055a2:	4660      	mov	r0, ip
  4055a4:	4770      	bx	lr
  4055a6:	bf00      	nop
  4055a8:	2a08      	cmp	r2, #8
  4055aa:	d313      	bcc.n	4055d4 <memcpy+0x114>
  4055ac:	078b      	lsls	r3, r1, #30
  4055ae:	d08d      	beq.n	4054cc <memcpy+0xc>
  4055b0:	f010 0303 	ands.w	r3, r0, #3
  4055b4:	d08a      	beq.n	4054cc <memcpy+0xc>
  4055b6:	f1c3 0304 	rsb	r3, r3, #4
  4055ba:	1ad2      	subs	r2, r2, r3
  4055bc:	07db      	lsls	r3, r3, #31
  4055be:	bf1c      	itt	ne
  4055c0:	f811 3b01 	ldrbne.w	r3, [r1], #1
  4055c4:	f800 3b01 	strbne.w	r3, [r0], #1
  4055c8:	d380      	bcc.n	4054cc <memcpy+0xc>
  4055ca:	f831 3b02 	ldrh.w	r3, [r1], #2
  4055ce:	f820 3b02 	strh.w	r3, [r0], #2
  4055d2:	e77b      	b.n	4054cc <memcpy+0xc>
  4055d4:	3a04      	subs	r2, #4
  4055d6:	d3d9      	bcc.n	40558c <memcpy+0xcc>
  4055d8:	3a01      	subs	r2, #1
  4055da:	f811 3b01 	ldrb.w	r3, [r1], #1
  4055de:	f800 3b01 	strb.w	r3, [r0], #1
  4055e2:	d2f9      	bcs.n	4055d8 <memcpy+0x118>
  4055e4:	780b      	ldrb	r3, [r1, #0]
  4055e6:	7003      	strb	r3, [r0, #0]
  4055e8:	784b      	ldrb	r3, [r1, #1]
  4055ea:	7043      	strb	r3, [r0, #1]
  4055ec:	788b      	ldrb	r3, [r1, #2]
  4055ee:	7083      	strb	r3, [r0, #2]
  4055f0:	4660      	mov	r0, ip
  4055f2:	4770      	bx	lr

004055f4 <memmove>:
  4055f4:	4288      	cmp	r0, r1
  4055f6:	b5f0      	push	{r4, r5, r6, r7, lr}
  4055f8:	d90d      	bls.n	405616 <memmove+0x22>
  4055fa:	188b      	adds	r3, r1, r2
  4055fc:	4298      	cmp	r0, r3
  4055fe:	d20a      	bcs.n	405616 <memmove+0x22>
  405600:	1884      	adds	r4, r0, r2
  405602:	2a00      	cmp	r2, #0
  405604:	d051      	beq.n	4056aa <memmove+0xb6>
  405606:	4622      	mov	r2, r4
  405608:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  40560c:	f802 4d01 	strb.w	r4, [r2, #-1]!
  405610:	4299      	cmp	r1, r3
  405612:	d1f9      	bne.n	405608 <memmove+0x14>
  405614:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405616:	2a0f      	cmp	r2, #15
  405618:	d948      	bls.n	4056ac <memmove+0xb8>
  40561a:	ea41 0300 	orr.w	r3, r1, r0
  40561e:	079b      	lsls	r3, r3, #30
  405620:	d146      	bne.n	4056b0 <memmove+0xbc>
  405622:	f100 0410 	add.w	r4, r0, #16
  405626:	f101 0310 	add.w	r3, r1, #16
  40562a:	4615      	mov	r5, r2
  40562c:	f853 6c10 	ldr.w	r6, [r3, #-16]
  405630:	f844 6c10 	str.w	r6, [r4, #-16]
  405634:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  405638:	f844 6c0c 	str.w	r6, [r4, #-12]
  40563c:	f853 6c08 	ldr.w	r6, [r3, #-8]
  405640:	f844 6c08 	str.w	r6, [r4, #-8]
  405644:	3d10      	subs	r5, #16
  405646:	f853 6c04 	ldr.w	r6, [r3, #-4]
  40564a:	f844 6c04 	str.w	r6, [r4, #-4]
  40564e:	2d0f      	cmp	r5, #15
  405650:	f103 0310 	add.w	r3, r3, #16
  405654:	f104 0410 	add.w	r4, r4, #16
  405658:	d8e8      	bhi.n	40562c <memmove+0x38>
  40565a:	f1a2 0310 	sub.w	r3, r2, #16
  40565e:	f023 030f 	bic.w	r3, r3, #15
  405662:	f002 0e0f 	and.w	lr, r2, #15
  405666:	3310      	adds	r3, #16
  405668:	f1be 0f03 	cmp.w	lr, #3
  40566c:	4419      	add	r1, r3
  40566e:	4403      	add	r3, r0
  405670:	d921      	bls.n	4056b6 <memmove+0xc2>
  405672:	1f1e      	subs	r6, r3, #4
  405674:	460d      	mov	r5, r1
  405676:	4674      	mov	r4, lr
  405678:	3c04      	subs	r4, #4
  40567a:	f855 7b04 	ldr.w	r7, [r5], #4
  40567e:	f846 7f04 	str.w	r7, [r6, #4]!
  405682:	2c03      	cmp	r4, #3
  405684:	d8f8      	bhi.n	405678 <memmove+0x84>
  405686:	f1ae 0404 	sub.w	r4, lr, #4
  40568a:	f024 0403 	bic.w	r4, r4, #3
  40568e:	3404      	adds	r4, #4
  405690:	4421      	add	r1, r4
  405692:	4423      	add	r3, r4
  405694:	f002 0203 	and.w	r2, r2, #3
  405698:	b162      	cbz	r2, 4056b4 <memmove+0xc0>
  40569a:	3b01      	subs	r3, #1
  40569c:	440a      	add	r2, r1
  40569e:	f811 4b01 	ldrb.w	r4, [r1], #1
  4056a2:	f803 4f01 	strb.w	r4, [r3, #1]!
  4056a6:	428a      	cmp	r2, r1
  4056a8:	d1f9      	bne.n	40569e <memmove+0xaa>
  4056aa:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4056ac:	4603      	mov	r3, r0
  4056ae:	e7f3      	b.n	405698 <memmove+0xa4>
  4056b0:	4603      	mov	r3, r0
  4056b2:	e7f2      	b.n	40569a <memmove+0xa6>
  4056b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4056b6:	4672      	mov	r2, lr
  4056b8:	e7ee      	b.n	405698 <memmove+0xa4>
  4056ba:	bf00      	nop

004056bc <__malloc_lock>:
  4056bc:	4801      	ldr	r0, [pc, #4]	; (4056c4 <__malloc_lock+0x8>)
  4056be:	f7ff bb61 	b.w	404d84 <__retarget_lock_acquire_recursive>
  4056c2:	bf00      	nop
  4056c4:	20000e9c 	.word	0x20000e9c

004056c8 <__malloc_unlock>:
  4056c8:	4801      	ldr	r0, [pc, #4]	; (4056d0 <__malloc_unlock+0x8>)
  4056ca:	f7ff bb5d 	b.w	404d88 <__retarget_lock_release_recursive>
  4056ce:	bf00      	nop
  4056d0:	20000e9c 	.word	0x20000e9c

004056d4 <_Balloc>:
  4056d4:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  4056d6:	b570      	push	{r4, r5, r6, lr}
  4056d8:	4605      	mov	r5, r0
  4056da:	460c      	mov	r4, r1
  4056dc:	b14b      	cbz	r3, 4056f2 <_Balloc+0x1e>
  4056de:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
  4056e2:	b180      	cbz	r0, 405706 <_Balloc+0x32>
  4056e4:	6802      	ldr	r2, [r0, #0]
  4056e6:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
  4056ea:	2300      	movs	r3, #0
  4056ec:	6103      	str	r3, [r0, #16]
  4056ee:	60c3      	str	r3, [r0, #12]
  4056f0:	bd70      	pop	{r4, r5, r6, pc}
  4056f2:	2221      	movs	r2, #33	; 0x21
  4056f4:	2104      	movs	r1, #4
  4056f6:	f000 fde7 	bl	4062c8 <_calloc_r>
  4056fa:	64e8      	str	r0, [r5, #76]	; 0x4c
  4056fc:	4603      	mov	r3, r0
  4056fe:	2800      	cmp	r0, #0
  405700:	d1ed      	bne.n	4056de <_Balloc+0xa>
  405702:	2000      	movs	r0, #0
  405704:	bd70      	pop	{r4, r5, r6, pc}
  405706:	2101      	movs	r1, #1
  405708:	fa01 f604 	lsl.w	r6, r1, r4
  40570c:	1d72      	adds	r2, r6, #5
  40570e:	4628      	mov	r0, r5
  405710:	0092      	lsls	r2, r2, #2
  405712:	f000 fdd9 	bl	4062c8 <_calloc_r>
  405716:	2800      	cmp	r0, #0
  405718:	d0f3      	beq.n	405702 <_Balloc+0x2e>
  40571a:	6044      	str	r4, [r0, #4]
  40571c:	6086      	str	r6, [r0, #8]
  40571e:	e7e4      	b.n	4056ea <_Balloc+0x16>

00405720 <_Bfree>:
  405720:	b131      	cbz	r1, 405730 <_Bfree+0x10>
  405722:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  405724:	684a      	ldr	r2, [r1, #4]
  405726:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  40572a:	6008      	str	r0, [r1, #0]
  40572c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  405730:	4770      	bx	lr
  405732:	bf00      	nop

00405734 <__multadd>:
  405734:	b5f0      	push	{r4, r5, r6, r7, lr}
  405736:	690c      	ldr	r4, [r1, #16]
  405738:	b083      	sub	sp, #12
  40573a:	460d      	mov	r5, r1
  40573c:	4606      	mov	r6, r0
  40573e:	f101 0e14 	add.w	lr, r1, #20
  405742:	2700      	movs	r7, #0
  405744:	f8de 0000 	ldr.w	r0, [lr]
  405748:	b281      	uxth	r1, r0
  40574a:	fb02 3301 	mla	r3, r2, r1, r3
  40574e:	0c01      	lsrs	r1, r0, #16
  405750:	0c18      	lsrs	r0, r3, #16
  405752:	fb02 0101 	mla	r1, r2, r1, r0
  405756:	b29b      	uxth	r3, r3
  405758:	3701      	adds	r7, #1
  40575a:	eb03 4301 	add.w	r3, r3, r1, lsl #16
  40575e:	42bc      	cmp	r4, r7
  405760:	f84e 3b04 	str.w	r3, [lr], #4
  405764:	ea4f 4311 	mov.w	r3, r1, lsr #16
  405768:	dcec      	bgt.n	405744 <__multadd+0x10>
  40576a:	b13b      	cbz	r3, 40577c <__multadd+0x48>
  40576c:	68aa      	ldr	r2, [r5, #8]
  40576e:	4294      	cmp	r4, r2
  405770:	da07      	bge.n	405782 <__multadd+0x4e>
  405772:	eb05 0284 	add.w	r2, r5, r4, lsl #2
  405776:	3401      	adds	r4, #1
  405778:	6153      	str	r3, [r2, #20]
  40577a:	612c      	str	r4, [r5, #16]
  40577c:	4628      	mov	r0, r5
  40577e:	b003      	add	sp, #12
  405780:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405782:	6869      	ldr	r1, [r5, #4]
  405784:	9301      	str	r3, [sp, #4]
  405786:	3101      	adds	r1, #1
  405788:	4630      	mov	r0, r6
  40578a:	f7ff ffa3 	bl	4056d4 <_Balloc>
  40578e:	692a      	ldr	r2, [r5, #16]
  405790:	3202      	adds	r2, #2
  405792:	f105 010c 	add.w	r1, r5, #12
  405796:	4607      	mov	r7, r0
  405798:	0092      	lsls	r2, r2, #2
  40579a:	300c      	adds	r0, #12
  40579c:	f7ff fe90 	bl	4054c0 <memcpy>
  4057a0:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
  4057a2:	6869      	ldr	r1, [r5, #4]
  4057a4:	9b01      	ldr	r3, [sp, #4]
  4057a6:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  4057aa:	6028      	str	r0, [r5, #0]
  4057ac:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
  4057b0:	463d      	mov	r5, r7
  4057b2:	e7de      	b.n	405772 <__multadd+0x3e>

004057b4 <__hi0bits>:
  4057b4:	0c02      	lsrs	r2, r0, #16
  4057b6:	0412      	lsls	r2, r2, #16
  4057b8:	4603      	mov	r3, r0
  4057ba:	b9b2      	cbnz	r2, 4057ea <__hi0bits+0x36>
  4057bc:	0403      	lsls	r3, r0, #16
  4057be:	2010      	movs	r0, #16
  4057c0:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
  4057c4:	bf04      	itt	eq
  4057c6:	021b      	lsleq	r3, r3, #8
  4057c8:	3008      	addeq	r0, #8
  4057ca:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
  4057ce:	bf04      	itt	eq
  4057d0:	011b      	lsleq	r3, r3, #4
  4057d2:	3004      	addeq	r0, #4
  4057d4:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
  4057d8:	bf04      	itt	eq
  4057da:	009b      	lsleq	r3, r3, #2
  4057dc:	3002      	addeq	r0, #2
  4057de:	2b00      	cmp	r3, #0
  4057e0:	db02      	blt.n	4057e8 <__hi0bits+0x34>
  4057e2:	005b      	lsls	r3, r3, #1
  4057e4:	d403      	bmi.n	4057ee <__hi0bits+0x3a>
  4057e6:	2020      	movs	r0, #32
  4057e8:	4770      	bx	lr
  4057ea:	2000      	movs	r0, #0
  4057ec:	e7e8      	b.n	4057c0 <__hi0bits+0xc>
  4057ee:	3001      	adds	r0, #1
  4057f0:	4770      	bx	lr
  4057f2:	bf00      	nop

004057f4 <__lo0bits>:
  4057f4:	6803      	ldr	r3, [r0, #0]
  4057f6:	f013 0207 	ands.w	r2, r3, #7
  4057fa:	4601      	mov	r1, r0
  4057fc:	d007      	beq.n	40580e <__lo0bits+0x1a>
  4057fe:	07da      	lsls	r2, r3, #31
  405800:	d421      	bmi.n	405846 <__lo0bits+0x52>
  405802:	0798      	lsls	r0, r3, #30
  405804:	d421      	bmi.n	40584a <__lo0bits+0x56>
  405806:	089b      	lsrs	r3, r3, #2
  405808:	600b      	str	r3, [r1, #0]
  40580a:	2002      	movs	r0, #2
  40580c:	4770      	bx	lr
  40580e:	b298      	uxth	r0, r3
  405810:	b198      	cbz	r0, 40583a <__lo0bits+0x46>
  405812:	4610      	mov	r0, r2
  405814:	f013 0fff 	tst.w	r3, #255	; 0xff
  405818:	bf04      	itt	eq
  40581a:	0a1b      	lsreq	r3, r3, #8
  40581c:	3008      	addeq	r0, #8
  40581e:	071a      	lsls	r2, r3, #28
  405820:	bf04      	itt	eq
  405822:	091b      	lsreq	r3, r3, #4
  405824:	3004      	addeq	r0, #4
  405826:	079a      	lsls	r2, r3, #30
  405828:	bf04      	itt	eq
  40582a:	089b      	lsreq	r3, r3, #2
  40582c:	3002      	addeq	r0, #2
  40582e:	07da      	lsls	r2, r3, #31
  405830:	d407      	bmi.n	405842 <__lo0bits+0x4e>
  405832:	085b      	lsrs	r3, r3, #1
  405834:	d104      	bne.n	405840 <__lo0bits+0x4c>
  405836:	2020      	movs	r0, #32
  405838:	4770      	bx	lr
  40583a:	0c1b      	lsrs	r3, r3, #16
  40583c:	2010      	movs	r0, #16
  40583e:	e7e9      	b.n	405814 <__lo0bits+0x20>
  405840:	3001      	adds	r0, #1
  405842:	600b      	str	r3, [r1, #0]
  405844:	4770      	bx	lr
  405846:	2000      	movs	r0, #0
  405848:	4770      	bx	lr
  40584a:	085b      	lsrs	r3, r3, #1
  40584c:	600b      	str	r3, [r1, #0]
  40584e:	2001      	movs	r0, #1
  405850:	4770      	bx	lr
  405852:	bf00      	nop

00405854 <__i2b>:
  405854:	b510      	push	{r4, lr}
  405856:	460c      	mov	r4, r1
  405858:	2101      	movs	r1, #1
  40585a:	f7ff ff3b 	bl	4056d4 <_Balloc>
  40585e:	2201      	movs	r2, #1
  405860:	6144      	str	r4, [r0, #20]
  405862:	6102      	str	r2, [r0, #16]
  405864:	bd10      	pop	{r4, pc}
  405866:	bf00      	nop

00405868 <__multiply>:
  405868:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40586c:	690c      	ldr	r4, [r1, #16]
  40586e:	6915      	ldr	r5, [r2, #16]
  405870:	42ac      	cmp	r4, r5
  405872:	b083      	sub	sp, #12
  405874:	468b      	mov	fp, r1
  405876:	4616      	mov	r6, r2
  405878:	da04      	bge.n	405884 <__multiply+0x1c>
  40587a:	4622      	mov	r2, r4
  40587c:	46b3      	mov	fp, r6
  40587e:	462c      	mov	r4, r5
  405880:	460e      	mov	r6, r1
  405882:	4615      	mov	r5, r2
  405884:	f8db 3008 	ldr.w	r3, [fp, #8]
  405888:	f8db 1004 	ldr.w	r1, [fp, #4]
  40588c:	eb04 0805 	add.w	r8, r4, r5
  405890:	4598      	cmp	r8, r3
  405892:	bfc8      	it	gt
  405894:	3101      	addgt	r1, #1
  405896:	f7ff ff1d 	bl	4056d4 <_Balloc>
  40589a:	f100 0914 	add.w	r9, r0, #20
  40589e:	eb09 0a88 	add.w	sl, r9, r8, lsl #2
  4058a2:	45d1      	cmp	r9, sl
  4058a4:	9000      	str	r0, [sp, #0]
  4058a6:	d205      	bcs.n	4058b4 <__multiply+0x4c>
  4058a8:	464b      	mov	r3, r9
  4058aa:	2100      	movs	r1, #0
  4058ac:	f843 1b04 	str.w	r1, [r3], #4
  4058b0:	459a      	cmp	sl, r3
  4058b2:	d8fb      	bhi.n	4058ac <__multiply+0x44>
  4058b4:	f106 0c14 	add.w	ip, r6, #20
  4058b8:	eb0c 0385 	add.w	r3, ip, r5, lsl #2
  4058bc:	f10b 0b14 	add.w	fp, fp, #20
  4058c0:	459c      	cmp	ip, r3
  4058c2:	eb0b 0e84 	add.w	lr, fp, r4, lsl #2
  4058c6:	d24c      	bcs.n	405962 <__multiply+0xfa>
  4058c8:	f8cd a004 	str.w	sl, [sp, #4]
  4058cc:	469a      	mov	sl, r3
  4058ce:	f8dc 5000 	ldr.w	r5, [ip]
  4058d2:	b2af      	uxth	r7, r5
  4058d4:	b1ef      	cbz	r7, 405912 <__multiply+0xaa>
  4058d6:	2100      	movs	r1, #0
  4058d8:	464d      	mov	r5, r9
  4058da:	465e      	mov	r6, fp
  4058dc:	460c      	mov	r4, r1
  4058de:	f856 2b04 	ldr.w	r2, [r6], #4
  4058e2:	6828      	ldr	r0, [r5, #0]
  4058e4:	b293      	uxth	r3, r2
  4058e6:	b281      	uxth	r1, r0
  4058e8:	fb07 1303 	mla	r3, r7, r3, r1
  4058ec:	0c12      	lsrs	r2, r2, #16
  4058ee:	0c01      	lsrs	r1, r0, #16
  4058f0:	4423      	add	r3, r4
  4058f2:	fb07 1102 	mla	r1, r7, r2, r1
  4058f6:	eb01 4113 	add.w	r1, r1, r3, lsr #16
  4058fa:	b29b      	uxth	r3, r3
  4058fc:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
  405900:	45b6      	cmp	lr, r6
  405902:	f845 3b04 	str.w	r3, [r5], #4
  405906:	ea4f 4411 	mov.w	r4, r1, lsr #16
  40590a:	d8e8      	bhi.n	4058de <__multiply+0x76>
  40590c:	602c      	str	r4, [r5, #0]
  40590e:	f8dc 5000 	ldr.w	r5, [ip]
  405912:	0c2d      	lsrs	r5, r5, #16
  405914:	d01d      	beq.n	405952 <__multiply+0xea>
  405916:	f8d9 3000 	ldr.w	r3, [r9]
  40591a:	4648      	mov	r0, r9
  40591c:	461c      	mov	r4, r3
  40591e:	4659      	mov	r1, fp
  405920:	2200      	movs	r2, #0
  405922:	880e      	ldrh	r6, [r1, #0]
  405924:	0c24      	lsrs	r4, r4, #16
  405926:	fb05 4406 	mla	r4, r5, r6, r4
  40592a:	4422      	add	r2, r4
  40592c:	b29b      	uxth	r3, r3
  40592e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  405932:	f840 3b04 	str.w	r3, [r0], #4
  405936:	f851 3b04 	ldr.w	r3, [r1], #4
  40593a:	6804      	ldr	r4, [r0, #0]
  40593c:	0c1b      	lsrs	r3, r3, #16
  40593e:	b2a6      	uxth	r6, r4
  405940:	fb05 6303 	mla	r3, r5, r3, r6
  405944:	eb03 4312 	add.w	r3, r3, r2, lsr #16
  405948:	458e      	cmp	lr, r1
  40594a:	ea4f 4213 	mov.w	r2, r3, lsr #16
  40594e:	d8e8      	bhi.n	405922 <__multiply+0xba>
  405950:	6003      	str	r3, [r0, #0]
  405952:	f10c 0c04 	add.w	ip, ip, #4
  405956:	45e2      	cmp	sl, ip
  405958:	f109 0904 	add.w	r9, r9, #4
  40595c:	d8b7      	bhi.n	4058ce <__multiply+0x66>
  40595e:	f8dd a004 	ldr.w	sl, [sp, #4]
  405962:	f1b8 0f00 	cmp.w	r8, #0
  405966:	dd0b      	ble.n	405980 <__multiply+0x118>
  405968:	f85a 3c04 	ldr.w	r3, [sl, #-4]
  40596c:	f1aa 0a04 	sub.w	sl, sl, #4
  405970:	b11b      	cbz	r3, 40597a <__multiply+0x112>
  405972:	e005      	b.n	405980 <__multiply+0x118>
  405974:	f85a 3d04 	ldr.w	r3, [sl, #-4]!
  405978:	b913      	cbnz	r3, 405980 <__multiply+0x118>
  40597a:	f1b8 0801 	subs.w	r8, r8, #1
  40597e:	d1f9      	bne.n	405974 <__multiply+0x10c>
  405980:	9800      	ldr	r0, [sp, #0]
  405982:	f8c0 8010 	str.w	r8, [r0, #16]
  405986:	b003      	add	sp, #12
  405988:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0040598c <__pow5mult>:
  40598c:	f012 0303 	ands.w	r3, r2, #3
  405990:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  405994:	4614      	mov	r4, r2
  405996:	4607      	mov	r7, r0
  405998:	d12e      	bne.n	4059f8 <__pow5mult+0x6c>
  40599a:	460d      	mov	r5, r1
  40599c:	10a4      	asrs	r4, r4, #2
  40599e:	d01c      	beq.n	4059da <__pow5mult+0x4e>
  4059a0:	6cbe      	ldr	r6, [r7, #72]	; 0x48
  4059a2:	b396      	cbz	r6, 405a0a <__pow5mult+0x7e>
  4059a4:	07e3      	lsls	r3, r4, #31
  4059a6:	f04f 0800 	mov.w	r8, #0
  4059aa:	d406      	bmi.n	4059ba <__pow5mult+0x2e>
  4059ac:	1064      	asrs	r4, r4, #1
  4059ae:	d014      	beq.n	4059da <__pow5mult+0x4e>
  4059b0:	6830      	ldr	r0, [r6, #0]
  4059b2:	b1a8      	cbz	r0, 4059e0 <__pow5mult+0x54>
  4059b4:	4606      	mov	r6, r0
  4059b6:	07e3      	lsls	r3, r4, #31
  4059b8:	d5f8      	bpl.n	4059ac <__pow5mult+0x20>
  4059ba:	4632      	mov	r2, r6
  4059bc:	4629      	mov	r1, r5
  4059be:	4638      	mov	r0, r7
  4059c0:	f7ff ff52 	bl	405868 <__multiply>
  4059c4:	b1b5      	cbz	r5, 4059f4 <__pow5mult+0x68>
  4059c6:	686a      	ldr	r2, [r5, #4]
  4059c8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  4059ca:	1064      	asrs	r4, r4, #1
  4059cc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  4059d0:	6029      	str	r1, [r5, #0]
  4059d2:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
  4059d6:	4605      	mov	r5, r0
  4059d8:	d1ea      	bne.n	4059b0 <__pow5mult+0x24>
  4059da:	4628      	mov	r0, r5
  4059dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4059e0:	4632      	mov	r2, r6
  4059e2:	4631      	mov	r1, r6
  4059e4:	4638      	mov	r0, r7
  4059e6:	f7ff ff3f 	bl	405868 <__multiply>
  4059ea:	6030      	str	r0, [r6, #0]
  4059ec:	f8c0 8000 	str.w	r8, [r0]
  4059f0:	4606      	mov	r6, r0
  4059f2:	e7e0      	b.n	4059b6 <__pow5mult+0x2a>
  4059f4:	4605      	mov	r5, r0
  4059f6:	e7d9      	b.n	4059ac <__pow5mult+0x20>
  4059f8:	1e5a      	subs	r2, r3, #1
  4059fa:	4d0b      	ldr	r5, [pc, #44]	; (405a28 <__pow5mult+0x9c>)
  4059fc:	2300      	movs	r3, #0
  4059fe:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
  405a02:	f7ff fe97 	bl	405734 <__multadd>
  405a06:	4605      	mov	r5, r0
  405a08:	e7c8      	b.n	40599c <__pow5mult+0x10>
  405a0a:	2101      	movs	r1, #1
  405a0c:	4638      	mov	r0, r7
  405a0e:	f7ff fe61 	bl	4056d4 <_Balloc>
  405a12:	f240 2171 	movw	r1, #625	; 0x271
  405a16:	2201      	movs	r2, #1
  405a18:	2300      	movs	r3, #0
  405a1a:	6141      	str	r1, [r0, #20]
  405a1c:	6102      	str	r2, [r0, #16]
  405a1e:	4606      	mov	r6, r0
  405a20:	64b8      	str	r0, [r7, #72]	; 0x48
  405a22:	6003      	str	r3, [r0, #0]
  405a24:	e7be      	b.n	4059a4 <__pow5mult+0x18>
  405a26:	bf00      	nop
  405a28:	00407a30 	.word	0x00407a30

00405a2c <__lshift>:
  405a2c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  405a30:	4691      	mov	r9, r2
  405a32:	690a      	ldr	r2, [r1, #16]
  405a34:	688b      	ldr	r3, [r1, #8]
  405a36:	ea4f 1469 	mov.w	r4, r9, asr #5
  405a3a:	eb04 0802 	add.w	r8, r4, r2
  405a3e:	f108 0501 	add.w	r5, r8, #1
  405a42:	429d      	cmp	r5, r3
  405a44:	460e      	mov	r6, r1
  405a46:	4607      	mov	r7, r0
  405a48:	6849      	ldr	r1, [r1, #4]
  405a4a:	dd04      	ble.n	405a56 <__lshift+0x2a>
  405a4c:	005b      	lsls	r3, r3, #1
  405a4e:	429d      	cmp	r5, r3
  405a50:	f101 0101 	add.w	r1, r1, #1
  405a54:	dcfa      	bgt.n	405a4c <__lshift+0x20>
  405a56:	4638      	mov	r0, r7
  405a58:	f7ff fe3c 	bl	4056d4 <_Balloc>
  405a5c:	2c00      	cmp	r4, #0
  405a5e:	f100 0314 	add.w	r3, r0, #20
  405a62:	dd06      	ble.n	405a72 <__lshift+0x46>
  405a64:	eb03 0284 	add.w	r2, r3, r4, lsl #2
  405a68:	2100      	movs	r1, #0
  405a6a:	f843 1b04 	str.w	r1, [r3], #4
  405a6e:	429a      	cmp	r2, r3
  405a70:	d1fb      	bne.n	405a6a <__lshift+0x3e>
  405a72:	6934      	ldr	r4, [r6, #16]
  405a74:	f106 0114 	add.w	r1, r6, #20
  405a78:	f019 091f 	ands.w	r9, r9, #31
  405a7c:	eb01 0e84 	add.w	lr, r1, r4, lsl #2
  405a80:	d01d      	beq.n	405abe <__lshift+0x92>
  405a82:	f1c9 0c20 	rsb	ip, r9, #32
  405a86:	2200      	movs	r2, #0
  405a88:	680c      	ldr	r4, [r1, #0]
  405a8a:	fa04 f409 	lsl.w	r4, r4, r9
  405a8e:	4314      	orrs	r4, r2
  405a90:	f843 4b04 	str.w	r4, [r3], #4
  405a94:	f851 2b04 	ldr.w	r2, [r1], #4
  405a98:	458e      	cmp	lr, r1
  405a9a:	fa22 f20c 	lsr.w	r2, r2, ip
  405a9e:	d8f3      	bhi.n	405a88 <__lshift+0x5c>
  405aa0:	601a      	str	r2, [r3, #0]
  405aa2:	b10a      	cbz	r2, 405aa8 <__lshift+0x7c>
  405aa4:	f108 0502 	add.w	r5, r8, #2
  405aa8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  405aaa:	6872      	ldr	r2, [r6, #4]
  405aac:	3d01      	subs	r5, #1
  405aae:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  405ab2:	6105      	str	r5, [r0, #16]
  405ab4:	6031      	str	r1, [r6, #0]
  405ab6:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  405aba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  405abe:	3b04      	subs	r3, #4
  405ac0:	f851 2b04 	ldr.w	r2, [r1], #4
  405ac4:	f843 2f04 	str.w	r2, [r3, #4]!
  405ac8:	458e      	cmp	lr, r1
  405aca:	d8f9      	bhi.n	405ac0 <__lshift+0x94>
  405acc:	e7ec      	b.n	405aa8 <__lshift+0x7c>
  405ace:	bf00      	nop

00405ad0 <__mcmp>:
  405ad0:	b430      	push	{r4, r5}
  405ad2:	690b      	ldr	r3, [r1, #16]
  405ad4:	4605      	mov	r5, r0
  405ad6:	6900      	ldr	r0, [r0, #16]
  405ad8:	1ac0      	subs	r0, r0, r3
  405ada:	d10f      	bne.n	405afc <__mcmp+0x2c>
  405adc:	009b      	lsls	r3, r3, #2
  405ade:	3514      	adds	r5, #20
  405ae0:	3114      	adds	r1, #20
  405ae2:	4419      	add	r1, r3
  405ae4:	442b      	add	r3, r5
  405ae6:	e001      	b.n	405aec <__mcmp+0x1c>
  405ae8:	429d      	cmp	r5, r3
  405aea:	d207      	bcs.n	405afc <__mcmp+0x2c>
  405aec:	f853 4d04 	ldr.w	r4, [r3, #-4]!
  405af0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  405af4:	4294      	cmp	r4, r2
  405af6:	d0f7      	beq.n	405ae8 <__mcmp+0x18>
  405af8:	d302      	bcc.n	405b00 <__mcmp+0x30>
  405afa:	2001      	movs	r0, #1
  405afc:	bc30      	pop	{r4, r5}
  405afe:	4770      	bx	lr
  405b00:	f04f 30ff 	mov.w	r0, #4294967295
  405b04:	e7fa      	b.n	405afc <__mcmp+0x2c>
  405b06:	bf00      	nop

00405b08 <__mdiff>:
  405b08:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  405b0c:	690f      	ldr	r7, [r1, #16]
  405b0e:	460e      	mov	r6, r1
  405b10:	6911      	ldr	r1, [r2, #16]
  405b12:	1a7f      	subs	r7, r7, r1
  405b14:	2f00      	cmp	r7, #0
  405b16:	4690      	mov	r8, r2
  405b18:	d117      	bne.n	405b4a <__mdiff+0x42>
  405b1a:	0089      	lsls	r1, r1, #2
  405b1c:	f106 0514 	add.w	r5, r6, #20
  405b20:	f102 0e14 	add.w	lr, r2, #20
  405b24:	186b      	adds	r3, r5, r1
  405b26:	4471      	add	r1, lr
  405b28:	e001      	b.n	405b2e <__mdiff+0x26>
  405b2a:	429d      	cmp	r5, r3
  405b2c:	d25c      	bcs.n	405be8 <__mdiff+0xe0>
  405b2e:	f853 2d04 	ldr.w	r2, [r3, #-4]!
  405b32:	f851 4d04 	ldr.w	r4, [r1, #-4]!
  405b36:	42a2      	cmp	r2, r4
  405b38:	d0f7      	beq.n	405b2a <__mdiff+0x22>
  405b3a:	d25e      	bcs.n	405bfa <__mdiff+0xf2>
  405b3c:	4633      	mov	r3, r6
  405b3e:	462c      	mov	r4, r5
  405b40:	4646      	mov	r6, r8
  405b42:	4675      	mov	r5, lr
  405b44:	4698      	mov	r8, r3
  405b46:	2701      	movs	r7, #1
  405b48:	e005      	b.n	405b56 <__mdiff+0x4e>
  405b4a:	db58      	blt.n	405bfe <__mdiff+0xf6>
  405b4c:	f106 0514 	add.w	r5, r6, #20
  405b50:	f108 0414 	add.w	r4, r8, #20
  405b54:	2700      	movs	r7, #0
  405b56:	6871      	ldr	r1, [r6, #4]
  405b58:	f7ff fdbc 	bl	4056d4 <_Balloc>
  405b5c:	f8d8 3010 	ldr.w	r3, [r8, #16]
  405b60:	6936      	ldr	r6, [r6, #16]
  405b62:	60c7      	str	r7, [r0, #12]
  405b64:	eb04 0c83 	add.w	ip, r4, r3, lsl #2
  405b68:	46a6      	mov	lr, r4
  405b6a:	eb05 0786 	add.w	r7, r5, r6, lsl #2
  405b6e:	f100 0414 	add.w	r4, r0, #20
  405b72:	2300      	movs	r3, #0
  405b74:	f85e 1b04 	ldr.w	r1, [lr], #4
  405b78:	f855 8b04 	ldr.w	r8, [r5], #4
  405b7c:	b28a      	uxth	r2, r1
  405b7e:	fa13 f388 	uxtah	r3, r3, r8
  405b82:	0c09      	lsrs	r1, r1, #16
  405b84:	1a9a      	subs	r2, r3, r2
  405b86:	ebc1 4318 	rsb	r3, r1, r8, lsr #16
  405b8a:	eb03 4322 	add.w	r3, r3, r2, asr #16
  405b8e:	b292      	uxth	r2, r2
  405b90:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  405b94:	45f4      	cmp	ip, lr
  405b96:	f844 2b04 	str.w	r2, [r4], #4
  405b9a:	ea4f 4323 	mov.w	r3, r3, asr #16
  405b9e:	d8e9      	bhi.n	405b74 <__mdiff+0x6c>
  405ba0:	42af      	cmp	r7, r5
  405ba2:	d917      	bls.n	405bd4 <__mdiff+0xcc>
  405ba4:	46a4      	mov	ip, r4
  405ba6:	46ae      	mov	lr, r5
  405ba8:	f85e 2b04 	ldr.w	r2, [lr], #4
  405bac:	fa13 f382 	uxtah	r3, r3, r2
  405bb0:	1419      	asrs	r1, r3, #16
  405bb2:	eb01 4112 	add.w	r1, r1, r2, lsr #16
  405bb6:	b29b      	uxth	r3, r3
  405bb8:	ea43 4201 	orr.w	r2, r3, r1, lsl #16
  405bbc:	4577      	cmp	r7, lr
  405bbe:	f84c 2b04 	str.w	r2, [ip], #4
  405bc2:	ea4f 4321 	mov.w	r3, r1, asr #16
  405bc6:	d8ef      	bhi.n	405ba8 <__mdiff+0xa0>
  405bc8:	43ed      	mvns	r5, r5
  405bca:	442f      	add	r7, r5
  405bcc:	f027 0703 	bic.w	r7, r7, #3
  405bd0:	3704      	adds	r7, #4
  405bd2:	443c      	add	r4, r7
  405bd4:	3c04      	subs	r4, #4
  405bd6:	b922      	cbnz	r2, 405be2 <__mdiff+0xda>
  405bd8:	f854 3d04 	ldr.w	r3, [r4, #-4]!
  405bdc:	3e01      	subs	r6, #1
  405bde:	2b00      	cmp	r3, #0
  405be0:	d0fa      	beq.n	405bd8 <__mdiff+0xd0>
  405be2:	6106      	str	r6, [r0, #16]
  405be4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405be8:	2100      	movs	r1, #0
  405bea:	f7ff fd73 	bl	4056d4 <_Balloc>
  405bee:	2201      	movs	r2, #1
  405bf0:	2300      	movs	r3, #0
  405bf2:	6102      	str	r2, [r0, #16]
  405bf4:	6143      	str	r3, [r0, #20]
  405bf6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405bfa:	4674      	mov	r4, lr
  405bfc:	e7ab      	b.n	405b56 <__mdiff+0x4e>
  405bfe:	4633      	mov	r3, r6
  405c00:	f106 0414 	add.w	r4, r6, #20
  405c04:	f102 0514 	add.w	r5, r2, #20
  405c08:	4616      	mov	r6, r2
  405c0a:	2701      	movs	r7, #1
  405c0c:	4698      	mov	r8, r3
  405c0e:	e7a2      	b.n	405b56 <__mdiff+0x4e>

00405c10 <__d2b>:
  405c10:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  405c14:	b082      	sub	sp, #8
  405c16:	2101      	movs	r1, #1
  405c18:	461c      	mov	r4, r3
  405c1a:	f3c3 570a 	ubfx	r7, r3, #20, #11
  405c1e:	4615      	mov	r5, r2
  405c20:	9e08      	ldr	r6, [sp, #32]
  405c22:	f7ff fd57 	bl	4056d4 <_Balloc>
  405c26:	f3c4 0413 	ubfx	r4, r4, #0, #20
  405c2a:	4680      	mov	r8, r0
  405c2c:	b10f      	cbz	r7, 405c32 <__d2b+0x22>
  405c2e:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
  405c32:	9401      	str	r4, [sp, #4]
  405c34:	b31d      	cbz	r5, 405c7e <__d2b+0x6e>
  405c36:	a802      	add	r0, sp, #8
  405c38:	f840 5d08 	str.w	r5, [r0, #-8]!
  405c3c:	f7ff fdda 	bl	4057f4 <__lo0bits>
  405c40:	2800      	cmp	r0, #0
  405c42:	d134      	bne.n	405cae <__d2b+0x9e>
  405c44:	e89d 000c 	ldmia.w	sp, {r2, r3}
  405c48:	f8c8 2014 	str.w	r2, [r8, #20]
  405c4c:	2b00      	cmp	r3, #0
  405c4e:	bf0c      	ite	eq
  405c50:	2101      	moveq	r1, #1
  405c52:	2102      	movne	r1, #2
  405c54:	f8c8 3018 	str.w	r3, [r8, #24]
  405c58:	f8c8 1010 	str.w	r1, [r8, #16]
  405c5c:	b9df      	cbnz	r7, 405c96 <__d2b+0x86>
  405c5e:	eb08 0381 	add.w	r3, r8, r1, lsl #2
  405c62:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  405c66:	6030      	str	r0, [r6, #0]
  405c68:	6918      	ldr	r0, [r3, #16]
  405c6a:	f7ff fda3 	bl	4057b4 <__hi0bits>
  405c6e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  405c70:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
  405c74:	6018      	str	r0, [r3, #0]
  405c76:	4640      	mov	r0, r8
  405c78:	b002      	add	sp, #8
  405c7a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405c7e:	a801      	add	r0, sp, #4
  405c80:	f7ff fdb8 	bl	4057f4 <__lo0bits>
  405c84:	9b01      	ldr	r3, [sp, #4]
  405c86:	f8c8 3014 	str.w	r3, [r8, #20]
  405c8a:	2101      	movs	r1, #1
  405c8c:	3020      	adds	r0, #32
  405c8e:	f8c8 1010 	str.w	r1, [r8, #16]
  405c92:	2f00      	cmp	r7, #0
  405c94:	d0e3      	beq.n	405c5e <__d2b+0x4e>
  405c96:	9b09      	ldr	r3, [sp, #36]	; 0x24
  405c98:	f2a7 4733 	subw	r7, r7, #1075	; 0x433
  405c9c:	4407      	add	r7, r0
  405c9e:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  405ca2:	6037      	str	r7, [r6, #0]
  405ca4:	6018      	str	r0, [r3, #0]
  405ca6:	4640      	mov	r0, r8
  405ca8:	b002      	add	sp, #8
  405caa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405cae:	e89d 000a 	ldmia.w	sp, {r1, r3}
  405cb2:	f1c0 0220 	rsb	r2, r0, #32
  405cb6:	fa03 f202 	lsl.w	r2, r3, r2
  405cba:	430a      	orrs	r2, r1
  405cbc:	40c3      	lsrs	r3, r0
  405cbe:	9301      	str	r3, [sp, #4]
  405cc0:	f8c8 2014 	str.w	r2, [r8, #20]
  405cc4:	e7c2      	b.n	405c4c <__d2b+0x3c>
  405cc6:	bf00      	nop

00405cc8 <_realloc_r>:
  405cc8:	2900      	cmp	r1, #0
  405cca:	f000 8095 	beq.w	405df8 <_realloc_r+0x130>
  405cce:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405cd2:	460d      	mov	r5, r1
  405cd4:	4616      	mov	r6, r2
  405cd6:	b083      	sub	sp, #12
  405cd8:	4680      	mov	r8, r0
  405cda:	f106 070b 	add.w	r7, r6, #11
  405cde:	f7ff fced 	bl	4056bc <__malloc_lock>
  405ce2:	f855 ec04 	ldr.w	lr, [r5, #-4]
  405ce6:	2f16      	cmp	r7, #22
  405ce8:	f02e 0403 	bic.w	r4, lr, #3
  405cec:	f1a5 0908 	sub.w	r9, r5, #8
  405cf0:	d83c      	bhi.n	405d6c <_realloc_r+0xa4>
  405cf2:	2210      	movs	r2, #16
  405cf4:	4617      	mov	r7, r2
  405cf6:	42be      	cmp	r6, r7
  405cf8:	d83d      	bhi.n	405d76 <_realloc_r+0xae>
  405cfa:	4294      	cmp	r4, r2
  405cfc:	da43      	bge.n	405d86 <_realloc_r+0xbe>
  405cfe:	4bc4      	ldr	r3, [pc, #784]	; (406010 <_realloc_r+0x348>)
  405d00:	6899      	ldr	r1, [r3, #8]
  405d02:	eb09 0004 	add.w	r0, r9, r4
  405d06:	4288      	cmp	r0, r1
  405d08:	f000 80b4 	beq.w	405e74 <_realloc_r+0x1ac>
  405d0c:	6843      	ldr	r3, [r0, #4]
  405d0e:	f023 0101 	bic.w	r1, r3, #1
  405d12:	4401      	add	r1, r0
  405d14:	6849      	ldr	r1, [r1, #4]
  405d16:	07c9      	lsls	r1, r1, #31
  405d18:	d54c      	bpl.n	405db4 <_realloc_r+0xec>
  405d1a:	f01e 0f01 	tst.w	lr, #1
  405d1e:	f000 809b 	beq.w	405e58 <_realloc_r+0x190>
  405d22:	4631      	mov	r1, r6
  405d24:	4640      	mov	r0, r8
  405d26:	f7ff f8b1 	bl	404e8c <_malloc_r>
  405d2a:	4606      	mov	r6, r0
  405d2c:	2800      	cmp	r0, #0
  405d2e:	d03a      	beq.n	405da6 <_realloc_r+0xde>
  405d30:	f855 3c04 	ldr.w	r3, [r5, #-4]
  405d34:	f023 0301 	bic.w	r3, r3, #1
  405d38:	444b      	add	r3, r9
  405d3a:	f1a0 0208 	sub.w	r2, r0, #8
  405d3e:	429a      	cmp	r2, r3
  405d40:	f000 8121 	beq.w	405f86 <_realloc_r+0x2be>
  405d44:	1f22      	subs	r2, r4, #4
  405d46:	2a24      	cmp	r2, #36	; 0x24
  405d48:	f200 8107 	bhi.w	405f5a <_realloc_r+0x292>
  405d4c:	2a13      	cmp	r2, #19
  405d4e:	f200 80db 	bhi.w	405f08 <_realloc_r+0x240>
  405d52:	4603      	mov	r3, r0
  405d54:	462a      	mov	r2, r5
  405d56:	6811      	ldr	r1, [r2, #0]
  405d58:	6019      	str	r1, [r3, #0]
  405d5a:	6851      	ldr	r1, [r2, #4]
  405d5c:	6059      	str	r1, [r3, #4]
  405d5e:	6892      	ldr	r2, [r2, #8]
  405d60:	609a      	str	r2, [r3, #8]
  405d62:	4629      	mov	r1, r5
  405d64:	4640      	mov	r0, r8
  405d66:	f7fe fd73 	bl	404850 <_free_r>
  405d6a:	e01c      	b.n	405da6 <_realloc_r+0xde>
  405d6c:	f027 0707 	bic.w	r7, r7, #7
  405d70:	2f00      	cmp	r7, #0
  405d72:	463a      	mov	r2, r7
  405d74:	dabf      	bge.n	405cf6 <_realloc_r+0x2e>
  405d76:	2600      	movs	r6, #0
  405d78:	230c      	movs	r3, #12
  405d7a:	4630      	mov	r0, r6
  405d7c:	f8c8 3000 	str.w	r3, [r8]
  405d80:	b003      	add	sp, #12
  405d82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405d86:	462e      	mov	r6, r5
  405d88:	1be3      	subs	r3, r4, r7
  405d8a:	2b0f      	cmp	r3, #15
  405d8c:	d81e      	bhi.n	405dcc <_realloc_r+0x104>
  405d8e:	f8d9 3004 	ldr.w	r3, [r9, #4]
  405d92:	f003 0301 	and.w	r3, r3, #1
  405d96:	4323      	orrs	r3, r4
  405d98:	444c      	add	r4, r9
  405d9a:	f8c9 3004 	str.w	r3, [r9, #4]
  405d9e:	6863      	ldr	r3, [r4, #4]
  405da0:	f043 0301 	orr.w	r3, r3, #1
  405da4:	6063      	str	r3, [r4, #4]
  405da6:	4640      	mov	r0, r8
  405da8:	f7ff fc8e 	bl	4056c8 <__malloc_unlock>
  405dac:	4630      	mov	r0, r6
  405dae:	b003      	add	sp, #12
  405db0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405db4:	f023 0303 	bic.w	r3, r3, #3
  405db8:	18e1      	adds	r1, r4, r3
  405dba:	4291      	cmp	r1, r2
  405dbc:	db1f      	blt.n	405dfe <_realloc_r+0x136>
  405dbe:	68c3      	ldr	r3, [r0, #12]
  405dc0:	6882      	ldr	r2, [r0, #8]
  405dc2:	462e      	mov	r6, r5
  405dc4:	60d3      	str	r3, [r2, #12]
  405dc6:	460c      	mov	r4, r1
  405dc8:	609a      	str	r2, [r3, #8]
  405dca:	e7dd      	b.n	405d88 <_realloc_r+0xc0>
  405dcc:	f8d9 2004 	ldr.w	r2, [r9, #4]
  405dd0:	eb09 0107 	add.w	r1, r9, r7
  405dd4:	f002 0201 	and.w	r2, r2, #1
  405dd8:	444c      	add	r4, r9
  405dda:	f043 0301 	orr.w	r3, r3, #1
  405dde:	4317      	orrs	r7, r2
  405de0:	f8c9 7004 	str.w	r7, [r9, #4]
  405de4:	604b      	str	r3, [r1, #4]
  405de6:	6863      	ldr	r3, [r4, #4]
  405de8:	f043 0301 	orr.w	r3, r3, #1
  405dec:	3108      	adds	r1, #8
  405dee:	6063      	str	r3, [r4, #4]
  405df0:	4640      	mov	r0, r8
  405df2:	f7fe fd2d 	bl	404850 <_free_r>
  405df6:	e7d6      	b.n	405da6 <_realloc_r+0xde>
  405df8:	4611      	mov	r1, r2
  405dfa:	f7ff b847 	b.w	404e8c <_malloc_r>
  405dfe:	f01e 0f01 	tst.w	lr, #1
  405e02:	d18e      	bne.n	405d22 <_realloc_r+0x5a>
  405e04:	f855 1c08 	ldr.w	r1, [r5, #-8]
  405e08:	eba9 0a01 	sub.w	sl, r9, r1
  405e0c:	f8da 1004 	ldr.w	r1, [sl, #4]
  405e10:	f021 0103 	bic.w	r1, r1, #3
  405e14:	440b      	add	r3, r1
  405e16:	4423      	add	r3, r4
  405e18:	4293      	cmp	r3, r2
  405e1a:	db25      	blt.n	405e68 <_realloc_r+0x1a0>
  405e1c:	68c2      	ldr	r2, [r0, #12]
  405e1e:	6881      	ldr	r1, [r0, #8]
  405e20:	4656      	mov	r6, sl
  405e22:	60ca      	str	r2, [r1, #12]
  405e24:	6091      	str	r1, [r2, #8]
  405e26:	f8da 100c 	ldr.w	r1, [sl, #12]
  405e2a:	f856 0f08 	ldr.w	r0, [r6, #8]!
  405e2e:	1f22      	subs	r2, r4, #4
  405e30:	2a24      	cmp	r2, #36	; 0x24
  405e32:	60c1      	str	r1, [r0, #12]
  405e34:	6088      	str	r0, [r1, #8]
  405e36:	f200 8094 	bhi.w	405f62 <_realloc_r+0x29a>
  405e3a:	2a13      	cmp	r2, #19
  405e3c:	d96f      	bls.n	405f1e <_realloc_r+0x256>
  405e3e:	6829      	ldr	r1, [r5, #0]
  405e40:	f8ca 1008 	str.w	r1, [sl, #8]
  405e44:	6869      	ldr	r1, [r5, #4]
  405e46:	f8ca 100c 	str.w	r1, [sl, #12]
  405e4a:	2a1b      	cmp	r2, #27
  405e4c:	f200 80a2 	bhi.w	405f94 <_realloc_r+0x2cc>
  405e50:	3508      	adds	r5, #8
  405e52:	f10a 0210 	add.w	r2, sl, #16
  405e56:	e063      	b.n	405f20 <_realloc_r+0x258>
  405e58:	f855 3c08 	ldr.w	r3, [r5, #-8]
  405e5c:	eba9 0a03 	sub.w	sl, r9, r3
  405e60:	f8da 1004 	ldr.w	r1, [sl, #4]
  405e64:	f021 0103 	bic.w	r1, r1, #3
  405e68:	1863      	adds	r3, r4, r1
  405e6a:	4293      	cmp	r3, r2
  405e6c:	f6ff af59 	blt.w	405d22 <_realloc_r+0x5a>
  405e70:	4656      	mov	r6, sl
  405e72:	e7d8      	b.n	405e26 <_realloc_r+0x15e>
  405e74:	6841      	ldr	r1, [r0, #4]
  405e76:	f021 0b03 	bic.w	fp, r1, #3
  405e7a:	44a3      	add	fp, r4
  405e7c:	f107 0010 	add.w	r0, r7, #16
  405e80:	4583      	cmp	fp, r0
  405e82:	da56      	bge.n	405f32 <_realloc_r+0x26a>
  405e84:	f01e 0f01 	tst.w	lr, #1
  405e88:	f47f af4b 	bne.w	405d22 <_realloc_r+0x5a>
  405e8c:	f855 1c08 	ldr.w	r1, [r5, #-8]
  405e90:	eba9 0a01 	sub.w	sl, r9, r1
  405e94:	f8da 1004 	ldr.w	r1, [sl, #4]
  405e98:	f021 0103 	bic.w	r1, r1, #3
  405e9c:	448b      	add	fp, r1
  405e9e:	4558      	cmp	r0, fp
  405ea0:	dce2      	bgt.n	405e68 <_realloc_r+0x1a0>
  405ea2:	4656      	mov	r6, sl
  405ea4:	f8da 100c 	ldr.w	r1, [sl, #12]
  405ea8:	f856 0f08 	ldr.w	r0, [r6, #8]!
  405eac:	1f22      	subs	r2, r4, #4
  405eae:	2a24      	cmp	r2, #36	; 0x24
  405eb0:	60c1      	str	r1, [r0, #12]
  405eb2:	6088      	str	r0, [r1, #8]
  405eb4:	f200 808f 	bhi.w	405fd6 <_realloc_r+0x30e>
  405eb8:	2a13      	cmp	r2, #19
  405eba:	f240 808a 	bls.w	405fd2 <_realloc_r+0x30a>
  405ebe:	6829      	ldr	r1, [r5, #0]
  405ec0:	f8ca 1008 	str.w	r1, [sl, #8]
  405ec4:	6869      	ldr	r1, [r5, #4]
  405ec6:	f8ca 100c 	str.w	r1, [sl, #12]
  405eca:	2a1b      	cmp	r2, #27
  405ecc:	f200 808a 	bhi.w	405fe4 <_realloc_r+0x31c>
  405ed0:	3508      	adds	r5, #8
  405ed2:	f10a 0210 	add.w	r2, sl, #16
  405ed6:	6829      	ldr	r1, [r5, #0]
  405ed8:	6011      	str	r1, [r2, #0]
  405eda:	6869      	ldr	r1, [r5, #4]
  405edc:	6051      	str	r1, [r2, #4]
  405ede:	68a9      	ldr	r1, [r5, #8]
  405ee0:	6091      	str	r1, [r2, #8]
  405ee2:	eb0a 0107 	add.w	r1, sl, r7
  405ee6:	ebab 0207 	sub.w	r2, fp, r7
  405eea:	f042 0201 	orr.w	r2, r2, #1
  405eee:	6099      	str	r1, [r3, #8]
  405ef0:	604a      	str	r2, [r1, #4]
  405ef2:	f8da 3004 	ldr.w	r3, [sl, #4]
  405ef6:	f003 0301 	and.w	r3, r3, #1
  405efa:	431f      	orrs	r7, r3
  405efc:	4640      	mov	r0, r8
  405efe:	f8ca 7004 	str.w	r7, [sl, #4]
  405f02:	f7ff fbe1 	bl	4056c8 <__malloc_unlock>
  405f06:	e751      	b.n	405dac <_realloc_r+0xe4>
  405f08:	682b      	ldr	r3, [r5, #0]
  405f0a:	6003      	str	r3, [r0, #0]
  405f0c:	686b      	ldr	r3, [r5, #4]
  405f0e:	6043      	str	r3, [r0, #4]
  405f10:	2a1b      	cmp	r2, #27
  405f12:	d82d      	bhi.n	405f70 <_realloc_r+0x2a8>
  405f14:	f100 0308 	add.w	r3, r0, #8
  405f18:	f105 0208 	add.w	r2, r5, #8
  405f1c:	e71b      	b.n	405d56 <_realloc_r+0x8e>
  405f1e:	4632      	mov	r2, r6
  405f20:	6829      	ldr	r1, [r5, #0]
  405f22:	6011      	str	r1, [r2, #0]
  405f24:	6869      	ldr	r1, [r5, #4]
  405f26:	6051      	str	r1, [r2, #4]
  405f28:	68a9      	ldr	r1, [r5, #8]
  405f2a:	6091      	str	r1, [r2, #8]
  405f2c:	461c      	mov	r4, r3
  405f2e:	46d1      	mov	r9, sl
  405f30:	e72a      	b.n	405d88 <_realloc_r+0xc0>
  405f32:	eb09 0107 	add.w	r1, r9, r7
  405f36:	ebab 0b07 	sub.w	fp, fp, r7
  405f3a:	f04b 0201 	orr.w	r2, fp, #1
  405f3e:	6099      	str	r1, [r3, #8]
  405f40:	604a      	str	r2, [r1, #4]
  405f42:	f855 3c04 	ldr.w	r3, [r5, #-4]
  405f46:	f003 0301 	and.w	r3, r3, #1
  405f4a:	431f      	orrs	r7, r3
  405f4c:	4640      	mov	r0, r8
  405f4e:	f845 7c04 	str.w	r7, [r5, #-4]
  405f52:	f7ff fbb9 	bl	4056c8 <__malloc_unlock>
  405f56:	462e      	mov	r6, r5
  405f58:	e728      	b.n	405dac <_realloc_r+0xe4>
  405f5a:	4629      	mov	r1, r5
  405f5c:	f7ff fb4a 	bl	4055f4 <memmove>
  405f60:	e6ff      	b.n	405d62 <_realloc_r+0x9a>
  405f62:	4629      	mov	r1, r5
  405f64:	4630      	mov	r0, r6
  405f66:	461c      	mov	r4, r3
  405f68:	46d1      	mov	r9, sl
  405f6a:	f7ff fb43 	bl	4055f4 <memmove>
  405f6e:	e70b      	b.n	405d88 <_realloc_r+0xc0>
  405f70:	68ab      	ldr	r3, [r5, #8]
  405f72:	6083      	str	r3, [r0, #8]
  405f74:	68eb      	ldr	r3, [r5, #12]
  405f76:	60c3      	str	r3, [r0, #12]
  405f78:	2a24      	cmp	r2, #36	; 0x24
  405f7a:	d017      	beq.n	405fac <_realloc_r+0x2e4>
  405f7c:	f100 0310 	add.w	r3, r0, #16
  405f80:	f105 0210 	add.w	r2, r5, #16
  405f84:	e6e7      	b.n	405d56 <_realloc_r+0x8e>
  405f86:	f850 3c04 	ldr.w	r3, [r0, #-4]
  405f8a:	f023 0303 	bic.w	r3, r3, #3
  405f8e:	441c      	add	r4, r3
  405f90:	462e      	mov	r6, r5
  405f92:	e6f9      	b.n	405d88 <_realloc_r+0xc0>
  405f94:	68a9      	ldr	r1, [r5, #8]
  405f96:	f8ca 1010 	str.w	r1, [sl, #16]
  405f9a:	68e9      	ldr	r1, [r5, #12]
  405f9c:	f8ca 1014 	str.w	r1, [sl, #20]
  405fa0:	2a24      	cmp	r2, #36	; 0x24
  405fa2:	d00c      	beq.n	405fbe <_realloc_r+0x2f6>
  405fa4:	3510      	adds	r5, #16
  405fa6:	f10a 0218 	add.w	r2, sl, #24
  405faa:	e7b9      	b.n	405f20 <_realloc_r+0x258>
  405fac:	692b      	ldr	r3, [r5, #16]
  405fae:	6103      	str	r3, [r0, #16]
  405fb0:	696b      	ldr	r3, [r5, #20]
  405fb2:	6143      	str	r3, [r0, #20]
  405fb4:	f105 0218 	add.w	r2, r5, #24
  405fb8:	f100 0318 	add.w	r3, r0, #24
  405fbc:	e6cb      	b.n	405d56 <_realloc_r+0x8e>
  405fbe:	692a      	ldr	r2, [r5, #16]
  405fc0:	f8ca 2018 	str.w	r2, [sl, #24]
  405fc4:	696a      	ldr	r2, [r5, #20]
  405fc6:	f8ca 201c 	str.w	r2, [sl, #28]
  405fca:	3518      	adds	r5, #24
  405fcc:	f10a 0220 	add.w	r2, sl, #32
  405fd0:	e7a6      	b.n	405f20 <_realloc_r+0x258>
  405fd2:	4632      	mov	r2, r6
  405fd4:	e77f      	b.n	405ed6 <_realloc_r+0x20e>
  405fd6:	4629      	mov	r1, r5
  405fd8:	4630      	mov	r0, r6
  405fda:	9301      	str	r3, [sp, #4]
  405fdc:	f7ff fb0a 	bl	4055f4 <memmove>
  405fe0:	9b01      	ldr	r3, [sp, #4]
  405fe2:	e77e      	b.n	405ee2 <_realloc_r+0x21a>
  405fe4:	68a9      	ldr	r1, [r5, #8]
  405fe6:	f8ca 1010 	str.w	r1, [sl, #16]
  405fea:	68e9      	ldr	r1, [r5, #12]
  405fec:	f8ca 1014 	str.w	r1, [sl, #20]
  405ff0:	2a24      	cmp	r2, #36	; 0x24
  405ff2:	d003      	beq.n	405ffc <_realloc_r+0x334>
  405ff4:	3510      	adds	r5, #16
  405ff6:	f10a 0218 	add.w	r2, sl, #24
  405ffa:	e76c      	b.n	405ed6 <_realloc_r+0x20e>
  405ffc:	692a      	ldr	r2, [r5, #16]
  405ffe:	f8ca 2018 	str.w	r2, [sl, #24]
  406002:	696a      	ldr	r2, [r5, #20]
  406004:	f8ca 201c 	str.w	r2, [sl, #28]
  406008:	3518      	adds	r5, #24
  40600a:	f10a 0220 	add.w	r2, sl, #32
  40600e:	e762      	b.n	405ed6 <_realloc_r+0x20e>
  406010:	200005d0 	.word	0x200005d0

00406014 <_sbrk_r>:
  406014:	b538      	push	{r3, r4, r5, lr}
  406016:	4c07      	ldr	r4, [pc, #28]	; (406034 <_sbrk_r+0x20>)
  406018:	2300      	movs	r3, #0
  40601a:	4605      	mov	r5, r0
  40601c:	4608      	mov	r0, r1
  40601e:	6023      	str	r3, [r4, #0]
  406020:	f7fb fa7a 	bl	401518 <_sbrk>
  406024:	1c43      	adds	r3, r0, #1
  406026:	d000      	beq.n	40602a <_sbrk_r+0x16>
  406028:	bd38      	pop	{r3, r4, r5, pc}
  40602a:	6823      	ldr	r3, [r4, #0]
  40602c:	2b00      	cmp	r3, #0
  40602e:	d0fb      	beq.n	406028 <_sbrk_r+0x14>
  406030:	602b      	str	r3, [r5, #0]
  406032:	bd38      	pop	{r3, r4, r5, pc}
  406034:	20000eb0 	.word	0x20000eb0

00406038 <__sread>:
  406038:	b510      	push	{r4, lr}
  40603a:	460c      	mov	r4, r1
  40603c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  406040:	f000 fa22 	bl	406488 <_read_r>
  406044:	2800      	cmp	r0, #0
  406046:	db03      	blt.n	406050 <__sread+0x18>
  406048:	6d23      	ldr	r3, [r4, #80]	; 0x50
  40604a:	4403      	add	r3, r0
  40604c:	6523      	str	r3, [r4, #80]	; 0x50
  40604e:	bd10      	pop	{r4, pc}
  406050:	89a3      	ldrh	r3, [r4, #12]
  406052:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  406056:	81a3      	strh	r3, [r4, #12]
  406058:	bd10      	pop	{r4, pc}
  40605a:	bf00      	nop

0040605c <__swrite>:
  40605c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  406060:	4616      	mov	r6, r2
  406062:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
  406066:	461f      	mov	r7, r3
  406068:	05d3      	lsls	r3, r2, #23
  40606a:	460c      	mov	r4, r1
  40606c:	4605      	mov	r5, r0
  40606e:	d507      	bpl.n	406080 <__swrite+0x24>
  406070:	2200      	movs	r2, #0
  406072:	2302      	movs	r3, #2
  406074:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  406078:	f000 f9f0 	bl	40645c <_lseek_r>
  40607c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  406080:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  406084:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  406088:	81a2      	strh	r2, [r4, #12]
  40608a:	463b      	mov	r3, r7
  40608c:	4632      	mov	r2, r6
  40608e:	4628      	mov	r0, r5
  406090:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  406094:	f000 b8a0 	b.w	4061d8 <_write_r>

00406098 <__sseek>:
  406098:	b510      	push	{r4, lr}
  40609a:	460c      	mov	r4, r1
  40609c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4060a0:	f000 f9dc 	bl	40645c <_lseek_r>
  4060a4:	89a3      	ldrh	r3, [r4, #12]
  4060a6:	1c42      	adds	r2, r0, #1
  4060a8:	bf0e      	itee	eq
  4060aa:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  4060ae:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  4060b2:	6520      	strne	r0, [r4, #80]	; 0x50
  4060b4:	81a3      	strh	r3, [r4, #12]
  4060b6:	bd10      	pop	{r4, pc}

004060b8 <__sclose>:
  4060b8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4060bc:	f000 b934 	b.w	406328 <_close_r>

004060c0 <__ssprint_r>:
  4060c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4060c4:	6893      	ldr	r3, [r2, #8]
  4060c6:	b083      	sub	sp, #12
  4060c8:	4690      	mov	r8, r2
  4060ca:	2b00      	cmp	r3, #0
  4060cc:	d070      	beq.n	4061b0 <__ssprint_r+0xf0>
  4060ce:	4682      	mov	sl, r0
  4060d0:	460c      	mov	r4, r1
  4060d2:	6817      	ldr	r7, [r2, #0]
  4060d4:	688d      	ldr	r5, [r1, #8]
  4060d6:	6808      	ldr	r0, [r1, #0]
  4060d8:	e042      	b.n	406160 <__ssprint_r+0xa0>
  4060da:	89a3      	ldrh	r3, [r4, #12]
  4060dc:	f413 6f90 	tst.w	r3, #1152	; 0x480
  4060e0:	d02e      	beq.n	406140 <__ssprint_r+0x80>
  4060e2:	6965      	ldr	r5, [r4, #20]
  4060e4:	6921      	ldr	r1, [r4, #16]
  4060e6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
  4060ea:	eba0 0b01 	sub.w	fp, r0, r1
  4060ee:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
  4060f2:	f10b 0001 	add.w	r0, fp, #1
  4060f6:	106d      	asrs	r5, r5, #1
  4060f8:	4430      	add	r0, r6
  4060fa:	42a8      	cmp	r0, r5
  4060fc:	462a      	mov	r2, r5
  4060fe:	bf84      	itt	hi
  406100:	4605      	movhi	r5, r0
  406102:	462a      	movhi	r2, r5
  406104:	055b      	lsls	r3, r3, #21
  406106:	d538      	bpl.n	40617a <__ssprint_r+0xba>
  406108:	4611      	mov	r1, r2
  40610a:	4650      	mov	r0, sl
  40610c:	f7fe febe 	bl	404e8c <_malloc_r>
  406110:	2800      	cmp	r0, #0
  406112:	d03c      	beq.n	40618e <__ssprint_r+0xce>
  406114:	465a      	mov	r2, fp
  406116:	6921      	ldr	r1, [r4, #16]
  406118:	9001      	str	r0, [sp, #4]
  40611a:	f7ff f9d1 	bl	4054c0 <memcpy>
  40611e:	89a2      	ldrh	r2, [r4, #12]
  406120:	9b01      	ldr	r3, [sp, #4]
  406122:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  406126:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  40612a:	81a2      	strh	r2, [r4, #12]
  40612c:	eba5 020b 	sub.w	r2, r5, fp
  406130:	eb03 000b 	add.w	r0, r3, fp
  406134:	6165      	str	r5, [r4, #20]
  406136:	6123      	str	r3, [r4, #16]
  406138:	6020      	str	r0, [r4, #0]
  40613a:	60a2      	str	r2, [r4, #8]
  40613c:	4635      	mov	r5, r6
  40613e:	46b3      	mov	fp, r6
  406140:	465a      	mov	r2, fp
  406142:	4649      	mov	r1, r9
  406144:	f7ff fa56 	bl	4055f4 <memmove>
  406148:	f8d8 3008 	ldr.w	r3, [r8, #8]
  40614c:	68a2      	ldr	r2, [r4, #8]
  40614e:	6820      	ldr	r0, [r4, #0]
  406150:	1b55      	subs	r5, r2, r5
  406152:	4458      	add	r0, fp
  406154:	1b9e      	subs	r6, r3, r6
  406156:	60a5      	str	r5, [r4, #8]
  406158:	6020      	str	r0, [r4, #0]
  40615a:	f8c8 6008 	str.w	r6, [r8, #8]
  40615e:	b33e      	cbz	r6, 4061b0 <__ssprint_r+0xf0>
  406160:	687e      	ldr	r6, [r7, #4]
  406162:	463b      	mov	r3, r7
  406164:	3708      	adds	r7, #8
  406166:	2e00      	cmp	r6, #0
  406168:	d0fa      	beq.n	406160 <__ssprint_r+0xa0>
  40616a:	42ae      	cmp	r6, r5
  40616c:	f8d3 9000 	ldr.w	r9, [r3]
  406170:	46ab      	mov	fp, r5
  406172:	d2b2      	bcs.n	4060da <__ssprint_r+0x1a>
  406174:	4635      	mov	r5, r6
  406176:	46b3      	mov	fp, r6
  406178:	e7e2      	b.n	406140 <__ssprint_r+0x80>
  40617a:	4650      	mov	r0, sl
  40617c:	f7ff fda4 	bl	405cc8 <_realloc_r>
  406180:	4603      	mov	r3, r0
  406182:	2800      	cmp	r0, #0
  406184:	d1d2      	bne.n	40612c <__ssprint_r+0x6c>
  406186:	6921      	ldr	r1, [r4, #16]
  406188:	4650      	mov	r0, sl
  40618a:	f7fe fb61 	bl	404850 <_free_r>
  40618e:	230c      	movs	r3, #12
  406190:	f8ca 3000 	str.w	r3, [sl]
  406194:	89a3      	ldrh	r3, [r4, #12]
  406196:	2200      	movs	r2, #0
  406198:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40619c:	f04f 30ff 	mov.w	r0, #4294967295
  4061a0:	81a3      	strh	r3, [r4, #12]
  4061a2:	f8c8 2008 	str.w	r2, [r8, #8]
  4061a6:	f8c8 2004 	str.w	r2, [r8, #4]
  4061aa:	b003      	add	sp, #12
  4061ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4061b0:	2000      	movs	r0, #0
  4061b2:	f8c8 0004 	str.w	r0, [r8, #4]
  4061b6:	b003      	add	sp, #12
  4061b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

004061bc <__ascii_wctomb>:
  4061bc:	b121      	cbz	r1, 4061c8 <__ascii_wctomb+0xc>
  4061be:	2aff      	cmp	r2, #255	; 0xff
  4061c0:	d804      	bhi.n	4061cc <__ascii_wctomb+0x10>
  4061c2:	700a      	strb	r2, [r1, #0]
  4061c4:	2001      	movs	r0, #1
  4061c6:	4770      	bx	lr
  4061c8:	4608      	mov	r0, r1
  4061ca:	4770      	bx	lr
  4061cc:	238a      	movs	r3, #138	; 0x8a
  4061ce:	6003      	str	r3, [r0, #0]
  4061d0:	f04f 30ff 	mov.w	r0, #4294967295
  4061d4:	4770      	bx	lr
  4061d6:	bf00      	nop

004061d8 <_write_r>:
  4061d8:	b570      	push	{r4, r5, r6, lr}
  4061da:	460d      	mov	r5, r1
  4061dc:	4c08      	ldr	r4, [pc, #32]	; (406200 <_write_r+0x28>)
  4061de:	4611      	mov	r1, r2
  4061e0:	4606      	mov	r6, r0
  4061e2:	461a      	mov	r2, r3
  4061e4:	4628      	mov	r0, r5
  4061e6:	2300      	movs	r3, #0
  4061e8:	6023      	str	r3, [r4, #0]
  4061ea:	f7fa fcbd 	bl	400b68 <_write>
  4061ee:	1c43      	adds	r3, r0, #1
  4061f0:	d000      	beq.n	4061f4 <_write_r+0x1c>
  4061f2:	bd70      	pop	{r4, r5, r6, pc}
  4061f4:	6823      	ldr	r3, [r4, #0]
  4061f6:	2b00      	cmp	r3, #0
  4061f8:	d0fb      	beq.n	4061f2 <_write_r+0x1a>
  4061fa:	6033      	str	r3, [r6, #0]
  4061fc:	bd70      	pop	{r4, r5, r6, pc}
  4061fe:	bf00      	nop
  406200:	20000eb0 	.word	0x20000eb0

00406204 <__register_exitproc>:
  406204:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  406208:	4d2c      	ldr	r5, [pc, #176]	; (4062bc <__register_exitproc+0xb8>)
  40620a:	4606      	mov	r6, r0
  40620c:	6828      	ldr	r0, [r5, #0]
  40620e:	4698      	mov	r8, r3
  406210:	460f      	mov	r7, r1
  406212:	4691      	mov	r9, r2
  406214:	f7fe fdb6 	bl	404d84 <__retarget_lock_acquire_recursive>
  406218:	4b29      	ldr	r3, [pc, #164]	; (4062c0 <__register_exitproc+0xbc>)
  40621a:	681c      	ldr	r4, [r3, #0]
  40621c:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  406220:	2b00      	cmp	r3, #0
  406222:	d03e      	beq.n	4062a2 <__register_exitproc+0x9e>
  406224:	685a      	ldr	r2, [r3, #4]
  406226:	2a1f      	cmp	r2, #31
  406228:	dc1c      	bgt.n	406264 <__register_exitproc+0x60>
  40622a:	f102 0e01 	add.w	lr, r2, #1
  40622e:	b176      	cbz	r6, 40624e <__register_exitproc+0x4a>
  406230:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  406234:	2401      	movs	r4, #1
  406236:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  40623a:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  40623e:	4094      	lsls	r4, r2
  406240:	4320      	orrs	r0, r4
  406242:	2e02      	cmp	r6, #2
  406244:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  406248:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  40624c:	d023      	beq.n	406296 <__register_exitproc+0x92>
  40624e:	3202      	adds	r2, #2
  406250:	f8c3 e004 	str.w	lr, [r3, #4]
  406254:	6828      	ldr	r0, [r5, #0]
  406256:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  40625a:	f7fe fd95 	bl	404d88 <__retarget_lock_release_recursive>
  40625e:	2000      	movs	r0, #0
  406260:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  406264:	4b17      	ldr	r3, [pc, #92]	; (4062c4 <__register_exitproc+0xc0>)
  406266:	b30b      	cbz	r3, 4062ac <__register_exitproc+0xa8>
  406268:	f44f 70c8 	mov.w	r0, #400	; 0x190
  40626c:	f7fe fe06 	bl	404e7c <malloc>
  406270:	4603      	mov	r3, r0
  406272:	b1d8      	cbz	r0, 4062ac <__register_exitproc+0xa8>
  406274:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  406278:	6002      	str	r2, [r0, #0]
  40627a:	2100      	movs	r1, #0
  40627c:	6041      	str	r1, [r0, #4]
  40627e:	460a      	mov	r2, r1
  406280:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  406284:	f04f 0e01 	mov.w	lr, #1
  406288:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  40628c:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  406290:	2e00      	cmp	r6, #0
  406292:	d0dc      	beq.n	40624e <__register_exitproc+0x4a>
  406294:	e7cc      	b.n	406230 <__register_exitproc+0x2c>
  406296:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  40629a:	430c      	orrs	r4, r1
  40629c:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  4062a0:	e7d5      	b.n	40624e <__register_exitproc+0x4a>
  4062a2:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  4062a6:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  4062aa:	e7bb      	b.n	406224 <__register_exitproc+0x20>
  4062ac:	6828      	ldr	r0, [r5, #0]
  4062ae:	f7fe fd6b 	bl	404d88 <__retarget_lock_release_recursive>
  4062b2:	f04f 30ff 	mov.w	r0, #4294967295
  4062b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4062ba:	bf00      	nop
  4062bc:	20000460 	.word	0x20000460
  4062c0:	004078b0 	.word	0x004078b0
  4062c4:	00404e7d 	.word	0x00404e7d

004062c8 <_calloc_r>:
  4062c8:	b510      	push	{r4, lr}
  4062ca:	fb02 f101 	mul.w	r1, r2, r1
  4062ce:	f7fe fddd 	bl	404e8c <_malloc_r>
  4062d2:	4604      	mov	r4, r0
  4062d4:	b1d8      	cbz	r0, 40630e <_calloc_r+0x46>
  4062d6:	f850 2c04 	ldr.w	r2, [r0, #-4]
  4062da:	f022 0203 	bic.w	r2, r2, #3
  4062de:	3a04      	subs	r2, #4
  4062e0:	2a24      	cmp	r2, #36	; 0x24
  4062e2:	d818      	bhi.n	406316 <_calloc_r+0x4e>
  4062e4:	2a13      	cmp	r2, #19
  4062e6:	d914      	bls.n	406312 <_calloc_r+0x4a>
  4062e8:	2300      	movs	r3, #0
  4062ea:	2a1b      	cmp	r2, #27
  4062ec:	6003      	str	r3, [r0, #0]
  4062ee:	6043      	str	r3, [r0, #4]
  4062f0:	d916      	bls.n	406320 <_calloc_r+0x58>
  4062f2:	2a24      	cmp	r2, #36	; 0x24
  4062f4:	6083      	str	r3, [r0, #8]
  4062f6:	60c3      	str	r3, [r0, #12]
  4062f8:	bf11      	iteee	ne
  4062fa:	f100 0210 	addne.w	r2, r0, #16
  4062fe:	6103      	streq	r3, [r0, #16]
  406300:	6143      	streq	r3, [r0, #20]
  406302:	f100 0218 	addeq.w	r2, r0, #24
  406306:	2300      	movs	r3, #0
  406308:	6013      	str	r3, [r2, #0]
  40630a:	6053      	str	r3, [r2, #4]
  40630c:	6093      	str	r3, [r2, #8]
  40630e:	4620      	mov	r0, r4
  406310:	bd10      	pop	{r4, pc}
  406312:	4602      	mov	r2, r0
  406314:	e7f7      	b.n	406306 <_calloc_r+0x3e>
  406316:	2100      	movs	r1, #0
  406318:	f7fb fc82 	bl	401c20 <memset>
  40631c:	4620      	mov	r0, r4
  40631e:	bd10      	pop	{r4, pc}
  406320:	f100 0208 	add.w	r2, r0, #8
  406324:	e7ef      	b.n	406306 <_calloc_r+0x3e>
  406326:	bf00      	nop

00406328 <_close_r>:
  406328:	b538      	push	{r3, r4, r5, lr}
  40632a:	4c07      	ldr	r4, [pc, #28]	; (406348 <_close_r+0x20>)
  40632c:	2300      	movs	r3, #0
  40632e:	4605      	mov	r5, r0
  406330:	4608      	mov	r0, r1
  406332:	6023      	str	r3, [r4, #0]
  406334:	f7fb f90c 	bl	401550 <_close>
  406338:	1c43      	adds	r3, r0, #1
  40633a:	d000      	beq.n	40633e <_close_r+0x16>
  40633c:	bd38      	pop	{r3, r4, r5, pc}
  40633e:	6823      	ldr	r3, [r4, #0]
  406340:	2b00      	cmp	r3, #0
  406342:	d0fb      	beq.n	40633c <_close_r+0x14>
  406344:	602b      	str	r3, [r5, #0]
  406346:	bd38      	pop	{r3, r4, r5, pc}
  406348:	20000eb0 	.word	0x20000eb0

0040634c <_fclose_r>:
  40634c:	b570      	push	{r4, r5, r6, lr}
  40634e:	b159      	cbz	r1, 406368 <_fclose_r+0x1c>
  406350:	4605      	mov	r5, r0
  406352:	460c      	mov	r4, r1
  406354:	b110      	cbz	r0, 40635c <_fclose_r+0x10>
  406356:	6b83      	ldr	r3, [r0, #56]	; 0x38
  406358:	2b00      	cmp	r3, #0
  40635a:	d03c      	beq.n	4063d6 <_fclose_r+0x8a>
  40635c:	6e63      	ldr	r3, [r4, #100]	; 0x64
  40635e:	07d8      	lsls	r0, r3, #31
  406360:	d505      	bpl.n	40636e <_fclose_r+0x22>
  406362:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  406366:	b92b      	cbnz	r3, 406374 <_fclose_r+0x28>
  406368:	2600      	movs	r6, #0
  40636a:	4630      	mov	r0, r6
  40636c:	bd70      	pop	{r4, r5, r6, pc}
  40636e:	89a3      	ldrh	r3, [r4, #12]
  406370:	0599      	lsls	r1, r3, #22
  406372:	d53c      	bpl.n	4063ee <_fclose_r+0xa2>
  406374:	4621      	mov	r1, r4
  406376:	4628      	mov	r0, r5
  406378:	f7fe f8d0 	bl	40451c <__sflush_r>
  40637c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  40637e:	4606      	mov	r6, r0
  406380:	b133      	cbz	r3, 406390 <_fclose_r+0x44>
  406382:	69e1      	ldr	r1, [r4, #28]
  406384:	4628      	mov	r0, r5
  406386:	4798      	blx	r3
  406388:	2800      	cmp	r0, #0
  40638a:	bfb8      	it	lt
  40638c:	f04f 36ff 	movlt.w	r6, #4294967295
  406390:	89a3      	ldrh	r3, [r4, #12]
  406392:	061a      	lsls	r2, r3, #24
  406394:	d422      	bmi.n	4063dc <_fclose_r+0x90>
  406396:	6b21      	ldr	r1, [r4, #48]	; 0x30
  406398:	b141      	cbz	r1, 4063ac <_fclose_r+0x60>
  40639a:	f104 0340 	add.w	r3, r4, #64	; 0x40
  40639e:	4299      	cmp	r1, r3
  4063a0:	d002      	beq.n	4063a8 <_fclose_r+0x5c>
  4063a2:	4628      	mov	r0, r5
  4063a4:	f7fe fa54 	bl	404850 <_free_r>
  4063a8:	2300      	movs	r3, #0
  4063aa:	6323      	str	r3, [r4, #48]	; 0x30
  4063ac:	6c61      	ldr	r1, [r4, #68]	; 0x44
  4063ae:	b121      	cbz	r1, 4063ba <_fclose_r+0x6e>
  4063b0:	4628      	mov	r0, r5
  4063b2:	f7fe fa4d 	bl	404850 <_free_r>
  4063b6:	2300      	movs	r3, #0
  4063b8:	6463      	str	r3, [r4, #68]	; 0x44
  4063ba:	f7fe f9d3 	bl	404764 <__sfp_lock_acquire>
  4063be:	6e63      	ldr	r3, [r4, #100]	; 0x64
  4063c0:	2200      	movs	r2, #0
  4063c2:	07db      	lsls	r3, r3, #31
  4063c4:	81a2      	strh	r2, [r4, #12]
  4063c6:	d50e      	bpl.n	4063e6 <_fclose_r+0x9a>
  4063c8:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4063ca:	f7fe fcd9 	bl	404d80 <__retarget_lock_close_recursive>
  4063ce:	f7fe f9cf 	bl	404770 <__sfp_lock_release>
  4063d2:	4630      	mov	r0, r6
  4063d4:	bd70      	pop	{r4, r5, r6, pc}
  4063d6:	f7fe f999 	bl	40470c <__sinit>
  4063da:	e7bf      	b.n	40635c <_fclose_r+0x10>
  4063dc:	6921      	ldr	r1, [r4, #16]
  4063de:	4628      	mov	r0, r5
  4063e0:	f7fe fa36 	bl	404850 <_free_r>
  4063e4:	e7d7      	b.n	406396 <_fclose_r+0x4a>
  4063e6:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4063e8:	f7fe fcce 	bl	404d88 <__retarget_lock_release_recursive>
  4063ec:	e7ec      	b.n	4063c8 <_fclose_r+0x7c>
  4063ee:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4063f0:	f7fe fcc8 	bl	404d84 <__retarget_lock_acquire_recursive>
  4063f4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4063f8:	2b00      	cmp	r3, #0
  4063fa:	d1bb      	bne.n	406374 <_fclose_r+0x28>
  4063fc:	6e66      	ldr	r6, [r4, #100]	; 0x64
  4063fe:	f016 0601 	ands.w	r6, r6, #1
  406402:	d1b1      	bne.n	406368 <_fclose_r+0x1c>
  406404:	6da0      	ldr	r0, [r4, #88]	; 0x58
  406406:	f7fe fcbf 	bl	404d88 <__retarget_lock_release_recursive>
  40640a:	4630      	mov	r0, r6
  40640c:	bd70      	pop	{r4, r5, r6, pc}
  40640e:	bf00      	nop

00406410 <_fstat_r>:
  406410:	b538      	push	{r3, r4, r5, lr}
  406412:	460b      	mov	r3, r1
  406414:	4c07      	ldr	r4, [pc, #28]	; (406434 <_fstat_r+0x24>)
  406416:	4605      	mov	r5, r0
  406418:	4611      	mov	r1, r2
  40641a:	4618      	mov	r0, r3
  40641c:	2300      	movs	r3, #0
  40641e:	6023      	str	r3, [r4, #0]
  406420:	f7fb f899 	bl	401556 <_fstat>
  406424:	1c43      	adds	r3, r0, #1
  406426:	d000      	beq.n	40642a <_fstat_r+0x1a>
  406428:	bd38      	pop	{r3, r4, r5, pc}
  40642a:	6823      	ldr	r3, [r4, #0]
  40642c:	2b00      	cmp	r3, #0
  40642e:	d0fb      	beq.n	406428 <_fstat_r+0x18>
  406430:	602b      	str	r3, [r5, #0]
  406432:	bd38      	pop	{r3, r4, r5, pc}
  406434:	20000eb0 	.word	0x20000eb0

00406438 <_isatty_r>:
  406438:	b538      	push	{r3, r4, r5, lr}
  40643a:	4c07      	ldr	r4, [pc, #28]	; (406458 <_isatty_r+0x20>)
  40643c:	2300      	movs	r3, #0
  40643e:	4605      	mov	r5, r0
  406440:	4608      	mov	r0, r1
  406442:	6023      	str	r3, [r4, #0]
  406444:	f7fb f88c 	bl	401560 <_isatty>
  406448:	1c43      	adds	r3, r0, #1
  40644a:	d000      	beq.n	40644e <_isatty_r+0x16>
  40644c:	bd38      	pop	{r3, r4, r5, pc}
  40644e:	6823      	ldr	r3, [r4, #0]
  406450:	2b00      	cmp	r3, #0
  406452:	d0fb      	beq.n	40644c <_isatty_r+0x14>
  406454:	602b      	str	r3, [r5, #0]
  406456:	bd38      	pop	{r3, r4, r5, pc}
  406458:	20000eb0 	.word	0x20000eb0

0040645c <_lseek_r>:
  40645c:	b570      	push	{r4, r5, r6, lr}
  40645e:	460d      	mov	r5, r1
  406460:	4c08      	ldr	r4, [pc, #32]	; (406484 <_lseek_r+0x28>)
  406462:	4611      	mov	r1, r2
  406464:	4606      	mov	r6, r0
  406466:	461a      	mov	r2, r3
  406468:	4628      	mov	r0, r5
  40646a:	2300      	movs	r3, #0
  40646c:	6023      	str	r3, [r4, #0]
  40646e:	f7fb f879 	bl	401564 <_lseek>
  406472:	1c43      	adds	r3, r0, #1
  406474:	d000      	beq.n	406478 <_lseek_r+0x1c>
  406476:	bd70      	pop	{r4, r5, r6, pc}
  406478:	6823      	ldr	r3, [r4, #0]
  40647a:	2b00      	cmp	r3, #0
  40647c:	d0fb      	beq.n	406476 <_lseek_r+0x1a>
  40647e:	6033      	str	r3, [r6, #0]
  406480:	bd70      	pop	{r4, r5, r6, pc}
  406482:	bf00      	nop
  406484:	20000eb0 	.word	0x20000eb0

00406488 <_read_r>:
  406488:	b570      	push	{r4, r5, r6, lr}
  40648a:	460d      	mov	r5, r1
  40648c:	4c08      	ldr	r4, [pc, #32]	; (4064b0 <_read_r+0x28>)
  40648e:	4611      	mov	r1, r2
  406490:	4606      	mov	r6, r0
  406492:	461a      	mov	r2, r3
  406494:	4628      	mov	r0, r5
  406496:	2300      	movs	r3, #0
  406498:	6023      	str	r3, [r4, #0]
  40649a:	f7f9 fe4d 	bl	400138 <_read>
  40649e:	1c43      	adds	r3, r0, #1
  4064a0:	d000      	beq.n	4064a4 <_read_r+0x1c>
  4064a2:	bd70      	pop	{r4, r5, r6, pc}
  4064a4:	6823      	ldr	r3, [r4, #0]
  4064a6:	2b00      	cmp	r3, #0
  4064a8:	d0fb      	beq.n	4064a2 <_read_r+0x1a>
  4064aa:	6033      	str	r3, [r6, #0]
  4064ac:	bd70      	pop	{r4, r5, r6, pc}
  4064ae:	bf00      	nop
  4064b0:	20000eb0 	.word	0x20000eb0

004064b4 <__aeabi_drsub>:
  4064b4:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  4064b8:	e002      	b.n	4064c0 <__adddf3>
  4064ba:	bf00      	nop

004064bc <__aeabi_dsub>:
  4064bc:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

004064c0 <__adddf3>:
  4064c0:	b530      	push	{r4, r5, lr}
  4064c2:	ea4f 0441 	mov.w	r4, r1, lsl #1
  4064c6:	ea4f 0543 	mov.w	r5, r3, lsl #1
  4064ca:	ea94 0f05 	teq	r4, r5
  4064ce:	bf08      	it	eq
  4064d0:	ea90 0f02 	teqeq	r0, r2
  4064d4:	bf1f      	itttt	ne
  4064d6:	ea54 0c00 	orrsne.w	ip, r4, r0
  4064da:	ea55 0c02 	orrsne.w	ip, r5, r2
  4064de:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  4064e2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  4064e6:	f000 80e2 	beq.w	4066ae <__adddf3+0x1ee>
  4064ea:	ea4f 5454 	mov.w	r4, r4, lsr #21
  4064ee:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  4064f2:	bfb8      	it	lt
  4064f4:	426d      	neglt	r5, r5
  4064f6:	dd0c      	ble.n	406512 <__adddf3+0x52>
  4064f8:	442c      	add	r4, r5
  4064fa:	ea80 0202 	eor.w	r2, r0, r2
  4064fe:	ea81 0303 	eor.w	r3, r1, r3
  406502:	ea82 0000 	eor.w	r0, r2, r0
  406506:	ea83 0101 	eor.w	r1, r3, r1
  40650a:	ea80 0202 	eor.w	r2, r0, r2
  40650e:	ea81 0303 	eor.w	r3, r1, r3
  406512:	2d36      	cmp	r5, #54	; 0x36
  406514:	bf88      	it	hi
  406516:	bd30      	pophi	{r4, r5, pc}
  406518:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  40651c:	ea4f 3101 	mov.w	r1, r1, lsl #12
  406520:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  406524:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  406528:	d002      	beq.n	406530 <__adddf3+0x70>
  40652a:	4240      	negs	r0, r0
  40652c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  406530:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  406534:	ea4f 3303 	mov.w	r3, r3, lsl #12
  406538:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  40653c:	d002      	beq.n	406544 <__adddf3+0x84>
  40653e:	4252      	negs	r2, r2
  406540:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  406544:	ea94 0f05 	teq	r4, r5
  406548:	f000 80a7 	beq.w	40669a <__adddf3+0x1da>
  40654c:	f1a4 0401 	sub.w	r4, r4, #1
  406550:	f1d5 0e20 	rsbs	lr, r5, #32
  406554:	db0d      	blt.n	406572 <__adddf3+0xb2>
  406556:	fa02 fc0e 	lsl.w	ip, r2, lr
  40655a:	fa22 f205 	lsr.w	r2, r2, r5
  40655e:	1880      	adds	r0, r0, r2
  406560:	f141 0100 	adc.w	r1, r1, #0
  406564:	fa03 f20e 	lsl.w	r2, r3, lr
  406568:	1880      	adds	r0, r0, r2
  40656a:	fa43 f305 	asr.w	r3, r3, r5
  40656e:	4159      	adcs	r1, r3
  406570:	e00e      	b.n	406590 <__adddf3+0xd0>
  406572:	f1a5 0520 	sub.w	r5, r5, #32
  406576:	f10e 0e20 	add.w	lr, lr, #32
  40657a:	2a01      	cmp	r2, #1
  40657c:	fa03 fc0e 	lsl.w	ip, r3, lr
  406580:	bf28      	it	cs
  406582:	f04c 0c02 	orrcs.w	ip, ip, #2
  406586:	fa43 f305 	asr.w	r3, r3, r5
  40658a:	18c0      	adds	r0, r0, r3
  40658c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  406590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  406594:	d507      	bpl.n	4065a6 <__adddf3+0xe6>
  406596:	f04f 0e00 	mov.w	lr, #0
  40659a:	f1dc 0c00 	rsbs	ip, ip, #0
  40659e:	eb7e 0000 	sbcs.w	r0, lr, r0
  4065a2:	eb6e 0101 	sbc.w	r1, lr, r1
  4065a6:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  4065aa:	d31b      	bcc.n	4065e4 <__adddf3+0x124>
  4065ac:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  4065b0:	d30c      	bcc.n	4065cc <__adddf3+0x10c>
  4065b2:	0849      	lsrs	r1, r1, #1
  4065b4:	ea5f 0030 	movs.w	r0, r0, rrx
  4065b8:	ea4f 0c3c 	mov.w	ip, ip, rrx
  4065bc:	f104 0401 	add.w	r4, r4, #1
  4065c0:	ea4f 5244 	mov.w	r2, r4, lsl #21
  4065c4:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  4065c8:	f080 809a 	bcs.w	406700 <__adddf3+0x240>
  4065cc:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  4065d0:	bf08      	it	eq
  4065d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  4065d6:	f150 0000 	adcs.w	r0, r0, #0
  4065da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  4065de:	ea41 0105 	orr.w	r1, r1, r5
  4065e2:	bd30      	pop	{r4, r5, pc}
  4065e4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  4065e8:	4140      	adcs	r0, r0
  4065ea:	eb41 0101 	adc.w	r1, r1, r1
  4065ee:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4065f2:	f1a4 0401 	sub.w	r4, r4, #1
  4065f6:	d1e9      	bne.n	4065cc <__adddf3+0x10c>
  4065f8:	f091 0f00 	teq	r1, #0
  4065fc:	bf04      	itt	eq
  4065fe:	4601      	moveq	r1, r0
  406600:	2000      	moveq	r0, #0
  406602:	fab1 f381 	clz	r3, r1
  406606:	bf08      	it	eq
  406608:	3320      	addeq	r3, #32
  40660a:	f1a3 030b 	sub.w	r3, r3, #11
  40660e:	f1b3 0220 	subs.w	r2, r3, #32
  406612:	da0c      	bge.n	40662e <__adddf3+0x16e>
  406614:	320c      	adds	r2, #12
  406616:	dd08      	ble.n	40662a <__adddf3+0x16a>
  406618:	f102 0c14 	add.w	ip, r2, #20
  40661c:	f1c2 020c 	rsb	r2, r2, #12
  406620:	fa01 f00c 	lsl.w	r0, r1, ip
  406624:	fa21 f102 	lsr.w	r1, r1, r2
  406628:	e00c      	b.n	406644 <__adddf3+0x184>
  40662a:	f102 0214 	add.w	r2, r2, #20
  40662e:	bfd8      	it	le
  406630:	f1c2 0c20 	rsble	ip, r2, #32
  406634:	fa01 f102 	lsl.w	r1, r1, r2
  406638:	fa20 fc0c 	lsr.w	ip, r0, ip
  40663c:	bfdc      	itt	le
  40663e:	ea41 010c 	orrle.w	r1, r1, ip
  406642:	4090      	lslle	r0, r2
  406644:	1ae4      	subs	r4, r4, r3
  406646:	bfa2      	ittt	ge
  406648:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  40664c:	4329      	orrge	r1, r5
  40664e:	bd30      	popge	{r4, r5, pc}
  406650:	ea6f 0404 	mvn.w	r4, r4
  406654:	3c1f      	subs	r4, #31
  406656:	da1c      	bge.n	406692 <__adddf3+0x1d2>
  406658:	340c      	adds	r4, #12
  40665a:	dc0e      	bgt.n	40667a <__adddf3+0x1ba>
  40665c:	f104 0414 	add.w	r4, r4, #20
  406660:	f1c4 0220 	rsb	r2, r4, #32
  406664:	fa20 f004 	lsr.w	r0, r0, r4
  406668:	fa01 f302 	lsl.w	r3, r1, r2
  40666c:	ea40 0003 	orr.w	r0, r0, r3
  406670:	fa21 f304 	lsr.w	r3, r1, r4
  406674:	ea45 0103 	orr.w	r1, r5, r3
  406678:	bd30      	pop	{r4, r5, pc}
  40667a:	f1c4 040c 	rsb	r4, r4, #12
  40667e:	f1c4 0220 	rsb	r2, r4, #32
  406682:	fa20 f002 	lsr.w	r0, r0, r2
  406686:	fa01 f304 	lsl.w	r3, r1, r4
  40668a:	ea40 0003 	orr.w	r0, r0, r3
  40668e:	4629      	mov	r1, r5
  406690:	bd30      	pop	{r4, r5, pc}
  406692:	fa21 f004 	lsr.w	r0, r1, r4
  406696:	4629      	mov	r1, r5
  406698:	bd30      	pop	{r4, r5, pc}
  40669a:	f094 0f00 	teq	r4, #0
  40669e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  4066a2:	bf06      	itte	eq
  4066a4:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  4066a8:	3401      	addeq	r4, #1
  4066aa:	3d01      	subne	r5, #1
  4066ac:	e74e      	b.n	40654c <__adddf3+0x8c>
  4066ae:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  4066b2:	bf18      	it	ne
  4066b4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  4066b8:	d029      	beq.n	40670e <__adddf3+0x24e>
  4066ba:	ea94 0f05 	teq	r4, r5
  4066be:	bf08      	it	eq
  4066c0:	ea90 0f02 	teqeq	r0, r2
  4066c4:	d005      	beq.n	4066d2 <__adddf3+0x212>
  4066c6:	ea54 0c00 	orrs.w	ip, r4, r0
  4066ca:	bf04      	itt	eq
  4066cc:	4619      	moveq	r1, r3
  4066ce:	4610      	moveq	r0, r2
  4066d0:	bd30      	pop	{r4, r5, pc}
  4066d2:	ea91 0f03 	teq	r1, r3
  4066d6:	bf1e      	ittt	ne
  4066d8:	2100      	movne	r1, #0
  4066da:	2000      	movne	r0, #0
  4066dc:	bd30      	popne	{r4, r5, pc}
  4066de:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  4066e2:	d105      	bne.n	4066f0 <__adddf3+0x230>
  4066e4:	0040      	lsls	r0, r0, #1
  4066e6:	4149      	adcs	r1, r1
  4066e8:	bf28      	it	cs
  4066ea:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  4066ee:	bd30      	pop	{r4, r5, pc}
  4066f0:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  4066f4:	bf3c      	itt	cc
  4066f6:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  4066fa:	bd30      	popcc	{r4, r5, pc}
  4066fc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  406700:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  406704:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  406708:	f04f 0000 	mov.w	r0, #0
  40670c:	bd30      	pop	{r4, r5, pc}
  40670e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  406712:	bf1a      	itte	ne
  406714:	4619      	movne	r1, r3
  406716:	4610      	movne	r0, r2
  406718:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  40671c:	bf1c      	itt	ne
  40671e:	460b      	movne	r3, r1
  406720:	4602      	movne	r2, r0
  406722:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  406726:	bf06      	itte	eq
  406728:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  40672c:	ea91 0f03 	teqeq	r1, r3
  406730:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  406734:	bd30      	pop	{r4, r5, pc}
  406736:	bf00      	nop

00406738 <__aeabi_ui2d>:
  406738:	f090 0f00 	teq	r0, #0
  40673c:	bf04      	itt	eq
  40673e:	2100      	moveq	r1, #0
  406740:	4770      	bxeq	lr
  406742:	b530      	push	{r4, r5, lr}
  406744:	f44f 6480 	mov.w	r4, #1024	; 0x400
  406748:	f104 0432 	add.w	r4, r4, #50	; 0x32
  40674c:	f04f 0500 	mov.w	r5, #0
  406750:	f04f 0100 	mov.w	r1, #0
  406754:	e750      	b.n	4065f8 <__adddf3+0x138>
  406756:	bf00      	nop

00406758 <__aeabi_i2d>:
  406758:	f090 0f00 	teq	r0, #0
  40675c:	bf04      	itt	eq
  40675e:	2100      	moveq	r1, #0
  406760:	4770      	bxeq	lr
  406762:	b530      	push	{r4, r5, lr}
  406764:	f44f 6480 	mov.w	r4, #1024	; 0x400
  406768:	f104 0432 	add.w	r4, r4, #50	; 0x32
  40676c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  406770:	bf48      	it	mi
  406772:	4240      	negmi	r0, r0
  406774:	f04f 0100 	mov.w	r1, #0
  406778:	e73e      	b.n	4065f8 <__adddf3+0x138>
  40677a:	bf00      	nop

0040677c <__aeabi_f2d>:
  40677c:	0042      	lsls	r2, r0, #1
  40677e:	ea4f 01e2 	mov.w	r1, r2, asr #3
  406782:	ea4f 0131 	mov.w	r1, r1, rrx
  406786:	ea4f 7002 	mov.w	r0, r2, lsl #28
  40678a:	bf1f      	itttt	ne
  40678c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  406790:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  406794:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  406798:	4770      	bxne	lr
  40679a:	f092 0f00 	teq	r2, #0
  40679e:	bf14      	ite	ne
  4067a0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  4067a4:	4770      	bxeq	lr
  4067a6:	b530      	push	{r4, r5, lr}
  4067a8:	f44f 7460 	mov.w	r4, #896	; 0x380
  4067ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  4067b0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  4067b4:	e720      	b.n	4065f8 <__adddf3+0x138>
  4067b6:	bf00      	nop

004067b8 <__aeabi_ul2d>:
  4067b8:	ea50 0201 	orrs.w	r2, r0, r1
  4067bc:	bf08      	it	eq
  4067be:	4770      	bxeq	lr
  4067c0:	b530      	push	{r4, r5, lr}
  4067c2:	f04f 0500 	mov.w	r5, #0
  4067c6:	e00a      	b.n	4067de <__aeabi_l2d+0x16>

004067c8 <__aeabi_l2d>:
  4067c8:	ea50 0201 	orrs.w	r2, r0, r1
  4067cc:	bf08      	it	eq
  4067ce:	4770      	bxeq	lr
  4067d0:	b530      	push	{r4, r5, lr}
  4067d2:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  4067d6:	d502      	bpl.n	4067de <__aeabi_l2d+0x16>
  4067d8:	4240      	negs	r0, r0
  4067da:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  4067de:	f44f 6480 	mov.w	r4, #1024	; 0x400
  4067e2:	f104 0432 	add.w	r4, r4, #50	; 0x32
  4067e6:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  4067ea:	f43f aedc 	beq.w	4065a6 <__adddf3+0xe6>
  4067ee:	f04f 0203 	mov.w	r2, #3
  4067f2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  4067f6:	bf18      	it	ne
  4067f8:	3203      	addne	r2, #3
  4067fa:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  4067fe:	bf18      	it	ne
  406800:	3203      	addne	r2, #3
  406802:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  406806:	f1c2 0320 	rsb	r3, r2, #32
  40680a:	fa00 fc03 	lsl.w	ip, r0, r3
  40680e:	fa20 f002 	lsr.w	r0, r0, r2
  406812:	fa01 fe03 	lsl.w	lr, r1, r3
  406816:	ea40 000e 	orr.w	r0, r0, lr
  40681a:	fa21 f102 	lsr.w	r1, r1, r2
  40681e:	4414      	add	r4, r2
  406820:	e6c1      	b.n	4065a6 <__adddf3+0xe6>
  406822:	bf00      	nop

00406824 <__aeabi_dmul>:
  406824:	b570      	push	{r4, r5, r6, lr}
  406826:	f04f 0cff 	mov.w	ip, #255	; 0xff
  40682a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  40682e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  406832:	bf1d      	ittte	ne
  406834:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  406838:	ea94 0f0c 	teqne	r4, ip
  40683c:	ea95 0f0c 	teqne	r5, ip
  406840:	f000 f8de 	bleq	406a00 <__aeabi_dmul+0x1dc>
  406844:	442c      	add	r4, r5
  406846:	ea81 0603 	eor.w	r6, r1, r3
  40684a:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  40684e:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  406852:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  406856:	bf18      	it	ne
  406858:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  40685c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  406860:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  406864:	d038      	beq.n	4068d8 <__aeabi_dmul+0xb4>
  406866:	fba0 ce02 	umull	ip, lr, r0, r2
  40686a:	f04f 0500 	mov.w	r5, #0
  40686e:	fbe1 e502 	umlal	lr, r5, r1, r2
  406872:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  406876:	fbe0 e503 	umlal	lr, r5, r0, r3
  40687a:	f04f 0600 	mov.w	r6, #0
  40687e:	fbe1 5603 	umlal	r5, r6, r1, r3
  406882:	f09c 0f00 	teq	ip, #0
  406886:	bf18      	it	ne
  406888:	f04e 0e01 	orrne.w	lr, lr, #1
  40688c:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  406890:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  406894:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  406898:	d204      	bcs.n	4068a4 <__aeabi_dmul+0x80>
  40689a:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  40689e:	416d      	adcs	r5, r5
  4068a0:	eb46 0606 	adc.w	r6, r6, r6
  4068a4:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  4068a8:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  4068ac:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  4068b0:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  4068b4:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  4068b8:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  4068bc:	bf88      	it	hi
  4068be:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  4068c2:	d81e      	bhi.n	406902 <__aeabi_dmul+0xde>
  4068c4:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  4068c8:	bf08      	it	eq
  4068ca:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  4068ce:	f150 0000 	adcs.w	r0, r0, #0
  4068d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  4068d6:	bd70      	pop	{r4, r5, r6, pc}
  4068d8:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  4068dc:	ea46 0101 	orr.w	r1, r6, r1
  4068e0:	ea40 0002 	orr.w	r0, r0, r2
  4068e4:	ea81 0103 	eor.w	r1, r1, r3
  4068e8:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  4068ec:	bfc2      	ittt	gt
  4068ee:	ebd4 050c 	rsbsgt	r5, r4, ip
  4068f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  4068f6:	bd70      	popgt	{r4, r5, r6, pc}
  4068f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4068fc:	f04f 0e00 	mov.w	lr, #0
  406900:	3c01      	subs	r4, #1
  406902:	f300 80ab 	bgt.w	406a5c <__aeabi_dmul+0x238>
  406906:	f114 0f36 	cmn.w	r4, #54	; 0x36
  40690a:	bfde      	ittt	le
  40690c:	2000      	movle	r0, #0
  40690e:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  406912:	bd70      	pople	{r4, r5, r6, pc}
  406914:	f1c4 0400 	rsb	r4, r4, #0
  406918:	3c20      	subs	r4, #32
  40691a:	da35      	bge.n	406988 <__aeabi_dmul+0x164>
  40691c:	340c      	adds	r4, #12
  40691e:	dc1b      	bgt.n	406958 <__aeabi_dmul+0x134>
  406920:	f104 0414 	add.w	r4, r4, #20
  406924:	f1c4 0520 	rsb	r5, r4, #32
  406928:	fa00 f305 	lsl.w	r3, r0, r5
  40692c:	fa20 f004 	lsr.w	r0, r0, r4
  406930:	fa01 f205 	lsl.w	r2, r1, r5
  406934:	ea40 0002 	orr.w	r0, r0, r2
  406938:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  40693c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  406940:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  406944:	fa21 f604 	lsr.w	r6, r1, r4
  406948:	eb42 0106 	adc.w	r1, r2, r6
  40694c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  406950:	bf08      	it	eq
  406952:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  406956:	bd70      	pop	{r4, r5, r6, pc}
  406958:	f1c4 040c 	rsb	r4, r4, #12
  40695c:	f1c4 0520 	rsb	r5, r4, #32
  406960:	fa00 f304 	lsl.w	r3, r0, r4
  406964:	fa20 f005 	lsr.w	r0, r0, r5
  406968:	fa01 f204 	lsl.w	r2, r1, r4
  40696c:	ea40 0002 	orr.w	r0, r0, r2
  406970:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  406974:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  406978:	f141 0100 	adc.w	r1, r1, #0
  40697c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  406980:	bf08      	it	eq
  406982:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  406986:	bd70      	pop	{r4, r5, r6, pc}
  406988:	f1c4 0520 	rsb	r5, r4, #32
  40698c:	fa00 f205 	lsl.w	r2, r0, r5
  406990:	ea4e 0e02 	orr.w	lr, lr, r2
  406994:	fa20 f304 	lsr.w	r3, r0, r4
  406998:	fa01 f205 	lsl.w	r2, r1, r5
  40699c:	ea43 0302 	orr.w	r3, r3, r2
  4069a0:	fa21 f004 	lsr.w	r0, r1, r4
  4069a4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4069a8:	fa21 f204 	lsr.w	r2, r1, r4
  4069ac:	ea20 0002 	bic.w	r0, r0, r2
  4069b0:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  4069b4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  4069b8:	bf08      	it	eq
  4069ba:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  4069be:	bd70      	pop	{r4, r5, r6, pc}
  4069c0:	f094 0f00 	teq	r4, #0
  4069c4:	d10f      	bne.n	4069e6 <__aeabi_dmul+0x1c2>
  4069c6:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  4069ca:	0040      	lsls	r0, r0, #1
  4069cc:	eb41 0101 	adc.w	r1, r1, r1
  4069d0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4069d4:	bf08      	it	eq
  4069d6:	3c01      	subeq	r4, #1
  4069d8:	d0f7      	beq.n	4069ca <__aeabi_dmul+0x1a6>
  4069da:	ea41 0106 	orr.w	r1, r1, r6
  4069de:	f095 0f00 	teq	r5, #0
  4069e2:	bf18      	it	ne
  4069e4:	4770      	bxne	lr
  4069e6:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  4069ea:	0052      	lsls	r2, r2, #1
  4069ec:	eb43 0303 	adc.w	r3, r3, r3
  4069f0:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  4069f4:	bf08      	it	eq
  4069f6:	3d01      	subeq	r5, #1
  4069f8:	d0f7      	beq.n	4069ea <__aeabi_dmul+0x1c6>
  4069fa:	ea43 0306 	orr.w	r3, r3, r6
  4069fe:	4770      	bx	lr
  406a00:	ea94 0f0c 	teq	r4, ip
  406a04:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  406a08:	bf18      	it	ne
  406a0a:	ea95 0f0c 	teqne	r5, ip
  406a0e:	d00c      	beq.n	406a2a <__aeabi_dmul+0x206>
  406a10:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  406a14:	bf18      	it	ne
  406a16:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  406a1a:	d1d1      	bne.n	4069c0 <__aeabi_dmul+0x19c>
  406a1c:	ea81 0103 	eor.w	r1, r1, r3
  406a20:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  406a24:	f04f 0000 	mov.w	r0, #0
  406a28:	bd70      	pop	{r4, r5, r6, pc}
  406a2a:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  406a2e:	bf06      	itte	eq
  406a30:	4610      	moveq	r0, r2
  406a32:	4619      	moveq	r1, r3
  406a34:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  406a38:	d019      	beq.n	406a6e <__aeabi_dmul+0x24a>
  406a3a:	ea94 0f0c 	teq	r4, ip
  406a3e:	d102      	bne.n	406a46 <__aeabi_dmul+0x222>
  406a40:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  406a44:	d113      	bne.n	406a6e <__aeabi_dmul+0x24a>
  406a46:	ea95 0f0c 	teq	r5, ip
  406a4a:	d105      	bne.n	406a58 <__aeabi_dmul+0x234>
  406a4c:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  406a50:	bf1c      	itt	ne
  406a52:	4610      	movne	r0, r2
  406a54:	4619      	movne	r1, r3
  406a56:	d10a      	bne.n	406a6e <__aeabi_dmul+0x24a>
  406a58:	ea81 0103 	eor.w	r1, r1, r3
  406a5c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  406a60:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  406a64:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  406a68:	f04f 0000 	mov.w	r0, #0
  406a6c:	bd70      	pop	{r4, r5, r6, pc}
  406a6e:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  406a72:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  406a76:	bd70      	pop	{r4, r5, r6, pc}

00406a78 <__aeabi_ddiv>:
  406a78:	b570      	push	{r4, r5, r6, lr}
  406a7a:	f04f 0cff 	mov.w	ip, #255	; 0xff
  406a7e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  406a82:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  406a86:	bf1d      	ittte	ne
  406a88:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  406a8c:	ea94 0f0c 	teqne	r4, ip
  406a90:	ea95 0f0c 	teqne	r5, ip
  406a94:	f000 f8a7 	bleq	406be6 <__aeabi_ddiv+0x16e>
  406a98:	eba4 0405 	sub.w	r4, r4, r5
  406a9c:	ea81 0e03 	eor.w	lr, r1, r3
  406aa0:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  406aa4:	ea4f 3101 	mov.w	r1, r1, lsl #12
  406aa8:	f000 8088 	beq.w	406bbc <__aeabi_ddiv+0x144>
  406aac:	ea4f 3303 	mov.w	r3, r3, lsl #12
  406ab0:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  406ab4:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  406ab8:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  406abc:	ea4f 2202 	mov.w	r2, r2, lsl #8
  406ac0:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  406ac4:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  406ac8:	ea4f 2600 	mov.w	r6, r0, lsl #8
  406acc:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  406ad0:	429d      	cmp	r5, r3
  406ad2:	bf08      	it	eq
  406ad4:	4296      	cmpeq	r6, r2
  406ad6:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  406ada:	f504 7440 	add.w	r4, r4, #768	; 0x300
  406ade:	d202      	bcs.n	406ae6 <__aeabi_ddiv+0x6e>
  406ae0:	085b      	lsrs	r3, r3, #1
  406ae2:	ea4f 0232 	mov.w	r2, r2, rrx
  406ae6:	1ab6      	subs	r6, r6, r2
  406ae8:	eb65 0503 	sbc.w	r5, r5, r3
  406aec:	085b      	lsrs	r3, r3, #1
  406aee:	ea4f 0232 	mov.w	r2, r2, rrx
  406af2:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  406af6:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  406afa:	ebb6 0e02 	subs.w	lr, r6, r2
  406afe:	eb75 0e03 	sbcs.w	lr, r5, r3
  406b02:	bf22      	ittt	cs
  406b04:	1ab6      	subcs	r6, r6, r2
  406b06:	4675      	movcs	r5, lr
  406b08:	ea40 000c 	orrcs.w	r0, r0, ip
  406b0c:	085b      	lsrs	r3, r3, #1
  406b0e:	ea4f 0232 	mov.w	r2, r2, rrx
  406b12:	ebb6 0e02 	subs.w	lr, r6, r2
  406b16:	eb75 0e03 	sbcs.w	lr, r5, r3
  406b1a:	bf22      	ittt	cs
  406b1c:	1ab6      	subcs	r6, r6, r2
  406b1e:	4675      	movcs	r5, lr
  406b20:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  406b24:	085b      	lsrs	r3, r3, #1
  406b26:	ea4f 0232 	mov.w	r2, r2, rrx
  406b2a:	ebb6 0e02 	subs.w	lr, r6, r2
  406b2e:	eb75 0e03 	sbcs.w	lr, r5, r3
  406b32:	bf22      	ittt	cs
  406b34:	1ab6      	subcs	r6, r6, r2
  406b36:	4675      	movcs	r5, lr
  406b38:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  406b3c:	085b      	lsrs	r3, r3, #1
  406b3e:	ea4f 0232 	mov.w	r2, r2, rrx
  406b42:	ebb6 0e02 	subs.w	lr, r6, r2
  406b46:	eb75 0e03 	sbcs.w	lr, r5, r3
  406b4a:	bf22      	ittt	cs
  406b4c:	1ab6      	subcs	r6, r6, r2
  406b4e:	4675      	movcs	r5, lr
  406b50:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  406b54:	ea55 0e06 	orrs.w	lr, r5, r6
  406b58:	d018      	beq.n	406b8c <__aeabi_ddiv+0x114>
  406b5a:	ea4f 1505 	mov.w	r5, r5, lsl #4
  406b5e:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  406b62:	ea4f 1606 	mov.w	r6, r6, lsl #4
  406b66:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  406b6a:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  406b6e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  406b72:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  406b76:	d1c0      	bne.n	406afa <__aeabi_ddiv+0x82>
  406b78:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  406b7c:	d10b      	bne.n	406b96 <__aeabi_ddiv+0x11e>
  406b7e:	ea41 0100 	orr.w	r1, r1, r0
  406b82:	f04f 0000 	mov.w	r0, #0
  406b86:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  406b8a:	e7b6      	b.n	406afa <__aeabi_ddiv+0x82>
  406b8c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  406b90:	bf04      	itt	eq
  406b92:	4301      	orreq	r1, r0
  406b94:	2000      	moveq	r0, #0
  406b96:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  406b9a:	bf88      	it	hi
  406b9c:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  406ba0:	f63f aeaf 	bhi.w	406902 <__aeabi_dmul+0xde>
  406ba4:	ebb5 0c03 	subs.w	ip, r5, r3
  406ba8:	bf04      	itt	eq
  406baa:	ebb6 0c02 	subseq.w	ip, r6, r2
  406bae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  406bb2:	f150 0000 	adcs.w	r0, r0, #0
  406bb6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  406bba:	bd70      	pop	{r4, r5, r6, pc}
  406bbc:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  406bc0:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  406bc4:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  406bc8:	bfc2      	ittt	gt
  406bca:	ebd4 050c 	rsbsgt	r5, r4, ip
  406bce:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  406bd2:	bd70      	popgt	{r4, r5, r6, pc}
  406bd4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  406bd8:	f04f 0e00 	mov.w	lr, #0
  406bdc:	3c01      	subs	r4, #1
  406bde:	e690      	b.n	406902 <__aeabi_dmul+0xde>
  406be0:	ea45 0e06 	orr.w	lr, r5, r6
  406be4:	e68d      	b.n	406902 <__aeabi_dmul+0xde>
  406be6:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  406bea:	ea94 0f0c 	teq	r4, ip
  406bee:	bf08      	it	eq
  406bf0:	ea95 0f0c 	teqeq	r5, ip
  406bf4:	f43f af3b 	beq.w	406a6e <__aeabi_dmul+0x24a>
  406bf8:	ea94 0f0c 	teq	r4, ip
  406bfc:	d10a      	bne.n	406c14 <__aeabi_ddiv+0x19c>
  406bfe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  406c02:	f47f af34 	bne.w	406a6e <__aeabi_dmul+0x24a>
  406c06:	ea95 0f0c 	teq	r5, ip
  406c0a:	f47f af25 	bne.w	406a58 <__aeabi_dmul+0x234>
  406c0e:	4610      	mov	r0, r2
  406c10:	4619      	mov	r1, r3
  406c12:	e72c      	b.n	406a6e <__aeabi_dmul+0x24a>
  406c14:	ea95 0f0c 	teq	r5, ip
  406c18:	d106      	bne.n	406c28 <__aeabi_ddiv+0x1b0>
  406c1a:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  406c1e:	f43f aefd 	beq.w	406a1c <__aeabi_dmul+0x1f8>
  406c22:	4610      	mov	r0, r2
  406c24:	4619      	mov	r1, r3
  406c26:	e722      	b.n	406a6e <__aeabi_dmul+0x24a>
  406c28:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  406c2c:	bf18      	it	ne
  406c2e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  406c32:	f47f aec5 	bne.w	4069c0 <__aeabi_dmul+0x19c>
  406c36:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  406c3a:	f47f af0d 	bne.w	406a58 <__aeabi_dmul+0x234>
  406c3e:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  406c42:	f47f aeeb 	bne.w	406a1c <__aeabi_dmul+0x1f8>
  406c46:	e712      	b.n	406a6e <__aeabi_dmul+0x24a>

00406c48 <__gedf2>:
  406c48:	f04f 3cff 	mov.w	ip, #4294967295
  406c4c:	e006      	b.n	406c5c <__cmpdf2+0x4>
  406c4e:	bf00      	nop

00406c50 <__ledf2>:
  406c50:	f04f 0c01 	mov.w	ip, #1
  406c54:	e002      	b.n	406c5c <__cmpdf2+0x4>
  406c56:	bf00      	nop

00406c58 <__cmpdf2>:
  406c58:	f04f 0c01 	mov.w	ip, #1
  406c5c:	f84d cd04 	str.w	ip, [sp, #-4]!
  406c60:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  406c64:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  406c68:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  406c6c:	bf18      	it	ne
  406c6e:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  406c72:	d01b      	beq.n	406cac <__cmpdf2+0x54>
  406c74:	b001      	add	sp, #4
  406c76:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  406c7a:	bf0c      	ite	eq
  406c7c:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  406c80:	ea91 0f03 	teqne	r1, r3
  406c84:	bf02      	ittt	eq
  406c86:	ea90 0f02 	teqeq	r0, r2
  406c8a:	2000      	moveq	r0, #0
  406c8c:	4770      	bxeq	lr
  406c8e:	f110 0f00 	cmn.w	r0, #0
  406c92:	ea91 0f03 	teq	r1, r3
  406c96:	bf58      	it	pl
  406c98:	4299      	cmppl	r1, r3
  406c9a:	bf08      	it	eq
  406c9c:	4290      	cmpeq	r0, r2
  406c9e:	bf2c      	ite	cs
  406ca0:	17d8      	asrcs	r0, r3, #31
  406ca2:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  406ca6:	f040 0001 	orr.w	r0, r0, #1
  406caa:	4770      	bx	lr
  406cac:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  406cb0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  406cb4:	d102      	bne.n	406cbc <__cmpdf2+0x64>
  406cb6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  406cba:	d107      	bne.n	406ccc <__cmpdf2+0x74>
  406cbc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  406cc0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  406cc4:	d1d6      	bne.n	406c74 <__cmpdf2+0x1c>
  406cc6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  406cca:	d0d3      	beq.n	406c74 <__cmpdf2+0x1c>
  406ccc:	f85d 0b04 	ldr.w	r0, [sp], #4
  406cd0:	4770      	bx	lr
  406cd2:	bf00      	nop

00406cd4 <__aeabi_cdrcmple>:
  406cd4:	4684      	mov	ip, r0
  406cd6:	4610      	mov	r0, r2
  406cd8:	4662      	mov	r2, ip
  406cda:	468c      	mov	ip, r1
  406cdc:	4619      	mov	r1, r3
  406cde:	4663      	mov	r3, ip
  406ce0:	e000      	b.n	406ce4 <__aeabi_cdcmpeq>
  406ce2:	bf00      	nop

00406ce4 <__aeabi_cdcmpeq>:
  406ce4:	b501      	push	{r0, lr}
  406ce6:	f7ff ffb7 	bl	406c58 <__cmpdf2>
  406cea:	2800      	cmp	r0, #0
  406cec:	bf48      	it	mi
  406cee:	f110 0f00 	cmnmi.w	r0, #0
  406cf2:	bd01      	pop	{r0, pc}

00406cf4 <__aeabi_dcmpeq>:
  406cf4:	f84d ed08 	str.w	lr, [sp, #-8]!
  406cf8:	f7ff fff4 	bl	406ce4 <__aeabi_cdcmpeq>
  406cfc:	bf0c      	ite	eq
  406cfe:	2001      	moveq	r0, #1
  406d00:	2000      	movne	r0, #0
  406d02:	f85d fb08 	ldr.w	pc, [sp], #8
  406d06:	bf00      	nop

00406d08 <__aeabi_dcmplt>:
  406d08:	f84d ed08 	str.w	lr, [sp, #-8]!
  406d0c:	f7ff ffea 	bl	406ce4 <__aeabi_cdcmpeq>
  406d10:	bf34      	ite	cc
  406d12:	2001      	movcc	r0, #1
  406d14:	2000      	movcs	r0, #0
  406d16:	f85d fb08 	ldr.w	pc, [sp], #8
  406d1a:	bf00      	nop

00406d1c <__aeabi_dcmple>:
  406d1c:	f84d ed08 	str.w	lr, [sp, #-8]!
  406d20:	f7ff ffe0 	bl	406ce4 <__aeabi_cdcmpeq>
  406d24:	bf94      	ite	ls
  406d26:	2001      	movls	r0, #1
  406d28:	2000      	movhi	r0, #0
  406d2a:	f85d fb08 	ldr.w	pc, [sp], #8
  406d2e:	bf00      	nop

00406d30 <__aeabi_dcmpge>:
  406d30:	f84d ed08 	str.w	lr, [sp, #-8]!
  406d34:	f7ff ffce 	bl	406cd4 <__aeabi_cdrcmple>
  406d38:	bf94      	ite	ls
  406d3a:	2001      	movls	r0, #1
  406d3c:	2000      	movhi	r0, #0
  406d3e:	f85d fb08 	ldr.w	pc, [sp], #8
  406d42:	bf00      	nop

00406d44 <__aeabi_dcmpgt>:
  406d44:	f84d ed08 	str.w	lr, [sp, #-8]!
  406d48:	f7ff ffc4 	bl	406cd4 <__aeabi_cdrcmple>
  406d4c:	bf34      	ite	cc
  406d4e:	2001      	movcc	r0, #1
  406d50:	2000      	movcs	r0, #0
  406d52:	f85d fb08 	ldr.w	pc, [sp], #8
  406d56:	bf00      	nop

00406d58 <__aeabi_dcmpun>:
  406d58:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  406d5c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  406d60:	d102      	bne.n	406d68 <__aeabi_dcmpun+0x10>
  406d62:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  406d66:	d10a      	bne.n	406d7e <__aeabi_dcmpun+0x26>
  406d68:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  406d6c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  406d70:	d102      	bne.n	406d78 <__aeabi_dcmpun+0x20>
  406d72:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  406d76:	d102      	bne.n	406d7e <__aeabi_dcmpun+0x26>
  406d78:	f04f 0000 	mov.w	r0, #0
  406d7c:	4770      	bx	lr
  406d7e:	f04f 0001 	mov.w	r0, #1
  406d82:	4770      	bx	lr

00406d84 <__aeabi_d2iz>:
  406d84:	ea4f 0241 	mov.w	r2, r1, lsl #1
  406d88:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  406d8c:	d215      	bcs.n	406dba <__aeabi_d2iz+0x36>
  406d8e:	d511      	bpl.n	406db4 <__aeabi_d2iz+0x30>
  406d90:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  406d94:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  406d98:	d912      	bls.n	406dc0 <__aeabi_d2iz+0x3c>
  406d9a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  406d9e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  406da2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  406da6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  406daa:	fa23 f002 	lsr.w	r0, r3, r2
  406dae:	bf18      	it	ne
  406db0:	4240      	negne	r0, r0
  406db2:	4770      	bx	lr
  406db4:	f04f 0000 	mov.w	r0, #0
  406db8:	4770      	bx	lr
  406dba:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  406dbe:	d105      	bne.n	406dcc <__aeabi_d2iz+0x48>
  406dc0:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  406dc4:	bf08      	it	eq
  406dc6:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  406dca:	4770      	bx	lr
  406dcc:	f04f 0000 	mov.w	r0, #0
  406dd0:	4770      	bx	lr
  406dd2:	bf00      	nop

00406dd4 <__aeabi_uldivmod>:
  406dd4:	b953      	cbnz	r3, 406dec <__aeabi_uldivmod+0x18>
  406dd6:	b94a      	cbnz	r2, 406dec <__aeabi_uldivmod+0x18>
  406dd8:	2900      	cmp	r1, #0
  406dda:	bf08      	it	eq
  406ddc:	2800      	cmpeq	r0, #0
  406dde:	bf1c      	itt	ne
  406de0:	f04f 31ff 	movne.w	r1, #4294967295
  406de4:	f04f 30ff 	movne.w	r0, #4294967295
  406de8:	f000 b97a 	b.w	4070e0 <__aeabi_idiv0>
  406dec:	f1ad 0c08 	sub.w	ip, sp, #8
  406df0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  406df4:	f000 f806 	bl	406e04 <__udivmoddi4>
  406df8:	f8dd e004 	ldr.w	lr, [sp, #4]
  406dfc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  406e00:	b004      	add	sp, #16
  406e02:	4770      	bx	lr

00406e04 <__udivmoddi4>:
  406e04:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  406e08:	468c      	mov	ip, r1
  406e0a:	460d      	mov	r5, r1
  406e0c:	4604      	mov	r4, r0
  406e0e:	9e08      	ldr	r6, [sp, #32]
  406e10:	2b00      	cmp	r3, #0
  406e12:	d151      	bne.n	406eb8 <__udivmoddi4+0xb4>
  406e14:	428a      	cmp	r2, r1
  406e16:	4617      	mov	r7, r2
  406e18:	d96d      	bls.n	406ef6 <__udivmoddi4+0xf2>
  406e1a:	fab2 fe82 	clz	lr, r2
  406e1e:	f1be 0f00 	cmp.w	lr, #0
  406e22:	d00b      	beq.n	406e3c <__udivmoddi4+0x38>
  406e24:	f1ce 0c20 	rsb	ip, lr, #32
  406e28:	fa01 f50e 	lsl.w	r5, r1, lr
  406e2c:	fa20 fc0c 	lsr.w	ip, r0, ip
  406e30:	fa02 f70e 	lsl.w	r7, r2, lr
  406e34:	ea4c 0c05 	orr.w	ip, ip, r5
  406e38:	fa00 f40e 	lsl.w	r4, r0, lr
  406e3c:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  406e40:	0c25      	lsrs	r5, r4, #16
  406e42:	fbbc f8fa 	udiv	r8, ip, sl
  406e46:	fa1f f987 	uxth.w	r9, r7
  406e4a:	fb0a cc18 	mls	ip, sl, r8, ip
  406e4e:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  406e52:	fb08 f309 	mul.w	r3, r8, r9
  406e56:	42ab      	cmp	r3, r5
  406e58:	d90a      	bls.n	406e70 <__udivmoddi4+0x6c>
  406e5a:	19ed      	adds	r5, r5, r7
  406e5c:	f108 32ff 	add.w	r2, r8, #4294967295
  406e60:	f080 8123 	bcs.w	4070aa <__udivmoddi4+0x2a6>
  406e64:	42ab      	cmp	r3, r5
  406e66:	f240 8120 	bls.w	4070aa <__udivmoddi4+0x2a6>
  406e6a:	f1a8 0802 	sub.w	r8, r8, #2
  406e6e:	443d      	add	r5, r7
  406e70:	1aed      	subs	r5, r5, r3
  406e72:	b2a4      	uxth	r4, r4
  406e74:	fbb5 f0fa 	udiv	r0, r5, sl
  406e78:	fb0a 5510 	mls	r5, sl, r0, r5
  406e7c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  406e80:	fb00 f909 	mul.w	r9, r0, r9
  406e84:	45a1      	cmp	r9, r4
  406e86:	d909      	bls.n	406e9c <__udivmoddi4+0x98>
  406e88:	19e4      	adds	r4, r4, r7
  406e8a:	f100 33ff 	add.w	r3, r0, #4294967295
  406e8e:	f080 810a 	bcs.w	4070a6 <__udivmoddi4+0x2a2>
  406e92:	45a1      	cmp	r9, r4
  406e94:	f240 8107 	bls.w	4070a6 <__udivmoddi4+0x2a2>
  406e98:	3802      	subs	r0, #2
  406e9a:	443c      	add	r4, r7
  406e9c:	eba4 0409 	sub.w	r4, r4, r9
  406ea0:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  406ea4:	2100      	movs	r1, #0
  406ea6:	2e00      	cmp	r6, #0
  406ea8:	d061      	beq.n	406f6e <__udivmoddi4+0x16a>
  406eaa:	fa24 f40e 	lsr.w	r4, r4, lr
  406eae:	2300      	movs	r3, #0
  406eb0:	6034      	str	r4, [r6, #0]
  406eb2:	6073      	str	r3, [r6, #4]
  406eb4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406eb8:	428b      	cmp	r3, r1
  406eba:	d907      	bls.n	406ecc <__udivmoddi4+0xc8>
  406ebc:	2e00      	cmp	r6, #0
  406ebe:	d054      	beq.n	406f6a <__udivmoddi4+0x166>
  406ec0:	2100      	movs	r1, #0
  406ec2:	e886 0021 	stmia.w	r6, {r0, r5}
  406ec6:	4608      	mov	r0, r1
  406ec8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406ecc:	fab3 f183 	clz	r1, r3
  406ed0:	2900      	cmp	r1, #0
  406ed2:	f040 808e 	bne.w	406ff2 <__udivmoddi4+0x1ee>
  406ed6:	42ab      	cmp	r3, r5
  406ed8:	d302      	bcc.n	406ee0 <__udivmoddi4+0xdc>
  406eda:	4282      	cmp	r2, r0
  406edc:	f200 80fa 	bhi.w	4070d4 <__udivmoddi4+0x2d0>
  406ee0:	1a84      	subs	r4, r0, r2
  406ee2:	eb65 0503 	sbc.w	r5, r5, r3
  406ee6:	2001      	movs	r0, #1
  406ee8:	46ac      	mov	ip, r5
  406eea:	2e00      	cmp	r6, #0
  406eec:	d03f      	beq.n	406f6e <__udivmoddi4+0x16a>
  406eee:	e886 1010 	stmia.w	r6, {r4, ip}
  406ef2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406ef6:	b912      	cbnz	r2, 406efe <__udivmoddi4+0xfa>
  406ef8:	2701      	movs	r7, #1
  406efa:	fbb7 f7f2 	udiv	r7, r7, r2
  406efe:	fab7 fe87 	clz	lr, r7
  406f02:	f1be 0f00 	cmp.w	lr, #0
  406f06:	d134      	bne.n	406f72 <__udivmoddi4+0x16e>
  406f08:	1beb      	subs	r3, r5, r7
  406f0a:	0c3a      	lsrs	r2, r7, #16
  406f0c:	fa1f fc87 	uxth.w	ip, r7
  406f10:	2101      	movs	r1, #1
  406f12:	fbb3 f8f2 	udiv	r8, r3, r2
  406f16:	0c25      	lsrs	r5, r4, #16
  406f18:	fb02 3318 	mls	r3, r2, r8, r3
  406f1c:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  406f20:	fb0c f308 	mul.w	r3, ip, r8
  406f24:	42ab      	cmp	r3, r5
  406f26:	d907      	bls.n	406f38 <__udivmoddi4+0x134>
  406f28:	19ed      	adds	r5, r5, r7
  406f2a:	f108 30ff 	add.w	r0, r8, #4294967295
  406f2e:	d202      	bcs.n	406f36 <__udivmoddi4+0x132>
  406f30:	42ab      	cmp	r3, r5
  406f32:	f200 80d1 	bhi.w	4070d8 <__udivmoddi4+0x2d4>
  406f36:	4680      	mov	r8, r0
  406f38:	1aed      	subs	r5, r5, r3
  406f3a:	b2a3      	uxth	r3, r4
  406f3c:	fbb5 f0f2 	udiv	r0, r5, r2
  406f40:	fb02 5510 	mls	r5, r2, r0, r5
  406f44:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  406f48:	fb0c fc00 	mul.w	ip, ip, r0
  406f4c:	45a4      	cmp	ip, r4
  406f4e:	d907      	bls.n	406f60 <__udivmoddi4+0x15c>
  406f50:	19e4      	adds	r4, r4, r7
  406f52:	f100 33ff 	add.w	r3, r0, #4294967295
  406f56:	d202      	bcs.n	406f5e <__udivmoddi4+0x15a>
  406f58:	45a4      	cmp	ip, r4
  406f5a:	f200 80b8 	bhi.w	4070ce <__udivmoddi4+0x2ca>
  406f5e:	4618      	mov	r0, r3
  406f60:	eba4 040c 	sub.w	r4, r4, ip
  406f64:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  406f68:	e79d      	b.n	406ea6 <__udivmoddi4+0xa2>
  406f6a:	4631      	mov	r1, r6
  406f6c:	4630      	mov	r0, r6
  406f6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406f72:	f1ce 0420 	rsb	r4, lr, #32
  406f76:	fa05 f30e 	lsl.w	r3, r5, lr
  406f7a:	fa07 f70e 	lsl.w	r7, r7, lr
  406f7e:	fa20 f804 	lsr.w	r8, r0, r4
  406f82:	0c3a      	lsrs	r2, r7, #16
  406f84:	fa25 f404 	lsr.w	r4, r5, r4
  406f88:	ea48 0803 	orr.w	r8, r8, r3
  406f8c:	fbb4 f1f2 	udiv	r1, r4, r2
  406f90:	ea4f 4518 	mov.w	r5, r8, lsr #16
  406f94:	fb02 4411 	mls	r4, r2, r1, r4
  406f98:	fa1f fc87 	uxth.w	ip, r7
  406f9c:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  406fa0:	fb01 f30c 	mul.w	r3, r1, ip
  406fa4:	42ab      	cmp	r3, r5
  406fa6:	fa00 f40e 	lsl.w	r4, r0, lr
  406faa:	d909      	bls.n	406fc0 <__udivmoddi4+0x1bc>
  406fac:	19ed      	adds	r5, r5, r7
  406fae:	f101 30ff 	add.w	r0, r1, #4294967295
  406fb2:	f080 808a 	bcs.w	4070ca <__udivmoddi4+0x2c6>
  406fb6:	42ab      	cmp	r3, r5
  406fb8:	f240 8087 	bls.w	4070ca <__udivmoddi4+0x2c6>
  406fbc:	3902      	subs	r1, #2
  406fbe:	443d      	add	r5, r7
  406fc0:	1aeb      	subs	r3, r5, r3
  406fc2:	fa1f f588 	uxth.w	r5, r8
  406fc6:	fbb3 f0f2 	udiv	r0, r3, r2
  406fca:	fb02 3310 	mls	r3, r2, r0, r3
  406fce:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  406fd2:	fb00 f30c 	mul.w	r3, r0, ip
  406fd6:	42ab      	cmp	r3, r5
  406fd8:	d907      	bls.n	406fea <__udivmoddi4+0x1e6>
  406fda:	19ed      	adds	r5, r5, r7
  406fdc:	f100 38ff 	add.w	r8, r0, #4294967295
  406fe0:	d26f      	bcs.n	4070c2 <__udivmoddi4+0x2be>
  406fe2:	42ab      	cmp	r3, r5
  406fe4:	d96d      	bls.n	4070c2 <__udivmoddi4+0x2be>
  406fe6:	3802      	subs	r0, #2
  406fe8:	443d      	add	r5, r7
  406fea:	1aeb      	subs	r3, r5, r3
  406fec:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  406ff0:	e78f      	b.n	406f12 <__udivmoddi4+0x10e>
  406ff2:	f1c1 0720 	rsb	r7, r1, #32
  406ff6:	fa22 f807 	lsr.w	r8, r2, r7
  406ffa:	408b      	lsls	r3, r1
  406ffc:	fa05 f401 	lsl.w	r4, r5, r1
  407000:	ea48 0303 	orr.w	r3, r8, r3
  407004:	fa20 fe07 	lsr.w	lr, r0, r7
  407008:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  40700c:	40fd      	lsrs	r5, r7
  40700e:	ea4e 0e04 	orr.w	lr, lr, r4
  407012:	fbb5 f9fc 	udiv	r9, r5, ip
  407016:	ea4f 441e 	mov.w	r4, lr, lsr #16
  40701a:	fb0c 5519 	mls	r5, ip, r9, r5
  40701e:	fa1f f883 	uxth.w	r8, r3
  407022:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  407026:	fb09 f408 	mul.w	r4, r9, r8
  40702a:	42ac      	cmp	r4, r5
  40702c:	fa02 f201 	lsl.w	r2, r2, r1
  407030:	fa00 fa01 	lsl.w	sl, r0, r1
  407034:	d908      	bls.n	407048 <__udivmoddi4+0x244>
  407036:	18ed      	adds	r5, r5, r3
  407038:	f109 30ff 	add.w	r0, r9, #4294967295
  40703c:	d243      	bcs.n	4070c6 <__udivmoddi4+0x2c2>
  40703e:	42ac      	cmp	r4, r5
  407040:	d941      	bls.n	4070c6 <__udivmoddi4+0x2c2>
  407042:	f1a9 0902 	sub.w	r9, r9, #2
  407046:	441d      	add	r5, r3
  407048:	1b2d      	subs	r5, r5, r4
  40704a:	fa1f fe8e 	uxth.w	lr, lr
  40704e:	fbb5 f0fc 	udiv	r0, r5, ip
  407052:	fb0c 5510 	mls	r5, ip, r0, r5
  407056:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  40705a:	fb00 f808 	mul.w	r8, r0, r8
  40705e:	45a0      	cmp	r8, r4
  407060:	d907      	bls.n	407072 <__udivmoddi4+0x26e>
  407062:	18e4      	adds	r4, r4, r3
  407064:	f100 35ff 	add.w	r5, r0, #4294967295
  407068:	d229      	bcs.n	4070be <__udivmoddi4+0x2ba>
  40706a:	45a0      	cmp	r8, r4
  40706c:	d927      	bls.n	4070be <__udivmoddi4+0x2ba>
  40706e:	3802      	subs	r0, #2
  407070:	441c      	add	r4, r3
  407072:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  407076:	eba4 0408 	sub.w	r4, r4, r8
  40707a:	fba0 8902 	umull	r8, r9, r0, r2
  40707e:	454c      	cmp	r4, r9
  407080:	46c6      	mov	lr, r8
  407082:	464d      	mov	r5, r9
  407084:	d315      	bcc.n	4070b2 <__udivmoddi4+0x2ae>
  407086:	d012      	beq.n	4070ae <__udivmoddi4+0x2aa>
  407088:	b156      	cbz	r6, 4070a0 <__udivmoddi4+0x29c>
  40708a:	ebba 030e 	subs.w	r3, sl, lr
  40708e:	eb64 0405 	sbc.w	r4, r4, r5
  407092:	fa04 f707 	lsl.w	r7, r4, r7
  407096:	40cb      	lsrs	r3, r1
  407098:	431f      	orrs	r7, r3
  40709a:	40cc      	lsrs	r4, r1
  40709c:	6037      	str	r7, [r6, #0]
  40709e:	6074      	str	r4, [r6, #4]
  4070a0:	2100      	movs	r1, #0
  4070a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4070a6:	4618      	mov	r0, r3
  4070a8:	e6f8      	b.n	406e9c <__udivmoddi4+0x98>
  4070aa:	4690      	mov	r8, r2
  4070ac:	e6e0      	b.n	406e70 <__udivmoddi4+0x6c>
  4070ae:	45c2      	cmp	sl, r8
  4070b0:	d2ea      	bcs.n	407088 <__udivmoddi4+0x284>
  4070b2:	ebb8 0e02 	subs.w	lr, r8, r2
  4070b6:	eb69 0503 	sbc.w	r5, r9, r3
  4070ba:	3801      	subs	r0, #1
  4070bc:	e7e4      	b.n	407088 <__udivmoddi4+0x284>
  4070be:	4628      	mov	r0, r5
  4070c0:	e7d7      	b.n	407072 <__udivmoddi4+0x26e>
  4070c2:	4640      	mov	r0, r8
  4070c4:	e791      	b.n	406fea <__udivmoddi4+0x1e6>
  4070c6:	4681      	mov	r9, r0
  4070c8:	e7be      	b.n	407048 <__udivmoddi4+0x244>
  4070ca:	4601      	mov	r1, r0
  4070cc:	e778      	b.n	406fc0 <__udivmoddi4+0x1bc>
  4070ce:	3802      	subs	r0, #2
  4070d0:	443c      	add	r4, r7
  4070d2:	e745      	b.n	406f60 <__udivmoddi4+0x15c>
  4070d4:	4608      	mov	r0, r1
  4070d6:	e708      	b.n	406eea <__udivmoddi4+0xe6>
  4070d8:	f1a8 0802 	sub.w	r8, r8, #2
  4070dc:	443d      	add	r5, r7
  4070de:	e72b      	b.n	406f38 <__udivmoddi4+0x134>

004070e0 <__aeabi_idiv0>:
  4070e0:	4770      	bx	lr
  4070e2:	bf00      	nop

004070e4 <p_uc_charset10x14>:
	...
  407100:	ccff ccff 0000 0000 0000 0000 0000 0000     ................
  407110:	00f0 00f0 0000 0000 00f0 00f0 0000 0000     ................
  407120:	c00c c00c fcff fcff c00c c00c fcff fcff     ................
  407130:	c00c c00c 600c 701e 303f 3033 fcff fcff     .....`.p?030....
  407140:	3033 f033 e039 c018 0060 0cf0 3cf0 f060     303.9...`....<`.
  407150:	c003 000f 183c 3cf0 3cc0 1800 f03c f87f     ....<..<.<..<...
  407160:	1cc3 8cc7 cccf ecdc 7878 3030 fc00 cc00     ........xx00....
  407170:	0000 0000 0000 0044 00ec 00f8 0070 0000     ......D.....p...
	...
  407188:	c00f f03f 7878 1860 0cc0 0cc0 0000 0000     ..?.xx`.........
  407198:	0000 0000 0cc0 0cc0 1860 7878 f03f c00f     ........`.xx?...
  4071a8:	0000 0000 600c e00e c007 8003 f83f f83f     .....`......?.?.
  4071b8:	8003 c007 e00e 600c 0003 0003 0003 0003     .......`........
  4071c8:	f03f f03f 0003 0003 0003 0003 4400 ec00     ?.?..........D..
  4071d8:	f800 7000 0000 0000 0000 0000 0000 0000     ...p............
  4071e8:	0003 0003 0003 0003 0003 0003 0003 0003     ................
  4071f8:	0003 0003 1800 3c00 3c00 1800 0000 0000     .......<.<......
	...
  407210:	0000 0c00 3c00 f000 c003 000f 003c 00f0     .....<......<...
  407220:	00c0 0000 f03f f87f fce0 ccc1 8cc3 0cc7     ....?...........
  407230:	0cce 1cfc f87f f03f 0000 0000 0c30 0c70     ......?.....0.p.
  407240:	fcff fcff 0c00 0c00 0000 0000 0c30 1c70     ............0.p.
  407250:	3ce0 7cc0 ecc0 ccc1 8cc3 0ce7 0c7e 0c3c     .<.|........~.<.
  407260:	3030 3870 1ce0 0cc0 0cc0 0cc3 0cc3 1ce3     00p8............
  407270:	f87f f03c c003 c007 c00e c01c c038 c070     ..<.........8.p.
  407280:	fcff fcff c000 c000 30fc 38fc 1ccc 0ccc     .........0.8....
  407290:	0ccc 0ccc 0ccc 1cce f8c7 f0c3 f03f f87f     ............?...
  4072a0:	1ce3 0cc3 0cc3 0cc3 0cc3 9ce3 f871 f030     ............q.0.
  4072b0:	00c0 00c0 00c0 00c0 fcc3 fcc7 00ce 00dc     ................
  4072c0:	00f8 00f0 f03c f87f 9ce7 0cc3 0cc3 0cc3     ....<...........
  4072d0:	0cc3 9ce7 f87f f03c 003c 007e 0ce7 0cc3     ......<.<.~.....
  4072e0:	1cc3 38c3 70c3 e0e7 c07f 803f 0000 0000     ...8.p....?.....
  4072f0:	0000 6018 f03c f03c 6018 0000 0000 0000     ...`<.<..`......
  407300:	0000 0000 0000 4418 ec3c f83c 7018 0000     .......D<.<..p..
  407310:	0000 0000 0000 0003 8007 c00f e01c 7038     ..............8p
  407320:	3870 1ce0 0cc0 0000 c00c c00c c00c c00c     p8..............
  407330:	c00c c00c c00c c00c c00c c00c 0000 0cc0     ................
  407340:	1ce0 3870 7038 e01c c00f 8007 0003 0000     ..p88p..........
  407350:	0030 0070 00e0 00c0 ecc1 ecc3 00c3 00e6     0.p.............
  407360:	007e 003c f030 f871 9ce3 0cc3 fcc3 fcc3     ~.<.0.q.........
  407370:	0cc0 1ce0 f87f f03f fc3f fc7f c0e0 c0c0     ......?.?.......
  407380:	c0c0 c0c0 c0c0 c0e0 fc7f fc3f fcff fcff     ..........?.....
  407390:	0cc3 0cc3 0cc3 0cc3 0cc3 9ce7 f87f f03c     ..............<.
  4073a0:	f03f f87f 1ce0 0cc0 0cc0 0cc0 0cc0 1ce0     ?...............
  4073b0:	3870 3030 fcff fcff 0cc0 0cc0 0cc0 0cc0     p800............
  4073c0:	0cc0 1ce0 f87f f03f fcff fcff 0cc3 0cc3     ......?.........
  4073d0:	0cc3 0cc3 0cc3 0cc3 0cc0 0cc0 fcff fcff     ................
  4073e0:	00c3 00c3 00c3 00c3 00c3 00c3 00c0 00c0     ................
  4073f0:	f03f f87f 1ce0 0cc0 0cc0 0cc3 0cc3 1ce3     ?...............
  407400:	f873 f033 fcff fcff 0003 0003 0003 0003     s.3.............
  407410:	0003 0003 fcff fcff 0000 0000 0cc0 0cc0     ................
  407420:	fcff fcff 0cc0 0cc0 0000 0000 3000 3800     .............0.8
  407430:	1cc0 0cc0 0cc0 1cc0 f8ff f0ff 00c0 00c0     ................
  407440:	fcff fcff 8007 8007 c00f e01c 7038 3870     ............8pp8
  407450:	1ce0 0cc0 fcff fcff 0c00 0c00 0c00 0c00     ................
  407460:	0c00 0c00 0c00 0c00 fcff fcff 0070 0038     ............p.8.
  407470:	001f 001f 0038 0070 fcff fcff fcff fcff     ....8.p.........
  407480:	001c 000e 0007 8003 c001 e000 fcff fcff     ................
  407490:	f03f f87f 1ce0 0cc0 0cc0 0cc0 0cc0 1ce0     ?...............
  4074a0:	f87f f03f fcff fcff 00c3 00c3 00c3 00c3     ..?.............
  4074b0:	00c3 00e7 007e 003c f03f f87f 1ce0 0cc0     ....~.<.?.......
  4074c0:	ccc0 ecc0 7cc0 38e0 fc7f ec3f fcff fcff     .....|.8..?.....
  4074d0:	00c3 80c3 80c3 c0c3 c0c3 70e7 3c7e 1c3c     ...........p~<<.
  4074e0:	183c 1c7e 0ce7 0cc3 0cc3 0cc3 0cc3 9cc3     <.~.............
  4074f0:	f8e1 f060 00c0 00c0 00c0 00c0 fcff fcff     ..`.............
  407500:	00c0 00c0 00c0 00c0 f0ff f8ff 1c00 0c00     ................
  407510:	0c00 0c00 0c00 1c00 f8ff f0ff c0ff e0ff     ................
  407520:	7000 3800 1c00 1c00 3800 7000 e0ff c0ff     .p.8.....8.p....
  407530:	f0ff f8ff 1c00 3c00 f800 f800 3c00 1c00     .......<.....<..
  407540:	f8ff f0ff 3cf0 7cf8 e01c c00f 8007 8007     .....<.|........
  407550:	c00f e01c 7cf8 3cf0 00fc 00fe 0007 8003     .....|.<........
  407560:	fc01 fc01 8003 0007 00fe 00fc 3cc0 7cc0     .............<.|
  407570:	ecc0 ccc1 8cc3 0cc7 0cce 0cdc 0cf8 0cf0     ................
  407580:	0000 0000 fcff fcff 0cc0 0cc0 0cc0 0000     ................
  407590:	0000 0000 0030 0030 000c 000c 0003 0003     ....0.0.........
  4075a0:	c000 c000 3000 3000 0000 0000 0cc0 0cc0     .....0.0........
  4075b0:	0cc0 fcff fcff 0000 0000 0000 000c 001c     ................
  4075c0:	0038 0070 00e0 00e0 0070 0038 001c 000c     8.p.....p.8.....
  4075d0:	0c00 0c00 0c00 0c00 0c00 0c00 0c00 0c00     ................
  4075e0:	0c00 0c00 0000 0000 00c0 00e0 0070 0038     ............p.8.
  4075f0:	0018 0000 0000 0000 3000 7806 fc0e cc0c     .........0.x....
  407600:	cc0c cc0c cc0c cc0e fc07 f803 fcff fcff     ................
  407610:	0c03 0c03 0c03 0c03 0c03 9c03 f801 f000     ................
  407620:	f003 f807 1c0e 0c0c 0c0c 0c0c 0c0c 1c0e     ................
  407630:	3807 3003 f000 f801 9c03 0c03 0c03 0c03     .8.0............
  407640:	0c03 0c03 fcff fcff f003 f807 dc0e cc0c     ................
  407650:	cc0c cc0c cc0c dc0e d807 9003 0000 0003     ................
  407660:	fc3f fc7f 00e3 00e3 0070 0030 0000 0000     ?.......p.0.....
  407670:	1803 9c07 cc0f cc0c cc0c cc0c cc0c dc0c     ................
  407680:	f80f f007 fcff fcff 0003 0003 0003 0003     ................
  407690:	8003 fc01 fc00 0000 0000 0000 0000 0000     ................
  4076a0:	fc1b fc1b 0000 0000 0000 0000 0000 3000     ...............0
  4076b0:	3800 1c00 0c00 0c00 1c00 f8cf f0cf 0000     .8..............
  4076c0:	0000 fcff fcff e000 e001 f003 3807 1c0e     .............8..
  4076d0:	0c0c 0000 0000 0000 0cc0 0cc0 fcff fcff     ................
  4076e0:	0c00 0c00 0000 0000 fc0f fc0f 000e 0007     ................
  4076f0:	c003 c003 0007 000e fc0f fc0f fc0f fc0f     ................
  407700:	0003 0007 000e 000c 000c 000e fc07 fc03     ................
  407710:	f003 f807 1c0e 0c0c 0c0c 0c0c 0c0c 1c0e     ................
  407720:	f807 f003 fc0f fc0f c00c c00c c00c c00c     ................
  407730:	c00c c00f 8007 0003 0003 8007 c00f c00c     ................
  407740:	c00c c00c c00c c00c fc0f fc0f fc0f fc0f     ................
  407750:	8003 0007 000e 000c 000c 000e 0007 0003     ................
  407760:	1803 9c07 cc0f cc0c cc0c cc0c cc0c fc0c     ................
  407770:	780e 3006 0000 000c 000c f0ff f8ff 1c0c     .x.0............
  407780:	1c0c 380c 300c 0000 f00f f80f 1c00 0c00     ...8.0..........
  407790:	0c00 0c00 0c00 1c00 f80f f00f c00f e00f     ................
  4077a0:	7000 3800 1c00 1c00 3800 7000 e00f c00f     .p.8.....8.p....
  4077b0:	f00f f80f 1c00 1c00 f800 f800 1c00 1c00     ................
  4077c0:	f80f f00f 0c0c 1c0e 3807 f003 e001 e001     .........8......
  4077d0:	f003 3807 1c0e 0c0c 000c 000e 0c07 9c03     ...8............
  4077e0:	f801 f001 8003 0007 000e 000c 0c0c 1c0c     ................
  4077f0:	3c0c 7c0c ec0c cc0d 8c0f 0c0f 0c0e 0c0c     .<.|............
  407800:	0000 0003 8007 f03f f87c 1ce0 0cc0 0cc0     ......?.|.......
  407810:	0cc0 0000 0c03 0c03 fc3f fc7f 0ce3 0cc3     ........?.......
  407820:	0cc0 0ce0 0c70 0c30 0000 0cc0 0cc0 0cc0     ....p.0.........
  407830:	1ce0 f87c f03f 8007 0003 0000 00c0 00c0     ..|.?...........
  407840:	00c0 00c0 00c0 00c0 00c0 00c0 00c0 00c0     ................
  407850:	fcff fcff fcff fcff fcff fcff fcff fcff     ................
  407860:	fcff fcff 444c 3a52 2520 0064 000d 0000     ....LDR: %d.....
  407870:	7345 7563 6f72 203a 6425 0000 6d55 6469     Escuro: %d..Umid
  407880:	6461 3a65 2520 0064 6e45 7274 2065 656d     ade: %d.Entre me
  407890:	6964 6f63 7365 203a 6425 500a 6f72 2078     dicoes: %d.Prox 
  4078a0:	656d 6964 6163 3a6f 2520 0a64 0000 0000     medicao: %d.....

004078b0 <_global_impure_ptr>:
  4078b0:	0038 2000 000a 0000 4e49 0046 6e69 0066     8.. ....INF.inf.
  4078c0:	414e 004e 616e 006e 3130 3332 3534 3736     NAN.nan.01234567
  4078d0:	3938 4241 4443 4645 0000 0000 3130 3332     89ABCDEF....0123
  4078e0:	3534 3736 3938 6261 6463 6665 0000 0000     456789abcdef....
  4078f0:	6e28 6c75 296c 0000 0030 0000               (null)..0...

004078fc <blanks.7223>:
  4078fc:	2020 2020 2020 2020 2020 2020 2020 2020                     

0040790c <zeroes.7224>:
  40790c:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
  40791c:	6e49 6966 696e 7974 0000 0000 614e 004e     Infinity....NaN.
  40792c:	0043 0000 4f50 4953 0058 0000 002e 0000     C...POSIX.......
  40793c:	0000 0000                                   ....

00407940 <__mprec_bigtens>:
  407940:	8000 37e0 c379 4341 6e17 b505 b8b5 4693     ...7y.AC.n.....F
  407950:	f9f5 e93f 4f03 4d38 1d32 f930 7748 5a82     ..?..O8M2.0.Hw.Z
  407960:	bf3c 7f73 4fdd 7515                         <.s..O.u

00407968 <__mprec_tens>:
  407968:	0000 0000 0000 3ff0 0000 0000 0000 4024     .......?......$@
  407978:	0000 0000 0000 4059 0000 0000 4000 408f     ......Y@.....@.@
  407988:	0000 0000 8800 40c3 0000 0000 6a00 40f8     .......@.....j.@
  407998:	0000 0000 8480 412e 0000 0000 12d0 4163     .......A......cA
  4079a8:	0000 0000 d784 4197 0000 0000 cd65 41cd     .......A....e..A
  4079b8:	0000 2000 a05f 4202 0000 e800 4876 4237     ... _..B....vH7B
  4079c8:	0000 a200 1a94 426d 0000 e540 309c 42a2     ......mB..@..0.B
  4079d8:	0000 1e90 bcc4 42d6 0000 2634 6bf5 430c     .......B..4&.k.C
  4079e8:	8000 37e0 c379 4341 a000 85d8 3457 4376     ...7y.AC....W4vC
  4079f8:	c800 674e c16d 43ab 3d00 6091 58e4 43e1     ..Ngm..C.=.`.X.C
  407a08:	8c40 78b5 af1d 4415 ef50 d6e2 1ae4 444b     @..x...DP.....KD
  407a18:	d592 064d f0cf 4480 4af6 c7e1 2d02 44b5     ..M....D.J...-.D
  407a28:	9db4 79d9 7843 44ea                         ...yCx.D

00407a30 <p05.6055>:
  407a30:	0005 0000 0019 0000 007d 0000               ........}...

00407a3c <_ctype_>:
  407a3c:	2000 2020 2020 2020 2020 2828 2828 2028     .         ((((( 
  407a4c:	2020 2020 2020 2020 2020 2020 2020 2020                     
  407a5c:	8820 1010 1010 1010 1010 1010 1010 1010      ...............
  407a6c:	0410 0404 0404 0404 0404 1004 1010 1010     ................
  407a7c:	1010 4141 4141 4141 0101 0101 0101 0101     ..AAAAAA........
  407a8c:	0101 0101 0101 0101 0101 0101 1010 1010     ................
  407a9c:	1010 4242 4242 4242 0202 0202 0202 0202     ..BBBBBB........
  407aac:	0202 0202 0202 0202 0202 0202 1010 1010     ................
  407abc:	0020 0000 0000 0000 0000 0000 0000 0000      ...............
	...

00407b40 <_init>:
  407b40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  407b42:	bf00      	nop
  407b44:	bcf8      	pop	{r3, r4, r5, r6, r7}
  407b46:	bc08      	pop	{r3}
  407b48:	469e      	mov	lr, r3
  407b4a:	4770      	bx	lr

00407b4c <__init_array_start>:
  407b4c:	00403581 	.word	0x00403581

00407b50 <__frame_dummy_init_array_entry>:
  407b50:	004000f1                                ..@.

00407b54 <_fini>:
  407b54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  407b56:	bf00      	nop
  407b58:	bcf8      	pop	{r3, r4, r5, r6, r7}
  407b5a:	bc08      	pop	{r3}
  407b5c:	469e      	mov	lr, r3
  407b5e:	4770      	bx	lr

00407b60 <__fini_array_start>:
  407b60:	004000cd 	.word	0x004000cd
