/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire [4:0] _05_;
  wire [3:0] _06_;
  wire [3:0] _07_;
  wire [10:0] _08_;
  wire [10:0] _09_;
  wire [7:0] celloutsig_0_10z;
  wire [2:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [14:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [5:0] celloutsig_0_20z;
  wire [11:0] celloutsig_0_23z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [3:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [4:0] celloutsig_0_36z;
  wire celloutsig_0_41z;
  wire celloutsig_0_44z;
  wire [15:0] celloutsig_0_47z;
  wire celloutsig_0_4z;
  wire [9:0] celloutsig_0_51z;
  wire celloutsig_0_5z;
  wire [24:0] celloutsig_0_7z;
  wire celloutsig_0_85z;
  wire [4:0] celloutsig_0_86z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [11:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [3:0] celloutsig_1_11z;
  wire [19:0] celloutsig_1_12z;
  wire [3:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [9:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [4:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_41z = ~(celloutsig_0_15z | celloutsig_0_19z);
  assign celloutsig_0_4z = ~(in_data[13] | celloutsig_0_1z);
  assign celloutsig_1_8z = ~(celloutsig_1_2z | in_data[131]);
  assign celloutsig_0_5z = ~((celloutsig_0_4z | _01_) & _02_);
  assign celloutsig_1_7z = ~((celloutsig_1_1z | celloutsig_1_6z) & celloutsig_1_5z[4]);
  assign celloutsig_0_44z = ~((celloutsig_0_36z[2] | celloutsig_0_29z[0]) & (celloutsig_0_9z | celloutsig_0_27z));
  assign celloutsig_1_19z = ~((in_data[144] | celloutsig_1_5z[3]) & (celloutsig_1_1z | celloutsig_1_12z[14]));
  assign celloutsig_0_85z = ~(celloutsig_0_23z[11] ^ celloutsig_0_15z);
  assign celloutsig_1_4z = ~(celloutsig_1_2z ^ celloutsig_1_0z[4]);
  assign celloutsig_1_6z = ~(celloutsig_1_3z[7] ^ celloutsig_1_5z[4]);
  assign celloutsig_1_12z = { in_data[153:148], celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_9z, celloutsig_1_10z, celloutsig_1_10z } + { in_data[132:114], celloutsig_1_1z };
  assign celloutsig_0_29z = { celloutsig_0_17z[14:12], celloutsig_0_8z } + { celloutsig_0_2z, celloutsig_0_12z, celloutsig_0_1z, celloutsig_0_1z };
  reg [10:0] _22_;
  always_ff @(negedge celloutsig_1_18z[0], posedge clkin_data[64])
    if (clkin_data[64]) _22_ <= 11'h000;
    else _22_ <= in_data[28:18];
  assign { _09_[10:8], _02_, _07_[3:2], _05_[4:1], _09_[0] } = _22_;
  reg [10:0] _23_;
  always_ff @(negedge celloutsig_1_18z[0], posedge clkin_data[64])
    if (clkin_data[64]) _23_ <= 11'h000;
    else _23_ <= in_data[52:42];
  assign { _08_[10:5], _01_, _08_[3:2], _04_, _08_[0] } = _23_;
  reg [4:0] _24_;
  always_ff @(posedge celloutsig_1_18z[0], negedge clkin_data[64])
    if (!clkin_data[64]) _24_ <= 5'h00;
    else _24_ <= in_data[35:31];
  assign { _06_[3:2], _00_, _06_[0], _03_ } = _24_;
  assign celloutsig_0_23z = { celloutsig_0_17z[2], _09_[10:8], _02_, _07_[3:2], _05_[4:1], _09_[0] } & { celloutsig_0_17z[12:10], celloutsig_0_10z, celloutsig_0_18z };
  assign celloutsig_1_0z = in_data[111:100] / { 1'h1, in_data[171:161] };
  assign celloutsig_1_11z = { celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_9z } / { 1'h1, celloutsig_1_7z, celloutsig_1_9z, celloutsig_1_1z };
  assign celloutsig_0_11z = { in_data[0], celloutsig_0_9z, celloutsig_0_9z } / { 1'h1, _09_[9], celloutsig_0_8z };
  assign celloutsig_0_27z = { _09_[9:8], celloutsig_0_19z } == celloutsig_0_23z[9:7];
  assign celloutsig_1_10z = { celloutsig_1_0z[11:3], celloutsig_1_9z } === { celloutsig_1_3z[7:1], celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_8z };
  assign celloutsig_0_8z = { _07_[3:2], _05_[4:3], celloutsig_0_1z } === celloutsig_0_7z[22:18];
  assign celloutsig_0_13z = { celloutsig_0_10z[7:3], celloutsig_0_5z } === { celloutsig_0_11z[2], _06_[3:2], _00_, _06_[0], _03_ };
  assign celloutsig_1_2z = in_data[137:132] > { in_data[145:141], celloutsig_1_1z };
  assign celloutsig_0_2z = in_data[57:54] > in_data[26:23];
  assign celloutsig_0_18z = { celloutsig_0_17z[10:8], celloutsig_0_4z } || { _08_[7:6], celloutsig_0_12z, celloutsig_0_5z };
  assign celloutsig_1_1z = in_data[162:154] < in_data[121:113];
  assign celloutsig_0_14z = { in_data[50:45], celloutsig_0_4z, celloutsig_0_9z } < { celloutsig_0_7z[9:3], celloutsig_0_9z };
  assign celloutsig_0_15z = celloutsig_0_7z[19:3] < { _06_[3:2], _00_, _06_[0], celloutsig_0_13z, _06_[3:2], _00_, _06_[0], _03_, celloutsig_0_12z, _06_[3:2], _00_, _06_[0], _03_, celloutsig_0_14z };
  assign celloutsig_0_1z = in_data[49:36] < in_data[53:40];
  assign celloutsig_0_20z = { in_data[61:57], celloutsig_0_13z } * { _08_[10:7], celloutsig_0_13z, celloutsig_0_8z };
  assign celloutsig_0_10z = celloutsig_0_1z ? { _08_[7:5], _01_, _08_[3:2], _04_, _08_[0] } : { celloutsig_0_7z[19:17], _06_[3:2], _00_, _06_[0], _03_ };
  assign celloutsig_0_86z = - celloutsig_0_51z[9:5];
  assign celloutsig_1_3z = - celloutsig_1_0z[10:1];
  assign celloutsig_0_36z = { celloutsig_0_20z[1], celloutsig_0_15z, celloutsig_0_28z, celloutsig_0_15z, celloutsig_0_28z } | { celloutsig_0_23z[6:3], celloutsig_0_28z };
  assign celloutsig_1_5z = { in_data[103:101], celloutsig_1_1z, celloutsig_1_4z } | { celloutsig_1_3z[3:0], celloutsig_1_4z };
  assign celloutsig_0_12z = celloutsig_0_8z & celloutsig_0_5z;
  assign celloutsig_0_19z = celloutsig_0_15z & celloutsig_0_4z;
  assign celloutsig_0_28z = celloutsig_0_19z & celloutsig_0_7z[9];
  assign celloutsig_1_9z = ~^ { celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_4z };
  assign celloutsig_0_9z = ~^ { _09_[8], _02_, _07_[3:2], _05_[4:1] };
  assign celloutsig_0_51z = { celloutsig_0_47z[7:0], celloutsig_0_44z, celloutsig_0_9z } >> { _09_[9:8], _02_, _07_[3:2], _05_[4:1], _09_[0] };
  assign celloutsig_0_7z = { _05_[4:3], _08_[10:5], _01_, _08_[3:2], _04_, _08_[0], _09_[10:8], _02_, _07_[3:2], _05_[4:1], _09_[0], celloutsig_0_1z } >> { _08_[8:5], _01_, _08_[3:2], _04_, _09_[10:8], _02_, _07_[3:2], _05_[4:1], _09_[0], celloutsig_0_4z, _06_[3:2], _00_, _06_[0], _03_ };
  assign celloutsig_1_18z = { celloutsig_1_11z[2:0], celloutsig_1_7z } >> celloutsig_1_12z[10:7];
  assign celloutsig_0_17z = { celloutsig_0_10z, celloutsig_0_12z, celloutsig_0_13z, celloutsig_0_11z, celloutsig_0_12z, celloutsig_0_2z } >> { celloutsig_0_1z, celloutsig_0_14z, _06_[3:2], _00_, _06_[0], _03_, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_15z, celloutsig_0_11z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_47z = { celloutsig_0_23z[10:9], _08_[10:5], _01_, _08_[3:2], _04_, _08_[0], celloutsig_0_44z, celloutsig_0_5z, celloutsig_0_41z } - { celloutsig_0_7z[11:1], celloutsig_0_29z, celloutsig_0_2z };
  assign _05_[0] = celloutsig_0_18z;
  assign _06_[1] = _00_;
  assign { _08_[4], _08_[1] } = { _01_, _04_ };
  assign _09_[7:1] = { _02_, _07_[3:2], _05_[4:1] };
  assign { out_data[131:128], out_data[96], out_data[32], out_data[4:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_85z, celloutsig_0_86z };
endmodule
