AArch64 MP+dc+dmb

{
int64_t x;
int64_t y;
int64_t z;
0:X0=1; 0:X1=x; 0:X2=1; 0:X3=y; 0:X5=z;
1:X1=y; 1:X3=x;
}
 P0             | P1            ;
  STR X0, [X1]  | LDR X0, [X1]  ;
  DC CVAU, X5   | DMB SY        ;
  STR X2, [X3]  | LDR X2, [X3]  ;
exists (1:X0=1 /\ 1:X2=0)
