Info: Starting: Create simulation model
Info: qsys-generate C:\Users\Mahmoud\Desktop\ELEC391\Comms_ass\BCH_204_128_10_dec.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=C:\Users\Mahmoud\Desktop\ELEC391\Comms_ass\BCH_204_128_10_dec\simulation --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading Comms_ass/BCH_204_128_10_dec.qsys
Progress: Reading input file
Progress: Adding bch_0 [altera_bch 16.1]
Progress: Parameterizing module bch_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: BCH_204_128_10_dec: Generating BCH_204_128_10_dec "BCH_204_128_10_dec" for SIM_VERILOG
Info: bch_0: code_clocks = 26, polys_per_pe = 10, full_pes = 0, pes = 1 clocks_per_last_pe = 10
Info: bch_0: ----Writing bchp_mb_system.vhd
Info: bch_0: ----Writing bchp_auto_package.vhd
Info: bch_0: Building Galois Field and inverses. Please wait...
Info: bch_0: GF_field finished
Info: bch_0: negenum finished with length 256
Info: bch_0: powernum finished with length 256
Info: bch_0: inverses finished with length 256
Info: bch_0: ----Writing bchp_roots.vhd
Info: bch_0: ----Writing bchp_invmem.hex
Info: bch_0: ----Writing bchp_parameters.vhd
Info: bch_0: files generated: C:/Users/Mahmoud/AppData/Local/Temp/alt8785_3195734297638170046.dir/0001_bch_0_gen//bchp_mb_system.vhd C:/Users/Mahmoud/AppData/Local/Temp/alt8785_3195734297638170046.dir/0001_bch_0_gen//bchp_auto_package.vhd C:/Users/Mahmoud/AppData/Local/Temp/alt8785_3195734297638170046.dir/0001_bch_0_gen//bchp_roots.vhd C:/Users/Mahmoud/AppData/Local/Temp/alt8785_3195734297638170046.dir/0001_bch_0_gen//bchp_invmem.hex C:/Users/Mahmoud/AppData/Local/Temp/alt8785_3195734297638170046.dir/0001_bch_0_gen//bchp_parameters.vhd
Info: bch_0: "BCH_204_128_10_dec" instantiated altera_bch "bch_0"
Info: BCH_204_128_10_dec: Done "BCH_204_128_10_dec" with 2 modules, 45 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=C:\Users\Mahmoud\Desktop\ELEC391\Comms_ass\BCH_204_128_10_dec\BCH_204_128_10_dec.spd --output-directory=C:/Users/Mahmoud/Desktop/ELEC391/Comms_ass/BCH_204_128_10_dec/simulation/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=C:\Users\Mahmoud\Desktop\ELEC391\Comms_ass\BCH_204_128_10_dec\BCH_204_128_10_dec.spd --output-directory=C:/Users/Mahmoud/Desktop/ELEC391/Comms_ass/BCH_204_128_10_dec/simulation/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in C:/Users/Mahmoud/Desktop/ELEC391/Comms_ass/BCH_204_128_10_dec/simulation/ directory:
Info: 	mentor/msim_setup.tcl
Info: Skipping VCS script generation since VHDL file $QUARTUS_INSTALL_DIR/eda/sim_lib/altera_syn_attributes.vhd is required for simulation
Info: Generating the following file(s) for VCSMX simulator in C:/Users/Mahmoud/Desktop/ELEC391/Comms_ass/BCH_204_128_10_dec/simulation/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in C:/Users/Mahmoud/Desktop/ELEC391/Comms_ass/BCH_204_128_10_dec/simulation/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	1 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in C:/Users/Mahmoud/Desktop/ELEC391/Comms_ass/BCH_204_128_10_dec/simulation/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/Mahmoud/Desktop/ELEC391/Comms_ass/BCH_204_128_10_dec/simulation/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create Modelsim Project.
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\Mahmoud\Desktop\ELEC391\Comms_ass\BCH_204_128_10_dec.qsys --synthesis=VERILOG --output-directory=C:\Users\Mahmoud\Desktop\ELEC391\Comms_ass\BCH_204_128_10_dec\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading Comms_ass/BCH_204_128_10_dec.qsys
Progress: Reading input file
Progress: Adding bch_0 [altera_bch 16.1]
Progress: Parameterizing module bch_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: BCH_204_128_10_dec: Generating BCH_204_128_10_dec "BCH_204_128_10_dec" for QUARTUS_SYNTH
Info: bch_0: code_clocks = 26, polys_per_pe = 10, full_pes = 0, pes = 1 clocks_per_last_pe = 10
Info: bch_0: ----Writing bchp_mb_system.vhd
Info: bch_0: ----Writing bchp_auto_package.vhd
Info: bch_0: Building Galois Field and inverses. Please wait...
Info: bch_0: GF_field finished
Info: bch_0: negenum finished with length 256
Info: bch_0: powernum finished with length 256
Info: bch_0: inverses finished with length 256
Info: bch_0: ----Writing bchp_roots.vhd
Info: bch_0: ----Writing bchp_invmem.hex
Info: bch_0: ----Writing bchp_parameters.vhd
Info: bch_0: files generated: C:/Users/Mahmoud/AppData/Local/Temp/alt8785_3195734297638170046.dir/0003_bch_0_gen//bchp_mb_system.vhd C:/Users/Mahmoud/AppData/Local/Temp/alt8785_3195734297638170046.dir/0003_bch_0_gen//bchp_auto_package.vhd C:/Users/Mahmoud/AppData/Local/Temp/alt8785_3195734297638170046.dir/0003_bch_0_gen//bchp_roots.vhd C:/Users/Mahmoud/AppData/Local/Temp/alt8785_3195734297638170046.dir/0003_bch_0_gen//bchp_invmem.hex C:/Users/Mahmoud/AppData/Local/Temp/alt8785_3195734297638170046.dir/0003_bch_0_gen//bchp_parameters.vhd
Info: bch_0: "BCH_204_128_10_dec" instantiated altera_bch "bch_0"
Info: BCH_204_128_10_dec: Done "BCH_204_128_10_dec" with 2 modules, 28 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
