Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2.1 (win64) Build 3414424 Sun Dec 19 10:57:22 MST 2021
| Date         : Sun Mar 13 23:53:54 2022
| Host         : KC-LAPTOP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  53          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (19)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (19)
-------------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.533        0.000                      0                  158        0.245        0.000                      0                  158        4.500        0.000                       0                    79  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               3.533        0.000                      0                  158        0.245        0.000                      0                  158        4.500        0.000                       0                    79  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        3.533ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.245ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.533ns  (required time - arrival time)
  Source:                 inputstorer/btnB/M_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu16/adder/s0__0/CEB2
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.912ns  (logic 0.952ns (16.103%)  route 4.960ns (83.897%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.200ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.616     5.200    inputstorer/btnB/CLK
    SLICE_X61Y67         FDRE                                         r  inputstorer/btnB/M_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y67         FDRE (Prop_fdre_C_Q)         0.456     5.656 r  inputstorer/btnB/M_ctr_q_reg[17]/Q
                         net (fo=2, routed)           1.148     6.804    inputstorer/btnB/M_ctr_q_reg[17]
    SLICE_X61Y68         LUT4 (Prop_lut4_I0_O)        0.124     6.928 f  inputstorer/btnB/M_last_q_i_4__0/O
                         net (fo=1, routed)           0.407     7.335    inputstorer/btnB/M_last_q_i_4__0_n_0
    SLICE_X61Y68         LUT5 (Prop_lut5_I4_O)        0.124     7.459 f  inputstorer/btnB/M_last_q_i_2__0/O
                         net (fo=1, routed)           1.000     8.459    inputstorer/btnB/M_last_q_i_2__0_n_0
    SLICE_X60Y63         LUT6 (Prop_lut6_I4_O)        0.124     8.583 r  inputstorer/btnB/M_last_q_i_1__0/O
                         net (fo=3, routed)           0.464     9.047    inputstorer/btnB/M_detector_b_in
    SLICE_X60Y63         LUT2 (Prop_lut2_I0_O)        0.124     9.171 r  inputstorer/btnB/M_storeB_q[15]_i_1/O
                         net (fo=17, routed)          1.942    11.112    alu16/adder/s0__0_15[0]
    DSP48_X1Y20          DSP48E1                                      r  alu16/adder/s0__0/CEB2
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.532    14.937    alu16/adder/CLK
    DSP48_X1Y20          DSP48E1                                      r  alu16/adder/s0__0/CLK
                         clock pessimism              0.258    15.195    
                         clock uncertainty           -0.035    15.159    
    DSP48_X1Y20          DSP48E1 (Setup_dsp48e1_CLK_CEB2)
                                                     -0.514    14.645    alu16/adder/s0__0
  -------------------------------------------------------------------
                         required time                         14.645    
                         arrival time                         -11.112    
  -------------------------------------------------------------------
                         slack                                  3.533    

Slack (MET) :             3.845ns  (required time - arrival time)
  Source:                 inputstorer/btnB/M_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/M_storeB_q_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.820ns  (logic 0.952ns (16.357%)  route 4.868ns (83.643%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.200ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.616     5.200    inputstorer/btnB/CLK
    SLICE_X61Y67         FDRE                                         r  inputstorer/btnB/M_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y67         FDRE (Prop_fdre_C_Q)         0.456     5.656 r  inputstorer/btnB/M_ctr_q_reg[17]/Q
                         net (fo=2, routed)           1.148     6.804    inputstorer/btnB/M_ctr_q_reg[17]
    SLICE_X61Y68         LUT4 (Prop_lut4_I0_O)        0.124     6.928 f  inputstorer/btnB/M_last_q_i_4__0/O
                         net (fo=1, routed)           0.407     7.335    inputstorer/btnB/M_last_q_i_4__0_n_0
    SLICE_X61Y68         LUT5 (Prop_lut5_I4_O)        0.124     7.459 f  inputstorer/btnB/M_last_q_i_2__0/O
                         net (fo=1, routed)           1.000     8.459    inputstorer/btnB/M_last_q_i_2__0_n_0
    SLICE_X60Y63         LUT6 (Prop_lut6_I4_O)        0.124     8.583 r  inputstorer/btnB/M_last_q_i_1__0/O
                         net (fo=3, routed)           0.464     9.047    inputstorer/btnB/M_detector_b_in
    SLICE_X60Y63         LUT2 (Prop_lut2_I0_O)        0.124     9.171 r  inputstorer/btnB/M_storeB_q[15]_i_1/O
                         net (fo=17, routed)          1.850    11.020    inputstorer/M_last_q_reg[0]
    SLICE_X55Y51         FDRE                                         r  inputstorer/M_storeB_q_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.443    14.847    inputstorer/CLK
    SLICE_X55Y51         FDRE                                         r  inputstorer/M_storeB_q_reg[10]/C
                         clock pessimism              0.258    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X55Y51         FDRE (Setup_fdre_C_CE)      -0.205    14.865    inputstorer/M_storeB_q_reg[10]
  -------------------------------------------------------------------
                         required time                         14.865    
                         arrival time                         -11.020    
  -------------------------------------------------------------------
                         slack                                  3.845    

Slack (MET) :             3.845ns  (required time - arrival time)
  Source:                 inputstorer/btnB/M_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/M_storeB_q_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.820ns  (logic 0.952ns (16.357%)  route 4.868ns (83.643%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.200ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.616     5.200    inputstorer/btnB/CLK
    SLICE_X61Y67         FDRE                                         r  inputstorer/btnB/M_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y67         FDRE (Prop_fdre_C_Q)         0.456     5.656 r  inputstorer/btnB/M_ctr_q_reg[17]/Q
                         net (fo=2, routed)           1.148     6.804    inputstorer/btnB/M_ctr_q_reg[17]
    SLICE_X61Y68         LUT4 (Prop_lut4_I0_O)        0.124     6.928 f  inputstorer/btnB/M_last_q_i_4__0/O
                         net (fo=1, routed)           0.407     7.335    inputstorer/btnB/M_last_q_i_4__0_n_0
    SLICE_X61Y68         LUT5 (Prop_lut5_I4_O)        0.124     7.459 f  inputstorer/btnB/M_last_q_i_2__0/O
                         net (fo=1, routed)           1.000     8.459    inputstorer/btnB/M_last_q_i_2__0_n_0
    SLICE_X60Y63         LUT6 (Prop_lut6_I4_O)        0.124     8.583 r  inputstorer/btnB/M_last_q_i_1__0/O
                         net (fo=3, routed)           0.464     9.047    inputstorer/btnB/M_detector_b_in
    SLICE_X60Y63         LUT2 (Prop_lut2_I0_O)        0.124     9.171 r  inputstorer/btnB/M_storeB_q[15]_i_1/O
                         net (fo=17, routed)          1.850    11.020    inputstorer/M_last_q_reg[0]
    SLICE_X55Y51         FDRE                                         r  inputstorer/M_storeB_q_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.443    14.847    inputstorer/CLK
    SLICE_X55Y51         FDRE                                         r  inputstorer/M_storeB_q_reg[15]/C
                         clock pessimism              0.258    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X55Y51         FDRE (Setup_fdre_C_CE)      -0.205    14.865    inputstorer/M_storeB_q_reg[15]
  -------------------------------------------------------------------
                         required time                         14.865    
                         arrival time                         -11.020    
  -------------------------------------------------------------------
                         slack                                  3.845    

Slack (MET) :             3.881ns  (required time - arrival time)
  Source:                 inputstorer/btnB/M_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/M_storeB_q_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.820ns  (logic 0.952ns (16.357%)  route 4.868ns (83.643%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.200ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.616     5.200    inputstorer/btnB/CLK
    SLICE_X61Y67         FDRE                                         r  inputstorer/btnB/M_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y67         FDRE (Prop_fdre_C_Q)         0.456     5.656 r  inputstorer/btnB/M_ctr_q_reg[17]/Q
                         net (fo=2, routed)           1.148     6.804    inputstorer/btnB/M_ctr_q_reg[17]
    SLICE_X61Y68         LUT4 (Prop_lut4_I0_O)        0.124     6.928 f  inputstorer/btnB/M_last_q_i_4__0/O
                         net (fo=1, routed)           0.407     7.335    inputstorer/btnB/M_last_q_i_4__0_n_0
    SLICE_X61Y68         LUT5 (Prop_lut5_I4_O)        0.124     7.459 f  inputstorer/btnB/M_last_q_i_2__0/O
                         net (fo=1, routed)           1.000     8.459    inputstorer/btnB/M_last_q_i_2__0_n_0
    SLICE_X60Y63         LUT6 (Prop_lut6_I4_O)        0.124     8.583 r  inputstorer/btnB/M_last_q_i_1__0/O
                         net (fo=3, routed)           0.464     9.047    inputstorer/btnB/M_detector_b_in
    SLICE_X60Y63         LUT2 (Prop_lut2_I0_O)        0.124     9.171 r  inputstorer/btnB/M_storeB_q[15]_i_1/O
                         net (fo=17, routed)          1.850    11.020    inputstorer/M_last_q_reg[0]
    SLICE_X54Y51         FDRE                                         r  inputstorer/M_storeB_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.443    14.847    inputstorer/CLK
    SLICE_X54Y51         FDRE                                         r  inputstorer/M_storeB_q_reg[4]/C
                         clock pessimism              0.258    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X54Y51         FDRE (Setup_fdre_C_CE)      -0.169    14.901    inputstorer/M_storeB_q_reg[4]
  -------------------------------------------------------------------
                         required time                         14.901    
                         arrival time                         -11.020    
  -------------------------------------------------------------------
                         slack                                  3.881    

Slack (MET) :             3.881ns  (required time - arrival time)
  Source:                 inputstorer/btnB/M_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/M_storeB_q_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.820ns  (logic 0.952ns (16.357%)  route 4.868ns (83.643%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.200ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.616     5.200    inputstorer/btnB/CLK
    SLICE_X61Y67         FDRE                                         r  inputstorer/btnB/M_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y67         FDRE (Prop_fdre_C_Q)         0.456     5.656 r  inputstorer/btnB/M_ctr_q_reg[17]/Q
                         net (fo=2, routed)           1.148     6.804    inputstorer/btnB/M_ctr_q_reg[17]
    SLICE_X61Y68         LUT4 (Prop_lut4_I0_O)        0.124     6.928 f  inputstorer/btnB/M_last_q_i_4__0/O
                         net (fo=1, routed)           0.407     7.335    inputstorer/btnB/M_last_q_i_4__0_n_0
    SLICE_X61Y68         LUT5 (Prop_lut5_I4_O)        0.124     7.459 f  inputstorer/btnB/M_last_q_i_2__0/O
                         net (fo=1, routed)           1.000     8.459    inputstorer/btnB/M_last_q_i_2__0_n_0
    SLICE_X60Y63         LUT6 (Prop_lut6_I4_O)        0.124     8.583 r  inputstorer/btnB/M_last_q_i_1__0/O
                         net (fo=3, routed)           0.464     9.047    inputstorer/btnB/M_detector_b_in
    SLICE_X60Y63         LUT2 (Prop_lut2_I0_O)        0.124     9.171 r  inputstorer/btnB/M_storeB_q[15]_i_1/O
                         net (fo=17, routed)          1.850    11.020    inputstorer/M_last_q_reg[0]
    SLICE_X54Y51         FDRE                                         r  inputstorer/M_storeB_q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.443    14.847    inputstorer/CLK
    SLICE_X54Y51         FDRE                                         r  inputstorer/M_storeB_q_reg[5]/C
                         clock pessimism              0.258    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X54Y51         FDRE (Setup_fdre_C_CE)      -0.169    14.901    inputstorer/M_storeB_q_reg[5]
  -------------------------------------------------------------------
                         required time                         14.901    
                         arrival time                         -11.020    
  -------------------------------------------------------------------
                         slack                                  3.881    

Slack (MET) :             3.881ns  (required time - arrival time)
  Source:                 inputstorer/btnB/M_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/M_storeB_q_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.820ns  (logic 0.952ns (16.357%)  route 4.868ns (83.643%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.200ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.616     5.200    inputstorer/btnB/CLK
    SLICE_X61Y67         FDRE                                         r  inputstorer/btnB/M_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y67         FDRE (Prop_fdre_C_Q)         0.456     5.656 r  inputstorer/btnB/M_ctr_q_reg[17]/Q
                         net (fo=2, routed)           1.148     6.804    inputstorer/btnB/M_ctr_q_reg[17]
    SLICE_X61Y68         LUT4 (Prop_lut4_I0_O)        0.124     6.928 f  inputstorer/btnB/M_last_q_i_4__0/O
                         net (fo=1, routed)           0.407     7.335    inputstorer/btnB/M_last_q_i_4__0_n_0
    SLICE_X61Y68         LUT5 (Prop_lut5_I4_O)        0.124     7.459 f  inputstorer/btnB/M_last_q_i_2__0/O
                         net (fo=1, routed)           1.000     8.459    inputstorer/btnB/M_last_q_i_2__0_n_0
    SLICE_X60Y63         LUT6 (Prop_lut6_I4_O)        0.124     8.583 r  inputstorer/btnB/M_last_q_i_1__0/O
                         net (fo=3, routed)           0.464     9.047    inputstorer/btnB/M_detector_b_in
    SLICE_X60Y63         LUT2 (Prop_lut2_I0_O)        0.124     9.171 r  inputstorer/btnB/M_storeB_q[15]_i_1/O
                         net (fo=17, routed)          1.850    11.020    inputstorer/M_last_q_reg[0]
    SLICE_X54Y51         FDRE                                         r  inputstorer/M_storeB_q_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.443    14.847    inputstorer/CLK
    SLICE_X54Y51         FDRE                                         r  inputstorer/M_storeB_q_reg[8]/C
                         clock pessimism              0.258    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X54Y51         FDRE (Setup_fdre_C_CE)      -0.169    14.901    inputstorer/M_storeB_q_reg[8]
  -------------------------------------------------------------------
                         required time                         14.901    
                         arrival time                         -11.020    
  -------------------------------------------------------------------
                         slack                                  3.881    

Slack (MET) :             3.924ns  (required time - arrival time)
  Source:                 inputstorer/btnB/M_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/M_storeB_q_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.673ns  (logic 0.952ns (16.783%)  route 4.721ns (83.217%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.200ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.616     5.200    inputstorer/btnB/CLK
    SLICE_X61Y67         FDRE                                         r  inputstorer/btnB/M_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y67         FDRE (Prop_fdre_C_Q)         0.456     5.656 r  inputstorer/btnB/M_ctr_q_reg[17]/Q
                         net (fo=2, routed)           1.148     6.804    inputstorer/btnB/M_ctr_q_reg[17]
    SLICE_X61Y68         LUT4 (Prop_lut4_I0_O)        0.124     6.928 f  inputstorer/btnB/M_last_q_i_4__0/O
                         net (fo=1, routed)           0.407     7.335    inputstorer/btnB/M_last_q_i_4__0_n_0
    SLICE_X61Y68         LUT5 (Prop_lut5_I4_O)        0.124     7.459 f  inputstorer/btnB/M_last_q_i_2__0/O
                         net (fo=1, routed)           1.000     8.459    inputstorer/btnB/M_last_q_i_2__0_n_0
    SLICE_X60Y63         LUT6 (Prop_lut6_I4_O)        0.124     8.583 r  inputstorer/btnB/M_last_q_i_1__0/O
                         net (fo=3, routed)           0.464     9.047    inputstorer/btnB/M_detector_b_in
    SLICE_X60Y63         LUT2 (Prop_lut2_I0_O)        0.124     9.171 r  inputstorer/btnB/M_storeB_q[15]_i_1/O
                         net (fo=17, routed)          1.702    10.873    inputstorer/M_last_q_reg[0]
    SLICE_X55Y48         FDRE                                         r  inputstorer/M_storeB_q_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.453    14.858    inputstorer/CLK
    SLICE_X55Y48         FDRE                                         r  inputstorer/M_storeB_q_reg[6]/C
                         clock pessimism              0.179    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X55Y48         FDRE (Setup_fdre_C_CE)      -0.205    14.797    inputstorer/M_storeB_q_reg[6]
  -------------------------------------------------------------------
                         required time                         14.797    
                         arrival time                         -10.873    
  -------------------------------------------------------------------
                         slack                                  3.924    

Slack (MET) :             3.924ns  (required time - arrival time)
  Source:                 inputstorer/btnB/M_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/M_storeB_q_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.673ns  (logic 0.952ns (16.783%)  route 4.721ns (83.217%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.200ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.616     5.200    inputstorer/btnB/CLK
    SLICE_X61Y67         FDRE                                         r  inputstorer/btnB/M_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y67         FDRE (Prop_fdre_C_Q)         0.456     5.656 r  inputstorer/btnB/M_ctr_q_reg[17]/Q
                         net (fo=2, routed)           1.148     6.804    inputstorer/btnB/M_ctr_q_reg[17]
    SLICE_X61Y68         LUT4 (Prop_lut4_I0_O)        0.124     6.928 f  inputstorer/btnB/M_last_q_i_4__0/O
                         net (fo=1, routed)           0.407     7.335    inputstorer/btnB/M_last_q_i_4__0_n_0
    SLICE_X61Y68         LUT5 (Prop_lut5_I4_O)        0.124     7.459 f  inputstorer/btnB/M_last_q_i_2__0/O
                         net (fo=1, routed)           1.000     8.459    inputstorer/btnB/M_last_q_i_2__0_n_0
    SLICE_X60Y63         LUT6 (Prop_lut6_I4_O)        0.124     8.583 r  inputstorer/btnB/M_last_q_i_1__0/O
                         net (fo=3, routed)           0.464     9.047    inputstorer/btnB/M_detector_b_in
    SLICE_X60Y63         LUT2 (Prop_lut2_I0_O)        0.124     9.171 r  inputstorer/btnB/M_storeB_q[15]_i_1/O
                         net (fo=17, routed)          1.702    10.873    inputstorer/M_last_q_reg[0]
    SLICE_X55Y48         FDRE                                         r  inputstorer/M_storeB_q_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.453    14.858    inputstorer/CLK
    SLICE_X55Y48         FDRE                                         r  inputstorer/M_storeB_q_reg[7]/C
                         clock pessimism              0.179    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X55Y48         FDRE (Setup_fdre_C_CE)      -0.205    14.797    inputstorer/M_storeB_q_reg[7]
  -------------------------------------------------------------------
                         required time                         14.797    
                         arrival time                         -10.873    
  -------------------------------------------------------------------
                         slack                                  3.924    

Slack (MET) :             3.982ns  (required time - arrival time)
  Source:                 inputstorer/btnA/M_ctr_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu16/adder/s0__0/CEA2
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.279ns  (logic 0.916ns (17.353%)  route 4.363ns (82.647%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.200ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.616     5.200    inputstorer/btnA/CLK
    SLICE_X60Y67         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y67         FDRE (Prop_fdre_C_Q)         0.518     5.718 r  inputstorer/btnA/M_ctr_q_reg[14]/Q
                         net (fo=2, routed)           0.989     6.707    inputstorer/btnA/M_ctr_q_reg[14]
    SLICE_X61Y68         LUT5 (Prop_lut5_I0_O)        0.124     6.831 f  inputstorer/btnA/M_last_q_i_2/O
                         net (fo=1, routed)           0.759     7.589    inputstorer/btnA/M_last_q_i_2_n_0
    SLICE_X62Y64         LUT6 (Prop_lut6_I4_O)        0.124     7.713 r  inputstorer/btnA/M_last_q_i_1/O
                         net (fo=3, routed)           0.455     8.168    inputstorer/btnA/M_detector_a_in
    SLICE_X62Y64         LUT2 (Prop_lut2_I0_O)        0.150     8.318 r  inputstorer/btnA/M_storeA_q[15]_i_1/O
                         net (fo=17, routed)          2.160    10.479    alu16/adder/E[0]
    DSP48_X1Y20          DSP48E1                                      r  alu16/adder/s0__0/CEA2
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.532    14.937    alu16/adder/CLK
    DSP48_X1Y20          DSP48E1                                      r  alu16/adder/s0__0/CLK
                         clock pessimism              0.258    15.195    
                         clock uncertainty           -0.035    15.159    
    DSP48_X1Y20          DSP48E1 (Setup_dsp48e1_CLK_CEA2)
                                                     -0.699    14.460    alu16/adder/s0__0
  -------------------------------------------------------------------
                         required time                         14.460    
                         arrival time                         -10.479    
  -------------------------------------------------------------------
                         slack                                  3.982    

Slack (MET) :             4.239ns  (required time - arrival time)
  Source:                 inputstorer/btnB/M_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/M_storeB_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.424ns  (logic 0.952ns (17.552%)  route 4.472ns (82.448%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.200ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.616     5.200    inputstorer/btnB/CLK
    SLICE_X61Y67         FDRE                                         r  inputstorer/btnB/M_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y67         FDRE (Prop_fdre_C_Q)         0.456     5.656 r  inputstorer/btnB/M_ctr_q_reg[17]/Q
                         net (fo=2, routed)           1.148     6.804    inputstorer/btnB/M_ctr_q_reg[17]
    SLICE_X61Y68         LUT4 (Prop_lut4_I0_O)        0.124     6.928 f  inputstorer/btnB/M_last_q_i_4__0/O
                         net (fo=1, routed)           0.407     7.335    inputstorer/btnB/M_last_q_i_4__0_n_0
    SLICE_X61Y68         LUT5 (Prop_lut5_I4_O)        0.124     7.459 f  inputstorer/btnB/M_last_q_i_2__0/O
                         net (fo=1, routed)           1.000     8.459    inputstorer/btnB/M_last_q_i_2__0_n_0
    SLICE_X60Y63         LUT6 (Prop_lut6_I4_O)        0.124     8.583 r  inputstorer/btnB/M_last_q_i_1__0/O
                         net (fo=3, routed)           0.464     9.047    inputstorer/btnB/M_detector_b_in
    SLICE_X60Y63         LUT2 (Prop_lut2_I0_O)        0.124     9.171 r  inputstorer/btnB/M_storeB_q[15]_i_1/O
                         net (fo=17, routed)          1.453    10.624    inputstorer/M_last_q_reg[0]
    SLICE_X59Y48         FDRE                                         r  inputstorer/M_storeB_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.519    14.924    inputstorer/CLK
    SLICE_X59Y48         FDRE                                         r  inputstorer/M_storeB_q_reg[2]/C
                         clock pessimism              0.179    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X59Y48         FDRE (Setup_fdre_C_CE)      -0.205    14.863    inputstorer/M_storeB_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.863    
                         arrival time                         -10.624    
  -------------------------------------------------------------------
                         slack                                  4.239    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 inputstorer/btnA/sync/M_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/btnA/sync/M_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.586     1.530    inputstorer/btnA/sync/CLK
    SLICE_X59Y67         FDRE                                         r  inputstorer/btnA/sync/M_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y67         FDRE (Prop_fdre_C_Q)         0.141     1.671 r  inputstorer/btnA/sync/M_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.170     1.841    inputstorer/btnA/sync/M_pipe_d[1]
    SLICE_X59Y67         FDRE                                         r  inputstorer/btnA/sync/M_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.854     2.043    inputstorer/btnA/sync/CLK
    SLICE_X59Y67         FDRE                                         r  inputstorer/btnA/sync/M_pipe_q_reg[1]/C
                         clock pessimism             -0.514     1.530    
    SLICE_X59Y67         FDRE (Hold_fdre_C_D)         0.066     1.596    inputstorer/btnA/sync/M_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 inputstorer/btnB/M_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/btnB/M_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.588     1.532    inputstorer/btnB/CLK
    SLICE_X61Y63         FDRE                                         r  inputstorer/btnB/M_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y63         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  inputstorer/btnB/M_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.119     1.792    inputstorer/btnB/M_ctr_q_reg[3]
    SLICE_X61Y63         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.900 r  inputstorer/btnB/M_ctr_q_reg[0]_i_3__0/O[3]
                         net (fo=1, routed)           0.000     1.900    inputstorer/btnB/M_ctr_q_reg[0]_i_3__0_n_4
    SLICE_X61Y63         FDRE                                         r  inputstorer/btnB/M_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.856     2.046    inputstorer/btnB/CLK
    SLICE_X61Y63         FDRE                                         r  inputstorer/btnB/M_ctr_q_reg[3]/C
                         clock pessimism             -0.515     1.532    
    SLICE_X61Y63         FDRE (Hold_fdre_C_D)         0.105     1.637    inputstorer/btnB/M_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 inputstorer/btnB/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/btnB/M_ctr_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.588     1.532    inputstorer/btnB/CLK
    SLICE_X61Y64         FDRE                                         r  inputstorer/btnB/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y64         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  inputstorer/btnB/M_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.120     1.793    inputstorer/btnB/M_ctr_q_reg[7]
    SLICE_X61Y64         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.901 r  inputstorer/btnB/M_ctr_q_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.901    inputstorer/btnB/M_ctr_q_reg[4]_i_1__0_n_4
    SLICE_X61Y64         FDRE                                         r  inputstorer/btnB/M_ctr_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.856     2.046    inputstorer/btnB/CLK
    SLICE_X61Y64         FDRE                                         r  inputstorer/btnB/M_ctr_q_reg[7]/C
                         clock pessimism             -0.515     1.532    
    SLICE_X61Y64         FDRE (Hold_fdre_C_D)         0.105     1.637    inputstorer/btnB/M_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 inputstorer/btnB/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/btnB/M_ctr_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.586     1.530    inputstorer/btnB/CLK
    SLICE_X61Y67         FDRE                                         r  inputstorer/btnB/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y67         FDRE (Prop_fdre_C_Q)         0.141     1.671 r  inputstorer/btnB/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.120     1.791    inputstorer/btnB/M_ctr_q_reg[19]
    SLICE_X61Y67         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.899 r  inputstorer/btnB/M_ctr_q_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.899    inputstorer/btnB/M_ctr_q_reg[16]_i_1__0_n_4
    SLICE_X61Y67         FDRE                                         r  inputstorer/btnB/M_ctr_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.854     2.043    inputstorer/btnB/CLK
    SLICE_X61Y67         FDRE                                         r  inputstorer/btnB/M_ctr_q_reg[19]/C
                         clock pessimism             -0.514     1.530    
    SLICE_X61Y67         FDRE (Hold_fdre_C_D)         0.105     1.635    inputstorer/btnB/M_ctr_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 inputstorer/btnB/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/btnB/M_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.588     1.532    inputstorer/btnB/CLK
    SLICE_X61Y65         FDRE                                         r  inputstorer/btnB/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y65         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  inputstorer/btnB/M_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.120     1.793    inputstorer/btnB/M_ctr_q_reg[11]
    SLICE_X61Y65         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.901 r  inputstorer/btnB/M_ctr_q_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.901    inputstorer/btnB/M_ctr_q_reg[8]_i_1__0_n_4
    SLICE_X61Y65         FDRE                                         r  inputstorer/btnB/M_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.855     2.045    inputstorer/btnB/CLK
    SLICE_X61Y65         FDRE                                         r  inputstorer/btnB/M_ctr_q_reg[11]/C
                         clock pessimism             -0.514     1.532    
    SLICE_X61Y65         FDRE (Hold_fdre_C_D)         0.105     1.637    inputstorer/btnB/M_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 inputstorer/btnB/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/btnB/M_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.587     1.531    inputstorer/btnB/CLK
    SLICE_X61Y66         FDRE                                         r  inputstorer/btnB/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y66         FDRE (Prop_fdre_C_Q)         0.141     1.672 r  inputstorer/btnB/M_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.120     1.792    inputstorer/btnB/M_ctr_q_reg[15]
    SLICE_X61Y66         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.900 r  inputstorer/btnB/M_ctr_q_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.900    inputstorer/btnB/M_ctr_q_reg[12]_i_1__0_n_4
    SLICE_X61Y66         FDRE                                         r  inputstorer/btnB/M_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.855     2.044    inputstorer/btnB/CLK
    SLICE_X61Y66         FDRE                                         r  inputstorer/btnB/M_ctr_q_reg[15]/C
                         clock pessimism             -0.514     1.531    
    SLICE_X61Y66         FDRE (Hold_fdre_C_D)         0.105     1.636    inputstorer/btnB/M_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 inputstorer/btnA/M_ctr_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/btnA/M_ctr_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.585     1.529    inputstorer/btnA/CLK
    SLICE_X60Y68         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y68         FDRE (Prop_fdre_C_Q)         0.164     1.693 r  inputstorer/btnA/M_ctr_q_reg[18]/Q
                         net (fo=2, routed)           0.125     1.818    inputstorer/btnA/M_ctr_q_reg[18]
    SLICE_X60Y68         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.928 r  inputstorer/btnA/M_ctr_q_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.928    inputstorer/btnA/M_ctr_q_reg[16]_i_1_n_5
    SLICE_X60Y68         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.853     2.042    inputstorer/btnA/CLK
    SLICE_X60Y68         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[18]/C
                         clock pessimism             -0.514     1.529    
    SLICE_X60Y68         FDRE (Hold_fdre_C_D)         0.134     1.663    inputstorer/btnA/M_ctr_q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 inputstorer/btnB/M_ctr_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/btnB/M_ctr_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.256ns (68.994%)  route 0.115ns (31.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.588     1.532    inputstorer/btnB/CLK
    SLICE_X61Y65         FDRE                                         r  inputstorer/btnB/M_ctr_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y65         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  inputstorer/btnB/M_ctr_q_reg[8]/Q
                         net (fo=2, routed)           0.115     1.788    inputstorer/btnB/M_ctr_q_reg[8]
    SLICE_X61Y65         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.903 r  inputstorer/btnB/M_ctr_q_reg[8]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.903    inputstorer/btnB/M_ctr_q_reg[8]_i_1__0_n_7
    SLICE_X61Y65         FDRE                                         r  inputstorer/btnB/M_ctr_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.855     2.045    inputstorer/btnB/CLK
    SLICE_X61Y65         FDRE                                         r  inputstorer/btnB/M_ctr_q_reg[8]/C
                         clock pessimism             -0.514     1.532    
    SLICE_X61Y65         FDRE (Hold_fdre_C_D)         0.105     1.637    inputstorer/btnB/M_ctr_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 inputstorer/btnA/M_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/btnA/M_ctr_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.588     1.532    inputstorer/btnA/CLK
    SLICE_X60Y64         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y64         FDRE (Prop_fdre_C_Q)         0.164     1.696 r  inputstorer/btnA/M_ctr_q_reg[2]/Q
                         net (fo=2, routed)           0.127     1.822    inputstorer/btnA/M_ctr_q_reg[2]
    SLICE_X60Y64         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.932 r  inputstorer/btnA/M_ctr_q_reg[0]_i_3/O[2]
                         net (fo=1, routed)           0.000     1.932    inputstorer/btnA/M_ctr_q_reg[0]_i_3_n_5
    SLICE_X60Y64         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.856     2.046    inputstorer/btnA/CLK
    SLICE_X60Y64         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[2]/C
                         clock pessimism             -0.515     1.532    
    SLICE_X60Y64         FDRE (Hold_fdre_C_D)         0.134     1.666    inputstorer/btnA/M_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 inputstorer/btnA/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/btnA/M_ctr_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.588     1.532    inputstorer/btnA/CLK
    SLICE_X60Y65         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y65         FDRE (Prop_fdre_C_Q)         0.164     1.696 r  inputstorer/btnA/M_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.127     1.822    inputstorer/btnA/M_ctr_q_reg[6]
    SLICE_X60Y65         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.932 r  inputstorer/btnA/M_ctr_q_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.932    inputstorer/btnA/M_ctr_q_reg[4]_i_1_n_5
    SLICE_X60Y65         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.855     2.045    inputstorer/btnA/CLK
    SLICE_X60Y65         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[6]/C
                         clock pessimism             -0.514     1.532    
    SLICE_X60Y65         FDRE (Hold_fdre_C_D)         0.134     1.666    inputstorer/btnA/M_ctr_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y48   inputstorer/M_storeA_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y51   inputstorer/M_storeA_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y51   inputstorer/M_storeA_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y52   inputstorer/M_storeA_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y52   inputstorer/M_storeA_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y52   inputstorer/M_storeA_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y52   inputstorer/M_storeA_q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y49   inputstorer/M_storeA_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y48   inputstorer/M_storeA_q_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y48   inputstorer/M_storeA_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y48   inputstorer/M_storeA_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y51   inputstorer/M_storeA_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y51   inputstorer/M_storeA_q_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y51   inputstorer/M_storeA_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y51   inputstorer/M_storeA_q_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y52   inputstorer/M_storeA_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y52   inputstorer/M_storeA_q_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y52   inputstorer/M_storeA_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y52   inputstorer/M_storeA_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y48   inputstorer/M_storeA_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y48   inputstorer/M_storeA_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y51   inputstorer/M_storeA_q_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y51   inputstorer/M_storeA_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y51   inputstorer/M_storeA_q_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y51   inputstorer/M_storeA_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y52   inputstorer/M_storeA_q_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y52   inputstorer/M_storeA_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y52   inputstorer/M_storeA_q_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y52   inputstorer/M_storeA_q_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_dip[0]
                            (input port)
  Destination:            io_led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.196ns  (logic 5.723ns (35.332%)  route 10.474ns (64.668%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 f  io_dip[0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 f  io_dip_IBUF[0]_inst/O
                         net (fo=85, routed)          4.457     5.931    inputstorer/io_dip_IBUF[0]
    SLICE_X58Y44         LUT2 (Prop_lut2_I1_O)        0.119     6.050 r  inputstorer/io_led_OBUF[12]_inst_i_10/O
                         net (fo=2, routed)           1.009     7.059    inputstorer/io_led_OBUF[12]_inst_i_10_n_0
    SLICE_X58Y43         LUT6 (Prop_lut6_I0_O)        0.332     7.391 r  inputstorer/io_led_OBUF[10]_inst_i_6/O
                         net (fo=1, routed)           0.891     8.282    inputstorer/io_led_OBUF[10]_inst_i_6_n_0
    SLICE_X57Y43         LUT6 (Prop_lut6_I4_O)        0.124     8.406 f  inputstorer/io_led_OBUF[10]_inst_i_2/O
                         net (fo=1, routed)           0.788     9.194    inputstorer/io_led_OBUF[10]_inst_i_2_n_0
    SLICE_X57Y45         LUT5 (Prop_lut5_I0_O)        0.124     9.318 r  inputstorer/io_led_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.328    12.647    io_led_OBUF[10]
    B2                   OBUF (Prop_obuf_I_O)         3.550    16.196 r  io_led_OBUF[10]_inst/O
                         net (fo=0)                   0.000    16.196    io_led[10]
    B2                                                                r  io_led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0]
                            (input port)
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.833ns  (logic 6.549ns (41.359%)  route 9.285ns (58.641%))
  Logic Levels:           9  (CARRY4=3 IBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  io_dip_IBUF[0]_inst/O
                         net (fo=85, routed)          3.821     5.295    inputstorer/io_dip_IBUF[0]
    SLICE_X58Y46         LUT3 (Prop_lut3_I1_O)        0.124     5.419 r  inputstorer/i__carry_i_1/O
                         net (fo=1, routed)           0.000     5.419    alu16/adder/S[3]
    SLICE_X58Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.820 r  alu16/adder/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.820    alu16/adder/_inferred__0/i__carry_n_0
    SLICE_X58Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.934 r  alu16/adder/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.934    alu16/adder/_inferred__0/i__carry__0_n_0
    SLICE_X58Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.268 f  alu16/adder/_inferred__0/i__carry__1/O[1]
                         net (fo=1, routed)           0.967     7.235    alu16/adder/_inferred__0/i__carry__1_n_6
    SLICE_X61Y51         LUT5 (Prop_lut5_I1_O)        0.303     7.538 f  alu16/adder/io_led_OBUF[17]_inst_i_4/O
                         net (fo=2, routed)           0.684     8.221    alu16/adder/s0__0_13
    SLICE_X61Y51         LUT4 (Prop_lut4_I3_O)        0.124     8.345 f  alu16/adder/io_led_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.848     9.193    alu16/adder/io_led_OBUF[2]_inst_i_2_n_0
    SLICE_X61Y52         LUT6 (Prop_lut6_I0_O)        0.124     9.317 r  alu16/adder/io_led_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           2.966    12.282    io_led_OBUF[2]
    A5                   OBUF (Prop_obuf_I_O)         3.551    15.833 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.833    io_led[2]
    A5                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0]
                            (input port)
  Destination:            io_led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.799ns  (logic 6.669ns (42.212%)  route 9.130ns (57.788%))
  Logic Levels:           10  (CARRY4=3 IBUF=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  io_dip_IBUF[0]_inst/O
                         net (fo=85, routed)          3.821     5.295    inputstorer/io_dip_IBUF[0]
    SLICE_X58Y46         LUT3 (Prop_lut3_I1_O)        0.124     5.419 r  inputstorer/i__carry_i_1/O
                         net (fo=1, routed)           0.000     5.419    alu16/adder/S[3]
    SLICE_X58Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.820 r  alu16/adder/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.820    alu16/adder/_inferred__0/i__carry_n_0
    SLICE_X58Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.934 r  alu16/adder/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.934    alu16/adder/_inferred__0/i__carry__0_n_0
    SLICE_X58Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.268 f  alu16/adder/_inferred__0/i__carry__1/O[1]
                         net (fo=1, routed)           0.967     7.235    alu16/adder/_inferred__0/i__carry__1_n_6
    SLICE_X61Y51         LUT5 (Prop_lut5_I1_O)        0.303     7.538 f  alu16/adder/io_led_OBUF[17]_inst_i_4/O
                         net (fo=2, routed)           0.684     8.221    alu16/adder/s0__0_13
    SLICE_X61Y51         LUT4 (Prop_lut4_I3_O)        0.124     8.345 f  alu16/adder/io_led_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.848     9.193    alu16/adder/io_led_OBUF[2]_inst_i_2_n_0
    SLICE_X61Y52         LUT6 (Prop_lut6_I0_O)        0.124     9.317 r  alu16/adder/io_led_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           0.701    10.018    inputstorer/io_led[8]_0[0]
    SLICE_X63Y54         LUT5 (Prop_lut5_I2_O)        0.124    10.142 r  inputstorer/io_led_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           2.110    12.252    io_led_OBUF[8]
    F2                   OBUF (Prop_obuf_I_O)         3.547    15.799 r  io_led_OBUF[8]_inst/O
                         net (fo=0)                   0.000    15.799    io_led[8]
    F2                                                                r  io_led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0]
                            (input port)
  Destination:            io_led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.297ns  (logic 5.717ns (37.372%)  route 9.580ns (62.628%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 f  io_dip[0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 f  io_dip_IBUF[0]_inst/O
                         net (fo=85, routed)          4.457     5.931    inputstorer/io_dip_IBUF[0]
    SLICE_X58Y44         LUT2 (Prop_lut2_I1_O)        0.119     6.050 r  inputstorer/io_led_OBUF[12]_inst_i_10/O
                         net (fo=2, routed)           0.783     6.833    inputstorer/io_led_OBUF[12]_inst_i_10_n_0
    SLICE_X58Y43         LUT6 (Prop_lut6_I1_O)        0.332     7.165 r  inputstorer/io_led_OBUF[12]_inst_i_6/O
                         net (fo=1, routed)           0.905     8.071    inputstorer/io_led_OBUF[12]_inst_i_6_n_0
    SLICE_X56Y43         LUT6 (Prop_lut6_I4_O)        0.124     8.195 f  inputstorer/io_led_OBUF[12]_inst_i_2/O
                         net (fo=1, routed)           0.433     8.628    inputstorer/io_led_OBUF[12]_inst_i_2_n_0
    SLICE_X57Y46         LUT5 (Prop_lut5_I0_O)        0.124     8.752 r  inputstorer/io_led_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           3.001    11.753    io_led_OBUF[12]
    E2                   OBUF (Prop_obuf_I_O)         3.544    15.297 r  io_led_OBUF[12]_inst/O
                         net (fo=0)                   0.000    15.297    io_led[12]
    E2                                                                r  io_led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0]
                            (input port)
  Destination:            io_led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.910ns  (logic 6.313ns (42.341%)  route 8.597ns (57.659%))
  Logic Levels:           7  (CARRY4=2 IBUF=1 LUT3=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  io_dip_IBUF[0]_inst/O
                         net (fo=85, routed)          3.821     5.295    inputstorer/io_dip_IBUF[0]
    SLICE_X58Y46         LUT3 (Prop_lut3_I1_O)        0.124     5.419 r  inputstorer/i__carry_i_1/O
                         net (fo=1, routed)           0.000     5.419    alu16/adder/S[3]
    SLICE_X58Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.820 r  alu16/adder/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.820    alu16/adder/_inferred__0/i__carry_n_0
    SLICE_X58Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.154 r  alu16/adder/_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.924     7.077    alu16/adder/_inferred__0/i__carry__0_n_6
    SLICE_X56Y47         LUT5 (Prop_lut5_I1_O)        0.303     7.380 r  alu16/adder/io_led_OBUF[13]_inst_i_5/O
                         net (fo=2, routed)           0.974     8.354    inputstorer/io_led[13]
    SLICE_X56Y45         LUT6 (Prop_lut6_I5_O)        0.124     8.478 r  inputstorer/io_led_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           2.878    11.357    io_led_OBUF[13]
    D1                   OBUF (Prop_obuf_I_O)         3.553    14.910 r  io_led_OBUF[13]_inst/O
                         net (fo=0)                   0.000    14.910    io_led[13]
    D1                                                                r  io_led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0]
                            (input port)
  Destination:            io_led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.889ns  (logic 6.167ns (41.416%)  route 8.723ns (58.584%))
  Logic Levels:           7  (CARRY4=2 IBUF=1 LUT3=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  io_dip_IBUF[0]_inst/O
                         net (fo=85, routed)          3.821     5.295    inputstorer/io_dip_IBUF[0]
    SLICE_X58Y46         LUT3 (Prop_lut3_I1_O)        0.124     5.419 r  inputstorer/i__carry_i_1/O
                         net (fo=1, routed)           0.000     5.419    alu16/adder/S[3]
    SLICE_X58Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.820 r  alu16/adder/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.820    alu16/adder/_inferred__0/i__carry_n_0
    SLICE_X58Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.059 r  alu16/adder/_inferred__0/i__carry__0/O[2]
                         net (fo=1, routed)           0.759     6.817    alu16/adder/_inferred__0/i__carry__0_n_5
    SLICE_X56Y47         LUT5 (Prop_lut5_I1_O)        0.302     7.119 r  alu16/adder/io_led_OBUF[14]_inst_i_5/O
                         net (fo=2, routed)           1.172     8.291    inputstorer/io_led[14]
    SLICE_X62Y47         LUT6 (Prop_lut6_I5_O)        0.124     8.415 r  inputstorer/io_led_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           2.971    11.386    io_led_OBUF[14]
    E6                   OBUF (Prop_obuf_I_O)         3.503    14.889 r  io_led_OBUF[14]_inst/O
                         net (fo=0)                   0.000    14.889    io_led[14]
    E6                                                                r  io_led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[1]
                            (input port)
  Destination:            io_led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.567ns  (logic 5.402ns (37.080%)  route 9.166ns (62.920%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D5                                                0.000     0.000 r  io_dip[1] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1]
    D5                   IBUF (Prop_ibuf_I_O)         1.471     1.471 r  io_dip_IBUF[1]_inst/O
                         net (fo=52, routed)          3.879     5.350    inputstorer/io_dip_IBUF[1]
    SLICE_X58Y43         LUT6 (Prop_lut6_I4_O)        0.124     5.474 r  inputstorer/io_led_OBUF[11]_inst_i_6/O
                         net (fo=1, routed)           1.024     6.498    inputstorer/io_led_OBUF[11]_inst_i_6_n_0
    SLICE_X56Y43         LUT6 (Prop_lut6_I4_O)        0.124     6.622 f  inputstorer/io_led_OBUF[11]_inst_i_2/O
                         net (fo=1, routed)           1.080     7.703    inputstorer/io_led_OBUF[11]_inst_i_2_n_0
    SLICE_X56Y46         LUT5 (Prop_lut5_I0_O)        0.124     7.827 r  inputstorer/io_led_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           3.182    11.009    io_led_OBUF[11]
    A2                   OBUF (Prop_obuf_I_O)         3.559    14.567 r  io_led_OBUF[11]_inst/O
                         net (fo=0)                   0.000    14.567    io_led[11]
    A2                                                                r  io_led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0]
                            (input port)
  Destination:            io_led[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.558ns  (logic 6.399ns (43.958%)  route 8.159ns (56.042%))
  Logic Levels:           8  (CARRY4=3 IBUF=1 LUT3=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  io_dip_IBUF[0]_inst/O
                         net (fo=85, routed)          3.821     5.295    inputstorer/io_dip_IBUF[0]
    SLICE_X58Y46         LUT3 (Prop_lut3_I1_O)        0.124     5.419 r  inputstorer/i__carry_i_1/O
                         net (fo=1, routed)           0.000     5.419    alu16/adder/S[3]
    SLICE_X58Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.820 r  alu16/adder/_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.820    alu16/adder/_inferred__0/i__carry_n_0
    SLICE_X58Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.934 r  alu16/adder/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.934    alu16/adder/_inferred__0/i__carry__0_n_0
    SLICE_X58Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.268 r  alu16/adder/_inferred__0/i__carry__1/O[1]
                         net (fo=1, routed)           0.967     7.235    alu16/adder/_inferred__0/i__carry__1_n_6
    SLICE_X61Y51         LUT5 (Prop_lut5_I1_O)        0.303     7.538 r  alu16/adder/io_led_OBUF[17]_inst_i_4/O
                         net (fo=2, routed)           0.974     8.511    inputstorer/io_led[17]
    SLICE_X62Y47         LUT5 (Prop_lut5_I4_O)        0.124     8.635 r  inputstorer/io_led_OBUF[17]_inst_i_1/O
                         net (fo=1, routed)           2.397    11.033    io_led_OBUF[17]
    G1                   OBUF (Prop_obuf_I_O)         3.526    14.558 r  io_led_OBUF[17]_inst/O
                         net (fo=0)                   0.000    14.558    io_led[17]
    G1                                                                r  io_led[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[1]
                            (input port)
  Destination:            io_led[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.520ns  (logic 5.844ns (40.246%)  route 8.676ns (59.754%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D5                                                0.000     0.000 r  io_dip[1] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1]
    D5                   IBUF (Prop_ibuf_I_O)         1.471     1.471 r  io_dip_IBUF[1]_inst/O
                         net (fo=52, routed)          3.429     4.900    io_dip_IBUF[1]
    SLICE_X63Y48         LUT2 (Prop_lut2_I1_O)        0.150     5.050 r  io_led_OBUF[15]_inst_i_6/O
                         net (fo=5, routed)           1.040     6.090    inputstorer/io_led_OBUF[19]_inst_i_5_0
    SLICE_X63Y44         LUT6 (Prop_lut6_I1_O)        0.326     6.416 f  inputstorer/io_led_OBUF[17]_inst_i_8/O
                         net (fo=1, routed)           0.151     6.567    inputstorer/io_led_OBUF[17]_inst_i_8_n_0
    SLICE_X63Y44         LUT6 (Prop_lut6_I0_O)        0.124     6.691 f  inputstorer/io_led_OBUF[17]_inst_i_5/O
                         net (fo=2, routed)           0.671     7.362    inputstorer/io_led_OBUF[17]_inst_i_5_n_0
    SLICE_X62Y44         LUT6 (Prop_lut6_I0_O)        0.124     7.486 f  inputstorer/io_led_OBUF[16]_inst_i_2/O
                         net (fo=1, routed)           1.122     8.607    inputstorer/io_led_OBUF[16]_inst_i_2_n_0
    SLICE_X62Y48         LUT5 (Prop_lut5_I0_O)        0.124     8.731 r  inputstorer/io_led_OBUF[16]_inst_i_1/O
                         net (fo=1, routed)           2.264    10.995    io_led_OBUF[16]
    G2                   OBUF (Prop_obuf_I_O)         3.525    14.520 r  io_led_OBUF[16]_inst/O
                         net (fo=0)                   0.000    14.520    io_led[16]
    G2                                                                r  io_led[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0]
                            (input port)
  Destination:            io_led[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.481ns  (logic 5.491ns (37.920%)  route 8.990ns (62.080%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  io_dip_IBUF[0]_inst/O
                         net (fo=85, routed)          4.305     5.778    io_dip_IBUF[0]
    SLICE_X62Y44         LUT2 (Prop_lut2_I1_O)        0.124     5.902 f  io_led_OBUF[19]_inst_i_10/O
                         net (fo=1, routed)           0.949     6.851    inputstorer/io_led_OBUF[18]_inst_i_2_0
    SLICE_X63Y45         LUT6 (Prop_lut6_I2_O)        0.124     6.975 f  inputstorer/io_led_OBUF[19]_inst_i_5/O
                         net (fo=2, routed)           0.728     7.703    inputstorer/io_led_OBUF[19]_inst_i_5_n_0
    SLICE_X62Y45         LUT6 (Prop_lut6_I0_O)        0.124     7.827 f  inputstorer/io_led_OBUF[18]_inst_i_2/O
                         net (fo=1, routed)           0.950     8.777    inputstorer/io_led_OBUF[18]_inst_i_2_n_0
    SLICE_X63Y48         LUT5 (Prop_lut5_I0_O)        0.124     8.901 r  inputstorer/io_led_OBUF[18]_inst_i_1/O
                         net (fo=1, routed)           2.059    10.959    io_led_OBUF[18]
    H2                   OBUF (Prop_obuf_I_O)         3.521    14.481 r  io_led_OBUF[18]_inst/O
                         net (fo=0)                   0.000    14.481    io_led[18]
    H2                                                                r  io_led[18] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[4]
                            (input port)
  Destination:            io_led[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.619ns  (logic 1.513ns (57.773%)  route 1.106ns (42.227%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G5                                                0.000     0.000 r  io_dip[4] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[4]
    G5                   IBUF (Prop_ibuf_I_O)         0.236     0.236 r  io_dip_IBUF[4]_inst/O
                         net (fo=17, routed)          0.730     0.966    inputstorer/io_dip_IBUF[4]
    SLICE_X63Y53         LUT5 (Prop_lut5_I2_O)        0.045     1.011 r  inputstorer/io_led_OBUF[23]_inst_i_1/O
                         net (fo=1, routed)           0.376     1.387    io_led_OBUF[23]
    L2                   OBUF (Prop_obuf_I_O)         1.232     2.619 r  io_led_OBUF[23]_inst/O
                         net (fo=0)                   0.000     2.619    io_led[23]
    L2                                                                r  io_led[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[4]
                            (input port)
  Destination:            io_led[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.640ns  (logic 1.510ns (57.210%)  route 1.130ns (42.790%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G5                                                0.000     0.000 r  io_dip[4] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[4]
    G5                   IBUF (Prop_ibuf_I_O)         0.236     0.236 r  io_dip_IBUF[4]_inst/O
                         net (fo=17, routed)          0.729     0.965    inputstorer/io_dip_IBUF[4]
    SLICE_X63Y53         LUT5 (Prop_lut5_I1_O)        0.045     1.010 r  inputstorer/io_led_OBUF[21]_inst_i_1/O
                         net (fo=1, routed)           0.401     1.411    io_led_OBUF[21]
    J1                   OBUF (Prop_obuf_I_O)         1.229     2.640 r  io_led_OBUF[21]_inst/O
                         net (fo=0)                   0.000     2.640    io_led[21]
    J1                                                                r  io_led[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[5]
                            (input port)
  Destination:            io_led[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.663ns  (logic 1.509ns (56.672%)  route 1.154ns (43.328%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  io_dip[5] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[5]
    G4                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  io_dip_IBUF[5]_inst/O
                         net (fo=17, routed)          0.744     0.974    inputstorer/io_dip_IBUF[5]
    SLICE_X62Y50         LUT5 (Prop_lut5_I1_O)        0.045     1.019 r  inputstorer/io_led_OBUF[20]_inst_i_1/O
                         net (fo=1, routed)           0.410     1.429    io_led_OBUF[20]
    K1                   OBUF (Prop_obuf_I_O)         1.235     2.663 r  io_led_OBUF[20]_inst/O
                         net (fo=0)                   0.000     2.663    io_led[20]
    K1                                                                r  io_led[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[4]
                            (input port)
  Destination:            io_led[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.688ns  (logic 1.511ns (56.213%)  route 1.177ns (43.787%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G5                                                0.000     0.000 r  io_dip[4] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[4]
    G5                   IBUF (Prop_ibuf_I_O)         0.236     0.236 r  io_dip_IBUF[4]_inst/O
                         net (fo=17, routed)          0.778     1.014    inputstorer/io_dip_IBUF[4]
    SLICE_X62Y50         LUT5 (Prop_lut5_I1_O)        0.045     1.059 r  inputstorer/io_led_OBUF[22]_inst_i_1/O
                         net (fo=1, routed)           0.399     1.458    io_led_OBUF[22]
    L3                   OBUF (Prop_obuf_I_O)         1.230     2.688 r  io_led_OBUF[22]_inst/O
                         net (fo=0)                   0.000     2.688    io_led[22]
    L3                                                                r  io_led[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[5]
                            (input port)
  Destination:            io_led[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.831ns  (logic 1.498ns (52.918%)  route 1.333ns (47.081%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  io_dip[5] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[5]
    G4                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  io_dip_IBUF[5]_inst/O
                         net (fo=17, routed)          0.843     1.073    inputstorer/io_dip_IBUF[5]
    SLICE_X62Y48         LUT5 (Prop_lut5_I2_O)        0.045     1.118 r  inputstorer/io_led_OBUF[19]_inst_i_1/O
                         net (fo=1, routed)           0.490     1.608    io_led_OBUF[19]
    H1                   OBUF (Prop_obuf_I_O)         1.223     2.831 r  io_led_OBUF[19]_inst/O
                         net (fo=0)                   0.000     2.831    io_led[19]
    H1                                                                r  io_led[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[3]
                            (input port)
  Destination:            io_led[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.914ns  (logic 1.566ns (53.760%)  route 1.347ns (46.240%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E5                                                0.000     0.000 r  io_dip[3] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[3]
    E5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  io_dip_IBUF[3]_inst/O
                         net (fo=17, routed)          0.801     1.055    inputstorer/io_dip_IBUF[3]
    SLICE_X63Y48         LUT6 (Prop_lut6_I0_O)        0.045     1.100 f  inputstorer/io_led_OBUF[18]_inst_i_3/O
                         net (fo=1, routed)           0.049     1.149    inputstorer/io_led_OBUF[18]_inst_i_3_n_0
    SLICE_X63Y48         LUT5 (Prop_lut5_I3_O)        0.045     1.194 r  inputstorer/io_led_OBUF[18]_inst_i_1/O
                         net (fo=1, routed)           0.498     1.691    io_led_OBUF[18]
    H2                   OBUF (Prop_obuf_I_O)         1.222     2.914 r  io_led_OBUF[18]_inst/O
                         net (fo=0)                   0.000     2.914    io_led[18]
    H2                                                                r  io_led[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[5]
                            (input port)
  Destination:            io_led[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.924ns  (logic 1.501ns (51.313%)  route 1.424ns (48.687%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  io_dip[5] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[5]
    G4                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  io_dip_IBUF[5]_inst/O
                         net (fo=17, routed)          0.842     1.072    inputstorer/io_dip_IBUF[5]
    SLICE_X62Y48         LUT5 (Prop_lut5_I1_O)        0.045     1.117 r  inputstorer/io_led_OBUF[16]_inst_i_1/O
                         net (fo=1, routed)           0.582     1.699    io_led_OBUF[16]
    G2                   OBUF (Prop_obuf_I_O)         1.226     2.924 r  io_led_OBUF[16]_inst/O
                         net (fo=0)                   0.000     2.924    io_led[16]
    G2                                                                r  io_led[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0]
                            (input port)
  Destination:            io_led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.016ns  (logic 1.639ns (54.334%)  route 1.377ns (45.666%))
  Logic Levels:           4  (IBUF=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0]
    D6                   IBUF (Prop_ibuf_I_O)         0.242     0.242 r  io_dip_IBUF[0]_inst/O
                         net (fo=85, routed)          0.793     1.035    inputstorer/io_dip_IBUF[0]
    SLICE_X63Y54         LUT5 (Prop_lut5_I4_O)        0.042     1.077 r  inputstorer/io_led_OBUF[8]_inst_i_3/O
                         net (fo=1, routed)           0.053     1.131    inputstorer/io_led_OBUF[8]_inst_i_3_n_0
    SLICE_X63Y54         LUT5 (Prop_lut5_I1_O)        0.107     1.238 r  inputstorer/io_led_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.531     1.768    io_led_OBUF[8]
    F2                   OBUF (Prop_obuf_I_O)         1.248     3.016 r  io_led_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.016    io_led[8]
    F2                                                                r  io_led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[3]
                            (input port)
  Destination:            io_led[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.110ns  (logic 1.571ns (50.497%)  route 1.540ns (49.503%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E5                                                0.000     0.000 r  io_dip[3] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[3]
    E5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  io_dip_IBUF[3]_inst/O
                         net (fo=17, routed)          0.848     1.102    inputstorer/io_dip_IBUF[3]
    SLICE_X62Y47         LUT6 (Prop_lut6_I0_O)        0.045     1.147 f  inputstorer/io_led_OBUF[17]_inst_i_3/O
                         net (fo=1, routed)           0.059     1.207    inputstorer/io_led_OBUF[17]_inst_i_3_n_0
    SLICE_X62Y47         LUT5 (Prop_lut5_I3_O)        0.045     1.252 r  inputstorer/io_led_OBUF[17]_inst_i_1/O
                         net (fo=1, routed)           0.632     1.884    io_led_OBUF[17]
    G1                   OBUF (Prop_obuf_I_O)         1.227     3.110 r  io_led_OBUF[17]_inst/O
                         net (fo=0)                   0.000     3.110    io_led[17]
    G1                                                                r  io_led[17] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inputstorer/M_storeB_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        57.252ns  (logic 25.469ns (44.486%)  route 31.783ns (55.514%))
  Logic Levels:           97  (CARRY4=77 LUT1=1 LUT3=15 LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.638     5.222    inputstorer/CLK
    SLICE_X59Y48         FDRE                                         r  inputstorer/M_storeB_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y48         FDRE (Prop_fdre_C_Q)         0.456     5.678 f  inputstorer/M_storeB_q_reg[3]/Q
                         net (fo=70, routed)          3.445     9.124    inputstorer/Q[3]
    SLICE_X53Y51         LUT1 (Prop_lut1_I0_O)        0.124     9.248 r  inputstorer/io_led_OBUF[0]_inst_i_35/O
                         net (fo=1, routed)           0.000     9.248    inputstorer/io_led_OBUF[0]_inst_i_35_n_0
    SLICE_X53Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.649 r  inputstorer/io_led_OBUF[0]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000     9.649    inputstorer/io_led_OBUF[0]_inst_i_22_n_0
    SLICE_X53Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.763 r  inputstorer/io_led_OBUF[0]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000     9.763    inputstorer/io_led_OBUF[0]_inst_i_13_n_0
    SLICE_X53Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.877 r  inputstorer/io_led_OBUF[0]_inst_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.877    inputstorer/io_led_OBUF[0]_inst_i_4_n_0
    SLICE_X53Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.991 r  inputstorer/io_led_OBUF[0]_inst_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.991    inputstorer/io_led_OBUF[0]_inst_i_3_n_0
    SLICE_X53Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.262 r  inputstorer/io_led_OBUF[0]_inst_i_2/CO[0]
                         net (fo=20, routed)          1.557    11.819    alu16/adder/s0[15]
    SLICE_X54Y51         LUT3 (Prop_lut3_I0_O)        0.373    12.192 r  alu16/adder/io_led_OBUF[22]_inst_i_31/O
                         net (fo=1, routed)           0.000    12.192    inputstorer/io_led_OBUF[21]_inst_i_29[0]
    SLICE_X54Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.725 r  inputstorer/io_led_OBUF[22]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    12.725    inputstorer/io_led_OBUF[22]_inst_i_24_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.842 r  inputstorer/io_led_OBUF[22]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    12.842    inputstorer/io_led_OBUF[22]_inst_i_19_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.959 r  inputstorer/io_led_OBUF[22]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.959    inputstorer/io_led_OBUF[22]_inst_i_14_n_0
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.076 r  inputstorer/io_led_OBUF[22]_inst_i_11/CO[3]
                         net (fo=1, routed)           0.000    13.076    inputstorer/io_led_OBUF[22]_inst_i_11_n_0
    SLICE_X54Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.233 r  inputstorer/io_led_OBUF[22]_inst_i_8/CO[1]
                         net (fo=20, routed)          1.200    14.433    alu16/adder/s0[14]
    SLICE_X55Y52         LUT3 (Prop_lut3_I0_O)        0.332    14.765 r  alu16/adder/io_led_OBUF[21]_inst_i_26/O
                         net (fo=1, routed)           0.000    14.765    inputstorer/io_led_OBUF[20]_inst_i_26[1]
    SLICE_X55Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.315 r  inputstorer/io_led_OBUF[21]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    15.315    inputstorer/io_led_OBUF[21]_inst_i_18_n_0
    SLICE_X55Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.429 r  inputstorer/io_led_OBUF[21]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.429    inputstorer/io_led_OBUF[21]_inst_i_13_n_0
    SLICE_X55Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.543 r  inputstorer/io_led_OBUF[21]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.543    inputstorer/io_led_OBUF[21]_inst_i_10_n_0
    SLICE_X55Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.700 r  inputstorer/io_led_OBUF[21]_inst_i_7/CO[1]
                         net (fo=20, routed)          1.801    17.501    alu16/adder/s0[13]
    SLICE_X58Y50         LUT3 (Prop_lut3_I0_O)        0.329    17.830 r  alu16/adder/io_led_OBUF[20]_inst_i_30/O
                         net (fo=1, routed)           0.000    17.830    inputstorer/io_led_OBUF[19]_inst_i_32[0]
    SLICE_X58Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.380 r  inputstorer/io_led_OBUF[20]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    18.380    inputstorer/io_led_OBUF[20]_inst_i_23_n_0
    SLICE_X58Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.494 r  inputstorer/io_led_OBUF[20]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    18.494    inputstorer/io_led_OBUF[20]_inst_i_18_n_0
    SLICE_X58Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.608 r  inputstorer/io_led_OBUF[20]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000    18.608    inputstorer/io_led_OBUF[20]_inst_i_13_n_0
    SLICE_X58Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.722 r  inputstorer/io_led_OBUF[20]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000    18.722    inputstorer/io_led_OBUF[20]_inst_i_10_n_0
    SLICE_X58Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.879 r  inputstorer/io_led_OBUF[20]_inst_i_7/CO[1]
                         net (fo=21, routed)          1.231    20.109    alu16/adder/s0[12]
    SLICE_X59Y50         LUT3 (Prop_lut3_I0_O)        0.329    20.438 r  alu16/adder/io_led_OBUF[19]_inst_i_31/O
                         net (fo=1, routed)           0.000    20.438    inputstorer/io_led_OBUF[18]_inst_i_28[2]
    SLICE_X59Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.839 r  inputstorer/io_led_OBUF[19]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    20.839    inputstorer/io_led_OBUF[19]_inst_i_26_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.953 r  inputstorer/io_led_OBUF[19]_inst_i_21/CO[3]
                         net (fo=1, routed)           0.000    20.953    inputstorer/io_led_OBUF[19]_inst_i_21_n_0
    SLICE_X59Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.067 r  inputstorer/io_led_OBUF[19]_inst_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.067    inputstorer/io_led_OBUF[19]_inst_i_16_n_0
    SLICE_X59Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.181 r  inputstorer/io_led_OBUF[19]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000    21.181    inputstorer/io_led_OBUF[19]_inst_i_13_n_0
    SLICE_X59Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.338 r  inputstorer/io_led_OBUF[19]_inst_i_7/CO[1]
                         net (fo=20, routed)          1.395    22.733    alu16/adder/s0[11]
    SLICE_X62Y51         LUT3 (Prop_lut3_I0_O)        0.329    23.062 r  alu16/adder/io_led_OBUF[18]_inst_i_29/O
                         net (fo=1, routed)           0.000    23.062    inputstorer/io_led_OBUF[17]_inst_i_29[0]
    SLICE_X62Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.612 r  inputstorer/io_led_OBUF[18]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    23.612    inputstorer/io_led_OBUF[18]_inst_i_22_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.726 r  inputstorer/io_led_OBUF[18]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    23.726    inputstorer/io_led_OBUF[18]_inst_i_17_n_0
    SLICE_X62Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.840 r  inputstorer/io_led_OBUF[18]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000    23.840    inputstorer/io_led_OBUF[18]_inst_i_12_n_0
    SLICE_X62Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.954 r  inputstorer/io_led_OBUF[18]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    23.954    inputstorer/io_led_OBUF[18]_inst_i_9_n_0
    SLICE_X62Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.111 r  inputstorer/io_led_OBUF[18]_inst_i_7/CO[1]
                         net (fo=20, routed)          1.289    25.401    alu16/adder/s0[10]
    SLICE_X65Y50         LUT3 (Prop_lut3_I0_O)        0.329    25.730 r  alu16/adder/io_led_OBUF[17]_inst_i_30/O
                         net (fo=1, routed)           0.000    25.730    inputstorer/io_led_OBUF[16]_inst_i_28[0]
    SLICE_X65Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.280 r  inputstorer/io_led_OBUF[17]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    26.280    inputstorer/io_led_OBUF[17]_inst_i_23_n_0
    SLICE_X65Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.394 r  inputstorer/io_led_OBUF[17]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    26.394    inputstorer/io_led_OBUF[17]_inst_i_18_n_0
    SLICE_X65Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.508 r  inputstorer/io_led_OBUF[17]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000    26.508    inputstorer/io_led_OBUF[17]_inst_i_13_n_0
    SLICE_X65Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.622 r  inputstorer/io_led_OBUF[17]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000    26.622    inputstorer/io_led_OBUF[17]_inst_i_10_n_0
    SLICE_X65Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.779 r  inputstorer/io_led_OBUF[17]_inst_i_7/CO[1]
                         net (fo=20, routed)          1.687    28.466    alu16/adder/s0[9]
    SLICE_X60Y50         LUT3 (Prop_lut3_I0_O)        0.329    28.795 r  alu16/adder/io_led_OBUF[16]_inst_i_29/O
                         net (fo=1, routed)           0.000    28.795    inputstorer/io_led_OBUF[15]_inst_i_34[0]
    SLICE_X60Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.328 r  inputstorer/io_led_OBUF[16]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    29.328    inputstorer/io_led_OBUF[16]_inst_i_22_n_0
    SLICE_X60Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.445 r  inputstorer/io_led_OBUF[16]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    29.445    inputstorer/io_led_OBUF[16]_inst_i_17_n_0
    SLICE_X60Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.562 r  inputstorer/io_led_OBUF[16]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000    29.562    inputstorer/io_led_OBUF[16]_inst_i_12_n_0
    SLICE_X60Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.679 r  inputstorer/io_led_OBUF[16]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    29.679    inputstorer/io_led_OBUF[16]_inst_i_9_n_0
    SLICE_X60Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.836 r  inputstorer/io_led_OBUF[16]_inst_i_7/CO[1]
                         net (fo=20, routed)          1.728    31.564    alu16/adder/s0[8]
    SLICE_X56Y48         LUT3 (Prop_lut3_I0_O)        0.332    31.896 r  alu16/adder/io_led_OBUF[15]_inst_i_33/O
                         net (fo=1, routed)           0.000    31.896    inputstorer/io_led_OBUF[14]_inst_i_30[2]
    SLICE_X56Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    32.272 r  inputstorer/io_led_OBUF[15]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000    32.272    inputstorer/io_led_OBUF[15]_inst_i_28_n_0
    SLICE_X56Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.389 r  inputstorer/io_led_OBUF[15]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.001    32.389    inputstorer/io_led_OBUF[15]_inst_i_23_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.506 r  inputstorer/io_led_OBUF[15]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    32.506    inputstorer/io_led_OBUF[15]_inst_i_18_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.623 r  inputstorer/io_led_OBUF[15]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000    32.623    inputstorer/io_led_OBUF[15]_inst_i_15_n_0
    SLICE_X56Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.780 r  inputstorer/io_led_OBUF[15]_inst_i_11/CO[1]
                         net (fo=20, routed)          2.158    34.938    alu16/adder/s0[7]
    SLICE_X64Y47         LUT3 (Prop_lut3_I0_O)        0.332    35.270 r  alu16/adder/io_led_OBUF[14]_inst_i_31/O
                         net (fo=1, routed)           0.000    35.270    inputstorer/io_led_OBUF[13]_inst_i_31[0]
    SLICE_X64Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.803 r  inputstorer/io_led_OBUF[14]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    35.803    inputstorer/io_led_OBUF[14]_inst_i_24_n_0
    SLICE_X64Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.920 r  inputstorer/io_led_OBUF[14]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    35.920    inputstorer/io_led_OBUF[14]_inst_i_19_n_0
    SLICE_X64Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.037 r  inputstorer/io_led_OBUF[14]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.001    36.038    inputstorer/io_led_OBUF[14]_inst_i_14_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.155 r  inputstorer/io_led_OBUF[14]_inst_i_11/CO[3]
                         net (fo=1, routed)           0.000    36.155    inputstorer/io_led_OBUF[14]_inst_i_11_n_0
    SLICE_X64Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.312 r  inputstorer/io_led_OBUF[14]_inst_i_9/CO[1]
                         net (fo=20, routed)          1.784    38.095    alu16/adder/s0[6]
    SLICE_X57Y48         LUT3 (Prop_lut3_I0_O)        0.332    38.427 r  alu16/adder/io_led_OBUF[13]_inst_i_26/O
                         net (fo=1, routed)           0.000    38.427    inputstorer/io_led_OBUF[12]_inst_i_28[3]
    SLICE_X57Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    38.828 r  inputstorer/io_led_OBUF[13]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000    38.828    inputstorer/io_led_OBUF[13]_inst_i_20_n_0
    SLICE_X57Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.942 r  inputstorer/io_led_OBUF[13]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.001    38.943    inputstorer/io_led_OBUF[13]_inst_i_15_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.057 r  inputstorer/io_led_OBUF[13]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.057    inputstorer/io_led_OBUF[13]_inst_i_12_n_0
    SLICE_X57Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.214 r  inputstorer/io_led_OBUF[13]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.502    40.716    alu16/adder/s0[5]
    SLICE_X55Y47         LUT3 (Prop_lut3_I0_O)        0.329    41.045 r  alu16/adder/io_led_OBUF[12]_inst_i_28/O
                         net (fo=1, routed)           0.000    41.045    inputstorer/io_led_OBUF[11]_inst_i_27[1]
    SLICE_X55Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.595 r  inputstorer/io_led_OBUF[12]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000    41.595    inputstorer/io_led_OBUF[12]_inst_i_20_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.709 r  inputstorer/io_led_OBUF[12]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000    41.709    inputstorer/io_led_OBUF[12]_inst_i_15_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.823 r  inputstorer/io_led_OBUF[12]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.001    41.824    inputstorer/io_led_OBUF[12]_inst_i_12_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.981 r  inputstorer/io_led_OBUF[12]_inst_i_8/CO[1]
                         net (fo=20, routed)          1.389    43.370    alu16/adder/s0[4]
    SLICE_X54Y45         LUT3 (Prop_lut3_I0_O)        0.329    43.699 r  alu16/adder/io_led_OBUF[11]_inst_i_31/O
                         net (fo=1, routed)           0.000    43.699    inputstorer/io_led_OBUF[10]_inst_i_29[0]
    SLICE_X54Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.232 r  inputstorer/io_led_OBUF[11]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    44.232    inputstorer/io_led_OBUF[11]_inst_i_24_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.349 r  inputstorer/io_led_OBUF[11]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.349    inputstorer/io_led_OBUF[11]_inst_i_19_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.466 r  inputstorer/io_led_OBUF[11]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    44.466    inputstorer/io_led_OBUF[11]_inst_i_14_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.583 r  inputstorer/io_led_OBUF[11]_inst_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.583    inputstorer/io_led_OBUF[11]_inst_i_11_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.740 r  inputstorer/io_led_OBUF[11]_inst_i_8/CO[1]
                         net (fo=20, routed)          1.762    46.503    alu16/adder/s0[3]
    SLICE_X59Y45         LUT3 (Prop_lut3_I0_O)        0.332    46.835 r  alu16/adder/io_led_OBUF[10]_inst_i_28/O
                         net (fo=1, routed)           0.000    46.835    inputstorer/io_led_OBUF[9]_inst_i_30[2]
    SLICE_X59Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    47.236 r  inputstorer/io_led_OBUF[10]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    47.236    inputstorer/io_led_OBUF[10]_inst_i_23_n_0
    SLICE_X59Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.350 r  inputstorer/io_led_OBUF[10]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    47.350    inputstorer/io_led_OBUF[10]_inst_i_18_n_0
    SLICE_X59Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.464 r  inputstorer/io_led_OBUF[10]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000    47.464    inputstorer/io_led_OBUF[10]_inst_i_13_n_0
    SLICE_X59Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.578 r  inputstorer/io_led_OBUF[10]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000    47.578    inputstorer/io_led_OBUF[10]_inst_i_10_n_0
    SLICE_X59Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.735 r  inputstorer/io_led_OBUF[10]_inst_i_7/CO[1]
                         net (fo=20, routed)          1.245    48.980    alu16/adder/s0[2]
    SLICE_X60Y45         LUT3 (Prop_lut3_I0_O)        0.329    49.309 r  alu16/adder/io_led_OBUF[9]_inst_i_31/O
                         net (fo=1, routed)           0.000    49.309    inputstorer/io_led_OBUF[8]_inst_i_30[0]
    SLICE_X60Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.842 r  inputstorer/io_led_OBUF[9]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    49.842    inputstorer/io_led_OBUF[9]_inst_i_24_n_0
    SLICE_X60Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.959 r  inputstorer/io_led_OBUF[9]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    49.959    inputstorer/io_led_OBUF[9]_inst_i_19_n_0
    SLICE_X60Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.076 r  inputstorer/io_led_OBUF[9]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    50.076    inputstorer/io_led_OBUF[9]_inst_i_14_n_0
    SLICE_X60Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.193 r  inputstorer/io_led_OBUF[9]_inst_i_11/CO[3]
                         net (fo=1, routed)           0.000    50.193    inputstorer/io_led_OBUF[9]_inst_i_11_n_0
    SLICE_X60Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.350 r  inputstorer/io_led_OBUF[9]_inst_i_8/CO[1]
                         net (fo=20, routed)          1.390    51.740    alu16/adder/s0[1]
    SLICE_X61Y45         LUT3 (Prop_lut3_I0_O)        0.332    52.072 r  alu16/adder/io_led_OBUF[8]_inst_i_28/O
                         net (fo=1, routed)           0.000    52.072    inputstorer/io_led_OBUF[8]_inst_i_18_0[3]
    SLICE_X61Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    52.473 r  inputstorer/io_led_OBUF[8]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    52.473    inputstorer/io_led_OBUF[8]_inst_i_23_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.587 r  inputstorer/io_led_OBUF[8]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    52.587    inputstorer/io_led_OBUF[8]_inst_i_18_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.701 r  inputstorer/io_led_OBUF[8]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000    52.701    inputstorer/io_led_OBUF[8]_inst_i_13_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.815 r  inputstorer/io_led_OBUF[8]_inst_i_11/CO[3]
                         net (fo=1, routed)           0.000    52.815    inputstorer/io_led_OBUF[8]_inst_i_11_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    53.086 f  inputstorer/io_led_OBUF[8]_inst_i_9/CO[0]
                         net (fo=1, routed)           0.452    53.538    alu16/adder/s0[0]
    SLICE_X62Y47         LUT5 (Prop_lut5_I1_O)        0.373    53.911 r  alu16/adder/io_led_OBUF[8]_inst_i_6/O
                         net (fo=2, routed)           1.035    54.946    alu16/adder/s0__0_4
    SLICE_X62Y46         LUT4 (Prop_lut4_I2_O)        0.124    55.070 f  alu16/adder/io_led_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.764    55.834    alu16/adder/io_led_OBUF[2]_inst_i_4_n_0
    SLICE_X61Y52         LUT6 (Prop_lut6_I4_O)        0.124    55.958 r  alu16/adder/io_led_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           2.966    58.923    io_led_OBUF[2]
    A5                   OBUF (Prop_obuf_I_O)         3.551    62.474 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    62.474    io_led[2]
    A5                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeB_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        57.218ns  (logic 25.589ns (44.723%)  route 31.628ns (55.277%))
  Logic Levels:           98  (CARRY4=77 LUT1=1 LUT3=15 LUT4=1 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.638     5.222    inputstorer/CLK
    SLICE_X59Y48         FDRE                                         r  inputstorer/M_storeB_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y48         FDRE (Prop_fdre_C_Q)         0.456     5.678 f  inputstorer/M_storeB_q_reg[3]/Q
                         net (fo=70, routed)          3.445     9.124    inputstorer/Q[3]
    SLICE_X53Y51         LUT1 (Prop_lut1_I0_O)        0.124     9.248 r  inputstorer/io_led_OBUF[0]_inst_i_35/O
                         net (fo=1, routed)           0.000     9.248    inputstorer/io_led_OBUF[0]_inst_i_35_n_0
    SLICE_X53Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.649 r  inputstorer/io_led_OBUF[0]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000     9.649    inputstorer/io_led_OBUF[0]_inst_i_22_n_0
    SLICE_X53Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.763 r  inputstorer/io_led_OBUF[0]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000     9.763    inputstorer/io_led_OBUF[0]_inst_i_13_n_0
    SLICE_X53Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.877 r  inputstorer/io_led_OBUF[0]_inst_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.877    inputstorer/io_led_OBUF[0]_inst_i_4_n_0
    SLICE_X53Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.991 r  inputstorer/io_led_OBUF[0]_inst_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.991    inputstorer/io_led_OBUF[0]_inst_i_3_n_0
    SLICE_X53Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.262 r  inputstorer/io_led_OBUF[0]_inst_i_2/CO[0]
                         net (fo=20, routed)          1.557    11.819    alu16/adder/s0[15]
    SLICE_X54Y51         LUT3 (Prop_lut3_I0_O)        0.373    12.192 r  alu16/adder/io_led_OBUF[22]_inst_i_31/O
                         net (fo=1, routed)           0.000    12.192    inputstorer/io_led_OBUF[21]_inst_i_29[0]
    SLICE_X54Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.725 r  inputstorer/io_led_OBUF[22]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    12.725    inputstorer/io_led_OBUF[22]_inst_i_24_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.842 r  inputstorer/io_led_OBUF[22]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    12.842    inputstorer/io_led_OBUF[22]_inst_i_19_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.959 r  inputstorer/io_led_OBUF[22]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.959    inputstorer/io_led_OBUF[22]_inst_i_14_n_0
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.076 r  inputstorer/io_led_OBUF[22]_inst_i_11/CO[3]
                         net (fo=1, routed)           0.000    13.076    inputstorer/io_led_OBUF[22]_inst_i_11_n_0
    SLICE_X54Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.233 r  inputstorer/io_led_OBUF[22]_inst_i_8/CO[1]
                         net (fo=20, routed)          1.200    14.433    alu16/adder/s0[14]
    SLICE_X55Y52         LUT3 (Prop_lut3_I0_O)        0.332    14.765 r  alu16/adder/io_led_OBUF[21]_inst_i_26/O
                         net (fo=1, routed)           0.000    14.765    inputstorer/io_led_OBUF[20]_inst_i_26[1]
    SLICE_X55Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.315 r  inputstorer/io_led_OBUF[21]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    15.315    inputstorer/io_led_OBUF[21]_inst_i_18_n_0
    SLICE_X55Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.429 r  inputstorer/io_led_OBUF[21]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.429    inputstorer/io_led_OBUF[21]_inst_i_13_n_0
    SLICE_X55Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.543 r  inputstorer/io_led_OBUF[21]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.543    inputstorer/io_led_OBUF[21]_inst_i_10_n_0
    SLICE_X55Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.700 r  inputstorer/io_led_OBUF[21]_inst_i_7/CO[1]
                         net (fo=20, routed)          1.801    17.501    alu16/adder/s0[13]
    SLICE_X58Y50         LUT3 (Prop_lut3_I0_O)        0.329    17.830 r  alu16/adder/io_led_OBUF[20]_inst_i_30/O
                         net (fo=1, routed)           0.000    17.830    inputstorer/io_led_OBUF[19]_inst_i_32[0]
    SLICE_X58Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.380 r  inputstorer/io_led_OBUF[20]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    18.380    inputstorer/io_led_OBUF[20]_inst_i_23_n_0
    SLICE_X58Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.494 r  inputstorer/io_led_OBUF[20]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    18.494    inputstorer/io_led_OBUF[20]_inst_i_18_n_0
    SLICE_X58Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.608 r  inputstorer/io_led_OBUF[20]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000    18.608    inputstorer/io_led_OBUF[20]_inst_i_13_n_0
    SLICE_X58Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.722 r  inputstorer/io_led_OBUF[20]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000    18.722    inputstorer/io_led_OBUF[20]_inst_i_10_n_0
    SLICE_X58Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.879 r  inputstorer/io_led_OBUF[20]_inst_i_7/CO[1]
                         net (fo=21, routed)          1.231    20.109    alu16/adder/s0[12]
    SLICE_X59Y50         LUT3 (Prop_lut3_I0_O)        0.329    20.438 r  alu16/adder/io_led_OBUF[19]_inst_i_31/O
                         net (fo=1, routed)           0.000    20.438    inputstorer/io_led_OBUF[18]_inst_i_28[2]
    SLICE_X59Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.839 r  inputstorer/io_led_OBUF[19]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    20.839    inputstorer/io_led_OBUF[19]_inst_i_26_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.953 r  inputstorer/io_led_OBUF[19]_inst_i_21/CO[3]
                         net (fo=1, routed)           0.000    20.953    inputstorer/io_led_OBUF[19]_inst_i_21_n_0
    SLICE_X59Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.067 r  inputstorer/io_led_OBUF[19]_inst_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.067    inputstorer/io_led_OBUF[19]_inst_i_16_n_0
    SLICE_X59Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.181 r  inputstorer/io_led_OBUF[19]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000    21.181    inputstorer/io_led_OBUF[19]_inst_i_13_n_0
    SLICE_X59Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.338 r  inputstorer/io_led_OBUF[19]_inst_i_7/CO[1]
                         net (fo=20, routed)          1.395    22.733    alu16/adder/s0[11]
    SLICE_X62Y51         LUT3 (Prop_lut3_I0_O)        0.329    23.062 r  alu16/adder/io_led_OBUF[18]_inst_i_29/O
                         net (fo=1, routed)           0.000    23.062    inputstorer/io_led_OBUF[17]_inst_i_29[0]
    SLICE_X62Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.612 r  inputstorer/io_led_OBUF[18]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    23.612    inputstorer/io_led_OBUF[18]_inst_i_22_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.726 r  inputstorer/io_led_OBUF[18]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    23.726    inputstorer/io_led_OBUF[18]_inst_i_17_n_0
    SLICE_X62Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.840 r  inputstorer/io_led_OBUF[18]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000    23.840    inputstorer/io_led_OBUF[18]_inst_i_12_n_0
    SLICE_X62Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.954 r  inputstorer/io_led_OBUF[18]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    23.954    inputstorer/io_led_OBUF[18]_inst_i_9_n_0
    SLICE_X62Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.111 r  inputstorer/io_led_OBUF[18]_inst_i_7/CO[1]
                         net (fo=20, routed)          1.289    25.401    alu16/adder/s0[10]
    SLICE_X65Y50         LUT3 (Prop_lut3_I0_O)        0.329    25.730 r  alu16/adder/io_led_OBUF[17]_inst_i_30/O
                         net (fo=1, routed)           0.000    25.730    inputstorer/io_led_OBUF[16]_inst_i_28[0]
    SLICE_X65Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.280 r  inputstorer/io_led_OBUF[17]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    26.280    inputstorer/io_led_OBUF[17]_inst_i_23_n_0
    SLICE_X65Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.394 r  inputstorer/io_led_OBUF[17]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    26.394    inputstorer/io_led_OBUF[17]_inst_i_18_n_0
    SLICE_X65Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.508 r  inputstorer/io_led_OBUF[17]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000    26.508    inputstorer/io_led_OBUF[17]_inst_i_13_n_0
    SLICE_X65Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.622 r  inputstorer/io_led_OBUF[17]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000    26.622    inputstorer/io_led_OBUF[17]_inst_i_10_n_0
    SLICE_X65Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.779 r  inputstorer/io_led_OBUF[17]_inst_i_7/CO[1]
                         net (fo=20, routed)          1.687    28.466    alu16/adder/s0[9]
    SLICE_X60Y50         LUT3 (Prop_lut3_I0_O)        0.329    28.795 r  alu16/adder/io_led_OBUF[16]_inst_i_29/O
                         net (fo=1, routed)           0.000    28.795    inputstorer/io_led_OBUF[15]_inst_i_34[0]
    SLICE_X60Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.328 r  inputstorer/io_led_OBUF[16]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    29.328    inputstorer/io_led_OBUF[16]_inst_i_22_n_0
    SLICE_X60Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.445 r  inputstorer/io_led_OBUF[16]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    29.445    inputstorer/io_led_OBUF[16]_inst_i_17_n_0
    SLICE_X60Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.562 r  inputstorer/io_led_OBUF[16]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000    29.562    inputstorer/io_led_OBUF[16]_inst_i_12_n_0
    SLICE_X60Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.679 r  inputstorer/io_led_OBUF[16]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    29.679    inputstorer/io_led_OBUF[16]_inst_i_9_n_0
    SLICE_X60Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.836 r  inputstorer/io_led_OBUF[16]_inst_i_7/CO[1]
                         net (fo=20, routed)          1.728    31.564    alu16/adder/s0[8]
    SLICE_X56Y48         LUT3 (Prop_lut3_I0_O)        0.332    31.896 r  alu16/adder/io_led_OBUF[15]_inst_i_33/O
                         net (fo=1, routed)           0.000    31.896    inputstorer/io_led_OBUF[14]_inst_i_30[2]
    SLICE_X56Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    32.272 r  inputstorer/io_led_OBUF[15]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000    32.272    inputstorer/io_led_OBUF[15]_inst_i_28_n_0
    SLICE_X56Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.389 r  inputstorer/io_led_OBUF[15]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.001    32.389    inputstorer/io_led_OBUF[15]_inst_i_23_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.506 r  inputstorer/io_led_OBUF[15]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    32.506    inputstorer/io_led_OBUF[15]_inst_i_18_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.623 r  inputstorer/io_led_OBUF[15]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000    32.623    inputstorer/io_led_OBUF[15]_inst_i_15_n_0
    SLICE_X56Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.780 r  inputstorer/io_led_OBUF[15]_inst_i_11/CO[1]
                         net (fo=20, routed)          2.158    34.938    alu16/adder/s0[7]
    SLICE_X64Y47         LUT3 (Prop_lut3_I0_O)        0.332    35.270 r  alu16/adder/io_led_OBUF[14]_inst_i_31/O
                         net (fo=1, routed)           0.000    35.270    inputstorer/io_led_OBUF[13]_inst_i_31[0]
    SLICE_X64Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.803 r  inputstorer/io_led_OBUF[14]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    35.803    inputstorer/io_led_OBUF[14]_inst_i_24_n_0
    SLICE_X64Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.920 r  inputstorer/io_led_OBUF[14]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    35.920    inputstorer/io_led_OBUF[14]_inst_i_19_n_0
    SLICE_X64Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.037 r  inputstorer/io_led_OBUF[14]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.001    36.038    inputstorer/io_led_OBUF[14]_inst_i_14_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.155 r  inputstorer/io_led_OBUF[14]_inst_i_11/CO[3]
                         net (fo=1, routed)           0.000    36.155    inputstorer/io_led_OBUF[14]_inst_i_11_n_0
    SLICE_X64Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.312 r  inputstorer/io_led_OBUF[14]_inst_i_9/CO[1]
                         net (fo=20, routed)          1.784    38.095    alu16/adder/s0[6]
    SLICE_X57Y48         LUT3 (Prop_lut3_I0_O)        0.332    38.427 r  alu16/adder/io_led_OBUF[13]_inst_i_26/O
                         net (fo=1, routed)           0.000    38.427    inputstorer/io_led_OBUF[12]_inst_i_28[3]
    SLICE_X57Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    38.828 r  inputstorer/io_led_OBUF[13]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000    38.828    inputstorer/io_led_OBUF[13]_inst_i_20_n_0
    SLICE_X57Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.942 r  inputstorer/io_led_OBUF[13]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.001    38.943    inputstorer/io_led_OBUF[13]_inst_i_15_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.057 r  inputstorer/io_led_OBUF[13]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.057    inputstorer/io_led_OBUF[13]_inst_i_12_n_0
    SLICE_X57Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.214 r  inputstorer/io_led_OBUF[13]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.502    40.716    alu16/adder/s0[5]
    SLICE_X55Y47         LUT3 (Prop_lut3_I0_O)        0.329    41.045 r  alu16/adder/io_led_OBUF[12]_inst_i_28/O
                         net (fo=1, routed)           0.000    41.045    inputstorer/io_led_OBUF[11]_inst_i_27[1]
    SLICE_X55Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.595 r  inputstorer/io_led_OBUF[12]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000    41.595    inputstorer/io_led_OBUF[12]_inst_i_20_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.709 r  inputstorer/io_led_OBUF[12]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000    41.709    inputstorer/io_led_OBUF[12]_inst_i_15_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.823 r  inputstorer/io_led_OBUF[12]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.001    41.824    inputstorer/io_led_OBUF[12]_inst_i_12_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.981 r  inputstorer/io_led_OBUF[12]_inst_i_8/CO[1]
                         net (fo=20, routed)          1.389    43.370    alu16/adder/s0[4]
    SLICE_X54Y45         LUT3 (Prop_lut3_I0_O)        0.329    43.699 r  alu16/adder/io_led_OBUF[11]_inst_i_31/O
                         net (fo=1, routed)           0.000    43.699    inputstorer/io_led_OBUF[10]_inst_i_29[0]
    SLICE_X54Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.232 r  inputstorer/io_led_OBUF[11]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    44.232    inputstorer/io_led_OBUF[11]_inst_i_24_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.349 r  inputstorer/io_led_OBUF[11]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.349    inputstorer/io_led_OBUF[11]_inst_i_19_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.466 r  inputstorer/io_led_OBUF[11]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    44.466    inputstorer/io_led_OBUF[11]_inst_i_14_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.583 r  inputstorer/io_led_OBUF[11]_inst_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.583    inputstorer/io_led_OBUF[11]_inst_i_11_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.740 r  inputstorer/io_led_OBUF[11]_inst_i_8/CO[1]
                         net (fo=20, routed)          1.762    46.503    alu16/adder/s0[3]
    SLICE_X59Y45         LUT3 (Prop_lut3_I0_O)        0.332    46.835 r  alu16/adder/io_led_OBUF[10]_inst_i_28/O
                         net (fo=1, routed)           0.000    46.835    inputstorer/io_led_OBUF[9]_inst_i_30[2]
    SLICE_X59Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    47.236 r  inputstorer/io_led_OBUF[10]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    47.236    inputstorer/io_led_OBUF[10]_inst_i_23_n_0
    SLICE_X59Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.350 r  inputstorer/io_led_OBUF[10]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    47.350    inputstorer/io_led_OBUF[10]_inst_i_18_n_0
    SLICE_X59Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.464 r  inputstorer/io_led_OBUF[10]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000    47.464    inputstorer/io_led_OBUF[10]_inst_i_13_n_0
    SLICE_X59Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.578 r  inputstorer/io_led_OBUF[10]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000    47.578    inputstorer/io_led_OBUF[10]_inst_i_10_n_0
    SLICE_X59Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.735 r  inputstorer/io_led_OBUF[10]_inst_i_7/CO[1]
                         net (fo=20, routed)          1.245    48.980    alu16/adder/s0[2]
    SLICE_X60Y45         LUT3 (Prop_lut3_I0_O)        0.329    49.309 r  alu16/adder/io_led_OBUF[9]_inst_i_31/O
                         net (fo=1, routed)           0.000    49.309    inputstorer/io_led_OBUF[8]_inst_i_30[0]
    SLICE_X60Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.842 r  inputstorer/io_led_OBUF[9]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    49.842    inputstorer/io_led_OBUF[9]_inst_i_24_n_0
    SLICE_X60Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.959 r  inputstorer/io_led_OBUF[9]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    49.959    inputstorer/io_led_OBUF[9]_inst_i_19_n_0
    SLICE_X60Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.076 r  inputstorer/io_led_OBUF[9]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    50.076    inputstorer/io_led_OBUF[9]_inst_i_14_n_0
    SLICE_X60Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.193 r  inputstorer/io_led_OBUF[9]_inst_i_11/CO[3]
                         net (fo=1, routed)           0.000    50.193    inputstorer/io_led_OBUF[9]_inst_i_11_n_0
    SLICE_X60Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.350 r  inputstorer/io_led_OBUF[9]_inst_i_8/CO[1]
                         net (fo=20, routed)          1.390    51.740    alu16/adder/s0[1]
    SLICE_X61Y45         LUT3 (Prop_lut3_I0_O)        0.332    52.072 r  alu16/adder/io_led_OBUF[8]_inst_i_28/O
                         net (fo=1, routed)           0.000    52.072    inputstorer/io_led_OBUF[8]_inst_i_18_0[3]
    SLICE_X61Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    52.473 r  inputstorer/io_led_OBUF[8]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    52.473    inputstorer/io_led_OBUF[8]_inst_i_23_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.587 r  inputstorer/io_led_OBUF[8]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    52.587    inputstorer/io_led_OBUF[8]_inst_i_18_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.701 r  inputstorer/io_led_OBUF[8]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000    52.701    inputstorer/io_led_OBUF[8]_inst_i_13_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.815 r  inputstorer/io_led_OBUF[8]_inst_i_11/CO[3]
                         net (fo=1, routed)           0.000    52.815    inputstorer/io_led_OBUF[8]_inst_i_11_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    53.086 f  inputstorer/io_led_OBUF[8]_inst_i_9/CO[0]
                         net (fo=1, routed)           0.452    53.538    alu16/adder/s0[0]
    SLICE_X62Y47         LUT5 (Prop_lut5_I1_O)        0.373    53.911 r  alu16/adder/io_led_OBUF[8]_inst_i_6/O
                         net (fo=2, routed)           1.035    54.946    alu16/adder/s0__0_4
    SLICE_X62Y46         LUT4 (Prop_lut4_I2_O)        0.124    55.070 f  alu16/adder/io_led_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.764    55.834    alu16/adder/io_led_OBUF[2]_inst_i_4_n_0
    SLICE_X61Y52         LUT6 (Prop_lut6_I4_O)        0.124    55.958 r  alu16/adder/io_led_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           0.701    56.659    inputstorer/io_led[8]_0[0]
    SLICE_X63Y54         LUT5 (Prop_lut5_I2_O)        0.124    56.783 r  inputstorer/io_led_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           2.110    58.893    io_led_OBUF[8]
    F2                   OBUF (Prop_obuf_I_O)         3.547    62.440 r  io_led_OBUF[8]_inst/O
                         net (fo=0)                   0.000    62.440    io_led[8]
    F2                                                                r  io_led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeB_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        54.253ns  (logic 23.956ns (44.156%)  route 30.297ns (55.844%))
  Logic Levels:           90  (CARRY4=72 LUT1=1 LUT3=14 LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.638     5.222    inputstorer/CLK
    SLICE_X59Y48         FDRE                                         r  inputstorer/M_storeB_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y48         FDRE (Prop_fdre_C_Q)         0.456     5.678 f  inputstorer/M_storeB_q_reg[3]/Q
                         net (fo=70, routed)          3.445     9.124    inputstorer/Q[3]
    SLICE_X53Y51         LUT1 (Prop_lut1_I0_O)        0.124     9.248 r  inputstorer/io_led_OBUF[0]_inst_i_35/O
                         net (fo=1, routed)           0.000     9.248    inputstorer/io_led_OBUF[0]_inst_i_35_n_0
    SLICE_X53Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.649 r  inputstorer/io_led_OBUF[0]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000     9.649    inputstorer/io_led_OBUF[0]_inst_i_22_n_0
    SLICE_X53Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.763 r  inputstorer/io_led_OBUF[0]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000     9.763    inputstorer/io_led_OBUF[0]_inst_i_13_n_0
    SLICE_X53Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.877 r  inputstorer/io_led_OBUF[0]_inst_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.877    inputstorer/io_led_OBUF[0]_inst_i_4_n_0
    SLICE_X53Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.991 r  inputstorer/io_led_OBUF[0]_inst_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.991    inputstorer/io_led_OBUF[0]_inst_i_3_n_0
    SLICE_X53Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.262 r  inputstorer/io_led_OBUF[0]_inst_i_2/CO[0]
                         net (fo=20, routed)          1.557    11.819    alu16/adder/s0[15]
    SLICE_X54Y51         LUT3 (Prop_lut3_I0_O)        0.373    12.192 r  alu16/adder/io_led_OBUF[22]_inst_i_31/O
                         net (fo=1, routed)           0.000    12.192    inputstorer/io_led_OBUF[21]_inst_i_29[0]
    SLICE_X54Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.725 r  inputstorer/io_led_OBUF[22]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    12.725    inputstorer/io_led_OBUF[22]_inst_i_24_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.842 r  inputstorer/io_led_OBUF[22]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    12.842    inputstorer/io_led_OBUF[22]_inst_i_19_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.959 r  inputstorer/io_led_OBUF[22]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.959    inputstorer/io_led_OBUF[22]_inst_i_14_n_0
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.076 r  inputstorer/io_led_OBUF[22]_inst_i_11/CO[3]
                         net (fo=1, routed)           0.000    13.076    inputstorer/io_led_OBUF[22]_inst_i_11_n_0
    SLICE_X54Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.233 r  inputstorer/io_led_OBUF[22]_inst_i_8/CO[1]
                         net (fo=20, routed)          1.200    14.433    alu16/adder/s0[14]
    SLICE_X55Y52         LUT3 (Prop_lut3_I0_O)        0.332    14.765 r  alu16/adder/io_led_OBUF[21]_inst_i_26/O
                         net (fo=1, routed)           0.000    14.765    inputstorer/io_led_OBUF[20]_inst_i_26[1]
    SLICE_X55Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.315 r  inputstorer/io_led_OBUF[21]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    15.315    inputstorer/io_led_OBUF[21]_inst_i_18_n_0
    SLICE_X55Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.429 r  inputstorer/io_led_OBUF[21]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.429    inputstorer/io_led_OBUF[21]_inst_i_13_n_0
    SLICE_X55Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.543 r  inputstorer/io_led_OBUF[21]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.543    inputstorer/io_led_OBUF[21]_inst_i_10_n_0
    SLICE_X55Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.700 r  inputstorer/io_led_OBUF[21]_inst_i_7/CO[1]
                         net (fo=20, routed)          1.801    17.501    alu16/adder/s0[13]
    SLICE_X58Y50         LUT3 (Prop_lut3_I0_O)        0.329    17.830 r  alu16/adder/io_led_OBUF[20]_inst_i_30/O
                         net (fo=1, routed)           0.000    17.830    inputstorer/io_led_OBUF[19]_inst_i_32[0]
    SLICE_X58Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.380 r  inputstorer/io_led_OBUF[20]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    18.380    inputstorer/io_led_OBUF[20]_inst_i_23_n_0
    SLICE_X58Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.494 r  inputstorer/io_led_OBUF[20]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    18.494    inputstorer/io_led_OBUF[20]_inst_i_18_n_0
    SLICE_X58Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.608 r  inputstorer/io_led_OBUF[20]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000    18.608    inputstorer/io_led_OBUF[20]_inst_i_13_n_0
    SLICE_X58Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.722 r  inputstorer/io_led_OBUF[20]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000    18.722    inputstorer/io_led_OBUF[20]_inst_i_10_n_0
    SLICE_X58Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.879 r  inputstorer/io_led_OBUF[20]_inst_i_7/CO[1]
                         net (fo=21, routed)          1.231    20.109    alu16/adder/s0[12]
    SLICE_X59Y50         LUT3 (Prop_lut3_I0_O)        0.329    20.438 r  alu16/adder/io_led_OBUF[19]_inst_i_31/O
                         net (fo=1, routed)           0.000    20.438    inputstorer/io_led_OBUF[18]_inst_i_28[2]
    SLICE_X59Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.839 r  inputstorer/io_led_OBUF[19]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    20.839    inputstorer/io_led_OBUF[19]_inst_i_26_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.953 r  inputstorer/io_led_OBUF[19]_inst_i_21/CO[3]
                         net (fo=1, routed)           0.000    20.953    inputstorer/io_led_OBUF[19]_inst_i_21_n_0
    SLICE_X59Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.067 r  inputstorer/io_led_OBUF[19]_inst_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.067    inputstorer/io_led_OBUF[19]_inst_i_16_n_0
    SLICE_X59Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.181 r  inputstorer/io_led_OBUF[19]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000    21.181    inputstorer/io_led_OBUF[19]_inst_i_13_n_0
    SLICE_X59Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.338 r  inputstorer/io_led_OBUF[19]_inst_i_7/CO[1]
                         net (fo=20, routed)          1.395    22.733    alu16/adder/s0[11]
    SLICE_X62Y51         LUT3 (Prop_lut3_I0_O)        0.329    23.062 r  alu16/adder/io_led_OBUF[18]_inst_i_29/O
                         net (fo=1, routed)           0.000    23.062    inputstorer/io_led_OBUF[17]_inst_i_29[0]
    SLICE_X62Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.612 r  inputstorer/io_led_OBUF[18]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    23.612    inputstorer/io_led_OBUF[18]_inst_i_22_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.726 r  inputstorer/io_led_OBUF[18]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    23.726    inputstorer/io_led_OBUF[18]_inst_i_17_n_0
    SLICE_X62Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.840 r  inputstorer/io_led_OBUF[18]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000    23.840    inputstorer/io_led_OBUF[18]_inst_i_12_n_0
    SLICE_X62Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.954 r  inputstorer/io_led_OBUF[18]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    23.954    inputstorer/io_led_OBUF[18]_inst_i_9_n_0
    SLICE_X62Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.111 r  inputstorer/io_led_OBUF[18]_inst_i_7/CO[1]
                         net (fo=20, routed)          1.289    25.401    alu16/adder/s0[10]
    SLICE_X65Y50         LUT3 (Prop_lut3_I0_O)        0.329    25.730 r  alu16/adder/io_led_OBUF[17]_inst_i_30/O
                         net (fo=1, routed)           0.000    25.730    inputstorer/io_led_OBUF[16]_inst_i_28[0]
    SLICE_X65Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.280 r  inputstorer/io_led_OBUF[17]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    26.280    inputstorer/io_led_OBUF[17]_inst_i_23_n_0
    SLICE_X65Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.394 r  inputstorer/io_led_OBUF[17]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    26.394    inputstorer/io_led_OBUF[17]_inst_i_18_n_0
    SLICE_X65Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.508 r  inputstorer/io_led_OBUF[17]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000    26.508    inputstorer/io_led_OBUF[17]_inst_i_13_n_0
    SLICE_X65Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.622 r  inputstorer/io_led_OBUF[17]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000    26.622    inputstorer/io_led_OBUF[17]_inst_i_10_n_0
    SLICE_X65Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.779 r  inputstorer/io_led_OBUF[17]_inst_i_7/CO[1]
                         net (fo=20, routed)          1.687    28.466    alu16/adder/s0[9]
    SLICE_X60Y50         LUT3 (Prop_lut3_I0_O)        0.329    28.795 r  alu16/adder/io_led_OBUF[16]_inst_i_29/O
                         net (fo=1, routed)           0.000    28.795    inputstorer/io_led_OBUF[15]_inst_i_34[0]
    SLICE_X60Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.328 r  inputstorer/io_led_OBUF[16]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    29.328    inputstorer/io_led_OBUF[16]_inst_i_22_n_0
    SLICE_X60Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.445 r  inputstorer/io_led_OBUF[16]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    29.445    inputstorer/io_led_OBUF[16]_inst_i_17_n_0
    SLICE_X60Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.562 r  inputstorer/io_led_OBUF[16]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000    29.562    inputstorer/io_led_OBUF[16]_inst_i_12_n_0
    SLICE_X60Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.679 r  inputstorer/io_led_OBUF[16]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    29.679    inputstorer/io_led_OBUF[16]_inst_i_9_n_0
    SLICE_X60Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.836 r  inputstorer/io_led_OBUF[16]_inst_i_7/CO[1]
                         net (fo=20, routed)          1.728    31.564    alu16/adder/s0[8]
    SLICE_X56Y48         LUT3 (Prop_lut3_I0_O)        0.332    31.896 r  alu16/adder/io_led_OBUF[15]_inst_i_33/O
                         net (fo=1, routed)           0.000    31.896    inputstorer/io_led_OBUF[14]_inst_i_30[2]
    SLICE_X56Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    32.272 r  inputstorer/io_led_OBUF[15]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000    32.272    inputstorer/io_led_OBUF[15]_inst_i_28_n_0
    SLICE_X56Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.389 r  inputstorer/io_led_OBUF[15]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.001    32.389    inputstorer/io_led_OBUF[15]_inst_i_23_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.506 r  inputstorer/io_led_OBUF[15]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    32.506    inputstorer/io_led_OBUF[15]_inst_i_18_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.623 r  inputstorer/io_led_OBUF[15]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000    32.623    inputstorer/io_led_OBUF[15]_inst_i_15_n_0
    SLICE_X56Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.780 r  inputstorer/io_led_OBUF[15]_inst_i_11/CO[1]
                         net (fo=20, routed)          2.158    34.938    alu16/adder/s0[7]
    SLICE_X64Y47         LUT3 (Prop_lut3_I0_O)        0.332    35.270 r  alu16/adder/io_led_OBUF[14]_inst_i_31/O
                         net (fo=1, routed)           0.000    35.270    inputstorer/io_led_OBUF[13]_inst_i_31[0]
    SLICE_X64Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.803 r  inputstorer/io_led_OBUF[14]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    35.803    inputstorer/io_led_OBUF[14]_inst_i_24_n_0
    SLICE_X64Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.920 r  inputstorer/io_led_OBUF[14]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    35.920    inputstorer/io_led_OBUF[14]_inst_i_19_n_0
    SLICE_X64Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.037 r  inputstorer/io_led_OBUF[14]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.001    36.038    inputstorer/io_led_OBUF[14]_inst_i_14_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.155 r  inputstorer/io_led_OBUF[14]_inst_i_11/CO[3]
                         net (fo=1, routed)           0.000    36.155    inputstorer/io_led_OBUF[14]_inst_i_11_n_0
    SLICE_X64Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.312 r  inputstorer/io_led_OBUF[14]_inst_i_9/CO[1]
                         net (fo=20, routed)          1.784    38.095    alu16/adder/s0[6]
    SLICE_X57Y48         LUT3 (Prop_lut3_I0_O)        0.332    38.427 r  alu16/adder/io_led_OBUF[13]_inst_i_26/O
                         net (fo=1, routed)           0.000    38.427    inputstorer/io_led_OBUF[12]_inst_i_28[3]
    SLICE_X57Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    38.828 r  inputstorer/io_led_OBUF[13]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000    38.828    inputstorer/io_led_OBUF[13]_inst_i_20_n_0
    SLICE_X57Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.942 r  inputstorer/io_led_OBUF[13]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.001    38.943    inputstorer/io_led_OBUF[13]_inst_i_15_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.057 r  inputstorer/io_led_OBUF[13]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.057    inputstorer/io_led_OBUF[13]_inst_i_12_n_0
    SLICE_X57Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.214 r  inputstorer/io_led_OBUF[13]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.502    40.716    alu16/adder/s0[5]
    SLICE_X55Y47         LUT3 (Prop_lut3_I0_O)        0.329    41.045 r  alu16/adder/io_led_OBUF[12]_inst_i_28/O
                         net (fo=1, routed)           0.000    41.045    inputstorer/io_led_OBUF[11]_inst_i_27[1]
    SLICE_X55Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.595 r  inputstorer/io_led_OBUF[12]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000    41.595    inputstorer/io_led_OBUF[12]_inst_i_20_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.709 r  inputstorer/io_led_OBUF[12]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000    41.709    inputstorer/io_led_OBUF[12]_inst_i_15_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.823 r  inputstorer/io_led_OBUF[12]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.001    41.824    inputstorer/io_led_OBUF[12]_inst_i_12_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.981 r  inputstorer/io_led_OBUF[12]_inst_i_8/CO[1]
                         net (fo=20, routed)          1.389    43.370    alu16/adder/s0[4]
    SLICE_X54Y45         LUT3 (Prop_lut3_I0_O)        0.329    43.699 r  alu16/adder/io_led_OBUF[11]_inst_i_31/O
                         net (fo=1, routed)           0.000    43.699    inputstorer/io_led_OBUF[10]_inst_i_29[0]
    SLICE_X54Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.232 r  inputstorer/io_led_OBUF[11]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    44.232    inputstorer/io_led_OBUF[11]_inst_i_24_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.349 r  inputstorer/io_led_OBUF[11]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.349    inputstorer/io_led_OBUF[11]_inst_i_19_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.466 r  inputstorer/io_led_OBUF[11]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    44.466    inputstorer/io_led_OBUF[11]_inst_i_14_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.583 r  inputstorer/io_led_OBUF[11]_inst_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.583    inputstorer/io_led_OBUF[11]_inst_i_11_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.740 r  inputstorer/io_led_OBUF[11]_inst_i_8/CO[1]
                         net (fo=20, routed)          1.762    46.503    alu16/adder/s0[3]
    SLICE_X59Y45         LUT3 (Prop_lut3_I0_O)        0.332    46.835 r  alu16/adder/io_led_OBUF[10]_inst_i_28/O
                         net (fo=1, routed)           0.000    46.835    inputstorer/io_led_OBUF[9]_inst_i_30[2]
    SLICE_X59Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    47.236 r  inputstorer/io_led_OBUF[10]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    47.236    inputstorer/io_led_OBUF[10]_inst_i_23_n_0
    SLICE_X59Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.350 r  inputstorer/io_led_OBUF[10]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    47.350    inputstorer/io_led_OBUF[10]_inst_i_18_n_0
    SLICE_X59Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.464 r  inputstorer/io_led_OBUF[10]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000    47.464    inputstorer/io_led_OBUF[10]_inst_i_13_n_0
    SLICE_X59Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.578 r  inputstorer/io_led_OBUF[10]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000    47.578    inputstorer/io_led_OBUF[10]_inst_i_10_n_0
    SLICE_X59Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.735 r  inputstorer/io_led_OBUF[10]_inst_i_7/CO[1]
                         net (fo=20, routed)          1.245    48.980    alu16/adder/s0[2]
    SLICE_X60Y45         LUT3 (Prop_lut3_I0_O)        0.329    49.309 r  alu16/adder/io_led_OBUF[9]_inst_i_31/O
                         net (fo=1, routed)           0.000    49.309    inputstorer/io_led_OBUF[8]_inst_i_30[0]
    SLICE_X60Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    49.842 r  inputstorer/io_led_OBUF[9]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    49.842    inputstorer/io_led_OBUF[9]_inst_i_24_n_0
    SLICE_X60Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.959 r  inputstorer/io_led_OBUF[9]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    49.959    inputstorer/io_led_OBUF[9]_inst_i_19_n_0
    SLICE_X60Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.076 r  inputstorer/io_led_OBUF[9]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    50.076    inputstorer/io_led_OBUF[9]_inst_i_14_n_0
    SLICE_X60Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.193 r  inputstorer/io_led_OBUF[9]_inst_i_11/CO[3]
                         net (fo=1, routed)           0.000    50.193    inputstorer/io_led_OBUF[9]_inst_i_11_n_0
    SLICE_X60Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.350 r  inputstorer/io_led_OBUF[9]_inst_i_8/CO[1]
                         net (fo=20, routed)          1.360    51.710    alu16/adder/s0[1]
    SLICE_X58Y45         LUT5 (Prop_lut5_I0_O)        0.332    52.042 r  alu16/adder/io_led_OBUF[9]_inst_i_3/O
                         net (fo=2, routed)           1.049    53.091    inputstorer/io_led[9]
    SLICE_X57Y46         LUT5 (Prop_lut5_I3_O)        0.124    53.215 r  inputstorer/io_led_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.711    55.927    io_led_OBUF[9]
    E1                   OBUF (Prop_obuf_I_O)         3.549    59.476 r  io_led_OBUF[9]_inst/O
                         net (fo=0)                   0.000    59.476    io_led[9]
    E1                                                                r  io_led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeB_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        51.533ns  (logic 22.584ns (43.824%)  route 28.949ns (56.176%))
  Logic Levels:           84  (CARRY4=67 LUT1=1 LUT3=13 LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.638     5.222    inputstorer/CLK
    SLICE_X59Y48         FDRE                                         r  inputstorer/M_storeB_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y48         FDRE (Prop_fdre_C_Q)         0.456     5.678 f  inputstorer/M_storeB_q_reg[3]/Q
                         net (fo=70, routed)          3.445     9.124    inputstorer/Q[3]
    SLICE_X53Y51         LUT1 (Prop_lut1_I0_O)        0.124     9.248 r  inputstorer/io_led_OBUF[0]_inst_i_35/O
                         net (fo=1, routed)           0.000     9.248    inputstorer/io_led_OBUF[0]_inst_i_35_n_0
    SLICE_X53Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.649 r  inputstorer/io_led_OBUF[0]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000     9.649    inputstorer/io_led_OBUF[0]_inst_i_22_n_0
    SLICE_X53Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.763 r  inputstorer/io_led_OBUF[0]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000     9.763    inputstorer/io_led_OBUF[0]_inst_i_13_n_0
    SLICE_X53Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.877 r  inputstorer/io_led_OBUF[0]_inst_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.877    inputstorer/io_led_OBUF[0]_inst_i_4_n_0
    SLICE_X53Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.991 r  inputstorer/io_led_OBUF[0]_inst_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.991    inputstorer/io_led_OBUF[0]_inst_i_3_n_0
    SLICE_X53Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.262 r  inputstorer/io_led_OBUF[0]_inst_i_2/CO[0]
                         net (fo=20, routed)          1.557    11.819    alu16/adder/s0[15]
    SLICE_X54Y51         LUT3 (Prop_lut3_I0_O)        0.373    12.192 r  alu16/adder/io_led_OBUF[22]_inst_i_31/O
                         net (fo=1, routed)           0.000    12.192    inputstorer/io_led_OBUF[21]_inst_i_29[0]
    SLICE_X54Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.725 r  inputstorer/io_led_OBUF[22]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    12.725    inputstorer/io_led_OBUF[22]_inst_i_24_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.842 r  inputstorer/io_led_OBUF[22]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    12.842    inputstorer/io_led_OBUF[22]_inst_i_19_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.959 r  inputstorer/io_led_OBUF[22]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.959    inputstorer/io_led_OBUF[22]_inst_i_14_n_0
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.076 r  inputstorer/io_led_OBUF[22]_inst_i_11/CO[3]
                         net (fo=1, routed)           0.000    13.076    inputstorer/io_led_OBUF[22]_inst_i_11_n_0
    SLICE_X54Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.233 r  inputstorer/io_led_OBUF[22]_inst_i_8/CO[1]
                         net (fo=20, routed)          1.200    14.433    alu16/adder/s0[14]
    SLICE_X55Y52         LUT3 (Prop_lut3_I0_O)        0.332    14.765 r  alu16/adder/io_led_OBUF[21]_inst_i_26/O
                         net (fo=1, routed)           0.000    14.765    inputstorer/io_led_OBUF[20]_inst_i_26[1]
    SLICE_X55Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.315 r  inputstorer/io_led_OBUF[21]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    15.315    inputstorer/io_led_OBUF[21]_inst_i_18_n_0
    SLICE_X55Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.429 r  inputstorer/io_led_OBUF[21]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.429    inputstorer/io_led_OBUF[21]_inst_i_13_n_0
    SLICE_X55Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.543 r  inputstorer/io_led_OBUF[21]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.543    inputstorer/io_led_OBUF[21]_inst_i_10_n_0
    SLICE_X55Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.700 r  inputstorer/io_led_OBUF[21]_inst_i_7/CO[1]
                         net (fo=20, routed)          1.801    17.501    alu16/adder/s0[13]
    SLICE_X58Y50         LUT3 (Prop_lut3_I0_O)        0.329    17.830 r  alu16/adder/io_led_OBUF[20]_inst_i_30/O
                         net (fo=1, routed)           0.000    17.830    inputstorer/io_led_OBUF[19]_inst_i_32[0]
    SLICE_X58Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.380 r  inputstorer/io_led_OBUF[20]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    18.380    inputstorer/io_led_OBUF[20]_inst_i_23_n_0
    SLICE_X58Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.494 r  inputstorer/io_led_OBUF[20]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    18.494    inputstorer/io_led_OBUF[20]_inst_i_18_n_0
    SLICE_X58Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.608 r  inputstorer/io_led_OBUF[20]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000    18.608    inputstorer/io_led_OBUF[20]_inst_i_13_n_0
    SLICE_X58Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.722 r  inputstorer/io_led_OBUF[20]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000    18.722    inputstorer/io_led_OBUF[20]_inst_i_10_n_0
    SLICE_X58Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.879 r  inputstorer/io_led_OBUF[20]_inst_i_7/CO[1]
                         net (fo=21, routed)          1.231    20.109    alu16/adder/s0[12]
    SLICE_X59Y50         LUT3 (Prop_lut3_I0_O)        0.329    20.438 r  alu16/adder/io_led_OBUF[19]_inst_i_31/O
                         net (fo=1, routed)           0.000    20.438    inputstorer/io_led_OBUF[18]_inst_i_28[2]
    SLICE_X59Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.839 r  inputstorer/io_led_OBUF[19]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    20.839    inputstorer/io_led_OBUF[19]_inst_i_26_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.953 r  inputstorer/io_led_OBUF[19]_inst_i_21/CO[3]
                         net (fo=1, routed)           0.000    20.953    inputstorer/io_led_OBUF[19]_inst_i_21_n_0
    SLICE_X59Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.067 r  inputstorer/io_led_OBUF[19]_inst_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.067    inputstorer/io_led_OBUF[19]_inst_i_16_n_0
    SLICE_X59Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.181 r  inputstorer/io_led_OBUF[19]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000    21.181    inputstorer/io_led_OBUF[19]_inst_i_13_n_0
    SLICE_X59Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.338 r  inputstorer/io_led_OBUF[19]_inst_i_7/CO[1]
                         net (fo=20, routed)          1.395    22.733    alu16/adder/s0[11]
    SLICE_X62Y51         LUT3 (Prop_lut3_I0_O)        0.329    23.062 r  alu16/adder/io_led_OBUF[18]_inst_i_29/O
                         net (fo=1, routed)           0.000    23.062    inputstorer/io_led_OBUF[17]_inst_i_29[0]
    SLICE_X62Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.612 r  inputstorer/io_led_OBUF[18]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    23.612    inputstorer/io_led_OBUF[18]_inst_i_22_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.726 r  inputstorer/io_led_OBUF[18]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    23.726    inputstorer/io_led_OBUF[18]_inst_i_17_n_0
    SLICE_X62Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.840 r  inputstorer/io_led_OBUF[18]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000    23.840    inputstorer/io_led_OBUF[18]_inst_i_12_n_0
    SLICE_X62Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.954 r  inputstorer/io_led_OBUF[18]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    23.954    inputstorer/io_led_OBUF[18]_inst_i_9_n_0
    SLICE_X62Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.111 r  inputstorer/io_led_OBUF[18]_inst_i_7/CO[1]
                         net (fo=20, routed)          1.289    25.401    alu16/adder/s0[10]
    SLICE_X65Y50         LUT3 (Prop_lut3_I0_O)        0.329    25.730 r  alu16/adder/io_led_OBUF[17]_inst_i_30/O
                         net (fo=1, routed)           0.000    25.730    inputstorer/io_led_OBUF[16]_inst_i_28[0]
    SLICE_X65Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.280 r  inputstorer/io_led_OBUF[17]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    26.280    inputstorer/io_led_OBUF[17]_inst_i_23_n_0
    SLICE_X65Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.394 r  inputstorer/io_led_OBUF[17]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    26.394    inputstorer/io_led_OBUF[17]_inst_i_18_n_0
    SLICE_X65Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.508 r  inputstorer/io_led_OBUF[17]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000    26.508    inputstorer/io_led_OBUF[17]_inst_i_13_n_0
    SLICE_X65Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.622 r  inputstorer/io_led_OBUF[17]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000    26.622    inputstorer/io_led_OBUF[17]_inst_i_10_n_0
    SLICE_X65Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.779 r  inputstorer/io_led_OBUF[17]_inst_i_7/CO[1]
                         net (fo=20, routed)          1.687    28.466    alu16/adder/s0[9]
    SLICE_X60Y50         LUT3 (Prop_lut3_I0_O)        0.329    28.795 r  alu16/adder/io_led_OBUF[16]_inst_i_29/O
                         net (fo=1, routed)           0.000    28.795    inputstorer/io_led_OBUF[15]_inst_i_34[0]
    SLICE_X60Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.328 r  inputstorer/io_led_OBUF[16]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    29.328    inputstorer/io_led_OBUF[16]_inst_i_22_n_0
    SLICE_X60Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.445 r  inputstorer/io_led_OBUF[16]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    29.445    inputstorer/io_led_OBUF[16]_inst_i_17_n_0
    SLICE_X60Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.562 r  inputstorer/io_led_OBUF[16]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000    29.562    inputstorer/io_led_OBUF[16]_inst_i_12_n_0
    SLICE_X60Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.679 r  inputstorer/io_led_OBUF[16]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    29.679    inputstorer/io_led_OBUF[16]_inst_i_9_n_0
    SLICE_X60Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.836 r  inputstorer/io_led_OBUF[16]_inst_i_7/CO[1]
                         net (fo=20, routed)          1.728    31.564    alu16/adder/s0[8]
    SLICE_X56Y48         LUT3 (Prop_lut3_I0_O)        0.332    31.896 r  alu16/adder/io_led_OBUF[15]_inst_i_33/O
                         net (fo=1, routed)           0.000    31.896    inputstorer/io_led_OBUF[14]_inst_i_30[2]
    SLICE_X56Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    32.272 r  inputstorer/io_led_OBUF[15]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000    32.272    inputstorer/io_led_OBUF[15]_inst_i_28_n_0
    SLICE_X56Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.389 r  inputstorer/io_led_OBUF[15]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.001    32.389    inputstorer/io_led_OBUF[15]_inst_i_23_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.506 r  inputstorer/io_led_OBUF[15]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    32.506    inputstorer/io_led_OBUF[15]_inst_i_18_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.623 r  inputstorer/io_led_OBUF[15]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000    32.623    inputstorer/io_led_OBUF[15]_inst_i_15_n_0
    SLICE_X56Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.780 r  inputstorer/io_led_OBUF[15]_inst_i_11/CO[1]
                         net (fo=20, routed)          2.158    34.938    alu16/adder/s0[7]
    SLICE_X64Y47         LUT3 (Prop_lut3_I0_O)        0.332    35.270 r  alu16/adder/io_led_OBUF[14]_inst_i_31/O
                         net (fo=1, routed)           0.000    35.270    inputstorer/io_led_OBUF[13]_inst_i_31[0]
    SLICE_X64Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.803 r  inputstorer/io_led_OBUF[14]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    35.803    inputstorer/io_led_OBUF[14]_inst_i_24_n_0
    SLICE_X64Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.920 r  inputstorer/io_led_OBUF[14]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    35.920    inputstorer/io_led_OBUF[14]_inst_i_19_n_0
    SLICE_X64Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.037 r  inputstorer/io_led_OBUF[14]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.001    36.038    inputstorer/io_led_OBUF[14]_inst_i_14_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.155 r  inputstorer/io_led_OBUF[14]_inst_i_11/CO[3]
                         net (fo=1, routed)           0.000    36.155    inputstorer/io_led_OBUF[14]_inst_i_11_n_0
    SLICE_X64Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.312 r  inputstorer/io_led_OBUF[14]_inst_i_9/CO[1]
                         net (fo=20, routed)          1.784    38.095    alu16/adder/s0[6]
    SLICE_X57Y48         LUT3 (Prop_lut3_I0_O)        0.332    38.427 r  alu16/adder/io_led_OBUF[13]_inst_i_26/O
                         net (fo=1, routed)           0.000    38.427    inputstorer/io_led_OBUF[12]_inst_i_28[3]
    SLICE_X57Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    38.828 r  inputstorer/io_led_OBUF[13]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000    38.828    inputstorer/io_led_OBUF[13]_inst_i_20_n_0
    SLICE_X57Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.942 r  inputstorer/io_led_OBUF[13]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.001    38.943    inputstorer/io_led_OBUF[13]_inst_i_15_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.057 r  inputstorer/io_led_OBUF[13]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.057    inputstorer/io_led_OBUF[13]_inst_i_12_n_0
    SLICE_X57Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.214 r  inputstorer/io_led_OBUF[13]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.502    40.716    alu16/adder/s0[5]
    SLICE_X55Y47         LUT3 (Prop_lut3_I0_O)        0.329    41.045 r  alu16/adder/io_led_OBUF[12]_inst_i_28/O
                         net (fo=1, routed)           0.000    41.045    inputstorer/io_led_OBUF[11]_inst_i_27[1]
    SLICE_X55Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.595 r  inputstorer/io_led_OBUF[12]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000    41.595    inputstorer/io_led_OBUF[12]_inst_i_20_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.709 r  inputstorer/io_led_OBUF[12]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000    41.709    inputstorer/io_led_OBUF[12]_inst_i_15_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.823 r  inputstorer/io_led_OBUF[12]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.001    41.824    inputstorer/io_led_OBUF[12]_inst_i_12_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.981 r  inputstorer/io_led_OBUF[12]_inst_i_8/CO[1]
                         net (fo=20, routed)          1.389    43.370    alu16/adder/s0[4]
    SLICE_X54Y45         LUT3 (Prop_lut3_I0_O)        0.329    43.699 r  alu16/adder/io_led_OBUF[11]_inst_i_31/O
                         net (fo=1, routed)           0.000    43.699    inputstorer/io_led_OBUF[10]_inst_i_29[0]
    SLICE_X54Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.232 r  inputstorer/io_led_OBUF[11]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    44.232    inputstorer/io_led_OBUF[11]_inst_i_24_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.349 r  inputstorer/io_led_OBUF[11]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.349    inputstorer/io_led_OBUF[11]_inst_i_19_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.466 r  inputstorer/io_led_OBUF[11]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    44.466    inputstorer/io_led_OBUF[11]_inst_i_14_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.583 r  inputstorer/io_led_OBUF[11]_inst_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.583    inputstorer/io_led_OBUF[11]_inst_i_11_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.740 r  inputstorer/io_led_OBUF[11]_inst_i_8/CO[1]
                         net (fo=20, routed)          1.762    46.503    alu16/adder/s0[3]
    SLICE_X59Y45         LUT3 (Prop_lut3_I0_O)        0.332    46.835 r  alu16/adder/io_led_OBUF[10]_inst_i_28/O
                         net (fo=1, routed)           0.000    46.835    inputstorer/io_led_OBUF[9]_inst_i_30[2]
    SLICE_X59Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    47.236 r  inputstorer/io_led_OBUF[10]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    47.236    inputstorer/io_led_OBUF[10]_inst_i_23_n_0
    SLICE_X59Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.350 r  inputstorer/io_led_OBUF[10]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    47.350    inputstorer/io_led_OBUF[10]_inst_i_18_n_0
    SLICE_X59Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.464 r  inputstorer/io_led_OBUF[10]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000    47.464    inputstorer/io_led_OBUF[10]_inst_i_13_n_0
    SLICE_X59Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.578 r  inputstorer/io_led_OBUF[10]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000    47.578    inputstorer/io_led_OBUF[10]_inst_i_10_n_0
    SLICE_X59Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.735 r  inputstorer/io_led_OBUF[10]_inst_i_7/CO[1]
                         net (fo=20, routed)          1.007    48.742    alu16/adder/s0[2]
    SLICE_X62Y46         LUT5 (Prop_lut5_I0_O)        0.329    49.071 r  alu16/adder/io_led_OBUF[10]_inst_i_4/O
                         net (fo=2, routed)           0.683    49.753    inputstorer/io_led[10]
    SLICE_X57Y45         LUT5 (Prop_lut5_I4_O)        0.124    49.877 r  inputstorer/io_led_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.328    53.205    io_led_OBUF[10]
    B2                   OBUF (Prop_obuf_I_O)         3.550    56.755 r  io_led_OBUF[10]_inst/O
                         net (fo=0)                   0.000    56.755    io_led[10]
    B2                                                                r  io_led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeB_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        48.556ns  (logic 21.364ns (43.998%)  route 27.193ns (56.002%))
  Logic Levels:           78  (CARRY4=62 LUT1=1 LUT3=12 LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.638     5.222    inputstorer/CLK
    SLICE_X59Y48         FDRE                                         r  inputstorer/M_storeB_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y48         FDRE (Prop_fdre_C_Q)         0.456     5.678 f  inputstorer/M_storeB_q_reg[3]/Q
                         net (fo=70, routed)          3.445     9.124    inputstorer/Q[3]
    SLICE_X53Y51         LUT1 (Prop_lut1_I0_O)        0.124     9.248 r  inputstorer/io_led_OBUF[0]_inst_i_35/O
                         net (fo=1, routed)           0.000     9.248    inputstorer/io_led_OBUF[0]_inst_i_35_n_0
    SLICE_X53Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.649 r  inputstorer/io_led_OBUF[0]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000     9.649    inputstorer/io_led_OBUF[0]_inst_i_22_n_0
    SLICE_X53Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.763 r  inputstorer/io_led_OBUF[0]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000     9.763    inputstorer/io_led_OBUF[0]_inst_i_13_n_0
    SLICE_X53Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.877 r  inputstorer/io_led_OBUF[0]_inst_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.877    inputstorer/io_led_OBUF[0]_inst_i_4_n_0
    SLICE_X53Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.991 r  inputstorer/io_led_OBUF[0]_inst_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.991    inputstorer/io_led_OBUF[0]_inst_i_3_n_0
    SLICE_X53Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.262 r  inputstorer/io_led_OBUF[0]_inst_i_2/CO[0]
                         net (fo=20, routed)          1.557    11.819    alu16/adder/s0[15]
    SLICE_X54Y51         LUT3 (Prop_lut3_I0_O)        0.373    12.192 r  alu16/adder/io_led_OBUF[22]_inst_i_31/O
                         net (fo=1, routed)           0.000    12.192    inputstorer/io_led_OBUF[21]_inst_i_29[0]
    SLICE_X54Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.725 r  inputstorer/io_led_OBUF[22]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    12.725    inputstorer/io_led_OBUF[22]_inst_i_24_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.842 r  inputstorer/io_led_OBUF[22]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    12.842    inputstorer/io_led_OBUF[22]_inst_i_19_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.959 r  inputstorer/io_led_OBUF[22]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.959    inputstorer/io_led_OBUF[22]_inst_i_14_n_0
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.076 r  inputstorer/io_led_OBUF[22]_inst_i_11/CO[3]
                         net (fo=1, routed)           0.000    13.076    inputstorer/io_led_OBUF[22]_inst_i_11_n_0
    SLICE_X54Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.233 r  inputstorer/io_led_OBUF[22]_inst_i_8/CO[1]
                         net (fo=20, routed)          1.200    14.433    alu16/adder/s0[14]
    SLICE_X55Y52         LUT3 (Prop_lut3_I0_O)        0.332    14.765 r  alu16/adder/io_led_OBUF[21]_inst_i_26/O
                         net (fo=1, routed)           0.000    14.765    inputstorer/io_led_OBUF[20]_inst_i_26[1]
    SLICE_X55Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.315 r  inputstorer/io_led_OBUF[21]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    15.315    inputstorer/io_led_OBUF[21]_inst_i_18_n_0
    SLICE_X55Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.429 r  inputstorer/io_led_OBUF[21]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.429    inputstorer/io_led_OBUF[21]_inst_i_13_n_0
    SLICE_X55Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.543 r  inputstorer/io_led_OBUF[21]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.543    inputstorer/io_led_OBUF[21]_inst_i_10_n_0
    SLICE_X55Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.700 r  inputstorer/io_led_OBUF[21]_inst_i_7/CO[1]
                         net (fo=20, routed)          1.801    17.501    alu16/adder/s0[13]
    SLICE_X58Y50         LUT3 (Prop_lut3_I0_O)        0.329    17.830 r  alu16/adder/io_led_OBUF[20]_inst_i_30/O
                         net (fo=1, routed)           0.000    17.830    inputstorer/io_led_OBUF[19]_inst_i_32[0]
    SLICE_X58Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.380 r  inputstorer/io_led_OBUF[20]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    18.380    inputstorer/io_led_OBUF[20]_inst_i_23_n_0
    SLICE_X58Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.494 r  inputstorer/io_led_OBUF[20]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    18.494    inputstorer/io_led_OBUF[20]_inst_i_18_n_0
    SLICE_X58Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.608 r  inputstorer/io_led_OBUF[20]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000    18.608    inputstorer/io_led_OBUF[20]_inst_i_13_n_0
    SLICE_X58Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.722 r  inputstorer/io_led_OBUF[20]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000    18.722    inputstorer/io_led_OBUF[20]_inst_i_10_n_0
    SLICE_X58Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.879 r  inputstorer/io_led_OBUF[20]_inst_i_7/CO[1]
                         net (fo=21, routed)          1.231    20.109    alu16/adder/s0[12]
    SLICE_X59Y50         LUT3 (Prop_lut3_I0_O)        0.329    20.438 r  alu16/adder/io_led_OBUF[19]_inst_i_31/O
                         net (fo=1, routed)           0.000    20.438    inputstorer/io_led_OBUF[18]_inst_i_28[2]
    SLICE_X59Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.839 r  inputstorer/io_led_OBUF[19]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    20.839    inputstorer/io_led_OBUF[19]_inst_i_26_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.953 r  inputstorer/io_led_OBUF[19]_inst_i_21/CO[3]
                         net (fo=1, routed)           0.000    20.953    inputstorer/io_led_OBUF[19]_inst_i_21_n_0
    SLICE_X59Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.067 r  inputstorer/io_led_OBUF[19]_inst_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.067    inputstorer/io_led_OBUF[19]_inst_i_16_n_0
    SLICE_X59Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.181 r  inputstorer/io_led_OBUF[19]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000    21.181    inputstorer/io_led_OBUF[19]_inst_i_13_n_0
    SLICE_X59Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.338 r  inputstorer/io_led_OBUF[19]_inst_i_7/CO[1]
                         net (fo=20, routed)          1.395    22.733    alu16/adder/s0[11]
    SLICE_X62Y51         LUT3 (Prop_lut3_I0_O)        0.329    23.062 r  alu16/adder/io_led_OBUF[18]_inst_i_29/O
                         net (fo=1, routed)           0.000    23.062    inputstorer/io_led_OBUF[17]_inst_i_29[0]
    SLICE_X62Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.612 r  inputstorer/io_led_OBUF[18]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    23.612    inputstorer/io_led_OBUF[18]_inst_i_22_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.726 r  inputstorer/io_led_OBUF[18]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    23.726    inputstorer/io_led_OBUF[18]_inst_i_17_n_0
    SLICE_X62Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.840 r  inputstorer/io_led_OBUF[18]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000    23.840    inputstorer/io_led_OBUF[18]_inst_i_12_n_0
    SLICE_X62Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.954 r  inputstorer/io_led_OBUF[18]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    23.954    inputstorer/io_led_OBUF[18]_inst_i_9_n_0
    SLICE_X62Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.111 r  inputstorer/io_led_OBUF[18]_inst_i_7/CO[1]
                         net (fo=20, routed)          1.289    25.401    alu16/adder/s0[10]
    SLICE_X65Y50         LUT3 (Prop_lut3_I0_O)        0.329    25.730 r  alu16/adder/io_led_OBUF[17]_inst_i_30/O
                         net (fo=1, routed)           0.000    25.730    inputstorer/io_led_OBUF[16]_inst_i_28[0]
    SLICE_X65Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.280 r  inputstorer/io_led_OBUF[17]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    26.280    inputstorer/io_led_OBUF[17]_inst_i_23_n_0
    SLICE_X65Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.394 r  inputstorer/io_led_OBUF[17]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    26.394    inputstorer/io_led_OBUF[17]_inst_i_18_n_0
    SLICE_X65Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.508 r  inputstorer/io_led_OBUF[17]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000    26.508    inputstorer/io_led_OBUF[17]_inst_i_13_n_0
    SLICE_X65Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.622 r  inputstorer/io_led_OBUF[17]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000    26.622    inputstorer/io_led_OBUF[17]_inst_i_10_n_0
    SLICE_X65Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.779 r  inputstorer/io_led_OBUF[17]_inst_i_7/CO[1]
                         net (fo=20, routed)          1.687    28.466    alu16/adder/s0[9]
    SLICE_X60Y50         LUT3 (Prop_lut3_I0_O)        0.329    28.795 r  alu16/adder/io_led_OBUF[16]_inst_i_29/O
                         net (fo=1, routed)           0.000    28.795    inputstorer/io_led_OBUF[15]_inst_i_34[0]
    SLICE_X60Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.328 r  inputstorer/io_led_OBUF[16]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    29.328    inputstorer/io_led_OBUF[16]_inst_i_22_n_0
    SLICE_X60Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.445 r  inputstorer/io_led_OBUF[16]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    29.445    inputstorer/io_led_OBUF[16]_inst_i_17_n_0
    SLICE_X60Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.562 r  inputstorer/io_led_OBUF[16]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000    29.562    inputstorer/io_led_OBUF[16]_inst_i_12_n_0
    SLICE_X60Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.679 r  inputstorer/io_led_OBUF[16]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    29.679    inputstorer/io_led_OBUF[16]_inst_i_9_n_0
    SLICE_X60Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.836 r  inputstorer/io_led_OBUF[16]_inst_i_7/CO[1]
                         net (fo=20, routed)          1.728    31.564    alu16/adder/s0[8]
    SLICE_X56Y48         LUT3 (Prop_lut3_I0_O)        0.332    31.896 r  alu16/adder/io_led_OBUF[15]_inst_i_33/O
                         net (fo=1, routed)           0.000    31.896    inputstorer/io_led_OBUF[14]_inst_i_30[2]
    SLICE_X56Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    32.272 r  inputstorer/io_led_OBUF[15]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000    32.272    inputstorer/io_led_OBUF[15]_inst_i_28_n_0
    SLICE_X56Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.389 r  inputstorer/io_led_OBUF[15]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.001    32.389    inputstorer/io_led_OBUF[15]_inst_i_23_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.506 r  inputstorer/io_led_OBUF[15]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    32.506    inputstorer/io_led_OBUF[15]_inst_i_18_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.623 r  inputstorer/io_led_OBUF[15]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000    32.623    inputstorer/io_led_OBUF[15]_inst_i_15_n_0
    SLICE_X56Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.780 r  inputstorer/io_led_OBUF[15]_inst_i_11/CO[1]
                         net (fo=20, routed)          2.158    34.938    alu16/adder/s0[7]
    SLICE_X64Y47         LUT3 (Prop_lut3_I0_O)        0.332    35.270 r  alu16/adder/io_led_OBUF[14]_inst_i_31/O
                         net (fo=1, routed)           0.000    35.270    inputstorer/io_led_OBUF[13]_inst_i_31[0]
    SLICE_X64Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.803 r  inputstorer/io_led_OBUF[14]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    35.803    inputstorer/io_led_OBUF[14]_inst_i_24_n_0
    SLICE_X64Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.920 r  inputstorer/io_led_OBUF[14]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    35.920    inputstorer/io_led_OBUF[14]_inst_i_19_n_0
    SLICE_X64Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.037 r  inputstorer/io_led_OBUF[14]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.001    36.038    inputstorer/io_led_OBUF[14]_inst_i_14_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.155 r  inputstorer/io_led_OBUF[14]_inst_i_11/CO[3]
                         net (fo=1, routed)           0.000    36.155    inputstorer/io_led_OBUF[14]_inst_i_11_n_0
    SLICE_X64Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.312 r  inputstorer/io_led_OBUF[14]_inst_i_9/CO[1]
                         net (fo=20, routed)          1.784    38.095    alu16/adder/s0[6]
    SLICE_X57Y48         LUT3 (Prop_lut3_I0_O)        0.332    38.427 r  alu16/adder/io_led_OBUF[13]_inst_i_26/O
                         net (fo=1, routed)           0.000    38.427    inputstorer/io_led_OBUF[12]_inst_i_28[3]
    SLICE_X57Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    38.828 r  inputstorer/io_led_OBUF[13]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000    38.828    inputstorer/io_led_OBUF[13]_inst_i_20_n_0
    SLICE_X57Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.942 r  inputstorer/io_led_OBUF[13]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.001    38.943    inputstorer/io_led_OBUF[13]_inst_i_15_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.057 r  inputstorer/io_led_OBUF[13]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.057    inputstorer/io_led_OBUF[13]_inst_i_12_n_0
    SLICE_X57Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.214 r  inputstorer/io_led_OBUF[13]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.502    40.716    alu16/adder/s0[5]
    SLICE_X55Y47         LUT3 (Prop_lut3_I0_O)        0.329    41.045 r  alu16/adder/io_led_OBUF[12]_inst_i_28/O
                         net (fo=1, routed)           0.000    41.045    inputstorer/io_led_OBUF[11]_inst_i_27[1]
    SLICE_X55Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.595 r  inputstorer/io_led_OBUF[12]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000    41.595    inputstorer/io_led_OBUF[12]_inst_i_20_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.709 r  inputstorer/io_led_OBUF[12]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000    41.709    inputstorer/io_led_OBUF[12]_inst_i_15_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.823 r  inputstorer/io_led_OBUF[12]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.001    41.824    inputstorer/io_led_OBUF[12]_inst_i_12_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.981 r  inputstorer/io_led_OBUF[12]_inst_i_8/CO[1]
                         net (fo=20, routed)          1.389    43.370    alu16/adder/s0[4]
    SLICE_X54Y45         LUT3 (Prop_lut3_I0_O)        0.329    43.699 r  alu16/adder/io_led_OBUF[11]_inst_i_31/O
                         net (fo=1, routed)           0.000    43.699    inputstorer/io_led_OBUF[10]_inst_i_29[0]
    SLICE_X54Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.232 r  inputstorer/io_led_OBUF[11]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    44.232    inputstorer/io_led_OBUF[11]_inst_i_24_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.349 r  inputstorer/io_led_OBUF[11]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.349    inputstorer/io_led_OBUF[11]_inst_i_19_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.466 r  inputstorer/io_led_OBUF[11]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    44.466    inputstorer/io_led_OBUF[11]_inst_i_14_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.583 r  inputstorer/io_led_OBUF[11]_inst_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.583    inputstorer/io_led_OBUF[11]_inst_i_11_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.740 r  inputstorer/io_led_OBUF[11]_inst_i_8/CO[1]
                         net (fo=20, routed)          1.669    46.409    alu16/adder/s0[3]
    SLICE_X56Y46         LUT5 (Prop_lut5_I0_O)        0.332    46.741 r  alu16/adder/io_led_OBUF[11]_inst_i_3/O
                         net (fo=2, routed)           0.173    46.914    inputstorer/io_led[11]
    SLICE_X56Y46         LUT5 (Prop_lut5_I3_O)        0.124    47.038 r  inputstorer/io_led_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           3.182    50.220    io_led_OBUF[11]
    A2                   OBUF (Prop_obuf_I_O)         3.559    53.779 r  io_led_OBUF[11]_inst/O
                         net (fo=0)                   0.000    53.779    io_led[11]
    A2                                                                r  io_led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeB_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        45.321ns  (logic 19.976ns (44.077%)  route 25.345ns (55.923%))
  Logic Levels:           72  (CARRY4=57 LUT1=1 LUT3=11 LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.638     5.222    inputstorer/CLK
    SLICE_X59Y48         FDRE                                         r  inputstorer/M_storeB_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y48         FDRE (Prop_fdre_C_Q)         0.456     5.678 f  inputstorer/M_storeB_q_reg[3]/Q
                         net (fo=70, routed)          3.445     9.124    inputstorer/Q[3]
    SLICE_X53Y51         LUT1 (Prop_lut1_I0_O)        0.124     9.248 r  inputstorer/io_led_OBUF[0]_inst_i_35/O
                         net (fo=1, routed)           0.000     9.248    inputstorer/io_led_OBUF[0]_inst_i_35_n_0
    SLICE_X53Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.649 r  inputstorer/io_led_OBUF[0]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000     9.649    inputstorer/io_led_OBUF[0]_inst_i_22_n_0
    SLICE_X53Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.763 r  inputstorer/io_led_OBUF[0]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000     9.763    inputstorer/io_led_OBUF[0]_inst_i_13_n_0
    SLICE_X53Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.877 r  inputstorer/io_led_OBUF[0]_inst_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.877    inputstorer/io_led_OBUF[0]_inst_i_4_n_0
    SLICE_X53Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.991 r  inputstorer/io_led_OBUF[0]_inst_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.991    inputstorer/io_led_OBUF[0]_inst_i_3_n_0
    SLICE_X53Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.262 r  inputstorer/io_led_OBUF[0]_inst_i_2/CO[0]
                         net (fo=20, routed)          1.557    11.819    alu16/adder/s0[15]
    SLICE_X54Y51         LUT3 (Prop_lut3_I0_O)        0.373    12.192 r  alu16/adder/io_led_OBUF[22]_inst_i_31/O
                         net (fo=1, routed)           0.000    12.192    inputstorer/io_led_OBUF[21]_inst_i_29[0]
    SLICE_X54Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.725 r  inputstorer/io_led_OBUF[22]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    12.725    inputstorer/io_led_OBUF[22]_inst_i_24_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.842 r  inputstorer/io_led_OBUF[22]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    12.842    inputstorer/io_led_OBUF[22]_inst_i_19_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.959 r  inputstorer/io_led_OBUF[22]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.959    inputstorer/io_led_OBUF[22]_inst_i_14_n_0
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.076 r  inputstorer/io_led_OBUF[22]_inst_i_11/CO[3]
                         net (fo=1, routed)           0.000    13.076    inputstorer/io_led_OBUF[22]_inst_i_11_n_0
    SLICE_X54Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.233 r  inputstorer/io_led_OBUF[22]_inst_i_8/CO[1]
                         net (fo=20, routed)          1.200    14.433    alu16/adder/s0[14]
    SLICE_X55Y52         LUT3 (Prop_lut3_I0_O)        0.332    14.765 r  alu16/adder/io_led_OBUF[21]_inst_i_26/O
                         net (fo=1, routed)           0.000    14.765    inputstorer/io_led_OBUF[20]_inst_i_26[1]
    SLICE_X55Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.315 r  inputstorer/io_led_OBUF[21]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    15.315    inputstorer/io_led_OBUF[21]_inst_i_18_n_0
    SLICE_X55Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.429 r  inputstorer/io_led_OBUF[21]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.429    inputstorer/io_led_OBUF[21]_inst_i_13_n_0
    SLICE_X55Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.543 r  inputstorer/io_led_OBUF[21]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.543    inputstorer/io_led_OBUF[21]_inst_i_10_n_0
    SLICE_X55Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.700 r  inputstorer/io_led_OBUF[21]_inst_i_7/CO[1]
                         net (fo=20, routed)          1.801    17.501    alu16/adder/s0[13]
    SLICE_X58Y50         LUT3 (Prop_lut3_I0_O)        0.329    17.830 r  alu16/adder/io_led_OBUF[20]_inst_i_30/O
                         net (fo=1, routed)           0.000    17.830    inputstorer/io_led_OBUF[19]_inst_i_32[0]
    SLICE_X58Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.380 r  inputstorer/io_led_OBUF[20]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    18.380    inputstorer/io_led_OBUF[20]_inst_i_23_n_0
    SLICE_X58Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.494 r  inputstorer/io_led_OBUF[20]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    18.494    inputstorer/io_led_OBUF[20]_inst_i_18_n_0
    SLICE_X58Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.608 r  inputstorer/io_led_OBUF[20]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000    18.608    inputstorer/io_led_OBUF[20]_inst_i_13_n_0
    SLICE_X58Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.722 r  inputstorer/io_led_OBUF[20]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000    18.722    inputstorer/io_led_OBUF[20]_inst_i_10_n_0
    SLICE_X58Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.879 r  inputstorer/io_led_OBUF[20]_inst_i_7/CO[1]
                         net (fo=21, routed)          1.231    20.109    alu16/adder/s0[12]
    SLICE_X59Y50         LUT3 (Prop_lut3_I0_O)        0.329    20.438 r  alu16/adder/io_led_OBUF[19]_inst_i_31/O
                         net (fo=1, routed)           0.000    20.438    inputstorer/io_led_OBUF[18]_inst_i_28[2]
    SLICE_X59Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.839 r  inputstorer/io_led_OBUF[19]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    20.839    inputstorer/io_led_OBUF[19]_inst_i_26_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.953 r  inputstorer/io_led_OBUF[19]_inst_i_21/CO[3]
                         net (fo=1, routed)           0.000    20.953    inputstorer/io_led_OBUF[19]_inst_i_21_n_0
    SLICE_X59Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.067 r  inputstorer/io_led_OBUF[19]_inst_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.067    inputstorer/io_led_OBUF[19]_inst_i_16_n_0
    SLICE_X59Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.181 r  inputstorer/io_led_OBUF[19]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000    21.181    inputstorer/io_led_OBUF[19]_inst_i_13_n_0
    SLICE_X59Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.338 r  inputstorer/io_led_OBUF[19]_inst_i_7/CO[1]
                         net (fo=20, routed)          1.395    22.733    alu16/adder/s0[11]
    SLICE_X62Y51         LUT3 (Prop_lut3_I0_O)        0.329    23.062 r  alu16/adder/io_led_OBUF[18]_inst_i_29/O
                         net (fo=1, routed)           0.000    23.062    inputstorer/io_led_OBUF[17]_inst_i_29[0]
    SLICE_X62Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.612 r  inputstorer/io_led_OBUF[18]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    23.612    inputstorer/io_led_OBUF[18]_inst_i_22_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.726 r  inputstorer/io_led_OBUF[18]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    23.726    inputstorer/io_led_OBUF[18]_inst_i_17_n_0
    SLICE_X62Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.840 r  inputstorer/io_led_OBUF[18]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000    23.840    inputstorer/io_led_OBUF[18]_inst_i_12_n_0
    SLICE_X62Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.954 r  inputstorer/io_led_OBUF[18]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    23.954    inputstorer/io_led_OBUF[18]_inst_i_9_n_0
    SLICE_X62Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.111 r  inputstorer/io_led_OBUF[18]_inst_i_7/CO[1]
                         net (fo=20, routed)          1.289    25.401    alu16/adder/s0[10]
    SLICE_X65Y50         LUT3 (Prop_lut3_I0_O)        0.329    25.730 r  alu16/adder/io_led_OBUF[17]_inst_i_30/O
                         net (fo=1, routed)           0.000    25.730    inputstorer/io_led_OBUF[16]_inst_i_28[0]
    SLICE_X65Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.280 r  inputstorer/io_led_OBUF[17]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    26.280    inputstorer/io_led_OBUF[17]_inst_i_23_n_0
    SLICE_X65Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.394 r  inputstorer/io_led_OBUF[17]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    26.394    inputstorer/io_led_OBUF[17]_inst_i_18_n_0
    SLICE_X65Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.508 r  inputstorer/io_led_OBUF[17]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000    26.508    inputstorer/io_led_OBUF[17]_inst_i_13_n_0
    SLICE_X65Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.622 r  inputstorer/io_led_OBUF[17]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000    26.622    inputstorer/io_led_OBUF[17]_inst_i_10_n_0
    SLICE_X65Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.779 r  inputstorer/io_led_OBUF[17]_inst_i_7/CO[1]
                         net (fo=20, routed)          1.687    28.466    alu16/adder/s0[9]
    SLICE_X60Y50         LUT3 (Prop_lut3_I0_O)        0.329    28.795 r  alu16/adder/io_led_OBUF[16]_inst_i_29/O
                         net (fo=1, routed)           0.000    28.795    inputstorer/io_led_OBUF[15]_inst_i_34[0]
    SLICE_X60Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.328 r  inputstorer/io_led_OBUF[16]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    29.328    inputstorer/io_led_OBUF[16]_inst_i_22_n_0
    SLICE_X60Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.445 r  inputstorer/io_led_OBUF[16]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    29.445    inputstorer/io_led_OBUF[16]_inst_i_17_n_0
    SLICE_X60Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.562 r  inputstorer/io_led_OBUF[16]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000    29.562    inputstorer/io_led_OBUF[16]_inst_i_12_n_0
    SLICE_X60Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.679 r  inputstorer/io_led_OBUF[16]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    29.679    inputstorer/io_led_OBUF[16]_inst_i_9_n_0
    SLICE_X60Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.836 r  inputstorer/io_led_OBUF[16]_inst_i_7/CO[1]
                         net (fo=20, routed)          1.728    31.564    alu16/adder/s0[8]
    SLICE_X56Y48         LUT3 (Prop_lut3_I0_O)        0.332    31.896 r  alu16/adder/io_led_OBUF[15]_inst_i_33/O
                         net (fo=1, routed)           0.000    31.896    inputstorer/io_led_OBUF[14]_inst_i_30[2]
    SLICE_X56Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    32.272 r  inputstorer/io_led_OBUF[15]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000    32.272    inputstorer/io_led_OBUF[15]_inst_i_28_n_0
    SLICE_X56Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.389 r  inputstorer/io_led_OBUF[15]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.001    32.389    inputstorer/io_led_OBUF[15]_inst_i_23_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.506 r  inputstorer/io_led_OBUF[15]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    32.506    inputstorer/io_led_OBUF[15]_inst_i_18_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.623 r  inputstorer/io_led_OBUF[15]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000    32.623    inputstorer/io_led_OBUF[15]_inst_i_15_n_0
    SLICE_X56Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.780 r  inputstorer/io_led_OBUF[15]_inst_i_11/CO[1]
                         net (fo=20, routed)          2.158    34.938    alu16/adder/s0[7]
    SLICE_X64Y47         LUT3 (Prop_lut3_I0_O)        0.332    35.270 r  alu16/adder/io_led_OBUF[14]_inst_i_31/O
                         net (fo=1, routed)           0.000    35.270    inputstorer/io_led_OBUF[13]_inst_i_31[0]
    SLICE_X64Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.803 r  inputstorer/io_led_OBUF[14]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    35.803    inputstorer/io_led_OBUF[14]_inst_i_24_n_0
    SLICE_X64Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.920 r  inputstorer/io_led_OBUF[14]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    35.920    inputstorer/io_led_OBUF[14]_inst_i_19_n_0
    SLICE_X64Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.037 r  inputstorer/io_led_OBUF[14]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.001    36.038    inputstorer/io_led_OBUF[14]_inst_i_14_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.155 r  inputstorer/io_led_OBUF[14]_inst_i_11/CO[3]
                         net (fo=1, routed)           0.000    36.155    inputstorer/io_led_OBUF[14]_inst_i_11_n_0
    SLICE_X64Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.312 r  inputstorer/io_led_OBUF[14]_inst_i_9/CO[1]
                         net (fo=20, routed)          1.784    38.095    alu16/adder/s0[6]
    SLICE_X57Y48         LUT3 (Prop_lut3_I0_O)        0.332    38.427 r  alu16/adder/io_led_OBUF[13]_inst_i_26/O
                         net (fo=1, routed)           0.000    38.427    inputstorer/io_led_OBUF[12]_inst_i_28[3]
    SLICE_X57Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    38.828 r  inputstorer/io_led_OBUF[13]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000    38.828    inputstorer/io_led_OBUF[13]_inst_i_20_n_0
    SLICE_X57Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.942 r  inputstorer/io_led_OBUF[13]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.001    38.943    inputstorer/io_led_OBUF[13]_inst_i_15_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.057 r  inputstorer/io_led_OBUF[13]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.057    inputstorer/io_led_OBUF[13]_inst_i_12_n_0
    SLICE_X57Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.214 r  inputstorer/io_led_OBUF[13]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.502    40.716    alu16/adder/s0[5]
    SLICE_X55Y47         LUT3 (Prop_lut3_I0_O)        0.329    41.045 r  alu16/adder/io_led_OBUF[12]_inst_i_28/O
                         net (fo=1, routed)           0.000    41.045    inputstorer/io_led_OBUF[11]_inst_i_27[1]
    SLICE_X55Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.595 r  inputstorer/io_led_OBUF[12]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000    41.595    inputstorer/io_led_OBUF[12]_inst_i_20_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.709 r  inputstorer/io_led_OBUF[12]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000    41.709    inputstorer/io_led_OBUF[12]_inst_i_15_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.823 r  inputstorer/io_led_OBUF[12]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.001    41.824    inputstorer/io_led_OBUF[12]_inst_i_12_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.981 r  inputstorer/io_led_OBUF[12]_inst_i_8/CO[1]
                         net (fo=20, routed)          0.672    42.653    alu16/adder/s0[4]
    SLICE_X53Y47         LUT5 (Prop_lut5_I0_O)        0.329    42.982 r  alu16/adder/io_led_OBUF[12]_inst_i_3/O
                         net (fo=2, routed)           0.892    43.874    inputstorer/io_led[12]
    SLICE_X57Y46         LUT5 (Prop_lut5_I3_O)        0.124    43.998 r  inputstorer/io_led_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           3.001    46.999    io_led_OBUF[12]
    E2                   OBUF (Prop_obuf_I_O)         3.544    50.543 r  io_led_OBUF[12]_inst/O
                         net (fo=0)                   0.000    50.543    io_led[12]
    E2                                                                r  io_led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeB_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        43.307ns  (logic 18.721ns (43.229%)  route 24.586ns (56.771%))
  Logic Levels:           67  (CARRY4=53 LUT1=1 LUT3=10 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.638     5.222    inputstorer/CLK
    SLICE_X59Y48         FDRE                                         r  inputstorer/M_storeB_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y48         FDRE (Prop_fdre_C_Q)         0.456     5.678 f  inputstorer/M_storeB_q_reg[3]/Q
                         net (fo=70, routed)          3.445     9.124    inputstorer/Q[3]
    SLICE_X53Y51         LUT1 (Prop_lut1_I0_O)        0.124     9.248 r  inputstorer/io_led_OBUF[0]_inst_i_35/O
                         net (fo=1, routed)           0.000     9.248    inputstorer/io_led_OBUF[0]_inst_i_35_n_0
    SLICE_X53Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.649 r  inputstorer/io_led_OBUF[0]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000     9.649    inputstorer/io_led_OBUF[0]_inst_i_22_n_0
    SLICE_X53Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.763 r  inputstorer/io_led_OBUF[0]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000     9.763    inputstorer/io_led_OBUF[0]_inst_i_13_n_0
    SLICE_X53Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.877 r  inputstorer/io_led_OBUF[0]_inst_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.877    inputstorer/io_led_OBUF[0]_inst_i_4_n_0
    SLICE_X53Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.991 r  inputstorer/io_led_OBUF[0]_inst_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.991    inputstorer/io_led_OBUF[0]_inst_i_3_n_0
    SLICE_X53Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.262 r  inputstorer/io_led_OBUF[0]_inst_i_2/CO[0]
                         net (fo=20, routed)          1.557    11.819    alu16/adder/s0[15]
    SLICE_X54Y51         LUT3 (Prop_lut3_I0_O)        0.373    12.192 r  alu16/adder/io_led_OBUF[22]_inst_i_31/O
                         net (fo=1, routed)           0.000    12.192    inputstorer/io_led_OBUF[21]_inst_i_29[0]
    SLICE_X54Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.725 r  inputstorer/io_led_OBUF[22]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    12.725    inputstorer/io_led_OBUF[22]_inst_i_24_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.842 r  inputstorer/io_led_OBUF[22]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    12.842    inputstorer/io_led_OBUF[22]_inst_i_19_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.959 r  inputstorer/io_led_OBUF[22]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.959    inputstorer/io_led_OBUF[22]_inst_i_14_n_0
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.076 r  inputstorer/io_led_OBUF[22]_inst_i_11/CO[3]
                         net (fo=1, routed)           0.000    13.076    inputstorer/io_led_OBUF[22]_inst_i_11_n_0
    SLICE_X54Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.233 r  inputstorer/io_led_OBUF[22]_inst_i_8/CO[1]
                         net (fo=20, routed)          1.200    14.433    alu16/adder/s0[14]
    SLICE_X55Y52         LUT3 (Prop_lut3_I0_O)        0.332    14.765 r  alu16/adder/io_led_OBUF[21]_inst_i_26/O
                         net (fo=1, routed)           0.000    14.765    inputstorer/io_led_OBUF[20]_inst_i_26[1]
    SLICE_X55Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.315 r  inputstorer/io_led_OBUF[21]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    15.315    inputstorer/io_led_OBUF[21]_inst_i_18_n_0
    SLICE_X55Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.429 r  inputstorer/io_led_OBUF[21]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.429    inputstorer/io_led_OBUF[21]_inst_i_13_n_0
    SLICE_X55Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.543 r  inputstorer/io_led_OBUF[21]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.543    inputstorer/io_led_OBUF[21]_inst_i_10_n_0
    SLICE_X55Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.700 r  inputstorer/io_led_OBUF[21]_inst_i_7/CO[1]
                         net (fo=20, routed)          1.801    17.501    alu16/adder/s0[13]
    SLICE_X58Y50         LUT3 (Prop_lut3_I0_O)        0.329    17.830 r  alu16/adder/io_led_OBUF[20]_inst_i_30/O
                         net (fo=1, routed)           0.000    17.830    inputstorer/io_led_OBUF[19]_inst_i_32[0]
    SLICE_X58Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.380 r  inputstorer/io_led_OBUF[20]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    18.380    inputstorer/io_led_OBUF[20]_inst_i_23_n_0
    SLICE_X58Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.494 r  inputstorer/io_led_OBUF[20]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    18.494    inputstorer/io_led_OBUF[20]_inst_i_18_n_0
    SLICE_X58Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.608 r  inputstorer/io_led_OBUF[20]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000    18.608    inputstorer/io_led_OBUF[20]_inst_i_13_n_0
    SLICE_X58Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.722 r  inputstorer/io_led_OBUF[20]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000    18.722    inputstorer/io_led_OBUF[20]_inst_i_10_n_0
    SLICE_X58Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.879 r  inputstorer/io_led_OBUF[20]_inst_i_7/CO[1]
                         net (fo=21, routed)          1.231    20.109    alu16/adder/s0[12]
    SLICE_X59Y50         LUT3 (Prop_lut3_I0_O)        0.329    20.438 r  alu16/adder/io_led_OBUF[19]_inst_i_31/O
                         net (fo=1, routed)           0.000    20.438    inputstorer/io_led_OBUF[18]_inst_i_28[2]
    SLICE_X59Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.839 r  inputstorer/io_led_OBUF[19]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    20.839    inputstorer/io_led_OBUF[19]_inst_i_26_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.953 r  inputstorer/io_led_OBUF[19]_inst_i_21/CO[3]
                         net (fo=1, routed)           0.000    20.953    inputstorer/io_led_OBUF[19]_inst_i_21_n_0
    SLICE_X59Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.067 r  inputstorer/io_led_OBUF[19]_inst_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.067    inputstorer/io_led_OBUF[19]_inst_i_16_n_0
    SLICE_X59Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.181 r  inputstorer/io_led_OBUF[19]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000    21.181    inputstorer/io_led_OBUF[19]_inst_i_13_n_0
    SLICE_X59Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.338 r  inputstorer/io_led_OBUF[19]_inst_i_7/CO[1]
                         net (fo=20, routed)          1.395    22.733    alu16/adder/s0[11]
    SLICE_X62Y51         LUT3 (Prop_lut3_I0_O)        0.329    23.062 r  alu16/adder/io_led_OBUF[18]_inst_i_29/O
                         net (fo=1, routed)           0.000    23.062    inputstorer/io_led_OBUF[17]_inst_i_29[0]
    SLICE_X62Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.612 r  inputstorer/io_led_OBUF[18]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    23.612    inputstorer/io_led_OBUF[18]_inst_i_22_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.726 r  inputstorer/io_led_OBUF[18]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    23.726    inputstorer/io_led_OBUF[18]_inst_i_17_n_0
    SLICE_X62Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.840 r  inputstorer/io_led_OBUF[18]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000    23.840    inputstorer/io_led_OBUF[18]_inst_i_12_n_0
    SLICE_X62Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.954 r  inputstorer/io_led_OBUF[18]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    23.954    inputstorer/io_led_OBUF[18]_inst_i_9_n_0
    SLICE_X62Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.111 r  inputstorer/io_led_OBUF[18]_inst_i_7/CO[1]
                         net (fo=20, routed)          1.289    25.401    alu16/adder/s0[10]
    SLICE_X65Y50         LUT3 (Prop_lut3_I0_O)        0.329    25.730 r  alu16/adder/io_led_OBUF[17]_inst_i_30/O
                         net (fo=1, routed)           0.000    25.730    inputstorer/io_led_OBUF[16]_inst_i_28[0]
    SLICE_X65Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.280 r  inputstorer/io_led_OBUF[17]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    26.280    inputstorer/io_led_OBUF[17]_inst_i_23_n_0
    SLICE_X65Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.394 r  inputstorer/io_led_OBUF[17]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    26.394    inputstorer/io_led_OBUF[17]_inst_i_18_n_0
    SLICE_X65Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.508 r  inputstorer/io_led_OBUF[17]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000    26.508    inputstorer/io_led_OBUF[17]_inst_i_13_n_0
    SLICE_X65Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.622 r  inputstorer/io_led_OBUF[17]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000    26.622    inputstorer/io_led_OBUF[17]_inst_i_10_n_0
    SLICE_X65Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.779 r  inputstorer/io_led_OBUF[17]_inst_i_7/CO[1]
                         net (fo=20, routed)          1.687    28.466    alu16/adder/s0[9]
    SLICE_X60Y50         LUT3 (Prop_lut3_I0_O)        0.329    28.795 r  alu16/adder/io_led_OBUF[16]_inst_i_29/O
                         net (fo=1, routed)           0.000    28.795    inputstorer/io_led_OBUF[15]_inst_i_34[0]
    SLICE_X60Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.328 r  inputstorer/io_led_OBUF[16]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    29.328    inputstorer/io_led_OBUF[16]_inst_i_22_n_0
    SLICE_X60Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.445 r  inputstorer/io_led_OBUF[16]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    29.445    inputstorer/io_led_OBUF[16]_inst_i_17_n_0
    SLICE_X60Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.562 r  inputstorer/io_led_OBUF[16]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000    29.562    inputstorer/io_led_OBUF[16]_inst_i_12_n_0
    SLICE_X60Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.679 r  inputstorer/io_led_OBUF[16]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    29.679    inputstorer/io_led_OBUF[16]_inst_i_9_n_0
    SLICE_X60Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.836 r  inputstorer/io_led_OBUF[16]_inst_i_7/CO[1]
                         net (fo=20, routed)          1.728    31.564    alu16/adder/s0[8]
    SLICE_X56Y48         LUT3 (Prop_lut3_I0_O)        0.332    31.896 r  alu16/adder/io_led_OBUF[15]_inst_i_33/O
                         net (fo=1, routed)           0.000    31.896    inputstorer/io_led_OBUF[14]_inst_i_30[2]
    SLICE_X56Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    32.272 r  inputstorer/io_led_OBUF[15]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000    32.272    inputstorer/io_led_OBUF[15]_inst_i_28_n_0
    SLICE_X56Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.389 r  inputstorer/io_led_OBUF[15]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.001    32.389    inputstorer/io_led_OBUF[15]_inst_i_23_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.506 r  inputstorer/io_led_OBUF[15]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    32.506    inputstorer/io_led_OBUF[15]_inst_i_18_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.623 r  inputstorer/io_led_OBUF[15]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000    32.623    inputstorer/io_led_OBUF[15]_inst_i_15_n_0
    SLICE_X56Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.780 r  inputstorer/io_led_OBUF[15]_inst_i_11/CO[1]
                         net (fo=20, routed)          2.158    34.938    alu16/adder/s0[7]
    SLICE_X64Y47         LUT3 (Prop_lut3_I0_O)        0.332    35.270 r  alu16/adder/io_led_OBUF[14]_inst_i_31/O
                         net (fo=1, routed)           0.000    35.270    inputstorer/io_led_OBUF[13]_inst_i_31[0]
    SLICE_X64Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.803 r  inputstorer/io_led_OBUF[14]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    35.803    inputstorer/io_led_OBUF[14]_inst_i_24_n_0
    SLICE_X64Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.920 r  inputstorer/io_led_OBUF[14]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    35.920    inputstorer/io_led_OBUF[14]_inst_i_19_n_0
    SLICE_X64Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.037 r  inputstorer/io_led_OBUF[14]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.001    36.038    inputstorer/io_led_OBUF[14]_inst_i_14_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.155 r  inputstorer/io_led_OBUF[14]_inst_i_11/CO[3]
                         net (fo=1, routed)           0.000    36.155    inputstorer/io_led_OBUF[14]_inst_i_11_n_0
    SLICE_X64Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.312 r  inputstorer/io_led_OBUF[14]_inst_i_9/CO[1]
                         net (fo=20, routed)          1.784    38.095    alu16/adder/s0[6]
    SLICE_X57Y48         LUT3 (Prop_lut3_I0_O)        0.332    38.427 r  alu16/adder/io_led_OBUF[13]_inst_i_26/O
                         net (fo=1, routed)           0.000    38.427    inputstorer/io_led_OBUF[12]_inst_i_28[3]
    SLICE_X57Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    38.828 r  inputstorer/io_led_OBUF[13]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000    38.828    inputstorer/io_led_OBUF[13]_inst_i_20_n_0
    SLICE_X57Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.942 r  inputstorer/io_led_OBUF[13]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.001    38.943    inputstorer/io_led_OBUF[13]_inst_i_15_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.057 r  inputstorer/io_led_OBUF[13]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000    39.057    inputstorer/io_led_OBUF[13]_inst_i_12_n_0
    SLICE_X57Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.214 r  inputstorer/io_led_OBUF[13]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.456    40.671    alu16/adder/s0[5]
    SLICE_X56Y47         LUT5 (Prop_lut5_I0_O)        0.329    41.000 r  alu16/adder/io_led_OBUF[13]_inst_i_5/O
                         net (fo=2, routed)           0.974    41.974    inputstorer/io_led[13]
    SLICE_X56Y45         LUT6 (Prop_lut6_I5_O)        0.124    42.098 r  inputstorer/io_led_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           2.878    44.976    io_led_OBUF[13]
    D1                   OBUF (Prop_obuf_I_O)         3.553    48.529 r  io_led_OBUF[13]_inst/O
                         net (fo=0)                   0.000    48.529    io_led[13]
    D1                                                                r  io_led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeB_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        40.422ns  (logic 17.556ns (43.432%)  route 22.866ns (56.568%))
  Logic Levels:           62  (CARRY4=49 LUT1=1 LUT3=9 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.638     5.222    inputstorer/CLK
    SLICE_X59Y48         FDRE                                         r  inputstorer/M_storeB_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y48         FDRE (Prop_fdre_C_Q)         0.456     5.678 f  inputstorer/M_storeB_q_reg[3]/Q
                         net (fo=70, routed)          3.445     9.124    inputstorer/Q[3]
    SLICE_X53Y51         LUT1 (Prop_lut1_I0_O)        0.124     9.248 r  inputstorer/io_led_OBUF[0]_inst_i_35/O
                         net (fo=1, routed)           0.000     9.248    inputstorer/io_led_OBUF[0]_inst_i_35_n_0
    SLICE_X53Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.649 r  inputstorer/io_led_OBUF[0]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000     9.649    inputstorer/io_led_OBUF[0]_inst_i_22_n_0
    SLICE_X53Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.763 r  inputstorer/io_led_OBUF[0]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000     9.763    inputstorer/io_led_OBUF[0]_inst_i_13_n_0
    SLICE_X53Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.877 r  inputstorer/io_led_OBUF[0]_inst_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.877    inputstorer/io_led_OBUF[0]_inst_i_4_n_0
    SLICE_X53Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.991 r  inputstorer/io_led_OBUF[0]_inst_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.991    inputstorer/io_led_OBUF[0]_inst_i_3_n_0
    SLICE_X53Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.262 r  inputstorer/io_led_OBUF[0]_inst_i_2/CO[0]
                         net (fo=20, routed)          1.557    11.819    alu16/adder/s0[15]
    SLICE_X54Y51         LUT3 (Prop_lut3_I0_O)        0.373    12.192 r  alu16/adder/io_led_OBUF[22]_inst_i_31/O
                         net (fo=1, routed)           0.000    12.192    inputstorer/io_led_OBUF[21]_inst_i_29[0]
    SLICE_X54Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.725 r  inputstorer/io_led_OBUF[22]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    12.725    inputstorer/io_led_OBUF[22]_inst_i_24_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.842 r  inputstorer/io_led_OBUF[22]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    12.842    inputstorer/io_led_OBUF[22]_inst_i_19_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.959 r  inputstorer/io_led_OBUF[22]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.959    inputstorer/io_led_OBUF[22]_inst_i_14_n_0
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.076 r  inputstorer/io_led_OBUF[22]_inst_i_11/CO[3]
                         net (fo=1, routed)           0.000    13.076    inputstorer/io_led_OBUF[22]_inst_i_11_n_0
    SLICE_X54Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.233 r  inputstorer/io_led_OBUF[22]_inst_i_8/CO[1]
                         net (fo=20, routed)          1.200    14.433    alu16/adder/s0[14]
    SLICE_X55Y52         LUT3 (Prop_lut3_I0_O)        0.332    14.765 r  alu16/adder/io_led_OBUF[21]_inst_i_26/O
                         net (fo=1, routed)           0.000    14.765    inputstorer/io_led_OBUF[20]_inst_i_26[1]
    SLICE_X55Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.315 r  inputstorer/io_led_OBUF[21]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    15.315    inputstorer/io_led_OBUF[21]_inst_i_18_n_0
    SLICE_X55Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.429 r  inputstorer/io_led_OBUF[21]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.429    inputstorer/io_led_OBUF[21]_inst_i_13_n_0
    SLICE_X55Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.543 r  inputstorer/io_led_OBUF[21]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.543    inputstorer/io_led_OBUF[21]_inst_i_10_n_0
    SLICE_X55Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.700 r  inputstorer/io_led_OBUF[21]_inst_i_7/CO[1]
                         net (fo=20, routed)          1.801    17.501    alu16/adder/s0[13]
    SLICE_X58Y50         LUT3 (Prop_lut3_I0_O)        0.329    17.830 r  alu16/adder/io_led_OBUF[20]_inst_i_30/O
                         net (fo=1, routed)           0.000    17.830    inputstorer/io_led_OBUF[19]_inst_i_32[0]
    SLICE_X58Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.380 r  inputstorer/io_led_OBUF[20]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    18.380    inputstorer/io_led_OBUF[20]_inst_i_23_n_0
    SLICE_X58Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.494 r  inputstorer/io_led_OBUF[20]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    18.494    inputstorer/io_led_OBUF[20]_inst_i_18_n_0
    SLICE_X58Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.608 r  inputstorer/io_led_OBUF[20]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000    18.608    inputstorer/io_led_OBUF[20]_inst_i_13_n_0
    SLICE_X58Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.722 r  inputstorer/io_led_OBUF[20]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000    18.722    inputstorer/io_led_OBUF[20]_inst_i_10_n_0
    SLICE_X58Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.879 r  inputstorer/io_led_OBUF[20]_inst_i_7/CO[1]
                         net (fo=21, routed)          1.231    20.109    alu16/adder/s0[12]
    SLICE_X59Y50         LUT3 (Prop_lut3_I0_O)        0.329    20.438 r  alu16/adder/io_led_OBUF[19]_inst_i_31/O
                         net (fo=1, routed)           0.000    20.438    inputstorer/io_led_OBUF[18]_inst_i_28[2]
    SLICE_X59Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.839 r  inputstorer/io_led_OBUF[19]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    20.839    inputstorer/io_led_OBUF[19]_inst_i_26_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.953 r  inputstorer/io_led_OBUF[19]_inst_i_21/CO[3]
                         net (fo=1, routed)           0.000    20.953    inputstorer/io_led_OBUF[19]_inst_i_21_n_0
    SLICE_X59Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.067 r  inputstorer/io_led_OBUF[19]_inst_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.067    inputstorer/io_led_OBUF[19]_inst_i_16_n_0
    SLICE_X59Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.181 r  inputstorer/io_led_OBUF[19]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000    21.181    inputstorer/io_led_OBUF[19]_inst_i_13_n_0
    SLICE_X59Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.338 r  inputstorer/io_led_OBUF[19]_inst_i_7/CO[1]
                         net (fo=20, routed)          1.395    22.733    alu16/adder/s0[11]
    SLICE_X62Y51         LUT3 (Prop_lut3_I0_O)        0.329    23.062 r  alu16/adder/io_led_OBUF[18]_inst_i_29/O
                         net (fo=1, routed)           0.000    23.062    inputstorer/io_led_OBUF[17]_inst_i_29[0]
    SLICE_X62Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.612 r  inputstorer/io_led_OBUF[18]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    23.612    inputstorer/io_led_OBUF[18]_inst_i_22_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.726 r  inputstorer/io_led_OBUF[18]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    23.726    inputstorer/io_led_OBUF[18]_inst_i_17_n_0
    SLICE_X62Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.840 r  inputstorer/io_led_OBUF[18]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000    23.840    inputstorer/io_led_OBUF[18]_inst_i_12_n_0
    SLICE_X62Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.954 r  inputstorer/io_led_OBUF[18]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    23.954    inputstorer/io_led_OBUF[18]_inst_i_9_n_0
    SLICE_X62Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.111 r  inputstorer/io_led_OBUF[18]_inst_i_7/CO[1]
                         net (fo=20, routed)          1.289    25.401    alu16/adder/s0[10]
    SLICE_X65Y50         LUT3 (Prop_lut3_I0_O)        0.329    25.730 r  alu16/adder/io_led_OBUF[17]_inst_i_30/O
                         net (fo=1, routed)           0.000    25.730    inputstorer/io_led_OBUF[16]_inst_i_28[0]
    SLICE_X65Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.280 r  inputstorer/io_led_OBUF[17]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    26.280    inputstorer/io_led_OBUF[17]_inst_i_23_n_0
    SLICE_X65Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.394 r  inputstorer/io_led_OBUF[17]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    26.394    inputstorer/io_led_OBUF[17]_inst_i_18_n_0
    SLICE_X65Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.508 r  inputstorer/io_led_OBUF[17]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000    26.508    inputstorer/io_led_OBUF[17]_inst_i_13_n_0
    SLICE_X65Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.622 r  inputstorer/io_led_OBUF[17]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000    26.622    inputstorer/io_led_OBUF[17]_inst_i_10_n_0
    SLICE_X65Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.779 r  inputstorer/io_led_OBUF[17]_inst_i_7/CO[1]
                         net (fo=20, routed)          1.687    28.466    alu16/adder/s0[9]
    SLICE_X60Y50         LUT3 (Prop_lut3_I0_O)        0.329    28.795 r  alu16/adder/io_led_OBUF[16]_inst_i_29/O
                         net (fo=1, routed)           0.000    28.795    inputstorer/io_led_OBUF[15]_inst_i_34[0]
    SLICE_X60Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.328 r  inputstorer/io_led_OBUF[16]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    29.328    inputstorer/io_led_OBUF[16]_inst_i_22_n_0
    SLICE_X60Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.445 r  inputstorer/io_led_OBUF[16]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    29.445    inputstorer/io_led_OBUF[16]_inst_i_17_n_0
    SLICE_X60Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.562 r  inputstorer/io_led_OBUF[16]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000    29.562    inputstorer/io_led_OBUF[16]_inst_i_12_n_0
    SLICE_X60Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.679 r  inputstorer/io_led_OBUF[16]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    29.679    inputstorer/io_led_OBUF[16]_inst_i_9_n_0
    SLICE_X60Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.836 r  inputstorer/io_led_OBUF[16]_inst_i_7/CO[1]
                         net (fo=20, routed)          1.728    31.564    alu16/adder/s0[8]
    SLICE_X56Y48         LUT3 (Prop_lut3_I0_O)        0.332    31.896 r  alu16/adder/io_led_OBUF[15]_inst_i_33/O
                         net (fo=1, routed)           0.000    31.896    inputstorer/io_led_OBUF[14]_inst_i_30[2]
    SLICE_X56Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    32.272 r  inputstorer/io_led_OBUF[15]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000    32.272    inputstorer/io_led_OBUF[15]_inst_i_28_n_0
    SLICE_X56Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.389 r  inputstorer/io_led_OBUF[15]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.001    32.389    inputstorer/io_led_OBUF[15]_inst_i_23_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.506 r  inputstorer/io_led_OBUF[15]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    32.506    inputstorer/io_led_OBUF[15]_inst_i_18_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.623 r  inputstorer/io_led_OBUF[15]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000    32.623    inputstorer/io_led_OBUF[15]_inst_i_15_n_0
    SLICE_X56Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.780 r  inputstorer/io_led_OBUF[15]_inst_i_11/CO[1]
                         net (fo=20, routed)          2.158    34.938    alu16/adder/s0[7]
    SLICE_X64Y47         LUT3 (Prop_lut3_I0_O)        0.332    35.270 r  alu16/adder/io_led_OBUF[14]_inst_i_31/O
                         net (fo=1, routed)           0.000    35.270    inputstorer/io_led_OBUF[13]_inst_i_31[0]
    SLICE_X64Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    35.803 r  inputstorer/io_led_OBUF[14]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    35.803    inputstorer/io_led_OBUF[14]_inst_i_24_n_0
    SLICE_X64Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.920 r  inputstorer/io_led_OBUF[14]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    35.920    inputstorer/io_led_OBUF[14]_inst_i_19_n_0
    SLICE_X64Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.037 r  inputstorer/io_led_OBUF[14]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.001    36.038    inputstorer/io_led_OBUF[14]_inst_i_14_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.155 r  inputstorer/io_led_OBUF[14]_inst_i_11/CO[3]
                         net (fo=1, routed)           0.000    36.155    inputstorer/io_led_OBUF[14]_inst_i_11_n_0
    SLICE_X64Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.312 r  inputstorer/io_led_OBUF[14]_inst_i_9/CO[1]
                         net (fo=20, routed)          1.230    37.542    alu16/adder/s0[6]
    SLICE_X56Y47         LUT5 (Prop_lut5_I0_O)        0.332    37.874 r  alu16/adder/io_led_OBUF[14]_inst_i_5/O
                         net (fo=2, routed)           1.172    39.046    inputstorer/io_led[14]
    SLICE_X62Y47         LUT6 (Prop_lut6_I5_O)        0.124    39.170 r  inputstorer/io_led_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           2.971    42.141    io_led_OBUF[14]
    E6                   OBUF (Prop_obuf_I_O)         3.503    45.644 r  io_led_OBUF[14]_inst/O
                         net (fo=0)                   0.000    45.644    io_led[14]
    E6                                                                r  io_led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeB_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.192ns  (logic 16.181ns (45.978%)  route 19.011ns (54.022%))
  Logic Levels:           56  (CARRY4=44 LUT1=1 LUT3=8 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.638     5.222    inputstorer/CLK
    SLICE_X59Y48         FDRE                                         r  inputstorer/M_storeB_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y48         FDRE (Prop_fdre_C_Q)         0.456     5.678 f  inputstorer/M_storeB_q_reg[3]/Q
                         net (fo=70, routed)          3.445     9.124    inputstorer/Q[3]
    SLICE_X53Y51         LUT1 (Prop_lut1_I0_O)        0.124     9.248 r  inputstorer/io_led_OBUF[0]_inst_i_35/O
                         net (fo=1, routed)           0.000     9.248    inputstorer/io_led_OBUF[0]_inst_i_35_n_0
    SLICE_X53Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.649 r  inputstorer/io_led_OBUF[0]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000     9.649    inputstorer/io_led_OBUF[0]_inst_i_22_n_0
    SLICE_X53Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.763 r  inputstorer/io_led_OBUF[0]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000     9.763    inputstorer/io_led_OBUF[0]_inst_i_13_n_0
    SLICE_X53Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.877 r  inputstorer/io_led_OBUF[0]_inst_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.877    inputstorer/io_led_OBUF[0]_inst_i_4_n_0
    SLICE_X53Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.991 r  inputstorer/io_led_OBUF[0]_inst_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.991    inputstorer/io_led_OBUF[0]_inst_i_3_n_0
    SLICE_X53Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.262 r  inputstorer/io_led_OBUF[0]_inst_i_2/CO[0]
                         net (fo=20, routed)          1.557    11.819    alu16/adder/s0[15]
    SLICE_X54Y51         LUT3 (Prop_lut3_I0_O)        0.373    12.192 r  alu16/adder/io_led_OBUF[22]_inst_i_31/O
                         net (fo=1, routed)           0.000    12.192    inputstorer/io_led_OBUF[21]_inst_i_29[0]
    SLICE_X54Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.725 r  inputstorer/io_led_OBUF[22]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    12.725    inputstorer/io_led_OBUF[22]_inst_i_24_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.842 r  inputstorer/io_led_OBUF[22]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    12.842    inputstorer/io_led_OBUF[22]_inst_i_19_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.959 r  inputstorer/io_led_OBUF[22]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.959    inputstorer/io_led_OBUF[22]_inst_i_14_n_0
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.076 r  inputstorer/io_led_OBUF[22]_inst_i_11/CO[3]
                         net (fo=1, routed)           0.000    13.076    inputstorer/io_led_OBUF[22]_inst_i_11_n_0
    SLICE_X54Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.233 r  inputstorer/io_led_OBUF[22]_inst_i_8/CO[1]
                         net (fo=20, routed)          1.200    14.433    alu16/adder/s0[14]
    SLICE_X55Y52         LUT3 (Prop_lut3_I0_O)        0.332    14.765 r  alu16/adder/io_led_OBUF[21]_inst_i_26/O
                         net (fo=1, routed)           0.000    14.765    inputstorer/io_led_OBUF[20]_inst_i_26[1]
    SLICE_X55Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.315 r  inputstorer/io_led_OBUF[21]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    15.315    inputstorer/io_led_OBUF[21]_inst_i_18_n_0
    SLICE_X55Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.429 r  inputstorer/io_led_OBUF[21]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.429    inputstorer/io_led_OBUF[21]_inst_i_13_n_0
    SLICE_X55Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.543 r  inputstorer/io_led_OBUF[21]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.543    inputstorer/io_led_OBUF[21]_inst_i_10_n_0
    SLICE_X55Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.700 r  inputstorer/io_led_OBUF[21]_inst_i_7/CO[1]
                         net (fo=20, routed)          1.801    17.501    alu16/adder/s0[13]
    SLICE_X58Y50         LUT3 (Prop_lut3_I0_O)        0.329    17.830 r  alu16/adder/io_led_OBUF[20]_inst_i_30/O
                         net (fo=1, routed)           0.000    17.830    inputstorer/io_led_OBUF[19]_inst_i_32[0]
    SLICE_X58Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.380 r  inputstorer/io_led_OBUF[20]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    18.380    inputstorer/io_led_OBUF[20]_inst_i_23_n_0
    SLICE_X58Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.494 r  inputstorer/io_led_OBUF[20]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    18.494    inputstorer/io_led_OBUF[20]_inst_i_18_n_0
    SLICE_X58Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.608 r  inputstorer/io_led_OBUF[20]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000    18.608    inputstorer/io_led_OBUF[20]_inst_i_13_n_0
    SLICE_X58Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.722 r  inputstorer/io_led_OBUF[20]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000    18.722    inputstorer/io_led_OBUF[20]_inst_i_10_n_0
    SLICE_X58Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.879 r  inputstorer/io_led_OBUF[20]_inst_i_7/CO[1]
                         net (fo=21, routed)          1.231    20.109    alu16/adder/s0[12]
    SLICE_X59Y50         LUT3 (Prop_lut3_I0_O)        0.329    20.438 r  alu16/adder/io_led_OBUF[19]_inst_i_31/O
                         net (fo=1, routed)           0.000    20.438    inputstorer/io_led_OBUF[18]_inst_i_28[2]
    SLICE_X59Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.839 r  inputstorer/io_led_OBUF[19]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    20.839    inputstorer/io_led_OBUF[19]_inst_i_26_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.953 r  inputstorer/io_led_OBUF[19]_inst_i_21/CO[3]
                         net (fo=1, routed)           0.000    20.953    inputstorer/io_led_OBUF[19]_inst_i_21_n_0
    SLICE_X59Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.067 r  inputstorer/io_led_OBUF[19]_inst_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.067    inputstorer/io_led_OBUF[19]_inst_i_16_n_0
    SLICE_X59Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.181 r  inputstorer/io_led_OBUF[19]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000    21.181    inputstorer/io_led_OBUF[19]_inst_i_13_n_0
    SLICE_X59Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.338 r  inputstorer/io_led_OBUF[19]_inst_i_7/CO[1]
                         net (fo=20, routed)          1.395    22.733    alu16/adder/s0[11]
    SLICE_X62Y51         LUT3 (Prop_lut3_I0_O)        0.329    23.062 r  alu16/adder/io_led_OBUF[18]_inst_i_29/O
                         net (fo=1, routed)           0.000    23.062    inputstorer/io_led_OBUF[17]_inst_i_29[0]
    SLICE_X62Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.612 r  inputstorer/io_led_OBUF[18]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    23.612    inputstorer/io_led_OBUF[18]_inst_i_22_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.726 r  inputstorer/io_led_OBUF[18]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    23.726    inputstorer/io_led_OBUF[18]_inst_i_17_n_0
    SLICE_X62Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.840 r  inputstorer/io_led_OBUF[18]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000    23.840    inputstorer/io_led_OBUF[18]_inst_i_12_n_0
    SLICE_X62Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.954 r  inputstorer/io_led_OBUF[18]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    23.954    inputstorer/io_led_OBUF[18]_inst_i_9_n_0
    SLICE_X62Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.111 r  inputstorer/io_led_OBUF[18]_inst_i_7/CO[1]
                         net (fo=20, routed)          1.289    25.401    alu16/adder/s0[10]
    SLICE_X65Y50         LUT3 (Prop_lut3_I0_O)        0.329    25.730 r  alu16/adder/io_led_OBUF[17]_inst_i_30/O
                         net (fo=1, routed)           0.000    25.730    inputstorer/io_led_OBUF[16]_inst_i_28[0]
    SLICE_X65Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.280 r  inputstorer/io_led_OBUF[17]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    26.280    inputstorer/io_led_OBUF[17]_inst_i_23_n_0
    SLICE_X65Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.394 r  inputstorer/io_led_OBUF[17]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    26.394    inputstorer/io_led_OBUF[17]_inst_i_18_n_0
    SLICE_X65Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.508 r  inputstorer/io_led_OBUF[17]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000    26.508    inputstorer/io_led_OBUF[17]_inst_i_13_n_0
    SLICE_X65Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.622 r  inputstorer/io_led_OBUF[17]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000    26.622    inputstorer/io_led_OBUF[17]_inst_i_10_n_0
    SLICE_X65Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.779 r  inputstorer/io_led_OBUF[17]_inst_i_7/CO[1]
                         net (fo=20, routed)          1.687    28.466    alu16/adder/s0[9]
    SLICE_X60Y50         LUT3 (Prop_lut3_I0_O)        0.329    28.795 r  alu16/adder/io_led_OBUF[16]_inst_i_29/O
                         net (fo=1, routed)           0.000    28.795    inputstorer/io_led_OBUF[15]_inst_i_34[0]
    SLICE_X60Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.328 r  inputstorer/io_led_OBUF[16]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    29.328    inputstorer/io_led_OBUF[16]_inst_i_22_n_0
    SLICE_X60Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.445 r  inputstorer/io_led_OBUF[16]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    29.445    inputstorer/io_led_OBUF[16]_inst_i_17_n_0
    SLICE_X60Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.562 r  inputstorer/io_led_OBUF[16]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000    29.562    inputstorer/io_led_OBUF[16]_inst_i_12_n_0
    SLICE_X60Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.679 r  inputstorer/io_led_OBUF[16]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    29.679    inputstorer/io_led_OBUF[16]_inst_i_9_n_0
    SLICE_X60Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.836 r  inputstorer/io_led_OBUF[16]_inst_i_7/CO[1]
                         net (fo=20, routed)          1.728    31.564    alu16/adder/s0[8]
    SLICE_X56Y48         LUT3 (Prop_lut3_I0_O)        0.332    31.896 r  alu16/adder/io_led_OBUF[15]_inst_i_33/O
                         net (fo=1, routed)           0.000    31.896    inputstorer/io_led_OBUF[14]_inst_i_30[2]
    SLICE_X56Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    32.272 r  inputstorer/io_led_OBUF[15]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000    32.272    inputstorer/io_led_OBUF[15]_inst_i_28_n_0
    SLICE_X56Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.389 r  inputstorer/io_led_OBUF[15]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.001    32.389    inputstorer/io_led_OBUF[15]_inst_i_23_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.506 r  inputstorer/io_led_OBUF[15]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    32.506    inputstorer/io_led_OBUF[15]_inst_i_18_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.623 r  inputstorer/io_led_OBUF[15]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.000    32.623    inputstorer/io_led_OBUF[15]_inst_i_15_n_0
    SLICE_X56Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.780 r  inputstorer/io_led_OBUF[15]_inst_i_11/CO[1]
                         net (fo=20, routed)          0.887    33.668    alu16/adder/s0[7]
    SLICE_X56Y47         LUT5 (Prop_lut5_I0_O)        0.332    34.000 r  alu16/adder/io_led_OBUF[15]_inst_i_5/O
                         net (fo=2, routed)           0.669    34.669    inputstorer/io_led[15]
    SLICE_X56Y45         LUT6 (Prop_lut6_I5_O)        0.124    34.793 r  inputstorer/io_led_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           2.121    36.914    io_led_OBUF[15]
    K5                   OBUF (Prop_obuf_I_O)         3.501    40.414 r  io_led_OBUF[15]_inst/O
                         net (fo=0)                   0.000    40.414    io_led[15]
    K5                                                                r  io_led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeB_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.135ns  (logic 14.989ns (46.643%)  route 17.146ns (53.357%))
  Logic Levels:           50  (CARRY4=39 LUT1=1 LUT3=7 LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.638     5.222    inputstorer/CLK
    SLICE_X59Y48         FDRE                                         r  inputstorer/M_storeB_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y48         FDRE (Prop_fdre_C_Q)         0.456     5.678 f  inputstorer/M_storeB_q_reg[3]/Q
                         net (fo=70, routed)          3.445     9.124    inputstorer/Q[3]
    SLICE_X53Y51         LUT1 (Prop_lut1_I0_O)        0.124     9.248 r  inputstorer/io_led_OBUF[0]_inst_i_35/O
                         net (fo=1, routed)           0.000     9.248    inputstorer/io_led_OBUF[0]_inst_i_35_n_0
    SLICE_X53Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.649 r  inputstorer/io_led_OBUF[0]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000     9.649    inputstorer/io_led_OBUF[0]_inst_i_22_n_0
    SLICE_X53Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.763 r  inputstorer/io_led_OBUF[0]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000     9.763    inputstorer/io_led_OBUF[0]_inst_i_13_n_0
    SLICE_X53Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.877 r  inputstorer/io_led_OBUF[0]_inst_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.877    inputstorer/io_led_OBUF[0]_inst_i_4_n_0
    SLICE_X53Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.991 r  inputstorer/io_led_OBUF[0]_inst_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.991    inputstorer/io_led_OBUF[0]_inst_i_3_n_0
    SLICE_X53Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.262 r  inputstorer/io_led_OBUF[0]_inst_i_2/CO[0]
                         net (fo=20, routed)          1.557    11.819    alu16/adder/s0[15]
    SLICE_X54Y51         LUT3 (Prop_lut3_I0_O)        0.373    12.192 r  alu16/adder/io_led_OBUF[22]_inst_i_31/O
                         net (fo=1, routed)           0.000    12.192    inputstorer/io_led_OBUF[21]_inst_i_29[0]
    SLICE_X54Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.725 r  inputstorer/io_led_OBUF[22]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    12.725    inputstorer/io_led_OBUF[22]_inst_i_24_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.842 r  inputstorer/io_led_OBUF[22]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    12.842    inputstorer/io_led_OBUF[22]_inst_i_19_n_0
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.959 r  inputstorer/io_led_OBUF[22]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    12.959    inputstorer/io_led_OBUF[22]_inst_i_14_n_0
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.076 r  inputstorer/io_led_OBUF[22]_inst_i_11/CO[3]
                         net (fo=1, routed)           0.000    13.076    inputstorer/io_led_OBUF[22]_inst_i_11_n_0
    SLICE_X54Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.233 r  inputstorer/io_led_OBUF[22]_inst_i_8/CO[1]
                         net (fo=20, routed)          1.200    14.433    alu16/adder/s0[14]
    SLICE_X55Y52         LUT3 (Prop_lut3_I0_O)        0.332    14.765 r  alu16/adder/io_led_OBUF[21]_inst_i_26/O
                         net (fo=1, routed)           0.000    14.765    inputstorer/io_led_OBUF[20]_inst_i_26[1]
    SLICE_X55Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.315 r  inputstorer/io_led_OBUF[21]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    15.315    inputstorer/io_led_OBUF[21]_inst_i_18_n_0
    SLICE_X55Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.429 r  inputstorer/io_led_OBUF[21]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.429    inputstorer/io_led_OBUF[21]_inst_i_13_n_0
    SLICE_X55Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.543 r  inputstorer/io_led_OBUF[21]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.543    inputstorer/io_led_OBUF[21]_inst_i_10_n_0
    SLICE_X55Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.700 r  inputstorer/io_led_OBUF[21]_inst_i_7/CO[1]
                         net (fo=20, routed)          1.801    17.501    alu16/adder/s0[13]
    SLICE_X58Y50         LUT3 (Prop_lut3_I0_O)        0.329    17.830 r  alu16/adder/io_led_OBUF[20]_inst_i_30/O
                         net (fo=1, routed)           0.000    17.830    inputstorer/io_led_OBUF[19]_inst_i_32[0]
    SLICE_X58Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.380 r  inputstorer/io_led_OBUF[20]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    18.380    inputstorer/io_led_OBUF[20]_inst_i_23_n_0
    SLICE_X58Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.494 r  inputstorer/io_led_OBUF[20]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    18.494    inputstorer/io_led_OBUF[20]_inst_i_18_n_0
    SLICE_X58Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.608 r  inputstorer/io_led_OBUF[20]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000    18.608    inputstorer/io_led_OBUF[20]_inst_i_13_n_0
    SLICE_X58Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.722 r  inputstorer/io_led_OBUF[20]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000    18.722    inputstorer/io_led_OBUF[20]_inst_i_10_n_0
    SLICE_X58Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.879 r  inputstorer/io_led_OBUF[20]_inst_i_7/CO[1]
                         net (fo=21, routed)          1.231    20.109    alu16/adder/s0[12]
    SLICE_X59Y50         LUT3 (Prop_lut3_I0_O)        0.329    20.438 r  alu16/adder/io_led_OBUF[19]_inst_i_31/O
                         net (fo=1, routed)           0.000    20.438    inputstorer/io_led_OBUF[18]_inst_i_28[2]
    SLICE_X59Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.839 r  inputstorer/io_led_OBUF[19]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    20.839    inputstorer/io_led_OBUF[19]_inst_i_26_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.953 r  inputstorer/io_led_OBUF[19]_inst_i_21/CO[3]
                         net (fo=1, routed)           0.000    20.953    inputstorer/io_led_OBUF[19]_inst_i_21_n_0
    SLICE_X59Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.067 r  inputstorer/io_led_OBUF[19]_inst_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.067    inputstorer/io_led_OBUF[19]_inst_i_16_n_0
    SLICE_X59Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.181 r  inputstorer/io_led_OBUF[19]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000    21.181    inputstorer/io_led_OBUF[19]_inst_i_13_n_0
    SLICE_X59Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.338 r  inputstorer/io_led_OBUF[19]_inst_i_7/CO[1]
                         net (fo=20, routed)          1.395    22.733    alu16/adder/s0[11]
    SLICE_X62Y51         LUT3 (Prop_lut3_I0_O)        0.329    23.062 r  alu16/adder/io_led_OBUF[18]_inst_i_29/O
                         net (fo=1, routed)           0.000    23.062    inputstorer/io_led_OBUF[17]_inst_i_29[0]
    SLICE_X62Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.612 r  inputstorer/io_led_OBUF[18]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    23.612    inputstorer/io_led_OBUF[18]_inst_i_22_n_0
    SLICE_X62Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.726 r  inputstorer/io_led_OBUF[18]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    23.726    inputstorer/io_led_OBUF[18]_inst_i_17_n_0
    SLICE_X62Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.840 r  inputstorer/io_led_OBUF[18]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000    23.840    inputstorer/io_led_OBUF[18]_inst_i_12_n_0
    SLICE_X62Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.954 r  inputstorer/io_led_OBUF[18]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    23.954    inputstorer/io_led_OBUF[18]_inst_i_9_n_0
    SLICE_X62Y55         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.111 r  inputstorer/io_led_OBUF[18]_inst_i_7/CO[1]
                         net (fo=20, routed)          1.289    25.401    alu16/adder/s0[10]
    SLICE_X65Y50         LUT3 (Prop_lut3_I0_O)        0.329    25.730 r  alu16/adder/io_led_OBUF[17]_inst_i_30/O
                         net (fo=1, routed)           0.000    25.730    inputstorer/io_led_OBUF[16]_inst_i_28[0]
    SLICE_X65Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.280 r  inputstorer/io_led_OBUF[17]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    26.280    inputstorer/io_led_OBUF[17]_inst_i_23_n_0
    SLICE_X65Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.394 r  inputstorer/io_led_OBUF[17]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    26.394    inputstorer/io_led_OBUF[17]_inst_i_18_n_0
    SLICE_X65Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.508 r  inputstorer/io_led_OBUF[17]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000    26.508    inputstorer/io_led_OBUF[17]_inst_i_13_n_0
    SLICE_X65Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.622 r  inputstorer/io_led_OBUF[17]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000    26.622    inputstorer/io_led_OBUF[17]_inst_i_10_n_0
    SLICE_X65Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.779 r  inputstorer/io_led_OBUF[17]_inst_i_7/CO[1]
                         net (fo=20, routed)          1.687    28.466    alu16/adder/s0[9]
    SLICE_X60Y50         LUT3 (Prop_lut3_I0_O)        0.329    28.795 r  alu16/adder/io_led_OBUF[16]_inst_i_29/O
                         net (fo=1, routed)           0.000    28.795    inputstorer/io_led_OBUF[15]_inst_i_34[0]
    SLICE_X60Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.328 r  inputstorer/io_led_OBUF[16]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    29.328    inputstorer/io_led_OBUF[16]_inst_i_22_n_0
    SLICE_X60Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.445 r  inputstorer/io_led_OBUF[16]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    29.445    inputstorer/io_led_OBUF[16]_inst_i_17_n_0
    SLICE_X60Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.562 r  inputstorer/io_led_OBUF[16]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000    29.562    inputstorer/io_led_OBUF[16]_inst_i_12_n_0
    SLICE_X60Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.679 r  inputstorer/io_led_OBUF[16]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    29.679    inputstorer/io_led_OBUF[16]_inst_i_9_n_0
    SLICE_X60Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.836 r  inputstorer/io_led_OBUF[16]_inst_i_7/CO[1]
                         net (fo=20, routed)          0.699    30.535    alu16/adder/s0[8]
    SLICE_X61Y50         LUT5 (Prop_lut5_I0_O)        0.332    30.867 r  alu16/adder/io_led_OBUF[16]_inst_i_4/O
                         net (fo=2, routed)           0.577    31.445    inputstorer/io_led[16]
    SLICE_X62Y48         LUT5 (Prop_lut5_I4_O)        0.124    31.569 r  inputstorer/io_led_OBUF[16]_inst_i_1/O
                         net (fo=1, routed)           2.264    33.833    io_led_OBUF[16]
    G2                   OBUF (Prop_obuf_I_O)         3.525    37.357 r  io_led_OBUF[16]_inst/O
                         net (fo=0)                   0.000    37.357    io_led[16]
    G2                                                                r  io_led[16] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inputstorer/M_storeA_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.413ns  (logic 1.484ns (61.495%)  route 0.929ns (38.505%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.567     1.511    inputstorer/CLK
    SLICE_X56Y52         FDRE                                         r  inputstorer/M_storeA_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y52         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  inputstorer/M_storeA_q_reg[14]/Q
                         net (fo=12, routed)          0.471     2.146    inputstorer/M_storeA_q_reg[14]_0[14]
    SLICE_X62Y50         LUT6 (Prop_lut6_I4_O)        0.045     2.191 f  inputstorer/io_led_OBUF[22]_inst_i_4/O
                         net (fo=1, routed)           0.059     2.250    inputstorer/io_led_OBUF[22]_inst_i_4_n_0
    SLICE_X62Y50         LUT5 (Prop_lut5_I4_O)        0.045     2.295 r  inputstorer/io_led_OBUF[22]_inst_i_1/O
                         net (fo=1, routed)           0.399     2.694    io_led_OBUF[22]
    L3                   OBUF (Prop_obuf_I_O)         1.230     3.924 r  io_led_OBUF[22]_inst/O
                         net (fo=0)                   0.000     3.924    io_led[22]
    L3                                                                r  io_led[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeA_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.404ns  (logic 1.454ns (60.491%)  route 0.950ns (39.509%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.593     1.537    inputstorer/CLK
    SLICE_X58Y51         FDRE                                         r  inputstorer/M_storeA_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y51         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  inputstorer/M_storeA_q_reg[11]/Q
                         net (fo=12, routed)          0.284     1.962    inputstorer/M_storeA_q_reg[14]_0[11]
    SLICE_X62Y48         LUT6 (Prop_lut6_I4_O)        0.045     2.007 f  inputstorer/io_led_OBUF[19]_inst_i_4/O
                         net (fo=1, routed)           0.176     2.183    inputstorer/io_led_OBUF[19]_inst_i_4_n_0
    SLICE_X62Y48         LUT5 (Prop_lut5_I4_O)        0.045     2.228 r  inputstorer/io_led_OBUF[19]_inst_i_1/O
                         net (fo=1, routed)           0.490     2.718    io_led_OBUF[19]
    H1                   OBUF (Prop_obuf_I_O)         1.223     3.941 r  io_led_OBUF[19]_inst/O
                         net (fo=0)                   0.000     3.941    io_led[19]
    H1                                                                r  io_led[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeA_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.435ns  (logic 1.466ns (60.191%)  route 0.969ns (39.809%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.593     1.537    inputstorer/CLK
    SLICE_X58Y52         FDRE                                         r  inputstorer/M_storeA_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y52         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  inputstorer/M_storeA_q_reg[12]/Q
                         net (fo=11, routed)          0.334     2.012    inputstorer/M_storeA_q_reg[14]_0[12]
    SLICE_X62Y50         LUT6 (Prop_lut6_I4_O)        0.045     2.057 f  inputstorer/io_led_OBUF[20]_inst_i_3/O
                         net (fo=1, routed)           0.225     2.282    inputstorer/io_led_OBUF[20]_inst_i_3_n_0
    SLICE_X62Y50         LUT5 (Prop_lut5_I3_O)        0.045     2.327 r  inputstorer/io_led_OBUF[20]_inst_i_1/O
                         net (fo=1, routed)           0.410     2.737    io_led_OBUF[20]
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.972 r  io_led_OBUF[20]_inst/O
                         net (fo=0)                   0.000     3.972    io_led[20]
    K1                                                                r  io_led[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeB_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.472ns  (logic 1.433ns (57.960%)  route 1.039ns (42.040%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.567     1.511    inputstorer/CLK
    SLICE_X55Y48         FDRE                                         r  inputstorer/M_storeB_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y48         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  inputstorer/M_storeB_q_reg[7]/Q
                         net (fo=19, routed)          0.400     2.052    inputstorer/Q[7]
    SLICE_X56Y45         LUT6 (Prop_lut6_I2_O)        0.045     2.097 f  inputstorer/io_led_OBUF[15]_inst_i_4/O
                         net (fo=1, routed)           0.089     2.186    inputstorer/io_led_OBUF[15]_inst_i_4_n_0
    SLICE_X56Y45         LUT6 (Prop_lut6_I4_O)        0.045     2.231 r  inputstorer/io_led_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           0.550     2.781    io_led_OBUF[15]
    K5                   OBUF (Prop_obuf_I_O)         1.202     3.983 r  io_led_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.983    io_led[15]
    K5                                                                r  io_led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeA_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.462ns  (logic 1.453ns (59.018%)  route 1.009ns (40.982%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.593     1.537    inputstorer/CLK
    SLICE_X58Y51         FDRE                                         r  inputstorer/M_storeA_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y51         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  inputstorer/M_storeA_q_reg[10]/Q
                         net (fo=11, routed)          0.463     2.140    inputstorer/M_storeA_q_reg[14]_0[10]
    SLICE_X63Y48         LUT6 (Prop_lut6_I1_O)        0.045     2.185 f  inputstorer/io_led_OBUF[18]_inst_i_3/O
                         net (fo=1, routed)           0.049     2.234    inputstorer/io_led_OBUF[18]_inst_i_3_n_0
    SLICE_X63Y48         LUT5 (Prop_lut5_I3_O)        0.045     2.279 r  inputstorer/io_led_OBUF[18]_inst_i_1/O
                         net (fo=1, routed)           0.498     2.777    io_led_OBUF[18]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.999 r  io_led_OBUF[18]_inst/O
                         net (fo=0)                   0.000     3.999    io_led[18]
    H2                                                                r  io_led[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeA_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.494ns  (logic 1.486ns (59.596%)  route 1.008ns (40.404%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.565     1.509    inputstorer/CLK
    SLICE_X54Y52         FDRE                                         r  inputstorer/M_storeA_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y52         FDRE (Prop_fdre_C_Q)         0.164     1.673 r  inputstorer/M_storeA_q_reg[15]/Q
                         net (fo=29, routed)          0.580     2.252    inputstorer/M_inputstorer_outA[15]
    SLICE_X63Y53         LUT6 (Prop_lut6_I4_O)        0.045     2.297 f  inputstorer/io_led_OBUF[23]_inst_i_3/O
                         net (fo=1, routed)           0.052     2.349    inputstorer/io_led_OBUF[23]_inst_i_3_n_0
    SLICE_X63Y53         LUT5 (Prop_lut5_I4_O)        0.045     2.394 r  inputstorer/io_led_OBUF[23]_inst_i_1/O
                         net (fo=1, routed)           0.376     2.770    io_led_OBUF[23]
    L2                   OBUF (Prop_obuf_I_O)         1.232     4.003 r  io_led_OBUF[23]_inst/O
                         net (fo=0)                   0.000     4.003    io_led[23]
    L2                                                                r  io_led[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeB_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.538ns  (logic 1.460ns (57.553%)  route 1.077ns (42.447%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.565     1.509    inputstorer/CLK
    SLICE_X55Y52         FDRE                                         r  inputstorer/M_storeB_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y52         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  inputstorer/M_storeB_q_reg[13]/Q
                         net (fo=19, routed)          0.466     2.116    inputstorer/Q[13]
    SLICE_X63Y53         LUT6 (Prop_lut6_I3_O)        0.045     2.161 f  inputstorer/io_led_OBUF[21]_inst_i_4/O
                         net (fo=1, routed)           0.210     2.371    inputstorer/io_led_OBUF[21]_inst_i_4_n_0
    SLICE_X63Y53         LUT5 (Prop_lut5_I4_O)        0.045     2.416 r  inputstorer/io_led_OBUF[21]_inst_i_1/O
                         net (fo=1, routed)           0.401     2.817    io_led_OBUF[21]
    J1                   OBUF (Prop_obuf_I_O)         1.229     4.046 r  io_led_OBUF[21]_inst/O
                         net (fo=0)                   0.000     4.046    io_led[21]
    J1                                                                r  io_led[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeA_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.554ns  (logic 1.458ns (57.067%)  route 1.097ns (42.933%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.593     1.537    inputstorer/CLK
    SLICE_X58Y51         FDRE                                         r  inputstorer/M_storeA_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y51         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  inputstorer/M_storeA_q_reg[9]/Q
                         net (fo=11, routed)          0.405     2.083    inputstorer/M_storeA_q_reg[14]_0[9]
    SLICE_X62Y47         LUT6 (Prop_lut6_I4_O)        0.045     2.128 f  inputstorer/io_led_OBUF[17]_inst_i_3/O
                         net (fo=1, routed)           0.059     2.187    inputstorer/io_led_OBUF[17]_inst_i_3_n_0
    SLICE_X62Y47         LUT5 (Prop_lut5_I3_O)        0.045     2.232 r  inputstorer/io_led_OBUF[17]_inst_i_1/O
                         net (fo=1, routed)           0.632     2.864    io_led_OBUF[17]
    G1                   OBUF (Prop_obuf_I_O)         1.227     4.091 r  io_led_OBUF[17]_inst/O
                         net (fo=0)                   0.000     4.091    io_led[17]
    G1                                                                r  io_led[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeA_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.570ns  (logic 1.524ns (59.303%)  route 1.046ns (40.697%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.595     1.539    inputstorer/CLK
    SLICE_X58Y48         FDRE                                         r  inputstorer/M_storeA_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y48         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  inputstorer/M_storeA_q_reg[0]/Q
                         net (fo=12, routed)          0.169     1.849    inputstorer/M_storeA_q_reg[14]_0[0]
    SLICE_X63Y47         LUT6 (Prop_lut6_I2_O)        0.045     1.894 f  inputstorer/io_led_OBUF[8]_inst_i_5/O
                         net (fo=1, routed)           0.050     1.944    inputstorer/io_led_OBUF[8]_inst_i_5_n_0
    SLICE_X63Y47         LUT6 (Prop_lut6_I0_O)        0.045     1.989 r  inputstorer/io_led_OBUF[8]_inst_i_4/O
                         net (fo=1, routed)           0.296     2.285    inputstorer/io_led_OBUF[8]_inst_i_4_n_0
    SLICE_X63Y54         LUT5 (Prop_lut5_I4_O)        0.045     2.330 r  inputstorer/io_led_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.531     2.861    io_led_OBUF[8]
    F2                   OBUF (Prop_obuf_I_O)         1.248     4.109 r  io_led_OBUF[8]_inst/O
                         net (fo=0)                   0.000     4.109    io_led[8]
    F2                                                                r  io_led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeA_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.703ns  (logic 1.457ns (53.898%)  route 1.246ns (46.102%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.593     1.537    inputstorer/CLK
    SLICE_X58Y51         FDRE                                         r  inputstorer/M_storeA_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y51         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  inputstorer/M_storeA_q_reg[8]/Q
                         net (fo=10, routed)          0.439     2.117    inputstorer/M_storeA_q_reg[14]_0[8]
    SLICE_X62Y48         LUT6 (Prop_lut6_I1_O)        0.045     2.162 f  inputstorer/io_led_OBUF[16]_inst_i_3/O
                         net (fo=1, routed)           0.225     2.387    inputstorer/io_led_OBUF[16]_inst_i_3_n_0
    SLICE_X62Y48         LUT5 (Prop_lut5_I3_O)        0.045     2.432 r  inputstorer/io_led_OBUF[16]_inst_i_1/O
                         net (fo=1, routed)           0.582     3.014    io_led_OBUF[16]
    G2                   OBUF (Prop_obuf_I_O)         1.226     4.239 r  io_led_OBUF[16]_inst/O
                         net (fo=0)                   0.000     4.239    io_led[16]
    G2                                                                r  io_led[16] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay           100 Endpoints
Min Delay           100 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_button[2]
                            (input port)
  Destination:            inputstorer/M_storeB_q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.800ns  (logic 1.501ns (25.874%)  route 4.300ns (74.126%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  io_button[2] (IN)
                         net (fo=0)                   0.000     0.000    io_button[2]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  io_button_IBUF[2]_inst/O
                         net (fo=34, routed)          4.300     5.800    inputstorer/io_button_IBUF[0]
    SLICE_X59Y49         FDRE                                         r  inputstorer/M_storeB_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.519     4.924    inputstorer/CLK
    SLICE_X59Y49         FDRE                                         r  inputstorer/M_storeB_q_reg[1]/C

Slack:                    inf
  Source:                 io_dip[15]
                            (input port)
  Destination:            inputstorer/M_storeA_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.738ns  (logic 1.534ns (26.741%)  route 4.203ns (73.259%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N6                                                0.000     0.000 r  io_dip[15] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[15]
    N6                   IBUF (Prop_ibuf_I_O)         1.534     1.534 r  io_dip_IBUF[15]_inst/O
                         net (fo=4, routed)           4.203     5.738    inputstorer/io_dip_IBUF[13]
    SLICE_X56Y48         FDRE                                         r  inputstorer/M_storeA_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.454     4.859    inputstorer/CLK
    SLICE_X56Y48         FDRE                                         r  inputstorer/M_storeA_q_reg[7]/C

Slack:                    inf
  Source:                 io_button[4]
                            (input port)
  Destination:            inputstorer/btnB/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.544ns  (logic 1.529ns (27.580%)  route 4.015ns (72.420%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.904ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 r  io_button[4] (IN)
                         net (fo=0)                   0.000     0.000    io_button[4]
    P11                  IBUF (Prop_ibuf_I_O)         1.529     1.529 r  io_button_IBUF[4]_inst/O
                         net (fo=1, routed)           4.015     5.544    inputstorer/btnB/sync/io_button_IBUF[0]
    SLICE_X59Y67         FDRE                                         r  inputstorer/btnB/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.500     4.904    inputstorer/btnB/sync/CLK
    SLICE_X59Y67         FDRE                                         r  inputstorer/btnB/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[2]
                            (input port)
  Destination:            inputstorer/M_storeA_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.528ns  (logic 1.501ns (27.148%)  route 4.027ns (72.852%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  io_button[2] (IN)
                         net (fo=0)                   0.000     0.000    io_button[2]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  io_button_IBUF[2]_inst/O
                         net (fo=34, routed)          4.027     5.528    inputstorer/io_button_IBUF[0]
    SLICE_X58Y48         FDRE                                         r  inputstorer/M_storeA_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.519     4.924    inputstorer/CLK
    SLICE_X58Y48         FDRE                                         r  inputstorer/M_storeA_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[2]
                            (input port)
  Destination:            inputstorer/M_storeA_q_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.528ns  (logic 1.501ns (27.148%)  route 4.027ns (72.852%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  io_button[2] (IN)
                         net (fo=0)                   0.000     0.000    io_button[2]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  io_button_IBUF[2]_inst/O
                         net (fo=34, routed)          4.027     5.528    inputstorer/io_button_IBUF[0]
    SLICE_X58Y48         FDRE                                         r  inputstorer/M_storeA_q_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.519     4.924    inputstorer/CLK
    SLICE_X58Y48         FDRE                                         r  inputstorer/M_storeA_q_reg[3]/C

Slack:                    inf
  Source:                 io_button[2]
                            (input port)
  Destination:            inputstorer/M_storeB_q_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.524ns  (logic 1.501ns (27.169%)  route 4.023ns (72.831%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  io_button[2] (IN)
                         net (fo=0)                   0.000     0.000    io_button[2]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  io_button_IBUF[2]_inst/O
                         net (fo=34, routed)          4.023     5.524    inputstorer/io_button_IBUF[0]
    SLICE_X59Y48         FDRE                                         r  inputstorer/M_storeB_q_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.519     4.924    inputstorer/CLK
    SLICE_X59Y48         FDRE                                         r  inputstorer/M_storeB_q_reg[2]/C

Slack:                    inf
  Source:                 io_button[2]
                            (input port)
  Destination:            inputstorer/M_storeB_q_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.524ns  (logic 1.501ns (27.169%)  route 4.023ns (72.831%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  io_button[2] (IN)
                         net (fo=0)                   0.000     0.000    io_button[2]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  io_button_IBUF[2]_inst/O
                         net (fo=34, routed)          4.023     5.524    inputstorer/io_button_IBUF[0]
    SLICE_X59Y48         FDRE                                         r  inputstorer/M_storeB_q_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.519     4.924    inputstorer/CLK
    SLICE_X59Y48         FDRE                                         r  inputstorer/M_storeB_q_reg[3]/C

Slack:                    inf
  Source:                 io_button[2]
                            (input port)
  Destination:            inputstorer/M_storeA_q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.442ns  (logic 1.501ns (27.577%)  route 3.941ns (72.423%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  io_button[2] (IN)
                         net (fo=0)                   0.000     0.000    io_button[2]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  io_button_IBUF[2]_inst/O
                         net (fo=34, routed)          3.941     5.442    inputstorer/io_button_IBUF[0]
    SLICE_X56Y49         FDRE                                         r  inputstorer/M_storeA_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.454     4.859    inputstorer/CLK
    SLICE_X56Y49         FDRE                                         r  inputstorer/M_storeA_q_reg[1]/C

Slack:                    inf
  Source:                 io_button[2]
                            (input port)
  Destination:            inputstorer/M_storeA_q_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.442ns  (logic 1.501ns (27.577%)  route 3.941ns (72.423%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  io_button[2] (IN)
                         net (fo=0)                   0.000     0.000    io_button[2]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  io_button_IBUF[2]_inst/O
                         net (fo=34, routed)          3.941     5.442    inputstorer/io_button_IBUF[0]
    SLICE_X56Y49         FDRE                                         r  inputstorer/M_storeA_q_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.454     4.859    inputstorer/CLK
    SLICE_X56Y49         FDRE                                         r  inputstorer/M_storeA_q_reg[5]/C

Slack:                    inf
  Source:                 io_dip[14]
                            (input port)
  Destination:            inputstorer/M_storeB_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.372ns  (logic 1.536ns (28.595%)  route 3.836ns (71.405%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M6                                                0.000     0.000 r  io_dip[14] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[14]
    M6                   IBUF (Prop_ibuf_I_O)         1.536     1.536 r  io_dip_IBUF[14]_inst/O
                         net (fo=4, routed)           3.836     5.372    inputstorer/io_dip_IBUF[12]
    SLICE_X55Y48         FDRE                                         r  inputstorer/M_storeB_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.453     4.858    inputstorer/CLK
    SLICE_X55Y48         FDRE                                         r  inputstorer/M_storeB_q_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_dip[19]
                            (input port)
  Destination:            inputstorer/M_storeA_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.779ns  (logic 0.257ns (32.947%)  route 0.523ns (67.053%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H3                                                0.000     0.000 r  io_dip[19] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[19]
    H3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  io_dip_IBUF[19]_inst/O
                         net (fo=4, routed)           0.523     0.779    inputstorer/io_dip_IBUF[17]
    SLICE_X58Y51         FDRE                                         r  inputstorer/M_storeA_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.863     2.052    inputstorer/CLK
    SLICE_X58Y51         FDRE                                         r  inputstorer/M_storeA_q_reg[11]/C

Slack:                    inf
  Source:                 io_dip[22]
                            (input port)
  Destination:            inputstorer/M_storeB_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.847ns  (logic 0.221ns (26.056%)  route 0.626ns (73.944%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  io_dip[22] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[22]
    K3                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  io_dip_IBUF[22]_inst/O
                         net (fo=4, routed)           0.626     0.847    inputstorer/io_dip_IBUF[20]
    SLICE_X55Y52         FDRE                                         r  inputstorer/M_storeB_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.835     2.025    inputstorer/CLK
    SLICE_X55Y52         FDRE                                         r  inputstorer/M_storeB_q_reg[14]/C

Slack:                    inf
  Source:                 io_dip[18]
                            (input port)
  Destination:            inputstorer/M_storeA_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.863ns  (logic 0.254ns (29.459%)  route 0.609ns (70.541%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J3                                                0.000     0.000 r  io_dip[18] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[18]
    J3                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  io_dip_IBUF[18]_inst/O
                         net (fo=4, routed)           0.609     0.863    inputstorer/io_dip_IBUF[16]
    SLICE_X58Y51         FDRE                                         r  inputstorer/M_storeA_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.863     2.052    inputstorer/CLK
    SLICE_X58Y51         FDRE                                         r  inputstorer/M_storeA_q_reg[10]/C

Slack:                    inf
  Source:                 io_dip[16]
                            (input port)
  Destination:            inputstorer/M_storeA_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.864ns  (logic 0.254ns (29.394%)  route 0.610ns (70.606%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[16] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[16]
    H5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  io_dip_IBUF[16]_inst/O
                         net (fo=4, routed)           0.610     0.864    inputstorer/io_dip_IBUF[14]
    SLICE_X58Y51         FDRE                                         r  inputstorer/M_storeA_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.863     2.052    inputstorer/CLK
    SLICE_X58Y51         FDRE                                         r  inputstorer/M_storeA_q_reg[8]/C

Slack:                    inf
  Source:                 io_dip[22]
                            (input port)
  Destination:            inputstorer/M_storeA_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.883ns  (logic 0.221ns (25.001%)  route 0.662ns (74.999%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  io_dip[22] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[22]
    K3                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  io_dip_IBUF[22]_inst/O
                         net (fo=4, routed)           0.662     0.883    inputstorer/io_dip_IBUF[20]
    SLICE_X56Y52         FDRE                                         r  inputstorer/M_storeA_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.835     2.025    inputstorer/CLK
    SLICE_X56Y52         FDRE                                         r  inputstorer/M_storeA_q_reg[14]/C

Slack:                    inf
  Source:                 io_dip[23]
                            (input port)
  Destination:            inputstorer/M_storeA_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.890ns  (logic 0.232ns (26.035%)  route 0.658ns (73.965%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[23] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[23]
    K2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  io_dip_IBUF[23]_inst/O
                         net (fo=4, routed)           0.658     0.890    inputstorer/io_dip_IBUF[21]
    SLICE_X54Y52         FDRE                                         r  inputstorer/M_storeA_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.835     2.025    inputstorer/CLK
    SLICE_X54Y52         FDRE                                         r  inputstorer/M_storeA_q_reg[15]/C

Slack:                    inf
  Source:                 io_dip[23]
                            (input port)
  Destination:            inputstorer/M_storeB_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.897ns  (logic 0.232ns (25.824%)  route 0.666ns (74.176%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[23] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[23]
    K2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  io_dip_IBUF[23]_inst/O
                         net (fo=4, routed)           0.666     0.897    inputstorer/io_dip_IBUF[21]
    SLICE_X55Y51         FDRE                                         r  inputstorer/M_storeB_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.835     2.025    inputstorer/CLK
    SLICE_X55Y51         FDRE                                         r  inputstorer/M_storeB_q_reg[15]/C

Slack:                    inf
  Source:                 io_button[3]
                            (input port)
  Destination:            inputstorer/btnA/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.939ns  (logic 0.270ns (28.694%)  route 0.670ns (71.306%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B7                                                0.000     0.000 r  io_button[3] (IN)
                         net (fo=0)                   0.000     0.000    io_button[3]
    B7                   IBUF (Prop_ibuf_I_O)         0.270     0.270 r  io_button_IBUF[3]_inst/O
                         net (fo=1, routed)           0.670     0.939    inputstorer/btnA/sync/io_button_IBUF[0]
    SLICE_X59Y67         FDRE                                         r  inputstorer/btnA/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.854     2.043    inputstorer/btnA/sync/CLK
    SLICE_X59Y67         FDRE                                         r  inputstorer/btnA/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_dip[22]
                            (input port)
  Destination:            alu16/adder/s0__0/A[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.945ns  (logic 0.221ns (23.361%)  route 0.724ns (76.639%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.115ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  io_dip[22] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[22]
    K3                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  io_dip_IBUF[22]_inst/O
                         net (fo=4, routed)           0.724     0.945    alu16/adder/io_dip_IBUF[16]
    DSP48_X1Y20          DSP48E1                                      r  alu16/adder/s0__0/A[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.925     2.115    alu16/adder/CLK
    DSP48_X1Y20          DSP48E1                                      r  alu16/adder/s0__0/CLK

Slack:                    inf
  Source:                 io_dip[19]
                            (input port)
  Destination:            alu16/adder/s0__0/A[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.953ns  (logic 0.257ns (26.947%)  route 0.696ns (73.053%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.115ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H3                                                0.000     0.000 r  io_dip[19] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[19]
    H3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  io_dip_IBUF[19]_inst/O
                         net (fo=4, routed)           0.696     0.953    alu16/adder/io_dip_IBUF[13]
    DSP48_X1Y20          DSP48E1                                      r  alu16/adder/s0__0/A[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.925     2.115    alu16/adder/CLK
    DSP48_X1Y20          DSP48E1                                      r  alu16/adder/s0__0/CLK





