static int lpc18xx_adc_read_chan(struct lpc18xx_adc *adc, unsigned int ch)\r\n{\r\nint ret;\r\nu32 reg;\r\nreg = adc->cr_reg | BIT(ch) | LPC18XX_ADC_CR_START_NOW;\r\nwritel(reg, adc->base + LPC18XX_ADC_CR);\r\nret = readl_poll_timeout(adc->base + LPC18XX_ADC_GDR, reg,\r\nreg & LPC18XX_ADC_CONV_DONE, 3, 9);\r\nif (ret) {\r\ndev_warn(adc->dev, "adc read timed out\n");\r\nreturn ret;\r\n}\r\nreturn (reg >> LPC18XX_ADC_SAMPLE_SHIFT) & LPC18XX_ADC_SAMPLE_MASK;\r\n}\r\nstatic int lpc18xx_adc_read_raw(struct iio_dev *indio_dev,\r\nstruct iio_chan_spec const *chan,\r\nint *val, int *val2, long mask)\r\n{\r\nstruct lpc18xx_adc *adc = iio_priv(indio_dev);\r\nswitch (mask) {\r\ncase IIO_CHAN_INFO_RAW:\r\nmutex_lock(&adc->lock);\r\n*val = lpc18xx_adc_read_chan(adc, chan->channel);\r\nmutex_unlock(&adc->lock);\r\nif (*val < 0)\r\nreturn *val;\r\nreturn IIO_VAL_INT;\r\ncase IIO_CHAN_INFO_SCALE:\r\n*val = regulator_get_voltage(adc->vref) / 1000;\r\n*val2 = 10;\r\nreturn IIO_VAL_FRACTIONAL_LOG2;\r\n}\r\nreturn -EINVAL;\r\n}\r\nstatic int lpc18xx_adc_probe(struct platform_device *pdev)\r\n{\r\nstruct iio_dev *indio_dev;\r\nstruct lpc18xx_adc *adc;\r\nstruct resource *res;\r\nunsigned int clkdiv;\r\nunsigned long rate;\r\nint ret;\r\nindio_dev = devm_iio_device_alloc(&pdev->dev, sizeof(*adc));\r\nif (!indio_dev)\r\nreturn -ENOMEM;\r\nplatform_set_drvdata(pdev, indio_dev);\r\nadc = iio_priv(indio_dev);\r\nadc->dev = &pdev->dev;\r\nmutex_init(&adc->lock);\r\nres = platform_get_resource(pdev, IORESOURCE_MEM, 0);\r\nadc->base = devm_ioremap_resource(&pdev->dev, res);\r\nif (IS_ERR(adc->base))\r\nreturn PTR_ERR(adc->base);\r\nadc->clk = devm_clk_get(&pdev->dev, NULL);\r\nif (IS_ERR(adc->clk)) {\r\ndev_err(&pdev->dev, "error getting clock\n");\r\nreturn PTR_ERR(adc->clk);\r\n}\r\nrate = clk_get_rate(adc->clk);\r\nclkdiv = DIV_ROUND_UP(rate, LPC18XX_ADC_CLK_TARGET);\r\nadc->vref = devm_regulator_get(&pdev->dev, "vref");\r\nif (IS_ERR(adc->vref)) {\r\ndev_err(&pdev->dev, "error getting regulator\n");\r\nreturn PTR_ERR(adc->vref);\r\n}\r\nindio_dev->name = dev_name(&pdev->dev);\r\nindio_dev->dev.parent = &pdev->dev;\r\nindio_dev->info = &lpc18xx_adc_info;\r\nindio_dev->modes = INDIO_DIRECT_MODE;\r\nindio_dev->channels = lpc18xx_adc_iio_channels;\r\nindio_dev->num_channels = ARRAY_SIZE(lpc18xx_adc_iio_channels);\r\nret = regulator_enable(adc->vref);\r\nif (ret) {\r\ndev_err(&pdev->dev, "unable to enable regulator\n");\r\nreturn ret;\r\n}\r\nret = clk_prepare_enable(adc->clk);\r\nif (ret) {\r\ndev_err(&pdev->dev, "unable to enable clock\n");\r\ngoto dis_reg;\r\n}\r\nadc->cr_reg = (clkdiv << LPC18XX_ADC_CR_CLKDIV_SHIFT) |\r\nLPC18XX_ADC_CR_PDN;\r\nwritel(adc->cr_reg, adc->base + LPC18XX_ADC_CR);\r\nret = iio_device_register(indio_dev);\r\nif (ret) {\r\ndev_err(&pdev->dev, "unable to register device\n");\r\ngoto dis_clk;\r\n}\r\nreturn 0;\r\ndis_clk:\r\nwritel(0, adc->base + LPC18XX_ADC_CR);\r\nclk_disable_unprepare(adc->clk);\r\ndis_reg:\r\nregulator_disable(adc->vref);\r\nreturn ret;\r\n}\r\nstatic int lpc18xx_adc_remove(struct platform_device *pdev)\r\n{\r\nstruct iio_dev *indio_dev = platform_get_drvdata(pdev);\r\nstruct lpc18xx_adc *adc = iio_priv(indio_dev);\r\niio_device_unregister(indio_dev);\r\nwritel(0, adc->base + LPC18XX_ADC_CR);\r\nclk_disable_unprepare(adc->clk);\r\nregulator_disable(adc->vref);\r\nreturn 0;\r\n}
