<?xml version="1.0" encoding="UTF-8"?>
<DiamondModule name="Cpll" module="Cpll" VendorName="Lattice Semiconductor Corporation" generator="IPexpress" date="2018 07 17 05:46:23.141" version="5.8" type="Module" synthesis="synplify" source_format="Verilog HDL">
  <Package>
		<File name="Cpll.lpc" type="lpc" modified="2018 07 17 05:46:20.021"/>
		<File name="Cpll.v" type="top_level_verilog" modified="2018 07 17 05:46:20.152"/>
		<File name="Cpll_tmpl.v" type="template_verilog" modified="2018 07 17 05:46:20.152"/>
  </Package>
</DiamondModule>
