vendor_name = ModelSim
source_file = 1, C:/Users/enior/Desktop/sd/g2_4bits.bdf
source_file = 1, C:/Users/enior/Desktop/sd/decod_4bits.bdf
source_file = 1, C:/Users/enior/Desktop/sd/decodificador_nerfado.bdf
source_file = 1, C:/Users/enior/Desktop/sd/blah.bdf
source_file = 1, C:/Users/enior/Desktop/sd/b2_4bits.bdf
source_file = 1, C:/Users/enior/Desktop/sd/a2_4bits.bdf
source_file = 1, C:/Users/enior/Desktop/sd/a1_4bits.bdf
source_file = 1, C:/Users/enior/Desktop/sd/g2.bdf
source_file = 1, C:/Users/enior/Desktop/sd/g1.bdf
source_file = 1, C:/Users/enior/Desktop/sd/f2.bdf
source_file = 1, C:/Users/enior/Desktop/sd/f1.bdf
source_file = 1, C:/Users/enior/Desktop/sd/e2.bdf
source_file = 1, C:/Users/enior/Desktop/sd/e1.bdf
source_file = 1, C:/Users/enior/Desktop/sd/d2.bdf
source_file = 1, C:/Users/enior/Desktop/sd/d1.bdf
source_file = 1, C:/Users/enior/Desktop/sd/c2.bdf
source_file = 1, C:/Users/enior/Desktop/sd/c1.bdf
source_file = 1, C:/Users/enior/Desktop/sd/b2.bdf
source_file = 1, C:/Users/enior/Desktop/sd/a2.bdf
source_file = 1, C:/Users/enior/Desktop/sd/a1.bdf
source_file = 1, C:/Users/enior/Desktop/sd/decodificador_da_dor.bdf
source_file = 1, C:/Users/enior/Desktop/sd/all_entradas.bdf
source_file = 1, C:/Users/enior/Desktop/sd/comparadorZero.bdf
source_file = 1, C:/Users/enior/Desktop/sd/comparadorSinal.bdf
source_file = 1, C:/Users/enior/Desktop/sd/comparadorMenor.bdf
source_file = 1, C:/Users/enior/Desktop/sd/comparadorMaior.bdf
source_file = 1, C:/Users/enior/Desktop/sd/comparadorIgual.bdf
source_file = 1, C:/Users/enior/Desktop/sd/xor_5bits.bdf
source_file = 1, C:/Users/enior/Desktop/sd/and_5bits.bdf
source_file = 1, C:/Users/enior/Desktop/sd/MUX_3S_3E_5bits.bdf
source_file = 1, C:/Users/enior/Desktop/sd/MUX_2S_2E_5bits.bdf
source_file = 1, C:/Users/enior/Desktop/sd/Subtrator.bdf
source_file = 1, C:/Users/enior/Desktop/sd/ComplementoA2_5bits.bdf
source_file = 1, C:/Users/enior/Desktop/sd/MUX_5bits.bdf
source_file = 1, C:/Users/enior/Desktop/sd/MUX_4bits.bdf
source_file = 1, C:/Users/enior/Desktop/sd/ComplementoA2_4bits.bdf
source_file = 1, C:/Users/enior/Desktop/sd/Somador_Supremo.bdf
source_file = 1, C:/Users/enior/Desktop/sd/comparadorFull.bdf
source_file = 1, C:/Users/enior/Desktop/sd/comparador.bdf
source_file = 1, C:/Users/enior/Desktop/sd/Soma_4_bits.bdf
source_file = 1, C:/Users/enior/Desktop/sd/Seletor.bdf
source_file = 1, C:/Users/enior/Desktop/sd/FullAdder.bdf
source_file = 1, C:/Users/enior/Desktop/sd/Waveform(Soma_4_bits).vwf
source_file = 1, C:/Users/enior/Desktop/sd/Waveform(Comparador).vwf
source_file = 1, C:/Users/enior/Desktop/sd/Waveform(Somador_Supremo).vwf
source_file = 1, C:/Users/enior/Desktop/sd/Waveform(MUX_5bits).vwf
source_file = 1, C:/Users/enior/Desktop/sd/Waveform(MUX_4bits).vwf
source_file = 1, C:/Users/enior/Desktop/sd/Waveform(ComplementoA2_4bits).vwf
source_file = 1, C:/Users/enior/Desktop/sd/Waveform(comparadorFull).vwf
source_file = 1, C:/Users/enior/Desktop/sd/Waveform(Seletor).vwf
source_file = 1, C:/Users/enior/Desktop/sd/Waveform(FullAdder).vwf
source_file = 1, C:/Users/enior/Desktop/sd/Waveform(ComplementoA2_5bits).vwf
source_file = 1, C:/Users/enior/Desktop/sd/Waveform(Subtrator).vwf
source_file = 1, C:/Users/enior/Desktop/sd/Waveform(MUX_2S_2E_5bits).vwf
source_file = 1, C:/Users/enior/Desktop/sd/Waveform(MUX_3S_3E_5bits).vwf
source_file = 1, C:/Users/enior/Desktop/sd/MUX_2S_2E_1bit.bdf
source_file = 1, C:/Users/enior/Desktop/sd/Waveform(MUX_2S_2E_1bit).vwf
source_file = 1, C:/Users/enior/Desktop/sd/MUX_Status_Sinal.bdf
source_file = 1, C:/Users/enior/Desktop/sd/Waveform(MUX_Status_Sinal).vwf
source_file = 1, C:/Users/enior/Desktop/sd/xor_5bits.vwf
source_file = 1, C:/Users/enior/Desktop/sd/and_5bits.vwf
source_file = 1, C:/Users/enior/Desktop/sd/Modulo_Cmp2.bdf
source_file = 1, C:/Users/enior/Desktop/sd/Waveform(Modulo_Cmp2).vwf
source_file = 1, C:/Users/enior/Desktop/sd/Circuito_Completo.bdf
source_file = 1, C:/Users/enior/Desktop/sd/Circuito_Completo.vwf
source_file = 1, C:/Users/enior/Desktop/sd/all_entradas_4bits.bdf
source_file = 1, C:/Users/enior/Desktop/sd/c2_4bits.bdf
source_file = 1, C:/Users/enior/Desktop/sd/d2_4bits.bdf
source_file = 1, C:/Users/enior/Desktop/sd/f2_4bits.bdf
source_file = 1, C:/Users/enior/Desktop/sd/e2_4bits.bdf
source_file = 1, C:/Users/enior/Desktop/sd/db/projeto.cbx.xml
design_name = Circuito_Completo
instance = comp, \Led~output , Led~output, Circuito_Completo, 1
instance = comp, \A_A1~output , A_A1~output, Circuito_Completo, 1
instance = comp, \A_C1~output , A_C1~output, Circuito_Completo, 1
instance = comp, \A_B1~output , A_B1~output, Circuito_Completo, 1
instance = comp, \A_D1~output , A_D1~output, Circuito_Completo, 1
instance = comp, \A_E1~output , A_E1~output, Circuito_Completo, 1
instance = comp, \A_F1~output , A_F1~output, Circuito_Completo, 1
instance = comp, \A_G1~output , A_G1~output, Circuito_Completo, 1
instance = comp, \A_A2~output , A_A2~output, Circuito_Completo, 1
instance = comp, \A_B2~output , A_B2~output, Circuito_Completo, 1
instance = comp, \A_C2~output , A_C2~output, Circuito_Completo, 1
instance = comp, \A_D2~output , A_D2~output, Circuito_Completo, 1
instance = comp, \A_E2~output , A_E2~output, Circuito_Completo, 1
instance = comp, \A_F2~output , A_F2~output, Circuito_Completo, 1
instance = comp, \A_G2~output , A_G2~output, Circuito_Completo, 1
instance = comp, \B_A1~output , B_A1~output, Circuito_Completo, 1
instance = comp, \B_B1~output , B_B1~output, Circuito_Completo, 1
instance = comp, \B_C1~output , B_C1~output, Circuito_Completo, 1
instance = comp, \B_D1~output , B_D1~output, Circuito_Completo, 1
instance = comp, \B_E1~output , B_E1~output, Circuito_Completo, 1
instance = comp, \B_F1~output , B_F1~output, Circuito_Completo, 1
instance = comp, \B_G1~output , B_G1~output, Circuito_Completo, 1
instance = comp, \B_A2~output , B_A2~output, Circuito_Completo, 1
instance = comp, \B_B2~output , B_B2~output, Circuito_Completo, 1
instance = comp, \B_C2~output , B_C2~output, Circuito_Completo, 1
instance = comp, \B_D2~output , B_D2~output, Circuito_Completo, 1
instance = comp, \B_E2~output , B_E2~output, Circuito_Completo, 1
instance = comp, \B_F2~output , B_F2~output, Circuito_Completo, 1
instance = comp, \B_G2~output , B_G2~output, Circuito_Completo, 1
instance = comp, \F_A1~output , F_A1~output, Circuito_Completo, 1
instance = comp, \F_B1~output , F_B1~output, Circuito_Completo, 1
instance = comp, \F_C1~output , F_C1~output, Circuito_Completo, 1
instance = comp, \F_D1~output , F_D1~output, Circuito_Completo, 1
instance = comp, \F_E1~output , F_E1~output, Circuito_Completo, 1
instance = comp, \F_F1~output , F_F1~output, Circuito_Completo, 1
instance = comp, \F_G1~output , F_G1~output, Circuito_Completo, 1
instance = comp, \F_A2~output , F_A2~output, Circuito_Completo, 1
instance = comp, \F_B2~output , F_B2~output, Circuito_Completo, 1
instance = comp, \F_C2~output , F_C2~output, Circuito_Completo, 1
instance = comp, \F_D2~output , F_D2~output, Circuito_Completo, 1
instance = comp, \F_E2~output , F_E2~output, Circuito_Completo, 1
instance = comp, \F_F2~output , F_F2~output, Circuito_Completo, 1
instance = comp, \F_G2~output , F_G2~output, Circuito_Completo, 1
instance = comp, \F[4]~output , F[4]~output, Circuito_Completo, 1
instance = comp, \F[3]~output , F[3]~output, Circuito_Completo, 1
instance = comp, \F[2]~output , F[2]~output, Circuito_Completo, 1
instance = comp, \F[1]~output , F[1]~output, Circuito_Completo, 1
instance = comp, \F[0]~output , F[0]~output, Circuito_Completo, 1
instance = comp, \S[1]~input , S[1]~input, Circuito_Completo, 1
instance = comp, \B[2]~input , B[2]~input, Circuito_Completo, 1
instance = comp, \A[3]~input , A[3]~input, Circuito_Completo, 1
instance = comp, \B[3]~input , B[3]~input, Circuito_Completo, 1
instance = comp, \A[2]~input , A[2]~input, Circuito_Completo, 1
instance = comp, \inst7|inster|inst3|orzin2~0 , inst7|inster|inst3|orzin2~0, Circuito_Completo, 1
instance = comp, \A[0]~input , A[0]~input, Circuito_Completo, 1
instance = comp, \B[1]~input , B[1]~input, Circuito_Completo, 1
instance = comp, \A[1]~input , A[1]~input, Circuito_Completo, 1
instance = comp, \B[0]~input , B[0]~input, Circuito_Completo, 1
instance = comp, \inst7|inster|inst3|orzin2~1 , inst7|inster|inst3|orzin2~1, Circuito_Completo, 1
instance = comp, \inst7|inster|inst3|orzin1~0 , inst7|inster|inst3|orzin1~0, Circuito_Completo, 1
instance = comp, \inst7|inster|inst3|orzin2~2 , inst7|inster|inst3|orzin2~2, Circuito_Completo, 1
instance = comp, \inst7|inster|inst3|orzin1~2 , inst7|inster|inst3|orzin1~2, Circuito_Completo, 1
instance = comp, \inst7|inster|inst3|orzin1~1 , inst7|inster|inst3|orzin1~1, Circuito_Completo, 1
instance = comp, \inst7|inster|inst3|orzin1~3 , inst7|inster|inst3|orzin1~3, Circuito_Completo, 1
instance = comp, \B[4]~input , B[4]~input, Circuito_Completo, 1
instance = comp, \S[0]~input , S[0]~input, Circuito_Completo, 1
instance = comp, \A[4]~input , A[4]~input, Circuito_Completo, 1
instance = comp, \inst18|inst4~5 , inst18|inst4~5, Circuito_Completo, 1
instance = comp, \inst18|inst4~6 , inst18|inst4~6, Circuito_Completo, 1
instance = comp, \inst18|inst4~7 , inst18|inst4~7, Circuito_Completo, 1
instance = comp, \S[2]~input , S[2]~input, Circuito_Completo, 1
instance = comp, \inst18|inst4~2 , inst18|inst4~2, Circuito_Completo, 1
instance = comp, \inst7|instar|xnor , inst7|instar|xnor, Circuito_Completo, 1
instance = comp, \inst7|inster|inst2|xnor , inst7|inster|inst2|xnor, Circuito_Completo, 1
instance = comp, \inst1|inster|inst3|xnor , inst1|inster|inst3|xnor, Circuito_Completo, 1
instance = comp, \instagram|inst8~0 , instagram|inst8~0, Circuito_Completo, 1
instance = comp, \inst18|inst4~1 , inst18|inst4~1, Circuito_Completo, 1
instance = comp, \inst18|inst4~0 , inst18|inst4~0, Circuito_Completo, 1
instance = comp, \inst18|inst4~3 , inst18|inst4~3, Circuito_Completo, 1
instance = comp, \inst4|inst10|inst18~0 , inst4|inst10|inst18~0, Circuito_Completo, 1
instance = comp, \instagram|inst11|inst17~0 , instagram|inst11|inst17~0, Circuito_Completo, 1
instance = comp, \inst4|inst10|inst17~0 , inst4|inst10|inst17~0, Circuito_Completo, 1
instance = comp, \instagram|inst37|inst1|inst2~0 , instagram|inst37|inst1|inst2~0, Circuito_Completo, 1
instance = comp, \instagram|inst11|inst13~0 , instagram|inst11|inst13~0, Circuito_Completo, 1
instance = comp, \inst5|inst2|inst12 , inst5|inst2|inst12, Circuito_Completo, 1
instance = comp, \instagram|inst37|inst2|inst5~0 , instagram|inst37|inst2|inst5~0, Circuito_Completo, 1
instance = comp, \instagram|inst37|inst1|inst5 , instagram|inst37|inst1|inst5, Circuito_Completo, 1
instance = comp, \inst|1~0 , inst|1~0, Circuito_Completo, 1
instance = comp, \inst18|inst3~0 , inst18|inst3~0, Circuito_Completo, 1
instance = comp, \instagram|inst5 , instagram|inst5, Circuito_Completo, 1
instance = comp, \instagram|inst8~1 , instagram|inst8~1, Circuito_Completo, 1
instance = comp, \inst12|inst10~2 , inst12|inst10~2, Circuito_Completo, 1
instance = comp, \instagram|inst37|inst2|inst2~0 , instagram|inst37|inst2|inst2~0, Circuito_Completo, 1
instance = comp, \inst5|inst2|inst14 , inst5|inst2|inst14, Circuito_Completo, 1
instance = comp, \inst4|inst|inst24 , inst4|inst|inst24, Circuito_Completo, 1
instance = comp, \inst4|inst10|inst19~0 , inst4|inst10|inst19~0, Circuito_Completo, 1
instance = comp, \inst4|inst12|inst24 , inst4|inst12|inst24, Circuito_Completo, 1
instance = comp, \instagram|inst11|inst15~0 , instagram|inst11|inst15~0, Circuito_Completo, 1
instance = comp, \instagram|inst37|inst3|inst5 , instagram|inst37|inst3|inst5, Circuito_Completo, 1
instance = comp, \instagram|inst44|inst19~0 , instagram|inst44|inst19~0, Circuito_Completo, 1
instance = comp, \instagram|inst44|inst24 , instagram|inst44|inst24, Circuito_Completo, 1
instance = comp, \instagram|inst37|inst3|inst2~0 , instagram|inst37|inst3|inst2~0, Circuito_Completo, 1
instance = comp, \instagram|inst44|inst2~0 , instagram|inst44|inst2~0, Circuito_Completo, 1
instance = comp, \inst18|inst3~1 , inst18|inst3~1, Circuito_Completo, 1
instance = comp, \inst18|inst4~4 , inst18|inst4~4, Circuito_Completo, 1
instance = comp, \inst18|inst4~8 , inst18|inst4~8, Circuito_Completo, 1
instance = comp, \inst2|inst|inst7 , inst2|inst|inst7, Circuito_Completo, 1
instance = comp, \inst2|inst9|inst7~0 , inst2|inst9|inst7~0, Circuito_Completo, 1
instance = comp, \inst2|inst10|inst7~0 , inst2|inst10|inst7~0, Circuito_Completo, 1
instance = comp, \inst2|inst11|inst7~0 , inst2|inst11|inst7~0, Circuito_Completo, 1
instance = comp, \inst2|inst12|inst3~0 , inst2|inst12|inst3~0, Circuito_Completo, 1
instance = comp, \inst2|inst13|inst7~0 , inst2|inst13|inst7~0, Circuito_Completo, 1
instance = comp, \inst2|inst14|inst3~0 , inst2|inst14|inst3~0, Circuito_Completo, 1
instance = comp, \inst2|inst15|inst7~0 , inst2|inst15|inst7~0, Circuito_Completo, 1
instance = comp, \inst3|inst|inst7 , inst3|inst|inst7, Circuito_Completo, 1
instance = comp, \inst3|inst9|inst7~0 , inst3|inst9|inst7~0, Circuito_Completo, 1
instance = comp, \inst3|inst10|inst7~0 , inst3|inst10|inst7~0, Circuito_Completo, 1
instance = comp, \inst3|inst11|inst7~0 , inst3|inst11|inst7~0, Circuito_Completo, 1
instance = comp, \inst3|inst12|inst3~0 , inst3|inst12|inst3~0, Circuito_Completo, 1
instance = comp, \inst3|inst13|inst7~0 , inst3|inst13|inst7~0, Circuito_Completo, 1
instance = comp, \inst3|inst14|inst3~0 , inst3|inst14|inst3~0, Circuito_Completo, 1
instance = comp, \inst3|inst15|inst7~0 , inst3|inst15|inst7~0, Circuito_Completo, 1
instance = comp, \inst|1~1 , inst|1~1, Circuito_Completo, 1
instance = comp, \inst12|inst17~0 , inst12|inst17~0, Circuito_Completo, 1
instance = comp, \inst|1~2 , inst|1~2, Circuito_Completo, 1
instance = comp, \inst4|inst8~0 , inst4|inst8~0, Circuito_Completo, 1
instance = comp, \inst4|inst5 , inst4|inst5, Circuito_Completo, 1
instance = comp, \inst4|inst8~1 , inst4|inst8~1, Circuito_Completo, 1
instance = comp, \inst4|inst11|inst17~0 , inst4|inst11|inst17~0, Circuito_Completo, 1
instance = comp, \inst4|inst37|inst1|inst5 , inst4|inst37|inst1|inst5, Circuito_Completo, 1
instance = comp, \inst12|inst17~1 , inst12|inst17~1, Circuito_Completo, 1
instance = comp, \inst4|inst37|inst1|inst2~0 , inst4|inst37|inst1|inst2~0, Circuito_Completo, 1
instance = comp, \inst4|inst11|inst12 , inst4|inst11|inst12, Circuito_Completo, 1
instance = comp, \inst4|inst11|inst13~0 , inst4|inst11|inst13~0, Circuito_Completo, 1
instance = comp, \inst4|inst37|inst2|inst5~0 , inst4|inst37|inst2|inst5~0, Circuito_Completo, 1
instance = comp, \inst12|inst18~1 , inst12|inst18~1, Circuito_Completo, 1
instance = comp, \inst12|inst18~0 , inst12|inst18~0, Circuito_Completo, 1
instance = comp, \inst12|inst18~2 , inst12|inst18~2, Circuito_Completo, 1
instance = comp, \inst20|inst9~2 , inst20|inst9~2, Circuito_Completo, 1
instance = comp, \inst12|inst1~1 , inst12|inst1~1, Circuito_Completo, 1
instance = comp, \inst4|inst11|inst14~0 , inst4|inst11|inst14~0, Circuito_Completo, 1
instance = comp, \inst4|inst37|inst2|inst2~0 , inst4|inst37|inst2|inst2~0, Circuito_Completo, 1
instance = comp, \inst4|inst11|inst15~0 , inst4|inst11|inst15~0, Circuito_Completo, 1
instance = comp, \inst4|inst37|inst3|inst2~0 , inst4|inst37|inst3|inst2~0, Circuito_Completo, 1
instance = comp, \inst12|inst2~2 , inst12|inst2~2, Circuito_Completo, 1
instance = comp, \inst12|inst3~0 , inst12|inst3~0, Circuito_Completo, 1
instance = comp, \inst12|inst2~3 , inst12|inst2~3, Circuito_Completo, 1
instance = comp, \inst12|inst1~0 , inst12|inst1~0, Circuito_Completo, 1
instance = comp, \inst4|inst37|inst3|inst5 , inst4|inst37|inst3|inst5, Circuito_Completo, 1
instance = comp, \inst4|inst44|inst2 , inst4|inst44|inst2, Circuito_Completo, 1
instance = comp, \inst4|inst44|inst4 , inst4|inst44|inst4, Circuito_Completo, 1
instance = comp, \inst12|inst3~1 , inst12|inst3~1, Circuito_Completo, 1
instance = comp, \instagram|inst44|inst20~0 , instagram|inst44|inst20~0, Circuito_Completo, 1
instance = comp, \inst12|inst19~0 , inst12|inst19~0, Circuito_Completo, 1
instance = comp, \inst12|inst19~1 , inst12|inst19~1, Circuito_Completo, 1
instance = comp, \inst12|inst19~2 , inst12|inst19~2, Circuito_Completo, 1
instance = comp, \inst20|inst3~0 , inst20|inst3~0, Circuito_Completo, 1
instance = comp, \inst20|inst39~9 , inst20|inst39~9, Circuito_Completo, 1
instance = comp, \inst20|inst3~1 , inst20|inst3~1, Circuito_Completo, 1
instance = comp, \inst12|inst17 , inst12|inst17, Circuito_Completo, 1
instance = comp, \inst20|inst7~2 , inst20|inst7~2, Circuito_Completo, 1
instance = comp, \inst20|inst7~3 , inst20|inst7~3, Circuito_Completo, 1
instance = comp, \inst20|inst9~3 , inst20|inst9~3, Circuito_Completo, 1
instance = comp, \inst20|inst10~0 , inst20|inst10~0, Circuito_Completo, 1
instance = comp, \inst20|inst9~4 , inst20|inst9~4, Circuito_Completo, 1
instance = comp, \inst20|inst11~0 , inst20|inst11~0, Circuito_Completo, 1
instance = comp, \inst12|inst16~0 , inst12|inst16~0, Circuito_Completo, 1
instance = comp, \inst20|inst12~8 , inst20|inst12~8, Circuito_Completo, 1
instance = comp, \inst20|inst12~7 , inst20|inst12~7, Circuito_Completo, 1
instance = comp, \inst20|inst12~6 , inst20|inst12~6, Circuito_Completo, 1
instance = comp, \inst20|inst12~9 , inst20|inst12~9, Circuito_Completo, 1
instance = comp, \inst20|inst27~2 , inst20|inst27~2, Circuito_Completo, 1
instance = comp, \inst20|inst27~3 , inst20|inst27~3, Circuito_Completo, 1
instance = comp, \inst20|inst27~4 , inst20|inst27~4, Circuito_Completo, 1
instance = comp, \inst20|inst39~10 , inst20|inst39~10, Circuito_Completo, 1
instance = comp, \inst20|inst31~1 , inst20|inst31~1, Circuito_Completo, 1
instance = comp, \inst20|inst31~0 , inst20|inst31~0, Circuito_Completo, 1
instance = comp, \inst20|inst31~2 , inst20|inst31~2, Circuito_Completo, 1
instance = comp, \inst20|inst38~8 , inst20|inst38~8, Circuito_Completo, 1
instance = comp, \inst20|inst38~7 , inst20|inst38~7, Circuito_Completo, 1
instance = comp, \inst20|inst38~6 , inst20|inst38~6, Circuito_Completo, 1
instance = comp, \inst20|inst38~9 , inst20|inst38~9, Circuito_Completo, 1
instance = comp, \inst20|inst39~8 , inst20|inst39~8, Circuito_Completo, 1
instance = comp, \inst20|inst39~11 , inst20|inst39~11, Circuito_Completo, 1
instance = comp, \inst20|inst40~2 , inst20|inst40~2, Circuito_Completo, 1
instance = comp, \inst20|inst40~4 , inst20|inst40~4, Circuito_Completo, 1
instance = comp, \inst20|inst40~3 , inst20|inst40~3, Circuito_Completo, 1
instance = comp, \inst20|inst41~3 , inst20|inst41~3, Circuito_Completo, 1
instance = comp, \inst20|inst41~2 , inst20|inst41~2, Circuito_Completo, 1
instance = comp, \inst20|inst41~4 , inst20|inst41~4, Circuito_Completo, 1
instance = comp, \inst|1~4 , inst|1~4, Circuito_Completo, 1
instance = comp, \inst|1~5 , inst|1~5, Circuito_Completo, 1
instance = comp, \inst14|inst3~2 , inst14|inst3~2, Circuito_Completo, 1
instance = comp, \inst|1~3 , inst|1~3, Circuito_Completo, 1
instance = comp, \inst14|inst3~4 , inst14|inst3~4, Circuito_Completo, 1
instance = comp, \inst16~0 , inst16~0, Circuito_Completo, 1
instance = comp, \inst14|inst3~3 , inst14|inst3~3, Circuito_Completo, 1
instance = comp, \inst14|inst19~0 , inst14|inst19~0, Circuito_Completo, 1
instance = comp, \inst14|inst19~1 , inst14|inst19~1, Circuito_Completo, 1
instance = comp, \inst14|inst19~2 , inst14|inst19~2, Circuito_Completo, 1
instance = comp, \inst14|inst18~0 , inst14|inst18~0, Circuito_Completo, 1
instance = comp, \inst14|inst18~1 , inst14|inst18~1, Circuito_Completo, 1
instance = comp, \inst14|inst18~2 , inst14|inst18~2, Circuito_Completo, 1
instance = comp, \inst14|inst17~0 , inst14|inst17~0, Circuito_Completo, 1
instance = comp, \inst14|inst17~1 , inst14|inst17~1, Circuito_Completo, 1
instance = comp, \inst14|inst17~2 , inst14|inst17~2, Circuito_Completo, 1
instance = comp, \inst14|inst16~0 , inst14|inst16~0, Circuito_Completo, 1
instance = comp, \inst14|inst16~1 , inst14|inst16~1, Circuito_Completo, 1
instance = comp, \inst14|inst16~2 , inst14|inst16~2, Circuito_Completo, 1
design_name = hard_block
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, hard_block, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, hard_block, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, hard_block, 1
