
study_stm_1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004690  08000194  08000194  00001194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000030  08004824  08004824  00005824  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004854  08004854  00006014  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08004854  08004854  00006014  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08004854  08004854  00006014  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004854  08004854  00005854  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004858  08004858  00005858  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000014  20000000  0800485c  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00006014  2**0
                  CONTENTS
 10 .bss          000002c4  20000014  20000014  00006014  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200002d8  200002d8  00006014  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00006014  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000d184  00000000  00000000  00006044  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001ee3  00000000  00000000  000131c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000ca8  00000000  00000000  000150b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000009ca  00000000  00000000  00015d58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000212b6  00000000  00000000  00016722  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00010532  00000000  00000000  000379d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cfb47  00000000  00000000  00047f0a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00117a51  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00003514  00000000  00000000  00117a94  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000066  00000000  00000000  0011afa8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000194 <__do_global_dtors_aux>:
 8000194:	b510      	push	{r4, lr}
 8000196:	4c05      	ldr	r4, [pc, #20]	@ (80001ac <__do_global_dtors_aux+0x18>)
 8000198:	7823      	ldrb	r3, [r4, #0]
 800019a:	b933      	cbnz	r3, 80001aa <__do_global_dtors_aux+0x16>
 800019c:	4b04      	ldr	r3, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x1c>)
 800019e:	b113      	cbz	r3, 80001a6 <__do_global_dtors_aux+0x12>
 80001a0:	4804      	ldr	r0, [pc, #16]	@ (80001b4 <__do_global_dtors_aux+0x20>)
 80001a2:	f3af 8000 	nop.w
 80001a6:	2301      	movs	r3, #1
 80001a8:	7023      	strb	r3, [r4, #0]
 80001aa:	bd10      	pop	{r4, pc}
 80001ac:	20000014 	.word	0x20000014
 80001b0:	00000000 	.word	0x00000000
 80001b4:	0800480c 	.word	0x0800480c

080001b8 <frame_dummy>:
 80001b8:	b508      	push	{r3, lr}
 80001ba:	4b03      	ldr	r3, [pc, #12]	@ (80001c8 <frame_dummy+0x10>)
 80001bc:	b11b      	cbz	r3, 80001c6 <frame_dummy+0xe>
 80001be:	4903      	ldr	r1, [pc, #12]	@ (80001cc <frame_dummy+0x14>)
 80001c0:	4803      	ldr	r0, [pc, #12]	@ (80001d0 <frame_dummy+0x18>)
 80001c2:	f3af 8000 	nop.w
 80001c6:	bd08      	pop	{r3, pc}
 80001c8:	00000000 	.word	0x00000000
 80001cc:	20000018 	.word	0x20000018
 80001d0:	0800480c 	.word	0x0800480c

080001d4 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 80001d4:	b580      	push	{r7, lr}
 80001d6:	b082      	sub	sp, #8
 80001d8:	af00      	add	r7, sp, #0
 80001da:	6078      	str	r0, [r7, #4]
	if (htim == &htim2){
 80001dc:	687b      	ldr	r3, [r7, #4]
 80001de:	4a8a      	ldr	r2, [pc, #552]	@ (8000408 <HAL_TIM_PeriodElapsedCallback+0x234>)
 80001e0:	4293      	cmp	r3, r2
 80001e2:	f040 80e6 	bne.w	80003b2 <HAL_TIM_PeriodElapsedCallback+0x1de>
		if (all % times == 0){//прореживание в зависимости от периода сигнала, поступающего на ADC
 80001e6:	4b89      	ldr	r3, [pc, #548]	@ (800040c <HAL_TIM_PeriodElapsedCallback+0x238>)
 80001e8:	681b      	ldr	r3, [r3, #0]
 80001ea:	4a89      	ldr	r2, [pc, #548]	@ (8000410 <HAL_TIM_PeriodElapsedCallback+0x23c>)
 80001ec:	f9b2 2000 	ldrsh.w	r2, [r2]
 80001f0:	fbb3 f1f2 	udiv	r1, r3, r2
 80001f4:	fb01 f202 	mul.w	r2, r1, r2
 80001f8:	1a9b      	subs	r3, r3, r2
 80001fa:	2b00      	cmp	r3, #0
 80001fc:	f040 80d4 	bne.w	80003a8 <HAL_TIM_PeriodElapsedCallback+0x1d4>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 8000200:	2200      	movs	r2, #0
 8000202:	2120      	movs	r1, #32
 8000204:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000208:	f002 fa10 	bl	800262c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_RESET);
 800020c:	2200      	movs	r2, #0
 800020e:	2140      	movs	r1, #64	@ 0x40
 8000210:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000214:	f002 fa0a 	bl	800262c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_RESET);
 8000218:	2200      	movs	r2, #0
 800021a:	2180      	movs	r1, #128	@ 0x80
 800021c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000220:	f002 fa04 	bl	800262c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);
 8000224:	2200      	movs	r2, #0
 8000226:	2140      	movs	r1, #64	@ 0x40
 8000228:	487a      	ldr	r0, [pc, #488]	@ (8000414 <HAL_TIM_PeriodElapsedCallback+0x240>)
 800022a:	f002 f9ff 	bl	800262c <HAL_GPIO_WritePin>
			switch(end_transmit){
 800022e:	4b7a      	ldr	r3, [pc, #488]	@ (8000418 <HAL_TIM_PeriodElapsedCallback+0x244>)
 8000230:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000234:	2b04      	cmp	r3, #4
 8000236:	f200 80b7 	bhi.w	80003a8 <HAL_TIM_PeriodElapsedCallback+0x1d4>
 800023a:	a201      	add	r2, pc, #4	@ (adr r2, 8000240 <HAL_TIM_PeriodElapsedCallback+0x6c>)
 800023c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000240:	080003a9 	.word	0x080003a9
 8000244:	08000255 	.word	0x08000255
 8000248:	08000287 	.word	0x08000287
 800024c:	080002d1 	.word	0x080002d1
 8000250:	08000333 	.word	0x08000333
				case 0:
					break;
				case 1:
					if (k == 0){
 8000254:	4b71      	ldr	r3, [pc, #452]	@ (800041c <HAL_TIM_PeriodElapsedCallback+0x248>)
 8000256:	f9b3 3000 	ldrsh.w	r3, [r3]
 800025a:	2b00      	cmp	r3, #0
 800025c:	d109      	bne.n	8000272 <HAL_TIM_PeriodElapsedCallback+0x9e>
						HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 800025e:	2200      	movs	r2, #0
 8000260:	2120      	movs	r1, #32
 8000262:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000266:	f002 f9e1 	bl	800262c <HAL_GPIO_WritePin>
						k = 1;
 800026a:	4b6c      	ldr	r3, [pc, #432]	@ (800041c <HAL_TIM_PeriodElapsedCallback+0x248>)
 800026c:	2201      	movs	r2, #1
 800026e:	801a      	strh	r2, [r3, #0]
					}
					else {
						HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
						k = 0;
					}
					break;
 8000270:	e09a      	b.n	80003a8 <HAL_TIM_PeriodElapsedCallback+0x1d4>
						HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
 8000272:	2201      	movs	r2, #1
 8000274:	2120      	movs	r1, #32
 8000276:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800027a:	f002 f9d7 	bl	800262c <HAL_GPIO_WritePin>
						k = 0;
 800027e:	4b67      	ldr	r3, [pc, #412]	@ (800041c <HAL_TIM_PeriodElapsedCallback+0x248>)
 8000280:	2200      	movs	r2, #0
 8000282:	801a      	strh	r2, [r3, #0]
					break;
 8000284:	e090      	b.n	80003a8 <HAL_TIM_PeriodElapsedCallback+0x1d4>
				case 2:
					if (k == 0){
 8000286:	4b65      	ldr	r3, [pc, #404]	@ (800041c <HAL_TIM_PeriodElapsedCallback+0x248>)
 8000288:	f9b3 3000 	ldrsh.w	r3, [r3]
 800028c:	2b00      	cmp	r3, #0
 800028e:	d10f      	bne.n	80002b0 <HAL_TIM_PeriodElapsedCallback+0xdc>
						HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 8000290:	2200      	movs	r2, #0
 8000292:	2120      	movs	r1, #32
 8000294:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000298:	f002 f9c8 	bl	800262c <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_RESET);
 800029c:	2200      	movs	r2, #0
 800029e:	2140      	movs	r1, #64	@ 0x40
 80002a0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80002a4:	f002 f9c2 	bl	800262c <HAL_GPIO_WritePin>
						k = 1;
 80002a8:	4b5c      	ldr	r3, [pc, #368]	@ (800041c <HAL_TIM_PeriodElapsedCallback+0x248>)
 80002aa:	2201      	movs	r2, #1
 80002ac:	801a      	strh	r2, [r3, #0]
					else {
						HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
						HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_SET);
						k = 0;
					}
					break;
 80002ae:	e07b      	b.n	80003a8 <HAL_TIM_PeriodElapsedCallback+0x1d4>
						HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
 80002b0:	2201      	movs	r2, #1
 80002b2:	2120      	movs	r1, #32
 80002b4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80002b8:	f002 f9b8 	bl	800262c <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_SET);
 80002bc:	2201      	movs	r2, #1
 80002be:	2140      	movs	r1, #64	@ 0x40
 80002c0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80002c4:	f002 f9b2 	bl	800262c <HAL_GPIO_WritePin>
						k = 0;
 80002c8:	4b54      	ldr	r3, [pc, #336]	@ (800041c <HAL_TIM_PeriodElapsedCallback+0x248>)
 80002ca:	2200      	movs	r2, #0
 80002cc:	801a      	strh	r2, [r3, #0]
					break;
 80002ce:	e06b      	b.n	80003a8 <HAL_TIM_PeriodElapsedCallback+0x1d4>
				case 3:
					if (k == 0){
 80002d0:	4b52      	ldr	r3, [pc, #328]	@ (800041c <HAL_TIM_PeriodElapsedCallback+0x248>)
 80002d2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80002d6:	2b00      	cmp	r3, #0
 80002d8:	d115      	bne.n	8000306 <HAL_TIM_PeriodElapsedCallback+0x132>
						HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 80002da:	2200      	movs	r2, #0
 80002dc:	2120      	movs	r1, #32
 80002de:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80002e2:	f002 f9a3 	bl	800262c <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_RESET);
 80002e6:	2200      	movs	r2, #0
 80002e8:	2140      	movs	r1, #64	@ 0x40
 80002ea:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80002ee:	f002 f99d 	bl	800262c <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_RESET);
 80002f2:	2200      	movs	r2, #0
 80002f4:	2180      	movs	r1, #128	@ 0x80
 80002f6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80002fa:	f002 f997 	bl	800262c <HAL_GPIO_WritePin>
						k = 1;
 80002fe:	4b47      	ldr	r3, [pc, #284]	@ (800041c <HAL_TIM_PeriodElapsedCallback+0x248>)
 8000300:	2201      	movs	r2, #1
 8000302:	801a      	strh	r2, [r3, #0]
						HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
						HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_SET);
						HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_SET);
						k = 0;
					}
					break;
 8000304:	e050      	b.n	80003a8 <HAL_TIM_PeriodElapsedCallback+0x1d4>
						HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
 8000306:	2201      	movs	r2, #1
 8000308:	2120      	movs	r1, #32
 800030a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800030e:	f002 f98d 	bl	800262c <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_SET);
 8000312:	2201      	movs	r2, #1
 8000314:	2140      	movs	r1, #64	@ 0x40
 8000316:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800031a:	f002 f987 	bl	800262c <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_SET);
 800031e:	2201      	movs	r2, #1
 8000320:	2180      	movs	r1, #128	@ 0x80
 8000322:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000326:	f002 f981 	bl	800262c <HAL_GPIO_WritePin>
						k = 0;
 800032a:	4b3c      	ldr	r3, [pc, #240]	@ (800041c <HAL_TIM_PeriodElapsedCallback+0x248>)
 800032c:	2200      	movs	r2, #0
 800032e:	801a      	strh	r2, [r3, #0]
					break;
 8000330:	e03a      	b.n	80003a8 <HAL_TIM_PeriodElapsedCallback+0x1d4>
				case 4:
					if (k == 0){
 8000332:	4b3a      	ldr	r3, [pc, #232]	@ (800041c <HAL_TIM_PeriodElapsedCallback+0x248>)
 8000334:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000338:	2b00      	cmp	r3, #0
 800033a:	d11a      	bne.n	8000372 <HAL_TIM_PeriodElapsedCallback+0x19e>
						HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 800033c:	2200      	movs	r2, #0
 800033e:	2120      	movs	r1, #32
 8000340:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000344:	f002 f972 	bl	800262c <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_RESET);
 8000348:	2200      	movs	r2, #0
 800034a:	2140      	movs	r1, #64	@ 0x40
 800034c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000350:	f002 f96c 	bl	800262c <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_RESET);
 8000354:	2200      	movs	r2, #0
 8000356:	2180      	movs	r1, #128	@ 0x80
 8000358:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800035c:	f002 f966 	bl	800262c <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);
 8000360:	2200      	movs	r2, #0
 8000362:	2140      	movs	r1, #64	@ 0x40
 8000364:	482b      	ldr	r0, [pc, #172]	@ (8000414 <HAL_TIM_PeriodElapsedCallback+0x240>)
 8000366:	f002 f961 	bl	800262c <HAL_GPIO_WritePin>
						k = 1;
 800036a:	4b2c      	ldr	r3, [pc, #176]	@ (800041c <HAL_TIM_PeriodElapsedCallback+0x248>)
 800036c:	2201      	movs	r2, #1
 800036e:	801a      	strh	r2, [r3, #0]
						HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_SET);
						HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_SET);
						HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_SET);
						k = 0;
					}
					break;
 8000370:	e019      	b.n	80003a6 <HAL_TIM_PeriodElapsedCallback+0x1d2>
						HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
 8000372:	2201      	movs	r2, #1
 8000374:	2120      	movs	r1, #32
 8000376:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800037a:	f002 f957 	bl	800262c <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_SET);
 800037e:	2201      	movs	r2, #1
 8000380:	2140      	movs	r1, #64	@ 0x40
 8000382:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000386:	f002 f951 	bl	800262c <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_SET);
 800038a:	2201      	movs	r2, #1
 800038c:	2180      	movs	r1, #128	@ 0x80
 800038e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000392:	f002 f94b 	bl	800262c <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_SET);
 8000396:	2201      	movs	r2, #1
 8000398:	2140      	movs	r1, #64	@ 0x40
 800039a:	481e      	ldr	r0, [pc, #120]	@ (8000414 <HAL_TIM_PeriodElapsedCallback+0x240>)
 800039c:	f002 f946 	bl	800262c <HAL_GPIO_WritePin>
						k = 0;
 80003a0:	4b1e      	ldr	r3, [pc, #120]	@ (800041c <HAL_TIM_PeriodElapsedCallback+0x248>)
 80003a2:	2200      	movs	r2, #0
 80003a4:	801a      	strh	r2, [r3, #0]
					break;
 80003a6:	bf00      	nop
			}
		}
		all++;
 80003a8:	4b18      	ldr	r3, [pc, #96]	@ (800040c <HAL_TIM_PeriodElapsedCallback+0x238>)
 80003aa:	681b      	ldr	r3, [r3, #0]
 80003ac:	3301      	adds	r3, #1
 80003ae:	4a17      	ldr	r2, [pc, #92]	@ (800040c <HAL_TIM_PeriodElapsedCallback+0x238>)
 80003b0:	6013      	str	r3, [r2, #0]
	}
	if (htim == &htim1){
 80003b2:	687b      	ldr	r3, [r7, #4]
 80003b4:	4a1a      	ldr	r2, [pc, #104]	@ (8000420 <HAL_TIM_PeriodElapsedCallback+0x24c>)
 80003b6:	4293      	cmp	r3, r2
 80003b8:	d122      	bne.n	8000400 <HAL_TIM_PeriodElapsedCallback+0x22c>
		  HAL_DAC_Start(&hdac1, DAC_CHANNEL_1);
 80003ba:	2100      	movs	r1, #0
 80003bc:	4819      	ldr	r0, [pc, #100]	@ (8000424 <HAL_TIM_PeriodElapsedCallback+0x250>)
 80003be:	f001 ff13 	bl	80021e8 <HAL_DAC_Start>
		  HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_12B_R, dac_value);
 80003c2:	4b19      	ldr	r3, [pc, #100]	@ (8000428 <HAL_TIM_PeriodElapsedCallback+0x254>)
 80003c4:	881b      	ldrh	r3, [r3, #0]
 80003c6:	2200      	movs	r2, #0
 80003c8:	2100      	movs	r1, #0
 80003ca:	4816      	ldr	r0, [pc, #88]	@ (8000424 <HAL_TIM_PeriodElapsedCallback+0x250>)
 80003cc:	f001 fee7 	bl	800219e <HAL_DAC_SetValue>
		  if (n == 0){
 80003d0:	4b16      	ldr	r3, [pc, #88]	@ (800042c <HAL_TIM_PeriodElapsedCallback+0x258>)
 80003d2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80003d6:	2b00      	cmp	r3, #0
 80003d8:	d107      	bne.n	80003ea <HAL_TIM_PeriodElapsedCallback+0x216>
			  dac_value = 2048;
 80003da:	4b13      	ldr	r3, [pc, #76]	@ (8000428 <HAL_TIM_PeriodElapsedCallback+0x254>)
 80003dc:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80003e0:	801a      	strh	r2, [r3, #0]
			  n = 1;
 80003e2:	4b12      	ldr	r3, [pc, #72]	@ (800042c <HAL_TIM_PeriodElapsedCallback+0x258>)
 80003e4:	2201      	movs	r2, #1
 80003e6:	801a      	strh	r2, [r3, #0]
		  else if (n == 1 ){
			  dac_value = 0;
			  n = 0;
		  }
	}
}
 80003e8:	e00a      	b.n	8000400 <HAL_TIM_PeriodElapsedCallback+0x22c>
		  else if (n == 1 ){
 80003ea:	4b10      	ldr	r3, [pc, #64]	@ (800042c <HAL_TIM_PeriodElapsedCallback+0x258>)
 80003ec:	f9b3 3000 	ldrsh.w	r3, [r3]
 80003f0:	2b01      	cmp	r3, #1
 80003f2:	d105      	bne.n	8000400 <HAL_TIM_PeriodElapsedCallback+0x22c>
			  dac_value = 0;
 80003f4:	4b0c      	ldr	r3, [pc, #48]	@ (8000428 <HAL_TIM_PeriodElapsedCallback+0x254>)
 80003f6:	2200      	movs	r2, #0
 80003f8:	801a      	strh	r2, [r3, #0]
			  n = 0;
 80003fa:	4b0c      	ldr	r3, [pc, #48]	@ (800042c <HAL_TIM_PeriodElapsedCallback+0x258>)
 80003fc:	2200      	movs	r2, #0
 80003fe:	801a      	strh	r2, [r3, #0]
}
 8000400:	bf00      	nop
 8000402:	3708      	adds	r7, #8
 8000404:	46bd      	mov	sp, r7
 8000406:	bd80      	pop	{r7, pc}
 8000408:	200000e0 	.word	0x200000e0
 800040c:	20000138 	.word	0x20000138
 8000410:	20000000 	.word	0x20000000
 8000414:	48000400 	.word	0x48000400
 8000418:	20000130 	.word	0x20000130
 800041c:	20000132 	.word	0x20000132
 8000420:	20000094 	.word	0x20000094
 8000424:	20000080 	.word	0x20000080
 8000428:	2000012e 	.word	0x2000012e
 800042c:	20000134 	.word	0x20000134

08000430 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000430:	b580      	push	{r7, lr}
 8000432:	b084      	sub	sp, #16
 8000434:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000436:	f000 fc2f 	bl	8000c98 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800043a:	f000 f8e7 	bl	800060c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800043e:	f000 fa85 	bl	800094c <MX_GPIO_Init>
  MX_DAC1_Init();
 8000442:	f000 f9b7 	bl	80007b4 <MX_DAC1_Init>
  MX_ADC1_Init();
 8000446:	f000 f945 	bl	80006d4 <MX_ADC1_Init>
  MX_TIM2_Init();
 800044a:	f000 fa31 	bl	80008b0 <MX_TIM2_Init>
  MX_TIM1_Init();
 800044e:	f000 f9db 	bl	8000808 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 8000452:	4864      	ldr	r0, [pc, #400]	@ (80005e4 <main+0x1b4>)
 8000454:	f003 fd5c 	bl	8003f10 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim1);
 8000458:	4863      	ldr	r0, [pc, #396]	@ (80005e8 <main+0x1b8>)
 800045a:	f003 fd59 	bl	8003f10 <HAL_TIM_Base_Start_IT>
  {
	  /*dac_value++;
	  if (dac_value > 4000){
		  dac_value = 0;
	  }*/
	  HAL_ADC_Start(&hadc1);
 800045e:	4863      	ldr	r0, [pc, #396]	@ (80005ec <main+0x1bc>)
 8000460:	f000 fe9e 	bl	80011a0 <HAL_ADC_Start>
	  HAL_ADC_PollForConversion(&hadc1, 100);
 8000464:	2164      	movs	r1, #100	@ 0x64
 8000466:	4861      	ldr	r0, [pc, #388]	@ (80005ec <main+0x1bc>)
 8000468:	f000 ffb0 	bl	80013cc <HAL_ADC_PollForConversion>
	  adc_value = HAL_ADC_GetValue(&hadc1);
 800046c:	485f      	ldr	r0, [pc, #380]	@ (80005ec <main+0x1bc>)
 800046e:	f001 f8af 	bl	80015d0 <HAL_ADC_GetValue>
 8000472:	4603      	mov	r3, r0
 8000474:	b29a      	uxth	r2, r3
 8000476:	4b5e      	ldr	r3, [pc, #376]	@ (80005f0 <main+0x1c0>)
 8000478:	801a      	strh	r2, [r3, #0]
	  adc_array[i] = adc_value;
 800047a:	4b5d      	ldr	r3, [pc, #372]	@ (80005f0 <main+0x1c0>)
 800047c:	881a      	ldrh	r2, [r3, #0]
 800047e:	4b5d      	ldr	r3, [pc, #372]	@ (80005f4 <main+0x1c4>)
 8000480:	681b      	ldr	r3, [r3, #0]
 8000482:	4611      	mov	r1, r2
 8000484:	4a5c      	ldr	r2, [pc, #368]	@ (80005f8 <main+0x1c8>)
 8000486:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	  i++;
 800048a:	4b5a      	ldr	r3, [pc, #360]	@ (80005f4 <main+0x1c4>)
 800048c:	681b      	ldr	r3, [r3, #0]
 800048e:	3301      	adds	r3, #1
 8000490:	4a58      	ldr	r2, [pc, #352]	@ (80005f4 <main+0x1c4>)
 8000492:	6013      	str	r3, [r2, #0]
	  if (i == 100){//происходит анализ массива, полученного с DAC
 8000494:	4b57      	ldr	r3, [pc, #348]	@ (80005f4 <main+0x1c4>)
 8000496:	681b      	ldr	r3, [r3, #0]
 8000498:	2b64      	cmp	r3, #100	@ 0x64
 800049a:	d167      	bne.n	800056c <main+0x13c>
		  volatile int max = 0;
 800049c:	2300      	movs	r3, #0
 800049e:	60bb      	str	r3, [r7, #8]
		  volatile int period;
		  for (int j = 0; j < 99; j++ ){
 80004a0:	2300      	movs	r3, #0
 80004a2:	60fb      	str	r3, [r7, #12]
 80004a4:	e053      	b.n	800054e <main+0x11e>
			  if (adc_array[i] > max){
 80004a6:	4b53      	ldr	r3, [pc, #332]	@ (80005f4 <main+0x1c4>)
 80004a8:	681b      	ldr	r3, [r3, #0]
 80004aa:	4a53      	ldr	r2, [pc, #332]	@ (80005f8 <main+0x1c8>)
 80004ac:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80004b0:	68bb      	ldr	r3, [r7, #8]
 80004b2:	429a      	cmp	r2, r3
 80004b4:	dd05      	ble.n	80004c2 <main+0x92>
				  max = adc_array[i];
 80004b6:	4b4f      	ldr	r3, [pc, #316]	@ (80005f4 <main+0x1c4>)
 80004b8:	681b      	ldr	r3, [r3, #0]
 80004ba:	4a4f      	ldr	r2, [pc, #316]	@ (80005f8 <main+0x1c8>)
 80004bc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80004c0:	60bb      	str	r3, [r7, #8]
			  }
			  if (adc_array[i] < 10 && m == 0 && adc_array[i-1] > 10){
 80004c2:	4b4c      	ldr	r3, [pc, #304]	@ (80005f4 <main+0x1c4>)
 80004c4:	681b      	ldr	r3, [r3, #0]
 80004c6:	4a4c      	ldr	r2, [pc, #304]	@ (80005f8 <main+0x1c8>)
 80004c8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80004cc:	2b09      	cmp	r3, #9
 80004ce:	dc19      	bgt.n	8000504 <main+0xd4>
 80004d0:	4b4a      	ldr	r3, [pc, #296]	@ (80005fc <main+0x1cc>)
 80004d2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80004d6:	2b00      	cmp	r3, #0
 80004d8:	d114      	bne.n	8000504 <main+0xd4>
 80004da:	4b46      	ldr	r3, [pc, #280]	@ (80005f4 <main+0x1c4>)
 80004dc:	681b      	ldr	r3, [r3, #0]
 80004de:	3b01      	subs	r3, #1
 80004e0:	4a45      	ldr	r2, [pc, #276]	@ (80005f8 <main+0x1c8>)
 80004e2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80004e6:	2b0a      	cmp	r3, #10
 80004e8:	dd0c      	ble.n	8000504 <main+0xd4>
				  m++;
 80004ea:	4b44      	ldr	r3, [pc, #272]	@ (80005fc <main+0x1cc>)
 80004ec:	f9b3 3000 	ldrsh.w	r3, [r3]
 80004f0:	b29b      	uxth	r3, r3
 80004f2:	3301      	adds	r3, #1
 80004f4:	b29b      	uxth	r3, r3
 80004f6:	b21a      	sxth	r2, r3
 80004f8:	4b40      	ldr	r3, [pc, #256]	@ (80005fc <main+0x1cc>)
 80004fa:	801a      	strh	r2, [r3, #0]
				  period = i;
 80004fc:	4b3d      	ldr	r3, [pc, #244]	@ (80005f4 <main+0x1c4>)
 80004fe:	681b      	ldr	r3, [r3, #0]
 8000500:	607b      	str	r3, [r7, #4]
 8000502:	e021      	b.n	8000548 <main+0x118>
			  }
			  else if(adc_array[i] > 10 && m == 1 && adc_array[i-1] < 10){
 8000504:	4b3b      	ldr	r3, [pc, #236]	@ (80005f4 <main+0x1c4>)
 8000506:	681b      	ldr	r3, [r3, #0]
 8000508:	4a3b      	ldr	r2, [pc, #236]	@ (80005f8 <main+0x1c8>)
 800050a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800050e:	2b0a      	cmp	r3, #10
 8000510:	dd1a      	ble.n	8000548 <main+0x118>
 8000512:	4b3a      	ldr	r3, [pc, #232]	@ (80005fc <main+0x1cc>)
 8000514:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000518:	2b01      	cmp	r3, #1
 800051a:	d115      	bne.n	8000548 <main+0x118>
 800051c:	4b35      	ldr	r3, [pc, #212]	@ (80005f4 <main+0x1c4>)
 800051e:	681b      	ldr	r3, [r3, #0]
 8000520:	3b01      	subs	r3, #1
 8000522:	4a35      	ldr	r2, [pc, #212]	@ (80005f8 <main+0x1c8>)
 8000524:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000528:	2b09      	cmp	r3, #9
 800052a:	dc0d      	bgt.n	8000548 <main+0x118>
				  m ++;
 800052c:	4b33      	ldr	r3, [pc, #204]	@ (80005fc <main+0x1cc>)
 800052e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000532:	b29b      	uxth	r3, r3
 8000534:	3301      	adds	r3, #1
 8000536:	b29b      	uxth	r3, r3
 8000538:	b21a      	sxth	r2, r3
 800053a:	4b30      	ldr	r3, [pc, #192]	@ (80005fc <main+0x1cc>)
 800053c:	801a      	strh	r2, [r3, #0]
				  period = i - period;
 800053e:	4b2d      	ldr	r3, [pc, #180]	@ (80005f4 <main+0x1c4>)
 8000540:	681a      	ldr	r2, [r3, #0]
 8000542:	687b      	ldr	r3, [r7, #4]
 8000544:	1ad3      	subs	r3, r2, r3
 8000546:	607b      	str	r3, [r7, #4]
		  for (int j = 0; j < 99; j++ ){
 8000548:	68fb      	ldr	r3, [r7, #12]
 800054a:	3301      	adds	r3, #1
 800054c:	60fb      	str	r3, [r7, #12]
 800054e:	68fb      	ldr	r3, [r7, #12]
 8000550:	2b62      	cmp	r3, #98	@ 0x62
 8000552:	dda8      	ble.n	80004a6 <main+0x76>

			  }
		  }
		  m = 0;
 8000554:	4b29      	ldr	r3, [pc, #164]	@ (80005fc <main+0x1cc>)
 8000556:	2200      	movs	r2, #0
 8000558:	801a      	strh	r2, [r3, #0]
		  amplitude = max;
 800055a:	68bb      	ldr	r3, [r7, #8]
 800055c:	4a28      	ldr	r2, [pc, #160]	@ (8000600 <main+0x1d0>)
 800055e:	6013      	str	r3, [r2, #0]
		  times = //period;
		  i = 0;
 8000560:	4b24      	ldr	r3, [pc, #144]	@ (80005f4 <main+0x1c4>)
 8000562:	2200      	movs	r2, #0
 8000564:	601a      	str	r2, [r3, #0]
		  times = //period;
 8000566:	4b27      	ldr	r3, [pc, #156]	@ (8000604 <main+0x1d4>)
 8000568:	2200      	movs	r2, #0
 800056a:	801a      	strh	r2, [r3, #0]
	  }
	  //snprintf(trans_str, 63, "ADC %d\n", adc_value);
	  //HAL_UART_Transmit_IT(&huart1, (uint8_t*)trans_str, strlen(trans_str));
	  //end_transmit = 0;
	  if (amplitude > 0 && amplitude <= 1000) end_transmit = 1;
 800056c:	4b24      	ldr	r3, [pc, #144]	@ (8000600 <main+0x1d0>)
 800056e:	681b      	ldr	r3, [r3, #0]
 8000570:	2b00      	cmp	r3, #0
 8000572:	dd08      	ble.n	8000586 <main+0x156>
 8000574:	4b22      	ldr	r3, [pc, #136]	@ (8000600 <main+0x1d0>)
 8000576:	681b      	ldr	r3, [r3, #0]
 8000578:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800057c:	dc03      	bgt.n	8000586 <main+0x156>
 800057e:	4b22      	ldr	r3, [pc, #136]	@ (8000608 <main+0x1d8>)
 8000580:	2201      	movs	r2, #1
 8000582:	801a      	strh	r2, [r3, #0]
 8000584:	e02a      	b.n	80005dc <main+0x1ac>
	  else if (amplitude > 1000 && amplitude <= 2000) end_transmit = 2;
 8000586:	4b1e      	ldr	r3, [pc, #120]	@ (8000600 <main+0x1d0>)
 8000588:	681b      	ldr	r3, [r3, #0]
 800058a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800058e:	dd08      	ble.n	80005a2 <main+0x172>
 8000590:	4b1b      	ldr	r3, [pc, #108]	@ (8000600 <main+0x1d0>)
 8000592:	681b      	ldr	r3, [r3, #0]
 8000594:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8000598:	dc03      	bgt.n	80005a2 <main+0x172>
 800059a:	4b1b      	ldr	r3, [pc, #108]	@ (8000608 <main+0x1d8>)
 800059c:	2202      	movs	r2, #2
 800059e:	801a      	strh	r2, [r3, #0]
 80005a0:	e01c      	b.n	80005dc <main+0x1ac>
	  else if (amplitude > 2000 && amplitude <= 3000) end_transmit = 3;
 80005a2:	4b17      	ldr	r3, [pc, #92]	@ (8000600 <main+0x1d0>)
 80005a4:	681b      	ldr	r3, [r3, #0]
 80005a6:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 80005aa:	dd09      	ble.n	80005c0 <main+0x190>
 80005ac:	4b14      	ldr	r3, [pc, #80]	@ (8000600 <main+0x1d0>)
 80005ae:	681b      	ldr	r3, [r3, #0]
 80005b0:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 80005b4:	4293      	cmp	r3, r2
 80005b6:	dc03      	bgt.n	80005c0 <main+0x190>
 80005b8:	4b13      	ldr	r3, [pc, #76]	@ (8000608 <main+0x1d8>)
 80005ba:	2203      	movs	r2, #3
 80005bc:	801a      	strh	r2, [r3, #0]
 80005be:	e00d      	b.n	80005dc <main+0x1ac>
	  else if (amplitude > 3000 && amplitude <= 4000) end_transmit = 4;
 80005c0:	4b0f      	ldr	r3, [pc, #60]	@ (8000600 <main+0x1d0>)
 80005c2:	681b      	ldr	r3, [r3, #0]
 80005c4:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 80005c8:	4293      	cmp	r3, r2
 80005ca:	dd07      	ble.n	80005dc <main+0x1ac>
 80005cc:	4b0c      	ldr	r3, [pc, #48]	@ (8000600 <main+0x1d0>)
 80005ce:	681b      	ldr	r3, [r3, #0]
 80005d0:	f5b3 6f7a 	cmp.w	r3, #4000	@ 0xfa0
 80005d4:	dc02      	bgt.n	80005dc <main+0x1ac>
 80005d6:	4b0c      	ldr	r3, [pc, #48]	@ (8000608 <main+0x1d8>)
 80005d8:	2204      	movs	r2, #4
 80005da:	801a      	strh	r2, [r3, #0]
	  HAL_Delay(10);
 80005dc:	200a      	movs	r0, #10
 80005de:	f000 fbc1 	bl	8000d64 <HAL_Delay>
	  HAL_ADC_Start(&hadc1);
 80005e2:	e73c      	b.n	800045e <main+0x2e>
 80005e4:	200000e0 	.word	0x200000e0
 80005e8:	20000094 	.word	0x20000094
 80005ec:	20000030 	.word	0x20000030
 80005f0:	2000012c 	.word	0x2000012c
 80005f4:	200002cc 	.word	0x200002cc
 80005f8:	2000013c 	.word	0x2000013c
 80005fc:	200002d0 	.word	0x200002d0
 8000600:	20000004 	.word	0x20000004
 8000604:	20000000 	.word	0x20000000
 8000608:	20000130 	.word	0x20000130

0800060c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800060c:	b580      	push	{r7, lr}
 800060e:	b0a6      	sub	sp, #152	@ 0x98
 8000610:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000612:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 8000616:	2228      	movs	r2, #40	@ 0x28
 8000618:	2100      	movs	r1, #0
 800061a:	4618      	mov	r0, r3
 800061c:	f004 f8ca 	bl	80047b4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000620:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8000624:	2200      	movs	r2, #0
 8000626:	601a      	str	r2, [r3, #0]
 8000628:	605a      	str	r2, [r3, #4]
 800062a:	609a      	str	r2, [r3, #8]
 800062c:	60da      	str	r2, [r3, #12]
 800062e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000630:	1d3b      	adds	r3, r7, #4
 8000632:	2258      	movs	r2, #88	@ 0x58
 8000634:	2100      	movs	r1, #0
 8000636:	4618      	mov	r0, r3
 8000638:	f004 f8bc 	bl	80047b4 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800063c:	2302      	movs	r3, #2
 800063e:	673b      	str	r3, [r7, #112]	@ 0x70
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000640:	2301      	movs	r3, #1
 8000642:	67fb      	str	r3, [r7, #124]	@ 0x7c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000644:	2310      	movs	r3, #16
 8000646:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800064a:	2302      	movs	r3, #2
 800064c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000650:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000654:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL2;
 8000658:	2300      	movs	r3, #0
 800065a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 800065e:	2300      	movs	r3, #0
 8000660:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000664:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 8000668:	4618      	mov	r0, r3
 800066a:	f001 fff7 	bl	800265c <HAL_RCC_OscConfig>
 800066e:	4603      	mov	r3, r0
 8000670:	2b00      	cmp	r3, #0
 8000672:	d001      	beq.n	8000678 <SystemClock_Config+0x6c>
  {
    Error_Handler();
 8000674:	f000 f9be 	bl	80009f4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000678:	230f      	movs	r3, #15
 800067a:	65fb      	str	r3, [r7, #92]	@ 0x5c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800067c:	2300      	movs	r3, #0
 800067e:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000680:	2300      	movs	r3, #0
 8000682:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000684:	2300      	movs	r3, #0
 8000686:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000688:	2300      	movs	r3, #0
 800068a:	66fb      	str	r3, [r7, #108]	@ 0x6c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800068c:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8000690:	2100      	movs	r1, #0
 8000692:	4618      	mov	r0, r3
 8000694:	f003 f806 	bl	80036a4 <HAL_RCC_ClockConfig>
 8000698:	4603      	mov	r3, r0
 800069a:	2b00      	cmp	r3, #0
 800069c:	d001      	beq.n	80006a2 <SystemClock_Config+0x96>
  {
    Error_Handler();
 800069e:	f000 f9a9 	bl	80009f4 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_TIM1|RCC_PERIPHCLK_ADC12
 80006a2:	4b0b      	ldr	r3, [pc, #44]	@ (80006d0 <SystemClock_Config+0xc4>)
 80006a4:	607b      	str	r3, [r7, #4]
                              |RCC_PERIPHCLK_TIM2;
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12PLLCLK_DIV2;
 80006a6:	f44f 7388 	mov.w	r3, #272	@ 0x110
 80006aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLK_HCLK;
 80006ac:	2300      	movs	r3, #0
 80006ae:	63bb      	str	r3, [r7, #56]	@ 0x38
  PeriphClkInit.Tim2ClockSelection = RCC_TIM2CLK_HCLK;
 80006b0:	2300      	movs	r3, #0
 80006b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80006b4:	1d3b      	adds	r3, r7, #4
 80006b6:	4618      	mov	r0, r3
 80006b8:	f003 f9b6 	bl	8003a28 <HAL_RCCEx_PeriphCLKConfig>
 80006bc:	4603      	mov	r3, r0
 80006be:	2b00      	cmp	r3, #0
 80006c0:	d001      	beq.n	80006c6 <SystemClock_Config+0xba>
  {
    Error_Handler();
 80006c2:	f000 f997 	bl	80009f4 <Error_Handler>
  }
}
 80006c6:	bf00      	nop
 80006c8:	3798      	adds	r7, #152	@ 0x98
 80006ca:	46bd      	mov	sp, r7
 80006cc:	bd80      	pop	{r7, pc}
 80006ce:	bf00      	nop
 80006d0:	00101080 	.word	0x00101080

080006d4 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80006d4:	b580      	push	{r7, lr}
 80006d6:	b08a      	sub	sp, #40	@ 0x28
 80006d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80006da:	f107 031c 	add.w	r3, r7, #28
 80006de:	2200      	movs	r2, #0
 80006e0:	601a      	str	r2, [r3, #0]
 80006e2:	605a      	str	r2, [r3, #4]
 80006e4:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80006e6:	1d3b      	adds	r3, r7, #4
 80006e8:	2200      	movs	r2, #0
 80006ea:	601a      	str	r2, [r3, #0]
 80006ec:	605a      	str	r2, [r3, #4]
 80006ee:	609a      	str	r2, [r3, #8]
 80006f0:	60da      	str	r2, [r3, #12]
 80006f2:	611a      	str	r2, [r3, #16]
 80006f4:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80006f6:	4b2e      	ldr	r3, [pc, #184]	@ (80007b0 <MX_ADC1_Init+0xdc>)
 80006f8:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 80006fc:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80006fe:	4b2c      	ldr	r3, [pc, #176]	@ (80007b0 <MX_ADC1_Init+0xdc>)
 8000700:	2200      	movs	r2, #0
 8000702:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000704:	4b2a      	ldr	r3, [pc, #168]	@ (80007b0 <MX_ADC1_Init+0xdc>)
 8000706:	2200      	movs	r2, #0
 8000708:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800070a:	4b29      	ldr	r3, [pc, #164]	@ (80007b0 <MX_ADC1_Init+0xdc>)
 800070c:	2200      	movs	r2, #0
 800070e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000710:	4b27      	ldr	r3, [pc, #156]	@ (80007b0 <MX_ADC1_Init+0xdc>)
 8000712:	2200      	movs	r2, #0
 8000714:	765a      	strb	r2, [r3, #25]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000716:	4b26      	ldr	r3, [pc, #152]	@ (80007b0 <MX_ADC1_Init+0xdc>)
 8000718:	2200      	movs	r2, #0
 800071a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800071e:	4b24      	ldr	r3, [pc, #144]	@ (80007b0 <MX_ADC1_Init+0xdc>)
 8000720:	2200      	movs	r2, #0
 8000722:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000724:	4b22      	ldr	r3, [pc, #136]	@ (80007b0 <MX_ADC1_Init+0xdc>)
 8000726:	2201      	movs	r2, #1
 8000728:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800072a:	4b21      	ldr	r3, [pc, #132]	@ (80007b0 <MX_ADC1_Init+0xdc>)
 800072c:	2200      	movs	r2, #0
 800072e:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000730:	4b1f      	ldr	r3, [pc, #124]	@ (80007b0 <MX_ADC1_Init+0xdc>)
 8000732:	2201      	movs	r2, #1
 8000734:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000736:	4b1e      	ldr	r3, [pc, #120]	@ (80007b0 <MX_ADC1_Init+0xdc>)
 8000738:	2200      	movs	r2, #0
 800073a:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800073e:	4b1c      	ldr	r3, [pc, #112]	@ (80007b0 <MX_ADC1_Init+0xdc>)
 8000740:	2204      	movs	r2, #4
 8000742:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000744:	4b1a      	ldr	r3, [pc, #104]	@ (80007b0 <MX_ADC1_Init+0xdc>)
 8000746:	2200      	movs	r2, #0
 8000748:	761a      	strb	r2, [r3, #24]
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 800074a:	4b19      	ldr	r3, [pc, #100]	@ (80007b0 <MX_ADC1_Init+0xdc>)
 800074c:	2200      	movs	r2, #0
 800074e:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000750:	4817      	ldr	r0, [pc, #92]	@ (80007b0 <MX_ADC1_Init+0xdc>)
 8000752:	f000 fb2b 	bl	8000dac <HAL_ADC_Init>
 8000756:	4603      	mov	r3, r0
 8000758:	2b00      	cmp	r3, #0
 800075a:	d001      	beq.n	8000760 <MX_ADC1_Init+0x8c>
  {
    Error_Handler();
 800075c:	f000 f94a 	bl	80009f4 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000760:	2300      	movs	r3, #0
 8000762:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000764:	f107 031c 	add.w	r3, r7, #28
 8000768:	4619      	mov	r1, r3
 800076a:	4811      	ldr	r0, [pc, #68]	@ (80007b0 <MX_ADC1_Init+0xdc>)
 800076c:	f001 fa28 	bl	8001bc0 <HAL_ADCEx_MultiModeConfigChannel>
 8000770:	4603      	mov	r3, r0
 8000772:	2b00      	cmp	r3, #0
 8000774:	d001      	beq.n	800077a <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 8000776:	f000 f93d 	bl	80009f4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800077a:	2301      	movs	r3, #1
 800077c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800077e:	2301      	movs	r3, #1
 8000780:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000782:	2300      	movs	r3, #0
 8000784:	613b      	str	r3, [r7, #16]
  sConfig.SamplingTime = ADC_SAMPLETIME_19CYCLES_5;
 8000786:	2304      	movs	r3, #4
 8000788:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800078a:	2300      	movs	r3, #0
 800078c:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 800078e:	2300      	movs	r3, #0
 8000790:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000792:	1d3b      	adds	r3, r7, #4
 8000794:	4619      	mov	r1, r3
 8000796:	4806      	ldr	r0, [pc, #24]	@ (80007b0 <MX_ADC1_Init+0xdc>)
 8000798:	f000 ff28 	bl	80015ec <HAL_ADC_ConfigChannel>
 800079c:	4603      	mov	r3, r0
 800079e:	2b00      	cmp	r3, #0
 80007a0:	d001      	beq.n	80007a6 <MX_ADC1_Init+0xd2>
  {
    Error_Handler();
 80007a2:	f000 f927 	bl	80009f4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80007a6:	bf00      	nop
 80007a8:	3728      	adds	r7, #40	@ 0x28
 80007aa:	46bd      	mov	sp, r7
 80007ac:	bd80      	pop	{r7, pc}
 80007ae:	bf00      	nop
 80007b0:	20000030 	.word	0x20000030

080007b4 <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 80007b4:	b580      	push	{r7, lr}
 80007b6:	b084      	sub	sp, #16
 80007b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 80007ba:	1d3b      	adds	r3, r7, #4
 80007bc:	2200      	movs	r2, #0
 80007be:	601a      	str	r2, [r3, #0]
 80007c0:	605a      	str	r2, [r3, #4]
 80007c2:	609a      	str	r2, [r3, #8]

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 80007c4:	4b0e      	ldr	r3, [pc, #56]	@ (8000800 <MX_DAC1_Init+0x4c>)
 80007c6:	4a0f      	ldr	r2, [pc, #60]	@ (8000804 <MX_DAC1_Init+0x50>)
 80007c8:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 80007ca:	480d      	ldr	r0, [pc, #52]	@ (8000800 <MX_DAC1_Init+0x4c>)
 80007cc:	f001 fcc5 	bl	800215a <HAL_DAC_Init>
 80007d0:	4603      	mov	r3, r0
 80007d2:	2b00      	cmp	r3, #0
 80007d4:	d001      	beq.n	80007da <MX_DAC1_Init+0x26>
  {
    Error_Handler();
 80007d6:	f000 f90d 	bl	80009f4 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 80007da:	2300      	movs	r3, #0
 80007dc:	607b      	str	r3, [r7, #4]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 80007de:	2300      	movs	r3, #0
 80007e0:	60bb      	str	r3, [r7, #8]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80007e2:	1d3b      	adds	r3, r7, #4
 80007e4:	2200      	movs	r2, #0
 80007e6:	4619      	mov	r1, r3
 80007e8:	4805      	ldr	r0, [pc, #20]	@ (8000800 <MX_DAC1_Init+0x4c>)
 80007ea:	f001 fd48 	bl	800227e <HAL_DAC_ConfigChannel>
 80007ee:	4603      	mov	r3, r0
 80007f0:	2b00      	cmp	r3, #0
 80007f2:	d001      	beq.n	80007f8 <MX_DAC1_Init+0x44>
  {
    Error_Handler();
 80007f4:	f000 f8fe 	bl	80009f4 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 80007f8:	bf00      	nop
 80007fa:	3710      	adds	r7, #16
 80007fc:	46bd      	mov	sp, r7
 80007fe:	bd80      	pop	{r7, pc}
 8000800:	20000080 	.word	0x20000080
 8000804:	40007400 	.word	0x40007400

08000808 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000808:	b580      	push	{r7, lr}
 800080a:	b088      	sub	sp, #32
 800080c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800080e:	f107 0310 	add.w	r3, r7, #16
 8000812:	2200      	movs	r2, #0
 8000814:	601a      	str	r2, [r3, #0]
 8000816:	605a      	str	r2, [r3, #4]
 8000818:	609a      	str	r2, [r3, #8]
 800081a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800081c:	1d3b      	adds	r3, r7, #4
 800081e:	2200      	movs	r2, #0
 8000820:	601a      	str	r2, [r3, #0]
 8000822:	605a      	str	r2, [r3, #4]
 8000824:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000826:	4b20      	ldr	r3, [pc, #128]	@ (80008a8 <MX_TIM1_Init+0xa0>)
 8000828:	4a20      	ldr	r2, [pc, #128]	@ (80008ac <MX_TIM1_Init+0xa4>)
 800082a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 35;
 800082c:	4b1e      	ldr	r3, [pc, #120]	@ (80008a8 <MX_TIM1_Init+0xa0>)
 800082e:	2223      	movs	r2, #35	@ 0x23
 8000830:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000832:	4b1d      	ldr	r3, [pc, #116]	@ (80008a8 <MX_TIM1_Init+0xa0>)
 8000834:	2200      	movs	r2, #0
 8000836:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 10000;
 8000838:	4b1b      	ldr	r3, [pc, #108]	@ (80008a8 <MX_TIM1_Init+0xa0>)
 800083a:	f242 7210 	movw	r2, #10000	@ 0x2710
 800083e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000840:	4b19      	ldr	r3, [pc, #100]	@ (80008a8 <MX_TIM1_Init+0xa0>)
 8000842:	2200      	movs	r2, #0
 8000844:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000846:	4b18      	ldr	r3, [pc, #96]	@ (80008a8 <MX_TIM1_Init+0xa0>)
 8000848:	2200      	movs	r2, #0
 800084a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800084c:	4b16      	ldr	r3, [pc, #88]	@ (80008a8 <MX_TIM1_Init+0xa0>)
 800084e:	2200      	movs	r2, #0
 8000850:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000852:	4815      	ldr	r0, [pc, #84]	@ (80008a8 <MX_TIM1_Init+0xa0>)
 8000854:	f003 fb04 	bl	8003e60 <HAL_TIM_Base_Init>
 8000858:	4603      	mov	r3, r0
 800085a:	2b00      	cmp	r3, #0
 800085c:	d001      	beq.n	8000862 <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 800085e:	f000 f8c9 	bl	80009f4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000862:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000866:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000868:	f107 0310 	add.w	r3, r7, #16
 800086c:	4619      	mov	r1, r3
 800086e:	480e      	ldr	r0, [pc, #56]	@ (80008a8 <MX_TIM1_Init+0xa0>)
 8000870:	f003 fcc0 	bl	80041f4 <HAL_TIM_ConfigClockSource>
 8000874:	4603      	mov	r3, r0
 8000876:	2b00      	cmp	r3, #0
 8000878:	d001      	beq.n	800087e <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 800087a:	f000 f8bb 	bl	80009f4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800087e:	2300      	movs	r3, #0
 8000880:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000882:	2300      	movs	r3, #0
 8000884:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000886:	2300      	movs	r3, #0
 8000888:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800088a:	1d3b      	adds	r3, r7, #4
 800088c:	4619      	mov	r1, r3
 800088e:	4806      	ldr	r0, [pc, #24]	@ (80008a8 <MX_TIM1_Init+0xa0>)
 8000890:	f003 fee6 	bl	8004660 <HAL_TIMEx_MasterConfigSynchronization>
 8000894:	4603      	mov	r3, r0
 8000896:	2b00      	cmp	r3, #0
 8000898:	d001      	beq.n	800089e <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 800089a:	f000 f8ab 	bl	80009f4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 800089e:	bf00      	nop
 80008a0:	3720      	adds	r7, #32
 80008a2:	46bd      	mov	sp, r7
 80008a4:	bd80      	pop	{r7, pc}
 80008a6:	bf00      	nop
 80008a8:	20000094 	.word	0x20000094
 80008ac:	40012c00 	.word	0x40012c00

080008b0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80008b0:	b580      	push	{r7, lr}
 80008b2:	b088      	sub	sp, #32
 80008b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80008b6:	f107 0310 	add.w	r3, r7, #16
 80008ba:	2200      	movs	r2, #0
 80008bc:	601a      	str	r2, [r3, #0]
 80008be:	605a      	str	r2, [r3, #4]
 80008c0:	609a      	str	r2, [r3, #8]
 80008c2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80008c4:	1d3b      	adds	r3, r7, #4
 80008c6:	2200      	movs	r2, #0
 80008c8:	601a      	str	r2, [r3, #0]
 80008ca:	605a      	str	r2, [r3, #4]
 80008cc:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80008ce:	4b1e      	ldr	r3, [pc, #120]	@ (8000948 <MX_TIM2_Init+0x98>)
 80008d0:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80008d4:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 72;
 80008d6:	4b1c      	ldr	r3, [pc, #112]	@ (8000948 <MX_TIM2_Init+0x98>)
 80008d8:	2248      	movs	r2, #72	@ 0x48
 80008da:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80008dc:	4b1a      	ldr	r3, [pc, #104]	@ (8000948 <MX_TIM2_Init+0x98>)
 80008de:	2200      	movs	r2, #0
 80008e0:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 50000;
 80008e2:	4b19      	ldr	r3, [pc, #100]	@ (8000948 <MX_TIM2_Init+0x98>)
 80008e4:	f24c 3250 	movw	r2, #50000	@ 0xc350
 80008e8:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80008ea:	4b17      	ldr	r3, [pc, #92]	@ (8000948 <MX_TIM2_Init+0x98>)
 80008ec:	2200      	movs	r2, #0
 80008ee:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80008f0:	4b15      	ldr	r3, [pc, #84]	@ (8000948 <MX_TIM2_Init+0x98>)
 80008f2:	2200      	movs	r2, #0
 80008f4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80008f6:	4814      	ldr	r0, [pc, #80]	@ (8000948 <MX_TIM2_Init+0x98>)
 80008f8:	f003 fab2 	bl	8003e60 <HAL_TIM_Base_Init>
 80008fc:	4603      	mov	r3, r0
 80008fe:	2b00      	cmp	r3, #0
 8000900:	d001      	beq.n	8000906 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8000902:	f000 f877 	bl	80009f4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000906:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800090a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800090c:	f107 0310 	add.w	r3, r7, #16
 8000910:	4619      	mov	r1, r3
 8000912:	480d      	ldr	r0, [pc, #52]	@ (8000948 <MX_TIM2_Init+0x98>)
 8000914:	f003 fc6e 	bl	80041f4 <HAL_TIM_ConfigClockSource>
 8000918:	4603      	mov	r3, r0
 800091a:	2b00      	cmp	r3, #0
 800091c:	d001      	beq.n	8000922 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 800091e:	f000 f869 	bl	80009f4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000922:	2300      	movs	r3, #0
 8000924:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000926:	2300      	movs	r3, #0
 8000928:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800092a:	1d3b      	adds	r3, r7, #4
 800092c:	4619      	mov	r1, r3
 800092e:	4806      	ldr	r0, [pc, #24]	@ (8000948 <MX_TIM2_Init+0x98>)
 8000930:	f003 fe96 	bl	8004660 <HAL_TIMEx_MasterConfigSynchronization>
 8000934:	4603      	mov	r3, r0
 8000936:	2b00      	cmp	r3, #0
 8000938:	d001      	beq.n	800093e <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 800093a:	f000 f85b 	bl	80009f4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800093e:	bf00      	nop
 8000940:	3720      	adds	r7, #32
 8000942:	46bd      	mov	sp, r7
 8000944:	bd80      	pop	{r7, pc}
 8000946:	bf00      	nop
 8000948:	200000e0 	.word	0x200000e0

0800094c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800094c:	b580      	push	{r7, lr}
 800094e:	b088      	sub	sp, #32
 8000950:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000952:	f107 030c 	add.w	r3, r7, #12
 8000956:	2200      	movs	r2, #0
 8000958:	601a      	str	r2, [r3, #0]
 800095a:	605a      	str	r2, [r3, #4]
 800095c:	609a      	str	r2, [r3, #8]
 800095e:	60da      	str	r2, [r3, #12]
 8000960:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000962:	4b22      	ldr	r3, [pc, #136]	@ (80009ec <MX_GPIO_Init+0xa0>)
 8000964:	695b      	ldr	r3, [r3, #20]
 8000966:	4a21      	ldr	r2, [pc, #132]	@ (80009ec <MX_GPIO_Init+0xa0>)
 8000968:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800096c:	6153      	str	r3, [r2, #20]
 800096e:	4b1f      	ldr	r3, [pc, #124]	@ (80009ec <MX_GPIO_Init+0xa0>)
 8000970:	695b      	ldr	r3, [r3, #20]
 8000972:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000976:	60bb      	str	r3, [r7, #8]
 8000978:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800097a:	4b1c      	ldr	r3, [pc, #112]	@ (80009ec <MX_GPIO_Init+0xa0>)
 800097c:	695b      	ldr	r3, [r3, #20]
 800097e:	4a1b      	ldr	r2, [pc, #108]	@ (80009ec <MX_GPIO_Init+0xa0>)
 8000980:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000984:	6153      	str	r3, [r2, #20]
 8000986:	4b19      	ldr	r3, [pc, #100]	@ (80009ec <MX_GPIO_Init+0xa0>)
 8000988:	695b      	ldr	r3, [r3, #20]
 800098a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800098e:	607b      	str	r3, [r7, #4]
 8000990:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);
 8000992:	2200      	movs	r2, #0
 8000994:	21e4      	movs	r1, #228	@ 0xe4
 8000996:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800099a:	f001 fe47 	bl	800262c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);
 800099e:	2200      	movs	r2, #0
 80009a0:	2140      	movs	r1, #64	@ 0x40
 80009a2:	4813      	ldr	r0, [pc, #76]	@ (80009f0 <MX_GPIO_Init+0xa4>)
 80009a4:	f001 fe42 	bl	800262c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA2 PA5 PA6 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80009a8:	23e4      	movs	r3, #228	@ 0xe4
 80009aa:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009ac:	2301      	movs	r3, #1
 80009ae:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009b0:	2300      	movs	r3, #0
 80009b2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009b4:	2300      	movs	r3, #0
 80009b6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009b8:	f107 030c 	add.w	r3, r7, #12
 80009bc:	4619      	mov	r1, r3
 80009be:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80009c2:	f001 fca9 	bl	8002318 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 80009c6:	2340      	movs	r3, #64	@ 0x40
 80009c8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009ca:	2301      	movs	r3, #1
 80009cc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009ce:	2300      	movs	r3, #0
 80009d0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009d2:	2300      	movs	r3, #0
 80009d4:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80009d6:	f107 030c 	add.w	r3, r7, #12
 80009da:	4619      	mov	r1, r3
 80009dc:	4804      	ldr	r0, [pc, #16]	@ (80009f0 <MX_GPIO_Init+0xa4>)
 80009de:	f001 fc9b 	bl	8002318 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80009e2:	bf00      	nop
 80009e4:	3720      	adds	r7, #32
 80009e6:	46bd      	mov	sp, r7
 80009e8:	bd80      	pop	{r7, pc}
 80009ea:	bf00      	nop
 80009ec:	40021000 	.word	0x40021000
 80009f0:	48000400 	.word	0x48000400

080009f4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80009f4:	b480      	push	{r7}
 80009f6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80009f8:	b672      	cpsid	i
}
 80009fa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80009fc:	bf00      	nop
 80009fe:	e7fd      	b.n	80009fc <Error_Handler+0x8>

08000a00 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a00:	b480      	push	{r7}
 8000a02:	b083      	sub	sp, #12
 8000a04:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a06:	4b0f      	ldr	r3, [pc, #60]	@ (8000a44 <HAL_MspInit+0x44>)
 8000a08:	699b      	ldr	r3, [r3, #24]
 8000a0a:	4a0e      	ldr	r2, [pc, #56]	@ (8000a44 <HAL_MspInit+0x44>)
 8000a0c:	f043 0301 	orr.w	r3, r3, #1
 8000a10:	6193      	str	r3, [r2, #24]
 8000a12:	4b0c      	ldr	r3, [pc, #48]	@ (8000a44 <HAL_MspInit+0x44>)
 8000a14:	699b      	ldr	r3, [r3, #24]
 8000a16:	f003 0301 	and.w	r3, r3, #1
 8000a1a:	607b      	str	r3, [r7, #4]
 8000a1c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a1e:	4b09      	ldr	r3, [pc, #36]	@ (8000a44 <HAL_MspInit+0x44>)
 8000a20:	69db      	ldr	r3, [r3, #28]
 8000a22:	4a08      	ldr	r2, [pc, #32]	@ (8000a44 <HAL_MspInit+0x44>)
 8000a24:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000a28:	61d3      	str	r3, [r2, #28]
 8000a2a:	4b06      	ldr	r3, [pc, #24]	@ (8000a44 <HAL_MspInit+0x44>)
 8000a2c:	69db      	ldr	r3, [r3, #28]
 8000a2e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000a32:	603b      	str	r3, [r7, #0]
 8000a34:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a36:	bf00      	nop
 8000a38:	370c      	adds	r7, #12
 8000a3a:	46bd      	mov	sp, r7
 8000a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a40:	4770      	bx	lr
 8000a42:	bf00      	nop
 8000a44:	40021000 	.word	0x40021000

08000a48 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000a48:	b580      	push	{r7, lr}
 8000a4a:	b08a      	sub	sp, #40	@ 0x28
 8000a4c:	af00      	add	r7, sp, #0
 8000a4e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a50:	f107 0314 	add.w	r3, r7, #20
 8000a54:	2200      	movs	r2, #0
 8000a56:	601a      	str	r2, [r3, #0]
 8000a58:	605a      	str	r2, [r3, #4]
 8000a5a:	609a      	str	r2, [r3, #8]
 8000a5c:	60da      	str	r2, [r3, #12]
 8000a5e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8000a60:	687b      	ldr	r3, [r7, #4]
 8000a62:	681b      	ldr	r3, [r3, #0]
 8000a64:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8000a68:	d124      	bne.n	8000ab4 <HAL_ADC_MspInit+0x6c>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8000a6a:	4b14      	ldr	r3, [pc, #80]	@ (8000abc <HAL_ADC_MspInit+0x74>)
 8000a6c:	695b      	ldr	r3, [r3, #20]
 8000a6e:	4a13      	ldr	r2, [pc, #76]	@ (8000abc <HAL_ADC_MspInit+0x74>)
 8000a70:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000a74:	6153      	str	r3, [r2, #20]
 8000a76:	4b11      	ldr	r3, [pc, #68]	@ (8000abc <HAL_ADC_MspInit+0x74>)
 8000a78:	695b      	ldr	r3, [r3, #20]
 8000a7a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000a7e:	613b      	str	r3, [r7, #16]
 8000a80:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a82:	4b0e      	ldr	r3, [pc, #56]	@ (8000abc <HAL_ADC_MspInit+0x74>)
 8000a84:	695b      	ldr	r3, [r3, #20]
 8000a86:	4a0d      	ldr	r2, [pc, #52]	@ (8000abc <HAL_ADC_MspInit+0x74>)
 8000a88:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000a8c:	6153      	str	r3, [r2, #20]
 8000a8e:	4b0b      	ldr	r3, [pc, #44]	@ (8000abc <HAL_ADC_MspInit+0x74>)
 8000a90:	695b      	ldr	r3, [r3, #20]
 8000a92:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000a96:	60fb      	str	r3, [r7, #12]
 8000a98:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000a9a:	2301      	movs	r3, #1
 8000a9c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000a9e:	2303      	movs	r3, #3
 8000aa0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aa2:	2300      	movs	r3, #0
 8000aa4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000aa6:	f107 0314 	add.w	r3, r7, #20
 8000aaa:	4619      	mov	r1, r3
 8000aac:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000ab0:	f001 fc32 	bl	8002318 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8000ab4:	bf00      	nop
 8000ab6:	3728      	adds	r7, #40	@ 0x28
 8000ab8:	46bd      	mov	sp, r7
 8000aba:	bd80      	pop	{r7, pc}
 8000abc:	40021000 	.word	0x40021000

08000ac0 <HAL_DAC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdac: DAC handle pointer
  * @retval None
  */
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8000ac0:	b580      	push	{r7, lr}
 8000ac2:	b08a      	sub	sp, #40	@ 0x28
 8000ac4:	af00      	add	r7, sp, #0
 8000ac6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ac8:	f107 0314 	add.w	r3, r7, #20
 8000acc:	2200      	movs	r2, #0
 8000ace:	601a      	str	r2, [r3, #0]
 8000ad0:	605a      	str	r2, [r3, #4]
 8000ad2:	609a      	str	r2, [r3, #8]
 8000ad4:	60da      	str	r2, [r3, #12]
 8000ad6:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 8000ad8:	687b      	ldr	r3, [r7, #4]
 8000ada:	681b      	ldr	r3, [r3, #0]
 8000adc:	4a15      	ldr	r2, [pc, #84]	@ (8000b34 <HAL_DAC_MspInit+0x74>)
 8000ade:	4293      	cmp	r3, r2
 8000ae0:	d124      	bne.n	8000b2c <HAL_DAC_MspInit+0x6c>
  {
    /* USER CODE BEGIN DAC1_MspInit 0 */

    /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 8000ae2:	4b15      	ldr	r3, [pc, #84]	@ (8000b38 <HAL_DAC_MspInit+0x78>)
 8000ae4:	69db      	ldr	r3, [r3, #28]
 8000ae6:	4a14      	ldr	r2, [pc, #80]	@ (8000b38 <HAL_DAC_MspInit+0x78>)
 8000ae8:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8000aec:	61d3      	str	r3, [r2, #28]
 8000aee:	4b12      	ldr	r3, [pc, #72]	@ (8000b38 <HAL_DAC_MspInit+0x78>)
 8000af0:	69db      	ldr	r3, [r3, #28]
 8000af2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8000af6:	613b      	str	r3, [r7, #16]
 8000af8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000afa:	4b0f      	ldr	r3, [pc, #60]	@ (8000b38 <HAL_DAC_MspInit+0x78>)
 8000afc:	695b      	ldr	r3, [r3, #20]
 8000afe:	4a0e      	ldr	r2, [pc, #56]	@ (8000b38 <HAL_DAC_MspInit+0x78>)
 8000b00:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000b04:	6153      	str	r3, [r2, #20]
 8000b06:	4b0c      	ldr	r3, [pc, #48]	@ (8000b38 <HAL_DAC_MspInit+0x78>)
 8000b08:	695b      	ldr	r3, [r3, #20]
 8000b0a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000b0e:	60fb      	str	r3, [r7, #12]
 8000b10:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000b12:	2310      	movs	r3, #16
 8000b14:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000b16:	2303      	movs	r3, #3
 8000b18:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b1a:	2300      	movs	r3, #0
 8000b1c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b1e:	f107 0314 	add.w	r3, r7, #20
 8000b22:	4619      	mov	r1, r3
 8000b24:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000b28:	f001 fbf6 	bl	8002318 <HAL_GPIO_Init>

    /* USER CODE END DAC1_MspInit 1 */

  }

}
 8000b2c:	bf00      	nop
 8000b2e:	3728      	adds	r7, #40	@ 0x28
 8000b30:	46bd      	mov	sp, r7
 8000b32:	bd80      	pop	{r7, pc}
 8000b34:	40007400 	.word	0x40007400
 8000b38:	40021000 	.word	0x40021000

08000b3c <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000b3c:	b580      	push	{r7, lr}
 8000b3e:	b084      	sub	sp, #16
 8000b40:	af00      	add	r7, sp, #0
 8000b42:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8000b44:	687b      	ldr	r3, [r7, #4]
 8000b46:	681b      	ldr	r3, [r3, #0]
 8000b48:	4a16      	ldr	r2, [pc, #88]	@ (8000ba4 <HAL_TIM_Base_MspInit+0x68>)
 8000b4a:	4293      	cmp	r3, r2
 8000b4c:	d10c      	bne.n	8000b68 <HAL_TIM_Base_MspInit+0x2c>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000b4e:	4b16      	ldr	r3, [pc, #88]	@ (8000ba8 <HAL_TIM_Base_MspInit+0x6c>)
 8000b50:	699b      	ldr	r3, [r3, #24]
 8000b52:	4a15      	ldr	r2, [pc, #84]	@ (8000ba8 <HAL_TIM_Base_MspInit+0x6c>)
 8000b54:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000b58:	6193      	str	r3, [r2, #24]
 8000b5a:	4b13      	ldr	r3, [pc, #76]	@ (8000ba8 <HAL_TIM_Base_MspInit+0x6c>)
 8000b5c:	699b      	ldr	r3, [r3, #24]
 8000b5e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8000b62:	60fb      	str	r3, [r7, #12]
 8000b64:	68fb      	ldr	r3, [r7, #12]
    /* USER CODE BEGIN TIM2_MspInit 1 */

    /* USER CODE END TIM2_MspInit 1 */
  }

}
 8000b66:	e018      	b.n	8000b9a <HAL_TIM_Base_MspInit+0x5e>
  else if(htim_base->Instance==TIM2)
 8000b68:	687b      	ldr	r3, [r7, #4]
 8000b6a:	681b      	ldr	r3, [r3, #0]
 8000b6c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000b70:	d113      	bne.n	8000b9a <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000b72:	4b0d      	ldr	r3, [pc, #52]	@ (8000ba8 <HAL_TIM_Base_MspInit+0x6c>)
 8000b74:	69db      	ldr	r3, [r3, #28]
 8000b76:	4a0c      	ldr	r2, [pc, #48]	@ (8000ba8 <HAL_TIM_Base_MspInit+0x6c>)
 8000b78:	f043 0301 	orr.w	r3, r3, #1
 8000b7c:	61d3      	str	r3, [r2, #28]
 8000b7e:	4b0a      	ldr	r3, [pc, #40]	@ (8000ba8 <HAL_TIM_Base_MspInit+0x6c>)
 8000b80:	69db      	ldr	r3, [r3, #28]
 8000b82:	f003 0301 	and.w	r3, r3, #1
 8000b86:	60bb      	str	r3, [r7, #8]
 8000b88:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8000b8a:	2200      	movs	r2, #0
 8000b8c:	2100      	movs	r1, #0
 8000b8e:	201c      	movs	r0, #28
 8000b90:	f001 faad 	bl	80020ee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000b94:	201c      	movs	r0, #28
 8000b96:	f001 fac6 	bl	8002126 <HAL_NVIC_EnableIRQ>
}
 8000b9a:	bf00      	nop
 8000b9c:	3710      	adds	r7, #16
 8000b9e:	46bd      	mov	sp, r7
 8000ba0:	bd80      	pop	{r7, pc}
 8000ba2:	bf00      	nop
 8000ba4:	40012c00 	.word	0x40012c00
 8000ba8:	40021000 	.word	0x40021000

08000bac <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000bac:	b480      	push	{r7}
 8000bae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000bb0:	bf00      	nop
 8000bb2:	e7fd      	b.n	8000bb0 <NMI_Handler+0x4>

08000bb4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000bb4:	b480      	push	{r7}
 8000bb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000bb8:	bf00      	nop
 8000bba:	e7fd      	b.n	8000bb8 <HardFault_Handler+0x4>

08000bbc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000bbc:	b480      	push	{r7}
 8000bbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000bc0:	bf00      	nop
 8000bc2:	e7fd      	b.n	8000bc0 <MemManage_Handler+0x4>

08000bc4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000bc4:	b480      	push	{r7}
 8000bc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000bc8:	bf00      	nop
 8000bca:	e7fd      	b.n	8000bc8 <BusFault_Handler+0x4>

08000bcc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000bcc:	b480      	push	{r7}
 8000bce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000bd0:	bf00      	nop
 8000bd2:	e7fd      	b.n	8000bd0 <UsageFault_Handler+0x4>

08000bd4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000bd4:	b480      	push	{r7}
 8000bd6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000bd8:	bf00      	nop
 8000bda:	46bd      	mov	sp, r7
 8000bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000be0:	4770      	bx	lr

08000be2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000be2:	b480      	push	{r7}
 8000be4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000be6:	bf00      	nop
 8000be8:	46bd      	mov	sp, r7
 8000bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bee:	4770      	bx	lr

08000bf0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000bf0:	b480      	push	{r7}
 8000bf2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000bf4:	bf00      	nop
 8000bf6:	46bd      	mov	sp, r7
 8000bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bfc:	4770      	bx	lr

08000bfe <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000bfe:	b580      	push	{r7, lr}
 8000c00:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000c02:	f000 f88f 	bl	8000d24 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000c06:	bf00      	nop
 8000c08:	bd80      	pop	{r7, pc}
	...

08000c0c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000c0c:	b580      	push	{r7, lr}
 8000c0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000c10:	4802      	ldr	r0, [pc, #8]	@ (8000c1c <TIM2_IRQHandler+0x10>)
 8000c12:	f003 f9ed 	bl	8003ff0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000c16:	bf00      	nop
 8000c18:	bd80      	pop	{r7, pc}
 8000c1a:	bf00      	nop
 8000c1c:	200000e0 	.word	0x200000e0

08000c20 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000c20:	b480      	push	{r7}
 8000c22:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000c24:	4b06      	ldr	r3, [pc, #24]	@ (8000c40 <SystemInit+0x20>)
 8000c26:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000c2a:	4a05      	ldr	r2, [pc, #20]	@ (8000c40 <SystemInit+0x20>)
 8000c2c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000c30:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000c34:	bf00      	nop
 8000c36:	46bd      	mov	sp, r7
 8000c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c3c:	4770      	bx	lr
 8000c3e:	bf00      	nop
 8000c40:	e000ed00 	.word	0xe000ed00

08000c44 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000c44:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000c7c <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8000c48:	f7ff ffea 	bl	8000c20 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000c4c:	480c      	ldr	r0, [pc, #48]	@ (8000c80 <LoopForever+0x6>)
  ldr r1, =_edata
 8000c4e:	490d      	ldr	r1, [pc, #52]	@ (8000c84 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000c50:	4a0d      	ldr	r2, [pc, #52]	@ (8000c88 <LoopForever+0xe>)
  movs r3, #0
 8000c52:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000c54:	e002      	b.n	8000c5c <LoopCopyDataInit>

08000c56 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000c56:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000c58:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000c5a:	3304      	adds	r3, #4

08000c5c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000c5c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000c5e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000c60:	d3f9      	bcc.n	8000c56 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000c62:	4a0a      	ldr	r2, [pc, #40]	@ (8000c8c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000c64:	4c0a      	ldr	r4, [pc, #40]	@ (8000c90 <LoopForever+0x16>)
  movs r3, #0
 8000c66:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000c68:	e001      	b.n	8000c6e <LoopFillZerobss>

08000c6a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000c6a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000c6c:	3204      	adds	r2, #4

08000c6e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000c6e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000c70:	d3fb      	bcc.n	8000c6a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000c72:	f003 fda7 	bl	80047c4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000c76:	f7ff fbdb 	bl	8000430 <main>

08000c7a <LoopForever>:

LoopForever:
    b LoopForever
 8000c7a:	e7fe      	b.n	8000c7a <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000c7c:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8000c80:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000c84:	20000014 	.word	0x20000014
  ldr r2, =_sidata
 8000c88:	0800485c 	.word	0x0800485c
  ldr r2, =_sbss
 8000c8c:	20000014 	.word	0x20000014
  ldr r4, =_ebss
 8000c90:	200002d8 	.word	0x200002d8

08000c94 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000c94:	e7fe      	b.n	8000c94 <ADC1_2_IRQHandler>
	...

08000c98 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000c98:	b580      	push	{r7, lr}
 8000c9a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000c9c:	4b08      	ldr	r3, [pc, #32]	@ (8000cc0 <HAL_Init+0x28>)
 8000c9e:	681b      	ldr	r3, [r3, #0]
 8000ca0:	4a07      	ldr	r2, [pc, #28]	@ (8000cc0 <HAL_Init+0x28>)
 8000ca2:	f043 0310 	orr.w	r3, r3, #16
 8000ca6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000ca8:	2003      	movs	r0, #3
 8000caa:	f001 fa15 	bl	80020d8 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000cae:	200f      	movs	r0, #15
 8000cb0:	f000 f808 	bl	8000cc4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000cb4:	f7ff fea4 	bl	8000a00 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000cb8:	2300      	movs	r3, #0
}
 8000cba:	4618      	mov	r0, r3
 8000cbc:	bd80      	pop	{r7, pc}
 8000cbe:	bf00      	nop
 8000cc0:	40022000 	.word	0x40022000

08000cc4 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000cc4:	b580      	push	{r7, lr}
 8000cc6:	b082      	sub	sp, #8
 8000cc8:	af00      	add	r7, sp, #0
 8000cca:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000ccc:	4b12      	ldr	r3, [pc, #72]	@ (8000d18 <HAL_InitTick+0x54>)
 8000cce:	681a      	ldr	r2, [r3, #0]
 8000cd0:	4b12      	ldr	r3, [pc, #72]	@ (8000d1c <HAL_InitTick+0x58>)
 8000cd2:	781b      	ldrb	r3, [r3, #0]
 8000cd4:	4619      	mov	r1, r3
 8000cd6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000cda:	fbb3 f3f1 	udiv	r3, r3, r1
 8000cde:	fbb2 f3f3 	udiv	r3, r2, r3
 8000ce2:	4618      	mov	r0, r3
 8000ce4:	f001 fa2d 	bl	8002142 <HAL_SYSTICK_Config>
 8000ce8:	4603      	mov	r3, r0
 8000cea:	2b00      	cmp	r3, #0
 8000cec:	d001      	beq.n	8000cf2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000cee:	2301      	movs	r3, #1
 8000cf0:	e00e      	b.n	8000d10 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000cf2:	687b      	ldr	r3, [r7, #4]
 8000cf4:	2b0f      	cmp	r3, #15
 8000cf6:	d80a      	bhi.n	8000d0e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000cf8:	2200      	movs	r2, #0
 8000cfa:	6879      	ldr	r1, [r7, #4]
 8000cfc:	f04f 30ff 	mov.w	r0, #4294967295
 8000d00:	f001 f9f5 	bl	80020ee <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000d04:	4a06      	ldr	r2, [pc, #24]	@ (8000d20 <HAL_InitTick+0x5c>)
 8000d06:	687b      	ldr	r3, [r7, #4]
 8000d08:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8000d0a:	2300      	movs	r3, #0
 8000d0c:	e000      	b.n	8000d10 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000d0e:	2301      	movs	r3, #1
}
 8000d10:	4618      	mov	r0, r3
 8000d12:	3708      	adds	r7, #8
 8000d14:	46bd      	mov	sp, r7
 8000d16:	bd80      	pop	{r7, pc}
 8000d18:	20000008 	.word	0x20000008
 8000d1c:	20000010 	.word	0x20000010
 8000d20:	2000000c 	.word	0x2000000c

08000d24 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000d24:	b480      	push	{r7}
 8000d26:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000d28:	4b06      	ldr	r3, [pc, #24]	@ (8000d44 <HAL_IncTick+0x20>)
 8000d2a:	781b      	ldrb	r3, [r3, #0]
 8000d2c:	461a      	mov	r2, r3
 8000d2e:	4b06      	ldr	r3, [pc, #24]	@ (8000d48 <HAL_IncTick+0x24>)
 8000d30:	681b      	ldr	r3, [r3, #0]
 8000d32:	4413      	add	r3, r2
 8000d34:	4a04      	ldr	r2, [pc, #16]	@ (8000d48 <HAL_IncTick+0x24>)
 8000d36:	6013      	str	r3, [r2, #0]
}
 8000d38:	bf00      	nop
 8000d3a:	46bd      	mov	sp, r7
 8000d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d40:	4770      	bx	lr
 8000d42:	bf00      	nop
 8000d44:	20000010 	.word	0x20000010
 8000d48:	200002d4 	.word	0x200002d4

08000d4c <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000d4c:	b480      	push	{r7}
 8000d4e:	af00      	add	r7, sp, #0
  return uwTick;  
 8000d50:	4b03      	ldr	r3, [pc, #12]	@ (8000d60 <HAL_GetTick+0x14>)
 8000d52:	681b      	ldr	r3, [r3, #0]
}
 8000d54:	4618      	mov	r0, r3
 8000d56:	46bd      	mov	sp, r7
 8000d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d5c:	4770      	bx	lr
 8000d5e:	bf00      	nop
 8000d60:	200002d4 	.word	0x200002d4

08000d64 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000d64:	b580      	push	{r7, lr}
 8000d66:	b084      	sub	sp, #16
 8000d68:	af00      	add	r7, sp, #0
 8000d6a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000d6c:	f7ff ffee 	bl	8000d4c <HAL_GetTick>
 8000d70:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000d72:	687b      	ldr	r3, [r7, #4]
 8000d74:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000d76:	68fb      	ldr	r3, [r7, #12]
 8000d78:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000d7c:	d005      	beq.n	8000d8a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000d7e:	4b0a      	ldr	r3, [pc, #40]	@ (8000da8 <HAL_Delay+0x44>)
 8000d80:	781b      	ldrb	r3, [r3, #0]
 8000d82:	461a      	mov	r2, r3
 8000d84:	68fb      	ldr	r3, [r7, #12]
 8000d86:	4413      	add	r3, r2
 8000d88:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8000d8a:	bf00      	nop
 8000d8c:	f7ff ffde 	bl	8000d4c <HAL_GetTick>
 8000d90:	4602      	mov	r2, r0
 8000d92:	68bb      	ldr	r3, [r7, #8]
 8000d94:	1ad3      	subs	r3, r2, r3
 8000d96:	68fa      	ldr	r2, [r7, #12]
 8000d98:	429a      	cmp	r2, r3
 8000d9a:	d8f7      	bhi.n	8000d8c <HAL_Delay+0x28>
  {
  }
}
 8000d9c:	bf00      	nop
 8000d9e:	bf00      	nop
 8000da0:	3710      	adds	r7, #16
 8000da2:	46bd      	mov	sp, r7
 8000da4:	bd80      	pop	{r7, pc}
 8000da6:	bf00      	nop
 8000da8:	20000010 	.word	0x20000010

08000dac <HAL_ADC_Init>:
  *         without  disabling the other ADCs sharing the same common group.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000dac:	b580      	push	{r7, lr}
 8000dae:	b09a      	sub	sp, #104	@ 0x68
 8000db0:	af00      	add	r7, sp, #0
 8000db2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000db4:	2300      	movs	r3, #0
 8000db6:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpCFGR = 0U;
 8000dba:	2300      	movs	r3, #0
 8000dbc:	663b      	str	r3, [r7, #96]	@ 0x60
  __IO uint32_t wait_loop_index = 0U;
 8000dbe:	2300      	movs	r3, #0
 8000dc0:	60bb      	str	r3, [r7, #8]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	2b00      	cmp	r3, #0
 8000dc6:	d101      	bne.n	8000dcc <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 8000dc8:	2301      	movs	r3, #1
 8000dca:	e1e3      	b.n	8001194 <HAL_ADC_Init+0x3e8>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	691b      	ldr	r3, [r3, #16]
 8000dd0:	2b00      	cmp	r3, #0
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
    }
  }
    
  /* Configuration of ADC core parameters and ADC MSP related parameters */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8000dd2:	687b      	ldr	r3, [r7, #4]
 8000dd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000dd6:	f003 0310 	and.w	r3, r3, #16
 8000dda:	2b00      	cmp	r3, #0
 8000ddc:	d176      	bne.n	8000ecc <HAL_ADC_Init+0x120>
    /* procedure.                                                             */
    
    /* Actions performed only if ADC is coming from state reset:              */
    /* - Initialization of ADC MSP                                            */
    /* - ADC voltage regulator enable                                         */
    if (hadc->State == HAL_ADC_STATE_RESET)
 8000dde:	687b      	ldr	r3, [r7, #4]
 8000de0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000de2:	2b00      	cmp	r3, #0
 8000de4:	d152      	bne.n	8000e8c <HAL_ADC_Init+0xe0>
    {
      /* Initialize ADC error code */
      ADC_CLEAR_ERRORCODE(hadc);
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	2200      	movs	r2, #0
 8000dea:	645a      	str	r2, [r3, #68]	@ 0x44
      
      /* Initialize HAL ADC API internal variables */
      hadc->InjectionConfig.ChannelCount = 0U;
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	2200      	movs	r2, #0
 8000df0:	64da      	str	r2, [r3, #76]	@ 0x4c
      hadc->InjectionConfig.ContextQueue = 0U;
 8000df2:	687b      	ldr	r3, [r7, #4]
 8000df4:	2200      	movs	r2, #0
 8000df6:	649a      	str	r2, [r3, #72]	@ 0x48
      
      /* Allocate lock resource and initialize it */
      hadc->Lock = HAL_UNLOCKED;
 8000df8:	687b      	ldr	r3, [r7, #4]
 8000dfa:	2200      	movs	r2, #0
 8000dfc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000e00:	6878      	ldr	r0, [r7, #4]
 8000e02:	f7ff fe21 	bl	8000a48 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Enable voltage regulator (if disabled at this step) */
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 8000e06:	687b      	ldr	r3, [r7, #4]
 8000e08:	681b      	ldr	r3, [r3, #0]
 8000e0a:	689b      	ldr	r3, [r3, #8]
 8000e0c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000e10:	2b00      	cmp	r3, #0
 8000e12:	d13b      	bne.n	8000e8c <HAL_ADC_Init+0xe0>
        /*       enabling the ADC. This temporization must be implemented by  */ 
        /*       software and is equal to 10 us in the worst case             */
        /*       process/temperature/power supply.                            */
        
        /* Disable the ADC (if not already disabled) */
        tmp_hal_status = ADC_Disable(hadc);
 8000e14:	6878      	ldr	r0, [r7, #4]
 8000e16:	f001 f829 	bl	8001e6c <ADC_Disable>
 8000e1a:	4603      	mov	r3, r0
 8000e1c:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
        
        /* Check if ADC is effectively disabled */
        /* Configuration of ADC parameters if previous preliminary actions    */ 
        /* are correctly completed.                                           */
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000e20:	687b      	ldr	r3, [r7, #4]
 8000e22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e24:	f003 0310 	and.w	r3, r3, #16
 8000e28:	2b00      	cmp	r3, #0
 8000e2a:	d12f      	bne.n	8000e8c <HAL_ADC_Init+0xe0>
 8000e2c:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8000e30:	2b00      	cmp	r3, #0
 8000e32:	d12b      	bne.n	8000e8c <HAL_ADC_Init+0xe0>
            (tmp_hal_status == HAL_OK)                                  )
        {
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e38:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8000e3c:	f023 0302 	bic.w	r3, r3, #2
 8000e40:	f043 0202 	orr.w	r2, r3, #2
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	641a      	str	r2, [r3, #64]	@ 0x40
                            HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                            HAL_ADC_STATE_BUSY_INTERNAL);
          
          /* Set the intermediate state before moving the ADC voltage         */
          /* regulator to state enable.                                       */
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	681b      	ldr	r3, [r3, #0]
 8000e4c:	689a      	ldr	r2, [r3, #8]
 8000e4e:	687b      	ldr	r3, [r7, #4]
 8000e50:	681b      	ldr	r3, [r3, #0]
 8000e52:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8000e56:	609a      	str	r2, [r3, #8]
          /* Set ADVREGEN bits to 0x01U */
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	681b      	ldr	r3, [r3, #0]
 8000e5c:	689a      	ldr	r2, [r3, #8]
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	681b      	ldr	r3, [r3, #0]
 8000e62:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8000e66:	609a      	str	r2, [r3, #8]
          
          /* Delay for ADC stabilization time.                                */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8000e68:	4b92      	ldr	r3, [pc, #584]	@ (80010b4 <HAL_ADC_Init+0x308>)
 8000e6a:	681b      	ldr	r3, [r3, #0]
 8000e6c:	4a92      	ldr	r2, [pc, #584]	@ (80010b8 <HAL_ADC_Init+0x30c>)
 8000e6e:	fba2 2303 	umull	r2, r3, r2, r3
 8000e72:	0c9a      	lsrs	r2, r3, #18
 8000e74:	4613      	mov	r3, r2
 8000e76:	009b      	lsls	r3, r3, #2
 8000e78:	4413      	add	r3, r2
 8000e7a:	005b      	lsls	r3, r3, #1
 8000e7c:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8000e7e:	e002      	b.n	8000e86 <HAL_ADC_Init+0xda>
          {
            wait_loop_index--;
 8000e80:	68bb      	ldr	r3, [r7, #8]
 8000e82:	3b01      	subs	r3, #1
 8000e84:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8000e86:	68bb      	ldr	r3, [r7, #8]
 8000e88:	2b00      	cmp	r3, #0
 8000e8a:	d1f9      	bne.n	8000e80 <HAL_ADC_Init+0xd4>
    }
    
    /* Verification that ADC voltage regulator is correctly enabled, whether  */
    /* or not ADC is coming from state reset (if any potential problem of     */
    /* clocking, voltage regulator would not be enabled).                     */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	681b      	ldr	r3, [r3, #0]
 8000e90:	689b      	ldr	r3, [r3, #8]
 8000e92:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000e96:	2b00      	cmp	r3, #0
 8000e98:	d007      	beq.n	8000eaa <HAL_ADC_Init+0xfe>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 8000e9a:	687b      	ldr	r3, [r7, #4]
 8000e9c:	681b      	ldr	r3, [r3, #0]
 8000e9e:	689b      	ldr	r3, [r3, #8]
 8000ea0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8000ea4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8000ea8:	d110      	bne.n	8000ecc <HAL_ADC_Init+0x120>
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8000eaa:	687b      	ldr	r3, [r7, #4]
 8000eac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000eae:	f023 0312 	bic.w	r3, r3, #18
 8000eb2:	f043 0210 	orr.w	r2, r3, #16
 8000eb6:	687b      	ldr	r3, [r7, #4]
 8000eb8:	641a      	str	r2, [r3, #64]	@ 0x40
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000ebe:	f043 0201 	orr.w	r2, r3, #1
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	645a      	str	r2, [r3, #68]	@ 0x44
      
      tmp_hal_status = HAL_ERROR;
 8000ec6:	2301      	movs	r3, #1
 8000ec8:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ed0:	f003 0310 	and.w	r3, r3, #16
 8000ed4:	2b00      	cmp	r3, #0
 8000ed6:	f040 8150 	bne.w	800117a <HAL_ADC_Init+0x3ce>
 8000eda:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8000ede:	2b00      	cmp	r3, #0
 8000ee0:	f040 814b 	bne.w	800117a <HAL_ADC_Init+0x3ce>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	681b      	ldr	r3, [r3, #0]
 8000ee8:	689b      	ldr	r3, [r3, #8]
 8000eea:	f003 0304 	and.w	r3, r3, #4
      (tmp_hal_status == HAL_OK)                                &&
 8000eee:	2b00      	cmp	r3, #0
 8000ef0:	f040 8143 	bne.w	800117a <HAL_ADC_Init+0x3ce>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ef8:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8000efc:	f043 0202 	orr.w	r2, r3, #2
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	681b      	ldr	r3, [r3, #0]
 8000f08:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8000f0c:	d004      	beq.n	8000f18 <HAL_ADC_Init+0x16c>
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	681b      	ldr	r3, [r3, #0]
 8000f12:	4a6a      	ldr	r2, [pc, #424]	@ (80010bc <HAL_ADC_Init+0x310>)
 8000f14:	4293      	cmp	r3, r2
 8000f16:	d101      	bne.n	8000f1c <HAL_ADC_Init+0x170>
 8000f18:	4b69      	ldr	r3, [pc, #420]	@ (80010c0 <HAL_ADC_Init+0x314>)
 8000f1a:	e000      	b.n	8000f1e <HAL_ADC_Init+0x172>
 8000f1c:	4b69      	ldr	r3, [pc, #420]	@ (80010c4 <HAL_ADC_Init+0x318>)
 8000f1e:	65fb      	str	r3, [r7, #92]	@ 0x5c
    
    /* Set handle of the other ADC sharing the same common register           */
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	681b      	ldr	r3, [r3, #0]
 8000f24:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8000f28:	d102      	bne.n	8000f30 <HAL_ADC_Init+0x184>
 8000f2a:	4b64      	ldr	r3, [pc, #400]	@ (80010bc <HAL_ADC_Init+0x310>)
 8000f2c:	60fb      	str	r3, [r7, #12]
 8000f2e:	e01a      	b.n	8000f66 <HAL_ADC_Init+0x1ba>
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	681b      	ldr	r3, [r3, #0]
 8000f34:	4a61      	ldr	r2, [pc, #388]	@ (80010bc <HAL_ADC_Init+0x310>)
 8000f36:	4293      	cmp	r3, r2
 8000f38:	d103      	bne.n	8000f42 <HAL_ADC_Init+0x196>
 8000f3a:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8000f3e:	60fb      	str	r3, [r7, #12]
 8000f40:	e011      	b.n	8000f66 <HAL_ADC_Init+0x1ba>
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	681b      	ldr	r3, [r3, #0]
 8000f46:	4a60      	ldr	r2, [pc, #384]	@ (80010c8 <HAL_ADC_Init+0x31c>)
 8000f48:	4293      	cmp	r3, r2
 8000f4a:	d102      	bne.n	8000f52 <HAL_ADC_Init+0x1a6>
 8000f4c:	4b5f      	ldr	r3, [pc, #380]	@ (80010cc <HAL_ADC_Init+0x320>)
 8000f4e:	60fb      	str	r3, [r7, #12]
 8000f50:	e009      	b.n	8000f66 <HAL_ADC_Init+0x1ba>
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	681b      	ldr	r3, [r3, #0]
 8000f56:	4a5d      	ldr	r2, [pc, #372]	@ (80010cc <HAL_ADC_Init+0x320>)
 8000f58:	4293      	cmp	r3, r2
 8000f5a:	d102      	bne.n	8000f62 <HAL_ADC_Init+0x1b6>
 8000f5c:	4b5a      	ldr	r3, [pc, #360]	@ (80010c8 <HAL_ADC_Init+0x31c>)
 8000f5e:	60fb      	str	r3, [r7, #12]
 8000f60:	e001      	b.n	8000f66 <HAL_ADC_Init+0x1ba>
 8000f62:	2300      	movs	r3, #0
 8000f64:	60fb      	str	r3, [r7, #12]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	681b      	ldr	r3, [r3, #0]
 8000f6a:	689b      	ldr	r3, [r3, #8]
 8000f6c:	f003 0303 	and.w	r3, r3, #3
 8000f70:	2b01      	cmp	r3, #1
 8000f72:	d108      	bne.n	8000f86 <HAL_ADC_Init+0x1da>
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	681b      	ldr	r3, [r3, #0]
 8000f78:	681b      	ldr	r3, [r3, #0]
 8000f7a:	f003 0301 	and.w	r3, r3, #1
 8000f7e:	2b01      	cmp	r3, #1
 8000f80:	d101      	bne.n	8000f86 <HAL_ADC_Init+0x1da>
 8000f82:	2301      	movs	r3, #1
 8000f84:	e000      	b.n	8000f88 <HAL_ADC_Init+0x1dc>
 8000f86:	2300      	movs	r3, #0
 8000f88:	2b00      	cmp	r3, #0
 8000f8a:	d11c      	bne.n	8000fc6 <HAL_ADC_Init+0x21a>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8000f8c:	68fb      	ldr	r3, [r7, #12]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8000f8e:	2b00      	cmp	r3, #0
 8000f90:	d010      	beq.n	8000fb4 <HAL_ADC_Init+0x208>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8000f92:	68fb      	ldr	r3, [r7, #12]
 8000f94:	689b      	ldr	r3, [r3, #8]
 8000f96:	f003 0303 	and.w	r3, r3, #3
 8000f9a:	2b01      	cmp	r3, #1
 8000f9c:	d107      	bne.n	8000fae <HAL_ADC_Init+0x202>
 8000f9e:	68fb      	ldr	r3, [r7, #12]
 8000fa0:	681b      	ldr	r3, [r3, #0]
 8000fa2:	f003 0301 	and.w	r3, r3, #1
 8000fa6:	2b01      	cmp	r3, #1
 8000fa8:	d101      	bne.n	8000fae <HAL_ADC_Init+0x202>
 8000faa:	2301      	movs	r3, #1
 8000fac:	e000      	b.n	8000fb0 <HAL_ADC_Init+0x204>
 8000fae:	2300      	movs	r3, #0
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8000fb0:	2b00      	cmp	r3, #0
 8000fb2:	d108      	bne.n	8000fc6 <HAL_ADC_Init+0x21a>
      /*     into HAL_ADCEx_MultiModeConfigChannel() )                        */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() or                             */
      /*     HAL_ADCEx_InjectedConfigChannel() )                              */
     
      MODIFY_REG(tmpADC_Common->CCR       ,
 8000fb4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8000fb6:	689b      	ldr	r3, [r3, #8]
 8000fb8:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	685b      	ldr	r3, [r3, #4]
 8000fc0:	431a      	orrs	r2, r3
 8000fc2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8000fc4:	609a      	str	r2, [r3, #8]
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - continuous conversion mode                                          */
    /*  - overrun                                                             */
    /*  - discontinuous mode                                                  */
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	7e5b      	ldrb	r3, [r3, #25]
 8000fca:	035b      	lsls	r3, r3, #13
 8000fcc:	687a      	ldr	r2, [r7, #4]
 8000fce:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8000fd0:	2a01      	cmp	r2, #1
 8000fd2:	d002      	beq.n	8000fda <HAL_ADC_Init+0x22e>
 8000fd4:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000fd8:	e000      	b.n	8000fdc <HAL_ADC_Init+0x230>
 8000fda:	2200      	movs	r2, #0
 8000fdc:	431a      	orrs	r2, r3
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	68db      	ldr	r3, [r3, #12]
 8000fe2:	431a      	orrs	r2, r3
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	689b      	ldr	r3, [r3, #8]
 8000fe8:	4313      	orrs	r3, r2
 8000fea:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8000fec:	4313      	orrs	r3, r2
 8000fee:	663b      	str	r3, [r7, #96]	@ 0x60
                     ADC_CFGR_OVERRUN(hadc->Init.Overrun)               |
                     hadc->Init.DataAlign                               |
                     hadc->Init.Resolution                               );
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000ff6:	2b01      	cmp	r3, #1
 8000ff8:	d11b      	bne.n	8001032 <HAL_ADC_Init+0x286>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	7e5b      	ldrb	r3, [r3, #25]
 8000ffe:	2b00      	cmp	r3, #0
 8001000:	d109      	bne.n	8001016 <HAL_ADC_Init+0x26a>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001006:	3b01      	subs	r3, #1
 8001008:	045a      	lsls	r2, r3, #17
 800100a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800100c:	4313      	orrs	r3, r2
 800100e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001012:	663b      	str	r3, [r7, #96]	@ 0x60
 8001014:	e00d      	b.n	8001032 <HAL_ADC_Init+0x286>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800101a:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 800101e:	f043 0220 	orr.w	r2, r3, #32
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	641a      	str	r2, [r3, #64]	@ 0x40
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_CONFIG);
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800102a:	f043 0201 	orr.w	r2, r3, #1
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	645a      	str	r2, [r3, #68]	@ 0x44
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001036:	2b01      	cmp	r3, #1
 8001038:	d054      	beq.n	80010e4 <HAL_ADC_Init+0x338>
    {
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	681b      	ldr	r3, [r3, #0]
 800103e:	4a22      	ldr	r2, [pc, #136]	@ (80010c8 <HAL_ADC_Init+0x31c>)
 8001040:	4293      	cmp	r3, r2
 8001042:	d004      	beq.n	800104e <HAL_ADC_Init+0x2a2>
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	681b      	ldr	r3, [r3, #0]
 8001048:	4a20      	ldr	r2, [pc, #128]	@ (80010cc <HAL_ADC_Init+0x320>)
 800104a:	4293      	cmp	r3, r2
 800104c:	d140      	bne.n	80010d0 <HAL_ADC_Init+0x324>
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001052:	f5b3 7f30 	cmp.w	r3, #704	@ 0x2c0
 8001056:	d02a      	beq.n	80010ae <HAL_ADC_Init+0x302>
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800105c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001060:	d022      	beq.n	80010a8 <HAL_ADC_Init+0x2fc>
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001066:	f5b3 7fe0 	cmp.w	r3, #448	@ 0x1c0
 800106a:	d01a      	beq.n	80010a2 <HAL_ADC_Init+0x2f6>
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001070:	f5b3 5f8a 	cmp.w	r3, #4416	@ 0x1140
 8001074:	d012      	beq.n	800109c <HAL_ADC_Init+0x2f0>
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800107a:	f5b3 5f84 	cmp.w	r3, #4224	@ 0x1080
 800107e:	d00a      	beq.n	8001096 <HAL_ADC_Init+0x2ea>
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001084:	f5b3 5f86 	cmp.w	r3, #4288	@ 0x10c0
 8001088:	d002      	beq.n	8001090 <HAL_ADC_Init+0x2e4>
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800108e:	e023      	b.n	80010d8 <HAL_ADC_Init+0x32c>
 8001090:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8001094:	e020      	b.n	80010d8 <HAL_ADC_Init+0x32c>
 8001096:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 800109a:	e01d      	b.n	80010d8 <HAL_ADC_Init+0x32c>
 800109c:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 80010a0:	e01a      	b.n	80010d8 <HAL_ADC_Init+0x32c>
 80010a2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80010a6:	e017      	b.n	80010d8 <HAL_ADC_Init+0x32c>
 80010a8:	f44f 7330 	mov.w	r3, #704	@ 0x2c0
 80010ac:	e014      	b.n	80010d8 <HAL_ADC_Init+0x32c>
 80010ae:	f44f 73e0 	mov.w	r3, #448	@ 0x1c0
 80010b2:	e011      	b.n	80010d8 <HAL_ADC_Init+0x32c>
 80010b4:	20000008 	.word	0x20000008
 80010b8:	431bde83 	.word	0x431bde83
 80010bc:	50000100 	.word	0x50000100
 80010c0:	50000300 	.word	0x50000300
 80010c4:	50000700 	.word	0x50000700
 80010c8:	50000400 	.word	0x50000400
 80010cc:	50000500 	.word	0x50000500
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80010d4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80010d8:	687a      	ldr	r2, [r7, #4]
 80010da:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80010dc:	4313      	orrs	r3, r2
 80010de:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80010e0:	4313      	orrs	r3, r2
 80010e2:	663b      	str	r3, [r7, #96]	@ 0x60
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request                                              */
    /*  - LowPowerAutoWait feature                                            */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	681b      	ldr	r3, [r3, #0]
 80010e8:	689b      	ldr	r3, [r3, #8]
 80010ea:	f003 030c 	and.w	r3, r3, #12
 80010ee:	2b00      	cmp	r3, #0
 80010f0:	d114      	bne.n	800111c <HAL_ADC_Init+0x370>
    {
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	681b      	ldr	r3, [r3, #0]
 80010f6:	68db      	ldr	r3, [r3, #12]
 80010f8:	687a      	ldr	r2, [r7, #4]
 80010fa:	6812      	ldr	r2, [r2, #0]
 80010fc:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8001100:	f023 0302 	bic.w	r3, r3, #2
 8001104:	60d3      	str	r3, [r2, #12]
                                      ADC_CFGR_DMACFG  );
      
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	7e1b      	ldrb	r3, [r3, #24]
 800110a:	039a      	lsls	r2, r3, #14
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8001112:	005b      	lsls	r3, r3, #1
 8001114:	4313      	orrs	r3, r2
 8001116:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8001118:	4313      	orrs	r3, r2
 800111a:	663b      	str	r3, [r7, #96]	@ 0x60
                       ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) );
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR,
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	681b      	ldr	r3, [r3, #0]
 8001120:	68da      	ldr	r2, [r3, #12]
 8001122:	4b1e      	ldr	r3, [pc, #120]	@ (800119c <HAL_ADC_Init+0x3f0>)
 8001124:	4013      	ands	r3, r2
 8001126:	687a      	ldr	r2, [r7, #4]
 8001128:	6812      	ldr	r2, [r2, #0]
 800112a:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 800112c:	430b      	orrs	r3, r1
 800112e:	60d3      	str	r3, [r2, #12]
    /*   Parameter "NbrOfConversion" is discarded.                            */
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */   
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	691b      	ldr	r3, [r3, #16]
 8001134:	2b01      	cmp	r3, #1
 8001136:	d10c      	bne.n	8001152 <HAL_ADC_Init+0x3a6>
    {
      /* Set number of ranks in regular group sequencer */     
      MODIFY_REG(hadc->Instance->SQR1                     ,
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	681b      	ldr	r3, [r3, #0]
 800113c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800113e:	f023 010f 	bic.w	r1, r3, #15
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	69db      	ldr	r3, [r3, #28]
 8001146:	1e5a      	subs	r2, r3, #1
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	681b      	ldr	r3, [r3, #0]
 800114c:	430a      	orrs	r2, r1
 800114e:	631a      	str	r2, [r3, #48]	@ 0x30
 8001150:	e007      	b.n	8001162 <HAL_ADC_Init+0x3b6>
                 ADC_SQR1_L                               ,
                 (hadc->Init.NbrOfConversion - (uint8_t)1U) );  
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	681b      	ldr	r3, [r3, #0]
 8001156:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	681b      	ldr	r3, [r3, #0]
 800115c:	f022 020f 	bic.w	r2, r2, #15
 8001160:	631a      	str	r2, [r3, #48]	@ 0x30
    }
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	2200      	movs	r2, #0
 8001166:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800116c:	f023 0303 	bic.w	r3, r3, #3
 8001170:	f043 0201 	orr.w	r2, r3, #1
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	641a      	str	r2, [r3, #64]	@ 0x40
 8001178:	e00a      	b.n	8001190 <HAL_ADC_Init+0x3e4>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    ADC_STATE_CLR_SET(hadc->State,
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800117e:	f023 0312 	bic.w	r3, r3, #18
 8001182:	f043 0210 	orr.w	r2, r3, #16
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_ERROR_INTERNAL);
    
    tmp_hal_status = HAL_ERROR; 
 800118a:	2301      	movs	r3, #1
 800118c:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  }
  
  
  /* Return function status */
  return tmp_hal_status;
 8001190:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
}
 8001194:	4618      	mov	r0, r3
 8001196:	3768      	adds	r7, #104	@ 0x68
 8001198:	46bd      	mov	sp, r7
 800119a:	bd80      	pop	{r7, pc}
 800119c:	fff0c007 	.word	0xfff0c007

080011a0 <HAL_ADC_Start>:
  *         if ADC is master, ADC is enabled and multimode conversion is started.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 80011a0:	b580      	push	{r7, lr}
 80011a2:	b084      	sub	sp, #16
 80011a4:	af00      	add	r7, sp, #0
 80011a6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80011a8:	2300      	movs	r3, #0
 80011aa:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	681b      	ldr	r3, [r3, #0]
 80011b0:	689b      	ldr	r3, [r3, #8]
 80011b2:	f003 0304 	and.w	r3, r3, #4
 80011b6:	2b00      	cmp	r3, #0
 80011b8:	f040 80f9 	bne.w	80013ae <HAL_ADC_Start+0x20e>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80011c2:	2b01      	cmp	r3, #1
 80011c4:	d101      	bne.n	80011ca <HAL_ADC_Start+0x2a>
 80011c6:	2302      	movs	r3, #2
 80011c8:	e0f4      	b.n	80013b4 <HAL_ADC_Start+0x214>
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	2201      	movs	r2, #1
 80011ce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80011d2:	6878      	ldr	r0, [r7, #4]
 80011d4:	f000 fde6 	bl	8001da4 <ADC_Enable>
 80011d8:	4603      	mov	r3, r0
 80011da:	73fb      	strb	r3, [r7, #15]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80011dc:	7bfb      	ldrb	r3, [r7, #15]
 80011de:	2b00      	cmp	r3, #0
 80011e0:	f040 80e0 	bne.w	80013a4 <HAL_ADC_Start+0x204>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011e8:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80011ec:	f023 0301 	bic.w	r3, r3, #1
 80011f0:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	641a      	str	r2, [r3, #64]	@ 0x40
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Set group injected state (from auto-injection) and multimode state   */
      /* for all cases of multimode: independent mode, multimode ADC master   */
      /* or multimode ADC slave (for devices with several ADCs):              */
      if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001200:	d004      	beq.n	800120c <HAL_ADC_Start+0x6c>
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	681b      	ldr	r3, [r3, #0]
 8001206:	4a6d      	ldr	r2, [pc, #436]	@ (80013bc <HAL_ADC_Start+0x21c>)
 8001208:	4293      	cmp	r3, r2
 800120a:	d106      	bne.n	800121a <HAL_ADC_Start+0x7a>
 800120c:	4b6c      	ldr	r3, [pc, #432]	@ (80013c0 <HAL_ADC_Start+0x220>)
 800120e:	689b      	ldr	r3, [r3, #8]
 8001210:	f003 031f 	and.w	r3, r3, #31
 8001214:	2b00      	cmp	r3, #0
 8001216:	d010      	beq.n	800123a <HAL_ADC_Start+0x9a>
 8001218:	e005      	b.n	8001226 <HAL_ADC_Start+0x86>
 800121a:	4b6a      	ldr	r3, [pc, #424]	@ (80013c4 <HAL_ADC_Start+0x224>)
 800121c:	689b      	ldr	r3, [r3, #8]
 800121e:	f003 031f 	and.w	r3, r3, #31
 8001222:	2b00      	cmp	r3, #0
 8001224:	d009      	beq.n	800123a <HAL_ADC_Start+0x9a>
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	681b      	ldr	r3, [r3, #0]
 800122a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800122e:	d004      	beq.n	800123a <HAL_ADC_Start+0x9a>
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	681b      	ldr	r3, [r3, #0]
 8001234:	4a64      	ldr	r2, [pc, #400]	@ (80013c8 <HAL_ADC_Start+0x228>)
 8001236:	4293      	cmp	r3, r2
 8001238:	d115      	bne.n	8001266 <HAL_ADC_Start+0xc6>
      {
        /* Set ADC state (ADC independent or master) */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800123e:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	641a      	str	r2, [r3, #64]	@ 0x40
        
        /* If conversions on group regular are also triggering group injected,*/
        /* update ADC state.                                                  */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	681b      	ldr	r3, [r3, #0]
 800124a:	68db      	ldr	r3, [r3, #12]
 800124c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001250:	2b00      	cmp	r3, #0
 8001252:	d036      	beq.n	80012c2 <HAL_ADC_Start+0x122>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001258:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800125c:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	641a      	str	r2, [r3, #64]	@ 0x40
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8001264:	e02d      	b.n	80012c2 <HAL_ADC_Start+0x122>
        }
      }
      else
      {
        /* Set ADC state (ADC slave) */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800126a:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	641a      	str	r2, [r3, #64]	@ 0x40
        
        /* If conversions on group regular are also triggering group injected,*/
        /* update ADC state.                                                  */
        if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	681b      	ldr	r3, [r3, #0]
 8001276:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800127a:	d004      	beq.n	8001286 <HAL_ADC_Start+0xe6>
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	681b      	ldr	r3, [r3, #0]
 8001280:	4a4e      	ldr	r2, [pc, #312]	@ (80013bc <HAL_ADC_Start+0x21c>)
 8001282:	4293      	cmp	r3, r2
 8001284:	d10a      	bne.n	800129c <HAL_ADC_Start+0xfc>
 8001286:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800128a:	68db      	ldr	r3, [r3, #12]
 800128c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001290:	2b00      	cmp	r3, #0
 8001292:	bf14      	ite	ne
 8001294:	2301      	movne	r3, #1
 8001296:	2300      	moveq	r3, #0
 8001298:	b2db      	uxtb	r3, r3
 800129a:	e008      	b.n	80012ae <HAL_ADC_Start+0x10e>
 800129c:	4b4a      	ldr	r3, [pc, #296]	@ (80013c8 <HAL_ADC_Start+0x228>)
 800129e:	68db      	ldr	r3, [r3, #12]
 80012a0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80012a4:	2b00      	cmp	r3, #0
 80012a6:	bf14      	ite	ne
 80012a8:	2301      	movne	r3, #1
 80012aa:	2300      	moveq	r3, #0
 80012ac:	b2db      	uxtb	r3, r3
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d007      	beq.n	80012c2 <HAL_ADC_Start+0x122>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012b6:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80012ba:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	641a      	str	r2, [r3, #64]	@ 0x40
        }
      }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012c6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80012ca:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80012ce:	d106      	bne.n	80012de <HAL_ADC_Start+0x13e>
      {
        /* Reset ADC error code fields related to conversions on group regular*/
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80012d4:	f023 0206 	bic.w	r2, r3, #6
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	645a      	str	r2, [r3, #68]	@ 0x44
 80012dc:	e002      	b.n	80012e4 <HAL_ADC_Start+0x144>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	2200      	movs	r2, #0
 80012e2:	645a      	str	r2, [r3, #68]	@ 0x44
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	2200      	movs	r2, #0
 80012e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	221c      	movs	r2, #28
 80012f2:	601a      	str	r2, [r3, #0]
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Case of multimode enabled (for devices with several ADCs):           */
      /*  - if ADC is slave, ADC is enabled only (conversion is not started). */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
      if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	681b      	ldr	r3, [r3, #0]
 80012f8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80012fc:	d004      	beq.n	8001308 <HAL_ADC_Start+0x168>
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	681b      	ldr	r3, [r3, #0]
 8001302:	4a2e      	ldr	r2, [pc, #184]	@ (80013bc <HAL_ADC_Start+0x21c>)
 8001304:	4293      	cmp	r3, r2
 8001306:	d106      	bne.n	8001316 <HAL_ADC_Start+0x176>
 8001308:	4b2d      	ldr	r3, [pc, #180]	@ (80013c0 <HAL_ADC_Start+0x220>)
 800130a:	689b      	ldr	r3, [r3, #8]
 800130c:	f003 031f 	and.w	r3, r3, #31
 8001310:	2b00      	cmp	r3, #0
 8001312:	d03e      	beq.n	8001392 <HAL_ADC_Start+0x1f2>
 8001314:	e005      	b.n	8001322 <HAL_ADC_Start+0x182>
 8001316:	4b2b      	ldr	r3, [pc, #172]	@ (80013c4 <HAL_ADC_Start+0x224>)
 8001318:	689b      	ldr	r3, [r3, #8]
 800131a:	f003 031f 	and.w	r3, r3, #31
 800131e:	2b00      	cmp	r3, #0
 8001320:	d037      	beq.n	8001392 <HAL_ADC_Start+0x1f2>
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	681b      	ldr	r3, [r3, #0]
 8001326:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800132a:	d004      	beq.n	8001336 <HAL_ADC_Start+0x196>
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	4a22      	ldr	r2, [pc, #136]	@ (80013bc <HAL_ADC_Start+0x21c>)
 8001332:	4293      	cmp	r3, r2
 8001334:	d106      	bne.n	8001344 <HAL_ADC_Start+0x1a4>
 8001336:	4b22      	ldr	r3, [pc, #136]	@ (80013c0 <HAL_ADC_Start+0x220>)
 8001338:	689b      	ldr	r3, [r3, #8]
 800133a:	f003 031f 	and.w	r3, r3, #31
 800133e:	2b05      	cmp	r3, #5
 8001340:	d027      	beq.n	8001392 <HAL_ADC_Start+0x1f2>
 8001342:	e005      	b.n	8001350 <HAL_ADC_Start+0x1b0>
 8001344:	4b1f      	ldr	r3, [pc, #124]	@ (80013c4 <HAL_ADC_Start+0x224>)
 8001346:	689b      	ldr	r3, [r3, #8]
 8001348:	f003 031f 	and.w	r3, r3, #31
 800134c:	2b05      	cmp	r3, #5
 800134e:	d020      	beq.n	8001392 <HAL_ADC_Start+0x1f2>
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001358:	d004      	beq.n	8001364 <HAL_ADC_Start+0x1c4>
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	681b      	ldr	r3, [r3, #0]
 800135e:	4a17      	ldr	r2, [pc, #92]	@ (80013bc <HAL_ADC_Start+0x21c>)
 8001360:	4293      	cmp	r3, r2
 8001362:	d106      	bne.n	8001372 <HAL_ADC_Start+0x1d2>
 8001364:	4b16      	ldr	r3, [pc, #88]	@ (80013c0 <HAL_ADC_Start+0x220>)
 8001366:	689b      	ldr	r3, [r3, #8]
 8001368:	f003 031f 	and.w	r3, r3, #31
 800136c:	2b09      	cmp	r3, #9
 800136e:	d010      	beq.n	8001392 <HAL_ADC_Start+0x1f2>
 8001370:	e005      	b.n	800137e <HAL_ADC_Start+0x1de>
 8001372:	4b14      	ldr	r3, [pc, #80]	@ (80013c4 <HAL_ADC_Start+0x224>)
 8001374:	689b      	ldr	r3, [r3, #8]
 8001376:	f003 031f 	and.w	r3, r3, #31
 800137a:	2b09      	cmp	r3, #9
 800137c:	d009      	beq.n	8001392 <HAL_ADC_Start+0x1f2>
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001386:	d004      	beq.n	8001392 <HAL_ADC_Start+0x1f2>
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	4a0e      	ldr	r2, [pc, #56]	@ (80013c8 <HAL_ADC_Start+0x228>)
 800138e:	4293      	cmp	r3, r2
 8001390:	d10f      	bne.n	80013b2 <HAL_ADC_Start+0x212>
      {
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	689a      	ldr	r2, [r3, #8]
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	f042 0204 	orr.w	r2, r2, #4
 80013a0:	609a      	str	r2, [r3, #8]
 80013a2:	e006      	b.n	80013b2 <HAL_ADC_Start+0x212>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	2200      	movs	r2, #0
 80013a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
 80013ac:	e001      	b.n	80013b2 <HAL_ADC_Start+0x212>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80013ae:	2302      	movs	r3, #2
 80013b0:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80013b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80013b4:	4618      	mov	r0, r3
 80013b6:	3710      	adds	r7, #16
 80013b8:	46bd      	mov	sp, r7
 80013ba:	bd80      	pop	{r7, pc}
 80013bc:	50000100 	.word	0x50000100
 80013c0:	50000300 	.word	0x50000300
 80013c4:	50000700 	.word	0x50000700
 80013c8:	50000400 	.word	0x50000400

080013cc <HAL_ADC_PollForConversion>:
  * @note   Depending on init parameter "EOCSelection", flags EOS or EOC is 
  *         checked and cleared depending on autodelay status (bit AUTDLY).     
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 80013cc:	b580      	push	{r7, lr}
 80013ce:	b086      	sub	sp, #24
 80013d0:	af00      	add	r7, sp, #0
 80013d2:	6078      	str	r0, [r7, #4]
 80013d4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_EOC;
  ADC_Common_TypeDef *tmpADC_Common;
  uint32_t tmp_cfgr     = 0x0U;
 80013d6:	2300      	movs	r3, #0
 80013d8:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

/* If end of conversion selected to end of sequence */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	695b      	ldr	r3, [r3, #20]
 80013de:	2b08      	cmp	r3, #8
 80013e0:	d102      	bne.n	80013e8 <HAL_ADC_PollForConversion+0x1c>
  {
    tmp_Flag_EOC = ADC_FLAG_EOS;
 80013e2:	2308      	movs	r3, #8
 80013e4:	617b      	str	r3, [r7, #20]
 80013e6:	e03a      	b.n	800145e <HAL_ADC_PollForConversion+0x92>
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80013f0:	d004      	beq.n	80013fc <HAL_ADC_PollForConversion+0x30>
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	4a72      	ldr	r2, [pc, #456]	@ (80015c0 <HAL_ADC_PollForConversion+0x1f4>)
 80013f8:	4293      	cmp	r3, r2
 80013fa:	d101      	bne.n	8001400 <HAL_ADC_PollForConversion+0x34>
 80013fc:	4b71      	ldr	r3, [pc, #452]	@ (80015c4 <HAL_ADC_PollForConversion+0x1f8>)
 80013fe:	e000      	b.n	8001402 <HAL_ADC_PollForConversion+0x36>
 8001400:	4b71      	ldr	r3, [pc, #452]	@ (80015c8 <HAL_ADC_PollForConversion+0x1fc>)
 8001402:	60fb      	str	r3, [r7, #12]
    
    /* Check DMA configuration, depending on MultiMode set or not */
    if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI) == ADC_MODE_INDEPENDENT)
 8001404:	68fb      	ldr	r3, [r7, #12]
 8001406:	689b      	ldr	r3, [r3, #8]
 8001408:	f003 031f 	and.w	r3, r3, #31
 800140c:	2b00      	cmp	r3, #0
 800140e:	d112      	bne.n	8001436 <HAL_ADC_PollForConversion+0x6a>
    {
      if (HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_DMAEN))
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	68db      	ldr	r3, [r3, #12]
 8001416:	f003 0301 	and.w	r3, r3, #1
 800141a:	2b01      	cmp	r3, #1
 800141c:	d11d      	bne.n	800145a <HAL_ADC_PollForConversion+0x8e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001422:	f043 0220 	orr.w	r2, r3, #32
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	641a      	str	r2, [r3, #64]	@ 0x40
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	2200      	movs	r2, #0
 800142e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        
        return HAL_ERROR;
 8001432:	2301      	movs	r3, #1
 8001434:	e0bf      	b.n	80015b6 <HAL_ADC_PollForConversion+0x1ea>
      }
    }
    else
    {
      /* MultiMode is enabled, Common Control Register MDMA bits must be checked */
      if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA) != RESET)
 8001436:	68fb      	ldr	r3, [r7, #12]
 8001438:	689b      	ldr	r3, [r3, #8]
 800143a:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800143e:	2b00      	cmp	r3, #0
 8001440:	d00b      	beq.n	800145a <HAL_ADC_PollForConversion+0x8e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001446:	f043 0220 	orr.w	r2, r3, #32
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	641a      	str	r2, [r3, #64]	@ 0x40
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	2200      	movs	r2, #0
 8001452:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        
        return HAL_ERROR;
 8001456:	2301      	movs	r3, #1
 8001458:	e0ad      	b.n	80015b6 <HAL_ADC_PollForConversion+0x1ea>
      }
    }
    
    tmp_Flag_EOC = (ADC_FLAG_EOC | ADC_FLAG_EOS);
 800145a:	230c      	movs	r3, #12
 800145c:	617b      	str	r3, [r7, #20]
  }
  
  /* Get relevant register CFGR in ADC instance of ADC master or slave      */
  /* in function of multimode state (for devices with multimode             */
  /* available).                                                            */
  if(ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001466:	d004      	beq.n	8001472 <HAL_ADC_PollForConversion+0xa6>
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	4a54      	ldr	r2, [pc, #336]	@ (80015c0 <HAL_ADC_PollForConversion+0x1f4>)
 800146e:	4293      	cmp	r3, r2
 8001470:	d106      	bne.n	8001480 <HAL_ADC_PollForConversion+0xb4>
 8001472:	4b54      	ldr	r3, [pc, #336]	@ (80015c4 <HAL_ADC_PollForConversion+0x1f8>)
 8001474:	689b      	ldr	r3, [r3, #8]
 8001476:	f003 031f 	and.w	r3, r3, #31
 800147a:	2b00      	cmp	r3, #0
 800147c:	d010      	beq.n	80014a0 <HAL_ADC_PollForConversion+0xd4>
 800147e:	e005      	b.n	800148c <HAL_ADC_PollForConversion+0xc0>
 8001480:	4b51      	ldr	r3, [pc, #324]	@ (80015c8 <HAL_ADC_PollForConversion+0x1fc>)
 8001482:	689b      	ldr	r3, [r3, #8]
 8001484:	f003 031f 	and.w	r3, r3, #31
 8001488:	2b00      	cmp	r3, #0
 800148a:	d009      	beq.n	80014a0 <HAL_ADC_PollForConversion+0xd4>
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001494:	d004      	beq.n	80014a0 <HAL_ADC_PollForConversion+0xd4>
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	4a4c      	ldr	r2, [pc, #304]	@ (80015cc <HAL_ADC_PollForConversion+0x200>)
 800149c:	4293      	cmp	r3, r2
 800149e:	d104      	bne.n	80014aa <HAL_ADC_PollForConversion+0xde>
  {
    tmp_cfgr = READ_REG(hadc->Instance->CFGR); 
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	68db      	ldr	r3, [r3, #12]
 80014a6:	613b      	str	r3, [r7, #16]
 80014a8:	e00f      	b.n	80014ca <HAL_ADC_PollForConversion+0xfe>
  }
  else
  {
    tmp_cfgr = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80014b2:	d004      	beq.n	80014be <HAL_ADC_PollForConversion+0xf2>
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	4a41      	ldr	r2, [pc, #260]	@ (80015c0 <HAL_ADC_PollForConversion+0x1f4>)
 80014ba:	4293      	cmp	r3, r2
 80014bc:	d102      	bne.n	80014c4 <HAL_ADC_PollForConversion+0xf8>
 80014be:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80014c2:	e000      	b.n	80014c6 <HAL_ADC_PollForConversion+0xfa>
 80014c4:	4b41      	ldr	r3, [pc, #260]	@ (80015cc <HAL_ADC_PollForConversion+0x200>)
 80014c6:	68db      	ldr	r3, [r3, #12]
 80014c8:	613b      	str	r3, [r7, #16]
  }
  
  /* Get tick count */
  tickstart = HAL_GetTick();  
 80014ca:	f7ff fc3f 	bl	8000d4c <HAL_GetTick>
 80014ce:	60b8      	str	r0, [r7, #8]
  
  /* Wait until End of Conversion or End of Sequence flag is raised */
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 80014d0:	e021      	b.n	8001516 <HAL_ADC_PollForConversion+0x14a>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 80014d2:	683b      	ldr	r3, [r7, #0]
 80014d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80014d8:	d01d      	beq.n	8001516 <HAL_ADC_PollForConversion+0x14a>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 80014da:	683b      	ldr	r3, [r7, #0]
 80014dc:	2b00      	cmp	r3, #0
 80014de:	d007      	beq.n	80014f0 <HAL_ADC_PollForConversion+0x124>
 80014e0:	f7ff fc34 	bl	8000d4c <HAL_GetTick>
 80014e4:	4602      	mov	r2, r0
 80014e6:	68bb      	ldr	r3, [r7, #8]
 80014e8:	1ad3      	subs	r3, r2, r3
 80014ea:	683a      	ldr	r2, [r7, #0]
 80014ec:	429a      	cmp	r2, r3
 80014ee:	d212      	bcs.n	8001516 <HAL_ADC_PollForConversion+0x14a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	681b      	ldr	r3, [r3, #0]
 80014f4:	681a      	ldr	r2, [r3, #0]
 80014f6:	697b      	ldr	r3, [r7, #20]
 80014f8:	4013      	ands	r3, r2
 80014fa:	2b00      	cmp	r3, #0
 80014fc:	d10b      	bne.n	8001516 <HAL_ADC_PollForConversion+0x14a>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001502:	f043 0204 	orr.w	r2, r3, #4
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	2200      	movs	r2, #0
 800150e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 8001512:	2303      	movs	r3, #3
 8001514:	e04f      	b.n	80015b6 <HAL_ADC_PollForConversion+0x1ea>
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	681a      	ldr	r2, [r3, #0]
 800151c:	697b      	ldr	r3, [r7, #20]
 800151e:	4013      	ands	r3, r2
 8001520:	2b00      	cmp	r3, #0
 8001522:	d0d6      	beq.n	80014d2 <HAL_ADC_PollForConversion+0x106>
      }
    }
  }
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001528:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	641a      	str	r2, [r3, #64]	@ 0x40
  
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)           && 
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	68db      	ldr	r3, [r3, #12]
 8001536:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800153a:	2b00      	cmp	r3, #0
 800153c:	d131      	bne.n	80015a2 <HAL_ADC_PollForConversion+0x1d6>
     (READ_BIT (tmp_cfgr, ADC_CFGR_CONT) == RESET)   )
 800153e:	693b      	ldr	r3, [r7, #16]
 8001540:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)           && 
 8001544:	2b00      	cmp	r3, #0
 8001546:	d12c      	bne.n	80015a2 <HAL_ADC_PollForConversion+0x1d6>
  {
    /* If End of Sequence is reached, disable interrupts */
    if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	f003 0308 	and.w	r3, r3, #8
 8001552:	2b08      	cmp	r3, #8
 8001554:	d125      	bne.n	80015a2 <HAL_ADC_PollForConversion+0x1d6>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	689b      	ldr	r3, [r3, #8]
 800155c:	f003 0304 	and.w	r3, r3, #4
 8001560:	2b00      	cmp	r3, #0
 8001562:	d112      	bne.n	800158a <HAL_ADC_PollForConversion+0x1be>
      {        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001568:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	641a      	str	r2, [r3, #64]	@ 0x40
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001574:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001578:	2b00      	cmp	r3, #0
 800157a:	d112      	bne.n	80015a2 <HAL_ADC_PollForConversion+0x1d6>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001580:	f043 0201 	orr.w	r2, r3, #1
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	641a      	str	r2, [r3, #64]	@ 0x40
 8001588:	e00b      	b.n	80015a2 <HAL_ADC_PollForConversion+0x1d6>
        }
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800158e:	f043 0220 	orr.w	r2, r3, #32
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	641a      	str	r2, [r3, #64]	@ 0x40
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800159a:	f043 0201 	orr.w	r2, r3, #1
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	645a      	str	r2, [r3, #68]	@ 0x44
  }
  
  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (READ_BIT (tmp_cfgr, ADC_CFGR_AUTDLY) == RESET)
 80015a2:	693b      	ldr	r3, [r7, #16]
 80015a4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80015a8:	2b00      	cmp	r3, #0
 80015aa:	d103      	bne.n	80015b4 <HAL_ADC_PollForConversion+0x1e8>
  {
    /* Clear regular group conversion flag */
    /* (EOC or EOS depending on HAL ADC initialization parameter) */
    __HAL_ADC_CLEAR_FLAG(hadc, tmp_Flag_EOC);
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	697a      	ldr	r2, [r7, #20]
 80015b2:	601a      	str	r2, [r3, #0]
  }
  
  /* Return ADC state */
  return HAL_OK;
 80015b4:	2300      	movs	r3, #0
}
 80015b6:	4618      	mov	r0, r3
 80015b8:	3718      	adds	r7, #24
 80015ba:	46bd      	mov	sp, r7
 80015bc:	bd80      	pop	{r7, pc}
 80015be:	bf00      	nop
 80015c0:	50000100 	.word	0x50000100
 80015c4:	50000300 	.word	0x50000300
 80015c8:	50000700 	.word	0x50000700
 80015cc:	50000400 	.word	0x50000400

080015d0 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 80015d0:	b480      	push	{r7}
 80015d2:	b083      	sub	sp, #12
 80015d4:	af00      	add	r7, sp, #0
 80015d6:	6078      	str	r0, [r7, #4]

  /* Note: ADC flag EOC is not cleared here by software because               */
  /*       automatically cleared by hardware when reading register DR.        */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 80015de:	4618      	mov	r0, r3
 80015e0:	370c      	adds	r7, #12
 80015e2:	46bd      	mov	sp, r7
 80015e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e8:	4770      	bx	lr
	...

080015ec <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80015ec:	b480      	push	{r7}
 80015ee:	b09b      	sub	sp, #108	@ 0x6c
 80015f0:	af00      	add	r7, sp, #0
 80015f2:	6078      	str	r0, [r7, #4]
 80015f4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80015f6:	2300      	movs	r3, #0
 80015f8:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 80015fc:	2300      	movs	r3, #0
 80015fe:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001606:	2b01      	cmp	r3, #1
 8001608:	d101      	bne.n	800160e <HAL_ADC_ConfigChannel+0x22>
 800160a:	2302      	movs	r3, #2
 800160c:	e2c8      	b.n	8001ba0 <HAL_ADC_ConfigChannel+0x5b4>
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	2201      	movs	r2, #1
 8001612:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	689b      	ldr	r3, [r3, #8]
 800161c:	f003 0304 	and.w	r3, r3, #4
 8001620:	2b00      	cmp	r3, #0
 8001622:	f040 82ac 	bne.w	8001b7e <HAL_ADC_ConfigChannel+0x592>
  {
    /* Regular sequence configuration */
    /* For Rank 1 to 4U */
    if (sConfig->Rank < 5U)
 8001626:	683b      	ldr	r3, [r7, #0]
 8001628:	685b      	ldr	r3, [r3, #4]
 800162a:	2b04      	cmp	r3, #4
 800162c:	d81c      	bhi.n	8001668 <HAL_ADC_ConfigChannel+0x7c>
    {
      MODIFY_REG(hadc->Instance->SQR1,
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001634:	683b      	ldr	r3, [r7, #0]
 8001636:	685a      	ldr	r2, [r3, #4]
 8001638:	4613      	mov	r3, r2
 800163a:	005b      	lsls	r3, r3, #1
 800163c:	4413      	add	r3, r2
 800163e:	005b      	lsls	r3, r3, #1
 8001640:	461a      	mov	r2, r3
 8001642:	231f      	movs	r3, #31
 8001644:	4093      	lsls	r3, r2
 8001646:	43db      	mvns	r3, r3
 8001648:	4019      	ands	r1, r3
 800164a:	683b      	ldr	r3, [r7, #0]
 800164c:	6818      	ldr	r0, [r3, #0]
 800164e:	683b      	ldr	r3, [r7, #0]
 8001650:	685a      	ldr	r2, [r3, #4]
 8001652:	4613      	mov	r3, r2
 8001654:	005b      	lsls	r3, r3, #1
 8001656:	4413      	add	r3, r2
 8001658:	005b      	lsls	r3, r3, #1
 800165a:	fa00 f203 	lsl.w	r2, r0, r3
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	430a      	orrs	r2, r1
 8001664:	631a      	str	r2, [r3, #48]	@ 0x30
 8001666:	e063      	b.n	8001730 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR1_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR1_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 5 to 9U */
    else if (sConfig->Rank < 10U)
 8001668:	683b      	ldr	r3, [r7, #0]
 800166a:	685b      	ldr	r3, [r3, #4]
 800166c:	2b09      	cmp	r3, #9
 800166e:	d81e      	bhi.n	80016ae <HAL_ADC_ConfigChannel+0xc2>
    {
      MODIFY_REG(hadc->Instance->SQR2,
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001676:	683b      	ldr	r3, [r7, #0]
 8001678:	685a      	ldr	r2, [r3, #4]
 800167a:	4613      	mov	r3, r2
 800167c:	005b      	lsls	r3, r3, #1
 800167e:	4413      	add	r3, r2
 8001680:	005b      	lsls	r3, r3, #1
 8001682:	3b1e      	subs	r3, #30
 8001684:	221f      	movs	r2, #31
 8001686:	fa02 f303 	lsl.w	r3, r2, r3
 800168a:	43db      	mvns	r3, r3
 800168c:	4019      	ands	r1, r3
 800168e:	683b      	ldr	r3, [r7, #0]
 8001690:	6818      	ldr	r0, [r3, #0]
 8001692:	683b      	ldr	r3, [r7, #0]
 8001694:	685a      	ldr	r2, [r3, #4]
 8001696:	4613      	mov	r3, r2
 8001698:	005b      	lsls	r3, r3, #1
 800169a:	4413      	add	r3, r2
 800169c:	005b      	lsls	r3, r3, #1
 800169e:	3b1e      	subs	r3, #30
 80016a0:	fa00 f203 	lsl.w	r2, r0, r3
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	430a      	orrs	r2, r1
 80016aa:	635a      	str	r2, [r3, #52]	@ 0x34
 80016ac:	e040      	b.n	8001730 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR2_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 10 to 14U */
    else if (sConfig->Rank < 15U)
 80016ae:	683b      	ldr	r3, [r7, #0]
 80016b0:	685b      	ldr	r3, [r3, #4]
 80016b2:	2b0e      	cmp	r3, #14
 80016b4:	d81e      	bhi.n	80016f4 <HAL_ADC_ConfigChannel+0x108>
    {
      MODIFY_REG(hadc->Instance->SQR3                        ,
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	6b99      	ldr	r1, [r3, #56]	@ 0x38
 80016bc:	683b      	ldr	r3, [r7, #0]
 80016be:	685a      	ldr	r2, [r3, #4]
 80016c0:	4613      	mov	r3, r2
 80016c2:	005b      	lsls	r3, r3, #1
 80016c4:	4413      	add	r3, r2
 80016c6:	005b      	lsls	r3, r3, #1
 80016c8:	3b3c      	subs	r3, #60	@ 0x3c
 80016ca:	221f      	movs	r2, #31
 80016cc:	fa02 f303 	lsl.w	r3, r2, r3
 80016d0:	43db      	mvns	r3, r3
 80016d2:	4019      	ands	r1, r3
 80016d4:	683b      	ldr	r3, [r7, #0]
 80016d6:	6818      	ldr	r0, [r3, #0]
 80016d8:	683b      	ldr	r3, [r7, #0]
 80016da:	685a      	ldr	r2, [r3, #4]
 80016dc:	4613      	mov	r3, r2
 80016de:	005b      	lsls	r3, r3, #1
 80016e0:	4413      	add	r3, r2
 80016e2:	005b      	lsls	r3, r3, #1
 80016e4:	3b3c      	subs	r3, #60	@ 0x3c
 80016e6:	fa00 f203 	lsl.w	r2, r0, r3
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	430a      	orrs	r2, r1
 80016f0:	639a      	str	r2, [r3, #56]	@ 0x38
 80016f2:	e01d      	b.n	8001730 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 15 to 16U */
    else
    {   
      MODIFY_REG(hadc->Instance->SQR4                        ,
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 80016fa:	683b      	ldr	r3, [r7, #0]
 80016fc:	685a      	ldr	r2, [r3, #4]
 80016fe:	4613      	mov	r3, r2
 8001700:	005b      	lsls	r3, r3, #1
 8001702:	4413      	add	r3, r2
 8001704:	005b      	lsls	r3, r3, #1
 8001706:	3b5a      	subs	r3, #90	@ 0x5a
 8001708:	221f      	movs	r2, #31
 800170a:	fa02 f303 	lsl.w	r3, r2, r3
 800170e:	43db      	mvns	r3, r3
 8001710:	4019      	ands	r1, r3
 8001712:	683b      	ldr	r3, [r7, #0]
 8001714:	6818      	ldr	r0, [r3, #0]
 8001716:	683b      	ldr	r3, [r7, #0]
 8001718:	685a      	ldr	r2, [r3, #4]
 800171a:	4613      	mov	r3, r2
 800171c:	005b      	lsls	r3, r3, #1
 800171e:	4413      	add	r3, r2
 8001720:	005b      	lsls	r3, r3, #1
 8001722:	3b5a      	subs	r3, #90	@ 0x5a
 8001724:	fa00 f203 	lsl.w	r2, r0, r3
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	430a      	orrs	r2, r1
 800172e:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	689b      	ldr	r3, [r3, #8]
 8001736:	f003 030c 	and.w	r3, r3, #12
 800173a:	2b00      	cmp	r3, #0
 800173c:	f040 80e5 	bne.w	800190a <HAL_ADC_ConfigChannel+0x31e>
  {
    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfig->Channel >= ADC_CHANNEL_10)
 8001740:	683b      	ldr	r3, [r7, #0]
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	2b09      	cmp	r3, #9
 8001746:	d91c      	bls.n	8001782 <HAL_ADC_ConfigChannel+0x196>
    {
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	6999      	ldr	r1, [r3, #24]
 800174e:	683b      	ldr	r3, [r7, #0]
 8001750:	681a      	ldr	r2, [r3, #0]
 8001752:	4613      	mov	r3, r2
 8001754:	005b      	lsls	r3, r3, #1
 8001756:	4413      	add	r3, r2
 8001758:	3b1e      	subs	r3, #30
 800175a:	2207      	movs	r2, #7
 800175c:	fa02 f303 	lsl.w	r3, r2, r3
 8001760:	43db      	mvns	r3, r3
 8001762:	4019      	ands	r1, r3
 8001764:	683b      	ldr	r3, [r7, #0]
 8001766:	6898      	ldr	r0, [r3, #8]
 8001768:	683b      	ldr	r3, [r7, #0]
 800176a:	681a      	ldr	r2, [r3, #0]
 800176c:	4613      	mov	r3, r2
 800176e:	005b      	lsls	r3, r3, #1
 8001770:	4413      	add	r3, r2
 8001772:	3b1e      	subs	r3, #30
 8001774:	fa00 f203 	lsl.w	r2, r0, r3
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	430a      	orrs	r2, r1
 800177e:	619a      	str	r2, [r3, #24]
 8001780:	e019      	b.n	80017b6 <HAL_ADC_ConfigChannel+0x1ca>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel)      ,
                 ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	6959      	ldr	r1, [r3, #20]
 8001788:	683b      	ldr	r3, [r7, #0]
 800178a:	681a      	ldr	r2, [r3, #0]
 800178c:	4613      	mov	r3, r2
 800178e:	005b      	lsls	r3, r3, #1
 8001790:	4413      	add	r3, r2
 8001792:	2207      	movs	r2, #7
 8001794:	fa02 f303 	lsl.w	r3, r2, r3
 8001798:	43db      	mvns	r3, r3
 800179a:	4019      	ands	r1, r3
 800179c:	683b      	ldr	r3, [r7, #0]
 800179e:	6898      	ldr	r0, [r3, #8]
 80017a0:	683b      	ldr	r3, [r7, #0]
 80017a2:	681a      	ldr	r2, [r3, #0]
 80017a4:	4613      	mov	r3, r2
 80017a6:	005b      	lsls	r3, r3, #1
 80017a8:	4413      	add	r3, r2
 80017aa:	fa00 f203 	lsl.w	r2, r0, r3
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	430a      	orrs	r2, r1
 80017b4:	615a      	str	r2, [r3, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 80017b6:	683b      	ldr	r3, [r7, #0]
 80017b8:	695a      	ldr	r2, [r3, #20]
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	68db      	ldr	r3, [r3, #12]
 80017c0:	08db      	lsrs	r3, r3, #3
 80017c2:	f003 0303 	and.w	r3, r3, #3
 80017c6:	005b      	lsls	r3, r3, #1
 80017c8:	fa02 f303 	lsl.w	r3, r2, r3
 80017cc:	663b      	str	r3, [r7, #96]	@ 0x60
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfig->OffsetNumber)
 80017ce:	683b      	ldr	r3, [r7, #0]
 80017d0:	691b      	ldr	r3, [r3, #16]
 80017d2:	3b01      	subs	r3, #1
 80017d4:	2b03      	cmp	r3, #3
 80017d6:	d84f      	bhi.n	8001878 <HAL_ADC_ConfigChannel+0x28c>
 80017d8:	a201      	add	r2, pc, #4	@ (adr r2, 80017e0 <HAL_ADC_ConfigChannel+0x1f4>)
 80017da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80017de:	bf00      	nop
 80017e0:	080017f1 	.word	0x080017f1
 80017e4:	08001813 	.word	0x08001813
 80017e8:	08001835 	.word	0x08001835
 80017ec:	08001857 	.word	0x08001857
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1               ,
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80017f6:	4b99      	ldr	r3, [pc, #612]	@ (8001a5c <HAL_ADC_ConfigChannel+0x470>)
 80017f8:	4013      	ands	r3, r2
 80017fa:	683a      	ldr	r2, [r7, #0]
 80017fc:	6812      	ldr	r2, [r2, #0]
 80017fe:	0691      	lsls	r1, r2, #26
 8001800:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8001802:	430a      	orrs	r2, r1
 8001804:	431a      	orrs	r2, r3
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 800180e:	661a      	str	r2, [r3, #96]	@ 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                   ,
                 ADC_OFR1_OFFSET1_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8001810:	e07b      	b.n	800190a <HAL_ADC_ConfigChannel+0x31e>
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2               ,
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8001818:	4b90      	ldr	r3, [pc, #576]	@ (8001a5c <HAL_ADC_ConfigChannel+0x470>)
 800181a:	4013      	ands	r3, r2
 800181c:	683a      	ldr	r2, [r7, #0]
 800181e:	6812      	ldr	r2, [r2, #0]
 8001820:	0691      	lsls	r1, r2, #26
 8001822:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8001824:	430a      	orrs	r2, r1
 8001826:	431a      	orrs	r2, r3
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8001830:	665a      	str	r2, [r3, #100]	@ 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                   ,
                 ADC_OFR2_OFFSET2_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8001832:	e06a      	b.n	800190a <HAL_ADC_ConfigChannel+0x31e>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3               ,
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 800183a:	4b88      	ldr	r3, [pc, #544]	@ (8001a5c <HAL_ADC_ConfigChannel+0x470>)
 800183c:	4013      	ands	r3, r2
 800183e:	683a      	ldr	r2, [r7, #0]
 8001840:	6812      	ldr	r2, [r2, #0]
 8001842:	0691      	lsls	r1, r2, #26
 8001844:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8001846:	430a      	orrs	r2, r1
 8001848:	431a      	orrs	r2, r3
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8001852:	669a      	str	r2, [r3, #104]	@ 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                   ,
                 ADC_OFR3_OFFSET3_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8001854:	e059      	b.n	800190a <HAL_ADC_ConfigChannel+0x31e>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4               ,
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 800185c:	4b7f      	ldr	r3, [pc, #508]	@ (8001a5c <HAL_ADC_ConfigChannel+0x470>)
 800185e:	4013      	ands	r3, r2
 8001860:	683a      	ldr	r2, [r7, #0]
 8001862:	6812      	ldr	r2, [r2, #0]
 8001864:	0691      	lsls	r1, r2, #26
 8001866:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8001868:	430a      	orrs	r2, r1
 800186a:	431a      	orrs	r2, r3
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8001874:	66da      	str	r2, [r3, #108]	@ 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                   ,
                 ADC_OFR4_OFFSET4_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8001876:	e048      	b.n	800190a <HAL_ADC_ConfigChannel+0x31e>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800187e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001882:	683b      	ldr	r3, [r7, #0]
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	069b      	lsls	r3, r3, #26
 8001888:	429a      	cmp	r2, r3
 800188a:	d107      	bne.n	800189c <HAL_ADC_ConfigChannel+0x2b0>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 800189a:	661a      	str	r2, [r3, #96]	@ 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80018a2:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80018a6:	683b      	ldr	r3, [r7, #0]
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	069b      	lsls	r3, r3, #26
 80018ac:	429a      	cmp	r2, r3
 80018ae:	d107      	bne.n	80018c0 <HAL_ADC_ConfigChannel+0x2d4>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 80018be:	665a      	str	r2, [r3, #100]	@ 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80018c6:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80018ca:	683b      	ldr	r3, [r7, #0]
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	069b      	lsls	r3, r3, #26
 80018d0:	429a      	cmp	r2, r3
 80018d2:	d107      	bne.n	80018e4 <HAL_ADC_ConfigChannel+0x2f8>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 80018e2:	669a      	str	r2, [r3, #104]	@ 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80018ea:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80018ee:	683b      	ldr	r3, [r7, #0]
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	069b      	lsls	r3, r3, #26
 80018f4:	429a      	cmp	r2, r3
 80018f6:	d107      	bne.n	8001908 <HAL_ADC_ConfigChannel+0x31c>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8001906:	66da      	str	r2, [r3, #108]	@ 0x6c
      }
      break;
 8001908:	bf00      	nop

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	689b      	ldr	r3, [r3, #8]
 8001910:	f003 0303 	and.w	r3, r3, #3
 8001914:	2b01      	cmp	r3, #1
 8001916:	d108      	bne.n	800192a <HAL_ADC_ConfigChannel+0x33e>
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	f003 0301 	and.w	r3, r3, #1
 8001922:	2b01      	cmp	r3, #1
 8001924:	d101      	bne.n	800192a <HAL_ADC_ConfigChannel+0x33e>
 8001926:	2301      	movs	r3, #1
 8001928:	e000      	b.n	800192c <HAL_ADC_ConfigChannel+0x340>
 800192a:	2300      	movs	r3, #0
 800192c:	2b00      	cmp	r3, #0
 800192e:	f040 8131 	bne.w	8001b94 <HAL_ADC_ConfigChannel+0x5a8>
  {
    /* Configuration of differential mode */
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8001932:	683b      	ldr	r3, [r7, #0]
 8001934:	68db      	ldr	r3, [r3, #12]
 8001936:	2b01      	cmp	r3, #1
 8001938:	d00f      	beq.n	800195a <HAL_ADC_ConfigChannel+0x36e>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	f8d3 10b0 	ldr.w	r1, [r3, #176]	@ 0xb0
 8001942:	683b      	ldr	r3, [r7, #0]
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	2201      	movs	r2, #1
 8001948:	fa02 f303 	lsl.w	r3, r2, r3
 800194c:	43da      	mvns	r2, r3
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	400a      	ands	r2, r1
 8001954:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
 8001958:	e049      	b.n	80019ee <HAL_ADC_ConfigChannel+0x402>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	f8d3 10b0 	ldr.w	r1, [r3, #176]	@ 0xb0
 8001962:	683b      	ldr	r3, [r7, #0]
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	2201      	movs	r2, #1
 8001968:	409a      	lsls	r2, r3
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	430a      	orrs	r2, r1
 8001970:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfig->Channel >= ADC_CHANNEL_10)
 8001974:	683b      	ldr	r3, [r7, #0]
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	2b09      	cmp	r3, #9
 800197a:	d91c      	bls.n	80019b6 <HAL_ADC_ConfigChannel+0x3ca>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	6999      	ldr	r1, [r3, #24]
 8001982:	683b      	ldr	r3, [r7, #0]
 8001984:	681a      	ldr	r2, [r3, #0]
 8001986:	4613      	mov	r3, r2
 8001988:	005b      	lsls	r3, r3, #1
 800198a:	4413      	add	r3, r2
 800198c:	3b1b      	subs	r3, #27
 800198e:	2207      	movs	r2, #7
 8001990:	fa02 f303 	lsl.w	r3, r2, r3
 8001994:	43db      	mvns	r3, r3
 8001996:	4019      	ands	r1, r3
 8001998:	683b      	ldr	r3, [r7, #0]
 800199a:	6898      	ldr	r0, [r3, #8]
 800199c:	683b      	ldr	r3, [r7, #0]
 800199e:	681a      	ldr	r2, [r3, #0]
 80019a0:	4613      	mov	r3, r2
 80019a2:	005b      	lsls	r3, r3, #1
 80019a4:	4413      	add	r3, r2
 80019a6:	3b1b      	subs	r3, #27
 80019a8:	fa00 f203 	lsl.w	r2, r0, r3
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	430a      	orrs	r2, r1
 80019b2:	619a      	str	r2, [r3, #24]
 80019b4:	e01b      	b.n	80019ee <HAL_ADC_ConfigChannel+0x402>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel +1U)      ,
                   ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	6959      	ldr	r1, [r3, #20]
 80019bc:	683b      	ldr	r3, [r7, #0]
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	1c5a      	adds	r2, r3, #1
 80019c2:	4613      	mov	r3, r2
 80019c4:	005b      	lsls	r3, r3, #1
 80019c6:	4413      	add	r3, r2
 80019c8:	2207      	movs	r2, #7
 80019ca:	fa02 f303 	lsl.w	r3, r2, r3
 80019ce:	43db      	mvns	r3, r3
 80019d0:	4019      	ands	r1, r3
 80019d2:	683b      	ldr	r3, [r7, #0]
 80019d4:	6898      	ldr	r0, [r3, #8]
 80019d6:	683b      	ldr	r3, [r7, #0]
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	1c5a      	adds	r2, r3, #1
 80019dc:	4613      	mov	r3, r2
 80019de:	005b      	lsls	r3, r3, #1
 80019e0:	4413      	add	r3, r2
 80019e2:	fa00 f203 	lsl.w	r2, r0, r3
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	430a      	orrs	r2, r1
 80019ec:	615a      	str	r2, [r3, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80019f6:	d004      	beq.n	8001a02 <HAL_ADC_ConfigChannel+0x416>
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	4a18      	ldr	r2, [pc, #96]	@ (8001a60 <HAL_ADC_ConfigChannel+0x474>)
 80019fe:	4293      	cmp	r3, r2
 8001a00:	d101      	bne.n	8001a06 <HAL_ADC_ConfigChannel+0x41a>
 8001a02:	4b18      	ldr	r3, [pc, #96]	@ (8001a64 <HAL_ADC_ConfigChannel+0x478>)
 8001a04:	e000      	b.n	8001a08 <HAL_ADC_ConfigChannel+0x41c>
 8001a06:	4b18      	ldr	r3, [pc, #96]	@ (8001a68 <HAL_ADC_ConfigChannel+0x47c>)
 8001a08:	65fb      	str	r3, [r7, #92]	@ 0x5c
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001a0a:	683b      	ldr	r3, [r7, #0]
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	2b10      	cmp	r3, #16
 8001a10:	d105      	bne.n	8001a1e <HAL_ADC_ConfigChannel+0x432>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8001a12:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001a14:	689b      	ldr	r3, [r3, #8]
 8001a16:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	d015      	beq.n	8001a4a <HAL_ADC_ConfigChannel+0x45e>
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8001a1e:	683b      	ldr	r3, [r7, #0]
 8001a20:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8001a22:	2b11      	cmp	r3, #17
 8001a24:	d105      	bne.n	8001a32 <HAL_ADC_ConfigChannel+0x446>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8001a26:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001a28:	689b      	ldr	r3, [r3, #8]
 8001a2a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d00b      	beq.n	8001a4a <HAL_ADC_ConfigChannel+0x45e>
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8001a32:	683b      	ldr	r3, [r7, #0]
 8001a34:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8001a36:	2b12      	cmp	r3, #18
 8001a38:	f040 80ac 	bne.w	8001b94 <HAL_ADC_ConfigChannel+0x5a8>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 8001a3c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001a3e:	689b      	ldr	r3, [r3, #8]
 8001a40:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8001a44:	2b00      	cmp	r3, #0
 8001a46:	f040 80a5 	bne.w	8001b94 <HAL_ADC_ConfigChannel+0x5a8>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001a52:	d10b      	bne.n	8001a6c <HAL_ADC_ConfigChannel+0x480>
 8001a54:	4b02      	ldr	r3, [pc, #8]	@ (8001a60 <HAL_ADC_ConfigChannel+0x474>)
 8001a56:	60fb      	str	r3, [r7, #12]
 8001a58:	e023      	b.n	8001aa2 <HAL_ADC_ConfigChannel+0x4b6>
 8001a5a:	bf00      	nop
 8001a5c:	83fff000 	.word	0x83fff000
 8001a60:	50000100 	.word	0x50000100
 8001a64:	50000300 	.word	0x50000300
 8001a68:	50000700 	.word	0x50000700
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	4a4e      	ldr	r2, [pc, #312]	@ (8001bac <HAL_ADC_ConfigChannel+0x5c0>)
 8001a72:	4293      	cmp	r3, r2
 8001a74:	d103      	bne.n	8001a7e <HAL_ADC_ConfigChannel+0x492>
 8001a76:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8001a7a:	60fb      	str	r3, [r7, #12]
 8001a7c:	e011      	b.n	8001aa2 <HAL_ADC_ConfigChannel+0x4b6>
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	4a4b      	ldr	r2, [pc, #300]	@ (8001bb0 <HAL_ADC_ConfigChannel+0x5c4>)
 8001a84:	4293      	cmp	r3, r2
 8001a86:	d102      	bne.n	8001a8e <HAL_ADC_ConfigChannel+0x4a2>
 8001a88:	4b4a      	ldr	r3, [pc, #296]	@ (8001bb4 <HAL_ADC_ConfigChannel+0x5c8>)
 8001a8a:	60fb      	str	r3, [r7, #12]
 8001a8c:	e009      	b.n	8001aa2 <HAL_ADC_ConfigChannel+0x4b6>
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	4a48      	ldr	r2, [pc, #288]	@ (8001bb4 <HAL_ADC_ConfigChannel+0x5c8>)
 8001a94:	4293      	cmp	r3, r2
 8001a96:	d102      	bne.n	8001a9e <HAL_ADC_ConfigChannel+0x4b2>
 8001a98:	4b45      	ldr	r3, [pc, #276]	@ (8001bb0 <HAL_ADC_ConfigChannel+0x5c4>)
 8001a9a:	60fb      	str	r3, [r7, #12]
 8001a9c:	e001      	b.n	8001aa2 <HAL_ADC_ConfigChannel+0x4b6>
 8001a9e:	2300      	movs	r3, #0
 8001aa0:	60fb      	str	r3, [r7, #12]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	689b      	ldr	r3, [r3, #8]
 8001aa8:	f003 0303 	and.w	r3, r3, #3
 8001aac:	2b01      	cmp	r3, #1
 8001aae:	d108      	bne.n	8001ac2 <HAL_ADC_ConfigChannel+0x4d6>
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	f003 0301 	and.w	r3, r3, #1
 8001aba:	2b01      	cmp	r3, #1
 8001abc:	d101      	bne.n	8001ac2 <HAL_ADC_ConfigChannel+0x4d6>
 8001abe:	2301      	movs	r3, #1
 8001ac0:	e000      	b.n	8001ac4 <HAL_ADC_ConfigChannel+0x4d8>
 8001ac2:	2300      	movs	r3, #0
 8001ac4:	2b00      	cmp	r3, #0
 8001ac6:	d150      	bne.n	8001b6a <HAL_ADC_ConfigChannel+0x57e>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8001ac8:	68fb      	ldr	r3, [r7, #12]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	d010      	beq.n	8001af0 <HAL_ADC_ConfigChannel+0x504>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8001ace:	68fb      	ldr	r3, [r7, #12]
 8001ad0:	689b      	ldr	r3, [r3, #8]
 8001ad2:	f003 0303 	and.w	r3, r3, #3
 8001ad6:	2b01      	cmp	r3, #1
 8001ad8:	d107      	bne.n	8001aea <HAL_ADC_ConfigChannel+0x4fe>
 8001ada:	68fb      	ldr	r3, [r7, #12]
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	f003 0301 	and.w	r3, r3, #1
 8001ae2:	2b01      	cmp	r3, #1
 8001ae4:	d101      	bne.n	8001aea <HAL_ADC_ConfigChannel+0x4fe>
 8001ae6:	2301      	movs	r3, #1
 8001ae8:	e000      	b.n	8001aec <HAL_ADC_ConfigChannel+0x500>
 8001aea:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	d13c      	bne.n	8001b6a <HAL_ADC_ConfigChannel+0x57e>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8001af0:	683b      	ldr	r3, [r7, #0]
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	2b10      	cmp	r3, #16
 8001af6:	d11d      	bne.n	8001b34 <HAL_ADC_ConfigChannel+0x548>
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001b00:	d118      	bne.n	8001b34 <HAL_ADC_ConfigChannel+0x548>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 8001b02:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001b04:	689b      	ldr	r3, [r3, #8]
 8001b06:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8001b0a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001b0c:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001b0e:	4b2a      	ldr	r3, [pc, #168]	@ (8001bb8 <HAL_ADC_ConfigChannel+0x5cc>)
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	4a2a      	ldr	r2, [pc, #168]	@ (8001bbc <HAL_ADC_ConfigChannel+0x5d0>)
 8001b14:	fba2 2303 	umull	r2, r3, r2, r3
 8001b18:	0c9a      	lsrs	r2, r3, #18
 8001b1a:	4613      	mov	r3, r2
 8001b1c:	009b      	lsls	r3, r3, #2
 8001b1e:	4413      	add	r3, r2
 8001b20:	005b      	lsls	r3, r3, #1
 8001b22:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001b24:	e002      	b.n	8001b2c <HAL_ADC_ConfigChannel+0x540>
          {
            wait_loop_index--;
 8001b26:	68bb      	ldr	r3, [r7, #8]
 8001b28:	3b01      	subs	r3, #1
 8001b2a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001b2c:	68bb      	ldr	r3, [r7, #8]
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d1f9      	bne.n	8001b26 <HAL_ADC_ConfigChannel+0x53a>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8001b32:	e02e      	b.n	8001b92 <HAL_ADC_ConfigChannel+0x5a6>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 8001b34:	683b      	ldr	r3, [r7, #0]
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	2b11      	cmp	r3, #17
 8001b3a:	d10b      	bne.n	8001b54 <HAL_ADC_ConfigChannel+0x568>
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001b44:	d106      	bne.n	8001b54 <HAL_ADC_ConfigChannel+0x568>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 8001b46:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001b48:	689b      	ldr	r3, [r3, #8]
 8001b4a:	f043 7280 	orr.w	r2, r3, #16777216	@ 0x1000000
 8001b4e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001b50:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8001b52:	e01e      	b.n	8001b92 <HAL_ADC_ConfigChannel+0x5a6>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 8001b54:	683b      	ldr	r3, [r7, #0]
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	2b12      	cmp	r3, #18
 8001b5a:	d11a      	bne.n	8001b92 <HAL_ADC_ConfigChannel+0x5a6>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 8001b5c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001b5e:	689b      	ldr	r3, [r3, #8]
 8001b60:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8001b64:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001b66:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8001b68:	e013      	b.n	8001b92 <HAL_ADC_ConfigChannel+0x5a6>
      /* enabled and other ADC of the common group are enabled, internal      */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b6e:	f043 0220 	orr.w	r2, r3, #32
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	641a      	str	r2, [r3, #64]	@ 0x40
        
        tmp_hal_status = HAL_ERROR;
 8001b76:	2301      	movs	r3, #1
 8001b78:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8001b7c:	e00a      	b.n	8001b94 <HAL_ADC_ConfigChannel+0x5a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b82:	f043 0220 	orr.w	r2, r3, #32
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	641a      	str	r2, [r3, #64]	@ 0x40
    
    tmp_hal_status = HAL_ERROR;
 8001b8a:	2301      	movs	r3, #1
 8001b8c:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8001b90:	e000      	b.n	8001b94 <HAL_ADC_ConfigChannel+0x5a8>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8001b92:	bf00      	nop
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	2200      	movs	r2, #0
 8001b98:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8001b9c:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
}
 8001ba0:	4618      	mov	r0, r3
 8001ba2:	376c      	adds	r7, #108	@ 0x6c
 8001ba4:	46bd      	mov	sp, r7
 8001ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001baa:	4770      	bx	lr
 8001bac:	50000100 	.word	0x50000100
 8001bb0:	50000400 	.word	0x50000400
 8001bb4:	50000500 	.word	0x50000500
 8001bb8:	20000008 	.word	0x20000008
 8001bbc:	431bde83 	.word	0x431bde83

08001bc0 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param  hadc ADC handle
  * @param  multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef* hadc, ADC_MultiModeTypeDef* multimode)
{
 8001bc0:	b480      	push	{r7}
 8001bc2:	b099      	sub	sp, #100	@ 0x64
 8001bc4:	af00      	add	r7, sp, #0
 8001bc6:	6078      	str	r0, [r7, #4]
 8001bc8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001bca:	2300      	movs	r3, #0
 8001bcc:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
    assert_param(IS_ADC_DMA_ACCESS_MODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }
  
  /* Set handle of the other ADC sharing the same common register             */
  ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001bd8:	d102      	bne.n	8001be0 <HAL_ADCEx_MultiModeConfigChannel+0x20>
 8001bda:	4b6d      	ldr	r3, [pc, #436]	@ (8001d90 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 8001bdc:	60bb      	str	r3, [r7, #8]
 8001bde:	e01a      	b.n	8001c16 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	4a6a      	ldr	r2, [pc, #424]	@ (8001d90 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 8001be6:	4293      	cmp	r3, r2
 8001be8:	d103      	bne.n	8001bf2 <HAL_ADCEx_MultiModeConfigChannel+0x32>
 8001bea:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8001bee:	60bb      	str	r3, [r7, #8]
 8001bf0:	e011      	b.n	8001c16 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	4a67      	ldr	r2, [pc, #412]	@ (8001d94 <HAL_ADCEx_MultiModeConfigChannel+0x1d4>)
 8001bf8:	4293      	cmp	r3, r2
 8001bfa:	d102      	bne.n	8001c02 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8001bfc:	4b66      	ldr	r3, [pc, #408]	@ (8001d98 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>)
 8001bfe:	60bb      	str	r3, [r7, #8]
 8001c00:	e009      	b.n	8001c16 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	4a64      	ldr	r2, [pc, #400]	@ (8001d98 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>)
 8001c08:	4293      	cmp	r3, r2
 8001c0a:	d102      	bne.n	8001c12 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8001c0c:	4b61      	ldr	r3, [pc, #388]	@ (8001d94 <HAL_ADCEx_MultiModeConfigChannel+0x1d4>)
 8001c0e:	60bb      	str	r3, [r7, #8]
 8001c10:	e001      	b.n	8001c16 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8001c12:	2300      	movs	r3, #0
 8001c14:	60bb      	str	r3, [r7, #8]
  if (tmphadcSharingSameCommonRegister.Instance == NULL)
 8001c16:	68bb      	ldr	r3, [r7, #8]
 8001c18:	2b00      	cmp	r3, #0
 8001c1a:	d101      	bne.n	8001c20 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Return function status */
    return HAL_ERROR;
 8001c1c:	2301      	movs	r3, #1
 8001c1e:	e0b0      	b.n	8001d82 <HAL_ADCEx_MultiModeConfigChannel+0x1c2>
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001c26:	2b01      	cmp	r3, #1
 8001c28:	d101      	bne.n	8001c2e <HAL_ADCEx_MultiModeConfigChannel+0x6e>
 8001c2a:	2302      	movs	r3, #2
 8001c2c:	e0a9      	b.n	8001d82 <HAL_ADCEx_MultiModeConfigChannel+0x1c2>
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	2201      	movs	r2, #1
 8001c32:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  if ( (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET) 
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	689b      	ldr	r3, [r3, #8]
 8001c3c:	f003 0304 	and.w	r3, r3, #4
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	f040 808d 	bne.w	8001d60 <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
    && (ADC_IS_CONVERSION_ONGOING_REGULAR(&tmphadcSharingSameCommonRegister) == RESET) )
 8001c46:	68bb      	ldr	r3, [r7, #8]
 8001c48:	689b      	ldr	r3, [r3, #8]
 8001c4a:	f003 0304 	and.w	r3, r3, #4
 8001c4e:	2b00      	cmp	r3, #0
 8001c50:	f040 8086 	bne.w	8001d60 <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
  {
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001c5c:	d004      	beq.n	8001c68 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	4a4b      	ldr	r2, [pc, #300]	@ (8001d90 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 8001c64:	4293      	cmp	r3, r2
 8001c66:	d101      	bne.n	8001c6c <HAL_ADCEx_MultiModeConfigChannel+0xac>
 8001c68:	4b4c      	ldr	r3, [pc, #304]	@ (8001d9c <HAL_ADCEx_MultiModeConfigChannel+0x1dc>)
 8001c6a:	e000      	b.n	8001c6e <HAL_ADCEx_MultiModeConfigChannel+0xae>
 8001c6c:	4b4c      	ldr	r3, [pc, #304]	@ (8001da0 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>)
 8001c6e:	65bb      	str	r3, [r7, #88]	@ 0x58
    
    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8001c70:	683b      	ldr	r3, [r7, #0]
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	2b00      	cmp	r3, #0
 8001c76:	d040      	beq.n	8001cfa <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    {
      /* Configuration of ADC common group ADC1&ADC2, ADC3&ADC4 if available    */
      /* (ADC2, ADC3, ADC4 availability depends on STM32 product)               */
      /*  - DMA access mode                                                     */
      MODIFY_REG(tmpADC_Common->CCR                                          ,
 8001c78:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001c7a:	689b      	ldr	r3, [r3, #8]
 8001c7c:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8001c80:	683b      	ldr	r3, [r7, #0]
 8001c82:	6859      	ldr	r1, [r3, #4]
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8001c8a:	035b      	lsls	r3, r3, #13
 8001c8c:	430b      	orrs	r3, r1
 8001c8e:	431a      	orrs	r2, r3
 8001c90:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001c92:	609a      	str	r2, [r3, #8]
      /*       parameters, their setting is bypassed without error reporting    */
      /*       (as it can be the expected behaviour in case of intended action  */
      /*       to update parameter above (which fulfills the ADC state          */
      /*       condition: no conversion on going on group regular)              */
      /*       on the fly).                                                     */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	689b      	ldr	r3, [r3, #8]
 8001c9a:	f003 0303 	and.w	r3, r3, #3
 8001c9e:	2b01      	cmp	r3, #1
 8001ca0:	d108      	bne.n	8001cb4 <HAL_ADCEx_MultiModeConfigChannel+0xf4>
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	f003 0301 	and.w	r3, r3, #1
 8001cac:	2b01      	cmp	r3, #1
 8001cae:	d101      	bne.n	8001cb4 <HAL_ADCEx_MultiModeConfigChannel+0xf4>
 8001cb0:	2301      	movs	r3, #1
 8001cb2:	e000      	b.n	8001cb6 <HAL_ADCEx_MultiModeConfigChannel+0xf6>
 8001cb4:	2300      	movs	r3, #0
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d15c      	bne.n	8001d74 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8001cba:	68bb      	ldr	r3, [r7, #8]
 8001cbc:	689b      	ldr	r3, [r3, #8]
 8001cbe:	f003 0303 	and.w	r3, r3, #3
 8001cc2:	2b01      	cmp	r3, #1
 8001cc4:	d107      	bne.n	8001cd6 <HAL_ADCEx_MultiModeConfigChannel+0x116>
 8001cc6:	68bb      	ldr	r3, [r7, #8]
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	f003 0301 	and.w	r3, r3, #1
 8001cce:	2b01      	cmp	r3, #1
 8001cd0:	d101      	bne.n	8001cd6 <HAL_ADCEx_MultiModeConfigChannel+0x116>
 8001cd2:	2301      	movs	r3, #1
 8001cd4:	e000      	b.n	8001cd8 <HAL_ADCEx_MultiModeConfigChannel+0x118>
 8001cd6:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	d14b      	bne.n	8001d74 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
      {
        MODIFY_REG(tmpADC_Common->CCR                                          ,
 8001cdc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001cde:	689b      	ldr	r3, [r3, #8]
 8001ce0:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8001ce4:	f023 030f 	bic.w	r3, r3, #15
 8001ce8:	683a      	ldr	r2, [r7, #0]
 8001cea:	6811      	ldr	r1, [r2, #0]
 8001cec:	683a      	ldr	r2, [r7, #0]
 8001cee:	6892      	ldr	r2, [r2, #8]
 8001cf0:	430a      	orrs	r2, r1
 8001cf2:	431a      	orrs	r2, r3
 8001cf4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001cf6:	609a      	str	r2, [r3, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8001cf8:	e03c      	b.n	8001d74 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
                   multimode->TwoSamplingDelay                                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8001cfa:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001cfc:	689b      	ldr	r3, [r3, #8]
 8001cfe:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8001d02:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001d04:	609a      	str	r2, [r3, #8]
      
      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	689b      	ldr	r3, [r3, #8]
 8001d0c:	f003 0303 	and.w	r3, r3, #3
 8001d10:	2b01      	cmp	r3, #1
 8001d12:	d108      	bne.n	8001d26 <HAL_ADCEx_MultiModeConfigChannel+0x166>
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	f003 0301 	and.w	r3, r3, #1
 8001d1e:	2b01      	cmp	r3, #1
 8001d20:	d101      	bne.n	8001d26 <HAL_ADCEx_MultiModeConfigChannel+0x166>
 8001d22:	2301      	movs	r3, #1
 8001d24:	e000      	b.n	8001d28 <HAL_ADCEx_MultiModeConfigChannel+0x168>
 8001d26:	2300      	movs	r3, #0
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	d123      	bne.n	8001d74 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8001d2c:	68bb      	ldr	r3, [r7, #8]
 8001d2e:	689b      	ldr	r3, [r3, #8]
 8001d30:	f003 0303 	and.w	r3, r3, #3
 8001d34:	2b01      	cmp	r3, #1
 8001d36:	d107      	bne.n	8001d48 <HAL_ADCEx_MultiModeConfigChannel+0x188>
 8001d38:	68bb      	ldr	r3, [r7, #8]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	f003 0301 	and.w	r3, r3, #1
 8001d40:	2b01      	cmp	r3, #1
 8001d42:	d101      	bne.n	8001d48 <HAL_ADCEx_MultiModeConfigChannel+0x188>
 8001d44:	2301      	movs	r3, #1
 8001d46:	e000      	b.n	8001d4a <HAL_ADCEx_MultiModeConfigChannel+0x18a>
 8001d48:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	d112      	bne.n	8001d74 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI | ADC_CCR_DELAY);
 8001d4e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001d50:	689b      	ldr	r3, [r3, #8]
 8001d52:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8001d56:	f023 030f 	bic.w	r3, r3, #15
 8001d5a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8001d5c:	6093      	str	r3, [r2, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8001d5e:	e009      	b.n	8001d74 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d64:	f043 0220 	orr.w	r2, r3, #32
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	641a      	str	r2, [r3, #64]	@ 0x40
    
    tmp_hal_status = HAL_ERROR;
 8001d6c:	2301      	movs	r3, #1
 8001d6e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 8001d72:	e000      	b.n	8001d76 <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8001d74:	bf00      	nop
  }
    
    
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	2200      	movs	r2, #0
 8001d7a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8001d7e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
} 
 8001d82:	4618      	mov	r0, r3
 8001d84:	3764      	adds	r7, #100	@ 0x64
 8001d86:	46bd      	mov	sp, r7
 8001d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d8c:	4770      	bx	lr
 8001d8e:	bf00      	nop
 8001d90:	50000100 	.word	0x50000100
 8001d94:	50000400 	.word	0x50000400
 8001d98:	50000500 	.word	0x50000500
 8001d9c:	50000300 	.word	0x50000300
 8001da0:	50000700 	.word	0x50000700

08001da4 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8001da4:	b580      	push	{r7, lr}
 8001da6:	b084      	sub	sp, #16
 8001da8:	af00      	add	r7, sp, #0
 8001daa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001dac:	2300      	movs	r3, #0
 8001dae:	60fb      	str	r3, [r7, #12]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	689b      	ldr	r3, [r3, #8]
 8001db6:	f003 0303 	and.w	r3, r3, #3
 8001dba:	2b01      	cmp	r3, #1
 8001dbc:	d108      	bne.n	8001dd0 <ADC_Enable+0x2c>
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	f003 0301 	and.w	r3, r3, #1
 8001dc8:	2b01      	cmp	r3, #1
 8001dca:	d101      	bne.n	8001dd0 <ADC_Enable+0x2c>
 8001dcc:	2301      	movs	r3, #1
 8001dce:	e000      	b.n	8001dd2 <ADC_Enable+0x2e>
 8001dd0:	2300      	movs	r3, #0
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d143      	bne.n	8001e5e <ADC_Enable+0xba>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	689a      	ldr	r2, [r3, #8]
 8001ddc:	4b22      	ldr	r3, [pc, #136]	@ (8001e68 <ADC_Enable+0xc4>)
 8001dde:	4013      	ands	r3, r2
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	d00d      	beq.n	8001e00 <ADC_Enable+0x5c>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001de8:	f043 0210 	orr.w	r2, r3, #16
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	641a      	str	r2, [r3, #64]	@ 0x40
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001df4:	f043 0201 	orr.w	r2, r3, #1
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	645a      	str	r2, [r3, #68]	@ 0x44
      
      return HAL_ERROR;
 8001dfc:	2301      	movs	r3, #1
 8001dfe:	e02f      	b.n	8001e60 <ADC_Enable+0xbc>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	689a      	ldr	r2, [r3, #8]
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	f042 0201 	orr.w	r2, r2, #1
 8001e0e:	609a      	str	r2, [r3, #8]
    
    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();  
 8001e10:	f7fe ff9c 	bl	8000d4c <HAL_GetTick>
 8001e14:	60f8      	str	r0, [r7, #12]
    
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8001e16:	e01b      	b.n	8001e50 <ADC_Enable+0xac>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001e18:	f7fe ff98 	bl	8000d4c <HAL_GetTick>
 8001e1c:	4602      	mov	r2, r0
 8001e1e:	68fb      	ldr	r3, [r7, #12]
 8001e20:	1ad3      	subs	r3, r2, r3
 8001e22:	2b02      	cmp	r3, #2
 8001e24:	d914      	bls.n	8001e50 <ADC_Enable+0xac>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	f003 0301 	and.w	r3, r3, #1
 8001e30:	2b01      	cmp	r3, #1
 8001e32:	d00d      	beq.n	8001e50 <ADC_Enable+0xac>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e38:	f043 0210 	orr.w	r2, r3, #16
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e44:	f043 0201 	orr.w	r2, r3, #1
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	645a      	str	r2, [r3, #68]	@ 0x44

          return HAL_ERROR;
 8001e4c:	2301      	movs	r3, #1
 8001e4e:	e007      	b.n	8001e60 <ADC_Enable+0xbc>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	f003 0301 	and.w	r3, r3, #1
 8001e5a:	2b01      	cmp	r3, #1
 8001e5c:	d1dc      	bne.n	8001e18 <ADC_Enable+0x74>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8001e5e:	2300      	movs	r3, #0
}
 8001e60:	4618      	mov	r0, r3
 8001e62:	3710      	adds	r7, #16
 8001e64:	46bd      	mov	sp, r7
 8001e66:	bd80      	pop	{r7, pc}
 8001e68:	8000003f 	.word	0x8000003f

08001e6c <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 8001e6c:	b580      	push	{r7, lr}
 8001e6e:	b084      	sub	sp, #16
 8001e70:	af00      	add	r7, sp, #0
 8001e72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001e74:	2300      	movs	r3, #0
 8001e76:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	689b      	ldr	r3, [r3, #8]
 8001e7e:	f003 0303 	and.w	r3, r3, #3
 8001e82:	2b01      	cmp	r3, #1
 8001e84:	d108      	bne.n	8001e98 <ADC_Disable+0x2c>
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	f003 0301 	and.w	r3, r3, #1
 8001e90:	2b01      	cmp	r3, #1
 8001e92:	d101      	bne.n	8001e98 <ADC_Disable+0x2c>
 8001e94:	2301      	movs	r3, #1
 8001e96:	e000      	b.n	8001e9a <ADC_Disable+0x2e>
 8001e98:	2300      	movs	r3, #0
 8001e9a:	2b00      	cmp	r3, #0
 8001e9c:	d047      	beq.n	8001f2e <ADC_Disable+0xc2>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	689b      	ldr	r3, [r3, #8]
 8001ea4:	f003 030d 	and.w	r3, r3, #13
 8001ea8:	2b01      	cmp	r3, #1
 8001eaa:	d10f      	bne.n	8001ecc <ADC_Disable+0x60>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	689a      	ldr	r2, [r3, #8]
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	f042 0202 	orr.w	r2, r2, #2
 8001eba:	609a      	str	r2, [r3, #8]
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	2203      	movs	r2, #3
 8001ec2:	601a      	str	r2, [r3, #0]
      
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 8001ec4:	f7fe ff42 	bl	8000d4c <HAL_GetTick>
 8001ec8:	60f8      	str	r0, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8001eca:	e029      	b.n	8001f20 <ADC_Disable+0xb4>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ed0:	f043 0210 	orr.w	r2, r3, #16
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	641a      	str	r2, [r3, #64]	@ 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001edc:	f043 0201 	orr.w	r2, r3, #1
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	645a      	str	r2, [r3, #68]	@ 0x44
      return HAL_ERROR;
 8001ee4:	2301      	movs	r3, #1
 8001ee6:	e023      	b.n	8001f30 <ADC_Disable+0xc4>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8001ee8:	f7fe ff30 	bl	8000d4c <HAL_GetTick>
 8001eec:	4602      	mov	r2, r0
 8001eee:	68fb      	ldr	r3, [r7, #12]
 8001ef0:	1ad3      	subs	r3, r2, r3
 8001ef2:	2b02      	cmp	r3, #2
 8001ef4:	d914      	bls.n	8001f20 <ADC_Disable+0xb4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	689b      	ldr	r3, [r3, #8]
 8001efc:	f003 0301 	and.w	r3, r3, #1
 8001f00:	2b01      	cmp	r3, #1
 8001f02:	d10d      	bne.n	8001f20 <ADC_Disable+0xb4>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f08:	f043 0210 	orr.w	r2, r3, #16
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f14:	f043 0201 	orr.w	r2, r3, #1
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	645a      	str	r2, [r3, #68]	@ 0x44

          return HAL_ERROR;
 8001f1c:	2301      	movs	r3, #1
 8001f1e:	e007      	b.n	8001f30 <ADC_Disable+0xc4>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	689b      	ldr	r3, [r3, #8]
 8001f26:	f003 0301 	and.w	r3, r3, #1
 8001f2a:	2b01      	cmp	r3, #1
 8001f2c:	d0dc      	beq.n	8001ee8 <ADC_Disable+0x7c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8001f2e:	2300      	movs	r3, #0
}
 8001f30:	4618      	mov	r0, r3
 8001f32:	3710      	adds	r7, #16
 8001f34:	46bd      	mov	sp, r7
 8001f36:	bd80      	pop	{r7, pc}

08001f38 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001f38:	b480      	push	{r7}
 8001f3a:	b085      	sub	sp, #20
 8001f3c:	af00      	add	r7, sp, #0
 8001f3e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	f003 0307 	and.w	r3, r3, #7
 8001f46:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001f48:	4b0c      	ldr	r3, [pc, #48]	@ (8001f7c <__NVIC_SetPriorityGrouping+0x44>)
 8001f4a:	68db      	ldr	r3, [r3, #12]
 8001f4c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001f4e:	68ba      	ldr	r2, [r7, #8]
 8001f50:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001f54:	4013      	ands	r3, r2
 8001f56:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001f58:	68fb      	ldr	r3, [r7, #12]
 8001f5a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001f5c:	68bb      	ldr	r3, [r7, #8]
 8001f5e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001f60:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001f64:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001f68:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001f6a:	4a04      	ldr	r2, [pc, #16]	@ (8001f7c <__NVIC_SetPriorityGrouping+0x44>)
 8001f6c:	68bb      	ldr	r3, [r7, #8]
 8001f6e:	60d3      	str	r3, [r2, #12]
}
 8001f70:	bf00      	nop
 8001f72:	3714      	adds	r7, #20
 8001f74:	46bd      	mov	sp, r7
 8001f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f7a:	4770      	bx	lr
 8001f7c:	e000ed00 	.word	0xe000ed00

08001f80 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001f80:	b480      	push	{r7}
 8001f82:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001f84:	4b04      	ldr	r3, [pc, #16]	@ (8001f98 <__NVIC_GetPriorityGrouping+0x18>)
 8001f86:	68db      	ldr	r3, [r3, #12]
 8001f88:	0a1b      	lsrs	r3, r3, #8
 8001f8a:	f003 0307 	and.w	r3, r3, #7
}
 8001f8e:	4618      	mov	r0, r3
 8001f90:	46bd      	mov	sp, r7
 8001f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f96:	4770      	bx	lr
 8001f98:	e000ed00 	.word	0xe000ed00

08001f9c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001f9c:	b480      	push	{r7}
 8001f9e:	b083      	sub	sp, #12
 8001fa0:	af00      	add	r7, sp, #0
 8001fa2:	4603      	mov	r3, r0
 8001fa4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001fa6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	db0b      	blt.n	8001fc6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001fae:	79fb      	ldrb	r3, [r7, #7]
 8001fb0:	f003 021f 	and.w	r2, r3, #31
 8001fb4:	4907      	ldr	r1, [pc, #28]	@ (8001fd4 <__NVIC_EnableIRQ+0x38>)
 8001fb6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fba:	095b      	lsrs	r3, r3, #5
 8001fbc:	2001      	movs	r0, #1
 8001fbe:	fa00 f202 	lsl.w	r2, r0, r2
 8001fc2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001fc6:	bf00      	nop
 8001fc8:	370c      	adds	r7, #12
 8001fca:	46bd      	mov	sp, r7
 8001fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd0:	4770      	bx	lr
 8001fd2:	bf00      	nop
 8001fd4:	e000e100 	.word	0xe000e100

08001fd8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001fd8:	b480      	push	{r7}
 8001fda:	b083      	sub	sp, #12
 8001fdc:	af00      	add	r7, sp, #0
 8001fde:	4603      	mov	r3, r0
 8001fe0:	6039      	str	r1, [r7, #0]
 8001fe2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001fe4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	db0a      	blt.n	8002002 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001fec:	683b      	ldr	r3, [r7, #0]
 8001fee:	b2da      	uxtb	r2, r3
 8001ff0:	490c      	ldr	r1, [pc, #48]	@ (8002024 <__NVIC_SetPriority+0x4c>)
 8001ff2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ff6:	0112      	lsls	r2, r2, #4
 8001ff8:	b2d2      	uxtb	r2, r2
 8001ffa:	440b      	add	r3, r1
 8001ffc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002000:	e00a      	b.n	8002018 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002002:	683b      	ldr	r3, [r7, #0]
 8002004:	b2da      	uxtb	r2, r3
 8002006:	4908      	ldr	r1, [pc, #32]	@ (8002028 <__NVIC_SetPriority+0x50>)
 8002008:	79fb      	ldrb	r3, [r7, #7]
 800200a:	f003 030f 	and.w	r3, r3, #15
 800200e:	3b04      	subs	r3, #4
 8002010:	0112      	lsls	r2, r2, #4
 8002012:	b2d2      	uxtb	r2, r2
 8002014:	440b      	add	r3, r1
 8002016:	761a      	strb	r2, [r3, #24]
}
 8002018:	bf00      	nop
 800201a:	370c      	adds	r7, #12
 800201c:	46bd      	mov	sp, r7
 800201e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002022:	4770      	bx	lr
 8002024:	e000e100 	.word	0xe000e100
 8002028:	e000ed00 	.word	0xe000ed00

0800202c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800202c:	b480      	push	{r7}
 800202e:	b089      	sub	sp, #36	@ 0x24
 8002030:	af00      	add	r7, sp, #0
 8002032:	60f8      	str	r0, [r7, #12]
 8002034:	60b9      	str	r1, [r7, #8]
 8002036:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002038:	68fb      	ldr	r3, [r7, #12]
 800203a:	f003 0307 	and.w	r3, r3, #7
 800203e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002040:	69fb      	ldr	r3, [r7, #28]
 8002042:	f1c3 0307 	rsb	r3, r3, #7
 8002046:	2b04      	cmp	r3, #4
 8002048:	bf28      	it	cs
 800204a:	2304      	movcs	r3, #4
 800204c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800204e:	69fb      	ldr	r3, [r7, #28]
 8002050:	3304      	adds	r3, #4
 8002052:	2b06      	cmp	r3, #6
 8002054:	d902      	bls.n	800205c <NVIC_EncodePriority+0x30>
 8002056:	69fb      	ldr	r3, [r7, #28]
 8002058:	3b03      	subs	r3, #3
 800205a:	e000      	b.n	800205e <NVIC_EncodePriority+0x32>
 800205c:	2300      	movs	r3, #0
 800205e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002060:	f04f 32ff 	mov.w	r2, #4294967295
 8002064:	69bb      	ldr	r3, [r7, #24]
 8002066:	fa02 f303 	lsl.w	r3, r2, r3
 800206a:	43da      	mvns	r2, r3
 800206c:	68bb      	ldr	r3, [r7, #8]
 800206e:	401a      	ands	r2, r3
 8002070:	697b      	ldr	r3, [r7, #20]
 8002072:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002074:	f04f 31ff 	mov.w	r1, #4294967295
 8002078:	697b      	ldr	r3, [r7, #20]
 800207a:	fa01 f303 	lsl.w	r3, r1, r3
 800207e:	43d9      	mvns	r1, r3
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002084:	4313      	orrs	r3, r2
         );
}
 8002086:	4618      	mov	r0, r3
 8002088:	3724      	adds	r7, #36	@ 0x24
 800208a:	46bd      	mov	sp, r7
 800208c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002090:	4770      	bx	lr
	...

08002094 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002094:	b580      	push	{r7, lr}
 8002096:	b082      	sub	sp, #8
 8002098:	af00      	add	r7, sp, #0
 800209a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	3b01      	subs	r3, #1
 80020a0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80020a4:	d301      	bcc.n	80020aa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80020a6:	2301      	movs	r3, #1
 80020a8:	e00f      	b.n	80020ca <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80020aa:	4a0a      	ldr	r2, [pc, #40]	@ (80020d4 <SysTick_Config+0x40>)
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	3b01      	subs	r3, #1
 80020b0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80020b2:	210f      	movs	r1, #15
 80020b4:	f04f 30ff 	mov.w	r0, #4294967295
 80020b8:	f7ff ff8e 	bl	8001fd8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80020bc:	4b05      	ldr	r3, [pc, #20]	@ (80020d4 <SysTick_Config+0x40>)
 80020be:	2200      	movs	r2, #0
 80020c0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80020c2:	4b04      	ldr	r3, [pc, #16]	@ (80020d4 <SysTick_Config+0x40>)
 80020c4:	2207      	movs	r2, #7
 80020c6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80020c8:	2300      	movs	r3, #0
}
 80020ca:	4618      	mov	r0, r3
 80020cc:	3708      	adds	r7, #8
 80020ce:	46bd      	mov	sp, r7
 80020d0:	bd80      	pop	{r7, pc}
 80020d2:	bf00      	nop
 80020d4:	e000e010 	.word	0xe000e010

080020d8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80020d8:	b580      	push	{r7, lr}
 80020da:	b082      	sub	sp, #8
 80020dc:	af00      	add	r7, sp, #0
 80020de:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80020e0:	6878      	ldr	r0, [r7, #4]
 80020e2:	f7ff ff29 	bl	8001f38 <__NVIC_SetPriorityGrouping>
}
 80020e6:	bf00      	nop
 80020e8:	3708      	adds	r7, #8
 80020ea:	46bd      	mov	sp, r7
 80020ec:	bd80      	pop	{r7, pc}

080020ee <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80020ee:	b580      	push	{r7, lr}
 80020f0:	b086      	sub	sp, #24
 80020f2:	af00      	add	r7, sp, #0
 80020f4:	4603      	mov	r3, r0
 80020f6:	60b9      	str	r1, [r7, #8]
 80020f8:	607a      	str	r2, [r7, #4]
 80020fa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80020fc:	2300      	movs	r3, #0
 80020fe:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002100:	f7ff ff3e 	bl	8001f80 <__NVIC_GetPriorityGrouping>
 8002104:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002106:	687a      	ldr	r2, [r7, #4]
 8002108:	68b9      	ldr	r1, [r7, #8]
 800210a:	6978      	ldr	r0, [r7, #20]
 800210c:	f7ff ff8e 	bl	800202c <NVIC_EncodePriority>
 8002110:	4602      	mov	r2, r0
 8002112:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002116:	4611      	mov	r1, r2
 8002118:	4618      	mov	r0, r3
 800211a:	f7ff ff5d 	bl	8001fd8 <__NVIC_SetPriority>
}
 800211e:	bf00      	nop
 8002120:	3718      	adds	r7, #24
 8002122:	46bd      	mov	sp, r7
 8002124:	bd80      	pop	{r7, pc}

08002126 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002126:	b580      	push	{r7, lr}
 8002128:	b082      	sub	sp, #8
 800212a:	af00      	add	r7, sp, #0
 800212c:	4603      	mov	r3, r0
 800212e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002130:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002134:	4618      	mov	r0, r3
 8002136:	f7ff ff31 	bl	8001f9c <__NVIC_EnableIRQ>
}
 800213a:	bf00      	nop
 800213c:	3708      	adds	r7, #8
 800213e:	46bd      	mov	sp, r7
 8002140:	bd80      	pop	{r7, pc}

08002142 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002142:	b580      	push	{r7, lr}
 8002144:	b082      	sub	sp, #8
 8002146:	af00      	add	r7, sp, #0
 8002148:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800214a:	6878      	ldr	r0, [r7, #4]
 800214c:	f7ff ffa2 	bl	8002094 <SysTick_Config>
 8002150:	4603      	mov	r3, r0
}
 8002152:	4618      	mov	r0, r3
 8002154:	3708      	adds	r7, #8
 8002156:	46bd      	mov	sp, r7
 8002158:	bd80      	pop	{r7, pc}

0800215a <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef* hdac)
{
 800215a:	b580      	push	{r7, lr}
 800215c:	b082      	sub	sp, #8
 800215e:	af00      	add	r7, sp, #0
 8002160:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if(hdac == NULL)
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	2b00      	cmp	r3, #0
 8002166:	d101      	bne.n	800216c <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 8002168:	2301      	movs	r3, #1
 800216a:	e014      	b.n	8002196 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if(hdac->State == HAL_DAC_STATE_RESET)
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	791b      	ldrb	r3, [r3, #4]
 8002170:	b2db      	uxtb	r3, r3
 8002172:	2b00      	cmp	r3, #0
 8002174:	d105      	bne.n	8002182 <HAL_DAC_Init+0x28>
    hdac->MspDeInitCallback             = HAL_DAC_MspDeInit;
  }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	2200      	movs	r2, #0
 800217a:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 800217c:	6878      	ldr	r0, [r7, #4]
 800217e:	f7fe fc9f 	bl	8000ac0 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	2202      	movs	r2, #2
 8002186:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	2200      	movs	r2, #0
 800218c:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	2201      	movs	r2, #1
 8002192:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8002194:	2300      	movs	r3, #0
}
 8002196:	4618      	mov	r0, r3
 8002198:	3708      	adds	r7, #8
 800219a:	46bd      	mov	sp, r7
 800219c:	bd80      	pop	{r7, pc}

0800219e <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef* hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{  
 800219e:	b480      	push	{r7}
 80021a0:	b087      	sub	sp, #28
 80021a2:	af00      	add	r7, sp, #0
 80021a4:	60f8      	str	r0, [r7, #12]
 80021a6:	60b9      	str	r1, [r7, #8]
 80021a8:	607a      	str	r2, [r7, #4]
 80021aa:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0U;
 80021ac:	2300      	movs	r3, #0
 80021ae:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data));
   
  tmp = (uint32_t) (hdac->Instance);
 80021b0:	68fb      	ldr	r3, [r7, #12]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	617b      	str	r3, [r7, #20]

/* DAC 1 has 1 or 2 channels - no DAC2 */
/* DAC 1 has 2 channels 1U & 2U - DAC 2 has one channel 1U */

  if(Channel == DAC_CHANNEL_1)
 80021b6:	68bb      	ldr	r3, [r7, #8]
 80021b8:	2b00      	cmp	r3, #0
 80021ba:	d105      	bne.n	80021c8 <HAL_DAC_SetValue+0x2a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 80021bc:	697a      	ldr	r2, [r7, #20]
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	4413      	add	r3, r2
 80021c2:	3308      	adds	r3, #8
 80021c4:	617b      	str	r3, [r7, #20]
 80021c6:	e004      	b.n	80021d2 <HAL_DAC_SetValue+0x34>
    defined(STM32F303xC) || defined(STM32F358xx)                         || \
    defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx) || \
    defined(STM32F373xC) || defined(STM32F378xx)
  else /* channel = DAC_CHANNEL_2  */
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 80021c8:	697a      	ldr	r2, [r7, #20]
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	4413      	add	r3, r2
 80021ce:	3314      	adds	r3, #20
 80021d0:	617b      	str	r3, [r7, #20]
       /* STM32F303xC || STM32F358xx                || */
       /* STM32F303x8 || STM32F334x8 || STM32F328xx || */
       /* STM32F373xC || STM32F378xx                   */

  /* Set the DAC channel1 selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 80021d2:	697b      	ldr	r3, [r7, #20]
 80021d4:	461a      	mov	r2, r3
 80021d6:	683b      	ldr	r3, [r7, #0]
 80021d8:	6013      	str	r3, [r2, #0]
  
  /* Return function status */
  return HAL_OK;
 80021da:	2300      	movs	r3, #0
}
 80021dc:	4618      	mov	r0, r3
 80021de:	371c      	adds	r7, #28
 80021e0:	46bd      	mov	sp, r7
 80021e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021e6:	4770      	bx	lr

080021e8 <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC1 Channel1 or DAC2 Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC1 Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef* hdac, uint32_t Channel)
{
 80021e8:	b480      	push	{r7}
 80021ea:	b083      	sub	sp, #12
 80021ec:	af00      	add	r7, sp, #0
 80021ee:	6078      	str	r0, [r7, #4]
 80021f0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL_INSTANCE(hdac->Instance, Channel));
  
  /* Process locked */
  __HAL_LOCK(hdac);
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	795b      	ldrb	r3, [r3, #5]
 80021f6:	2b01      	cmp	r3, #1
 80021f8:	d101      	bne.n	80021fe <HAL_DAC_Start+0x16>
 80021fa:	2302      	movs	r3, #2
 80021fc:	e039      	b.n	8002272 <HAL_DAC_Start+0x8a>
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	2201      	movs	r2, #1
 8002202:	715a      	strb	r2, [r3, #5]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	2202      	movs	r2, #2
 8002208:	711a      	strb	r2, [r3, #4]
  
  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	6819      	ldr	r1, [r3, #0]
 8002210:	2201      	movs	r2, #1
 8002212:	683b      	ldr	r3, [r7, #0]
 8002214:	409a      	lsls	r2, r3
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	430a      	orrs	r2, r1
 800221c:	601a      	str	r2, [r3, #0]
  
  if(Channel == DAC_CHANNEL_1)
 800221e:	683b      	ldr	r3, [r7, #0]
 8002220:	2b00      	cmp	r3, #0
 8002222:	d10f      	bne.n	8002244 <HAL_DAC_Start+0x5c>
  {
    /* Check if software trigger enabled */
    if((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == (DAC_CR_TEN1 | DAC_CR_TSEL1))
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	f003 033c 	and.w	r3, r3, #60	@ 0x3c
 800222e:	2b3c      	cmp	r3, #60	@ 0x3c
 8002230:	d118      	bne.n	8002264 <HAL_DAC_Start+0x7c>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	685a      	ldr	r2, [r3, #4]
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	f042 0201 	orr.w	r2, r2, #1
 8002240:	605a      	str	r2, [r3, #4]
 8002242:	e00f      	b.n	8002264 <HAL_DAC_Start+0x7c>
    }
  }
  else
  {
    /* Check if software trigger enabled */
    if((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_CR_TEN2 | DAC_CR_TSEL2))
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	f403 1370 	and.w	r3, r3, #3932160	@ 0x3c0000
 800224e:	f5b3 1f70 	cmp.w	r3, #3932160	@ 0x3c0000
 8002252:	d107      	bne.n	8002264 <HAL_DAC_Start+0x7c>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	685a      	ldr	r2, [r3, #4]
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	f042 0202 	orr.w	r2, r2, #2
 8002262:	605a      	str	r2, [r3, #4]
    }
  }
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	2201      	movs	r2, #1
 8002268:	711a      	strb	r2, [r3, #4]
  
  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	2200      	movs	r2, #0
 800226e:	715a      	strb	r2, [r3, #5]
    
  /* Return function status */
  return HAL_OK;
 8002270:	2300      	movs	r3, #0
}
 8002272:	4618      	mov	r0, r3
 8002274:	370c      	adds	r7, #12
 8002276:	46bd      	mov	sp, r7
 8002278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800227c:	4770      	bx	lr

0800227e <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC2 Channel1 selected 
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef* hdac, DAC_ChannelConfTypeDef* sConfig, uint32_t Channel)
{
 800227e:	b480      	push	{r7}
 8002280:	b087      	sub	sp, #28
 8002282:	af00      	add	r7, sp, #0
 8002284:	60f8      	str	r0, [r7, #12]
 8002286:	60b9      	str	r1, [r7, #8]
 8002288:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1 = 0U, tmpreg2 = 0U;
 800228a:	2300      	movs	r3, #0
 800228c:	617b      	str	r3, [r7, #20]
 800228e:	2300      	movs	r3, #0
 8002290:	613b      	str	r3, [r7, #16]
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));    
#endif /* STM32F303x8 || STM32F334x8 || STM32F328xx || */
  assert_param(IS_DAC_CHANNEL(Channel));   
 
  /* Process locked */
  __HAL_LOCK(hdac);
 8002292:	68fb      	ldr	r3, [r7, #12]
 8002294:	795b      	ldrb	r3, [r3, #5]
 8002296:	2b01      	cmp	r3, #1
 8002298:	d101      	bne.n	800229e <HAL_DAC_ConfigChannel+0x20>
 800229a:	2302      	movs	r3, #2
 800229c:	e036      	b.n	800230c <HAL_DAC_ConfigChannel+0x8e>
 800229e:	68fb      	ldr	r3, [r7, #12]
 80022a0:	2201      	movs	r2, #1
 80022a2:	715a      	strb	r2, [r3, #5]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80022a4:	68fb      	ldr	r3, [r7, #12]
 80022a6:	2202      	movs	r2, #2
 80022a8:	711a      	strb	r2, [r3, #4]
  
  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 80022aa:	68fb      	ldr	r3, [r7, #12]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	617b      	str	r3, [r7, #20]
    /* Output Switch (OUTEN) control */
    tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_OUTEN1)) << Channel);    
    tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputSwitch);    
  }    
#else
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << Channel);
 80022b2:	f640 72fe 	movw	r2, #4094	@ 0xffe
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	fa02 f303 	lsl.w	r3, r2, r3
 80022bc:	43db      	mvns	r3, r3
 80022be:	697a      	ldr	r2, [r7, #20]
 80022c0:	4013      	ands	r3, r2
 80022c2:	617b      	str	r3, [r7, #20]
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 80022c4:	68bb      	ldr	r3, [r7, #8]
 80022c6:	681a      	ldr	r2, [r3, #0]
 80022c8:	68bb      	ldr	r3, [r7, #8]
 80022ca:	685b      	ldr	r3, [r3, #4]
 80022cc:	4313      	orrs	r3, r2
 80022ce:	613b      	str	r3, [r7, #16]
#endif  /* STM32F303x8 || STM32F334x8 || STM32F328xx || */
  
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << Channel;
 80022d0:	693a      	ldr	r2, [r7, #16]
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	fa02 f303 	lsl.w	r3, r2, r3
 80022d8:	697a      	ldr	r2, [r7, #20]
 80022da:	4313      	orrs	r3, r2
 80022dc:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 80022de:	68fb      	ldr	r3, [r7, #12]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	697a      	ldr	r2, [r7, #20]
 80022e4:	601a      	str	r2, [r3, #0]
  
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << Channel);
 80022e6:	68fb      	ldr	r3, [r7, #12]
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	6819      	ldr	r1, [r3, #0]
 80022ec:	22c0      	movs	r2, #192	@ 0xc0
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	fa02 f303 	lsl.w	r3, r2, r3
 80022f4:	43da      	mvns	r2, r3
 80022f6:	68fb      	ldr	r3, [r7, #12]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	400a      	ands	r2, r1
 80022fc:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80022fe:	68fb      	ldr	r3, [r7, #12]
 8002300:	2201      	movs	r2, #1
 8002302:	711a      	strb	r2, [r3, #4]
  
  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8002304:	68fb      	ldr	r3, [r7, #12]
 8002306:	2200      	movs	r2, #0
 8002308:	715a      	strb	r2, [r3, #5]
  
  /* Return function status */
  return HAL_OK;
 800230a:	2300      	movs	r3, #0
}
 800230c:	4618      	mov	r0, r3
 800230e:	371c      	adds	r7, #28
 8002310:	46bd      	mov	sp, r7
 8002312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002316:	4770      	bx	lr

08002318 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002318:	b480      	push	{r7}
 800231a:	b087      	sub	sp, #28
 800231c:	af00      	add	r7, sp, #0
 800231e:	6078      	str	r0, [r7, #4]
 8002320:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002322:	2300      	movs	r3, #0
 8002324:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002326:	e160      	b.n	80025ea <HAL_GPIO_Init+0x2d2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002328:	683b      	ldr	r3, [r7, #0]
 800232a:	681a      	ldr	r2, [r3, #0]
 800232c:	2101      	movs	r1, #1
 800232e:	697b      	ldr	r3, [r7, #20]
 8002330:	fa01 f303 	lsl.w	r3, r1, r3
 8002334:	4013      	ands	r3, r2
 8002336:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	2b00      	cmp	r3, #0
 800233c:	f000 8152 	beq.w	80025e4 <HAL_GPIO_Init+0x2cc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002340:	683b      	ldr	r3, [r7, #0]
 8002342:	685b      	ldr	r3, [r3, #4]
 8002344:	f003 0303 	and.w	r3, r3, #3
 8002348:	2b01      	cmp	r3, #1
 800234a:	d005      	beq.n	8002358 <HAL_GPIO_Init+0x40>
 800234c:	683b      	ldr	r3, [r7, #0]
 800234e:	685b      	ldr	r3, [r3, #4]
 8002350:	f003 0303 	and.w	r3, r3, #3
 8002354:	2b02      	cmp	r3, #2
 8002356:	d130      	bne.n	80023ba <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	689b      	ldr	r3, [r3, #8]
 800235c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800235e:	697b      	ldr	r3, [r7, #20]
 8002360:	005b      	lsls	r3, r3, #1
 8002362:	2203      	movs	r2, #3
 8002364:	fa02 f303 	lsl.w	r3, r2, r3
 8002368:	43db      	mvns	r3, r3
 800236a:	693a      	ldr	r2, [r7, #16]
 800236c:	4013      	ands	r3, r2
 800236e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002370:	683b      	ldr	r3, [r7, #0]
 8002372:	68da      	ldr	r2, [r3, #12]
 8002374:	697b      	ldr	r3, [r7, #20]
 8002376:	005b      	lsls	r3, r3, #1
 8002378:	fa02 f303 	lsl.w	r3, r2, r3
 800237c:	693a      	ldr	r2, [r7, #16]
 800237e:	4313      	orrs	r3, r2
 8002380:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	693a      	ldr	r2, [r7, #16]
 8002386:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	685b      	ldr	r3, [r3, #4]
 800238c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800238e:	2201      	movs	r2, #1
 8002390:	697b      	ldr	r3, [r7, #20]
 8002392:	fa02 f303 	lsl.w	r3, r2, r3
 8002396:	43db      	mvns	r3, r3
 8002398:	693a      	ldr	r2, [r7, #16]
 800239a:	4013      	ands	r3, r2
 800239c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800239e:	683b      	ldr	r3, [r7, #0]
 80023a0:	685b      	ldr	r3, [r3, #4]
 80023a2:	091b      	lsrs	r3, r3, #4
 80023a4:	f003 0201 	and.w	r2, r3, #1
 80023a8:	697b      	ldr	r3, [r7, #20]
 80023aa:	fa02 f303 	lsl.w	r3, r2, r3
 80023ae:	693a      	ldr	r2, [r7, #16]
 80023b0:	4313      	orrs	r3, r2
 80023b2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	693a      	ldr	r2, [r7, #16]
 80023b8:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80023ba:	683b      	ldr	r3, [r7, #0]
 80023bc:	685b      	ldr	r3, [r3, #4]
 80023be:	f003 0303 	and.w	r3, r3, #3
 80023c2:	2b03      	cmp	r3, #3
 80023c4:	d017      	beq.n	80023f6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	68db      	ldr	r3, [r3, #12]
 80023ca:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80023cc:	697b      	ldr	r3, [r7, #20]
 80023ce:	005b      	lsls	r3, r3, #1
 80023d0:	2203      	movs	r2, #3
 80023d2:	fa02 f303 	lsl.w	r3, r2, r3
 80023d6:	43db      	mvns	r3, r3
 80023d8:	693a      	ldr	r2, [r7, #16]
 80023da:	4013      	ands	r3, r2
 80023dc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80023de:	683b      	ldr	r3, [r7, #0]
 80023e0:	689a      	ldr	r2, [r3, #8]
 80023e2:	697b      	ldr	r3, [r7, #20]
 80023e4:	005b      	lsls	r3, r3, #1
 80023e6:	fa02 f303 	lsl.w	r3, r2, r3
 80023ea:	693a      	ldr	r2, [r7, #16]
 80023ec:	4313      	orrs	r3, r2
 80023ee:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	693a      	ldr	r2, [r7, #16]
 80023f4:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80023f6:	683b      	ldr	r3, [r7, #0]
 80023f8:	685b      	ldr	r3, [r3, #4]
 80023fa:	f003 0303 	and.w	r3, r3, #3
 80023fe:	2b02      	cmp	r3, #2
 8002400:	d123      	bne.n	800244a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002402:	697b      	ldr	r3, [r7, #20]
 8002404:	08da      	lsrs	r2, r3, #3
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	3208      	adds	r2, #8
 800240a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800240e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002410:	697b      	ldr	r3, [r7, #20]
 8002412:	f003 0307 	and.w	r3, r3, #7
 8002416:	009b      	lsls	r3, r3, #2
 8002418:	220f      	movs	r2, #15
 800241a:	fa02 f303 	lsl.w	r3, r2, r3
 800241e:	43db      	mvns	r3, r3
 8002420:	693a      	ldr	r2, [r7, #16]
 8002422:	4013      	ands	r3, r2
 8002424:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002426:	683b      	ldr	r3, [r7, #0]
 8002428:	691a      	ldr	r2, [r3, #16]
 800242a:	697b      	ldr	r3, [r7, #20]
 800242c:	f003 0307 	and.w	r3, r3, #7
 8002430:	009b      	lsls	r3, r3, #2
 8002432:	fa02 f303 	lsl.w	r3, r2, r3
 8002436:	693a      	ldr	r2, [r7, #16]
 8002438:	4313      	orrs	r3, r2
 800243a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800243c:	697b      	ldr	r3, [r7, #20]
 800243e:	08da      	lsrs	r2, r3, #3
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	3208      	adds	r2, #8
 8002444:	6939      	ldr	r1, [r7, #16]
 8002446:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8002450:	697b      	ldr	r3, [r7, #20]
 8002452:	005b      	lsls	r3, r3, #1
 8002454:	2203      	movs	r2, #3
 8002456:	fa02 f303 	lsl.w	r3, r2, r3
 800245a:	43db      	mvns	r3, r3
 800245c:	693a      	ldr	r2, [r7, #16]
 800245e:	4013      	ands	r3, r2
 8002460:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002462:	683b      	ldr	r3, [r7, #0]
 8002464:	685b      	ldr	r3, [r3, #4]
 8002466:	f003 0203 	and.w	r2, r3, #3
 800246a:	697b      	ldr	r3, [r7, #20]
 800246c:	005b      	lsls	r3, r3, #1
 800246e:	fa02 f303 	lsl.w	r3, r2, r3
 8002472:	693a      	ldr	r2, [r7, #16]
 8002474:	4313      	orrs	r3, r2
 8002476:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	693a      	ldr	r2, [r7, #16]
 800247c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800247e:	683b      	ldr	r3, [r7, #0]
 8002480:	685b      	ldr	r3, [r3, #4]
 8002482:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002486:	2b00      	cmp	r3, #0
 8002488:	f000 80ac 	beq.w	80025e4 <HAL_GPIO_Init+0x2cc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800248c:	4b5e      	ldr	r3, [pc, #376]	@ (8002608 <HAL_GPIO_Init+0x2f0>)
 800248e:	699b      	ldr	r3, [r3, #24]
 8002490:	4a5d      	ldr	r2, [pc, #372]	@ (8002608 <HAL_GPIO_Init+0x2f0>)
 8002492:	f043 0301 	orr.w	r3, r3, #1
 8002496:	6193      	str	r3, [r2, #24]
 8002498:	4b5b      	ldr	r3, [pc, #364]	@ (8002608 <HAL_GPIO_Init+0x2f0>)
 800249a:	699b      	ldr	r3, [r3, #24]
 800249c:	f003 0301 	and.w	r3, r3, #1
 80024a0:	60bb      	str	r3, [r7, #8]
 80024a2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80024a4:	4a59      	ldr	r2, [pc, #356]	@ (800260c <HAL_GPIO_Init+0x2f4>)
 80024a6:	697b      	ldr	r3, [r7, #20]
 80024a8:	089b      	lsrs	r3, r3, #2
 80024aa:	3302      	adds	r3, #2
 80024ac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80024b0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80024b2:	697b      	ldr	r3, [r7, #20]
 80024b4:	f003 0303 	and.w	r3, r3, #3
 80024b8:	009b      	lsls	r3, r3, #2
 80024ba:	220f      	movs	r2, #15
 80024bc:	fa02 f303 	lsl.w	r3, r2, r3
 80024c0:	43db      	mvns	r3, r3
 80024c2:	693a      	ldr	r2, [r7, #16]
 80024c4:	4013      	ands	r3, r2
 80024c6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80024ce:	d025      	beq.n	800251c <HAL_GPIO_Init+0x204>
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	4a4f      	ldr	r2, [pc, #316]	@ (8002610 <HAL_GPIO_Init+0x2f8>)
 80024d4:	4293      	cmp	r3, r2
 80024d6:	d01f      	beq.n	8002518 <HAL_GPIO_Init+0x200>
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	4a4e      	ldr	r2, [pc, #312]	@ (8002614 <HAL_GPIO_Init+0x2fc>)
 80024dc:	4293      	cmp	r3, r2
 80024de:	d019      	beq.n	8002514 <HAL_GPIO_Init+0x1fc>
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	4a4d      	ldr	r2, [pc, #308]	@ (8002618 <HAL_GPIO_Init+0x300>)
 80024e4:	4293      	cmp	r3, r2
 80024e6:	d013      	beq.n	8002510 <HAL_GPIO_Init+0x1f8>
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	4a4c      	ldr	r2, [pc, #304]	@ (800261c <HAL_GPIO_Init+0x304>)
 80024ec:	4293      	cmp	r3, r2
 80024ee:	d00d      	beq.n	800250c <HAL_GPIO_Init+0x1f4>
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	4a4b      	ldr	r2, [pc, #300]	@ (8002620 <HAL_GPIO_Init+0x308>)
 80024f4:	4293      	cmp	r3, r2
 80024f6:	d007      	beq.n	8002508 <HAL_GPIO_Init+0x1f0>
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	4a4a      	ldr	r2, [pc, #296]	@ (8002624 <HAL_GPIO_Init+0x30c>)
 80024fc:	4293      	cmp	r3, r2
 80024fe:	d101      	bne.n	8002504 <HAL_GPIO_Init+0x1ec>
 8002500:	2306      	movs	r3, #6
 8002502:	e00c      	b.n	800251e <HAL_GPIO_Init+0x206>
 8002504:	2307      	movs	r3, #7
 8002506:	e00a      	b.n	800251e <HAL_GPIO_Init+0x206>
 8002508:	2305      	movs	r3, #5
 800250a:	e008      	b.n	800251e <HAL_GPIO_Init+0x206>
 800250c:	2304      	movs	r3, #4
 800250e:	e006      	b.n	800251e <HAL_GPIO_Init+0x206>
 8002510:	2303      	movs	r3, #3
 8002512:	e004      	b.n	800251e <HAL_GPIO_Init+0x206>
 8002514:	2302      	movs	r3, #2
 8002516:	e002      	b.n	800251e <HAL_GPIO_Init+0x206>
 8002518:	2301      	movs	r3, #1
 800251a:	e000      	b.n	800251e <HAL_GPIO_Init+0x206>
 800251c:	2300      	movs	r3, #0
 800251e:	697a      	ldr	r2, [r7, #20]
 8002520:	f002 0203 	and.w	r2, r2, #3
 8002524:	0092      	lsls	r2, r2, #2
 8002526:	4093      	lsls	r3, r2
 8002528:	693a      	ldr	r2, [r7, #16]
 800252a:	4313      	orrs	r3, r2
 800252c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800252e:	4937      	ldr	r1, [pc, #220]	@ (800260c <HAL_GPIO_Init+0x2f4>)
 8002530:	697b      	ldr	r3, [r7, #20]
 8002532:	089b      	lsrs	r3, r3, #2
 8002534:	3302      	adds	r3, #2
 8002536:	693a      	ldr	r2, [r7, #16]
 8002538:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800253c:	4b3a      	ldr	r3, [pc, #232]	@ (8002628 <HAL_GPIO_Init+0x310>)
 800253e:	689b      	ldr	r3, [r3, #8]
 8002540:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002542:	68fb      	ldr	r3, [r7, #12]
 8002544:	43db      	mvns	r3, r3
 8002546:	693a      	ldr	r2, [r7, #16]
 8002548:	4013      	ands	r3, r2
 800254a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800254c:	683b      	ldr	r3, [r7, #0]
 800254e:	685b      	ldr	r3, [r3, #4]
 8002550:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002554:	2b00      	cmp	r3, #0
 8002556:	d003      	beq.n	8002560 <HAL_GPIO_Init+0x248>
        {
          temp |= iocurrent;
 8002558:	693a      	ldr	r2, [r7, #16]
 800255a:	68fb      	ldr	r3, [r7, #12]
 800255c:	4313      	orrs	r3, r2
 800255e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8002560:	4a31      	ldr	r2, [pc, #196]	@ (8002628 <HAL_GPIO_Init+0x310>)
 8002562:	693b      	ldr	r3, [r7, #16]
 8002564:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002566:	4b30      	ldr	r3, [pc, #192]	@ (8002628 <HAL_GPIO_Init+0x310>)
 8002568:	68db      	ldr	r3, [r3, #12]
 800256a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800256c:	68fb      	ldr	r3, [r7, #12]
 800256e:	43db      	mvns	r3, r3
 8002570:	693a      	ldr	r2, [r7, #16]
 8002572:	4013      	ands	r3, r2
 8002574:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002576:	683b      	ldr	r3, [r7, #0]
 8002578:	685b      	ldr	r3, [r3, #4]
 800257a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800257e:	2b00      	cmp	r3, #0
 8002580:	d003      	beq.n	800258a <HAL_GPIO_Init+0x272>
        {
          temp |= iocurrent;
 8002582:	693a      	ldr	r2, [r7, #16]
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	4313      	orrs	r3, r2
 8002588:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 800258a:	4a27      	ldr	r2, [pc, #156]	@ (8002628 <HAL_GPIO_Init+0x310>)
 800258c:	693b      	ldr	r3, [r7, #16]
 800258e:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002590:	4b25      	ldr	r3, [pc, #148]	@ (8002628 <HAL_GPIO_Init+0x310>)
 8002592:	685b      	ldr	r3, [r3, #4]
 8002594:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002596:	68fb      	ldr	r3, [r7, #12]
 8002598:	43db      	mvns	r3, r3
 800259a:	693a      	ldr	r2, [r7, #16]
 800259c:	4013      	ands	r3, r2
 800259e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80025a0:	683b      	ldr	r3, [r7, #0]
 80025a2:	685b      	ldr	r3, [r3, #4]
 80025a4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d003      	beq.n	80025b4 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 80025ac:	693a      	ldr	r2, [r7, #16]
 80025ae:	68fb      	ldr	r3, [r7, #12]
 80025b0:	4313      	orrs	r3, r2
 80025b2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80025b4:	4a1c      	ldr	r2, [pc, #112]	@ (8002628 <HAL_GPIO_Init+0x310>)
 80025b6:	693b      	ldr	r3, [r7, #16]
 80025b8:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80025ba:	4b1b      	ldr	r3, [pc, #108]	@ (8002628 <HAL_GPIO_Init+0x310>)
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80025c0:	68fb      	ldr	r3, [r7, #12]
 80025c2:	43db      	mvns	r3, r3
 80025c4:	693a      	ldr	r2, [r7, #16]
 80025c6:	4013      	ands	r3, r2
 80025c8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80025ca:	683b      	ldr	r3, [r7, #0]
 80025cc:	685b      	ldr	r3, [r3, #4]
 80025ce:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d003      	beq.n	80025de <HAL_GPIO_Init+0x2c6>
        {
          temp |= iocurrent;
 80025d6:	693a      	ldr	r2, [r7, #16]
 80025d8:	68fb      	ldr	r3, [r7, #12]
 80025da:	4313      	orrs	r3, r2
 80025dc:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80025de:	4a12      	ldr	r2, [pc, #72]	@ (8002628 <HAL_GPIO_Init+0x310>)
 80025e0:	693b      	ldr	r3, [r7, #16]
 80025e2:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80025e4:	697b      	ldr	r3, [r7, #20]
 80025e6:	3301      	adds	r3, #1
 80025e8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80025ea:	683b      	ldr	r3, [r7, #0]
 80025ec:	681a      	ldr	r2, [r3, #0]
 80025ee:	697b      	ldr	r3, [r7, #20]
 80025f0:	fa22 f303 	lsr.w	r3, r2, r3
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	f47f ae97 	bne.w	8002328 <HAL_GPIO_Init+0x10>
  }
}
 80025fa:	bf00      	nop
 80025fc:	bf00      	nop
 80025fe:	371c      	adds	r7, #28
 8002600:	46bd      	mov	sp, r7
 8002602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002606:	4770      	bx	lr
 8002608:	40021000 	.word	0x40021000
 800260c:	40010000 	.word	0x40010000
 8002610:	48000400 	.word	0x48000400
 8002614:	48000800 	.word	0x48000800
 8002618:	48000c00 	.word	0x48000c00
 800261c:	48001000 	.word	0x48001000
 8002620:	48001400 	.word	0x48001400
 8002624:	48001800 	.word	0x48001800
 8002628:	40010400 	.word	0x40010400

0800262c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800262c:	b480      	push	{r7}
 800262e:	b083      	sub	sp, #12
 8002630:	af00      	add	r7, sp, #0
 8002632:	6078      	str	r0, [r7, #4]
 8002634:	460b      	mov	r3, r1
 8002636:	807b      	strh	r3, [r7, #2]
 8002638:	4613      	mov	r3, r2
 800263a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800263c:	787b      	ldrb	r3, [r7, #1]
 800263e:	2b00      	cmp	r3, #0
 8002640:	d003      	beq.n	800264a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002642:	887a      	ldrh	r2, [r7, #2]
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002648:	e002      	b.n	8002650 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800264a:	887a      	ldrh	r2, [r7, #2]
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002650:	bf00      	nop
 8002652:	370c      	adds	r7, #12
 8002654:	46bd      	mov	sp, r7
 8002656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800265a:	4770      	bx	lr

0800265c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800265c:	b580      	push	{r7, lr}
 800265e:	f5ad 7d02 	sub.w	sp, sp, #520	@ 0x208
 8002662:	af00      	add	r7, sp, #0
 8002664:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002668:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800266c:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800266e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002672:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	2b00      	cmp	r3, #0
 800267a:	d102      	bne.n	8002682 <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 800267c:	2301      	movs	r3, #1
 800267e:	f001 b80a 	b.w	8003696 <HAL_RCC_OscConfig+0x103a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002682:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002686:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	f003 0301 	and.w	r3, r3, #1
 8002692:	2b00      	cmp	r3, #0
 8002694:	f000 8161 	beq.w	800295a <HAL_RCC_OscConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8002698:	4bae      	ldr	r3, [pc, #696]	@ (8002954 <HAL_RCC_OscConfig+0x2f8>)
 800269a:	685b      	ldr	r3, [r3, #4]
 800269c:	f003 030c 	and.w	r3, r3, #12
 80026a0:	2b04      	cmp	r3, #4
 80026a2:	d00c      	beq.n	80026be <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80026a4:	4bab      	ldr	r3, [pc, #684]	@ (8002954 <HAL_RCC_OscConfig+0x2f8>)
 80026a6:	685b      	ldr	r3, [r3, #4]
 80026a8:	f003 030c 	and.w	r3, r3, #12
 80026ac:	2b08      	cmp	r3, #8
 80026ae:	d157      	bne.n	8002760 <HAL_RCC_OscConfig+0x104>
 80026b0:	4ba8      	ldr	r3, [pc, #672]	@ (8002954 <HAL_RCC_OscConfig+0x2f8>)
 80026b2:	685b      	ldr	r3, [r3, #4]
 80026b4:	f403 33c0 	and.w	r3, r3, #98304	@ 0x18000
 80026b8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80026bc:	d150      	bne.n	8002760 <HAL_RCC_OscConfig+0x104>
 80026be:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80026c2:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026c6:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 80026ca:	fa93 f3a3 	rbit	r3, r3
 80026ce:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80026d2:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80026d6:	fab3 f383 	clz	r3, r3
 80026da:	b2db      	uxtb	r3, r3
 80026dc:	2b3f      	cmp	r3, #63	@ 0x3f
 80026de:	d802      	bhi.n	80026e6 <HAL_RCC_OscConfig+0x8a>
 80026e0:	4b9c      	ldr	r3, [pc, #624]	@ (8002954 <HAL_RCC_OscConfig+0x2f8>)
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	e015      	b.n	8002712 <HAL_RCC_OscConfig+0xb6>
 80026e6:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80026ea:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026ee:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
 80026f2:	fa93 f3a3 	rbit	r3, r3
 80026f6:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
 80026fa:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80026fe:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 8002702:	f8d7 31e4 	ldr.w	r3, [r7, #484]	@ 0x1e4
 8002706:	fa93 f3a3 	rbit	r3, r3
 800270a:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 800270e:	4b91      	ldr	r3, [pc, #580]	@ (8002954 <HAL_RCC_OscConfig+0x2f8>)
 8002710:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002712:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002716:	f8c7 21dc 	str.w	r2, [r7, #476]	@ 0x1dc
 800271a:	f8d7 21dc 	ldr.w	r2, [r7, #476]	@ 0x1dc
 800271e:	fa92 f2a2 	rbit	r2, r2
 8002722:	f8c7 21d8 	str.w	r2, [r7, #472]	@ 0x1d8
  return result;
 8002726:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 800272a:	fab2 f282 	clz	r2, r2
 800272e:	b2d2      	uxtb	r2, r2
 8002730:	f042 0220 	orr.w	r2, r2, #32
 8002734:	b2d2      	uxtb	r2, r2
 8002736:	f002 021f 	and.w	r2, r2, #31
 800273a:	2101      	movs	r1, #1
 800273c:	fa01 f202 	lsl.w	r2, r1, r2
 8002740:	4013      	ands	r3, r2
 8002742:	2b00      	cmp	r3, #0
 8002744:	f000 8108 	beq.w	8002958 <HAL_RCC_OscConfig+0x2fc>
 8002748:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800274c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	685b      	ldr	r3, [r3, #4]
 8002754:	2b00      	cmp	r3, #0
 8002756:	f040 80ff 	bne.w	8002958 <HAL_RCC_OscConfig+0x2fc>
      {
        return HAL_ERROR;
 800275a:	2301      	movs	r3, #1
 800275c:	f000 bf9b 	b.w	8003696 <HAL_RCC_OscConfig+0x103a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002760:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002764:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	685b      	ldr	r3, [r3, #4]
 800276c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002770:	d106      	bne.n	8002780 <HAL_RCC_OscConfig+0x124>
 8002772:	4b78      	ldr	r3, [pc, #480]	@ (8002954 <HAL_RCC_OscConfig+0x2f8>)
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	4a77      	ldr	r2, [pc, #476]	@ (8002954 <HAL_RCC_OscConfig+0x2f8>)
 8002778:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800277c:	6013      	str	r3, [r2, #0]
 800277e:	e036      	b.n	80027ee <HAL_RCC_OscConfig+0x192>
 8002780:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002784:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	685b      	ldr	r3, [r3, #4]
 800278c:	2b00      	cmp	r3, #0
 800278e:	d10c      	bne.n	80027aa <HAL_RCC_OscConfig+0x14e>
 8002790:	4b70      	ldr	r3, [pc, #448]	@ (8002954 <HAL_RCC_OscConfig+0x2f8>)
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	4a6f      	ldr	r2, [pc, #444]	@ (8002954 <HAL_RCC_OscConfig+0x2f8>)
 8002796:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800279a:	6013      	str	r3, [r2, #0]
 800279c:	4b6d      	ldr	r3, [pc, #436]	@ (8002954 <HAL_RCC_OscConfig+0x2f8>)
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	4a6c      	ldr	r2, [pc, #432]	@ (8002954 <HAL_RCC_OscConfig+0x2f8>)
 80027a2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80027a6:	6013      	str	r3, [r2, #0]
 80027a8:	e021      	b.n	80027ee <HAL_RCC_OscConfig+0x192>
 80027aa:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80027ae:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	685b      	ldr	r3, [r3, #4]
 80027b6:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80027ba:	d10c      	bne.n	80027d6 <HAL_RCC_OscConfig+0x17a>
 80027bc:	4b65      	ldr	r3, [pc, #404]	@ (8002954 <HAL_RCC_OscConfig+0x2f8>)
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	4a64      	ldr	r2, [pc, #400]	@ (8002954 <HAL_RCC_OscConfig+0x2f8>)
 80027c2:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80027c6:	6013      	str	r3, [r2, #0]
 80027c8:	4b62      	ldr	r3, [pc, #392]	@ (8002954 <HAL_RCC_OscConfig+0x2f8>)
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	4a61      	ldr	r2, [pc, #388]	@ (8002954 <HAL_RCC_OscConfig+0x2f8>)
 80027ce:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80027d2:	6013      	str	r3, [r2, #0]
 80027d4:	e00b      	b.n	80027ee <HAL_RCC_OscConfig+0x192>
 80027d6:	4b5f      	ldr	r3, [pc, #380]	@ (8002954 <HAL_RCC_OscConfig+0x2f8>)
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	4a5e      	ldr	r2, [pc, #376]	@ (8002954 <HAL_RCC_OscConfig+0x2f8>)
 80027dc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80027e0:	6013      	str	r3, [r2, #0]
 80027e2:	4b5c      	ldr	r3, [pc, #368]	@ (8002954 <HAL_RCC_OscConfig+0x2f8>)
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	4a5b      	ldr	r2, [pc, #364]	@ (8002954 <HAL_RCC_OscConfig+0x2f8>)
 80027e8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80027ec:	6013      	str	r3, [r2, #0]
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80027ee:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80027f2:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	685b      	ldr	r3, [r3, #4]
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d054      	beq.n	80028a8 <HAL_RCC_OscConfig+0x24c>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027fe:	f7fe faa5 	bl	8000d4c <HAL_GetTick>
 8002802:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002806:	e00a      	b.n	800281e <HAL_RCC_OscConfig+0x1c2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002808:	f7fe faa0 	bl	8000d4c <HAL_GetTick>
 800280c:	4602      	mov	r2, r0
 800280e:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8002812:	1ad3      	subs	r3, r2, r3
 8002814:	2b64      	cmp	r3, #100	@ 0x64
 8002816:	d902      	bls.n	800281e <HAL_RCC_OscConfig+0x1c2>
          {
            return HAL_TIMEOUT;
 8002818:	2303      	movs	r3, #3
 800281a:	f000 bf3c 	b.w	8003696 <HAL_RCC_OscConfig+0x103a>
 800281e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002822:	f8c7 31d4 	str.w	r3, [r7, #468]	@ 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002826:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 800282a:	fa93 f3a3 	rbit	r3, r3
 800282e:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
  return result;
 8002832:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002836:	fab3 f383 	clz	r3, r3
 800283a:	b2db      	uxtb	r3, r3
 800283c:	2b3f      	cmp	r3, #63	@ 0x3f
 800283e:	d802      	bhi.n	8002846 <HAL_RCC_OscConfig+0x1ea>
 8002840:	4b44      	ldr	r3, [pc, #272]	@ (8002954 <HAL_RCC_OscConfig+0x2f8>)
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	e015      	b.n	8002872 <HAL_RCC_OscConfig+0x216>
 8002846:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800284a:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800284e:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
 8002852:	fa93 f3a3 	rbit	r3, r3
 8002856:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
 800285a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800285e:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 8002862:	f8d7 31c4 	ldr.w	r3, [r7, #452]	@ 0x1c4
 8002866:	fa93 f3a3 	rbit	r3, r3
 800286a:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 800286e:	4b39      	ldr	r3, [pc, #228]	@ (8002954 <HAL_RCC_OscConfig+0x2f8>)
 8002870:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002872:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002876:	f8c7 21bc 	str.w	r2, [r7, #444]	@ 0x1bc
 800287a:	f8d7 21bc 	ldr.w	r2, [r7, #444]	@ 0x1bc
 800287e:	fa92 f2a2 	rbit	r2, r2
 8002882:	f8c7 21b8 	str.w	r2, [r7, #440]	@ 0x1b8
  return result;
 8002886:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 800288a:	fab2 f282 	clz	r2, r2
 800288e:	b2d2      	uxtb	r2, r2
 8002890:	f042 0220 	orr.w	r2, r2, #32
 8002894:	b2d2      	uxtb	r2, r2
 8002896:	f002 021f 	and.w	r2, r2, #31
 800289a:	2101      	movs	r1, #1
 800289c:	fa01 f202 	lsl.w	r2, r1, r2
 80028a0:	4013      	ands	r3, r2
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d0b0      	beq.n	8002808 <HAL_RCC_OscConfig+0x1ac>
 80028a6:	e058      	b.n	800295a <HAL_RCC_OscConfig+0x2fe>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028a8:	f7fe fa50 	bl	8000d4c <HAL_GetTick>
 80028ac:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80028b0:	e00a      	b.n	80028c8 <HAL_RCC_OscConfig+0x26c>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80028b2:	f7fe fa4b 	bl	8000d4c <HAL_GetTick>
 80028b6:	4602      	mov	r2, r0
 80028b8:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80028bc:	1ad3      	subs	r3, r2, r3
 80028be:	2b64      	cmp	r3, #100	@ 0x64
 80028c0:	d902      	bls.n	80028c8 <HAL_RCC_OscConfig+0x26c>
          {
            return HAL_TIMEOUT;
 80028c2:	2303      	movs	r3, #3
 80028c4:	f000 bee7 	b.w	8003696 <HAL_RCC_OscConfig+0x103a>
 80028c8:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80028cc:	f8c7 31b4 	str.w	r3, [r7, #436]	@ 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028d0:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
 80028d4:	fa93 f3a3 	rbit	r3, r3
 80028d8:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
  return result;
 80028dc:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80028e0:	fab3 f383 	clz	r3, r3
 80028e4:	b2db      	uxtb	r3, r3
 80028e6:	2b3f      	cmp	r3, #63	@ 0x3f
 80028e8:	d802      	bhi.n	80028f0 <HAL_RCC_OscConfig+0x294>
 80028ea:	4b1a      	ldr	r3, [pc, #104]	@ (8002954 <HAL_RCC_OscConfig+0x2f8>)
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	e015      	b.n	800291c <HAL_RCC_OscConfig+0x2c0>
 80028f0:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80028f4:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028f8:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
 80028fc:	fa93 f3a3 	rbit	r3, r3
 8002900:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
 8002904:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002908:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 800290c:	f8d7 31a4 	ldr.w	r3, [r7, #420]	@ 0x1a4
 8002910:	fa93 f3a3 	rbit	r3, r3
 8002914:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 8002918:	4b0e      	ldr	r3, [pc, #56]	@ (8002954 <HAL_RCC_OscConfig+0x2f8>)
 800291a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800291c:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002920:	f8c7 219c 	str.w	r2, [r7, #412]	@ 0x19c
 8002924:	f8d7 219c 	ldr.w	r2, [r7, #412]	@ 0x19c
 8002928:	fa92 f2a2 	rbit	r2, r2
 800292c:	f8c7 2198 	str.w	r2, [r7, #408]	@ 0x198
  return result;
 8002930:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 8002934:	fab2 f282 	clz	r2, r2
 8002938:	b2d2      	uxtb	r2, r2
 800293a:	f042 0220 	orr.w	r2, r2, #32
 800293e:	b2d2      	uxtb	r2, r2
 8002940:	f002 021f 	and.w	r2, r2, #31
 8002944:	2101      	movs	r1, #1
 8002946:	fa01 f202 	lsl.w	r2, r1, r2
 800294a:	4013      	ands	r3, r2
 800294c:	2b00      	cmp	r3, #0
 800294e:	d1b0      	bne.n	80028b2 <HAL_RCC_OscConfig+0x256>
 8002950:	e003      	b.n	800295a <HAL_RCC_OscConfig+0x2fe>
 8002952:	bf00      	nop
 8002954:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002958:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800295a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800295e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	f003 0302 	and.w	r3, r3, #2
 800296a:	2b00      	cmp	r3, #0
 800296c:	f000 816d 	beq.w	8002c4a <HAL_RCC_OscConfig+0x5ee>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8002970:	4bcd      	ldr	r3, [pc, #820]	@ (8002ca8 <HAL_RCC_OscConfig+0x64c>)
 8002972:	685b      	ldr	r3, [r3, #4]
 8002974:	f003 030c 	and.w	r3, r3, #12
 8002978:	2b00      	cmp	r3, #0
 800297a:	d00c      	beq.n	8002996 <HAL_RCC_OscConfig+0x33a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 800297c:	4bca      	ldr	r3, [pc, #808]	@ (8002ca8 <HAL_RCC_OscConfig+0x64c>)
 800297e:	685b      	ldr	r3, [r3, #4]
 8002980:	f003 030c 	and.w	r3, r3, #12
 8002984:	2b08      	cmp	r3, #8
 8002986:	d16e      	bne.n	8002a66 <HAL_RCC_OscConfig+0x40a>
 8002988:	4bc7      	ldr	r3, [pc, #796]	@ (8002ca8 <HAL_RCC_OscConfig+0x64c>)
 800298a:	685b      	ldr	r3, [r3, #4]
 800298c:	f403 33c0 	and.w	r3, r3, #98304	@ 0x18000
 8002990:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002994:	d167      	bne.n	8002a66 <HAL_RCC_OscConfig+0x40a>
 8002996:	2302      	movs	r3, #2
 8002998:	f8c7 3194 	str.w	r3, [r7, #404]	@ 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800299c:	f8d7 3194 	ldr.w	r3, [r7, #404]	@ 0x194
 80029a0:	fa93 f3a3 	rbit	r3, r3
 80029a4:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
  return result;
 80029a8:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80029ac:	fab3 f383 	clz	r3, r3
 80029b0:	b2db      	uxtb	r3, r3
 80029b2:	2b3f      	cmp	r3, #63	@ 0x3f
 80029b4:	d802      	bhi.n	80029bc <HAL_RCC_OscConfig+0x360>
 80029b6:	4bbc      	ldr	r3, [pc, #752]	@ (8002ca8 <HAL_RCC_OscConfig+0x64c>)
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	e013      	b.n	80029e4 <HAL_RCC_OscConfig+0x388>
 80029bc:	2302      	movs	r3, #2
 80029be:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029c2:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
 80029c6:	fa93 f3a3 	rbit	r3, r3
 80029ca:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
 80029ce:	2302      	movs	r3, #2
 80029d0:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 80029d4:	f8d7 3184 	ldr.w	r3, [r7, #388]	@ 0x184
 80029d8:	fa93 f3a3 	rbit	r3, r3
 80029dc:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 80029e0:	4bb1      	ldr	r3, [pc, #708]	@ (8002ca8 <HAL_RCC_OscConfig+0x64c>)
 80029e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029e4:	2202      	movs	r2, #2
 80029e6:	f8c7 217c 	str.w	r2, [r7, #380]	@ 0x17c
 80029ea:	f8d7 217c 	ldr.w	r2, [r7, #380]	@ 0x17c
 80029ee:	fa92 f2a2 	rbit	r2, r2
 80029f2:	f8c7 2178 	str.w	r2, [r7, #376]	@ 0x178
  return result;
 80029f6:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 80029fa:	fab2 f282 	clz	r2, r2
 80029fe:	b2d2      	uxtb	r2, r2
 8002a00:	f042 0220 	orr.w	r2, r2, #32
 8002a04:	b2d2      	uxtb	r2, r2
 8002a06:	f002 021f 	and.w	r2, r2, #31
 8002a0a:	2101      	movs	r1, #1
 8002a0c:	fa01 f202 	lsl.w	r2, r1, r2
 8002a10:	4013      	ands	r3, r2
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d00a      	beq.n	8002a2c <HAL_RCC_OscConfig+0x3d0>
 8002a16:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002a1a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	68db      	ldr	r3, [r3, #12]
 8002a22:	2b01      	cmp	r3, #1
 8002a24:	d002      	beq.n	8002a2c <HAL_RCC_OscConfig+0x3d0>
      {
        return HAL_ERROR;
 8002a26:	2301      	movs	r3, #1
 8002a28:	f000 be35 	b.w	8003696 <HAL_RCC_OscConfig+0x103a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a2c:	4b9e      	ldr	r3, [pc, #632]	@ (8002ca8 <HAL_RCC_OscConfig+0x64c>)
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002a34:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002a38:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	691b      	ldr	r3, [r3, #16]
 8002a40:	21f8      	movs	r1, #248	@ 0xf8
 8002a42:	f8c7 1174 	str.w	r1, [r7, #372]	@ 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a46:	f8d7 1174 	ldr.w	r1, [r7, #372]	@ 0x174
 8002a4a:	fa91 f1a1 	rbit	r1, r1
 8002a4e:	f8c7 1170 	str.w	r1, [r7, #368]	@ 0x170
  return result;
 8002a52:	f8d7 1170 	ldr.w	r1, [r7, #368]	@ 0x170
 8002a56:	fab1 f181 	clz	r1, r1
 8002a5a:	b2c9      	uxtb	r1, r1
 8002a5c:	408b      	lsls	r3, r1
 8002a5e:	4992      	ldr	r1, [pc, #584]	@ (8002ca8 <HAL_RCC_OscConfig+0x64c>)
 8002a60:	4313      	orrs	r3, r2
 8002a62:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002a64:	e0f1      	b.n	8002c4a <HAL_RCC_OscConfig+0x5ee>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002a66:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002a6a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	68db      	ldr	r3, [r3, #12]
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	f000 8083 	beq.w	8002b7e <HAL_RCC_OscConfig+0x522>
 8002a78:	2301      	movs	r3, #1
 8002a7a:	f8c7 316c 	str.w	r3, [r7, #364]	@ 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a7e:	f8d7 316c 	ldr.w	r3, [r7, #364]	@ 0x16c
 8002a82:	fa93 f3a3 	rbit	r3, r3
 8002a86:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
  return result;
 8002a8a:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002a8e:	fab3 f383 	clz	r3, r3
 8002a92:	b2db      	uxtb	r3, r3
 8002a94:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8002a98:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002a9c:	009b      	lsls	r3, r3, #2
 8002a9e:	461a      	mov	r2, r3
 8002aa0:	2301      	movs	r3, #1
 8002aa2:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002aa4:	f7fe f952 	bl	8000d4c <HAL_GetTick>
 8002aa8:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002aac:	e00a      	b.n	8002ac4 <HAL_RCC_OscConfig+0x468>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002aae:	f7fe f94d 	bl	8000d4c <HAL_GetTick>
 8002ab2:	4602      	mov	r2, r0
 8002ab4:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8002ab8:	1ad3      	subs	r3, r2, r3
 8002aba:	2b02      	cmp	r3, #2
 8002abc:	d902      	bls.n	8002ac4 <HAL_RCC_OscConfig+0x468>
          {
            return HAL_TIMEOUT;
 8002abe:	2303      	movs	r3, #3
 8002ac0:	f000 bde9 	b.w	8003696 <HAL_RCC_OscConfig+0x103a>
 8002ac4:	2302      	movs	r3, #2
 8002ac6:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002aca:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 8002ace:	fa93 f3a3 	rbit	r3, r3
 8002ad2:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
  return result;
 8002ad6:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002ada:	fab3 f383 	clz	r3, r3
 8002ade:	b2db      	uxtb	r3, r3
 8002ae0:	2b3f      	cmp	r3, #63	@ 0x3f
 8002ae2:	d802      	bhi.n	8002aea <HAL_RCC_OscConfig+0x48e>
 8002ae4:	4b70      	ldr	r3, [pc, #448]	@ (8002ca8 <HAL_RCC_OscConfig+0x64c>)
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	e013      	b.n	8002b12 <HAL_RCC_OscConfig+0x4b6>
 8002aea:	2302      	movs	r3, #2
 8002aec:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002af0:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8002af4:	fa93 f3a3 	rbit	r3, r3
 8002af8:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
 8002afc:	2302      	movs	r3, #2
 8002afe:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 8002b02:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 8002b06:	fa93 f3a3 	rbit	r3, r3
 8002b0a:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8002b0e:	4b66      	ldr	r3, [pc, #408]	@ (8002ca8 <HAL_RCC_OscConfig+0x64c>)
 8002b10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b12:	2202      	movs	r2, #2
 8002b14:	f8c7 214c 	str.w	r2, [r7, #332]	@ 0x14c
 8002b18:	f8d7 214c 	ldr.w	r2, [r7, #332]	@ 0x14c
 8002b1c:	fa92 f2a2 	rbit	r2, r2
 8002b20:	f8c7 2148 	str.w	r2, [r7, #328]	@ 0x148
  return result;
 8002b24:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 8002b28:	fab2 f282 	clz	r2, r2
 8002b2c:	b2d2      	uxtb	r2, r2
 8002b2e:	f042 0220 	orr.w	r2, r2, #32
 8002b32:	b2d2      	uxtb	r2, r2
 8002b34:	f002 021f 	and.w	r2, r2, #31
 8002b38:	2101      	movs	r1, #1
 8002b3a:	fa01 f202 	lsl.w	r2, r1, r2
 8002b3e:	4013      	ands	r3, r2
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d0b4      	beq.n	8002aae <HAL_RCC_OscConfig+0x452>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b44:	4b58      	ldr	r3, [pc, #352]	@ (8002ca8 <HAL_RCC_OscConfig+0x64c>)
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002b4c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002b50:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	691b      	ldr	r3, [r3, #16]
 8002b58:	21f8      	movs	r1, #248	@ 0xf8
 8002b5a:	f8c7 1144 	str.w	r1, [r7, #324]	@ 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b5e:	f8d7 1144 	ldr.w	r1, [r7, #324]	@ 0x144
 8002b62:	fa91 f1a1 	rbit	r1, r1
 8002b66:	f8c7 1140 	str.w	r1, [r7, #320]	@ 0x140
  return result;
 8002b6a:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 8002b6e:	fab1 f181 	clz	r1, r1
 8002b72:	b2c9      	uxtb	r1, r1
 8002b74:	408b      	lsls	r3, r1
 8002b76:	494c      	ldr	r1, [pc, #304]	@ (8002ca8 <HAL_RCC_OscConfig+0x64c>)
 8002b78:	4313      	orrs	r3, r2
 8002b7a:	600b      	str	r3, [r1, #0]
 8002b7c:	e065      	b.n	8002c4a <HAL_RCC_OscConfig+0x5ee>
 8002b7e:	2301      	movs	r3, #1
 8002b80:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b84:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 8002b88:	fa93 f3a3 	rbit	r3, r3
 8002b8c:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
  return result;
 8002b90:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002b94:	fab3 f383 	clz	r3, r3
 8002b98:	b2db      	uxtb	r3, r3
 8002b9a:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8002b9e:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002ba2:	009b      	lsls	r3, r3, #2
 8002ba4:	461a      	mov	r2, r3
 8002ba6:	2300      	movs	r3, #0
 8002ba8:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002baa:	f7fe f8cf 	bl	8000d4c <HAL_GetTick>
 8002bae:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002bb2:	e00a      	b.n	8002bca <HAL_RCC_OscConfig+0x56e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002bb4:	f7fe f8ca 	bl	8000d4c <HAL_GetTick>
 8002bb8:	4602      	mov	r2, r0
 8002bba:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8002bbe:	1ad3      	subs	r3, r2, r3
 8002bc0:	2b02      	cmp	r3, #2
 8002bc2:	d902      	bls.n	8002bca <HAL_RCC_OscConfig+0x56e>
          {
            return HAL_TIMEOUT;
 8002bc4:	2303      	movs	r3, #3
 8002bc6:	f000 bd66 	b.w	8003696 <HAL_RCC_OscConfig+0x103a>
 8002bca:	2302      	movs	r3, #2
 8002bcc:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bd0:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8002bd4:	fa93 f3a3 	rbit	r3, r3
 8002bd8:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  return result;
 8002bdc:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002be0:	fab3 f383 	clz	r3, r3
 8002be4:	b2db      	uxtb	r3, r3
 8002be6:	2b3f      	cmp	r3, #63	@ 0x3f
 8002be8:	d802      	bhi.n	8002bf0 <HAL_RCC_OscConfig+0x594>
 8002bea:	4b2f      	ldr	r3, [pc, #188]	@ (8002ca8 <HAL_RCC_OscConfig+0x64c>)
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	e013      	b.n	8002c18 <HAL_RCC_OscConfig+0x5bc>
 8002bf0:	2302      	movs	r3, #2
 8002bf2:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bf6:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8002bfa:	fa93 f3a3 	rbit	r3, r3
 8002bfe:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
 8002c02:	2302      	movs	r3, #2
 8002c04:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 8002c08:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8002c0c:	fa93 f3a3 	rbit	r3, r3
 8002c10:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 8002c14:	4b24      	ldr	r3, [pc, #144]	@ (8002ca8 <HAL_RCC_OscConfig+0x64c>)
 8002c16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c18:	2202      	movs	r2, #2
 8002c1a:	f8c7 211c 	str.w	r2, [r7, #284]	@ 0x11c
 8002c1e:	f8d7 211c 	ldr.w	r2, [r7, #284]	@ 0x11c
 8002c22:	fa92 f2a2 	rbit	r2, r2
 8002c26:	f8c7 2118 	str.w	r2, [r7, #280]	@ 0x118
  return result;
 8002c2a:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 8002c2e:	fab2 f282 	clz	r2, r2
 8002c32:	b2d2      	uxtb	r2, r2
 8002c34:	f042 0220 	orr.w	r2, r2, #32
 8002c38:	b2d2      	uxtb	r2, r2
 8002c3a:	f002 021f 	and.w	r2, r2, #31
 8002c3e:	2101      	movs	r1, #1
 8002c40:	fa01 f202 	lsl.w	r2, r1, r2
 8002c44:	4013      	ands	r3, r2
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d1b4      	bne.n	8002bb4 <HAL_RCC_OscConfig+0x558>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002c4a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002c4e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	f003 0308 	and.w	r3, r3, #8
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	f000 8119 	beq.w	8002e92 <HAL_RCC_OscConfig+0x836>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002c60:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002c64:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	695b      	ldr	r3, [r3, #20]
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	f000 8082 	beq.w	8002d76 <HAL_RCC_OscConfig+0x71a>
 8002c72:	2301      	movs	r3, #1
 8002c74:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c78:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002c7c:	fa93 f3a3 	rbit	r3, r3
 8002c80:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
  return result;
 8002c84:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002c88:	fab3 f383 	clz	r3, r3
 8002c8c:	b2db      	uxtb	r3, r3
 8002c8e:	461a      	mov	r2, r3
 8002c90:	4b06      	ldr	r3, [pc, #24]	@ (8002cac <HAL_RCC_OscConfig+0x650>)
 8002c92:	4413      	add	r3, r2
 8002c94:	009b      	lsls	r3, r3, #2
 8002c96:	461a      	mov	r2, r3
 8002c98:	2301      	movs	r3, #1
 8002c9a:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002c9c:	f7fe f856 	bl	8000d4c <HAL_GetTick>
 8002ca0:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002ca4:	e00f      	b.n	8002cc6 <HAL_RCC_OscConfig+0x66a>
 8002ca6:	bf00      	nop
 8002ca8:	40021000 	.word	0x40021000
 8002cac:	10908120 	.word	0x10908120
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002cb0:	f7fe f84c 	bl	8000d4c <HAL_GetTick>
 8002cb4:	4602      	mov	r2, r0
 8002cb6:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8002cba:	1ad3      	subs	r3, r2, r3
 8002cbc:	2b02      	cmp	r3, #2
 8002cbe:	d902      	bls.n	8002cc6 <HAL_RCC_OscConfig+0x66a>
        {
          return HAL_TIMEOUT;
 8002cc0:	2303      	movs	r3, #3
 8002cc2:	f000 bce8 	b.w	8003696 <HAL_RCC_OscConfig+0x103a>
 8002cc6:	2302      	movs	r3, #2
 8002cc8:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ccc:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8002cd0:	fa93 f2a3 	rbit	r2, r3
 8002cd4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002cd8:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8002cdc:	601a      	str	r2, [r3, #0]
 8002cde:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002ce2:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8002ce6:	2202      	movs	r2, #2
 8002ce8:	601a      	str	r2, [r3, #0]
 8002cea:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002cee:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	fa93 f2a3 	rbit	r2, r3
 8002cf8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002cfc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8002d00:	601a      	str	r2, [r3, #0]
 8002d02:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002d06:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8002d0a:	2202      	movs	r2, #2
 8002d0c:	601a      	str	r2, [r3, #0]
 8002d0e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002d12:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	fa93 f2a3 	rbit	r2, r3
 8002d1c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002d20:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8002d24:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002d26:	4bb0      	ldr	r3, [pc, #704]	@ (8002fe8 <HAL_RCC_OscConfig+0x98c>)
 8002d28:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002d2a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002d2e:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8002d32:	2102      	movs	r1, #2
 8002d34:	6019      	str	r1, [r3, #0]
 8002d36:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002d3a:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	fa93 f1a3 	rbit	r1, r3
 8002d44:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002d48:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8002d4c:	6019      	str	r1, [r3, #0]
  return result;
 8002d4e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002d52:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	fab3 f383 	clz	r3, r3
 8002d5c:	b2db      	uxtb	r3, r3
 8002d5e:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8002d62:	b2db      	uxtb	r3, r3
 8002d64:	f003 031f 	and.w	r3, r3, #31
 8002d68:	2101      	movs	r1, #1
 8002d6a:	fa01 f303 	lsl.w	r3, r1, r3
 8002d6e:	4013      	ands	r3, r2
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d09d      	beq.n	8002cb0 <HAL_RCC_OscConfig+0x654>
 8002d74:	e08d      	b.n	8002e92 <HAL_RCC_OscConfig+0x836>
 8002d76:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002d7a:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8002d7e:	2201      	movs	r2, #1
 8002d80:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d82:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002d86:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	fa93 f2a3 	rbit	r2, r3
 8002d90:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002d94:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8002d98:	601a      	str	r2, [r3, #0]
  return result;
 8002d9a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002d9e:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8002da2:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002da4:	fab3 f383 	clz	r3, r3
 8002da8:	b2db      	uxtb	r3, r3
 8002daa:	461a      	mov	r2, r3
 8002dac:	4b8f      	ldr	r3, [pc, #572]	@ (8002fec <HAL_RCC_OscConfig+0x990>)
 8002dae:	4413      	add	r3, r2
 8002db0:	009b      	lsls	r3, r3, #2
 8002db2:	461a      	mov	r2, r3
 8002db4:	2300      	movs	r3, #0
 8002db6:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002db8:	f7fd ffc8 	bl	8000d4c <HAL_GetTick>
 8002dbc:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002dc0:	e00a      	b.n	8002dd8 <HAL_RCC_OscConfig+0x77c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002dc2:	f7fd ffc3 	bl	8000d4c <HAL_GetTick>
 8002dc6:	4602      	mov	r2, r0
 8002dc8:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8002dcc:	1ad3      	subs	r3, r2, r3
 8002dce:	2b02      	cmp	r3, #2
 8002dd0:	d902      	bls.n	8002dd8 <HAL_RCC_OscConfig+0x77c>
        {
          return HAL_TIMEOUT;
 8002dd2:	2303      	movs	r3, #3
 8002dd4:	f000 bc5f 	b.w	8003696 <HAL_RCC_OscConfig+0x103a>
 8002dd8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002ddc:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8002de0:	2202      	movs	r2, #2
 8002de2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002de4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002de8:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	fa93 f2a3 	rbit	r2, r3
 8002df2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002df6:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8002dfa:	601a      	str	r2, [r3, #0]
 8002dfc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002e00:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8002e04:	2202      	movs	r2, #2
 8002e06:	601a      	str	r2, [r3, #0]
 8002e08:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002e0c:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	fa93 f2a3 	rbit	r2, r3
 8002e16:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002e1a:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8002e1e:	601a      	str	r2, [r3, #0]
 8002e20:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002e24:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8002e28:	2202      	movs	r2, #2
 8002e2a:	601a      	str	r2, [r3, #0]
 8002e2c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002e30:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	fa93 f2a3 	rbit	r2, r3
 8002e3a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002e3e:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8002e42:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002e44:	4b68      	ldr	r3, [pc, #416]	@ (8002fe8 <HAL_RCC_OscConfig+0x98c>)
 8002e46:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002e48:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002e4c:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002e50:	2102      	movs	r1, #2
 8002e52:	6019      	str	r1, [r3, #0]
 8002e54:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002e58:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	fa93 f1a3 	rbit	r1, r3
 8002e62:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002e66:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002e6a:	6019      	str	r1, [r3, #0]
  return result;
 8002e6c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002e70:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	fab3 f383 	clz	r3, r3
 8002e7a:	b2db      	uxtb	r3, r3
 8002e7c:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8002e80:	b2db      	uxtb	r3, r3
 8002e82:	f003 031f 	and.w	r3, r3, #31
 8002e86:	2101      	movs	r1, #1
 8002e88:	fa01 f303 	lsl.w	r3, r1, r3
 8002e8c:	4013      	ands	r3, r2
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d197      	bne.n	8002dc2 <HAL_RCC_OscConfig+0x766>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002e92:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002e96:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	f003 0304 	and.w	r3, r3, #4
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	f000 819c 	beq.w	80031e0 <HAL_RCC_OscConfig+0xb84>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002ea8:	2300      	movs	r3, #0
 8002eaa:	f887 3207 	strb.w	r3, [r7, #519]	@ 0x207
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002eae:	4b4e      	ldr	r3, [pc, #312]	@ (8002fe8 <HAL_RCC_OscConfig+0x98c>)
 8002eb0:	69db      	ldr	r3, [r3, #28]
 8002eb2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d116      	bne.n	8002ee8 <HAL_RCC_OscConfig+0x88c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002eba:	4b4b      	ldr	r3, [pc, #300]	@ (8002fe8 <HAL_RCC_OscConfig+0x98c>)
 8002ebc:	69db      	ldr	r3, [r3, #28]
 8002ebe:	4a4a      	ldr	r2, [pc, #296]	@ (8002fe8 <HAL_RCC_OscConfig+0x98c>)
 8002ec0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002ec4:	61d3      	str	r3, [r2, #28]
 8002ec6:	4b48      	ldr	r3, [pc, #288]	@ (8002fe8 <HAL_RCC_OscConfig+0x98c>)
 8002ec8:	69db      	ldr	r3, [r3, #28]
 8002eca:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 8002ece:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002ed2:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002ed6:	601a      	str	r2, [r3, #0]
 8002ed8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002edc:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002ee0:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8002ee2:	2301      	movs	r3, #1
 8002ee4:	f887 3207 	strb.w	r3, [r7, #519]	@ 0x207
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ee8:	4b41      	ldr	r3, [pc, #260]	@ (8002ff0 <HAL_RCC_OscConfig+0x994>)
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d11a      	bne.n	8002f2a <HAL_RCC_OscConfig+0x8ce>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002ef4:	4b3e      	ldr	r3, [pc, #248]	@ (8002ff0 <HAL_RCC_OscConfig+0x994>)
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	4a3d      	ldr	r2, [pc, #244]	@ (8002ff0 <HAL_RCC_OscConfig+0x994>)
 8002efa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002efe:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002f00:	f7fd ff24 	bl	8000d4c <HAL_GetTick>
 8002f04:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f08:	e009      	b.n	8002f1e <HAL_RCC_OscConfig+0x8c2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002f0a:	f7fd ff1f 	bl	8000d4c <HAL_GetTick>
 8002f0e:	4602      	mov	r2, r0
 8002f10:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8002f14:	1ad3      	subs	r3, r2, r3
 8002f16:	2b64      	cmp	r3, #100	@ 0x64
 8002f18:	d901      	bls.n	8002f1e <HAL_RCC_OscConfig+0x8c2>
        {
          return HAL_TIMEOUT;
 8002f1a:	2303      	movs	r3, #3
 8002f1c:	e3bb      	b.n	8003696 <HAL_RCC_OscConfig+0x103a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f1e:	4b34      	ldr	r3, [pc, #208]	@ (8002ff0 <HAL_RCC_OscConfig+0x994>)
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d0ef      	beq.n	8002f0a <HAL_RCC_OscConfig+0x8ae>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002f2a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002f2e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	689b      	ldr	r3, [r3, #8]
 8002f36:	2b01      	cmp	r3, #1
 8002f38:	d106      	bne.n	8002f48 <HAL_RCC_OscConfig+0x8ec>
 8002f3a:	4b2b      	ldr	r3, [pc, #172]	@ (8002fe8 <HAL_RCC_OscConfig+0x98c>)
 8002f3c:	6a1b      	ldr	r3, [r3, #32]
 8002f3e:	4a2a      	ldr	r2, [pc, #168]	@ (8002fe8 <HAL_RCC_OscConfig+0x98c>)
 8002f40:	f043 0301 	orr.w	r3, r3, #1
 8002f44:	6213      	str	r3, [r2, #32]
 8002f46:	e035      	b.n	8002fb4 <HAL_RCC_OscConfig+0x958>
 8002f48:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002f4c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	689b      	ldr	r3, [r3, #8]
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d10c      	bne.n	8002f72 <HAL_RCC_OscConfig+0x916>
 8002f58:	4b23      	ldr	r3, [pc, #140]	@ (8002fe8 <HAL_RCC_OscConfig+0x98c>)
 8002f5a:	6a1b      	ldr	r3, [r3, #32]
 8002f5c:	4a22      	ldr	r2, [pc, #136]	@ (8002fe8 <HAL_RCC_OscConfig+0x98c>)
 8002f5e:	f023 0301 	bic.w	r3, r3, #1
 8002f62:	6213      	str	r3, [r2, #32]
 8002f64:	4b20      	ldr	r3, [pc, #128]	@ (8002fe8 <HAL_RCC_OscConfig+0x98c>)
 8002f66:	6a1b      	ldr	r3, [r3, #32]
 8002f68:	4a1f      	ldr	r2, [pc, #124]	@ (8002fe8 <HAL_RCC_OscConfig+0x98c>)
 8002f6a:	f023 0304 	bic.w	r3, r3, #4
 8002f6e:	6213      	str	r3, [r2, #32]
 8002f70:	e020      	b.n	8002fb4 <HAL_RCC_OscConfig+0x958>
 8002f72:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002f76:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	689b      	ldr	r3, [r3, #8]
 8002f7e:	2b05      	cmp	r3, #5
 8002f80:	d10c      	bne.n	8002f9c <HAL_RCC_OscConfig+0x940>
 8002f82:	4b19      	ldr	r3, [pc, #100]	@ (8002fe8 <HAL_RCC_OscConfig+0x98c>)
 8002f84:	6a1b      	ldr	r3, [r3, #32]
 8002f86:	4a18      	ldr	r2, [pc, #96]	@ (8002fe8 <HAL_RCC_OscConfig+0x98c>)
 8002f88:	f043 0304 	orr.w	r3, r3, #4
 8002f8c:	6213      	str	r3, [r2, #32]
 8002f8e:	4b16      	ldr	r3, [pc, #88]	@ (8002fe8 <HAL_RCC_OscConfig+0x98c>)
 8002f90:	6a1b      	ldr	r3, [r3, #32]
 8002f92:	4a15      	ldr	r2, [pc, #84]	@ (8002fe8 <HAL_RCC_OscConfig+0x98c>)
 8002f94:	f043 0301 	orr.w	r3, r3, #1
 8002f98:	6213      	str	r3, [r2, #32]
 8002f9a:	e00b      	b.n	8002fb4 <HAL_RCC_OscConfig+0x958>
 8002f9c:	4b12      	ldr	r3, [pc, #72]	@ (8002fe8 <HAL_RCC_OscConfig+0x98c>)
 8002f9e:	6a1b      	ldr	r3, [r3, #32]
 8002fa0:	4a11      	ldr	r2, [pc, #68]	@ (8002fe8 <HAL_RCC_OscConfig+0x98c>)
 8002fa2:	f023 0301 	bic.w	r3, r3, #1
 8002fa6:	6213      	str	r3, [r2, #32]
 8002fa8:	4b0f      	ldr	r3, [pc, #60]	@ (8002fe8 <HAL_RCC_OscConfig+0x98c>)
 8002faa:	6a1b      	ldr	r3, [r3, #32]
 8002fac:	4a0e      	ldr	r2, [pc, #56]	@ (8002fe8 <HAL_RCC_OscConfig+0x98c>)
 8002fae:	f023 0304 	bic.w	r3, r3, #4
 8002fb2:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002fb4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002fb8:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	689b      	ldr	r3, [r3, #8]
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	f000 8085 	beq.w	80030d0 <HAL_RCC_OscConfig+0xa74>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002fc6:	f7fd fec1 	bl	8000d4c <HAL_GetTick>
 8002fca:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002fce:	e011      	b.n	8002ff4 <HAL_RCC_OscConfig+0x998>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002fd0:	f7fd febc 	bl	8000d4c <HAL_GetTick>
 8002fd4:	4602      	mov	r2, r0
 8002fd6:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8002fda:	1ad3      	subs	r3, r2, r3
 8002fdc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002fe0:	4293      	cmp	r3, r2
 8002fe2:	d907      	bls.n	8002ff4 <HAL_RCC_OscConfig+0x998>
        {
          return HAL_TIMEOUT;
 8002fe4:	2303      	movs	r3, #3
 8002fe6:	e356      	b.n	8003696 <HAL_RCC_OscConfig+0x103a>
 8002fe8:	40021000 	.word	0x40021000
 8002fec:	10908120 	.word	0x10908120
 8002ff0:	40007000 	.word	0x40007000
 8002ff4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002ff8:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8002ffc:	2202      	movs	r2, #2
 8002ffe:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003000:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003004:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	fa93 f2a3 	rbit	r2, r3
 800300e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003012:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8003016:	601a      	str	r2, [r3, #0]
 8003018:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800301c:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8003020:	2202      	movs	r2, #2
 8003022:	601a      	str	r2, [r3, #0]
 8003024:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003028:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	fa93 f2a3 	rbit	r2, r3
 8003032:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003036:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 800303a:	601a      	str	r2, [r3, #0]
  return result;
 800303c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003040:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8003044:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003046:	fab3 f383 	clz	r3, r3
 800304a:	b2db      	uxtb	r3, r3
 800304c:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8003050:	b2db      	uxtb	r3, r3
 8003052:	2b00      	cmp	r3, #0
 8003054:	d102      	bne.n	800305c <HAL_RCC_OscConfig+0xa00>
 8003056:	4b98      	ldr	r3, [pc, #608]	@ (80032b8 <HAL_RCC_OscConfig+0xc5c>)
 8003058:	6a1b      	ldr	r3, [r3, #32]
 800305a:	e013      	b.n	8003084 <HAL_RCC_OscConfig+0xa28>
 800305c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003060:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8003064:	2202      	movs	r2, #2
 8003066:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003068:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800306c:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	fa93 f2a3 	rbit	r2, r3
 8003076:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800307a:	f5a3 73ac 	sub.w	r3, r3, #344	@ 0x158
 800307e:	601a      	str	r2, [r3, #0]
 8003080:	4b8d      	ldr	r3, [pc, #564]	@ (80032b8 <HAL_RCC_OscConfig+0xc5c>)
 8003082:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003084:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8003088:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 800308c:	2102      	movs	r1, #2
 800308e:	6011      	str	r1, [r2, #0]
 8003090:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8003094:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8003098:	6812      	ldr	r2, [r2, #0]
 800309a:	fa92 f1a2 	rbit	r1, r2
 800309e:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80030a2:	f5a2 72b0 	sub.w	r2, r2, #352	@ 0x160
 80030a6:	6011      	str	r1, [r2, #0]
  return result;
 80030a8:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80030ac:	f5a2 72b0 	sub.w	r2, r2, #352	@ 0x160
 80030b0:	6812      	ldr	r2, [r2, #0]
 80030b2:	fab2 f282 	clz	r2, r2
 80030b6:	b2d2      	uxtb	r2, r2
 80030b8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80030bc:	b2d2      	uxtb	r2, r2
 80030be:	f002 021f 	and.w	r2, r2, #31
 80030c2:	2101      	movs	r1, #1
 80030c4:	fa01 f202 	lsl.w	r2, r1, r2
 80030c8:	4013      	ands	r3, r2
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d080      	beq.n	8002fd0 <HAL_RCC_OscConfig+0x974>
 80030ce:	e07d      	b.n	80031cc <HAL_RCC_OscConfig+0xb70>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80030d0:	f7fd fe3c 	bl	8000d4c <HAL_GetTick>
 80030d4:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80030d8:	e00b      	b.n	80030f2 <HAL_RCC_OscConfig+0xa96>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80030da:	f7fd fe37 	bl	8000d4c <HAL_GetTick>
 80030de:	4602      	mov	r2, r0
 80030e0:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80030e4:	1ad3      	subs	r3, r2, r3
 80030e6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80030ea:	4293      	cmp	r3, r2
 80030ec:	d901      	bls.n	80030f2 <HAL_RCC_OscConfig+0xa96>
        {
          return HAL_TIMEOUT;
 80030ee:	2303      	movs	r3, #3
 80030f0:	e2d1      	b.n	8003696 <HAL_RCC_OscConfig+0x103a>
 80030f2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80030f6:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 80030fa:	2202      	movs	r2, #2
 80030fc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030fe:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003102:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	fa93 f2a3 	rbit	r2, r3
 800310c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003110:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8003114:	601a      	str	r2, [r3, #0]
 8003116:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800311a:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 800311e:	2202      	movs	r2, #2
 8003120:	601a      	str	r2, [r3, #0]
 8003122:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003126:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	fa93 f2a3 	rbit	r2, r3
 8003130:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003134:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8003138:	601a      	str	r2, [r3, #0]
  return result;
 800313a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800313e:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8003142:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003144:	fab3 f383 	clz	r3, r3
 8003148:	b2db      	uxtb	r3, r3
 800314a:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 800314e:	b2db      	uxtb	r3, r3
 8003150:	2b00      	cmp	r3, #0
 8003152:	d102      	bne.n	800315a <HAL_RCC_OscConfig+0xafe>
 8003154:	4b58      	ldr	r3, [pc, #352]	@ (80032b8 <HAL_RCC_OscConfig+0xc5c>)
 8003156:	6a1b      	ldr	r3, [r3, #32]
 8003158:	e013      	b.n	8003182 <HAL_RCC_OscConfig+0xb26>
 800315a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800315e:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8003162:	2202      	movs	r2, #2
 8003164:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003166:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800316a:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	fa93 f2a3 	rbit	r2, r3
 8003174:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003178:	f5a3 73bc 	sub.w	r3, r3, #376	@ 0x178
 800317c:	601a      	str	r2, [r3, #0]
 800317e:	4b4e      	ldr	r3, [pc, #312]	@ (80032b8 <HAL_RCC_OscConfig+0xc5c>)
 8003180:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003182:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8003186:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 800318a:	2102      	movs	r1, #2
 800318c:	6011      	str	r1, [r2, #0]
 800318e:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8003192:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8003196:	6812      	ldr	r2, [r2, #0]
 8003198:	fa92 f1a2 	rbit	r1, r2
 800319c:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80031a0:	f5a2 72c0 	sub.w	r2, r2, #384	@ 0x180
 80031a4:	6011      	str	r1, [r2, #0]
  return result;
 80031a6:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80031aa:	f5a2 72c0 	sub.w	r2, r2, #384	@ 0x180
 80031ae:	6812      	ldr	r2, [r2, #0]
 80031b0:	fab2 f282 	clz	r2, r2
 80031b4:	b2d2      	uxtb	r2, r2
 80031b6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80031ba:	b2d2      	uxtb	r2, r2
 80031bc:	f002 021f 	and.w	r2, r2, #31
 80031c0:	2101      	movs	r1, #1
 80031c2:	fa01 f202 	lsl.w	r2, r1, r2
 80031c6:	4013      	ands	r3, r2
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	d186      	bne.n	80030da <HAL_RCC_OscConfig+0xa7e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80031cc:	f897 3207 	ldrb.w	r3, [r7, #519]	@ 0x207
 80031d0:	2b01      	cmp	r3, #1
 80031d2:	d105      	bne.n	80031e0 <HAL_RCC_OscConfig+0xb84>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80031d4:	4b38      	ldr	r3, [pc, #224]	@ (80032b8 <HAL_RCC_OscConfig+0xc5c>)
 80031d6:	69db      	ldr	r3, [r3, #28]
 80031d8:	4a37      	ldr	r2, [pc, #220]	@ (80032b8 <HAL_RCC_OscConfig+0xc5c>)
 80031da:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80031de:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80031e0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80031e4:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	699b      	ldr	r3, [r3, #24]
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	f000 8251 	beq.w	8003694 <HAL_RCC_OscConfig+0x1038>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80031f2:	4b31      	ldr	r3, [pc, #196]	@ (80032b8 <HAL_RCC_OscConfig+0xc5c>)
 80031f4:	685b      	ldr	r3, [r3, #4]
 80031f6:	f003 030c 	and.w	r3, r3, #12
 80031fa:	2b08      	cmp	r3, #8
 80031fc:	f000 820f 	beq.w	800361e <HAL_RCC_OscConfig+0xfc2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003200:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003204:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	699b      	ldr	r3, [r3, #24]
 800320c:	2b02      	cmp	r3, #2
 800320e:	f040 8165 	bne.w	80034dc <HAL_RCC_OscConfig+0xe80>
 8003212:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003216:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 800321a:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800321e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003220:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003224:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	fa93 f2a3 	rbit	r2, r3
 800322e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003232:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8003236:	601a      	str	r2, [r3, #0]
  return result;
 8003238:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800323c:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8003240:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003242:	fab3 f383 	clz	r3, r3
 8003246:	b2db      	uxtb	r3, r3
 8003248:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 800324c:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8003250:	009b      	lsls	r3, r3, #2
 8003252:	461a      	mov	r2, r3
 8003254:	2300      	movs	r3, #0
 8003256:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003258:	f7fd fd78 	bl	8000d4c <HAL_GetTick>
 800325c:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003260:	e009      	b.n	8003276 <HAL_RCC_OscConfig+0xc1a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003262:	f7fd fd73 	bl	8000d4c <HAL_GetTick>
 8003266:	4602      	mov	r2, r0
 8003268:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 800326c:	1ad3      	subs	r3, r2, r3
 800326e:	2b02      	cmp	r3, #2
 8003270:	d901      	bls.n	8003276 <HAL_RCC_OscConfig+0xc1a>
          {
            return HAL_TIMEOUT;
 8003272:	2303      	movs	r3, #3
 8003274:	e20f      	b.n	8003696 <HAL_RCC_OscConfig+0x103a>
 8003276:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800327a:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 800327e:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003282:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003284:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003288:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	fa93 f2a3 	rbit	r2, r3
 8003292:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003296:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 800329a:	601a      	str	r2, [r3, #0]
  return result;
 800329c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80032a0:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 80032a4:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80032a6:	fab3 f383 	clz	r3, r3
 80032aa:	b2db      	uxtb	r3, r3
 80032ac:	2b3f      	cmp	r3, #63	@ 0x3f
 80032ae:	d805      	bhi.n	80032bc <HAL_RCC_OscConfig+0xc60>
 80032b0:	4b01      	ldr	r3, [pc, #4]	@ (80032b8 <HAL_RCC_OscConfig+0xc5c>)
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	e02a      	b.n	800330c <HAL_RCC_OscConfig+0xcb0>
 80032b6:	bf00      	nop
 80032b8:	40021000 	.word	0x40021000
 80032bc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80032c0:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 80032c4:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80032c8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032ca:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80032ce:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	fa93 f2a3 	rbit	r2, r3
 80032d8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80032dc:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 80032e0:	601a      	str	r2, [r3, #0]
 80032e2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80032e6:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 80032ea:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80032ee:	601a      	str	r2, [r3, #0]
 80032f0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80032f4:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	fa93 f2a3 	rbit	r2, r3
 80032fe:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003302:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 8003306:	601a      	str	r2, [r3, #0]
 8003308:	4bca      	ldr	r3, [pc, #808]	@ (8003634 <HAL_RCC_OscConfig+0xfd8>)
 800330a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800330c:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8003310:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8003314:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8003318:	6011      	str	r1, [r2, #0]
 800331a:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 800331e:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8003322:	6812      	ldr	r2, [r2, #0]
 8003324:	fa92 f1a2 	rbit	r1, r2
 8003328:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 800332c:	f5a2 72d4 	sub.w	r2, r2, #424	@ 0x1a8
 8003330:	6011      	str	r1, [r2, #0]
  return result;
 8003332:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8003336:	f5a2 72d4 	sub.w	r2, r2, #424	@ 0x1a8
 800333a:	6812      	ldr	r2, [r2, #0]
 800333c:	fab2 f282 	clz	r2, r2
 8003340:	b2d2      	uxtb	r2, r2
 8003342:	f042 0220 	orr.w	r2, r2, #32
 8003346:	b2d2      	uxtb	r2, r2
 8003348:	f002 021f 	and.w	r2, r2, #31
 800334c:	2101      	movs	r1, #1
 800334e:	fa01 f202 	lsl.w	r2, r1, r2
 8003352:	4013      	ands	r3, r2
 8003354:	2b00      	cmp	r3, #0
 8003356:	d184      	bne.n	8003262 <HAL_RCC_OscConfig+0xc06>
          }
        }

#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003358:	4bb6      	ldr	r3, [pc, #728]	@ (8003634 <HAL_RCC_OscConfig+0xfd8>)
 800335a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800335c:	f023 020f 	bic.w	r2, r3, #15
 8003360:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003364:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800336c:	49b1      	ldr	r1, [pc, #708]	@ (8003634 <HAL_RCC_OscConfig+0xfd8>)
 800336e:	4313      	orrs	r3, r2
 8003370:	62cb      	str	r3, [r1, #44]	@ 0x2c
 8003372:	4bb0      	ldr	r3, [pc, #704]	@ (8003634 <HAL_RCC_OscConfig+0xfd8>)
 8003374:	685b      	ldr	r3, [r3, #4]
 8003376:	f423 1276 	bic.w	r2, r3, #4030464	@ 0x3d8000
 800337a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800337e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	6a19      	ldr	r1, [r3, #32]
 8003386:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800338a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	69db      	ldr	r3, [r3, #28]
 8003392:	430b      	orrs	r3, r1
 8003394:	49a7      	ldr	r1, [pc, #668]	@ (8003634 <HAL_RCC_OscConfig+0xfd8>)
 8003396:	4313      	orrs	r3, r2
 8003398:	604b      	str	r3, [r1, #4]
 800339a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800339e:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80033a2:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80033a6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033a8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80033ac:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	fa93 f2a3 	rbit	r2, r3
 80033b6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80033ba:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 80033be:	601a      	str	r2, [r3, #0]
  return result;
 80033c0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80033c4:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 80033c8:	681b      	ldr	r3, [r3, #0]
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80033ca:	fab3 f383 	clz	r3, r3
 80033ce:	b2db      	uxtb	r3, r3
 80033d0:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80033d4:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80033d8:	009b      	lsls	r3, r3, #2
 80033da:	461a      	mov	r2, r3
 80033dc:	2301      	movs	r3, #1
 80033de:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80033e0:	f7fd fcb4 	bl	8000d4c <HAL_GetTick>
 80033e4:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80033e8:	e009      	b.n	80033fe <HAL_RCC_OscConfig+0xda2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80033ea:	f7fd fcaf 	bl	8000d4c <HAL_GetTick>
 80033ee:	4602      	mov	r2, r0
 80033f0:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80033f4:	1ad3      	subs	r3, r2, r3
 80033f6:	2b02      	cmp	r3, #2
 80033f8:	d901      	bls.n	80033fe <HAL_RCC_OscConfig+0xda2>
          {
            return HAL_TIMEOUT;
 80033fa:	2303      	movs	r3, #3
 80033fc:	e14b      	b.n	8003696 <HAL_RCC_OscConfig+0x103a>
 80033fe:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003402:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8003406:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800340a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800340c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003410:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	fa93 f2a3 	rbit	r2, r3
 800341a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800341e:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8003422:	601a      	str	r2, [r3, #0]
  return result;
 8003424:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003428:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 800342c:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800342e:	fab3 f383 	clz	r3, r3
 8003432:	b2db      	uxtb	r3, r3
 8003434:	2b3f      	cmp	r3, #63	@ 0x3f
 8003436:	d802      	bhi.n	800343e <HAL_RCC_OscConfig+0xde2>
 8003438:	4b7e      	ldr	r3, [pc, #504]	@ (8003634 <HAL_RCC_OscConfig+0xfd8>)
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	e027      	b.n	800348e <HAL_RCC_OscConfig+0xe32>
 800343e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003442:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8003446:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800344a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800344c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003450:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	fa93 f2a3 	rbit	r2, r3
 800345a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800345e:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8003462:	601a      	str	r2, [r3, #0]
 8003464:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003468:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 800346c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003470:	601a      	str	r2, [r3, #0]
 8003472:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003476:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	fa93 f2a3 	rbit	r2, r3
 8003480:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003484:	f5a3 73e4 	sub.w	r3, r3, #456	@ 0x1c8
 8003488:	601a      	str	r2, [r3, #0]
 800348a:	4b6a      	ldr	r3, [pc, #424]	@ (8003634 <HAL_RCC_OscConfig+0xfd8>)
 800348c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800348e:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8003492:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8003496:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 800349a:	6011      	str	r1, [r2, #0]
 800349c:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80034a0:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 80034a4:	6812      	ldr	r2, [r2, #0]
 80034a6:	fa92 f1a2 	rbit	r1, r2
 80034aa:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80034ae:	f5a2 72e8 	sub.w	r2, r2, #464	@ 0x1d0
 80034b2:	6011      	str	r1, [r2, #0]
  return result;
 80034b4:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80034b8:	f5a2 72e8 	sub.w	r2, r2, #464	@ 0x1d0
 80034bc:	6812      	ldr	r2, [r2, #0]
 80034be:	fab2 f282 	clz	r2, r2
 80034c2:	b2d2      	uxtb	r2, r2
 80034c4:	f042 0220 	orr.w	r2, r2, #32
 80034c8:	b2d2      	uxtb	r2, r2
 80034ca:	f002 021f 	and.w	r2, r2, #31
 80034ce:	2101      	movs	r1, #1
 80034d0:	fa01 f202 	lsl.w	r2, r1, r2
 80034d4:	4013      	ands	r3, r2
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d087      	beq.n	80033ea <HAL_RCC_OscConfig+0xd8e>
 80034da:	e0db      	b.n	8003694 <HAL_RCC_OscConfig+0x1038>
 80034dc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80034e0:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80034e4:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80034e8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034ea:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80034ee:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	fa93 f2a3 	rbit	r2, r3
 80034f8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80034fc:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8003500:	601a      	str	r2, [r3, #0]
  return result;
 8003502:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003506:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 800350a:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800350c:	fab3 f383 	clz	r3, r3
 8003510:	b2db      	uxtb	r3, r3
 8003512:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8003516:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 800351a:	009b      	lsls	r3, r3, #2
 800351c:	461a      	mov	r2, r3
 800351e:	2300      	movs	r3, #0
 8003520:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003522:	f7fd fc13 	bl	8000d4c <HAL_GetTick>
 8003526:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800352a:	e009      	b.n	8003540 <HAL_RCC_OscConfig+0xee4>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800352c:	f7fd fc0e 	bl	8000d4c <HAL_GetTick>
 8003530:	4602      	mov	r2, r0
 8003532:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8003536:	1ad3      	subs	r3, r2, r3
 8003538:	2b02      	cmp	r3, #2
 800353a:	d901      	bls.n	8003540 <HAL_RCC_OscConfig+0xee4>
          {
            return HAL_TIMEOUT;
 800353c:	2303      	movs	r3, #3
 800353e:	e0aa      	b.n	8003696 <HAL_RCC_OscConfig+0x103a>
 8003540:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003544:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8003548:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800354c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800354e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003552:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	fa93 f2a3 	rbit	r2, r3
 800355c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003560:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8003564:	601a      	str	r2, [r3, #0]
  return result;
 8003566:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800356a:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 800356e:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003570:	fab3 f383 	clz	r3, r3
 8003574:	b2db      	uxtb	r3, r3
 8003576:	2b3f      	cmp	r3, #63	@ 0x3f
 8003578:	d802      	bhi.n	8003580 <HAL_RCC_OscConfig+0xf24>
 800357a:	4b2e      	ldr	r3, [pc, #184]	@ (8003634 <HAL_RCC_OscConfig+0xfd8>)
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	e027      	b.n	80035d0 <HAL_RCC_OscConfig+0xf74>
 8003580:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003584:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8003588:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800358c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800358e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003592:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	fa93 f2a3 	rbit	r2, r3
 800359c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80035a0:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 80035a4:	601a      	str	r2, [r3, #0]
 80035a6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80035aa:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 80035ae:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80035b2:	601a      	str	r2, [r3, #0]
 80035b4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80035b8:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	fa93 f2a3 	rbit	r2, r3
 80035c2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80035c6:	f5a3 73f8 	sub.w	r3, r3, #496	@ 0x1f0
 80035ca:	601a      	str	r2, [r3, #0]
 80035cc:	4b19      	ldr	r3, [pc, #100]	@ (8003634 <HAL_RCC_OscConfig+0xfd8>)
 80035ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035d0:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80035d4:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 80035d8:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 80035dc:	6011      	str	r1, [r2, #0]
 80035de:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80035e2:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 80035e6:	6812      	ldr	r2, [r2, #0]
 80035e8:	fa92 f1a2 	rbit	r1, r2
 80035ec:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80035f0:	f5a2 72fc 	sub.w	r2, r2, #504	@ 0x1f8
 80035f4:	6011      	str	r1, [r2, #0]
  return result;
 80035f6:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80035fa:	f5a2 72fc 	sub.w	r2, r2, #504	@ 0x1f8
 80035fe:	6812      	ldr	r2, [r2, #0]
 8003600:	fab2 f282 	clz	r2, r2
 8003604:	b2d2      	uxtb	r2, r2
 8003606:	f042 0220 	orr.w	r2, r2, #32
 800360a:	b2d2      	uxtb	r2, r2
 800360c:	f002 021f 	and.w	r2, r2, #31
 8003610:	2101      	movs	r1, #1
 8003612:	fa01 f202 	lsl.w	r2, r1, r2
 8003616:	4013      	ands	r3, r2
 8003618:	2b00      	cmp	r3, #0
 800361a:	d187      	bne.n	800352c <HAL_RCC_OscConfig+0xed0>
 800361c:	e03a      	b.n	8003694 <HAL_RCC_OscConfig+0x1038>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800361e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003622:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	699b      	ldr	r3, [r3, #24]
 800362a:	2b01      	cmp	r3, #1
 800362c:	d104      	bne.n	8003638 <HAL_RCC_OscConfig+0xfdc>
      {
        return HAL_ERROR;
 800362e:	2301      	movs	r3, #1
 8003630:	e031      	b.n	8003696 <HAL_RCC_OscConfig+0x103a>
 8003632:	bf00      	nop
 8003634:	40021000 	.word	0x40021000
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003638:	4b19      	ldr	r3, [pc, #100]	@ (80036a0 <HAL_RCC_OscConfig+0x1044>)
 800363a:	685b      	ldr	r3, [r3, #4]
 800363c:	f8c7 31fc 	str.w	r3, [r7, #508]	@ 0x1fc
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        pll_config2 = RCC->CFGR2;
 8003640:	4b17      	ldr	r3, [pc, #92]	@ (80036a0 <HAL_RCC_OscConfig+0x1044>)
 8003642:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003644:	f8c7 31f8 	str.w	r3, [r7, #504]	@ 0x1f8
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8003648:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 800364c:	f403 32c0 	and.w	r2, r3, #98304	@ 0x18000
 8003650:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003654:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	69db      	ldr	r3, [r3, #28]
 800365c:	429a      	cmp	r2, r3
 800365e:	d117      	bne.n	8003690 <HAL_RCC_OscConfig+0x1034>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8003660:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8003664:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8003668:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800366c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8003674:	429a      	cmp	r2, r3
 8003676:	d10b      	bne.n	8003690 <HAL_RCC_OscConfig+0x1034>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
 8003678:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800367c:	f003 020f 	and.w	r2, r3, #15
 8003680:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003684:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 800368c:	429a      	cmp	r2, r3
 800368e:	d001      	beq.n	8003694 <HAL_RCC_OscConfig+0x1038>
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
#endif
        {
          return HAL_ERROR;
 8003690:	2301      	movs	r3, #1
 8003692:	e000      	b.n	8003696 <HAL_RCC_OscConfig+0x103a>
        }
      }
    }
  }

  return HAL_OK;
 8003694:	2300      	movs	r3, #0
}
 8003696:	4618      	mov	r0, r3
 8003698:	f507 7702 	add.w	r7, r7, #520	@ 0x208
 800369c:	46bd      	mov	sp, r7
 800369e:	bd80      	pop	{r7, pc}
 80036a0:	40021000 	.word	0x40021000

080036a4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80036a4:	b580      	push	{r7, lr}
 80036a6:	b09e      	sub	sp, #120	@ 0x78
 80036a8:	af00      	add	r7, sp, #0
 80036aa:	6078      	str	r0, [r7, #4]
 80036ac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80036ae:	2300      	movs	r3, #0
 80036b0:	677b      	str	r3, [r7, #116]	@ 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d101      	bne.n	80036bc <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80036b8:	2301      	movs	r3, #1
 80036ba:	e154      	b.n	8003966 <HAL_RCC_ClockConfig+0x2c2>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80036bc:	4b89      	ldr	r3, [pc, #548]	@ (80038e4 <HAL_RCC_ClockConfig+0x240>)
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	f003 0307 	and.w	r3, r3, #7
 80036c4:	683a      	ldr	r2, [r7, #0]
 80036c6:	429a      	cmp	r2, r3
 80036c8:	d910      	bls.n	80036ec <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80036ca:	4b86      	ldr	r3, [pc, #536]	@ (80038e4 <HAL_RCC_ClockConfig+0x240>)
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	f023 0207 	bic.w	r2, r3, #7
 80036d2:	4984      	ldr	r1, [pc, #528]	@ (80038e4 <HAL_RCC_ClockConfig+0x240>)
 80036d4:	683b      	ldr	r3, [r7, #0]
 80036d6:	4313      	orrs	r3, r2
 80036d8:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80036da:	4b82      	ldr	r3, [pc, #520]	@ (80038e4 <HAL_RCC_ClockConfig+0x240>)
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	f003 0307 	and.w	r3, r3, #7
 80036e2:	683a      	ldr	r2, [r7, #0]
 80036e4:	429a      	cmp	r2, r3
 80036e6:	d001      	beq.n	80036ec <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80036e8:	2301      	movs	r3, #1
 80036ea:	e13c      	b.n	8003966 <HAL_RCC_ClockConfig+0x2c2>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	f003 0302 	and.w	r3, r3, #2
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d008      	beq.n	800370a <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80036f8:	4b7b      	ldr	r3, [pc, #492]	@ (80038e8 <HAL_RCC_ClockConfig+0x244>)
 80036fa:	685b      	ldr	r3, [r3, #4]
 80036fc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	689b      	ldr	r3, [r3, #8]
 8003704:	4978      	ldr	r1, [pc, #480]	@ (80038e8 <HAL_RCC_ClockConfig+0x244>)
 8003706:	4313      	orrs	r3, r2
 8003708:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	f003 0301 	and.w	r3, r3, #1
 8003712:	2b00      	cmp	r3, #0
 8003714:	f000 80cd 	beq.w	80038b2 <HAL_RCC_ClockConfig+0x20e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	685b      	ldr	r3, [r3, #4]
 800371c:	2b01      	cmp	r3, #1
 800371e:	d137      	bne.n	8003790 <HAL_RCC_ClockConfig+0xec>
 8003720:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003724:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003726:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003728:	fa93 f3a3 	rbit	r3, r3
 800372c:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 800372e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003730:	fab3 f383 	clz	r3, r3
 8003734:	b2db      	uxtb	r3, r3
 8003736:	2b3f      	cmp	r3, #63	@ 0x3f
 8003738:	d802      	bhi.n	8003740 <HAL_RCC_ClockConfig+0x9c>
 800373a:	4b6b      	ldr	r3, [pc, #428]	@ (80038e8 <HAL_RCC_ClockConfig+0x244>)
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	e00f      	b.n	8003760 <HAL_RCC_ClockConfig+0xbc>
 8003740:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003744:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003746:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003748:	fa93 f3a3 	rbit	r3, r3
 800374c:	667b      	str	r3, [r7, #100]	@ 0x64
 800374e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003752:	663b      	str	r3, [r7, #96]	@ 0x60
 8003754:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003756:	fa93 f3a3 	rbit	r3, r3
 800375a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800375c:	4b62      	ldr	r3, [pc, #392]	@ (80038e8 <HAL_RCC_ClockConfig+0x244>)
 800375e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003760:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8003764:	65ba      	str	r2, [r7, #88]	@ 0x58
 8003766:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003768:	fa92 f2a2 	rbit	r2, r2
 800376c:	657a      	str	r2, [r7, #84]	@ 0x54
  return result;
 800376e:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8003770:	fab2 f282 	clz	r2, r2
 8003774:	b2d2      	uxtb	r2, r2
 8003776:	f042 0220 	orr.w	r2, r2, #32
 800377a:	b2d2      	uxtb	r2, r2
 800377c:	f002 021f 	and.w	r2, r2, #31
 8003780:	2101      	movs	r1, #1
 8003782:	fa01 f202 	lsl.w	r2, r1, r2
 8003786:	4013      	ands	r3, r2
 8003788:	2b00      	cmp	r3, #0
 800378a:	d171      	bne.n	8003870 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 800378c:	2301      	movs	r3, #1
 800378e:	e0ea      	b.n	8003966 <HAL_RCC_ClockConfig+0x2c2>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	685b      	ldr	r3, [r3, #4]
 8003794:	2b02      	cmp	r3, #2
 8003796:	d137      	bne.n	8003808 <HAL_RCC_ClockConfig+0x164>
 8003798:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800379c:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800379e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80037a0:	fa93 f3a3 	rbit	r3, r3
 80037a4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 80037a6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80037a8:	fab3 f383 	clz	r3, r3
 80037ac:	b2db      	uxtb	r3, r3
 80037ae:	2b3f      	cmp	r3, #63	@ 0x3f
 80037b0:	d802      	bhi.n	80037b8 <HAL_RCC_ClockConfig+0x114>
 80037b2:	4b4d      	ldr	r3, [pc, #308]	@ (80038e8 <HAL_RCC_ClockConfig+0x244>)
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	e00f      	b.n	80037d8 <HAL_RCC_ClockConfig+0x134>
 80037b8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80037bc:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037be:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80037c0:	fa93 f3a3 	rbit	r3, r3
 80037c4:	647b      	str	r3, [r7, #68]	@ 0x44
 80037c6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80037ca:	643b      	str	r3, [r7, #64]	@ 0x40
 80037cc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80037ce:	fa93 f3a3 	rbit	r3, r3
 80037d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80037d4:	4b44      	ldr	r3, [pc, #272]	@ (80038e8 <HAL_RCC_ClockConfig+0x244>)
 80037d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037d8:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80037dc:	63ba      	str	r2, [r7, #56]	@ 0x38
 80037de:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80037e0:	fa92 f2a2 	rbit	r2, r2
 80037e4:	637a      	str	r2, [r7, #52]	@ 0x34
  return result;
 80037e6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80037e8:	fab2 f282 	clz	r2, r2
 80037ec:	b2d2      	uxtb	r2, r2
 80037ee:	f042 0220 	orr.w	r2, r2, #32
 80037f2:	b2d2      	uxtb	r2, r2
 80037f4:	f002 021f 	and.w	r2, r2, #31
 80037f8:	2101      	movs	r1, #1
 80037fa:	fa01 f202 	lsl.w	r2, r1, r2
 80037fe:	4013      	ands	r3, r2
 8003800:	2b00      	cmp	r3, #0
 8003802:	d135      	bne.n	8003870 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8003804:	2301      	movs	r3, #1
 8003806:	e0ae      	b.n	8003966 <HAL_RCC_ClockConfig+0x2c2>
 8003808:	2302      	movs	r3, #2
 800380a:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800380c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800380e:	fa93 f3a3 	rbit	r3, r3
 8003812:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8003814:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003816:	fab3 f383 	clz	r3, r3
 800381a:	b2db      	uxtb	r3, r3
 800381c:	2b3f      	cmp	r3, #63	@ 0x3f
 800381e:	d802      	bhi.n	8003826 <HAL_RCC_ClockConfig+0x182>
 8003820:	4b31      	ldr	r3, [pc, #196]	@ (80038e8 <HAL_RCC_ClockConfig+0x244>)
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	e00d      	b.n	8003842 <HAL_RCC_ClockConfig+0x19e>
 8003826:	2302      	movs	r3, #2
 8003828:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800382a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800382c:	fa93 f3a3 	rbit	r3, r3
 8003830:	627b      	str	r3, [r7, #36]	@ 0x24
 8003832:	2302      	movs	r3, #2
 8003834:	623b      	str	r3, [r7, #32]
 8003836:	6a3b      	ldr	r3, [r7, #32]
 8003838:	fa93 f3a3 	rbit	r3, r3
 800383c:	61fb      	str	r3, [r7, #28]
 800383e:	4b2a      	ldr	r3, [pc, #168]	@ (80038e8 <HAL_RCC_ClockConfig+0x244>)
 8003840:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003842:	2202      	movs	r2, #2
 8003844:	61ba      	str	r2, [r7, #24]
 8003846:	69ba      	ldr	r2, [r7, #24]
 8003848:	fa92 f2a2 	rbit	r2, r2
 800384c:	617a      	str	r2, [r7, #20]
  return result;
 800384e:	697a      	ldr	r2, [r7, #20]
 8003850:	fab2 f282 	clz	r2, r2
 8003854:	b2d2      	uxtb	r2, r2
 8003856:	f042 0220 	orr.w	r2, r2, #32
 800385a:	b2d2      	uxtb	r2, r2
 800385c:	f002 021f 	and.w	r2, r2, #31
 8003860:	2101      	movs	r1, #1
 8003862:	fa01 f202 	lsl.w	r2, r1, r2
 8003866:	4013      	ands	r3, r2
 8003868:	2b00      	cmp	r3, #0
 800386a:	d101      	bne.n	8003870 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 800386c:	2301      	movs	r3, #1
 800386e:	e07a      	b.n	8003966 <HAL_RCC_ClockConfig+0x2c2>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003870:	4b1d      	ldr	r3, [pc, #116]	@ (80038e8 <HAL_RCC_ClockConfig+0x244>)
 8003872:	685b      	ldr	r3, [r3, #4]
 8003874:	f023 0203 	bic.w	r2, r3, #3
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	685b      	ldr	r3, [r3, #4]
 800387c:	491a      	ldr	r1, [pc, #104]	@ (80038e8 <HAL_RCC_ClockConfig+0x244>)
 800387e:	4313      	orrs	r3, r2
 8003880:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003882:	f7fd fa63 	bl	8000d4c <HAL_GetTick>
 8003886:	6778      	str	r0, [r7, #116]	@ 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003888:	e00a      	b.n	80038a0 <HAL_RCC_ClockConfig+0x1fc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800388a:	f7fd fa5f 	bl	8000d4c <HAL_GetTick>
 800388e:	4602      	mov	r2, r0
 8003890:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003892:	1ad3      	subs	r3, r2, r3
 8003894:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003898:	4293      	cmp	r3, r2
 800389a:	d901      	bls.n	80038a0 <HAL_RCC_ClockConfig+0x1fc>
      {
        return HAL_TIMEOUT;
 800389c:	2303      	movs	r3, #3
 800389e:	e062      	b.n	8003966 <HAL_RCC_ClockConfig+0x2c2>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80038a0:	4b11      	ldr	r3, [pc, #68]	@ (80038e8 <HAL_RCC_ClockConfig+0x244>)
 80038a2:	685b      	ldr	r3, [r3, #4]
 80038a4:	f003 020c 	and.w	r2, r3, #12
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	685b      	ldr	r3, [r3, #4]
 80038ac:	009b      	lsls	r3, r3, #2
 80038ae:	429a      	cmp	r2, r3
 80038b0:	d1eb      	bne.n	800388a <HAL_RCC_ClockConfig+0x1e6>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80038b2:	4b0c      	ldr	r3, [pc, #48]	@ (80038e4 <HAL_RCC_ClockConfig+0x240>)
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	f003 0307 	and.w	r3, r3, #7
 80038ba:	683a      	ldr	r2, [r7, #0]
 80038bc:	429a      	cmp	r2, r3
 80038be:	d215      	bcs.n	80038ec <HAL_RCC_ClockConfig+0x248>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80038c0:	4b08      	ldr	r3, [pc, #32]	@ (80038e4 <HAL_RCC_ClockConfig+0x240>)
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	f023 0207 	bic.w	r2, r3, #7
 80038c8:	4906      	ldr	r1, [pc, #24]	@ (80038e4 <HAL_RCC_ClockConfig+0x240>)
 80038ca:	683b      	ldr	r3, [r7, #0]
 80038cc:	4313      	orrs	r3, r2
 80038ce:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80038d0:	4b04      	ldr	r3, [pc, #16]	@ (80038e4 <HAL_RCC_ClockConfig+0x240>)
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	f003 0307 	and.w	r3, r3, #7
 80038d8:	683a      	ldr	r2, [r7, #0]
 80038da:	429a      	cmp	r2, r3
 80038dc:	d006      	beq.n	80038ec <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 80038de:	2301      	movs	r3, #1
 80038e0:	e041      	b.n	8003966 <HAL_RCC_ClockConfig+0x2c2>
 80038e2:	bf00      	nop
 80038e4:	40022000 	.word	0x40022000
 80038e8:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	f003 0304 	and.w	r3, r3, #4
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d008      	beq.n	800390a <HAL_RCC_ClockConfig+0x266>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80038f8:	4b1d      	ldr	r3, [pc, #116]	@ (8003970 <HAL_RCC_ClockConfig+0x2cc>)
 80038fa:	685b      	ldr	r3, [r3, #4]
 80038fc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	68db      	ldr	r3, [r3, #12]
 8003904:	491a      	ldr	r1, [pc, #104]	@ (8003970 <HAL_RCC_ClockConfig+0x2cc>)
 8003906:	4313      	orrs	r3, r2
 8003908:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	f003 0308 	and.w	r3, r3, #8
 8003912:	2b00      	cmp	r3, #0
 8003914:	d009      	beq.n	800392a <HAL_RCC_ClockConfig+0x286>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003916:	4b16      	ldr	r3, [pc, #88]	@ (8003970 <HAL_RCC_ClockConfig+0x2cc>)
 8003918:	685b      	ldr	r3, [r3, #4]
 800391a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	691b      	ldr	r3, [r3, #16]
 8003922:	00db      	lsls	r3, r3, #3
 8003924:	4912      	ldr	r1, [pc, #72]	@ (8003970 <HAL_RCC_ClockConfig+0x2cc>)
 8003926:	4313      	orrs	r3, r2
 8003928:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 800392a:	f000 f829 	bl	8003980 <HAL_RCC_GetSysClockFreq>
 800392e:	4601      	mov	r1, r0
 8003930:	4b0f      	ldr	r3, [pc, #60]	@ (8003970 <HAL_RCC_ClockConfig+0x2cc>)
 8003932:	685b      	ldr	r3, [r3, #4]
 8003934:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003938:	22f0      	movs	r2, #240	@ 0xf0
 800393a:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800393c:	693a      	ldr	r2, [r7, #16]
 800393e:	fa92 f2a2 	rbit	r2, r2
 8003942:	60fa      	str	r2, [r7, #12]
  return result;
 8003944:	68fa      	ldr	r2, [r7, #12]
 8003946:	fab2 f282 	clz	r2, r2
 800394a:	b2d2      	uxtb	r2, r2
 800394c:	40d3      	lsrs	r3, r2
 800394e:	4a09      	ldr	r2, [pc, #36]	@ (8003974 <HAL_RCC_ClockConfig+0x2d0>)
 8003950:	5cd3      	ldrb	r3, [r2, r3]
 8003952:	fa21 f303 	lsr.w	r3, r1, r3
 8003956:	4a08      	ldr	r2, [pc, #32]	@ (8003978 <HAL_RCC_ClockConfig+0x2d4>)
 8003958:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 800395a:	4b08      	ldr	r3, [pc, #32]	@ (800397c <HAL_RCC_ClockConfig+0x2d8>)
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	4618      	mov	r0, r3
 8003960:	f7fd f9b0 	bl	8000cc4 <HAL_InitTick>
  
  return HAL_OK;
 8003964:	2300      	movs	r3, #0
}
 8003966:	4618      	mov	r0, r3
 8003968:	3778      	adds	r7, #120	@ 0x78
 800396a:	46bd      	mov	sp, r7
 800396c:	bd80      	pop	{r7, pc}
 800396e:	bf00      	nop
 8003970:	40021000 	.word	0x40021000
 8003974:	08004824 	.word	0x08004824
 8003978:	20000008 	.word	0x20000008
 800397c:	2000000c 	.word	0x2000000c

08003980 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003980:	b480      	push	{r7}
 8003982:	b087      	sub	sp, #28
 8003984:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003986:	2300      	movs	r3, #0
 8003988:	60fb      	str	r3, [r7, #12]
 800398a:	2300      	movs	r3, #0
 800398c:	60bb      	str	r3, [r7, #8]
 800398e:	2300      	movs	r3, #0
 8003990:	617b      	str	r3, [r7, #20]
 8003992:	2300      	movs	r3, #0
 8003994:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8003996:	2300      	movs	r3, #0
 8003998:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 800399a:	4b1f      	ldr	r3, [pc, #124]	@ (8003a18 <HAL_RCC_GetSysClockFreq+0x98>)
 800399c:	685b      	ldr	r3, [r3, #4]
 800399e:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	f003 030c 	and.w	r3, r3, #12
 80039a6:	2b04      	cmp	r3, #4
 80039a8:	d002      	beq.n	80039b0 <HAL_RCC_GetSysClockFreq+0x30>
 80039aa:	2b08      	cmp	r3, #8
 80039ac:	d003      	beq.n	80039b6 <HAL_RCC_GetSysClockFreq+0x36>
 80039ae:	e029      	b.n	8003a04 <HAL_RCC_GetSysClockFreq+0x84>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80039b0:	4b1a      	ldr	r3, [pc, #104]	@ (8003a1c <HAL_RCC_GetSysClockFreq+0x9c>)
 80039b2:	613b      	str	r3, [r7, #16]
      break;
 80039b4:	e029      	b.n	8003a0a <HAL_RCC_GetSysClockFreq+0x8a>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	0c9b      	lsrs	r3, r3, #18
 80039ba:	f003 030f 	and.w	r3, r3, #15
 80039be:	4a18      	ldr	r2, [pc, #96]	@ (8003a20 <HAL_RCC_GetSysClockFreq+0xa0>)
 80039c0:	5cd3      	ldrb	r3, [r2, r3]
 80039c2:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 80039c4:	4b14      	ldr	r3, [pc, #80]	@ (8003a18 <HAL_RCC_GetSysClockFreq+0x98>)
 80039c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80039c8:	f003 030f 	and.w	r3, r3, #15
 80039cc:	4a15      	ldr	r2, [pc, #84]	@ (8003a24 <HAL_RCC_GetSysClockFreq+0xa4>)
 80039ce:	5cd3      	ldrb	r3, [r2, r3]
 80039d0:	60bb      	str	r3, [r7, #8]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
      }
#else
      if ((tmpreg & RCC_CFGR_PLLSRC_HSE_PREDIV) == RCC_CFGR_PLLSRC_HSE_PREDIV)
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80039d8:	2b00      	cmp	r3, #0
 80039da:	d008      	beq.n	80039ee <HAL_RCC_GetSysClockFreq+0x6e>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80039dc:	4a0f      	ldr	r2, [pc, #60]	@ (8003a1c <HAL_RCC_GetSysClockFreq+0x9c>)
 80039de:	68bb      	ldr	r3, [r7, #8]
 80039e0:	fbb2 f2f3 	udiv	r2, r2, r3
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	fb02 f303 	mul.w	r3, r2, r3
 80039ea:	617b      	str	r3, [r7, #20]
 80039ec:	e007      	b.n	80039fe <HAL_RCC_GetSysClockFreq+0x7e>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80039ee:	4a0b      	ldr	r2, [pc, #44]	@ (8003a1c <HAL_RCC_GetSysClockFreq+0x9c>)
 80039f0:	68bb      	ldr	r3, [r7, #8]
 80039f2:	fbb2 f2f3 	udiv	r2, r2, r3
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	fb02 f303 	mul.w	r3, r2, r3
 80039fc:	617b      	str	r3, [r7, #20]
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 80039fe:	697b      	ldr	r3, [r7, #20]
 8003a00:	613b      	str	r3, [r7, #16]
      break;
 8003a02:	e002      	b.n	8003a0a <HAL_RCC_GetSysClockFreq+0x8a>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003a04:	4b05      	ldr	r3, [pc, #20]	@ (8003a1c <HAL_RCC_GetSysClockFreq+0x9c>)
 8003a06:	613b      	str	r3, [r7, #16]
      break;
 8003a08:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003a0a:	693b      	ldr	r3, [r7, #16]
}
 8003a0c:	4618      	mov	r0, r3
 8003a0e:	371c      	adds	r7, #28
 8003a10:	46bd      	mov	sp, r7
 8003a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a16:	4770      	bx	lr
 8003a18:	40021000 	.word	0x40021000
 8003a1c:	007a1200 	.word	0x007a1200
 8003a20:	08004834 	.word	0x08004834
 8003a24:	08004844 	.word	0x08004844

08003a28 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003a28:	b580      	push	{r7, lr}
 8003a2a:	b092      	sub	sp, #72	@ 0x48
 8003a2c:	af00      	add	r7, sp, #0
 8003a2e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003a30:	2300      	movs	r3, #0
 8003a32:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t temp_reg = 0U;
 8003a34:	2300      	movs	r3, #0
 8003a36:	63fb      	str	r3, [r7, #60]	@ 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8003a38:	2300      	movs	r3, #0
 8003a3a:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	f000 80d2 	beq.w	8003bf0 <HAL_RCCEx_PeriphCLKConfig+0x1c8>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003a4c:	4b4d      	ldr	r3, [pc, #308]	@ (8003b84 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8003a4e:	69db      	ldr	r3, [r3, #28]
 8003a50:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	d10e      	bne.n	8003a76 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003a58:	4b4a      	ldr	r3, [pc, #296]	@ (8003b84 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8003a5a:	69db      	ldr	r3, [r3, #28]
 8003a5c:	4a49      	ldr	r2, [pc, #292]	@ (8003b84 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8003a5e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003a62:	61d3      	str	r3, [r2, #28]
 8003a64:	4b47      	ldr	r3, [pc, #284]	@ (8003b84 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8003a66:	69db      	ldr	r3, [r3, #28]
 8003a68:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003a6c:	60bb      	str	r3, [r7, #8]
 8003a6e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003a70:	2301      	movs	r3, #1
 8003a72:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003a76:	4b44      	ldr	r3, [pc, #272]	@ (8003b88 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d118      	bne.n	8003ab4 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003a82:	4b41      	ldr	r3, [pc, #260]	@ (8003b88 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	4a40      	ldr	r2, [pc, #256]	@ (8003b88 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003a88:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003a8c:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003a8e:	f7fd f95d 	bl	8000d4c <HAL_GetTick>
 8003a92:	6438      	str	r0, [r7, #64]	@ 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003a94:	e008      	b.n	8003aa8 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003a96:	f7fd f959 	bl	8000d4c <HAL_GetTick>
 8003a9a:	4602      	mov	r2, r0
 8003a9c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003a9e:	1ad3      	subs	r3, r2, r3
 8003aa0:	2b64      	cmp	r3, #100	@ 0x64
 8003aa2:	d901      	bls.n	8003aa8 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8003aa4:	2303      	movs	r3, #3
 8003aa6:	e1d4      	b.n	8003e52 <HAL_RCCEx_PeriphCLKConfig+0x42a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003aa8:	4b37      	ldr	r3, [pc, #220]	@ (8003b88 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d0f0      	beq.n	8003a96 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003ab4:	4b33      	ldr	r3, [pc, #204]	@ (8003b84 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8003ab6:	6a1b      	ldr	r3, [r3, #32]
 8003ab8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003abc:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003abe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	f000 8082 	beq.w	8003bca <HAL_RCCEx_PeriphCLKConfig+0x1a2>
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	685b      	ldr	r3, [r3, #4]
 8003aca:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003ace:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003ad0:	429a      	cmp	r2, r3
 8003ad2:	d07a      	beq.n	8003bca <HAL_RCCEx_PeriphCLKConfig+0x1a2>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003ad4:	4b2b      	ldr	r3, [pc, #172]	@ (8003b84 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8003ad6:	6a1b      	ldr	r3, [r3, #32]
 8003ad8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003adc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003ade:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003ae2:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ae4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ae6:	fa93 f3a3 	rbit	r3, r3
 8003aea:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8003aec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003aee:	fab3 f383 	clz	r3, r3
 8003af2:	b2db      	uxtb	r3, r3
 8003af4:	461a      	mov	r2, r3
 8003af6:	4b25      	ldr	r3, [pc, #148]	@ (8003b8c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003af8:	4413      	add	r3, r2
 8003afa:	009b      	lsls	r3, r3, #2
 8003afc:	461a      	mov	r2, r3
 8003afe:	2301      	movs	r3, #1
 8003b00:	6013      	str	r3, [r2, #0]
 8003b02:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003b06:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b08:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003b0a:	fa93 f3a3 	rbit	r3, r3
 8003b0e:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8003b10:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003b12:	fab3 f383 	clz	r3, r3
 8003b16:	b2db      	uxtb	r3, r3
 8003b18:	461a      	mov	r2, r3
 8003b1a:	4b1c      	ldr	r3, [pc, #112]	@ (8003b8c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003b1c:	4413      	add	r3, r2
 8003b1e:	009b      	lsls	r3, r3, #2
 8003b20:	461a      	mov	r2, r3
 8003b22:	2300      	movs	r3, #0
 8003b24:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003b26:	4a17      	ldr	r2, [pc, #92]	@ (8003b84 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8003b28:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003b2a:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003b2c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003b2e:	f003 0301 	and.w	r3, r3, #1
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	d049      	beq.n	8003bca <HAL_RCCEx_PeriphCLKConfig+0x1a2>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b36:	f7fd f909 	bl	8000d4c <HAL_GetTick>
 8003b3a:	6438      	str	r0, [r7, #64]	@ 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003b3c:	e00a      	b.n	8003b54 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003b3e:	f7fd f905 	bl	8000d4c <HAL_GetTick>
 8003b42:	4602      	mov	r2, r0
 8003b44:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003b46:	1ad3      	subs	r3, r2, r3
 8003b48:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003b4c:	4293      	cmp	r3, r2
 8003b4e:	d901      	bls.n	8003b54 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8003b50:	2303      	movs	r3, #3
 8003b52:	e17e      	b.n	8003e52 <HAL_RCCEx_PeriphCLKConfig+0x42a>
 8003b54:	2302      	movs	r3, #2
 8003b56:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b5a:	fa93 f3a3 	rbit	r3, r3
 8003b5e:	627b      	str	r3, [r7, #36]	@ 0x24
 8003b60:	2302      	movs	r3, #2
 8003b62:	623b      	str	r3, [r7, #32]
 8003b64:	6a3b      	ldr	r3, [r7, #32]
 8003b66:	fa93 f3a3 	rbit	r3, r3
 8003b6a:	61fb      	str	r3, [r7, #28]
  return result;
 8003b6c:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003b6e:	fab3 f383 	clz	r3, r3
 8003b72:	b2db      	uxtb	r3, r3
 8003b74:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8003b78:	b2db      	uxtb	r3, r3
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d108      	bne.n	8003b90 <HAL_RCCEx_PeriphCLKConfig+0x168>
 8003b7e:	4b01      	ldr	r3, [pc, #4]	@ (8003b84 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8003b80:	6a1b      	ldr	r3, [r3, #32]
 8003b82:	e00d      	b.n	8003ba0 <HAL_RCCEx_PeriphCLKConfig+0x178>
 8003b84:	40021000 	.word	0x40021000
 8003b88:	40007000 	.word	0x40007000
 8003b8c:	10908100 	.word	0x10908100
 8003b90:	2302      	movs	r3, #2
 8003b92:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b94:	69bb      	ldr	r3, [r7, #24]
 8003b96:	fa93 f3a3 	rbit	r3, r3
 8003b9a:	617b      	str	r3, [r7, #20]
 8003b9c:	4b9a      	ldr	r3, [pc, #616]	@ (8003e08 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003b9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ba0:	2202      	movs	r2, #2
 8003ba2:	613a      	str	r2, [r7, #16]
 8003ba4:	693a      	ldr	r2, [r7, #16]
 8003ba6:	fa92 f2a2 	rbit	r2, r2
 8003baa:	60fa      	str	r2, [r7, #12]
  return result;
 8003bac:	68fa      	ldr	r2, [r7, #12]
 8003bae:	fab2 f282 	clz	r2, r2
 8003bb2:	b2d2      	uxtb	r2, r2
 8003bb4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003bb8:	b2d2      	uxtb	r2, r2
 8003bba:	f002 021f 	and.w	r2, r2, #31
 8003bbe:	2101      	movs	r1, #1
 8003bc0:	fa01 f202 	lsl.w	r2, r1, r2
 8003bc4:	4013      	ands	r3, r2
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d0b9      	beq.n	8003b3e <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8003bca:	4b8f      	ldr	r3, [pc, #572]	@ (8003e08 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003bcc:	6a1b      	ldr	r3, [r3, #32]
 8003bce:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	685b      	ldr	r3, [r3, #4]
 8003bd6:	498c      	ldr	r1, [pc, #560]	@ (8003e08 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003bd8:	4313      	orrs	r3, r2
 8003bda:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003bdc:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8003be0:	2b01      	cmp	r3, #1
 8003be2:	d105      	bne.n	8003bf0 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003be4:	4b88      	ldr	r3, [pc, #544]	@ (8003e08 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003be6:	69db      	ldr	r3, [r3, #28]
 8003be8:	4a87      	ldr	r2, [pc, #540]	@ (8003e08 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003bea:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003bee:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	f003 0301 	and.w	r3, r3, #1
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d008      	beq.n	8003c0e <HAL_RCCEx_PeriphCLKConfig+0x1e6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003bfc:	4b82      	ldr	r3, [pc, #520]	@ (8003e08 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003bfe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c00:	f023 0203 	bic.w	r2, r3, #3
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	689b      	ldr	r3, [r3, #8]
 8003c08:	497f      	ldr	r1, [pc, #508]	@ (8003e08 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003c0a:	4313      	orrs	r3, r2
 8003c0c:	630b      	str	r3, [r1, #48]	@ 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	f003 0302 	and.w	r3, r3, #2
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d008      	beq.n	8003c2c <HAL_RCCEx_PeriphCLKConfig+0x204>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003c1a:	4b7b      	ldr	r3, [pc, #492]	@ (8003e08 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003c1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c1e:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	68db      	ldr	r3, [r3, #12]
 8003c26:	4978      	ldr	r1, [pc, #480]	@ (8003e08 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003c28:	4313      	orrs	r3, r2
 8003c2a:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	f003 0304 	and.w	r3, r3, #4
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d008      	beq.n	8003c4a <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003c38:	4b73      	ldr	r3, [pc, #460]	@ (8003e08 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003c3a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c3c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	691b      	ldr	r3, [r3, #16]
 8003c44:	4970      	ldr	r1, [pc, #448]	@ (8003e08 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003c46:	4313      	orrs	r3, r2
 8003c48:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	f003 0320 	and.w	r3, r3, #32
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d008      	beq.n	8003c68 <HAL_RCCEx_PeriphCLKConfig+0x240>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003c56:	4b6c      	ldr	r3, [pc, #432]	@ (8003e08 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003c58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c5a:	f023 0210 	bic.w	r2, r3, #16
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	69db      	ldr	r3, [r3, #28]
 8003c62:	4969      	ldr	r1, [pc, #420]	@ (8003e08 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003c64:	4313      	orrs	r3, r2
 8003c66:	630b      	str	r3, [r1, #48]	@ 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	d008      	beq.n	8003c86 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8003c74:	4b64      	ldr	r3, [pc, #400]	@ (8003e08 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003c76:	685b      	ldr	r3, [r3, #4]
 8003c78:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c80:	4961      	ldr	r1, [pc, #388]	@ (8003e08 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003c82:	4313      	orrs	r3, r2
 8003c84:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d008      	beq.n	8003ca4 <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003c92:	4b5d      	ldr	r3, [pc, #372]	@ (8003e08 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003c94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c96:	f023 0220 	bic.w	r2, r3, #32
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	6a1b      	ldr	r3, [r3, #32]
 8003c9e:	495a      	ldr	r1, [pc, #360]	@ (8003e08 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003ca0:	4313      	orrs	r3, r2
 8003ca2:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	d008      	beq.n	8003cc2 <HAL_RCCEx_PeriphCLKConfig+0x29a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003cb0:	4b55      	ldr	r3, [pc, #340]	@ (8003e08 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003cb2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003cb4:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cbc:	4952      	ldr	r1, [pc, #328]	@ (8003e08 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003cbe:	4313      	orrs	r3, r2
 8003cc0:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	f003 0308 	and.w	r3, r3, #8
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d008      	beq.n	8003ce0 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003cce:	4b4e      	ldr	r3, [pc, #312]	@ (8003e08 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003cd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003cd2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	695b      	ldr	r3, [r3, #20]
 8003cda:	494b      	ldr	r1, [pc, #300]	@ (8003e08 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003cdc:	4313      	orrs	r3, r2
 8003cde:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	f003 0310 	and.w	r3, r3, #16
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	d008      	beq.n	8003cfe <HAL_RCCEx_PeriphCLKConfig+0x2d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003cec:	4b46      	ldr	r3, [pc, #280]	@ (8003e08 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003cee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003cf0:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	699b      	ldr	r3, [r3, #24]
 8003cf8:	4943      	ldr	r1, [pc, #268]	@ (8003e08 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003cfa:	4313      	orrs	r3, r2
 8003cfc:	630b      	str	r3, [r1, #48]	@ 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d008      	beq.n	8003d1c <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003d0a:	4b3f      	ldr	r3, [pc, #252]	@ (8003e08 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003d0c:	685b      	ldr	r3, [r3, #4]
 8003d0e:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d16:	493c      	ldr	r1, [pc, #240]	@ (8003e08 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003d18:	4313      	orrs	r3, r2
 8003d1a:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	d008      	beq.n	8003d3a <HAL_RCCEx_PeriphCLKConfig+0x312>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8003d28:	4b37      	ldr	r3, [pc, #220]	@ (8003e08 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003d2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d2c:	f423 72f8 	bic.w	r2, r3, #496	@ 0x1f0
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d34:	4934      	ldr	r1, [pc, #208]	@ (8003e08 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003d36:	4313      	orrs	r3, r2
 8003d38:	62cb      	str	r3, [r1, #44]	@ 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d008      	beq.n	8003d58 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 8003d46:	4b30      	ldr	r3, [pc, #192]	@ (8003e08 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003d48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d4a:	f423 5278 	bic.w	r2, r3, #15872	@ 0x3e00
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d52:	492d      	ldr	r1, [pc, #180]	@ (8003e08 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003d54:	4313      	orrs	r3, r2
 8003d56:	62cb      	str	r3, [r1, #44]	@ 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d008      	beq.n	8003d76 <HAL_RCCEx_PeriphCLKConfig+0x34e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8003d64:	4b28      	ldr	r3, [pc, #160]	@ (8003e08 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003d66:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d68:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003d70:	4925      	ldr	r1, [pc, #148]	@ (8003e08 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003d72:	4313      	orrs	r3, r2
 8003d74:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d008      	beq.n	8003d94 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 8003d82:	4b21      	ldr	r3, [pc, #132]	@ (8003e08 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003d84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d86:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d8e:	491e      	ldr	r1, [pc, #120]	@ (8003e08 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003d90:	4313      	orrs	r3, r2
 8003d92:	630b      	str	r3, [r1, #48]	@ 0x30
#endif /* STM32F373xC || STM32F378xx */
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)
  
  /*------------------------------ TIM2 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM2) == RCC_PERIPHCLK_TIM2)
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	d008      	beq.n	8003db2 <HAL_RCCEx_PeriphCLKConfig+0x38a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM2CLKSOURCE(PeriphClkInit->Tim2ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM2_CONFIG(PeriphClkInit->Tim2ClockSelection);
 8003da0:	4b19      	ldr	r3, [pc, #100]	@ (8003e08 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003da2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003da4:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003dac:	4916      	ldr	r1, [pc, #88]	@ (8003e08 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003dae:	4313      	orrs	r3, r2
 8003db0:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM3 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM34) == RCC_PERIPHCLK_TIM34)
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d008      	beq.n	8003dd0 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM3CLKSOURCE(PeriphClkInit->Tim34ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM34_CONFIG(PeriphClkInit->Tim34ClockSelection);
 8003dbe:	4b12      	ldr	r3, [pc, #72]	@ (8003e08 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003dc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003dc2:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003dca:	490f      	ldr	r1, [pc, #60]	@ (8003e08 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003dcc:	4313      	orrs	r3, r2
 8003dce:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM15 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d008      	beq.n	8003dee <HAL_RCCEx_PeriphCLKConfig+0x3c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8003ddc:	4b0a      	ldr	r3, [pc, #40]	@ (8003e08 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003dde:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003de0:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003de8:	4907      	ldr	r1, [pc, #28]	@ (8003e08 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003dea:	4313      	orrs	r3, r2
 8003dec:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM16 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d00c      	beq.n	8003e14 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 8003dfa:	4b03      	ldr	r3, [pc, #12]	@ (8003e08 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003dfc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003dfe:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	e002      	b.n	8003e0c <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8003e06:	bf00      	nop
 8003e08:	40021000 	.word	0x40021000
 8003e0c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003e0e:	4913      	ldr	r1, [pc, #76]	@ (8003e5c <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8003e10:	4313      	orrs	r3, r2
 8003e12:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM17 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	d008      	beq.n	8003e32 <HAL_RCCEx_PeriphCLKConfig+0x40a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 8003e20:	4b0e      	ldr	r3, [pc, #56]	@ (8003e5c <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8003e22:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e24:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003e2c:	490b      	ldr	r1, [pc, #44]	@ (8003e5c <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8003e2e:	4313      	orrs	r3, r2
 8003e30:	630b      	str	r3, [r1, #48]	@ 0x30

#endif /* STM32F302xE || STM32F303xE || STM32F398xx */  

#if defined(STM32F303xE) || defined(STM32F398xx)
  /*------------------------------ TIM20 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM20) == RCC_PERIPHCLK_TIM20)
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d008      	beq.n	8003e50 <HAL_RCCEx_PeriphCLKConfig+0x428>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM20CLKSOURCE(PeriphClkInit->Tim20ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
 8003e3e:	4b07      	ldr	r3, [pc, #28]	@ (8003e5c <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8003e40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e42:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003e4a:	4904      	ldr	r1, [pc, #16]	@ (8003e5c <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8003e4c:	4313      	orrs	r3, r2
 8003e4e:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8003e50:	2300      	movs	r3, #0
}
 8003e52:	4618      	mov	r0, r3
 8003e54:	3748      	adds	r7, #72	@ 0x48
 8003e56:	46bd      	mov	sp, r7
 8003e58:	bd80      	pop	{r7, pc}
 8003e5a:	bf00      	nop
 8003e5c:	40021000 	.word	0x40021000

08003e60 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003e60:	b580      	push	{r7, lr}
 8003e62:	b082      	sub	sp, #8
 8003e64:	af00      	add	r7, sp, #0
 8003e66:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d101      	bne.n	8003e72 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003e6e:	2301      	movs	r3, #1
 8003e70:	e049      	b.n	8003f06 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003e78:	b2db      	uxtb	r3, r3
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d106      	bne.n	8003e8c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	2200      	movs	r2, #0
 8003e82:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003e86:	6878      	ldr	r0, [r7, #4]
 8003e88:	f7fc fe58 	bl	8000b3c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	2202      	movs	r2, #2
 8003e90:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681a      	ldr	r2, [r3, #0]
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	3304      	adds	r3, #4
 8003e9c:	4619      	mov	r1, r3
 8003e9e:	4610      	mov	r0, r2
 8003ea0:	f000 fa9a 	bl	80043d8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	2201      	movs	r2, #1
 8003ea8:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	2201      	movs	r2, #1
 8003eb0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	2201      	movs	r2, #1
 8003eb8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	2201      	movs	r2, #1
 8003ec0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	2201      	movs	r2, #1
 8003ec8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	2201      	movs	r2, #1
 8003ed0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	2201      	movs	r2, #1
 8003ed8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	2201      	movs	r2, #1
 8003ee0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	2201      	movs	r2, #1
 8003ee8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	2201      	movs	r2, #1
 8003ef0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	2201      	movs	r2, #1
 8003ef8:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	2201      	movs	r2, #1
 8003f00:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003f04:	2300      	movs	r3, #0
}
 8003f06:	4618      	mov	r0, r3
 8003f08:	3708      	adds	r7, #8
 8003f0a:	46bd      	mov	sp, r7
 8003f0c:	bd80      	pop	{r7, pc}
	...

08003f10 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003f10:	b480      	push	{r7}
 8003f12:	b085      	sub	sp, #20
 8003f14:	af00      	add	r7, sp, #0
 8003f16:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003f1e:	b2db      	uxtb	r3, r3
 8003f20:	2b01      	cmp	r3, #1
 8003f22:	d001      	beq.n	8003f28 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003f24:	2301      	movs	r3, #1
 8003f26:	e04f      	b.n	8003fc8 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	2202      	movs	r2, #2
 8003f2c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	68da      	ldr	r2, [r3, #12]
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	f042 0201 	orr.w	r2, r2, #1
 8003f3e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	4a23      	ldr	r2, [pc, #140]	@ (8003fd4 <HAL_TIM_Base_Start_IT+0xc4>)
 8003f46:	4293      	cmp	r3, r2
 8003f48:	d01d      	beq.n	8003f86 <HAL_TIM_Base_Start_IT+0x76>
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003f52:	d018      	beq.n	8003f86 <HAL_TIM_Base_Start_IT+0x76>
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	4a1f      	ldr	r2, [pc, #124]	@ (8003fd8 <HAL_TIM_Base_Start_IT+0xc8>)
 8003f5a:	4293      	cmp	r3, r2
 8003f5c:	d013      	beq.n	8003f86 <HAL_TIM_Base_Start_IT+0x76>
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	4a1e      	ldr	r2, [pc, #120]	@ (8003fdc <HAL_TIM_Base_Start_IT+0xcc>)
 8003f64:	4293      	cmp	r3, r2
 8003f66:	d00e      	beq.n	8003f86 <HAL_TIM_Base_Start_IT+0x76>
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	4a1c      	ldr	r2, [pc, #112]	@ (8003fe0 <HAL_TIM_Base_Start_IT+0xd0>)
 8003f6e:	4293      	cmp	r3, r2
 8003f70:	d009      	beq.n	8003f86 <HAL_TIM_Base_Start_IT+0x76>
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	4a1b      	ldr	r2, [pc, #108]	@ (8003fe4 <HAL_TIM_Base_Start_IT+0xd4>)
 8003f78:	4293      	cmp	r3, r2
 8003f7a:	d004      	beq.n	8003f86 <HAL_TIM_Base_Start_IT+0x76>
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	4a19      	ldr	r2, [pc, #100]	@ (8003fe8 <HAL_TIM_Base_Start_IT+0xd8>)
 8003f82:	4293      	cmp	r3, r2
 8003f84:	d115      	bne.n	8003fb2 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	689a      	ldr	r2, [r3, #8]
 8003f8c:	4b17      	ldr	r3, [pc, #92]	@ (8003fec <HAL_TIM_Base_Start_IT+0xdc>)
 8003f8e:	4013      	ands	r3, r2
 8003f90:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	2b06      	cmp	r3, #6
 8003f96:	d015      	beq.n	8003fc4 <HAL_TIM_Base_Start_IT+0xb4>
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003f9e:	d011      	beq.n	8003fc4 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	681a      	ldr	r2, [r3, #0]
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	f042 0201 	orr.w	r2, r2, #1
 8003fae:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003fb0:	e008      	b.n	8003fc4 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	681a      	ldr	r2, [r3, #0]
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	f042 0201 	orr.w	r2, r2, #1
 8003fc0:	601a      	str	r2, [r3, #0]
 8003fc2:	e000      	b.n	8003fc6 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003fc4:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003fc6:	2300      	movs	r3, #0
}
 8003fc8:	4618      	mov	r0, r3
 8003fca:	3714      	adds	r7, #20
 8003fcc:	46bd      	mov	sp, r7
 8003fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fd2:	4770      	bx	lr
 8003fd4:	40012c00 	.word	0x40012c00
 8003fd8:	40000400 	.word	0x40000400
 8003fdc:	40000800 	.word	0x40000800
 8003fe0:	40013400 	.word	0x40013400
 8003fe4:	40014000 	.word	0x40014000
 8003fe8:	40015000 	.word	0x40015000
 8003fec:	00010007 	.word	0x00010007

08003ff0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003ff0:	b580      	push	{r7, lr}
 8003ff2:	b084      	sub	sp, #16
 8003ff4:	af00      	add	r7, sp, #0
 8003ff6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	68db      	ldr	r3, [r3, #12]
 8003ffe:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	691b      	ldr	r3, [r3, #16]
 8004006:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004008:	68bb      	ldr	r3, [r7, #8]
 800400a:	f003 0302 	and.w	r3, r3, #2
 800400e:	2b00      	cmp	r3, #0
 8004010:	d020      	beq.n	8004054 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	f003 0302 	and.w	r3, r3, #2
 8004018:	2b00      	cmp	r3, #0
 800401a:	d01b      	beq.n	8004054 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	f06f 0202 	mvn.w	r2, #2
 8004024:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	2201      	movs	r2, #1
 800402a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	699b      	ldr	r3, [r3, #24]
 8004032:	f003 0303 	and.w	r3, r3, #3
 8004036:	2b00      	cmp	r3, #0
 8004038:	d003      	beq.n	8004042 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800403a:	6878      	ldr	r0, [r7, #4]
 800403c:	f000 f9ad 	bl	800439a <HAL_TIM_IC_CaptureCallback>
 8004040:	e005      	b.n	800404e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004042:	6878      	ldr	r0, [r7, #4]
 8004044:	f000 f99f 	bl	8004386 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004048:	6878      	ldr	r0, [r7, #4]
 800404a:	f000 f9b0 	bl	80043ae <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	2200      	movs	r2, #0
 8004052:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004054:	68bb      	ldr	r3, [r7, #8]
 8004056:	f003 0304 	and.w	r3, r3, #4
 800405a:	2b00      	cmp	r3, #0
 800405c:	d020      	beq.n	80040a0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	f003 0304 	and.w	r3, r3, #4
 8004064:	2b00      	cmp	r3, #0
 8004066:	d01b      	beq.n	80040a0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	f06f 0204 	mvn.w	r2, #4
 8004070:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	2202      	movs	r2, #2
 8004076:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	699b      	ldr	r3, [r3, #24]
 800407e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004082:	2b00      	cmp	r3, #0
 8004084:	d003      	beq.n	800408e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004086:	6878      	ldr	r0, [r7, #4]
 8004088:	f000 f987 	bl	800439a <HAL_TIM_IC_CaptureCallback>
 800408c:	e005      	b.n	800409a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800408e:	6878      	ldr	r0, [r7, #4]
 8004090:	f000 f979 	bl	8004386 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004094:	6878      	ldr	r0, [r7, #4]
 8004096:	f000 f98a 	bl	80043ae <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	2200      	movs	r2, #0
 800409e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80040a0:	68bb      	ldr	r3, [r7, #8]
 80040a2:	f003 0308 	and.w	r3, r3, #8
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	d020      	beq.n	80040ec <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	f003 0308 	and.w	r3, r3, #8
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	d01b      	beq.n	80040ec <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	f06f 0208 	mvn.w	r2, #8
 80040bc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	2204      	movs	r2, #4
 80040c2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	69db      	ldr	r3, [r3, #28]
 80040ca:	f003 0303 	and.w	r3, r3, #3
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d003      	beq.n	80040da <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80040d2:	6878      	ldr	r0, [r7, #4]
 80040d4:	f000 f961 	bl	800439a <HAL_TIM_IC_CaptureCallback>
 80040d8:	e005      	b.n	80040e6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80040da:	6878      	ldr	r0, [r7, #4]
 80040dc:	f000 f953 	bl	8004386 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80040e0:	6878      	ldr	r0, [r7, #4]
 80040e2:	f000 f964 	bl	80043ae <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	2200      	movs	r2, #0
 80040ea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80040ec:	68bb      	ldr	r3, [r7, #8]
 80040ee:	f003 0310 	and.w	r3, r3, #16
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d020      	beq.n	8004138 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	f003 0310 	and.w	r3, r3, #16
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	d01b      	beq.n	8004138 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	f06f 0210 	mvn.w	r2, #16
 8004108:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	2208      	movs	r2, #8
 800410e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	69db      	ldr	r3, [r3, #28]
 8004116:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800411a:	2b00      	cmp	r3, #0
 800411c:	d003      	beq.n	8004126 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800411e:	6878      	ldr	r0, [r7, #4]
 8004120:	f000 f93b 	bl	800439a <HAL_TIM_IC_CaptureCallback>
 8004124:	e005      	b.n	8004132 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004126:	6878      	ldr	r0, [r7, #4]
 8004128:	f000 f92d 	bl	8004386 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800412c:	6878      	ldr	r0, [r7, #4]
 800412e:	f000 f93e 	bl	80043ae <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	2200      	movs	r2, #0
 8004136:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004138:	68bb      	ldr	r3, [r7, #8]
 800413a:	f003 0301 	and.w	r3, r3, #1
 800413e:	2b00      	cmp	r3, #0
 8004140:	d00c      	beq.n	800415c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	f003 0301 	and.w	r3, r3, #1
 8004148:	2b00      	cmp	r3, #0
 800414a:	d007      	beq.n	800415c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	f06f 0201 	mvn.w	r2, #1
 8004154:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004156:	6878      	ldr	r0, [r7, #4]
 8004158:	f7fc f83c 	bl	80001d4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800415c:	68bb      	ldr	r3, [r7, #8]
 800415e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004162:	2b00      	cmp	r3, #0
 8004164:	d00c      	beq.n	8004180 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800416c:	2b00      	cmp	r3, #0
 800416e:	d007      	beq.n	8004180 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	681b      	ldr	r3, [r3, #0]
 8004174:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8004178:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800417a:	6878      	ldr	r0, [r7, #4]
 800417c:	f000 fb06 	bl	800478c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8004180:	68bb      	ldr	r3, [r7, #8]
 8004182:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004186:	2b00      	cmp	r3, #0
 8004188:	d00c      	beq.n	80041a4 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004190:	2b00      	cmp	r3, #0
 8004192:	d007      	beq.n	80041a4 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800419c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800419e:	6878      	ldr	r0, [r7, #4]
 80041a0:	f000 fafe 	bl	80047a0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80041a4:	68bb      	ldr	r3, [r7, #8]
 80041a6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d00c      	beq.n	80041c8 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	d007      	beq.n	80041c8 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80041c0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80041c2:	6878      	ldr	r0, [r7, #4]
 80041c4:	f000 f8fd 	bl	80043c2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80041c8:	68bb      	ldr	r3, [r7, #8]
 80041ca:	f003 0320 	and.w	r3, r3, #32
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d00c      	beq.n	80041ec <HAL_TIM_IRQHandler+0x1fc>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	f003 0320 	and.w	r3, r3, #32
 80041d8:	2b00      	cmp	r3, #0
 80041da:	d007      	beq.n	80041ec <HAL_TIM_IRQHandler+0x1fc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	f06f 0220 	mvn.w	r2, #32
 80041e4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80041e6:	6878      	ldr	r0, [r7, #4]
 80041e8:	f000 fac6 	bl	8004778 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80041ec:	bf00      	nop
 80041ee:	3710      	adds	r7, #16
 80041f0:	46bd      	mov	sp, r7
 80041f2:	bd80      	pop	{r7, pc}

080041f4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80041f4:	b580      	push	{r7, lr}
 80041f6:	b084      	sub	sp, #16
 80041f8:	af00      	add	r7, sp, #0
 80041fa:	6078      	str	r0, [r7, #4]
 80041fc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80041fe:	2300      	movs	r3, #0
 8004200:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004208:	2b01      	cmp	r3, #1
 800420a:	d101      	bne.n	8004210 <HAL_TIM_ConfigClockSource+0x1c>
 800420c:	2302      	movs	r3, #2
 800420e:	e0b6      	b.n	800437e <HAL_TIM_ConfigClockSource+0x18a>
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	2201      	movs	r2, #1
 8004214:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	2202      	movs	r2, #2
 800421c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	689b      	ldr	r3, [r3, #8]
 8004226:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004228:	68bb      	ldr	r3, [r7, #8]
 800422a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800422e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8004232:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004234:	68bb      	ldr	r3, [r7, #8]
 8004236:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800423a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	68ba      	ldr	r2, [r7, #8]
 8004242:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004244:	683b      	ldr	r3, [r7, #0]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800424c:	d03e      	beq.n	80042cc <HAL_TIM_ConfigClockSource+0xd8>
 800424e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004252:	f200 8087 	bhi.w	8004364 <HAL_TIM_ConfigClockSource+0x170>
 8004256:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800425a:	f000 8086 	beq.w	800436a <HAL_TIM_ConfigClockSource+0x176>
 800425e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004262:	d87f      	bhi.n	8004364 <HAL_TIM_ConfigClockSource+0x170>
 8004264:	2b70      	cmp	r3, #112	@ 0x70
 8004266:	d01a      	beq.n	800429e <HAL_TIM_ConfigClockSource+0xaa>
 8004268:	2b70      	cmp	r3, #112	@ 0x70
 800426a:	d87b      	bhi.n	8004364 <HAL_TIM_ConfigClockSource+0x170>
 800426c:	2b60      	cmp	r3, #96	@ 0x60
 800426e:	d050      	beq.n	8004312 <HAL_TIM_ConfigClockSource+0x11e>
 8004270:	2b60      	cmp	r3, #96	@ 0x60
 8004272:	d877      	bhi.n	8004364 <HAL_TIM_ConfigClockSource+0x170>
 8004274:	2b50      	cmp	r3, #80	@ 0x50
 8004276:	d03c      	beq.n	80042f2 <HAL_TIM_ConfigClockSource+0xfe>
 8004278:	2b50      	cmp	r3, #80	@ 0x50
 800427a:	d873      	bhi.n	8004364 <HAL_TIM_ConfigClockSource+0x170>
 800427c:	2b40      	cmp	r3, #64	@ 0x40
 800427e:	d058      	beq.n	8004332 <HAL_TIM_ConfigClockSource+0x13e>
 8004280:	2b40      	cmp	r3, #64	@ 0x40
 8004282:	d86f      	bhi.n	8004364 <HAL_TIM_ConfigClockSource+0x170>
 8004284:	2b30      	cmp	r3, #48	@ 0x30
 8004286:	d064      	beq.n	8004352 <HAL_TIM_ConfigClockSource+0x15e>
 8004288:	2b30      	cmp	r3, #48	@ 0x30
 800428a:	d86b      	bhi.n	8004364 <HAL_TIM_ConfigClockSource+0x170>
 800428c:	2b20      	cmp	r3, #32
 800428e:	d060      	beq.n	8004352 <HAL_TIM_ConfigClockSource+0x15e>
 8004290:	2b20      	cmp	r3, #32
 8004292:	d867      	bhi.n	8004364 <HAL_TIM_ConfigClockSource+0x170>
 8004294:	2b00      	cmp	r3, #0
 8004296:	d05c      	beq.n	8004352 <HAL_TIM_ConfigClockSource+0x15e>
 8004298:	2b10      	cmp	r3, #16
 800429a:	d05a      	beq.n	8004352 <HAL_TIM_ConfigClockSource+0x15e>
 800429c:	e062      	b.n	8004364 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80042a2:	683b      	ldr	r3, [r7, #0]
 80042a4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80042a6:	683b      	ldr	r3, [r7, #0]
 80042a8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80042aa:	683b      	ldr	r3, [r7, #0]
 80042ac:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80042ae:	f000 f9b7 	bl	8004620 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	689b      	ldr	r3, [r3, #8]
 80042b8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80042ba:	68bb      	ldr	r3, [r7, #8]
 80042bc:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80042c0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	68ba      	ldr	r2, [r7, #8]
 80042c8:	609a      	str	r2, [r3, #8]
      break;
 80042ca:	e04f      	b.n	800436c <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80042d0:	683b      	ldr	r3, [r7, #0]
 80042d2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80042d4:	683b      	ldr	r3, [r7, #0]
 80042d6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80042d8:	683b      	ldr	r3, [r7, #0]
 80042da:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80042dc:	f000 f9a0 	bl	8004620 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	689a      	ldr	r2, [r3, #8]
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80042ee:	609a      	str	r2, [r3, #8]
      break;
 80042f0:	e03c      	b.n	800436c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80042f6:	683b      	ldr	r3, [r7, #0]
 80042f8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80042fa:	683b      	ldr	r3, [r7, #0]
 80042fc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80042fe:	461a      	mov	r2, r3
 8004300:	f000 f914 	bl	800452c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	2150      	movs	r1, #80	@ 0x50
 800430a:	4618      	mov	r0, r3
 800430c:	f000 f96d 	bl	80045ea <TIM_ITRx_SetConfig>
      break;
 8004310:	e02c      	b.n	800436c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004316:	683b      	ldr	r3, [r7, #0]
 8004318:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800431a:	683b      	ldr	r3, [r7, #0]
 800431c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800431e:	461a      	mov	r2, r3
 8004320:	f000 f933 	bl	800458a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	2160      	movs	r1, #96	@ 0x60
 800432a:	4618      	mov	r0, r3
 800432c:	f000 f95d 	bl	80045ea <TIM_ITRx_SetConfig>
      break;
 8004330:	e01c      	b.n	800436c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004336:	683b      	ldr	r3, [r7, #0]
 8004338:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800433a:	683b      	ldr	r3, [r7, #0]
 800433c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800433e:	461a      	mov	r2, r3
 8004340:	f000 f8f4 	bl	800452c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	2140      	movs	r1, #64	@ 0x40
 800434a:	4618      	mov	r0, r3
 800434c:	f000 f94d 	bl	80045ea <TIM_ITRx_SetConfig>
      break;
 8004350:	e00c      	b.n	800436c <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681a      	ldr	r2, [r3, #0]
 8004356:	683b      	ldr	r3, [r7, #0]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	4619      	mov	r1, r3
 800435c:	4610      	mov	r0, r2
 800435e:	f000 f944 	bl	80045ea <TIM_ITRx_SetConfig>
      break;
 8004362:	e003      	b.n	800436c <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8004364:	2301      	movs	r3, #1
 8004366:	73fb      	strb	r3, [r7, #15]
      break;
 8004368:	e000      	b.n	800436c <HAL_TIM_ConfigClockSource+0x178>
      break;
 800436a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	2201      	movs	r2, #1
 8004370:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	2200      	movs	r2, #0
 8004378:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800437c:	7bfb      	ldrb	r3, [r7, #15]
}
 800437e:	4618      	mov	r0, r3
 8004380:	3710      	adds	r7, #16
 8004382:	46bd      	mov	sp, r7
 8004384:	bd80      	pop	{r7, pc}

08004386 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004386:	b480      	push	{r7}
 8004388:	b083      	sub	sp, #12
 800438a:	af00      	add	r7, sp, #0
 800438c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800438e:	bf00      	nop
 8004390:	370c      	adds	r7, #12
 8004392:	46bd      	mov	sp, r7
 8004394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004398:	4770      	bx	lr

0800439a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800439a:	b480      	push	{r7}
 800439c:	b083      	sub	sp, #12
 800439e:	af00      	add	r7, sp, #0
 80043a0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80043a2:	bf00      	nop
 80043a4:	370c      	adds	r7, #12
 80043a6:	46bd      	mov	sp, r7
 80043a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ac:	4770      	bx	lr

080043ae <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80043ae:	b480      	push	{r7}
 80043b0:	b083      	sub	sp, #12
 80043b2:	af00      	add	r7, sp, #0
 80043b4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80043b6:	bf00      	nop
 80043b8:	370c      	adds	r7, #12
 80043ba:	46bd      	mov	sp, r7
 80043bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043c0:	4770      	bx	lr

080043c2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80043c2:	b480      	push	{r7}
 80043c4:	b083      	sub	sp, #12
 80043c6:	af00      	add	r7, sp, #0
 80043c8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80043ca:	bf00      	nop
 80043cc:	370c      	adds	r7, #12
 80043ce:	46bd      	mov	sp, r7
 80043d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043d4:	4770      	bx	lr
	...

080043d8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80043d8:	b480      	push	{r7}
 80043da:	b085      	sub	sp, #20
 80043dc:	af00      	add	r7, sp, #0
 80043de:	6078      	str	r0, [r7, #4]
 80043e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	4a48      	ldr	r2, [pc, #288]	@ (800450c <TIM_Base_SetConfig+0x134>)
 80043ec:	4293      	cmp	r3, r2
 80043ee:	d013      	beq.n	8004418 <TIM_Base_SetConfig+0x40>
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80043f6:	d00f      	beq.n	8004418 <TIM_Base_SetConfig+0x40>
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	4a45      	ldr	r2, [pc, #276]	@ (8004510 <TIM_Base_SetConfig+0x138>)
 80043fc:	4293      	cmp	r3, r2
 80043fe:	d00b      	beq.n	8004418 <TIM_Base_SetConfig+0x40>
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	4a44      	ldr	r2, [pc, #272]	@ (8004514 <TIM_Base_SetConfig+0x13c>)
 8004404:	4293      	cmp	r3, r2
 8004406:	d007      	beq.n	8004418 <TIM_Base_SetConfig+0x40>
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	4a43      	ldr	r2, [pc, #268]	@ (8004518 <TIM_Base_SetConfig+0x140>)
 800440c:	4293      	cmp	r3, r2
 800440e:	d003      	beq.n	8004418 <TIM_Base_SetConfig+0x40>
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	4a42      	ldr	r2, [pc, #264]	@ (800451c <TIM_Base_SetConfig+0x144>)
 8004414:	4293      	cmp	r3, r2
 8004416:	d108      	bne.n	800442a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800441e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004420:	683b      	ldr	r3, [r7, #0]
 8004422:	685b      	ldr	r3, [r3, #4]
 8004424:	68fa      	ldr	r2, [r7, #12]
 8004426:	4313      	orrs	r3, r2
 8004428:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	4a37      	ldr	r2, [pc, #220]	@ (800450c <TIM_Base_SetConfig+0x134>)
 800442e:	4293      	cmp	r3, r2
 8004430:	d01f      	beq.n	8004472 <TIM_Base_SetConfig+0x9a>
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004438:	d01b      	beq.n	8004472 <TIM_Base_SetConfig+0x9a>
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	4a34      	ldr	r2, [pc, #208]	@ (8004510 <TIM_Base_SetConfig+0x138>)
 800443e:	4293      	cmp	r3, r2
 8004440:	d017      	beq.n	8004472 <TIM_Base_SetConfig+0x9a>
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	4a33      	ldr	r2, [pc, #204]	@ (8004514 <TIM_Base_SetConfig+0x13c>)
 8004446:	4293      	cmp	r3, r2
 8004448:	d013      	beq.n	8004472 <TIM_Base_SetConfig+0x9a>
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	4a32      	ldr	r2, [pc, #200]	@ (8004518 <TIM_Base_SetConfig+0x140>)
 800444e:	4293      	cmp	r3, r2
 8004450:	d00f      	beq.n	8004472 <TIM_Base_SetConfig+0x9a>
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	4a32      	ldr	r2, [pc, #200]	@ (8004520 <TIM_Base_SetConfig+0x148>)
 8004456:	4293      	cmp	r3, r2
 8004458:	d00b      	beq.n	8004472 <TIM_Base_SetConfig+0x9a>
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	4a31      	ldr	r2, [pc, #196]	@ (8004524 <TIM_Base_SetConfig+0x14c>)
 800445e:	4293      	cmp	r3, r2
 8004460:	d007      	beq.n	8004472 <TIM_Base_SetConfig+0x9a>
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	4a30      	ldr	r2, [pc, #192]	@ (8004528 <TIM_Base_SetConfig+0x150>)
 8004466:	4293      	cmp	r3, r2
 8004468:	d003      	beq.n	8004472 <TIM_Base_SetConfig+0x9a>
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	4a2b      	ldr	r2, [pc, #172]	@ (800451c <TIM_Base_SetConfig+0x144>)
 800446e:	4293      	cmp	r3, r2
 8004470:	d108      	bne.n	8004484 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004478:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800447a:	683b      	ldr	r3, [r7, #0]
 800447c:	68db      	ldr	r3, [r3, #12]
 800447e:	68fa      	ldr	r2, [r7, #12]
 8004480:	4313      	orrs	r3, r2
 8004482:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800448a:	683b      	ldr	r3, [r7, #0]
 800448c:	695b      	ldr	r3, [r3, #20]
 800448e:	4313      	orrs	r3, r2
 8004490:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	68fa      	ldr	r2, [r7, #12]
 8004496:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004498:	683b      	ldr	r3, [r7, #0]
 800449a:	689a      	ldr	r2, [r3, #8]
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80044a0:	683b      	ldr	r3, [r7, #0]
 80044a2:	681a      	ldr	r2, [r3, #0]
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	4a18      	ldr	r2, [pc, #96]	@ (800450c <TIM_Base_SetConfig+0x134>)
 80044ac:	4293      	cmp	r3, r2
 80044ae:	d013      	beq.n	80044d8 <TIM_Base_SetConfig+0x100>
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	4a19      	ldr	r2, [pc, #100]	@ (8004518 <TIM_Base_SetConfig+0x140>)
 80044b4:	4293      	cmp	r3, r2
 80044b6:	d00f      	beq.n	80044d8 <TIM_Base_SetConfig+0x100>
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	4a19      	ldr	r2, [pc, #100]	@ (8004520 <TIM_Base_SetConfig+0x148>)
 80044bc:	4293      	cmp	r3, r2
 80044be:	d00b      	beq.n	80044d8 <TIM_Base_SetConfig+0x100>
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	4a18      	ldr	r2, [pc, #96]	@ (8004524 <TIM_Base_SetConfig+0x14c>)
 80044c4:	4293      	cmp	r3, r2
 80044c6:	d007      	beq.n	80044d8 <TIM_Base_SetConfig+0x100>
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	4a17      	ldr	r2, [pc, #92]	@ (8004528 <TIM_Base_SetConfig+0x150>)
 80044cc:	4293      	cmp	r3, r2
 80044ce:	d003      	beq.n	80044d8 <TIM_Base_SetConfig+0x100>
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	4a12      	ldr	r2, [pc, #72]	@ (800451c <TIM_Base_SetConfig+0x144>)
 80044d4:	4293      	cmp	r3, r2
 80044d6:	d103      	bne.n	80044e0 <TIM_Base_SetConfig+0x108>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80044d8:	683b      	ldr	r3, [r7, #0]
 80044da:	691a      	ldr	r2, [r3, #16]
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	2201      	movs	r2, #1
 80044e4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	691b      	ldr	r3, [r3, #16]
 80044ea:	f003 0301 	and.w	r3, r3, #1
 80044ee:	2b01      	cmp	r3, #1
 80044f0:	d105      	bne.n	80044fe <TIM_Base_SetConfig+0x126>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	691b      	ldr	r3, [r3, #16]
 80044f6:	f023 0201 	bic.w	r2, r3, #1
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	611a      	str	r2, [r3, #16]
  }
}
 80044fe:	bf00      	nop
 8004500:	3714      	adds	r7, #20
 8004502:	46bd      	mov	sp, r7
 8004504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004508:	4770      	bx	lr
 800450a:	bf00      	nop
 800450c:	40012c00 	.word	0x40012c00
 8004510:	40000400 	.word	0x40000400
 8004514:	40000800 	.word	0x40000800
 8004518:	40013400 	.word	0x40013400
 800451c:	40015000 	.word	0x40015000
 8004520:	40014000 	.word	0x40014000
 8004524:	40014400 	.word	0x40014400
 8004528:	40014800 	.word	0x40014800

0800452c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800452c:	b480      	push	{r7}
 800452e:	b087      	sub	sp, #28
 8004530:	af00      	add	r7, sp, #0
 8004532:	60f8      	str	r0, [r7, #12]
 8004534:	60b9      	str	r1, [r7, #8]
 8004536:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	6a1b      	ldr	r3, [r3, #32]
 800453c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	6a1b      	ldr	r3, [r3, #32]
 8004542:	f023 0201 	bic.w	r2, r3, #1
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	699b      	ldr	r3, [r3, #24]
 800454e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004550:	693b      	ldr	r3, [r7, #16]
 8004552:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004556:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	011b      	lsls	r3, r3, #4
 800455c:	693a      	ldr	r2, [r7, #16]
 800455e:	4313      	orrs	r3, r2
 8004560:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004562:	697b      	ldr	r3, [r7, #20]
 8004564:	f023 030a 	bic.w	r3, r3, #10
 8004568:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800456a:	697a      	ldr	r2, [r7, #20]
 800456c:	68bb      	ldr	r3, [r7, #8]
 800456e:	4313      	orrs	r3, r2
 8004570:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	693a      	ldr	r2, [r7, #16]
 8004576:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	697a      	ldr	r2, [r7, #20]
 800457c:	621a      	str	r2, [r3, #32]
}
 800457e:	bf00      	nop
 8004580:	371c      	adds	r7, #28
 8004582:	46bd      	mov	sp, r7
 8004584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004588:	4770      	bx	lr

0800458a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800458a:	b480      	push	{r7}
 800458c:	b087      	sub	sp, #28
 800458e:	af00      	add	r7, sp, #0
 8004590:	60f8      	str	r0, [r7, #12]
 8004592:	60b9      	str	r1, [r7, #8]
 8004594:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	6a1b      	ldr	r3, [r3, #32]
 800459a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	6a1b      	ldr	r3, [r3, #32]
 80045a0:	f023 0210 	bic.w	r2, r3, #16
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	699b      	ldr	r3, [r3, #24]
 80045ac:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80045ae:	693b      	ldr	r3, [r7, #16]
 80045b0:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80045b4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	031b      	lsls	r3, r3, #12
 80045ba:	693a      	ldr	r2, [r7, #16]
 80045bc:	4313      	orrs	r3, r2
 80045be:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80045c0:	697b      	ldr	r3, [r7, #20]
 80045c2:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80045c6:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80045c8:	68bb      	ldr	r3, [r7, #8]
 80045ca:	011b      	lsls	r3, r3, #4
 80045cc:	697a      	ldr	r2, [r7, #20]
 80045ce:	4313      	orrs	r3, r2
 80045d0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	693a      	ldr	r2, [r7, #16]
 80045d6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	697a      	ldr	r2, [r7, #20]
 80045dc:	621a      	str	r2, [r3, #32]
}
 80045de:	bf00      	nop
 80045e0:	371c      	adds	r7, #28
 80045e2:	46bd      	mov	sp, r7
 80045e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045e8:	4770      	bx	lr

080045ea <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80045ea:	b480      	push	{r7}
 80045ec:	b085      	sub	sp, #20
 80045ee:	af00      	add	r7, sp, #0
 80045f0:	6078      	str	r0, [r7, #4]
 80045f2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	689b      	ldr	r3, [r3, #8]
 80045f8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004600:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004602:	683a      	ldr	r2, [r7, #0]
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	4313      	orrs	r3, r2
 8004608:	f043 0307 	orr.w	r3, r3, #7
 800460c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	68fa      	ldr	r2, [r7, #12]
 8004612:	609a      	str	r2, [r3, #8]
}
 8004614:	bf00      	nop
 8004616:	3714      	adds	r7, #20
 8004618:	46bd      	mov	sp, r7
 800461a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800461e:	4770      	bx	lr

08004620 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004620:	b480      	push	{r7}
 8004622:	b087      	sub	sp, #28
 8004624:	af00      	add	r7, sp, #0
 8004626:	60f8      	str	r0, [r7, #12]
 8004628:	60b9      	str	r1, [r7, #8]
 800462a:	607a      	str	r2, [r7, #4]
 800462c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	689b      	ldr	r3, [r3, #8]
 8004632:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004634:	697b      	ldr	r3, [r7, #20]
 8004636:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800463a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800463c:	683b      	ldr	r3, [r7, #0]
 800463e:	021a      	lsls	r2, r3, #8
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	431a      	orrs	r2, r3
 8004644:	68bb      	ldr	r3, [r7, #8]
 8004646:	4313      	orrs	r3, r2
 8004648:	697a      	ldr	r2, [r7, #20]
 800464a:	4313      	orrs	r3, r2
 800464c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	697a      	ldr	r2, [r7, #20]
 8004652:	609a      	str	r2, [r3, #8]
}
 8004654:	bf00      	nop
 8004656:	371c      	adds	r7, #28
 8004658:	46bd      	mov	sp, r7
 800465a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800465e:	4770      	bx	lr

08004660 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004660:	b480      	push	{r7}
 8004662:	b085      	sub	sp, #20
 8004664:	af00      	add	r7, sp, #0
 8004666:	6078      	str	r0, [r7, #4]
 8004668:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004670:	2b01      	cmp	r3, #1
 8004672:	d101      	bne.n	8004678 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004674:	2302      	movs	r3, #2
 8004676:	e06d      	b.n	8004754 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	2201      	movs	r2, #1
 800467c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	2202      	movs	r2, #2
 8004684:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	685b      	ldr	r3, [r3, #4]
 800468e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	689b      	ldr	r3, [r3, #8]
 8004696:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	4a30      	ldr	r2, [pc, #192]	@ (8004760 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800469e:	4293      	cmp	r3, r2
 80046a0:	d009      	beq.n	80046b6 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	4a2f      	ldr	r2, [pc, #188]	@ (8004764 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80046a8:	4293      	cmp	r3, r2
 80046aa:	d004      	beq.n	80046b6 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	4a2d      	ldr	r2, [pc, #180]	@ (8004768 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80046b2:	4293      	cmp	r3, r2
 80046b4:	d108      	bne.n	80046c8 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80046bc:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80046be:	683b      	ldr	r3, [r7, #0]
 80046c0:	685b      	ldr	r3, [r3, #4]
 80046c2:	68fa      	ldr	r2, [r7, #12]
 80046c4:	4313      	orrs	r3, r2
 80046c6:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80046ce:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80046d0:	683b      	ldr	r3, [r7, #0]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	68fa      	ldr	r2, [r7, #12]
 80046d6:	4313      	orrs	r3, r2
 80046d8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	68fa      	ldr	r2, [r7, #12]
 80046e0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	4a1e      	ldr	r2, [pc, #120]	@ (8004760 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80046e8:	4293      	cmp	r3, r2
 80046ea:	d01d      	beq.n	8004728 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80046f4:	d018      	beq.n	8004728 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	4a1c      	ldr	r2, [pc, #112]	@ (800476c <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 80046fc:	4293      	cmp	r3, r2
 80046fe:	d013      	beq.n	8004728 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	4a1a      	ldr	r2, [pc, #104]	@ (8004770 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8004706:	4293      	cmp	r3, r2
 8004708:	d00e      	beq.n	8004728 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	4a15      	ldr	r2, [pc, #84]	@ (8004764 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8004710:	4293      	cmp	r3, r2
 8004712:	d009      	beq.n	8004728 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	4a16      	ldr	r2, [pc, #88]	@ (8004774 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800471a:	4293      	cmp	r3, r2
 800471c:	d004      	beq.n	8004728 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	4a11      	ldr	r2, [pc, #68]	@ (8004768 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8004724:	4293      	cmp	r3, r2
 8004726:	d10c      	bne.n	8004742 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004728:	68bb      	ldr	r3, [r7, #8]
 800472a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800472e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004730:	683b      	ldr	r3, [r7, #0]
 8004732:	689b      	ldr	r3, [r3, #8]
 8004734:	68ba      	ldr	r2, [r7, #8]
 8004736:	4313      	orrs	r3, r2
 8004738:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	68ba      	ldr	r2, [r7, #8]
 8004740:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	2201      	movs	r2, #1
 8004746:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	2200      	movs	r2, #0
 800474e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004752:	2300      	movs	r3, #0
}
 8004754:	4618      	mov	r0, r3
 8004756:	3714      	adds	r7, #20
 8004758:	46bd      	mov	sp, r7
 800475a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800475e:	4770      	bx	lr
 8004760:	40012c00 	.word	0x40012c00
 8004764:	40013400 	.word	0x40013400
 8004768:	40015000 	.word	0x40015000
 800476c:	40000400 	.word	0x40000400
 8004770:	40000800 	.word	0x40000800
 8004774:	40014000 	.word	0x40014000

08004778 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004778:	b480      	push	{r7}
 800477a:	b083      	sub	sp, #12
 800477c:	af00      	add	r7, sp, #0
 800477e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004780:	bf00      	nop
 8004782:	370c      	adds	r7, #12
 8004784:	46bd      	mov	sp, r7
 8004786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800478a:	4770      	bx	lr

0800478c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800478c:	b480      	push	{r7}
 800478e:	b083      	sub	sp, #12
 8004790:	af00      	add	r7, sp, #0
 8004792:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004794:	bf00      	nop
 8004796:	370c      	adds	r7, #12
 8004798:	46bd      	mov	sp, r7
 800479a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800479e:	4770      	bx	lr

080047a0 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80047a0:	b480      	push	{r7}
 80047a2:	b083      	sub	sp, #12
 80047a4:	af00      	add	r7, sp, #0
 80047a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80047a8:	bf00      	nop
 80047aa:	370c      	adds	r7, #12
 80047ac:	46bd      	mov	sp, r7
 80047ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047b2:	4770      	bx	lr

080047b4 <memset>:
 80047b4:	4402      	add	r2, r0
 80047b6:	4603      	mov	r3, r0
 80047b8:	4293      	cmp	r3, r2
 80047ba:	d100      	bne.n	80047be <memset+0xa>
 80047bc:	4770      	bx	lr
 80047be:	f803 1b01 	strb.w	r1, [r3], #1
 80047c2:	e7f9      	b.n	80047b8 <memset+0x4>

080047c4 <__libc_init_array>:
 80047c4:	b570      	push	{r4, r5, r6, lr}
 80047c6:	4d0d      	ldr	r5, [pc, #52]	@ (80047fc <__libc_init_array+0x38>)
 80047c8:	4c0d      	ldr	r4, [pc, #52]	@ (8004800 <__libc_init_array+0x3c>)
 80047ca:	1b64      	subs	r4, r4, r5
 80047cc:	10a4      	asrs	r4, r4, #2
 80047ce:	2600      	movs	r6, #0
 80047d0:	42a6      	cmp	r6, r4
 80047d2:	d109      	bne.n	80047e8 <__libc_init_array+0x24>
 80047d4:	4d0b      	ldr	r5, [pc, #44]	@ (8004804 <__libc_init_array+0x40>)
 80047d6:	4c0c      	ldr	r4, [pc, #48]	@ (8004808 <__libc_init_array+0x44>)
 80047d8:	f000 f818 	bl	800480c <_init>
 80047dc:	1b64      	subs	r4, r4, r5
 80047de:	10a4      	asrs	r4, r4, #2
 80047e0:	2600      	movs	r6, #0
 80047e2:	42a6      	cmp	r6, r4
 80047e4:	d105      	bne.n	80047f2 <__libc_init_array+0x2e>
 80047e6:	bd70      	pop	{r4, r5, r6, pc}
 80047e8:	f855 3b04 	ldr.w	r3, [r5], #4
 80047ec:	4798      	blx	r3
 80047ee:	3601      	adds	r6, #1
 80047f0:	e7ee      	b.n	80047d0 <__libc_init_array+0xc>
 80047f2:	f855 3b04 	ldr.w	r3, [r5], #4
 80047f6:	4798      	blx	r3
 80047f8:	3601      	adds	r6, #1
 80047fa:	e7f2      	b.n	80047e2 <__libc_init_array+0x1e>
 80047fc:	08004854 	.word	0x08004854
 8004800:	08004854 	.word	0x08004854
 8004804:	08004854 	.word	0x08004854
 8004808:	08004858 	.word	0x08004858

0800480c <_init>:
 800480c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800480e:	bf00      	nop
 8004810:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004812:	bc08      	pop	{r3}
 8004814:	469e      	mov	lr, r3
 8004816:	4770      	bx	lr

08004818 <_fini>:
 8004818:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800481a:	bf00      	nop
 800481c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800481e:	bc08      	pop	{r3}
 8004820:	469e      	mov	lr, r3
 8004822:	4770      	bx	lr
