LIBRARY IEEE;
use IEEE.std_logic_1164.all;

entity KeyScan_v3 is
	port
	(
	Kscan : in std_logic_vector(1 downto 0);
	CLK : in std_logic;
	Rst : in std_logic;
	Ln1,Ln2,Ln3,Ln4 : in std_logic;
	
	Col1,Col2,Col3: out std_logic;
	Kpress : out std_logic;
	K : out std_logic_vector(3 downto 0)
	);

end KeyScan_v3;
component DEC is
port(
	T : in std_logic_vector(1 downto 0);
	Y0 : out std_logic;
	Y1 : out std_logic;
	Y2 : out std_logic
	);
end component DEC;

component PEnc4 is 
	port
	(
	A : in std_logic_vector(3 downto 0);--I
	R : out std_logic_vector(1 downto 0);--O
	V : out std_logic--V
	);
end Penc4;

entity Register3 is
	port
	(
	clk: in std_logic;
	reset: in std_logic;
	en: in std_logic;
	d : in std_logic_vector(2 downto 0);
	q : out std_logic_vector(2 downto 0)
	);
end Register3;

	