// Copyright lowRISC contributors (OpenTitan project).
// Licensed under the Apache License, Version 2.0, see LICENSE for details.
// SPDX-License-Identifier: Apache-2.0
//
// Register Package auto-generated by `reggen` containing data structure

package rv_core_ibex_reg_pkg;

  // Param list
  parameter int NumSwAlerts = 2;
  parameter int NumRegions = 32;
  parameter int NumScratchWords = 8;
  parameter int NumAlerts = 4;

  // Address widths within the block
  parameter int CfgAw = 11;

  // Number of registers for every interface
  parameter int NumRegsCfg = 265;

  //////////////////////////////////////////////
  // Typedefs for registers for cfg interface //
  //////////////////////////////////////////////

  typedef struct packed {
    struct packed {
      logic        q;
      logic        qe;
    } recov_hw_err;
    struct packed {
      logic        q;
      logic        qe;
    } fatal_hw_err;
    struct packed {
      logic        q;
      logic        qe;
    } recov_sw_err;
    struct packed {
      logic        q;
      logic        qe;
    } fatal_sw_err;
  } rv_core_ibex_reg2hw_alert_test_reg_t;

  typedef struct packed {
    logic [3:0]  q;
  } rv_core_ibex_reg2hw_sw_recov_err_reg_t;

  typedef struct packed {
    logic [3:0]  q;
  } rv_core_ibex_reg2hw_sw_fatal_err_reg_t;

  typedef struct packed {
    logic        q;
  } rv_core_ibex_reg2hw_ibus_addr_en_mreg_t;

  typedef struct packed {
    logic [31:0] q;
  } rv_core_ibex_reg2hw_ibus_addr_matching_mreg_t;

  typedef struct packed {
    logic [31:0] q;
  } rv_core_ibex_reg2hw_ibus_remap_addr_mreg_t;

  typedef struct packed {
    logic        q;
  } rv_core_ibex_reg2hw_dbus_addr_en_mreg_t;

  typedef struct packed {
    logic [31:0] q;
  } rv_core_ibex_reg2hw_dbus_addr_matching_mreg_t;

  typedef struct packed {
    logic [31:0] q;
  } rv_core_ibex_reg2hw_dbus_remap_addr_mreg_t;

  typedef struct packed {
    struct packed {
      logic        q;
    } wdog_en;
    struct packed {
      logic        q;
    } alert_en;
  } rv_core_ibex_reg2hw_nmi_enable_reg_t;

  typedef struct packed {
    struct packed {
      logic        q;
    } wdog;
    struct packed {
      logic        q;
    } alert;
  } rv_core_ibex_reg2hw_nmi_state_reg_t;

  typedef struct packed {
    logic [31:0] q;
    logic        re;
  } rv_core_ibex_reg2hw_rnd_data_reg_t;

  typedef struct packed {
    logic [3:0]  d;
    logic        de;
  } rv_core_ibex_hw2reg_sw_recov_err_reg_t;

  typedef struct packed {
    struct packed {
      logic        d;
      logic        de;
    } wdog;
    struct packed {
      logic        d;
      logic        de;
    } alert;
  } rv_core_ibex_hw2reg_nmi_state_reg_t;

  typedef struct packed {
    struct packed {
      logic        d;
      logic        de;
    } recov_core_err;
    struct packed {
      logic        d;
      logic        de;
    } fatal_core_err;
    struct packed {
      logic        d;
      logic        de;
    } fatal_intg_err;
    struct packed {
      logic        d;
      logic        de;
    } reg_intg_err;
  } rv_core_ibex_hw2reg_err_status_reg_t;

  typedef struct packed {
    logic [31:0] d;
  } rv_core_ibex_hw2reg_rnd_data_reg_t;

  typedef struct packed {
    struct packed {
      logic        d;
    } rnd_data_fips;
    struct packed {
      logic        d;
    } rnd_data_valid;
  } rv_core_ibex_hw2reg_rnd_status_reg_t;

  typedef struct packed {
    logic [31:0] d;
  } rv_core_ibex_hw2reg_fpga_info_reg_t;

  // Register -> HW type for cfg interface
  typedef struct packed {
    rv_core_ibex_reg2hw_alert_test_reg_t alert_test; // [4212:4205]
    rv_core_ibex_reg2hw_sw_recov_err_reg_t sw_recov_err; // [4204:4201]
    rv_core_ibex_reg2hw_sw_fatal_err_reg_t sw_fatal_err; // [4200:4197]
    rv_core_ibex_reg2hw_ibus_addr_en_mreg_t [31:0] ibus_addr_en; // [4196:4165]
    rv_core_ibex_reg2hw_ibus_addr_matching_mreg_t [31:0] ibus_addr_matching; // [4164:3141]
    rv_core_ibex_reg2hw_ibus_remap_addr_mreg_t [31:0] ibus_remap_addr; // [3140:2117]
    rv_core_ibex_reg2hw_dbus_addr_en_mreg_t [31:0] dbus_addr_en; // [2116:2085]
    rv_core_ibex_reg2hw_dbus_addr_matching_mreg_t [31:0] dbus_addr_matching; // [2084:1061]
    rv_core_ibex_reg2hw_dbus_remap_addr_mreg_t [31:0] dbus_remap_addr; // [1060:37]
    rv_core_ibex_reg2hw_nmi_enable_reg_t nmi_enable; // [36:35]
    rv_core_ibex_reg2hw_nmi_state_reg_t nmi_state; // [34:33]
    rv_core_ibex_reg2hw_rnd_data_reg_t rnd_data; // [32:0]
  } rv_core_ibex_cfg_reg2hw_t;

  // HW -> register type for cfg interface
  typedef struct packed {
    rv_core_ibex_hw2reg_sw_recov_err_reg_t sw_recov_err; // [82:78]
    rv_core_ibex_hw2reg_nmi_state_reg_t nmi_state; // [77:74]
    rv_core_ibex_hw2reg_err_status_reg_t err_status; // [73:66]
    rv_core_ibex_hw2reg_rnd_data_reg_t rnd_data; // [65:34]
    rv_core_ibex_hw2reg_rnd_status_reg_t rnd_status; // [33:32]
    rv_core_ibex_hw2reg_fpga_info_reg_t fpga_info; // [31:0]
  } rv_core_ibex_cfg_hw2reg_t;

  // Register offsets for cfg interface
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_ALERT_TEST_OFFSET = 11'h 0;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_SW_RECOV_ERR_OFFSET = 11'h 4;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_SW_FATAL_ERR_OFFSET = 11'h 8;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_IBUS_REGWEN_0_OFFSET = 11'h c;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_IBUS_REGWEN_1_OFFSET = 11'h 10;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_IBUS_REGWEN_2_OFFSET = 11'h 14;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_IBUS_REGWEN_3_OFFSET = 11'h 18;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_IBUS_REGWEN_4_OFFSET = 11'h 1c;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_IBUS_REGWEN_5_OFFSET = 11'h 20;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_IBUS_REGWEN_6_OFFSET = 11'h 24;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_IBUS_REGWEN_7_OFFSET = 11'h 28;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_IBUS_REGWEN_8_OFFSET = 11'h 2c;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_IBUS_REGWEN_9_OFFSET = 11'h 30;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_IBUS_REGWEN_10_OFFSET = 11'h 34;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_IBUS_REGWEN_11_OFFSET = 11'h 38;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_IBUS_REGWEN_12_OFFSET = 11'h 3c;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_IBUS_REGWEN_13_OFFSET = 11'h 40;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_IBUS_REGWEN_14_OFFSET = 11'h 44;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_IBUS_REGWEN_15_OFFSET = 11'h 48;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_IBUS_REGWEN_16_OFFSET = 11'h 4c;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_IBUS_REGWEN_17_OFFSET = 11'h 50;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_IBUS_REGWEN_18_OFFSET = 11'h 54;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_IBUS_REGWEN_19_OFFSET = 11'h 58;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_IBUS_REGWEN_20_OFFSET = 11'h 5c;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_IBUS_REGWEN_21_OFFSET = 11'h 60;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_IBUS_REGWEN_22_OFFSET = 11'h 64;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_IBUS_REGWEN_23_OFFSET = 11'h 68;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_IBUS_REGWEN_24_OFFSET = 11'h 6c;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_IBUS_REGWEN_25_OFFSET = 11'h 70;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_IBUS_REGWEN_26_OFFSET = 11'h 74;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_IBUS_REGWEN_27_OFFSET = 11'h 78;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_IBUS_REGWEN_28_OFFSET = 11'h 7c;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_IBUS_REGWEN_29_OFFSET = 11'h 80;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_IBUS_REGWEN_30_OFFSET = 11'h 84;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_IBUS_REGWEN_31_OFFSET = 11'h 88;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_IBUS_ADDR_EN_0_OFFSET = 11'h 8c;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_IBUS_ADDR_EN_1_OFFSET = 11'h 90;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_IBUS_ADDR_EN_2_OFFSET = 11'h 94;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_IBUS_ADDR_EN_3_OFFSET = 11'h 98;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_IBUS_ADDR_EN_4_OFFSET = 11'h 9c;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_IBUS_ADDR_EN_5_OFFSET = 11'h a0;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_IBUS_ADDR_EN_6_OFFSET = 11'h a4;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_IBUS_ADDR_EN_7_OFFSET = 11'h a8;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_IBUS_ADDR_EN_8_OFFSET = 11'h ac;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_IBUS_ADDR_EN_9_OFFSET = 11'h b0;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_IBUS_ADDR_EN_10_OFFSET = 11'h b4;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_IBUS_ADDR_EN_11_OFFSET = 11'h b8;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_IBUS_ADDR_EN_12_OFFSET = 11'h bc;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_IBUS_ADDR_EN_13_OFFSET = 11'h c0;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_IBUS_ADDR_EN_14_OFFSET = 11'h c4;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_IBUS_ADDR_EN_15_OFFSET = 11'h c8;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_IBUS_ADDR_EN_16_OFFSET = 11'h cc;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_IBUS_ADDR_EN_17_OFFSET = 11'h d0;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_IBUS_ADDR_EN_18_OFFSET = 11'h d4;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_IBUS_ADDR_EN_19_OFFSET = 11'h d8;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_IBUS_ADDR_EN_20_OFFSET = 11'h dc;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_IBUS_ADDR_EN_21_OFFSET = 11'h e0;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_IBUS_ADDR_EN_22_OFFSET = 11'h e4;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_IBUS_ADDR_EN_23_OFFSET = 11'h e8;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_IBUS_ADDR_EN_24_OFFSET = 11'h ec;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_IBUS_ADDR_EN_25_OFFSET = 11'h f0;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_IBUS_ADDR_EN_26_OFFSET = 11'h f4;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_IBUS_ADDR_EN_27_OFFSET = 11'h f8;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_IBUS_ADDR_EN_28_OFFSET = 11'h fc;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_IBUS_ADDR_EN_29_OFFSET = 11'h 100;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_IBUS_ADDR_EN_30_OFFSET = 11'h 104;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_IBUS_ADDR_EN_31_OFFSET = 11'h 108;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_IBUS_ADDR_MATCHING_0_OFFSET = 11'h 10c;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_IBUS_ADDR_MATCHING_1_OFFSET = 11'h 110;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_IBUS_ADDR_MATCHING_2_OFFSET = 11'h 114;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_IBUS_ADDR_MATCHING_3_OFFSET = 11'h 118;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_IBUS_ADDR_MATCHING_4_OFFSET = 11'h 11c;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_IBUS_ADDR_MATCHING_5_OFFSET = 11'h 120;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_IBUS_ADDR_MATCHING_6_OFFSET = 11'h 124;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_IBUS_ADDR_MATCHING_7_OFFSET = 11'h 128;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_IBUS_ADDR_MATCHING_8_OFFSET = 11'h 12c;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_IBUS_ADDR_MATCHING_9_OFFSET = 11'h 130;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_IBUS_ADDR_MATCHING_10_OFFSET = 11'h 134;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_IBUS_ADDR_MATCHING_11_OFFSET = 11'h 138;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_IBUS_ADDR_MATCHING_12_OFFSET = 11'h 13c;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_IBUS_ADDR_MATCHING_13_OFFSET = 11'h 140;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_IBUS_ADDR_MATCHING_14_OFFSET = 11'h 144;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_IBUS_ADDR_MATCHING_15_OFFSET = 11'h 148;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_IBUS_ADDR_MATCHING_16_OFFSET = 11'h 14c;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_IBUS_ADDR_MATCHING_17_OFFSET = 11'h 150;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_IBUS_ADDR_MATCHING_18_OFFSET = 11'h 154;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_IBUS_ADDR_MATCHING_19_OFFSET = 11'h 158;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_IBUS_ADDR_MATCHING_20_OFFSET = 11'h 15c;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_IBUS_ADDR_MATCHING_21_OFFSET = 11'h 160;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_IBUS_ADDR_MATCHING_22_OFFSET = 11'h 164;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_IBUS_ADDR_MATCHING_23_OFFSET = 11'h 168;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_IBUS_ADDR_MATCHING_24_OFFSET = 11'h 16c;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_IBUS_ADDR_MATCHING_25_OFFSET = 11'h 170;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_IBUS_ADDR_MATCHING_26_OFFSET = 11'h 174;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_IBUS_ADDR_MATCHING_27_OFFSET = 11'h 178;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_IBUS_ADDR_MATCHING_28_OFFSET = 11'h 17c;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_IBUS_ADDR_MATCHING_29_OFFSET = 11'h 180;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_IBUS_ADDR_MATCHING_30_OFFSET = 11'h 184;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_IBUS_ADDR_MATCHING_31_OFFSET = 11'h 188;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_IBUS_REMAP_ADDR_0_OFFSET = 11'h 18c;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_IBUS_REMAP_ADDR_1_OFFSET = 11'h 190;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_IBUS_REMAP_ADDR_2_OFFSET = 11'h 194;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_IBUS_REMAP_ADDR_3_OFFSET = 11'h 198;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_IBUS_REMAP_ADDR_4_OFFSET = 11'h 19c;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_IBUS_REMAP_ADDR_5_OFFSET = 11'h 1a0;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_IBUS_REMAP_ADDR_6_OFFSET = 11'h 1a4;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_IBUS_REMAP_ADDR_7_OFFSET = 11'h 1a8;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_IBUS_REMAP_ADDR_8_OFFSET = 11'h 1ac;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_IBUS_REMAP_ADDR_9_OFFSET = 11'h 1b0;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_IBUS_REMAP_ADDR_10_OFFSET = 11'h 1b4;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_IBUS_REMAP_ADDR_11_OFFSET = 11'h 1b8;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_IBUS_REMAP_ADDR_12_OFFSET = 11'h 1bc;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_IBUS_REMAP_ADDR_13_OFFSET = 11'h 1c0;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_IBUS_REMAP_ADDR_14_OFFSET = 11'h 1c4;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_IBUS_REMAP_ADDR_15_OFFSET = 11'h 1c8;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_IBUS_REMAP_ADDR_16_OFFSET = 11'h 1cc;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_IBUS_REMAP_ADDR_17_OFFSET = 11'h 1d0;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_IBUS_REMAP_ADDR_18_OFFSET = 11'h 1d4;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_IBUS_REMAP_ADDR_19_OFFSET = 11'h 1d8;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_IBUS_REMAP_ADDR_20_OFFSET = 11'h 1dc;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_IBUS_REMAP_ADDR_21_OFFSET = 11'h 1e0;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_IBUS_REMAP_ADDR_22_OFFSET = 11'h 1e4;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_IBUS_REMAP_ADDR_23_OFFSET = 11'h 1e8;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_IBUS_REMAP_ADDR_24_OFFSET = 11'h 1ec;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_IBUS_REMAP_ADDR_25_OFFSET = 11'h 1f0;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_IBUS_REMAP_ADDR_26_OFFSET = 11'h 1f4;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_IBUS_REMAP_ADDR_27_OFFSET = 11'h 1f8;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_IBUS_REMAP_ADDR_28_OFFSET = 11'h 1fc;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_IBUS_REMAP_ADDR_29_OFFSET = 11'h 200;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_IBUS_REMAP_ADDR_30_OFFSET = 11'h 204;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_IBUS_REMAP_ADDR_31_OFFSET = 11'h 208;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_DBUS_REGWEN_0_OFFSET = 11'h 20c;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_DBUS_REGWEN_1_OFFSET = 11'h 210;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_DBUS_REGWEN_2_OFFSET = 11'h 214;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_DBUS_REGWEN_3_OFFSET = 11'h 218;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_DBUS_REGWEN_4_OFFSET = 11'h 21c;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_DBUS_REGWEN_5_OFFSET = 11'h 220;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_DBUS_REGWEN_6_OFFSET = 11'h 224;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_DBUS_REGWEN_7_OFFSET = 11'h 228;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_DBUS_REGWEN_8_OFFSET = 11'h 22c;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_DBUS_REGWEN_9_OFFSET = 11'h 230;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_DBUS_REGWEN_10_OFFSET = 11'h 234;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_DBUS_REGWEN_11_OFFSET = 11'h 238;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_DBUS_REGWEN_12_OFFSET = 11'h 23c;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_DBUS_REGWEN_13_OFFSET = 11'h 240;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_DBUS_REGWEN_14_OFFSET = 11'h 244;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_DBUS_REGWEN_15_OFFSET = 11'h 248;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_DBUS_REGWEN_16_OFFSET = 11'h 24c;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_DBUS_REGWEN_17_OFFSET = 11'h 250;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_DBUS_REGWEN_18_OFFSET = 11'h 254;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_DBUS_REGWEN_19_OFFSET = 11'h 258;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_DBUS_REGWEN_20_OFFSET = 11'h 25c;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_DBUS_REGWEN_21_OFFSET = 11'h 260;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_DBUS_REGWEN_22_OFFSET = 11'h 264;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_DBUS_REGWEN_23_OFFSET = 11'h 268;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_DBUS_REGWEN_24_OFFSET = 11'h 26c;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_DBUS_REGWEN_25_OFFSET = 11'h 270;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_DBUS_REGWEN_26_OFFSET = 11'h 274;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_DBUS_REGWEN_27_OFFSET = 11'h 278;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_DBUS_REGWEN_28_OFFSET = 11'h 27c;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_DBUS_REGWEN_29_OFFSET = 11'h 280;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_DBUS_REGWEN_30_OFFSET = 11'h 284;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_DBUS_REGWEN_31_OFFSET = 11'h 288;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_DBUS_ADDR_EN_0_OFFSET = 11'h 28c;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_DBUS_ADDR_EN_1_OFFSET = 11'h 290;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_DBUS_ADDR_EN_2_OFFSET = 11'h 294;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_DBUS_ADDR_EN_3_OFFSET = 11'h 298;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_DBUS_ADDR_EN_4_OFFSET = 11'h 29c;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_DBUS_ADDR_EN_5_OFFSET = 11'h 2a0;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_DBUS_ADDR_EN_6_OFFSET = 11'h 2a4;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_DBUS_ADDR_EN_7_OFFSET = 11'h 2a8;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_DBUS_ADDR_EN_8_OFFSET = 11'h 2ac;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_DBUS_ADDR_EN_9_OFFSET = 11'h 2b0;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_DBUS_ADDR_EN_10_OFFSET = 11'h 2b4;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_DBUS_ADDR_EN_11_OFFSET = 11'h 2b8;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_DBUS_ADDR_EN_12_OFFSET = 11'h 2bc;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_DBUS_ADDR_EN_13_OFFSET = 11'h 2c0;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_DBUS_ADDR_EN_14_OFFSET = 11'h 2c4;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_DBUS_ADDR_EN_15_OFFSET = 11'h 2c8;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_DBUS_ADDR_EN_16_OFFSET = 11'h 2cc;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_DBUS_ADDR_EN_17_OFFSET = 11'h 2d0;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_DBUS_ADDR_EN_18_OFFSET = 11'h 2d4;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_DBUS_ADDR_EN_19_OFFSET = 11'h 2d8;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_DBUS_ADDR_EN_20_OFFSET = 11'h 2dc;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_DBUS_ADDR_EN_21_OFFSET = 11'h 2e0;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_DBUS_ADDR_EN_22_OFFSET = 11'h 2e4;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_DBUS_ADDR_EN_23_OFFSET = 11'h 2e8;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_DBUS_ADDR_EN_24_OFFSET = 11'h 2ec;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_DBUS_ADDR_EN_25_OFFSET = 11'h 2f0;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_DBUS_ADDR_EN_26_OFFSET = 11'h 2f4;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_DBUS_ADDR_EN_27_OFFSET = 11'h 2f8;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_DBUS_ADDR_EN_28_OFFSET = 11'h 2fc;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_DBUS_ADDR_EN_29_OFFSET = 11'h 300;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_DBUS_ADDR_EN_30_OFFSET = 11'h 304;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_DBUS_ADDR_EN_31_OFFSET = 11'h 308;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_DBUS_ADDR_MATCHING_0_OFFSET = 11'h 30c;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_DBUS_ADDR_MATCHING_1_OFFSET = 11'h 310;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_DBUS_ADDR_MATCHING_2_OFFSET = 11'h 314;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_DBUS_ADDR_MATCHING_3_OFFSET = 11'h 318;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_DBUS_ADDR_MATCHING_4_OFFSET = 11'h 31c;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_DBUS_ADDR_MATCHING_5_OFFSET = 11'h 320;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_DBUS_ADDR_MATCHING_6_OFFSET = 11'h 324;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_DBUS_ADDR_MATCHING_7_OFFSET = 11'h 328;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_DBUS_ADDR_MATCHING_8_OFFSET = 11'h 32c;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_DBUS_ADDR_MATCHING_9_OFFSET = 11'h 330;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_DBUS_ADDR_MATCHING_10_OFFSET = 11'h 334;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_DBUS_ADDR_MATCHING_11_OFFSET = 11'h 338;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_DBUS_ADDR_MATCHING_12_OFFSET = 11'h 33c;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_DBUS_ADDR_MATCHING_13_OFFSET = 11'h 340;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_DBUS_ADDR_MATCHING_14_OFFSET = 11'h 344;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_DBUS_ADDR_MATCHING_15_OFFSET = 11'h 348;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_DBUS_ADDR_MATCHING_16_OFFSET = 11'h 34c;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_DBUS_ADDR_MATCHING_17_OFFSET = 11'h 350;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_DBUS_ADDR_MATCHING_18_OFFSET = 11'h 354;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_DBUS_ADDR_MATCHING_19_OFFSET = 11'h 358;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_DBUS_ADDR_MATCHING_20_OFFSET = 11'h 35c;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_DBUS_ADDR_MATCHING_21_OFFSET = 11'h 360;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_DBUS_ADDR_MATCHING_22_OFFSET = 11'h 364;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_DBUS_ADDR_MATCHING_23_OFFSET = 11'h 368;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_DBUS_ADDR_MATCHING_24_OFFSET = 11'h 36c;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_DBUS_ADDR_MATCHING_25_OFFSET = 11'h 370;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_DBUS_ADDR_MATCHING_26_OFFSET = 11'h 374;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_DBUS_ADDR_MATCHING_27_OFFSET = 11'h 378;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_DBUS_ADDR_MATCHING_28_OFFSET = 11'h 37c;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_DBUS_ADDR_MATCHING_29_OFFSET = 11'h 380;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_DBUS_ADDR_MATCHING_30_OFFSET = 11'h 384;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_DBUS_ADDR_MATCHING_31_OFFSET = 11'h 388;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_DBUS_REMAP_ADDR_0_OFFSET = 11'h 38c;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_DBUS_REMAP_ADDR_1_OFFSET = 11'h 390;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_DBUS_REMAP_ADDR_2_OFFSET = 11'h 394;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_DBUS_REMAP_ADDR_3_OFFSET = 11'h 398;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_DBUS_REMAP_ADDR_4_OFFSET = 11'h 39c;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_DBUS_REMAP_ADDR_5_OFFSET = 11'h 3a0;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_DBUS_REMAP_ADDR_6_OFFSET = 11'h 3a4;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_DBUS_REMAP_ADDR_7_OFFSET = 11'h 3a8;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_DBUS_REMAP_ADDR_8_OFFSET = 11'h 3ac;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_DBUS_REMAP_ADDR_9_OFFSET = 11'h 3b0;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_DBUS_REMAP_ADDR_10_OFFSET = 11'h 3b4;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_DBUS_REMAP_ADDR_11_OFFSET = 11'h 3b8;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_DBUS_REMAP_ADDR_12_OFFSET = 11'h 3bc;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_DBUS_REMAP_ADDR_13_OFFSET = 11'h 3c0;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_DBUS_REMAP_ADDR_14_OFFSET = 11'h 3c4;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_DBUS_REMAP_ADDR_15_OFFSET = 11'h 3c8;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_DBUS_REMAP_ADDR_16_OFFSET = 11'h 3cc;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_DBUS_REMAP_ADDR_17_OFFSET = 11'h 3d0;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_DBUS_REMAP_ADDR_18_OFFSET = 11'h 3d4;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_DBUS_REMAP_ADDR_19_OFFSET = 11'h 3d8;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_DBUS_REMAP_ADDR_20_OFFSET = 11'h 3dc;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_DBUS_REMAP_ADDR_21_OFFSET = 11'h 3e0;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_DBUS_REMAP_ADDR_22_OFFSET = 11'h 3e4;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_DBUS_REMAP_ADDR_23_OFFSET = 11'h 3e8;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_DBUS_REMAP_ADDR_24_OFFSET = 11'h 3ec;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_DBUS_REMAP_ADDR_25_OFFSET = 11'h 3f0;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_DBUS_REMAP_ADDR_26_OFFSET = 11'h 3f4;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_DBUS_REMAP_ADDR_27_OFFSET = 11'h 3f8;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_DBUS_REMAP_ADDR_28_OFFSET = 11'h 3fc;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_DBUS_REMAP_ADDR_29_OFFSET = 11'h 400;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_DBUS_REMAP_ADDR_30_OFFSET = 11'h 404;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_DBUS_REMAP_ADDR_31_OFFSET = 11'h 408;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_NMI_ENABLE_OFFSET = 11'h 40c;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_NMI_STATE_OFFSET = 11'h 410;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_ERR_STATUS_OFFSET = 11'h 414;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_RND_DATA_OFFSET = 11'h 418;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_RND_STATUS_OFFSET = 11'h 41c;
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_FPGA_INFO_OFFSET = 11'h 420;

  // Reset values for hwext registers and their fields for cfg interface
  parameter logic [3:0] RV_CORE_IBEX_ALERT_TEST_RESVAL = 4'h 0;
  parameter logic [0:0] RV_CORE_IBEX_ALERT_TEST_FATAL_SW_ERR_RESVAL = 1'h 0;
  parameter logic [0:0] RV_CORE_IBEX_ALERT_TEST_RECOV_SW_ERR_RESVAL = 1'h 0;
  parameter logic [0:0] RV_CORE_IBEX_ALERT_TEST_FATAL_HW_ERR_RESVAL = 1'h 0;
  parameter logic [0:0] RV_CORE_IBEX_ALERT_TEST_RECOV_HW_ERR_RESVAL = 1'h 0;
  parameter logic [31:0] RV_CORE_IBEX_RND_DATA_RESVAL = 32'h 0;
  parameter logic [31:0] RV_CORE_IBEX_RND_DATA_DATA_RESVAL = 32'h 0;
  parameter logic [1:0] RV_CORE_IBEX_RND_STATUS_RESVAL = 2'h 0;
  parameter logic [0:0] RV_CORE_IBEX_RND_STATUS_RND_DATA_VALID_RESVAL = 1'h 0;
  parameter logic [0:0] RV_CORE_IBEX_RND_STATUS_RND_DATA_FIPS_RESVAL = 1'h 0;
  parameter logic [31:0] RV_CORE_IBEX_FPGA_INFO_RESVAL = 32'h 0;
  parameter logic [31:0] RV_CORE_IBEX_FPGA_INFO_VAL_RESVAL = 32'h 0;

  // Window parameters for cfg interface
  parameter logic [CfgAw-1:0] RV_CORE_IBEX_DV_SIM_WINDOW_OFFSET = 11'h 440;
  parameter int unsigned      RV_CORE_IBEX_DV_SIM_WINDOW_SIZE   = 'h 20;
  parameter int unsigned      RV_CORE_IBEX_DV_SIM_WINDOW_IDX    = 0;

  // Register index for cfg interface
  typedef enum int {
    RV_CORE_IBEX_ALERT_TEST,
    RV_CORE_IBEX_SW_RECOV_ERR,
    RV_CORE_IBEX_SW_FATAL_ERR,
    RV_CORE_IBEX_IBUS_REGWEN_0,
    RV_CORE_IBEX_IBUS_REGWEN_1,
    RV_CORE_IBEX_IBUS_REGWEN_2,
    RV_CORE_IBEX_IBUS_REGWEN_3,
    RV_CORE_IBEX_IBUS_REGWEN_4,
    RV_CORE_IBEX_IBUS_REGWEN_5,
    RV_CORE_IBEX_IBUS_REGWEN_6,
    RV_CORE_IBEX_IBUS_REGWEN_7,
    RV_CORE_IBEX_IBUS_REGWEN_8,
    RV_CORE_IBEX_IBUS_REGWEN_9,
    RV_CORE_IBEX_IBUS_REGWEN_10,
    RV_CORE_IBEX_IBUS_REGWEN_11,
    RV_CORE_IBEX_IBUS_REGWEN_12,
    RV_CORE_IBEX_IBUS_REGWEN_13,
    RV_CORE_IBEX_IBUS_REGWEN_14,
    RV_CORE_IBEX_IBUS_REGWEN_15,
    RV_CORE_IBEX_IBUS_REGWEN_16,
    RV_CORE_IBEX_IBUS_REGWEN_17,
    RV_CORE_IBEX_IBUS_REGWEN_18,
    RV_CORE_IBEX_IBUS_REGWEN_19,
    RV_CORE_IBEX_IBUS_REGWEN_20,
    RV_CORE_IBEX_IBUS_REGWEN_21,
    RV_CORE_IBEX_IBUS_REGWEN_22,
    RV_CORE_IBEX_IBUS_REGWEN_23,
    RV_CORE_IBEX_IBUS_REGWEN_24,
    RV_CORE_IBEX_IBUS_REGWEN_25,
    RV_CORE_IBEX_IBUS_REGWEN_26,
    RV_CORE_IBEX_IBUS_REGWEN_27,
    RV_CORE_IBEX_IBUS_REGWEN_28,
    RV_CORE_IBEX_IBUS_REGWEN_29,
    RV_CORE_IBEX_IBUS_REGWEN_30,
    RV_CORE_IBEX_IBUS_REGWEN_31,
    RV_CORE_IBEX_IBUS_ADDR_EN_0,
    RV_CORE_IBEX_IBUS_ADDR_EN_1,
    RV_CORE_IBEX_IBUS_ADDR_EN_2,
    RV_CORE_IBEX_IBUS_ADDR_EN_3,
    RV_CORE_IBEX_IBUS_ADDR_EN_4,
    RV_CORE_IBEX_IBUS_ADDR_EN_5,
    RV_CORE_IBEX_IBUS_ADDR_EN_6,
    RV_CORE_IBEX_IBUS_ADDR_EN_7,
    RV_CORE_IBEX_IBUS_ADDR_EN_8,
    RV_CORE_IBEX_IBUS_ADDR_EN_9,
    RV_CORE_IBEX_IBUS_ADDR_EN_10,
    RV_CORE_IBEX_IBUS_ADDR_EN_11,
    RV_CORE_IBEX_IBUS_ADDR_EN_12,
    RV_CORE_IBEX_IBUS_ADDR_EN_13,
    RV_CORE_IBEX_IBUS_ADDR_EN_14,
    RV_CORE_IBEX_IBUS_ADDR_EN_15,
    RV_CORE_IBEX_IBUS_ADDR_EN_16,
    RV_CORE_IBEX_IBUS_ADDR_EN_17,
    RV_CORE_IBEX_IBUS_ADDR_EN_18,
    RV_CORE_IBEX_IBUS_ADDR_EN_19,
    RV_CORE_IBEX_IBUS_ADDR_EN_20,
    RV_CORE_IBEX_IBUS_ADDR_EN_21,
    RV_CORE_IBEX_IBUS_ADDR_EN_22,
    RV_CORE_IBEX_IBUS_ADDR_EN_23,
    RV_CORE_IBEX_IBUS_ADDR_EN_24,
    RV_CORE_IBEX_IBUS_ADDR_EN_25,
    RV_CORE_IBEX_IBUS_ADDR_EN_26,
    RV_CORE_IBEX_IBUS_ADDR_EN_27,
    RV_CORE_IBEX_IBUS_ADDR_EN_28,
    RV_CORE_IBEX_IBUS_ADDR_EN_29,
    RV_CORE_IBEX_IBUS_ADDR_EN_30,
    RV_CORE_IBEX_IBUS_ADDR_EN_31,
    RV_CORE_IBEX_IBUS_ADDR_MATCHING_0,
    RV_CORE_IBEX_IBUS_ADDR_MATCHING_1,
    RV_CORE_IBEX_IBUS_ADDR_MATCHING_2,
    RV_CORE_IBEX_IBUS_ADDR_MATCHING_3,
    RV_CORE_IBEX_IBUS_ADDR_MATCHING_4,
    RV_CORE_IBEX_IBUS_ADDR_MATCHING_5,
    RV_CORE_IBEX_IBUS_ADDR_MATCHING_6,
    RV_CORE_IBEX_IBUS_ADDR_MATCHING_7,
    RV_CORE_IBEX_IBUS_ADDR_MATCHING_8,
    RV_CORE_IBEX_IBUS_ADDR_MATCHING_9,
    RV_CORE_IBEX_IBUS_ADDR_MATCHING_10,
    RV_CORE_IBEX_IBUS_ADDR_MATCHING_11,
    RV_CORE_IBEX_IBUS_ADDR_MATCHING_12,
    RV_CORE_IBEX_IBUS_ADDR_MATCHING_13,
    RV_CORE_IBEX_IBUS_ADDR_MATCHING_14,
    RV_CORE_IBEX_IBUS_ADDR_MATCHING_15,
    RV_CORE_IBEX_IBUS_ADDR_MATCHING_16,
    RV_CORE_IBEX_IBUS_ADDR_MATCHING_17,
    RV_CORE_IBEX_IBUS_ADDR_MATCHING_18,
    RV_CORE_IBEX_IBUS_ADDR_MATCHING_19,
    RV_CORE_IBEX_IBUS_ADDR_MATCHING_20,
    RV_CORE_IBEX_IBUS_ADDR_MATCHING_21,
    RV_CORE_IBEX_IBUS_ADDR_MATCHING_22,
    RV_CORE_IBEX_IBUS_ADDR_MATCHING_23,
    RV_CORE_IBEX_IBUS_ADDR_MATCHING_24,
    RV_CORE_IBEX_IBUS_ADDR_MATCHING_25,
    RV_CORE_IBEX_IBUS_ADDR_MATCHING_26,
    RV_CORE_IBEX_IBUS_ADDR_MATCHING_27,
    RV_CORE_IBEX_IBUS_ADDR_MATCHING_28,
    RV_CORE_IBEX_IBUS_ADDR_MATCHING_29,
    RV_CORE_IBEX_IBUS_ADDR_MATCHING_30,
    RV_CORE_IBEX_IBUS_ADDR_MATCHING_31,
    RV_CORE_IBEX_IBUS_REMAP_ADDR_0,
    RV_CORE_IBEX_IBUS_REMAP_ADDR_1,
    RV_CORE_IBEX_IBUS_REMAP_ADDR_2,
    RV_CORE_IBEX_IBUS_REMAP_ADDR_3,
    RV_CORE_IBEX_IBUS_REMAP_ADDR_4,
    RV_CORE_IBEX_IBUS_REMAP_ADDR_5,
    RV_CORE_IBEX_IBUS_REMAP_ADDR_6,
    RV_CORE_IBEX_IBUS_REMAP_ADDR_7,
    RV_CORE_IBEX_IBUS_REMAP_ADDR_8,
    RV_CORE_IBEX_IBUS_REMAP_ADDR_9,
    RV_CORE_IBEX_IBUS_REMAP_ADDR_10,
    RV_CORE_IBEX_IBUS_REMAP_ADDR_11,
    RV_CORE_IBEX_IBUS_REMAP_ADDR_12,
    RV_CORE_IBEX_IBUS_REMAP_ADDR_13,
    RV_CORE_IBEX_IBUS_REMAP_ADDR_14,
    RV_CORE_IBEX_IBUS_REMAP_ADDR_15,
    RV_CORE_IBEX_IBUS_REMAP_ADDR_16,
    RV_CORE_IBEX_IBUS_REMAP_ADDR_17,
    RV_CORE_IBEX_IBUS_REMAP_ADDR_18,
    RV_CORE_IBEX_IBUS_REMAP_ADDR_19,
    RV_CORE_IBEX_IBUS_REMAP_ADDR_20,
    RV_CORE_IBEX_IBUS_REMAP_ADDR_21,
    RV_CORE_IBEX_IBUS_REMAP_ADDR_22,
    RV_CORE_IBEX_IBUS_REMAP_ADDR_23,
    RV_CORE_IBEX_IBUS_REMAP_ADDR_24,
    RV_CORE_IBEX_IBUS_REMAP_ADDR_25,
    RV_CORE_IBEX_IBUS_REMAP_ADDR_26,
    RV_CORE_IBEX_IBUS_REMAP_ADDR_27,
    RV_CORE_IBEX_IBUS_REMAP_ADDR_28,
    RV_CORE_IBEX_IBUS_REMAP_ADDR_29,
    RV_CORE_IBEX_IBUS_REMAP_ADDR_30,
    RV_CORE_IBEX_IBUS_REMAP_ADDR_31,
    RV_CORE_IBEX_DBUS_REGWEN_0,
    RV_CORE_IBEX_DBUS_REGWEN_1,
    RV_CORE_IBEX_DBUS_REGWEN_2,
    RV_CORE_IBEX_DBUS_REGWEN_3,
    RV_CORE_IBEX_DBUS_REGWEN_4,
    RV_CORE_IBEX_DBUS_REGWEN_5,
    RV_CORE_IBEX_DBUS_REGWEN_6,
    RV_CORE_IBEX_DBUS_REGWEN_7,
    RV_CORE_IBEX_DBUS_REGWEN_8,
    RV_CORE_IBEX_DBUS_REGWEN_9,
    RV_CORE_IBEX_DBUS_REGWEN_10,
    RV_CORE_IBEX_DBUS_REGWEN_11,
    RV_CORE_IBEX_DBUS_REGWEN_12,
    RV_CORE_IBEX_DBUS_REGWEN_13,
    RV_CORE_IBEX_DBUS_REGWEN_14,
    RV_CORE_IBEX_DBUS_REGWEN_15,
    RV_CORE_IBEX_DBUS_REGWEN_16,
    RV_CORE_IBEX_DBUS_REGWEN_17,
    RV_CORE_IBEX_DBUS_REGWEN_18,
    RV_CORE_IBEX_DBUS_REGWEN_19,
    RV_CORE_IBEX_DBUS_REGWEN_20,
    RV_CORE_IBEX_DBUS_REGWEN_21,
    RV_CORE_IBEX_DBUS_REGWEN_22,
    RV_CORE_IBEX_DBUS_REGWEN_23,
    RV_CORE_IBEX_DBUS_REGWEN_24,
    RV_CORE_IBEX_DBUS_REGWEN_25,
    RV_CORE_IBEX_DBUS_REGWEN_26,
    RV_CORE_IBEX_DBUS_REGWEN_27,
    RV_CORE_IBEX_DBUS_REGWEN_28,
    RV_CORE_IBEX_DBUS_REGWEN_29,
    RV_CORE_IBEX_DBUS_REGWEN_30,
    RV_CORE_IBEX_DBUS_REGWEN_31,
    RV_CORE_IBEX_DBUS_ADDR_EN_0,
    RV_CORE_IBEX_DBUS_ADDR_EN_1,
    RV_CORE_IBEX_DBUS_ADDR_EN_2,
    RV_CORE_IBEX_DBUS_ADDR_EN_3,
    RV_CORE_IBEX_DBUS_ADDR_EN_4,
    RV_CORE_IBEX_DBUS_ADDR_EN_5,
    RV_CORE_IBEX_DBUS_ADDR_EN_6,
    RV_CORE_IBEX_DBUS_ADDR_EN_7,
    RV_CORE_IBEX_DBUS_ADDR_EN_8,
    RV_CORE_IBEX_DBUS_ADDR_EN_9,
    RV_CORE_IBEX_DBUS_ADDR_EN_10,
    RV_CORE_IBEX_DBUS_ADDR_EN_11,
    RV_CORE_IBEX_DBUS_ADDR_EN_12,
    RV_CORE_IBEX_DBUS_ADDR_EN_13,
    RV_CORE_IBEX_DBUS_ADDR_EN_14,
    RV_CORE_IBEX_DBUS_ADDR_EN_15,
    RV_CORE_IBEX_DBUS_ADDR_EN_16,
    RV_CORE_IBEX_DBUS_ADDR_EN_17,
    RV_CORE_IBEX_DBUS_ADDR_EN_18,
    RV_CORE_IBEX_DBUS_ADDR_EN_19,
    RV_CORE_IBEX_DBUS_ADDR_EN_20,
    RV_CORE_IBEX_DBUS_ADDR_EN_21,
    RV_CORE_IBEX_DBUS_ADDR_EN_22,
    RV_CORE_IBEX_DBUS_ADDR_EN_23,
    RV_CORE_IBEX_DBUS_ADDR_EN_24,
    RV_CORE_IBEX_DBUS_ADDR_EN_25,
    RV_CORE_IBEX_DBUS_ADDR_EN_26,
    RV_CORE_IBEX_DBUS_ADDR_EN_27,
    RV_CORE_IBEX_DBUS_ADDR_EN_28,
    RV_CORE_IBEX_DBUS_ADDR_EN_29,
    RV_CORE_IBEX_DBUS_ADDR_EN_30,
    RV_CORE_IBEX_DBUS_ADDR_EN_31,
    RV_CORE_IBEX_DBUS_ADDR_MATCHING_0,
    RV_CORE_IBEX_DBUS_ADDR_MATCHING_1,
    RV_CORE_IBEX_DBUS_ADDR_MATCHING_2,
    RV_CORE_IBEX_DBUS_ADDR_MATCHING_3,
    RV_CORE_IBEX_DBUS_ADDR_MATCHING_4,
    RV_CORE_IBEX_DBUS_ADDR_MATCHING_5,
    RV_CORE_IBEX_DBUS_ADDR_MATCHING_6,
    RV_CORE_IBEX_DBUS_ADDR_MATCHING_7,
    RV_CORE_IBEX_DBUS_ADDR_MATCHING_8,
    RV_CORE_IBEX_DBUS_ADDR_MATCHING_9,
    RV_CORE_IBEX_DBUS_ADDR_MATCHING_10,
    RV_CORE_IBEX_DBUS_ADDR_MATCHING_11,
    RV_CORE_IBEX_DBUS_ADDR_MATCHING_12,
    RV_CORE_IBEX_DBUS_ADDR_MATCHING_13,
    RV_CORE_IBEX_DBUS_ADDR_MATCHING_14,
    RV_CORE_IBEX_DBUS_ADDR_MATCHING_15,
    RV_CORE_IBEX_DBUS_ADDR_MATCHING_16,
    RV_CORE_IBEX_DBUS_ADDR_MATCHING_17,
    RV_CORE_IBEX_DBUS_ADDR_MATCHING_18,
    RV_CORE_IBEX_DBUS_ADDR_MATCHING_19,
    RV_CORE_IBEX_DBUS_ADDR_MATCHING_20,
    RV_CORE_IBEX_DBUS_ADDR_MATCHING_21,
    RV_CORE_IBEX_DBUS_ADDR_MATCHING_22,
    RV_CORE_IBEX_DBUS_ADDR_MATCHING_23,
    RV_CORE_IBEX_DBUS_ADDR_MATCHING_24,
    RV_CORE_IBEX_DBUS_ADDR_MATCHING_25,
    RV_CORE_IBEX_DBUS_ADDR_MATCHING_26,
    RV_CORE_IBEX_DBUS_ADDR_MATCHING_27,
    RV_CORE_IBEX_DBUS_ADDR_MATCHING_28,
    RV_CORE_IBEX_DBUS_ADDR_MATCHING_29,
    RV_CORE_IBEX_DBUS_ADDR_MATCHING_30,
    RV_CORE_IBEX_DBUS_ADDR_MATCHING_31,
    RV_CORE_IBEX_DBUS_REMAP_ADDR_0,
    RV_CORE_IBEX_DBUS_REMAP_ADDR_1,
    RV_CORE_IBEX_DBUS_REMAP_ADDR_2,
    RV_CORE_IBEX_DBUS_REMAP_ADDR_3,
    RV_CORE_IBEX_DBUS_REMAP_ADDR_4,
    RV_CORE_IBEX_DBUS_REMAP_ADDR_5,
    RV_CORE_IBEX_DBUS_REMAP_ADDR_6,
    RV_CORE_IBEX_DBUS_REMAP_ADDR_7,
    RV_CORE_IBEX_DBUS_REMAP_ADDR_8,
    RV_CORE_IBEX_DBUS_REMAP_ADDR_9,
    RV_CORE_IBEX_DBUS_REMAP_ADDR_10,
    RV_CORE_IBEX_DBUS_REMAP_ADDR_11,
    RV_CORE_IBEX_DBUS_REMAP_ADDR_12,
    RV_CORE_IBEX_DBUS_REMAP_ADDR_13,
    RV_CORE_IBEX_DBUS_REMAP_ADDR_14,
    RV_CORE_IBEX_DBUS_REMAP_ADDR_15,
    RV_CORE_IBEX_DBUS_REMAP_ADDR_16,
    RV_CORE_IBEX_DBUS_REMAP_ADDR_17,
    RV_CORE_IBEX_DBUS_REMAP_ADDR_18,
    RV_CORE_IBEX_DBUS_REMAP_ADDR_19,
    RV_CORE_IBEX_DBUS_REMAP_ADDR_20,
    RV_CORE_IBEX_DBUS_REMAP_ADDR_21,
    RV_CORE_IBEX_DBUS_REMAP_ADDR_22,
    RV_CORE_IBEX_DBUS_REMAP_ADDR_23,
    RV_CORE_IBEX_DBUS_REMAP_ADDR_24,
    RV_CORE_IBEX_DBUS_REMAP_ADDR_25,
    RV_CORE_IBEX_DBUS_REMAP_ADDR_26,
    RV_CORE_IBEX_DBUS_REMAP_ADDR_27,
    RV_CORE_IBEX_DBUS_REMAP_ADDR_28,
    RV_CORE_IBEX_DBUS_REMAP_ADDR_29,
    RV_CORE_IBEX_DBUS_REMAP_ADDR_30,
    RV_CORE_IBEX_DBUS_REMAP_ADDR_31,
    RV_CORE_IBEX_NMI_ENABLE,
    RV_CORE_IBEX_NMI_STATE,
    RV_CORE_IBEX_ERR_STATUS,
    RV_CORE_IBEX_RND_DATA,
    RV_CORE_IBEX_RND_STATUS,
    RV_CORE_IBEX_FPGA_INFO
  } rv_core_ibex_cfg_id_e;

  // Register width information to check illegal writes for cfg interface
  parameter logic [3:0] RV_CORE_IBEX_CFG_PERMIT [265] = '{
    4'b 0001, // index[  0] RV_CORE_IBEX_ALERT_TEST
    4'b 0001, // index[  1] RV_CORE_IBEX_SW_RECOV_ERR
    4'b 0001, // index[  2] RV_CORE_IBEX_SW_FATAL_ERR
    4'b 0001, // index[  3] RV_CORE_IBEX_IBUS_REGWEN_0
    4'b 0001, // index[  4] RV_CORE_IBEX_IBUS_REGWEN_1
    4'b 0001, // index[  5] RV_CORE_IBEX_IBUS_REGWEN_2
    4'b 0001, // index[  6] RV_CORE_IBEX_IBUS_REGWEN_3
    4'b 0001, // index[  7] RV_CORE_IBEX_IBUS_REGWEN_4
    4'b 0001, // index[  8] RV_CORE_IBEX_IBUS_REGWEN_5
    4'b 0001, // index[  9] RV_CORE_IBEX_IBUS_REGWEN_6
    4'b 0001, // index[ 10] RV_CORE_IBEX_IBUS_REGWEN_7
    4'b 0001, // index[ 11] RV_CORE_IBEX_IBUS_REGWEN_8
    4'b 0001, // index[ 12] RV_CORE_IBEX_IBUS_REGWEN_9
    4'b 0001, // index[ 13] RV_CORE_IBEX_IBUS_REGWEN_10
    4'b 0001, // index[ 14] RV_CORE_IBEX_IBUS_REGWEN_11
    4'b 0001, // index[ 15] RV_CORE_IBEX_IBUS_REGWEN_12
    4'b 0001, // index[ 16] RV_CORE_IBEX_IBUS_REGWEN_13
    4'b 0001, // index[ 17] RV_CORE_IBEX_IBUS_REGWEN_14
    4'b 0001, // index[ 18] RV_CORE_IBEX_IBUS_REGWEN_15
    4'b 0001, // index[ 19] RV_CORE_IBEX_IBUS_REGWEN_16
    4'b 0001, // index[ 20] RV_CORE_IBEX_IBUS_REGWEN_17
    4'b 0001, // index[ 21] RV_CORE_IBEX_IBUS_REGWEN_18
    4'b 0001, // index[ 22] RV_CORE_IBEX_IBUS_REGWEN_19
    4'b 0001, // index[ 23] RV_CORE_IBEX_IBUS_REGWEN_20
    4'b 0001, // index[ 24] RV_CORE_IBEX_IBUS_REGWEN_21
    4'b 0001, // index[ 25] RV_CORE_IBEX_IBUS_REGWEN_22
    4'b 0001, // index[ 26] RV_CORE_IBEX_IBUS_REGWEN_23
    4'b 0001, // index[ 27] RV_CORE_IBEX_IBUS_REGWEN_24
    4'b 0001, // index[ 28] RV_CORE_IBEX_IBUS_REGWEN_25
    4'b 0001, // index[ 29] RV_CORE_IBEX_IBUS_REGWEN_26
    4'b 0001, // index[ 30] RV_CORE_IBEX_IBUS_REGWEN_27
    4'b 0001, // index[ 31] RV_CORE_IBEX_IBUS_REGWEN_28
    4'b 0001, // index[ 32] RV_CORE_IBEX_IBUS_REGWEN_29
    4'b 0001, // index[ 33] RV_CORE_IBEX_IBUS_REGWEN_30
    4'b 0001, // index[ 34] RV_CORE_IBEX_IBUS_REGWEN_31
    4'b 0001, // index[ 35] RV_CORE_IBEX_IBUS_ADDR_EN_0
    4'b 0001, // index[ 36] RV_CORE_IBEX_IBUS_ADDR_EN_1
    4'b 0001, // index[ 37] RV_CORE_IBEX_IBUS_ADDR_EN_2
    4'b 0001, // index[ 38] RV_CORE_IBEX_IBUS_ADDR_EN_3
    4'b 0001, // index[ 39] RV_CORE_IBEX_IBUS_ADDR_EN_4
    4'b 0001, // index[ 40] RV_CORE_IBEX_IBUS_ADDR_EN_5
    4'b 0001, // index[ 41] RV_CORE_IBEX_IBUS_ADDR_EN_6
    4'b 0001, // index[ 42] RV_CORE_IBEX_IBUS_ADDR_EN_7
    4'b 0001, // index[ 43] RV_CORE_IBEX_IBUS_ADDR_EN_8
    4'b 0001, // index[ 44] RV_CORE_IBEX_IBUS_ADDR_EN_9
    4'b 0001, // index[ 45] RV_CORE_IBEX_IBUS_ADDR_EN_10
    4'b 0001, // index[ 46] RV_CORE_IBEX_IBUS_ADDR_EN_11
    4'b 0001, // index[ 47] RV_CORE_IBEX_IBUS_ADDR_EN_12
    4'b 0001, // index[ 48] RV_CORE_IBEX_IBUS_ADDR_EN_13
    4'b 0001, // index[ 49] RV_CORE_IBEX_IBUS_ADDR_EN_14
    4'b 0001, // index[ 50] RV_CORE_IBEX_IBUS_ADDR_EN_15
    4'b 0001, // index[ 51] RV_CORE_IBEX_IBUS_ADDR_EN_16
    4'b 0001, // index[ 52] RV_CORE_IBEX_IBUS_ADDR_EN_17
    4'b 0001, // index[ 53] RV_CORE_IBEX_IBUS_ADDR_EN_18
    4'b 0001, // index[ 54] RV_CORE_IBEX_IBUS_ADDR_EN_19
    4'b 0001, // index[ 55] RV_CORE_IBEX_IBUS_ADDR_EN_20
    4'b 0001, // index[ 56] RV_CORE_IBEX_IBUS_ADDR_EN_21
    4'b 0001, // index[ 57] RV_CORE_IBEX_IBUS_ADDR_EN_22
    4'b 0001, // index[ 58] RV_CORE_IBEX_IBUS_ADDR_EN_23
    4'b 0001, // index[ 59] RV_CORE_IBEX_IBUS_ADDR_EN_24
    4'b 0001, // index[ 60] RV_CORE_IBEX_IBUS_ADDR_EN_25
    4'b 0001, // index[ 61] RV_CORE_IBEX_IBUS_ADDR_EN_26
    4'b 0001, // index[ 62] RV_CORE_IBEX_IBUS_ADDR_EN_27
    4'b 0001, // index[ 63] RV_CORE_IBEX_IBUS_ADDR_EN_28
    4'b 0001, // index[ 64] RV_CORE_IBEX_IBUS_ADDR_EN_29
    4'b 0001, // index[ 65] RV_CORE_IBEX_IBUS_ADDR_EN_30
    4'b 0001, // index[ 66] RV_CORE_IBEX_IBUS_ADDR_EN_31
    4'b 1111, // index[ 67] RV_CORE_IBEX_IBUS_ADDR_MATCHING_0
    4'b 1111, // index[ 68] RV_CORE_IBEX_IBUS_ADDR_MATCHING_1
    4'b 1111, // index[ 69] RV_CORE_IBEX_IBUS_ADDR_MATCHING_2
    4'b 1111, // index[ 70] RV_CORE_IBEX_IBUS_ADDR_MATCHING_3
    4'b 1111, // index[ 71] RV_CORE_IBEX_IBUS_ADDR_MATCHING_4
    4'b 1111, // index[ 72] RV_CORE_IBEX_IBUS_ADDR_MATCHING_5
    4'b 1111, // index[ 73] RV_CORE_IBEX_IBUS_ADDR_MATCHING_6
    4'b 1111, // index[ 74] RV_CORE_IBEX_IBUS_ADDR_MATCHING_7
    4'b 1111, // index[ 75] RV_CORE_IBEX_IBUS_ADDR_MATCHING_8
    4'b 1111, // index[ 76] RV_CORE_IBEX_IBUS_ADDR_MATCHING_9
    4'b 1111, // index[ 77] RV_CORE_IBEX_IBUS_ADDR_MATCHING_10
    4'b 1111, // index[ 78] RV_CORE_IBEX_IBUS_ADDR_MATCHING_11
    4'b 1111, // index[ 79] RV_CORE_IBEX_IBUS_ADDR_MATCHING_12
    4'b 1111, // index[ 80] RV_CORE_IBEX_IBUS_ADDR_MATCHING_13
    4'b 1111, // index[ 81] RV_CORE_IBEX_IBUS_ADDR_MATCHING_14
    4'b 1111, // index[ 82] RV_CORE_IBEX_IBUS_ADDR_MATCHING_15
    4'b 1111, // index[ 83] RV_CORE_IBEX_IBUS_ADDR_MATCHING_16
    4'b 1111, // index[ 84] RV_CORE_IBEX_IBUS_ADDR_MATCHING_17
    4'b 1111, // index[ 85] RV_CORE_IBEX_IBUS_ADDR_MATCHING_18
    4'b 1111, // index[ 86] RV_CORE_IBEX_IBUS_ADDR_MATCHING_19
    4'b 1111, // index[ 87] RV_CORE_IBEX_IBUS_ADDR_MATCHING_20
    4'b 1111, // index[ 88] RV_CORE_IBEX_IBUS_ADDR_MATCHING_21
    4'b 1111, // index[ 89] RV_CORE_IBEX_IBUS_ADDR_MATCHING_22
    4'b 1111, // index[ 90] RV_CORE_IBEX_IBUS_ADDR_MATCHING_23
    4'b 1111, // index[ 91] RV_CORE_IBEX_IBUS_ADDR_MATCHING_24
    4'b 1111, // index[ 92] RV_CORE_IBEX_IBUS_ADDR_MATCHING_25
    4'b 1111, // index[ 93] RV_CORE_IBEX_IBUS_ADDR_MATCHING_26
    4'b 1111, // index[ 94] RV_CORE_IBEX_IBUS_ADDR_MATCHING_27
    4'b 1111, // index[ 95] RV_CORE_IBEX_IBUS_ADDR_MATCHING_28
    4'b 1111, // index[ 96] RV_CORE_IBEX_IBUS_ADDR_MATCHING_29
    4'b 1111, // index[ 97] RV_CORE_IBEX_IBUS_ADDR_MATCHING_30
    4'b 1111, // index[ 98] RV_CORE_IBEX_IBUS_ADDR_MATCHING_31
    4'b 1111, // index[ 99] RV_CORE_IBEX_IBUS_REMAP_ADDR_0
    4'b 1111, // index[100] RV_CORE_IBEX_IBUS_REMAP_ADDR_1
    4'b 1111, // index[101] RV_CORE_IBEX_IBUS_REMAP_ADDR_2
    4'b 1111, // index[102] RV_CORE_IBEX_IBUS_REMAP_ADDR_3
    4'b 1111, // index[103] RV_CORE_IBEX_IBUS_REMAP_ADDR_4
    4'b 1111, // index[104] RV_CORE_IBEX_IBUS_REMAP_ADDR_5
    4'b 1111, // index[105] RV_CORE_IBEX_IBUS_REMAP_ADDR_6
    4'b 1111, // index[106] RV_CORE_IBEX_IBUS_REMAP_ADDR_7
    4'b 1111, // index[107] RV_CORE_IBEX_IBUS_REMAP_ADDR_8
    4'b 1111, // index[108] RV_CORE_IBEX_IBUS_REMAP_ADDR_9
    4'b 1111, // index[109] RV_CORE_IBEX_IBUS_REMAP_ADDR_10
    4'b 1111, // index[110] RV_CORE_IBEX_IBUS_REMAP_ADDR_11
    4'b 1111, // index[111] RV_CORE_IBEX_IBUS_REMAP_ADDR_12
    4'b 1111, // index[112] RV_CORE_IBEX_IBUS_REMAP_ADDR_13
    4'b 1111, // index[113] RV_CORE_IBEX_IBUS_REMAP_ADDR_14
    4'b 1111, // index[114] RV_CORE_IBEX_IBUS_REMAP_ADDR_15
    4'b 1111, // index[115] RV_CORE_IBEX_IBUS_REMAP_ADDR_16
    4'b 1111, // index[116] RV_CORE_IBEX_IBUS_REMAP_ADDR_17
    4'b 1111, // index[117] RV_CORE_IBEX_IBUS_REMAP_ADDR_18
    4'b 1111, // index[118] RV_CORE_IBEX_IBUS_REMAP_ADDR_19
    4'b 1111, // index[119] RV_CORE_IBEX_IBUS_REMAP_ADDR_20
    4'b 1111, // index[120] RV_CORE_IBEX_IBUS_REMAP_ADDR_21
    4'b 1111, // index[121] RV_CORE_IBEX_IBUS_REMAP_ADDR_22
    4'b 1111, // index[122] RV_CORE_IBEX_IBUS_REMAP_ADDR_23
    4'b 1111, // index[123] RV_CORE_IBEX_IBUS_REMAP_ADDR_24
    4'b 1111, // index[124] RV_CORE_IBEX_IBUS_REMAP_ADDR_25
    4'b 1111, // index[125] RV_CORE_IBEX_IBUS_REMAP_ADDR_26
    4'b 1111, // index[126] RV_CORE_IBEX_IBUS_REMAP_ADDR_27
    4'b 1111, // index[127] RV_CORE_IBEX_IBUS_REMAP_ADDR_28
    4'b 1111, // index[128] RV_CORE_IBEX_IBUS_REMAP_ADDR_29
    4'b 1111, // index[129] RV_CORE_IBEX_IBUS_REMAP_ADDR_30
    4'b 1111, // index[130] RV_CORE_IBEX_IBUS_REMAP_ADDR_31
    4'b 0001, // index[131] RV_CORE_IBEX_DBUS_REGWEN_0
    4'b 0001, // index[132] RV_CORE_IBEX_DBUS_REGWEN_1
    4'b 0001, // index[133] RV_CORE_IBEX_DBUS_REGWEN_2
    4'b 0001, // index[134] RV_CORE_IBEX_DBUS_REGWEN_3
    4'b 0001, // index[135] RV_CORE_IBEX_DBUS_REGWEN_4
    4'b 0001, // index[136] RV_CORE_IBEX_DBUS_REGWEN_5
    4'b 0001, // index[137] RV_CORE_IBEX_DBUS_REGWEN_6
    4'b 0001, // index[138] RV_CORE_IBEX_DBUS_REGWEN_7
    4'b 0001, // index[139] RV_CORE_IBEX_DBUS_REGWEN_8
    4'b 0001, // index[140] RV_CORE_IBEX_DBUS_REGWEN_9
    4'b 0001, // index[141] RV_CORE_IBEX_DBUS_REGWEN_10
    4'b 0001, // index[142] RV_CORE_IBEX_DBUS_REGWEN_11
    4'b 0001, // index[143] RV_CORE_IBEX_DBUS_REGWEN_12
    4'b 0001, // index[144] RV_CORE_IBEX_DBUS_REGWEN_13
    4'b 0001, // index[145] RV_CORE_IBEX_DBUS_REGWEN_14
    4'b 0001, // index[146] RV_CORE_IBEX_DBUS_REGWEN_15
    4'b 0001, // index[147] RV_CORE_IBEX_DBUS_REGWEN_16
    4'b 0001, // index[148] RV_CORE_IBEX_DBUS_REGWEN_17
    4'b 0001, // index[149] RV_CORE_IBEX_DBUS_REGWEN_18
    4'b 0001, // index[150] RV_CORE_IBEX_DBUS_REGWEN_19
    4'b 0001, // index[151] RV_CORE_IBEX_DBUS_REGWEN_20
    4'b 0001, // index[152] RV_CORE_IBEX_DBUS_REGWEN_21
    4'b 0001, // index[153] RV_CORE_IBEX_DBUS_REGWEN_22
    4'b 0001, // index[154] RV_CORE_IBEX_DBUS_REGWEN_23
    4'b 0001, // index[155] RV_CORE_IBEX_DBUS_REGWEN_24
    4'b 0001, // index[156] RV_CORE_IBEX_DBUS_REGWEN_25
    4'b 0001, // index[157] RV_CORE_IBEX_DBUS_REGWEN_26
    4'b 0001, // index[158] RV_CORE_IBEX_DBUS_REGWEN_27
    4'b 0001, // index[159] RV_CORE_IBEX_DBUS_REGWEN_28
    4'b 0001, // index[160] RV_CORE_IBEX_DBUS_REGWEN_29
    4'b 0001, // index[161] RV_CORE_IBEX_DBUS_REGWEN_30
    4'b 0001, // index[162] RV_CORE_IBEX_DBUS_REGWEN_31
    4'b 0001, // index[163] RV_CORE_IBEX_DBUS_ADDR_EN_0
    4'b 0001, // index[164] RV_CORE_IBEX_DBUS_ADDR_EN_1
    4'b 0001, // index[165] RV_CORE_IBEX_DBUS_ADDR_EN_2
    4'b 0001, // index[166] RV_CORE_IBEX_DBUS_ADDR_EN_3
    4'b 0001, // index[167] RV_CORE_IBEX_DBUS_ADDR_EN_4
    4'b 0001, // index[168] RV_CORE_IBEX_DBUS_ADDR_EN_5
    4'b 0001, // index[169] RV_CORE_IBEX_DBUS_ADDR_EN_6
    4'b 0001, // index[170] RV_CORE_IBEX_DBUS_ADDR_EN_7
    4'b 0001, // index[171] RV_CORE_IBEX_DBUS_ADDR_EN_8
    4'b 0001, // index[172] RV_CORE_IBEX_DBUS_ADDR_EN_9
    4'b 0001, // index[173] RV_CORE_IBEX_DBUS_ADDR_EN_10
    4'b 0001, // index[174] RV_CORE_IBEX_DBUS_ADDR_EN_11
    4'b 0001, // index[175] RV_CORE_IBEX_DBUS_ADDR_EN_12
    4'b 0001, // index[176] RV_CORE_IBEX_DBUS_ADDR_EN_13
    4'b 0001, // index[177] RV_CORE_IBEX_DBUS_ADDR_EN_14
    4'b 0001, // index[178] RV_CORE_IBEX_DBUS_ADDR_EN_15
    4'b 0001, // index[179] RV_CORE_IBEX_DBUS_ADDR_EN_16
    4'b 0001, // index[180] RV_CORE_IBEX_DBUS_ADDR_EN_17
    4'b 0001, // index[181] RV_CORE_IBEX_DBUS_ADDR_EN_18
    4'b 0001, // index[182] RV_CORE_IBEX_DBUS_ADDR_EN_19
    4'b 0001, // index[183] RV_CORE_IBEX_DBUS_ADDR_EN_20
    4'b 0001, // index[184] RV_CORE_IBEX_DBUS_ADDR_EN_21
    4'b 0001, // index[185] RV_CORE_IBEX_DBUS_ADDR_EN_22
    4'b 0001, // index[186] RV_CORE_IBEX_DBUS_ADDR_EN_23
    4'b 0001, // index[187] RV_CORE_IBEX_DBUS_ADDR_EN_24
    4'b 0001, // index[188] RV_CORE_IBEX_DBUS_ADDR_EN_25
    4'b 0001, // index[189] RV_CORE_IBEX_DBUS_ADDR_EN_26
    4'b 0001, // index[190] RV_CORE_IBEX_DBUS_ADDR_EN_27
    4'b 0001, // index[191] RV_CORE_IBEX_DBUS_ADDR_EN_28
    4'b 0001, // index[192] RV_CORE_IBEX_DBUS_ADDR_EN_29
    4'b 0001, // index[193] RV_CORE_IBEX_DBUS_ADDR_EN_30
    4'b 0001, // index[194] RV_CORE_IBEX_DBUS_ADDR_EN_31
    4'b 1111, // index[195] RV_CORE_IBEX_DBUS_ADDR_MATCHING_0
    4'b 1111, // index[196] RV_CORE_IBEX_DBUS_ADDR_MATCHING_1
    4'b 1111, // index[197] RV_CORE_IBEX_DBUS_ADDR_MATCHING_2
    4'b 1111, // index[198] RV_CORE_IBEX_DBUS_ADDR_MATCHING_3
    4'b 1111, // index[199] RV_CORE_IBEX_DBUS_ADDR_MATCHING_4
    4'b 1111, // index[200] RV_CORE_IBEX_DBUS_ADDR_MATCHING_5
    4'b 1111, // index[201] RV_CORE_IBEX_DBUS_ADDR_MATCHING_6
    4'b 1111, // index[202] RV_CORE_IBEX_DBUS_ADDR_MATCHING_7
    4'b 1111, // index[203] RV_CORE_IBEX_DBUS_ADDR_MATCHING_8
    4'b 1111, // index[204] RV_CORE_IBEX_DBUS_ADDR_MATCHING_9
    4'b 1111, // index[205] RV_CORE_IBEX_DBUS_ADDR_MATCHING_10
    4'b 1111, // index[206] RV_CORE_IBEX_DBUS_ADDR_MATCHING_11
    4'b 1111, // index[207] RV_CORE_IBEX_DBUS_ADDR_MATCHING_12
    4'b 1111, // index[208] RV_CORE_IBEX_DBUS_ADDR_MATCHING_13
    4'b 1111, // index[209] RV_CORE_IBEX_DBUS_ADDR_MATCHING_14
    4'b 1111, // index[210] RV_CORE_IBEX_DBUS_ADDR_MATCHING_15
    4'b 1111, // index[211] RV_CORE_IBEX_DBUS_ADDR_MATCHING_16
    4'b 1111, // index[212] RV_CORE_IBEX_DBUS_ADDR_MATCHING_17
    4'b 1111, // index[213] RV_CORE_IBEX_DBUS_ADDR_MATCHING_18
    4'b 1111, // index[214] RV_CORE_IBEX_DBUS_ADDR_MATCHING_19
    4'b 1111, // index[215] RV_CORE_IBEX_DBUS_ADDR_MATCHING_20
    4'b 1111, // index[216] RV_CORE_IBEX_DBUS_ADDR_MATCHING_21
    4'b 1111, // index[217] RV_CORE_IBEX_DBUS_ADDR_MATCHING_22
    4'b 1111, // index[218] RV_CORE_IBEX_DBUS_ADDR_MATCHING_23
    4'b 1111, // index[219] RV_CORE_IBEX_DBUS_ADDR_MATCHING_24
    4'b 1111, // index[220] RV_CORE_IBEX_DBUS_ADDR_MATCHING_25
    4'b 1111, // index[221] RV_CORE_IBEX_DBUS_ADDR_MATCHING_26
    4'b 1111, // index[222] RV_CORE_IBEX_DBUS_ADDR_MATCHING_27
    4'b 1111, // index[223] RV_CORE_IBEX_DBUS_ADDR_MATCHING_28
    4'b 1111, // index[224] RV_CORE_IBEX_DBUS_ADDR_MATCHING_29
    4'b 1111, // index[225] RV_CORE_IBEX_DBUS_ADDR_MATCHING_30
    4'b 1111, // index[226] RV_CORE_IBEX_DBUS_ADDR_MATCHING_31
    4'b 1111, // index[227] RV_CORE_IBEX_DBUS_REMAP_ADDR_0
    4'b 1111, // index[228] RV_CORE_IBEX_DBUS_REMAP_ADDR_1
    4'b 1111, // index[229] RV_CORE_IBEX_DBUS_REMAP_ADDR_2
    4'b 1111, // index[230] RV_CORE_IBEX_DBUS_REMAP_ADDR_3
    4'b 1111, // index[231] RV_CORE_IBEX_DBUS_REMAP_ADDR_4
    4'b 1111, // index[232] RV_CORE_IBEX_DBUS_REMAP_ADDR_5
    4'b 1111, // index[233] RV_CORE_IBEX_DBUS_REMAP_ADDR_6
    4'b 1111, // index[234] RV_CORE_IBEX_DBUS_REMAP_ADDR_7
    4'b 1111, // index[235] RV_CORE_IBEX_DBUS_REMAP_ADDR_8
    4'b 1111, // index[236] RV_CORE_IBEX_DBUS_REMAP_ADDR_9
    4'b 1111, // index[237] RV_CORE_IBEX_DBUS_REMAP_ADDR_10
    4'b 1111, // index[238] RV_CORE_IBEX_DBUS_REMAP_ADDR_11
    4'b 1111, // index[239] RV_CORE_IBEX_DBUS_REMAP_ADDR_12
    4'b 1111, // index[240] RV_CORE_IBEX_DBUS_REMAP_ADDR_13
    4'b 1111, // index[241] RV_CORE_IBEX_DBUS_REMAP_ADDR_14
    4'b 1111, // index[242] RV_CORE_IBEX_DBUS_REMAP_ADDR_15
    4'b 1111, // index[243] RV_CORE_IBEX_DBUS_REMAP_ADDR_16
    4'b 1111, // index[244] RV_CORE_IBEX_DBUS_REMAP_ADDR_17
    4'b 1111, // index[245] RV_CORE_IBEX_DBUS_REMAP_ADDR_18
    4'b 1111, // index[246] RV_CORE_IBEX_DBUS_REMAP_ADDR_19
    4'b 1111, // index[247] RV_CORE_IBEX_DBUS_REMAP_ADDR_20
    4'b 1111, // index[248] RV_CORE_IBEX_DBUS_REMAP_ADDR_21
    4'b 1111, // index[249] RV_CORE_IBEX_DBUS_REMAP_ADDR_22
    4'b 1111, // index[250] RV_CORE_IBEX_DBUS_REMAP_ADDR_23
    4'b 1111, // index[251] RV_CORE_IBEX_DBUS_REMAP_ADDR_24
    4'b 1111, // index[252] RV_CORE_IBEX_DBUS_REMAP_ADDR_25
    4'b 1111, // index[253] RV_CORE_IBEX_DBUS_REMAP_ADDR_26
    4'b 1111, // index[254] RV_CORE_IBEX_DBUS_REMAP_ADDR_27
    4'b 1111, // index[255] RV_CORE_IBEX_DBUS_REMAP_ADDR_28
    4'b 1111, // index[256] RV_CORE_IBEX_DBUS_REMAP_ADDR_29
    4'b 1111, // index[257] RV_CORE_IBEX_DBUS_REMAP_ADDR_30
    4'b 1111, // index[258] RV_CORE_IBEX_DBUS_REMAP_ADDR_31
    4'b 0001, // index[259] RV_CORE_IBEX_NMI_ENABLE
    4'b 0001, // index[260] RV_CORE_IBEX_NMI_STATE
    4'b 0011, // index[261] RV_CORE_IBEX_ERR_STATUS
    4'b 1111, // index[262] RV_CORE_IBEX_RND_DATA
    4'b 0001, // index[263] RV_CORE_IBEX_RND_STATUS
    4'b 1111  // index[264] RV_CORE_IBEX_FPGA_INFO
  };

endpackage
