Analysis & Synthesis report for part1
Tue Nov 27 03:30:32 2018
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |part1|aud_setup:fir_setup|aud_setup_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer
 12. State Machine - |part1|aud_setup:fir_setup|aud_setup_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol
 13. State Machine - |part1|aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state
 14. State Machine - |part1|aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state
 15. Registers Protected by Synthesis
 16. Registers Removed During Synthesis
 17. Removed Registers Triggering Further Register Optimizations
 18. General Register Statistics
 19. Inverted Register Statistics
 20. Multiplexer Restructuring Statistics (Restructuring Performed)
 21. Source assignments for aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst
 22. Source assignments for aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core
 23. Source assignments for aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1
 24. Source assignments for aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_gfv3:auto_generated|altsyncram_hs94:altsyncram1
 25. Source assignments for aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst
 26. Source assignments for aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core
 27. Source assignments for aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1
 28. Source assignments for aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_gfv3:auto_generated|altsyncram_hs94:altsyncram1
 29. Source assignments for aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram
 30. Source assignments for aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram
 31. Source assignments for aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram
 32. Source assignments for aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram
 33. Source assignments for aud_setup:fir_setup|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 34. Source assignments for aud_setup:fir_setup|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 35. Source assignments for sld_signaltap:auto_signaltap_0
 36. Parameter Settings for User Entity Instance: audio_pll:clock_gen|audio_pll_audio_pll_0:audio_pll_0|audio_pll_audio_pll_0_audio_pll:audio_pll|altera_pll:altera_pll_i
 37. Parameter Settings for User Entity Instance: i2s_receive:rx1
 38. Parameter Settings for User Entity Instance: aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst
 39. Parameter Settings for User Entity Instance: aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink
 40. Parameter Settings for User Entity Instance: aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source
 41. Parameter Settings for User Entity Instance: aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread
 42. Parameter Settings for User Entity Instance: aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute
 43. Parameter Settings for User Entity Instance: aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_14
 44. Parameter Settings for User Entity Instance: aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_15
 45. Parameter Settings for User Entity Instance: aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem
 46. Parameter Settings for User Entity Instance: aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13
 47. Parameter Settings for User Entity Instance: aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem
 48. Parameter Settings for User Entity Instance: aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_mtree_mult1_0_cma_delay
 49. Parameter Settings for User Entity Instance: aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_roundsat_hpfir:\real_passthrough:gen_outp_blk:0:outp_blk
 50. Parameter Settings for User Entity Instance: aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst
 51. Parameter Settings for User Entity Instance: aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink
 52. Parameter Settings for User Entity Instance: aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source
 53. Parameter Settings for User Entity Instance: aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread
 54. Parameter Settings for User Entity Instance: aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute
 55. Parameter Settings for User Entity Instance: aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_14
 56. Parameter Settings for User Entity Instance: aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_15
 57. Parameter Settings for User Entity Instance: aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem
 58. Parameter Settings for User Entity Instance: aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13
 59. Parameter Settings for User Entity Instance: aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem
 60. Parameter Settings for User Entity Instance: aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_mtree_mult1_0_cma_delay
 61. Parameter Settings for User Entity Instance: aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_roundsat_hpfir:\real_passthrough:gen_outp_blk:0:outp_blk
 62. Parameter Settings for User Entity Instance: aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer
 63. Parameter Settings for User Entity Instance: aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter
 64. Parameter Settings for User Entity Instance: aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO
 65. Parameter Settings for User Entity Instance: aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO
 66. Parameter Settings for User Entity Instance: aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO
 67. Parameter Settings for User Entity Instance: aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO
 68. Parameter Settings for User Entity Instance: aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer
 69. Parameter Settings for User Entity Instance: aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO
 70. Parameter Settings for User Entity Instance: aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO
 71. Parameter Settings for User Entity Instance: aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO
 72. Parameter Settings for User Entity Instance: aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO
 73. Parameter Settings for User Entity Instance: aud_setup:fir_setup|aud_setup_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init
 74. Parameter Settings for User Entity Instance: aud_setup:fir_setup|aud_setup_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM
 75. Parameter Settings for User Entity Instance: aud_setup:fir_setup|aud_setup_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_audio:Auto_Init_Audio_ROM
 76. Parameter Settings for User Entity Instance: aud_setup:fir_setup|aud_setup_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM
 77. Parameter Settings for User Entity Instance: aud_setup:fir_setup|aud_setup_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller
 78. Parameter Settings for User Entity Instance: aud_setup:fir_setup|aud_setup_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator
 79. Parameter Settings for User Entity Instance: aud_setup:fir_setup|altera_reset_controller:rst_controller
 80. Parameter Settings for User Entity Instance: aud_setup:fir_setup|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 81. Parameter Settings for User Entity Instance: aud_setup:fir_setup|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 82. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 83. altera_syncram Parameter Settings by Entity Instance
 84. scfifo Parameter Settings by Entity Instance
 85. Port Connectivity Checks: "aud_setup:fir_setup|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
 86. Port Connectivity Checks: "aud_setup:fir_setup|altera_reset_controller:rst_controller"
 87. Port Connectivity Checks: "aud_setup:fir_setup|aud_setup_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator"
 88. Port Connectivity Checks: "aud_setup:fir_setup|aud_setup_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller"
 89. Port Connectivity Checks: "aud_setup:fir_setup|aud_setup_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init"
 90. Port Connectivity Checks: "aud_setup:fir_setup|aud_setup_audio_and_video_config_0:audio_and_video_config_0"
 91. Port Connectivity Checks: "aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_mtree_mult1_0_cma_delay"
 92. Port Connectivity Checks: "aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13"
 93. Port Connectivity Checks: "aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_15"
 94. Port Connectivity Checks: "aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_14"
 95. Port Connectivity Checks: "aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute"
 96. Port Connectivity Checks: "aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread"
 97. Port Connectivity Checks: "aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core"
 98. Port Connectivity Checks: "aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl"
 99. Port Connectivity Checks: "aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst"
100. Port Connectivity Checks: "aud_setup:fir_setup"
101. Port Connectivity Checks: "audio_pll:clock_gen|audio_pll_audio_pll_0:audio_pll_0|audio_pll_audio_pll_0_audio_pll:audio_pll|altera_pll:altera_pll_i"
102. Port Connectivity Checks: "audio_pll:clock_gen"
103. Port Connectivity Checks: "altera_up_clock_edge:detect"
104. Signal Tap Logic Analyzer Settings
105. Post-Synthesis Netlist Statistics for Top Partition
106. Elapsed Time Per Partition
107. Connections to In-System Debugging Instance "auto_signaltap_0"
108. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue Nov 27 03:30:32 2018       ;
; Quartus Prime Version           ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                   ; part1                                       ;
; Top-level Entity Name           ; part1                                       ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 3738                                        ;
; Total pins                      ; 29                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 1,175,552                                   ;
; Total DSP Blocks                ; 2                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; part1              ; part1              ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                               ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                           ; Library     ;
+--------------------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------+-------------+
; float/synthesis/submodules/fpoint_hw_qsys.v                                    ; yes             ; User Verilog HDL File                        ; H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/fpoint_hw_qsys.v                                    ; float       ;
; altera_edge_detector.v                                                         ; yes             ; User Verilog HDL File                        ; H:/juanjm2_git/micArray/I2S_AUD_IP/base/altera_edge_detector.v                                                         ;             ;
; aud_setup/synthesis/aud_setup.v                                                ; yes             ; User Verilog HDL File                        ; H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/aud_setup.v                                                ; aud_setup   ;
; aud_setup/synthesis/submodules/altera_reset_controller.v                       ; yes             ; User Verilog HDL File                        ; H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/altera_reset_controller.v                       ; aud_setup   ;
; aud_setup/synthesis/submodules/altera_reset_synchronizer.v                     ; yes             ; User Verilog HDL File                        ; H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/altera_reset_synchronizer.v                     ; aud_setup   ;
; aud_setup/synthesis/submodules/altera_up_av_config_serial_bus_controller.v     ; yes             ; User Verilog HDL File                        ; H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/altera_up_av_config_serial_bus_controller.v     ; aud_setup   ;
; aud_setup/synthesis/submodules/altera_up_slow_clock_generator.v                ; yes             ; User Verilog HDL File                        ; H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/altera_up_slow_clock_generator.v                ; aud_setup   ;
; aud_setup/synthesis/submodules/altera_up_av_config_auto_init.v                 ; yes             ; User Verilog HDL File                        ; H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/altera_up_av_config_auto_init.v                 ; aud_setup   ;
; aud_setup/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v      ; yes             ; User Verilog HDL File                        ; H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v      ; aud_setup   ;
; aud_setup/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v        ; yes             ; User Verilog HDL File                        ; H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v        ; aud_setup   ;
; aud_setup/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v      ; yes             ; User Verilog HDL File                        ; H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v      ; aud_setup   ;
; aud_setup/synthesis/submodules/aud_setup_audio_and_video_config_0.v            ; yes             ; User Verilog HDL File                        ; H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/aud_setup_audio_and_video_config_0.v            ; aud_setup   ;
; aud_setup/synthesis/submodules/altera_up_audio_bit_counter.v                   ; yes             ; User Verilog HDL File                        ; H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/altera_up_audio_bit_counter.v                   ; aud_setup   ;
; aud_setup/synthesis/submodules/altera_up_audio_in_deserializer.v               ; yes             ; User Verilog HDL File                        ; H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/altera_up_audio_in_deserializer.v               ; aud_setup   ;
; aud_setup/synthesis/submodules/altera_up_audio_out_serializer.v                ; yes             ; User Verilog HDL File                        ; H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/altera_up_audio_out_serializer.v                ; aud_setup   ;
; aud_setup/synthesis/submodules/altera_up_clock_edge.v                          ; yes             ; User Verilog HDL File                        ; H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/altera_up_clock_edge.v                          ; aud_setup   ;
; aud_setup/synthesis/submodules/altera_up_sync_fifo.v                           ; yes             ; User Verilog HDL File                        ; H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/altera_up_sync_fifo.v                           ; aud_setup   ;
; aud_setup/synthesis/submodules/aud_setup_audio_0.v                             ; yes             ; User Verilog HDL File                        ; H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/aud_setup_audio_0.v                             ; aud_setup   ;
; aud_setup/synthesis/submodules/dspba_library_package.vhd                       ; yes             ; User VHDL File                               ; H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/dspba_library_package.vhd                       ; aud_setup   ;
; aud_setup/synthesis/submodules/dspba_library.vhd                               ; yes             ; User VHDL File                               ; H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/dspba_library.vhd                               ; aud_setup   ;
; aud_setup/synthesis/submodules/auk_dspip_math_pkg_hpfir.vhd                    ; yes             ; User VHDL File                               ; H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/auk_dspip_math_pkg_hpfir.vhd                    ; aud_setup   ;
; aud_setup/synthesis/submodules/auk_dspip_lib_pkg_hpfir.vhd                     ; yes             ; User VHDL File                               ; H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/auk_dspip_lib_pkg_hpfir.vhd                     ; aud_setup   ;
; aud_setup/synthesis/submodules/auk_dspip_avalon_streaming_controller_hpfir.vhd ; yes             ; User VHDL File                               ; H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/auk_dspip_avalon_streaming_controller_hpfir.vhd ; aud_setup   ;
; aud_setup/synthesis/submodules/auk_dspip_avalon_streaming_sink_hpfir.vhd       ; yes             ; User VHDL File                               ; H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/auk_dspip_avalon_streaming_sink_hpfir.vhd       ; aud_setup   ;
; aud_setup/synthesis/submodules/auk_dspip_avalon_streaming_source_hpfir.vhd     ; yes             ; User VHDL File                               ; H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/auk_dspip_avalon_streaming_source_hpfir.vhd     ; aud_setup   ;
; aud_setup/synthesis/submodules/auk_dspip_roundsat_hpfir.vhd                    ; yes             ; User VHDL File                               ; H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/auk_dspip_roundsat_hpfir.vhd                    ; aud_setup   ;
; aud_setup/synthesis/submodules/aud_setup_FIR_LEFT_rtl_core.vhd                 ; yes             ; User VHDL File                               ; H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/aud_setup_FIR_LEFT_rtl_core.vhd                 ; aud_setup   ;
; aud_setup/synthesis/submodules/aud_setup_FIR_LEFT_ast.vhd                      ; yes             ; User VHDL File                               ; H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/aud_setup_FIR_LEFT_ast.vhd                      ; aud_setup   ;
; aud_setup/synthesis/submodules/aud_setup_FIR_LEFT.vhd                          ; yes             ; User VHDL File                               ; H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/aud_setup_FIR_LEFT.vhd                          ; aud_setup   ;
; i2s_master.sv                                                                  ; yes             ; User SystemVerilog HDL File                  ; H:/juanjm2_git/micArray/I2S_AUD_IP/base/i2s_master.sv                                                                  ;             ;
; audio_pll/synthesis/audio_pll.v                                                ; yes             ; User Verilog HDL File                        ; H:/juanjm2_git/micArray/I2S_AUD_IP/base/audio_pll/synthesis/audio_pll.v                                                ; audio_pll   ;
; audio_pll/synthesis/submodules/audio_pll_audio_pll_0.v                         ; yes             ; User Verilog HDL File                        ; H:/juanjm2_git/micArray/I2S_AUD_IP/base/audio_pll/synthesis/submodules/audio_pll_audio_pll_0.v                         ; audio_pll   ;
; audio_pll/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v     ; yes             ; User Verilog HDL File                        ; H:/juanjm2_git/micArray/I2S_AUD_IP/base/audio_pll/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v     ; audio_pll   ;
; audio_pll/synthesis/submodules/audio_pll_audio_pll_0_audio_pll.v               ; yes             ; User Verilog HDL File                        ; H:/juanjm2_git/micArray/I2S_AUD_IP/base/audio_pll/synthesis/submodules/audio_pll_audio_pll_0_audio_pll.v               ; audio_pll   ;
; i2s_receive.v                                                                  ; yes             ; User Verilog HDL File                        ; H:/juanjm2_git/micArray/I2S_AUD_IP/base/i2s_receive.v                                                                  ;             ;
; part1.sv                                                                       ; yes             ; User SystemVerilog HDL File                  ; H:/juanjm2_git/micArray/I2S_AUD_IP/base/part1.sv                                                                       ;             ;
; volumeControl.sv                                                               ; yes             ; User SystemVerilog HDL File                  ; H:/juanjm2_git/micArray/I2S_AUD_IP/base/volumeControl.sv                                                               ;             ;
; altera_pll.v                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v                                                    ;             ;
; altera_syncram.tdf                                                             ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_syncram.tdf                                              ;             ;
; db/altera_syncram_j914.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; H:/juanjm2_git/micArray/I2S_AUD_IP/base/db/altera_syncram_j914.tdf                                                     ;             ;
; db/altsyncram_kmb4.tdf                                                         ; yes             ; Auto-Generated Megafunction                  ; H:/juanjm2_git/micArray/I2S_AUD_IP/base/db/altsyncram_kmb4.tdf                                                         ;             ;
; db/altera_syncram_gfv3.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; H:/juanjm2_git/micArray/I2S_AUD_IP/base/db/altera_syncram_gfv3.tdf                                                     ;             ;
; db/altsyncram_hs94.tdf                                                         ; yes             ; Auto-Generated Megafunction                  ; H:/juanjm2_git/micArray/I2S_AUD_IP/base/db/altsyncram_hs94.tdf                                                         ;             ;
; scfifo.tdf                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf                                                      ;             ;
; a_regfifo.inc                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_regfifo.inc                                                   ;             ;
; a_dpfifo.inc                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                    ;             ;
; a_i2fifo.inc                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                    ;             ;
; a_fffifo.inc                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_fffifo.inc                                                    ;             ;
; a_f2fifo.inc                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                    ;             ;
; aglobal171.inc                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/aglobal171.inc                                                  ;             ;
; db/scfifo_7ba1.tdf                                                             ; yes             ; Auto-Generated Megafunction                  ; H:/juanjm2_git/micArray/I2S_AUD_IP/base/db/scfifo_7ba1.tdf                                                             ;             ;
; db/a_dpfifo_q2a1.tdf                                                           ; yes             ; Auto-Generated Megafunction                  ; H:/juanjm2_git/micArray/I2S_AUD_IP/base/db/a_dpfifo_q2a1.tdf                                                           ;             ;
; db/altsyncram_n3i1.tdf                                                         ; yes             ; Auto-Generated Megafunction                  ; H:/juanjm2_git/micArray/I2S_AUD_IP/base/db/altsyncram_n3i1.tdf                                                         ;             ;
; db/cmpr_6l8.tdf                                                                ; yes             ; Auto-Generated Megafunction                  ; H:/juanjm2_git/micArray/I2S_AUD_IP/base/db/cmpr_6l8.tdf                                                                ;             ;
; db/cntr_h2b.tdf                                                                ; yes             ; Auto-Generated Megafunction                  ; H:/juanjm2_git/micArray/I2S_AUD_IP/base/db/cntr_h2b.tdf                                                                ;             ;
; db/cntr_u27.tdf                                                                ; yes             ; Auto-Generated Megafunction                  ; H:/juanjm2_git/micArray/I2S_AUD_IP/base/db/cntr_u27.tdf                                                                ;             ;
; db/cntr_i2b.tdf                                                                ; yes             ; Auto-Generated Megafunction                  ; H:/juanjm2_git/micArray/I2S_AUD_IP/base/db/cntr_i2b.tdf                                                                ;             ;
; sld_signaltap.vhd                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                               ;             ;
; sld_signaltap_impl.vhd                                                         ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                          ;             ;
; sld_ela_control.vhd                                                            ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                             ;             ;
; lpm_shiftreg.tdf                                                               ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                ;             ;
; lpm_constant.inc                                                               ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_constant.inc                                                ;             ;
; dffeea.inc                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/dffeea.inc                                                      ;             ;
; sld_mbpmg.vhd                                                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                   ;             ;
; sld_ela_trigger_flow_mgr.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                    ;             ;
; sld_buffer_manager.vhd                                                         ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                          ;             ;
; altsyncram.tdf                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf                                                  ;             ;
; stratix_ram_block.inc                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                           ;             ;
; lpm_mux.inc                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.inc                                                     ;             ;
; lpm_decode.inc                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_decode.inc                                                  ;             ;
; a_rdenreg.inc                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                   ;             ;
; altrom.inc                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altrom.inc                                                      ;             ;
; altram.inc                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altram.inc                                                      ;             ;
; altdpram.inc                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altdpram.inc                                                    ;             ;
; db/altsyncram_uk84.tdf                                                         ; yes             ; Auto-Generated Megafunction                  ; H:/juanjm2_git/micArray/I2S_AUD_IP/base/db/altsyncram_uk84.tdf                                                         ;             ;
; altdpram.tdf                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altdpram.tdf                                                    ;             ;
; memmodes.inc                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/others/maxplus2/memmodes.inc                                                  ;             ;
; a_hdffe.inc                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_hdffe.inc                                                     ;             ;
; alt_le_rden_reg.inc                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                             ;             ;
; altsyncram.inc                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.inc                                                  ;             ;
; lpm_mux.tdf                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                     ;             ;
; muxlut.inc                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/muxlut.inc                                                      ;             ;
; bypassff.inc                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/bypassff.inc                                                    ;             ;
; altshift.inc                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altshift.inc                                                    ;             ;
; db/mux_glc.tdf                                                                 ; yes             ; Auto-Generated Megafunction                  ; H:/juanjm2_git/micArray/I2S_AUD_IP/base/db/mux_glc.tdf                                                                 ;             ;
; lpm_decode.tdf                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_decode.tdf                                                  ;             ;
; declut.inc                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/declut.inc                                                      ;             ;
; lpm_compare.inc                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_compare.inc                                                 ;             ;
; db/decode_vnf.tdf                                                              ; yes             ; Auto-Generated Megafunction                  ; H:/juanjm2_git/micArray/I2S_AUD_IP/base/db/decode_vnf.tdf                                                              ;             ;
; lpm_counter.tdf                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_counter.tdf                                                 ;             ;
; lpm_add_sub.inc                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                 ;             ;
; cmpconst.inc                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/cmpconst.inc                                                    ;             ;
; lpm_counter.inc                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_counter.inc                                                 ;             ;
; alt_counter_stratix.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                         ;             ;
; db/cntr_pai.tdf                                                                ; yes             ; Auto-Generated Megafunction                  ; H:/juanjm2_git/micArray/I2S_AUD_IP/base/db/cntr_pai.tdf                                                                ;             ;
; db/cmpr_g9c.tdf                                                                ; yes             ; Auto-Generated Megafunction                  ; H:/juanjm2_git/micArray/I2S_AUD_IP/base/db/cmpr_g9c.tdf                                                                ;             ;
; db/cntr_a2j.tdf                                                                ; yes             ; Auto-Generated Megafunction                  ; H:/juanjm2_git/micArray/I2S_AUD_IP/base/db/cntr_a2j.tdf                                                                ;             ;
; db/cntr_39i.tdf                                                                ; yes             ; Auto-Generated Megafunction                  ; H:/juanjm2_git/micArray/I2S_AUD_IP/base/db/cntr_39i.tdf                                                                ;             ;
; db/cmpr_d9c.tdf                                                                ; yes             ; Auto-Generated Megafunction                  ; H:/juanjm2_git/micArray/I2S_AUD_IP/base/db/cmpr_d9c.tdf                                                                ;             ;
; db/cntr_lri.tdf                                                                ; yes             ; Auto-Generated Megafunction                  ; H:/juanjm2_git/micArray/I2S_AUD_IP/base/db/cntr_lri.tdf                                                                ;             ;
; sld_rom_sr.vhd                                                                 ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                  ;             ;
; sld_jtag_endpoint_adapter.vhd                                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                   ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                              ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                               ;             ;
; sld_hub.vhd                                                                    ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_hub.vhd                                                     ; altera_sld  ;
; db/ip/sld503eae75/alt_sld_fab.v                                                ; yes             ; Encrypted Auto-Found Verilog HDL File        ; H:/juanjm2_git/micArray/I2S_AUD_IP/base/db/ip/sld503eae75/alt_sld_fab.v                                                ; alt_sld_fab ;
; db/ip/sld503eae75/submodules/alt_sld_fab_alt_sld_fab.v                         ; yes             ; Encrypted Auto-Found Verilog HDL File        ; H:/juanjm2_git/micArray/I2S_AUD_IP/base/db/ip/sld503eae75/submodules/alt_sld_fab_alt_sld_fab.v                         ; alt_sld_fab ;
; db/ip/sld503eae75/submodules/alt_sld_fab_alt_sld_fab_ident.sv                  ; yes             ; Auto-Found SystemVerilog HDL File            ; H:/juanjm2_git/micArray/I2S_AUD_IP/base/db/ip/sld503eae75/submodules/alt_sld_fab_alt_sld_fab_ident.sv                  ; alt_sld_fab ;
; db/ip/sld503eae75/submodules/alt_sld_fab_alt_sld_fab_presplit.sv               ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; H:/juanjm2_git/micArray/I2S_AUD_IP/base/db/ip/sld503eae75/submodules/alt_sld_fab_alt_sld_fab_presplit.sv               ; alt_sld_fab ;
; db/ip/sld503eae75/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd             ; yes             ; Encrypted Auto-Found VHDL File               ; H:/juanjm2_git/micArray/I2S_AUD_IP/base/db/ip/sld503eae75/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd             ; alt_sld_fab ;
; db/ip/sld503eae75/submodules/alt_sld_fab_alt_sld_fab_splitter.sv               ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; H:/juanjm2_git/micArray/I2S_AUD_IP/base/db/ip/sld503eae75/submodules/alt_sld_fab_alt_sld_fab_splitter.sv               ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                               ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                ;             ;
+--------------------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------+-------------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 2099           ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 1515           ;
;     -- 7 input functions                    ; 0              ;
;     -- 6 input functions                    ; 291            ;
;     -- 5 input functions                    ; 413            ;
;     -- 4 input functions                    ; 126            ;
;     -- <=3 input functions                  ; 685            ;
; Memory ALUT usage                           ; 32             ;
;     -- 64-address deep                      ; 0              ;
;     -- 32-address deep                      ; 32             ;
;                                             ;                ;
; Dedicated logic registers                   ; 3738           ;
;                                             ;                ;
; I/O pins                                    ; 29             ;
; Total MLAB memory bits                      ; 64             ;
; Total block memory bits                     ; 1175552        ;
;                                             ;                ;
; Total DSP Blocks                            ; 2              ;
;                                             ;                ;
; Total PLLs                                  ; 1              ;
;     -- PLLs                                 ; 1              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 3130           ;
; Total fan-out                               ; 24157          ;
; Average fan-out                             ; 4.27           ;
+---------------------------------------------+----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                               ; Entity Name                               ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+--------------+
; |part1                                                                                                                                  ; 1515 (1)            ; 3738 (0)                  ; 1175552           ; 2          ; 29   ; 0            ; |part1                                                                                                                                                                                                                                                                                                                                            ; part1                                     ; work         ;
;    |aud_setup:fir_setup|                                                                                                                ; 737 (0)             ; 834 (0)                   ; 20480             ; 2          ; 0    ; 0            ; |part1|aud_setup:fir_setup                                                                                                                                                                                                                                                                                                                        ; aud_setup                                 ; aud_setup    ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|aud_setup:fir_setup|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                 ; altera_reset_controller                   ; aud_setup    ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|aud_setup:fir_setup|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                      ; altera_reset_synchronizer                 ; aud_setup    ;
;       |aud_setup_FIR_LEFT:fir_left|                                                                                                     ; 169 (0)             ; 241 (0)                   ; 2048              ; 1          ; 0    ; 0            ; |part1|aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left                                                                                                                                                                                                                                                                                            ; aud_setup_FIR_LEFT                        ; aud_setup    ;
;          |aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|                                                                           ; 169 (0)             ; 241 (0)                   ; 2048              ; 1          ; 0    ; 0            ; |part1|aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst                                                                                                                                                                                                                                         ; aud_setup_FIR_LEFT_ast                    ; aud_setup    ;
;             |aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|                                                              ; 169 (169)           ; 208 (182)                 ; 2048              ; 1          ; 0    ; 0            ; |part1|aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core                                                                                                                                                                            ; aud_setup_FIR_LEFT_rtl_core               ; aud_setup    ;
;                |altera_syncram:d_xIn_0_13_mem_dmem|                                                                                     ; 0 (0)               ; 17 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |part1|aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem                                                                                                                                         ; altera_syncram                            ; work         ;
;                   |altera_syncram_j914:auto_generated|                                                                                  ; 0 (0)               ; 17 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |part1|aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_j914:auto_generated                                                                                                      ; altera_syncram_j914                       ; work         ;
;                      |altsyncram_kmb4:altsyncram1|                                                                                      ; 0 (0)               ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |part1|aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1                                                                          ; altsyncram_kmb4                           ; work         ;
;                |altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|                                                                             ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |part1|aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem                                                                                                                                 ; altera_syncram                            ; work         ;
;                   |altera_syncram_gfv3:auto_generated|                                                                                  ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |part1|aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_gfv3:auto_generated                                                                                              ; altera_syncram_gfv3                       ; work         ;
;                      |altsyncram_hs94:altsyncram1|                                                                                      ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |part1|aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_gfv3:auto_generated|altsyncram_hs94:altsyncram1                                                                  ; altsyncram_hs94                           ; work         ;
;                |dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13|                                                                           ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13                                                                                                                               ; dspba_delay                               ; aud_setup    ;
;                |dspba_delay:d_u0_m0_wo0_compute_q_14|                                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_14                                                                                                                                       ; dspba_delay                               ; aud_setup    ;
;                |dspba_delay:d_u0_m0_wo0_compute_q_15|                                                                                   ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_15                                                                                                                                       ; dspba_delay                               ; aud_setup    ;
;                |dspba_delay:u0_m0_wo0_compute|                                                                                          ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute                                                                                                                                              ; dspba_delay                               ; aud_setup    ;
;                |dspba_delay:u0_m0_wo0_memread|                                                                                          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread                                                                                                                                              ; dspba_delay                               ; aud_setup    ;
;             |auk_dspip_avalon_streaming_source_hpfir:source|                                                                            ; 0 (0)               ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |part1|aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source                                                                                                                                                                                          ; auk_dspip_avalon_streaming_source_hpfir   ; aud_setup    ;
;       |aud_setup_FIR_LEFT:fir_right|                                                                                                    ; 168 (0)             ; 239 (0)                   ; 2048              ; 1          ; 0    ; 0            ; |part1|aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right                                                                                                                                                                                                                                                                                           ; aud_setup_FIR_LEFT                        ; aud_setup    ;
;          |aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|                                                                           ; 168 (0)             ; 239 (0)                   ; 2048              ; 1          ; 0    ; 0            ; |part1|aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst                                                                                                                                                                                                                                        ; aud_setup_FIR_LEFT_ast                    ; aud_setup    ;
;             |aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|                                                              ; 168 (168)           ; 206 (180)                 ; 2048              ; 1          ; 0    ; 0            ; |part1|aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core                                                                                                                                                                           ; aud_setup_FIR_LEFT_rtl_core               ; aud_setup    ;
;                |altera_syncram:d_xIn_0_13_mem_dmem|                                                                                     ; 0 (0)               ; 17 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |part1|aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem                                                                                                                                        ; altera_syncram                            ; work         ;
;                   |altera_syncram_j914:auto_generated|                                                                                  ; 0 (0)               ; 17 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |part1|aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_j914:auto_generated                                                                                                     ; altera_syncram_j914                       ; work         ;
;                      |altsyncram_kmb4:altsyncram1|                                                                                      ; 0 (0)               ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |part1|aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1                                                                         ; altsyncram_kmb4                           ; work         ;
;                |altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|                                                                             ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |part1|aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem                                                                                                                                ; altera_syncram                            ; work         ;
;                   |altera_syncram_gfv3:auto_generated|                                                                                  ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |part1|aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_gfv3:auto_generated                                                                                             ; altera_syncram_gfv3                       ; work         ;
;                      |altsyncram_hs94:altsyncram1|                                                                                      ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |part1|aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_gfv3:auto_generated|altsyncram_hs94:altsyncram1                                                                 ; altsyncram_hs94                           ; work         ;
;                |dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13|                                                                           ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13                                                                                                                              ; dspba_delay                               ; aud_setup    ;
;                |dspba_delay:d_u0_m0_wo0_compute_q_14|                                                                                   ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_14                                                                                                                                      ; dspba_delay                               ; aud_setup    ;
;                |dspba_delay:d_u0_m0_wo0_compute_q_15|                                                                                   ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_15                                                                                                                                      ; dspba_delay                               ; aud_setup    ;
;                |dspba_delay:u0_m0_wo0_compute|                                                                                          ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute                                                                                                                                             ; dspba_delay                               ; aud_setup    ;
;                |dspba_delay:u0_m0_wo0_memread|                                                                                          ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread                                                                                                                                             ; dspba_delay                               ; aud_setup    ;
;             |auk_dspip_avalon_streaming_source_hpfir:source|                                                                            ; 0 (0)               ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |part1|aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source                                                                                                                                                                                         ; auk_dspip_avalon_streaming_source_hpfir   ; aud_setup    ;
;       |aud_setup_audio_0:audio_0|                                                                                                       ; 279 (14)            ; 244 (2)                   ; 16384             ; 0          ; 0    ; 0            ; |part1|aud_setup:fir_setup|aud_setup_audio_0:audio_0                                                                                                                                                                                                                                                                                              ; aud_setup_audio_0                         ; aud_setup    ;
;          |altera_up_audio_in_deserializer:Audio_In_Deserializer|                                                                        ; 108 (5)             ; 120 (48)                  ; 8192              ; 0          ; 0    ; 0            ; |part1|aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer                                                                                                                                                                                                                                        ; altera_up_audio_in_deserializer           ; aud_setup    ;
;             |altera_up_audio_bit_counter:Audio_Out_Bit_Counter|                                                                         ; 9 (9)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter                                                                                                                                                                                      ; altera_up_audio_bit_counter               ; aud_setup    ;
;             |altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|                                                                            ; 47 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |part1|aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO                                                                                                                                                                                         ; altera_up_sync_fifo                       ; aud_setup    ;
;                |scfifo:Sync_FIFO|                                                                                                       ; 47 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |part1|aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO                                                                                                                                                                        ; scfifo                                    ; work         ;
;                   |scfifo_7ba1:auto_generated|                                                                                          ; 47 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |part1|aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated                                                                                                                                             ; scfifo_7ba1                               ; work         ;
;                      |a_dpfifo_q2a1:dpfifo|                                                                                             ; 47 (25)             ; 33 (13)                   ; 4096              ; 0          ; 0    ; 0            ; |part1|aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo                                                                                                                        ; a_dpfifo_q2a1                             ; work         ;
;                         |altsyncram_n3i1:FIFOram|                                                                                       ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |part1|aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram                                                                                                ; altsyncram_n3i1                           ; work         ;
;                         |cntr_h2b:rd_ptr_msb|                                                                                           ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb                                                                                                    ; cntr_h2b                                  ; work         ;
;                         |cntr_i2b:wr_ptr|                                                                                               ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr                                                                                                        ; cntr_i2b                                  ; work         ;
;                         |cntr_u27:usedw_counter|                                                                                        ; 7 (7)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter                                                                                                 ; cntr_u27                                  ; work         ;
;             |altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|                                                                           ; 47 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |part1|aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO                                                                                                                                                                                        ; altera_up_sync_fifo                       ; aud_setup    ;
;                |scfifo:Sync_FIFO|                                                                                                       ; 47 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |part1|aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO                                                                                                                                                                       ; scfifo                                    ; work         ;
;                   |scfifo_7ba1:auto_generated|                                                                                          ; 47 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |part1|aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated                                                                                                                                            ; scfifo_7ba1                               ; work         ;
;                      |a_dpfifo_q2a1:dpfifo|                                                                                             ; 47 (25)             ; 33 (13)                   ; 4096              ; 0          ; 0    ; 0            ; |part1|aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo                                                                                                                       ; a_dpfifo_q2a1                             ; work         ;
;                         |altsyncram_n3i1:FIFOram|                                                                                       ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |part1|aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram                                                                                               ; altsyncram_n3i1                           ; work         ;
;                         |cntr_h2b:rd_ptr_msb|                                                                                           ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb                                                                                                   ; cntr_h2b                                  ; work         ;
;                         |cntr_i2b:wr_ptr|                                                                                               ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr                                                                                                       ; cntr_i2b                                  ; work         ;
;                         |cntr_u27:usedw_counter|                                                                                        ; 7 (7)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter                                                                                                ; cntr_u27                                  ; work         ;
;          |altera_up_audio_out_serializer:Audio_Out_Serializer|                                                                          ; 154 (59)            ; 116 (50)                  ; 8192              ; 0          ; 0    ; 0            ; |part1|aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer                                                                                                                                                                                                                                          ; altera_up_audio_out_serializer            ; aud_setup    ;
;             |altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|                                                                           ; 47 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |part1|aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO                                                                                                                                                                                          ; altera_up_sync_fifo                       ; aud_setup    ;
;                |scfifo:Sync_FIFO|                                                                                                       ; 47 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |part1|aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO                                                                                                                                                                         ; scfifo                                    ; work         ;
;                   |scfifo_7ba1:auto_generated|                                                                                          ; 47 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |part1|aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated                                                                                                                                              ; scfifo_7ba1                               ; work         ;
;                      |a_dpfifo_q2a1:dpfifo|                                                                                             ; 47 (24)             ; 33 (13)                   ; 4096              ; 0          ; 0    ; 0            ; |part1|aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo                                                                                                                         ; a_dpfifo_q2a1                             ; work         ;
;                         |altsyncram_n3i1:FIFOram|                                                                                       ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |part1|aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram                                                                                                 ; altsyncram_n3i1                           ; work         ;
;                         |cntr_h2b:rd_ptr_msb|                                                                                           ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb                                                                                                     ; cntr_h2b                                  ; work         ;
;                         |cntr_i2b:wr_ptr|                                                                                               ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr                                                                                                         ; cntr_i2b                                  ; work         ;
;                         |cntr_u27:usedw_counter|                                                                                        ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter                                                                                                  ; cntr_u27                                  ; work         ;
;             |altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|                                                                          ; 48 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |part1|aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO                                                                                                                                                                                         ; altera_up_sync_fifo                       ; aud_setup    ;
;                |scfifo:Sync_FIFO|                                                                                                       ; 48 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |part1|aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO                                                                                                                                                                        ; scfifo                                    ; work         ;
;                   |scfifo_7ba1:auto_generated|                                                                                          ; 48 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |part1|aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated                                                                                                                                             ; scfifo_7ba1                               ; work         ;
;                      |a_dpfifo_q2a1:dpfifo|                                                                                             ; 48 (25)             ; 33 (13)                   ; 4096              ; 0          ; 0    ; 0            ; |part1|aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo                                                                                                                        ; a_dpfifo_q2a1                             ; work         ;
;                         |altsyncram_n3i1:FIFOram|                                                                                       ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |part1|aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram                                                                                                ; altsyncram_n3i1                           ; work         ;
;                         |cntr_h2b:rd_ptr_msb|                                                                                           ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb                                                                                                    ; cntr_h2b                                  ; work         ;
;                         |cntr_i2b:wr_ptr|                                                                                               ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr                                                                                                        ; cntr_i2b                                  ; work         ;
;                         |cntr_u27:usedw_counter|                                                                                        ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter                                                                                                 ; cntr_u27                                  ; work         ;
;          |altera_up_clock_edge:ADC_Left_Right_Clock_Edges|                                                                              ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_clock_edge:ADC_Left_Right_Clock_Edges                                                                                                                                                                                                                                              ; altera_up_clock_edge                      ; aud_setup    ;
;          |altera_up_clock_edge:Bit_Clock_Edges|                                                                                         ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_clock_edge:Bit_Clock_Edges                                                                                                                                                                                                                                                         ; altera_up_clock_edge                      ; aud_setup    ;
;          |altera_up_clock_edge:DAC_Left_Right_Clock_Edges|                                                                              ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_clock_edge:DAC_Left_Right_Clock_Edges                                                                                                                                                                                                                                              ; altera_up_clock_edge                      ; aud_setup    ;
;       |aud_setup_audio_and_video_config_0:audio_and_video_config_0|                                                                     ; 121 (0)             ; 107 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |part1|aud_setup:fir_setup|aud_setup_audio_and_video_config_0:audio_and_video_config_0                                                                                                                                                                                                                                                            ; aud_setup_audio_and_video_config_0        ; aud_setup    ;
;          |altera_up_av_config_auto_init:AV_Config_Auto_Init|                                                                            ; 11 (11)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |part1|aud_setup:fir_setup|aud_setup_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init                                                                                                                                                                                                          ; altera_up_av_config_auto_init             ; aud_setup    ;
;          |altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|                                                            ; 17 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|aud_setup:fir_setup|aud_setup_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM                                                                                                                                                                                          ; altera_up_av_config_auto_init_ob_de1_soc  ; aud_setup    ;
;             |altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM|                                                              ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|aud_setup:fir_setup|aud_setup_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM                                                                                                                             ; altera_up_av_config_auto_init_ob_adv7180  ; aud_setup    ;
;          |altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|                                                              ; 93 (78)             ; 81 (67)                   ; 0                 ; 0          ; 0    ; 0            ; |part1|aud_setup:fir_setup|aud_setup_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller                                                                                                                                                                                            ; altera_up_av_config_serial_bus_controller ; aud_setup    ;
;             |altera_up_slow_clock_generator:Serial_Config_Clock_Generator|                                                              ; 15 (15)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |part1|aud_setup:fir_setup|aud_setup_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator                                                                                                                               ; altera_up_slow_clock_generator            ; aud_setup    ;
;    |audio_pll:clock_gen|                                                                                                                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|audio_pll:clock_gen                                                                                                                                                                                                                                                                                                                        ; audio_pll                                 ; audio_pll    ;
;       |audio_pll_audio_pll_0:audio_pll_0|                                                                                               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|audio_pll:clock_gen|audio_pll_audio_pll_0:audio_pll_0                                                                                                                                                                                                                                                                                      ; audio_pll_audio_pll_0                     ; audio_pll    ;
;          |audio_pll_audio_pll_0_audio_pll:audio_pll|                                                                                    ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|audio_pll:clock_gen|audio_pll_audio_pll_0:audio_pll_0|audio_pll_audio_pll_0_audio_pll:audio_pll                                                                                                                                                                                                                                            ; audio_pll_audio_pll_0_audio_pll           ; audio_pll    ;
;             |altera_pll:altera_pll_i|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|audio_pll:clock_gen|audio_pll_audio_pll_0:audio_pll_0|audio_pll_audio_pll_0_audio_pll:audio_pll|altera_pll:altera_pll_i                                                                                                                                                                                                                    ; altera_pll                                ; work         ;
;    |i2s_receive:rx1|                                                                                                                    ; 41 (41)             ; 55 (55)                   ; 0                 ; 0          ; 0    ; 0            ; |part1|i2s_receive:rx1                                                                                                                                                                                                                                                                                                                            ; i2s_receive                               ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 92 (1)              ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                                   ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 91 (0)              ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input               ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 91 (0)              ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                               ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 91 (1)              ; 91 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab                   ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 90 (0)              ; 86 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric         ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 90 (56)             ; 86 (58)                   ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                              ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 16 (16)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                                ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                            ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 417 (2)             ; 2744 (282)                ; 1155072           ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                             ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 415 (0)             ; 2462 (0)                  ; 1155072           ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                        ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 415 (68)            ; 2462 (1324)               ; 1155072           ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb                       ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 2 (0)               ; 76 (76)                   ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                                  ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                                ; work         ;
;                   |decode_vnf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                   ; decode_vnf                                ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 1155072           ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                                ; work         ;
;                |altsyncram_uk84:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 1155072           ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_uk84:auto_generated                                                                                                                                                 ; altsyncram_uk84                           ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                              ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                              ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 4 (4)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                             ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 86 (86)             ; 71 (71)                   ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                        ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 173 (1)             ; 721 (1)                   ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                           ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                              ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 141 (0)             ; 705 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger         ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 423 (423)                 ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                              ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 141 (0)             ; 282 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1      ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1      ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1      ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1      ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1      ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1      ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1      ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1      ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1      ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1      ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1      ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1      ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1      ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1      ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1      ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1      ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1      ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1      ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1      ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1      ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1      ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1      ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1      ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1      ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1      ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1      ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1      ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1      ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1      ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1      ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1      ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1      ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1      ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1      ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1      ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1      ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1      ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1      ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1      ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1      ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1|                                                          ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1      ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1       ; sld_sbpmg                                 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                                 ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 31 (31)             ; 11 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr                  ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                              ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 45 (12)             ; 220 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr                    ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 10 (0)              ; 8 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                               ; work         ;
;                   |cntr_pai:auto_generated|                                                                                             ; 10 (10)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_pai:auto_generated                                                             ; cntr_pai                                  ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 13 (0)              ; 13 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                               ; work         ;
;                   |cntr_a2j:auto_generated|                                                                                             ; 13 (13)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_a2j:auto_generated                                                                                      ; cntr_a2j                                  ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                               ; work         ;
;                   |cntr_39i:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_39i:auto_generated                                                                            ; cntr_39i                                  ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 1 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                               ; work         ;
;                   |cntr_lri:auto_generated|                                                                                             ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_lri:auto_generated                                                                               ; cntr_lri                                  ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 0 (0)               ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                              ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 1 (1)               ; 141 (141)                 ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                              ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 1 (1)               ; 25 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                              ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |part1|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                                ; work         ;
;    |volumeControl:vol|                                                                                                                  ; 227 (227)           ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |part1|volumeControl:vol                                                                                                                                                                                                                                                                                                                          ; volumeControl                             ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+---------+------+
; Name                                                                                                                                                                                                                                                                                  ; Type       ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+---------+------+
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|ALTDPRAM_INSTANCE   ; MLAB       ; Simple Dual Port ; 2            ; 16           ; 2            ; 16           ; 32      ; None ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_gfv3:auto_generated|altsyncram_hs94:altsyncram1|ALTSYNCRAM  ; M10K block ; Simple Dual Port ; 128          ; 16           ; 128          ; 16           ; 2048    ; None ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|ALTDPRAM_INSTANCE  ; MLAB       ; Simple Dual Port ; 2            ; 16           ; 2            ; 16           ; 32      ; None ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_gfv3:auto_generated|altsyncram_hs94:altsyncram1|ALTSYNCRAM ; M10K block ; Simple Dual Port ; 128          ; 16           ; 128          ; 16           ; 2048    ; None ;
; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ALTSYNCRAM                                ; AUTO       ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096    ; None ;
; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ALTSYNCRAM                               ; AUTO       ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096    ; None ;
; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ALTSYNCRAM                                 ; AUTO       ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096    ; None ;
; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ALTSYNCRAM                                ; AUTO       ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096    ; None ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_uk84:auto_generated|ALTSYNCRAM                                                                                 ; AUTO       ; Simple Dual Port ; 8192         ; 141          ; 8192         ; 141          ; 1155072 ; None ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+---------+------+


+----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary ;
+-------------------------------+--------------+
; Statistic                     ; Number Used  ;
+-------------------------------+--------------+
; Two Independent 18x18         ; 2            ;
; Total number of DSP blocks    ; 2            ;
;                               ;              ;
; Fixed Point Signed Multiplier ; 2            ;
+-------------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                   ;
+--------+-------------------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name            ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                            ; IP Include File ;
+--------+-------------------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap              ; N/A     ; N/A          ; Licensed     ; |part1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap              ; N/A     ; N/A          ; Licensed     ; |part1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap              ; N/A     ; N/A          ; Licensed     ; |part1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap              ; N/A     ; N/A          ; Licensed     ; |part1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap              ; N/A     ; N/A          ; Licensed     ; |part1|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; N/A    ; Qsys                    ; 17.1    ; N/A          ; N/A          ; |part1|audio_pll:clock_gen                                                                                                                                                                                                                                                 ; audio_pll.qsys  ;
; Altera ; altera_pll              ; 17.1    ; N/A          ; N/A          ; |part1|audio_pll:clock_gen|audio_pll_audio_pll_0:audio_pll_0|audio_pll_audio_pll_0_audio_pll:audio_pll                                                                                                                                                                     ; audio_pll.qsys  ;
; N/A    ; Qsys                    ; 17.1    ; N/A          ; N/A          ; |part1|aud_setup:fir_setup                                                                                                                                                                                                                                                 ; aud_setup.qsys  ;
; Altera ; altera_fir_compiler_ii  ; 17.1    ; N/A          ; N/A          ; |part1|aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left                                                                                                                                                                                                                     ; aud_setup.qsys  ;
; Altera ; altera_fir_compiler_ii  ; 17.1    ; N/A          ; N/A          ; |part1|aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right                                                                                                                                                                                                                    ; aud_setup.qsys  ;
; Altera ; altera_reset_controller ; 17.1    ; N/A          ; N/A          ; |part1|aud_setup:fir_setup|altera_reset_controller:rst_controller                                                                                                                                                                                                          ; aud_setup.qsys  ;
+--------+-------------------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |part1|aud_setup:fir_setup|aud_setup_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer                                                                                                                                                                                               ;
+------------------------------------------+-------------------------------------+-----------------------------------------+------------------------------------+--------------------------------------+------------------------------------------+-------------------------------------+--------------------------------+
; Name                                     ; s_serial_transfer.STATE_6_POST_READ ; s_serial_transfer.STATE_5_READ_TRANSFER ; s_serial_transfer.STATE_4_PRE_READ ; s_serial_transfer.STATE_3_POST_WRITE ; s_serial_transfer.STATE_2_WRITE_TRANSFER ; s_serial_transfer.STATE_1_PRE_WRITE ; s_serial_transfer.STATE_0_IDLE ;
+------------------------------------------+-------------------------------------+-----------------------------------------+------------------------------------+--------------------------------------+------------------------------------------+-------------------------------------+--------------------------------+
; s_serial_transfer.STATE_0_IDLE           ; 0                                   ; 0                                       ; 0                                  ; 0                                    ; 0                                        ; 0                                   ; 0                              ;
; s_serial_transfer.STATE_1_PRE_WRITE      ; 0                                   ; 0                                       ; 0                                  ; 0                                    ; 0                                        ; 1                                   ; 1                              ;
; s_serial_transfer.STATE_2_WRITE_TRANSFER ; 0                                   ; 0                                       ; 0                                  ; 0                                    ; 1                                        ; 0                                   ; 1                              ;
; s_serial_transfer.STATE_3_POST_WRITE     ; 0                                   ; 0                                       ; 0                                  ; 1                                    ; 0                                        ; 0                                   ; 1                              ;
; s_serial_transfer.STATE_4_PRE_READ       ; 0                                   ; 0                                       ; 1                                  ; 0                                    ; 0                                        ; 0                                   ; 1                              ;
; s_serial_transfer.STATE_5_READ_TRANSFER  ; 0                                   ; 1                                       ; 0                                  ; 0                                    ; 0                                        ; 0                                   ; 1                              ;
; s_serial_transfer.STATE_6_POST_READ      ; 1                                   ; 0                                       ; 0                                  ; 0                                    ; 0                                        ; 0                                   ; 1                              ;
+------------------------------------------+-------------------------------------+-----------------------------------------+------------------------------------+--------------------------------------+------------------------------------------+-------------------------------------+--------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |part1|aud_setup:fir_setup|aud_setup_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol                                                                              ;
+---------------------------------------+------------------------------------+------------------------------------+-------------------------------------+---------------------------------------+--------------------------------------+--------------------------------+
; Name                                  ; s_serial_protocol.STATE_5_STOP_BIT ; s_serial_protocol.STATE_4_TRANSFER ; s_serial_protocol.STATE_3_START_BIT ; s_serial_protocol.STATE_2_RESTART_BIT ; s_serial_protocol.STATE_1_INITIALIZE ; s_serial_protocol.STATE_0_IDLE ;
+---------------------------------------+------------------------------------+------------------------------------+-------------------------------------+---------------------------------------+--------------------------------------+--------------------------------+
; s_serial_protocol.STATE_0_IDLE        ; 0                                  ; 0                                  ; 0                                   ; 0                                     ; 0                                    ; 0                              ;
; s_serial_protocol.STATE_1_INITIALIZE  ; 0                                  ; 0                                  ; 0                                   ; 0                                     ; 1                                    ; 1                              ;
; s_serial_protocol.STATE_2_RESTART_BIT ; 0                                  ; 0                                  ; 0                                   ; 1                                     ; 0                                    ; 1                              ;
; s_serial_protocol.STATE_3_START_BIT   ; 0                                  ; 0                                  ; 1                                   ; 0                                     ; 0                                    ; 1                              ;
; s_serial_protocol.STATE_4_TRANSFER    ; 0                                  ; 1                                  ; 0                                   ; 0                                     ; 0                                    ; 1                              ;
; s_serial_protocol.STATE_5_STOP_BIT    ; 1                                  ; 0                                  ; 0                                   ; 0                                     ; 0                                    ; 1                              ;
+---------------------------------------+------------------------------------+------------------------------------+-------------------------------------+---------------------------------------+--------------------------------------+--------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |part1|aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state ;
+-------------------+-----------------+-------------------+-----------------+------------------+-----------------------------------------------------------------------------------+
; Name              ; sink_state.end1 ; sink_state.st_err ; sink_state.run1 ; sink_state.stall ; sink_state.start                                                                  ;
+-------------------+-----------------+-------------------+-----------------+------------------+-----------------------------------------------------------------------------------+
; sink_state.start  ; 0               ; 0                 ; 0               ; 0                ; 0                                                                                 ;
; sink_state.stall  ; 0               ; 0                 ; 0               ; 1                ; 1                                                                                 ;
; sink_state.run1   ; 0               ; 0                 ; 1               ; 0                ; 1                                                                                 ;
; sink_state.st_err ; 0               ; 1                 ; 0               ; 0                ; 1                                                                                 ;
; sink_state.end1   ; 1               ; 0                 ; 0               ; 0                ; 1                                                                                 ;
+-------------------+-----------------+-------------------+-----------------+------------------+-----------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |part1|aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state ;
+-------------------+-----------------+-------------------+-----------------+------------------+----------------------------------------------------------------------------------+
; Name              ; sink_state.end1 ; sink_state.st_err ; sink_state.run1 ; sink_state.stall ; sink_state.start                                                                 ;
+-------------------+-----------------+-------------------+-----------------+------------------+----------------------------------------------------------------------------------+
; sink_state.start  ; 0               ; 0                 ; 0               ; 0                ; 0                                                                                ;
; sink_state.stall  ; 0               ; 0                 ; 0               ; 1                ; 1                                                                                ;
; sink_state.run1   ; 0               ; 0                 ; 1               ; 0                ; 1                                                                                ;
; sink_state.st_err ; 0               ; 1                 ; 0               ; 0                ; 1                                                                                ;
; sink_state.end1   ; 1               ; 0                 ; 0               ; 0                ; 1                                                                                ;
+-------------------+-----------------+-------------------+-----------------+------------------+----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                    ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; aud_setup:fir_setup|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                     ; yes                                                              ; yes                                        ;
; aud_setup:fir_setup|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                     ; yes                                                              ; yes                                        ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_c0[0][0]                                                                             ; yes                                                              ; yes                                        ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_c0[0][1]                                                                             ; yes                                                              ; yes                                        ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_c0[0][2]                                                                             ; yes                                                              ; yes                                        ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_c0[0][3]                                                                             ; yes                                                              ; yes                                        ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_c0[0][4]                                                                             ; yes                                                              ; yes                                        ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_c0[0][5]                                                                             ; yes                                                              ; yes                                        ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_c0[0][6]                                                                             ; yes                                                              ; yes                                        ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_c0[0][7]                                                                             ; yes                                                              ; yes                                        ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_c0[0][8]                                                                             ; yes                                                              ; yes                                        ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_c0[0][9]                                                                             ; yes                                                              ; yes                                        ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_c0[0][10]                                                                            ; yes                                                              ; yes                                        ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_a0[0][0]                                                                             ; yes                                                              ; yes                                        ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_a0[0][1]                                                                             ; yes                                                              ; yes                                        ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_a0[0][2]                                                                             ; yes                                                              ; yes                                        ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_a0[0][3]                                                                             ; yes                                                              ; yes                                        ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_a0[0][4]                                                                             ; yes                                                              ; yes                                        ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_a0[0][5]                                                                             ; yes                                                              ; yes                                        ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_a0[0][6]                                                                             ; yes                                                              ; yes                                        ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_a0[0][7]                                                                             ; yes                                                              ; yes                                        ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_a0[0][8]                                                                             ; yes                                                              ; yes                                        ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_a0[0][9]                                                                             ; yes                                                              ; yes                                        ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_a0[0][10]                                                                            ; yes                                                              ; yes                                        ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_a0[0][11]                                                                            ; yes                                                              ; yes                                        ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_a0[0][12]                                                                            ; yes                                                              ; yes                                        ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_a0[0][13]                                                                            ; yes                                                              ; yes                                        ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_a0[0][14]                                                                            ; yes                                                              ; yes                                        ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_a0[0][15]                                                                            ; yes                                                              ; yes                                        ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_c0[0][0]                                                                            ; yes                                                              ; yes                                        ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_c0[0][1]                                                                            ; yes                                                              ; yes                                        ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_c0[0][2]                                                                            ; yes                                                              ; yes                                        ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_c0[0][3]                                                                            ; yes                                                              ; yes                                        ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_c0[0][4]                                                                            ; yes                                                              ; yes                                        ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_c0[0][5]                                                                            ; yes                                                              ; yes                                        ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_c0[0][6]                                                                            ; yes                                                              ; yes                                        ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_c0[0][7]                                                                            ; yes                                                              ; yes                                        ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_c0[0][8]                                                                            ; yes                                                              ; yes                                        ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_c0[0][9]                                                                            ; yes                                                              ; yes                                        ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_c0[0][10]                                                                           ; yes                                                              ; yes                                        ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_a0[0][0]                                                                            ; yes                                                              ; yes                                        ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_a0[0][1]                                                                            ; yes                                                              ; yes                                        ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_a0[0][2]                                                                            ; yes                                                              ; yes                                        ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_a0[0][3]                                                                            ; yes                                                              ; yes                                        ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_a0[0][4]                                                                            ; yes                                                              ; yes                                        ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_a0[0][5]                                                                            ; yes                                                              ; yes                                        ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_a0[0][6]                                                                            ; yes                                                              ; yes                                        ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_a0[0][7]                                                                            ; yes                                                              ; yes                                        ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_a0[0][8]                                                                            ; yes                                                              ; yes                                        ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_a0[0][9]                                                                            ; yes                                                              ; yes                                        ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_a0[0][10]                                                                           ; yes                                                              ; yes                                        ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_a0[0][11]                                                                           ; yes                                                              ; yes                                        ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_a0[0][12]                                                                           ; yes                                                              ; yes                                        ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_a0[0][13]                                                                           ; yes                                                              ; yes                                        ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_a0[0][14]                                                                           ; yes                                                              ; yes                                        ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_mtree_mult1_0_cma_a0[0][15]                                                                           ; yes                                                              ; yes                                        ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_i[6]                                                                                               ; yes                                                              ; yes                                        ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_i[3]                                                                                               ; yes                                                              ; yes                                        ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_i[0]                                                                                               ; yes                                                              ; yes                                        ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_i[1]                                                                                               ; yes                                                              ; yes                                        ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_i[2]                                                                                               ; yes                                                              ; yes                                        ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_i[4]                                                                                               ; yes                                                              ; yes                                        ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_i[5]                                                                                               ; yes                                                              ; yes                                        ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[0]                                                                                        ; yes                                                              ; yes                                        ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[1]                                                                                        ; yes                                                              ; yes                                        ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[2]                                                                                        ; yes                                                              ; yes                                        ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[3]                                                                                        ; yes                                                              ; yes                                        ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[4]                                                                                        ; yes                                                              ; yes                                        ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[5]                                                                                        ; yes                                                              ; yes                                        ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[6]                                                                                        ; yes                                                              ; yes                                        ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_i[6]                                                                                              ; yes                                                              ; yes                                        ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_i[3]                                                                                              ; yes                                                              ; yes                                        ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_i[0]                                                                                              ; yes                                                              ; yes                                        ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_i[1]                                                                                              ; yes                                                              ; yes                                        ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_i[2]                                                                                              ; yes                                                              ; yes                                        ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_i[4]                                                                                              ; yes                                                              ; yes                                        ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_i[5]                                                                                              ; yes                                                              ; yes                                        ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[0]                                                                                       ; yes                                                              ; yes                                        ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[1]                                                                                       ; yes                                                              ; yes                                        ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[2]                                                                                       ; yes                                                              ; yes                                        ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[3]                                                                                       ; yes                                                              ; yes                                        ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[4]                                                                                       ; yes                                                              ; yes                                        ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[5]                                                                                       ; yes                                                              ; yes                                        ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[6]                                                                                       ; yes                                                              ; yes                                        ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_eq                                                                                                 ; yes                                                              ; yes                                        ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_ca0_eq                                                                                                ; yes                                                              ; yes                                        ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|rdaddr_reg[0]  ; yes                                                              ; yes                                        ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_i[0]                                                                                 ; yes                                                              ; yes                                        ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_i[1]                                                                                 ; yes                                                              ; yes                                        ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_i[2]                                                                                 ; yes                                                              ; yes                                        ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_i[3]                                                                                 ; yes                                                              ; yes                                        ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_i[4]                                                                                 ; yes                                                              ; yes                                        ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_i[5]                                                                                 ; yes                                                              ; yes                                        ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_i[6]                                                                                 ; yes                                                              ; yes                                        ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1|rdaddr_reg[0] ; yes                                                              ; yes                                        ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_i[0]                                                                                ; yes                                                              ; yes                                        ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_i[1]                                                                                ; yes                                                              ; yes                                        ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_i[2]                                                                                ; yes                                                              ; yes                                        ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_i[3]                                                                                ; yes                                                              ; yes                                        ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_i[4]                                                                                ; yes                                                              ; yes                                        ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_i[5]                                                                                ; yes                                                              ; yes                                        ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_i[6]                                                                                ; yes                                                              ; yes                                        ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|d_xIn_0_13_rdcnt_i[0]                                                                                            ; yes                                                              ; yes                                        ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[7]                                                                           ; yes                                                              ; yes                                        ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_i[0]                                                                                 ; yes                                                              ; yes                                        ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_i[1]                                                                                 ; yes                                                              ; yes                                        ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_i[2]                                                                                 ; yes                                                              ; yes                                        ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_i[3]                                                                                 ; yes                                                              ; yes                                        ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_i[4]                                                                                 ; yes                                                              ; yes                                        ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_i[5]                                                                                 ; yes                                                              ; yes                                        ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_i[6]                                                                                 ; yes                                                              ; yes                                        ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|d_xIn_0_13_rdcnt_i[0]                                                                                           ; yes                                                              ; yes                                        ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[7]                                                                          ; yes                                                              ; yes                                        ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_i[0]                                                                                ; yes                                                              ; yes                                        ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_i[1]                                                                                ; yes                                                              ; yes                                        ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_i[2]                                                                                ; yes                                                              ; yes                                        ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_i[3]                                                                                ; yes                                                              ; yes                                        ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_i[4]                                                                                ; yes                                                              ; yes                                        ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_i[5]                                                                                ; yes                                                              ; yes                                        ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_i[6]                                                                                ; yes                                                              ; yes                                        ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_eq                                                                                   ; yes                                                              ; yes                                        ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_eq                                                                                  ; yes                                                              ; yes                                        ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[6]                                                                           ; yes                                                              ; yes                                        ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[6]                                                                          ; yes                                                              ; yes                                        ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[5]                                                                           ; yes                                                              ; yes                                        ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[5]                                                                          ; yes                                                              ; yes                                        ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[4]                                                                           ; yes                                                              ; yes                                        ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[4]                                                                          ; yes                                                              ; yes                                        ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[3]                                                                           ; yes                                                              ; yes                                        ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[3]                                                                          ; yes                                                              ; yes                                        ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[2]                                                                           ; yes                                                              ; yes                                        ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[2]                                                                          ; yes                                                              ; yes                                        ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[1]                                                                           ; yes                                                              ; yes                                        ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[1]                                                                          ; yes                                                              ; yes                                        ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[0]                                                                           ; yes                                                              ; yes                                        ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[0]                                                                          ; yes                                                              ; yes                                        ;
; Total number of protected registers is 136                                                                                                                                                                                                                                       ;                                                                  ;                                            ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                            ; Reason for Removal                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; counter[0]                                                                                                                                                                                               ; Stuck at GND due to stuck port clock                                                                                                                                                                                     ;
; ready_read_now                                                                                                                                                                                           ; Stuck at GND due to stuck port clock                                                                                                                                                                                     ;
; counter[1,2]                                                                                                                                                                                             ; Stuck at GND due to stuck port clock                                                                                                                                                                                     ;
; altera_up_clock_edge:detect|last_test_clk                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                              ;
; altera_up_clock_edge:detect|cur_test_clk                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                              ;
; aud_setup:fir_setup|aud_setup_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[0,9,18]                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                   ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[7] ; Stuck at GND due to stuck port data_in                                                                                                                                                                                   ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[7]  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                   ;
; aud_setup:fir_setup|aud_setup_audio_and_video_config_0:audio_and_video_config_0|data_reg[0..8]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                   ;
; aud_setup:fir_setup|aud_setup_audio_and_video_config_0:audio_and_video_config_0|address_reg[0..7]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                   ;
; aud_setup:fir_setup|aud_setup_audio_and_video_config_0:audio_and_video_config_0|control_reg[16,17]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                   ;
; aud_setup:fir_setup|aud_setup_audio_and_video_config_0:audio_and_video_config_0|address_for_transfer[0..6]                                                                                               ; Merged with aud_setup:fir_setup|aud_setup_audio_and_video_config_0:audio_and_video_config_0|address_for_transfer[7]                                                                                                      ;
; aud_setup:fir_setup|aud_setup_audio_and_video_config_0:audio_and_video_config_0|device_for_transfer[0]                                                                                                   ; Merged with aud_setup:fir_setup|aud_setup_audio_and_video_config_0:audio_and_video_config_0|device_for_transfer[1]                                                                                                       ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_aseq_q[0]                     ; Merged with aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[8] ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_oseq_q[0]                     ; Merged with aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[8] ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_aseq_q[0]                      ; Merged with aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_aseq_clkproc:u0_m0_wo0_aseq_c[8]  ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_oseq_q[0]                      ; Merged with aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[8]  ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|d_xIn_0_13_sticky_ena_q[0]              ; Merged with aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|d_xIn_0_13_sticky_ena_q[0]                   ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|d_xIn_0_13_cmpReg_q[0]                  ; Merged with aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|d_xIn_0_13_cmpReg_q[0]                       ;
; aud_setup:fir_setup|aud_setup_audio_and_video_config_0:audio_and_video_config_0|address_for_transfer[7]                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                   ;
; aud_setup:fir_setup|aud_setup_audio_and_video_config_0:audio_and_video_config_0|device_for_transfer[1]                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                   ;
; aud_setup:fir_setup|aud_setup_audio_and_video_config_0:audio_and_video_config_0|external_read_transfer                                                                                                   ; Lost fanout                                                                                                                                                                                                              ;
; aud_setup:fir_setup|aud_setup_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[19,20,22,26]                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                   ;
; aud_setup:fir_setup|aud_setup_audio_and_video_config_0:audio_and_video_config_0|start_external_transfer                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                   ;
; aud_setup:fir_setup|aud_setup_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[21,23]                                                        ; Merged with aud_setup:fir_setup|aud_setup_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[24]                                                               ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.start                                          ; Lost fanout                                                                                                                                                                                                              ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.stall                                          ; Lost fanout                                                                                                                                                                                                              ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.run1                                           ; Lost fanout                                                                                                                                                                                                              ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.st_err                                         ; Lost fanout                                                                                                                                                                                                              ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.end1                                           ; Lost fanout                                                                                                                                                                                                              ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.start                                           ; Lost fanout                                                                                                                                                                                                              ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.stall                                           ; Lost fanout                                                                                                                                                                                                              ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.run1                                            ; Lost fanout                                                                                                                                                                                                              ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.st_err                                          ; Lost fanout                                                                                                                                                                                                              ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.end1                                            ; Lost fanout                                                                                                                                                                                                              ;
; aud_setup:fir_setup|aud_setup_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer.STATE_1_PRE_WRITE                                                                                      ; Lost fanout                                                                                                                                                                                                              ;
; aud_setup:fir_setup|aud_setup_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer.STATE_4_PRE_READ                                                                                       ; Lost fanout                                                                                                                                                                                                              ;
; aud_setup:fir_setup|aud_setup_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer~2                                                                                                      ; Lost fanout                                                                                                                                                                                                              ;
; aud_setup:fir_setup|aud_setup_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer~3                                                                                                      ; Lost fanout                                                                                                                                                                                                              ;
; aud_setup:fir_setup|aud_setup_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer~4                                                                                                      ; Lost fanout                                                                                                                                                                                                              ;
; aud_setup:fir_setup|aud_setup_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol~2                                      ; Lost fanout                                                                                                                                                                                                              ;
; aud_setup:fir_setup|aud_setup_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol~3                                      ; Lost fanout                                                                                                                                                                                                              ;
; aud_setup:fir_setup|aud_setup_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|s_serial_protocol~4                                      ; Lost fanout                                                                                                                                                                                                              ;
; aud_setup:fir_setup|aud_setup_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer.STATE_0_IDLE                                                                                           ; Lost fanout                                                                                                                                                                                                              ;
; aud_setup:fir_setup|aud_setup_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer.STATE_2_WRITE_TRANSFER                                                                                 ; Lost fanout                                                                                                                                                                                                              ;
; aud_setup:fir_setup|aud_setup_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer.STATE_3_POST_WRITE                                                                                     ; Lost fanout                                                                                                                                                                                                              ;
; aud_setup:fir_setup|aud_setup_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer.STATE_5_READ_TRANSFER                                                                                  ; Lost fanout                                                                                                                                                                                                              ;
; aud_setup:fir_setup|aud_setup_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer.STATE_6_POST_READ                                                                                      ; Lost fanout                                                                                                                                                                                                              ;
; Total Number of Removed Registers = 77                                                                                                                                                                   ;                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                   ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; counter[0]                                                                                                                                                      ; Stuck at GND              ; altera_up_clock_edge:detect|last_test_clk,                                                                                                                     ;
;                                                                                                                                                                 ; due to stuck port clock   ; altera_up_clock_edge:detect|cur_test_clk                                                                                                                       ;
; aud_setup:fir_setup|aud_setup_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer~2                                                             ; Lost Fanouts              ; aud_setup:fir_setup|aud_setup_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer.STATE_2_WRITE_TRANSFER,                                      ;
;                                                                                                                                                                 ;                           ; aud_setup:fir_setup|aud_setup_audio_and_video_config_0:audio_and_video_config_0|s_serial_transfer.STATE_5_READ_TRANSFER                                        ;
; aud_setup:fir_setup|aud_setup_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|data_out[9]                   ; Stuck at GND              ; aud_setup:fir_setup|aud_setup_audio_and_video_config_0:audio_and_video_config_0|external_read_transfer                                                         ;
;                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                ;
; aud_setup:fir_setup|aud_setup_audio_and_video_config_0:audio_and_video_config_0|address_reg[7]                                                                  ; Stuck at GND              ; aud_setup:fir_setup|aud_setup_audio_and_video_config_0:audio_and_video_config_0|address_for_transfer[7]                                                        ;
;                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                ;
; aud_setup:fir_setup|aud_setup_audio_and_video_config_0:audio_and_video_config_0|control_reg[17]                                                                 ; Stuck at GND              ; aud_setup:fir_setup|aud_setup_audio_and_video_config_0:audio_and_video_config_0|device_for_transfer[1]                                                         ;
;                                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.stall ; Lost Fanouts              ; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.end1 ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.stall  ; Lost Fanouts              ; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|sink_state.end1  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3738  ;
; Number of registers using Synchronous Clear  ; 419   ;
; Number of registers using Synchronous Load   ; 350   ;
; Number of registers using Asynchronous Clear ; 1219  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1233  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; aud_setup:fir_setup|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                   ; 813     ;
; aud_setup:fir_setup|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                    ; 1       ;
; aud_setup:fir_setup|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                    ; 1       ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm0_q[2]                                                                                                                                              ; 1       ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm0_q[3]                                                                                                                                              ; 1       ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm0_q[4]                                                                                                                                              ; 1       ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm0_q[5]                                                                                                                                              ; 1       ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm0_q[6]                                                                                                                                              ; 1       ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm0_q[7]                                                                                                                                              ; 1       ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm0_q[8]                                                                                                                                              ; 3       ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[2]                                                                                                                     ; 2       ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[1]                                                                                                                     ; 2       ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[6]                                                                                                                     ; 2       ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm0_q[2]                                                                                                                                             ; 1       ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm0_q[3]                                                                                                                                             ; 1       ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm0_q[4]                                                                                                                                             ; 1       ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm0_q[5]                                                                                                                                             ; 1       ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm0_q[6]                                                                                                                                             ; 1       ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm0_q[7]                                                                                                                                             ; 1       ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_cm0_q[8]                                                                                                                                             ; 3       ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[2]                                                                                                                    ; 2       ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[1]                                                                                                                    ; 2       ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_oseq_clkproc:u0_m0_wo0_oseq_c[6]                                                                                                                    ; 2       ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[0]                                                                                                                                       ; 3       ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[2]                                                                                                                                       ; 2       ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[3]                                                                                                                                       ; 2       ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[0]                                                                                                                                      ; 3       ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[2]                                                                                                                                      ; 2       ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_wa0_i[3]                                                                                                                                      ; 2       ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|d_xIn_0_13_wraddr_q[0]                                                                                                                                          ; 1       ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[0]                                                                                                                         ; 1       ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[1]                                                                                                                         ; 1       ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[2]                                                                                                                         ; 1       ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[6]                                                                                                                         ; 1       ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|d_xIn_0_13_wraddr_q[0]                                                                                                                                         ; 1       ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[0]                                                                                                                        ; 1       ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[1]                                                                                                                        ; 1       ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[2]                                                                                                                        ; 1       ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_lutreg_q[6]                                                                                                                        ; 1       ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_i[0]                                                                                                                                ; 9       ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count1_i[0]                                                                                                                               ; 9       ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[6]                                                                                                                          ; 1       ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[6]                                                                                                                         ; 1       ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[6]                                                                                                                ; 1       ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[6]                                                                                                               ; 1       ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[2]                                                                                                                          ; 1       ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[2]                                                                                                                         ; 1       ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[2]                                                                                                                ; 1       ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[2]                                                                                                               ; 1       ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[0]                                                                                                                          ; 2       ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_ra0_count0_inner_i[0]                                                                                                                         ; 2       ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[0]                                                                                                                ; 2       ;
; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|\u0_m0_wo0_run_clkproc:u0_m0_wo0_run_enable_c[0]                                                                                                               ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[12]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 68                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |part1|aud_setup:fir_setup|aud_setup_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init|rom_address[0]                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |part1|aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|data_in_shift_reg[0]                                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |part1|i2s_receive:rx1|counter[0]                                                                                                                                           ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |part1|aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter|bit_counter[4] ;
; 5:1                ; 37 bits   ; 111 LEs       ; 74 LEs               ; 37 LEs                 ; Yes        ; |part1|aud_setup:fir_setup|aud_setup_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|counter[2]           ;
; 6:1                ; 20 bits   ; 80 LEs        ; 40 LEs               ; 40 LEs                 ; Yes        ; |part1|aud_setup:fir_setup|aud_setup_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|shiftreg_data[17]    ;
; 6:1                ; 31 bits   ; 124 LEs       ; 62 LEs               ; 62 LEs                 ; Yes        ; |part1|aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg[17]                                             ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |part1|volumeControl:vol|ShiftLeft0                                                                                                                                         ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |part1|volumeControl:vol|ShiftLeft0                                                                                                                                         ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |part1|volumeControl:vol|ShiftLeft0                                                                                                                                         ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |part1|volumeControl:vol|ShiftLeft1                                                                                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |part1|volumeControl:vol|ShiftLeft0                                                                                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |part1|volumeControl:vol|ShiftLeft0                                                                                                                                         ;
; 4:1                ; 50 bits   ; 100 LEs       ; 100 LEs              ; 0 LEs                  ; No         ; |part1|volumeControl:vol|ShiftLeft1                                                                                                                                         ;
; 6:1                ; 24 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |part1|volumeControl:vol|ShiftLeft1                                                                                                                                         ;
; 9:1                ; 8 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |part1|volumeControl:vol|ShiftLeft0                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst ;
+-----------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                       ;
+-----------------+-------+------+------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15400 ; -    ; -                                                                                        ;
; MESSAGE_DISABLE ; 14130 ; -    ; -                                                                                        ;
; MESSAGE_DISABLE ; 12020 ; -    ; -                                                                                        ;
; MESSAGE_DISABLE ; 12030 ; -    ; -                                                                                        ;
; MESSAGE_DISABLE ; 12010 ; -    ; -                                                                                        ;
; MESSAGE_DISABLE ; 12110 ; -    ; -                                                                                        ;
; MESSAGE_DISABLE ; 14320 ; -    ; -                                                                                        ;
; MESSAGE_DISABLE ; 13410 ; -    ; -                                                                                        ;
; MESSAGE_DISABLE ; 10036 ; -    ; -                                                                                        ;
+-----------------+-------+------+------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core ;
+-----------------------------------------+--------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment                              ; Value  ; From ; To                                                                                                                           ;
+-----------------------------------------+--------+------+------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION         ; OFF    ; -    ; -                                                                                                                            ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ; ON     ; -    ; -                                                                                                                            ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                                            ;
; MESSAGE_DISABLE                         ; 10037  ; -    ; -                                                                                                                            ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                                            ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                                            ;
; MESSAGE_DISABLE                         ; 15400  ; -    ; -                                                                                                                            ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                                            ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                                            ;
; MESSAGE_DISABLE                         ; 12020  ; -    ; -                                                                                                                            ;
; MESSAGE_DISABLE                         ; 12030  ; -    ; -                                                                                                                            ;
; MESSAGE_DISABLE                         ; 12010  ; -    ; -                                                                                                                            ;
; MESSAGE_DISABLE                         ; 12110  ; -    ; -                                                                                                                            ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                                            ;
; MESSAGE_DISABLE                         ; 13410  ; -    ; -                                                                                                                            ;
; MESSAGE_DISABLE                         ; 113007 ; -    ; -                                                                                                                            ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca0_i[6]                                                                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca0_i[5]                                                                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca0_i[4]                                                                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca0_i[3]                                                                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca0_i[2]                                                                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca0_i[1]                                                                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca0_i[0]                                                                                                           ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca0_eq                                                                                                             ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_i[6]                                                                                             ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_i[5]                                                                                             ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_i[4]                                                                                             ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_i[3]                                                                                             ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_i[2]                                                                                             ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_i[1]                                                                                             ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_i[0]                                                                                             ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_eq                                                                                               ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[7]                                                                                       ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[6]                                                                                       ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[5]                                                                                       ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[4]                                                                                       ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[3]                                                                                       ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[2]                                                                                       ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[1]                                                                                       ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[0]                                                                                       ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_i[6]                                                                                             ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_i[5]                                                                                             ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_i[4]                                                                                             ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_i[3]                                                                                             ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_i[2]                                                                                             ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_i[1]                                                                                             ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_i[0]                                                                                             ;
; PRESERVE_REGISTER                       ; on     ; -    ; d_xIn_0_13_rdcnt_i[0]                                                                                                        ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[6]                                                                                                    ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[5]                                                                                                    ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[4]                                                                                                    ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[3]                                                                                                    ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[2]                                                                                                    ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[1]                                                                                                    ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[0]                                                                                                    ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_a0[0][15]                                                                                        ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_a0[0][14]                                                                                        ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_a0[0][13]                                                                                        ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_a0[0][12]                                                                                        ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_a0[0][11]                                                                                        ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_a0[0][10]                                                                                        ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_a0[0][9]                                                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_a0[0][8]                                                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_a0[0][7]                                                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_a0[0][6]                                                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_a0[0][5]                                                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_a0[0][4]                                                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_a0[0][3]                                                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_a0[0][2]                                                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_a0[0][1]                                                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_a0[0][0]                                                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_c0[0][10]                                                                                        ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_c0[0][9]                                                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_c0[0][8]                                                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_c0[0][7]                                                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_c0[0][6]                                                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_c0[0][5]                                                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_c0[0][4]                                                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_c0[0][3]                                                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_c0[0][2]                                                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_c0[0][1]                                                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_c0[0][0]                                                                                         ;
+-----------------------------------------+--------+------+------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER               ; ON                 ; -    ; rdaddr_reg                                                                                                                                                                                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_gfv3:auto_generated|altsyncram_hs94:altsyncram1 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                        ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15400 ; -    ; -                                                                                         ;
; MESSAGE_DISABLE ; 14130 ; -    ; -                                                                                         ;
; MESSAGE_DISABLE ; 12020 ; -    ; -                                                                                         ;
; MESSAGE_DISABLE ; 12030 ; -    ; -                                                                                         ;
; MESSAGE_DISABLE ; 12010 ; -    ; -                                                                                         ;
; MESSAGE_DISABLE ; 12110 ; -    ; -                                                                                         ;
; MESSAGE_DISABLE ; 14320 ; -    ; -                                                                                         ;
; MESSAGE_DISABLE ; 13410 ; -    ; -                                                                                         ;
; MESSAGE_DISABLE ; 10036 ; -    ; -                                                                                         ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core ;
+-----------------------------------------+--------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                              ; Value  ; From ; To                                                                                                                            ;
+-----------------------------------------+--------+------+-------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION         ; OFF    ; -    ; -                                                                                                                             ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ; ON     ; -    ; -                                                                                                                             ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                                             ;
; MESSAGE_DISABLE                         ; 10037  ; -    ; -                                                                                                                             ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                                             ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                                             ;
; MESSAGE_DISABLE                         ; 15400  ; -    ; -                                                                                                                             ;
; MESSAGE_DISABLE                         ; 14130  ; -    ; -                                                                                                                             ;
; MESSAGE_DISABLE                         ; 10036  ; -    ; -                                                                                                                             ;
; MESSAGE_DISABLE                         ; 12020  ; -    ; -                                                                                                                             ;
; MESSAGE_DISABLE                         ; 12030  ; -    ; -                                                                                                                             ;
; MESSAGE_DISABLE                         ; 12010  ; -    ; -                                                                                                                             ;
; MESSAGE_DISABLE                         ; 12110  ; -    ; -                                                                                                                             ;
; MESSAGE_DISABLE                         ; 14320  ; -    ; -                                                                                                                             ;
; MESSAGE_DISABLE                         ; 13410  ; -    ; -                                                                                                                             ;
; MESSAGE_DISABLE                         ; 113007 ; -    ; -                                                                                                                             ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca0_i[6]                                                                                                            ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca0_i[5]                                                                                                            ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca0_i[4]                                                                                                            ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca0_i[3]                                                                                                            ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca0_i[2]                                                                                                            ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca0_i[1]                                                                                                            ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca0_i[0]                                                                                                            ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_ca0_eq                                                                                                              ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_i[6]                                                                                              ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_i[5]                                                                                              ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_i[4]                                                                                              ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_i[3]                                                                                              ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_i[2]                                                                                              ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_i[1]                                                                                              ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_i[0]                                                                                              ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count1_eq                                                                                                ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[7]                                                                                        ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[6]                                                                                        ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[5]                                                                                        ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[4]                                                                                        ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[3]                                                                                        ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[2]                                                                                        ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[1]                                                                                        ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_inner_i[0]                                                                                        ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_i[6]                                                                                              ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_i[5]                                                                                              ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_i[4]                                                                                              ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_i[3]                                                                                              ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_i[2]                                                                                              ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_i[1]                                                                                              ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_ra0_count0_i[0]                                                                                              ;
; PRESERVE_REGISTER                       ; on     ; -    ; d_xIn_0_13_rdcnt_i[0]                                                                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[6]                                                                                                     ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[5]                                                                                                     ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[4]                                                                                                     ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[3]                                                                                                     ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[2]                                                                                                     ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[1]                                                                                                     ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_wi0_r0_wa0_i[0]                                                                                                     ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_a0[0][15]                                                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_a0[0][14]                                                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_a0[0][13]                                                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_a0[0][12]                                                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_a0[0][11]                                                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_a0[0][10]                                                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_a0[0][9]                                                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_a0[0][8]                                                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_a0[0][7]                                                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_a0[0][6]                                                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_a0[0][5]                                                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_a0[0][4]                                                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_a0[0][3]                                                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_a0[0][2]                                                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_a0[0][1]                                                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_a0[0][0]                                                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_c0[0][10]                                                                                         ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_c0[0][9]                                                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_c0[0][8]                                                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_c0[0][7]                                                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_c0[0][6]                                                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_c0[0][5]                                                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_c0[0][4]                                                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_c0[0][3]                                                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_c0[0][2]                                                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_c0[0][1]                                                                                          ;
; PRESERVE_REGISTER                       ; on     ; -    ; u0_m0_wo0_mtree_mult1_0_cma_c0[0][0]                                                                                          ;
+-----------------------------------------+--------+------+-------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER               ; ON                 ; -    ; rdaddr_reg                                                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_gfv3:auto_generated|altsyncram_hs94:altsyncram1 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for aud_setup:fir_setup|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                        ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                    ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for aud_setup:fir_setup|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                            ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                        ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                        ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_pll:clock_gen|audio_pll_audio_pll_0:audio_pll_0|audio_pll_audio_pll_0_audio_pll:audio_pll|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+------------------------------------------------------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                                                                 ;
+--------------------------------------+------------------------+------------------------------------------------------------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                                                                               ;
; fractional_vco_multiplier            ; false                  ; String                                                                                               ;
; pll_type                             ; General                ; String                                                                                               ;
; pll_subtype                          ; General                ; String                                                                                               ;
; number_of_clocks                     ; 1                      ; Signed Integer                                                                                       ;
; operation_mode                       ; direct                 ; String                                                                                               ;
; deserialization_factor               ; 4                      ; Signed Integer                                                                                       ;
; data_rate                            ; 0                      ; Signed Integer                                                                                       ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                                                                       ;
; output_clock_frequency0              ; 12.288135 MHz          ; String                                                                                               ;
; phase_shift0                         ; 0 ps                   ; String                                                                                               ;
; duty_cycle0                          ; 50                     ; Signed Integer                                                                                       ;
; output_clock_frequency1              ; 0 MHz                  ; String                                                                                               ;
; phase_shift1                         ; 0 ps                   ; String                                                                                               ;
; duty_cycle1                          ; 50                     ; Signed Integer                                                                                       ;
; output_clock_frequency2              ; 0 MHz                  ; String                                                                                               ;
; phase_shift2                         ; 0 ps                   ; String                                                                                               ;
; duty_cycle2                          ; 50                     ; Signed Integer                                                                                       ;
; output_clock_frequency3              ; 0 MHz                  ; String                                                                                               ;
; phase_shift3                         ; 0 ps                   ; String                                                                                               ;
; duty_cycle3                          ; 50                     ; Signed Integer                                                                                       ;
; output_clock_frequency4              ; 0 MHz                  ; String                                                                                               ;
; phase_shift4                         ; 0 ps                   ; String                                                                                               ;
; duty_cycle4                          ; 50                     ; Signed Integer                                                                                       ;
; output_clock_frequency5              ; 0 MHz                  ; String                                                                                               ;
; phase_shift5                         ; 0 ps                   ; String                                                                                               ;
; duty_cycle5                          ; 50                     ; Signed Integer                                                                                       ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                                                               ;
; phase_shift6                         ; 0 ps                   ; String                                                                                               ;
; duty_cycle6                          ; 50                     ; Signed Integer                                                                                       ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                                                               ;
; phase_shift7                         ; 0 ps                   ; String                                                                                               ;
; duty_cycle7                          ; 50                     ; Signed Integer                                                                                       ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                                                               ;
; phase_shift8                         ; 0 ps                   ; String                                                                                               ;
; duty_cycle8                          ; 50                     ; Signed Integer                                                                                       ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                                                               ;
; phase_shift9                         ; 0 ps                   ; String                                                                                               ;
; duty_cycle9                          ; 50                     ; Signed Integer                                                                                       ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                                                               ;
; phase_shift10                        ; 0 ps                   ; String                                                                                               ;
; duty_cycle10                         ; 50                     ; Signed Integer                                                                                       ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                                                               ;
; phase_shift11                        ; 0 ps                   ; String                                                                                               ;
; duty_cycle11                         ; 50                     ; Signed Integer                                                                                       ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                                                               ;
; phase_shift12                        ; 0 ps                   ; String                                                                                               ;
; duty_cycle12                         ; 50                     ; Signed Integer                                                                                       ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                                                               ;
; phase_shift13                        ; 0 ps                   ; String                                                                                               ;
; duty_cycle13                         ; 50                     ; Signed Integer                                                                                       ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                                                               ;
; phase_shift14                        ; 0 ps                   ; String                                                                                               ;
; duty_cycle14                         ; 50                     ; Signed Integer                                                                                       ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                                                               ;
; phase_shift15                        ; 0 ps                   ; String                                                                                               ;
; duty_cycle15                         ; 50                     ; Signed Integer                                                                                       ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                                                               ;
; phase_shift16                        ; 0 ps                   ; String                                                                                               ;
; duty_cycle16                         ; 50                     ; Signed Integer                                                                                       ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                                                               ;
; phase_shift17                        ; 0 ps                   ; String                                                                                               ;
; duty_cycle17                         ; 50                     ; Signed Integer                                                                                       ;
; clock_name_0                         ;                        ; String                                                                                               ;
; clock_name_1                         ;                        ; String                                                                                               ;
; clock_name_2                         ;                        ; String                                                                                               ;
; clock_name_3                         ;                        ; String                                                                                               ;
; clock_name_4                         ;                        ; String                                                                                               ;
; clock_name_5                         ;                        ; String                                                                                               ;
; clock_name_6                         ;                        ; String                                                                                               ;
; clock_name_7                         ;                        ; String                                                                                               ;
; clock_name_8                         ;                        ; String                                                                                               ;
; clock_name_global_0                  ; false                  ; String                                                                                               ;
; clock_name_global_1                  ; false                  ; String                                                                                               ;
; clock_name_global_2                  ; false                  ; String                                                                                               ;
; clock_name_global_3                  ; false                  ; String                                                                                               ;
; clock_name_global_4                  ; false                  ; String                                                                                               ;
; clock_name_global_5                  ; false                  ; String                                                                                               ;
; clock_name_global_6                  ; false                  ; String                                                                                               ;
; clock_name_global_7                  ; false                  ; String                                                                                               ;
; clock_name_global_8                  ; false                  ; String                                                                                               ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                                                                       ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                                                                       ;
; m_cnt_bypass_en                      ; false                  ; String                                                                                               ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                                                                               ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                                                                       ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                                                                       ;
; n_cnt_bypass_en                      ; false                  ; String                                                                                               ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                                                                               ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                                                                       ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                                                                       ;
; c_cnt_bypass_en0                     ; false                  ; String                                                                                               ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                                                               ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                                                                               ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                                                                       ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                                                                       ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                                                                       ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                                                                       ;
; c_cnt_bypass_en1                     ; false                  ; String                                                                                               ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                                                               ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                                                               ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                                                                       ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                                                                       ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                                                                       ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                                                                       ;
; c_cnt_bypass_en2                     ; false                  ; String                                                                                               ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                                                               ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                                                               ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                                                                       ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                                                                       ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                                                                       ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                                                                       ;
; c_cnt_bypass_en3                     ; false                  ; String                                                                                               ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                                                               ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                                                               ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                                                                       ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                                                                       ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                                                                       ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                                                                       ;
; c_cnt_bypass_en4                     ; false                  ; String                                                                                               ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                                                               ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                                                               ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                                                                       ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                                                                       ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                                                                       ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                                                                       ;
; c_cnt_bypass_en5                     ; false                  ; String                                                                                               ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                                                               ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                                                               ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                                                                       ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                                                                       ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                                                                       ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                                                                       ;
; c_cnt_bypass_en6                     ; false                  ; String                                                                                               ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                                                               ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                                                               ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                                                                       ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                                                                       ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                                                                       ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                                                                       ;
; c_cnt_bypass_en7                     ; false                  ; String                                                                                               ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                                                               ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                                                               ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                                                                       ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                                                                       ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                                                                       ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                                                                       ;
; c_cnt_bypass_en8                     ; false                  ; String                                                                                               ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                                                               ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                                                               ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                                                                       ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                                                                       ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                                                                       ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                                                                       ;
; c_cnt_bypass_en9                     ; false                  ; String                                                                                               ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                                                               ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                                                               ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                                                                       ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                                                                       ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                                                                       ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                                                                       ;
; c_cnt_bypass_en10                    ; false                  ; String                                                                                               ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                                                               ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                                                               ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                                                                       ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                                                                       ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                                                                       ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                                                                       ;
; c_cnt_bypass_en11                    ; false                  ; String                                                                                               ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                                                               ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                                                               ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                                                                       ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                                                                       ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                                                                       ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                                                                       ;
; c_cnt_bypass_en12                    ; false                  ; String                                                                                               ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                                                               ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                                                               ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                                                                       ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                                                                       ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                                                                       ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                                                                       ;
; c_cnt_bypass_en13                    ; false                  ; String                                                                                               ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                                                               ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                                                               ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                                                                       ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                                                                       ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                                                                       ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                                                                       ;
; c_cnt_bypass_en14                    ; false                  ; String                                                                                               ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                                                               ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                                                               ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                                                                       ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                                                                       ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                                                                       ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                                                                       ;
; c_cnt_bypass_en15                    ; false                  ; String                                                                                               ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                                                               ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                                                               ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                                                                       ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                                                                       ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                                                                       ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                                                                       ;
; c_cnt_bypass_en16                    ; false                  ; String                                                                                               ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                                                               ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                                                               ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                                                                       ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                                                                       ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                                                                       ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                                                                       ;
; c_cnt_bypass_en17                    ; false                  ; String                                                                                               ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                                                               ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                                                               ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                                                                       ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                                                                       ;
; pll_vco_div                          ; 1                      ; Signed Integer                                                                                       ;
; pll_slf_rst                          ; false                  ; String                                                                                               ;
; pll_bw_sel                           ; low                    ; String                                                                                               ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                                                                               ;
; pll_cp_current                       ; 0                      ; Signed Integer                                                                                       ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                                                                       ;
; pll_fractional_division              ; 1                      ; Signed Integer                                                                                       ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                                                                       ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                                                               ;
; mimic_fbclk_type                     ; gclk                   ; String                                                                                               ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                                                               ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                                                                               ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                                                               ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                                                                       ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                                                               ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                                                               ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                                                               ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                                                               ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                                                               ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                                                               ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                                                                       ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                                               ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                                               ;
+--------------------------------------+------------------------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i2s_receive:rx1 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; width          ; 16    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst ;
+---------------------+-----------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value     ; Type                                                                                                          ;
+---------------------+-----------+---------------------------------------------------------------------------------------------------------------+
; INWIDTH             ; 16        ; Signed Integer                                                                                                ;
; OUT_WIDTH_UNTRIMMED ; 32        ; Signed Integer                                                                                                ;
; BANKINWIDTH         ; 0         ; Signed Integer                                                                                                ;
; REM_LSB_BIT_g       ; 0         ; Signed Integer                                                                                                ;
; REM_LSB_TYPE_g      ; trunc     ; String                                                                                                        ;
; REM_MSB_BIT_g       ; 0         ; Signed Integer                                                                                                ;
; REM_MSB_TYPE_g      ; trunc     ; String                                                                                                        ;
; PHYSCHANIN          ; 1         ; Signed Integer                                                                                                ;
; PHYSCHANOUT         ; 1         ; Signed Integer                                                                                                ;
; CHANSPERPHYIN       ; 1         ; Signed Integer                                                                                                ;
; CHANSPERPHYOUT      ; 1         ; Signed Integer                                                                                                ;
; OUTPUTFIFODEPTH     ; 4         ; Signed Integer                                                                                                ;
; USE_PACKETS         ; 0         ; Signed Integer                                                                                                ;
; MODE_WIDTH          ; 0         ; Signed Integer                                                                                                ;
; ENABLE_BACKPRESSURE ; false     ; Enumerated                                                                                                    ;
; LOG2_CHANSPERPHYOUT ; 1         ; Signed Integer                                                                                                ;
; NUMCHANS            ; 1         ; Signed Integer                                                                                                ;
; DEVICE_FAMILY       ; Cyclone V ; String                                                                                                        ;
; COMPLEX_CONST       ; 1         ; Signed Integer                                                                                                ;
+---------------------+-----------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width_g         ; 16    ; Signed Integer                                                                                                                                                   ;
; data_width      ; 16    ; Signed Integer                                                                                                                                                   ;
; data_port_count ; 1     ; Signed Integer                                                                                                                                                   ;
; packet_size_g   ; 1     ; Signed Integer                                                                                                                                                   ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source ;
+-----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                                                                           ;
+-----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width_g               ; 32    ; Signed Integer                                                                                                                                                 ;
; data_width            ; 32    ; Signed Integer                                                                                                                                                 ;
; data_port_count       ; 1     ; Signed Integer                                                                                                                                                 ;
; packet_size_g         ; 1     ; Signed Integer                                                                                                                                                 ;
; fifo_depth_g          ; 4     ; Signed Integer                                                                                                                                                 ;
; have_counter_g        ; false ; Enumerated                                                                                                                                                     ;
; counter_limit_g       ; 1     ; Signed Integer                                                                                                                                                 ;
; use_packets           ; 0     ; Signed Integer                                                                                                                                                 ;
; enable_backpressure_g ; false ; Enumerated                                                                                                                                                     ;
+-----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                    ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                    ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                        ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                    ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                    ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                        ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_14 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                           ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                           ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                               ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_15 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                           ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                           ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                               ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem ;
+------------------------------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                             ; Value                ; Type                                                                                                                                                        ;
+------------------------------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES ; DONT CARE            ; Untyped                                                                                                                                                     ;
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS      ; AUTO                 ; Untyped                                                                                                                                                     ;
; ACF_DISABLE_MLAB_RAM_USE                                   ; FALSE                ; Untyped                                                                                                                                                     ;
; ACF_IMPLEMENT_MLAB_IN_16_BIT_DEEP_MODE                     ; FALSE                ; Untyped                                                                                                                                                     ;
; ADDRESS_ACLR_A                                             ; NONE                 ; Untyped                                                                                                                                                     ;
; ADDRESS_ACLR_B                                             ; NONE                 ; Untyped                                                                                                                                                     ;
; ADDRESS_REG_B                                              ; CLOCK0               ; Untyped                                                                                                                                                     ;
; BYTE_SIZE                                                  ; 0                    ; Signed Integer                                                                                                                                              ;
; BYTEENA_REG_B                                              ; CLOCK0               ; Untyped                                                                                                                                                     ;
; CLOCK_DUTY_CYCLE_DEPENDENCE                                ; AUTO                 ; Untyped                                                                                                                                                     ;
; CLOCK_ENABLE_CORE_A                                        ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                     ;
; CLOCK_ENABLE_CORE_B                                        ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                     ;
; CLOCK_ENABLE_INPUT_A                                       ; NORMAL               ; Untyped                                                                                                                                                     ;
; CLOCK_ENABLE_INPUT_B                                       ; NORMAL               ; Untyped                                                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A                                      ; NORMAL               ; Untyped                                                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B                                      ; NORMAL               ; Untyped                                                                                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED                                 ; FALSE                ; Untyped                                                                                                                                                     ;
; ENABLE_COHERENT_READ                                       ; FALSE                ; Untyped                                                                                                                                                     ;
; ENABLE_ECC                                                 ; FALSE                ; Untyped                                                                                                                                                     ;
; ENABLE_ECC_ENCODER_BYPASS                                  ; FALSE                ; Untyped                                                                                                                                                     ;
; ENABLE_FORCE_TO_ZERO                                       ; FALSE                ; Untyped                                                                                                                                                     ;
; ENABLE_RUNTIME_MOD                                         ; NO                   ; Untyped                                                                                                                                                     ;
; IMPLEMENT_IN_LES                                           ; OFF                  ; Untyped                                                                                                                                                     ;
; INDATA_REG_B                                               ; CLOCK0               ; Untyped                                                                                                                                                     ;
; INIT_FILE                                                  ; UNUSED               ; Untyped                                                                                                                                                     ;
; INIT_FILE_LAYOUT                                           ; PORT_A               ; Untyped                                                                                                                                                     ;
; init_file_restructured                                     ; UNUSED               ; Untyped                                                                                                                                                     ;
; INSTANCE_NAME                                              ; UNUSED               ; Untyped                                                                                                                                                     ;
; LOW_POWER_MODE                                             ; AUTO                 ; Untyped                                                                                                                                                     ;
; MAXIMUM_DEPTH                                              ; 0                    ; Signed Integer                                                                                                                                              ;
; NUMWORDS_A                                                 ; 2                    ; Signed Integer                                                                                                                                              ;
; NUMWORDS_B                                                 ; 2                    ; Signed Integer                                                                                                                                              ;
; OPERATION_MODE                                             ; DUAL_PORT            ; Untyped                                                                                                                                                     ;
; OUTDATA_ACLR_A                                             ; NONE                 ; Untyped                                                                                                                                                     ;
; OUTDATA_ACLR_B                                             ; CLEAR1               ; Untyped                                                                                                                                                     ;
; OUTDATA_REG_A                                              ; UNREGISTERED         ; Untyped                                                                                                                                                     ;
; OUTDATA_REG_B                                              ; CLOCK1               ; Untyped                                                                                                                                                     ;
; OUTDATA_SCLR_A                                             ; NONE                 ; Untyped                                                                                                                                                     ;
; OUTDATA_SCLR_B                                             ; NONE                 ; Untyped                                                                                                                                                     ;
; POWER_UP_UNINITIALIZED                                     ; TRUE                 ; Untyped                                                                                                                                                     ;
; RAM_BLOCK_TYPE                                             ; MLAB                 ; Untyped                                                                                                                                                     ;
; RDCONTROL_REG_B                                            ; CLOCK0               ; Untyped                                                                                                                                                     ;
; RDEN_POWER_OPTIMIZATION                                    ; ON                   ; Untyped                                                                                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS                         ; DONT_CARE            ; Untyped                                                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A                              ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B                              ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                     ;
; WIDTH_A                                                    ; 16                   ; Signed Integer                                                                                                                                              ;
; WIDTH_B                                                    ; 16                   ; Signed Integer                                                                                                                                              ;
; WIDTH_BYTEENA_A                                            ; 1                    ; Signed Integer                                                                                                                                              ;
; WIDTH_BYTEENA_B                                            ; 1                    ; Signed Integer                                                                                                                                              ;
; WIDTH_ECCENCPARITY                                         ; 8                    ; Signed Integer                                                                                                                                              ;
; WIDTH_ECCSTATUS                                            ; 2                    ; Signed Integer                                                                                                                                              ;
; WIDTHAD2_A                                                 ; 1                    ; Signed Integer                                                                                                                                              ;
; WIDTHAD2_B                                                 ; 1                    ; Signed Integer                                                                                                                                              ;
; WIDTHAD_A                                                  ; 1                    ; Signed Integer                                                                                                                                              ;
; WIDTHAD_B                                                  ; 1                    ; Signed Integer                                                                                                                                              ;
; CBXI_PARAMETER                                             ; altera_syncram_j914  ; Untyped                                                                                                                                                     ;
+------------------------------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                   ;
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                   ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                       ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem ;
+------------------------------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                             ; Value                ; Type                                                                                                                                                                ;
+------------------------------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES ; DONT CARE            ; Untyped                                                                                                                                                             ;
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS      ; AUTO                 ; Untyped                                                                                                                                                             ;
; ACF_DISABLE_MLAB_RAM_USE                                   ; FALSE                ; Untyped                                                                                                                                                             ;
; ACF_IMPLEMENT_MLAB_IN_16_BIT_DEEP_MODE                     ; FALSE                ; Untyped                                                                                                                                                             ;
; ADDRESS_ACLR_A                                             ; NONE                 ; Untyped                                                                                                                                                             ;
; ADDRESS_ACLR_B                                             ; NONE                 ; Untyped                                                                                                                                                             ;
; ADDRESS_REG_B                                              ; CLOCK0               ; Untyped                                                                                                                                                             ;
; BYTE_SIZE                                                  ; 0                    ; Signed Integer                                                                                                                                                      ;
; BYTEENA_REG_B                                              ; CLOCK0               ; Untyped                                                                                                                                                             ;
; CLOCK_DUTY_CYCLE_DEPENDENCE                                ; AUTO                 ; Untyped                                                                                                                                                             ;
; CLOCK_ENABLE_CORE_A                                        ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                             ;
; CLOCK_ENABLE_CORE_B                                        ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                             ;
; CLOCK_ENABLE_INPUT_A                                       ; NORMAL               ; Untyped                                                                                                                                                             ;
; CLOCK_ENABLE_INPUT_B                                       ; NORMAL               ; Untyped                                                                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_A                                      ; NORMAL               ; Untyped                                                                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_B                                      ; NORMAL               ; Untyped                                                                                                                                                             ;
; ECC_PIPELINE_STAGE_ENABLED                                 ; FALSE                ; Untyped                                                                                                                                                             ;
; ENABLE_COHERENT_READ                                       ; FALSE                ; Untyped                                                                                                                                                             ;
; ENABLE_ECC                                                 ; FALSE                ; Untyped                                                                                                                                                             ;
; ENABLE_ECC_ENCODER_BYPASS                                  ; FALSE                ; Untyped                                                                                                                                                             ;
; ENABLE_FORCE_TO_ZERO                                       ; FALSE                ; Untyped                                                                                                                                                             ;
; ENABLE_RUNTIME_MOD                                         ; NO                   ; Untyped                                                                                                                                                             ;
; IMPLEMENT_IN_LES                                           ; OFF                  ; Untyped                                                                                                                                                             ;
; INDATA_REG_B                                               ; CLOCK0               ; Untyped                                                                                                                                                             ;
; INIT_FILE                                                  ; UNUSED               ; Untyped                                                                                                                                                             ;
; INIT_FILE_LAYOUT                                           ; PORT_A               ; Untyped                                                                                                                                                             ;
; init_file_restructured                                     ; UNUSED               ; Untyped                                                                                                                                                             ;
; INSTANCE_NAME                                              ; UNUSED               ; Untyped                                                                                                                                                             ;
; LOW_POWER_MODE                                             ; AUTO                 ; Untyped                                                                                                                                                             ;
; MAXIMUM_DEPTH                                              ; 0                    ; Signed Integer                                                                                                                                                      ;
; NUMWORDS_A                                                 ; 128                  ; Signed Integer                                                                                                                                                      ;
; NUMWORDS_B                                                 ; 128                  ; Signed Integer                                                                                                                                                      ;
; OPERATION_MODE                                             ; DUAL_PORT            ; Untyped                                                                                                                                                             ;
; OUTDATA_ACLR_A                                             ; NONE                 ; Untyped                                                                                                                                                             ;
; OUTDATA_ACLR_B                                             ; NONE                 ; Untyped                                                                                                                                                             ;
; OUTDATA_REG_A                                              ; UNREGISTERED         ; Untyped                                                                                                                                                             ;
; OUTDATA_REG_B                                              ; CLOCK0               ; Untyped                                                                                                                                                             ;
; OUTDATA_SCLR_A                                             ; NONE                 ; Untyped                                                                                                                                                             ;
; OUTDATA_SCLR_B                                             ; NONE                 ; Untyped                                                                                                                                                             ;
; POWER_UP_UNINITIALIZED                                     ; FALSE                ; Untyped                                                                                                                                                             ;
; RAM_BLOCK_TYPE                                             ; M10K                 ; Untyped                                                                                                                                                             ;
; RDCONTROL_REG_B                                            ; CLOCK0               ; Untyped                                                                                                                                                             ;
; RDEN_POWER_OPTIMIZATION                                    ; ON                   ; Untyped                                                                                                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS                         ; DONT_CARE            ; Untyped                                                                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_A                              ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_B                              ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                             ;
; WIDTH_A                                                    ; 16                   ; Signed Integer                                                                                                                                                      ;
; WIDTH_B                                                    ; 16                   ; Signed Integer                                                                                                                                                      ;
; WIDTH_BYTEENA_A                                            ; 1                    ; Signed Integer                                                                                                                                                      ;
; WIDTH_BYTEENA_B                                            ; 1                    ; Signed Integer                                                                                                                                                      ;
; WIDTH_ECCENCPARITY                                         ; 8                    ; Signed Integer                                                                                                                                                      ;
; WIDTH_ECCSTATUS                                            ; 2                    ; Signed Integer                                                                                                                                                      ;
; WIDTHAD2_A                                                 ; 1                    ; Signed Integer                                                                                                                                                      ;
; WIDTHAD2_B                                                 ; 1                    ; Signed Integer                                                                                                                                                      ;
; WIDTHAD_A                                                  ; 7                    ; Signed Integer                                                                                                                                                      ;
; WIDTHAD_B                                                  ; 7                    ; Signed Integer                                                                                                                                                      ;
; CBXI_PARAMETER                                             ; altera_syncram_gfv3  ; Untyped                                                                                                                                                             ;
+------------------------------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_mtree_mult1_0_cma_delay ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 27    ; Signed Integer                                                                                                                                                                                                                    ;
; depth          ; 0     ; Signed Integer                                                                                                                                                                                                                    ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                        ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_roundsat_hpfir:\real_passthrough:gen_outp_blk:0:outp_blk ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_width_g     ; 32    ; Signed Integer                                                                                                                                                                            ;
; rem_lsb_bit_g  ; 0     ; Signed Integer                                                                                                                                                                            ;
; rem_lsb_type_g ; trunc ; String                                                                                                                                                                                    ;
; rem_msb_bit_g  ; 0     ; Signed Integer                                                                                                                                                                            ;
; rem_msb_type_g ; trunc ; String                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst ;
+---------------------+-----------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value     ; Type                                                                                                           ;
+---------------------+-----------+----------------------------------------------------------------------------------------------------------------+
; INWIDTH             ; 16        ; Signed Integer                                                                                                 ;
; OUT_WIDTH_UNTRIMMED ; 32        ; Signed Integer                                                                                                 ;
; BANKINWIDTH         ; 0         ; Signed Integer                                                                                                 ;
; REM_LSB_BIT_g       ; 0         ; Signed Integer                                                                                                 ;
; REM_LSB_TYPE_g      ; trunc     ; String                                                                                                         ;
; REM_MSB_BIT_g       ; 0         ; Signed Integer                                                                                                 ;
; REM_MSB_TYPE_g      ; trunc     ; String                                                                                                         ;
; PHYSCHANIN          ; 1         ; Signed Integer                                                                                                 ;
; PHYSCHANOUT         ; 1         ; Signed Integer                                                                                                 ;
; CHANSPERPHYIN       ; 1         ; Signed Integer                                                                                                 ;
; CHANSPERPHYOUT      ; 1         ; Signed Integer                                                                                                 ;
; OUTPUTFIFODEPTH     ; 4         ; Signed Integer                                                                                                 ;
; USE_PACKETS         ; 0         ; Signed Integer                                                                                                 ;
; MODE_WIDTH          ; 0         ; Signed Integer                                                                                                 ;
; ENABLE_BACKPRESSURE ; false     ; Enumerated                                                                                                     ;
; LOG2_CHANSPERPHYOUT ; 1         ; Signed Integer                                                                                                 ;
; NUMCHANS            ; 1         ; Signed Integer                                                                                                 ;
; DEVICE_FAMILY       ; Cyclone V ; String                                                                                                         ;
; COMPLEX_CONST       ; 1         ; Signed Integer                                                                                                 ;
+---------------------+-----------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                              ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width_g         ; 16    ; Signed Integer                                                                                                                                                    ;
; data_width      ; 16    ; Signed Integer                                                                                                                                                    ;
; data_port_count ; 1     ; Signed Integer                                                                                                                                                    ;
; packet_size_g   ; 1     ; Signed Integer                                                                                                                                                    ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source ;
+-----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                                                                            ;
+-----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width_g               ; 32    ; Signed Integer                                                                                                                                                  ;
; data_width            ; 32    ; Signed Integer                                                                                                                                                  ;
; data_port_count       ; 1     ; Signed Integer                                                                                                                                                  ;
; packet_size_g         ; 1     ; Signed Integer                                                                                                                                                  ;
; fifo_depth_g          ; 4     ; Signed Integer                                                                                                                                                  ;
; have_counter_g        ; false ; Enumerated                                                                                                                                                      ;
; counter_limit_g       ; 1     ; Signed Integer                                                                                                                                                  ;
; use_packets           ; 0     ; Signed Integer                                                                                                                                                  ;
; enable_backpressure_g ; false ; Enumerated                                                                                                                                                      ;
+-----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                     ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                     ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                         ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                     ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                     ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                         ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_14 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                            ;
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                            ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_15 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                            ;
; depth          ; 1     ; Signed Integer                                                                                                                                                                                                            ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem ;
+------------------------------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                             ; Value                ; Type                                                                                                                                                         ;
+------------------------------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES ; DONT CARE            ; Untyped                                                                                                                                                      ;
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS      ; AUTO                 ; Untyped                                                                                                                                                      ;
; ACF_DISABLE_MLAB_RAM_USE                                   ; FALSE                ; Untyped                                                                                                                                                      ;
; ACF_IMPLEMENT_MLAB_IN_16_BIT_DEEP_MODE                     ; FALSE                ; Untyped                                                                                                                                                      ;
; ADDRESS_ACLR_A                                             ; NONE                 ; Untyped                                                                                                                                                      ;
; ADDRESS_ACLR_B                                             ; NONE                 ; Untyped                                                                                                                                                      ;
; ADDRESS_REG_B                                              ; CLOCK0               ; Untyped                                                                                                                                                      ;
; BYTE_SIZE                                                  ; 0                    ; Signed Integer                                                                                                                                               ;
; BYTEENA_REG_B                                              ; CLOCK0               ; Untyped                                                                                                                                                      ;
; CLOCK_DUTY_CYCLE_DEPENDENCE                                ; AUTO                 ; Untyped                                                                                                                                                      ;
; CLOCK_ENABLE_CORE_A                                        ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                      ;
; CLOCK_ENABLE_CORE_B                                        ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                      ;
; CLOCK_ENABLE_INPUT_A                                       ; NORMAL               ; Untyped                                                                                                                                                      ;
; CLOCK_ENABLE_INPUT_B                                       ; NORMAL               ; Untyped                                                                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_A                                      ; NORMAL               ; Untyped                                                                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_B                                      ; NORMAL               ; Untyped                                                                                                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED                                 ; FALSE                ; Untyped                                                                                                                                                      ;
; ENABLE_COHERENT_READ                                       ; FALSE                ; Untyped                                                                                                                                                      ;
; ENABLE_ECC                                                 ; FALSE                ; Untyped                                                                                                                                                      ;
; ENABLE_ECC_ENCODER_BYPASS                                  ; FALSE                ; Untyped                                                                                                                                                      ;
; ENABLE_FORCE_TO_ZERO                                       ; FALSE                ; Untyped                                                                                                                                                      ;
; ENABLE_RUNTIME_MOD                                         ; NO                   ; Untyped                                                                                                                                                      ;
; IMPLEMENT_IN_LES                                           ; OFF                  ; Untyped                                                                                                                                                      ;
; INDATA_REG_B                                               ; CLOCK0               ; Untyped                                                                                                                                                      ;
; INIT_FILE                                                  ; UNUSED               ; Untyped                                                                                                                                                      ;
; INIT_FILE_LAYOUT                                           ; PORT_A               ; Untyped                                                                                                                                                      ;
; init_file_restructured                                     ; UNUSED               ; Untyped                                                                                                                                                      ;
; INSTANCE_NAME                                              ; UNUSED               ; Untyped                                                                                                                                                      ;
; LOW_POWER_MODE                                             ; AUTO                 ; Untyped                                                                                                                                                      ;
; MAXIMUM_DEPTH                                              ; 0                    ; Signed Integer                                                                                                                                               ;
; NUMWORDS_A                                                 ; 2                    ; Signed Integer                                                                                                                                               ;
; NUMWORDS_B                                                 ; 2                    ; Signed Integer                                                                                                                                               ;
; OPERATION_MODE                                             ; DUAL_PORT            ; Untyped                                                                                                                                                      ;
; OUTDATA_ACLR_A                                             ; NONE                 ; Untyped                                                                                                                                                      ;
; OUTDATA_ACLR_B                                             ; CLEAR1               ; Untyped                                                                                                                                                      ;
; OUTDATA_REG_A                                              ; UNREGISTERED         ; Untyped                                                                                                                                                      ;
; OUTDATA_REG_B                                              ; CLOCK1               ; Untyped                                                                                                                                                      ;
; OUTDATA_SCLR_A                                             ; NONE                 ; Untyped                                                                                                                                                      ;
; OUTDATA_SCLR_B                                             ; NONE                 ; Untyped                                                                                                                                                      ;
; POWER_UP_UNINITIALIZED                                     ; TRUE                 ; Untyped                                                                                                                                                      ;
; RAM_BLOCK_TYPE                                             ; MLAB                 ; Untyped                                                                                                                                                      ;
; RDCONTROL_REG_B                                            ; CLOCK0               ; Untyped                                                                                                                                                      ;
; RDEN_POWER_OPTIMIZATION                                    ; ON                   ; Untyped                                                                                                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS                         ; DONT_CARE            ; Untyped                                                                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A                              ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B                              ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                      ;
; WIDTH_A                                                    ; 16                   ; Signed Integer                                                                                                                                               ;
; WIDTH_B                                                    ; 16                   ; Signed Integer                                                                                                                                               ;
; WIDTH_BYTEENA_A                                            ; 1                    ; Signed Integer                                                                                                                                               ;
; WIDTH_BYTEENA_B                                            ; 1                    ; Signed Integer                                                                                                                                               ;
; WIDTH_ECCENCPARITY                                         ; 8                    ; Signed Integer                                                                                                                                               ;
; WIDTH_ECCSTATUS                                            ; 2                    ; Signed Integer                                                                                                                                               ;
; WIDTHAD2_A                                                 ; 1                    ; Signed Integer                                                                                                                                               ;
; WIDTHAD2_B                                                 ; 1                    ; Signed Integer                                                                                                                                               ;
; WIDTHAD_A                                                  ; 1                    ; Signed Integer                                                                                                                                               ;
; WIDTHAD_B                                                  ; 1                    ; Signed Integer                                                                                                                                               ;
; CBXI_PARAMETER                                             ; altera_syncram_j914  ; Untyped                                                                                                                                                      ;
+------------------------------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                                                                                                                                    ;
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                                    ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                        ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem ;
+------------------------------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                             ; Value                ; Type                                                                                                                                                                 ;
+------------------------------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES ; DONT CARE            ; Untyped                                                                                                                                                              ;
; ACF_BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS      ; AUTO                 ; Untyped                                                                                                                                                              ;
; ACF_DISABLE_MLAB_RAM_USE                                   ; FALSE                ; Untyped                                                                                                                                                              ;
; ACF_IMPLEMENT_MLAB_IN_16_BIT_DEEP_MODE                     ; FALSE                ; Untyped                                                                                                                                                              ;
; ADDRESS_ACLR_A                                             ; NONE                 ; Untyped                                                                                                                                                              ;
; ADDRESS_ACLR_B                                             ; NONE                 ; Untyped                                                                                                                                                              ;
; ADDRESS_REG_B                                              ; CLOCK0               ; Untyped                                                                                                                                                              ;
; BYTE_SIZE                                                  ; 0                    ; Signed Integer                                                                                                                                                       ;
; BYTEENA_REG_B                                              ; CLOCK0               ; Untyped                                                                                                                                                              ;
; CLOCK_DUTY_CYCLE_DEPENDENCE                                ; AUTO                 ; Untyped                                                                                                                                                              ;
; CLOCK_ENABLE_CORE_A                                        ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                              ;
; CLOCK_ENABLE_CORE_B                                        ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                              ;
; CLOCK_ENABLE_INPUT_A                                       ; NORMAL               ; Untyped                                                                                                                                                              ;
; CLOCK_ENABLE_INPUT_B                                       ; NORMAL               ; Untyped                                                                                                                                                              ;
; CLOCK_ENABLE_OUTPUT_A                                      ; NORMAL               ; Untyped                                                                                                                                                              ;
; CLOCK_ENABLE_OUTPUT_B                                      ; NORMAL               ; Untyped                                                                                                                                                              ;
; ECC_PIPELINE_STAGE_ENABLED                                 ; FALSE                ; Untyped                                                                                                                                                              ;
; ENABLE_COHERENT_READ                                       ; FALSE                ; Untyped                                                                                                                                                              ;
; ENABLE_ECC                                                 ; FALSE                ; Untyped                                                                                                                                                              ;
; ENABLE_ECC_ENCODER_BYPASS                                  ; FALSE                ; Untyped                                                                                                                                                              ;
; ENABLE_FORCE_TO_ZERO                                       ; FALSE                ; Untyped                                                                                                                                                              ;
; ENABLE_RUNTIME_MOD                                         ; NO                   ; Untyped                                                                                                                                                              ;
; IMPLEMENT_IN_LES                                           ; OFF                  ; Untyped                                                                                                                                                              ;
; INDATA_REG_B                                               ; CLOCK0               ; Untyped                                                                                                                                                              ;
; INIT_FILE                                                  ; UNUSED               ; Untyped                                                                                                                                                              ;
; INIT_FILE_LAYOUT                                           ; PORT_A               ; Untyped                                                                                                                                                              ;
; init_file_restructured                                     ; UNUSED               ; Untyped                                                                                                                                                              ;
; INSTANCE_NAME                                              ; UNUSED               ; Untyped                                                                                                                                                              ;
; LOW_POWER_MODE                                             ; AUTO                 ; Untyped                                                                                                                                                              ;
; MAXIMUM_DEPTH                                              ; 0                    ; Signed Integer                                                                                                                                                       ;
; NUMWORDS_A                                                 ; 128                  ; Signed Integer                                                                                                                                                       ;
; NUMWORDS_B                                                 ; 128                  ; Signed Integer                                                                                                                                                       ;
; OPERATION_MODE                                             ; DUAL_PORT            ; Untyped                                                                                                                                                              ;
; OUTDATA_ACLR_A                                             ; NONE                 ; Untyped                                                                                                                                                              ;
; OUTDATA_ACLR_B                                             ; NONE                 ; Untyped                                                                                                                                                              ;
; OUTDATA_REG_A                                              ; UNREGISTERED         ; Untyped                                                                                                                                                              ;
; OUTDATA_REG_B                                              ; CLOCK0               ; Untyped                                                                                                                                                              ;
; OUTDATA_SCLR_A                                             ; NONE                 ; Untyped                                                                                                                                                              ;
; OUTDATA_SCLR_B                                             ; NONE                 ; Untyped                                                                                                                                                              ;
; POWER_UP_UNINITIALIZED                                     ; FALSE                ; Untyped                                                                                                                                                              ;
; RAM_BLOCK_TYPE                                             ; M10K                 ; Untyped                                                                                                                                                              ;
; RDCONTROL_REG_B                                            ; CLOCK0               ; Untyped                                                                                                                                                              ;
; RDEN_POWER_OPTIMIZATION                                    ; ON                   ; Untyped                                                                                                                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS                         ; DONT_CARE            ; Untyped                                                                                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_A                              ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_B                              ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                              ;
; WIDTH_A                                                    ; 16                   ; Signed Integer                                                                                                                                                       ;
; WIDTH_B                                                    ; 16                   ; Signed Integer                                                                                                                                                       ;
; WIDTH_BYTEENA_A                                            ; 1                    ; Signed Integer                                                                                                                                                       ;
; WIDTH_BYTEENA_B                                            ; 1                    ; Signed Integer                                                                                                                                                       ;
; WIDTH_ECCENCPARITY                                         ; 8                    ; Signed Integer                                                                                                                                                       ;
; WIDTH_ECCSTATUS                                            ; 2                    ; Signed Integer                                                                                                                                                       ;
; WIDTHAD2_A                                                 ; 1                    ; Signed Integer                                                                                                                                                       ;
; WIDTHAD2_B                                                 ; 1                    ; Signed Integer                                                                                                                                                       ;
; WIDTHAD_A                                                  ; 7                    ; Signed Integer                                                                                                                                                       ;
; WIDTHAD_B                                                  ; 7                    ; Signed Integer                                                                                                                                                       ;
; CBXI_PARAMETER                                             ; altera_syncram_gfv3  ; Untyped                                                                                                                                                              ;
+------------------------------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_mtree_mult1_0_cma_delay ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; width          ; 27    ; Signed Integer                                                                                                                                                                                                                     ;
; depth          ; 0     ; Signed Integer                                                                                                                                                                                                                     ;
; reset_high     ; '1'   ; Enumerated                                                                                                                                                                                                                         ;
; reset_kind     ; ASYNC ; String                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_roundsat_hpfir:\real_passthrough:gen_outp_blk:0:outp_blk ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_width_g     ; 32    ; Signed Integer                                                                                                                                                                             ;
; rem_lsb_bit_g  ; 0     ; Signed Integer                                                                                                                                                                             ;
; rem_lsb_type_g ; trunc ; String                                                                                                                                                                                     ;
; rem_msb_bit_g  ; 0     ; Signed Integer                                                                                                                                                                             ;
; rem_msb_type_g ; trunc ; String                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                  ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; DW               ; 31    ; Signed Integer                                                                                                        ;
; BIT_COUNTER_INIT ; 11111 ; Unsigned Binary                                                                                                       ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                                    ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BIT_COUNTER_INIT ; 11111 ; Unsigned Binary                                                                                                                                                         ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DW             ; 31    ; Signed Integer                                                                                                                                                         ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                                         ;
; AW             ; 6     ; Signed Integer                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                     ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                               ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                             ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                             ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                           ;
; lpm_width               ; 32          ; Signed Integer                                                                                                                                                           ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                                           ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                                           ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                                  ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                                  ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                                  ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                                  ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                                  ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                                  ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                                  ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                                  ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                  ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                  ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                                  ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                                  ;
; CBXI_PARAMETER          ; scfifo_7ba1 ; Untyped                                                                                                                                                                  ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DW             ; 31    ; Signed Integer                                                                                                                                                          ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                                          ;
; AW             ; 6     ; Signed Integer                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                      ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                                ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                              ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                              ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                            ;
; lpm_width               ; 32          ; Signed Integer                                                                                                                                                            ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                                            ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                                            ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                                   ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                                   ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                                   ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                                   ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                                   ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                                   ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                                   ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                                   ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                   ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                   ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                                   ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                                   ;
; CBXI_PARAMETER          ; scfifo_7ba1 ; Untyped                                                                                                                                                                   ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; DW             ; 31    ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DW             ; 31    ; Signed Integer                                                                                                                                                        ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                                        ;
; AW             ; 6     ; Signed Integer                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                    ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                              ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                            ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                          ;
; lpm_width               ; 32          ; Signed Integer                                                                                                                                                          ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                                          ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                                          ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                                 ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                                 ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                                 ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                                 ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                                 ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                                 ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                                 ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                 ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                 ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                                 ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                                 ;
; CBXI_PARAMETER          ; scfifo_7ba1 ; Untyped                                                                                                                                                                 ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DW             ; 31    ; Signed Integer                                                                                                                                                         ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                                         ;
; AW             ; 6     ; Signed Integer                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                     ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                               ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                             ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                             ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                           ;
; lpm_width               ; 32          ; Signed Integer                                                                                                                                                           ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                                           ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                                           ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                                  ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                                  ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                                  ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                                  ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                                  ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                                  ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                                  ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                                  ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                  ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                  ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                                  ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                                  ;
; CBXI_PARAMETER          ; scfifo_7ba1 ; Untyped                                                                                                                                                                  ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: aud_setup:fir_setup|aud_setup_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; ROM_SIZE       ; 57    ; Signed Integer                                                                                                                                        ;
; AW             ; 5     ; Signed Integer                                                                                                                                        ;
; DW             ; 26    ; Signed Integer                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: aud_setup:fir_setup|aud_setup_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM ;
+-----------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value     ; Type                                                                                                                                                             ;
+-----------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUD_LINE_IN_LC  ; 000011010 ; Unsigned Binary                                                                                                                                                  ;
; AUD_LINE_IN_RC  ; 000011010 ; Unsigned Binary                                                                                                                                                  ;
; AUD_LINE_OUT_LC ; 001111011 ; Unsigned Binary                                                                                                                                                  ;
; AUD_LINE_OUT_RC ; 001111011 ; Unsigned Binary                                                                                                                                                  ;
; AUD_ADC_PATH    ; 010010010 ; Unsigned Binary                                                                                                                                                  ;
; AUD_DAC_PATH    ; 000000110 ; Unsigned Binary                                                                                                                                                  ;
; AUD_POWER       ; 000000000 ; Unsigned Binary                                                                                                                                                  ;
; AUD_DATA_FORMAT ; 001001101 ; Unsigned Binary                                                                                                                                                  ;
; AUD_SAMPLE_CTRL ; 000000000 ; Unsigned Binary                                                                                                                                                  ;
; AUD_SET_ACTIVE  ; 000000001 ; Unsigned Binary                                                                                                                                                  ;
+-----------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: aud_setup:fir_setup|aud_setup_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_audio:Auto_Init_Audio_ROM ;
+-----------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value     ; Type                                                                                                                                                                                                                        ;
+-----------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUD_LINE_IN_LC  ; 000011010 ; Unsigned Binary                                                                                                                                                                                                             ;
; AUD_LINE_IN_RC  ; 000011010 ; Unsigned Binary                                                                                                                                                                                                             ;
; AUD_LINE_OUT_LC ; 001111011 ; Unsigned Binary                                                                                                                                                                                                             ;
; AUD_LINE_OUT_RC ; 001111011 ; Unsigned Binary                                                                                                                                                                                                             ;
; AUD_ADC_PATH    ; 010010010 ; Unsigned Binary                                                                                                                                                                                                             ;
; AUD_DAC_PATH    ; 000000110 ; Unsigned Binary                                                                                                                                                                                                             ;
; AUD_POWER       ; 000000000 ; Unsigned Binary                                                                                                                                                                                                             ;
; AUD_DATA_FORMAT ; 001001101 ; Unsigned Binary                                                                                                                                                                                                             ;
; AUD_SAMPLE_CTRL ; 000000000 ; Unsigned Binary                                                                                                                                                                                                             ;
; AUD_SET_ACTIVE  ; 000000001 ; Unsigned Binary                                                                                                                                                                                                             ;
+-----------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: aud_setup:fir_setup|aud_setup_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM ;
+-----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value            ; Type                                                                                                                                                                                                             ;
+-----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; INPUT_CTRL            ; 0000000000000000 ; Unsigned Binary                                                                                                                                                                                                  ;
; VIDEO_SELECTION       ; 0000000111001000 ; Unsigned Binary                                                                                                                                                                                                  ;
; OUTPUT_CTRL           ; 0000001100001100 ; Unsigned Binary                                                                                                                                                                                                  ;
; EXT_OUTPUT_CTRL       ; 0000010001000101 ; Unsigned Binary                                                                                                                                                                                                  ;
; AUTODETECT            ; 0000011101111111 ; Unsigned Binary                                                                                                                                                                                                  ;
; BRIGHTNESS            ; 0000101000000000 ; Unsigned Binary                                                                                                                                                                                                  ;
; HUE                   ; 0000101100000000 ; Unsigned Binary                                                                                                                                                                                                  ;
; DEFAULT_VALUE_Y       ; 0000110000110110 ; Unsigned Binary                                                                                                                                                                                                  ;
; DEFAULT_VALUE_C       ; 0000110101111100 ; Unsigned Binary                                                                                                                                                                                                  ;
; POWER_MGMT            ; 0000111100000000 ; Unsigned Binary                                                                                                                                                                                                  ;
; ANALOG_CLAMP_CTRL     ; 0001010000010010 ; Unsigned Binary                                                                                                                                                                                                  ;
; DIGITAL_CLAMP_CTRL    ; 0001010100000000 ; Unsigned Binary                                                                                                                                                                                                  ;
; SHAPING_FILTER_CTRL_1 ; 0001011100000001 ; Unsigned Binary                                                                                                                                                                                                  ;
; SHAPING_FILTER_CTRL_2 ; 0001100010010011 ; Unsigned Binary                                                                                                                                                                                                  ;
; COMB_FILTER_CTRL_2    ; 0001100111110001 ; Unsigned Binary                                                                                                                                                                                                  ;
; PIXEL_DELAY_CTRL      ; 0010011101011000 ; Unsigned Binary                                                                                                                                                                                                  ;
; MISC_GAIN_CTRL        ; 0010101111100001 ; Unsigned Binary                                                                                                                                                                                                  ;
; AGC_MODE_CTRL         ; 0010110010101110 ; Unsigned Binary                                                                                                                                                                                                  ;
; CHROMA_GAIN_CTRL_1    ; 0010110111110100 ; Unsigned Binary                                                                                                                                                                                                  ;
; CHROMA_GAIN_CTRL_2    ; 0010111000000000 ; Unsigned Binary                                                                                                                                                                                                  ;
; LUMA_GAIN_CTRL_1      ; 0010111111110000 ; Unsigned Binary                                                                                                                                                                                                  ;
; LUMA_GAIN_CTRL_2      ; 0011000000000000 ; Unsigned Binary                                                                                                                                                                                                  ;
; VSYNC_FIELD_CTRL_1    ; 0011000100010010 ; Unsigned Binary                                                                                                                                                                                                  ;
; VSYNC_FIELD_CTRL_2    ; 0011001001000001 ; Unsigned Binary                                                                                                                                                                                                  ;
; VSYNC_FIELD_CTRL_3    ; 0011001110000100 ; Unsigned Binary                                                                                                                                                                                                  ;
; HSYNC_FIELD_CTRL_1    ; 0011010000000000 ; Unsigned Binary                                                                                                                                                                                                  ;
; HSYNC_FIELD_CTRL_2    ; 0011010100000010 ; Unsigned Binary                                                                                                                                                                                                  ;
; HSYNC_FIELD_CTRL_3    ; 0011011000000000 ; Unsigned Binary                                                                                                                                                                                                  ;
; POLARITY              ; 0011011100000001 ; Unsigned Binary                                                                                                                                                                                                  ;
; NTSC_COMB_CTRL        ; 0011100010000000 ; Unsigned Binary                                                                                                                                                                                                  ;
; PAL_COMB_CTRL         ; 0011100111000000 ; Unsigned Binary                                                                                                                                                                                                  ;
; ADC_CTRL              ; 0011101000010000 ; Unsigned Binary                                                                                                                                                                                                  ;
; MANUAL_WINDOW_CTRL    ; 0011110110110010 ; Unsigned Binary                                                                                                                                                                                                  ;
; RESAMPLE_CONTROL      ; 0100000100000001 ; Unsigned Binary                                                                                                                                                                                                  ;
; CRC                   ; 1011001000011100 ; Unsigned Binary                                                                                                                                                                                                  ;
; ADC_SWITCH_1          ; 1100001100000000 ; Unsigned Binary                                                                                                                                                                                                  ;
; ADC_SWITCH_2          ; 1100010000000000 ; Unsigned Binary                                                                                                                                                                                                  ;
; LETTERBOX_CTRL_1      ; 1101110010101100 ; Unsigned Binary                                                                                                                                                                                                  ;
; LETTERBOX_CTRL_2      ; 1101110101001100 ; Unsigned Binary                                                                                                                                                                                                  ;
; NTSC_V_BIT_BEGIN      ; 1110010100100101 ; Unsigned Binary                                                                                                                                                                                                  ;
; NTSC_V_BIT_END        ; 1110011000000100 ; Unsigned Binary                                                                                                                                                                                                  ;
; NTSC_F_BIT_TOGGLE     ; 1110011101100011 ; Unsigned Binary                                                                                                                                                                                                  ;
; PAL_V_BIT_BEGIN       ; 1110100001100101 ; Unsigned Binary                                                                                                                                                                                                  ;
; PAL_V_BIT_END         ; 1110100100010100 ; Unsigned Binary                                                                                                                                                                                                  ;
; PAL_F_BIT_TOGGLE      ; 1110101001100011 ; Unsigned Binary                                                                                                                                                                                                  ;
; VBLANK_CTRL_1         ; 1110101101010101 ; Unsigned Binary                                                                                                                                                                                                  ;
; VBLANK_CTRL_2         ; 1110110001010101 ; Unsigned Binary                                                                                                                                                                                                  ;
+-----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: aud_setup:fir_setup|aud_setup_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DW             ; 26    ; Signed Integer                                                                                                                                                      ;
; CW             ; 4     ; Signed Integer                                                                                                                                                      ;
; SCCW           ; 11    ; Signed Integer                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: aud_setup:fir_setup|aud_setup_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CB             ; 11    ; Signed Integer                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: aud_setup:fir_setup|altera_reset_controller:rst_controller ;
+---------------------------+----------+------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                             ;
+---------------------------+----------+------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                   ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                           ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                   ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                   ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                   ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                   ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                   ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                   ;
+---------------------------+----------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: aud_setup:fir_setup|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                           ;
; DEPTH          ; 2     ; Signed Integer                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: aud_setup:fir_setup|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Type           ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; sld_data_bits                                   ; 141                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_trigger_bits                                ; 141                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_sample_depth                                ; 8192                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_segment_size                                ; 4096                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_ram_pipeline                                ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; String         ;
; sld_inversion_mask_length                       ; 449                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_inversion_mask                              ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_storage_qualifier_bits                      ; 141                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altera_syncram Parameter Settings by Entity Instance                                                                                                                                                                                                    ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                       ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 4                                                                                                                                                                                                           ;
; Entity Instance                           ; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem          ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 2                                                                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 2                                                                                                                                                                                                           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                                                                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; MLAB                                                                                                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 16                                                                                                                                                                                                          ;
;     -- WIDTH_B                            ; 16                                                                                                                                                                                                          ;
; Entity Instance                           ; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 128                                                                                                                                                                                                         ;
;     -- NUMWORDS_B                         ; 128                                                                                                                                                                                                         ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 16                                                                                                                                                                                                          ;
;     -- WIDTH_B                            ; 16                                                                                                                                                                                                          ;
; Entity Instance                           ; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem         ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 2                                                                                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 2                                                                                                                                                                                                           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                                                                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; MLAB                                                                                                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 16                                                                                                                                                                                                          ;
;     -- WIDTH_B                            ; 16                                                                                                                                                                                                          ;
; Entity Instance                           ; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 128                                                                                                                                                                                                         ;
;     -- NUMWORDS_B                         ; 128                                                                                                                                                                                                         ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                                                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 16                                                                                                                                                                                                          ;
;     -- WIDTH_B                            ; 16                                                                                                                                                                                                          ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                                                      ;
+----------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                                ;
+----------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 4                                                                                                                                                                    ;
; Entity Instance            ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO  ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                         ;
;     -- lpm_width           ; 32                                                                                                                                                                   ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                                  ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                                   ;
;     -- USE_EAB             ; ON                                                                                                                                                                   ;
; Entity Instance            ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                         ;
;     -- lpm_width           ; 32                                                                                                                                                                   ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                                  ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                                   ;
;     -- USE_EAB             ; ON                                                                                                                                                                   ;
; Entity Instance            ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO   ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                         ;
;     -- lpm_width           ; 32                                                                                                                                                                   ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                                  ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                                   ;
;     -- USE_EAB             ; ON                                                                                                                                                                   ;
; Entity Instance            ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO  ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                         ;
;     -- lpm_width           ; 32                                                                                                                                                                   ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                                  ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                                   ;
;     -- USE_EAB             ; ON                                                                                                                                                                   ;
+----------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "aud_setup:fir_setup|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                 ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                            ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "aud_setup:fir_setup|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+---------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                           ;
+----------------+--------+----------+---------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                            ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                      ;
+----------------+--------+----------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "aud_setup:fir_setup|aud_setup_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator" ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                               ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; enable_clk   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                          ;
; rising_edge  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                ;
; falling_edge ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "aud_setup:fir_setup|aud_setup_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller"                                                            ;
+-------------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                          ; Type   ; Severity ; Details                                                                                                                                                                            ;
+-------------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; transfer_mask[26..19]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; transfer_mask[17..10]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; transfer_mask[8..1]           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; transfer_mask[18]             ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; transfer_mask[9]              ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; transfer_mask[0]              ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; restart_counter               ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; restart_counter[2..1]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; restart_counter[4]            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; restart_counter[3]            ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; restart_counter[0]            ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; restart_data_in[24..21]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; restart_data_in[18..1]        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; restart_data_in[26]           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; restart_data_in[25]           ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; restart_data_in[19]           ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; restart_transfer_mask[18..10] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; restart_transfer_mask[26..19] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; restart_transfer_mask[9..1]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; restart_transfer_mask[0]      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; data_out[26..19]              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; data_out[17..11]              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+-------------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "aud_setup:fir_setup|aud_setup_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init" ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                                                                      ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------+
; clear_error ; Input ; Info     ; Stuck at GND                                                                                                                 ;
+-------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "aud_setup:fir_setup|aud_setup_audio_and_video_config_0:audio_and_video_config_0"                                ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                  ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; address     ; Input  ; Info     ; Explicitly unconnected                                                                                   ;
; byteenable  ; Input  ; Info     ; Explicitly unconnected                                                                                   ;
; read        ; Input  ; Info     ; Explicitly unconnected                                                                                   ;
; write       ; Input  ; Info     ; Explicitly unconnected                                                                                   ;
; writedata   ; Input  ; Info     ; Explicitly unconnected                                                                                   ;
; readdata    ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; waitrequest ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; irq         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; I2C_SCEN    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_mtree_mult1_0_cma_delay" ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena          ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                           ;
; xout[26..25] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                    ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                        ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                   ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_15" ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                           ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_u0_m0_wo0_compute_q_14" ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                           ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                         ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                    ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                         ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ena  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                    ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core" ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                  ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; xin_c        ; Input  ; Info     ; Stuck at GND                                                                                                                                             ;
; xout_c[7..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                      ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl" ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                                                  ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; stall ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                      ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst" ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                               ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------+
; ast_sink_ready     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.   ;
; ast_sink_sop       ; Input  ; Info     ; Stuck at GND                                                                          ;
; ast_sink_eop       ; Input  ; Info     ; Stuck at GND                                                                          ;
; ast_source_ready   ; Input  ; Info     ; Stuck at VCC                                                                          ;
; ast_source_sop     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.   ;
; ast_source_eop     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.   ;
; ast_source_channel ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.   ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "aud_setup:fir_setup"                                                                                  ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                             ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; fir_left_input_error   ; Input  ; Info     ; Explicitly unconnected                                                              ;
; fir_left_output_data   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; fir_left_output_error  ; Output ; Info     ; Explicitly unconnected                                                              ;
; fir_right_input_error  ; Input  ; Info     ; Explicitly unconnected                                                              ;
; fir_right_output_data  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; fir_right_output_error ; Output ; Info     ; Explicitly unconnected                                                              ;
; reset_reset_n          ; Input  ; Info     ; Stuck at VCC                                                                        ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_pll:clock_gen|audio_pll_audio_pll_0:audio_pll_0|audio_pll_audio_pll_0_audio_pll:audio_pll|altera_pll:altera_pll_i"                                  ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; fboutclk          ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; fbclk             ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; refclk1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_en          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; updn              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; num_phase_shifts  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; scanclk           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cntsel            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; reconfig_to_pll   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; extswitch         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; adjpllin          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cclk              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_done        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; reconfig_from_pll ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; activeclk         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; clkbad            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; phout             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; lvds_clk          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; loaden            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; extclk_out        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; cascade_out       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; zdbfbclk          ; Bidir  ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_pll:clock_gen"                                                                                                                            ;
+------------------------------------+---------+------------------+----------------------------------------------------------------------------------------------------------+
; Port                               ; Type    ; Severity         ; Details                                                                                                  ;
+------------------------------------+---------+------------------+----------------------------------------------------------------------------------------------------------+
; audio_pll_0_ref_reset_source_reset ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity                                                   ;
; audio_pll_0_reset_source_reset     ; Output  ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------------------------------+---------+------------------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "altera_up_clock_edge:detect" ;
+-------+-------+----------+------------------------------+
; Port  ; Type  ; Severity ; Details                      ;
+-------+-------+----------+------------------------------+
; reset ; Input ; Info     ; Stuck at GND                 ;
+-------+-------+----------+------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 141                 ; 141              ; 8192         ; 2        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 903                         ;
;     CLR               ; 248                         ;
;     ENA               ; 41                          ;
;     ENA CLR           ; 166                         ;
;     ENA CLR SLD       ; 64                          ;
;     ENA SCLR          ; 205                         ;
;     SCLR              ; 84                          ;
;     SCLR SLD          ; 2                           ;
;     plain             ; 93                          ;
; arriav_io_obuf        ; 1                           ;
; arriav_lcell_comb     ; 1006                        ;
;     arith             ; 305                         ;
;         1 data inputs ; 139                         ;
;         2 data inputs ; 166                         ;
;     normal            ; 695                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 58                          ;
;         2 data inputs ; 78                          ;
;         3 data inputs ; 64                          ;
;         4 data inputs ; 85                          ;
;         5 data inputs ; 207                         ;
;         6 data inputs ; 202                         ;
;     shared            ; 6                           ;
;         2 data inputs ; 6                           ;
; arriav_mac            ; 2                           ;
; arriav_mlab_cell      ; 32                          ;
; boundary_port         ; 168                         ;
; generic_pll           ; 1                           ;
; stratixv_ram_block    ; 160                         ;
;                       ;                             ;
; Max LUT depth         ; 4.10                        ;
; Average LUT depth     ; 1.83                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------------+---------------+-----------+--------------------------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                          ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                                                                                                                                                                                    ; Details ;
+-----------------------------------------------+---------------+-----------+--------------------------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; AUD_ADCLRCK                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AUD_ADCLRCK                                                                                                                                                                                                                                          ; N/A     ;
; AUD_ADCLRCK                                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; AUD_ADCLRCK                                                                                                                                                                                                                                          ; N/A     ;
; CLOCK_50                                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CLOCK_50                                                                                                                                                                                                                                             ; N/A     ;
; KEY[0]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; KEY[0]                                                                                                                                                                                                                                               ; N/A     ;
; KEY[0]                                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; KEY[0]                                                                                                                                                                                                                                               ; N/A     ;
; aud_setup:fir_setup|fir_left_output_data[0]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[0]                                                                                        ; N/A     ;
; aud_setup:fir_setup|fir_left_output_data[0]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[0]                                                                                        ; N/A     ;
; aud_setup:fir_setup|fir_left_output_data[10]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[10]                                                                                       ; N/A     ;
; aud_setup:fir_setup|fir_left_output_data[10]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[10]                                                                                       ; N/A     ;
; aud_setup:fir_setup|fir_left_output_data[11]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[11]                                                                                       ; N/A     ;
; aud_setup:fir_setup|fir_left_output_data[11]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[11]                                                                                       ; N/A     ;
; aud_setup:fir_setup|fir_left_output_data[12]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[12]                                                                                       ; N/A     ;
; aud_setup:fir_setup|fir_left_output_data[12]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[12]                                                                                       ; N/A     ;
; aud_setup:fir_setup|fir_left_output_data[13]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[13]                                                                                       ; N/A     ;
; aud_setup:fir_setup|fir_left_output_data[13]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[13]                                                                                       ; N/A     ;
; aud_setup:fir_setup|fir_left_output_data[14]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[14]                                                                                       ; N/A     ;
; aud_setup:fir_setup|fir_left_output_data[14]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[14]                                                                                       ; N/A     ;
; aud_setup:fir_setup|fir_left_output_data[15]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[15]                                                                                       ; N/A     ;
; aud_setup:fir_setup|fir_left_output_data[15]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[15]                                                                                       ; N/A     ;
; aud_setup:fir_setup|fir_left_output_data[16]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[16]                                                                                       ; N/A     ;
; aud_setup:fir_setup|fir_left_output_data[16]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[16]                                                                                       ; N/A     ;
; aud_setup:fir_setup|fir_left_output_data[17]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[17]                                                                                       ; N/A     ;
; aud_setup:fir_setup|fir_left_output_data[17]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[17]                                                                                       ; N/A     ;
; aud_setup:fir_setup|fir_left_output_data[18]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[18]                                                                                       ; N/A     ;
; aud_setup:fir_setup|fir_left_output_data[18]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[18]                                                                                       ; N/A     ;
; aud_setup:fir_setup|fir_left_output_data[19]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[19]                                                                                       ; N/A     ;
; aud_setup:fir_setup|fir_left_output_data[19]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[19]                                                                                       ; N/A     ;
; aud_setup:fir_setup|fir_left_output_data[1]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[1]                                                                                        ; N/A     ;
; aud_setup:fir_setup|fir_left_output_data[1]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[1]                                                                                        ; N/A     ;
; aud_setup:fir_setup|fir_left_output_data[20]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[20]                                                                                       ; N/A     ;
; aud_setup:fir_setup|fir_left_output_data[20]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[20]                                                                                       ; N/A     ;
; aud_setup:fir_setup|fir_left_output_data[21]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[21]                                                                                       ; N/A     ;
; aud_setup:fir_setup|fir_left_output_data[21]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[21]                                                                                       ; N/A     ;
; aud_setup:fir_setup|fir_left_output_data[22]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[22]                                                                                       ; N/A     ;
; aud_setup:fir_setup|fir_left_output_data[22]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[22]                                                                                       ; N/A     ;
; aud_setup:fir_setup|fir_left_output_data[23]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[23]                                                                                       ; N/A     ;
; aud_setup:fir_setup|fir_left_output_data[23]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[23]                                                                                       ; N/A     ;
; aud_setup:fir_setup|fir_left_output_data[24]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[24]                                                                                       ; N/A     ;
; aud_setup:fir_setup|fir_left_output_data[24]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[24]                                                                                       ; N/A     ;
; aud_setup:fir_setup|fir_left_output_data[25]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[25]                                                                                       ; N/A     ;
; aud_setup:fir_setup|fir_left_output_data[25]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[25]                                                                                       ; N/A     ;
; aud_setup:fir_setup|fir_left_output_data[26]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[26]                                                                                       ; N/A     ;
; aud_setup:fir_setup|fir_left_output_data[26]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[26]                                                                                       ; N/A     ;
; aud_setup:fir_setup|fir_left_output_data[27]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[27]                                                                                       ; N/A     ;
; aud_setup:fir_setup|fir_left_output_data[27]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[27]                                                                                       ; N/A     ;
; aud_setup:fir_setup|fir_left_output_data[28]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[28]                                                                                       ; N/A     ;
; aud_setup:fir_setup|fir_left_output_data[28]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[28]                                                                                       ; N/A     ;
; aud_setup:fir_setup|fir_left_output_data[29]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[29]                                                                                       ; N/A     ;
; aud_setup:fir_setup|fir_left_output_data[29]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[29]                                                                                       ; N/A     ;
; aud_setup:fir_setup|fir_left_output_data[2]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[2]                                                                                        ; N/A     ;
; aud_setup:fir_setup|fir_left_output_data[2]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[2]                                                                                        ; N/A     ;
; aud_setup:fir_setup|fir_left_output_data[30]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[30]                                                                                       ; N/A     ;
; aud_setup:fir_setup|fir_left_output_data[30]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[30]                                                                                       ; N/A     ;
; aud_setup:fir_setup|fir_left_output_data[31]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[31]                                                                                       ; N/A     ;
; aud_setup:fir_setup|fir_left_output_data[31]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[31]                                                                                       ; N/A     ;
; aud_setup:fir_setup|fir_left_output_data[3]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[3]                                                                                        ; N/A     ;
; aud_setup:fir_setup|fir_left_output_data[3]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[3]                                                                                        ; N/A     ;
; aud_setup:fir_setup|fir_left_output_data[4]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[4]                                                                                        ; N/A     ;
; aud_setup:fir_setup|fir_left_output_data[4]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[4]                                                                                        ; N/A     ;
; aud_setup:fir_setup|fir_left_output_data[5]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[5]                                                                                        ; N/A     ;
; aud_setup:fir_setup|fir_left_output_data[5]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[5]                                                                                        ; N/A     ;
; aud_setup:fir_setup|fir_left_output_data[6]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[6]                                                                                        ; N/A     ;
; aud_setup:fir_setup|fir_left_output_data[6]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[6]                                                                                        ; N/A     ;
; aud_setup:fir_setup|fir_left_output_data[7]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[7]                                                                                        ; N/A     ;
; aud_setup:fir_setup|fir_left_output_data[7]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[7]                                                                                        ; N/A     ;
; aud_setup:fir_setup|fir_left_output_data[8]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[8]                                                                                        ; N/A     ;
; aud_setup:fir_setup|fir_left_output_data[8]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[8]                                                                                        ; N/A     ;
; aud_setup:fir_setup|fir_left_output_data[9]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[9]                                                                                        ; N/A     ;
; aud_setup:fir_setup|fir_left_output_data[9]   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[9]                                                                                        ; N/A     ;
; aud_setup:fir_setup|fir_left_output_valid     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_valid                                                                                         ; N/A     ;
; aud_setup:fir_setup|fir_left_output_valid     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_valid                                                                                         ; N/A     ;
; aud_setup:fir_setup|fir_right_output_data[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[0]                                                                                       ; N/A     ;
; aud_setup:fir_setup|fir_right_output_data[0]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[0]                                                                                       ; N/A     ;
; aud_setup:fir_setup|fir_right_output_data[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[10]                                                                                      ; N/A     ;
; aud_setup:fir_setup|fir_right_output_data[10] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[10]                                                                                      ; N/A     ;
; aud_setup:fir_setup|fir_right_output_data[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[11]                                                                                      ; N/A     ;
; aud_setup:fir_setup|fir_right_output_data[11] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[11]                                                                                      ; N/A     ;
; aud_setup:fir_setup|fir_right_output_data[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[12]                                                                                      ; N/A     ;
; aud_setup:fir_setup|fir_right_output_data[12] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[12]                                                                                      ; N/A     ;
; aud_setup:fir_setup|fir_right_output_data[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[13]                                                                                      ; N/A     ;
; aud_setup:fir_setup|fir_right_output_data[13] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[13]                                                                                      ; N/A     ;
; aud_setup:fir_setup|fir_right_output_data[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[14]                                                                                      ; N/A     ;
; aud_setup:fir_setup|fir_right_output_data[14] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[14]                                                                                      ; N/A     ;
; aud_setup:fir_setup|fir_right_output_data[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[15]                                                                                      ; N/A     ;
; aud_setup:fir_setup|fir_right_output_data[15] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[15]                                                                                      ; N/A     ;
; aud_setup:fir_setup|fir_right_output_data[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[16]                                                                                      ; N/A     ;
; aud_setup:fir_setup|fir_right_output_data[16] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[16]                                                                                      ; N/A     ;
; aud_setup:fir_setup|fir_right_output_data[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[17]                                                                                      ; N/A     ;
; aud_setup:fir_setup|fir_right_output_data[17] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[17]                                                                                      ; N/A     ;
; aud_setup:fir_setup|fir_right_output_data[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[18]                                                                                      ; N/A     ;
; aud_setup:fir_setup|fir_right_output_data[18] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[18]                                                                                      ; N/A     ;
; aud_setup:fir_setup|fir_right_output_data[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[19]                                                                                      ; N/A     ;
; aud_setup:fir_setup|fir_right_output_data[19] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[19]                                                                                      ; N/A     ;
; aud_setup:fir_setup|fir_right_output_data[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[1]                                                                                       ; N/A     ;
; aud_setup:fir_setup|fir_right_output_data[1]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[1]                                                                                       ; N/A     ;
; aud_setup:fir_setup|fir_right_output_data[20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[20]                                                                                      ; N/A     ;
; aud_setup:fir_setup|fir_right_output_data[20] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[20]                                                                                      ; N/A     ;
; aud_setup:fir_setup|fir_right_output_data[21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[21]                                                                                      ; N/A     ;
; aud_setup:fir_setup|fir_right_output_data[21] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[21]                                                                                      ; N/A     ;
; aud_setup:fir_setup|fir_right_output_data[22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[22]                                                                                      ; N/A     ;
; aud_setup:fir_setup|fir_right_output_data[22] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[22]                                                                                      ; N/A     ;
; aud_setup:fir_setup|fir_right_output_data[23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[23]                                                                                      ; N/A     ;
; aud_setup:fir_setup|fir_right_output_data[23] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[23]                                                                                      ; N/A     ;
; aud_setup:fir_setup|fir_right_output_data[24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[24]                                                                                      ; N/A     ;
; aud_setup:fir_setup|fir_right_output_data[24] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[24]                                                                                      ; N/A     ;
; aud_setup:fir_setup|fir_right_output_data[25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[25]                                                                                      ; N/A     ;
; aud_setup:fir_setup|fir_right_output_data[25] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[25]                                                                                      ; N/A     ;
; aud_setup:fir_setup|fir_right_output_data[26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[26]                                                                                      ; N/A     ;
; aud_setup:fir_setup|fir_right_output_data[26] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[26]                                                                                      ; N/A     ;
; aud_setup:fir_setup|fir_right_output_data[27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[27]                                                                                      ; N/A     ;
; aud_setup:fir_setup|fir_right_output_data[27] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[27]                                                                                      ; N/A     ;
; aud_setup:fir_setup|fir_right_output_data[28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[28]                                                                                      ; N/A     ;
; aud_setup:fir_setup|fir_right_output_data[28] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[28]                                                                                      ; N/A     ;
; aud_setup:fir_setup|fir_right_output_data[29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[29]                                                                                      ; N/A     ;
; aud_setup:fir_setup|fir_right_output_data[29] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[29]                                                                                      ; N/A     ;
; aud_setup:fir_setup|fir_right_output_data[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[2]                                                                                       ; N/A     ;
; aud_setup:fir_setup|fir_right_output_data[2]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[2]                                                                                       ; N/A     ;
; aud_setup:fir_setup|fir_right_output_data[30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[30]                                                                                      ; N/A     ;
; aud_setup:fir_setup|fir_right_output_data[30] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[30]                                                                                      ; N/A     ;
; aud_setup:fir_setup|fir_right_output_data[31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[31]                                                                                      ; N/A     ;
; aud_setup:fir_setup|fir_right_output_data[31] ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[31]                                                                                      ; N/A     ;
; aud_setup:fir_setup|fir_right_output_data[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[3]                                                                                       ; N/A     ;
; aud_setup:fir_setup|fir_right_output_data[3]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[3]                                                                                       ; N/A     ;
; aud_setup:fir_setup|fir_right_output_data[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[4]                                                                                       ; N/A     ;
; aud_setup:fir_setup|fir_right_output_data[4]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[4]                                                                                       ; N/A     ;
; aud_setup:fir_setup|fir_right_output_data[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[5]                                                                                       ; N/A     ;
; aud_setup:fir_setup|fir_right_output_data[5]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[5]                                                                                       ; N/A     ;
; aud_setup:fir_setup|fir_right_output_data[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[6]                                                                                       ; N/A     ;
; aud_setup:fir_setup|fir_right_output_data[6]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[6]                                                                                       ; N/A     ;
; aud_setup:fir_setup|fir_right_output_data[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[7]                                                                                       ; N/A     ;
; aud_setup:fir_setup|fir_right_output_data[7]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[7]                                                                                       ; N/A     ;
; aud_setup:fir_setup|fir_right_output_data[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[8]                                                                                       ; N/A     ;
; aud_setup:fir_setup|fir_right_output_data[8]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[8]                                                                                       ; N/A     ;
; aud_setup:fir_setup|fir_right_output_data[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[9]                                                                                       ; N/A     ;
; aud_setup:fir_setup|fir_right_output_data[9]  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[9]                                                                                       ; N/A     ;
; aud_setup:fir_setup|fir_right_output_valid    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_valid                                                                                        ; N/A     ;
; aud_setup:fir_setup|fir_right_output_valid    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_right|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_valid                                                                                        ; N/A     ;
; aud_setup:fir_setup|left_input_ready          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|WideOr2                                                                                                                                                                                                ; N/A     ;
; aud_setup:fir_setup|left_input_ready          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|WideOr2                                                                                                                                                                                                ; N/A     ;
; aud_setup:fir_setup|left_output_data[0]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[0]   ; N/A     ;
; aud_setup:fir_setup|left_output_data[0]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[0]   ; N/A     ;
; aud_setup:fir_setup|left_output_data[10]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[10]  ; N/A     ;
; aud_setup:fir_setup|left_output_data[10]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[10]  ; N/A     ;
; aud_setup:fir_setup|left_output_data[11]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[11]  ; N/A     ;
; aud_setup:fir_setup|left_output_data[11]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[11]  ; N/A     ;
; aud_setup:fir_setup|left_output_data[12]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[12]  ; N/A     ;
; aud_setup:fir_setup|left_output_data[12]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[12]  ; N/A     ;
; aud_setup:fir_setup|left_output_data[13]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[13]  ; N/A     ;
; aud_setup:fir_setup|left_output_data[13]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[13]  ; N/A     ;
; aud_setup:fir_setup|left_output_data[14]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[14]  ; N/A     ;
; aud_setup:fir_setup|left_output_data[14]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[14]  ; N/A     ;
; aud_setup:fir_setup|left_output_data[15]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[15]  ; N/A     ;
; aud_setup:fir_setup|left_output_data[15]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[15]  ; N/A     ;
; aud_setup:fir_setup|left_output_data[16]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[16]  ; N/A     ;
; aud_setup:fir_setup|left_output_data[16]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[16]  ; N/A     ;
; aud_setup:fir_setup|left_output_data[17]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[17]  ; N/A     ;
; aud_setup:fir_setup|left_output_data[17]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[17]  ; N/A     ;
; aud_setup:fir_setup|left_output_data[18]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[18]  ; N/A     ;
; aud_setup:fir_setup|left_output_data[18]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[18]  ; N/A     ;
; aud_setup:fir_setup|left_output_data[19]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[19]  ; N/A     ;
; aud_setup:fir_setup|left_output_data[19]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[19]  ; N/A     ;
; aud_setup:fir_setup|left_output_data[1]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[1]   ; N/A     ;
; aud_setup:fir_setup|left_output_data[1]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[1]   ; N/A     ;
; aud_setup:fir_setup|left_output_data[20]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[20]  ; N/A     ;
; aud_setup:fir_setup|left_output_data[20]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[20]  ; N/A     ;
; aud_setup:fir_setup|left_output_data[21]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[21]  ; N/A     ;
; aud_setup:fir_setup|left_output_data[21]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[21]  ; N/A     ;
; aud_setup:fir_setup|left_output_data[22]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[22]  ; N/A     ;
; aud_setup:fir_setup|left_output_data[22]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[22]  ; N/A     ;
; aud_setup:fir_setup|left_output_data[23]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[23]  ; N/A     ;
; aud_setup:fir_setup|left_output_data[23]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[23]  ; N/A     ;
; aud_setup:fir_setup|left_output_data[24]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[24]  ; N/A     ;
; aud_setup:fir_setup|left_output_data[24]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[24]  ; N/A     ;
; aud_setup:fir_setup|left_output_data[25]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[25]  ; N/A     ;
; aud_setup:fir_setup|left_output_data[25]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[25]  ; N/A     ;
; aud_setup:fir_setup|left_output_data[26]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[26]  ; N/A     ;
; aud_setup:fir_setup|left_output_data[26]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[26]  ; N/A     ;
; aud_setup:fir_setup|left_output_data[27]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[27]  ; N/A     ;
; aud_setup:fir_setup|left_output_data[27]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[27]  ; N/A     ;
; aud_setup:fir_setup|left_output_data[28]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[28]  ; N/A     ;
; aud_setup:fir_setup|left_output_data[28]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[28]  ; N/A     ;
; aud_setup:fir_setup|left_output_data[29]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[29]  ; N/A     ;
; aud_setup:fir_setup|left_output_data[29]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[29]  ; N/A     ;
; aud_setup:fir_setup|left_output_data[2]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[2]   ; N/A     ;
; aud_setup:fir_setup|left_output_data[2]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[2]   ; N/A     ;
; aud_setup:fir_setup|left_output_data[30]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[30]  ; N/A     ;
; aud_setup:fir_setup|left_output_data[30]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[30]  ; N/A     ;
; aud_setup:fir_setup|left_output_data[31]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[31]  ; N/A     ;
; aud_setup:fir_setup|left_output_data[31]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[31]  ; N/A     ;
; aud_setup:fir_setup|left_output_data[3]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[3]   ; N/A     ;
; aud_setup:fir_setup|left_output_data[3]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[3]   ; N/A     ;
; aud_setup:fir_setup|left_output_data[4]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[4]   ; N/A     ;
; aud_setup:fir_setup|left_output_data[4]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[4]   ; N/A     ;
; aud_setup:fir_setup|left_output_data[5]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[5]   ; N/A     ;
; aud_setup:fir_setup|left_output_data[5]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[5]   ; N/A     ;
; aud_setup:fir_setup|left_output_data[6]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[6]   ; N/A     ;
; aud_setup:fir_setup|left_output_data[6]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[6]   ; N/A     ;
; aud_setup:fir_setup|left_output_data[7]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[7]   ; N/A     ;
; aud_setup:fir_setup|left_output_data[7]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[7]   ; N/A     ;
; aud_setup:fir_setup|left_output_data[8]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[8]   ; N/A     ;
; aud_setup:fir_setup|left_output_data[8]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[8]   ; N/A     ;
; aud_setup:fir_setup|left_output_data[9]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[9]   ; N/A     ;
; aud_setup:fir_setup|left_output_data[9]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[9]   ; N/A     ;
; aud_setup:fir_setup|right_input_ready         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|WideOr3                                                                                                                                                                                                ; N/A     ;
; aud_setup:fir_setup|right_input_ready         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|WideOr3                                                                                                                                                                                                ; N/A     ;
; aud_setup:fir_setup|right_output_data[0]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[0]  ; N/A     ;
; aud_setup:fir_setup|right_output_data[0]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[0]  ; N/A     ;
; aud_setup:fir_setup|right_output_data[10]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[10] ; N/A     ;
; aud_setup:fir_setup|right_output_data[10]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[10] ; N/A     ;
; aud_setup:fir_setup|right_output_data[11]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[11] ; N/A     ;
; aud_setup:fir_setup|right_output_data[11]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[11] ; N/A     ;
; aud_setup:fir_setup|right_output_data[12]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[12] ; N/A     ;
; aud_setup:fir_setup|right_output_data[12]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[12] ; N/A     ;
; aud_setup:fir_setup|right_output_data[13]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[13] ; N/A     ;
; aud_setup:fir_setup|right_output_data[13]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[13] ; N/A     ;
; aud_setup:fir_setup|right_output_data[14]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[14] ; N/A     ;
; aud_setup:fir_setup|right_output_data[14]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[14] ; N/A     ;
; aud_setup:fir_setup|right_output_data[15]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[15] ; N/A     ;
; aud_setup:fir_setup|right_output_data[15]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[15] ; N/A     ;
; aud_setup:fir_setup|right_output_data[16]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[16] ; N/A     ;
; aud_setup:fir_setup|right_output_data[16]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[16] ; N/A     ;
; aud_setup:fir_setup|right_output_data[17]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[17] ; N/A     ;
; aud_setup:fir_setup|right_output_data[17]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[17] ; N/A     ;
; aud_setup:fir_setup|right_output_data[18]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[18] ; N/A     ;
; aud_setup:fir_setup|right_output_data[18]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[18] ; N/A     ;
; aud_setup:fir_setup|right_output_data[19]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[19] ; N/A     ;
; aud_setup:fir_setup|right_output_data[19]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[19] ; N/A     ;
; aud_setup:fir_setup|right_output_data[1]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[1]  ; N/A     ;
; aud_setup:fir_setup|right_output_data[1]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[1]  ; N/A     ;
; aud_setup:fir_setup|right_output_data[20]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[20] ; N/A     ;
; aud_setup:fir_setup|right_output_data[20]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[20] ; N/A     ;
; aud_setup:fir_setup|right_output_data[21]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[21] ; N/A     ;
; aud_setup:fir_setup|right_output_data[21]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[21] ; N/A     ;
; aud_setup:fir_setup|right_output_data[22]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[22] ; N/A     ;
; aud_setup:fir_setup|right_output_data[22]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[22] ; N/A     ;
; aud_setup:fir_setup|right_output_data[23]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[23] ; N/A     ;
; aud_setup:fir_setup|right_output_data[23]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[23] ; N/A     ;
; aud_setup:fir_setup|right_output_data[24]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[24] ; N/A     ;
; aud_setup:fir_setup|right_output_data[24]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[24] ; N/A     ;
; aud_setup:fir_setup|right_output_data[25]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[25] ; N/A     ;
; aud_setup:fir_setup|right_output_data[25]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[25] ; N/A     ;
; aud_setup:fir_setup|right_output_data[26]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[26] ; N/A     ;
; aud_setup:fir_setup|right_output_data[26]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[26] ; N/A     ;
; aud_setup:fir_setup|right_output_data[27]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[27] ; N/A     ;
; aud_setup:fir_setup|right_output_data[27]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[27] ; N/A     ;
; aud_setup:fir_setup|right_output_data[28]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[28] ; N/A     ;
; aud_setup:fir_setup|right_output_data[28]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[28] ; N/A     ;
; aud_setup:fir_setup|right_output_data[29]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[29] ; N/A     ;
; aud_setup:fir_setup|right_output_data[29]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[29] ; N/A     ;
; aud_setup:fir_setup|right_output_data[2]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[2]  ; N/A     ;
; aud_setup:fir_setup|right_output_data[2]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[2]  ; N/A     ;
; aud_setup:fir_setup|right_output_data[30]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[30] ; N/A     ;
; aud_setup:fir_setup|right_output_data[30]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[30] ; N/A     ;
; aud_setup:fir_setup|right_output_data[31]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[31] ; N/A     ;
; aud_setup:fir_setup|right_output_data[31]     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[31] ; N/A     ;
; aud_setup:fir_setup|right_output_data[3]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[3]  ; N/A     ;
; aud_setup:fir_setup|right_output_data[3]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[3]  ; N/A     ;
; aud_setup:fir_setup|right_output_data[4]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[4]  ; N/A     ;
; aud_setup:fir_setup|right_output_data[4]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[4]  ; N/A     ;
; aud_setup:fir_setup|right_output_data[5]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[5]  ; N/A     ;
; aud_setup:fir_setup|right_output_data[5]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[5]  ; N/A     ;
; aud_setup:fir_setup|right_output_data[6]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[6]  ; N/A     ;
; aud_setup:fir_setup|right_output_data[6]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[6]  ; N/A     ;
; aud_setup:fir_setup|right_output_data[7]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[7]  ; N/A     ;
; aud_setup:fir_setup|right_output_data[7]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[7]  ; N/A     ;
; aud_setup:fir_setup|right_output_data[8]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[8]  ; N/A     ;
; aud_setup:fir_setup|right_output_data[8]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[8]  ; N/A     ;
; aud_setup:fir_setup|right_output_data[9]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[9]  ; N/A     ;
; aud_setup:fir_setup|right_output_data[9]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|q_b[9]  ; N/A     ;
; ready_read_now                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                                  ; N/A     ;
; ready_read_now                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                                                                                                                  ; N/A     ;
; volumeControl:vol|counter[0]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|counter[0]                                                                                                                                                                                                                         ; N/A     ;
; volumeControl:vol|counter[0]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|counter[0]                                                                                                                                                                                                                         ; N/A     ;
; volumeControl:vol|counter[1]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|counter[1]                                                                                                                                                                                                                         ; N/A     ;
; volumeControl:vol|counter[1]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|counter[1]                                                                                                                                                                                                                         ; N/A     ;
; volumeControl:vol|counter[2]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|counter[2]                                                                                                                                                                                                                         ; N/A     ;
; volumeControl:vol|counter[2]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|counter[2]                                                                                                                                                                                                                         ; N/A     ;
; volumeControl:vol|counter[3]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|counter[3]                                                                                                                                                                                                                         ; N/A     ;
; volumeControl:vol|counter[3]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|counter[3]                                                                                                                                                                                                                         ; N/A     ;
; volumeControl:vol|counter[4]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|counter[4]                                                                                                                                                                                                                         ; N/A     ;
; volumeControl:vol|counter[4]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|counter[4]                                                                                                                                                                                                                         ; N/A     ;
; volumeControl:vol|counter[5]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|counter[5]                                                                                                                                                                                                                         ; N/A     ;
; volumeControl:vol|counter[5]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; volumeControl:vol|counter[5]                                                                                                                                                                                                                         ; N/A     ;
; auto_signaltap_0|gnd                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                                                  ; N/A     ;
; auto_signaltap_0|gnd                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                                                  ; N/A     ;
; auto_signaltap_0|gnd                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                                                  ; N/A     ;
; auto_signaltap_0|gnd                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                                                  ; N/A     ;
; auto_signaltap_0|gnd                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                                                  ; N/A     ;
; auto_signaltap_0|gnd                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                                                  ; N/A     ;
; auto_signaltap_0|gnd                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                                                  ; N/A     ;
; auto_signaltap_0|gnd                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                                                  ; N/A     ;
; auto_signaltap_0|gnd                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                                                  ; N/A     ;
; auto_signaltap_0|gnd                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                                                  ; N/A     ;
; auto_signaltap_0|gnd                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                                                  ; N/A     ;
; auto_signaltap_0|gnd                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                                                  ; N/A     ;
; auto_signaltap_0|gnd                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                                                  ; N/A     ;
; auto_signaltap_0|gnd                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                                                  ; N/A     ;
; auto_signaltap_0|gnd                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                                                  ; N/A     ;
; auto_signaltap_0|gnd                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                                                  ; N/A     ;
; auto_signaltap_0|gnd                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                                                  ; N/A     ;
; auto_signaltap_0|gnd                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                                                  ; N/A     ;
; auto_signaltap_0|vcc                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                                                                  ; N/A     ;
; auto_signaltap_0|vcc                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                                                                  ; N/A     ;
; auto_signaltap_0|vcc                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                                                                  ; N/A     ;
; auto_signaltap_0|vcc                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                                                                  ; N/A     ;
; auto_signaltap_0|vcc                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                                                                  ; N/A     ;
; auto_signaltap_0|vcc                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                                                                  ; N/A     ;
; auto_signaltap_0|vcc                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                                                                  ; N/A     ;
; auto_signaltap_0|vcc                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                                                                  ; N/A     ;
; auto_signaltap_0|vcc                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                                                                  ; N/A     ;
; auto_signaltap_0|vcc                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                                                                  ; N/A     ;
; auto_signaltap_0|vcc                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                                                                  ; N/A     ;
; auto_signaltap_0|vcc                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                                                                  ; N/A     ;
; auto_signaltap_0|vcc                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                                                                  ; N/A     ;
; auto_signaltap_0|vcc                          ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                                                                                                                  ; N/A     ;
+-----------------------------------------------+---------------+-----------+--------------------------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Tue Nov 27 03:29:46 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off part1 -c part1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file float/synthesis/float.v
    Info (12023): Found entity 1: float File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/float.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file float/synthesis/submodules/fpoint_wrapper.v
    Info (12023): Found entity 1: fpoint_wrapper File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/fpoint_wrapper.v Line: 18
Info (12021): Found 23 design units, including 23 entities, in source file float/synthesis/submodules/fpoint_qsys.v
    Info (12023): Found entity 1: fpoint_qsys_mult_single File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/fpoint_qsys.v Line: 34
    Info (12023): Found entity 2: fpoint_qsys_addsub_single_altbarrel_shift_fjg File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/fpoint_qsys.v Line: 763
    Info (12023): Found entity 3: fpoint_qsys_addsub_single_altbarrel_shift_44e File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/fpoint_qsys.v Line: 828
    Info (12023): Found entity 4: fpoint_qsys_addsub_single_altpriority_encoder_i0b File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/fpoint_qsys.v Line: 878
    Info (12023): Found entity 5: fpoint_qsys_addsub_single_altpriority_encoder_l0b File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/fpoint_qsys.v Line: 897
    Info (12023): Found entity 6: fpoint_qsys_addsub_single_altpriority_encoder_q0b File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/fpoint_qsys.v Line: 930
    Info (12023): Found entity 7: fpoint_qsys_addsub_single_altpriority_encoder_iha File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/fpoint_qsys.v Line: 975
    Info (12023): Found entity 8: fpoint_qsys_addsub_single_altpriority_encoder_lha File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/fpoint_qsys.v Line: 991
    Info (12023): Found entity 9: fpoint_qsys_addsub_single_altpriority_encoder_qha File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/fpoint_qsys.v Line: 1019
    Info (12023): Found entity 10: fpoint_qsys_addsub_single_altpriority_encoder_aja File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/fpoint_qsys.v Line: 1047
    Info (12023): Found entity 11: fpoint_qsys_addsub_single_altpriority_encoder_a2b File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/fpoint_qsys.v Line: 1079
    Info (12023): Found entity 12: fpoint_qsys_addsub_single_altpriority_encoder_9u8 File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/fpoint_qsys.v Line: 1112
    Info (12023): Found entity 13: fpoint_qsys_addsub_single_altpriority_encoder_64b File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/fpoint_qsys.v Line: 1160
    Info (12023): Found entity 14: fpoint_qsys_addsub_single_altpriority_encoder_94b File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/fpoint_qsys.v Line: 1179
    Info (12023): Found entity 15: fpoint_qsys_addsub_single_altpriority_encoder_e4b File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/fpoint_qsys.v Line: 1212
    Info (12023): Found entity 16: fpoint_qsys_addsub_single_altpriority_encoder_u5b File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/fpoint_qsys.v Line: 1245
    Info (12023): Found entity 17: fpoint_qsys_addsub_single_altpriority_encoder_6la File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/fpoint_qsys.v Line: 1294
    Info (12023): Found entity 18: fpoint_qsys_addsub_single_altpriority_encoder_9la File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/fpoint_qsys.v Line: 1310
    Info (12023): Found entity 19: fpoint_qsys_addsub_single_altpriority_encoder_ela File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/fpoint_qsys.v Line: 1338
    Info (12023): Found entity 20: fpoint_qsys_addsub_single_altpriority_encoder_uma File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/fpoint_qsys.v Line: 1366
    Info (12023): Found entity 21: fpoint_qsys_addsub_single_altpriority_encoder_tma File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/fpoint_qsys.v Line: 1394
    Info (12023): Found entity 22: fpoint_qsys_addsub_single File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/fpoint_qsys.v Line: 1422
    Info (12023): Found entity 23: fpoint_qsys File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/fpoint_qsys.v Line: 3477
Info (12021): Found 36 design units, including 36 entities, in source file float/synthesis/submodules/fpoint_hw_qsys.v
    Info (12023): Found entity 1: fpoint_hw_qsys_mult_single File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/fpoint_hw_qsys.v Line: 34
    Info (12023): Found entity 2: fpoint_hw_qsys_addsub_single_altbarrel_shift_fjg File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/fpoint_hw_qsys.v Line: 763
    Info (12023): Found entity 3: fpoint_hw_qsys_addsub_single_altbarrel_shift_44e File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/fpoint_hw_qsys.v Line: 828
    Info (12023): Found entity 4: fpoint_hw_qsys_addsub_single_altpriority_encoder_i0b File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/fpoint_hw_qsys.v Line: 878
    Info (12023): Found entity 5: fpoint_hw_qsys_addsub_single_altpriority_encoder_l0b File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/fpoint_hw_qsys.v Line: 897
    Info (12023): Found entity 6: fpoint_hw_qsys_addsub_single_altpriority_encoder_q0b File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/fpoint_hw_qsys.v Line: 930
    Info (12023): Found entity 7: fpoint_hw_qsys_addsub_single_altpriority_encoder_iha File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/fpoint_hw_qsys.v Line: 975
    Info (12023): Found entity 8: fpoint_hw_qsys_addsub_single_altpriority_encoder_lha File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/fpoint_hw_qsys.v Line: 991
    Info (12023): Found entity 9: fpoint_hw_qsys_addsub_single_altpriority_encoder_qha File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/fpoint_hw_qsys.v Line: 1019
    Info (12023): Found entity 10: fpoint_hw_qsys_addsub_single_altpriority_encoder_aja File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/fpoint_hw_qsys.v Line: 1047
    Info (12023): Found entity 11: fpoint_hw_qsys_addsub_single_altpriority_encoder_a2b File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/fpoint_hw_qsys.v Line: 1079
    Info (12023): Found entity 12: fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8 File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/fpoint_hw_qsys.v Line: 1112
    Info (12023): Found entity 13: fpoint_hw_qsys_addsub_single_altpriority_encoder_64b File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/fpoint_hw_qsys.v Line: 1160
    Info (12023): Found entity 14: fpoint_hw_qsys_addsub_single_altpriority_encoder_94b File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/fpoint_hw_qsys.v Line: 1179
    Info (12023): Found entity 15: fpoint_hw_qsys_addsub_single_altpriority_encoder_e4b File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/fpoint_hw_qsys.v Line: 1212
    Info (12023): Found entity 16: fpoint_hw_qsys_addsub_single_altpriority_encoder_u5b File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/fpoint_hw_qsys.v Line: 1245
    Info (12023): Found entity 17: fpoint_hw_qsys_addsub_single_altpriority_encoder_6la File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/fpoint_hw_qsys.v Line: 1294
    Info (12023): Found entity 18: fpoint_hw_qsys_addsub_single_altpriority_encoder_9la File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/fpoint_hw_qsys.v Line: 1310
    Info (12023): Found entity 19: fpoint_hw_qsys_addsub_single_altpriority_encoder_ela File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/fpoint_hw_qsys.v Line: 1338
    Info (12023): Found entity 20: fpoint_hw_qsys_addsub_single_altpriority_encoder_uma File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/fpoint_hw_qsys.v Line: 1366
    Info (12023): Found entity 21: fpoint_hw_qsys_addsub_single_altpriority_encoder_tma File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/fpoint_hw_qsys.v Line: 1394
    Info (12023): Found entity 22: fpoint_hw_qsys_addsub_single File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/fpoint_hw_qsys.v Line: 1422
    Info (12023): Found entity 23: fpoint_hw_qsys_div_single_altfp_div_csa_vhf File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/fpoint_hw_qsys.v Line: 3488
    Info (12023): Found entity 24: fpoint_hw_qsys_div_single_altfp_div_csa_mke File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/fpoint_hw_qsys.v Line: 3588
    Info (12023): Found entity 25: fpoint_hw_qsys_div_single_altfp_div_csa_2jh File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/fpoint_hw_qsys.v Line: 3699
    Info (12023): Found entity 26: fpoint_hw_qsys_div_single_altfp_div_csa_rle File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/fpoint_hw_qsys.v Line: 3822
    Info (12023): Found entity 27: fpoint_hw_qsys_div_single_altfp_div_csa_pke File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/fpoint_hw_qsys.v Line: 3937
    Info (12023): Found entity 28: fpoint_hw_qsys_div_single_altfp_div_csa_qle File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/fpoint_hw_qsys.v Line: 4048
    Info (12023): Found entity 29: fpoint_hw_qsys_div_single_qds_block_mab File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/fpoint_hw_qsys.v Line: 4159
    Info (12023): Found entity 30: fpoint_hw_qsys_div_single_srt_block_int_02n File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/fpoint_hw_qsys.v Line: 4348
    Info (12023): Found entity 31: fpoint_hw_qsys_div_single_qds_block_ls9 File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/fpoint_hw_qsys.v Line: 4565
    Info (12023): Found entity 32: fpoint_hw_qsys_div_single_srt_block_int_84n File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/fpoint_hw_qsys.v Line: 4754
    Info (12023): Found entity 33: fpoint_hw_qsys_div_single_srt_block_int_fum File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/fpoint_hw_qsys.v Line: 4967
    Info (12023): Found entity 34: fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/fpoint_hw_qsys.v Line: 5152
    Info (12023): Found entity 35: fpoint_hw_qsys_div_single File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/fpoint_hw_qsys.v Line: 5718
    Info (12023): Found entity 36: fpoint_hw_qsys File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/float/synthesis/submodules/fpoint_hw_qsys.v Line: 7345
Info (12021): Found 1 design units, including 1 entities, in source file altera_edge_detector.v
    Info (12023): Found entity 1: altera_edge_detector File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/altera_edge_detector.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file aud_setup/synthesis/aud_setup.v
    Info (12023): Found entity 1: aud_setup File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/aud_setup.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file aud_setup/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file aud_setup/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file aud_setup/synthesis/submodules/altera_up_av_config_serial_bus_controller.v
    Info (12023): Found entity 1: altera_up_av_config_serial_bus_controller File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/altera_up_av_config_serial_bus_controller.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file aud_setup/synthesis/submodules/altera_up_slow_clock_generator.v
    Info (12023): Found entity 1: altera_up_slow_clock_generator File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/altera_up_slow_clock_generator.v Line: 34
Warning (10238): Verilog Module Declaration warning at altera_up_av_config_auto_init.v(51): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "altera_up_av_config_auto_init" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/altera_up_av_config_auto_init.v Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file aud_setup/synthesis/submodules/altera_up_av_config_auto_init.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/altera_up_av_config_auto_init.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file aud_setup/synthesis/submodules/altera_up_av_config_auto_init_dc2.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_dc2 File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/altera_up_av_config_auto_init_dc2.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file aud_setup/synthesis/submodules/altera_up_av_config_auto_init_d5m.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_d5m File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/altera_up_av_config_auto_init_d5m.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file aud_setup/synthesis/submodules/altera_up_av_config_auto_init_lcm.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_lcm File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/altera_up_av_config_auto_init_lcm.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file aud_setup/synthesis/submodules/altera_up_av_config_auto_init_ltm.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ltm File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/altera_up_av_config_auto_init_ltm.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file aud_setup/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ob_de1_soc File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file aud_setup/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ob_de2_115 File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/altera_up_av_config_auto_init_ob_de2_115.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file aud_setup/synthesis/submodules/altera_up_av_config_auto_init_ob_de2i_150.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ob_de2i_150 File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/altera_up_av_config_auto_init_ob_de2i_150.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file aud_setup/synthesis/submodules/altera_up_av_config_auto_init_ob_de10_standard.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ob_de10_standard File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/altera_up_av_config_auto_init_ob_de10_standard.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file aud_setup/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ob_audio File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/altera_up_av_config_auto_init_ob_audio.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file aud_setup/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ob_adv7180 File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file aud_setup/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ob_adv7181 File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7181.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file aud_setup/synthesis/submodules/aud_setup_audio_and_video_config_0.v
    Info (12023): Found entity 1: aud_setup_audio_and_video_config_0 File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/aud_setup_audio_and_video_config_0.v Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file aud_setup/synthesis/submodules/altera_up_audio_bit_counter.v
    Info (12023): Found entity 1: altera_up_audio_bit_counter File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/altera_up_audio_bit_counter.v Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file aud_setup/synthesis/submodules/altera_up_audio_in_deserializer.v
    Info (12023): Found entity 1: altera_up_audio_in_deserializer File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/altera_up_audio_in_deserializer.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file aud_setup/synthesis/submodules/altera_up_audio_out_serializer.v
    Info (12023): Found entity 1: altera_up_audio_out_serializer File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/altera_up_audio_out_serializer.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file aud_setup/synthesis/submodules/altera_up_clock_edge.v
    Info (12023): Found entity 1: altera_up_clock_edge File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/altera_up_clock_edge.v Line: 29
Warning (10275): Verilog HDL Module Instantiation warning at altera_up_sync_fifo.v(138): ignored dangling comma in List of Port Connections File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/altera_up_sync_fifo.v Line: 138
Info (12021): Found 1 design units, including 1 entities, in source file aud_setup/synthesis/submodules/altera_up_sync_fifo.v
    Info (12023): Found entity 1: altera_up_sync_fifo File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/altera_up_sync_fifo.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file aud_setup/synthesis/submodules/aud_setup_audio_0.v
    Info (12023): Found entity 1: aud_setup_audio_0 File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/aud_setup_audio_0.v Line: 30
Info (12021): Found 1 design units, including 0 entities, in source file aud_setup/synthesis/submodules/dspba_library_package.vhd
    Info (12022): Found design unit 1: dspba_library_package (aud_setup) File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/dspba_library_package.vhd Line: 17
Info (12021): Found 6 design units, including 3 entities, in source file aud_setup/synthesis/submodules/dspba_library.vhd
    Info (12022): Found design unit 1: dspba_delay-delay File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/dspba_library.vhd Line: 34
    Info (12022): Found design unit 2: dspba_sync_reg-sync_reg File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/dspba_library.vhd Line: 117
    Info (12022): Found design unit 3: dspba_pipe-rtl File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/dspba_library.vhd Line: 356
    Info (12023): Found entity 1: dspba_delay File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/dspba_library.vhd Line: 18
    Info (12023): Found entity 2: dspba_sync_reg File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/dspba_library.vhd Line: 93
    Info (12023): Found entity 3: dspba_pipe File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/dspba_library.vhd Line: 343
Info (12021): Found 2 design units, including 0 entities, in source file aud_setup/synthesis/submodules/auk_dspip_math_pkg_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_math_pkg_hpfir (aud_setup) File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/auk_dspip_math_pkg_hpfir.vhd Line: 54
    Info (12022): Found design unit 2: auk_dspip_math_pkg_hpfir-body File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/auk_dspip_math_pkg_hpfir.vhd Line: 131
Info (12021): Found 1 design units, including 0 entities, in source file aud_setup/synthesis/submodules/auk_dspip_lib_pkg_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_lib_pkg_hpfir (aud_setup) File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/auk_dspip_lib_pkg_hpfir.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file aud_setup/synthesis/submodules/auk_dspip_avalon_streaming_controller_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_controller_hpfir-struct File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/auk_dspip_avalon_streaming_controller_hpfir.vhd Line: 64
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_controller_hpfir File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/auk_dspip_avalon_streaming_controller_hpfir.vhd Line: 41
Info (12021): Found 2 design units, including 1 entities, in source file aud_setup/synthesis/submodules/auk_dspip_avalon_streaming_sink_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_sink_hpfir-rtl File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/auk_dspip_avalon_streaming_sink_hpfir.vhd Line: 106
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_sink_hpfir File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/auk_dspip_avalon_streaming_sink_hpfir.vhd Line: 56
Info (12021): Found 2 design units, including 1 entities, in source file aud_setup/synthesis/submodules/auk_dspip_avalon_streaming_source_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_source_hpfir-rtl File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/auk_dspip_avalon_streaming_source_hpfir.vhd Line: 109
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_source_hpfir File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/auk_dspip_avalon_streaming_source_hpfir.vhd Line: 70
Info (12021): Found 2 design units, including 1 entities, in source file aud_setup/synthesis/submodules/auk_dspip_roundsat_hpfir.vhd
    Info (12022): Found design unit 1: auk_dspip_roundsat_hpfir-beh File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/auk_dspip_roundsat_hpfir.vhd Line: 57
    Info (12023): Found entity 1: auk_dspip_roundsat_hpfir File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/auk_dspip_roundsat_hpfir.vhd Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file aud_setup/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Warning (10335): Unrecognized synthesis attribute "preserve_syn_only" at aud_setup/synthesis/submodules/aud_setup_FIR_LEFT_rtl_core.vhd(140) File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/aud_setup_FIR_LEFT_rtl_core.vhd Line: 140
Info (12021): Found 2 design units, including 1 entities, in source file aud_setup/synthesis/submodules/aud_setup_fir_left_rtl_core.vhd
    Info (12022): Found design unit 1: aud_setup_FIR_LEFT_rtl_core-normal File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/aud_setup_FIR_LEFT_rtl_core.vhd Line: 49
    Info (12023): Found entity 1: aud_setup_FIR_LEFT_rtl_core File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/aud_setup_FIR_LEFT_rtl_core.vhd Line: 36
Info (12021): Found 2 design units, including 1 entities, in source file aud_setup/synthesis/submodules/aud_setup_fir_left_ast.vhd
    Info (12022): Found design unit 1: aud_setup_FIR_LEFT_ast-struct File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/aud_setup_FIR_LEFT_ast.vhd Line: 55
    Info (12023): Found entity 1: aud_setup_FIR_LEFT_ast File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/aud_setup_FIR_LEFT_ast.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file aud_setup/synthesis/submodules/aud_setup_fir_left.vhd
    Info (12022): Found design unit 1: aud_setup_FIR_LEFT-syn File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/aud_setup_FIR_LEFT.vhd Line: 33
    Info (12023): Found entity 1: aud_setup_FIR_LEFT File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/aud_setup_FIR_LEFT.vhd Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file i2s_master.sv
    Info (12023): Found entity 1: i2s_master File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/i2s_master.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file audio_pll/synthesis/audio_pll.v
    Info (12023): Found entity 1: audio_pll File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/audio_pll/synthesis/audio_pll.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file audio_pll/synthesis/submodules/audio_pll_audio_pll_0.v
    Info (12023): Found entity 1: audio_pll_audio_pll_0 File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/audio_pll/synthesis/submodules/audio_pll_audio_pll_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file audio_pll/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v
    Info (12023): Found entity 1: altera_up_avalon_reset_from_locked_signal File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/audio_pll/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file audio_pll/synthesis/submodules/audio_pll_audio_pll_0_audio_pll.v
    Info (12023): Found entity 1: audio_pll_audio_pll_0_audio_pll File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/audio_pll/synthesis/submodules/audio_pll_audio_pll_0_audio_pll.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file i2s_receive.v
    Info (12023): Found entity 1: i2s_receive File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/i2s_receive.v Line: 2
Warning (10275): Verilog HDL Module Instantiation warning at part1.sv(101): ignored dangling comma in List of Port Connections File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/part1.sv Line: 101
Info (12021): Found 1 design units, including 1 entities, in source file part1.sv
    Info (12023): Found entity 1: part1 File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/part1.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file volumecontrol.sv
    Info (12023): Found entity 1: volumeControl File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/volumeControl.sv Line: 1
Warning (10236): Verilog HDL Implicit Net warning at altera_edge_detector.v(21): created implicit net for "reset_qual_n" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/altera_edge_detector.v Line: 21
Warning (10236): Verilog HDL Implicit Net warning at part1.sv(96): created implicit net for "CLK" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/part1.sv Line: 96
Warning (10236): Verilog HDL Implicit Net warning at volumeControl.sv(16): created implicit net for "counterOut" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/volumeControl.sv Line: 16
Info (12127): Elaborating entity "part1" for the top level hierarchy
Info (12128): Elaborating entity "altera_up_clock_edge" for hierarchy "altera_up_clock_edge:detect" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/part1.sv Line: 101
Info (12128): Elaborating entity "audio_pll" for hierarchy "audio_pll:clock_gen" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/part1.sv Line: 108
Info (12128): Elaborating entity "audio_pll_audio_pll_0" for hierarchy "audio_pll:clock_gen|audio_pll_audio_pll_0:audio_pll_0" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/audio_pll/synthesis/audio_pll.v Line: 18
Info (12128): Elaborating entity "audio_pll_audio_pll_0_audio_pll" for hierarchy "audio_pll:clock_gen|audio_pll_audio_pll_0:audio_pll_0|audio_pll_audio_pll_0_audio_pll:audio_pll" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/audio_pll/synthesis/submodules/audio_pll_audio_pll_0.v Line: 23
Info (12128): Elaborating entity "altera_pll" for hierarchy "audio_pll:clock_gen|audio_pll_audio_pll_0:audio_pll_0|audio_pll_audio_pll_0_audio_pll:audio_pll|altera_pll:altera_pll_i" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/audio_pll/synthesis/submodules/audio_pll_audio_pll_0_audio_pll.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "audio_pll:clock_gen|audio_pll_audio_pll_0:audio_pll_0|audio_pll_audio_pll_0_audio_pll:audio_pll|altera_pll:altera_pll_i" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/audio_pll/synthesis/submodules/audio_pll_audio_pll_0_audio_pll.v Line: 85
Info (12133): Instantiated megafunction "audio_pll:clock_gen|audio_pll_audio_pll_0:audio_pll_0|audio_pll_audio_pll_0_audio_pll:audio_pll|altera_pll:altera_pll_i" with the following parameter: File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/audio_pll/synthesis/submodules/audio_pll_audio_pll_0_audio_pll.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "12.288135 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "altera_up_avalon_reset_from_locked_signal" for hierarchy "audio_pll:clock_gen|audio_pll_audio_pll_0:audio_pll_0|altera_up_avalon_reset_from_locked_signal:reset_from_locked" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/audio_pll/synthesis/submodules/audio_pll_audio_pll_0.v Line: 28
Info (12128): Elaborating entity "i2s_receive" for hierarchy "i2s_receive:rx1" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/part1.sv Line: 116
Warning (10230): Verilog HDL assignment warning at i2s_receive.v(29): truncated value with size 32 to match size of target (5) File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/i2s_receive.v Line: 29
Info (12128): Elaborating entity "aud_setup" for hierarchy "aud_setup:fir_setup" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/part1.sv Line: 153
Info (12128): Elaborating entity "aud_setup_FIR_LEFT" for hierarchy "aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/aud_setup.v Line: 53
Warning (10036): Verilog HDL or VHDL warning at aud_setup_FIR_LEFT.vhd(54): object "coeff_in_read_sig" assigned a value but never read File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/aud_setup_FIR_LEFT.vhd Line: 54
Info (12128): Elaborating entity "aud_setup_FIR_LEFT_ast" for hierarchy "aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/aud_setup_FIR_LEFT.vhd Line: 62
Warning (10541): VHDL Signal Declaration warning at aud_setup_FIR_LEFT_ast.vhd(208): used implicit default value for signal "core_channel_out_core" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/aud_setup_FIR_LEFT_ast.vhd Line: 208
Info (12128): Elaborating entity "auk_dspip_avalon_streaming_sink_hpfir" for hierarchy "aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/aud_setup_FIR_LEFT_ast.vhd Line: 89
Info (12128): Elaborating entity "auk_dspip_avalon_streaming_source_hpfir" for hierarchy "aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/aud_setup_FIR_LEFT_ast.vhd Line: 109
Info (12128): Elaborating entity "auk_dspip_avalon_streaming_controller_hpfir" for hierarchy "aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/aud_setup_FIR_LEFT_ast.vhd Line: 137
Info (12128): Elaborating entity "aud_setup_FIR_LEFT_rtl_core" for hierarchy "aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/aud_setup_FIR_LEFT_ast.vhd Line: 218
Info (12128): Elaborating entity "dspba_delay" for hierarchy "aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_memread" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/aud_setup_FIR_LEFT_rtl_core.vhd Line: 198
Info (12128): Elaborating entity "dspba_delay" for hierarchy "aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_compute" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/aud_setup_FIR_LEFT_rtl_core.vhd Line: 203
Info (12128): Elaborating entity "altera_syncram" for hierarchy "aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/aud_setup_FIR_LEFT_rtl_core.vhd Line: 578
Info (12130): Elaborated megafunction instantiation "aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/aud_setup_FIR_LEFT_rtl_core.vhd Line: 578
Info (12133): Instantiated megafunction "aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem" with the following parameter: File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/aud_setup_FIR_LEFT_rtl_core.vhd Line: 578
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "widthad_a" = "1"
    Info (12134): Parameter "widthad2_a" = "1"
    Info (12134): Parameter "numwords_a" = "2"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "widthad2_b" = "1"
    Info (12134): Parameter "numwords_b" = "2"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR1"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "width_eccstatus" = "2"
    Info (12134): Parameter "byte_size" = "0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "MLAB"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "power_up_uninitialized" = "TRUE"
    Info (12134): Parameter "sim_show_memory_data_in_port_b_layout" = "OFF"
    Info (12134): Parameter "outdata_sclr_a" = "NONE"
    Info (12134): Parameter "outdata_sclr_b" = "NONE"
    Info (12134): Parameter "enable_ecc_encoder_bypass" = "FALSE"
    Info (12134): Parameter "enable_force_to_zero" = "FALSE"
    Info (12134): Parameter "enable_coherent_read" = "FALSE"
    Info (12134): Parameter "width_eccencparity" = "8"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altera_syncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_syncram_j914.tdf
    Info (12023): Found entity 1: altera_syncram_j914 File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/db/altera_syncram_j914.tdf Line: 24
Info (12128): Elaborating entity "altera_syncram_j914" for hierarchy "aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_j914:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_syncram.tdf Line: 124
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kmb4.tdf
    Info (12023): Found entity 1: altsyncram_kmb4 File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/db/altsyncram_kmb4.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_kmb4" for hierarchy "aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:d_xIn_0_13_mem_dmem|altera_syncram_j914:auto_generated|altsyncram_kmb4:altsyncram1" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/db/altera_syncram_j914.tdf Line: 37
Info (12128): Elaborating entity "dspba_delay" for hierarchy "aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:d_in0_m0_wi0_wo0_assign_id1_q_13" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/aud_setup_FIR_LEFT_rtl_core.vhd Line: 618
Info (12128): Elaborating entity "altera_syncram" for hierarchy "aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/aud_setup_FIR_LEFT_rtl_core.vhd Line: 640
Info (12130): Elaborated megafunction instantiation "aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/aud_setup_FIR_LEFT_rtl_core.vhd Line: 640
Info (12133): Instantiated megafunction "aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem" with the following parameter: File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/aud_setup_FIR_LEFT_rtl_core.vhd Line: 640
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "widthad2_a" = "1"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "widthad_b" = "7"
    Info (12134): Parameter "widthad2_b" = "1"
    Info (12134): Parameter "numwords_b" = "128"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK0"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "width_eccstatus" = "2"
    Info (12134): Parameter "byte_size" = "0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "sim_show_memory_data_in_port_b_layout" = "OFF"
    Info (12134): Parameter "outdata_sclr_a" = "NONE"
    Info (12134): Parameter "outdata_sclr_b" = "NONE"
    Info (12134): Parameter "enable_ecc_encoder_bypass" = "FALSE"
    Info (12134): Parameter "enable_force_to_zero" = "FALSE"
    Info (12134): Parameter "enable_coherent_read" = "FALSE"
    Info (12134): Parameter "width_eccencparity" = "8"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altera_syncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_syncram_gfv3.tdf
    Info (12023): Found entity 1: altera_syncram_gfv3 File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/db/altera_syncram_gfv3.tdf Line: 24
Info (12128): Elaborating entity "altera_syncram_gfv3" for hierarchy "aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_gfv3:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_syncram.tdf Line: 124
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hs94.tdf
    Info (12023): Found entity 1: altsyncram_hs94 File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/db/altsyncram_hs94.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_hs94" for hierarchy "aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|altera_syncram:u0_m0_wo0_wi0_r0_memr0_dmem|altera_syncram_gfv3:auto_generated|altsyncram_hs94:altsyncram1" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/db/altera_syncram_gfv3.tdf Line: 34
Info (12128): Elaborating entity "dspba_delay" for hierarchy "aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|aud_setup_FIR_LEFT_rtl_core:\real_passthrough:hpfircore_core|dspba_delay:u0_m0_wo0_mtree_mult1_0_cma_delay" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/aud_setup_FIR_LEFT_rtl_core.vhd Line: 708
Info (12128): Elaborating entity "auk_dspip_roundsat_hpfir" for hierarchy "aud_setup:fir_setup|aud_setup_FIR_LEFT:fir_left|aud_setup_FIR_LEFT_ast:aud_setup_FIR_LEFT_ast_inst|auk_dspip_roundsat_hpfir:\real_passthrough:gen_outp_blk:0:outp_blk" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/aud_setup_FIR_LEFT_ast.vhd Line: 244
Info (12128): Elaborating entity "aud_setup_audio_0" for hierarchy "aud_setup:fir_setup|aud_setup_audio_0:audio_0" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/aud_setup.v Line: 86
Info (12128): Elaborating entity "altera_up_clock_edge" for hierarchy "aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_clock_edge:Bit_Clock_Edges" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/aud_setup_audio_0.v Line: 190
Info (12128): Elaborating entity "altera_up_audio_in_deserializer" for hierarchy "aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/aud_setup_audio_0.v Line: 245
Info (12128): Elaborating entity "altera_up_audio_bit_counter" for hierarchy "aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_audio_bit_counter:Audio_Out_Bit_Counter" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/altera_up_audio_in_deserializer.v Line: 179
Info (12128): Elaborating entity "altera_up_sync_fifo" for hierarchy "aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/altera_up_audio_in_deserializer.v Line: 201
Info (12128): Elaborating entity "scfifo" for hierarchy "aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/altera_up_sync_fifo.v Line: 138
Info (12130): Elaborated megafunction instantiation "aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/altera_up_sync_fifo.v Line: 138
Info (12133): Instantiated megafunction "aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" with the following parameter: File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/altera_up_sync_fifo.v Line: 138
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_numwords" = "128"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "7"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_7ba1.tdf
    Info (12023): Found entity 1: scfifo_7ba1 File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/db/scfifo_7ba1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_7ba1" for hierarchy "aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_q2a1.tdf
    Info (12023): Found entity 1: a_dpfifo_q2a1 File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/db/a_dpfifo_q2a1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_q2a1" for hierarchy "aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/db/scfifo_7ba1.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_n3i1.tdf
    Info (12023): Found entity 1: altsyncram_n3i1 File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/db/altsyncram_n3i1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_n3i1" for hierarchy "aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/db/a_dpfifo_q2a1.tdf Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_6l8.tdf
    Info (12023): Found entity 1: cmpr_6l8 File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/db/cmpr_6l8.tdf Line: 22
Info (12128): Elaborating entity "cmpr_6l8" for hierarchy "aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cmpr_6l8:almost_full_comparer" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/db/a_dpfifo_q2a1.tdf Line: 54
Info (12128): Elaborating entity "cmpr_6l8" for hierarchy "aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cmpr_6l8:three_comparison" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/db/a_dpfifo_q2a1.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_h2b.tdf
    Info (12023): Found entity 1: cntr_h2b File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/db/cntr_h2b.tdf Line: 25
Info (12128): Elaborating entity "cntr_h2b" for hierarchy "aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/db/a_dpfifo_q2a1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_u27.tdf
    Info (12023): Found entity 1: cntr_u27 File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/db/cntr_u27.tdf Line: 25
Info (12128): Elaborating entity "cntr_u27" for hierarchy "aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/db/a_dpfifo_q2a1.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_i2b.tdf
    Info (12023): Found entity 1: cntr_i2b File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/db/cntr_i2b.tdf Line: 25
Info (12128): Elaborating entity "cntr_i2b" for hierarchy "aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_in_deserializer:Audio_In_Deserializer|altera_up_sync_fifo:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/db/a_dpfifo_q2a1.tdf Line: 58
Info (12128): Elaborating entity "altera_up_audio_out_serializer" for hierarchy "aud_setup:fir_setup|aud_setup_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/aud_setup_audio_0.v Line: 273
Info (12128): Elaborating entity "aud_setup_audio_and_video_config_0" for hierarchy "aud_setup:fir_setup|aud_setup_audio_and_video_config_0:audio_and_video_config_0" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/aud_setup.v Line: 100
Info (12128): Elaborating entity "altera_up_av_config_auto_init" for hierarchy "aud_setup:fir_setup|aud_setup_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init:AV_Config_Auto_Init" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/aud_setup_audio_and_video_config_0.v Line: 412
Warning (10230): Verilog HDL assignment warning at altera_up_av_config_auto_init.v(137): truncated value with size 32 to match size of target (6) File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/altera_up_av_config_auto_init.v Line: 137
Info (12128): Elaborating entity "altera_up_av_config_auto_init_ob_de1_soc" for hierarchy "aud_setup:fir_setup|aud_setup_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/aud_setup_audio_and_video_config_0.v Line: 427
Info (12128): Elaborating entity "altera_up_av_config_auto_init_ob_audio" for hierarchy "aud_setup:fir_setup|aud_setup_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_audio:Auto_Init_Audio_ROM" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v Line: 116
Info (12128): Elaborating entity "altera_up_av_config_auto_init_ob_adv7180" for hierarchy "aud_setup:fir_setup|aud_setup_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/altera_up_av_config_auto_init_ob_de1_soc.v Line: 137
Info (12128): Elaborating entity "altera_up_av_config_serial_bus_controller" for hierarchy "aud_setup:fir_setup|aud_setup_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/aud_setup_audio_and_video_config_0.v Line: 464
Warning (10230): Verilog HDL assignment warning at altera_up_av_config_serial_bus_controller.v(241): truncated value with size 32 to match size of target (5) File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/altera_up_av_config_serial_bus_controller.v Line: 241
Info (12128): Elaborating entity "altera_up_slow_clock_generator" for hierarchy "aud_setup:fir_setup|aud_setup_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_serial_bus_controller:Serial_Bus_Controller|altera_up_slow_clock_generator:Serial_Config_Clock_Generator" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/altera_up_av_config_serial_bus_controller.v Line: 294
Warning (10230): Verilog HDL assignment warning at altera_up_slow_clock_generator.v(109): truncated value with size 32 to match size of target (11) File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/altera_up_slow_clock_generator.v Line: 109
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "aud_setup:fir_setup|altera_reset_controller:rst_controller" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/aud_setup.v Line: 163
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "aud_setup:fir_setup|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "aud_setup:fir_setup|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "volumeControl" for hierarchy "volumeControl:vol" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/part1.sv Line: 172
Warning (10036): Verilog HDL or VHDL warning at volumeControl.sv(16): object "counterOut" assigned a value but never read File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/volumeControl.sv Line: 16
Warning (10230): Verilog HDL assignment warning at volumeControl.sv(16): truncated value with size 6 to match size of target (1) File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/volumeControl.sv Line: 16
Warning (10230): Verilog HDL assignment warning at volumeControl.sv(32): truncated value with size 32 to match size of target (6) File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/volumeControl.sv Line: 32
Warning (10230): Verilog HDL assignment warning at volumeControl.sv(37): truncated value with size 32 to match size of target (6) File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/volumeControl.sv Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_uk84.tdf
    Info (12023): Found entity 1: altsyncram_uk84 File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/db/altsyncram_uk84.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_glc.tdf
    Info (12023): Found entity 1: mux_glc File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/db/mux_glc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/db/decode_vnf.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_pai.tdf
    Info (12023): Found entity 1: cntr_pai File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/db/cntr_pai.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_g9c.tdf
    Info (12023): Found entity 1: cmpr_g9c File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/db/cmpr_g9c.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_a2j.tdf
    Info (12023): Found entity 1: cntr_a2j File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/db/cntr_a2j.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_39i.tdf
    Info (12023): Found entity 1: cntr_39i File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/db/cntr_39i.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf
    Info (12023): Found entity 1: cmpr_d9c File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/db/cmpr_d9c.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_lri.tdf
    Info (12023): Found entity 1: cntr_lri File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/db/cntr_lri.tdf Line: 25
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2018.11.27.03:30:13 Progress: Loading sld503eae75/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld503eae75/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/db/ip/sld503eae75/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld503eae75/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/db/ip/sld503eae75/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld503eae75/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/db/ip/sld503eae75/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld503eae75/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/db/ip/sld503eae75/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld503eae75/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/db/ip/sld503eae75/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/db/ip/sld503eae75/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld503eae75/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/db/ip/sld503eae75/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "aud_setup:fir_setup|aud_setup_audio_and_video_config_0:audio_and_video_config_0|altera_up_av_config_auto_init_ob_de1_soc:Auto_Init_OB_Devices_ROM|altera_up_av_config_auto_init_ob_adv7180:Auto_Init_Video_ROM|Ram0" is uninferred due to inappropriate RAM size File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/aud_setup/synthesis/submodules/altera_up_av_config_auto_init_ob_adv7180.v Line: 142
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sample_capture_ready" is stuck at GND File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/part1.sv Line: 19
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 26 registers lost all their fanouts during netlist optimizations.
Warning (20013): Ignored 19 assignments for entity "float" -- entity does not exist in design
Warning (20013): Ignored 10 assignments for entity "fpoint_wrapper" -- entity does not exist in design
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 315 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 18 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 11 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[3]" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/part1.sv Line: 5
    Warning (15610): No output dependent on input pin "SW[0]" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/part1.sv Line: 18
    Warning (15610): No output dependent on input pin "SW[1]" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/part1.sv Line: 18
    Warning (15610): No output dependent on input pin "SW[2]" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/part1.sv Line: 18
    Warning (15610): No output dependent on input pin "SW[3]" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/part1.sv Line: 18
    Warning (15610): No output dependent on input pin "SW[4]" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/part1.sv Line: 18
    Warning (15610): No output dependent on input pin "SW[5]" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/part1.sv Line: 18
    Warning (15610): No output dependent on input pin "SW[6]" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/part1.sv Line: 18
    Warning (15610): No output dependent on input pin "SW[7]" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/part1.sv Line: 18
    Warning (15610): No output dependent on input pin "SW[8]" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/part1.sv Line: 18
    Warning (15610): No output dependent on input pin "SW[9]" File: H:/juanjm2_git/micArray/I2S_AUD_IP/base/part1.sv Line: 18
Info (21057): Implemented 4700 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 24 input pins
    Info (21059): Implemented 8 output pins
    Info (21060): Implemented 1 bidirectional pins
    Info (21061): Implemented 4330 logic cells
    Info (21064): Implemented 333 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 2 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 35 warnings
    Info: Peak virtual memory: 5010 megabytes
    Info: Processing ended: Tue Nov 27 03:30:32 2018
    Info: Elapsed time: 00:00:46
    Info: Total CPU time (on all processors): 00:01:05


