0001 |MODULE LogicGateExplorations
0002 |
0003 |DECLARATIONS
0004 |
0005 |	!pb0 pin 20;
0006 |	!pb1 pin 21;
0007 |
0008 |	led_and	pin 26 istype 'com';
0009 |	led_or	pin 27 istype 'com';
0010 |	led_xor	pin 28 istype 'com';
0011 |
0012 |EQUATIONS
0013 |	
0014 |	led_and = pb1 & pb0;
0015 |	led_or  = pb1 # pb0;
0016 |	led_xor	= pb1 $ pb0;
0017 |
0018 |	Test_Vectors ( [pb0, pb1] -> [led_and, led_or, led_xor] )
0019 |		[0, 0] -> [0, 0, 0];
0020 |		[0, 1] -> [0, 1, 0];
0021 |		[1, 0] -> [0, 1, 1];
0022 |		[1, 1] -> [1, 1, 0];
0023 |
0024 |END 
0025 |
