part=xq7z100rf1156-2IL

[hls]
flow_target=vitis
package.output.format=ip_catalog
package.output.syn=false
clock=100mhz
clock_uncertainty=2%
syn.top=top_matrix_multiply
csim.code_analyzer=1
syn.file=source.cpp
syn.file=source.h
tb.file=testbench.cpp