<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>foxBMS - Unit Tests: mxm_41b_register_map.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="style-sheet-file.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="foxbms250px.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">foxBMS - Unit Tests
   &#160;<span id="projectnumber">1.5.0</span>
   </div>
   <div id="projectbrief">The foxBMS Unit Tests API Documentation</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('mxm__41b__register__map_8h.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">mxm_41b_register_map.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Register map of the MAX17841 bridge IC.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &lt;stdint.h&gt;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for mxm_41b_register_map.h:</div>
<div class="dyncontent">
<div class="center"><img src="mxm__41b__register__map_8h__incl.png" border="0" usemap="#amxm__41b__register__map_8h" alt=""/></div>
<map name="amxm__41b__register__map_8h" id="amxm__41b__register__map_8h">
<area shape="rect" title="Register map of the MAX17841 bridge IC." alt="" coords="5,5,177,32"/>
<area shape="rect" title=" " alt="" coords="59,80,124,107"/>
</map>
</div>
</div><div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><img src="mxm__41b__register__map_8h__dep__incl.png" border="0" usemap="#amxm__41b__register__map_8hdep" alt=""/></div>
<map name="amxm__41b__register__map_8hdep" id="amxm__41b__register__map_8hdep">
<area shape="rect" title="Register map of the MAX17841 bridge IC." alt="" coords="5,5,177,32"/>
<area shape="rect" href="mxm__17841b_8c.html" title="Driver for the MAX17841B ASCI and MAX1785x analog front&#45;end." alt="" coords="36,80,147,107"/>
</map>
</div>
</div>
<p><a href="mxm__41b__register__map_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ab0d08fb0ecb88158e3a34af565e18c42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mxm__41b__register__map_8h.html#ab0d08fb0ecb88158e3a34af565e18c42">MXM_BUF_CLR_TX_BUF</a>&#160;&#160;&#160;((<a class="el" href="mxm__41b__register__map_8h.html#a69f8f754de7cdb4259d12a6a689464b5">MXM_41B_BUF_CMD_t</a>)0x20u)</td></tr>
<tr class="memdesc:ab0d08fb0ecb88158e3a34af565e18c42"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset transmit buffer to default state and clear TX_Q and LD_Q.  <a href="mxm__41b__register__map_8h.html#ab0d08fb0ecb88158e3a34af565e18c42">More...</a><br /></td></tr>
<tr class="separator:ab0d08fb0ecb88158e3a34af565e18c42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa97d8638fd3754b8896afe7609c70dd8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mxm__41b__register__map_8h.html#aa97d8638fd3754b8896afe7609c70dd8">MXM_BUF_RD_MSG</a>&#160;&#160;&#160;((<a class="el" href="mxm__41b__register__map_8h.html#a69f8f754de7cdb4259d12a6a689464b5">MXM_41B_BUF_CMD_t</a>)0x91u)</td></tr>
<tr class="memdesc:aa97d8638fd3754b8896afe7609c70dd8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read receive buffer starting at RX_RD_Pointer.  <a href="mxm__41b__register__map_8h.html#aa97d8638fd3754b8896afe7609c70dd8">More...</a><br /></td></tr>
<tr class="separator:aa97d8638fd3754b8896afe7609c70dd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5bf1e07b509b21090d33b81d2fb3821a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mxm__41b__register__map_8h.html#a5bf1e07b509b21090d33b81d2fb3821a">MXM_BUF_RD_NXT_MSG</a>&#160;&#160;&#160;((<a class="el" href="mxm__41b__register__map_8h.html#a69f8f754de7cdb4259d12a6a689464b5">MXM_41B_BUF_CMD_t</a>)0x93u)</td></tr>
<tr class="memdesc:a5bf1e07b509b21090d33b81d2fb3821a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read receive buffer starting at the oldest unread message.  <a href="mxm__41b__register__map_8h.html#a5bf1e07b509b21090d33b81d2fb3821a">More...</a><br /></td></tr>
<tr class="separator:a5bf1e07b509b21090d33b81d2fb3821a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4c5d7a666e7edd062ac4ddc939453b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mxm__41b__register__map_8h.html#ae4c5d7a666e7edd062ac4ddc939453b9">MXM_BUF_WR_NXT_LD_Q_0</a>&#160;&#160;&#160;((<a class="el" href="mxm__41b__register__map_8h.html#a69f8f754de7cdb4259d12a6a689464b5">MXM_41B_BUF_CMD_t</a>)0xB0u)</td></tr>
<tr class="memdesc:ae4c5d7a666e7edd062ac4ddc939453b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Select next load queue and write starting from location 0.  <a href="mxm__41b__register__map_8h.html#ae4c5d7a666e7edd062ac4ddc939453b9">More...</a><br /></td></tr>
<tr class="separator:ae4c5d7a666e7edd062ac4ddc939453b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6804fefc6d1e1a0e2d77953ea2342435"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mxm__41b__register__map_8h.html#a6804fefc6d1e1a0e2d77953ea2342435">MXM_BUF_WR_NXT_LD_Q_1</a>&#160;&#160;&#160;((<a class="el" href="mxm__41b__register__map_8h.html#a69f8f754de7cdb4259d12a6a689464b5">MXM_41B_BUF_CMD_t</a>)0xB2u)</td></tr>
<tr class="memdesc:a6804fefc6d1e1a0e2d77953ea2342435"><td class="mdescLeft">&#160;</td><td class="mdescRight">Select next load queue and write starting from location 1.  <a href="mxm__41b__register__map_8h.html#a6804fefc6d1e1a0e2d77953ea2342435">More...</a><br /></td></tr>
<tr class="separator:a6804fefc6d1e1a0e2d77953ea2342435"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa85a6261a938dda72ab77530b8189848"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mxm__41b__register__map_8h.html#aa85a6261a938dda72ab77530b8189848">MXM_BUF_WR_NXT_LD_Q_2</a>&#160;&#160;&#160;((<a class="el" href="mxm__41b__register__map_8h.html#a69f8f754de7cdb4259d12a6a689464b5">MXM_41B_BUF_CMD_t</a>)0xB4u)</td></tr>
<tr class="memdesc:aa85a6261a938dda72ab77530b8189848"><td class="mdescLeft">&#160;</td><td class="mdescRight">Select next load queue and write starting from location 2.  <a href="mxm__41b__register__map_8h.html#aa85a6261a938dda72ab77530b8189848">More...</a><br /></td></tr>
<tr class="separator:aa85a6261a938dda72ab77530b8189848"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8be97ffdd88a9cee6a53bc48b4309ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mxm__41b__register__map_8h.html#ae8be97ffdd88a9cee6a53bc48b4309ef">MXM_BUF_WR_NXT_LD_Q_3</a>&#160;&#160;&#160;((<a class="el" href="mxm__41b__register__map_8h.html#a69f8f754de7cdb4259d12a6a689464b5">MXM_41B_BUF_CMD_t</a>)0xB6u)</td></tr>
<tr class="memdesc:ae8be97ffdd88a9cee6a53bc48b4309ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Select next load queue and write starting from location 3.  <a href="mxm__41b__register__map_8h.html#ae8be97ffdd88a9cee6a53bc48b4309ef">More...</a><br /></td></tr>
<tr class="separator:ae8be97ffdd88a9cee6a53bc48b4309ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6e036e6c2b383eceb56b9ff72fea273"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mxm__41b__register__map_8h.html#af6e036e6c2b383eceb56b9ff72fea273">MXM_BUF_WR_NXT_LD_Q_4</a>&#160;&#160;&#160;((<a class="el" href="mxm__41b__register__map_8h.html#a69f8f754de7cdb4259d12a6a689464b5">MXM_41B_BUF_CMD_t</a>)0xB8u)</td></tr>
<tr class="memdesc:af6e036e6c2b383eceb56b9ff72fea273"><td class="mdescLeft">&#160;</td><td class="mdescRight">Select next load queue and write starting from location 4.  <a href="mxm__41b__register__map_8h.html#af6e036e6c2b383eceb56b9ff72fea273">More...</a><br /></td></tr>
<tr class="separator:af6e036e6c2b383eceb56b9ff72fea273"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9ddb6ad052615f933c30bfe6c0d05f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mxm__41b__register__map_8h.html#ae9ddb6ad052615f933c30bfe6c0d05f5">MXM_BUF_WR_NXT_LD_Q_5</a>&#160;&#160;&#160;((<a class="el" href="mxm__41b__register__map_8h.html#a69f8f754de7cdb4259d12a6a689464b5">MXM_41B_BUF_CMD_t</a>)0xBAu)</td></tr>
<tr class="memdesc:ae9ddb6ad052615f933c30bfe6c0d05f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Select next load queue and write starting from location 5.  <a href="mxm__41b__register__map_8h.html#ae9ddb6ad052615f933c30bfe6c0d05f5">More...</a><br /></td></tr>
<tr class="separator:ae9ddb6ad052615f933c30bfe6c0d05f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aacbb383e3ebc265021cbef3c2fa913e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mxm__41b__register__map_8h.html#aacbb383e3ebc265021cbef3c2fa913e1">MXM_BUF_WR_NXT_LD_Q_6</a>&#160;&#160;&#160;((<a class="el" href="mxm__41b__register__map_8h.html#a69f8f754de7cdb4259d12a6a689464b5">MXM_41B_BUF_CMD_t</a>)0xBCu)</td></tr>
<tr class="memdesc:aacbb383e3ebc265021cbef3c2fa913e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Select next load queue and write starting from location 6.  <a href="mxm__41b__register__map_8h.html#aacbb383e3ebc265021cbef3c2fa913e1">More...</a><br /></td></tr>
<tr class="separator:aacbb383e3ebc265021cbef3c2fa913e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab4ff864b1461f9b49775c1e5af465c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mxm__41b__register__map_8h.html#aab4ff864b1461f9b49775c1e5af465c5">MXM_BUF_WR_LD_Q_0</a>&#160;&#160;&#160;((<a class="el" href="mxm__41b__register__map_8h.html#a69f8f754de7cdb4259d12a6a689464b5">MXM_41B_BUF_CMD_t</a>)0xC0u)</td></tr>
<tr class="memdesc:aab4ff864b1461f9b49775c1e5af465c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write load queue starting from location 0.  <a href="mxm__41b__register__map_8h.html#aab4ff864b1461f9b49775c1e5af465c5">More...</a><br /></td></tr>
<tr class="separator:aab4ff864b1461f9b49775c1e5af465c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80e23f3005213a31648b8b124722e1f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mxm__41b__register__map_8h.html#a80e23f3005213a31648b8b124722e1f9">MXM_BUF_WR_LD_Q_1</a>&#160;&#160;&#160;((<a class="el" href="mxm__41b__register__map_8h.html#a69f8f754de7cdb4259d12a6a689464b5">MXM_41B_BUF_CMD_t</a>)0xC2u)</td></tr>
<tr class="memdesc:a80e23f3005213a31648b8b124722e1f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write load queue starting from location 1.  <a href="mxm__41b__register__map_8h.html#a80e23f3005213a31648b8b124722e1f9">More...</a><br /></td></tr>
<tr class="separator:a80e23f3005213a31648b8b124722e1f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a843e483d2310e9960e65b0dddf91f117"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mxm__41b__register__map_8h.html#a843e483d2310e9960e65b0dddf91f117">MXM_BUF_WR_LD_Q_2</a>&#160;&#160;&#160;((<a class="el" href="mxm__41b__register__map_8h.html#a69f8f754de7cdb4259d12a6a689464b5">MXM_41B_BUF_CMD_t</a>)0xC4u)</td></tr>
<tr class="memdesc:a843e483d2310e9960e65b0dddf91f117"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write load queue starting from location 2.  <a href="mxm__41b__register__map_8h.html#a843e483d2310e9960e65b0dddf91f117">More...</a><br /></td></tr>
<tr class="separator:a843e483d2310e9960e65b0dddf91f117"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a017cc6ef4eaff15983e80c8bf0cdb291"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mxm__41b__register__map_8h.html#a017cc6ef4eaff15983e80c8bf0cdb291">MXM_BUF_WR_LD_Q_3</a>&#160;&#160;&#160;((<a class="el" href="mxm__41b__register__map_8h.html#a69f8f754de7cdb4259d12a6a689464b5">MXM_41B_BUF_CMD_t</a>)0xC6u)</td></tr>
<tr class="memdesc:a017cc6ef4eaff15983e80c8bf0cdb291"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write load queue starting from location 3.  <a href="mxm__41b__register__map_8h.html#a017cc6ef4eaff15983e80c8bf0cdb291">More...</a><br /></td></tr>
<tr class="separator:a017cc6ef4eaff15983e80c8bf0cdb291"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc820b1fd754a0d856b94dfad7c070ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mxm__41b__register__map_8h.html#acc820b1fd754a0d856b94dfad7c070ad">MXM_BUF_WR_LD_Q_4</a>&#160;&#160;&#160;((<a class="el" href="mxm__41b__register__map_8h.html#a69f8f754de7cdb4259d12a6a689464b5">MXM_41B_BUF_CMD_t</a>)0xC8u)</td></tr>
<tr class="memdesc:acc820b1fd754a0d856b94dfad7c070ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write load queue starting from location 4.  <a href="mxm__41b__register__map_8h.html#acc820b1fd754a0d856b94dfad7c070ad">More...</a><br /></td></tr>
<tr class="separator:acc820b1fd754a0d856b94dfad7c070ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58ad6a1b27dcedd9453e344e22341adf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mxm__41b__register__map_8h.html#a58ad6a1b27dcedd9453e344e22341adf">MXM_BUF_WR_LD_Q_5</a>&#160;&#160;&#160;((<a class="el" href="mxm__41b__register__map_8h.html#a69f8f754de7cdb4259d12a6a689464b5">MXM_41B_BUF_CMD_t</a>)0xCAu)</td></tr>
<tr class="memdesc:a58ad6a1b27dcedd9453e344e22341adf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write load queue starting from location 5.  <a href="mxm__41b__register__map_8h.html#a58ad6a1b27dcedd9453e344e22341adf">More...</a><br /></td></tr>
<tr class="separator:a58ad6a1b27dcedd9453e344e22341adf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1bfe75de35da2403ccf21ea29029d37a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mxm__41b__register__map_8h.html#a1bfe75de35da2403ccf21ea29029d37a">MXM_BUF_WR_LD_Q_6</a>&#160;&#160;&#160;((<a class="el" href="mxm__41b__register__map_8h.html#a69f8f754de7cdb4259d12a6a689464b5">MXM_41B_BUF_CMD_t</a>)0xCCu)</td></tr>
<tr class="memdesc:a1bfe75de35da2403ccf21ea29029d37a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write load queue starting from location 6.  <a href="mxm__41b__register__map_8h.html#a1bfe75de35da2403ccf21ea29029d37a">More...</a><br /></td></tr>
<tr class="separator:a1bfe75de35da2403ccf21ea29029d37a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d56cbd1606f35869e466af4d75693c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mxm__41b__register__map_8h.html#a1d56cbd1606f35869e466af4d75693c4">MXM_BUF_RD_LD_Q_0</a>&#160;&#160;&#160;((<a class="el" href="mxm__41b__register__map_8h.html#a69f8f754de7cdb4259d12a6a689464b5">MXM_41B_BUF_CMD_t</a>)0xC1u)</td></tr>
<tr class="memdesc:a1d56cbd1606f35869e466af4d75693c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read load queue starting from location 0.  <a href="mxm__41b__register__map_8h.html#a1d56cbd1606f35869e466af4d75693c4">More...</a><br /></td></tr>
<tr class="separator:a1d56cbd1606f35869e466af4d75693c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab33202d1d2f94c2d47240b257be291ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mxm__41b__register__map_8h.html#ab33202d1d2f94c2d47240b257be291ff">MXM_BUF_RD_LD_Q_1</a>&#160;&#160;&#160;((<a class="el" href="mxm__41b__register__map_8h.html#a69f8f754de7cdb4259d12a6a689464b5">MXM_41B_BUF_CMD_t</a>)0xC3u)</td></tr>
<tr class="memdesc:ab33202d1d2f94c2d47240b257be291ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read load queue starting from location 1.  <a href="mxm__41b__register__map_8h.html#ab33202d1d2f94c2d47240b257be291ff">More...</a><br /></td></tr>
<tr class="separator:ab33202d1d2f94c2d47240b257be291ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a628fbae83cb2eed24690f9b0387fcea0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mxm__41b__register__map_8h.html#a628fbae83cb2eed24690f9b0387fcea0">MXM_BUF_RD_LD_Q_2</a>&#160;&#160;&#160;((<a class="el" href="mxm__41b__register__map_8h.html#a69f8f754de7cdb4259d12a6a689464b5">MXM_41B_BUF_CMD_t</a>)0xC5u)</td></tr>
<tr class="memdesc:a628fbae83cb2eed24690f9b0387fcea0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read load queue starting from location 2.  <a href="mxm__41b__register__map_8h.html#a628fbae83cb2eed24690f9b0387fcea0">More...</a><br /></td></tr>
<tr class="separator:a628fbae83cb2eed24690f9b0387fcea0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb2235070ba75fa7abddce2dd0900573"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mxm__41b__register__map_8h.html#adb2235070ba75fa7abddce2dd0900573">MXM_BUF_RD_LD_Q_3</a>&#160;&#160;&#160;((<a class="el" href="mxm__41b__register__map_8h.html#a69f8f754de7cdb4259d12a6a689464b5">MXM_41B_BUF_CMD_t</a>)0xC7u)</td></tr>
<tr class="memdesc:adb2235070ba75fa7abddce2dd0900573"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read load queue starting from location 3.  <a href="mxm__41b__register__map_8h.html#adb2235070ba75fa7abddce2dd0900573">More...</a><br /></td></tr>
<tr class="separator:adb2235070ba75fa7abddce2dd0900573"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02176f82a44a6f85474f0ed6d9b52767"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mxm__41b__register__map_8h.html#a02176f82a44a6f85474f0ed6d9b52767">MXM_BUF_RD_LD_Q_4</a>&#160;&#160;&#160;((<a class="el" href="mxm__41b__register__map_8h.html#a69f8f754de7cdb4259d12a6a689464b5">MXM_41B_BUF_CMD_t</a>)0xC9u)</td></tr>
<tr class="memdesc:a02176f82a44a6f85474f0ed6d9b52767"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read load queue starting from location 4.  <a href="mxm__41b__register__map_8h.html#a02176f82a44a6f85474f0ed6d9b52767">More...</a><br /></td></tr>
<tr class="separator:a02176f82a44a6f85474f0ed6d9b52767"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e908d08ce5229328bb4dfd8729431e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mxm__41b__register__map_8h.html#a0e908d08ce5229328bb4dfd8729431e9">MXM_BUF_RD_LD_Q_5</a>&#160;&#160;&#160;((<a class="el" href="mxm__41b__register__map_8h.html#a69f8f754de7cdb4259d12a6a689464b5">MXM_41B_BUF_CMD_t</a>)0xCBu)</td></tr>
<tr class="memdesc:a0e908d08ce5229328bb4dfd8729431e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read load queue starting from location 5.  <a href="mxm__41b__register__map_8h.html#a0e908d08ce5229328bb4dfd8729431e9">More...</a><br /></td></tr>
<tr class="separator:a0e908d08ce5229328bb4dfd8729431e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90334021e58b4fbc1fecb90791106920"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mxm__41b__register__map_8h.html#a90334021e58b4fbc1fecb90791106920">MXM_BUF_RD_LD_Q_6</a>&#160;&#160;&#160;((<a class="el" href="mxm__41b__register__map_8h.html#a69f8f754de7cdb4259d12a6a689464b5">MXM_41B_BUF_CMD_t</a>)0xCDu)</td></tr>
<tr class="memdesc:a90334021e58b4fbc1fecb90791106920"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read load queue starting from location 6.  <a href="mxm__41b__register__map_8h.html#a90334021e58b4fbc1fecb90791106920">More...</a><br /></td></tr>
<tr class="separator:a90334021e58b4fbc1fecb90791106920"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f7bbcdc22b5ea4eae9d4e9f0e263eba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mxm__41b__register__map_8h.html#a2f7bbcdc22b5ea4eae9d4e9f0e263eba">MXM_BUF_CLR_RX_BUF</a>&#160;&#160;&#160;((<a class="el" href="mxm__41b__register__map_8h.html#a69f8f754de7cdb4259d12a6a689464b5">MXM_41B_BUF_CMD_t</a>)0xE0u)</td></tr>
<tr class="memdesc:a2f7bbcdc22b5ea4eae9d4e9f0e263eba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset receive buffer and pointers to default state.  <a href="mxm__41b__register__map_8h.html#a2f7bbcdc22b5ea4eae9d4e9f0e263eba">More...</a><br /></td></tr>
<tr class="separator:a2f7bbcdc22b5ea4eae9d4e9f0e263eba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78ceaa28cc16e2c670a917648b55907e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mxm__41b__register__map_8h.html#a78ceaa28cc16e2c670a917648b55907e">MXM_REG_RX_STATUS_R</a>&#160;&#160;&#160;((<a class="el" href="mxm__41b__register__map_8h.html#aeecdd5c398270106146caa04223164ae">MXM_41B_REG_ADD_t</a>)0x01u)</td></tr>
<tr class="memdesc:a78ceaa28cc16e2c670a917648b55907e"><td class="mdescLeft">&#160;</td><td class="mdescRight">RX status register read address.  <a href="mxm__41b__register__map_8h.html#a78ceaa28cc16e2c670a917648b55907e">More...</a><br /></td></tr>
<tr class="separator:a78ceaa28cc16e2c670a917648b55907e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad77dce2e63572bc88e32d34e69649d11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mxm__41b__register__map_8h.html#ad77dce2e63572bc88e32d34e69649d11">MXM_REG_TX_STATUS_R</a>&#160;&#160;&#160;((<a class="el" href="mxm__41b__register__map_8h.html#aeecdd5c398270106146caa04223164ae">MXM_41B_REG_ADD_t</a>)0x03u)</td></tr>
<tr class="memdesc:ad77dce2e63572bc88e32d34e69649d11"><td class="mdescLeft">&#160;</td><td class="mdescRight">TX status register read address.  <a href="mxm__41b__register__map_8h.html#ad77dce2e63572bc88e32d34e69649d11">More...</a><br /></td></tr>
<tr class="separator:ad77dce2e63572bc88e32d34e69649d11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d7325612c35c4ac2ffea728c64f9b2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mxm__41b__register__map_8h.html#a3d7325612c35c4ac2ffea728c64f9b2e">MXM_REG_RX_INTERRUPT_ENABLE_R</a>&#160;&#160;&#160;((<a class="el" href="mxm__41b__register__map_8h.html#aeecdd5c398270106146caa04223164ae">MXM_41B_REG_ADD_t</a>)0x05u)</td></tr>
<tr class="memdesc:a3d7325612c35c4ac2ffea728c64f9b2e"><td class="mdescLeft">&#160;</td><td class="mdescRight">RX interrupt enable register read address.  <a href="mxm__41b__register__map_8h.html#a3d7325612c35c4ac2ffea728c64f9b2e">More...</a><br /></td></tr>
<tr class="separator:a3d7325612c35c4ac2ffea728c64f9b2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1891a65359664a0763d6f90d5b060c1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mxm__41b__register__map_8h.html#a1891a65359664a0763d6f90d5b060c1a">MXM_REG_RX_INTERRUPT_ENABLE_W</a>&#160;&#160;&#160;((<a class="el" href="mxm__41b__register__map_8h.html#aeecdd5c398270106146caa04223164ae">MXM_41B_REG_ADD_t</a>)0x04u)</td></tr>
<tr class="memdesc:a1891a65359664a0763d6f90d5b060c1a"><td class="mdescLeft">&#160;</td><td class="mdescRight">RX interrupt enable register write address.  <a href="mxm__41b__register__map_8h.html#a1891a65359664a0763d6f90d5b060c1a">More...</a><br /></td></tr>
<tr class="separator:a1891a65359664a0763d6f90d5b060c1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a401a7a4e798b143e6d27d839c3e0e757"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mxm__41b__register__map_8h.html#a401a7a4e798b143e6d27d839c3e0e757">MXM_REG_TX_INTERRUPT_ENABLE_R</a>&#160;&#160;&#160;((<a class="el" href="mxm__41b__register__map_8h.html#aeecdd5c398270106146caa04223164ae">MXM_41B_REG_ADD_t</a>)0x07u)</td></tr>
<tr class="memdesc:a401a7a4e798b143e6d27d839c3e0e757"><td class="mdescLeft">&#160;</td><td class="mdescRight">TX interrupt enable register read address.  <a href="mxm__41b__register__map_8h.html#a401a7a4e798b143e6d27d839c3e0e757">More...</a><br /></td></tr>
<tr class="separator:a401a7a4e798b143e6d27d839c3e0e757"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2cf4f2faa8549bec013be599adcac144"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mxm__41b__register__map_8h.html#a2cf4f2faa8549bec013be599adcac144">MXM_REG_TX_INTERRUPT_ENABLE_W</a>&#160;&#160;&#160;((<a class="el" href="mxm__41b__register__map_8h.html#aeecdd5c398270106146caa04223164ae">MXM_41B_REG_ADD_t</a>)0x06u)</td></tr>
<tr class="memdesc:a2cf4f2faa8549bec013be599adcac144"><td class="mdescLeft">&#160;</td><td class="mdescRight">TX interrupt enable register write address.  <a href="mxm__41b__register__map_8h.html#a2cf4f2faa8549bec013be599adcac144">More...</a><br /></td></tr>
<tr class="separator:a2cf4f2faa8549bec013be599adcac144"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89bbdf7e1223164db65b5edc6008d3bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mxm__41b__register__map_8h.html#a89bbdf7e1223164db65b5edc6008d3bf">MXM_REG_RX_INTERRUPT_FLAGS_R</a>&#160;&#160;&#160;((<a class="el" href="mxm__41b__register__map_8h.html#aeecdd5c398270106146caa04223164ae">MXM_41B_REG_ADD_t</a>)0x09u)</td></tr>
<tr class="memdesc:a89bbdf7e1223164db65b5edc6008d3bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">RX interrupt flags register read address.  <a href="mxm__41b__register__map_8h.html#a89bbdf7e1223164db65b5edc6008d3bf">More...</a><br /></td></tr>
<tr class="separator:a89bbdf7e1223164db65b5edc6008d3bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd0c83bd6d491dabb875b27f3df70299"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mxm__41b__register__map_8h.html#afd0c83bd6d491dabb875b27f3df70299">MXM_REG_RX_INTERRUPT_FLAGS_W</a>&#160;&#160;&#160;((<a class="el" href="mxm__41b__register__map_8h.html#aeecdd5c398270106146caa04223164ae">MXM_41B_REG_ADD_t</a>)0x08u)</td></tr>
<tr class="memdesc:afd0c83bd6d491dabb875b27f3df70299"><td class="mdescLeft">&#160;</td><td class="mdescRight">RX interrupt flags register write address.  <a href="mxm__41b__register__map_8h.html#afd0c83bd6d491dabb875b27f3df70299">More...</a><br /></td></tr>
<tr class="separator:afd0c83bd6d491dabb875b27f3df70299"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6fd4353128ec25519e05ee8952b7fa70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mxm__41b__register__map_8h.html#a6fd4353128ec25519e05ee8952b7fa70">MXM_REG_TX_INTERRUPT_FLAGS_R</a>&#160;&#160;&#160;((<a class="el" href="mxm__41b__register__map_8h.html#aeecdd5c398270106146caa04223164ae">MXM_41B_REG_ADD_t</a>)0x0Bu)</td></tr>
<tr class="memdesc:a6fd4353128ec25519e05ee8952b7fa70"><td class="mdescLeft">&#160;</td><td class="mdescRight">TX interrupt flags register read address.  <a href="mxm__41b__register__map_8h.html#a6fd4353128ec25519e05ee8952b7fa70">More...</a><br /></td></tr>
<tr class="separator:a6fd4353128ec25519e05ee8952b7fa70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa82721a58da4079ac83d9d590f71e133"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mxm__41b__register__map_8h.html#aa82721a58da4079ac83d9d590f71e133">MXM_REG_TX_INTERRUPT_FLAGS_W</a>&#160;&#160;&#160;((<a class="el" href="mxm__41b__register__map_8h.html#aeecdd5c398270106146caa04223164ae">MXM_41B_REG_ADD_t</a>)0x0Au)</td></tr>
<tr class="memdesc:aa82721a58da4079ac83d9d590f71e133"><td class="mdescLeft">&#160;</td><td class="mdescRight">TX interrupt flags register write address.  <a href="mxm__41b__register__map_8h.html#aa82721a58da4079ac83d9d590f71e133">More...</a><br /></td></tr>
<tr class="separator:aa82721a58da4079ac83d9d590f71e133"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae97b3be304a34012de07a31445db6d46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mxm__41b__register__map_8h.html#ae97b3be304a34012de07a31445db6d46">MXM_REG_CONFIGURATION_1_R</a>&#160;&#160;&#160;((<a class="el" href="mxm__41b__register__map_8h.html#aeecdd5c398270106146caa04223164ae">MXM_41B_REG_ADD_t</a>)0x0Du)</td></tr>
<tr class="memdesc:ae97b3be304a34012de07a31445db6d46"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration 1 register read address.  <a href="mxm__41b__register__map_8h.html#ae97b3be304a34012de07a31445db6d46">More...</a><br /></td></tr>
<tr class="separator:ae97b3be304a34012de07a31445db6d46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4c3b9cc9b662d0da5005eb7e8ac8730"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mxm__41b__register__map_8h.html#ab4c3b9cc9b662d0da5005eb7e8ac8730">MXM_REG_CONFIGURATION_1_W</a>&#160;&#160;&#160;((<a class="el" href="mxm__41b__register__map_8h.html#aeecdd5c398270106146caa04223164ae">MXM_41B_REG_ADD_t</a>)0x0Cu)</td></tr>
<tr class="memdesc:ab4c3b9cc9b662d0da5005eb7e8ac8730"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration 1 register write address.  <a href="mxm__41b__register__map_8h.html#ab4c3b9cc9b662d0da5005eb7e8ac8730">More...</a><br /></td></tr>
<tr class="separator:ab4c3b9cc9b662d0da5005eb7e8ac8730"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7fe2131684602616736bf2d70fd17931"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mxm__41b__register__map_8h.html#a7fe2131684602616736bf2d70fd17931">MXM_REG_CONFIGURATION_2_R</a>&#160;&#160;&#160;((<a class="el" href="mxm__41b__register__map_8h.html#aeecdd5c398270106146caa04223164ae">MXM_41B_REG_ADD_t</a>)0x0Fu)</td></tr>
<tr class="memdesc:a7fe2131684602616736bf2d70fd17931"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration 2 register read address.  <a href="mxm__41b__register__map_8h.html#a7fe2131684602616736bf2d70fd17931">More...</a><br /></td></tr>
<tr class="separator:a7fe2131684602616736bf2d70fd17931"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5d5f0155ec2fdb6aab6cd20e202b098"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mxm__41b__register__map_8h.html#ad5d5f0155ec2fdb6aab6cd20e202b098">MXM_REG_CONFIGURATION_2_W</a>&#160;&#160;&#160;((<a class="el" href="mxm__41b__register__map_8h.html#aeecdd5c398270106146caa04223164ae">MXM_41B_REG_ADD_t</a>)0x0Eu)</td></tr>
<tr class="memdesc:ad5d5f0155ec2fdb6aab6cd20e202b098"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration 2 register write address.  <a href="mxm__41b__register__map_8h.html#ad5d5f0155ec2fdb6aab6cd20e202b098">More...</a><br /></td></tr>
<tr class="separator:ad5d5f0155ec2fdb6aab6cd20e202b098"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63feba6422ec95cd4dd52288f96e9ce6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mxm__41b__register__map_8h.html#a63feba6422ec95cd4dd52288f96e9ce6">MXM_REG_CONFIGURATION_3_R</a>&#160;&#160;&#160;((<a class="el" href="mxm__41b__register__map_8h.html#aeecdd5c398270106146caa04223164ae">MXM_41B_REG_ADD_t</a>)0x11u)</td></tr>
<tr class="memdesc:a63feba6422ec95cd4dd52288f96e9ce6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration 3 register read address.  <a href="mxm__41b__register__map_8h.html#a63feba6422ec95cd4dd52288f96e9ce6">More...</a><br /></td></tr>
<tr class="separator:a63feba6422ec95cd4dd52288f96e9ce6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c8d0553179d2ecfc7ce1157704d9eb6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mxm__41b__register__map_8h.html#a1c8d0553179d2ecfc7ce1157704d9eb6">MXM_REG_CONFIGURATION_3_W</a>&#160;&#160;&#160;((<a class="el" href="mxm__41b__register__map_8h.html#aeecdd5c398270106146caa04223164ae">MXM_41B_REG_ADD_t</a>)0x10u)</td></tr>
<tr class="memdesc:a1c8d0553179d2ecfc7ce1157704d9eb6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration 3 register write address.  <a href="mxm__41b__register__map_8h.html#a1c8d0553179d2ecfc7ce1157704d9eb6">More...</a><br /></td></tr>
<tr class="separator:a1c8d0553179d2ecfc7ce1157704d9eb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33cf890c0c7e2dc1e7f23abf047f9290"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mxm__41b__register__map_8h.html#a33cf890c0c7e2dc1e7f23abf047f9290">MXM_REG_FMEA_R</a>&#160;&#160;&#160;((<a class="el" href="mxm__41b__register__map_8h.html#aeecdd5c398270106146caa04223164ae">MXM_41B_REG_ADD_t</a>)0x13u)</td></tr>
<tr class="memdesc:a33cf890c0c7e2dc1e7f23abf047f9290"><td class="mdescLeft">&#160;</td><td class="mdescRight">FMEA register read address.  <a href="mxm__41b__register__map_8h.html#a33cf890c0c7e2dc1e7f23abf047f9290">More...</a><br /></td></tr>
<tr class="separator:a33cf890c0c7e2dc1e7f23abf047f9290"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a947a9d463bd339a0906223bc13187961"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mxm__41b__register__map_8h.html#a947a9d463bd339a0906223bc13187961">MXM_REG_MODEL_R</a>&#160;&#160;&#160;((<a class="el" href="mxm__41b__register__map_8h.html#aeecdd5c398270106146caa04223164ae">MXM_41B_REG_ADD_t</a>)0x15u)</td></tr>
<tr class="memdesc:a947a9d463bd339a0906223bc13187961"><td class="mdescLeft">&#160;</td><td class="mdescRight">Model register read address.  <a href="mxm__41b__register__map_8h.html#a947a9d463bd339a0906223bc13187961">More...</a><br /></td></tr>
<tr class="separator:a947a9d463bd339a0906223bc13187961"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81d3bd69442934ee912aaafcc8652314"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mxm__41b__register__map_8h.html#a81d3bd69442934ee912aaafcc8652314">MXM_REG_VERSION_R</a>&#160;&#160;&#160;((<a class="el" href="mxm__41b__register__map_8h.html#aeecdd5c398270106146caa04223164ae">MXM_41B_REG_ADD_t</a>)0x17u)</td></tr>
<tr class="memdesc:a81d3bd69442934ee912aaafcc8652314"><td class="mdescLeft">&#160;</td><td class="mdescRight">Version register read address.  <a href="mxm__41b__register__map_8h.html#a81d3bd69442934ee912aaafcc8652314">More...</a><br /></td></tr>
<tr class="separator:a81d3bd69442934ee912aaafcc8652314"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e2ec2b08709aeeeb2939ea5d4713aac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mxm__41b__register__map_8h.html#a4e2ec2b08709aeeeb2939ea5d4713aac">MXM_REG_RX_BYTE_R</a>&#160;&#160;&#160;((<a class="el" href="mxm__41b__register__map_8h.html#aeecdd5c398270106146caa04223164ae">MXM_41B_REG_ADD_t</a>)0x19u)</td></tr>
<tr class="memdesc:a4e2ec2b08709aeeeb2939ea5d4713aac"><td class="mdescLeft">&#160;</td><td class="mdescRight">RX byte register read address.  <a href="mxm__41b__register__map_8h.html#a4e2ec2b08709aeeeb2939ea5d4713aac">More...</a><br /></td></tr>
<tr class="separator:a4e2ec2b08709aeeeb2939ea5d4713aac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27aeaf6da20653cb8c714a437f3d3ab8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mxm__41b__register__map_8h.html#a27aeaf6da20653cb8c714a437f3d3ab8">MXM_REG_RX_SPACE_R</a>&#160;&#160;&#160;((<a class="el" href="mxm__41b__register__map_8h.html#aeecdd5c398270106146caa04223164ae">MXM_41B_REG_ADD_t</a>)0x1Bu)</td></tr>
<tr class="memdesc:a27aeaf6da20653cb8c714a437f3d3ab8"><td class="mdescLeft">&#160;</td><td class="mdescRight">RX space register read address.  <a href="mxm__41b__register__map_8h.html#a27aeaf6da20653cb8c714a437f3d3ab8">More...</a><br /></td></tr>
<tr class="separator:a27aeaf6da20653cb8c714a437f3d3ab8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc51a2366db527c62a9f6fd7036686de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mxm__41b__register__map_8h.html#afc51a2366db527c62a9f6fd7036686de">MXM_REG_TX_QUEUE_SELECTS_R</a>&#160;&#160;&#160;((<a class="el" href="mxm__41b__register__map_8h.html#aeecdd5c398270106146caa04223164ae">MXM_41B_REG_ADD_t</a>)0x95u)</td></tr>
<tr class="memdesc:afc51a2366db527c62a9f6fd7036686de"><td class="mdescLeft">&#160;</td><td class="mdescRight">TX queue selects register read address.  <a href="mxm__41b__register__map_8h.html#afc51a2366db527c62a9f6fd7036686de">More...</a><br /></td></tr>
<tr class="separator:afc51a2366db527c62a9f6fd7036686de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e69dd1a5db23b2ab5371256ee7ec076"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mxm__41b__register__map_8h.html#a0e69dd1a5db23b2ab5371256ee7ec076">MXM_REG_RX_READ_POINTER_R</a>&#160;&#160;&#160;((<a class="el" href="mxm__41b__register__map_8h.html#aeecdd5c398270106146caa04223164ae">MXM_41B_REG_ADD_t</a>)0x97u)</td></tr>
<tr class="memdesc:a0e69dd1a5db23b2ab5371256ee7ec076"><td class="mdescLeft">&#160;</td><td class="mdescRight">RX read pointer register read address.  <a href="mxm__41b__register__map_8h.html#a0e69dd1a5db23b2ab5371256ee7ec076">More...</a><br /></td></tr>
<tr class="separator:a0e69dd1a5db23b2ab5371256ee7ec076"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07dc328f53192e1622ea213bba9e9760"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mxm__41b__register__map_8h.html#a07dc328f53192e1622ea213bba9e9760">MXM_REG_RX_WRITE_POINTER_R</a>&#160;&#160;&#160;((<a class="el" href="mxm__41b__register__map_8h.html#aeecdd5c398270106146caa04223164ae">MXM_41B_REG_ADD_t</a>)0x99u)</td></tr>
<tr class="memdesc:a07dc328f53192e1622ea213bba9e9760"><td class="mdescLeft">&#160;</td><td class="mdescRight">RX write pointer register read address.  <a href="mxm__41b__register__map_8h.html#a07dc328f53192e1622ea213bba9e9760">More...</a><br /></td></tr>
<tr class="separator:a07dc328f53192e1622ea213bba9e9760"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4bfa6f37288f2dbdaf53487a272feb39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mxm__41b__register__map_8h.html#a4bfa6f37288f2dbdaf53487a272feb39">MXM_REG_RX_NEXT_MESSAGE_R</a>&#160;&#160;&#160;((<a class="el" href="mxm__41b__register__map_8h.html#aeecdd5c398270106146caa04223164ae">MXM_41B_REG_ADD_t</a>)0x9Bu)</td></tr>
<tr class="memdesc:a4bfa6f37288f2dbdaf53487a272feb39"><td class="mdescLeft">&#160;</td><td class="mdescRight">RX next message register read address.  <a href="mxm__41b__register__map_8h.html#a4bfa6f37288f2dbdaf53487a272feb39">More...</a><br /></td></tr>
<tr class="separator:a4bfa6f37288f2dbdaf53487a272feb39"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:a69f8f754de7cdb4259d12a6a689464b5"><td class="memItemLeft" align="right" valign="top">typedef uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mxm__41b__register__map_8h.html#a69f8f754de7cdb4259d12a6a689464b5">MXM_41B_BUF_CMD_t</a></td></tr>
<tr class="memdesc:a69f8f754de7cdb4259d12a6a689464b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Type for MAX17841B buffer transaction commands.  <a href="mxm__41b__register__map_8h.html#a69f8f754de7cdb4259d12a6a689464b5">More...</a><br /></td></tr>
<tr class="separator:a69f8f754de7cdb4259d12a6a689464b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeecdd5c398270106146caa04223164ae"><td class="memItemLeft" align="right" valign="top">typedef uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="mxm__41b__register__map_8h.html#aeecdd5c398270106146caa04223164ae">MXM_41B_REG_ADD_t</a></td></tr>
<tr class="memdesc:aeecdd5c398270106146caa04223164ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">MAX17841B register addresses.  <a href="mxm__41b__register__map_8h.html#aeecdd5c398270106146caa04223164ae">More...</a><br /></td></tr>
<tr class="separator:aeecdd5c398270106146caa04223164ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Register map of the MAX17841 bridge IC. </p>
<dl class="section copyright"><dt>Copyright</dt><dd>&copy; 2010 - 2023, Fraunhofer-Gesellschaft zur Foerderung der angewandten Forschung e.V. All rights reserved.</dd></dl>
<p>SPDX-License-Identifier: BSD-3-Clause</p>
<p>Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:</p>
<ol type="1">
<li>Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.</li>
<li>Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.</li>
<li>Neither the name of the copyright holder nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.</li>
</ol>
<p>THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</p>
<p>We kindly request you to use one or more of the following phrases to refer to foxBMS in your hardware, software, documentation or advertising materials:</p>
<ul>
<li>&Prime;This product uses parts of foxBMS&reg;&Prime;</li>
<li>&Prime;This product includes parts of foxBMS&reg;&Prime;</li>
<li>&Prime;This product is derived from foxBMS&reg;&Prime;</li>
</ul>
<dl class="section author"><dt>Author</dt><dd>foxBMS Team </dd></dl>
<dl class="section date"><dt>Date</dt><dd>2020-06-25 (date of creation) </dd></dl>
<dl class="section user"><dt>Updated </dt><dd>2023-02-03 (date of last update) </dd></dl>
<dl class="section version"><dt>Version</dt><dd>v1.5.0</dd></dl>
<dl class="section user"><dt>Prefix </dt><dd>MXM </dd></dl>

<p class="definition">Definition in file <a class="el" href="mxm__41b__register__map_8h_source.html">mxm_41b_register_map.h</a>.</p>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a2f7bbcdc22b5ea4eae9d4e9f0e263eba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f7bbcdc22b5ea4eae9d4e9f0e263eba">&#9670;&nbsp;</a></span>MXM_BUF_CLR_RX_BUF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXM_BUF_CLR_RX_BUF&#160;&#160;&#160;((<a class="el" href="mxm__41b__register__map_8h.html#a69f8f754de7cdb4259d12a6a689464b5">MXM_41B_BUF_CMD_t</a>)0xE0u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reset receive buffer and pointers to default state. </p>

<p class="definition">Definition at line <a class="el" href="mxm__41b__register__map_8h_source.html#l00204">204</a> of file <a class="el" href="mxm__41b__register__map_8h_source.html">mxm_41b_register_map.h</a>.</p>

</div>
</div>
<a id="ab0d08fb0ecb88158e3a34af565e18c42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0d08fb0ecb88158e3a34af565e18c42">&#9670;&nbsp;</a></span>MXM_BUF_CLR_TX_BUF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXM_BUF_CLR_TX_BUF&#160;&#160;&#160;((<a class="el" href="mxm__41b__register__map_8h.html#a69f8f754de7cdb4259d12a6a689464b5">MXM_41B_BUF_CMD_t</a>)0x20u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reset transmit buffer to default state and clear TX_Q and LD_Q. </p>

<p class="definition">Definition at line <a class="el" href="mxm__41b__register__map_8h_source.html#l00084">84</a> of file <a class="el" href="mxm__41b__register__map_8h_source.html">mxm_41b_register_map.h</a>.</p>

</div>
</div>
<a id="a1d56cbd1606f35869e466af4d75693c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d56cbd1606f35869e466af4d75693c4">&#9670;&nbsp;</a></span>MXM_BUF_RD_LD_Q_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXM_BUF_RD_LD_Q_0&#160;&#160;&#160;((<a class="el" href="mxm__41b__register__map_8h.html#a69f8f754de7cdb4259d12a6a689464b5">MXM_41B_BUF_CMD_t</a>)0xC1u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read load queue starting from location 0. </p>

<p class="definition">Definition at line <a class="el" href="mxm__41b__register__map_8h_source.html#l00169">169</a> of file <a class="el" href="mxm__41b__register__map_8h_source.html">mxm_41b_register_map.h</a>.</p>

</div>
</div>
<a id="ab33202d1d2f94c2d47240b257be291ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab33202d1d2f94c2d47240b257be291ff">&#9670;&nbsp;</a></span>MXM_BUF_RD_LD_Q_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXM_BUF_RD_LD_Q_1&#160;&#160;&#160;((<a class="el" href="mxm__41b__register__map_8h.html#a69f8f754de7cdb4259d12a6a689464b5">MXM_41B_BUF_CMD_t</a>)0xC3u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read load queue starting from location 1. </p>

<p class="definition">Definition at line <a class="el" href="mxm__41b__register__map_8h_source.html#l00174">174</a> of file <a class="el" href="mxm__41b__register__map_8h_source.html">mxm_41b_register_map.h</a>.</p>

</div>
</div>
<a id="a628fbae83cb2eed24690f9b0387fcea0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a628fbae83cb2eed24690f9b0387fcea0">&#9670;&nbsp;</a></span>MXM_BUF_RD_LD_Q_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXM_BUF_RD_LD_Q_2&#160;&#160;&#160;((<a class="el" href="mxm__41b__register__map_8h.html#a69f8f754de7cdb4259d12a6a689464b5">MXM_41B_BUF_CMD_t</a>)0xC5u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read load queue starting from location 2. </p>

<p class="definition">Definition at line <a class="el" href="mxm__41b__register__map_8h_source.html#l00179">179</a> of file <a class="el" href="mxm__41b__register__map_8h_source.html">mxm_41b_register_map.h</a>.</p>

</div>
</div>
<a id="adb2235070ba75fa7abddce2dd0900573"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb2235070ba75fa7abddce2dd0900573">&#9670;&nbsp;</a></span>MXM_BUF_RD_LD_Q_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXM_BUF_RD_LD_Q_3&#160;&#160;&#160;((<a class="el" href="mxm__41b__register__map_8h.html#a69f8f754de7cdb4259d12a6a689464b5">MXM_41B_BUF_CMD_t</a>)0xC7u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read load queue starting from location 3. </p>

<p class="definition">Definition at line <a class="el" href="mxm__41b__register__map_8h_source.html#l00184">184</a> of file <a class="el" href="mxm__41b__register__map_8h_source.html">mxm_41b_register_map.h</a>.</p>

</div>
</div>
<a id="a02176f82a44a6f85474f0ed6d9b52767"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02176f82a44a6f85474f0ed6d9b52767">&#9670;&nbsp;</a></span>MXM_BUF_RD_LD_Q_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXM_BUF_RD_LD_Q_4&#160;&#160;&#160;((<a class="el" href="mxm__41b__register__map_8h.html#a69f8f754de7cdb4259d12a6a689464b5">MXM_41B_BUF_CMD_t</a>)0xC9u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read load queue starting from location 4. </p>

<p class="definition">Definition at line <a class="el" href="mxm__41b__register__map_8h_source.html#l00189">189</a> of file <a class="el" href="mxm__41b__register__map_8h_source.html">mxm_41b_register_map.h</a>.</p>

</div>
</div>
<a id="a0e908d08ce5229328bb4dfd8729431e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e908d08ce5229328bb4dfd8729431e9">&#9670;&nbsp;</a></span>MXM_BUF_RD_LD_Q_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXM_BUF_RD_LD_Q_5&#160;&#160;&#160;((<a class="el" href="mxm__41b__register__map_8h.html#a69f8f754de7cdb4259d12a6a689464b5">MXM_41B_BUF_CMD_t</a>)0xCBu)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read load queue starting from location 5. </p>

<p class="definition">Definition at line <a class="el" href="mxm__41b__register__map_8h_source.html#l00194">194</a> of file <a class="el" href="mxm__41b__register__map_8h_source.html">mxm_41b_register_map.h</a>.</p>

</div>
</div>
<a id="a90334021e58b4fbc1fecb90791106920"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90334021e58b4fbc1fecb90791106920">&#9670;&nbsp;</a></span>MXM_BUF_RD_LD_Q_6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXM_BUF_RD_LD_Q_6&#160;&#160;&#160;((<a class="el" href="mxm__41b__register__map_8h.html#a69f8f754de7cdb4259d12a6a689464b5">MXM_41B_BUF_CMD_t</a>)0xCDu)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read load queue starting from location 6. </p>

<p class="definition">Definition at line <a class="el" href="mxm__41b__register__map_8h_source.html#l00199">199</a> of file <a class="el" href="mxm__41b__register__map_8h_source.html">mxm_41b_register_map.h</a>.</p>

</div>
</div>
<a id="aa97d8638fd3754b8896afe7609c70dd8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa97d8638fd3754b8896afe7609c70dd8">&#9670;&nbsp;</a></span>MXM_BUF_RD_MSG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXM_BUF_RD_MSG&#160;&#160;&#160;((<a class="el" href="mxm__41b__register__map_8h.html#a69f8f754de7cdb4259d12a6a689464b5">MXM_41B_BUF_CMD_t</a>)0x91u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read receive buffer starting at RX_RD_Pointer. </p>

<p class="definition">Definition at line <a class="el" href="mxm__41b__register__map_8h_source.html#l00089">89</a> of file <a class="el" href="mxm__41b__register__map_8h_source.html">mxm_41b_register_map.h</a>.</p>

</div>
</div>
<a id="a5bf1e07b509b21090d33b81d2fb3821a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5bf1e07b509b21090d33b81d2fb3821a">&#9670;&nbsp;</a></span>MXM_BUF_RD_NXT_MSG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXM_BUF_RD_NXT_MSG&#160;&#160;&#160;((<a class="el" href="mxm__41b__register__map_8h.html#a69f8f754de7cdb4259d12a6a689464b5">MXM_41B_BUF_CMD_t</a>)0x93u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read receive buffer starting at the oldest unread message. </p>

<p class="definition">Definition at line <a class="el" href="mxm__41b__register__map_8h_source.html#l00094">94</a> of file <a class="el" href="mxm__41b__register__map_8h_source.html">mxm_41b_register_map.h</a>.</p>

</div>
</div>
<a id="aab4ff864b1461f9b49775c1e5af465c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab4ff864b1461f9b49775c1e5af465c5">&#9670;&nbsp;</a></span>MXM_BUF_WR_LD_Q_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXM_BUF_WR_LD_Q_0&#160;&#160;&#160;((<a class="el" href="mxm__41b__register__map_8h.html#a69f8f754de7cdb4259d12a6a689464b5">MXM_41B_BUF_CMD_t</a>)0xC0u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Write load queue starting from location 0. </p>

<p class="definition">Definition at line <a class="el" href="mxm__41b__register__map_8h_source.html#l00134">134</a> of file <a class="el" href="mxm__41b__register__map_8h_source.html">mxm_41b_register_map.h</a>.</p>

</div>
</div>
<a id="a80e23f3005213a31648b8b124722e1f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a80e23f3005213a31648b8b124722e1f9">&#9670;&nbsp;</a></span>MXM_BUF_WR_LD_Q_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXM_BUF_WR_LD_Q_1&#160;&#160;&#160;((<a class="el" href="mxm__41b__register__map_8h.html#a69f8f754de7cdb4259d12a6a689464b5">MXM_41B_BUF_CMD_t</a>)0xC2u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Write load queue starting from location 1. </p>

<p class="definition">Definition at line <a class="el" href="mxm__41b__register__map_8h_source.html#l00139">139</a> of file <a class="el" href="mxm__41b__register__map_8h_source.html">mxm_41b_register_map.h</a>.</p>

</div>
</div>
<a id="a843e483d2310e9960e65b0dddf91f117"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a843e483d2310e9960e65b0dddf91f117">&#9670;&nbsp;</a></span>MXM_BUF_WR_LD_Q_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXM_BUF_WR_LD_Q_2&#160;&#160;&#160;((<a class="el" href="mxm__41b__register__map_8h.html#a69f8f754de7cdb4259d12a6a689464b5">MXM_41B_BUF_CMD_t</a>)0xC4u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Write load queue starting from location 2. </p>

<p class="definition">Definition at line <a class="el" href="mxm__41b__register__map_8h_source.html#l00144">144</a> of file <a class="el" href="mxm__41b__register__map_8h_source.html">mxm_41b_register_map.h</a>.</p>

</div>
</div>
<a id="a017cc6ef4eaff15983e80c8bf0cdb291"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a017cc6ef4eaff15983e80c8bf0cdb291">&#9670;&nbsp;</a></span>MXM_BUF_WR_LD_Q_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXM_BUF_WR_LD_Q_3&#160;&#160;&#160;((<a class="el" href="mxm__41b__register__map_8h.html#a69f8f754de7cdb4259d12a6a689464b5">MXM_41B_BUF_CMD_t</a>)0xC6u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Write load queue starting from location 3. </p>

<p class="definition">Definition at line <a class="el" href="mxm__41b__register__map_8h_source.html#l00149">149</a> of file <a class="el" href="mxm__41b__register__map_8h_source.html">mxm_41b_register_map.h</a>.</p>

</div>
</div>
<a id="acc820b1fd754a0d856b94dfad7c070ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc820b1fd754a0d856b94dfad7c070ad">&#9670;&nbsp;</a></span>MXM_BUF_WR_LD_Q_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXM_BUF_WR_LD_Q_4&#160;&#160;&#160;((<a class="el" href="mxm__41b__register__map_8h.html#a69f8f754de7cdb4259d12a6a689464b5">MXM_41B_BUF_CMD_t</a>)0xC8u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Write load queue starting from location 4. </p>

<p class="definition">Definition at line <a class="el" href="mxm__41b__register__map_8h_source.html#l00154">154</a> of file <a class="el" href="mxm__41b__register__map_8h_source.html">mxm_41b_register_map.h</a>.</p>

</div>
</div>
<a id="a58ad6a1b27dcedd9453e344e22341adf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a58ad6a1b27dcedd9453e344e22341adf">&#9670;&nbsp;</a></span>MXM_BUF_WR_LD_Q_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXM_BUF_WR_LD_Q_5&#160;&#160;&#160;((<a class="el" href="mxm__41b__register__map_8h.html#a69f8f754de7cdb4259d12a6a689464b5">MXM_41B_BUF_CMD_t</a>)0xCAu)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Write load queue starting from location 5. </p>

<p class="definition">Definition at line <a class="el" href="mxm__41b__register__map_8h_source.html#l00159">159</a> of file <a class="el" href="mxm__41b__register__map_8h_source.html">mxm_41b_register_map.h</a>.</p>

</div>
</div>
<a id="a1bfe75de35da2403ccf21ea29029d37a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1bfe75de35da2403ccf21ea29029d37a">&#9670;&nbsp;</a></span>MXM_BUF_WR_LD_Q_6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXM_BUF_WR_LD_Q_6&#160;&#160;&#160;((<a class="el" href="mxm__41b__register__map_8h.html#a69f8f754de7cdb4259d12a6a689464b5">MXM_41B_BUF_CMD_t</a>)0xCCu)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Write load queue starting from location 6. </p>

<p class="definition">Definition at line <a class="el" href="mxm__41b__register__map_8h_source.html#l00164">164</a> of file <a class="el" href="mxm__41b__register__map_8h_source.html">mxm_41b_register_map.h</a>.</p>

</div>
</div>
<a id="ae4c5d7a666e7edd062ac4ddc939453b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4c5d7a666e7edd062ac4ddc939453b9">&#9670;&nbsp;</a></span>MXM_BUF_WR_NXT_LD_Q_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXM_BUF_WR_NXT_LD_Q_0&#160;&#160;&#160;((<a class="el" href="mxm__41b__register__map_8h.html#a69f8f754de7cdb4259d12a6a689464b5">MXM_41B_BUF_CMD_t</a>)0xB0u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Select next load queue and write starting from location 0. </p>

<p class="definition">Definition at line <a class="el" href="mxm__41b__register__map_8h_source.html#l00099">99</a> of file <a class="el" href="mxm__41b__register__map_8h_source.html">mxm_41b_register_map.h</a>.</p>

</div>
</div>
<a id="a6804fefc6d1e1a0e2d77953ea2342435"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6804fefc6d1e1a0e2d77953ea2342435">&#9670;&nbsp;</a></span>MXM_BUF_WR_NXT_LD_Q_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXM_BUF_WR_NXT_LD_Q_1&#160;&#160;&#160;((<a class="el" href="mxm__41b__register__map_8h.html#a69f8f754de7cdb4259d12a6a689464b5">MXM_41B_BUF_CMD_t</a>)0xB2u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Select next load queue and write starting from location 1. </p>

<p class="definition">Definition at line <a class="el" href="mxm__41b__register__map_8h_source.html#l00104">104</a> of file <a class="el" href="mxm__41b__register__map_8h_source.html">mxm_41b_register_map.h</a>.</p>

</div>
</div>
<a id="aa85a6261a938dda72ab77530b8189848"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa85a6261a938dda72ab77530b8189848">&#9670;&nbsp;</a></span>MXM_BUF_WR_NXT_LD_Q_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXM_BUF_WR_NXT_LD_Q_2&#160;&#160;&#160;((<a class="el" href="mxm__41b__register__map_8h.html#a69f8f754de7cdb4259d12a6a689464b5">MXM_41B_BUF_CMD_t</a>)0xB4u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Select next load queue and write starting from location 2. </p>

<p class="definition">Definition at line <a class="el" href="mxm__41b__register__map_8h_source.html#l00109">109</a> of file <a class="el" href="mxm__41b__register__map_8h_source.html">mxm_41b_register_map.h</a>.</p>

</div>
</div>
<a id="ae8be97ffdd88a9cee6a53bc48b4309ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae8be97ffdd88a9cee6a53bc48b4309ef">&#9670;&nbsp;</a></span>MXM_BUF_WR_NXT_LD_Q_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXM_BUF_WR_NXT_LD_Q_3&#160;&#160;&#160;((<a class="el" href="mxm__41b__register__map_8h.html#a69f8f754de7cdb4259d12a6a689464b5">MXM_41B_BUF_CMD_t</a>)0xB6u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Select next load queue and write starting from location 3. </p>

<p class="definition">Definition at line <a class="el" href="mxm__41b__register__map_8h_source.html#l00114">114</a> of file <a class="el" href="mxm__41b__register__map_8h_source.html">mxm_41b_register_map.h</a>.</p>

</div>
</div>
<a id="af6e036e6c2b383eceb56b9ff72fea273"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6e036e6c2b383eceb56b9ff72fea273">&#9670;&nbsp;</a></span>MXM_BUF_WR_NXT_LD_Q_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXM_BUF_WR_NXT_LD_Q_4&#160;&#160;&#160;((<a class="el" href="mxm__41b__register__map_8h.html#a69f8f754de7cdb4259d12a6a689464b5">MXM_41B_BUF_CMD_t</a>)0xB8u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Select next load queue and write starting from location 4. </p>

<p class="definition">Definition at line <a class="el" href="mxm__41b__register__map_8h_source.html#l00119">119</a> of file <a class="el" href="mxm__41b__register__map_8h_source.html">mxm_41b_register_map.h</a>.</p>

</div>
</div>
<a id="ae9ddb6ad052615f933c30bfe6c0d05f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae9ddb6ad052615f933c30bfe6c0d05f5">&#9670;&nbsp;</a></span>MXM_BUF_WR_NXT_LD_Q_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXM_BUF_WR_NXT_LD_Q_5&#160;&#160;&#160;((<a class="el" href="mxm__41b__register__map_8h.html#a69f8f754de7cdb4259d12a6a689464b5">MXM_41B_BUF_CMD_t</a>)0xBAu)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Select next load queue and write starting from location 5. </p>

<p class="definition">Definition at line <a class="el" href="mxm__41b__register__map_8h_source.html#l00124">124</a> of file <a class="el" href="mxm__41b__register__map_8h_source.html">mxm_41b_register_map.h</a>.</p>

</div>
</div>
<a id="aacbb383e3ebc265021cbef3c2fa913e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aacbb383e3ebc265021cbef3c2fa913e1">&#9670;&nbsp;</a></span>MXM_BUF_WR_NXT_LD_Q_6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXM_BUF_WR_NXT_LD_Q_6&#160;&#160;&#160;((<a class="el" href="mxm__41b__register__map_8h.html#a69f8f754de7cdb4259d12a6a689464b5">MXM_41B_BUF_CMD_t</a>)0xBCu)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Select next load queue and write starting from location 6. </p>

<p class="definition">Definition at line <a class="el" href="mxm__41b__register__map_8h_source.html#l00129">129</a> of file <a class="el" href="mxm__41b__register__map_8h_source.html">mxm_41b_register_map.h</a>.</p>

</div>
</div>
<a id="ae97b3be304a34012de07a31445db6d46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae97b3be304a34012de07a31445db6d46">&#9670;&nbsp;</a></span>MXM_REG_CONFIGURATION_1_R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXM_REG_CONFIGURATION_1_R&#160;&#160;&#160;((<a class="el" href="mxm__41b__register__map_8h.html#aeecdd5c398270106146caa04223164ae">MXM_41B_REG_ADD_t</a>)0x0Du)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configuration 1 register read address. </p>

<p class="definition">Definition at line <a class="el" href="mxm__41b__register__map_8h_source.html#l00259">259</a> of file <a class="el" href="mxm__41b__register__map_8h_source.html">mxm_41b_register_map.h</a>.</p>

</div>
</div>
<a id="ab4c3b9cc9b662d0da5005eb7e8ac8730"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4c3b9cc9b662d0da5005eb7e8ac8730">&#9670;&nbsp;</a></span>MXM_REG_CONFIGURATION_1_W</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXM_REG_CONFIGURATION_1_W&#160;&#160;&#160;((<a class="el" href="mxm__41b__register__map_8h.html#aeecdd5c398270106146caa04223164ae">MXM_41B_REG_ADD_t</a>)0x0Cu)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configuration 1 register write address. </p>

<p class="definition">Definition at line <a class="el" href="mxm__41b__register__map_8h_source.html#l00264">264</a> of file <a class="el" href="mxm__41b__register__map_8h_source.html">mxm_41b_register_map.h</a>.</p>

</div>
</div>
<a id="a7fe2131684602616736bf2d70fd17931"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7fe2131684602616736bf2d70fd17931">&#9670;&nbsp;</a></span>MXM_REG_CONFIGURATION_2_R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXM_REG_CONFIGURATION_2_R&#160;&#160;&#160;((<a class="el" href="mxm__41b__register__map_8h.html#aeecdd5c398270106146caa04223164ae">MXM_41B_REG_ADD_t</a>)0x0Fu)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configuration 2 register read address. </p>

<p class="definition">Definition at line <a class="el" href="mxm__41b__register__map_8h_source.html#l00269">269</a> of file <a class="el" href="mxm__41b__register__map_8h_source.html">mxm_41b_register_map.h</a>.</p>

</div>
</div>
<a id="ad5d5f0155ec2fdb6aab6cd20e202b098"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5d5f0155ec2fdb6aab6cd20e202b098">&#9670;&nbsp;</a></span>MXM_REG_CONFIGURATION_2_W</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXM_REG_CONFIGURATION_2_W&#160;&#160;&#160;((<a class="el" href="mxm__41b__register__map_8h.html#aeecdd5c398270106146caa04223164ae">MXM_41B_REG_ADD_t</a>)0x0Eu)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configuration 2 register write address. </p>

<p class="definition">Definition at line <a class="el" href="mxm__41b__register__map_8h_source.html#l00274">274</a> of file <a class="el" href="mxm__41b__register__map_8h_source.html">mxm_41b_register_map.h</a>.</p>

</div>
</div>
<a id="a63feba6422ec95cd4dd52288f96e9ce6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a63feba6422ec95cd4dd52288f96e9ce6">&#9670;&nbsp;</a></span>MXM_REG_CONFIGURATION_3_R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXM_REG_CONFIGURATION_3_R&#160;&#160;&#160;((<a class="el" href="mxm__41b__register__map_8h.html#aeecdd5c398270106146caa04223164ae">MXM_41B_REG_ADD_t</a>)0x11u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configuration 3 register read address. </p>

<p class="definition">Definition at line <a class="el" href="mxm__41b__register__map_8h_source.html#l00279">279</a> of file <a class="el" href="mxm__41b__register__map_8h_source.html">mxm_41b_register_map.h</a>.</p>

</div>
</div>
<a id="a1c8d0553179d2ecfc7ce1157704d9eb6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c8d0553179d2ecfc7ce1157704d9eb6">&#9670;&nbsp;</a></span>MXM_REG_CONFIGURATION_3_W</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXM_REG_CONFIGURATION_3_W&#160;&#160;&#160;((<a class="el" href="mxm__41b__register__map_8h.html#aeecdd5c398270106146caa04223164ae">MXM_41B_REG_ADD_t</a>)0x10u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configuration 3 register write address. </p>

<p class="definition">Definition at line <a class="el" href="mxm__41b__register__map_8h_source.html#l00284">284</a> of file <a class="el" href="mxm__41b__register__map_8h_source.html">mxm_41b_register_map.h</a>.</p>

</div>
</div>
<a id="a33cf890c0c7e2dc1e7f23abf047f9290"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a33cf890c0c7e2dc1e7f23abf047f9290">&#9670;&nbsp;</a></span>MXM_REG_FMEA_R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXM_REG_FMEA_R&#160;&#160;&#160;((<a class="el" href="mxm__41b__register__map_8h.html#aeecdd5c398270106146caa04223164ae">MXM_41B_REG_ADD_t</a>)0x13u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>FMEA register read address. </p>

<p class="definition">Definition at line <a class="el" href="mxm__41b__register__map_8h_source.html#l00289">289</a> of file <a class="el" href="mxm__41b__register__map_8h_source.html">mxm_41b_register_map.h</a>.</p>

</div>
</div>
<a id="a947a9d463bd339a0906223bc13187961"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a947a9d463bd339a0906223bc13187961">&#9670;&nbsp;</a></span>MXM_REG_MODEL_R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXM_REG_MODEL_R&#160;&#160;&#160;((<a class="el" href="mxm__41b__register__map_8h.html#aeecdd5c398270106146caa04223164ae">MXM_41B_REG_ADD_t</a>)0x15u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Model register read address. </p>

<p class="definition">Definition at line <a class="el" href="mxm__41b__register__map_8h_source.html#l00294">294</a> of file <a class="el" href="mxm__41b__register__map_8h_source.html">mxm_41b_register_map.h</a>.</p>

</div>
</div>
<a id="a4e2ec2b08709aeeeb2939ea5d4713aac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e2ec2b08709aeeeb2939ea5d4713aac">&#9670;&nbsp;</a></span>MXM_REG_RX_BYTE_R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXM_REG_RX_BYTE_R&#160;&#160;&#160;((<a class="el" href="mxm__41b__register__map_8h.html#aeecdd5c398270106146caa04223164ae">MXM_41B_REG_ADD_t</a>)0x19u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RX byte register read address. </p>

<p class="definition">Definition at line <a class="el" href="mxm__41b__register__map_8h_source.html#l00304">304</a> of file <a class="el" href="mxm__41b__register__map_8h_source.html">mxm_41b_register_map.h</a>.</p>

</div>
</div>
<a id="a3d7325612c35c4ac2ffea728c64f9b2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d7325612c35c4ac2ffea728c64f9b2e">&#9670;&nbsp;</a></span>MXM_REG_RX_INTERRUPT_ENABLE_R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXM_REG_RX_INTERRUPT_ENABLE_R&#160;&#160;&#160;((<a class="el" href="mxm__41b__register__map_8h.html#aeecdd5c398270106146caa04223164ae">MXM_41B_REG_ADD_t</a>)0x05u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RX interrupt enable register read address. </p>

<p class="definition">Definition at line <a class="el" href="mxm__41b__register__map_8h_source.html#l00219">219</a> of file <a class="el" href="mxm__41b__register__map_8h_source.html">mxm_41b_register_map.h</a>.</p>

</div>
</div>
<a id="a1891a65359664a0763d6f90d5b060c1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1891a65359664a0763d6f90d5b060c1a">&#9670;&nbsp;</a></span>MXM_REG_RX_INTERRUPT_ENABLE_W</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXM_REG_RX_INTERRUPT_ENABLE_W&#160;&#160;&#160;((<a class="el" href="mxm__41b__register__map_8h.html#aeecdd5c398270106146caa04223164ae">MXM_41B_REG_ADD_t</a>)0x04u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RX interrupt enable register write address. </p>

<p class="definition">Definition at line <a class="el" href="mxm__41b__register__map_8h_source.html#l00224">224</a> of file <a class="el" href="mxm__41b__register__map_8h_source.html">mxm_41b_register_map.h</a>.</p>

</div>
</div>
<a id="a89bbdf7e1223164db65b5edc6008d3bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89bbdf7e1223164db65b5edc6008d3bf">&#9670;&nbsp;</a></span>MXM_REG_RX_INTERRUPT_FLAGS_R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXM_REG_RX_INTERRUPT_FLAGS_R&#160;&#160;&#160;((<a class="el" href="mxm__41b__register__map_8h.html#aeecdd5c398270106146caa04223164ae">MXM_41B_REG_ADD_t</a>)0x09u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RX interrupt flags register read address. </p>

<p class="definition">Definition at line <a class="el" href="mxm__41b__register__map_8h_source.html#l00239">239</a> of file <a class="el" href="mxm__41b__register__map_8h_source.html">mxm_41b_register_map.h</a>.</p>

</div>
</div>
<a id="afd0c83bd6d491dabb875b27f3df70299"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd0c83bd6d491dabb875b27f3df70299">&#9670;&nbsp;</a></span>MXM_REG_RX_INTERRUPT_FLAGS_W</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXM_REG_RX_INTERRUPT_FLAGS_W&#160;&#160;&#160;((<a class="el" href="mxm__41b__register__map_8h.html#aeecdd5c398270106146caa04223164ae">MXM_41B_REG_ADD_t</a>)0x08u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RX interrupt flags register write address. </p>

<p class="definition">Definition at line <a class="el" href="mxm__41b__register__map_8h_source.html#l00244">244</a> of file <a class="el" href="mxm__41b__register__map_8h_source.html">mxm_41b_register_map.h</a>.</p>

</div>
</div>
<a id="a4bfa6f37288f2dbdaf53487a272feb39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4bfa6f37288f2dbdaf53487a272feb39">&#9670;&nbsp;</a></span>MXM_REG_RX_NEXT_MESSAGE_R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXM_REG_RX_NEXT_MESSAGE_R&#160;&#160;&#160;((<a class="el" href="mxm__41b__register__map_8h.html#aeecdd5c398270106146caa04223164ae">MXM_41B_REG_ADD_t</a>)0x9Bu)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RX next message register read address. </p>

<p class="definition">Definition at line <a class="el" href="mxm__41b__register__map_8h_source.html#l00329">329</a> of file <a class="el" href="mxm__41b__register__map_8h_source.html">mxm_41b_register_map.h</a>.</p>

</div>
</div>
<a id="a0e69dd1a5db23b2ab5371256ee7ec076"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e69dd1a5db23b2ab5371256ee7ec076">&#9670;&nbsp;</a></span>MXM_REG_RX_READ_POINTER_R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXM_REG_RX_READ_POINTER_R&#160;&#160;&#160;((<a class="el" href="mxm__41b__register__map_8h.html#aeecdd5c398270106146caa04223164ae">MXM_41B_REG_ADD_t</a>)0x97u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RX read pointer register read address. </p>

<p class="definition">Definition at line <a class="el" href="mxm__41b__register__map_8h_source.html#l00319">319</a> of file <a class="el" href="mxm__41b__register__map_8h_source.html">mxm_41b_register_map.h</a>.</p>

</div>
</div>
<a id="a27aeaf6da20653cb8c714a437f3d3ab8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27aeaf6da20653cb8c714a437f3d3ab8">&#9670;&nbsp;</a></span>MXM_REG_RX_SPACE_R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXM_REG_RX_SPACE_R&#160;&#160;&#160;((<a class="el" href="mxm__41b__register__map_8h.html#aeecdd5c398270106146caa04223164ae">MXM_41B_REG_ADD_t</a>)0x1Bu)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RX space register read address. </p>

<p class="definition">Definition at line <a class="el" href="mxm__41b__register__map_8h_source.html#l00309">309</a> of file <a class="el" href="mxm__41b__register__map_8h_source.html">mxm_41b_register_map.h</a>.</p>

</div>
</div>
<a id="a78ceaa28cc16e2c670a917648b55907e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a78ceaa28cc16e2c670a917648b55907e">&#9670;&nbsp;</a></span>MXM_REG_RX_STATUS_R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXM_REG_RX_STATUS_R&#160;&#160;&#160;((<a class="el" href="mxm__41b__register__map_8h.html#aeecdd5c398270106146caa04223164ae">MXM_41B_REG_ADD_t</a>)0x01u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RX status register read address. </p>

<p class="definition">Definition at line <a class="el" href="mxm__41b__register__map_8h_source.html#l00209">209</a> of file <a class="el" href="mxm__41b__register__map_8h_source.html">mxm_41b_register_map.h</a>.</p>

</div>
</div>
<a id="a07dc328f53192e1622ea213bba9e9760"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07dc328f53192e1622ea213bba9e9760">&#9670;&nbsp;</a></span>MXM_REG_RX_WRITE_POINTER_R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXM_REG_RX_WRITE_POINTER_R&#160;&#160;&#160;((<a class="el" href="mxm__41b__register__map_8h.html#aeecdd5c398270106146caa04223164ae">MXM_41B_REG_ADD_t</a>)0x99u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RX write pointer register read address. </p>

<p class="definition">Definition at line <a class="el" href="mxm__41b__register__map_8h_source.html#l00324">324</a> of file <a class="el" href="mxm__41b__register__map_8h_source.html">mxm_41b_register_map.h</a>.</p>

</div>
</div>
<a id="a401a7a4e798b143e6d27d839c3e0e757"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a401a7a4e798b143e6d27d839c3e0e757">&#9670;&nbsp;</a></span>MXM_REG_TX_INTERRUPT_ENABLE_R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXM_REG_TX_INTERRUPT_ENABLE_R&#160;&#160;&#160;((<a class="el" href="mxm__41b__register__map_8h.html#aeecdd5c398270106146caa04223164ae">MXM_41B_REG_ADD_t</a>)0x07u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TX interrupt enable register read address. </p>

<p class="definition">Definition at line <a class="el" href="mxm__41b__register__map_8h_source.html#l00229">229</a> of file <a class="el" href="mxm__41b__register__map_8h_source.html">mxm_41b_register_map.h</a>.</p>

</div>
</div>
<a id="a2cf4f2faa8549bec013be599adcac144"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2cf4f2faa8549bec013be599adcac144">&#9670;&nbsp;</a></span>MXM_REG_TX_INTERRUPT_ENABLE_W</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXM_REG_TX_INTERRUPT_ENABLE_W&#160;&#160;&#160;((<a class="el" href="mxm__41b__register__map_8h.html#aeecdd5c398270106146caa04223164ae">MXM_41B_REG_ADD_t</a>)0x06u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TX interrupt enable register write address. </p>

<p class="definition">Definition at line <a class="el" href="mxm__41b__register__map_8h_source.html#l00234">234</a> of file <a class="el" href="mxm__41b__register__map_8h_source.html">mxm_41b_register_map.h</a>.</p>

</div>
</div>
<a id="a6fd4353128ec25519e05ee8952b7fa70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6fd4353128ec25519e05ee8952b7fa70">&#9670;&nbsp;</a></span>MXM_REG_TX_INTERRUPT_FLAGS_R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXM_REG_TX_INTERRUPT_FLAGS_R&#160;&#160;&#160;((<a class="el" href="mxm__41b__register__map_8h.html#aeecdd5c398270106146caa04223164ae">MXM_41B_REG_ADD_t</a>)0x0Bu)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TX interrupt flags register read address. </p>

<p class="definition">Definition at line <a class="el" href="mxm__41b__register__map_8h_source.html#l00249">249</a> of file <a class="el" href="mxm__41b__register__map_8h_source.html">mxm_41b_register_map.h</a>.</p>

</div>
</div>
<a id="aa82721a58da4079ac83d9d590f71e133"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa82721a58da4079ac83d9d590f71e133">&#9670;&nbsp;</a></span>MXM_REG_TX_INTERRUPT_FLAGS_W</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXM_REG_TX_INTERRUPT_FLAGS_W&#160;&#160;&#160;((<a class="el" href="mxm__41b__register__map_8h.html#aeecdd5c398270106146caa04223164ae">MXM_41B_REG_ADD_t</a>)0x0Au)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TX interrupt flags register write address. </p>

<p class="definition">Definition at line <a class="el" href="mxm__41b__register__map_8h_source.html#l00254">254</a> of file <a class="el" href="mxm__41b__register__map_8h_source.html">mxm_41b_register_map.h</a>.</p>

</div>
</div>
<a id="afc51a2366db527c62a9f6fd7036686de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc51a2366db527c62a9f6fd7036686de">&#9670;&nbsp;</a></span>MXM_REG_TX_QUEUE_SELECTS_R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXM_REG_TX_QUEUE_SELECTS_R&#160;&#160;&#160;((<a class="el" href="mxm__41b__register__map_8h.html#aeecdd5c398270106146caa04223164ae">MXM_41B_REG_ADD_t</a>)0x95u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TX queue selects register read address. </p>

<p class="definition">Definition at line <a class="el" href="mxm__41b__register__map_8h_source.html#l00314">314</a> of file <a class="el" href="mxm__41b__register__map_8h_source.html">mxm_41b_register_map.h</a>.</p>

</div>
</div>
<a id="ad77dce2e63572bc88e32d34e69649d11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad77dce2e63572bc88e32d34e69649d11">&#9670;&nbsp;</a></span>MXM_REG_TX_STATUS_R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXM_REG_TX_STATUS_R&#160;&#160;&#160;((<a class="el" href="mxm__41b__register__map_8h.html#aeecdd5c398270106146caa04223164ae">MXM_41B_REG_ADD_t</a>)0x03u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TX status register read address. </p>

<p class="definition">Definition at line <a class="el" href="mxm__41b__register__map_8h_source.html#l00214">214</a> of file <a class="el" href="mxm__41b__register__map_8h_source.html">mxm_41b_register_map.h</a>.</p>

</div>
</div>
<a id="a81d3bd69442934ee912aaafcc8652314"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81d3bd69442934ee912aaafcc8652314">&#9670;&nbsp;</a></span>MXM_REG_VERSION_R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MXM_REG_VERSION_R&#160;&#160;&#160;((<a class="el" href="mxm__41b__register__map_8h.html#aeecdd5c398270106146caa04223164ae">MXM_41B_REG_ADD_t</a>)0x17u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Version register read address. </p>

<p class="definition">Definition at line <a class="el" href="mxm__41b__register__map_8h_source.html#l00299">299</a> of file <a class="el" href="mxm__41b__register__map_8h_source.html">mxm_41b_register_map.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a id="a69f8f754de7cdb4259d12a6a689464b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69f8f754de7cdb4259d12a6a689464b5">&#9670;&nbsp;</a></span>MXM_41B_BUF_CMD_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef uint8_t <a class="el" href="mxm__41b__register__map_8h.html#a69f8f754de7cdb4259d12a6a689464b5">MXM_41B_BUF_CMD_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Type for MAX17841B buffer transaction commands. </p>
<p>SPI commands for buffer transactions of the MAX17841B. </p>

<p class="definition">Definition at line <a class="el" href="mxm__41b__register__map_8h_source.html#l00067">67</a> of file <a class="el" href="mxm__41b__register__map_8h_source.html">mxm_41b_register_map.h</a>.</p>

</div>
</div>
<a id="aeecdd5c398270106146caa04223164ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeecdd5c398270106146caa04223164ae">&#9670;&nbsp;</a></span>MXM_41B_REG_ADD_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef uint8_t <a class="el" href="mxm__41b__register__map_8h.html#aeecdd5c398270106146caa04223164ae">MXM_41B_REG_ADD_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>MAX17841B register addresses. </p>
<p>Register addresses for the MAX17841B. Valid register addresses range from 0x01 to 0x1B and 0x95 to 0x9B Odd addresses are read addresses and even addresses are write addresses. Read-only registers have no write address. </p>

<p class="definition">Definition at line <a class="el" href="mxm__41b__register__map_8h_source.html#l00078">78</a> of file <a class="el" href="mxm__41b__register__map_8h_source.html">mxm_41b_register_map.h</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.8.10-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="dir_5194e5fea318fda12687127c23f8aba1.html">app</a></li><li class="navelem"><a class="el" href="dir_c032a60ed447cafb6a8dfe00b963b69b.html">driver</a></li><li class="navelem"><a class="el" href="dir_c529484326deb4b25ed7b3e80a39a3f4.html">afe</a></li><li class="navelem"><a class="el" href="dir_2c7cd550b0c9404f2ef6f6fa675b8b96.html">maxim</a></li><li class="navelem"><a class="el" href="dir_93340ca486f413d57c65ecfeadc5a6ff.html">common</a></li><li class="navelem"><a class="el" href="mxm__41b__register__map_8h.html">mxm_41b_register_map.h</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.9.1 <a rel="license" href="http://creativecommons.org/licenses/by/4.0/"><img alt="Creative Commons license" style="border-width:0;height:24px" src="https://i.creativecommons.org/l/by/4.0/88x31.png" /></a> </li>
  </ul>
</div>
</body>
</html>
