

================================================================
== Vitis HLS Report for 'Self_attention_Pipeline_VITIS_LOOP_100_1_VITIS_LOOP_101_2'
================================================================
* Date:           Wed Sep  6 10:23:30 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.814 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      146|      146|  1.460 us|  1.460 us|  146|  146|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_100_1_VITIS_LOOP_101_2  |      144|      144|         2|          1|          1|   144|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.64>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%v43 = alloca i32 1"   --->   Operation 5 'alloca' 'v43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%v42 = alloca i32 1"   --->   Operation 6 'alloca' 'v42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten9 = alloca i32 1"   --->   Operation 7 'alloca' 'indvar_flatten9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 0, i8 %indvar_flatten9"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 9 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %v42"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %v43"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten9_load = load i8 %indvar_flatten9" [kernel.cpp:100]   --->   Operation 12 'load' 'indvar_flatten9_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.55ns)   --->   "%icmp_ln100 = icmp_eq  i8 %indvar_flatten9_load, i8 144" [kernel.cpp:100]   --->   Operation 13 'icmp' 'icmp_ln100' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (1.91ns)   --->   "%add_ln100_1 = add i8 %indvar_flatten9_load, i8 1" [kernel.cpp:100]   --->   Operation 14 'add' 'add_ln100_1' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln100 = br i1 %icmp_ln100, void %for.inc15.i, void %l_k1.i.preheader.exitStub" [kernel.cpp:100]   --->   Operation 15 'br' 'br_ln100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%v43_load = load i4 %v43" [kernel.cpp:101]   --->   Operation 16 'load' 'v43_load' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%v42_load = load i4 %v42" [kernel.cpp:100]   --->   Operation 17 'load' 'v42_load' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.73ns)   --->   "%add_ln100 = add i4 %v42_load, i4 1" [kernel.cpp:100]   --->   Operation 18 'add' 'add_ln100' <Predicate = (!icmp_ln100)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (1.30ns)   --->   "%icmp_ln101 = icmp_eq  i4 %v43_load, i4 12" [kernel.cpp:101]   --->   Operation 19 'icmp' 'icmp_ln101' <Predicate = (!icmp_ln100)> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (1.02ns)   --->   "%select_ln100 = select i1 %icmp_ln101, i4 0, i4 %v43_load" [kernel.cpp:100]   --->   Operation 20 'select' 'select_ln100' <Predicate = (!icmp_ln100)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (1.02ns)   --->   "%select_ln100_1 = select i1 %icmp_ln101, i4 %add_ln100, i4 %v42_load" [kernel.cpp:100]   --->   Operation 21 'select' 'select_ln100_1' <Predicate = (!icmp_ln100)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_cast155_mid2_v = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %select_ln100_1, i32 2, i32 3" [kernel.cpp:100]   --->   Operation 22 'partselect' 'p_cast155_mid2_v' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln100 = trunc i4 %select_ln100_1" [kernel.cpp:100]   --->   Operation 23 'trunc' 'trunc_ln100' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.95ns)   --->   "%switch_ln103 = switch i2 %trunc_ln100, void %arrayidx147.i.case.3, i2 0, void %arrayidx147.i.case.0, i2 1, void %arrayidx147.i.case.1, i2 2, void %arrayidx147.i.case.2" [kernel.cpp:103]   --->   Operation 24 'switch' 'switch_ln103' <Predicate = (!icmp_ln100)> <Delay = 0.95>
ST_1 : Operation 25 [1/1] (1.73ns)   --->   "%add_ln101 = add i4 %select_ln100, i4 1" [kernel.cpp:101]   --->   Operation 25 'add' 'add_ln101' <Predicate = (!icmp_ln100)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln101 = store i8 %add_ln100_1, i8 %indvar_flatten9" [kernel.cpp:101]   --->   Operation 26 'store' 'store_ln101' <Predicate = (!icmp_ln100)> <Delay = 1.58>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln101 = store i4 %select_ln100_1, i4 %v42" [kernel.cpp:101]   --->   Operation 27 'store' 'store_ln101' <Predicate = (!icmp_ln100)> <Delay = 1.58>
ST_1 : Operation 28 [1/1] (1.58ns)   --->   "%store_ln101 = store i4 %add_ln101, i4 %v43" [kernel.cpp:101]   --->   Operation 28 'store' 'store_ln101' <Predicate = (!icmp_ln100)> <Delay = 1.58>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln101 = br void %for.inc.i" [kernel.cpp:101]   --->   Operation 29 'br' 'br_ln101' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 53 'ret' 'ret_ln0' <Predicate = (icmp_ln100)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.81>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_100_1_VITIS_LOOP_101_2_str"   --->   Operation 30 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 144, i64 144, i64 144"   --->   Operation 31 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %p_cast155_mid2_v, i4 0" [kernel.cpp:103]   --->   Operation 32 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_35 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %p_cast155_mid2_v, i2 0" [kernel.cpp:103]   --->   Operation 33 'bitconcatenate' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln103 = zext i4 %tmp_35" [kernel.cpp:103]   --->   Operation 34 'zext' 'zext_ln103' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln103 = sub i6 %tmp_s, i6 %zext_ln103" [kernel.cpp:103]   --->   Operation 35 'sub' 'sub_ln103' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.74> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln103_1 = zext i4 %select_ln100" [kernel.cpp:103]   --->   Operation 36 'zext' 'zext_ln103_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (3.49ns) (root node of TernaryAdder)   --->   "%add_ln103 = add i6 %sub_ln103, i6 %zext_ln103_1" [kernel.cpp:103]   --->   Operation 37 'add' 'add_ln103' <Predicate = true> <Delay = 3.49> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.74> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln103_2 = zext i6 %add_ln103" [kernel.cpp:103]   --->   Operation 38 'zext' 'zext_ln103_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%acc_outp1_V_addr = getelementptr i22 %acc_outp1_V, i64 0, i64 %zext_ln103_2" [kernel.cpp:103]   --->   Operation 39 'getelementptr' 'acc_outp1_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%acc_outp1_V_1_addr = getelementptr i22 %acc_outp1_V_1, i64 0, i64 %zext_ln103_2" [kernel.cpp:103]   --->   Operation 40 'getelementptr' 'acc_outp1_V_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%acc_outp1_V_2_addr = getelementptr i22 %acc_outp1_V_2, i64 0, i64 %zext_ln103_2" [kernel.cpp:103]   --->   Operation 41 'getelementptr' 'acc_outp1_V_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%acc_outp1_V_3_addr = getelementptr i22 %acc_outp1_V_3, i64 0, i64 %zext_ln103_2" [kernel.cpp:103]   --->   Operation 42 'getelementptr' 'acc_outp1_V_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%specpipeline_ln102 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_32" [kernel.cpp:102]   --->   Operation 43 'specpipeline' 'specpipeline_ln102' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%specloopname_ln101 = specloopname void @_ssdm_op_SpecLoopName, void @empty_43" [kernel.cpp:101]   --->   Operation 44 'specloopname' 'specloopname_ln101' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (2.32ns)   --->   "%store_ln103 = store i22 0, i6 %acc_outp1_V_2_addr" [kernel.cpp:103]   --->   Operation 45 'store' 'store_ln103' <Predicate = (trunc_ln100 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 36> <RAM>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln103 = br void %arrayidx147.i.exit" [kernel.cpp:103]   --->   Operation 46 'br' 'br_ln103' <Predicate = (trunc_ln100 == 2)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (2.32ns)   --->   "%store_ln103 = store i22 0, i6 %acc_outp1_V_1_addr" [kernel.cpp:103]   --->   Operation 47 'store' 'store_ln103' <Predicate = (trunc_ln100 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 36> <RAM>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln103 = br void %arrayidx147.i.exit" [kernel.cpp:103]   --->   Operation 48 'br' 'br_ln103' <Predicate = (trunc_ln100 == 1)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (2.32ns)   --->   "%store_ln103 = store i22 0, i6 %acc_outp1_V_addr" [kernel.cpp:103]   --->   Operation 49 'store' 'store_ln103' <Predicate = (trunc_ln100 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 36> <RAM>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln103 = br void %arrayidx147.i.exit" [kernel.cpp:103]   --->   Operation 50 'br' 'br_ln103' <Predicate = (trunc_ln100 == 0)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (2.32ns)   --->   "%store_ln103 = store i22 0, i6 %acc_outp1_V_3_addr" [kernel.cpp:103]   --->   Operation 51 'store' 'store_ln103' <Predicate = (trunc_ln100 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 22> <Depth = 36> <RAM>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln103 = br void %arrayidx147.i.exit" [kernel.cpp:103]   --->   Operation 52 'br' 'br_ln103' <Predicate = (trunc_ln100 == 3)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ acc_outp1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ acc_outp1_V_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ acc_outp1_V_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ acc_outp1_V_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
v43                  (alloca           ) [ 010]
v42                  (alloca           ) [ 010]
indvar_flatten9      (alloca           ) [ 010]
store_ln0            (store            ) [ 000]
store_ln0            (store            ) [ 000]
store_ln0            (store            ) [ 000]
br_ln0               (br               ) [ 000]
indvar_flatten9_load (load             ) [ 000]
icmp_ln100           (icmp             ) [ 010]
add_ln100_1          (add              ) [ 000]
br_ln100             (br               ) [ 000]
v43_load             (load             ) [ 000]
v42_load             (load             ) [ 000]
add_ln100            (add              ) [ 000]
icmp_ln101           (icmp             ) [ 000]
select_ln100         (select           ) [ 011]
select_ln100_1       (select           ) [ 000]
p_cast155_mid2_v     (partselect       ) [ 011]
trunc_ln100          (trunc            ) [ 011]
switch_ln103         (switch           ) [ 000]
add_ln101            (add              ) [ 000]
store_ln101          (store            ) [ 000]
store_ln101          (store            ) [ 000]
store_ln101          (store            ) [ 000]
br_ln101             (br               ) [ 000]
specloopname_ln0     (specloopname     ) [ 000]
empty                (speclooptripcount) [ 000]
tmp_s                (bitconcatenate   ) [ 000]
tmp_35               (bitconcatenate   ) [ 000]
zext_ln103           (zext             ) [ 000]
sub_ln103            (sub              ) [ 000]
zext_ln103_1         (zext             ) [ 000]
add_ln103            (add              ) [ 000]
zext_ln103_2         (zext             ) [ 000]
acc_outp1_V_addr     (getelementptr    ) [ 000]
acc_outp1_V_1_addr   (getelementptr    ) [ 000]
acc_outp1_V_2_addr   (getelementptr    ) [ 000]
acc_outp1_V_3_addr   (getelementptr    ) [ 000]
specpipeline_ln102   (specpipeline     ) [ 000]
specloopname_ln101   (specloopname     ) [ 000]
store_ln103          (store            ) [ 000]
br_ln103             (br               ) [ 000]
store_ln103          (store            ) [ 000]
br_ln103             (br               ) [ 000]
store_ln103          (store            ) [ 000]
br_ln103             (br               ) [ 000]
store_ln103          (store            ) [ 000]
br_ln103             (br               ) [ 000]
ret_ln0              (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="acc_outp1_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_outp1_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="acc_outp1_V_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_outp1_V_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="acc_outp1_V_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_outp1_V_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="acc_outp1_V_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_outp1_V_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i4.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_100_1_VITIS_LOOP_101_2_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i2.i4"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_43"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="v43_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v43/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="v42_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v42/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="indvar_flatten9_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten9/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="acc_outp1_V_addr_gep_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="22" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="0" index="2" bw="6" slack="0"/>
<pin id="74" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_outp1_V_addr/2 "/>
</bind>
</comp>

<comp id="77" class="1004" name="acc_outp1_V_1_addr_gep_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="22" slack="0"/>
<pin id="79" dir="0" index="1" bw="1" slack="0"/>
<pin id="80" dir="0" index="2" bw="6" slack="0"/>
<pin id="81" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_outp1_V_1_addr/2 "/>
</bind>
</comp>

<comp id="84" class="1004" name="acc_outp1_V_2_addr_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="22" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="6" slack="0"/>
<pin id="88" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_outp1_V_2_addr/2 "/>
</bind>
</comp>

<comp id="91" class="1004" name="acc_outp1_V_3_addr_gep_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="22" slack="0"/>
<pin id="93" dir="0" index="1" bw="1" slack="0"/>
<pin id="94" dir="0" index="2" bw="6" slack="0"/>
<pin id="95" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="acc_outp1_V_3_addr/2 "/>
</bind>
</comp>

<comp id="98" class="1004" name="store_ln103_access_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="6" slack="0"/>
<pin id="100" dir="0" index="1" bw="22" slack="0"/>
<pin id="101" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="102" dir="1" index="3" bw="22" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln103/2 "/>
</bind>
</comp>

<comp id="105" class="1004" name="store_ln103_access_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="6" slack="0"/>
<pin id="107" dir="0" index="1" bw="22" slack="0"/>
<pin id="108" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="109" dir="1" index="3" bw="22" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln103/2 "/>
</bind>
</comp>

<comp id="112" class="1004" name="store_ln103_access_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="6" slack="0"/>
<pin id="114" dir="0" index="1" bw="22" slack="0"/>
<pin id="115" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="116" dir="1" index="3" bw="22" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln103/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="store_ln103_access_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="6" slack="0"/>
<pin id="121" dir="0" index="1" bw="22" slack="0"/>
<pin id="122" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="123" dir="1" index="3" bw="22" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln103/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="store_ln0_store_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="0" index="1" bw="8" slack="0"/>
<pin id="129" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="store_ln0_store_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="1" slack="0"/>
<pin id="133" dir="0" index="1" bw="4" slack="0"/>
<pin id="134" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="store_ln0_store_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="0" index="1" bw="4" slack="0"/>
<pin id="139" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="indvar_flatten9_load_load_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="8" slack="0"/>
<pin id="143" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten9_load/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="icmp_ln100_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="8" slack="0"/>
<pin id="146" dir="0" index="1" bw="8" slack="0"/>
<pin id="147" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln100/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="add_ln100_1_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="8" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln100_1/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="v43_load_load_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="4" slack="0"/>
<pin id="158" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v43_load/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="v42_load_load_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="4" slack="0"/>
<pin id="161" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v42_load/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="add_ln100_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="4" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln100/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="icmp_ln101_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="4" slack="0"/>
<pin id="170" dir="0" index="1" bw="3" slack="0"/>
<pin id="171" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln101/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="select_ln100_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="0" index="2" bw="4" slack="0"/>
<pin id="178" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln100/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="select_ln100_1_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="0" index="1" bw="4" slack="0"/>
<pin id="185" dir="0" index="2" bw="4" slack="0"/>
<pin id="186" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln100_1/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="p_cast155_mid2_v_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="2" slack="0"/>
<pin id="192" dir="0" index="1" bw="4" slack="0"/>
<pin id="193" dir="0" index="2" bw="3" slack="0"/>
<pin id="194" dir="0" index="3" bw="3" slack="0"/>
<pin id="195" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_cast155_mid2_v/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="trunc_ln100_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="4" slack="0"/>
<pin id="202" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln100/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="add_ln101_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="4" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln101/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="store_ln101_store_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="8" slack="0"/>
<pin id="212" dir="0" index="1" bw="8" slack="0"/>
<pin id="213" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln101/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="store_ln101_store_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="4" slack="0"/>
<pin id="217" dir="0" index="1" bw="4" slack="0"/>
<pin id="218" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln101/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="store_ln101_store_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="4" slack="0"/>
<pin id="222" dir="0" index="1" bw="4" slack="0"/>
<pin id="223" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln101/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="tmp_s_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="6" slack="0"/>
<pin id="227" dir="0" index="1" bw="2" slack="1"/>
<pin id="228" dir="0" index="2" bw="1" slack="0"/>
<pin id="229" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="tmp_35_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="4" slack="0"/>
<pin id="234" dir="0" index="1" bw="2" slack="1"/>
<pin id="235" dir="0" index="2" bw="1" slack="0"/>
<pin id="236" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_35/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="zext_ln103_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="4" slack="0"/>
<pin id="241" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln103/2 "/>
</bind>
</comp>

<comp id="243" class="1004" name="sub_ln103_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="6" slack="0"/>
<pin id="245" dir="0" index="1" bw="4" slack="0"/>
<pin id="246" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln103/2 "/>
</bind>
</comp>

<comp id="249" class="1004" name="zext_ln103_1_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="4" slack="1"/>
<pin id="251" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln103_1/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="add_ln103_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="6" slack="0"/>
<pin id="254" dir="0" index="1" bw="4" slack="0"/>
<pin id="255" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln103/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="zext_ln103_2_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="6" slack="0"/>
<pin id="260" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln103_2/2 "/>
</bind>
</comp>

<comp id="266" class="1005" name="v43_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="4" slack="0"/>
<pin id="268" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="v43 "/>
</bind>
</comp>

<comp id="273" class="1005" name="v42_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="4" slack="0"/>
<pin id="275" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="v42 "/>
</bind>
</comp>

<comp id="280" class="1005" name="indvar_flatten9_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="8" slack="0"/>
<pin id="282" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten9 "/>
</bind>
</comp>

<comp id="290" class="1005" name="select_ln100_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="4" slack="1"/>
<pin id="292" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln100 "/>
</bind>
</comp>

<comp id="295" class="1005" name="p_cast155_mid2_v_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="2" slack="1"/>
<pin id="297" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="p_cast155_mid2_v "/>
</bind>
</comp>

<comp id="301" class="1005" name="trunc_ln100_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="2" slack="1"/>
<pin id="303" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln100 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="8" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="8" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="8" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="75"><net_src comp="0" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="46" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="82"><net_src comp="2" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="83"><net_src comp="46" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="89"><net_src comp="4" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="46" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="96"><net_src comp="6" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="97"><net_src comp="46" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="103"><net_src comp="56" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="104"><net_src comp="84" pin="3"/><net_sink comp="98" pin=0"/></net>

<net id="110"><net_src comp="56" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="111"><net_src comp="77" pin="3"/><net_sink comp="105" pin=0"/></net>

<net id="117"><net_src comp="56" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="118"><net_src comp="70" pin="3"/><net_sink comp="112" pin=0"/></net>

<net id="124"><net_src comp="56" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="125"><net_src comp="91" pin="3"/><net_sink comp="119" pin=0"/></net>

<net id="130"><net_src comp="10" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="135"><net_src comp="12" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="140"><net_src comp="12" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="148"><net_src comp="141" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="14" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="141" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="16" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="166"><net_src comp="159" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="18" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="156" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="20" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="179"><net_src comp="168" pin="2"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="12" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="181"><net_src comp="156" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="187"><net_src comp="168" pin="2"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="162" pin="2"/><net_sink comp="182" pin=1"/></net>

<net id="189"><net_src comp="159" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="196"><net_src comp="22" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="182" pin="3"/><net_sink comp="190" pin=1"/></net>

<net id="198"><net_src comp="24" pin="0"/><net_sink comp="190" pin=2"/></net>

<net id="199"><net_src comp="26" pin="0"/><net_sink comp="190" pin=3"/></net>

<net id="203"><net_src comp="182" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="208"><net_src comp="174" pin="3"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="18" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="150" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="219"><net_src comp="182" pin="3"/><net_sink comp="215" pin=0"/></net>

<net id="224"><net_src comp="204" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="230"><net_src comp="42" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="231"><net_src comp="12" pin="0"/><net_sink comp="225" pin=2"/></net>

<net id="237"><net_src comp="44" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="28" pin="0"/><net_sink comp="232" pin=2"/></net>

<net id="242"><net_src comp="232" pin="3"/><net_sink comp="239" pin=0"/></net>

<net id="247"><net_src comp="225" pin="3"/><net_sink comp="243" pin=0"/></net>

<net id="248"><net_src comp="239" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="256"><net_src comp="243" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="249" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="261"><net_src comp="252" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="263"><net_src comp="258" pin="1"/><net_sink comp="77" pin=2"/></net>

<net id="264"><net_src comp="258" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="265"><net_src comp="258" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="269"><net_src comp="58" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="136" pin=1"/></net>

<net id="271"><net_src comp="266" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="272"><net_src comp="266" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="276"><net_src comp="62" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="277"><net_src comp="273" pin="1"/><net_sink comp="131" pin=1"/></net>

<net id="278"><net_src comp="273" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="279"><net_src comp="273" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="283"><net_src comp="66" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="285"><net_src comp="280" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="286"><net_src comp="280" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="293"><net_src comp="174" pin="3"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="298"><net_src comp="190" pin="4"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="300"><net_src comp="295" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="304"><net_src comp="200" pin="1"/><net_sink comp="301" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: acc_outp1_V | {2 }
	Port: acc_outp1_V_1 | {2 }
	Port: acc_outp1_V_2 | {2 }
	Port: acc_outp1_V_3 | {2 }
 - Input state : 
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten9_load : 1
		icmp_ln100 : 2
		add_ln100_1 : 2
		br_ln100 : 3
		v43_load : 1
		v42_load : 1
		add_ln100 : 2
		icmp_ln101 : 2
		select_ln100 : 3
		select_ln100_1 : 3
		p_cast155_mid2_v : 4
		trunc_ln100 : 4
		switch_ln103 : 5
		add_ln101 : 4
		store_ln101 : 3
		store_ln101 : 4
		store_ln101 : 5
	State 2
		zext_ln103 : 1
		sub_ln103 : 2
		add_ln103 : 3
		zext_ln103_2 : 4
		acc_outp1_V_addr : 5
		acc_outp1_V_1_addr : 5
		acc_outp1_V_2_addr : 5
		acc_outp1_V_3_addr : 5
		store_ln103 : 6
		store_ln103 : 6
		store_ln103 : 6
		store_ln103 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|          |    add_ln100_1_fu_150   |    0    |    15   |
|    add   |     add_ln100_fu_162    |    0    |    13   |
|          |     add_ln101_fu_204    |    0    |    13   |
|          |     add_ln103_fu_252    |    0    |    7    |
|----------|-------------------------|---------|---------|
|   icmp   |    icmp_ln100_fu_144    |    0    |    11   |
|          |    icmp_ln101_fu_168    |    0    |    9    |
|----------|-------------------------|---------|---------|
|  select  |   select_ln100_fu_174   |    0    |    4    |
|          |  select_ln100_1_fu_182  |    0    |    4    |
|----------|-------------------------|---------|---------|
|    sub   |     sub_ln103_fu_243    |    0    |    7    |
|----------|-------------------------|---------|---------|
|partselect| p_cast155_mid2_v_fu_190 |    0    |    0    |
|----------|-------------------------|---------|---------|
|   trunc  |    trunc_ln100_fu_200   |    0    |    0    |
|----------|-------------------------|---------|---------|
|bitconcatenate|       tmp_s_fu_225      |    0    |    0    |
|          |      tmp_35_fu_232      |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |    zext_ln103_fu_239    |    0    |    0    |
|   zext   |   zext_ln103_1_fu_249   |    0    |    0    |
|          |   zext_ln103_2_fu_258   |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |    83   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
| indvar_flatten9_reg_280|    8   |
|p_cast155_mid2_v_reg_295|    2   |
|  select_ln100_reg_290  |    4   |
|   trunc_ln100_reg_301  |    2   |
|       v42_reg_273      |    4   |
|       v43_reg_266      |    4   |
+------------------------+--------+
|          Total         |   24   |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   83   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   24   |    -   |
+-----------+--------+--------+
|   Total   |   24   |   83   |
+-----------+--------+--------+
