evergreen_dram_bandwidth	,	F_33
sumo_get_temp	,	F_15
priority_b_cnt	,	V_156
GRBM_STATUS_SE1	,	V_519
GRBM_STATUS_SE0	,	V_518
PRIORITY_ALWAYS_ON	,	V_168
PIPE_INTERLEAVE_SIZE	,	F_110
"evergreen_irq_set: hpd 3\n"	,	L_27
crtc_vblank_int	,	V_564
EVERGREEN_MAX_BACKENDS	,	V_340
SOFT_RESET_DB	,	V_525
backend_map	,	V_332
dfixed_div	,	F_35
KERN_WARNING	,	V_185
IH_RB_WPTR	,	V_615
other_heads_data_return_time	,	V_135
"radeon: failed initializing IB pool (%d).\n"	,	L_67
VOLTAGE_SW	,	V_51
ring_obj	,	V_651
FUS_MC_VM_MD_L1_TLB2_CNTL	,	V_205
radeon_fence	,	V_645
SQ_THREAD_RESOURCE_MGMT	,	V_456
ENABLE_L2_FRAGMENT_PROCESSING	,	V_194
DC_HPD2_INT_STATUS	,	V_70
max_pipes	,	V_377
sq_gpr_resource_mgmt_3	,	V_366
dram_channels	,	V_111
sq_gpr_resource_mgmt_2	,	V_365
sq_gpr_resource_mgmt_1	,	V_364
CP_RB_RPTR_ADDR_HI	,	V_321
crtc_base	,	V_12
PA_SC_LINE_STIPPLE_STATE	,	V_469
PCI_EXP_DEVCTL_READRQ	,	V_9
r600_ih_ring_init	,	F_231
ASIC_T_SHIFT	,	V_38
TC_ONLY	,	V_463
CB_PERF_CTR2_SEL_0	,	V_476
IRQ_NONE	,	V_625
LC_TARGET_LINK_SPEED_OVERRIDE_EN	,	V_662
RADEON_HPD_6	,	V_77
CB_PERF_CTR2_SEL_1	,	V_477
RADEON_HPD_5	,	V_75
shader_obj	,	V_641
RADEON_HPD_4	,	V_73
RADEON_HPD_3	,	V_71
"failed blitter (%d) falling back to memcpy\n"	,	L_58
PACKET3_PREAMBLE_END_CLEAR_STATE	,	V_299
sx_max_export_size	,	V_386
SYNC_WALKER	,	V_437
ASIC_IS_AVIVO	,	F_218
RADEON_WB_SCRATCH_OFFSET	,	V_323
"disabling GPU acceleration\n"	,	L_66
RREG32	,	F_10
other_mode	,	V_101
evergreen_hpd_sense	,	F_22
num_tile_pipes	,	V_329
evergreen_disable_interrupt_state	,	F_173
evergreen_get_tile_pipe_to_backend_map	,	F_103
NUM_VS_THREADS	,	F_145
drm_crtc	,	V_59
PACKET3_MODE_CONTROL	,	V_271
SYSTEM_APERTURE_UNMAPPED_ACCESS_PASS_THRU	,	V_201
MULTI_GPU_TILE_SIZE	,	F_115
DC_HPDx_CONNECTION_TIMER	,	F_25
PAGE_TABLE_DEPTH	,	F_69
a	,	V_113
b	,	V_141
c	,	V_142
dram_efficiency	,	V_109
CP_INT_CNTL	,	V_531
radeon_voltage	,	V_48
real_vram_size	,	V_509
irq	,	V_92
i	,	V_177
j	,	V_252
req_ps_idx	,	V_40
"IH: D5 vblank\n"	,	L_43
r	,	V_186
VM_CONTEXT0_REQUEST_RESPONSE	,	V_182
v	,	V_4
DACA_AUTODETECT_INT_CONTROL	,	V_537
"force priority to high\n"	,	L_4
radeon_atom_set_voltage	,	F_17
"evergreen_irq_set: vblank 2\n"	,	L_21
EVERGREEN_CRTC3_REGISTER_OFFSET	,	V_243
CHIP_BARTS	,	V_351
EVERGREEN_CRTC0_REGISTER_OFFSET	,	V_238
GRBM_SOFT_RESET	,	V_302
IH_WPTR_OVERFLOW_CLEAR	,	V_619
ni_mc_load_microcode	,	F_194
SCRATCH_UMSK	,	V_324
evergreen_get_vblank_counter	,	F_172
RB_INT_ENABLE	,	V_562
grbm_reset	,	V_521
CB_COLOR2_BASE	,	V_482
ASIC_IS_DCE5	,	F_31
radeon_irq_kms_pflip_irq_get	,	F_6
evergreen	,	V_292
efuse_straps_3	,	V_406
efuse_straps_4	,	V_405
evergreen_gpu_soft_reset	,	F_169
NUM_LS_THREADS	,	F_149
spin_unlock_irqrestore	,	F_184
PA_SC_FIFO_SIZE	,	V_443
RADEON_HPD_2	,	V_69
RADEON_HPD_1	,	V_66
CP_PFP_HALT	,	V_523
EVERGREEN_PFP_UCODE_SIZE	,	V_283
"evergreen_irq_set: hpd 1\n"	,	L_25
pci_write_config_word	,	F_4
GS_PRIO	,	F_135
HDP_REG_COHERENCY_FLUSH_CNTL	,	V_253
is_atom_bios	,	V_649
line_time	,	V_124
"Wait for MC idle timedout !\n"	,	L_7
NUM_PIPES	,	F_109
mc_latency	,	V_130
GUI_ACTIVE	,	V_520
le32_to_cpu	,	F_181
DC_HPD2_INT_CONTROL	,	V_81
atom_asic_init	,	F_204
d5grph_int	,	V_587
DC_HPD6_INT_CONTROL	,	V_85
gtt_end	,	V_217
"IH: D1 vblank\n"	,	L_34
DC_HPD4_INT_CONTROL	,	V_83
MC_ARB_RAMCFG	,	V_400
lb_size	,	V_146
CHIP_CAICOS	,	V_348
WREG32_PCIE_P	,	F_247
vddci	,	V_54
atom_context	,	V_639
VGT_CACHE_INVALIDATION	,	V_466
DRM_DEBUG	,	F_13
family	,	V_28
evergreen_dram_bandwidth_for_display	,	F_38
VM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR	,	V_223
FUS_MC_VM_MD_L1_TLB1_CNTL	,	V_204
VM_L2_CNTL	,	V_192
pfp_fw	,	V_277
pci_pcie_cap	,	F_2
cur_pipe	,	V_335
num_backends	,	V_330
RLC_GFX_INDEX	,	V_423
d2grph_int	,	V_584
CP_MEQ_THRESHOLDS	,	V_433
tmp	,	V_16
latency_tolerant_lines	,	V_147
evergreen_mc_save	,	V_228
DMIF_ADDR_CONFIG	,	V_416
CP_RB_WPTR	,	V_317
ENABLE_L1_FRAGMENT_PROCESSING	,	V_199
bytes_per_pixel	,	V_128
CP_ME_CNTL	,	V_294
ddev	,	V_58
VGA_MEMORY_DISABLE	,	V_254
evergreen_asic_reset	,	F_171
radeon_bo_kunmap	,	F_73
EVERGREEN_D4VGA_CONTROL	,	V_241
DC_HPD3_INTERRUPT	,	V_610
IRQ_HANDLED	,	V_634
active_time	,	V_126
NUM_HS_GPRS	,	F_142
connector	,	V_88
EVERGREEN_CRTC_UPDATE_LOCK	,	V_248
evergreen_dmif_request_bandwidth	,	F_40
current_vddc	,	V_52
DRM_INFO	,	F_221
requested_power_state_index	,	V_42
"evergreen_irq_set: vblank 4\n"	,	L_23
vsc	,	V_129
save	,	V_229
GB_BACKEND_MAP	,	V_414
src_width	,	V_125
VBLANK_STATUS	,	V_592
NUM_GPUS	,	F_114
drm_handle_vblank	,	F_186
current_sclk	,	V_161
CP_PFP_UCODE_DATA	,	V_284
evergreen_kms_blit_copy	,	F_213
ENABLE_L1_TLB	,	V_198
DC_HPD2_CONTROL	,	V_93
last_backend_enabled	,	V_352
sw_int	,	V_561
err	,	V_6
DC_HPD5_INT_STATUS	,	V_76
evergreen_wm_params	,	V_107
"odd number of pipes!\n"	,	L_9
evergreen_blit_fini	,	F_197
SOFT_RESET_PA	,	V_304
ROQ_IB1_START	,	F_118
CB_PERF_CTR1_SEL_0	,	V_474
DC_HPD6_INT_STATUS	,	V_78
CB_PERF_CTR1_SEL_1	,	V_475
CHANSIZE_MASK	,	V_503
r600_init_microcode	,	F_195
"IH: HPD1\n"	,	L_47
CHANSIZE_OVERRIDE	,	V_502
HDP_NONSURFACE_INFO	,	V_263
rmb	,	F_185
mode	,	V_100
sq_config	,	V_362
PS_PRIO	,	F_133
evergreen_suspend	,	F_206
cp_int_cntl	,	V_539
MC_VM_SYSTEM_APERTURE_DEFAULT_ADDR	,	V_259
vram_is_ddr	,	V_501
TOFFSET_SHIFT	,	V_32
"IH: D2 vline\n"	,	L_38
LB_D6_VBLANK_INTERRUPT	,	V_605
SOFT_RESET_SPI	,	V_307
crtc_htotal	,	V_159
EVERGREEN_GRPH_SURFACE_UPDATE_PENDING	,	V_24
TS0_ADC_DOUT_MASK	,	V_34
EVERGREEN_D5VGA_CONTROL	,	V_244
CP_RB_RPTR_WR	,	V_315
CB_COLOR3_BASE	,	V_483
ASIC_T_MASK	,	V_37
gb_backend_map	,	V_358
PIPE0_ARBITRATION_CONTROL3	,	V_171
smx_dc_ctl0	,	V_361
list_for_each_entry	,	F_19
lb_partitions	,	V_145
BUF_SWAP_32BIT	,	V_279
SC_PRIM_FIFO_SIZE	,	F_125
evergreen_data_return_bandwidth	,	F_39
SOFT_RESET_SH	,	V_305
NUM_HS_STACK_ENTRIES	,	F_154
accel_working	,	V_652
PACKET3_ME_INITIALIZE_DEVICE_ID	,	F_98
latency	,	V_137
evergreen_blit_init	,	F_196
NUM_SHADER_ENGINES	,	F_112
IH_RB_CNTL	,	V_618
SOFT_RESET_SC	,	V_526
max_threads	,	V_382
visible_vram_size	,	V_510
GC_USER_RB_BACKEND_DISABLE	,	V_426
LB_D3_VBLANK_INTERRUPT	,	V_599
DC_HPD1_INT_CONTROL	,	V_79
radeon_crtc_handle_flip	,	F_188
mc_shared_chmap	,	V_356
"Setting: vddc: %d\n"	,	L_2
DC_HPD5_INT_CONTROL	,	V_84
SET_VOLTAGE_TYPE_ASIC_VDDC	,	V_53
EVERGREEN_MAX_BACKENDS_MASK	,	V_398
evergreen_pm_finish	,	F_21
radeon_hpd_id	,	V_63
RESPONSE_TYPE_SHIFT	,	V_184
radeon_ib	,	V_269
SOFT_RESET_TA	,	V_528
CP_PERFMON_CNTL	,	V_447
SOFT_RESET_TC	,	V_527
sc_earlyz_tile_fifo_size	,	V_392
r600_irq_fini	,	F_234
disp_int_cont5	,	V_580
SOFT_RESET_SX	,	V_308
disp_int_cont3	,	V_576
disp_int_cont4	,	V_578
disp_int_cont2	,	V_574
evergreen_average_bandwidth_vs_dram_bandwidth_for_display	,	F_45
"radeon: cp failed to lock ring (%d).\n"	,	L_8
evergreen_cp_start	,	F_95
EVERGREEN_MAX_PIPES_MASK	,	V_396
ring	,	V_628
return_efficiency	,	V_116
radeon_agp_init	,	F_226
stat_regs	,	V_569
POSITION_BUFFER_SIZE	,	F_123
rmx_type	,	V_165
ctl	,	V_3
r700_cp_stop	,	F_91
PACKET3	,	F_88
PA_SU_LINE_STIPPLE_VALUE	,	V_468
CB_COLOR8_BASE	,	V_488
CB_PERF_CTR3_SEL_0	,	V_478
CB_PERF_CTR3_SEL_1	,	V_479
radeon_asic_reset	,	F_203
TOFFSET_MASK	,	V_31
evergreen_post_page_flip	,	F_7
RADEON_GPU_PAGE_SIZE	,	V_311
RADEON_WB_CP_RPTR_OFFSET	,	V_320
EXPORT_SRC_C	,	V_451
radeon_update_bandwidth_info	,	F_165
yclk	,	V_110
CG_THERMAL_CTRL	,	V_30
link_width_cntl	,	V_653
worst_chunk_return_time	,	V_132
mc_fw	,	V_636
SC_HIZ_TILE_FIFO_SIZE	,	F_126
VM_CONTEXT0_CNTL	,	V_220
radeon_wb_disable	,	F_207
NOOFCOLS_MASK	,	V_403
EFFECTIVE_L1_QUEUE_SIZE	,	F_68
ASIC_IS_X2	,	F_245
RB_BUFSZ	,	F_93
"IH: HPD3\n"	,	L_49
IH_RB_RPTR	,	V_633
SQ_LDS_RESOURCE_MGMT	,	V_452
VBLANK_ACK	,	V_593
current_vddci	,	V_55
sx_max_export_pos_size	,	V_387
dst_offset	,	V_643
mutex_unlock	,	F_212
"[drm] r600 flush TLB failed\n"	,	L_5
radeon_pcie_gen2	,	V_655
d3grph_int	,	V_585
radeon_surface_init	,	F_223
sq_thread_resource_mgmt	,	V_367
be32_to_cpup	,	F_94
HDP_NONSURFACE_BASE	,	V_262
NUMBER_OF_SETS	,	F_121
r100_gpu_lockup_update	,	F_167
bandwidth	,	V_112
evergreen_irq_ack	,	F_176
sq_num_cf_insts	,	V_389
NOOFCOLS_SHIFT	,	V_404
fw_data	,	V_275
r600_pcie_gart_init	,	F_232
mutex_lock	,	F_209
grbm_gfx_index	,	V_359
SMX_DC_CTL0	,	V_441
radeon_bo_init	,	F_228
DC_HPD3_INT_STATUS	,	V_72
priority_b_mark	,	V_153
sq_lds_resource_mgmt	,	V_363
mdelay	,	F_82
ES_PRIO	,	F_136
CB_COLOR1_BASE	,	V_481
RCU_IND_DATA	,	V_409
"  GRBM_STATUS_SE0=0x%08X\n"	,	L_13
blank_time	,	V_127
r600_irq_init	,	F_199
swizzle_pipe	,	V_336
EFFECTIVE_L1_TLB_SIZE	,	F_67
MC_VM_SYSTEM_APERTURE_HIGH_ADDR	,	V_257
PCI_EXP_DEVCTL	,	V_8
WARN	,	F_174
BURSTLENGTH_MASK	,	V_401
CB_COLOR0_BASE	,	V_480
radeon_bo_unpin	,	F_74
DC_HPDx_SENSE	,	V_68
GB_ADDR_CONFIG	,	V_415
CHIP_HEMLOCK	,	V_350
ES_AND_GS_AUTO	,	V_465
evergreen_fini	,	F_237
PCIE_LC_SPEED_CNTL	,	V_657
full	,	V_114
WREG32	,	F_11
gpu_addr	,	V_273
TA_CNTL_AUX	,	V_434
"IH ring buffer overflow (0x%08X, %d, %d)\n"	,	L_32
evergreen_pcie_gart_disable	,	F_70
LB_D4_VBLANK_INTERRUPT	,	V_601
clock_info	,	V_50
VM_L2_CNTL2	,	V_196
VM_L2_CNTL3	,	V_197
FUS_MC_ARB_RAMCFG	,	V_399
VGT_NUM_INSTANCES	,	V_444
sq_thread_resource_mgmt_2	,	V_368
RADEON_IS_IGP	,	V_202
CG_TS0_STATUS	,	V_33
evergreen_blit_done_copy	,	F_214
LB_D1_VLINE_INTERRUPT	,	V_594
MC_VM_AGP_TOP	,	V_265
NUM_PS_THREADS	,	F_144
FUS_MC_VM_MD_L1_TLB0_CNTL	,	V_203
"evergreen_irq_set: hpd 6\n"	,	L_30
HDP_FLUSH_INVALIDATE_CACHE	,	V_495
__BIG_ENDIAN	,	F_89
FORCE_EOV_MAX_CLK_CNT	,	F_156
me_fw	,	V_276
GRBM_STATUS	,	V_517
CB_COLOR7_BASE	,	V_487
evergreen_pcie_gen2_enable	,	F_192
DC_HPD4_INTERRUPT	,	V_611
MC_FUS_VM_FB_OFFSET	,	V_260
dummy_page	,	V_224
"Can't enable IRQ/MSI because no handler is installed\n"	,	L_17
CACHE_FIFO_SIZE	,	F_129
DRM_MODE_FLAG_INTERLACE	,	V_164
uint64_t	,	T_8
"IH: HPD5\n"	,	L_51
CGTS_USER_SYS_TCC_DISABLE	,	V_430
CHIP_SUMO2	,	V_346
"GPU not posted. posting now...\n"	,	L_65
DACB_AUTODETECT_INT_CONTROL	,	V_538
current_mclk	,	V_160
drm_device	,	V_57
CLIP_VTX_REORDER_ENA	,	V_498
PRIORITY_B_CNT	,	V_174
DC_HPD5_CONTROL	,	V_96
FETCH_FIFO_HIWATER	,	F_130
PACKET3_PREAMBLE_CNTL	,	V_296
"Failed to load MC firmware!\n"	,	L_57
numchan	,	V_500
wptr	,	V_316
mc_arb_ramcfg	,	V_357
NUM_GS_THREADS	,	F_146
VGT_GS_VERTEX_REUSE	,	V_467
SHADER_ENGINE_TILE_SIZE	,	F_113
disp_int	,	V_570
DC_LB_MEMORY_SPLIT	,	V_103
crtc	,	V_10
evergreen_get_number_of_dram_channels	,	F_32
PRIORITY_OFF	,	V_155
ps_thread_count	,	V_375
HDP_MEM_COHERENCY_FLUSH_CNTL	,	V_181
EVERGREEN_CRTC4_REGISTER_OFFSET	,	V_246
requested_clock_mode_index	,	V_44
flags	,	V_163
LB_D2_VLINE_INTERRUPT	,	V_598
enabled	,	V_60
ptr_mask	,	V_617
D1VGA_CONTROL	,	V_231
num_crtc	,	V_178
DC_HPD5_INTERRUPT	,	V_612
"IH: D6 vline\n"	,	L_46
rb_bufsz	,	V_301
VGA_HDP_CONTROL	,	V_236
NUM_CLIP_SEQ	,	F_160
evergreen_page_flip	,	F_9
evergreen_irq_process	,	F_182
restart_ih	,	V_627
CP_SEM_WAIT_TIMER	,	V_312
GRBM_GFX_INDEX	,	V_422
CG_MULT_THERMAL_STATUS	,	V_36
disp_int_cont	,	V_572
CP_QUEUE_THRESHOLDS	,	V_432
r600_ring_init	,	F_230
MC_VM_MB_L1_TLB1_CNTL	,	V_210
lockup	,	V_516
backend_disable_mask	,	V_331
GRPH_PFLIP_INT_CLEAR	,	V_590
"IH: GUI idle\n"	,	L_55
priority_a_cnt	,	V_154
radeon_power_state	,	V_45
SE_BROADCAST_WRITES	,	V_427
latency_hiding	,	V_148
DISP_INTERRUPT_STATUS	,	V_571
PRIORITY_A_CNT	,	V_173
NUM_ES_STACK_ENTRIES	,	F_153
radeon_ring_write	,	F_87
SPI_CONFIG_CNTL_1	,	V_446
r700_vram_gtt_location	,	F_164
CRTC_STATUS_FRAME_COUNT	,	V_530
"evergreen_irq_set: hpd 4\n"	,	L_28
evergreen_get_temp	,	F_14
max_tile_pipes	,	V_378
grbm_int_cntl	,	V_552
CHIP_REDWOOD	,	V_343
DC_HPD6_INTERRUPT	,	V_613
radeon_get_clock_info	,	F_224
gb_addr_config	,	V_355
EVERGREEN_VGA_MEMORY_BASE_ADDRESS	,	V_251
shutdown	,	V_624
"IH: CP int: 0x%08x\n"	,	L_53
drm_connector	,	V_87
evergreen_init	,	F_215
disp_clk_request_efficiency	,	V_118
rlc_fw	,	V_635
radeon_bo_fini	,	F_242
SYNC_GRADIENT	,	V_436
grbm_status	,	V_512
GRPH_INT_STATUS	,	V_583
radeon_bo_reserve	,	F_71
addr	,	V_225
SOFT_RESET_VGT	,	V_306
idle_queue	,	V_631
radeon_agp_fini	,	F_241
SX_DEBUG_1	,	V_439
vram	,	V_189
temp	,	V_25
vga_hdp_control	,	V_235
CP_RB_CNTL	,	V_278
src_id	,	V_620
"radeon: failed testing IB (%d).\n"	,	L_62
SOFT_RESET_CP	,	V_303
SQ_GPR_RESOURCE_MGMT_1	,	V_453
SQ_GPR_RESOURCE_MGMT_2	,	V_454
SQ_GPR_RESOURCE_MGMT_3	,	V_455
NOOFCHAN_MASK	,	V_105
VM_CONTEXT0_PAGE_TABLE_BASE_ADDR	,	V_218
CB_COLOR4_BASE	,	V_484
SOFT_RESET_CB	,	V_524
"GPU reset failed !\n"	,	L_60
lb_fill_bw	,	V_139
vram_end	,	V_258
radeon_card_posted	,	F_220
upper_32_bits	,	F_12
CB_COLOR6_BASE	,	V_486
vtaps	,	V_143
dev	,	V_86
radeon_gart_table_vram_free	,	F_77
SPI_CONFIG_CNTL	,	V_445
NUM_HS_THREADS	,	F_148
VM_CONTEXT0_PAGE_TABLE_START_ADDR	,	V_213
MC_VM_MD_L1_TLB2_CNTL	,	V_208
"bad backend map, using default\n"	,	L_10
num_gpu_pages	,	V_644
latency_watermark_b	,	V_151
latency_watermark_a	,	V_150
"evergreen_irq_set: vblank 1\n"	,	L_20
r700_cp_fini	,	F_233
BANK_SELECT	,	F_65
RANGE_PROTECTION_FAULT_ENABLE_DEFAULT	,	V_222
CGTS_SYS_TCC_DISABLE	,	V_428
SQ_DYN_GPR_CNTL_PS_FLUSH_REQ	,	V_461
crtc_offset	,	V_18
evergreen_latency_watermark	,	F_44
EFFECTIVE_L2_QUEUE_SIZE	,	F_64
"IH: D3 vblank\n"	,	L_39
LB_D3_VLINE_INTERRUPT	,	V_600
LB_D6_VLINE_INTERRUPT	,	V_606
pci_read_config_word	,	F_3
GRPH_INT_CONTROL	,	V_536
MC_VM_FB_LOCATION	,	V_261
EVERGREEN_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH	,	V_22
bios	,	V_650
EVERGREEN_D6VGA_CONTROL	,	V_245
evergreen_hpd_init	,	F_24
FORCE_EOV_MAX_REZ_CNT	,	F_157
CACHE_INVALIDATION	,	F_158
SYSTEM_ACCESS_MODE_NOT_IN_SYS	,	V_200
mc_vram_size	,	V_507
hpd	,	V_64
DC_HPD6_CONTROL	,	V_97
ROW_SIZE	,	F_116
EVERGREEN_CRTC_CONTROL	,	V_61
cp	,	V_309
vgt_cache_invalidation	,	V_372
"evergreen_irq_set: hpd 2\n"	,	L_26
radeon_irq_kms_pflip_irq_put	,	F_8
SQ_ALU_CONST_BUFFER_SIZE_HS_0	,	V_493
evergreen_gpu_is_lockup	,	F_166
pci_resource_len	,	F_163
NUM_GS_STACK_ENTRIES	,	F_152
LB_D5_VBLANK_INTERRUPT	,	V_603
ENABLE_NEW_SMX_ADDRESS	,	V_440
radeon_fence_process	,	F_189
VC_AND_TC	,	V_464
config	,	V_291
DRM_DEBUG_KMS	,	F_49
CB_COLOR10_BASE	,	V_490
"Card not posted and no BIOS - ignoring\n"	,	L_64
cc_gc_shader_pipe_config	,	V_354
CACHE_UPDATE_MODE	,	F_66
VGT_OUT_DEALLOC_CNTL	,	V_471
EVERGREEN_GRPH_SECONDARY_SURFACE_ADDRESS	,	V_21
evergreen_startup	,	F_191
radeon_gart_table_vram_pin	,	F_62
D2VGA_CONTROL	,	V_232
evergreen_pcie_gart_fini	,	F_76
evergreen_average_bandwidth	,	F_43
radeon_gart_fini	,	F_78
CNTX_EMPTY_INT_ENABLE	,	V_533
gart	,	V_187
DC_HPD3_CONTROL	,	V_94
r100_gpu_lockup	,	V_515
"  GRBM_STATUS_SE1=0x%08X\n"	,	L_14
radeon_connector	,	V_90
speed_cntl	,	V_654
DRM_ERROR	,	F_97
PCIE_LC_LINK_WIDTH_CNTL	,	V_660
hsc	,	V_169
CGTS_TCC_DISABLE	,	V_429
SQ_MS_FIFO_SIZES	,	V_448
crtcs	,	V_15
efuse_box_bit_127_124	,	V_410
CHIP_JUNIPER	,	V_29
evergreen_available_bandwidth	,	F_41
HDP_ADDR_CONFIG	,	V_417
CC_SYS_RB_BACKEND_DISABLE	,	V_425
"IH: D3 vline\n"	,	L_40
LC_UPCONFIGURE_DIS	,	V_661
EVERGREEN_GRPH_UPDATE_LOCK	,	V_19
RADEON_IS_AGP	,	V_255
VGT_VERTEX_REUSE_BLOCK_CNTL	,	V_470
pipe_offset	,	V_157
mode1	,	V_176
mode0	,	V_175
"evergreen_irq_set: vblank 3\n"	,	L_22
asic	,	V_637
radeon_gem_fini	,	F_239
num_ses	,	V_376
AUTO_INVLD_EN	,	F_159
evergreen_irq_disable	,	F_177
DONE_FIFO_HIWATER	,	F_131
sx_debug_1	,	V_360
INACTIVE_SIMDS	,	F_107
SQ_CONFIG	,	V_449
CP_RB_RPTR	,	V_328
sx_num_of_sets	,	V_385
NOOFBANK_MASK	,	V_412
crtc_hdisplay	,	V_162
rptr	,	V_327
RADEON_IS_PCIE	,	V_656
CB_PERF_CTR0_SEL_1	,	V_473
CB_PERF_CTR0_SEL_0	,	V_472
max_hw_contexts	,	V_293
ib	,	V_270
lock	,	V_626
evergreen_copy_blit	,	F_208
ENABLE_L2_CACHE	,	V_193
ih	,	V_559
vb_ib	,	V_648
likely	,	F_72
DC_HPDx_INT_ACK	,	V_608
CB_COLOR5_BASE	,	V_485
r600_blit	,	V_640
vram_width	,	V_504
radeon_ib_pool_fini	,	F_238
CGTS_USER_TCC_DISABLE	,	V_431
r600_disable_interrupts	,	F_175
dram_bandwidth	,	V_120
gui_idle	,	V_567
CP_ME_HALT	,	V_522
enabled_backends_mask	,	V_333
ROQ_IB2_START	,	F_119
evergreen_default_state	,	V_298
CONFIG_MEMSIZE	,	V_508
hdp_host_path_cntl	,	V_373
evergreen_average_bandwidth_vs_available_bandwidth	,	F_46
radeon_ring_test	,	F_102
DC_HPD2_INTERRUPT	,	V_609
evergreen_gpu_init	,	F_104
max_gs_threads	,	V_383
MC_VM_AGP_BASE	,	V_267
ring_size	,	V_310
LC_OTHER_SIDE_EVER_SENT_GEN2	,	V_658
max_stack_entries	,	V_384
CP_RB_BASE	,	V_325
evergreen_irq_suspend	,	F_178
VBLANK_INT_MASK	,	V_566
PA_SC_FORCE_EOV_MAX_CNTS	,	V_462
evergreen_fix_pci_max_read_req_size	,	F_1
HDP_NONSURFACE_SIZE	,	V_264
u16	,	T_1
table	,	V_188
radeon_fence_driver_init	,	F_225
"Unhandled interrupt: %d %d\n"	,	L_36
crtc6	,	V_545
EVERGREEN_MAX_PIPES	,	V_337
MC_VM_MD_L1_TLB1_CNTL	,	V_207
length_dw	,	V_274
EVERGREEN_MAX_SIMDS_MASK	,	V_397
MC_VM_SYSTEM_APERTURE_LOW_ADDR	,	V_256
CP_ME_RAM_DATA	,	V_287
GRBM_CNTL	,	V_394
NUM_PS_STACK_ENTRIES	,	F_150
crtc1	,	V_540
crtc2	,	V_541
crtc3	,	V_542
crtc4	,	V_543
crtc5	,	V_544
evergreen_pcie_gart_tlb_flush	,	F_57
NUM_VS_STACK_ENTRIES	,	F_151
evergreen_mc_init	,	F_161
wake_up	,	F_187
CC_RB_BACKEND_DISABLE	,	V_424
toffset	,	V_26
grph1	,	V_553
grph2	,	V_554
grph3	,	V_555
pdev	,	V_7
grph4	,	V_556
grph5	,	V_557
MC_VM_MB_L1_TLB2_CNTL	,	V_211
grph6	,	V_558
u32	,	T_2
mc	,	V_214
DC_HPDx_INT_POLARITY	,	V_80
evergreen_hpd_set_polarity	,	F_23
agp_base	,	V_268
BACKEND_DISABLE	,	F_108
radeon_crtc	,	V_13
"gui idle\n"	,	L_31
data_return_bandwidth	,	V_121
evergreen_cp_resume	,	F_100
"evergreen_irq_set: vblank 5\n"	,	L_24
RMX_OFF	,	V_166
CP_PFP_UCODE_ADDR	,	V_282
CHIP_CEDAR	,	V_342
efuse_box_bit_131_124	,	V_407
crtc_control	,	V_237
SC_EARLYZ_TILE_FIFO_SIZE	,	F_127
spin_lock_irqsave	,	F_183
priority_a_mark	,	V_152
"Setting: vddci: %d\n"	,	L_3
max_src_lines_per_dst_line	,	V_138
gtt_start	,	V_215
vga_control	,	V_230
num_heads	,	V_136
d1grph_int	,	V_582
dc_latency	,	V_134
to_radeon_connector	,	F_27
EVERGREEN_CRTC5_REGISTER_OFFSET	,	V_247
cc_rb_backend_disable	,	V_353
VC_ENABLE	,	V_450
SMX_BUFFER_SIZE	,	F_124
EVERGREEN_CRTC2_REGISTER_OFFSET	,	V_242
dfixed_mul	,	F_36
INACTIVE_QD_PIPES	,	F_106
"evergreen startup failed on resume\n"	,	L_61
radeon_fence_driver_fini	,	F_240
HDP_HOST_PATH_CNTL	,	V_496
PACKET3_ME_INITIALIZE	,	V_290
CHIP_TURKS	,	V_347
bpp	,	V_123
"IH: D5 vline\n"	,	L_44
GRBM_READ_TIMEOUT	,	F_105
evergreen_pm_misc	,	F_16
dev_warn	,	F_84
DC_HPD1_INTERRUPT	,	V_607
u64	,	T_3
radeon_ib_pool_init	,	F_236
CP_ME_RAM_WADDR	,	V_285
force_no_swizzle	,	V_339
evergreen_pcie_gart_enable	,	F_60
"  GRBM_STATUS=0x%08X\n"	,	L_12
R600_WB_IH_WPTR_OFFSET	,	V_614
pm	,	V_41
disp_clk	,	V_119
fence	,	V_646
ps	,	V_46
aper_size	,	V_506
ALU_UPDATE_FIFO_HIWATER	,	F_132
"Update pending now high. Unlocking vupdate_lock.\n"	,	L_1
LATENCY_LOW_WATERMARK	,	F_51
vram_start	,	V_249
SX_EXPORT_BUFFER_SIZES	,	V_442
BANK_INTERLEAVE_SIZE	,	F_111
"IH: D4 vblank\n"	,	L_41
r600_ib_test	,	F_205
MC_VM_MD_L1_TLB0_CNTL	,	V_206
src_data	,	V_621
EVERGREEN_CRTC_DISP_READ_REQUEST_DISABLE	,	V_62
srbm_status	,	V_511
evergreen_line_buffer_adjust	,	F_30
DC_HPD1_INT_STATUS	,	V_67
SOFT_RESET_VC	,	V_529
TS0_ADC_DOUT_SHIFT	,	V_35
"IH: HPD2\n"	,	L_48
EVERGREEN_GRPH_UPDATE	,	V_17
rb	,	V_419
vblank_sync	,	V_629
sc_prim_fifo_size	,	V_390
num_shader_engines	,	V_374
uint8_t	,	V_341
DC_HPD1_CONTROL	,	V_91
CP_DEBUG	,	V_326
device	,	V_393
NUM_ES_GPRS	,	F_141
ring_index	,	V_622
PACKET3_INDIRECT_BUFFER	,	V_272
__be32	,	T_5
NUM_LS_GPRS	,	F_143
"IH: D2 vblank\n"	,	L_37
BURSTLENGTH_SHIFT	,	V_402
min	,	F_42
MC_VM_AGP_BOT	,	V_266
evergreen_resume	,	F_202
rdev	,	V_2
r600_rlc_stop	,	F_179
VLINE_STATUS	,	V_595
interlaced	,	V_144
sp	,	V_420
SET_VOLTAGE_TYPE_ASIC_VDDCI	,	V_56
d6grph_int	,	V_588
dmif_req_bandwidth	,	V_122
u8	,	T_7
radeon_atombios_fini	,	F_243
"IH: CP EOP\n"	,	L_54
"GPU softreset \n"	,	L_11
uint32_t	,	T_6
power_state	,	V_47
"  GRBM_SOFT_RESET=0x%08X\n"	,	L_16
"r600_irq_process start: rptr %d, wptr %d\n"	,	L_33
connected	,	V_65
LC_OTHER_SIDE_SUPPORTS_GEN2	,	V_659
disp_priority	,	V_167
NOOFBANK_SHIFT	,	V_413
SQ_THREAD_RESOURCE_MGMT_2	,	V_457
evergreen_irq_set	,	F_28
radeon_ring_lock	,	F_96
SQ_ALU_CONST_BUFFER_SIZE_PS_0	,	V_492
radeon_device	,	V_1
PA_CL_ENHANCE	,	V_497
pflip	,	V_565
NUM_ES_THREADS	,	F_147
sx_max_export_smx_size	,	V_388
radeon_ib_free	,	F_211
NUM_GS_GPRS	,	F_140
MC_SHARED_CHMAP	,	V_104
req_cm_idx	,	V_43
evergreen_mc_stop	,	F_80
hotplug_work	,	V_632
EVERGREEN_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH	,	V_20
LC_CLR_FAILED_SPD_CHANGE_CNT	,	V_663
REQUEST_TYPE	,	F_58
drm_display_mode	,	V_99
MC_VM_MB_L1_TLB0_CNTL	,	V_209
evergreen_pm_prepare	,	F_18
radeon_ring_init	,	F_201
LB_D1_VBLANK_INTERRUPT	,	V_591
max_gprs	,	V_381
DC_HPDx_INT_EN	,	V_560
"  SRBM_STATUS=0x%08X\n"	,	L_15
CB_COLOR11_BASE	,	V_491
evergreen_bandwidth_update	,	F_53
mode_info	,	V_14
VS_PRIO	,	F_134
enabled_backends_count	,	V_334
GUI_IDLE_INT_ENABLE	,	V_568
evergreen_pre_page_flip	,	F_5
radeon_wb_fini	,	F_235
installed	,	V_98
CP_RB_RPTR_ADDR	,	V_318
ENABLE_CONTEXT	,	V_221
GRPH_PFLIP_INT_OCCURRED	,	V_589
queue_hotplug	,	V_623
printk	,	F_59
ENABLE_L2_PTE_CACHE_LRU_UPDATE_BY_WRITE	,	V_195
radeon_irq_kms_init	,	F_229
wb	,	V_319
CG_THERMAL_STATUS	,	V_39
dev_err	,	F_61
RB_NO_UPDATE	,	V_280
SE_INDEX	,	F_117
"IH: D6 vblank\n"	,	L_45
wm	,	V_108
tile_config	,	V_411
CNTX_BUSY_INT_ENABLE	,	V_532
ni_init_microcode	,	F_193
PRIORITY_MARK_MASK	,	V_170
disp_dram_allocation	,	V_115
VTX_DONE_DELAY	,	F_128
NUM_VS_GPRS	,	F_138
sq_stack_resource_mgmt_2	,	V_370
sq_stack_resource_mgmt_1	,	V_369
sq_stack_resource_mgmt_3	,	V_371
LC_GEN2_EN_STRAP	,	V_664
"IH: HPD4\n"	,	L_50
CC_GC_SHADER_PIPE_CONFIG	,	V_395
"radeon: IH init failed (%d).\n"	,	L_59
LB_D4_VLINE_INTERRUPT	,	V_602
voltage	,	V_49
NUM_CLAUSE_TEMP_GPRS	,	F_139
rv515_vga_render_disable	,	F_85
CP_RB_WPTR_DELAY	,	V_313
RB_OVERFLOW	,	V_616
base	,	V_102
evergreen_default_size	,	V_295
LATENCY_WATERMARK_MASK	,	F_50
max_simds	,	V_379
INSTANCE_BROADCAST_WRITES	,	V_418
HDP_MISC_CNTL	,	V_494
r600_scratch_init	,	F_222
dev_info	,	F_170
dfixed_trunc	,	F_37
"IH: D4 vline\n"	,	L_42
EVERGREEN_VGA_MEMORY_BASE_ADDRESS_HIGH	,	V_250
cp_me	,	V_289
PACKET3_CLEAR_STATE	,	V_300
radeon_wb_init	,	F_198
VM_CONTEXT0_PAGE_TABLE_END_ADDR	,	V_216
evergreen_cp_load_microcode	,	F_90
evergreen_get_ih_wptr	,	F_180
actual_temp	,	V_27
CHIP_CYPRESS	,	V_349
"Expecting atombios for evergreen GPU\n"	,	L_63
vga_render_control	,	V_233
evergreen_hpd_fini	,	F_29
"No VRAM object for PCIE GART.\n"	,	L_6
evergreen_blit_prepare_copy	,	F_210
DISP_INTERRUPT_STATUS_CONTINUE2	,	V_575
DISP_INTERRUPT_STATUS_CONTINUE3	,	V_577
DISP_INTERRUPT_STATUS_CONTINUE4	,	V_579
DISP_INTERRUPT_STATUS_CONTINUE5	,	V_581
aper_base	,	V_505
radeon_ring_unlock_commit	,	F_99
RB_RPTR_WR_ENA	,	V_314
chansize	,	V_499
grbm_status_se1	,	V_514
grbm_status_se0	,	V_513
SRBM_STATUS	,	V_180
radeon_irq_kms_fini	,	F_200
evergreen_program_watermarks	,	F_48
EVERGREEN_CRTC1_REGISTER_OFFSET	,	V_239
usec_timeout	,	V_179
LB_D5_VLINE_INTERRUPT	,	V_604
kfree	,	F_244
r100_gpu_cp_is_lockup	,	F_168
cursor_line_pair_return_time	,	V_133
PIPE0_LATENCY_CONTROL	,	V_172
mutex	,	V_647
max_backends	,	V_380
COLOR_BUFFER_SIZE	,	F_122
INT_MASK	,	V_535
"evergreen_irq_set: hpd 5\n"	,	L_29
DC_HPD4_INT_STATUS	,	V_74
RESPONSE_TYPE_MASK	,	V_183
LB_D2_VBLANK_INTERRUPT	,	V_597
radeon_update_display_priority	,	F_54
CB_COLOR9_BASE	,	V_489
evergreen_mc_wait_for_idle	,	F_55
copy	,	V_638
CHIP_SUMO	,	V_345
evergreen_mc_resume	,	F_81
VLINE_ACK	,	V_596
hpd1	,	V_546
hpd2	,	V_547
hpd3	,	V_548
hpd4	,	V_549
hpd5	,	V_550
hpd6	,	V_551
"evergreen_irq_set: sw int\n"	,	L_18
robj	,	V_190
EINVAL	,	V_191
evergreen_agp_enable	,	F_79
gfx	,	V_421
DC_HPDx_EN	,	V_89
udelay	,	F_56
NOOFCHAN_SHIFT	,	V_106
arb_control3	,	V_158
src_offset	,	V_642
GRBM_INT_CNTL	,	V_534
SCRATCH_ADDR	,	V_322
DISABLE_CUBE_ANISO	,	V_435
data	,	V_281
table_addr	,	V_219
EVERGREEN_PM4_UCODE_SIZE	,	V_286
radeon_gem_init	,	F_216
CHIP_PALM	,	V_344
evergreen_mc_program	,	F_83
SYNC_ALIGNER	,	V_438
"IH: D1 vline\n"	,	L_35
d4grph_int	,	V_586
VGA_RENDER_CONTROL	,	V_234
to_radeon_crtc	,	F_20
SQ_STACK_RESOURCE_MGMT_2	,	V_459
SQ_STACK_RESOURCE_MGMT_1	,	V_458
MC_VM_MB_L1_TLB3_CNTL	,	V_212
SQ_STACK_RESOURCE_MGMT_3	,	V_460
CP_ME_RAM_RADDR	,	V_288
pci_resource_start	,	F_162
dfixed_const	,	F_34
radeon_gart_restore	,	F_63
STQ_SPLIT	,	F_120
"IH: HPD6\n"	,	L_52
VM_CONTEXT1_CNTL	,	V_226
available_bandwidth	,	V_131
PACKET3_PREAMBLE_BEGIN_CLEAR_STATE	,	V_297
schedule_work	,	F_190
DISP_INTERRUPT_STATUS_CONTINUE	,	V_573
sc_hiz_tile_fifo_size	,	V_391
NUM_LS_STACK_ENTRIES	,	F_155
evergreen_check_latency_hiding	,	F_47
RB_BLKSZ	,	F_92
RCU_IND_INDEX	,	V_408
"evergreen_irq_set: vblank 0\n"	,	L_19
"Failed to load firmware!\n"	,	L_56
cur_backend	,	V_338
radeon_get_bios	,	F_217
cap	,	V_5
EVERGREEN_D3VGA_CONTROL	,	V_240
ready	,	V_227
evergreen_ring_ib_execute	,	F_86
radeon_agp_disable	,	F_227
radeon_atombios_init	,	F_219
drm_order	,	F_101
DC_HPD3_INT_CONTROL	,	V_82
RREG32_PCIE_P	,	F_246
TIME_STAMP_INT_ENABLE	,	V_563
pixel_period	,	V_149
DC_HPDx_RX_INT_TIMER	,	F_26
line_fill_time	,	V_140
DC_HPD4_CONTROL	,	V_95
NUM_PS_GPRS	,	F_137
vblank_queue	,	V_630
radeon_bo_unreserve	,	F_75
EVERGREEN_GRPH_PRIMARY_SURFACE_ADDRESS	,	V_23
LATENCY_HIGH_WATERMARK	,	F_52
sclk	,	V_117
fixed20_12	,	T_4
crtc_id	,	V_11
