
*** Running vivado
    with args -log mux4x1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source mux4x1.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source mux4x1.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/SCL/Desktop/SCL_VERILOG/ipcore'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado2018/Vivado/2018.3/data/ip'.
Command: synth_design -top mux4x1 -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11064 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 393.875 ; gain = 99.332
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mux4x1' [C:/Users/SCL/Desktop/SCL_VERILOG/project_4/project_4.srcs/sources_1/bd/mux4x1/synth/mux4x1.v:13]
INFO: [Synth 8-6157] synthesizing module 'mux4x1_andGate_3bit_0_0' [C:/Users/SCL/Desktop/SCL_VERILOG/project_4/project_4.runs/synth_1/.Xil/Vivado-4332-DESKTOP-Q4VSV1P/realtime/mux4x1_andGate_3bit_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mux4x1_andGate_3bit_0_0' (1#1) [C:/Users/SCL/Desktop/SCL_VERILOG/project_4/project_4.runs/synth_1/.Xil/Vivado-4332-DESKTOP-Q4VSV1P/realtime/mux4x1_andGate_3bit_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mux4x1_andGate_3bit_0_1' [C:/Users/SCL/Desktop/SCL_VERILOG/project_4/project_4.runs/synth_1/.Xil/Vivado-4332-DESKTOP-Q4VSV1P/realtime/mux4x1_andGate_3bit_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mux4x1_andGate_3bit_0_1' (2#1) [C:/Users/SCL/Desktop/SCL_VERILOG/project_4/project_4.runs/synth_1/.Xil/Vivado-4332-DESKTOP-Q4VSV1P/realtime/mux4x1_andGate_3bit_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mux4x1_andGate_3bit_0_2' [C:/Users/SCL/Desktop/SCL_VERILOG/project_4/project_4.runs/synth_1/.Xil/Vivado-4332-DESKTOP-Q4VSV1P/realtime/mux4x1_andGate_3bit_0_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mux4x1_andGate_3bit_0_2' (3#1) [C:/Users/SCL/Desktop/SCL_VERILOG/project_4/project_4.runs/synth_1/.Xil/Vivado-4332-DESKTOP-Q4VSV1P/realtime/mux4x1_andGate_3bit_0_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mux4x1_andGate_3bit_0_3' [C:/Users/SCL/Desktop/SCL_VERILOG/project_4/project_4.runs/synth_1/.Xil/Vivado-4332-DESKTOP-Q4VSV1P/realtime/mux4x1_andGate_3bit_0_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mux4x1_andGate_3bit_0_3' (4#1) [C:/Users/SCL/Desktop/SCL_VERILOG/project_4/project_4.runs/synth_1/.Xil/Vivado-4332-DESKTOP-Q4VSV1P/realtime/mux4x1_andGate_3bit_0_3_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mux4x1_notGate_3bit_0_0' [C:/Users/SCL/Desktop/SCL_VERILOG/project_4/project_4.runs/synth_1/.Xil/Vivado-4332-DESKTOP-Q4VSV1P/realtime/mux4x1_notGate_3bit_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mux4x1_notGate_3bit_0_0' (5#1) [C:/Users/SCL/Desktop/SCL_VERILOG/project_4/project_4.runs/synth_1/.Xil/Vivado-4332-DESKTOP-Q4VSV1P/realtime/mux4x1_notGate_3bit_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mux4x1_notGate_3bit_0_1' [C:/Users/SCL/Desktop/SCL_VERILOG/project_4/project_4.runs/synth_1/.Xil/Vivado-4332-DESKTOP-Q4VSV1P/realtime/mux4x1_notGate_3bit_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mux4x1_notGate_3bit_0_1' (6#1) [C:/Users/SCL/Desktop/SCL_VERILOG/project_4/project_4.runs/synth_1/.Xil/Vivado-4332-DESKTOP-Q4VSV1P/realtime/mux4x1_notGate_3bit_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'mux4x1_orGate_3bit_2_0_0' [C:/Users/SCL/Desktop/SCL_VERILOG/project_4/project_4.runs/synth_1/.Xil/Vivado-4332-DESKTOP-Q4VSV1P/realtime/mux4x1_orGate_3bit_2_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mux4x1_orGate_3bit_2_0_0' (7#1) [C:/Users/SCL/Desktop/SCL_VERILOG/project_4/project_4.runs/synth_1/.Xil/Vivado-4332-DESKTOP-Q4VSV1P/realtime/mux4x1_orGate_3bit_2_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mux4x1' (8#1) [C:/Users/SCL/Desktop/SCL_VERILOG/project_4/project_4.srcs/sources_1/bd/mux4x1/synth/mux4x1.v:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 449.477 ; gain = 154.934
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 449.477 ; gain = 154.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 449.477 ; gain = 154.934
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/SCL/Desktop/SCL_VERILOG/project_4/project_4.srcs/sources_1/bd/mux4x1/ip/mux4x1_notGate_3bit_0_0/mux4x1_notGate_3bit_0_0/mux4x1_notGate_3bit_0_0_in_context.xdc] for cell 'notGate_3bit_0'
Finished Parsing XDC File [c:/Users/SCL/Desktop/SCL_VERILOG/project_4/project_4.srcs/sources_1/bd/mux4x1/ip/mux4x1_notGate_3bit_0_0/mux4x1_notGate_3bit_0_0/mux4x1_notGate_3bit_0_0_in_context.xdc] for cell 'notGate_3bit_0'
Parsing XDC File [c:/Users/SCL/Desktop/SCL_VERILOG/project_4/project_4.srcs/sources_1/bd/mux4x1/ip/mux4x1_notGate_3bit_0_1/mux4x1_notGate_3bit_0_1/mux4x1_notGate_3bit_0_0_in_context.xdc] for cell 'notGate_3bit_1'
Finished Parsing XDC File [c:/Users/SCL/Desktop/SCL_VERILOG/project_4/project_4.srcs/sources_1/bd/mux4x1/ip/mux4x1_notGate_3bit_0_1/mux4x1_notGate_3bit_0_1/mux4x1_notGate_3bit_0_0_in_context.xdc] for cell 'notGate_3bit_1'
Parsing XDC File [c:/Users/SCL/Desktop/SCL_VERILOG/project_4/project_4.srcs/sources_1/bd/mux4x1/ip/mux4x1_andGate_3bit_0_0/mux4x1_andGate_3bit_0_0/mux4x1_andGate_3bit_0_0_in_context.xdc] for cell 'andGate_3bit_0'
Finished Parsing XDC File [c:/Users/SCL/Desktop/SCL_VERILOG/project_4/project_4.srcs/sources_1/bd/mux4x1/ip/mux4x1_andGate_3bit_0_0/mux4x1_andGate_3bit_0_0/mux4x1_andGate_3bit_0_0_in_context.xdc] for cell 'andGate_3bit_0'
Parsing XDC File [c:/Users/SCL/Desktop/SCL_VERILOG/project_4/project_4.srcs/sources_1/bd/mux4x1/ip/mux4x1_andGate_3bit_0_1/mux4x1_andGate_3bit_0_1/mux4x1_andGate_3bit_0_0_in_context.xdc] for cell 'andGate_3bit_1'
Finished Parsing XDC File [c:/Users/SCL/Desktop/SCL_VERILOG/project_4/project_4.srcs/sources_1/bd/mux4x1/ip/mux4x1_andGate_3bit_0_1/mux4x1_andGate_3bit_0_1/mux4x1_andGate_3bit_0_0_in_context.xdc] for cell 'andGate_3bit_1'
Parsing XDC File [c:/Users/SCL/Desktop/SCL_VERILOG/project_4/project_4.srcs/sources_1/bd/mux4x1/ip/mux4x1_andGate_3bit_0_2/mux4x1_andGate_3bit_0_2/mux4x1_andGate_3bit_0_0_in_context.xdc] for cell 'andGate_3bit_2'
Finished Parsing XDC File [c:/Users/SCL/Desktop/SCL_VERILOG/project_4/project_4.srcs/sources_1/bd/mux4x1/ip/mux4x1_andGate_3bit_0_2/mux4x1_andGate_3bit_0_2/mux4x1_andGate_3bit_0_0_in_context.xdc] for cell 'andGate_3bit_2'
Parsing XDC File [c:/Users/SCL/Desktop/SCL_VERILOG/project_4/project_4.srcs/sources_1/bd/mux4x1/ip/mux4x1_andGate_3bit_0_3/mux4x1_andGate_3bit_0_3/mux4x1_andGate_3bit_0_0_in_context.xdc] for cell 'andGate_3bit_3'
Finished Parsing XDC File [c:/Users/SCL/Desktop/SCL_VERILOG/project_4/project_4.srcs/sources_1/bd/mux4x1/ip/mux4x1_andGate_3bit_0_3/mux4x1_andGate_3bit_0_3/mux4x1_andGate_3bit_0_0_in_context.xdc] for cell 'andGate_3bit_3'
Parsing XDC File [c:/Users/SCL/Desktop/SCL_VERILOG/project_4/project_4.srcs/sources_1/bd/mux4x1/ip/mux4x1_orGate_3bit_2_0_0/mux4x1_orGate_3bit_2_0_0/mux4x1_orGate_3bit_2_0_0_in_context.xdc] for cell 'orGate_3bit_2_0'
Finished Parsing XDC File [c:/Users/SCL/Desktop/SCL_VERILOG/project_4/project_4.srcs/sources_1/bd/mux4x1/ip/mux4x1_orGate_3bit_2_0_0/mux4x1_orGate_3bit_2_0_0/mux4x1_orGate_3bit_2_0_0_in_context.xdc] for cell 'orGate_3bit_2_0'
Parsing XDC File [C:/Users/SCL/Desktop/SCL_VERILOG/project_4/project_4.srcs/constrs_1/new/a.xdc]
Finished Parsing XDC File [C:/Users/SCL/Desktop/SCL_VERILOG/project_4/project_4.srcs/constrs_1/new/a.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/SCL/Desktop/SCL_VERILOG/project_4/project_4.srcs/constrs_1/new/a.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mux4x1_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mux4x1_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/SCL/Desktop/SCL_VERILOG/project_4/project_4.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/SCL/Desktop/SCL_VERILOG/project_4/project_4.runs/synth_1/dont_touch.xdc]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 741.223 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 741.223 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 741.223 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 741.223 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 741.223 ; gain = 446.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 741.223 ; gain = 446.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for notGate_3bit_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for notGate_3bit_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for andGate_3bit_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for andGate_3bit_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for andGate_3bit_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for andGate_3bit_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for orGate_3bit_2_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 741.223 ; gain = 446.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 741.223 ; gain = 446.680
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 741.223 ; gain = 446.680
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 776.770 ; gain = 482.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 776.770 ; gain = 482.227
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 786.301 ; gain = 491.758
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 786.301 ; gain = 491.758
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 786.301 ; gain = 491.758
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 786.301 ; gain = 491.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 786.301 ; gain = 491.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 786.301 ; gain = 491.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 786.301 ; gain = 491.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------+----------+
|      |BlackBox name            |Instances |
+------+-------------------------+----------+
|1     |mux4x1_andGate_3bit_0_0  |         1|
|2     |mux4x1_andGate_3bit_0_1  |         1|
|3     |mux4x1_andGate_3bit_0_2  |         1|
|4     |mux4x1_andGate_3bit_0_3  |         1|
|5     |mux4x1_notGate_3bit_0_0  |         1|
|6     |mux4x1_notGate_3bit_0_1  |         1|
|7     |mux4x1_orGate_3bit_2_0_0 |         1|
+------+-------------------------+----------+

Report Cell Usage: 
+------+-------------------------+------+
|      |Cell                     |Count |
+------+-------------------------+------+
|1     |mux4x1_andGate_3bit_0_0  |     1|
|2     |mux4x1_andGate_3bit_0_1  |     1|
|3     |mux4x1_andGate_3bit_0_2  |     1|
|4     |mux4x1_andGate_3bit_0_3  |     1|
|5     |mux4x1_notGate_3bit_0_0  |     1|
|6     |mux4x1_notGate_3bit_0_1  |     1|
|7     |mux4x1_orGate_3bit_2_0_0 |     1|
|8     |IBUF                     |    14|
|9     |OBUF                     |     3|
+------+-------------------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    38|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 786.301 ; gain = 491.758
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 786.301 ; gain = 200.012
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 786.301 ; gain = 491.758
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 795.203 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 795.309 ; gain = 512.234
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 795.309 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/SCL/Desktop/SCL_VERILOG/project_4/project_4.runs/synth_1/mux4x1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file mux4x1_utilization_synth.rpt -pb mux4x1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue May 28 12:08:35 2019...
