<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>File&nbsp;GEM5&nbsp;Wrapper: arch/arm/insts/static_inst.hh ソースファイル</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- 作成： Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>メインページ</span></a></li>
      <li><a href="pages.html"><span>関連ページ</span></a></li>
      <li><a href="modules.html"><span>モジュール</span></a></li>
      <li><a href="namespaces.html"><span>ネームスペース</span></a></li>
      <li><a href="annotated.html"><span>クラス</span></a></li>
      <li class="current"><a href="files.html"><span>ファイル</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>ファイル一覧</span></a></li>
      <li><a href="globals.html"><span>ファイルメンバ</span></a></li>
    </ul>
  </div>
<h1>arch/arm/insts/static_inst.hh</h1><a href="arch_2arm_2insts_2static__inst_8hh.html">説明を見る。</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/*</span>
<a name="l00002"></a>00002 <span class="comment"> * Copyright (c) 2010-2013 ARM Limited</span>
<a name="l00003"></a>00003 <span class="comment"> * All rights reserved</span>
<a name="l00004"></a>00004 <span class="comment"> *</span>
<a name="l00005"></a>00005 <span class="comment"> * The license below extends only to copyright in the software and shall</span>
<a name="l00006"></a>00006 <span class="comment"> * not be construed as granting a license to any other intellectual</span>
<a name="l00007"></a>00007 <span class="comment"> * property including but not limited to intellectual property relating</span>
<a name="l00008"></a>00008 <span class="comment"> * to a hardware implementation of the functionality of the software</span>
<a name="l00009"></a>00009 <span class="comment"> * licensed hereunder.  You may use the software subject to the license</span>
<a name="l00010"></a>00010 <span class="comment"> * terms below provided that you ensure that this notice is replicated</span>
<a name="l00011"></a>00011 <span class="comment"> * unmodified and in its entirety in all distributions of the software,</span>
<a name="l00012"></a>00012 <span class="comment"> * modified or unmodified, in source code or in binary form.</span>
<a name="l00013"></a>00013 <span class="comment"> *</span>
<a name="l00014"></a>00014 <span class="comment"> * Copyright (c) 2007-2008 The Florida State University</span>
<a name="l00015"></a>00015 <span class="comment"> * All rights reserved.</span>
<a name="l00016"></a>00016 <span class="comment"> *</span>
<a name="l00017"></a>00017 <span class="comment"> * Redistribution and use in source and binary forms, with or without</span>
<a name="l00018"></a>00018 <span class="comment"> * modification, are permitted provided that the following conditions are</span>
<a name="l00019"></a>00019 <span class="comment"> * met: redistributions of source code must retain the above copyright</span>
<a name="l00020"></a>00020 <span class="comment"> * notice, this list of conditions and the following disclaimer;</span>
<a name="l00021"></a>00021 <span class="comment"> * redistributions in binary form must reproduce the above copyright</span>
<a name="l00022"></a>00022 <span class="comment"> * notice, this list of conditions and the following disclaimer in the</span>
<a name="l00023"></a>00023 <span class="comment"> * documentation and/or other materials provided with the distribution;</span>
<a name="l00024"></a>00024 <span class="comment"> * neither the name of the copyright holders nor the names of its</span>
<a name="l00025"></a>00025 <span class="comment"> * contributors may be used to endorse or promote products derived from</span>
<a name="l00026"></a>00026 <span class="comment"> * this software without specific prior written permission.</span>
<a name="l00027"></a>00027 <span class="comment"> *</span>
<a name="l00028"></a>00028 <span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span>
<a name="l00029"></a>00029 <span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span>
<a name="l00030"></a>00030 <span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span>
<a name="l00031"></a>00031 <span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span>
<a name="l00032"></a>00032 <span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span>
<a name="l00033"></a>00033 <span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span>
<a name="l00034"></a>00034 <span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span>
<a name="l00035"></a>00035 <span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span>
<a name="l00036"></a>00036 <span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span>
<a name="l00037"></a>00037 <span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span>
<a name="l00038"></a>00038 <span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span>
<a name="l00039"></a>00039 <span class="comment"> *</span>
<a name="l00040"></a>00040 <span class="comment"> * Authors: Stephen Hines</span>
<a name="l00041"></a>00041 <span class="comment"> */</span>
<a name="l00042"></a>00042 <span class="preprocessor">#ifndef __ARCH_ARM_INSTS_STATICINST_HH__</span>
<a name="l00043"></a>00043 <span class="preprocessor"></span><span class="preprocessor">#define __ARCH_ARM_INSTS_STATICINST_HH__</span>
<a name="l00044"></a>00044 <span class="preprocessor"></span>
<a name="l00045"></a>00045 <span class="preprocessor">#include &quot;<a class="code" href="arch_2arm_2faults_8hh.html">arch/arm/faults.hh</a>&quot;</span>
<a name="l00046"></a>00046 <span class="preprocessor">#include &quot;<a class="code" href="arm_2utility_8hh.html">arch/arm/utility.hh</a>&quot;</span>
<a name="l00047"></a>00047 <span class="preprocessor">#include &quot;<a class="code" href="arch_2arm_2system_8hh.html">arch/arm/system.hh</a>&quot;</span>
<a name="l00048"></a>00048 <span class="preprocessor">#include &quot;<a class="code" href="trace_8hh.html">base/trace.hh</a>&quot;</span>
<a name="l00049"></a>00049 <span class="preprocessor">#include &quot;<a class="code" href="cpu_2static__inst_8hh.html">cpu/static_inst.hh</a>&quot;</span>
<a name="l00050"></a>00050 <span class="preprocessor">#include &quot;<a class="code" href="byteswap_8hh.html">sim/byteswap.hh</a>&quot;</span>
<a name="l00051"></a>00051 <span class="preprocessor">#include &quot;<a class="code" href="full__system_8hh.html">sim/full_system.hh</a>&quot;</span>
<a name="l00052"></a>00052 
<a name="l00053"></a>00053 <span class="keyword">namespace </span><a class="code" href="classArmISA_1_1ArmISA.html">ArmISA</a>
<a name="l00054"></a>00054 {
<a name="l00055"></a>00055 
<a name="l00056"></a><a class="code" href="classArmISA_1_1ArmStaticInst.html">00056</a> <span class="keyword">class </span><a class="code" href="classArmISA_1_1ArmStaticInst.html">ArmStaticInst</a> : <span class="keyword">public</span> <a class="code" href="classStaticInst.html">StaticInst</a>
<a name="l00057"></a>00057 {
<a name="l00058"></a>00058   <span class="keyword">protected</span>:
<a name="l00059"></a><a class="code" href="classArmISA_1_1ArmStaticInst.html#a52c06c8a54293998f3e1f71cdbd916f7">00059</a>     <span class="keywordtype">bool</span> <a class="code" href="classArmISA_1_1ArmStaticInst.html#a52c06c8a54293998f3e1f71cdbd916f7">aarch64</a>;
<a name="l00060"></a><a class="code" href="classArmISA_1_1ArmStaticInst.html#a2a06976c0a3797444170f251f34bd40a">00060</a>     uint8_t <a class="code" href="classArmISA_1_1ArmStaticInst.html#a2a06976c0a3797444170f251f34bd40a">intWidth</a>;
<a name="l00061"></a>00061 
<a name="l00062"></a>00062     int32_t <a class="code" href="classArmISA_1_1ArmStaticInst.html#a3bf2cda24ceeea2d93bb03f88ddeec19">shift_rm_imm</a>(<a class="code" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="namespaceX86ISA.html#a22fd87812cbb48f6d80b6cc7957490cf">base</a>, <a class="code" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> shamt,
<a name="l00063"></a>00063                          <a class="code" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="namespaceX86ISA.html#ad805db903f6899f960fd9a982272096a">type</a>, <a class="code" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> cfval) <span class="keyword">const</span>;
<a name="l00064"></a>00064     int32_t <a class="code" href="classArmISA_1_1ArmStaticInst.html#a9c90a343b88f159bcb263bd2457848a5">shift_rm_rs</a>(<a class="code" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="namespaceX86ISA.html#a22fd87812cbb48f6d80b6cc7957490cf">base</a>, <a class="code" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> shamt,
<a name="l00065"></a>00065                         <a class="code" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="namespaceX86ISA.html#ad805db903f6899f960fd9a982272096a">type</a>, <a class="code" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> cfval) <span class="keyword">const</span>;
<a name="l00066"></a>00066 
<a name="l00067"></a>00067     <span class="keywordtype">bool</span> <a class="code" href="classArmISA_1_1ArmStaticInst.html#a0d5e73a81869e11788298814fcdbc6d5">shift_carry_imm</a>(<a class="code" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="namespaceX86ISA.html#a22fd87812cbb48f6d80b6cc7957490cf">base</a>, <a class="code" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> shamt,
<a name="l00068"></a>00068                          <a class="code" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="namespaceX86ISA.html#ad805db903f6899f960fd9a982272096a">type</a>, <a class="code" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> cfval) <span class="keyword">const</span>;
<a name="l00069"></a>00069     <span class="keywordtype">bool</span> <a class="code" href="classArmISA_1_1ArmStaticInst.html#a75fefade18d7fe86d23af0c7944eab6b">shift_carry_rs</a>(<a class="code" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="namespaceX86ISA.html#a22fd87812cbb48f6d80b6cc7957490cf">base</a>, <a class="code" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> shamt,
<a name="l00070"></a>00070                         <a class="code" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="namespaceX86ISA.html#ad805db903f6899f960fd9a982272096a">type</a>, <a class="code" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> cfval) <span class="keyword">const</span>;
<a name="l00071"></a>00071 
<a name="l00072"></a>00072     int64_t <a class="code" href="classArmISA_1_1ArmStaticInst.html#ab15bd99705b24d9b8d647aba628ee562">shiftReg64</a>(uint64_t <a class="code" href="namespaceX86ISA.html#a22fd87812cbb48f6d80b6cc7957490cf">base</a>, uint64_t shiftAmt,
<a name="l00073"></a>00073                        <a class="code" href="namespaceArmISA.html#a209d79feaaef0aa2f54ae62e53ee90de">ArmShiftType</a> <a class="code" href="namespaceX86ISA.html#ad805db903f6899f960fd9a982272096a">type</a>, uint8_t <a class="code" href="namespaceArmISA.html#a0da89c280130b84ae26405a901396428">width</a>) <span class="keyword">const</span>;
<a name="l00074"></a>00074     int64_t <a class="code" href="classArmISA_1_1ArmStaticInst.html#a1a939bcc6d227f5720f0069eabf42516">extendReg64</a>(uint64_t <a class="code" href="namespaceX86ISA.html#a22fd87812cbb48f6d80b6cc7957490cf">base</a>, <a class="code" href="namespaceArmISA.html#a4420842b5673543552a3aba317c69dbb">ArmExtendType</a> <a class="code" href="namespaceX86ISA.html#ad805db903f6899f960fd9a982272096a">type</a>,
<a name="l00075"></a>00075                         uint64_t shiftAmt, uint8_t <a class="code" href="namespaceArmISA.html#a0da89c280130b84ae26405a901396428">width</a>) <span class="keyword">const</span>;
<a name="l00076"></a>00076 
<a name="l00077"></a>00077     <span class="keyword">template</span>&lt;<span class="keywordtype">int</span> w<span class="keywordtype">id</span>th&gt;
<a name="l00078"></a>00078     <span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">bool</span>
<a name="l00079"></a><a class="code" href="classArmISA_1_1ArmStaticInst.html#ac89dee160ae86de9876da96a1df9ca67">00079</a>     <a class="code" href="classArmISA_1_1ArmStaticInst.html#ac89dee160ae86de9876da96a1df9ca67">saturateOp</a>(int32_t &amp;res, int64_t op1, int64_t op2, <span class="keywordtype">bool</span> sub=<span class="keyword">false</span>)
<a name="l00080"></a>00080     {
<a name="l00081"></a>00081         int64_t midRes = sub ? (op1 - op2) : (op1 + op2);
<a name="l00082"></a>00082         <span class="keywordflow">if</span> (<a class="code" href="bitfield_8hh.html#a4ee0dc0723e11679c52429d5f8e05123">bits</a>(midRes, <a class="code" href="namespaceArmISA.html#a0da89c280130b84ae26405a901396428">width</a>) != <a class="code" href="bitfield_8hh.html#a4ee0dc0723e11679c52429d5f8e05123">bits</a>(midRes, <a class="code" href="namespaceArmISA.html#a0da89c280130b84ae26405a901396428">width</a> - 1)) {
<a name="l00083"></a>00083             <span class="keywordflow">if</span> (midRes &gt; 0)
<a name="l00084"></a>00084                 res = (<a class="code" href="base_2types_8hh.html#a959db1cfc6f9f5c23aefcda92bfc763e">LL</a>(1) &lt;&lt; (<a class="code" href="namespaceArmISA.html#a0da89c280130b84ae26405a901396428">width</a> - 1)) - 1;
<a name="l00085"></a>00085             <span class="keywordflow">else</span>
<a name="l00086"></a>00086                 res = -(<a class="code" href="base_2types_8hh.html#a959db1cfc6f9f5c23aefcda92bfc763e">LL</a>(1) &lt;&lt; (<a class="code" href="namespaceArmISA.html#a0da89c280130b84ae26405a901396428">width</a> - 1));
<a name="l00087"></a>00087             <span class="keywordflow">return</span> <span class="keyword">true</span>;
<a name="l00088"></a>00088         } <span class="keywordflow">else</span> {
<a name="l00089"></a>00089             res = midRes;
<a name="l00090"></a>00090             <span class="keywordflow">return</span> <span class="keyword">false</span>;
<a name="l00091"></a>00091         }
<a name="l00092"></a>00092     }
<a name="l00093"></a>00093 
<a name="l00094"></a>00094     <span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">bool</span>
<a name="l00095"></a><a class="code" href="classArmISA_1_1ArmStaticInst.html#acd2842ccffb92bb276c016c87155bc67">00095</a>     <a class="code" href="classArmISA_1_1ArmStaticInst.html#acd2842ccffb92bb276c016c87155bc67">satInt</a>(int32_t &amp;res, int64_t <a class="code" href="namespaceX86ISA.html#ac120faf051fe003563eb1b3ece78528c">op</a>, <span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a0da89c280130b84ae26405a901396428">width</a>)
<a name="l00096"></a>00096     {
<a name="l00097"></a>00097         width--;
<a name="l00098"></a>00098         <span class="keywordflow">if</span> (op &gt;= (<a class="code" href="base_2types_8hh.html#a959db1cfc6f9f5c23aefcda92bfc763e">LL</a>(1) &lt;&lt; width)) {
<a name="l00099"></a>00099             res = (<a class="code" href="base_2types_8hh.html#a959db1cfc6f9f5c23aefcda92bfc763e">LL</a>(1) &lt;&lt; width) - 1;
<a name="l00100"></a>00100             <span class="keywordflow">return</span> <span class="keyword">true</span>;
<a name="l00101"></a>00101         } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (op &lt; -(<a class="code" href="base_2types_8hh.html#a959db1cfc6f9f5c23aefcda92bfc763e">LL</a>(1) &lt;&lt; width)) {
<a name="l00102"></a>00102             res = -(<a class="code" href="base_2types_8hh.html#a959db1cfc6f9f5c23aefcda92bfc763e">LL</a>(1) &lt;&lt; width);
<a name="l00103"></a>00103             <span class="keywordflow">return</span> <span class="keyword">true</span>;
<a name="l00104"></a>00104         } <span class="keywordflow">else</span> {
<a name="l00105"></a>00105             res = op;
<a name="l00106"></a>00106             <span class="keywordflow">return</span> <span class="keyword">false</span>;
<a name="l00107"></a>00107         }
<a name="l00108"></a>00108     }
<a name="l00109"></a>00109 
<a name="l00110"></a>00110     <span class="keyword">template</span>&lt;<span class="keywordtype">int</span> w<span class="keywordtype">id</span>th&gt;
<a name="l00111"></a>00111     <span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">bool</span>
<a name="l00112"></a><a class="code" href="classArmISA_1_1ArmStaticInst.html#a588c48bae73d27c932022c7738612e28">00112</a>     <a class="code" href="classArmISA_1_1ArmStaticInst.html#a588c48bae73d27c932022c7738612e28">uSaturateOp</a>(<a class="code" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> &amp;res, int64_t op1, int64_t op2, <span class="keywordtype">bool</span> sub=<span class="keyword">false</span>)
<a name="l00113"></a>00113     {
<a name="l00114"></a>00114         int64_t midRes = sub ? (op1 - op2) : (op1 + op2);
<a name="l00115"></a>00115         <span class="keywordflow">if</span> (midRes &gt;= (<a class="code" href="base_2types_8hh.html#a959db1cfc6f9f5c23aefcda92bfc763e">LL</a>(1) &lt;&lt; <a class="code" href="namespaceArmISA.html#a0da89c280130b84ae26405a901396428">width</a>)) {
<a name="l00116"></a>00116             res = (<a class="code" href="base_2types_8hh.html#a959db1cfc6f9f5c23aefcda92bfc763e">LL</a>(1) &lt;&lt; <a class="code" href="namespaceArmISA.html#a0da89c280130b84ae26405a901396428">width</a>) - 1;
<a name="l00117"></a>00117             <span class="keywordflow">return</span> <span class="keyword">true</span>;
<a name="l00118"></a>00118         } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (midRes &lt; 0) {
<a name="l00119"></a>00119             res = 0;
<a name="l00120"></a>00120             <span class="keywordflow">return</span> <span class="keyword">true</span>;
<a name="l00121"></a>00121         } <span class="keywordflow">else</span> {
<a name="l00122"></a>00122             res = midRes;
<a name="l00123"></a>00123             <span class="keywordflow">return</span> <span class="keyword">false</span>;
<a name="l00124"></a>00124         }
<a name="l00125"></a>00125     }
<a name="l00126"></a>00126 
<a name="l00127"></a>00127     <span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">bool</span>
<a name="l00128"></a><a class="code" href="classArmISA_1_1ArmStaticInst.html#a1836673d51155a1d5792744da88eb51b">00128</a>     <a class="code" href="classArmISA_1_1ArmStaticInst.html#a1836673d51155a1d5792744da88eb51b">uSatInt</a>(int32_t &amp;res, int64_t <a class="code" href="namespaceX86ISA.html#ac120faf051fe003563eb1b3ece78528c">op</a>, <span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a0da89c280130b84ae26405a901396428">width</a>)
<a name="l00129"></a>00129     {
<a name="l00130"></a>00130         <span class="keywordflow">if</span> (op &gt;= (<a class="code" href="base_2types_8hh.html#a959db1cfc6f9f5c23aefcda92bfc763e">LL</a>(1) &lt;&lt; width)) {
<a name="l00131"></a>00131             res = (<a class="code" href="base_2types_8hh.html#a959db1cfc6f9f5c23aefcda92bfc763e">LL</a>(1) &lt;&lt; width) - 1;
<a name="l00132"></a>00132             <span class="keywordflow">return</span> <span class="keyword">true</span>;
<a name="l00133"></a>00133         } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (op &lt; 0) {
<a name="l00134"></a>00134             res = 0;
<a name="l00135"></a>00135             <span class="keywordflow">return</span> <span class="keyword">true</span>;
<a name="l00136"></a>00136         } <span class="keywordflow">else</span> {
<a name="l00137"></a>00137             res = op;
<a name="l00138"></a>00138             <span class="keywordflow">return</span> <span class="keyword">false</span>;
<a name="l00139"></a>00139         }
<a name="l00140"></a>00140     }
<a name="l00141"></a>00141 
<a name="l00142"></a>00142     <span class="comment">// Constructor</span>
<a name="l00143"></a><a class="code" href="classArmISA_1_1ArmStaticInst.html#a996483aaded98afb7f4306959a94f118">00143</a>     <a class="code" href="classArmISA_1_1ArmStaticInst.html#a996483aaded98afb7f4306959a94f118">ArmStaticInst</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a5605d4fc727eae9e595325c90c0ec108" title="Binary extended machine instruction type.">ExtMachInst</a> _machInst,
<a name="l00144"></a>00144                   OpClass __opClass)
<a name="l00145"></a>00145         : <a class="code" href="classStaticInst.html">StaticInst</a>(mnem, _machInst, __opClass)
<a name="l00146"></a>00146     {
<a name="l00147"></a>00147         <a class="code" href="classArmISA_1_1ArmStaticInst.html#a52c06c8a54293998f3e1f71cdbd916f7">aarch64</a> = <a class="code" href="classStaticInst.html#a744598b194ca3d4201d9414ce4cc4af4" title="The binary machine instruction.">machInst</a>.aarch64;
<a name="l00148"></a>00148         <span class="keywordflow">if</span> (<a class="code" href="bitfield_8hh.html#a4ee0dc0723e11679c52429d5f8e05123">bits</a>(<a class="code" href="classStaticInst.html#a744598b194ca3d4201d9414ce4cc4af4" title="The binary machine instruction.">machInst</a>, 28, 24) == 0x10)
<a name="l00149"></a>00149             <a class="code" href="classArmISA_1_1ArmStaticInst.html#a2a06976c0a3797444170f251f34bd40a">intWidth</a> = 64;  <span class="comment">// Force 64-bit width for ADR/ADRP</span>
<a name="l00150"></a>00150         <span class="keywordflow">else</span>
<a name="l00151"></a>00151             <a class="code" href="classArmISA_1_1ArmStaticInst.html#a2a06976c0a3797444170f251f34bd40a">intWidth</a> = (<a class="code" href="classArmISA_1_1ArmStaticInst.html#a52c06c8a54293998f3e1f71cdbd916f7">aarch64</a> &amp;&amp; <a class="code" href="bitfield_8hh.html#a4ee0dc0723e11679c52429d5f8e05123">bits</a>(<a class="code" href="classStaticInst.html#a744598b194ca3d4201d9414ce4cc4af4" title="The binary machine instruction.">machInst</a>, 31)) ? 64 : 32;
<a name="l00152"></a>00152     }
<a name="l00153"></a>00153 
<a name="l00156"></a>00156     <span class="keywordtype">void</span> <a class="code" href="classArmISA_1_1ArmStaticInst.html#a48f52fc281b71e29aa8733caf36546fa">printReg</a>(std::ostream &amp;<a class="code" href="namespaceX86ISA.html#a6b6e6ba763e7eaf46ac5b6372ca98d30">os</a>, <span class="keywordtype">int</span> <a class="code" href="namespaceX86ISA.html#aeeb02ad833ab76f3430553ef93213a6b">reg</a>) <span class="keyword">const</span>;
<a name="l00157"></a>00157     <span class="keywordtype">void</span> <a class="code" href="classArmISA_1_1ArmStaticInst.html#a88eea7239477478ffadf11474ea8454f">printMnemonic</a>(std::ostream &amp;<a class="code" href="namespaceX86ISA.html#a6b6e6ba763e7eaf46ac5b6372ca98d30">os</a>,
<a name="l00158"></a>00158                        <span class="keyword">const</span> std::string &amp;suffix = <span class="stringliteral">&quot;&quot;</span>,
<a name="l00159"></a>00159                        <span class="keywordtype">bool</span> withPred = <span class="keyword">true</span>,
<a name="l00160"></a>00160                        <span class="keywordtype">bool</span> withCond64 = <span class="keyword">false</span>,
<a name="l00161"></a>00161                        <a class="code" href="namespaceArmISA.html#ab8f08e777c4753720cff841f81da8e06">ConditionCode</a> cond64 = <a class="code" href="namespaceArmISA.html#ab8f08e777c4753720cff841f81da8e06a3779c35ef415568b58802a6c3da91c4d">COND_UC</a>) <span class="keyword">const</span>;
<a name="l00162"></a>00162     <span class="keywordtype">void</span> <a class="code" href="classArmISA_1_1ArmStaticInst.html#ae7bcb973c05eaba610f0c9bcd5a613d7">printTarget</a>(std::ostream &amp;<a class="code" href="namespaceX86ISA.html#a6b6e6ba763e7eaf46ac5b6372ca98d30">os</a>, <a class="code" href="classm5_1_1params_1_1Addr.html">Addr</a> target,
<a name="l00163"></a>00163                      <span class="keyword">const</span> SymbolTable *symtab) <span class="keyword">const</span>;
<a name="l00164"></a>00164     <span class="keywordtype">void</span> <a class="code" href="classArmISA_1_1ArmStaticInst.html#a5406949b89d21af62d6d0208837130f4">printCondition</a>(std::ostream &amp;<a class="code" href="namespaceX86ISA.html#a6b6e6ba763e7eaf46ac5b6372ca98d30">os</a>, <span class="keywordtype">unsigned</span> code,
<a name="l00165"></a>00165                         <span class="keywordtype">bool</span> noImplicit=<span class="keyword">false</span>) <span class="keyword">const</span>;
<a name="l00166"></a>00166     <span class="keywordtype">void</span> <a class="code" href="classArmISA_1_1ArmStaticInst.html#a2e070f27c98b230d26db666f40256594">printMemSymbol</a>(std::ostream &amp;<a class="code" href="namespaceX86ISA.html#a6b6e6ba763e7eaf46ac5b6372ca98d30">os</a>, <span class="keyword">const</span> SymbolTable *symtab,
<a name="l00167"></a>00167                         <span class="keyword">const</span> std::string &amp;prefix, <span class="keyword">const</span> <a class="code" href="classm5_1_1params_1_1Addr.html">Addr</a> <a class="code" href="namespaceX86ISA.html#ab705917f60c5566f9ce56a93f798b2e2">addr</a>,
<a name="l00168"></a>00168                         <span class="keyword">const</span> std::string &amp;suffix) <span class="keyword">const</span>;
<a name="l00169"></a>00169     <span class="keywordtype">void</span> <a class="code" href="classArmISA_1_1ArmStaticInst.html#aadac34271bfa06cdbf005536896b4a63">printShiftOperand</a>(std::ostream &amp;<a class="code" href="namespaceX86ISA.html#a6b6e6ba763e7eaf46ac5b6372ca98d30">os</a>, <a class="code" href="namespaceArmISA.html#ae64680ba9fb526106829d6bf92fc791b">IntRegIndex</a> <a class="code" href="namespaceArmISA.html#ad546c2cf2168cf2d8ac21b2a9f485e82">rm</a>,
<a name="l00170"></a>00170                            <span class="keywordtype">bool</span> immShift, <a class="code" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> shiftAmt,
<a name="l00171"></a>00171                            <a class="code" href="namespaceArmISA.html#ae64680ba9fb526106829d6bf92fc791b">IntRegIndex</a> <a class="code" href="namespaceArmISA.html#acf2b1073855b77fc0cddb61c70ec5391">rs</a>, <a class="code" href="namespaceArmISA.html#a209d79feaaef0aa2f54ae62e53ee90de">ArmShiftType</a> <a class="code" href="namespaceX86ISA.html#ad805db903f6899f960fd9a982272096a">type</a>) <span class="keyword">const</span>;
<a name="l00172"></a>00172     <span class="keywordtype">void</span> <a class="code" href="classArmISA_1_1ArmStaticInst.html#a911f1c2066f7df1b82ea71902f97e6d0">printExtendOperand</a>(<span class="keywordtype">bool</span> firstOperand, std::ostream &amp;<a class="code" href="namespaceX86ISA.html#a6b6e6ba763e7eaf46ac5b6372ca98d30">os</a>,
<a name="l00173"></a>00173                             <a class="code" href="namespaceArmISA.html#ae64680ba9fb526106829d6bf92fc791b">IntRegIndex</a> <a class="code" href="namespaceArmISA.html#ad546c2cf2168cf2d8ac21b2a9f485e82">rm</a>, <a class="code" href="namespaceArmISA.html#a4420842b5673543552a3aba317c69dbb">ArmExtendType</a> <a class="code" href="namespaceX86ISA.html#ad805db903f6899f960fd9a982272096a">type</a>,
<a name="l00174"></a>00174                             int64_t shiftAmt) <span class="keyword">const</span>;
<a name="l00175"></a>00175 
<a name="l00176"></a>00176 
<a name="l00177"></a>00177     <span class="keywordtype">void</span> <a class="code" href="classArmISA_1_1ArmStaticInst.html#a4acc01aec616addcddc2958cff18ec04">printDataInst</a>(std::ostream &amp;<a class="code" href="namespaceX86ISA.html#a6b6e6ba763e7eaf46ac5b6372ca98d30">os</a>, <span class="keywordtype">bool</span> withImm) <span class="keyword">const</span>;
<a name="l00178"></a>00178     <span class="keywordtype">void</span> <a class="code" href="classArmISA_1_1ArmStaticInst.html#a4acc01aec616addcddc2958cff18ec04">printDataInst</a>(std::ostream &amp;<a class="code" href="namespaceX86ISA.html#a6b6e6ba763e7eaf46ac5b6372ca98d30">os</a>, <span class="keywordtype">bool</span> withImm, <span class="keywordtype">bool</span> immShift, <span class="keywordtype">bool</span> <a class="code" href="namespaceArmISA.html#afaeb18e17f862d8fcb76dfb68a18854f">s</a>,
<a name="l00179"></a>00179                        <a class="code" href="namespaceArmISA.html#ae64680ba9fb526106829d6bf92fc791b">IntRegIndex</a> <a class="code" href="namespaceArmISA.html#a7108a0a03f819a683bb745ab6e02179d">rd</a>, <a class="code" href="namespaceArmISA.html#ae64680ba9fb526106829d6bf92fc791b">IntRegIndex</a> <a class="code" href="namespaceArmISA.html#adf8c6c579ad8729095a637a4f2181211">rn</a>, <a class="code" href="namespaceArmISA.html#ae64680ba9fb526106829d6bf92fc791b">IntRegIndex</a> <a class="code" href="namespaceArmISA.html#ad546c2cf2168cf2d8ac21b2a9f485e82">rm</a>,
<a name="l00180"></a>00180                        <a class="code" href="namespaceArmISA.html#ae64680ba9fb526106829d6bf92fc791b">IntRegIndex</a> <a class="code" href="namespaceArmISA.html#acf2b1073855b77fc0cddb61c70ec5391">rs</a>, <a class="code" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> shiftAmt, <a class="code" href="namespaceArmISA.html#a209d79feaaef0aa2f54ae62e53ee90de">ArmShiftType</a> <a class="code" href="namespaceX86ISA.html#ad805db903f6899f960fd9a982272096a">type</a>,
<a name="l00181"></a>00181                        <a class="code" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="namespaceArmISA.html#a2308526fcc9af84548a72f9ba3102ec1">imm</a>) <span class="keyword">const</span>;
<a name="l00182"></a>00182 
<a name="l00183"></a>00183     <span class="keywordtype">void</span>
<a name="l00184"></a><a class="code" href="classArmISA_1_1ArmStaticInst.html#af04cd01429462d48e635f3e01ced6257">00184</a>     <a class="code" href="classArmISA_1_1ArmStaticInst.html#af04cd01429462d48e635f3e01ced6257">advancePC</a>(<a class="code" href="namespaceAlphaISA.html#af780de49982ecf691215cac9b9dfc615">PCState</a> &amp;pcState)<span class="keyword"> const</span>
<a name="l00185"></a>00185 <span class="keyword">    </span>{
<a name="l00186"></a>00186         pcState.advance();
<a name="l00187"></a>00187     }
<a name="l00188"></a>00188 
<a name="l00189"></a>00189     std::string <a class="code" href="classArmISA_1_1ArmStaticInst.html#a95d323a22a5f07e14d6b4c9385a91896">generateDisassembly</a>(<a class="code" href="classm5_1_1params_1_1Addr.html">Addr</a> <a class="code" href="inorder__dyn__inst_8cc.html#a0c864f905330c0fe3ecc683b7bf8b793">pc</a>, <span class="keyword">const</span> SymbolTable *symtab) <span class="keyword">const</span>;
<a name="l00190"></a>00190 
<a name="l00191"></a>00191     <span class="keyword">static</span> <span class="keyword">inline</span> <a class="code" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>
<a name="l00192"></a><a class="code" href="classArmISA_1_1ArmStaticInst.html#a26cbe697c83efb76534cf501020a9e8c">00192</a>     <a class="code" href="classArmISA_1_1ArmStaticInst.html#a26cbe697c83efb76534cf501020a9e8c">cpsrWriteByInstr</a>(CPSR <a class="code" href="namespaceArmISA.html#ad377bf9b9c48f8cf3e8e918e0847b1fe">cpsr</a>, <a class="code" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="namespaceX86ISA.html#ae13bf1250853ff6b72aabe3c79b587cc">val</a>, SCR <a class="code" href="namespaceArmISA.html#ace0bf26677706ecff809bd4c76d33c8c">scr</a>, NSACR nsacr,
<a name="l00193"></a>00193             uint8_t byteMask, <span class="keywordtype">bool</span> affectState, <span class="keywordtype">bool</span> <a class="code" href="namespaceArmISA.html#a5c0063e75cc368c01fa3a96930b13593">nmfi</a>, <a class="code" href="classThreadContext.html">ThreadContext</a> *<a class="code" href="namespaceArmISA.html#a5aff829af55e65b802d83dfcef4e9dd0">tc</a>)
<a name="l00194"></a>00194     {
<a name="l00195"></a>00195         <span class="keywordtype">bool</span> privileged   = (cpsr.mode != <a class="code" href="namespaceArmISA.html#ae306b3353ed3d62bb2e6de130b3c9eaaa06c431ef2d3daa0430be10958afb75da">MODE_USER</a>);
<a name="l00196"></a>00196         <span class="keywordtype">bool</span> haveVirt     = <a class="code" href="classArmSystem.html#afef641e959fe33dee8702b9bb5e1b9e4">ArmSystem::haveVirtualization</a>(tc);
<a name="l00197"></a>00197         <span class="keywordtype">bool</span> haveSecurity = <a class="code" href="classArmSystem.html#ae08900555a461016d6648524cba6e74c">ArmSystem::haveSecurity</a>(tc);
<a name="l00198"></a>00198         <span class="keywordtype">bool</span> isSecure     = <a class="code" href="namespaceArmISA.html#abed19d0288e553ad67d221ac6a16a801">inSecureState</a>(scr, cpsr) || !haveSecurity;
<a name="l00199"></a>00199 
<a name="l00200"></a>00200         <a class="code" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> bitMask = 0;
<a name="l00201"></a>00201 
<a name="l00202"></a>00202         <span class="keywordflow">if</span> (<a class="code" href="bitfield_8hh.html#a4ee0dc0723e11679c52429d5f8e05123">bits</a>(byteMask, 3)) {
<a name="l00203"></a>00203             <span class="keywordtype">unsigned</span> lowIdx = affectState ? 24 : 27;
<a name="l00204"></a>00204             bitMask = bitMask | <a class="code" href="namespaceArmISA.html#a9534dbda5e7db9881c7955c6e08cfdc0">mask</a>(31, lowIdx);
<a name="l00205"></a>00205         }
<a name="l00206"></a>00206         <span class="keywordflow">if</span> (<a class="code" href="bitfield_8hh.html#a4ee0dc0723e11679c52429d5f8e05123">bits</a>(byteMask, 2)) {
<a name="l00207"></a>00207             bitMask = bitMask | <a class="code" href="namespaceArmISA.html#a9534dbda5e7db9881c7955c6e08cfdc0">mask</a>(19, 16);
<a name="l00208"></a>00208         }
<a name="l00209"></a>00209         <span class="keywordflow">if</span> (<a class="code" href="bitfield_8hh.html#a4ee0dc0723e11679c52429d5f8e05123">bits</a>(byteMask, 1)) {
<a name="l00210"></a>00210             <span class="keywordtype">unsigned</span> highIdx = affectState ? 15 : 9;
<a name="l00211"></a>00211             <span class="keywordtype">unsigned</span> lowIdx = (privileged &amp;&amp; (isSecure || scr.aw || haveVirt))
<a name="l00212"></a>00212                             ? 8 : 9;
<a name="l00213"></a>00213             bitMask = bitMask | <a class="code" href="namespaceArmISA.html#a9534dbda5e7db9881c7955c6e08cfdc0">mask</a>(highIdx, lowIdx);
<a name="l00214"></a>00214         }
<a name="l00215"></a>00215         <span class="keywordflow">if</span> (<a class="code" href="bitfield_8hh.html#a4ee0dc0723e11679c52429d5f8e05123">bits</a>(byteMask, 0)) {
<a name="l00216"></a>00216             <span class="keywordflow">if</span> (privileged) {
<a name="l00217"></a>00217                 bitMask |= 1 &lt;&lt; 7;
<a name="l00218"></a>00218                 <span class="keywordflow">if</span> ( (!nmfi || !((val &gt;&gt; 6) &amp; 0x1)) &amp;&amp;
<a name="l00219"></a>00219                      (isSecure || scr.fw || haveVirt) ) {
<a name="l00220"></a>00220                     bitMask |= 1 &lt;&lt; 6;
<a name="l00221"></a>00221                 }
<a name="l00222"></a>00222                 <span class="comment">// Now check the new mode is allowed</span>
<a name="l00223"></a>00223                 <a class="code" href="namespaceArmISA.html#ae306b3353ed3d62bb2e6de130b3c9eaa">OperatingMode</a> newMode = (<a class="code" href="namespaceArmISA.html#ae306b3353ed3d62bb2e6de130b3c9eaa">OperatingMode</a>) (val &amp; <a class="code" href="namespaceArmISA.html#a9534dbda5e7db9881c7955c6e08cfdc0">mask</a>(5));
<a name="l00224"></a>00224                 <a class="code" href="namespaceArmISA.html#ae306b3353ed3d62bb2e6de130b3c9eaa">OperatingMode</a> oldMode = (<a class="code" href="namespaceArmISA.html#ae306b3353ed3d62bb2e6de130b3c9eaa">OperatingMode</a>)(<a class="code" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)cpsr.mode;
<a name="l00225"></a>00225                 <span class="keywordflow">if</span> (!<a class="code" href="namespaceArmISA.html#ac753a7ae3018771649a66cbd269008fe">badMode</a>(newMode)) {
<a name="l00226"></a>00226                     <span class="keywordtype">bool</span> validModeChange = <span class="keyword">true</span>;
<a name="l00227"></a>00227                     <span class="comment">// Check for attempts to enter modes only permitted in</span>
<a name="l00228"></a>00228                     <span class="comment">// Secure state from Non-secure state. These are Monitor</span>
<a name="l00229"></a>00229                     <span class="comment">// mode (&apos;10110&apos;), and FIQ mode (&apos;10001&apos;) if the Security</span>
<a name="l00230"></a>00230                     <span class="comment">// Extensions have reserved it.</span>
<a name="l00231"></a>00231                     <span class="keywordflow">if</span> (!isSecure &amp;&amp; newMode == <a class="code" href="namespaceArmISA.html#ae306b3353ed3d62bb2e6de130b3c9eaaa5cb887fd4bf61d41bdf6b2d617d9fb33">MODE_MON</a>)
<a name="l00232"></a>00232                         validModeChange = <span class="keyword">false</span>;
<a name="l00233"></a>00233                     <span class="keywordflow">if</span> (!isSecure &amp;&amp; newMode == <a class="code" href="namespaceArmISA.html#ae306b3353ed3d62bb2e6de130b3c9eaaa114f4eed33e46c8994d1c28ea790ae69">MODE_FIQ</a> &amp;&amp; nsacr.rfr == <span class="charliteral">&apos;1&apos;</span>)
<a name="l00234"></a>00234                         validModeChange = <span class="keyword">false</span>;
<a name="l00235"></a>00235                     <span class="comment">// There is no Hyp mode (&apos;11010&apos;) in Secure state, so that</span>
<a name="l00236"></a>00236                     <span class="comment">// is UNPREDICTABLE</span>
<a name="l00237"></a>00237                     <span class="keywordflow">if</span> (scr.ns == <span class="charliteral">&apos;0&apos;</span> &amp;&amp; newMode == <a class="code" href="namespaceArmISA.html#ae306b3353ed3d62bb2e6de130b3c9eaaa1978fe9b066f3cfc8ad44f06e8a0e199">MODE_HYP</a>)
<a name="l00238"></a>00238                         validModeChange = <span class="keyword">false</span>;
<a name="l00239"></a>00239                     <span class="comment">// Cannot move into Hyp mode directly from a Non-secure</span>
<a name="l00240"></a>00240                     <span class="comment">// PL1 mode</span>
<a name="l00241"></a>00241                     <span class="keywordflow">if</span> (!isSecure &amp;&amp; oldMode != <a class="code" href="namespaceArmISA.html#ae306b3353ed3d62bb2e6de130b3c9eaaa1978fe9b066f3cfc8ad44f06e8a0e199">MODE_HYP</a> &amp;&amp; newMode == <a class="code" href="namespaceArmISA.html#ae306b3353ed3d62bb2e6de130b3c9eaaa1978fe9b066f3cfc8ad44f06e8a0e199">MODE_HYP</a>)
<a name="l00242"></a>00242                         validModeChange = <span class="keyword">false</span>;
<a name="l00243"></a>00243                     <span class="comment">// Cannot move out of Hyp mode with this function except</span>
<a name="l00244"></a>00244                     <span class="comment">// on an exception return</span>
<a name="l00245"></a>00245                     <span class="keywordflow">if</span> (oldMode == <a class="code" href="namespaceArmISA.html#ae306b3353ed3d62bb2e6de130b3c9eaaa1978fe9b066f3cfc8ad44f06e8a0e199">MODE_HYP</a> &amp;&amp; newMode != <a class="code" href="namespaceArmISA.html#ae306b3353ed3d62bb2e6de130b3c9eaaa1978fe9b066f3cfc8ad44f06e8a0e199">MODE_HYP</a> &amp;&amp; !affectState)
<a name="l00246"></a>00246                         validModeChange = <span class="keyword">false</span>;
<a name="l00247"></a>00247                     <span class="comment">// Must not change to 64 bit when running in 32 bit mode</span>
<a name="l00248"></a>00248                     <span class="keywordflow">if</span> (!opModeIs64(oldMode) &amp;&amp; opModeIs64(newMode))
<a name="l00249"></a>00249                         validModeChange = <span class="keyword">false</span>;
<a name="l00250"></a>00250 
<a name="l00251"></a>00251                     <span class="comment">// If we passed all of the above then set the bit mask to</span>
<a name="l00252"></a>00252                     <span class="comment">// copy the mode accross</span>
<a name="l00253"></a>00253                     <span class="keywordflow">if</span> (validModeChange) {
<a name="l00254"></a>00254                         bitMask = bitMask | <a class="code" href="namespaceArmISA.html#a9534dbda5e7db9881c7955c6e08cfdc0">mask</a>(5);
<a name="l00255"></a>00255                     } <span class="keywordflow">else</span> {
<a name="l00256"></a>00256                         <a class="code" href="base_2misc_8hh.html#abb243c15dfbeedf4ae64aa213f4f18c7">warn_once</a>(<span class="stringliteral">&quot;Illegal change to CPSR mode attempted\n&quot;</span>);
<a name="l00257"></a>00257                     }
<a name="l00258"></a>00258                 } <span class="keywordflow">else</span> {
<a name="l00259"></a>00259                     <a class="code" href="base_2misc_8hh.html#abb243c15dfbeedf4ae64aa213f4f18c7">warn_once</a>(<span class="stringliteral">&quot;Ignoring write of bad mode to CPSR.\n&quot;</span>);
<a name="l00260"></a>00260                 }
<a name="l00261"></a>00261             }
<a name="l00262"></a>00262             <span class="keywordflow">if</span> (affectState)
<a name="l00263"></a>00263                 bitMask = bitMask | (1 &lt;&lt; 5);
<a name="l00264"></a>00264         }
<a name="l00265"></a>00265 
<a name="l00266"></a>00266         <span class="keywordflow">return</span> ((<a class="code" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)cpsr &amp; ~bitMask) | (val &amp; bitMask);
<a name="l00267"></a>00267     }
<a name="l00268"></a>00268 
<a name="l00269"></a>00269     <span class="keyword">static</span> <span class="keyword">inline</span> <a class="code" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>
<a name="l00270"></a><a class="code" href="classArmISA_1_1ArmStaticInst.html#a2fd5209011bb73f8cccbb7c3ff60a553">00270</a>     <a class="code" href="classArmISA_1_1ArmStaticInst.html#a2fd5209011bb73f8cccbb7c3ff60a553">spsrWriteByInstr</a>(<a class="code" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> spsr, <a class="code" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> <a class="code" href="namespaceX86ISA.html#ae13bf1250853ff6b72aabe3c79b587cc">val</a>,
<a name="l00271"></a>00271             uint8_t byteMask, <span class="keywordtype">bool</span> affectState)
<a name="l00272"></a>00272     {
<a name="l00273"></a>00273         <a class="code" href="Type_8hh.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> bitMask = 0;
<a name="l00274"></a>00274 
<a name="l00275"></a>00275         <span class="keywordflow">if</span> (<a class="code" href="bitfield_8hh.html#a4ee0dc0723e11679c52429d5f8e05123">bits</a>(byteMask, 3))
<a name="l00276"></a>00276             bitMask = bitMask | <a class="code" href="namespaceArmISA.html#a9534dbda5e7db9881c7955c6e08cfdc0">mask</a>(31, 24);
<a name="l00277"></a>00277         <span class="keywordflow">if</span> (<a class="code" href="bitfield_8hh.html#a4ee0dc0723e11679c52429d5f8e05123">bits</a>(byteMask, 2))
<a name="l00278"></a>00278             bitMask = bitMask | <a class="code" href="namespaceArmISA.html#a9534dbda5e7db9881c7955c6e08cfdc0">mask</a>(19, 16);
<a name="l00279"></a>00279         <span class="keywordflow">if</span> (<a class="code" href="bitfield_8hh.html#a4ee0dc0723e11679c52429d5f8e05123">bits</a>(byteMask, 1))
<a name="l00280"></a>00280             bitMask = bitMask | <a class="code" href="namespaceArmISA.html#a9534dbda5e7db9881c7955c6e08cfdc0">mask</a>(15, 8);
<a name="l00281"></a>00281         <span class="keywordflow">if</span> (<a class="code" href="bitfield_8hh.html#a4ee0dc0723e11679c52429d5f8e05123">bits</a>(byteMask, 0))
<a name="l00282"></a>00282             bitMask = bitMask | <a class="code" href="namespaceArmISA.html#a9534dbda5e7db9881c7955c6e08cfdc0">mask</a>(7, 0);
<a name="l00283"></a>00283 
<a name="l00284"></a>00284         <span class="keywordflow">return</span> ((spsr &amp; ~bitMask) | (val &amp; bitMask));
<a name="l00285"></a>00285     }
<a name="l00286"></a>00286 
<a name="l00287"></a>00287     <span class="keyword">template</span>&lt;<span class="keyword">class</span> XC&gt;
<a name="l00288"></a>00288     <span class="keyword">static</span> <span class="keyword">inline</span> <a class="code" href="classm5_1_1params_1_1Addr.html">Addr</a>
<a name="l00289"></a><a class="code" href="classArmISA_1_1ArmStaticInst.html#a8895f5e6ea72acdc881a4a2811d8061d">00289</a>     <a class="code" href="classArmISA_1_1ArmStaticInst.html#a8895f5e6ea72acdc881a4a2811d8061d">readPC</a>(XC *xc)
<a name="l00290"></a>00290     {
<a name="l00291"></a>00291         <span class="keywordflow">return</span> xc-&gt;pcState().instPC();
<a name="l00292"></a>00292     }
<a name="l00293"></a>00293 
<a name="l00294"></a>00294     <span class="keyword">template</span>&lt;<span class="keyword">class</span> XC&gt;
<a name="l00295"></a>00295     <span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span>
<a name="l00296"></a><a class="code" href="classArmISA_1_1ArmStaticInst.html#a8a008e37d143524d0c3aba6e7c835f44">00296</a>     <a class="code" href="classArmISA_1_1ArmStaticInst.html#a8a008e37d143524d0c3aba6e7c835f44">setNextPC</a>(XC *xc, <a class="code" href="classm5_1_1params_1_1Addr.html">Addr</a> <a class="code" href="namespaceX86ISA.html#ae13bf1250853ff6b72aabe3c79b587cc">val</a>)
<a name="l00297"></a>00297     {
<a name="l00298"></a>00298         <a class="code" href="namespaceAlphaISA.html#af780de49982ecf691215cac9b9dfc615">PCState</a> <a class="code" href="inorder__dyn__inst_8cc.html#a0c864f905330c0fe3ecc683b7bf8b793">pc</a> = xc-&gt;pcState();
<a name="l00299"></a>00299         pc.instNPC(val);
<a name="l00300"></a>00300         xc-&gt;pcState(pc);
<a name="l00301"></a>00301     }
<a name="l00302"></a>00302 
<a name="l00303"></a>00303     <span class="keyword">template</span>&lt;<span class="keyword">class</span> T&gt;
<a name="l00304"></a>00304     <span class="keyword">static</span> <span class="keyword">inline</span> T
<a name="l00305"></a><a class="code" href="classArmISA_1_1ArmStaticInst.html#acf3e010f3f922cce3330ad7e69133c5f">00305</a>     <a class="code" href="classArmISA_1_1ArmStaticInst.html#acf3e010f3f922cce3330ad7e69133c5f">cSwap</a>(T <a class="code" href="namespaceX86ISA.html#ae13bf1250853ff6b72aabe3c79b587cc">val</a>, <span class="keywordtype">bool</span> big)
<a name="l00306"></a>00306     {
<a name="l00307"></a>00307         <span class="keywordflow">if</span> (big) {
<a name="l00308"></a>00308             <span class="keywordflow">return</span> <a class="code" href="namespaceBigEndianGuest.html#ad77d11499d6bfb2b207b17cb7319f5ec">gtobe</a>(val);
<a name="l00309"></a>00309         } <span class="keywordflow">else</span> {
<a name="l00310"></a>00310             <span class="keywordflow">return</span> <a class="code" href="namespaceBigEndianGuest.html#aeab167e8a814d73ceb79ff46de96ba0d">gtole</a>(val);
<a name="l00311"></a>00311         }
<a name="l00312"></a>00312     }
<a name="l00313"></a>00313 
<a name="l00314"></a>00314     <span class="keyword">template</span>&lt;<span class="keyword">class</span> T, <span class="keyword">class</span> E&gt;
<a name="l00315"></a>00315     <span class="keyword">static</span> <span class="keyword">inline</span> T
<a name="l00316"></a><a class="code" href="classArmISA_1_1ArmStaticInst.html#acf3e010f3f922cce3330ad7e69133c5f">00316</a>     <a class="code" href="classArmISA_1_1ArmStaticInst.html#acf3e010f3f922cce3330ad7e69133c5f">cSwap</a>(T <a class="code" href="namespaceX86ISA.html#ae13bf1250853ff6b72aabe3c79b587cc">val</a>, <span class="keywordtype">bool</span> big)
<a name="l00317"></a>00317     {
<a name="l00318"></a>00318         <span class="keyword">const</span> <span class="keywordtype">unsigned</span> <a class="code" href="classRefCounted.html#ad43c3812e6d13e0518d9f8b8f463ffcf">count</a> = <span class="keyword">sizeof</span>(T) / <span class="keyword">sizeof</span>(<a class="code" href="namespaceX86ISA.html#a71b154dead8fe7930c20fe9b4ce8ae3b">E</a>);
<a name="l00319"></a>00319         <span class="keyword">union </span>{
<a name="l00320"></a>00320             T tVal;
<a name="l00321"></a>00321             <a class="code" href="namespaceX86ISA.html#a71b154dead8fe7930c20fe9b4ce8ae3b">E</a> eVals[count];
<a name="l00322"></a>00322         } conv;
<a name="l00323"></a>00323         conv.tVal = <a class="code" href="namespaceBigEndianGuest.html#a10c3370b6af5a1216a2a64c0d379f788">htog</a>(val);
<a name="l00324"></a>00324         <span class="keywordflow">if</span> (big) {
<a name="l00325"></a>00325             <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a> = 0; <a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a> &lt; count; <a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a>++) {
<a name="l00326"></a>00326                 conv.eVals[<a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a>] = <a class="code" href="namespaceBigEndianGuest.html#ad77d11499d6bfb2b207b17cb7319f5ec">gtobe</a>(conv.eVals[<a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a>]);
<a name="l00327"></a>00327             }
<a name="l00328"></a>00328         } <span class="keywordflow">else</span> {
<a name="l00329"></a>00329             <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a> = 0; <a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a> &lt; count; <a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a>++) {
<a name="l00330"></a>00330                 conv.eVals[<a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a>] = <a class="code" href="namespaceBigEndianGuest.html#aeab167e8a814d73ceb79ff46de96ba0d">gtole</a>(conv.eVals[<a class="code" href="namespaceArmISA.html#aca8175497376fbb9f0e71fefa122cef7">i</a>]);
<a name="l00331"></a>00331             }
<a name="l00332"></a>00332         }
<a name="l00333"></a>00333         <span class="keywordflow">return</span> <a class="code" href="namespaceBigEndianGuest.html#adb51b41dd17278558edf419359f52de6">gtoh</a>(conv.tVal);
<a name="l00334"></a>00334     }
<a name="l00335"></a>00335 
<a name="l00336"></a>00336     <span class="comment">// Perform an interworking branch.</span>
<a name="l00337"></a>00337     <span class="keyword">template</span>&lt;<span class="keyword">class</span> XC&gt;
<a name="l00338"></a>00338     <span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span>
<a name="l00339"></a><a class="code" href="classArmISA_1_1ArmStaticInst.html#a7ef87b5f37a06b7143d275af2ab6444a">00339</a>     <a class="code" href="classArmISA_1_1ArmStaticInst.html#a7ef87b5f37a06b7143d275af2ab6444a">setIWNextPC</a>(XC *xc, <a class="code" href="classm5_1_1params_1_1Addr.html">Addr</a> <a class="code" href="namespaceX86ISA.html#ae13bf1250853ff6b72aabe3c79b587cc">val</a>)
<a name="l00340"></a>00340     {
<a name="l00341"></a>00341         <a class="code" href="namespaceAlphaISA.html#af780de49982ecf691215cac9b9dfc615">PCState</a> <a class="code" href="inorder__dyn__inst_8cc.html#a0c864f905330c0fe3ecc683b7bf8b793">pc</a> = xc-&gt;pcState();
<a name="l00342"></a>00342         pc.instIWNPC(val);
<a name="l00343"></a>00343         xc-&gt;pcState(pc);
<a name="l00344"></a>00344     }
<a name="l00345"></a>00345 
<a name="l00346"></a>00346     <span class="comment">// Perform an interworking branch in ARM mode, a regular branch</span>
<a name="l00347"></a>00347     <span class="comment">// otherwise.</span>
<a name="l00348"></a>00348     <span class="keyword">template</span>&lt;<span class="keyword">class</span> XC&gt;
<a name="l00349"></a>00349     <span class="keyword">static</span> <span class="keyword">inline</span> <span class="keywordtype">void</span>
<a name="l00350"></a><a class="code" href="classArmISA_1_1ArmStaticInst.html#a9345b4f7094d39b12eed323ddc30a6bf">00350</a>     <a class="code" href="classArmISA_1_1ArmStaticInst.html#a9345b4f7094d39b12eed323ddc30a6bf">setAIWNextPC</a>(XC *xc, <a class="code" href="classm5_1_1params_1_1Addr.html">Addr</a> <a class="code" href="namespaceX86ISA.html#ae13bf1250853ff6b72aabe3c79b587cc">val</a>)
<a name="l00351"></a>00351     {
<a name="l00352"></a>00352         <a class="code" href="namespaceAlphaISA.html#af780de49982ecf691215cac9b9dfc615">PCState</a> <a class="code" href="inorder__dyn__inst_8cc.html#a0c864f905330c0fe3ecc683b7bf8b793">pc</a> = xc-&gt;pcState();
<a name="l00353"></a>00353         pc.instAIWNPC(val);
<a name="l00354"></a>00354         xc-&gt;pcState(pc);
<a name="l00355"></a>00355     }
<a name="l00356"></a>00356 
<a name="l00357"></a>00357     <span class="keyword">inline</span> <a class="code" href="classRefCountingPtr.html">Fault</a>
<a name="l00358"></a><a class="code" href="classArmISA_1_1ArmStaticInst.html#a620f503b160038dbe4b15bada1adb0c9">00358</a>     <a class="code" href="classArmISA_1_1ArmStaticInst.html#a620f503b160038dbe4b15bada1adb0c9">disabledFault</a>()<span class="keyword"> const</span>
<a name="l00359"></a>00359 <span class="keyword">    </span>{
<a name="l00360"></a>00360         <span class="keywordflow">return</span> <span class="keyword">new</span> <a class="code" href="classArmISA_1_1UndefinedInstruction.html">UndefinedInstruction</a>(<a class="code" href="classStaticInst.html#a744598b194ca3d4201d9414ce4cc4af4" title="The binary machine instruction.">machInst</a>, <span class="keyword">false</span>, <a class="code" href="classStaticInst.html#adfacb526b8ab378bf36f1324303635d0">mnemonic</a>, <span class="keyword">true</span>);
<a name="l00361"></a>00361     }
<a name="l00362"></a>00362 
<a name="l00363"></a>00363   <span class="keyword">public</span>:
<a name="l00364"></a>00364     <span class="keyword">virtual</span> <span class="keywordtype">void</span>
<a name="l00365"></a><a class="code" href="classArmISA_1_1ArmStaticInst.html#afdc526dcb5bdd123d904d20430a4e4eb">00365</a>     <a class="code" href="classArmISA_1_1ArmStaticInst.html#afdc526dcb5bdd123d904d20430a4e4eb">annotateFault</a>(<a class="code" href="classArmISA_1_1ArmFault.html">ArmFault</a> *fault) {}
<a name="l00366"></a>00366 };
<a name="l00367"></a>00367 }
<a name="l00368"></a>00368 
<a name="l00369"></a>00369 <span class="preprocessor">#endif //__ARCH_ARM_INSTS_STATICINST_HH__</span>
</pre></div></div>
<hr size="1"/><address style="text-align: right;"><small>File&nbsp;GEM5&nbsp;Wrapperに対して25 May 2015に生成されました。&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
