============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.10-p001_1
  Generated on:           Nov 25 2024  10:12:04 pm
  Module:                 FADD_dual_mode_pipelined
  Technology library:     fast_vdd1v0 1.0
  Operating conditions:   PVT_1P1V_0C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

            Pin                       Type       Fanout Load Slew Delay Arrival   
                                                        (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------
(clock CLK)                        launch                                     0 R 
(constraint.sdc_line_13_63_1)      ext delay                      +1000    1000 R 
i_A[0]                             in port            4  1.0    0    +0    1000 R 
e_module/i_A[0] 
  gt_40_27_g2187__5526/AN                                            +0    1000   
  gt_40_27_g2187__5526/Y           NOR2BX1HVT         2  0.4   17   +28    1028 R 
  gt_40_27_g2089__5526/A1N                                           +0    1028   
  gt_40_27_g2089__5526/Y           OAI2BB1X1HVT       1  0.2    9   +36    1064 R 
  gt_40_27_g2075__6161/B0                                            +0    1064   
  gt_40_27_g2075__6161/Y           OAI21XLHVT         1  0.2   19   +20    1083 F 
  gt_40_27_g2066__1705/A1                                            +0    1083   
  gt_40_27_g2066__1705/Y           AOI22XLHVT         1  0.2   27   +31    1114 R 
  gt_40_27_g2060__8428/A1                                            +0    1114   
  gt_40_27_g2060__8428/Y           OAI22XLHVT         1  0.2   26   +34    1148 F 
  gt_40_27_g2059__4319/B                                             +0    1148   
  gt_40_27_g2059__4319/Y           NAND2BXLHVT        1  0.4   14   +20    1168 R 
  gt_40_27_g2058__6260/C0                                            +0    1168   
  gt_40_27_g2058__6260/Y           OAI211X1HVT        1  0.2   33   +32    1199 F 
  gt_40_27_g2057__5107/B                                             +0    1199   
  gt_40_27_g2057__5107/Y           NAND2BXLHVT        1  0.4   15   +23    1222 R 
  gt_40_27_g2056__2398/C0                                            +0    1222   
  gt_40_27_g2056__2398/Y           OAI211X1HVT        1  0.2   33   +32    1254 F 
  gt_40_27_g2055__5477/D                                             +0    1254   
  gt_40_27_g2055__5477/Y           NAND4BXLHVT        1  0.4   21   +25    1279 R 
  gt_40_27_g2054__6417/C0                                            +0    1279   
  gt_40_27_g2054__6417/Y           OAI211X1HVT        1  0.4   38   +38    1316 F 
  gt_40_27_g2053__7410/B1                                            +0    1316   
  gt_40_27_g2053__7410/Y           AOI221X1HVT        1  0.4   45   +50    1366 R 
  gt_40_27_g2052__1666/D                                             +0    1366   
  gt_40_27_g2052__1666/Y           NOR4BX1HVT         1  0.2   16   +27    1393 F 
  gt_40_27_g2051__2346/C0                                            +0    1393   
  gt_40_27_g2051__2346/Y           AOI211XLHVT        1  0.4   44   +36    1430 R 
  gt_40_27_g2050__2883/A2                                            +0    1430   
  gt_40_27_g2050__2883/Y           OAI31X1HVT         1  0.4   28   +37    1467 F 
  gt_40_27_g2049__9945/B1                                            +0    1467   
  gt_40_27_g2049__9945/Y           AOI221X1HVT        1  0.2   37   +43    1509 R 
  gt_40_27_g2048__9315/A1                                            +0    1509   
  gt_40_27_g2048__9315/Y           OAI22XLHVT         1  0.2   26   +38    1547 F 
  gt_40_27_g2047__6161/A1                                            +0    1547   
  gt_40_27_g2047__6161/Y           AOI22XLHVT         1  0.2   27   +33    1580 R 
  gt_40_27_g2046__4733/A1                                            +0    1580   
  gt_40_27_g2046__4733/Y           AO22X2HVT         64 25.2  142  +139    1719 R 
  g10098/A                                                           +0    1719   
  g10098/Y                         INVX2HVT          62 23.6  150  +130    1849 F 
  g9833__5107/B1                                                     +0    1849   
  g9833__5107/Y                    AO22X2HVT         65 24.6  141  +172    2022 F 
  g9808__5526/S0                                                     +0    2022   
  g9808__5526/Y                    MX2XLHVT           2  0.4   11   +69    2091 F 
  g9708__2883/A                                                      +0    2091   
  g9708__2883/Y                    OR4X1HVT           1  0.2   14   +93    2184 F 
  g9696__8246/A                                                      +0    2184   
  g9696__8246/Y                    OR4X1HVT           1  0.4   16   +94    2278 F 
  g9689__5526/D                                                      +0    2278   
  g9689__5526/Y                    NOR4X1HVT          2  0.6   54   +38    2316 R 
  g9687__4319/D                                                      +0    2316   
  g9687__4319/Y                    NAND4BX1HVT        2  0.8   65   +61    2377 F 
  g9685__5107/B0                                                     +0    2377   
  g9685__5107/Y                    OAI31X1HVT         1  0.2   35   +33    2410 R 
e_module/e_small_frac00[1] 
p0/e_small_frac00[1] 
  g710/B1                                                            +0    2410   
  g710/Y                           AOI22XLHVT         1  0.2   49   +28    2438 F 
  g555/B                                                             +0    2438   
  g555/Y                           NOR2XLHVT          1  0.2   24   +32    2470 R 
  a_small_frac00_reg[1]/D     <<<  DFFQXLHVT                         +0    2470   
  a_small_frac00_reg[1]/CK         setup                      100   +19    2489 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock CLK)                        capture                                 2500 R 
                                   uncertainty                      -10    2490 R 
----------------------------------------------------------------------------------
Cost Group   : 'CLK' (path_group 'CLK')
Timing slack :       1ps 
Start-point  : i_A[0]
End-point    : p0/a_small_frac00_reg[1]/D

