INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nages/verilog_projects/Combinational Circuits/Subtractors/Subtractors.srcs/sources_1/new/half_subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nages/verilog_projects/Combinational Circuits/Subtractors/Subtractors.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
