module halfadderc(
    input A,
    input B,
    output reg S,   // Sum
    output reg C    // Carry
);

always @(*) begin
    case ({A, B})
        2'b00: begin S = 0; C = 0; end
        2'b01: begin S = 1; C = 0; end
        2'b10: begin S = 1; C = 0; end
        2'b11: begin S = 0; C = 1; end
        default: begin S = 0; C = 0; end
    endcase
end

endmodule
