

================================================================
== Vivado HLS Report for 'foo'
================================================================
* Date:           Mon Oct 21 23:24:37 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        lab7_2
* Solution:       solution2
* Product family: artix7
* Target device:  xa7a12t-csg325-1Q


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.702|        0.10|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  102|  102|  102|  102|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- L1_L2   |  100|  100|         2|          1|          1|   100|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.66>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([100 x i32]* %in1) nounwind, !map !7"   --->   Operation 5 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([100 x i32]* %in2) nounwind, !map !13"   --->   Operation 6 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([100 x i32]* %out_r) nounwind, !map !17"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @foo_str) nounwind"   --->   Operation 8 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.66ns)   --->   "br label %1" [source/lab7_z2.c:3]   --->   Operation 9 'br' <Predicate = true> <Delay = 1.66>

State 2 <SV = 1> <Delay = 9.70>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i7 [ 0, %0 ], [ %add_ln3, %L2 ]" [source/lab7_z2.c:3]   --->   Operation 10 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%i_0 = phi i4 [ 0, %0 ], [ %select_ln5_1, %L2 ]" [source/lab7_z2.c:5]   --->   Operation 11 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%j_0 = phi i4 [ 0, %0 ], [ %j, %L2 ]"   --->   Operation 12 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.46ns)   --->   "%icmp_ln3 = icmp eq i7 %indvar_flatten, -28" [source/lab7_z2.c:3]   --->   Operation 13 'icmp' 'icmp_ln3' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (2.03ns)   --->   "%add_ln3 = add i7 %indvar_flatten, 1" [source/lab7_z2.c:3]   --->   Operation 14 'add' 'add_ln3' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "br i1 %icmp_ln3, label %2, label %L2" [source/lab7_z2.c:3]   --->   Operation 15 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.77ns)   --->   "%i = add i4 %i_0, 1" [source/lab7_z2.c:3]   --->   Operation 16 'add' 'i' <Predicate = (!icmp_ln3)> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (1.44ns)   --->   "%icmp_ln4 = icmp eq i4 %j_0, -6" [source/lab7_z2.c:4]   --->   Operation 17 'icmp' 'icmp_ln4' <Predicate = (!icmp_ln3)> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.99ns)   --->   "%select_ln5 = select i1 %icmp_ln4, i4 0, i4 %j_0" [source/lab7_z2.c:5]   --->   Operation 18 'select' 'select_ln5' <Predicate = (!icmp_ln3)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.99ns)   --->   "%select_ln5_1 = select i1 %icmp_ln4, i4 %i, i4 %i_0" [source/lab7_z2.c:5]   --->   Operation 19 'select' 'select_ln5_1' <Predicate = (!icmp_ln3)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%tmp = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %select_ln5_1, i3 0)" [source/lab7_z2.c:5]   --->   Operation 20 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln5 = zext i7 %tmp to i8" [source/lab7_z2.c:5]   --->   Operation 21 'zext' 'zext_ln5' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_2 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %select_ln5_1, i1 false)" [source/lab7_z2.c:5]   --->   Operation 22 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln5_1 = zext i5 %tmp_2 to i8" [source/lab7_z2.c:5]   --->   Operation 23 'zext' 'zext_ln5_1' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln5_1 = add i8 %zext_ln5_1, %zext_ln5" [source/lab7_z2.c:5]   --->   Operation 24 'add' 'add_ln5_1' <Predicate = (!icmp_ln3)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln5_2 = zext i4 %select_ln5 to i8" [source/lab7_z2.c:5]   --->   Operation 25 'zext' 'zext_ln5_2' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (3.67ns) (root node of TernaryAdder)   --->   "%add_ln5_2 = add i8 %add_ln5_1, %zext_ln5_2" [source/lab7_z2.c:5]   --->   Operation 26 'add' 'add_ln5_2' <Predicate = (!icmp_ln3)> <Delay = 3.67> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln5_3 = zext i8 %add_ln5_2 to i64" [source/lab7_z2.c:5]   --->   Operation 27 'zext' 'zext_ln5_3' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%in1_addr = getelementptr [100 x i32]* %in1, i64 0, i64 %zext_ln5_3" [source/lab7_z2.c:5]   --->   Operation 28 'getelementptr' 'in1_addr' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%in2_addr = getelementptr [100 x i32]* %in2, i64 0, i64 %zext_ln5_3" [source/lab7_z2.c:5]   --->   Operation 29 'getelementptr' 'in2_addr' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_2 : Operation 30 [2/2] (3.25ns)   --->   "%in1_load = load i32* %in1_addr, align 4" [source/lab7_z2.c:5]   --->   Operation 30 'load' 'in1_load' <Predicate = (!icmp_ln3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 31 [2/2] (3.25ns)   --->   "%in2_load = load i32* %in2_addr, align 4" [source/lab7_z2.c:5]   --->   Operation 31 'load' 'in2_load' <Predicate = (!icmp_ln3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 32 [1/1] (1.77ns)   --->   "%j = add i4 %select_ln5, 1" [source/lab7_z2.c:4]   --->   Operation 32 'add' 'j' <Predicate = (!icmp_ln3)> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 9.21>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @L1_L2_str)"   --->   Operation 33 'specloopname' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind"   --->   Operation 34 'speclooptripcount' 'empty' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str1) nounwind" [source/lab7_z2.c:4]   --->   Operation 35 'specloopname' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([3 x i8]* @p_str1) nounwind" [source/lab7_z2.c:4]   --->   Operation 36 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [source/lab7_z2.c:5]   --->   Operation 37 'specpipeline' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%out_addr = getelementptr [100 x i32]* %out_r, i64 0, i64 %zext_ln5_3" [source/lab7_z2.c:5]   --->   Operation 38 'getelementptr' 'out_addr' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_3 : Operation 39 [1/2] (3.25ns)   --->   "%in1_load = load i32* %in1_addr, align 4" [source/lab7_z2.c:5]   --->   Operation 39 'load' 'in1_load' <Predicate = (!icmp_ln3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 40 [1/2] (3.25ns)   --->   "%in2_load = load i32* %in2_addr, align 4" [source/lab7_z2.c:5]   --->   Operation 40 'load' 'in2_load' <Predicate = (!icmp_ln3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 41 [1/1] (2.70ns)   --->   "%add_ln5 = add nsw i32 %in2_load, %in1_load" [source/lab7_z2.c:5]   --->   Operation 41 'add' 'add_ln5' <Predicate = (!icmp_ln3)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (3.25ns)   --->   "store i32 %add_ln5, i32* %out_addr, align 4" [source/lab7_z2.c:5]   --->   Operation 42 'store' <Predicate = (!icmp_ln3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([3 x i8]* @p_str1, i32 %tmp_1) nounwind" [source/lab7_z2.c:6]   --->   Operation 43 'specregionend' 'empty_2' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 44 'br' <Predicate = (!icmp_ln3)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "ret void" [source/lab7_z2.c:8]   --->   Operation 45 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0   (specbitsmap      ) [ 00000]
specbitsmap_ln0   (specbitsmap      ) [ 00000]
specbitsmap_ln0   (specbitsmap      ) [ 00000]
spectopmodule_ln0 (spectopmodule    ) [ 00000]
br_ln3            (br               ) [ 01110]
indvar_flatten    (phi              ) [ 00100]
i_0               (phi              ) [ 00100]
j_0               (phi              ) [ 00100]
icmp_ln3          (icmp             ) [ 00110]
add_ln3           (add              ) [ 01110]
br_ln3            (br               ) [ 00000]
i                 (add              ) [ 00000]
icmp_ln4          (icmp             ) [ 00000]
select_ln5        (select           ) [ 00000]
select_ln5_1      (select           ) [ 01110]
tmp               (bitconcatenate   ) [ 00000]
zext_ln5          (zext             ) [ 00000]
tmp_2             (bitconcatenate   ) [ 00000]
zext_ln5_1        (zext             ) [ 00000]
add_ln5_1         (add              ) [ 00000]
zext_ln5_2        (zext             ) [ 00000]
add_ln5_2         (add              ) [ 00000]
zext_ln5_3        (zext             ) [ 00110]
in1_addr          (getelementptr    ) [ 00110]
in2_addr          (getelementptr    ) [ 00110]
j                 (add              ) [ 01110]
specloopname_ln0  (specloopname     ) [ 00000]
empty             (speclooptripcount) [ 00000]
specloopname_ln4  (specloopname     ) [ 00000]
tmp_1             (specregionbegin  ) [ 00000]
specpipeline_ln5  (specpipeline     ) [ 00000]
out_addr          (getelementptr    ) [ 00000]
in1_load          (load             ) [ 00000]
in2_load          (load             ) [ 00000]
add_ln5           (add              ) [ 00000]
store_ln5         (store            ) [ 00000]
empty_2           (specregionend    ) [ 00000]
br_ln0            (br               ) [ 01110]
ret_ln8           (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="out_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="foo_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="L1_L2_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="in1_addr_gep_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="32" slack="0"/>
<pin id="60" dir="0" index="1" bw="1" slack="0"/>
<pin id="61" dir="0" index="2" bw="8" slack="0"/>
<pin id="62" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in1_addr/2 "/>
</bind>
</comp>

<comp id="65" class="1004" name="in2_addr_gep_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="32" slack="0"/>
<pin id="67" dir="0" index="1" bw="1" slack="0"/>
<pin id="68" dir="0" index="2" bw="8" slack="0"/>
<pin id="69" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in2_addr/2 "/>
</bind>
</comp>

<comp id="72" class="1004" name="grp_access_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="7" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="75" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="76" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in1_load/2 "/>
</bind>
</comp>

<comp id="78" class="1004" name="grp_access_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="7" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="81" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="82" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in2_load/2 "/>
</bind>
</comp>

<comp id="84" class="1004" name="out_addr_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="8" slack="1"/>
<pin id="88" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_addr/3 "/>
</bind>
</comp>

<comp id="91" class="1004" name="store_ln5_access_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="7" slack="0"/>
<pin id="93" dir="0" index="1" bw="32" slack="0"/>
<pin id="94" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="95" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln5/3 "/>
</bind>
</comp>

<comp id="97" class="1005" name="indvar_flatten_reg_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="7" slack="1"/>
<pin id="99" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="101" class="1004" name="indvar_flatten_phi_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="1" slack="1"/>
<pin id="103" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="104" dir="0" index="2" bw="7" slack="0"/>
<pin id="105" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="106" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="108" class="1005" name="i_0_reg_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="4" slack="1"/>
<pin id="110" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="112" class="1004" name="i_0_phi_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="1"/>
<pin id="114" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="115" dir="0" index="2" bw="4" slack="0"/>
<pin id="116" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="117" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="119" class="1005" name="j_0_reg_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="4" slack="1"/>
<pin id="121" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="123" class="1004" name="j_0_phi_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="1" slack="1"/>
<pin id="125" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="126" dir="0" index="2" bw="4" slack="0"/>
<pin id="127" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="128" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="icmp_ln3_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="7" slack="0"/>
<pin id="132" dir="0" index="1" bw="6" slack="0"/>
<pin id="133" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln3/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="add_ln3_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="7" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln3/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="i_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="4" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="icmp_ln4_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="4" slack="0"/>
<pin id="150" dir="0" index="1" bw="4" slack="0"/>
<pin id="151" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln4/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="select_ln5_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="0" index="2" bw="4" slack="0"/>
<pin id="158" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln5/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="select_ln5_1_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="0" index="1" bw="4" slack="0"/>
<pin id="165" dir="0" index="2" bw="4" slack="0"/>
<pin id="166" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln5_1/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="tmp_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="7" slack="0"/>
<pin id="172" dir="0" index="1" bw="4" slack="0"/>
<pin id="173" dir="0" index="2" bw="1" slack="0"/>
<pin id="174" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="zext_ln5_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="7" slack="0"/>
<pin id="180" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln5/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="tmp_2_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="5" slack="0"/>
<pin id="184" dir="0" index="1" bw="4" slack="0"/>
<pin id="185" dir="0" index="2" bw="1" slack="0"/>
<pin id="186" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="zext_ln5_1_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="5" slack="0"/>
<pin id="192" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln5_1/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="add_ln5_1_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="5" slack="0"/>
<pin id="196" dir="0" index="1" bw="7" slack="0"/>
<pin id="197" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln5_1/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="zext_ln5_2_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="4" slack="0"/>
<pin id="202" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln5_2/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="add_ln5_2_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="8" slack="0"/>
<pin id="206" dir="0" index="1" bw="4" slack="0"/>
<pin id="207" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln5_2/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="zext_ln5_3_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="8" slack="0"/>
<pin id="212" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln5_3/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="j_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="4" slack="0"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="add_ln5_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="0"/>
<pin id="224" dir="0" index="1" bw="32" slack="0"/>
<pin id="225" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln5/3 "/>
</bind>
</comp>

<comp id="229" class="1005" name="icmp_ln3_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="1" slack="1"/>
<pin id="231" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln3 "/>
</bind>
</comp>

<comp id="233" class="1005" name="add_ln3_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="7" slack="0"/>
<pin id="235" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln3 "/>
</bind>
</comp>

<comp id="238" class="1005" name="select_ln5_1_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="4" slack="0"/>
<pin id="240" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="select_ln5_1 "/>
</bind>
</comp>

<comp id="243" class="1005" name="zext_ln5_3_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="64" slack="1"/>
<pin id="245" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln5_3 "/>
</bind>
</comp>

<comp id="248" class="1005" name="in1_addr_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="7" slack="1"/>
<pin id="250" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="in1_addr "/>
</bind>
</comp>

<comp id="253" class="1005" name="in2_addr_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="7" slack="1"/>
<pin id="255" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="in2_addr "/>
</bind>
</comp>

<comp id="258" class="1005" name="j_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="4" slack="0"/>
<pin id="260" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="0" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="32" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="70"><net_src comp="2" pin="0"/><net_sink comp="65" pin=0"/></net>

<net id="71"><net_src comp="32" pin="0"/><net_sink comp="65" pin=1"/></net>

<net id="77"><net_src comp="58" pin="3"/><net_sink comp="72" pin=0"/></net>

<net id="83"><net_src comp="65" pin="3"/><net_sink comp="78" pin=0"/></net>

<net id="89"><net_src comp="4" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="32" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="96"><net_src comp="84" pin="3"/><net_sink comp="91" pin=0"/></net>

<net id="100"><net_src comp="12" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="107"><net_src comp="97" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="111"><net_src comp="14" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="118"><net_src comp="108" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="122"><net_src comp="14" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="129"><net_src comp="119" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="134"><net_src comp="101" pin="4"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="16" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="101" pin="4"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="18" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="112" pin="4"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="20" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="123" pin="4"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="22" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="159"><net_src comp="148" pin="2"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="14" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="161"><net_src comp="123" pin="4"/><net_sink comp="154" pin=2"/></net>

<net id="167"><net_src comp="148" pin="2"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="142" pin="2"/><net_sink comp="162" pin=1"/></net>

<net id="169"><net_src comp="112" pin="4"/><net_sink comp="162" pin=2"/></net>

<net id="175"><net_src comp="24" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="162" pin="3"/><net_sink comp="170" pin=1"/></net>

<net id="177"><net_src comp="26" pin="0"/><net_sink comp="170" pin=2"/></net>

<net id="181"><net_src comp="170" pin="3"/><net_sink comp="178" pin=0"/></net>

<net id="187"><net_src comp="28" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="162" pin="3"/><net_sink comp="182" pin=1"/></net>

<net id="189"><net_src comp="30" pin="0"/><net_sink comp="182" pin=2"/></net>

<net id="193"><net_src comp="182" pin="3"/><net_sink comp="190" pin=0"/></net>

<net id="198"><net_src comp="190" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="178" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="203"><net_src comp="154" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="208"><net_src comp="194" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="200" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="213"><net_src comp="204" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="214"><net_src comp="210" pin="1"/><net_sink comp="58" pin=2"/></net>

<net id="215"><net_src comp="210" pin="1"/><net_sink comp="65" pin=2"/></net>

<net id="220"><net_src comp="154" pin="3"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="20" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="78" pin="3"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="72" pin="3"/><net_sink comp="222" pin=1"/></net>

<net id="228"><net_src comp="222" pin="2"/><net_sink comp="91" pin=1"/></net>

<net id="232"><net_src comp="130" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="236"><net_src comp="136" pin="2"/><net_sink comp="233" pin=0"/></net>

<net id="237"><net_src comp="233" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="241"><net_src comp="162" pin="3"/><net_sink comp="238" pin=0"/></net>

<net id="242"><net_src comp="238" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="246"><net_src comp="210" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="251"><net_src comp="58" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="72" pin=0"/></net>

<net id="256"><net_src comp="65" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="261"><net_src comp="216" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="123" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_r | {3 }
 - Input state : 
	Port: foo : in1 | {2 3 }
	Port: foo : in2 | {2 3 }
  - Chain level:
	State 1
	State 2
		icmp_ln3 : 1
		add_ln3 : 1
		br_ln3 : 2
		i : 1
		icmp_ln4 : 1
		select_ln5 : 2
		select_ln5_1 : 2
		tmp : 3
		zext_ln5 : 4
		tmp_2 : 3
		zext_ln5_1 : 4
		add_ln5_1 : 5
		zext_ln5_2 : 3
		add_ln5_2 : 6
		zext_ln5_3 : 7
		in1_addr : 8
		in2_addr : 8
		in1_load : 9
		in2_load : 9
		j : 3
	State 3
		add_ln5 : 1
		store_ln5 : 2
		empty_2 : 1
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|          |    add_ln3_fu_136   |    0    |    15   |
|          |       i_fu_142      |    0    |    13   |
|    add   |   add_ln5_1_fu_194  |    0    |    8    |
|          |   add_ln5_2_fu_204  |    0    |    8    |
|          |       j_fu_216      |    0    |    13   |
|          |    add_ln5_fu_222   |    0    |    39   |
|----------|---------------------|---------|---------|
|   icmp   |   icmp_ln3_fu_130   |    0    |    11   |
|          |   icmp_ln4_fu_148   |    0    |    9    |
|----------|---------------------|---------|---------|
|  select  |  select_ln5_fu_154  |    0    |    4    |
|          | select_ln5_1_fu_162 |    0    |    4    |
|----------|---------------------|---------|---------|
|bitconcatenate|      tmp_fu_170     |    0    |    0    |
|          |     tmp_2_fu_182    |    0    |    0    |
|----------|---------------------|---------|---------|
|          |   zext_ln5_fu_178   |    0    |    0    |
|   zext   |  zext_ln5_1_fu_190  |    0    |    0    |
|          |  zext_ln5_2_fu_200  |    0    |    0    |
|          |  zext_ln5_3_fu_210  |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |   124   |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|   add_ln3_reg_233   |    7   |
|     i_0_reg_108     |    4   |
|   icmp_ln3_reg_229  |    1   |
|   in1_addr_reg_248  |    7   |
|   in2_addr_reg_253  |    7   |
|indvar_flatten_reg_97|    7   |
|     j_0_reg_119     |    4   |
|      j_reg_258      |    4   |
| select_ln5_1_reg_238|    4   |
|  zext_ln5_3_reg_243 |   64   |
+---------------------+--------+
|        Total        |   109  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_72 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_78 |  p0  |   2  |   7  |   14   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   28   ||  3.328  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   124  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   18   |
|  Register |    -   |   109  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   109  |   142  |
+-----------+--------+--------+--------+
