{:input (genetic.crossover/dumb-crossover 1273214364 (genetic.mutation/change-constant-value 1673778805 (genetic.mutation/change-constant-value 1880459976 (genetic.mutation/change-constant-value 1692461434 (genetic.mutation/change-constant-value 1432476812 (genetic.representation/genetic-representation "examples/58179.C2FA80B0.blif"))))) (genetic.mutation/change-constant-value 1692461434 (genetic.mutation/change-constant-value 1432476812 (genetic.representation/genetic-representation "examples/58179.C2FA80B0.blif")))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire:missing_edge , wire1_34, wire2_39, \\wire3_:missing , wire5_49, wire6_23, wire8_49, wire9_41, wire10_49, wire49_19, \\wire:missing_28_35_25_43_47_31 , wire48_74, \\wire50_:missing , wire52_84, \\wire53_:missing , \\wire:missing_55_88_68_72_77_85 , wire57_75, wire58_87);\n  wire \\:missing_edge ;\n  output wire10_49;\n  wire wire10_49;\n  wire wire12_49;\n  wire \\wire12_:missing ;\n  wire wire13_42;\n  wire wire13_43;\n  wire wire14_44;\n  wire wire14_45;\n  wire wire14_49;\n  wire \\wire15_:missing ;\n  wire wire16_22;\n  wire wire16_49;\n  wire \\wire16_:missing ;\n  wire wire17_26;\n  wire wire17_49;\n  wire \\wire18_:missing ;\n  input wire1_34;\n  wire wire1_34;\n  wire \\wire26_:missing ;\n  input wire2_39;\n  wire wire2_39;\n  wire wire32_33;\n  wire \\wire38_:missing ;\n  input \\wire3_:missing ;\n  wire \\wire3_:missing ;\n  input wire48_74;\n  wire wire48_74;\n  wire wire49_18;\n  input wire49_19;\n  wire wire49_19;\n  wire wire49_20;\n  wire wire49_22;\n  wire wire49_23;\n  wire wire49_24;\n  wire wire49_27;\n  wire wire49_29;\n  wire wire49_32;\n  wire wire49_36;\n  wire wire49_37;\n  wire wire49_38;\n  wire wire49_40;\n  wire wire49_41;\n  wire wire49_46;\n  wire wire49_67;\n  wire wire49_73;\n  wire wire49_76;\n  wire wire49_82;\n  wire wire49_83;\n  wire wire49_86;\n  wire wire49_89;\n  wire wire49_91;\n  wire wire49_92;\n  input \\wire50_:missing ;\n  wire \\wire50_:missing ;\n  input wire52_84;\n  wire wire52_84;\n  input \\wire53_:missing ;\n  wire \\wire53_:missing ;\n  output wire57_75;\n  wire wire57_75;\n  output wire58_87;\n  wire wire58_87;\n  output wire5_49;\n  wire wire5_49;\n  wire wire62_69;\n  wire wire62_71;\n  wire wire62_72;\n  wire wire63_49;\n  wire wire64_76;\n  wire wire64_77;\n  wire \\wire64_:missing ;\n  wire wire65_49;\n  wire wire65_82;\n  wire wire66_84;\n  wire wire66_85;\n  wire wire69_70;\n  output wire6_23;\n  wire wire6_23;\n  wire \\wire73_:missing ;\n  wire \\wire78_:missing ;\n  wire wire80_81;\n  wire wire86_87;\n  output wire8_49;\n  wire wire8_49;\n  wire \\wire90_:missing ;\n  output wire9_41;\n  wire wire9_41;\n  wire \\wire:missing_19 ;\n  wire \\wire:missing_21 ;\n  wire \\wire:missing_24 ;\n  wire \\wire:missing_25 ;\n  wire \\wire:missing_27 ;\n  wire \\wire:missing_28 ;\n  input \\wire:missing_28_35_25_43_47_31 ;\n  wire \\wire:missing_28_35_25_43_47_31 ;\n  wire \\wire:missing_31 ;\n  wire \\wire:missing_35 ;\n  wire \\wire:missing_37 ;\n  input \\wire:missing_55_88_68_72_77_85 ;\n  wire \\wire:missing_55_88_68_72_77_85 ;\n  wire \\wire:missing_67 ;\n  wire \\wire:missing_68 ;\n  wire \\wire:missing_70 ;\n  wire \\wire:missing_79 ;\n  wire \\wire:missing_81 ;\n  wire \\wire:missing_91 ;\n  inout \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\wire12_:missing  = 4'h8 >> { wire12_49, wire12_49 };\n  assign \\wire:missing_edge  = 4'h8 >> { wire13_43, wire13_42 };\n  assign wire14_44 = 4'h8 >> { wire14_49, wire14_45 };\n  assign wire62_69 = 4'h8 >> { wire62_72, wire62_71 };\n  assign \\wire:missing_edge  = 4'h8 >> { wire63_49, \\wire:missing_edge  };\n  assign \\wire64_:missing  = 4'h8 >> { wire64_77, wire64_76 };\n  assign \\wire:missing_edge  = 4'h8 >> { wire65_49, wire65_82 };\n  assign \\wire15_:missing  = 4'h8 >> { \\wire:missing_edge , \\wire:missing_edge  };\n  assign \\wire:missing_edge  = 4'h8 >> { wire66_85, wire66_84 };\n  assign \\wire16_:missing  = 4'h8 >> { wire16_49, wire16_22 };\n  assign wire17_26 = 4'h8 >> { wire17_49, wire17_49 };\n  assign \\wire:missing_edge  = 1'h1;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = wire49_92;\n  assign \\wire:missing_91  = wire49_91;\n  assign \\wire90_:missing  = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = wire49_89;\n  assign \\wire:missing_edge  = \\wire:missing_55_88_68_72_77_85 ;\n  assign wire58_87 = wire86_87;\n  assign wire86_87 = wire49_86;\n  assign wire66_85 = \\wire:missing_55_88_68_72_77_85 ;\n  assign wire66_84 = wire52_84;\n  assign \\wire:missing_edge  = wire49_83;\n  assign wire65_82 = wire49_82;\n  assign \\wire:missing_81  = wire80_81;\n  assign wire80_81 = \\wire:missing_edge ;\n  assign \\wire:missing_79  = \\wire:missing_edge ;\n  assign \\wire78_:missing  = \\wire:missing_edge ;\n  assign wire64_77 = \\wire:missing_55_88_68_72_77_85 ;\n  assign wire64_76 = wire49_76;\n  assign wire57_75 = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = wire48_74;\n  assign \\wire73_:missing  = wire49_73;\n  assign wire62_72 = \\wire:missing_55_88_68_72_77_85 ;\n  assign wire62_71 = \\wire:missing_edge ;\n  assign \\wire:missing_70  = wire69_70;\n  assign wire69_70 = wire62_69;\n  assign \\wire:missing_68  = \\wire:missing_55_88_68_72_77_85 ;\n  assign \\wire:missing_67  = wire49_67;\n  assign \\wire:missing_edge  = wire49_46;\n  assign wire14_45 = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = wire14_44;\n  assign wire13_43 = \\wire:missing_28_35_25_43_47_31 ;\n  assign wire13_42 = \\wire:missing_edge ;\n  assign wire9_41 = wire49_41;\n  assign \\wire:missing_edge  = wire49_40;\n  assign \\wire:missing_edge  = wire2_39;\n  assign \\wire38_:missing  = wire49_38;\n  assign \\wire:missing_37  = wire49_37;\n  assign \\wire:missing_edge  = wire49_36;\n  assign \\wire:missing_35  = \\wire:missing_28_35_25_43_47_31 ;\n  assign \\wire:missing_edge  = wire1_34;\n  assign \\wire:missing_edge  = wire32_33;\n  assign wire32_33 = wire49_32;\n  assign \\wire:missing_31  = \\wire:missing_28_35_25_43_47_31 ;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = wire49_29;\n  assign \\wire:missing_28  = \\wire:missing_28_35_25_43_47_31 ;\n  assign \\wire:missing_27  = wire49_27;\n  assign \\wire26_:missing  = wire17_26;\n  assign \\wire:missing_25  = \\wire:missing_28_35_25_43_47_31 ;\n  assign \\wire:missing_24  = wire49_24;\n  assign wire6_23 = wire49_23;\n  assign wire16_22 = wire49_22;\n  assign \\wire:missing_21  = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = wire49_20;\n  assign \\wire:missing_19  = wire49_19;\n  assign \\wire18_:missing  = wire49_18;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount745B5940/F07D6966.v:3.1-182.10\" *)\nmodule postsynth(\\wire:missing_edge , wire1_34, wire2_39, \\wire3_:missing , wire5_49, wire6_23, wire8_49, wire9_41, wire10_49, wire49_19, \\wire:missing_28_35_25_43_47_31 , wire48_74, \\wire50_:missing , wire52_84, \\wire53_:missing , \\wire:missing_55_88_68_72_77_85 , wire57_75, wire58_87);\n  (* src = \"/tmp/fuzzmount745B5940/F07D6966.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount745B5940/F07D6966.v:5.10-5.19\" *)\n  output wire10_49;\n  wire wire10_49;\n  (* src = \"/tmp/fuzzmount745B5940/F07D6966.v:9.8-9.17\" *)\n  wire wire13_42;\n  (* src = \"/tmp/fuzzmount745B5940/F07D6966.v:10.8-10.17\" *)\n  (* unused_bits = \"0\" *)\n  wire wire13_43;\n  (* src = \"/tmp/fuzzmount745B5940/F07D6966.v:11.8-11.17\" *)\n  wire wire14_44;\n  (* src = \"/tmp/fuzzmount745B5940/F07D6966.v:12.8-12.17\" *)\n  wire wire14_45;\n  (* src = \"/tmp/fuzzmount745B5940/F07D6966.v:14.8-14.24\" *)\n  wire \\wire15_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/F07D6966.v:21.9-21.17\" *)\n  input wire1_34;\n  wire wire1_34;\n  (* src = \"/tmp/fuzzmount745B5940/F07D6966.v:24.9-24.17\" *)\n  input wire2_39;\n  wire wire2_39;\n  (* src = \"/tmp/fuzzmount745B5940/F07D6966.v:26.8-26.17\" *)\n  wire wire32_33;\n  (* src = \"/tmp/fuzzmount745B5940/F07D6966.v:28.9-28.24\" *)\n  input \\wire3_:missing ;\n  wire \\wire3_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/F07D6966.v:30.9-30.18\" *)\n  input wire48_74;\n  wire wire48_74;\n  (* src = \"/tmp/fuzzmount745B5940/F07D6966.v:33.9-33.18\" *)\n  input wire49_19;\n  wire wire49_19;\n  (* src = \"/tmp/fuzzmount745B5940/F07D6966.v:35.8-35.17\" *)\n  wire wire49_20;\n  (* src = \"/tmp/fuzzmount745B5940/F07D6966.v:37.8-37.17\" *)\n  wire wire49_23;\n  (* src = \"/tmp/fuzzmount745B5940/F07D6966.v:40.8-40.17\" *)\n  wire wire49_29;\n  (* src = \"/tmp/fuzzmount745B5940/F07D6966.v:41.8-41.17\" *)\n  wire wire49_32;\n  (* src = \"/tmp/fuzzmount745B5940/F07D6966.v:42.8-42.17\" *)\n  wire wire49_36;\n  (* src = \"/tmp/fuzzmount745B5940/F07D6966.v:45.8-45.17\" *)\n  wire wire49_40;\n  (* src = \"/tmp/fuzzmount745B5940/F07D6966.v:46.8-46.17\" *)\n  wire wire49_41;\n  (* src = \"/tmp/fuzzmount745B5940/F07D6966.v:47.8-47.17\" *)\n  wire wire49_46;\n  (* src = \"/tmp/fuzzmount745B5940/F07D6966.v:52.8-52.17\" *)\n  wire wire49_83;\n  (* src = \"/tmp/fuzzmount745B5940/F07D6966.v:53.8-53.17\" *)\n  wire wire49_86;\n  (* src = \"/tmp/fuzzmount745B5940/F07D6966.v:54.8-54.17\" *)\n  wire wire49_89;\n  (* src = \"/tmp/fuzzmount745B5940/F07D6966.v:56.8-56.17\" *)\n  wire wire49_92;\n  (* src = \"/tmp/fuzzmount745B5940/F07D6966.v:57.9-57.25\" *)\n  input \\wire50_:missing ;\n  wire \\wire50_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/F07D6966.v:59.9-59.18\" *)\n  input wire52_84;\n  wire wire52_84;\n  (* src = \"/tmp/fuzzmount745B5940/F07D6966.v:61.9-61.25\" *)\n  input \\wire53_:missing ;\n  wire \\wire53_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/F07D6966.v:63.10-63.19\" *)\n  output wire57_75;\n  wire wire57_75;\n  (* src = \"/tmp/fuzzmount745B5940/F07D6966.v:65.10-65.19\" *)\n  output wire58_87;\n  wire wire58_87;\n  (* src = \"/tmp/fuzzmount745B5940/F07D6966.v:67.10-67.18\" *)\n  output wire5_49;\n  wire wire5_49;\n  (* src = \"/tmp/fuzzmount745B5940/F07D6966.v:69.8-69.17\" *)\n  wire wire62_69;\n  (* src = \"/tmp/fuzzmount745B5940/F07D6966.v:70.8-70.17\" *)\n  wire wire62_71;\n  (* src = \"/tmp/fuzzmount745B5940/F07D6966.v:71.8-71.17\" *)\n  wire wire62_72;\n  (* src = \"/tmp/fuzzmount745B5940/F07D6966.v:74.8-74.17\" *)\n  wire wire64_77;\n  (* src = \"/tmp/fuzzmount745B5940/F07D6966.v:78.8-78.17\" *)\n  (* unused_bits = \"0\" *)\n  wire wire66_84;\n  (* src = \"/tmp/fuzzmount745B5940/F07D6966.v:79.8-79.17\" *)\n  wire wire66_85;\n  (* src = \"/tmp/fuzzmount745B5940/F07D6966.v:80.8-80.17\" *)\n  wire wire69_70;\n  (* src = \"/tmp/fuzzmount745B5940/F07D6966.v:81.10-81.18\" *)\n  output wire6_23;\n  wire wire6_23;\n  (* src = \"/tmp/fuzzmount745B5940/F07D6966.v:84.8-84.24\" *)\n  wire \\wire78_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/F07D6966.v:85.8-85.17\" *)\n  wire wire80_81;\n  (* src = \"/tmp/fuzzmount745B5940/F07D6966.v:86.8-86.17\" *)\n  wire wire86_87;\n  (* src = \"/tmp/fuzzmount745B5940/F07D6966.v:87.10-87.18\" *)\n  output wire8_49;\n  wire wire8_49;\n  (* src = \"/tmp/fuzzmount745B5940/F07D6966.v:89.8-89.24\" *)\n  wire \\wire90_:missing ;\n  (* src = \"/tmp/fuzzmount745B5940/F07D6966.v:90.10-90.18\" *)\n  output wire9_41;\n  wire wire9_41;\n  (* src = \"/tmp/fuzzmount745B5940/F07D6966.v:92.8-92.24\" *)\n  (* unused_bits = \"0\" *)\n  wire \\wire:missing_19 ;\n  (* src = \"/tmp/fuzzmount745B5940/F07D6966.v:93.8-93.24\" *)\n  wire \\wire:missing_21 ;\n  (* src = \"/tmp/fuzzmount745B5940/F07D6966.v:95.8-95.24\" *)\n  (* unused_bits = \"0\" *)\n  wire \\wire:missing_25 ;\n  (* src = \"/tmp/fuzzmount745B5940/F07D6966.v:97.8-97.24\" *)\n  (* unused_bits = \"0\" *)\n  wire \\wire:missing_28 ;\n  (* src = \"/tmp/fuzzmount745B5940/F07D6966.v:98.9-98.40\" *)\n  input \\wire:missing_28_35_25_43_47_31 ;\n  wire \\wire:missing_28_35_25_43_47_31 ;\n  (* src = \"/tmp/fuzzmount745B5940/F07D6966.v:100.8-100.24\" *)\n  (* unused_bits = \"0\" *)\n  wire \\wire:missing_31 ;\n  (* src = \"/tmp/fuzzmount745B5940/F07D6966.v:101.8-101.24\" *)\n  (* unused_bits = \"0\" *)\n  wire \\wire:missing_35 ;\n  (* src = \"/tmp/fuzzmount745B5940/F07D6966.v:103.9-103.40\" *)\n  input \\wire:missing_55_88_68_72_77_85 ;\n  wire \\wire:missing_55_88_68_72_77_85 ;\n  (* src = \"/tmp/fuzzmount745B5940/F07D6966.v:106.8-106.24\" *)\n  wire \\wire:missing_68 ;\n  (* src = \"/tmp/fuzzmount745B5940/F07D6966.v:107.8-107.24\" *)\n  wire \\wire:missing_70 ;\n  (* src = \"/tmp/fuzzmount745B5940/F07D6966.v:108.8-108.24\" *)\n  wire \\wire:missing_79 ;\n  (* src = \"/tmp/fuzzmount745B5940/F07D6966.v:109.8-109.24\" *)\n  wire \\wire:missing_81 ;\n  (* src = \"/tmp/fuzzmount745B5940/F07D6966.v:111.9-111.27\" *)\n  inout \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire10_49 = 1'hx;\n  assign wire13_42 = 1'h1;\n  assign wire13_43 = \\wire:missing_28_35_25_43_47_31 ;\n  assign wire14_44 = 1'h1;\n  assign wire14_45 = 1'h1;\n  assign \\wire15_:missing  = 1'h1;\n  assign wire1_34 = 1'h1;\n  assign wire2_39 = 1'h1;\n  assign wire32_33 = 1'h1;\n  assign wire48_74 = 1'h1;\n  assign wire49_20 = 1'h1;\n  assign wire49_23 = 1'hx;\n  assign wire49_29 = 1'h1;\n  assign wire49_32 = 1'h1;\n  assign wire49_36 = 1'h1;\n  assign wire49_40 = 1'h1;\n  assign wire49_41 = 1'hx;\n  assign wire49_46 = 1'h1;\n  assign wire49_83 = 1'h1;\n  assign wire49_86 = 1'hx;\n  assign wire49_89 = 1'h1;\n  assign wire49_92 = 1'h1;\n  assign wire57_75 = 1'h1;\n  assign wire58_87 = 1'hx;\n  assign wire5_49 = 1'hx;\n  assign wire62_69 = 1'h1;\n  assign wire62_71 = 1'h1;\n  assign wire62_72 = 1'h1;\n  assign wire64_77 = 1'h1;\n  assign wire66_84 = wire52_84;\n  assign wire66_85 = 1'h1;\n  assign wire69_70 = 1'h1;\n  assign wire6_23 = 1'hx;\n  assign \\wire78_:missing  = 1'h1;\n  assign wire80_81 = 1'h1;\n  assign wire86_87 = 1'hx;\n  assign wire8_49 = 1'hx;\n  assign \\wire90_:missing  = 1'h1;\n  assign wire9_41 = 1'hx;\n  assign \\wire:missing_19  = wire49_19;\n  assign \\wire:missing_21  = 1'h1;\n  assign \\wire:missing_25  = \\wire:missing_28_35_25_43_47_31 ;\n  assign \\wire:missing_28  = \\wire:missing_28_35_25_43_47_31 ;\n  assign \\wire:missing_31  = \\wire:missing_28_35_25_43_47_31 ;\n  assign \\wire:missing_35  = \\wire:missing_28_35_25_43_47_31 ;\n  assign \\wire:missing_55_88_68_72_77_85  = 1'h1;\n  assign \\wire:missing_68  = 1'h1;\n  assign \\wire:missing_70  = 1'h1;\n  assign \\wire:missing_79  = 1'h1;\n  assign \\wire:missing_81  = 1'h1;\n  assign \\wire:missing_edge  = 1'h1;\nendmodule\n", :proof {:exit 2, :out "SBY 23:58:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpsqg92el8] Copy '/tmp/fuzzmount745B5940/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpsqg92el8/src/top.v'.\nSBY 23:58:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpsqg92el8] Copy '/tmp/fuzzmount745B5940/F07D6966.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpsqg92el8/src/F07D6966.v'.\nSBY 23:58:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpsqg92el8] Copy '/tmp/fuzzmount745B5940/F07D6966.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpsqg92el8/src/F07D6966.post.v'.\nSBY 23:58:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpsqg92el8] engine_0: abc pdr\nSBY 23:58:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpsqg92el8] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpsqg92el8/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY 23:58:39 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpsqg92el8] base: /tmp/fuzzmount745B5940/top.v:42: Warning: Identifier `\\clk' is implicitly declared.\nSBY 23:58:39 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpsqg92el8] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount745B5940/F07D6966.v:121$94_Y [0] between cell $shr$/tmp/fuzzmount745B5940/F07D6966.v:121$94.Y and constant 1'1 in presynth: Resolved using constant.\nSBY 23:58:39 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpsqg92el8] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount745B5940/F07D6966.v:119$92_Y [0] between cell $shr$/tmp/fuzzmount745B5940/F07D6966.v:119$92.Y and constant 1'1 in presynth: Resolved using constant.\nSBY 23:58:39 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpsqg92el8] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount745B5940/F07D6966.v:117$90_Y [0] between cell $shr$/tmp/fuzzmount745B5940/F07D6966.v:117$90.Y and constant 1'1 in presynth: Resolved using constant.\nSBY 23:58:39 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpsqg92el8] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount745B5940/F07D6966.v:115$88_Y [0] between cell $shr$/tmp/fuzzmount745B5940/F07D6966.v:115$88.Y and constant 1'1 in presynth: Resolved using constant.\nSBY 23:58:39 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpsqg92el8] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount745B5940/F07D6966.v:114$87_Y [0] between cell $shr$/tmp/fuzzmount745B5940/F07D6966.v:114$87.Y and constant 1'1 in presynth: Resolved using constant.\nSBY 23:58:39 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpsqg92el8] base: Warning: Wire presynth.\\wire9_41 is used but has no driver.\nSBY 23:58:39 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpsqg92el8] base: Warning: Wire presynth.\\wire8_49 is used but has no driver.\nSBY 23:58:39 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpsqg92el8] base: Warning: Wire presynth.\\wire6_23 is used but has no driver.\nSBY 23:58:39 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpsqg92el8] base: Warning: Wire presynth.\\wire5_49 is used but has no driver.\nSBY 23:58:39 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpsqg92el8] base: Warning: Wire presynth.\\wire58_87 is used but has no driver.\nSBY 23:58:39 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpsqg92el8] base: Warning: Wire presynth.\\wire10_49 is used but has no driver.\nSBY 23:58:39 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpsqg92el8] base: Warning: Wire top.\\clk is used but has no driver.\nSBY 23:58:39 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpsqg92el8] base: Warning: Wire top.\\y_post_10 is used but has no driver.\nSBY 23:58:39 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpsqg92el8] base: Warning: Wire top.\\y_pre_10 is used but has no driver.\nSBY 23:58:39 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpsqg92el8] base: Warning: Wire top.\\y_post_9 is used but has no driver.\nSBY 23:58:39 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpsqg92el8] base: Warning: Wire top.\\y_pre_9 is used but has no driver.\nSBY 23:58:39 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpsqg92el8] base: Warning: Wire top.\\y_post_6 is used but has no driver.\nSBY 23:58:39 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpsqg92el8] base: Warning: Wire top.\\y_pre_6 is used but has no driver.\nSBY 23:58:39 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpsqg92el8] base: Warning: Wire top.\\y_post_2 is used but has no driver.\nSBY 23:58:39 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpsqg92el8] base: Warning: Wire top.\\y_pre_2 is used but has no driver.\nSBY 23:58:40 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpsqg92el8] base: finished (returncode=0)\nSBY 23:58:40 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpsqg92el8] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpsqg92el8/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY 23:58:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpsqg92el8] aig: Warning: Wire presynth.\\wire9_41 is used but has no driver.\nSBY 23:58:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpsqg92el8] aig: Warning: Wire presynth.\\wire8_49 is used but has no driver.\nSBY 23:58:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpsqg92el8] aig: Warning: Wire presynth.\\wire6_23 is used but has no driver.\nSBY 23:58:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpsqg92el8] aig: Warning: Wire presynth.\\wire5_49 is used but has no driver.\nSBY 23:58:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpsqg92el8] aig: Warning: Wire presynth.\\wire58_87 is used but has no driver.\nSBY 23:58:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpsqg92el8] aig: Warning: Wire presynth.\\wire10_49 is used but has no driver.\nSBY 23:58:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpsqg92el8] aig: Warning: Wire top.\\y_post_10 is used but has no driver.\nSBY 23:58:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpsqg92el8] aig: Warning: Wire top.\\y_pre_10 is used but has no driver.\nSBY 23:58:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpsqg92el8] aig: Warning: Wire top.\\y_post_9 is used but has no driver.\nSBY 23:58:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpsqg92el8] aig: Warning: Wire top.\\y_pre_9 is used but has no driver.\nSBY 23:58:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpsqg92el8] aig: Warning: Wire top.\\y_post_6 is used but has no driver.\nSBY 23:58:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpsqg92el8] aig: Warning: Wire top.\\y_pre_6 is used but has no driver.\nSBY 23:58:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpsqg92el8] aig: Warning: Wire top.\\y_post_2 is used but has no driver.\nSBY 23:58:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpsqg92el8] aig: Warning: Wire top.\\y_pre_2 is used but has no driver.\nSBY 23:58:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpsqg92el8] aig: Warning: Wire top.\\clk is used but has no driver.\nSBY 23:58:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpsqg92el8] aig: finished (returncode=0)\nSBY 23:58:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpsqg92el8] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpsqg92el8; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY 23:58:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpsqg92el8] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY 23:58:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpsqg92el8] engine_0: Warning: The network has no constraints.\nSBY 23:58:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpsqg92el8] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY 23:58:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpsqg92el8] engine_0: finished (returncode=0)\nSBY 23:58:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpsqg92el8] engine_0: Status returned by engine: FAIL\nSBY 23:58:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpsqg92el8] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:04 (4)\nSBY 23:58:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpsqg92el8] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY 23:58:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpsqg92el8] summary: engine_0 (abc pdr) returned FAIL\nSBY 23:58:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpsqg92el8] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpsqg92el8'.\nSBY 23:58:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpsqg92el8] DONE (FAIL, rc=2)\n", :err ""}}}