--Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------
--Tool Version: Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
--Date        : Wed Sep 17 13:40:32 2025
--Host        : LAPTOP-1SQM85NC running 64-bit major release  (build 9200)
--Command     : generate_target BF_Test2.bd
--Design      : BF_Test2
--Purpose     : IP block netlist
----------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity BF_Test2 is
  port (
    A : out STD_LOGIC_VECTOR ( 21 downto 0 );
    CE_n : out STD_LOGIC;
    DQ_i : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DQ_o : out STD_LOGIC_VECTOR ( 15 downto 0 );
    DQ_t : out STD_LOGIC_VECTOR ( 15 downto 0 );
    WE_n : out STD_LOGIC;
    btn0 : in STD_LOGIC;
    led0 : out STD_LOGIC;
    led1 : out STD_LOGIC;
    scl_i : in STD_LOGIC;
    scl_o : out STD_LOGIC;
    scl_t : out STD_LOGIC;
    sda_i : in STD_LOGIC;
    sda_o : out STD_LOGIC;
    sda_t : out STD_LOGIC;
    sysclk : in STD_LOGIC;
    uart_rxd_out : out STD_LOGIC
  );
  attribute CORE_GENERATION_INFO : string;
  attribute CORE_GENERATION_INFO of BF_Test2 : entity is "BF_Test2,IP_Integrator,{x_ipVendor=xilinx.com,x_ipLibrary=BlockDiagram,x_ipName=BF_Test2,x_ipVersion=1.00.a,x_ipLanguage=VHDL,numBlks=11,numReposBlks=11,numNonXlnxBlks=0,numHierBlks=0,maxHierDepth=0,numSysgenBlks=0,numHlsBlks=0,numHdlrefBlks=11,numPkgbdBlks=0,bdsource=USER,synth_mode=Hierarchical}";
  attribute HW_HANDOFF : string;
  attribute HW_HANDOFF of BF_Test2 : entity is "BF_Test2.hwdef";
end BF_Test2;

architecture STRUCTURE of BF_Test2 is
  component BF_Test2_BF_Data_Collector_Dr_0_0 is
  port (
    sysclk : in STD_LOGIC;
    reset_n : in STD_LOGIC;
    data_ready : in STD_LOGIC;
    i_dump : in STD_LOGIC;
    i_BF_data : in STD_LOGIC_VECTOR ( 46 downto 0 );
    o_BF_data : out STD_LOGIC_VECTOR ( 197 downto 0 );
    o_BF_drive : out STD_LOGIC;
    led1 : out STD_LOGIC
  );
  end component BF_Test2_BF_Data_Collector_Dr_0_0;
  component BF_Test2_BF_formatter_0_0 is
  port (
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    BF_packet_got : in STD_LOGIC;
    SRAM_data_DV : in STD_LOGIC;
    SRAM_data : in STD_LOGIC_VECTOR ( 197 downto 0 );
    RTC_data_DV : in STD_LOGIC;
    RTC_data : in STD_LOGIC_VECTOR ( 23 downto 0 );
    RTC_request : out STD_LOGIC;
    I2C_read_done : out STD_LOGIC;
    BF_packet_DV : out STD_LOGIC;
    BF_packet : out STD_LOGIC_VECTOR ( 223 downto 0 );
    led1 : out STD_LOGIC
  );
  end component BF_Test2_BF_formatter_0_0;
  component BF_Test2_I2C_full_sensor_data_0_0 is
  port (
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    i_busy : in STD_LOGIC;
    i_data_read : in STD_LOGIC_VECTOR ( 7 downto 0 );
    i_TX_done_HK : in STD_LOGIC;
    i_TX_done_BF : in STD_LOGIC;
    i_TX_done_RAD : in STD_LOGIC;
    i_TX_done_HTR : in STD_LOGIC;
    i_HK_RTC_request : in STD_LOGIC;
    i_BF_RTC_request : in STD_LOGIC;
    i_RAD_RTC_request : in STD_LOGIC;
    i_HK_ALT_request : in STD_LOGIC;
    i_HK_TEMP_request : in STD_LOGIC;
    i_HTR_TEMP_request : in STD_LOGIC;
    o_i2c_ena : out STD_LOGIC;
    o_i2c_address : out STD_LOGIC_VECTOR ( 6 downto 0 );
    o_i2c_rw : out STD_LOGIC;
    o_i2c_data_wr : out STD_LOGIC_VECTOR ( 7 downto 0 );
    o_TX_DV_HK : out STD_LOGIC;
    o_TX_DV_BF : out STD_LOGIC;
    o_TX_DV_RAD : out STD_LOGIC;
    o_TX_DV_HTR : out STD_LOGIC;
    o_TX_RTC_data : out STD_LOGIC_VECTOR ( 23 downto 0 );
    o_TX_ALT_data : out STD_LOGIC_VECTOR ( 23 downto 0 );
    o_TX_TEMP_data : out STD_LOGIC_VECTOR ( 31 downto 0 );
    led2 : out STD_LOGIC
  );
  end component BF_Test2_I2C_full_sensor_data_0_0;
  component BF_Test2_I2Cmod_0_0 is
  port (
    sda_i : in STD_LOGIC;
    sda_o : out STD_LOGIC;
    sda_t : out STD_LOGIC;
    scl_i : in STD_LOGIC;
    scl_o : out STD_LOGIC;
    scl_t : out STD_LOGIC;
    sysclk : in STD_LOGIC;
    reset_n : in STD_LOGIC;
    ena : in STD_LOGIC;
    addr : in STD_LOGIC_VECTOR ( 6 downto 0 );
    rw : in STD_LOGIC;
    data_wr : in STD_LOGIC_VECTOR ( 7 downto 0 );
    busy : out STD_LOGIC;
    data_rd : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ack_error : out STD_LOGIC
  );
  end component BF_Test2_I2Cmod_0_0;
  component BF_Test2_Pulse_Per_Second_0_0 is
  port (
    sysclk : in STD_LOGIC;
    reset_n : in STD_LOGIC;
    o_pulse : out STD_LOGIC;
    led0 : out STD_LOGIC
  );
  end component BF_Test2_Pulse_Per_Second_0_0;
  component BF_Test2_Read7_0_0 is
  port (
    sysclk : in STD_LOGIC;
    reset_n : in STD_LOGIC;
    read_complete : out STD_LOGIC;
    write_complete : in STD_LOGIC;
    A : out STD_LOGIC_VECTOR ( 21 downto 0 );
    CE_n : out STD_LOGIC;
    WE_n : out STD_LOGIC;
    DQ_i : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DQ_t : out STD_LOGIC_VECTOR ( 15 downto 0 );
    DQ_o : out STD_LOGIC_VECTOR ( 15 downto 0 );
    o_BF_data : out STD_LOGIC_VECTOR ( 46 downto 0 );
    o_BF_drive : out STD_LOGIC;
    addresses_searched : out STD_LOGIC;
    led0 : out STD_LOGIC;
    led1 : out STD_LOGIC
  );
  end component BF_Test2_Read7_0_0;
  component BF_Test2_RW_ROUTER4_0_0 is
  port (
    sysclk : in STD_LOGIC;
    reset_n : in STD_LOGIC;
    led1 : out STD_LOGIC;
    A : out STD_LOGIC_VECTOR ( 21 downto 0 );
    CE_n : out STD_LOGIC;
    WE_n : out STD_LOGIC;
    DQ_o : out STD_LOGIC_VECTOR ( 15 downto 0 );
    DQ_t : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Toggle : in STD_LOGIC;
    A_write : in STD_LOGIC_VECTOR ( 21 downto 0 );
    CE_n_write : in STD_LOGIC;
    WE_n_write : in STD_LOGIC;
    DQ_o_write : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DQ_t_write : in STD_LOGIC_VECTOR ( 15 downto 0 );
    A_read : in STD_LOGIC_VECTOR ( 21 downto 0 );
    CE_n_read : in STD_LOGIC;
    WE_n_read : in STD_LOGIC;
    DQ_t_read : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DQ_o_read : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  end component BF_Test2_RW_ROUTER4_0_0;
  component BF_Test2_TM_packet_sender_0_0 is
  port (
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    i_HK_data : in STD_LOGIC_VECTOR ( 471 downto 0 );
    i_BF_data : in STD_LOGIC_VECTOR ( 223 downto 0 );
    i_RAD_data : in STD_LOGIC_VECTOR ( 10007 downto 0 );
    i_HK_DV : in STD_LOGIC;
    i_BF_DV : in STD_LOGIC;
    i_RAD_DV : in STD_LOGIC;
    i_TX_done : in STD_LOGIC;
    i_TX_active : in STD_LOGIC;
    o_TX_DV : out STD_LOGIC;
    o_TX_byte : out STD_LOGIC_VECTOR ( 7 downto 0 );
    o_HK_got : out STD_LOGIC;
    o_BF_got : out STD_LOGIC;
    o_RAD_got : out STD_LOGIC;
    led1 : out STD_LOGIC;
    led2 : out STD_LOGIC
  );
  end component BF_Test2_TM_packet_sender_0_0;
  component BF_Test2_UART_TXmod_0_0 is
  port (
    sysclk : in STD_LOGIC;
    i_TX_DV : in STD_LOGIC;
    i_TX_Byte : in STD_LOGIC_VECTOR ( 7 downto 0 );
    o_TX_Active : out STD_LOGIC;
    o_TX_Serial : out STD_LOGIC;
    o_TX_Done : out STD_LOGIC
  );
  end component BF_Test2_UART_TXmod_0_0;
  component BF_Test2_Write7_0_0 is
  port (
    sysclk : in STD_LOGIC;
    reset_n : in STD_LOGIC;
    write_complete : out STD_LOGIC;
    A : out STD_LOGIC_VECTOR ( 21 downto 0 );
    CE_n : out STD_LOGIC;
    WE_n : out STD_LOGIC;
    DQ_o : out STD_LOGIC_VECTOR ( 15 downto 0 );
    DQ_t : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  end component BF_Test2_Write7_0_0;
  component BF_Test2_Switchmod_0_0 is
  port (
    sysclk : in STD_LOGIC;
    i_signal : in STD_LOGIC;
    o_signal : out STD_LOGIC;
    led0 : out STD_LOGIC
  );
  end component BF_Test2_Switchmod_0_0;
  signal BF_Data_Collector_Dr_0_o_BF_data : STD_LOGIC_VECTOR ( 197 downto 0 );
  signal BF_Data_Collector_Dr_0_o_BF_drive : STD_LOGIC;
  signal BF_formatter_0_BF_packet : STD_LOGIC_VECTOR ( 223 downto 0 );
  signal BF_formatter_0_BF_packet_DV : STD_LOGIC;
  signal BF_formatter_0_I2C_read_done : STD_LOGIC;
  signal BF_formatter_0_RTC_request : STD_LOGIC;
  signal I2C_full_sensor_data_0_o_TX_DV_BF : STD_LOGIC;
  signal I2C_full_sensor_data_0_o_TX_RTC_data : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal I2C_full_sensor_data_0_o_i2c_address : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal I2C_full_sensor_data_0_o_i2c_data_wr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal I2C_full_sensor_data_0_o_i2c_ena : STD_LOGIC;
  signal I2C_full_sensor_data_0_o_i2c_rw : STD_LOGIC;
  signal I2Cmod_0_busy : STD_LOGIC;
  signal I2Cmod_0_data_rd : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal Pulse_Per_Second_0_o_pulse : STD_LOGIC;
  signal Read7_0_A : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal Read7_0_CE_n : STD_LOGIC;
  signal Read7_0_DQ_o : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal Read7_0_DQ_t : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal Read7_0_WE_n : STD_LOGIC;
  signal Read7_0_o_BF_data : STD_LOGIC_VECTOR ( 46 downto 0 );
  signal Read7_0_o_BF_drive : STD_LOGIC;
  signal Switchmod_0_o_signal : STD_LOGIC;
  signal TM_packet_sender_0_o_BF_got : STD_LOGIC;
  signal TM_packet_sender_0_o_TX_DV : STD_LOGIC;
  signal TM_packet_sender_0_o_TX_byte : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal UART_TXmod_0_o_TX_Active : STD_LOGIC;
  signal UART_TXmod_0_o_TX_Done : STD_LOGIC;
  signal Write7_0_A : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal Write7_0_CE_n : STD_LOGIC;
  signal Write7_0_DQ_o : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal Write7_0_DQ_t : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal Write7_0_WE_n : STD_LOGIC;
  signal Write7_0_write_complete : STD_LOGIC;
  signal NLW_BF_Data_Collector_Dr_0_led1_UNCONNECTED : STD_LOGIC;
  signal NLW_BF_formatter_0_led1_UNCONNECTED : STD_LOGIC;
  signal NLW_I2C_full_sensor_data_0_led2_UNCONNECTED : STD_LOGIC;
  signal NLW_I2C_full_sensor_data_0_o_TX_DV_HK_UNCONNECTED : STD_LOGIC;
  signal NLW_I2C_full_sensor_data_0_o_TX_DV_HTR_UNCONNECTED : STD_LOGIC;
  signal NLW_I2C_full_sensor_data_0_o_TX_DV_RAD_UNCONNECTED : STD_LOGIC;
  signal NLW_I2C_full_sensor_data_0_o_TX_ALT_data_UNCONNECTED : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal NLW_I2C_full_sensor_data_0_o_TX_TEMP_data_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_I2Cmod_0_ack_error_UNCONNECTED : STD_LOGIC;
  signal NLW_RW_ROUTER4_0_led1_UNCONNECTED : STD_LOGIC;
  signal NLW_Read7_0_addresses_searched_UNCONNECTED : STD_LOGIC;
  signal NLW_Read7_0_led0_UNCONNECTED : STD_LOGIC;
  signal NLW_Read7_0_led1_UNCONNECTED : STD_LOGIC;
  signal NLW_Read7_0_read_complete_UNCONNECTED : STD_LOGIC;
  signal NLW_TM_packet_sender_0_led1_UNCONNECTED : STD_LOGIC;
  signal NLW_TM_packet_sender_0_led2_UNCONNECTED : STD_LOGIC;
  signal NLW_TM_packet_sender_0_o_HK_got_UNCONNECTED : STD_LOGIC;
  signal NLW_TM_packet_sender_0_o_RAD_got_UNCONNECTED : STD_LOGIC;
begin
BF_Data_Collector_Dr_0: component BF_Test2_BF_Data_Collector_Dr_0_0
     port map (
      data_ready => Read7_0_o_BF_drive,
      i_BF_data(46 downto 0) => Read7_0_o_BF_data(46 downto 0),
      i_dump => Pulse_Per_Second_0_o_pulse,
      led1 => NLW_BF_Data_Collector_Dr_0_led1_UNCONNECTED,
      o_BF_data(197 downto 0) => BF_Data_Collector_Dr_0_o_BF_data(197 downto 0),
      o_BF_drive => BF_Data_Collector_Dr_0_o_BF_drive,
      reset_n => Switchmod_0_o_signal,
      sysclk => sysclk
    );
BF_formatter_0: component BF_Test2_BF_formatter_0_0
     port map (
      BF_packet(223 downto 0) => BF_formatter_0_BF_packet(223 downto 0),
      BF_packet_DV => BF_formatter_0_BF_packet_DV,
      BF_packet_got => TM_packet_sender_0_o_BF_got,
      I2C_read_done => BF_formatter_0_I2C_read_done,
      RTC_data(23 downto 0) => I2C_full_sensor_data_0_o_TX_RTC_data(23 downto 0),
      RTC_data_DV => I2C_full_sensor_data_0_o_TX_DV_BF,
      RTC_request => BF_formatter_0_RTC_request,
      SRAM_data(197 downto 0) => BF_Data_Collector_Dr_0_o_BF_data(197 downto 0),
      SRAM_data_DV => BF_Data_Collector_Dr_0_o_BF_drive,
      clk => sysclk,
      led1 => NLW_BF_formatter_0_led1_UNCONNECTED,
      rst => Switchmod_0_o_signal
    );
I2C_full_sensor_data_0: component BF_Test2_I2C_full_sensor_data_0_0
     port map (
      clk => sysclk,
      i_BF_RTC_request => BF_formatter_0_RTC_request,
      i_HK_ALT_request => '0',
      i_HK_RTC_request => '0',
      i_HK_TEMP_request => '0',
      i_HTR_TEMP_request => '0',
      i_RAD_RTC_request => '0',
      i_TX_done_BF => BF_formatter_0_I2C_read_done,
      i_TX_done_HK => '0',
      i_TX_done_HTR => '0',
      i_TX_done_RAD => '0',
      i_busy => I2Cmod_0_busy,
      i_data_read(7 downto 0) => I2Cmod_0_data_rd(7 downto 0),
      led2 => NLW_I2C_full_sensor_data_0_led2_UNCONNECTED,
      o_TX_ALT_data(23 downto 0) => NLW_I2C_full_sensor_data_0_o_TX_ALT_data_UNCONNECTED(23 downto 0),
      o_TX_DV_BF => I2C_full_sensor_data_0_o_TX_DV_BF,
      o_TX_DV_HK => NLW_I2C_full_sensor_data_0_o_TX_DV_HK_UNCONNECTED,
      o_TX_DV_HTR => NLW_I2C_full_sensor_data_0_o_TX_DV_HTR_UNCONNECTED,
      o_TX_DV_RAD => NLW_I2C_full_sensor_data_0_o_TX_DV_RAD_UNCONNECTED,
      o_TX_RTC_data(23 downto 0) => I2C_full_sensor_data_0_o_TX_RTC_data(23 downto 0),
      o_TX_TEMP_data(31 downto 0) => NLW_I2C_full_sensor_data_0_o_TX_TEMP_data_UNCONNECTED(31 downto 0),
      o_i2c_address(6 downto 0) => I2C_full_sensor_data_0_o_i2c_address(6 downto 0),
      o_i2c_data_wr(7 downto 0) => I2C_full_sensor_data_0_o_i2c_data_wr(7 downto 0),
      o_i2c_ena => I2C_full_sensor_data_0_o_i2c_ena,
      o_i2c_rw => I2C_full_sensor_data_0_o_i2c_rw,
      rst => Switchmod_0_o_signal
    );
I2Cmod_0: component BF_Test2_I2Cmod_0_0
     port map (
      ack_error => NLW_I2Cmod_0_ack_error_UNCONNECTED,
      addr(6 downto 0) => I2C_full_sensor_data_0_o_i2c_address(6 downto 0),
      busy => I2Cmod_0_busy,
      data_rd(7 downto 0) => I2Cmod_0_data_rd(7 downto 0),
      data_wr(7 downto 0) => I2C_full_sensor_data_0_o_i2c_data_wr(7 downto 0),
      ena => I2C_full_sensor_data_0_o_i2c_ena,
      reset_n => Switchmod_0_o_signal,
      rw => I2C_full_sensor_data_0_o_i2c_rw,
      scl_i => scl_i,
      scl_o => scl_o,
      scl_t => scl_t,
      sda_i => sda_i,
      sda_o => sda_o,
      sda_t => sda_t,
      sysclk => sysclk
    );
Pulse_Per_Second_0: component BF_Test2_Pulse_Per_Second_0_0
     port map (
      led0 => led1,
      o_pulse => Pulse_Per_Second_0_o_pulse,
      reset_n => Switchmod_0_o_signal,
      sysclk => sysclk
    );
RW_ROUTER4_0: component BF_Test2_RW_ROUTER4_0_0
     port map (
      A(21 downto 0) => A(21 downto 0),
      A_read(21 downto 0) => Read7_0_A(21 downto 0),
      A_write(21 downto 0) => Write7_0_A(21 downto 0),
      CE_n => CE_n,
      CE_n_read => Read7_0_CE_n,
      CE_n_write => Write7_0_CE_n,
      DQ_o(15 downto 0) => DQ_o(15 downto 0),
      DQ_o_read(15 downto 0) => Read7_0_DQ_o(15 downto 0),
      DQ_o_write(15 downto 0) => Write7_0_DQ_o(15 downto 0),
      DQ_t(15 downto 0) => DQ_t(15 downto 0),
      DQ_t_read(15 downto 0) => Read7_0_DQ_t(15 downto 0),
      DQ_t_write(15 downto 0) => Write7_0_DQ_t(15 downto 0),
      Toggle => Write7_0_write_complete,
      WE_n => WE_n,
      WE_n_read => Read7_0_WE_n,
      WE_n_write => Write7_0_WE_n,
      led1 => NLW_RW_ROUTER4_0_led1_UNCONNECTED,
      reset_n => Switchmod_0_o_signal,
      sysclk => sysclk
    );
Read7_0: component BF_Test2_Read7_0_0
     port map (
      A(21 downto 0) => Read7_0_A(21 downto 0),
      CE_n => Read7_0_CE_n,
      DQ_i(15 downto 0) => DQ_i(15 downto 0),
      DQ_o(15 downto 0) => Read7_0_DQ_o(15 downto 0),
      DQ_t(15 downto 0) => Read7_0_DQ_t(15 downto 0),
      WE_n => Read7_0_WE_n,
      addresses_searched => NLW_Read7_0_addresses_searched_UNCONNECTED,
      led0 => NLW_Read7_0_led0_UNCONNECTED,
      led1 => NLW_Read7_0_led1_UNCONNECTED,
      o_BF_data(46 downto 0) => Read7_0_o_BF_data(46 downto 0),
      o_BF_drive => Read7_0_o_BF_drive,
      read_complete => NLW_Read7_0_read_complete_UNCONNECTED,
      reset_n => Switchmod_0_o_signal,
      sysclk => sysclk,
      write_complete => Write7_0_write_complete
    );
Switchmod_0: component BF_Test2_Switchmod_0_0
     port map (
      i_signal => btn0,
      led0 => led0,
      o_signal => Switchmod_0_o_signal,
      sysclk => sysclk
    );
TM_packet_sender_0: component BF_Test2_TM_packet_sender_0_0
     port map (
      clk => sysclk,
      i_BF_DV => BF_formatter_0_BF_packet_DV,
      i_BF_data(223 downto 0) => BF_formatter_0_BF_packet(223 downto 0),
      i_HK_DV => '0',
      i_HK_data(471 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      i_RAD_DV => '0',
      i_RAD_data(10007 downto 0) => B"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      i_TX_active => UART_TXmod_0_o_TX_Active,
      i_TX_done => UART_TXmod_0_o_TX_Done,
      led1 => NLW_TM_packet_sender_0_led1_UNCONNECTED,
      led2 => NLW_TM_packet_sender_0_led2_UNCONNECTED,
      o_BF_got => TM_packet_sender_0_o_BF_got,
      o_HK_got => NLW_TM_packet_sender_0_o_HK_got_UNCONNECTED,
      o_RAD_got => NLW_TM_packet_sender_0_o_RAD_got_UNCONNECTED,
      o_TX_DV => TM_packet_sender_0_o_TX_DV,
      o_TX_byte(7 downto 0) => TM_packet_sender_0_o_TX_byte(7 downto 0),
      rst => Switchmod_0_o_signal
    );
UART_TXmod_0: component BF_Test2_UART_TXmod_0_0
     port map (
      i_TX_Byte(7 downto 0) => TM_packet_sender_0_o_TX_byte(7 downto 0),
      i_TX_DV => TM_packet_sender_0_o_TX_DV,
      o_TX_Active => UART_TXmod_0_o_TX_Active,
      o_TX_Done => UART_TXmod_0_o_TX_Done,
      o_TX_Serial => uart_rxd_out,
      sysclk => sysclk
    );
Write7_0: component BF_Test2_Write7_0_0
     port map (
      A(21 downto 0) => Write7_0_A(21 downto 0),
      CE_n => Write7_0_CE_n,
      DQ_o(15 downto 0) => Write7_0_DQ_o(15 downto 0),
      DQ_t(15 downto 0) => Write7_0_DQ_t(15 downto 0),
      WE_n => Write7_0_WE_n,
      reset_n => Switchmod_0_o_signal,
      sysclk => sysclk,
      write_complete => Write7_0_write_complete
    );
end STRUCTURE;
