

================================================================
== Vivado HLS Report for 'tensor_weight_y'
================================================================
* Date:           Tue Apr 14 19:36:15 2020

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        optical-flow
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7v2000tfhg1761-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.433|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   64|   64|   64|   64|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                                               |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |                   Loop Name                   | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- TENSOR_WEIGHT_Y_OUTER_TENSOR_WEIGHT_Y_INNER  |   62|   62|         4|          1|          1|    60|    yes   |
        +-----------------------------------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   |
+---------------------+---------+-------+---------+---------+
|DSP                  |        -|      -|        -|        -|
|Expression           |        -|     54|        0|     1407|
|FIFO                 |        -|      -|        -|        -|
|Instance             |        -|      -|        -|        -|
|Memory               |       12|      -|        0|        0|
|Multiplexer          |        -|      -|        -|      120|
|Register             |        0|      -|     1427|       64|
+---------------------+---------+-------+---------+---------+
|Total                |       12|     54|     1427|     1591|
+---------------------+---------+-------+---------+---------+
|Available SLR        |      646|    540|   610800|   305400|
+---------------------+---------+-------+---------+---------+
|Utilization SLR (%)  |        1|     10|    ~0   |    ~0   |
+---------------------+---------+-------+---------+---------+
|Available            |     2584|   2160|  2443200|  1221600|
+---------------------+---------+-------+---------+---------+
|Utilization (%)      |    ~0   |      2|    ~0   |    ~0   |
+---------------------+---------+-------+---------+---------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +-------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |       Memory      |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |buf_val_1_val_V_U  |tensor_weight_y_bzec  |        6|  0|   0|    10|  191|     1|         1910|
    |buf_val_2_val_V_U  |tensor_weight_y_bzec  |        6|  0|   0|    10|  191|     1|         1910|
    +-------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total              |                      |       12|  0|   0|    20|  382|     2|         3820|
    +-------------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |p_Val2_1_0_1_i_fu_471_p2          |     *    |      3|  0|  20|          18|          32|
    |p_Val2_1_0_2_i_fu_480_p2          |     *    |      3|  0|  20|          18|          32|
    |p_Val2_1_0_3_i_fu_489_p2          |     *    |      3|  0|  20|          18|          32|
    |p_Val2_1_0_4_i_fu_498_p2          |     *    |      3|  0|  20|          18|          32|
    |p_Val2_1_0_5_i_fu_507_p2          |     *    |      3|  0|  24|          18|          31|
    |p_Val2_1_0_i_fu_462_p2            |     *    |      3|  0|  20|          18|          32|
    |p_Val2_1_1_1_i_fu_549_p2          |     *    |      3|  0|  20|          18|          32|
    |p_Val2_1_1_2_i_fu_582_p2          |     *    |      3|  0|  20|          18|          32|
    |p_Val2_1_1_3_i_fu_615_p2          |     *    |      3|  0|  20|          18|          32|
    |p_Val2_1_1_4_i_fu_648_p2          |     *    |      3|  0|  20|          18|          32|
    |p_Val2_1_1_5_i_fu_681_p2          |     *    |      3|  0|  24|          18|          31|
    |p_Val2_1_1_i_fu_516_p2            |     *    |      3|  0|  20|          18|          32|
    |p_Val2_1_2_1_i_fu_749_p2          |     *    |      3|  0|  20|          18|          32|
    |p_Val2_1_2_2_i_fu_779_p2          |     *    |      3|  0|  20|          18|          32|
    |p_Val2_1_2_3_i_fu_809_p2          |     *    |      3|  0|  20|          18|          32|
    |p_Val2_1_2_4_i_fu_839_p2          |     *    |      3|  0|  20|          18|          32|
    |p_Val2_1_2_5_i_fu_869_p2          |     *    |      3|  0|  24|          18|          31|
    |p_Val2_1_2_i_fu_719_p2            |     *    |      3|  0|  20|          18|          32|
    |c_fu_345_p2                       |     +    |      0|  0|  13|           4|           1|
    |indvar_flatten_next_fu_241_p2     |     +    |      0|  0|  15|           6|           1|
    |p_Val2_2_1_1_i_fu_573_p2          |     +    |      0|  0|  58|          51|          51|
    |p_Val2_2_1_2_i_fu_606_p2          |     +    |      0|  0|  58|          51|          51|
    |p_Val2_2_1_3_i_fu_639_p2          |     +    |      0|  0|  58|          51|          51|
    |p_Val2_2_1_4_i_fu_672_p2          |     +    |      0|  0|  58|          51|          51|
    |p_Val2_2_1_5_i_fu_705_p2          |     +    |      0|  0|  58|          51|          51|
    |p_Val2_2_1_i_fu_540_p2            |     +    |      0|  0|  58|          51|          51|
    |p_Val2_2_2_1_i_fu_914_p2          |     +    |      0|  0|  58|          51|          51|
    |p_Val2_2_2_2_i_fu_936_p2          |     +    |      0|  0|  58|          51|          51|
    |p_Val2_2_2_3_i_fu_958_p2          |     +    |      0|  0|  58|          51|          51|
    |p_Val2_2_2_4_i_fu_980_p2          |     +    |      0|  0|  58|          51|          51|
    |p_Val2_2_2_5_i_fu_1005_p2         |     +    |      0|  0|  58|          51|          51|
    |p_Val2_2_2_i_fu_892_p2            |     +    |      0|  0|  58|          51|          51|
    |r_fu_261_p2                       |     +    |      0|  0|  12|           1|           3|
    |ap_block_state3_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage0_iter3  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_111                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_243                  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op58_read_state3     |    and   |      0|  0|   2|           1|           1|
    |or_cond_i_fu_229_p2               |    and   |      0|  0|   2|           1|           1|
    |or_cond_i_mid1_fu_297_p2          |    and   |      0|  0|   2|           1|           1|
    |exitcond2_i_fu_247_p2             |   icmp   |      0|  0|   9|           4|           4|
    |exitcond_flatten_fu_235_p2        |   icmp   |      0|  0|  11|           6|           4|
    |icmp1_fu_291_p2                   |   icmp   |      0|  0|   8|           2|           1|
    |icmp_fu_223_p2                    |   icmp   |      0|  0|   8|           2|           1|
    |tmp_3_i_fu_317_p2                 |   icmp   |      0|  0|   9|           3|           1|
    |tmp_3_i_mid1_fu_311_p2            |   icmp   |      0|  0|   9|           3|           1|
    |tmp_i_fu_207_p2                   |   icmp   |      0|  0|   9|           3|           3|
    |tmp_i_mid1_fu_267_p2              |   icmp   |      0|  0|   9|           3|           3|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |acc_val_V_0_i_fu_1056_p3          |  select  |      0|  0|  32|           1|          32|
    |acc_val_V_1_i_fu_1049_p3          |  select  |      0|  0|  32|           1|          32|
    |acc_val_V_2_i_fu_1042_p3          |  select  |      0|  0|  32|           1|          32|
    |acc_val_V_3_i_fu_1035_p3          |  select  |      0|  0|  32|           1|          32|
    |acc_val_V_4_i_fu_1028_p3          |  select  |      0|  0|  32|           1|          32|
    |acc_val_V_5_i_fu_1021_p3          |  select  |      0|  0|  32|           1|          32|
    |col_assign_mid2_fu_253_p3         |  select  |      0|  0|   4|           1|           1|
    |or_cond_i_mid2_fu_303_p3          |  select  |      0|  0|   2|           1|           1|
    |r_i_mid2_fu_331_p3                |  select  |      0|  0|   3|           1|           3|
    |tmp_3_i_mid2_fu_323_p3            |  select  |      0|  0|   2|           1|           1|
    |tmp_i_mid2_fu_273_p3              |  select  |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |     54|  0|1407|         996|        1419|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------+----+-----------+-----+-----------+
    |                    Name                    | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                   |  21|          4|    1|          4|
    |ap_done                                     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3                     |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter1_tmp_val_V_4_i_reg_195  |   9|          2|  191|        382|
    |ap_phi_reg_pp0_iter2_tmp_val_V_4_i_reg_195  |   9|          2|  191|        382|
    |col_assign_reg_184                          |   9|          2|    4|          8|
    |indvar_flatten_reg_162                      |   9|          2|    6|         12|
    |out_product_val_V_blk_n                     |   9|          2|    1|          2|
    |r_i_reg_173                                 |   9|          2|    3|          6|
    |real_start                                  |   9|          2|    1|          2|
    |tensor_y_val_V_blk_n                        |   9|          2|    1|          2|
    +--------------------------------------------+----+-----------+-----+-----------+
    |Total                                       | 120|         26|  402|        806|
    +--------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+-----+----+-----+-----------+
    |                    Name                    |  FF | LUT| Bits| Const Bits|
    +--------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                   |    3|   0|    3|          0|
    |ap_done_reg                                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                     |    1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_tmp_val_V_4_i_reg_195  |  191|   0|  191|          0|
    |ap_phi_reg_pp0_iter2_tmp_val_V_4_i_reg_195  |  191|   0|  191|          0|
    |buf_val_1_val_V_add_reg_1112                |    4|   0|    4|          0|
    |buf_val_2_val_V_add_reg_1118                |    4|   0|    4|          0|
    |buf_val_2_val_V_add_reg_1118_pp0_iter1_reg  |    4|   0|    4|          0|
    |col_assign_reg_184                          |    4|   0|    4|          0|
    |exitcond_flatten_reg_1080                   |    1|   0|    1|          0|
    |indvar_flatten_reg_162                      |    6|   0|    6|          0|
    |or_cond_i_mid2_reg_1093                     |    1|   0|    1|          0|
    |p_Val2_1_2_1_i_reg_1204                     |   51|   0|   51|          0|
    |p_Val2_1_2_2_i_reg_1214                     |   51|   0|   51|          0|
    |p_Val2_1_2_3_i_reg_1224                     |   51|   0|   51|          0|
    |p_Val2_1_2_4_i_reg_1234                     |   51|   0|   51|          0|
    |p_Val2_1_2_5_i_reg_1244                     |   50|   0|   50|          0|
    |p_Val2_1_2_i_reg_1194                       |   51|   0|   51|          0|
    |r_i_reg_173                                 |    3|   0|    3|          0|
    |start_once_reg                              |    1|   0|    1|          0|
    |tmp_10_i_reg_1139                           |   32|   0|   32|          0|
    |tmp_10_reg_1239                             |   32|   0|   32|          0|
    |tmp_11_i_reg_1144                           |   32|   0|   32|          0|
    |tmp_11_reg_1249                             |   32|   0|   32|          0|
    |tmp_12_i_reg_1149                           |   32|   0|   32|          0|
    |tmp_14_i_reg_1159                           |   32|   0|   32|          0|
    |tmp_14_reg_1129                             |   32|   0|   32|          0|
    |tmp_15_i_reg_1164                           |   32|   0|   32|          0|
    |tmp_15_reg_1154                             |   32|   0|   32|          0|
    |tmp_16_i_reg_1169                           |   32|   0|   32|          0|
    |tmp_16_reg_1184                             |   31|   0|   31|          0|
    |tmp_17_i_reg_1174                           |   32|   0|   32|          0|
    |tmp_17_reg_1189                             |   31|   0|   31|          0|
    |tmp_3_i_mid2_reg_1103                       |    1|   0|    1|          0|
    |tmp_7_reg_1199                              |   32|   0|   32|          0|
    |tmp_8_reg_1209                              |   32|   0|   32|          0|
    |tmp_9_i_reg_1134                            |   32|   0|   32|          0|
    |tmp_9_reg_1219                              |   32|   0|   32|          0|
    |tmp_i_mid2_reg_1089                         |    1|   0|    1|          0|
    |tmp_s_reg_1229                              |   32|   0|   32|          0|
    |or_cond_i_mid2_reg_1093                     |   64|  32|    1|          0|
    |tmp_3_i_mid2_reg_1103                       |   64|  32|    1|          0|
    +--------------------------------------------+-----+----+-----+-----------+
    |Total                                       | 1427|  64| 1301|          0|
    +--------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+-------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+---------------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs |  tensor_weight_y  | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs |  tensor_weight_y  | return value |
|ap_start                   |  in |    1| ap_ctrl_hs |  tensor_weight_y  | return value |
|start_full_n               |  in |    1| ap_ctrl_hs |  tensor_weight_y  | return value |
|ap_done                    | out |    1| ap_ctrl_hs |  tensor_weight_y  | return value |
|ap_continue                |  in |    1| ap_ctrl_hs |  tensor_weight_y  | return value |
|ap_idle                    | out |    1| ap_ctrl_hs |  tensor_weight_y  | return value |
|ap_ready                   | out |    1| ap_ctrl_hs |  tensor_weight_y  | return value |
|start_out                  | out |    1| ap_ctrl_hs |  tensor_weight_y  | return value |
|start_write                | out |    1| ap_ctrl_hs |  tensor_weight_y  | return value |
|out_product_val_V_dout     |  in |  191|   ap_fifo  | out_product_val_V |    pointer   |
|out_product_val_V_empty_n  |  in |    1|   ap_fifo  | out_product_val_V |    pointer   |
|out_product_val_V_read     | out |    1|   ap_fifo  | out_product_val_V |    pointer   |
|tensor_y_val_V_din         | out |  192|   ap_fifo  |   tensor_y_val_V  |    pointer   |
|tensor_y_val_V_full_n      |  in |    1|   ap_fifo  |   tensor_y_val_V  |    pointer   |
|tensor_y_val_V_write       | out |    1|   ap_fifo  |   tensor_y_val_V  |    pointer   |
+---------------------------+-----+-----+------------+-------------------+--------------+

