Simulator report for lab2_qsim
Sun Nov 09 21:35:28 2025
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 510 nodes    ;
; Simulation Coverage         ;      56.67 % ;
; Total Number of Transitions ; 2001         ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone III  ;
+-----------------------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                                            ;
+--------------------------------------------------------------------------------------------+----------------------------------+---------------+
; Option                                                                                     ; Setting                          ; Default Value ;
+--------------------------------------------------------------------------------------------+----------------------------------+---------------+
; Simulation mode                                                                            ; Functional                       ; Timing        ;
; Start time                                                                                 ; 0 ns                             ; 0 ns          ;
; Simulation results format                                                                  ; VWF                              ;               ;
; Vector input source                                                                        ; H:/lab2_ceg3155_v2/Waveform7.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On                               ; On            ;
; Check outputs                                                                              ; Off                              ; Off           ;
; Report simulation coverage                                                                 ; On                               ; On            ;
; Display complete 1/0 value coverage report                                                 ; On                               ; On            ;
; Display missing 1-value coverage report                                                    ; On                               ; On            ;
; Display missing 0-value coverage report                                                    ; On                               ; On            ;
; Detect setup and hold time violations                                                      ; Off                              ; Off           ;
; Detect glitches                                                                            ; Off                              ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off                              ; Off           ;
; Generate Signal Activity File                                                              ; Off                              ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off                              ; Off           ;
; Group bus channels in simulation results                                                   ; Off                              ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On                               ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE                       ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off                              ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off                              ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto                             ; Auto          ;
; Interconnect Delay Model Type                                                              ; Transport                        ; Transport     ;
; Cell Delay Model Type                                                                      ; Transport                        ; Transport     ;
+--------------------------------------------------------------------------------------------+----------------------------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II 64-Bit to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      56.67 % ;
; Total nodes checked                                 ; 510          ;
; Total output ports checked                          ; 510          ;
; Total output ports with complete 1/0-value coverage ; 289          ;
; Total output ports with no 1/0-value coverage       ; 157          ;
; Total output ports with no 1-value coverage         ; 168          ;
; Total output ports with no 0-value coverage         ; 210          ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                                                                                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                                        ; Output Port Name                                                                                                                                 ; Output Port Type ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; |ALU|GClock                                                                                                                                      ; |ALU|GClock                                                                                                                                      ; out              ;
; |ALU|StartPulse_OnReset:inst12|o_start_pulse                                                                                                     ; |ALU|StartPulse_OnReset:inst12|o_start_pulse                                                                                                     ; out0             ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|sign_applyR5_to4:R_reg_sign|res~0                                                  ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|sign_applyR5_to4:R_reg_sign|res~0                                                  ; out              ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|sign_applyR5_to4:R_reg_sign|res~1                                                  ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|sign_applyR5_to4:R_reg_sign|res~1                                                  ; out              ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|sign_applyR5_to4:R_reg_sign|res~2                                                  ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|sign_applyR5_to4:R_reg_sign|res~2                                                  ; out              ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|sign_applyQ4:Q_reg_sign|sgn~0                                                      ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|sign_applyQ4:Q_reg_sign|sgn~0                                                      ; out              ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|sign_applyQ4:Q_reg_sign|sgn~1                                                      ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|sign_applyQ4:Q_reg_sign|sgn~1                                                      ; out              ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|sign_applyQ4:Q_reg_sign|sgn~2                                                      ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|sign_applyQ4:Q_reg_sign|sgn~2                                                      ; out              ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|dec_counter4:N_cnt|r_cnt[0]                                                        ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|dec_counter4:N_cnt|r_cnt[0]                                                        ; regout           ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|dec_counter4:N_cnt|r_cnt~0                                                         ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|dec_counter4:N_cnt|r_cnt~0                                                         ; out              ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|dec_counter4:N_cnt|r_cnt~1                                                         ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|dec_counter4:N_cnt|r_cnt~1                                                         ; out              ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|dec_counter4:N_cnt|r_cnt~2                                                         ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|dec_counter4:N_cnt|r_cnt~2                                                         ; out              ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|dec_counter4:N_cnt|r_cnt~3                                                         ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|dec_counter4:N_cnt|r_cnt~3                                                         ; out              ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|dec_counter4:N_cnt|r_cnt~5                                                         ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|dec_counter4:N_cnt|r_cnt~5                                                         ; out              ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|dec_counter4:N_cnt|r_cnt~6                                                         ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|dec_counter4:N_cnt|r_cnt~6                                                         ; out              ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|dec_counter4:N_cnt|r_cnt~7                                                         ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|dec_counter4:N_cnt|r_cnt~7                                                         ; out              ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|dec_counter4:N_cnt|r_cnt~9                                                         ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|dec_counter4:N_cnt|r_cnt~9                                                         ; out              ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|dec_counter4:N_cnt|r_cnt~10                                                        ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|dec_counter4:N_cnt|r_cnt~10                                                        ; out              ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|dec_counter4:N_cnt|r_cnt~11                                                        ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|dec_counter4:N_cnt|r_cnt~11                                                        ; out              ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|dec_counter4:N_cnt|r_cnt[2]                                                        ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|dec_counter4:N_cnt|r_cnt[2]                                                        ; regout           ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|dec_counter4:N_cnt|r_cnt[1]                                                        ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|dec_counter4:N_cnt|r_cnt[1]                                                        ; regout           ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|adder_subtractor_5bit:U_ADD|int_B_xor[0]                                           ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|adder_subtractor_5bit:U_ADD|int_B_xor[0]                                           ; out0             ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|adder_subtractor_5bit:U_ADD|int_B_xor[1]                                           ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|adder_subtractor_5bit:U_ADD|int_B_xor[1]                                           ; out0             ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|adder_subtractor_5bit:U_ADD|int_B_xor[2]                                           ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|adder_subtractor_5bit:U_ADD|int_B_xor[2]                                           ; out0             ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|adder_subtractor_5bit:U_ADD|int_B_xor[3]                                           ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|adder_subtractor_5bit:U_ADD|int_B_xor[3]                                           ; out0             ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|adder_subtractor_5bit:U_ADD|RippleAdder_Fivebit:RP|full_adder:FA_4|int_Sum~0       ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|adder_subtractor_5bit:U_ADD|RippleAdder_Fivebit:RP|full_adder:FA_4|int_Sum~0       ; out0             ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|adder_subtractor_5bit:U_ADD|RippleAdder_Fivebit:RP|full_adder:FA_4|o_Sum           ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|adder_subtractor_5bit:U_ADD|RippleAdder_Fivebit:RP|full_adder:FA_4|o_Sum           ; out0             ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|adder_subtractor_5bit:U_ADD|RippleAdder_Fivebit:RP|full_adder:FA_3|int_C1          ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|adder_subtractor_5bit:U_ADD|RippleAdder_Fivebit:RP|full_adder:FA_3|int_C1          ; out0             ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|adder_subtractor_5bit:U_ADD|RippleAdder_Fivebit:RP|full_adder:FA_3|int_C2          ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|adder_subtractor_5bit:U_ADD|RippleAdder_Fivebit:RP|full_adder:FA_3|int_C2          ; out0             ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|adder_subtractor_5bit:U_ADD|RippleAdder_Fivebit:RP|full_adder:FA_3|int_C3          ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|adder_subtractor_5bit:U_ADD|RippleAdder_Fivebit:RP|full_adder:FA_3|int_C3          ; out0             ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|adder_subtractor_5bit:U_ADD|RippleAdder_Fivebit:RP|full_adder:FA_3|int_Carry_out~0 ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|adder_subtractor_5bit:U_ADD|RippleAdder_Fivebit:RP|full_adder:FA_3|int_Carry_out~0 ; out0             ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|adder_subtractor_5bit:U_ADD|RippleAdder_Fivebit:RP|full_adder:FA_3|O_Carry_out     ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|adder_subtractor_5bit:U_ADD|RippleAdder_Fivebit:RP|full_adder:FA_3|O_Carry_out     ; out0             ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|adder_subtractor_5bit:U_ADD|RippleAdder_Fivebit:RP|full_adder:FA_3|int_Sum~0       ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|adder_subtractor_5bit:U_ADD|RippleAdder_Fivebit:RP|full_adder:FA_3|int_Sum~0       ; out0             ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|adder_subtractor_5bit:U_ADD|RippleAdder_Fivebit:RP|full_adder:FA_3|o_Sum           ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|adder_subtractor_5bit:U_ADD|RippleAdder_Fivebit:RP|full_adder:FA_3|o_Sum           ; out0             ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|adder_subtractor_5bit:U_ADD|RippleAdder_Fivebit:RP|full_adder:FA_2|int_C1          ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|adder_subtractor_5bit:U_ADD|RippleAdder_Fivebit:RP|full_adder:FA_2|int_C1          ; out0             ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|adder_subtractor_5bit:U_ADD|RippleAdder_Fivebit:RP|full_adder:FA_2|int_C2          ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|adder_subtractor_5bit:U_ADD|RippleAdder_Fivebit:RP|full_adder:FA_2|int_C2          ; out0             ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|adder_subtractor_5bit:U_ADD|RippleAdder_Fivebit:RP|full_adder:FA_2|int_C3          ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|adder_subtractor_5bit:U_ADD|RippleAdder_Fivebit:RP|full_adder:FA_2|int_C3          ; out0             ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|adder_subtractor_5bit:U_ADD|RippleAdder_Fivebit:RP|full_adder:FA_2|int_Carry_out~0 ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|adder_subtractor_5bit:U_ADD|RippleAdder_Fivebit:RP|full_adder:FA_2|int_Carry_out~0 ; out0             ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|adder_subtractor_5bit:U_ADD|RippleAdder_Fivebit:RP|full_adder:FA_2|O_Carry_out     ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|adder_subtractor_5bit:U_ADD|RippleAdder_Fivebit:RP|full_adder:FA_2|O_Carry_out     ; out0             ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|adder_subtractor_5bit:U_ADD|RippleAdder_Fivebit:RP|full_adder:FA_2|int_Sum~0       ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|adder_subtractor_5bit:U_ADD|RippleAdder_Fivebit:RP|full_adder:FA_2|int_Sum~0       ; out0             ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|adder_subtractor_5bit:U_ADD|RippleAdder_Fivebit:RP|full_adder:FA_2|o_Sum           ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|adder_subtractor_5bit:U_ADD|RippleAdder_Fivebit:RP|full_adder:FA_2|o_Sum           ; out0             ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|adder_subtractor_5bit:U_ADD|RippleAdder_Fivebit:RP|full_adder:FA_1|int_C1          ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|adder_subtractor_5bit:U_ADD|RippleAdder_Fivebit:RP|full_adder:FA_1|int_C1          ; out0             ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|adder_subtractor_5bit:U_ADD|RippleAdder_Fivebit:RP|full_adder:FA_1|int_C2          ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|adder_subtractor_5bit:U_ADD|RippleAdder_Fivebit:RP|full_adder:FA_1|int_C2          ; out0             ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|adder_subtractor_5bit:U_ADD|RippleAdder_Fivebit:RP|full_adder:FA_1|int_C3          ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|adder_subtractor_5bit:U_ADD|RippleAdder_Fivebit:RP|full_adder:FA_1|int_C3          ; out0             ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|adder_subtractor_5bit:U_ADD|RippleAdder_Fivebit:RP|full_adder:FA_1|int_Carry_out~0 ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|adder_subtractor_5bit:U_ADD|RippleAdder_Fivebit:RP|full_adder:FA_1|int_Carry_out~0 ; out0             ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|adder_subtractor_5bit:U_ADD|RippleAdder_Fivebit:RP|full_adder:FA_1|O_Carry_out     ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|adder_subtractor_5bit:U_ADD|RippleAdder_Fivebit:RP|full_adder:FA_1|O_Carry_out     ; out0             ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|adder_subtractor_5bit:U_ADD|RippleAdder_Fivebit:RP|full_adder:FA_1|int_Sum~0       ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|adder_subtractor_5bit:U_ADD|RippleAdder_Fivebit:RP|full_adder:FA_1|int_Sum~0       ; out0             ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|adder_subtractor_5bit:U_ADD|RippleAdder_Fivebit:RP|full_adder:FA_1|o_Sum           ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|adder_subtractor_5bit:U_ADD|RippleAdder_Fivebit:RP|full_adder:FA_1|o_Sum           ; out0             ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|adder_subtractor_5bit:U_ADD|RippleAdder_Fivebit:RP|full_adder:FA_0|int_C1          ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|adder_subtractor_5bit:U_ADD|RippleAdder_Fivebit:RP|full_adder:FA_0|int_C1          ; out0             ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|adder_subtractor_5bit:U_ADD|RippleAdder_Fivebit:RP|full_adder:FA_0|int_C3          ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|adder_subtractor_5bit:U_ADD|RippleAdder_Fivebit:RP|full_adder:FA_0|int_C3          ; out0             ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|adder_subtractor_5bit:U_ADD|RippleAdder_Fivebit:RP|full_adder:FA_0|int_Carry_out~0 ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|adder_subtractor_5bit:U_ADD|RippleAdder_Fivebit:RP|full_adder:FA_0|int_Carry_out~0 ; out0             ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|adder_subtractor_5bit:U_ADD|RippleAdder_Fivebit:RP|full_adder:FA_0|O_Carry_out     ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|adder_subtractor_5bit:U_ADD|RippleAdder_Fivebit:RP|full_adder:FA_0|O_Carry_out     ; out0             ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|adder_subtractor_5bit:U_ADD|RippleAdder_Fivebit:RP|full_adder:FA_0|int_Sum~0       ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|adder_subtractor_5bit:U_ADD|RippleAdder_Fivebit:RP|full_adder:FA_0|int_Sum~0       ; out0             ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|adder_subtractor_5bit:U_ADD|RippleAdder_Fivebit:RP|full_adder:FA_0|o_Sum           ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|adder_subtractor_5bit:U_ADD|RippleAdder_Fivebit:RP|full_adder:FA_0|o_Sum           ; out0             ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|reg4_Q_shift_setlsb:Quotient_reg|nxt~0                                             ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|reg4_Q_shift_setlsb:Quotient_reg|nxt~0                                             ; out              ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|reg4_Q_shift_setlsb:Quotient_reg|r_mag~0                                           ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|reg4_Q_shift_setlsb:Quotient_reg|r_mag~0                                           ; out              ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|reg4_Q_shift_setlsb:Quotient_reg|r_mag~1                                           ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|reg4_Q_shift_setlsb:Quotient_reg|r_mag~1                                           ; out              ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|reg4_Q_shift_setlsb:Quotient_reg|r_mag~2                                           ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|reg4_Q_shift_setlsb:Quotient_reg|r_mag~2                                           ; out              ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|reg4_Q_shift_setlsb:Quotient_reg|r_mag~3                                           ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|reg4_Q_shift_setlsb:Quotient_reg|r_mag~3                                           ; out              ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|reg4_Q_shift_setlsb:Quotient_reg|r_mag~4                                           ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|reg4_Q_shift_setlsb:Quotient_reg|r_mag~4                                           ; out              ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|reg4_Q_shift_setlsb:Quotient_reg|r_mag~5                                           ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|reg4_Q_shift_setlsb:Quotient_reg|r_mag~5                                           ; out              ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|reg4_Q_shift_setlsb:Quotient_reg|r_mag~6                                           ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|reg4_Q_shift_setlsb:Quotient_reg|r_mag~6                                           ; out              ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|reg4_Q_shift_setlsb:Quotient_reg|r_mag~7                                           ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|reg4_Q_shift_setlsb:Quotient_reg|r_mag~7                                           ; out              ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|reg4_Q_shift_setlsb:Quotient_reg|r_mag~8                                           ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|reg4_Q_shift_setlsb:Quotient_reg|r_mag~8                                           ; out              ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|reg4_Q_shift_setlsb:Quotient_reg|r_mag[3]                                          ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|reg4_Q_shift_setlsb:Quotient_reg|r_mag[3]                                          ; regout           ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|reg4_Q_shift_setlsb:Quotient_reg|r_mag[2]                                          ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|reg4_Q_shift_setlsb:Quotient_reg|r_mag[2]                                          ; regout           ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|reg4_Q_shift_setlsb:Quotient_reg|r_mag[1]                                          ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|reg4_Q_shift_setlsb:Quotient_reg|r_mag[1]                                          ; regout           ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|reg4_Q_shift_setlsb:Quotient_reg|r_mag[0]                                          ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|reg4_Q_shift_setlsb:Quotient_reg|r_mag[0]                                          ; regout           ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|reg5_R_shift:Remain_reg|r~0                                                        ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|reg5_R_shift:Remain_reg|r~0                                                        ; out              ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|reg5_R_shift:Remain_reg|r~1                                                        ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|reg5_R_shift:Remain_reg|r~1                                                        ; out              ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|reg5_R_shift:Remain_reg|r~2                                                        ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|reg5_R_shift:Remain_reg|r~2                                                        ; out              ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|reg5_R_shift:Remain_reg|r~3                                                        ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|reg5_R_shift:Remain_reg|r~3                                                        ; out              ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|reg5_R_shift:Remain_reg|r~4                                                        ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|reg5_R_shift:Remain_reg|r~4                                                        ; out              ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|reg5_R_shift:Remain_reg|r~5                                                        ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|reg5_R_shift:Remain_reg|r~5                                                        ; out              ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|reg5_R_shift:Remain_reg|r~6                                                        ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|reg5_R_shift:Remain_reg|r~6                                                        ; out              ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|reg5_R_shift:Remain_reg|r~7                                                        ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|reg5_R_shift:Remain_reg|r~7                                                        ; out              ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|reg5_R_shift:Remain_reg|r~8                                                        ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|reg5_R_shift:Remain_reg|r~8                                                        ; out              ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|reg5_R_shift:Remain_reg|r~9                                                        ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|reg5_R_shift:Remain_reg|r~9                                                        ; out              ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|reg5_R_shift:Remain_reg|r~10                                                       ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|reg5_R_shift:Remain_reg|r~10                                                       ; out              ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|reg5_R_shift:Remain_reg|r~11                                                       ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|reg5_R_shift:Remain_reg|r~11                                                       ; out              ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|reg5_R_shift:Remain_reg|r~12                                                       ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|reg5_R_shift:Remain_reg|r~12                                                       ; out              ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|reg5_R_shift:Remain_reg|r~13                                                       ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|reg5_R_shift:Remain_reg|r~13                                                       ; out              ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|reg5_R_shift:Remain_reg|r~14                                                       ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|reg5_R_shift:Remain_reg|r~14                                                       ; out              ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|reg5_R_shift:Remain_reg|r[4]                                                       ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|reg5_R_shift:Remain_reg|r[4]                                                       ; regout           ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|reg5_R_shift:Remain_reg|r[3]                                                       ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|reg5_R_shift:Remain_reg|r[3]                                                       ; regout           ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|reg5_R_shift:Remain_reg|r[2]                                                       ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|reg5_R_shift:Remain_reg|r[2]                                                       ; regout           ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|reg5_R_shift:Remain_reg|r[1]                                                       ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|reg5_R_shift:Remain_reg|r[1]                                                       ; regout           ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|reg5_R_shift:Remain_reg|r[0]                                                       ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|reg5_R_shift:Remain_reg|r[0]                                                       ; regout           ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Controller:c1|cur.IDLE                                                                           ; |ALU|Division_non_restoring:inst1|Non_Restoring_Controller:c1|cur.IDLE                                                                           ; regout           ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Controller:c1|cur.S0_INIT                                                                        ; |ALU|Division_non_restoring:inst1|Non_Restoring_Controller:c1|cur.S0_INIT                                                                        ; regout           ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Controller:c1|cur.S1_SHIFT                                                                       ; |ALU|Division_non_restoring:inst1|Non_Restoring_Controller:c1|cur.S1_SHIFT                                                                       ; regout           ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Controller:c1|cur.S2_DECIDE                                                                      ; |ALU|Division_non_restoring:inst1|Non_Restoring_Controller:c1|cur.S2_DECIDE                                                                      ; regout           ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Controller:c1|cur.S3_DEC                                                                         ; |ALU|Division_non_restoring:inst1|Non_Restoring_Controller:c1|cur.S3_DEC                                                                         ; regout           ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Controller:c1|cur.S4_FIX                                                                         ; |ALU|Division_non_restoring:inst1|Non_Restoring_Controller:c1|cur.S4_FIX                                                                         ; regout           ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Controller:c1|nxt~0                                                                              ; |ALU|Division_non_restoring:inst1|Non_Restoring_Controller:c1|nxt~0                                                                              ; out              ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Controller:c1|nxt~1                                                                              ; |ALU|Division_non_restoring:inst1|Non_Restoring_Controller:c1|nxt~1                                                                              ; out              ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Controller:c1|nxt~2                                                                              ; |ALU|Division_non_restoring:inst1|Non_Restoring_Controller:c1|nxt~2                                                                              ; out              ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Controller:c1|nxt~3                                                                              ; |ALU|Division_non_restoring:inst1|Non_Restoring_Controller:c1|nxt~3                                                                              ; out              ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Controller:c1|nxt~4                                                                              ; |ALU|Division_non_restoring:inst1|Non_Restoring_Controller:c1|nxt~4                                                                              ; out              ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Controller:c1|nxt~5                                                                              ; |ALU|Division_non_restoring:inst1|Non_Restoring_Controller:c1|nxt~5                                                                              ; out              ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Controller:c1|nxt~6                                                                              ; |ALU|Division_non_restoring:inst1|Non_Restoring_Controller:c1|nxt~6                                                                              ; out              ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Controller:c1|nxt.S0_INIT                                                                        ; |ALU|Division_non_restoring:inst1|Non_Restoring_Controller:c1|nxt.S0_INIT                                                                        ; out              ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Controller:c1|ctrl_inlsb                                                                         ; |ALU|Division_non_restoring:inst1|Non_Restoring_Controller:c1|ctrl_inlsb                                                                         ; out              ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Controller:c1|ctrl_sub                                                                           ; |ALU|Division_non_restoring:inst1|Non_Restoring_Controller:c1|ctrl_sub                                                                           ; out              ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Controller:c1|cur.S5_LATCH                                                                       ; |ALU|Division_non_restoring:inst1|Non_Restoring_Controller:c1|cur.S5_LATCH                                                                       ; regout           ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Controller:c1|cur~0                                                                              ; |ALU|Division_non_restoring:inst1|Non_Restoring_Controller:c1|cur~0                                                                              ; out0             ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Controller:c1|nxt~8                                                                              ; |ALU|Division_non_restoring:inst1|Non_Restoring_Controller:c1|nxt~8                                                                              ; out0             ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Controller:c1|cur.S0_INIT~0                                                                      ; |ALU|Division_non_restoring:inst1|Non_Restoring_Controller:c1|cur.S0_INIT~0                                                                      ; out0             ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Controller:c1|ctrl_clearR                                                                        ; |ALU|Division_non_restoring:inst1|Non_Restoring_Controller:c1|ctrl_clearR                                                                        ; out0             ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Controller:c1|ctrl_shiftQ                                                                        ; |ALU|Division_non_restoring:inst1|Non_Restoring_Controller:c1|ctrl_shiftQ                                                                        ; out0             ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Controller:c1|ctrl_setlsb                                                                        ; |ALU|Division_non_restoring:inst1|Non_Restoring_Controller:c1|ctrl_setlsb                                                                        ; out0             ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Controller:c1|ctrl_decN                                                                          ; |ALU|Division_non_restoring:inst1|Non_Restoring_Controller:c1|ctrl_decN                                                                          ; out0             ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Controller:c1|nxt~18                                                                             ; |ALU|Division_non_restoring:inst1|Non_Restoring_Controller:c1|nxt~18                                                                             ; out0             ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Controller:c1|o_done                                                                             ; |ALU|Division_non_restoring:inst1|Non_Restoring_Controller:c1|o_done                                                                             ; out0             ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Controller:c1|cur~5                                                                              ; |ALU|Division_non_restoring:inst1|Non_Restoring_Controller:c1|cur~5                                                                              ; out0             ;
; |ALU|Multiplication:inst2|Multiplication_Control_Logic_One_Hot:inst|int_G_loop~0                                                                 ; |ALU|Multiplication:inst2|Multiplication_Control_Logic_One_Hot:inst|int_G_loop~0                                                                 ; out0             ;
; |ALU|Multiplication:inst2|Multiplication_Control_Logic_One_Hot:inst|int_G_loop                                                                   ; |ALU|Multiplication:inst2|Multiplication_Control_Logic_One_Hot:inst|int_G_loop                                                                   ; out0             ;
; |ALU|Multiplication:inst2|Multiplication_Control_Logic_One_Hot:inst|int_Condition_S1~0                                                           ; |ALU|Multiplication:inst2|Multiplication_Control_Logic_One_Hot:inst|int_Condition_S1~0                                                           ; out0             ;
; |ALU|Multiplication:inst2|Multiplication_Control_Logic_One_Hot:inst|int_Condition_S1                                                             ; |ALU|Multiplication:inst2|Multiplication_Control_Logic_One_Hot:inst|int_Condition_S1                                                             ; out0             ;
; |ALU|Multiplication:inst2|Multiplication_Control_Logic_One_Hot:inst|int_Condition_S2~0                                                           ; |ALU|Multiplication:inst2|Multiplication_Control_Logic_One_Hot:inst|int_Condition_S2~0                                                           ; out0             ;
; |ALU|Multiplication:inst2|Multiplication_Control_Logic_One_Hot:inst|int_Condition_S2                                                             ; |ALU|Multiplication:inst2|Multiplication_Control_Logic_One_Hot:inst|int_Condition_S2                                                             ; out0             ;
; |ALU|Multiplication:inst2|Multiplication_Control_Logic_One_Hot:inst|int_state_for_s3~0                                                           ; |ALU|Multiplication:inst2|Multiplication_Control_Logic_One_Hot:inst|int_state_for_s3~0                                                           ; out0             ;
; |ALU|Multiplication:inst2|Multiplication_Control_Logic_One_Hot:inst|int_state_for_s3                                                             ; |ALU|Multiplication:inst2|Multiplication_Control_Logic_One_Hot:inst|int_state_for_s3                                                             ; out0             ;
; |ALU|Multiplication:inst2|Multiplication_Control_Logic_One_Hot:inst|int_Condition_S3~0                                                           ; |ALU|Multiplication:inst2|Multiplication_Control_Logic_One_Hot:inst|int_Condition_S3~0                                                           ; out0             ;
; |ALU|Multiplication:inst2|Multiplication_Control_Logic_One_Hot:inst|int_Condition_S3                                                             ; |ALU|Multiplication:inst2|Multiplication_Control_Logic_One_Hot:inst|int_Condition_S3                                                             ; out0             ;
; |ALU|Multiplication:inst2|Multiplication_Control_Logic_One_Hot:inst|int_Condition_S4                                                             ; |ALU|Multiplication:inst2|Multiplication_Control_Logic_One_Hot:inst|int_Condition_S4                                                             ; out0             ;
; |ALU|Multiplication:inst2|Multiplication_Control_Logic_One_Hot:inst|o_selA_0~0                                                                   ; |ALU|Multiplication:inst2|Multiplication_Control_Logic_One_Hot:inst|o_selA_0~0                                                                   ; out0             ;
; |ALU|Multiplication:inst2|Multiplication_Control_Logic_One_Hot:inst|o_selA_0                                                                     ; |ALU|Multiplication:inst2|Multiplication_Control_Logic_One_Hot:inst|o_selA_0                                                                     ; out0             ;
; |ALU|Multiplication:inst2|Multiplication_Control_Logic_One_Hot:inst|o_enQ1                                                                       ; |ALU|Multiplication:inst2|Multiplication_Control_Logic_One_Hot:inst|o_enQ1                                                                       ; out0             ;
; |ALU|Multiplication:inst2|Multiplication_Control_Logic_One_Hot:inst|enARdFF_2:S4_done|int_q                                                      ; |ALU|Multiplication:inst2|Multiplication_Control_Logic_One_Hot:inst|enARdFF_2:S4_done|int_q                                                      ; regout           ;
; |ALU|Multiplication:inst2|Multiplication_Control_Logic_One_Hot:inst|enARdFF_2:S3_shift|int_q                                                     ; |ALU|Multiplication:inst2|Multiplication_Control_Logic_One_Hot:inst|enARdFF_2:S3_shift|int_q                                                     ; regout           ;
; |ALU|Multiplication:inst2|Multiplication_Control_Logic_One_Hot:inst|enARdFF_2:S2_add|int_q                                                       ; |ALU|Multiplication:inst2|Multiplication_Control_Logic_One_Hot:inst|enARdFF_2:S2_add|int_q                                                       ; regout           ;
; |ALU|Multiplication:inst2|Multiplication_Control_Logic_One_Hot:inst|enARdFF_2:S1_sub|int_q                                                       ; |ALU|Multiplication:inst2|Multiplication_Control_Logic_One_Hot:inst|enARdFF_2:S1_sub|int_q                                                       ; regout           ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|fourBitRegister_LoadHoldDec:N_cnt|dec_Value[1]                                                    ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|fourBitRegister_LoadHoldDec:N_cnt|dec_Value[1]                                                    ; out0             ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|fourBitRegister_LoadHoldDec:N_cnt|b2                                                              ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|fourBitRegister_LoadHoldDec:N_cnt|b2                                                              ; out0             ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|fourBitRegister_LoadHoldDec:N_cnt|dec_Value[2]                                                    ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|fourBitRegister_LoadHoldDec:N_cnt|dec_Value[2]                                                    ; out0             ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|fourBitRegister_LoadHoldDec:N_cnt|b3                                                              ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|fourBitRegister_LoadHoldDec:N_cnt|b3                                                              ; out0             ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|fourBitRegister_LoadHoldDec:N_cnt|dec_Value[3]                                                    ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|fourBitRegister_LoadHoldDec:N_cnt|dec_Value[3]                                                    ; out0             ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|fourBitRegister_LoadHoldDec:N_cnt|enARdFF_2:bit0FF|int_q                                          ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|fourBitRegister_LoadHoldDec:N_cnt|enARdFF_2:bit0FF|int_q                                          ; regout           ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|fourBitRegister_LoadHoldDec:N_cnt|Mux4_1:bit0MUX|Mux2_1:Mux2_1_3|int_and1                         ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|fourBitRegister_LoadHoldDec:N_cnt|Mux4_1:bit0MUX|Mux2_1:Mux2_1_3|int_and1                         ; out0             ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|fourBitRegister_LoadHoldDec:N_cnt|Mux4_1:bit0MUX|Mux2_1:Mux2_1_3|int_and2                         ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|fourBitRegister_LoadHoldDec:N_cnt|Mux4_1:bit0MUX|Mux2_1:Mux2_1_3|int_and2                         ; out0             ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|fourBitRegister_LoadHoldDec:N_cnt|Mux4_1:bit0MUX|Mux2_1:Mux2_1_3|o_val                            ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|fourBitRegister_LoadHoldDec:N_cnt|Mux4_1:bit0MUX|Mux2_1:Mux2_1_3|o_val                            ; out0             ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|fourBitRegister_LoadHoldDec:N_cnt|Mux4_1:bit0MUX|Mux2_1:Mux2_1_2|int_and1                         ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|fourBitRegister_LoadHoldDec:N_cnt|Mux4_1:bit0MUX|Mux2_1:Mux2_1_2|int_and1                         ; out0             ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|fourBitRegister_LoadHoldDec:N_cnt|Mux4_1:bit0MUX|Mux2_1:Mux2_1_2|o_val                            ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|fourBitRegister_LoadHoldDec:N_cnt|Mux4_1:bit0MUX|Mux2_1:Mux2_1_2|o_val                            ; out0             ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|fourBitRegister_LoadHoldDec:N_cnt|Mux4_1:bit0MUX|Mux2_1:Mux2_1_1|int_and1                         ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|fourBitRegister_LoadHoldDec:N_cnt|Mux4_1:bit0MUX|Mux2_1:Mux2_1_1|int_and1                         ; out0             ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|fourBitRegister_LoadHoldDec:N_cnt|enARdFF_2:bit1FF|int_q                                          ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|fourBitRegister_LoadHoldDec:N_cnt|enARdFF_2:bit1FF|int_q                                          ; regout           ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|fourBitRegister_LoadHoldDec:N_cnt|Mux4_1:bit1MUX|Mux2_1:Mux2_1_3|int_and1                         ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|fourBitRegister_LoadHoldDec:N_cnt|Mux4_1:bit1MUX|Mux2_1:Mux2_1_3|int_and1                         ; out0             ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|fourBitRegister_LoadHoldDec:N_cnt|Mux4_1:bit1MUX|Mux2_1:Mux2_1_3|int_and2                         ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|fourBitRegister_LoadHoldDec:N_cnt|Mux4_1:bit1MUX|Mux2_1:Mux2_1_3|int_and2                         ; out0             ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|fourBitRegister_LoadHoldDec:N_cnt|Mux4_1:bit1MUX|Mux2_1:Mux2_1_3|o_val                            ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|fourBitRegister_LoadHoldDec:N_cnt|Mux4_1:bit1MUX|Mux2_1:Mux2_1_3|o_val                            ; out0             ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|fourBitRegister_LoadHoldDec:N_cnt|Mux4_1:bit1MUX|Mux2_1:Mux2_1_2|int_and1                         ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|fourBitRegister_LoadHoldDec:N_cnt|Mux4_1:bit1MUX|Mux2_1:Mux2_1_2|int_and1                         ; out0             ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|fourBitRegister_LoadHoldDec:N_cnt|Mux4_1:bit1MUX|Mux2_1:Mux2_1_2|o_val                            ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|fourBitRegister_LoadHoldDec:N_cnt|Mux4_1:bit1MUX|Mux2_1:Mux2_1_2|o_val                            ; out0             ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|fourBitRegister_LoadHoldDec:N_cnt|Mux4_1:bit1MUX|Mux2_1:Mux2_1_1|int_and1                         ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|fourBitRegister_LoadHoldDec:N_cnt|Mux4_1:bit1MUX|Mux2_1:Mux2_1_1|int_and1                         ; out0             ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|fourBitRegister_LoadHoldDec:N_cnt|enARdFF_2:bit2FF|int_q                                          ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|fourBitRegister_LoadHoldDec:N_cnt|enARdFF_2:bit2FF|int_q                                          ; regout           ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|fourBitRegister_LoadHoldDec:N_cnt|Mux4_1:bit2MUX|Mux2_1:Mux2_1_3|int_and1                         ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|fourBitRegister_LoadHoldDec:N_cnt|Mux4_1:bit2MUX|Mux2_1:Mux2_1_3|int_and1                         ; out0             ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|fourBitRegister_LoadHoldDec:N_cnt|Mux4_1:bit2MUX|Mux2_1:Mux2_1_3|int_and2                         ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|fourBitRegister_LoadHoldDec:N_cnt|Mux4_1:bit2MUX|Mux2_1:Mux2_1_3|int_and2                         ; out0             ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|fourBitRegister_LoadHoldDec:N_cnt|Mux4_1:bit2MUX|Mux2_1:Mux2_1_3|o_val                            ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|fourBitRegister_LoadHoldDec:N_cnt|Mux4_1:bit2MUX|Mux2_1:Mux2_1_3|o_val                            ; out0             ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|fourBitRegister_LoadHoldDec:N_cnt|Mux4_1:bit2MUX|Mux2_1:Mux2_1_2|int_and1                         ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|fourBitRegister_LoadHoldDec:N_cnt|Mux4_1:bit2MUX|Mux2_1:Mux2_1_2|int_and1                         ; out0             ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|fourBitRegister_LoadHoldDec:N_cnt|Mux4_1:bit2MUX|Mux2_1:Mux2_1_2|o_val                            ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|fourBitRegister_LoadHoldDec:N_cnt|Mux4_1:bit2MUX|Mux2_1:Mux2_1_2|o_val                            ; out0             ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|fourBitRegister_LoadHoldDec:N_cnt|Mux4_1:bit2MUX|Mux2_1:Mux2_1_1|int_and1                         ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|fourBitRegister_LoadHoldDec:N_cnt|Mux4_1:bit2MUX|Mux2_1:Mux2_1_1|int_and1                         ; out0             ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|fourBitRegister_LoadHoldDec:N_cnt|Mux4_1:bit2MUX|Mux2_1:Mux2_1_1|o_val                            ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|fourBitRegister_LoadHoldDec:N_cnt|Mux4_1:bit2MUX|Mux2_1:Mux2_1_1|o_val                            ; out0             ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|fourBitRegister_LoadHoldDec:N_cnt|Mux4_1:bit3MUX|Mux2_1:Mux2_1_3|int_and2                         ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|fourBitRegister_LoadHoldDec:N_cnt|Mux4_1:bit3MUX|Mux2_1:Mux2_1_3|int_and2                         ; out0             ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|fourBitRegister_LoadHoldDec:N_cnt|Mux4_1:bit3MUX|Mux2_1:Mux2_1_3|o_val                            ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|fourBitRegister_LoadHoldDec:N_cnt|Mux4_1:bit3MUX|Mux2_1:Mux2_1_3|o_val                            ; out0             ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|fourBitRegister_LoadHoldDec:N_cnt|Mux4_1:bit3MUX|Mux2_1:Mux2_1_2|int_and1                         ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|fourBitRegister_LoadHoldDec:N_cnt|Mux4_1:bit3MUX|Mux2_1:Mux2_1_2|int_and1                         ; out0             ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|fourBitRegister_LoadHoldDec:N_cnt|Mux4_1:bit3MUX|Mux2_1:Mux2_1_2|o_val                            ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|fourBitRegister_LoadHoldDec:N_cnt|Mux4_1:bit3MUX|Mux2_1:Mux2_1_2|o_val                            ; out0             ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|enARdFF_2:Q1ff|int_q                                                                              ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|enARdFF_2:Q1ff|int_q                                                                              ; regout           ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Logical_Right_Shift_four_bit_register:Q_reg|enARdFF_2:b0FF|int_q                                  ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Logical_Right_Shift_four_bit_register:Q_reg|enARdFF_2:b0FF|int_q                                  ; regout           ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Logical_Right_Shift_four_bit_register:Q_reg|Mux4_1:b0MUX|Mux2_1:Mux2_1_3|int_and1                 ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Logical_Right_Shift_four_bit_register:Q_reg|Mux4_1:b0MUX|Mux2_1:Mux2_1_3|int_and1                 ; out0             ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Logical_Right_Shift_four_bit_register:Q_reg|Mux4_1:b0MUX|Mux2_1:Mux2_1_3|int_and2                 ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Logical_Right_Shift_four_bit_register:Q_reg|Mux4_1:b0MUX|Mux2_1:Mux2_1_3|int_and2                 ; out0             ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Logical_Right_Shift_four_bit_register:Q_reg|Mux4_1:b0MUX|Mux2_1:Mux2_1_3|o_val                    ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Logical_Right_Shift_four_bit_register:Q_reg|Mux4_1:b0MUX|Mux2_1:Mux2_1_3|o_val                    ; out0             ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Logical_Right_Shift_four_bit_register:Q_reg|Mux4_1:b0MUX|Mux2_1:Mux2_1_2|int_and1                 ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Logical_Right_Shift_four_bit_register:Q_reg|Mux4_1:b0MUX|Mux2_1:Mux2_1_2|int_and1                 ; out0             ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Logical_Right_Shift_four_bit_register:Q_reg|Mux4_1:b0MUX|Mux2_1:Mux2_1_2|o_val                    ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Logical_Right_Shift_four_bit_register:Q_reg|Mux4_1:b0MUX|Mux2_1:Mux2_1_2|o_val                    ; out0             ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Logical_Right_Shift_four_bit_register:Q_reg|Mux4_1:b0MUX|Mux2_1:Mux2_1_1|int_and1                 ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Logical_Right_Shift_four_bit_register:Q_reg|Mux4_1:b0MUX|Mux2_1:Mux2_1_1|int_and1                 ; out0             ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Logical_Right_Shift_four_bit_register:Q_reg|Mux4_1:b0MUX|Mux2_1:Mux2_1_1|o_val                    ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Logical_Right_Shift_four_bit_register:Q_reg|Mux4_1:b0MUX|Mux2_1:Mux2_1_1|o_val                    ; out0             ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Logical_Right_Shift_four_bit_register:Q_reg|enARdFF_2:b1FF|int_q                                  ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Logical_Right_Shift_four_bit_register:Q_reg|enARdFF_2:b1FF|int_q                                  ; regout           ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Logical_Right_Shift_four_bit_register:Q_reg|Mux4_1:b1MUX|Mux2_1:Mux2_1_3|int_and1                 ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Logical_Right_Shift_four_bit_register:Q_reg|Mux4_1:b1MUX|Mux2_1:Mux2_1_3|int_and1                 ; out0             ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Logical_Right_Shift_four_bit_register:Q_reg|Mux4_1:b1MUX|Mux2_1:Mux2_1_3|int_and2                 ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Logical_Right_Shift_four_bit_register:Q_reg|Mux4_1:b1MUX|Mux2_1:Mux2_1_3|int_and2                 ; out0             ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Logical_Right_Shift_four_bit_register:Q_reg|Mux4_1:b1MUX|Mux2_1:Mux2_1_3|o_val                    ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Logical_Right_Shift_four_bit_register:Q_reg|Mux4_1:b1MUX|Mux2_1:Mux2_1_3|o_val                    ; out0             ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Logical_Right_Shift_four_bit_register:Q_reg|Mux4_1:b1MUX|Mux2_1:Mux2_1_1|int_and1                 ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Logical_Right_Shift_four_bit_register:Q_reg|Mux4_1:b1MUX|Mux2_1:Mux2_1_1|int_and1                 ; out0             ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Logical_Right_Shift_four_bit_register:Q_reg|Mux4_1:b1MUX|Mux2_1:Mux2_1_1|o_val                    ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Logical_Right_Shift_four_bit_register:Q_reg|Mux4_1:b1MUX|Mux2_1:Mux2_1_1|o_val                    ; out0             ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Logical_Right_Shift_four_bit_register:Q_reg|Mux4_1:b2MUX|Mux2_1:Mux2_1_3|int_and1                 ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Logical_Right_Shift_four_bit_register:Q_reg|Mux4_1:b2MUX|Mux2_1:Mux2_1_3|int_and1                 ; out0             ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Logical_Right_Shift_four_bit_register:Q_reg|Mux4_1:b2MUX|Mux2_1:Mux2_1_3|int_and2                 ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Logical_Right_Shift_four_bit_register:Q_reg|Mux4_1:b2MUX|Mux2_1:Mux2_1_3|int_and2                 ; out0             ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Logical_Right_Shift_four_bit_register:Q_reg|Mux4_1:b2MUX|Mux2_1:Mux2_1_3|o_val                    ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Logical_Right_Shift_four_bit_register:Q_reg|Mux4_1:b2MUX|Mux2_1:Mux2_1_3|o_val                    ; out0             ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Logical_Right_Shift_four_bit_register:Q_reg|Mux4_1:b3MUX|Mux2_1:Mux2_1_3|int_and1                 ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Logical_Right_Shift_four_bit_register:Q_reg|Mux4_1:b3MUX|Mux2_1:Mux2_1_3|int_and1                 ; out0             ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Logical_Right_Shift_four_bit_register:Q_reg|Mux4_1:b3MUX|Mux2_1:Mux2_1_3|int_and2                 ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Logical_Right_Shift_four_bit_register:Q_reg|Mux4_1:b3MUX|Mux2_1:Mux2_1_3|int_and2                 ; out0             ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Logical_Right_Shift_four_bit_register:Q_reg|Mux4_1:b3MUX|Mux2_1:Mux2_1_3|o_val                    ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Logical_Right_Shift_four_bit_register:Q_reg|Mux4_1:b3MUX|Mux2_1:Mux2_1_3|o_val                    ; out0             ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Logical_Right_Shift_four_bit_register:Q_reg|Mux4_1:b3MUX|Mux2_1:Mux2_1_2|int_and1                 ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Logical_Right_Shift_four_bit_register:Q_reg|Mux4_1:b3MUX|Mux2_1:Mux2_1_2|int_and1                 ; out0             ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Logical_Right_Shift_four_bit_register:Q_reg|Mux4_1:b3MUX|Mux2_1:Mux2_1_2|o_val                    ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Logical_Right_Shift_four_bit_register:Q_reg|Mux4_1:b3MUX|Mux2_1:Mux2_1_2|o_val                    ; out0             ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Right_Shift_four_bit_register:A_reg|enARdFF_2:b0FF|int_q                                          ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Right_Shift_four_bit_register:A_reg|enARdFF_2:b0FF|int_q                                          ; regout           ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Right_Shift_four_bit_register:A_reg|Mux4_1:b0MUX|Mux2_1:Mux2_1_3|int_and1                         ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Right_Shift_four_bit_register:A_reg|Mux4_1:b0MUX|Mux2_1:Mux2_1_3|int_and1                         ; out0             ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Right_Shift_four_bit_register:A_reg|Mux4_1:b0MUX|Mux2_1:Mux2_1_3|int_and2                         ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Right_Shift_four_bit_register:A_reg|Mux4_1:b0MUX|Mux2_1:Mux2_1_3|int_and2                         ; out0             ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Right_Shift_four_bit_register:A_reg|Mux4_1:b0MUX|Mux2_1:Mux2_1_3|o_val                            ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Right_Shift_four_bit_register:A_reg|Mux4_1:b0MUX|Mux2_1:Mux2_1_3|o_val                            ; out0             ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Right_Shift_four_bit_register:A_reg|Mux4_1:b0MUX|Mux2_1:Mux2_1_2|int_and1                         ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Right_Shift_four_bit_register:A_reg|Mux4_1:b0MUX|Mux2_1:Mux2_1_2|int_and1                         ; out0             ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Right_Shift_four_bit_register:A_reg|Mux4_1:b0MUX|Mux2_1:Mux2_1_2|int_and2                         ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Right_Shift_four_bit_register:A_reg|Mux4_1:b0MUX|Mux2_1:Mux2_1_2|int_and2                         ; out0             ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Right_Shift_four_bit_register:A_reg|Mux4_1:b0MUX|Mux2_1:Mux2_1_2|o_val                            ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Right_Shift_four_bit_register:A_reg|Mux4_1:b0MUX|Mux2_1:Mux2_1_2|o_val                            ; out0             ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Right_Shift_four_bit_register:A_reg|Mux4_1:b0MUX|Mux2_1:Mux2_1_1|int_and1                         ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Right_Shift_four_bit_register:A_reg|Mux4_1:b0MUX|Mux2_1:Mux2_1_1|int_and1                         ; out0             ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Right_Shift_four_bit_register:A_reg|Mux4_1:b0MUX|Mux2_1:Mux2_1_1|int_and2                         ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Right_Shift_four_bit_register:A_reg|Mux4_1:b0MUX|Mux2_1:Mux2_1_1|int_and2                         ; out0             ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Right_Shift_four_bit_register:A_reg|Mux4_1:b0MUX|Mux2_1:Mux2_1_1|o_val                            ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Right_Shift_four_bit_register:A_reg|Mux4_1:b0MUX|Mux2_1:Mux2_1_1|o_val                            ; out0             ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Right_Shift_four_bit_register:A_reg|enARdFF_2:b1FF|int_q                                          ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Right_Shift_four_bit_register:A_reg|enARdFF_2:b1FF|int_q                                          ; regout           ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Right_Shift_four_bit_register:A_reg|Mux4_1:b1MUX|Mux2_1:Mux2_1_3|int_and1                         ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Right_Shift_four_bit_register:A_reg|Mux4_1:b1MUX|Mux2_1:Mux2_1_3|int_and1                         ; out0             ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Right_Shift_four_bit_register:A_reg|Mux4_1:b1MUX|Mux2_1:Mux2_1_3|int_and2                         ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Right_Shift_four_bit_register:A_reg|Mux4_1:b1MUX|Mux2_1:Mux2_1_3|int_and2                         ; out0             ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Right_Shift_four_bit_register:A_reg|Mux4_1:b1MUX|Mux2_1:Mux2_1_3|o_val                            ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Right_Shift_four_bit_register:A_reg|Mux4_1:b1MUX|Mux2_1:Mux2_1_3|o_val                            ; out0             ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Right_Shift_four_bit_register:A_reg|Mux4_1:b1MUX|Mux2_1:Mux2_1_2|int_and1                         ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Right_Shift_four_bit_register:A_reg|Mux4_1:b1MUX|Mux2_1:Mux2_1_2|int_and1                         ; out0             ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Right_Shift_four_bit_register:A_reg|Mux4_1:b1MUX|Mux2_1:Mux2_1_2|int_and2                         ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Right_Shift_four_bit_register:A_reg|Mux4_1:b1MUX|Mux2_1:Mux2_1_2|int_and2                         ; out0             ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Right_Shift_four_bit_register:A_reg|Mux4_1:b1MUX|Mux2_1:Mux2_1_2|o_val                            ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Right_Shift_four_bit_register:A_reg|Mux4_1:b1MUX|Mux2_1:Mux2_1_2|o_val                            ; out0             ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Right_Shift_four_bit_register:A_reg|Mux4_1:b1MUX|Mux2_1:Mux2_1_1|int_and1                         ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Right_Shift_four_bit_register:A_reg|Mux4_1:b1MUX|Mux2_1:Mux2_1_1|int_and1                         ; out0             ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Right_Shift_four_bit_register:A_reg|Mux4_1:b1MUX|Mux2_1:Mux2_1_1|int_and2                         ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Right_Shift_four_bit_register:A_reg|Mux4_1:b1MUX|Mux2_1:Mux2_1_1|int_and2                         ; out0             ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Right_Shift_four_bit_register:A_reg|Mux4_1:b1MUX|Mux2_1:Mux2_1_1|o_val                            ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Right_Shift_four_bit_register:A_reg|Mux4_1:b1MUX|Mux2_1:Mux2_1_1|o_val                            ; out0             ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Right_Shift_four_bit_register:A_reg|enARdFF_2:b2FF|int_q                                          ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Right_Shift_four_bit_register:A_reg|enARdFF_2:b2FF|int_q                                          ; regout           ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Right_Shift_four_bit_register:A_reg|Mux4_1:b2MUX|Mux2_1:Mux2_1_3|int_and1                         ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Right_Shift_four_bit_register:A_reg|Mux4_1:b2MUX|Mux2_1:Mux2_1_3|int_and1                         ; out0             ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Right_Shift_four_bit_register:A_reg|Mux4_1:b2MUX|Mux2_1:Mux2_1_3|int_and2                         ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Right_Shift_four_bit_register:A_reg|Mux4_1:b2MUX|Mux2_1:Mux2_1_3|int_and2                         ; out0             ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Right_Shift_four_bit_register:A_reg|Mux4_1:b2MUX|Mux2_1:Mux2_1_3|o_val                            ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Right_Shift_four_bit_register:A_reg|Mux4_1:b2MUX|Mux2_1:Mux2_1_3|o_val                            ; out0             ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Right_Shift_four_bit_register:A_reg|Mux4_1:b2MUX|Mux2_1:Mux2_1_2|int_and1                         ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Right_Shift_four_bit_register:A_reg|Mux4_1:b2MUX|Mux2_1:Mux2_1_2|int_and1                         ; out0             ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Right_Shift_four_bit_register:A_reg|Mux4_1:b2MUX|Mux2_1:Mux2_1_2|int_and2                         ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Right_Shift_four_bit_register:A_reg|Mux4_1:b2MUX|Mux2_1:Mux2_1_2|int_and2                         ; out0             ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Right_Shift_four_bit_register:A_reg|Mux4_1:b2MUX|Mux2_1:Mux2_1_2|o_val                            ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Right_Shift_four_bit_register:A_reg|Mux4_1:b2MUX|Mux2_1:Mux2_1_2|o_val                            ; out0             ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Right_Shift_four_bit_register:A_reg|Mux4_1:b2MUX|Mux2_1:Mux2_1_1|int_and1                         ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Right_Shift_four_bit_register:A_reg|Mux4_1:b2MUX|Mux2_1:Mux2_1_1|int_and1                         ; out0             ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Right_Shift_four_bit_register:A_reg|Mux4_1:b2MUX|Mux2_1:Mux2_1_1|int_and2                         ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Right_Shift_four_bit_register:A_reg|Mux4_1:b2MUX|Mux2_1:Mux2_1_1|int_and2                         ; out0             ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Right_Shift_four_bit_register:A_reg|Mux4_1:b2MUX|Mux2_1:Mux2_1_1|o_val                            ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Right_Shift_four_bit_register:A_reg|Mux4_1:b2MUX|Mux2_1:Mux2_1_1|o_val                            ; out0             ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Right_Shift_four_bit_register:A_reg|enARdFF_2:msbFF|int_q                                         ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Right_Shift_four_bit_register:A_reg|enARdFF_2:msbFF|int_q                                         ; regout           ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Right_Shift_four_bit_register:A_reg|Mux4_1:msbMUX|Mux2_1:Mux2_1_3|int_and1                        ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Right_Shift_four_bit_register:A_reg|Mux4_1:msbMUX|Mux2_1:Mux2_1_3|int_and1                        ; out0             ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Right_Shift_four_bit_register:A_reg|Mux4_1:msbMUX|Mux2_1:Mux2_1_3|int_and2                        ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Right_Shift_four_bit_register:A_reg|Mux4_1:msbMUX|Mux2_1:Mux2_1_3|int_and2                        ; out0             ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Right_Shift_four_bit_register:A_reg|Mux4_1:msbMUX|Mux2_1:Mux2_1_3|o_val                           ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Right_Shift_four_bit_register:A_reg|Mux4_1:msbMUX|Mux2_1:Mux2_1_3|o_val                           ; out0             ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Right_Shift_four_bit_register:A_reg|Mux4_1:msbMUX|Mux2_1:Mux2_1_2|int_and1                        ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Right_Shift_four_bit_register:A_reg|Mux4_1:msbMUX|Mux2_1:Mux2_1_2|int_and1                        ; out0             ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Right_Shift_four_bit_register:A_reg|Mux4_1:msbMUX|Mux2_1:Mux2_1_2|int_and2                        ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Right_Shift_four_bit_register:A_reg|Mux4_1:msbMUX|Mux2_1:Mux2_1_2|int_and2                        ; out0             ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Right_Shift_four_bit_register:A_reg|Mux4_1:msbMUX|Mux2_1:Mux2_1_2|o_val                           ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Right_Shift_four_bit_register:A_reg|Mux4_1:msbMUX|Mux2_1:Mux2_1_2|o_val                           ; out0             ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Right_Shift_four_bit_register:A_reg|Mux4_1:msbMUX|Mux2_1:Mux2_1_1|int_and1                        ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Right_Shift_four_bit_register:A_reg|Mux4_1:msbMUX|Mux2_1:Mux2_1_1|int_and1                        ; out0             ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Right_Shift_four_bit_register:A_reg|Mux4_1:msbMUX|Mux2_1:Mux2_1_1|int_and2                        ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Right_Shift_four_bit_register:A_reg|Mux4_1:msbMUX|Mux2_1:Mux2_1_1|int_and2                        ; out0             ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Right_Shift_four_bit_register:A_reg|Mux4_1:msbMUX|Mux2_1:Mux2_1_1|o_val                           ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Right_Shift_four_bit_register:A_reg|Mux4_1:msbMUX|Mux2_1:Mux2_1_1|o_val                           ; out0             ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Mux2_1:A_mux0|int_and1                                                                            ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Mux2_1:A_mux0|int_and1                                                                            ; out0             ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Mux2_1:A_mux1|int_and1                                                                            ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Mux2_1:A_mux1|int_and1                                                                            ; out0             ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Mux2_1:A_mux2|int_and1                                                                            ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Mux2_1:A_mux2|int_and1                                                                            ; out0             ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Mux2_1:A_mux3|int_and1                                                                            ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Mux2_1:A_mux3|int_and1                                                                            ; out0             ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|adder_subtractor:U_ADD|int_B_xor[0]                                                               ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|adder_subtractor:U_ADD|int_B_xor[0]                                                               ; out0             ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|adder_subtractor:U_ADD|int_B_xor[1]                                                               ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|adder_subtractor:U_ADD|int_B_xor[1]                                                               ; out0             ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|adder_subtractor:U_ADD|int_B_xor[2]                                                               ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|adder_subtractor:U_ADD|int_B_xor[2]                                                               ; out0             ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|adder_subtractor:U_ADD|int_B_xor[3]                                                               ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|adder_subtractor:U_ADD|int_B_xor[3]                                                               ; out0             ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|adder_subtractor:U_ADD|RippleAdder:RP|full_adder:FA_3|int_Sum~0                                   ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|adder_subtractor:U_ADD|RippleAdder:RP|full_adder:FA_3|int_Sum~0                                   ; out0             ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|adder_subtractor:U_ADD|RippleAdder:RP|full_adder:FA_3|o_Sum                                       ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|adder_subtractor:U_ADD|RippleAdder:RP|full_adder:FA_3|o_Sum                                       ; out0             ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|adder_subtractor:U_ADD|RippleAdder:RP|full_adder:FA_2|int_C1                                      ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|adder_subtractor:U_ADD|RippleAdder:RP|full_adder:FA_2|int_C1                                      ; out0             ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|adder_subtractor:U_ADD|RippleAdder:RP|full_adder:FA_2|int_C2                                      ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|adder_subtractor:U_ADD|RippleAdder:RP|full_adder:FA_2|int_C2                                      ; out0             ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|adder_subtractor:U_ADD|RippleAdder:RP|full_adder:FA_2|int_C3                                      ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|adder_subtractor:U_ADD|RippleAdder:RP|full_adder:FA_2|int_C3                                      ; out0             ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|adder_subtractor:U_ADD|RippleAdder:RP|full_adder:FA_2|int_Carry_out~0                             ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|adder_subtractor:U_ADD|RippleAdder:RP|full_adder:FA_2|int_Carry_out~0                             ; out0             ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|adder_subtractor:U_ADD|RippleAdder:RP|full_adder:FA_2|O_Carry_out                                 ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|adder_subtractor:U_ADD|RippleAdder:RP|full_adder:FA_2|O_Carry_out                                 ; out0             ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|adder_subtractor:U_ADD|RippleAdder:RP|full_adder:FA_2|int_Sum~0                                   ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|adder_subtractor:U_ADD|RippleAdder:RP|full_adder:FA_2|int_Sum~0                                   ; out0             ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|adder_subtractor:U_ADD|RippleAdder:RP|full_adder:FA_2|o_Sum                                       ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|adder_subtractor:U_ADD|RippleAdder:RP|full_adder:FA_2|o_Sum                                       ; out0             ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|adder_subtractor:U_ADD|RippleAdder:RP|full_adder:FA_1|int_C1                                      ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|adder_subtractor:U_ADD|RippleAdder:RP|full_adder:FA_1|int_C1                                      ; out0             ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|adder_subtractor:U_ADD|RippleAdder:RP|full_adder:FA_1|int_Carry_out~0                             ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|adder_subtractor:U_ADD|RippleAdder:RP|full_adder:FA_1|int_Carry_out~0                             ; out0             ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|adder_subtractor:U_ADD|RippleAdder:RP|full_adder:FA_1|O_Carry_out                                 ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|adder_subtractor:U_ADD|RippleAdder:RP|full_adder:FA_1|O_Carry_out                                 ; out0             ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|adder_subtractor:U_ADD|RippleAdder:RP|full_adder:FA_1|int_Sum~0                                   ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|adder_subtractor:U_ADD|RippleAdder:RP|full_adder:FA_1|int_Sum~0                                   ; out0             ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|adder_subtractor:U_ADD|RippleAdder:RP|full_adder:FA_1|o_Sum                                       ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|adder_subtractor:U_ADD|RippleAdder:RP|full_adder:FA_1|o_Sum                                       ; out0             ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|adder_subtractor:U_ADD|RippleAdder:RP|full_adder:FA_0|int_C3                                      ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|adder_subtractor:U_ADD|RippleAdder:RP|full_adder:FA_0|int_C3                                      ; out0             ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|adder_subtractor:U_ADD|RippleAdder:RP|full_adder:FA_0|O_Carry_out                                 ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|adder_subtractor:U_ADD|RippleAdder:RP|full_adder:FA_0|O_Carry_out                                 ; out0             ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|adder_subtractor:U_ADD|RippleAdder:RP|full_adder:FA_0|int_Sum~0                                   ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|adder_subtractor:U_ADD|RippleAdder:RP|full_adder:FA_0|int_Sum~0                                   ; out0             ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|adder_subtractor:U_ADD|RippleAdder:RP|full_adder:FA_0|o_Sum                                       ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|adder_subtractor:U_ADD|RippleAdder:RP|full_adder:FA_0|o_Sum                                       ; out0             ;
; |ALU|fourBitComparator:inst3|oneBitComparator:comp0|int_GT1~1                                                                                    ; |ALU|fourBitComparator:inst3|oneBitComparator:comp0|int_GT1~1                                                                                    ; out0             ;
; |ALU|fourBitComparator:inst3|oneBitComparator:comp1|int_GT1~1                                                                                    ; |ALU|fourBitComparator:inst3|oneBitComparator:comp1|int_GT1~1                                                                                    ; out0             ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Controller:c1|Selector0~0                                                                        ; |ALU|Division_non_restoring:inst1|Non_Restoring_Controller:c1|Selector0~0                                                                        ; out0             ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Controller:c1|Selector0~1                                                                        ; |ALU|Division_non_restoring:inst1|Non_Restoring_Controller:c1|Selector0~1                                                                        ; out0             ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Controller:c1|Selector1~0                                                                        ; |ALU|Division_non_restoring:inst1|Non_Restoring_Controller:c1|Selector1~0                                                                        ; out0             ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Controller:c1|Selector1~1                                                                        ; |ALU|Division_non_restoring:inst1|Non_Restoring_Controller:c1|Selector1~1                                                                        ; out0             ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Controller:c1|Selector2~0                                                                        ; |ALU|Division_non_restoring:inst1|Non_Restoring_Controller:c1|Selector2~0                                                                        ; out0             ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Controller:c1|Selector3~0                                                                        ; |ALU|Division_non_restoring:inst1|Non_Restoring_Controller:c1|Selector3~0                                                                        ; out0             ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Controller:c1|Selector4~0                                                                        ; |ALU|Division_non_restoring:inst1|Non_Restoring_Controller:c1|Selector4~0                                                                        ; out0             ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Controller:c1|Selector4~1                                                                        ; |ALU|Division_non_restoring:inst1|Non_Restoring_Controller:c1|Selector4~1                                                                        ; out0             ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Controller:c1|Selector5~0                                                                        ; |ALU|Division_non_restoring:inst1|Non_Restoring_Controller:c1|Selector5~0                                                                        ; out0             ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Controller:c1|Selector5~1                                                                        ; |ALU|Division_non_restoring:inst1|Non_Restoring_Controller:c1|Selector5~1                                                                        ; out0             ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Controller:c1|Selector6~0                                                                        ; |ALU|Division_non_restoring:inst1|Non_Restoring_Controller:c1|Selector6~0                                                                        ; out0             ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|dec_counter4:N_cnt|LessThan0~0                                                     ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|dec_counter4:N_cnt|LessThan0~0                                                     ; out0             ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|dec_counter4:N_cnt|LessThan0~1                                                     ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|dec_counter4:N_cnt|LessThan0~1                                                     ; out0             ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|dec_counter4:N_cnt|LessThan0~2                                                     ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|dec_counter4:N_cnt|LessThan0~2                                                     ; out0             ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|dec_counter4:N_cnt|LessThan0~3                                                     ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|dec_counter4:N_cnt|LessThan0~3                                                     ; out0             ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|dec_counter4:N_cnt|LessThan0~4                                                     ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|dec_counter4:N_cnt|LessThan0~4                                                     ; out0             ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|dec_counter4:N_cnt|LessThan0~5                                                     ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|dec_counter4:N_cnt|LessThan0~5                                                     ; out0             ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|sign_applyR5_to4:R_reg_sign|Add0~0                                                 ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|sign_applyR5_to4:R_reg_sign|Add0~0                                                 ; out0             ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|sign_applyR5_to4:R_reg_sign|Add0~1                                                 ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|sign_applyR5_to4:R_reg_sign|Add0~1                                                 ; out0             ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|sign_applyR5_to4:R_reg_sign|Add0~2                                                 ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|sign_applyR5_to4:R_reg_sign|Add0~2                                                 ; out0             ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|sign_applyR5_to4:R_reg_sign|Add0~4                                                 ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|sign_applyR5_to4:R_reg_sign|Add0~4                                                 ; out0             ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|sign_applyQ4:Q_reg_sign|Add0~0                                                     ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|sign_applyQ4:Q_reg_sign|Add0~0                                                     ; out0             ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|sign_applyQ4:Q_reg_sign|Add0~1                                                     ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|sign_applyQ4:Q_reg_sign|Add0~1                                                     ; out0             ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|sign_applyQ4:Q_reg_sign|Add0~2                                                     ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|sign_applyQ4:Q_reg_sign|Add0~2                                                     ; out0             ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|sign_applyQ4:Q_reg_sign|Add0~3                                                     ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|sign_applyQ4:Q_reg_sign|Add0~3                                                     ; out0             ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|sign_applyQ4:Q_reg_sign|Add0~4                                                     ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|sign_applyQ4:Q_reg_sign|Add0~4                                                     ; out0             ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|dec_counter4:N_cnt|Add0~0                                                          ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|dec_counter4:N_cnt|Add0~0                                                          ; out0             ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|dec_counter4:N_cnt|Add0~1                                                          ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|dec_counter4:N_cnt|Add0~1                                                          ; out0             ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|dec_counter4:N_cnt|Add0~2                                                          ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|dec_counter4:N_cnt|Add0~2                                                          ; out0             ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|dec_counter4:N_cnt|Add0~3                                                          ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|dec_counter4:N_cnt|Add0~3                                                          ; out0             ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|dec_counter4:N_cnt|Add0~4                                                          ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|dec_counter4:N_cnt|Add0~4                                                          ; out0             ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|dec_counter4:N_cnt|Add0~6                                                          ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|dec_counter4:N_cnt|Add0~6                                                          ; out0             ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|dec_counter4:N_cnt|Equal0~0                                                        ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|dec_counter4:N_cnt|Equal0~0                                                        ; out0             ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|fourBitRegister_LoadHoldDec:N_cnt|Equal0~0                                                        ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|fourBitRegister_LoadHoldDec:N_cnt|Equal0~0                                                        ; out0             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                               ; Output Port Name                                                                                                                        ; Output Port Type ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+------------------+
; |ALU|CarryOut                                                                                                                           ; |ALU|CarryOut                                                                                                                           ; pin_out          ;
; |ALU|inst6                                                                                                                              ; |ALU|inst6                                                                                                                              ; out0             ;
; |ALU|OpSel[1]                                                                                                                           ; |ALU|OpSel[1]                                                                                                                           ; out              ;
; |ALU|OpSel[0]                                                                                                                           ; |ALU|OpSel[0]                                                                                                                           ; out              ;
; |ALU|OperandA[3]                                                                                                                        ; |ALU|OperandA[3]                                                                                                                        ; out              ;
; |ALU|OperandA[2]                                                                                                                        ; |ALU|OperandA[2]                                                                                                                        ; out              ;
; |ALU|OperandA[1]                                                                                                                        ; |ALU|OperandA[1]                                                                                                                        ; out              ;
; |ALU|OperandA[0]                                                                                                                        ; |ALU|OperandA[0]                                                                                                                        ; out              ;
; |ALU|OperandB[3]                                                                                                                        ; |ALU|OperandB[3]                                                                                                                        ; out              ;
; |ALU|OperandB[2]                                                                                                                        ; |ALU|OperandB[2]                                                                                                                        ; out              ;
; |ALU|OperandB[1]                                                                                                                        ; |ALU|OperandB[1]                                                                                                                        ; out              ;
; |ALU|OperandB[0]                                                                                                                        ; |ALU|OperandB[0]                                                                                                                        ; out              ;
; |ALU|OverflowOut                                                                                                                        ; |ALU|OverflowOut                                                                                                                        ; pin_out          ;
; |ALU|ZeroOut                                                                                                                            ; |ALU|ZeroOut                                                                                                                            ; pin_out          ;
; |ALU|inst21                                                                                                                             ; |ALU|inst21                                                                                                                             ; out0             ;
; |ALU|OUT[7]                                                                                                                             ; |ALU|OUT[7]                                                                                                                             ; pin_out          ;
; |ALU|OUT[6]                                                                                                                             ; |ALU|OUT[6]                                                                                                                             ; pin_out          ;
; |ALU|OUT[5]                                                                                                                             ; |ALU|OUT[5]                                                                                                                             ; pin_out          ;
; |ALU|OUT[4]                                                                                                                             ; |ALU|OUT[4]                                                                                                                             ; pin_out          ;
; |ALU|inst11                                                                                                                             ; |ALU|inst11                                                                                                                             ; out0             ;
; |ALU|inst13                                                                                                                             ; |ALU|inst13                                                                                                                             ; out0             ;
; |ALU|inst18                                                                                                                             ; |ALU|inst18                                                                                                                             ; out0             ;
; |ALU|inst24                                                                                                                             ; |ALU|inst24                                                                                                                             ; out0             ;
; |ALU|inst14                                                                                                                             ; |ALU|inst14                                                                                                                             ; out0             ;
; |ALU|eightBitRegister:inst5|enARdFF_2:bit4|int_q                                                                                        ; |ALU|eightBitRegister:inst5|enARdFF_2:bit4|int_q                                                                                        ; regout           ;
; |ALU|eightBitRegister:inst5|enARdFF_2:bit5|int_q                                                                                        ; |ALU|eightBitRegister:inst5|enARdFF_2:bit5|int_q                                                                                        ; regout           ;
; |ALU|eightBitRegister:inst5|enARdFF_2:bit6|int_q                                                                                        ; |ALU|eightBitRegister:inst5|enARdFF_2:bit6|int_q                                                                                        ; regout           ;
; |ALU|eightBitRegister:inst5|enARdFF_2:bit7|int_q                                                                                        ; |ALU|eightBitRegister:inst5|enARdFF_2:bit7|int_q                                                                                        ; regout           ;
; |ALU|fourBitComparator:inst4|oneBitComparator:comp0|int_GT1~1                                                                           ; |ALU|fourBitComparator:inst4|oneBitComparator:comp0|int_GT1~1                                                                           ; out0             ;
; |ALU|fourBitComparator:inst4|oneBitComparator:comp0|o_GT                                                                                ; |ALU|fourBitComparator:inst4|oneBitComparator:comp0|o_GT                                                                                ; out0             ;
; |ALU|fourBitComparator:inst4|oneBitComparator:comp1|int_GT1~1                                                                           ; |ALU|fourBitComparator:inst4|oneBitComparator:comp1|int_GT1~1                                                                           ; out0             ;
; |ALU|fourBitComparator:inst4|oneBitComparator:comp1|o_GT                                                                                ; |ALU|fourBitComparator:inst4|oneBitComparator:comp1|o_GT                                                                                ; out0             ;
; |ALU|fourBitComparator:inst4|oneBitComparator:comp2|int_GT1~1                                                                           ; |ALU|fourBitComparator:inst4|oneBitComparator:comp2|int_GT1~1                                                                           ; out0             ;
; |ALU|fourBitComparator:inst4|oneBitComparator:comp2|o_GT                                                                                ; |ALU|fourBitComparator:inst4|oneBitComparator:comp2|o_GT                                                                                ; out0             ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|comb~0                                                                    ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|comb~0                                                                    ; out0             ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|sign_applyR5_to4:R_reg_sign|r_out[0]                                      ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|sign_applyR5_to4:R_reg_sign|r_out[0]                                      ; regout           ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|sign_applyR5_to4:R_reg_sign|r_out[3]                                      ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|sign_applyR5_to4:R_reg_sign|r_out[3]                                      ; regout           ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|sign_applyR5_to4:R_reg_sign|r_out[2]                                      ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|sign_applyR5_to4:R_reg_sign|r_out[2]                                      ; regout           ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|sign_applyQ4:Q_reg_sign|r_out[3]                                          ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|sign_applyQ4:Q_reg_sign|r_out[3]                                          ; regout           ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|sign_applyQ4:Q_reg_sign|r_out[2]                                          ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|sign_applyQ4:Q_reg_sign|r_out[2]                                          ; regout           ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|sign_applyQ4:Q_reg_sign|r_out[1]                                          ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|sign_applyQ4:Q_reg_sign|r_out[1]                                          ; regout           ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|dec_counter4:N_cnt|r_cnt~4                                                ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|dec_counter4:N_cnt|r_cnt~4                                                ; out              ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|dec_counter4:N_cnt|r_cnt~8                                                ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|dec_counter4:N_cnt|r_cnt~8                                                ; out              ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|dec_counter4:N_cnt|r_cnt[3]                                               ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|dec_counter4:N_cnt|r_cnt[3]                                               ; regout           ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|adder_subtractor_5bit:U_ADD|RippleAdder_Fivebit:RP|full_adder:FA_0|int_C2 ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|adder_subtractor_5bit:U_ADD|RippleAdder_Fivebit:RP|full_adder:FA_0|int_C2 ; out0             ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|reg4_Q_shift_setlsb:Quotient_reg|m~0                                      ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|reg4_Q_shift_setlsb:Quotient_reg|m~0                                      ; out              ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|reg4_Q_shift_setlsb:Quotient_reg|m~1                                      ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|reg4_Q_shift_setlsb:Quotient_reg|m~1                                      ; out              ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|reg4_Q_shift_setlsb:Quotient_reg|m~2                                      ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|reg4_Q_shift_setlsb:Quotient_reg|m~2                                      ; out              ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|reg4_Q_shift_setlsb:Quotient_reg|r_sign~0                                 ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|reg4_Q_shift_setlsb:Quotient_reg|r_sign~0                                 ; out              ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|reg4_Q_shift_setlsb:Quotient_reg|r_sign                                   ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|reg4_Q_shift_setlsb:Quotient_reg|r_sign                                   ; regout           ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|reg4_divisor_mag:D_reg|r_mag~0                                            ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|reg4_divisor_mag:D_reg|r_mag~0                                            ; out              ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|reg4_divisor_mag:D_reg|r_mag~1                                            ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|reg4_divisor_mag:D_reg|r_mag~1                                            ; out              ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|reg4_divisor_mag:D_reg|r_mag~2                                            ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|reg4_divisor_mag:D_reg|r_mag~2                                            ; out              ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|reg4_divisor_mag:D_reg|r_sign                                             ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|reg4_divisor_mag:D_reg|r_sign                                             ; regout           ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|reg4_divisor_mag:D_reg|r_mag[3]                                           ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|reg4_divisor_mag:D_reg|r_mag[3]                                           ; regout           ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|reg4_divisor_mag:D_reg|r_mag[2]                                           ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|reg4_divisor_mag:D_reg|r_mag[2]                                           ; regout           ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Controller:c1|cur~1                                                                     ; |ALU|Division_non_restoring:inst1|Non_Restoring_Controller:c1|cur~1                                                                     ; out0             ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Controller:c1|cur~9                                                                     ; |ALU|Division_non_restoring:inst1|Non_Restoring_Controller:c1|cur~9                                                                     ; out0             ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|fourBitRegister:ProdHi|enARdFF_2:lsb|int_q                                               ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|fourBitRegister:ProdHi|enARdFF_2:lsb|int_q                                               ; regout           ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|fourBitRegister:ProdHi|enARdFF_2:ssb|int_q                                               ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|fourBitRegister:ProdHi|enARdFF_2:ssb|int_q                                               ; regout           ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|fourBitRegister:ProdHi|enARdFF_2:tsb|int_q                                               ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|fourBitRegister:ProdHi|enARdFF_2:tsb|int_q                                               ; regout           ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|fourBitRegister:ProdHi|enARdFF_2:msb|int_q                                               ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|fourBitRegister:ProdHi|enARdFF_2:msb|int_q                                               ; regout           ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|fourBitRegister_LoadHoldDec:N_cnt|Mux4_1:bit0MUX|Mux2_1:Mux2_1_2|int_and2                ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|fourBitRegister_LoadHoldDec:N_cnt|Mux4_1:bit0MUX|Mux2_1:Mux2_1_2|int_and2                ; out0             ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|fourBitRegister_LoadHoldDec:N_cnt|Mux4_1:bit1MUX|Mux2_1:Mux2_1_2|int_and2                ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|fourBitRegister_LoadHoldDec:N_cnt|Mux4_1:bit1MUX|Mux2_1:Mux2_1_2|int_and2                ; out0             ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|fourBitRegister_LoadHoldDec:N_cnt|Mux4_1:bit2MUX|Mux2_1:Mux2_1_2|int_and2                ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|fourBitRegister_LoadHoldDec:N_cnt|Mux4_1:bit2MUX|Mux2_1:Mux2_1_2|int_and2                ; out0             ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|fourBitRegister_LoadHoldDec:N_cnt|Mux4_1:bit3MUX|Mux2_1:Mux2_1_2|int_and2                ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|fourBitRegister_LoadHoldDec:N_cnt|Mux4_1:bit3MUX|Mux2_1:Mux2_1_2|int_and2                ; out0             ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Logical_Right_Shift_four_bit_register:Q_reg|Mux4_1:b0MUX|Mux2_1:Mux2_1_2|int_and2        ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Logical_Right_Shift_four_bit_register:Q_reg|Mux4_1:b0MUX|Mux2_1:Mux2_1_2|int_and2        ; out0             ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Logical_Right_Shift_four_bit_register:Q_reg|Mux4_1:b0MUX|Mux2_1:Mux2_1_1|int_and2        ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Logical_Right_Shift_four_bit_register:Q_reg|Mux4_1:b0MUX|Mux2_1:Mux2_1_1|int_and2        ; out0             ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Logical_Right_Shift_four_bit_register:Q_reg|Mux4_1:b1MUX|Mux2_1:Mux2_1_2|int_and2        ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Logical_Right_Shift_four_bit_register:Q_reg|Mux4_1:b1MUX|Mux2_1:Mux2_1_2|int_and2        ; out0             ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Logical_Right_Shift_four_bit_register:Q_reg|Mux4_1:b1MUX|Mux2_1:Mux2_1_1|int_and2        ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Logical_Right_Shift_four_bit_register:Q_reg|Mux4_1:b1MUX|Mux2_1:Mux2_1_1|int_and2        ; out0             ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Logical_Right_Shift_four_bit_register:Q_reg|Mux4_1:b2MUX|Mux2_1:Mux2_1_2|int_and2        ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Logical_Right_Shift_four_bit_register:Q_reg|Mux4_1:b2MUX|Mux2_1:Mux2_1_2|int_and2        ; out0             ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Logical_Right_Shift_four_bit_register:Q_reg|Mux4_1:b2MUX|Mux2_1:Mux2_1_1|int_and2        ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Logical_Right_Shift_four_bit_register:Q_reg|Mux4_1:b2MUX|Mux2_1:Mux2_1_1|int_and2        ; out0             ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Logical_Right_Shift_four_bit_register:Q_reg|Mux4_1:b3MUX|Mux2_1:Mux2_1_2|int_and2        ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Logical_Right_Shift_four_bit_register:Q_reg|Mux4_1:b3MUX|Mux2_1:Mux2_1_2|int_and2        ; out0             ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Logical_Right_Shift_four_bit_register:Q_reg|Mux4_1:b3MUX|Mux2_1:Mux2_1_1|int_and2        ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Logical_Right_Shift_four_bit_register:Q_reg|Mux4_1:b3MUX|Mux2_1:Mux2_1_1|int_and2        ; out0             ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|adder_subtractor:U_ADD|RippleAdder:RP|full_adder:FA_1|int_C2                             ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|adder_subtractor:U_ADD|RippleAdder:RP|full_adder:FA_1|int_C2                             ; out0             ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|adder_subtractor:U_ADD|RippleAdder:RP|full_adder:FA_1|int_C3                             ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|adder_subtractor:U_ADD|RippleAdder:RP|full_adder:FA_1|int_C3                             ; out0             ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|adder_subtractor:U_ADD|RippleAdder:RP|full_adder:FA_0|int_C1                             ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|adder_subtractor:U_ADD|RippleAdder:RP|full_adder:FA_0|int_C1                             ; out0             ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|adder_subtractor:U_ADD|RippleAdder:RP|full_adder:FA_0|int_C2                             ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|adder_subtractor:U_ADD|RippleAdder:RP|full_adder:FA_0|int_C2                             ; out0             ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|adder_subtractor:U_ADD|RippleAdder:RP|full_adder:FA_0|int_Carry_out~0                    ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|adder_subtractor:U_ADD|RippleAdder:RP|full_adder:FA_0|int_Carry_out~0                    ; out0             ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|fourBitRegister:M_reg|enARdFF_2:ssb|int_q                                                ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|fourBitRegister:M_reg|enARdFF_2:ssb|int_q                                                ; regout           ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|fourBitRegister:M_reg|enARdFF_2:msb|int_q                                                ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|fourBitRegister:M_reg|enARdFF_2:msb|int_q                                                ; regout           ;
; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:0:Mux2_1_3k|int_and1                                                                          ; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:0:Mux2_1_3k|int_and1                                                                          ; out0             ;
; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:0:Mux2_1_2k|int_and2                                                                          ; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:0:Mux2_1_2k|int_and2                                                                          ; out0             ;
; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:0:Mux2_1_1k|int_and1                                                                          ; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:0:Mux2_1_1k|int_and1                                                                          ; out0             ;
; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:0:Mux2_1_1k|int_and2                                                                          ; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:0:Mux2_1_1k|int_and2                                                                          ; out0             ;
; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:0:Mux2_1_1k|o_val                                                                             ; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:0:Mux2_1_1k|o_val                                                                             ; out0             ;
; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:1:Mux2_1_3k|int_and1                                                                          ; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:1:Mux2_1_3k|int_and1                                                                          ; out0             ;
; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:1:Mux2_1_2k|int_and2                                                                          ; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:1:Mux2_1_2k|int_and2                                                                          ; out0             ;
; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:1:Mux2_1_1k|int_and1                                                                          ; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:1:Mux2_1_1k|int_and1                                                                          ; out0             ;
; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:1:Mux2_1_1k|int_and2                                                                          ; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:1:Mux2_1_1k|int_and2                                                                          ; out0             ;
; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:1:Mux2_1_1k|o_val                                                                             ; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:1:Mux2_1_1k|o_val                                                                             ; out0             ;
; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:2:Mux2_1_3k|int_and1                                                                          ; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:2:Mux2_1_3k|int_and1                                                                          ; out0             ;
; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:2:Mux2_1_2k|int_and2                                                                          ; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:2:Mux2_1_2k|int_and2                                                                          ; out0             ;
; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:2:Mux2_1_1k|int_and1                                                                          ; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:2:Mux2_1_1k|int_and1                                                                          ; out0             ;
; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:2:Mux2_1_1k|int_and2                                                                          ; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:2:Mux2_1_1k|int_and2                                                                          ; out0             ;
; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:2:Mux2_1_1k|o_val                                                                             ; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:2:Mux2_1_1k|o_val                                                                             ; out0             ;
; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:3:Mux2_1_3k|int_and1                                                                          ; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:3:Mux2_1_3k|int_and1                                                                          ; out0             ;
; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:3:Mux2_1_2k|int_and2                                                                          ; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:3:Mux2_1_2k|int_and2                                                                          ; out0             ;
; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:3:Mux2_1_1k|int_and1                                                                          ; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:3:Mux2_1_1k|int_and1                                                                          ; out0             ;
; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:3:Mux2_1_1k|int_and2                                                                          ; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:3:Mux2_1_1k|int_and2                                                                          ; out0             ;
; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:3:Mux2_1_1k|o_val                                                                             ; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:3:Mux2_1_1k|o_val                                                                             ; out0             ;
; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:4:Mux2_1_3k|int_and2                                                                          ; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:4:Mux2_1_3k|int_and2                                                                          ; out0             ;
; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:4:Mux2_1_2k|int_and1                                                                          ; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:4:Mux2_1_2k|int_and1                                                                          ; out0             ;
; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:4:Mux2_1_2k|int_and2                                                                          ; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:4:Mux2_1_2k|int_and2                                                                          ; out0             ;
; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:4:Mux2_1_2k|o_val                                                                             ; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:4:Mux2_1_2k|o_val                                                                             ; out0             ;
; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:5:Mux2_1_3k|int_and2                                                                          ; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:5:Mux2_1_3k|int_and2                                                                          ; out0             ;
; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:5:Mux2_1_2k|int_and1                                                                          ; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:5:Mux2_1_2k|int_and1                                                                          ; out0             ;
; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:5:Mux2_1_2k|int_and2                                                                          ; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:5:Mux2_1_2k|int_and2                                                                          ; out0             ;
; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:5:Mux2_1_2k|o_val                                                                             ; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:5:Mux2_1_2k|o_val                                                                             ; out0             ;
; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:6:Mux2_1_3k|int_and2                                                                          ; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:6:Mux2_1_3k|int_and2                                                                          ; out0             ;
; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:6:Mux2_1_2k|int_and1                                                                          ; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:6:Mux2_1_2k|int_and1                                                                          ; out0             ;
; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:6:Mux2_1_2k|int_and2                                                                          ; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:6:Mux2_1_2k|int_and2                                                                          ; out0             ;
; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:6:Mux2_1_2k|o_val                                                                             ; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:6:Mux2_1_2k|o_val                                                                             ; out0             ;
; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:7:Mux2_1_3k|int_and2                                                                          ; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:7:Mux2_1_3k|int_and2                                                                          ; out0             ;
; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:7:Mux2_1_2k|int_and1                                                                          ; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:7:Mux2_1_2k|int_and1                                                                          ; out0             ;
; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:7:Mux2_1_2k|int_and2                                                                          ; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:7:Mux2_1_2k|int_and2                                                                          ; out0             ;
; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:7:Mux2_1_2k|o_val                                                                             ; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:7:Mux2_1_2k|o_val                                                                             ; out0             ;
; |ALU|fourBitComparator:inst3|oneBitComparator:comp2|int_GT1~1                                                                           ; |ALU|fourBitComparator:inst3|oneBitComparator:comp2|int_GT1~1                                                                           ; out0             ;
; |ALU|adder_subtractor:inst|int_B_xor[0]                                                                                                 ; |ALU|adder_subtractor:inst|int_B_xor[0]                                                                                                 ; out0             ;
; |ALU|adder_subtractor:inst|int_B_xor[1]                                                                                                 ; |ALU|adder_subtractor:inst|int_B_xor[1]                                                                                                 ; out0             ;
; |ALU|adder_subtractor:inst|int_B_xor[2]                                                                                                 ; |ALU|adder_subtractor:inst|int_B_xor[2]                                                                                                 ; out0             ;
; |ALU|adder_subtractor:inst|int_B_xor[3]                                                                                                 ; |ALU|adder_subtractor:inst|int_B_xor[3]                                                                                                 ; out0             ;
; |ALU|adder_subtractor:inst|RippleAdder:RP|o_overFlow                                                                                    ; |ALU|adder_subtractor:inst|RippleAdder:RP|o_overFlow                                                                                    ; out0             ;
; |ALU|adder_subtractor:inst|RippleAdder:RP|full_adder:FA_3|int_C1                                                                        ; |ALU|adder_subtractor:inst|RippleAdder:RP|full_adder:FA_3|int_C1                                                                        ; out0             ;
; |ALU|adder_subtractor:inst|RippleAdder:RP|full_adder:FA_3|int_C2                                                                        ; |ALU|adder_subtractor:inst|RippleAdder:RP|full_adder:FA_3|int_C2                                                                        ; out0             ;
; |ALU|adder_subtractor:inst|RippleAdder:RP|full_adder:FA_3|int_C3                                                                        ; |ALU|adder_subtractor:inst|RippleAdder:RP|full_adder:FA_3|int_C3                                                                        ; out0             ;
; |ALU|adder_subtractor:inst|RippleAdder:RP|full_adder:FA_3|int_Carry_out~0                                                               ; |ALU|adder_subtractor:inst|RippleAdder:RP|full_adder:FA_3|int_Carry_out~0                                                               ; out0             ;
; |ALU|adder_subtractor:inst|RippleAdder:RP|full_adder:FA_3|O_Carry_out                                                                   ; |ALU|adder_subtractor:inst|RippleAdder:RP|full_adder:FA_3|O_Carry_out                                                                   ; out0             ;
; |ALU|adder_subtractor:inst|RippleAdder:RP|full_adder:FA_3|int_Sum~0                                                                     ; |ALU|adder_subtractor:inst|RippleAdder:RP|full_adder:FA_3|int_Sum~0                                                                     ; out0             ;
; |ALU|adder_subtractor:inst|RippleAdder:RP|full_adder:FA_3|o_Sum                                                                         ; |ALU|adder_subtractor:inst|RippleAdder:RP|full_adder:FA_3|o_Sum                                                                         ; out0             ;
; |ALU|adder_subtractor:inst|RippleAdder:RP|full_adder:FA_2|int_C1                                                                        ; |ALU|adder_subtractor:inst|RippleAdder:RP|full_adder:FA_2|int_C1                                                                        ; out0             ;
; |ALU|adder_subtractor:inst|RippleAdder:RP|full_adder:FA_2|int_C2                                                                        ; |ALU|adder_subtractor:inst|RippleAdder:RP|full_adder:FA_2|int_C2                                                                        ; out0             ;
; |ALU|adder_subtractor:inst|RippleAdder:RP|full_adder:FA_2|int_C3                                                                        ; |ALU|adder_subtractor:inst|RippleAdder:RP|full_adder:FA_2|int_C3                                                                        ; out0             ;
; |ALU|adder_subtractor:inst|RippleAdder:RP|full_adder:FA_2|int_Carry_out~0                                                               ; |ALU|adder_subtractor:inst|RippleAdder:RP|full_adder:FA_2|int_Carry_out~0                                                               ; out0             ;
; |ALU|adder_subtractor:inst|RippleAdder:RP|full_adder:FA_2|O_Carry_out                                                                   ; |ALU|adder_subtractor:inst|RippleAdder:RP|full_adder:FA_2|O_Carry_out                                                                   ; out0             ;
; |ALU|adder_subtractor:inst|RippleAdder:RP|full_adder:FA_2|int_Sum~0                                                                     ; |ALU|adder_subtractor:inst|RippleAdder:RP|full_adder:FA_2|int_Sum~0                                                                     ; out0             ;
; |ALU|adder_subtractor:inst|RippleAdder:RP|full_adder:FA_2|o_Sum                                                                         ; |ALU|adder_subtractor:inst|RippleAdder:RP|full_adder:FA_2|o_Sum                                                                         ; out0             ;
; |ALU|adder_subtractor:inst|RippleAdder:RP|full_adder:FA_1|int_C1                                                                        ; |ALU|adder_subtractor:inst|RippleAdder:RP|full_adder:FA_1|int_C1                                                                        ; out0             ;
; |ALU|adder_subtractor:inst|RippleAdder:RP|full_adder:FA_1|int_C2                                                                        ; |ALU|adder_subtractor:inst|RippleAdder:RP|full_adder:FA_1|int_C2                                                                        ; out0             ;
; |ALU|adder_subtractor:inst|RippleAdder:RP|full_adder:FA_1|int_C3                                                                        ; |ALU|adder_subtractor:inst|RippleAdder:RP|full_adder:FA_1|int_C3                                                                        ; out0             ;
; |ALU|adder_subtractor:inst|RippleAdder:RP|full_adder:FA_1|int_Carry_out~0                                                               ; |ALU|adder_subtractor:inst|RippleAdder:RP|full_adder:FA_1|int_Carry_out~0                                                               ; out0             ;
; |ALU|adder_subtractor:inst|RippleAdder:RP|full_adder:FA_1|O_Carry_out                                                                   ; |ALU|adder_subtractor:inst|RippleAdder:RP|full_adder:FA_1|O_Carry_out                                                                   ; out0             ;
; |ALU|adder_subtractor:inst|RippleAdder:RP|full_adder:FA_1|int_Sum~0                                                                     ; |ALU|adder_subtractor:inst|RippleAdder:RP|full_adder:FA_1|int_Sum~0                                                                     ; out0             ;
; |ALU|adder_subtractor:inst|RippleAdder:RP|full_adder:FA_1|o_Sum                                                                         ; |ALU|adder_subtractor:inst|RippleAdder:RP|full_adder:FA_1|o_Sum                                                                         ; out0             ;
; |ALU|adder_subtractor:inst|RippleAdder:RP|full_adder:FA_0|int_C1                                                                        ; |ALU|adder_subtractor:inst|RippleAdder:RP|full_adder:FA_0|int_C1                                                                        ; out0             ;
; |ALU|adder_subtractor:inst|RippleAdder:RP|full_adder:FA_0|int_C2                                                                        ; |ALU|adder_subtractor:inst|RippleAdder:RP|full_adder:FA_0|int_C2                                                                        ; out0             ;
; |ALU|adder_subtractor:inst|RippleAdder:RP|full_adder:FA_0|int_C3                                                                        ; |ALU|adder_subtractor:inst|RippleAdder:RP|full_adder:FA_0|int_C3                                                                        ; out0             ;
; |ALU|adder_subtractor:inst|RippleAdder:RP|full_adder:FA_0|int_Carry_out~0                                                               ; |ALU|adder_subtractor:inst|RippleAdder:RP|full_adder:FA_0|int_Carry_out~0                                                               ; out0             ;
; |ALU|adder_subtractor:inst|RippleAdder:RP|full_adder:FA_0|O_Carry_out                                                                   ; |ALU|adder_subtractor:inst|RippleAdder:RP|full_adder:FA_0|O_Carry_out                                                                   ; out0             ;
; |ALU|adder_subtractor:inst|RippleAdder:RP|full_adder:FA_0|int_Sum~0                                                                     ; |ALU|adder_subtractor:inst|RippleAdder:RP|full_adder:FA_0|int_Sum~0                                                                     ; out0             ;
; |ALU|adder_subtractor:inst|RippleAdder:RP|full_adder:FA_0|o_Sum                                                                         ; |ALU|adder_subtractor:inst|RippleAdder:RP|full_adder:FA_0|o_Sum                                                                         ; out0             ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Controller:c1|Selector1~2                                                               ; |ALU|Division_non_restoring:inst1|Non_Restoring_Controller:c1|Selector1~2                                                               ; out0             ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Controller:c1|Selector2~1                                                               ; |ALU|Division_non_restoring:inst1|Non_Restoring_Controller:c1|Selector2~1                                                               ; out0             ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Controller:c1|Selector3~1                                                               ; |ALU|Division_non_restoring:inst1|Non_Restoring_Controller:c1|Selector3~1                                                               ; out0             ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Controller:c1|Selector4~2                                                               ; |ALU|Division_non_restoring:inst1|Non_Restoring_Controller:c1|Selector4~2                                                               ; out0             ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Controller:c1|Selector6~1                                                               ; |ALU|Division_non_restoring:inst1|Non_Restoring_Controller:c1|Selector6~1                                                               ; out0             ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|sign_applyR5_to4:R_reg_sign|Add0~3                                        ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|sign_applyR5_to4:R_reg_sign|Add0~3                                        ; out0             ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|dec_counter4:N_cnt|Add0~5                                                 ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|dec_counter4:N_cnt|Add0~5                                                 ; out0             ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|reg4_Q_shift_setlsb:Quotient_reg|Add0~0                                   ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|reg4_Q_shift_setlsb:Quotient_reg|Add0~0                                   ; out0             ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|reg4_Q_shift_setlsb:Quotient_reg|Add0~1                                   ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|reg4_Q_shift_setlsb:Quotient_reg|Add0~1                                   ; out0             ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|reg4_Q_shift_setlsb:Quotient_reg|Add0~2                                   ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|reg4_Q_shift_setlsb:Quotient_reg|Add0~2                                   ; out0             ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|reg4_Q_shift_setlsb:Quotient_reg|Add0~3                                   ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|reg4_Q_shift_setlsb:Quotient_reg|Add0~3                                   ; out0             ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|reg4_Q_shift_setlsb:Quotient_reg|Add0~4                                   ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|reg4_Q_shift_setlsb:Quotient_reg|Add0~4                                   ; out0             ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|reg4_divisor_mag:D_reg|Add0~0                                             ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|reg4_divisor_mag:D_reg|Add0~0                                             ; out0             ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|reg4_divisor_mag:D_reg|Add0~1                                             ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|reg4_divisor_mag:D_reg|Add0~1                                             ; out0             ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|reg4_divisor_mag:D_reg|Add0~2                                             ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|reg4_divisor_mag:D_reg|Add0~2                                             ; out0             ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|reg4_divisor_mag:D_reg|Add0~3                                             ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|reg4_divisor_mag:D_reg|Add0~3                                             ; out0             ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|reg4_divisor_mag:D_reg|Add0~4                                             ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|reg4_divisor_mag:D_reg|Add0~4                                             ; out0             ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                               ; Output Port Name                                                                                                                        ; Output Port Type ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+------------------+
; |ALU|CarryOut                                                                                                                           ; |ALU|CarryOut                                                                                                                           ; pin_out          ;
; |ALU|inst6                                                                                                                              ; |ALU|inst6                                                                                                                              ; out0             ;
; |ALU|OpSel[1]                                                                                                                           ; |ALU|OpSel[1]                                                                                                                           ; out              ;
; |ALU|OpSel[0]                                                                                                                           ; |ALU|OpSel[0]                                                                                                                           ; out              ;
; |ALU|OperandA[3]                                                                                                                        ; |ALU|OperandA[3]                                                                                                                        ; out              ;
; |ALU|OperandA[2]                                                                                                                        ; |ALU|OperandA[2]                                                                                                                        ; out              ;
; |ALU|OperandA[1]                                                                                                                        ; |ALU|OperandA[1]                                                                                                                        ; out              ;
; |ALU|OperandA[0]                                                                                                                        ; |ALU|OperandA[0]                                                                                                                        ; out              ;
; |ALU|OperandB[3]                                                                                                                        ; |ALU|OperandB[3]                                                                                                                        ; out              ;
; |ALU|OperandB[2]                                                                                                                        ; |ALU|OperandB[2]                                                                                                                        ; out              ;
; |ALU|OperandB[1]                                                                                                                        ; |ALU|OperandB[1]                                                                                                                        ; out              ;
; |ALU|OperandB[0]                                                                                                                        ; |ALU|OperandB[0]                                                                                                                        ; out              ;
; |ALU|OverflowOut                                                                                                                        ; |ALU|OverflowOut                                                                                                                        ; pin_out          ;
; |ALU|GReset                                                                                                                             ; |ALU|GReset                                                                                                                             ; out              ;
; |ALU|OUT[7]                                                                                                                             ; |ALU|OUT[7]                                                                                                                             ; pin_out          ;
; |ALU|OUT[6]                                                                                                                             ; |ALU|OUT[6]                                                                                                                             ; pin_out          ;
; |ALU|OUT[5]                                                                                                                             ; |ALU|OUT[5]                                                                                                                             ; pin_out          ;
; |ALU|OUT[4]                                                                                                                             ; |ALU|OUT[4]                                                                                                                             ; pin_out          ;
; |ALU|OUT[3]                                                                                                                             ; |ALU|OUT[3]                                                                                                                             ; pin_out          ;
; |ALU|OUT[2]                                                                                                                             ; |ALU|OUT[2]                                                                                                                             ; pin_out          ;
; |ALU|OUT[1]                                                                                                                             ; |ALU|OUT[1]                                                                                                                             ; pin_out          ;
; |ALU|OUT[0]                                                                                                                             ; |ALU|OUT[0]                                                                                                                             ; pin_out          ;
; |ALU|inst11                                                                                                                             ; |ALU|inst11                                                                                                                             ; out0             ;
; |ALU|inst13                                                                                                                             ; |ALU|inst13                                                                                                                             ; out0             ;
; |ALU|inst18                                                                                                                             ; |ALU|inst18                                                                                                                             ; out0             ;
; |ALU|inst24                                                                                                                             ; |ALU|inst24                                                                                                                             ; out0             ;
; |ALU|inst14                                                                                                                             ; |ALU|inst14                                                                                                                             ; out0             ;
; |ALU|eightBitRegister:inst5|enARdFF_2:bit0|int_q                                                                                        ; |ALU|eightBitRegister:inst5|enARdFF_2:bit0|int_q                                                                                        ; regout           ;
; |ALU|eightBitRegister:inst5|enARdFF_2:bit1|int_q                                                                                        ; |ALU|eightBitRegister:inst5|enARdFF_2:bit1|int_q                                                                                        ; regout           ;
; |ALU|eightBitRegister:inst5|enARdFF_2:bit2|int_q                                                                                        ; |ALU|eightBitRegister:inst5|enARdFF_2:bit2|int_q                                                                                        ; regout           ;
; |ALU|eightBitRegister:inst5|enARdFF_2:bit3|int_q                                                                                        ; |ALU|eightBitRegister:inst5|enARdFF_2:bit3|int_q                                                                                        ; regout           ;
; |ALU|eightBitRegister:inst5|enARdFF_2:bit4|int_q                                                                                        ; |ALU|eightBitRegister:inst5|enARdFF_2:bit4|int_q                                                                                        ; regout           ;
; |ALU|eightBitRegister:inst5|enARdFF_2:bit5|int_q                                                                                        ; |ALU|eightBitRegister:inst5|enARdFF_2:bit5|int_q                                                                                        ; regout           ;
; |ALU|eightBitRegister:inst5|enARdFF_2:bit6|int_q                                                                                        ; |ALU|eightBitRegister:inst5|enARdFF_2:bit6|int_q                                                                                        ; regout           ;
; |ALU|eightBitRegister:inst5|enARdFF_2:bit7|int_q                                                                                        ; |ALU|eightBitRegister:inst5|enARdFF_2:bit7|int_q                                                                                        ; regout           ;
; |ALU|fourBitComparator:inst4|oneBitComparator:comp0|int_GT1~1                                                                           ; |ALU|fourBitComparator:inst4|oneBitComparator:comp0|int_GT1~1                                                                           ; out0             ;
; |ALU|fourBitComparator:inst4|oneBitComparator:comp0|o_GT                                                                                ; |ALU|fourBitComparator:inst4|oneBitComparator:comp0|o_GT                                                                                ; out0             ;
; |ALU|fourBitComparator:inst4|oneBitComparator:comp1|int_GT1~1                                                                           ; |ALU|fourBitComparator:inst4|oneBitComparator:comp1|int_GT1~1                                                                           ; out0             ;
; |ALU|fourBitComparator:inst4|oneBitComparator:comp1|o_GT                                                                                ; |ALU|fourBitComparator:inst4|oneBitComparator:comp1|o_GT                                                                                ; out0             ;
; |ALU|fourBitComparator:inst4|oneBitComparator:comp2|int_GT1~1                                                                           ; |ALU|fourBitComparator:inst4|oneBitComparator:comp2|int_GT1~1                                                                           ; out0             ;
; |ALU|fourBitComparator:inst4|oneBitComparator:comp2|o_GT                                                                                ; |ALU|fourBitComparator:inst4|oneBitComparator:comp2|o_GT                                                                                ; out0             ;
; |ALU|StartPulse_OnReset:inst12|resetBar_d                                                                                               ; |ALU|StartPulse_OnReset:inst12|resetBar_d                                                                                               ; regout           ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|comb~0                                                                    ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|comb~0                                                                    ; out0             ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|sign_applyR5_to4:R_reg_sign|r_out[0]                                      ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|sign_applyR5_to4:R_reg_sign|r_out[0]                                      ; regout           ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|sign_applyR5_to4:R_reg_sign|r_out[3]                                      ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|sign_applyR5_to4:R_reg_sign|r_out[3]                                      ; regout           ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|sign_applyR5_to4:R_reg_sign|r_out[2]                                      ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|sign_applyR5_to4:R_reg_sign|r_out[2]                                      ; regout           ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|sign_applyR5_to4:R_reg_sign|r_out[1]                                      ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|sign_applyR5_to4:R_reg_sign|r_out[1]                                      ; regout           ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|sign_applyQ4:Q_reg_sign|r_out[0]                                          ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|sign_applyQ4:Q_reg_sign|r_out[0]                                          ; regout           ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|sign_applyQ4:Q_reg_sign|r_out[3]                                          ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|sign_applyQ4:Q_reg_sign|r_out[3]                                          ; regout           ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|sign_applyQ4:Q_reg_sign|r_out[2]                                          ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|sign_applyQ4:Q_reg_sign|r_out[2]                                          ; regout           ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|sign_applyQ4:Q_reg_sign|r_out[1]                                          ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|sign_applyQ4:Q_reg_sign|r_out[1]                                          ; regout           ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|dec_counter4:N_cnt|r_cnt~4                                                ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|dec_counter4:N_cnt|r_cnt~4                                                ; out              ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|dec_counter4:N_cnt|r_cnt~8                                                ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|dec_counter4:N_cnt|r_cnt~8                                                ; out              ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|dec_counter4:N_cnt|r_cnt[3]                                               ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|dec_counter4:N_cnt|r_cnt[3]                                               ; regout           ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|adder_subtractor_5bit:U_ADD|RippleAdder_Fivebit:RP|full_adder:FA_0|int_C2 ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|adder_subtractor_5bit:U_ADD|RippleAdder_Fivebit:RP|full_adder:FA_0|int_C2 ; out0             ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|reg4_Q_shift_setlsb:Quotient_reg|m~0                                      ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|reg4_Q_shift_setlsb:Quotient_reg|m~0                                      ; out              ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|reg4_Q_shift_setlsb:Quotient_reg|m~1                                      ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|reg4_Q_shift_setlsb:Quotient_reg|m~1                                      ; out              ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|reg4_Q_shift_setlsb:Quotient_reg|m~2                                      ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|reg4_Q_shift_setlsb:Quotient_reg|m~2                                      ; out              ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|reg4_Q_shift_setlsb:Quotient_reg|r_sign~0                                 ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|reg4_Q_shift_setlsb:Quotient_reg|r_sign~0                                 ; out              ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|reg4_Q_shift_setlsb:Quotient_reg|r_sign                                   ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|reg4_Q_shift_setlsb:Quotient_reg|r_sign                                   ; regout           ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|reg4_divisor_mag:D_reg|r_mag~0                                            ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|reg4_divisor_mag:D_reg|r_mag~0                                            ; out              ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|reg4_divisor_mag:D_reg|r_mag~1                                            ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|reg4_divisor_mag:D_reg|r_mag~1                                            ; out              ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|reg4_divisor_mag:D_reg|r_mag~2                                            ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|reg4_divisor_mag:D_reg|r_mag~2                                            ; out              ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|reg4_divisor_mag:D_reg|r_sign                                             ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|reg4_divisor_mag:D_reg|r_sign                                             ; regout           ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|reg4_divisor_mag:D_reg|r_mag[3]                                           ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|reg4_divisor_mag:D_reg|r_mag[3]                                           ; regout           ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|reg4_divisor_mag:D_reg|r_mag[2]                                           ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|reg4_divisor_mag:D_reg|r_mag[2]                                           ; regout           ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|reg4_divisor_mag:D_reg|r_mag[1]                                           ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|reg4_divisor_mag:D_reg|r_mag[1]                                           ; regout           ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|reg4_divisor_mag:D_reg|r_mag[0]                                           ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|reg4_divisor_mag:D_reg|r_mag[0]                                           ; regout           ;
; |ALU|Multiplication:inst2|Multiplication_Control_Logic_One_Hot:inst|enARdFF_2:S0_init|int_q                                             ; |ALU|Multiplication:inst2|Multiplication_Control_Logic_One_Hot:inst|enARdFF_2:S0_init|int_q                                             ; regout           ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|fourBitRegister:ProdLo|enARdFF_2:lsb|int_q                                               ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|fourBitRegister:ProdLo|enARdFF_2:lsb|int_q                                               ; regout           ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|fourBitRegister:ProdLo|enARdFF_2:ssb|int_q                                               ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|fourBitRegister:ProdLo|enARdFF_2:ssb|int_q                                               ; regout           ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|fourBitRegister:ProdLo|enARdFF_2:tsb|int_q                                               ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|fourBitRegister:ProdLo|enARdFF_2:tsb|int_q                                               ; regout           ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|fourBitRegister:ProdLo|enARdFF_2:msb|int_q                                               ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|fourBitRegister:ProdLo|enARdFF_2:msb|int_q                                               ; regout           ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|fourBitRegister:ProdHi|enARdFF_2:lsb|int_q                                               ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|fourBitRegister:ProdHi|enARdFF_2:lsb|int_q                                               ; regout           ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|fourBitRegister:ProdHi|enARdFF_2:ssb|int_q                                               ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|fourBitRegister:ProdHi|enARdFF_2:ssb|int_q                                               ; regout           ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|fourBitRegister:ProdHi|enARdFF_2:tsb|int_q                                               ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|fourBitRegister:ProdHi|enARdFF_2:tsb|int_q                                               ; regout           ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|fourBitRegister:ProdHi|enARdFF_2:msb|int_q                                               ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|fourBitRegister:ProdHi|enARdFF_2:msb|int_q                                               ; regout           ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|fourBitRegister_LoadHoldDec:N_cnt|enARdFF_2:bit3FF|int_q                                 ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|fourBitRegister_LoadHoldDec:N_cnt|enARdFF_2:bit3FF|int_q                                 ; regout           ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|fourBitRegister_LoadHoldDec:N_cnt|Mux4_1:bit3MUX|Mux2_1:Mux2_1_3|int_and1                ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|fourBitRegister_LoadHoldDec:N_cnt|Mux4_1:bit3MUX|Mux2_1:Mux2_1_3|int_and1                ; out0             ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|fourBitRegister_LoadHoldDec:N_cnt|Mux4_1:bit3MUX|Mux2_1:Mux2_1_1|int_and1                ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|fourBitRegister_LoadHoldDec:N_cnt|Mux4_1:bit3MUX|Mux2_1:Mux2_1_1|int_and1                ; out0             ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Logical_Right_Shift_four_bit_register:Q_reg|Mux4_1:b0MUX|Mux2_1:Mux2_1_2|int_and2        ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Logical_Right_Shift_four_bit_register:Q_reg|Mux4_1:b0MUX|Mux2_1:Mux2_1_2|int_and2        ; out0             ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Logical_Right_Shift_four_bit_register:Q_reg|Mux4_1:b1MUX|Mux2_1:Mux2_1_2|int_and1        ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Logical_Right_Shift_four_bit_register:Q_reg|Mux4_1:b1MUX|Mux2_1:Mux2_1_2|int_and1        ; out0             ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Logical_Right_Shift_four_bit_register:Q_reg|Mux4_1:b1MUX|Mux2_1:Mux2_1_2|int_and2        ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Logical_Right_Shift_four_bit_register:Q_reg|Mux4_1:b1MUX|Mux2_1:Mux2_1_2|int_and2        ; out0             ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Logical_Right_Shift_four_bit_register:Q_reg|Mux4_1:b1MUX|Mux2_1:Mux2_1_2|o_val           ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Logical_Right_Shift_four_bit_register:Q_reg|Mux4_1:b1MUX|Mux2_1:Mux2_1_2|o_val           ; out0             ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Logical_Right_Shift_four_bit_register:Q_reg|enARdFF_2:b2FF|int_q                         ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Logical_Right_Shift_four_bit_register:Q_reg|enARdFF_2:b2FF|int_q                         ; regout           ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Logical_Right_Shift_four_bit_register:Q_reg|Mux4_1:b2MUX|Mux2_1:Mux2_1_2|int_and1        ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Logical_Right_Shift_four_bit_register:Q_reg|Mux4_1:b2MUX|Mux2_1:Mux2_1_2|int_and1        ; out0             ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Logical_Right_Shift_four_bit_register:Q_reg|Mux4_1:b2MUX|Mux2_1:Mux2_1_2|int_and2        ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Logical_Right_Shift_four_bit_register:Q_reg|Mux4_1:b2MUX|Mux2_1:Mux2_1_2|int_and2        ; out0             ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Logical_Right_Shift_four_bit_register:Q_reg|Mux4_1:b2MUX|Mux2_1:Mux2_1_2|o_val           ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Logical_Right_Shift_four_bit_register:Q_reg|Mux4_1:b2MUX|Mux2_1:Mux2_1_2|o_val           ; out0             ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Logical_Right_Shift_four_bit_register:Q_reg|Mux4_1:b2MUX|Mux2_1:Mux2_1_1|int_and1        ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Logical_Right_Shift_four_bit_register:Q_reg|Mux4_1:b2MUX|Mux2_1:Mux2_1_1|int_and1        ; out0             ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Logical_Right_Shift_four_bit_register:Q_reg|Mux4_1:b2MUX|Mux2_1:Mux2_1_1|int_and2        ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Logical_Right_Shift_four_bit_register:Q_reg|Mux4_1:b2MUX|Mux2_1:Mux2_1_1|int_and2        ; out0             ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Logical_Right_Shift_four_bit_register:Q_reg|Mux4_1:b2MUX|Mux2_1:Mux2_1_1|o_val           ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Logical_Right_Shift_four_bit_register:Q_reg|Mux4_1:b2MUX|Mux2_1:Mux2_1_1|o_val           ; out0             ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Logical_Right_Shift_four_bit_register:Q_reg|enARdFF_2:b3FF|int_q                         ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Logical_Right_Shift_four_bit_register:Q_reg|enARdFF_2:b3FF|int_q                         ; regout           ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Logical_Right_Shift_four_bit_register:Q_reg|Mux4_1:b3MUX|Mux2_1:Mux2_1_2|int_and2        ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Logical_Right_Shift_four_bit_register:Q_reg|Mux4_1:b3MUX|Mux2_1:Mux2_1_2|int_and2        ; out0             ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Logical_Right_Shift_four_bit_register:Q_reg|Mux4_1:b3MUX|Mux2_1:Mux2_1_1|int_and1        ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Logical_Right_Shift_four_bit_register:Q_reg|Mux4_1:b3MUX|Mux2_1:Mux2_1_1|int_and1        ; out0             ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Logical_Right_Shift_four_bit_register:Q_reg|Mux4_1:b3MUX|Mux2_1:Mux2_1_1|int_and2        ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Logical_Right_Shift_four_bit_register:Q_reg|Mux4_1:b3MUX|Mux2_1:Mux2_1_1|int_and2        ; out0             ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Logical_Right_Shift_four_bit_register:Q_reg|Mux4_1:b3MUX|Mux2_1:Mux2_1_1|o_val           ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|Logical_Right_Shift_four_bit_register:Q_reg|Mux4_1:b3MUX|Mux2_1:Mux2_1_1|o_val           ; out0             ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|adder_subtractor:U_ADD|RippleAdder:RP|full_adder:FA_1|int_C2                             ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|adder_subtractor:U_ADD|RippleAdder:RP|full_adder:FA_1|int_C2                             ; out0             ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|adder_subtractor:U_ADD|RippleAdder:RP|full_adder:FA_1|int_C3                             ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|adder_subtractor:U_ADD|RippleAdder:RP|full_adder:FA_1|int_C3                             ; out0             ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|adder_subtractor:U_ADD|RippleAdder:RP|full_adder:FA_0|int_C1                             ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|adder_subtractor:U_ADD|RippleAdder:RP|full_adder:FA_0|int_C1                             ; out0             ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|adder_subtractor:U_ADD|RippleAdder:RP|full_adder:FA_0|int_C2                             ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|adder_subtractor:U_ADD|RippleAdder:RP|full_adder:FA_0|int_C2                             ; out0             ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|adder_subtractor:U_ADD|RippleAdder:RP|full_adder:FA_0|int_Carry_out~0                    ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|adder_subtractor:U_ADD|RippleAdder:RP|full_adder:FA_0|int_Carry_out~0                    ; out0             ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|fourBitRegister:M_reg|enARdFF_2:lsb|int_q                                                ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|fourBitRegister:M_reg|enARdFF_2:lsb|int_q                                                ; regout           ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|fourBitRegister:M_reg|enARdFF_2:ssb|int_q                                                ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|fourBitRegister:M_reg|enARdFF_2:ssb|int_q                                                ; regout           ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|fourBitRegister:M_reg|enARdFF_2:tsb|int_q                                                ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|fourBitRegister:M_reg|enARdFF_2:tsb|int_q                                                ; regout           ;
; |ALU|Multiplication:inst2|Booth_Datapath:inst5|fourBitRegister:M_reg|enARdFF_2:msb|int_q                                                ; |ALU|Multiplication:inst2|Booth_Datapath:inst5|fourBitRegister:M_reg|enARdFF_2:msb|int_q                                                ; regout           ;
; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:0:Mux2_1_3k|int_and1                                                                          ; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:0:Mux2_1_3k|int_and1                                                                          ; out0             ;
; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:0:Mux2_1_3k|int_and2                                                                          ; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:0:Mux2_1_3k|int_and2                                                                          ; out0             ;
; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:0:Mux2_1_3k|o_val                                                                             ; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:0:Mux2_1_3k|o_val                                                                             ; out0             ;
; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:0:Mux2_1_2k|int_and1                                                                          ; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:0:Mux2_1_2k|int_and1                                                                          ; out0             ;
; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:0:Mux2_1_2k|int_and2                                                                          ; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:0:Mux2_1_2k|int_and2                                                                          ; out0             ;
; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:0:Mux2_1_2k|o_val                                                                             ; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:0:Mux2_1_2k|o_val                                                                             ; out0             ;
; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:0:Mux2_1_1k|int_and1                                                                          ; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:0:Mux2_1_1k|int_and1                                                                          ; out0             ;
; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:0:Mux2_1_1k|int_and2                                                                          ; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:0:Mux2_1_1k|int_and2                                                                          ; out0             ;
; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:0:Mux2_1_1k|o_val                                                                             ; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:0:Mux2_1_1k|o_val                                                                             ; out0             ;
; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:1:Mux2_1_3k|int_and1                                                                          ; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:1:Mux2_1_3k|int_and1                                                                          ; out0             ;
; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:1:Mux2_1_3k|int_and2                                                                          ; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:1:Mux2_1_3k|int_and2                                                                          ; out0             ;
; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:1:Mux2_1_3k|o_val                                                                             ; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:1:Mux2_1_3k|o_val                                                                             ; out0             ;
; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:1:Mux2_1_2k|int_and1                                                                          ; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:1:Mux2_1_2k|int_and1                                                                          ; out0             ;
; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:1:Mux2_1_2k|int_and2                                                                          ; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:1:Mux2_1_2k|int_and2                                                                          ; out0             ;
; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:1:Mux2_1_2k|o_val                                                                             ; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:1:Mux2_1_2k|o_val                                                                             ; out0             ;
; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:1:Mux2_1_1k|int_and1                                                                          ; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:1:Mux2_1_1k|int_and1                                                                          ; out0             ;
; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:1:Mux2_1_1k|int_and2                                                                          ; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:1:Mux2_1_1k|int_and2                                                                          ; out0             ;
; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:1:Mux2_1_1k|o_val                                                                             ; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:1:Mux2_1_1k|o_val                                                                             ; out0             ;
; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:2:Mux2_1_3k|int_and1                                                                          ; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:2:Mux2_1_3k|int_and1                                                                          ; out0             ;
; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:2:Mux2_1_3k|int_and2                                                                          ; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:2:Mux2_1_3k|int_and2                                                                          ; out0             ;
; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:2:Mux2_1_3k|o_val                                                                             ; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:2:Mux2_1_3k|o_val                                                                             ; out0             ;
; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:2:Mux2_1_2k|int_and1                                                                          ; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:2:Mux2_1_2k|int_and1                                                                          ; out0             ;
; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:2:Mux2_1_2k|int_and2                                                                          ; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:2:Mux2_1_2k|int_and2                                                                          ; out0             ;
; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:2:Mux2_1_2k|o_val                                                                             ; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:2:Mux2_1_2k|o_val                                                                             ; out0             ;
; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:2:Mux2_1_1k|int_and1                                                                          ; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:2:Mux2_1_1k|int_and1                                                                          ; out0             ;
; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:2:Mux2_1_1k|int_and2                                                                          ; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:2:Mux2_1_1k|int_and2                                                                          ; out0             ;
; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:2:Mux2_1_1k|o_val                                                                             ; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:2:Mux2_1_1k|o_val                                                                             ; out0             ;
; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:3:Mux2_1_3k|int_and1                                                                          ; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:3:Mux2_1_3k|int_and1                                                                          ; out0             ;
; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:3:Mux2_1_3k|int_and2                                                                          ; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:3:Mux2_1_3k|int_and2                                                                          ; out0             ;
; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:3:Mux2_1_3k|o_val                                                                             ; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:3:Mux2_1_3k|o_val                                                                             ; out0             ;
; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:3:Mux2_1_2k|int_and1                                                                          ; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:3:Mux2_1_2k|int_and1                                                                          ; out0             ;
; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:3:Mux2_1_2k|int_and2                                                                          ; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:3:Mux2_1_2k|int_and2                                                                          ; out0             ;
; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:3:Mux2_1_2k|o_val                                                                             ; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:3:Mux2_1_2k|o_val                                                                             ; out0             ;
; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:3:Mux2_1_1k|int_and1                                                                          ; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:3:Mux2_1_1k|int_and1                                                                          ; out0             ;
; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:3:Mux2_1_1k|int_and2                                                                          ; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:3:Mux2_1_1k|int_and2                                                                          ; out0             ;
; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:3:Mux2_1_1k|o_val                                                                             ; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:3:Mux2_1_1k|o_val                                                                             ; out0             ;
; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:4:Mux2_1_3k|int_and2                                                                          ; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:4:Mux2_1_3k|int_and2                                                                          ; out0             ;
; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:4:Mux2_1_2k|int_and1                                                                          ; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:4:Mux2_1_2k|int_and1                                                                          ; out0             ;
; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:4:Mux2_1_2k|int_and2                                                                          ; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:4:Mux2_1_2k|int_and2                                                                          ; out0             ;
; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:4:Mux2_1_2k|o_val                                                                             ; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:4:Mux2_1_2k|o_val                                                                             ; out0             ;
; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:5:Mux2_1_3k|int_and2                                                                          ; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:5:Mux2_1_3k|int_and2                                                                          ; out0             ;
; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:5:Mux2_1_2k|int_and1                                                                          ; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:5:Mux2_1_2k|int_and1                                                                          ; out0             ;
; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:5:Mux2_1_2k|int_and2                                                                          ; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:5:Mux2_1_2k|int_and2                                                                          ; out0             ;
; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:5:Mux2_1_2k|o_val                                                                             ; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:5:Mux2_1_2k|o_val                                                                             ; out0             ;
; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:6:Mux2_1_3k|int_and2                                                                          ; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:6:Mux2_1_3k|int_and2                                                                          ; out0             ;
; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:6:Mux2_1_2k|int_and1                                                                          ; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:6:Mux2_1_2k|int_and1                                                                          ; out0             ;
; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:6:Mux2_1_2k|int_and2                                                                          ; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:6:Mux2_1_2k|int_and2                                                                          ; out0             ;
; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:6:Mux2_1_2k|o_val                                                                             ; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:6:Mux2_1_2k|o_val                                                                             ; out0             ;
; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:7:Mux2_1_3k|int_and2                                                                          ; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:7:Mux2_1_3k|int_and2                                                                          ; out0             ;
; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:7:Mux2_1_2k|int_and1                                                                          ; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:7:Mux2_1_2k|int_and1                                                                          ; out0             ;
; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:7:Mux2_1_2k|int_and2                                                                          ; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:7:Mux2_1_2k|int_and2                                                                          ; out0             ;
; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:7:Mux2_1_2k|o_val                                                                             ; |ALU|Mux4_1_8bits:inst22|Mux2_1:\gen_bits:7:Mux2_1_2k|o_val                                                                             ; out0             ;
; |ALU|fourBitComparator:inst3|oneBitComparator:comp0|o_GT                                                                                ; |ALU|fourBitComparator:inst3|oneBitComparator:comp0|o_GT                                                                                ; out0             ;
; |ALU|fourBitComparator:inst3|oneBitComparator:comp1|o_GT                                                                                ; |ALU|fourBitComparator:inst3|oneBitComparator:comp1|o_GT                                                                                ; out0             ;
; |ALU|fourBitComparator:inst3|oneBitComparator:comp2|int_GT1~1                                                                           ; |ALU|fourBitComparator:inst3|oneBitComparator:comp2|int_GT1~1                                                                           ; out0             ;
; |ALU|fourBitComparator:inst3|oneBitComparator:comp2|o_GT                                                                                ; |ALU|fourBitComparator:inst3|oneBitComparator:comp2|o_GT                                                                                ; out0             ;
; |ALU|adder_subtractor:inst|int_B_xor[0]                                                                                                 ; |ALU|adder_subtractor:inst|int_B_xor[0]                                                                                                 ; out0             ;
; |ALU|adder_subtractor:inst|int_B_xor[1]                                                                                                 ; |ALU|adder_subtractor:inst|int_B_xor[1]                                                                                                 ; out0             ;
; |ALU|adder_subtractor:inst|int_B_xor[2]                                                                                                 ; |ALU|adder_subtractor:inst|int_B_xor[2]                                                                                                 ; out0             ;
; |ALU|adder_subtractor:inst|int_B_xor[3]                                                                                                 ; |ALU|adder_subtractor:inst|int_B_xor[3]                                                                                                 ; out0             ;
; |ALU|adder_subtractor:inst|RippleAdder:RP|o_overFlow                                                                                    ; |ALU|adder_subtractor:inst|RippleAdder:RP|o_overFlow                                                                                    ; out0             ;
; |ALU|adder_subtractor:inst|RippleAdder:RP|full_adder:FA_3|int_C1                                                                        ; |ALU|adder_subtractor:inst|RippleAdder:RP|full_adder:FA_3|int_C1                                                                        ; out0             ;
; |ALU|adder_subtractor:inst|RippleAdder:RP|full_adder:FA_3|int_C2                                                                        ; |ALU|adder_subtractor:inst|RippleAdder:RP|full_adder:FA_3|int_C2                                                                        ; out0             ;
; |ALU|adder_subtractor:inst|RippleAdder:RP|full_adder:FA_3|int_C3                                                                        ; |ALU|adder_subtractor:inst|RippleAdder:RP|full_adder:FA_3|int_C3                                                                        ; out0             ;
; |ALU|adder_subtractor:inst|RippleAdder:RP|full_adder:FA_3|int_Carry_out~0                                                               ; |ALU|adder_subtractor:inst|RippleAdder:RP|full_adder:FA_3|int_Carry_out~0                                                               ; out0             ;
; |ALU|adder_subtractor:inst|RippleAdder:RP|full_adder:FA_3|O_Carry_out                                                                   ; |ALU|adder_subtractor:inst|RippleAdder:RP|full_adder:FA_3|O_Carry_out                                                                   ; out0             ;
; |ALU|adder_subtractor:inst|RippleAdder:RP|full_adder:FA_3|int_Sum~0                                                                     ; |ALU|adder_subtractor:inst|RippleAdder:RP|full_adder:FA_3|int_Sum~0                                                                     ; out0             ;
; |ALU|adder_subtractor:inst|RippleAdder:RP|full_adder:FA_3|o_Sum                                                                         ; |ALU|adder_subtractor:inst|RippleAdder:RP|full_adder:FA_3|o_Sum                                                                         ; out0             ;
; |ALU|adder_subtractor:inst|RippleAdder:RP|full_adder:FA_2|int_C1                                                                        ; |ALU|adder_subtractor:inst|RippleAdder:RP|full_adder:FA_2|int_C1                                                                        ; out0             ;
; |ALU|adder_subtractor:inst|RippleAdder:RP|full_adder:FA_2|int_C2                                                                        ; |ALU|adder_subtractor:inst|RippleAdder:RP|full_adder:FA_2|int_C2                                                                        ; out0             ;
; |ALU|adder_subtractor:inst|RippleAdder:RP|full_adder:FA_2|int_C3                                                                        ; |ALU|adder_subtractor:inst|RippleAdder:RP|full_adder:FA_2|int_C3                                                                        ; out0             ;
; |ALU|adder_subtractor:inst|RippleAdder:RP|full_adder:FA_2|int_Carry_out~0                                                               ; |ALU|adder_subtractor:inst|RippleAdder:RP|full_adder:FA_2|int_Carry_out~0                                                               ; out0             ;
; |ALU|adder_subtractor:inst|RippleAdder:RP|full_adder:FA_2|O_Carry_out                                                                   ; |ALU|adder_subtractor:inst|RippleAdder:RP|full_adder:FA_2|O_Carry_out                                                                   ; out0             ;
; |ALU|adder_subtractor:inst|RippleAdder:RP|full_adder:FA_2|int_Sum~0                                                                     ; |ALU|adder_subtractor:inst|RippleAdder:RP|full_adder:FA_2|int_Sum~0                                                                     ; out0             ;
; |ALU|adder_subtractor:inst|RippleAdder:RP|full_adder:FA_2|o_Sum                                                                         ; |ALU|adder_subtractor:inst|RippleAdder:RP|full_adder:FA_2|o_Sum                                                                         ; out0             ;
; |ALU|adder_subtractor:inst|RippleAdder:RP|full_adder:FA_1|int_C1                                                                        ; |ALU|adder_subtractor:inst|RippleAdder:RP|full_adder:FA_1|int_C1                                                                        ; out0             ;
; |ALU|adder_subtractor:inst|RippleAdder:RP|full_adder:FA_1|int_C2                                                                        ; |ALU|adder_subtractor:inst|RippleAdder:RP|full_adder:FA_1|int_C2                                                                        ; out0             ;
; |ALU|adder_subtractor:inst|RippleAdder:RP|full_adder:FA_1|int_C3                                                                        ; |ALU|adder_subtractor:inst|RippleAdder:RP|full_adder:FA_1|int_C3                                                                        ; out0             ;
; |ALU|adder_subtractor:inst|RippleAdder:RP|full_adder:FA_1|int_Carry_out~0                                                               ; |ALU|adder_subtractor:inst|RippleAdder:RP|full_adder:FA_1|int_Carry_out~0                                                               ; out0             ;
; |ALU|adder_subtractor:inst|RippleAdder:RP|full_adder:FA_1|O_Carry_out                                                                   ; |ALU|adder_subtractor:inst|RippleAdder:RP|full_adder:FA_1|O_Carry_out                                                                   ; out0             ;
; |ALU|adder_subtractor:inst|RippleAdder:RP|full_adder:FA_1|int_Sum~0                                                                     ; |ALU|adder_subtractor:inst|RippleAdder:RP|full_adder:FA_1|int_Sum~0                                                                     ; out0             ;
; |ALU|adder_subtractor:inst|RippleAdder:RP|full_adder:FA_1|o_Sum                                                                         ; |ALU|adder_subtractor:inst|RippleAdder:RP|full_adder:FA_1|o_Sum                                                                         ; out0             ;
; |ALU|adder_subtractor:inst|RippleAdder:RP|full_adder:FA_0|int_C1                                                                        ; |ALU|adder_subtractor:inst|RippleAdder:RP|full_adder:FA_0|int_C1                                                                        ; out0             ;
; |ALU|adder_subtractor:inst|RippleAdder:RP|full_adder:FA_0|int_C2                                                                        ; |ALU|adder_subtractor:inst|RippleAdder:RP|full_adder:FA_0|int_C2                                                                        ; out0             ;
; |ALU|adder_subtractor:inst|RippleAdder:RP|full_adder:FA_0|int_C3                                                                        ; |ALU|adder_subtractor:inst|RippleAdder:RP|full_adder:FA_0|int_C3                                                                        ; out0             ;
; |ALU|adder_subtractor:inst|RippleAdder:RP|full_adder:FA_0|int_Carry_out~0                                                               ; |ALU|adder_subtractor:inst|RippleAdder:RP|full_adder:FA_0|int_Carry_out~0                                                               ; out0             ;
; |ALU|adder_subtractor:inst|RippleAdder:RP|full_adder:FA_0|O_Carry_out                                                                   ; |ALU|adder_subtractor:inst|RippleAdder:RP|full_adder:FA_0|O_Carry_out                                                                   ; out0             ;
; |ALU|adder_subtractor:inst|RippleAdder:RP|full_adder:FA_0|int_Sum~0                                                                     ; |ALU|adder_subtractor:inst|RippleAdder:RP|full_adder:FA_0|int_Sum~0                                                                     ; out0             ;
; |ALU|adder_subtractor:inst|RippleAdder:RP|full_adder:FA_0|o_Sum                                                                         ; |ALU|adder_subtractor:inst|RippleAdder:RP|full_adder:FA_0|o_Sum                                                                         ; out0             ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Controller:c1|Selector1~2                                                               ; |ALU|Division_non_restoring:inst1|Non_Restoring_Controller:c1|Selector1~2                                                               ; out0             ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Controller:c1|Selector2~1                                                               ; |ALU|Division_non_restoring:inst1|Non_Restoring_Controller:c1|Selector2~1                                                               ; out0             ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Controller:c1|Selector3~1                                                               ; |ALU|Division_non_restoring:inst1|Non_Restoring_Controller:c1|Selector3~1                                                               ; out0             ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Controller:c1|Selector4~2                                                               ; |ALU|Division_non_restoring:inst1|Non_Restoring_Controller:c1|Selector4~2                                                               ; out0             ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Controller:c1|Selector6~1                                                               ; |ALU|Division_non_restoring:inst1|Non_Restoring_Controller:c1|Selector6~1                                                               ; out0             ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|dec_counter4:N_cnt|Add0~5                                                 ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|dec_counter4:N_cnt|Add0~5                                                 ; out0             ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|reg4_Q_shift_setlsb:Quotient_reg|Add0~0                                   ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|reg4_Q_shift_setlsb:Quotient_reg|Add0~0                                   ; out0             ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|reg4_Q_shift_setlsb:Quotient_reg|Add0~1                                   ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|reg4_Q_shift_setlsb:Quotient_reg|Add0~1                                   ; out0             ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|reg4_Q_shift_setlsb:Quotient_reg|Add0~2                                   ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|reg4_Q_shift_setlsb:Quotient_reg|Add0~2                                   ; out0             ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|reg4_Q_shift_setlsb:Quotient_reg|Add0~3                                   ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|reg4_Q_shift_setlsb:Quotient_reg|Add0~3                                   ; out0             ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|reg4_Q_shift_setlsb:Quotient_reg|Add0~4                                   ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|reg4_Q_shift_setlsb:Quotient_reg|Add0~4                                   ; out0             ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|reg4_divisor_mag:D_reg|Add0~0                                             ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|reg4_divisor_mag:D_reg|Add0~0                                             ; out0             ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|reg4_divisor_mag:D_reg|Add0~1                                             ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|reg4_divisor_mag:D_reg|Add0~1                                             ; out0             ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|reg4_divisor_mag:D_reg|Add0~2                                             ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|reg4_divisor_mag:D_reg|Add0~2                                             ; out0             ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|reg4_divisor_mag:D_reg|Add0~3                                             ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|reg4_divisor_mag:D_reg|Add0~3                                             ; out0             ;
; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|reg4_divisor_mag:D_reg|Add0~4                                             ; |ALU|Division_non_restoring:inst1|Non_Restoring_Datapath:inst|reg4_divisor_mag:D_reg|Add0~4                                             ; out0             ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Simulator
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun Nov 09 21:35:24 2025
Info: Command: quartus_sim --simulation_results_format=VWF lab2 -c lab2_qsim
Info (324025): Using vector source file "H:/lab2_ceg3155_v2/Waveform7.vwf"
Info (310003): Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info (310004): Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info (310002): Simulation partitioned into 1 sub-simulations
Info (328053): Simulation coverage is      56.67 %
Info (328052): Number of transitions in simulation is 2001
Info (324045): Vector file lab2_qsim.sim.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II 64-Bit Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 4476 megabytes
    Info: Processing ended: Sun Nov 09 21:35:28 2025
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:03


