<article mdate="2017-10-18" key="journals/jssc/SongRJYPPKBBOJKKKLSYCWP15"><author>Taejoong Song</author><author>Woojin Rim</author><author>Jonghoon Jung</author><author>Giyong Yang</author><author>Jaeho Park</author><author>Sunghyun Park</author><author>Yongho Kim</author><author>Kang-Hyun Baek</author><author>Sanghoon Baek</author><author>Sang-Kyu Oh</author><author>Jinsuk Jung</author><author>Sungbong Kim</author><author>Gyu-Hong Kim</author><author>Jintae Kim</author><author>Young-Keun Lee</author><author>Sang-Pil Sim</author><author>Jong Shik Yoon</author><author>Kyu-Myung Choi</author><author>Hyo-Sig Won</author><author>Jaehong Park</author><title>A 14 nm FinFET 128 Mb SRAM With V<sub>MIN</sub> Enhancement Techniques for Low-Power Applications.</title><pages>158-169</pages><year>2015</year><volume>50</volume><journal>J. Solid-State Circuits</journal><number>1</number><ee>https://doi.org/10.1109/JSSC.2014.2362842</ee><url>db/journals/jssc/jssc50.html#SongRJYPPKBBOJKKKLSYCWP15</url></article>