// Copyright lowRISC contributors.
// Licensed under the Apache License, Version 2.0, see LICENSE for details.
// SPDX-License-Identifier: Apache-2.0
//
// UNR auto-genrated coverage exclusion with condition coverage only to reach V2 requirement.
//==================================================
// This file contains the Excluded objects
// Generated By User: chencindy
// Format Version: 2
// Date: Sat Feb 12 12:05:49 2022
// ExclMode: default
//==================================================
CHECKSUM: "490750055 3906384225"
INSTANCE: tb.dut.u_reg_tap.u_reg_if.u_err
ANNOTATION: "VC_COV_UNR"
Condition 1 "4001409645" "(tl_i.a_address[1] ? ((~|(tl_i.a_mask & 4'b0011))) : ((~|(tl_i.a_mask & 4'b1100)))) 1 -1" (1 "0")
ANNOTATION: "VC_COV_UNR"
Condition 1 "4001409645" "(tl_i.a_address[1] ? ((~|(tl_i.a_mask & 4'b0011))) : ((~|(tl_i.a_mask & 4'b1100)))) 1 -1" (2 "1")
ANNOTATION: "VC_COV_UNR"
Condition 2 "1185432721" "(tl_i.a_address[1] ? ((&tl_i.a_mask[3:2])) : ((&tl_i.a_mask[1:0]))) 1 -1" (1 "0")
ANNOTATION: "VC_COV_UNR"
Condition 2 "1185432721" "(tl_i.a_address[1] ? ((&tl_i.a_mask[3:2])) : ((&tl_i.a_mask[1:0]))) 1 -1" (2 "1")
CHECKSUM: "639577301 1160505329"
INSTANCE: tb.dut.u_lc_ctrl_fsm.u_lc_ctrl_state_transition
ANNOTATION: "VC_COV_UNR"
Condition 1 "1774000493" "((dec_lc_state_i[0] <= DecLcStScrap) && (trans_target_i[0] <= DecLcStScrap) && (dec_lc_state_i[1] <= DecLcStScrap) && (trans_target_i[1] <= DecLcStScrap)) 1 -1" (1 "0111")
ANNOTATION: "VC_COV_UNR"
Condition 1 "1774000493" "((dec_lc_state_i[0] <= DecLcStScrap) && (trans_target_i[0] <= DecLcStScrap) && (dec_lc_state_i[1] <= DecLcStScrap) && (trans_target_i[1] <= DecLcStScrap)) 1 -1" (3 "1101")
CHECKSUM: "905865107 3719120144"
INSTANCE: tb.dut.u_lc_ctrl_fsm
ANNOTATION: "VC_COV_UNR"
Condition 6 "1621257887" "((trans_target_i != {lc_ctrl_state_pkg::DecLcStateNumRep {DecLcStRma}}) && (lc_flash_rma_req_o == Off) && (lc_flash_rma_ack[1] == Off)) 1 -1" (1 "011")
ANNOTATION: "VC_COV_UNR"
Condition 6 "1621257887" "((trans_target_i != {lc_ctrl_state_pkg::DecLcStateNumRep {DecLcStRma}}) && (lc_flash_rma_req_o == Off) && (lc_flash_rma_ack[1] == Off)) 1 -1" (2 "101")
ANNOTATION: "VC_COV_UNR"
Condition 7 "1322457360" "((trans_target_i == {lc_ctrl_state_pkg::DecLcStateNumRep {DecLcStRma}}) && (lc_flash_rma_req_o == On) && (lc_flash_rma_ack[1] == On)) 1 -1" (1 "011")
ANNOTATION: "VC_COV_UNR"
Condition 7 "1322457360" "((trans_target_i == {lc_ctrl_state_pkg::DecLcStateNumRep {DecLcStRma}}) && (lc_flash_rma_req_o == On) && (lc_flash_rma_ack[1] == On)) 1 -1" (2 "101")
CHECKSUM: "3353256473 710778370"
INSTANCE: tb.dut.u_reg_tap.u_reg_if
ANNOTATION: "VC_COV_UNR"
Condition 3 "3965259787" "(error_i || err_internal || wr_req) 1 -1" (3 "010")
ANNOTATION: "VC_COV_UNR"
Condition 3 "3965259787" "(error_i || err_internal || wr_req) 1 -1" (4 "100")
CHECKSUM: "2727004735 1262149116"
INSTANCE: tb.dut.u_tap_tlul_host
ANNOTATION: "VC_COV_UNR"
Condition 1 "1255136868" "(req_i && gnt_o && ((!valid_o))) 1 -1" (2 "101")
ANNOTATION: "VC_COV_UNR"
Condition 1 "1255136868" "(req_i && gnt_o && ((!valid_o))) 1 -1" (3 "110")
ANNOTATION: "VC_COV_UNR"
Condition 2 "4155077068" "(( ! (req_i && gnt_o) ) && valid_o) 1 -1" (1 "01")
ANNOTATION: "VC_COV_UNR"
Condition 3 "330897861" "( ! (req_i && gnt_o) ) 1 -1" (2 "1")
ANNOTATION: "VC_COV_UNR"
Condition 4 "4118963914" "(req_i && gnt_o) 1 -1" (3 "11")
CHECKSUM: "138490941 476967870"
INSTANCE: tb.dut.u_tap_tlul_host.u_cmd_intg_gen
ANNOTATION: "vcs_gen_start:i=0:vcs_gen_end:VC_COV_UNR"
Condition 1 "3427046138" "(tl_i.a_mask[0] ? tl_i.a_data[(0 * 8)+:8] : '0) 1 -1" (1 "0")
ANNOTATION: "vcs_gen_start:i=1:vcs_gen_end:VC_COV_UNR"
Condition 2 "1721893597" "(tl_i.a_mask[1] ? tl_i.a_data[(1 * 8)+:8] : '0) 1 -1" (1 "0")
ANNOTATION: "vcs_gen_start:i=2:vcs_gen_end:VC_COV_UNR"
Condition 3 "4279295851" "(tl_i.a_mask[2] ? tl_i.a_data[(2 * 8)+:8] : '0) 1 -1" (1 "0")
ANNOTATION: "vcs_gen_start:i=3:vcs_gen_end:VC_COV_UNR"
Condition 4 "1442205516" "(tl_i.a_mask[3] ? tl_i.a_data[(3 * 8)+:8] : '0) 1 -1" (1 "0")
