{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1579185663458 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1579185663462 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 16 23:41:03 2020 " "Processing started: Thu Jan 16 23:41:03 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1579185663462 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579185663462 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pass4 -c pass4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off pass4 -c pass4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579185663462 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1579185664065 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1579185664065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "switch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file switch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SWITCH-RTL " "Found design unit 1: SWITCH-RTL" {  } { { "switch.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/switch.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579185672948 ""} { "Info" "ISGN_ENTITY_NAME" "1 SWITCH " "Found entity 1: SWITCH" {  } { { "switch.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/switch.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579185672948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579185672948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pass4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pass4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PASS4-RTL " "Found design unit 1: PASS4-RTL" {  } { { "pass4.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/pass4.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579185672950 ""} { "Info" "ISGN_ENTITY_NAME" "1 PASS4 " "Found entity 1: PASS4" {  } { { "pass4.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/pass4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579185672950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579185672950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leddec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file leddec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LEDDEC-RTL " "Found design unit 1: LEDDEC-RTL" {  } { { "leddec.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/leddec.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579185672952 ""} { "Info" "ISGN_ENTITY_NAME" "1 LEDDEC " "Found entity 1: LEDDEC" {  } { { "leddec.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/leddec.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579185672952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579185672952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdown.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clockdown.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLKDOWN-RTL " "Found design unit 1: CLKDOWN-RTL" {  } { { "clockDown.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/clockDown.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579185672954 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLKDOWN " "Found entity 1: CLKDOWN" {  } { { "clockDown.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/clockDown.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579185672954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579185672954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONTROL-RTL " "Found design unit 1: CONTROL-RTL" {  } { { "control.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/control.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579185672956 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONTROL " "Found entity 1: CONTROL" {  } { { "control.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/control.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579185672956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579185672956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "disp_ctl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file disp_ctl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DISP_CTL-RTL " "Found design unit 1: DISP_CTL-RTL" {  } { { "disp_ctl.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/disp_ctl.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579185672959 ""} { "Info" "ISGN_ENTITY_NAME" "1 DISP_CTL " "Found entity 1: DISP_CTL" {  } { { "disp_ctl.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/disp_ctl.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579185672959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579185672959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "changer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file changer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CHANGER-RTL " "Found design unit 1: CHANGER-RTL" {  } { { "changer.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/changer.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579185672961 ""} { "Info" "ISGN_ENTITY_NAME" "1 CHANGER " "Found entity 1: CHANGER" {  } { { "changer.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/changer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579185672961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579185672961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DATAPATH-RTL " "Found design unit 1: DATAPATH-RTL" {  } { { "datapath.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/datapath.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579185672963 ""} { "Info" "ISGN_ENTITY_NAME" "1 DATAPATH " "Found entity 1: DATAPATH" {  } { { "datapath.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/datapath.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579185672963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579185672963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "validation.vhd 2 1 " "Found 2 design units, including 1 entities, in source file validation.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VALIDATION-RTL " "Found design unit 1: VALIDATION-RTL" {  } { { "validation.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/validation.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579185672966 ""} { "Info" "ISGN_ENTITY_NAME" "1 VALIDATION " "Found entity 1: VALIDATION" {  } { { "validation.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/validation.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579185672966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579185672965 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pass4 " "Elaborating entity \"pass4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1579185672999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLKDOWN CLKDOWN:U1 " "Elaborating entity \"CLKDOWN\" for hierarchy \"CLKDOWN:U1\"" {  } { { "pass4.vhd" "U1" { Text "F:/Documents/PASSCODE_FPGA/pass4.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579185673001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SWITCH SWITCH:U2 " "Elaborating entity \"SWITCH\" for hierarchy \"SWITCH:U2\"" {  } { { "pass4.vhd" "U2" { Text "F:/Documents/PASSCODE_FPGA/pass4.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579185673002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTROL CONTROL:U3 " "Elaborating entity \"CONTROL\" for hierarchy \"CONTROL:U3\"" {  } { { "pass4.vhd" "U3" { Text "F:/Documents/PASSCODE_FPGA/pass4.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579185673003 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "NEXT_STATE control.vhd(39) " "VHDL Process Statement warning at control.vhd(39): inferring latch(es) for signal or variable \"NEXT_STATE\", which holds its previous value in one or more paths through the process" {  } { { "control.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/control.vhd" 39 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1579185673003 "|pass4|CONTROL:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NEXT_STATE.UNLOCK_ST control.vhd(39) " "Inferred latch for \"NEXT_STATE.UNLOCK_ST\" at control.vhd(39)" {  } { { "control.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/control.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579185673003 "|pass4|CONTROL:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NEXT_STATE.DEC_ST control.vhd(39) " "Inferred latch for \"NEXT_STATE.DEC_ST\" at control.vhd(39)" {  } { { "control.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/control.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579185673003 "|pass4|CONTROL:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NEXT_STATE.INC_ST control.vhd(39) " "Inferred latch for \"NEXT_STATE.INC_ST\" at control.vhd(39)" {  } { { "control.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/control.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579185673003 "|pass4|CONTROL:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NEXT_STATE.LEFT_ST control.vhd(39) " "Inferred latch for \"NEXT_STATE.LEFT_ST\" at control.vhd(39)" {  } { { "control.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/control.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579185673003 "|pass4|CONTROL:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NEXT_STATE.RIGHT_ST control.vhd(39) " "Inferred latch for \"NEXT_STATE.RIGHT_ST\" at control.vhd(39)" {  } { { "control.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/control.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579185673003 "|pass4|CONTROL:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NEXT_STATE.DIGIT_ST control.vhd(39) " "Inferred latch for \"NEXT_STATE.DIGIT_ST\" at control.vhd(39)" {  } { { "control.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/control.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579185673003 "|pass4|CONTROL:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NEXT_STATE.VALUE_ST control.vhd(39) " "Inferred latch for \"NEXT_STATE.VALUE_ST\" at control.vhd(39)" {  } { { "control.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/control.vhd" 39 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579185673004 "|pass4|CONTROL:U3"}
{ "Info" "IVRFX_VRFX_FSM_HAS_UNCLEAN_RESET" "CURRENT_STATE " "Can't recognize finite state machine \"CURRENT_STATE\" because it has a complex reset state" {  } {  } 0 10018 "Can't recognize finite state machine \"%1!s!\" because it has a complex reset state" 0 0 "Analysis & Synthesis" 0 -1 1579185673004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DATAPATH DATAPATH:U4 " "Elaborating entity \"DATAPATH\" for hierarchy \"DATAPATH:U4\"" {  } { { "pass4.vhd" "U4" { Text "F:/Documents/PASSCODE_FPGA/pass4.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579185673004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CHANGER DATAPATH:U4\|CHANGER:U1 " "Elaborating entity \"CHANGER\" for hierarchy \"DATAPATH:U4\|CHANGER:U1\"" {  } { { "datapath.vhd" "U1" { Text "F:/Documents/PASSCODE_FPGA/datapath.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579185673005 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D0 changer.vhd(111) " "VHDL Process Statement warning at changer.vhd(111): signal \"D0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changer.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/changer.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579185673006 "|pass4|DATAPATH:U4|CHANGER:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D1 changer.vhd(112) " "VHDL Process Statement warning at changer.vhd(112): signal \"D1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changer.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/changer.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579185673006 "|pass4|DATAPATH:U4|CHANGER:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D2 changer.vhd(113) " "VHDL Process Statement warning at changer.vhd(113): signal \"D2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changer.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/changer.vhd" 113 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579185673006 "|pass4|DATAPATH:U4|CHANGER:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D3 changer.vhd(114) " "VHDL Process Statement warning at changer.vhd(114): signal \"D3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changer.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/changer.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579185673006 "|pass4|DATAPATH:U4|CHANGER:U1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TDIGIT changer.vhd(115) " "VHDL Process Statement warning at changer.vhd(115): signal \"TDIGIT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "changer.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/changer.vhd" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579185673006 "|pass4|DATAPATH:U4|CHANGER:U1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VALIDATION DATAPATH:U4\|VALIDATION:U2 " "Elaborating entity \"VALIDATION\" for hierarchy \"DATAPATH:U4\|VALIDATION:U2\"" {  } { { "datapath.vhd" "U2" { Text "F:/Documents/PASSCODE_FPGA/datapath.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579185673007 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PASS validation.vhd(44) " "VHDL Process Statement warning at validation.vhd(44): signal \"PASS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "validation.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/validation.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579185673009 "|pass4|DATAPATH:U4|VALIDATION:U2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "PASS validation.vhd(35) " "VHDL Process Statement warning at validation.vhd(35): inferring latch(es) for signal or variable \"PASS\", which holds its previous value in one or more paths through the process" {  } { { "validation.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/validation.vhd" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1579185673009 "|pass4|DATAPATH:U4|VALIDATION:U2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "NEXT_STATE validation.vhd(35) " "VHDL Process Statement warning at validation.vhd(35): inferring latch(es) for signal or variable \"NEXT_STATE\", which holds its previous value in one or more paths through the process" {  } { { "validation.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/validation.vhd" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1579185673009 "|pass4|DATAPATH:U4|VALIDATION:U2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "PREVIOUS_STATE validation.vhd(35) " "VHDL Process Statement warning at validation.vhd(35): inferring latch(es) for signal or variable \"PREVIOUS_STATE\", which holds its previous value in one or more paths through the process" {  } { { "validation.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/validation.vhd" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1579185673009 "|pass4|DATAPATH:U4|VALIDATION:U2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "UNLOCK_N validation.vhd(69) " "VHDL Process Statement warning at validation.vhd(69): inferring latch(es) for signal or variable \"UNLOCK_N\", which holds its previous value in one or more paths through the process" {  } { { "validation.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/validation.vhd" 69 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1579185673009 "|pass4|DATAPATH:U4|VALIDATION:U2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RESET_N validation.vhd(69) " "VHDL Process Statement warning at validation.vhd(69): inferring latch(es) for signal or variable \"RESET_N\", which holds its previous value in one or more paths through the process" {  } { { "validation.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/validation.vhd" 69 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1579185673009 "|pass4|DATAPATH:U4|VALIDATION:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESET_N validation.vhd(69) " "Inferred latch for \"RESET_N\" at validation.vhd(69)" {  } { { "validation.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/validation.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579185673010 "|pass4|DATAPATH:U4|VALIDATION:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "UNLOCK_N validation.vhd(69) " "Inferred latch for \"UNLOCK_N\" at validation.vhd(69)" {  } { { "validation.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/validation.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579185673010 "|pass4|DATAPATH:U4|VALIDATION:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PREVIOUS_STATE.NUM_RESET_ST validation.vhd(35) " "Inferred latch for \"PREVIOUS_STATE.NUM_RESET_ST\" at validation.vhd(35)" {  } { { "validation.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/validation.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579185673010 "|pass4|DATAPATH:U4|VALIDATION:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PREVIOUS_STATE.MEMORY_ST validation.vhd(35) " "Inferred latch for \"PREVIOUS_STATE.MEMORY_ST\" at validation.vhd(35)" {  } { { "validation.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/validation.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579185673010 "|pass4|DATAPATH:U4|VALIDATION:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PREVIOUS_STATE.SUCCESS_ST validation.vhd(35) " "Inferred latch for \"PREVIOUS_STATE.SUCCESS_ST\" at validation.vhd(35)" {  } { { "validation.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/validation.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579185673011 "|pass4|DATAPATH:U4|VALIDATION:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PREVIOUS_STATE.JUDGES_ST validation.vhd(35) " "Inferred latch for \"PREVIOUS_STATE.JUDGES_ST\" at validation.vhd(35)" {  } { { "validation.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/validation.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579185673011 "|pass4|DATAPATH:U4|VALIDATION:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PREVIOUS_STATE.IDLE_ST validation.vhd(35) " "Inferred latch for \"PREVIOUS_STATE.IDLE_ST\" at validation.vhd(35)" {  } { { "validation.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/validation.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579185673011 "|pass4|DATAPATH:U4|VALIDATION:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PREVIOUS_STATE.ALL_RESET_ST validation.vhd(35) " "Inferred latch for \"PREVIOUS_STATE.ALL_RESET_ST\" at validation.vhd(35)" {  } { { "validation.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/validation.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579185673011 "|pass4|DATAPATH:U4|VALIDATION:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NEXT_STATE.NUM_RESET_ST validation.vhd(35) " "Inferred latch for \"NEXT_STATE.NUM_RESET_ST\" at validation.vhd(35)" {  } { { "validation.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/validation.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579185673011 "|pass4|DATAPATH:U4|VALIDATION:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NEXT_STATE.MEMORY_ST validation.vhd(35) " "Inferred latch for \"NEXT_STATE.MEMORY_ST\" at validation.vhd(35)" {  } { { "validation.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/validation.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579185673011 "|pass4|DATAPATH:U4|VALIDATION:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NEXT_STATE.SUCCESS_ST validation.vhd(35) " "Inferred latch for \"NEXT_STATE.SUCCESS_ST\" at validation.vhd(35)" {  } { { "validation.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/validation.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579185673011 "|pass4|DATAPATH:U4|VALIDATION:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NEXT_STATE.JUDGES_ST validation.vhd(35) " "Inferred latch for \"NEXT_STATE.JUDGES_ST\" at validation.vhd(35)" {  } { { "validation.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/validation.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579185673011 "|pass4|DATAPATH:U4|VALIDATION:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NEXT_STATE.IDLE_ST validation.vhd(35) " "Inferred latch for \"NEXT_STATE.IDLE_ST\" at validation.vhd(35)" {  } { { "validation.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/validation.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579185673011 "|pass4|DATAPATH:U4|VALIDATION:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NEXT_STATE.ALL_RESET_ST validation.vhd(35) " "Inferred latch for \"NEXT_STATE.ALL_RESET_ST\" at validation.vhd(35)" {  } { { "validation.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/validation.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579185673011 "|pass4|DATAPATH:U4|VALIDATION:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PASS\[0\] validation.vhd(35) " "Inferred latch for \"PASS\[0\]\" at validation.vhd(35)" {  } { { "validation.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/validation.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579185673011 "|pass4|DATAPATH:U4|VALIDATION:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PASS\[1\] validation.vhd(35) " "Inferred latch for \"PASS\[1\]\" at validation.vhd(35)" {  } { { "validation.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/validation.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579185673012 "|pass4|DATAPATH:U4|VALIDATION:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PASS\[2\] validation.vhd(35) " "Inferred latch for \"PASS\[2\]\" at validation.vhd(35)" {  } { { "validation.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/validation.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579185673012 "|pass4|DATAPATH:U4|VALIDATION:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PASS\[3\] validation.vhd(35) " "Inferred latch for \"PASS\[3\]\" at validation.vhd(35)" {  } { { "validation.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/validation.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579185673012 "|pass4|DATAPATH:U4|VALIDATION:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PASS\[4\] validation.vhd(35) " "Inferred latch for \"PASS\[4\]\" at validation.vhd(35)" {  } { { "validation.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/validation.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579185673012 "|pass4|DATAPATH:U4|VALIDATION:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PASS\[5\] validation.vhd(35) " "Inferred latch for \"PASS\[5\]\" at validation.vhd(35)" {  } { { "validation.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/validation.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579185673012 "|pass4|DATAPATH:U4|VALIDATION:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PASS\[6\] validation.vhd(35) " "Inferred latch for \"PASS\[6\]\" at validation.vhd(35)" {  } { { "validation.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/validation.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579185673012 "|pass4|DATAPATH:U4|VALIDATION:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PASS\[7\] validation.vhd(35) " "Inferred latch for \"PASS\[7\]\" at validation.vhd(35)" {  } { { "validation.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/validation.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579185673012 "|pass4|DATAPATH:U4|VALIDATION:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PASS\[8\] validation.vhd(35) " "Inferred latch for \"PASS\[8\]\" at validation.vhd(35)" {  } { { "validation.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/validation.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579185673012 "|pass4|DATAPATH:U4|VALIDATION:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PASS\[9\] validation.vhd(35) " "Inferred latch for \"PASS\[9\]\" at validation.vhd(35)" {  } { { "validation.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/validation.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579185673012 "|pass4|DATAPATH:U4|VALIDATION:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PASS\[10\] validation.vhd(35) " "Inferred latch for \"PASS\[10\]\" at validation.vhd(35)" {  } { { "validation.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/validation.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579185673012 "|pass4|DATAPATH:U4|VALIDATION:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PASS\[11\] validation.vhd(35) " "Inferred latch for \"PASS\[11\]\" at validation.vhd(35)" {  } { { "validation.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/validation.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579185673012 "|pass4|DATAPATH:U4|VALIDATION:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PASS\[12\] validation.vhd(35) " "Inferred latch for \"PASS\[12\]\" at validation.vhd(35)" {  } { { "validation.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/validation.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579185673012 "|pass4|DATAPATH:U4|VALIDATION:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PASS\[13\] validation.vhd(35) " "Inferred latch for \"PASS\[13\]\" at validation.vhd(35)" {  } { { "validation.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/validation.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579185673012 "|pass4|DATAPATH:U4|VALIDATION:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PASS\[14\] validation.vhd(35) " "Inferred latch for \"PASS\[14\]\" at validation.vhd(35)" {  } { { "validation.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/validation.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579185673012 "|pass4|DATAPATH:U4|VALIDATION:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PASS\[15\] validation.vhd(35) " "Inferred latch for \"PASS\[15\]\" at validation.vhd(35)" {  } { { "validation.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/validation.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579185673012 "|pass4|DATAPATH:U4|VALIDATION:U2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DISP_CTL DATAPATH:U4\|DISP_CTL:U3 " "Elaborating entity \"DISP_CTL\" for hierarchy \"DATAPATH:U4\|DISP_CTL:U3\"" {  } { { "datapath.vhd" "U3" { Text "F:/Documents/PASSCODE_FPGA/datapath.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579185673026 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CLK disp_ctl.vhd(61) " "VHDL Process Statement warning at disp_ctl.vhd(61): signal \"CLK\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "disp_ctl.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/disp_ctl.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1579185673026 "|pass4|DATAPATH:U4|DISP_CTL:U3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LEDDEC DATAPATH:U4\|LEDDEC:U4 " "Elaborating entity \"LEDDEC\" for hierarchy \"DATAPATH:U4\|LEDDEC:U4\"" {  } { { "datapath.vhd" "U4" { Text "F:/Documents/PASSCODE_FPGA/datapath.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579185673027 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1579185673490 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROL:U3\|NEXT_STATE.VALUE_ST_259 " "Latch CONTROL:U3\|NEXT_STATE.VALUE_ST_259 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CONTROL:U3\|CURRENT_STATE.INC_ST " "Ports D and ENA on the latch are fed by the same signal CONTROL:U3\|CURRENT_STATE.INC_ST" {  } { { "control.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/control.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1579185673536 ""}  } { { "control.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/control.vhd" 39 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1579185673536 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROL:U3\|NEXT_STATE.DEC_ST_187 " "Latch CONTROL:U3\|NEXT_STATE.DEC_ST_187 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CONTROL:U3\|CURRENT_STATE.VALUE_ST " "Ports D and ENA on the latch are fed by the same signal CONTROL:U3\|CURRENT_STATE.VALUE_ST" {  } { { "control.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/control.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1579185673536 ""}  } { { "control.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/control.vhd" 39 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1579185673536 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROL:U3\|NEXT_STATE.INC_ST_203 " "Latch CONTROL:U3\|NEXT_STATE.INC_ST_203 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CONTROL:U3\|CURRENT_STATE.VALUE_ST " "Ports D and ENA on the latch are fed by the same signal CONTROL:U3\|CURRENT_STATE.VALUE_ST" {  } { { "control.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/control.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1579185673536 ""}  } { { "control.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/control.vhd" 39 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1579185673536 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DATAPATH:U4\|VALIDATION:U2\|NEXT_STATE.JUDGES_ST_575 " "Latch DATAPATH:U4\|VALIDATION:U2\|NEXT_STATE.JUDGES_ST_575 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DATAPATH:U4\|VALIDATION:U2\|CURRENT_STATE.IDLE_ST " "Ports D and ENA on the latch are fed by the same signal DATAPATH:U4\|VALIDATION:U2\|CURRENT_STATE.IDLE_ST" {  } { { "validation.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/validation.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1579185673536 ""}  } { { "validation.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/validation.vhd" 35 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1579185673536 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DATAPATH:U4\|VALIDATION:U2\|NEXT_STATE.MEMORY_ST_537 " "Latch DATAPATH:U4\|VALIDATION:U2\|NEXT_STATE.MEMORY_ST_537 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DATAPATH:U4\|VALIDATION:U2\|CURRENT_STATE.IDLE_ST " "Ports D and ENA on the latch are fed by the same signal DATAPATH:U4\|VALIDATION:U2\|CURRENT_STATE.IDLE_ST" {  } { { "validation.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/validation.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1579185673536 ""}  } { { "validation.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/validation.vhd" 35 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1579185673536 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROL:U3\|NEXT_STATE.DIGIT_ST_243 " "Latch CONTROL:U3\|NEXT_STATE.DIGIT_ST_243 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CONTROL:U3\|CURRENT_STATE.INC_ST " "Ports D and ENA on the latch are fed by the same signal CONTROL:U3\|CURRENT_STATE.INC_ST" {  } { { "control.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/control.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1579185673536 ""}  } { { "control.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/control.vhd" 39 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1579185673536 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROL:U3\|NEXT_STATE.LEFT_ST_215 " "Latch CONTROL:U3\|NEXT_STATE.LEFT_ST_215 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CONTROL:U3\|CURRENT_STATE.DIGIT_ST " "Ports D and ENA on the latch are fed by the same signal CONTROL:U3\|CURRENT_STATE.DIGIT_ST" {  } { { "control.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/control.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1579185673536 ""}  } { { "control.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/control.vhd" 39 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1579185673536 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CONTROL:U3\|NEXT_STATE.RIGHT_ST_227 " "Latch CONTROL:U3\|NEXT_STATE.RIGHT_ST_227 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CONTROL:U3\|CURRENT_STATE.DIGIT_ST " "Ports D and ENA on the latch are fed by the same signal CONTROL:U3\|CURRENT_STATE.DIGIT_ST" {  } { { "control.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/control.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1579185673536 ""}  } { { "control.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/control.vhd" 39 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1579185673536 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CONTROL:U3\|CURRENT_STATE.VALUE_ST CONTROL:U3\|CURRENT_STATE.VALUE_ST~_emulated CONTROL:U3\|CURRENT_STATE.VALUE_ST~1 " "Register \"CONTROL:U3\|CURRENT_STATE.VALUE_ST\" is converted into an equivalent circuit using register \"CONTROL:U3\|CURRENT_STATE.VALUE_ST~_emulated\" and latch \"CONTROL:U3\|CURRENT_STATE.VALUE_ST~1\"" {  } { { "control.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/control.vhd" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1579185673537 "|PASS4|CONTROL:U3|CURRENT_STATE.VALUE_ST"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CONTROL:U3\|CURRENT_STATE.DIGIT_ST CONTROL:U3\|CURRENT_STATE.DIGIT_ST~_emulated CONTROL:U3\|CURRENT_STATE.DIGIT_ST~1 " "Register \"CONTROL:U3\|CURRENT_STATE.DIGIT_ST\" is converted into an equivalent circuit using register \"CONTROL:U3\|CURRENT_STATE.DIGIT_ST~_emulated\" and latch \"CONTROL:U3\|CURRENT_STATE.DIGIT_ST~1\"" {  } { { "control.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/control.vhd" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1579185673537 "|PASS4|CONTROL:U3|CURRENT_STATE.DIGIT_ST"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1579185673537 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "MLED\[1\] GND " "Pin \"MLED\[1\]\" is stuck at GND" {  } { { "pass4.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/pass4.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1579185673592 "|PASS4|MLED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MLED\[2\] GND " "Pin \"MLED\[2\]\" is stuck at GND" {  } { { "pass4.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/pass4.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1579185673592 "|PASS4|MLED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MLED\[6\] VCC " "Pin \"MLED\[6\]\" is stuck at VCC" {  } { { "pass4.vhd" "" { Text "F:/Documents/PASSCODE_FPGA/pass4.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1579185673592 "|PASS4|MLED[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1579185673592 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1579185673661 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1579185673835 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1579185673966 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579185673966 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "233 " "Implemented 233 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1579185674024 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1579185674024 ""} { "Info" "ICUT_CUT_TM_LCELLS" "192 " "Implemented 192 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1579185674024 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1579185674024 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 38 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4868 " "Peak virtual memory: 4868 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1579185674055 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 16 23:41:14 2020 " "Processing ended: Thu Jan 16 23:41:14 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1579185674055 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1579185674055 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1579185674055 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1579185674055 ""}
