{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1633642490048 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1633642490049 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 07 15:34:49 2021 " "Processing started: Thu Oct 07 15:34:49 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1633642490049 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1633642490049 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off laboratorio4 -c laboratorio4 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off laboratorio4 -c laboratorio4 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1633642490049 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1633642490528 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1633642490528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment7_deco.sv 1 1 " "Found 1 design units, including 1 entities, in source file segment7_deco.sv" { { "Info" "ISGN_ENTITY_NAME" "1 segment7_deco " "Found entity 1: segment7_deco" {  } { { "segment7_deco.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-4/segment7_deco.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633642496868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1633642496868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2bcd.sv 1 1 " "Found 1 design units, including 1 entities, in source file bin2bcd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bin2bcd " "Found entity 1: bin2bcd" {  } { { "bin2bcd.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-4/bin2bcd.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633642496873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1633642496873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.sv 1 1 " "Found 1 design units, including 1 entities, in source file register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "Register.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-4/Register.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633642496878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1633642496878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "Counter.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-4/Counter.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633642496883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1633642496883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator_mayor_equal.sv 1 1 " "Found 1 design units, including 1 entities, in source file comparator_mayor_equal.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Comparator_mayor_equal " "Found entity 1: Comparator_mayor_equal" {  } { { "Comparator_mayor_equal.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-4/Comparator_mayor_equal.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633642496889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1633642496889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador_completo.sv 1 1 " "Found 1 design units, including 1 entities, in source file sumador_completo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sumador_completo " "Found entity 1: sumador_completo" {  } { { "sumador_completo.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-4/sumador_completo.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633642496893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1633642496893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "restador_completo.sv 1 1 " "Found 1 design units, including 1 entities, in source file restador_completo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 restador_completo " "Found entity 1: restador_completo" {  } { { "restador_completo.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-4/restador_completo.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633642496898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1633642496898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cloks.sv 1 1 " "Found 1 design units, including 1 entities, in source file cloks.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Cloks " "Found entity 1: Cloks" {  } { { "Cloks.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-4/Cloks.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633642496902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1633642496902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calculo_tiempo_ingrediente.sv 1 1 " "Found 1 design units, including 1 entities, in source file calculo_tiempo_ingrediente.sv" { { "Info" "ISGN_ENTITY_NAME" "1 calculo_tiempo_ingrediente " "Found entity 1: calculo_tiempo_ingrediente" {  } { { "calculo_tiempo_ingrediente.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-4/calculo_tiempo_ingrediente.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633642496907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1633642496907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_5.sv 1 1 " "Found 1 design units, including 1 entities, in source file counter_5.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Counter_5 " "Found entity 1: Counter_5" {  } { { "Counter_5.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-4/Counter_5.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633642496912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1633642496912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2_to_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_2_to_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_2_to_1 " "Found entity 1: Mux_2_to_1" {  } { { "Mux_2_to_1.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-4/Mux_2_to_1.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633642496917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1633642496917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maquina_cafe.sv 1 1 " "Found 1 design units, including 1 entities, in source file maquina_cafe.sv" { { "Info" "ISGN_ENTITY_NAME" "1 maquina_cafe " "Found entity 1: maquina_cafe" {  } { { "maquina_cafe.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-4/maquina_cafe.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633642496922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1633642496922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisorfrectuencia_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file divisorfrectuencia_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 divisorFrectuencia_tb " "Found entity 1: divisorFrectuencia_tb" {  } { { "divisorFrectuencia_tb.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-4/divisorFrectuencia_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633642496926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1633642496926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "FSM.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-4/FSM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633642496931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1633642496931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maquina_cafe_teorica.sv 1 1 " "Found 1 design units, including 1 entities, in source file maquina_cafe_teorica.sv" { { "Info" "ISGN_ENTITY_NAME" "1 maquina_cafe_teorica " "Found entity 1: maquina_cafe_teorica" {  } { { "maquina_cafe_teorica.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-4/maquina_cafe_teorica.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633642496936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1633642496936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maquina_tb_prueba.sv 1 1 " "Found 1 design units, including 1 entities, in source file maquina_tb_prueba.sv" { { "Info" "ISGN_ENTITY_NAME" "1 maquina_tb_prueba " "Found entity 1: maquina_tb_prueba" {  } { { "maquina_tb_prueba.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-4/maquina_tb_prueba.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633642496941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1633642496941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "expreso_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file expreso_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 expreso_tb " "Found entity 1: expreso_tb" {  } { { "expreso_tb.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-4/expreso_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633642496945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1633642496945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cafe_con_leche_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file cafe_con_leche_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cafe_con_leche_tb " "Found entity 1: cafe_con_leche_tb" {  } { { "cafe_con_leche_tb.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-4/cafe_con_leche_tb.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633642496950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1633642496950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "capuccino_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file capuccino_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 capuccino_tb " "Found entity 1: capuccino_tb" {  } { { "capuccino_tb.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-4/capuccino_tb.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633642496954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1633642496954 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "capuccino_tb " "Elaborating entity \"capuccino_tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1633642496986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maquina_cafe_teorica maquina_cafe_teorica:maquina " "Elaborating entity \"maquina_cafe_teorica\" for hierarchy \"maquina_cafe_teorica:maquina\"" {  } { { "capuccino_tb.sv" "maquina" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-4/capuccino_tb.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1633642496994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter maquina_cafe_teorica:maquina\|Counter:timer " "Elaborating entity \"Counter\" for hierarchy \"maquina_cafe_teorica:maquina\|Counter:timer\"" {  } { { "maquina_cafe_teorica.sv" "timer" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-4/maquina_cafe_teorica.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1633642496997 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Counter.sv(14) " "Verilog HDL assignment warning at Counter.sv(14): truncated value with size 32 to match size of target (8)" {  } { { "Counter.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-4/Counter.sv" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1633642496998 "|expreso_tb|maquina_cafe_teorica:maquina|Counter:timer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter_5 maquina_cafe_teorica:maquina\|Counter_5:monedasQuinientos " "Elaborating entity \"Counter_5\" for hierarchy \"maquina_cafe_teorica:maquina\|Counter_5:monedasQuinientos\"" {  } { { "maquina_cafe_teorica.sv" "monedasQuinientos" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-4/maquina_cafe_teorica.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1633642496999 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Counter_5.sv(15) " "Verilog HDL assignment warning at Counter_5.sv(15): truncated value with size 32 to match size of target (8)" {  } { { "Counter_5.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-4/Counter_5.sv" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1633642497000 "|expreso_tb|maquina_cafe_teorica:maquina|Counter_5:monedasQuinientos"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sumador_completo maquina_cafe_teorica:maquina\|sumador_completo:sumador " "Elaborating entity \"sumador_completo\" for hierarchy \"maquina_cafe_teorica:maquina\|sumador_completo:sumador\"" {  } { { "maquina_cafe_teorica.sv" "sumador" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-4/maquina_cafe_teorica.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1633642497001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "restador_completo maquina_cafe_teorica:maquina\|restador_completo:restador " "Elaborating entity \"restador_completo\" for hierarchy \"maquina_cafe_teorica:maquina\|restador_completo:restador\"" {  } { { "maquina_cafe_teorica.sv" "restador" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-4/maquina_cafe_teorica.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1633642497004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_2_to_1 maquina_cafe_teorica:maquina\|Mux_2_to_1:mux21 " "Elaborating entity \"Mux_2_to_1\" for hierarchy \"maquina_cafe_teorica:maquina\|Mux_2_to_1:mux21\"" {  } { { "maquina_cafe_teorica.sv" "mux21" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-4/maquina_cafe_teorica.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1633642497006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register maquina_cafe_teorica:maquina\|Register:state_reg " "Elaborating entity \"Register\" for hierarchy \"maquina_cafe_teorica:maquina\|Register:state_reg\"" {  } { { "maquina_cafe_teorica.sv" "state_reg" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-4/maquina_cafe_teorica.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1633642497008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comparator_mayor_equal maquina_cafe_teorica:maquina\|Comparator_mayor_equal:precioExpreso " "Elaborating entity \"Comparator_mayor_equal\" for hierarchy \"maquina_cafe_teorica:maquina\|Comparator_mayor_equal:precioExpreso\"" {  } { { "maquina_cafe_teorica.sv" "precioExpreso" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-4/maquina_cafe_teorica.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1633642497010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "calculo_tiempo_ingrediente maquina_cafe_teorica:maquina\|calculo_tiempo_ingrediente:calculoTiempo " "Elaborating entity \"calculo_tiempo_ingrediente\" for hierarchy \"maquina_cafe_teorica:maquina\|calculo_tiempo_ingrediente:calculoTiempo\"" {  } { { "maquina_cafe_teorica.sv" "calculoTiempo" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-4/maquina_cafe_teorica.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1633642497013 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bebida calculo_tiempo_ingrediente.sv(11) " "Verilog HDL Always Construct warning at calculo_tiempo_ingrediente.sv(11): variable \"bebida\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "calculo_tiempo_ingrediente.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-4/calculo_tiempo_ingrediente.sv" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1633642497014 "|expreso_tb|maquina_cafe_teorica:maquina|calculo_tiempo_ingrediente:calculoTiempo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bebida calculo_tiempo_ingrediente.sv(19) " "Verilog HDL Always Construct warning at calculo_tiempo_ingrediente.sv(19): variable \"bebida\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "calculo_tiempo_ingrediente.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-4/calculo_tiempo_ingrediente.sv" 19 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1633642497014 "|expreso_tb|maquina_cafe_teorica:maquina|calculo_tiempo_ingrediente:calculoTiempo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bebida calculo_tiempo_ingrediente.sv(21) " "Verilog HDL Always Construct warning at calculo_tiempo_ingrediente.sv(21): variable \"bebida\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "calculo_tiempo_ingrediente.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-4/calculo_tiempo_ingrediente.sv" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1633642497014 "|expreso_tb|maquina_cafe_teorica:maquina|calculo_tiempo_ingrediente:calculoTiempo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bebida calculo_tiempo_ingrediente.sv(29) " "Verilog HDL Always Construct warning at calculo_tiempo_ingrediente.sv(29): variable \"bebida\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "calculo_tiempo_ingrediente.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-4/calculo_tiempo_ingrediente.sv" 29 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1633642497015 "|expreso_tb|maquina_cafe_teorica:maquina|calculo_tiempo_ingrediente:calculoTiempo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bebida calculo_tiempo_ingrediente.sv(31) " "Verilog HDL Always Construct warning at calculo_tiempo_ingrediente.sv(31): variable \"bebida\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "calculo_tiempo_ingrediente.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-4/calculo_tiempo_ingrediente.sv" 31 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1633642497015 "|expreso_tb|maquina_cafe_teorica:maquina|calculo_tiempo_ingrediente:calculoTiempo"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bebida calculo_tiempo_ingrediente.sv(38) " "Verilog HDL Always Construct warning at calculo_tiempo_ingrediente.sv(38): variable \"bebida\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "calculo_tiempo_ingrediente.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-4/calculo_tiempo_ingrediente.sv" 38 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1633642497015 "|expreso_tb|maquina_cafe_teorica:maquina|calculo_tiempo_ingrediente:calculoTiempo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM maquina_cafe_teorica:maquina\|FSM:control " "Elaborating entity \"FSM\" for hierarchy \"maquina_cafe_teorica:maquina\|FSM:control\"" {  } { { "maquina_cafe_teorica.sv" "control" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-4/maquina_cafe_teorica.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1633642497016 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FSM.sv(125) " "Verilog HDL assignment warning at FSM.sv(125): truncated value with size 32 to match size of target (8)" {  } { { "FSM.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-4/FSM.sv" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1633642497018 "|expreso_tb|maquina_cafe_teorica:maquina|FSM:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 FSM.sv(132) " "Verilog HDL assignment warning at FSM.sv(132): truncated value with size 32 to match size of target (2)" {  } { { "FSM.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-4/FSM.sv" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1633642497018 "|expreso_tb|maquina_cafe_teorica:maquina|FSM:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bebida\[0\] FSM.sv(132) " "Inferred latch for \"bebida\[0\]\" at FSM.sv(132)" {  } { { "FSM.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-4/FSM.sv" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633642497018 "|expreso_tb|maquina_cafe_teorica:maquina|FSM:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bebida\[1\] FSM.sv(132) " "Inferred latch for \"bebida\[1\]\" at FSM.sv(132)" {  } { { "FSM.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-4/FSM.sv" 132 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633642497018 "|expreso_tb|maquina_cafe_teorica:maquina|FSM:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor_producto\[0\] FSM.sv(125) " "Inferred latch for \"valor_producto\[0\]\" at FSM.sv(125)" {  } { { "FSM.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-4/FSM.sv" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633642497018 "|expreso_tb|maquina_cafe_teorica:maquina|FSM:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor_producto\[1\] FSM.sv(125) " "Inferred latch for \"valor_producto\[1\]\" at FSM.sv(125)" {  } { { "FSM.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-4/FSM.sv" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633642497018 "|expreso_tb|maquina_cafe_teorica:maquina|FSM:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor_producto\[2\] FSM.sv(125) " "Inferred latch for \"valor_producto\[2\]\" at FSM.sv(125)" {  } { { "FSM.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-4/FSM.sv" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633642497018 "|expreso_tb|maquina_cafe_teorica:maquina|FSM:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor_producto\[3\] FSM.sv(125) " "Inferred latch for \"valor_producto\[3\]\" at FSM.sv(125)" {  } { { "FSM.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-4/FSM.sv" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633642497018 "|expreso_tb|maquina_cafe_teorica:maquina|FSM:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor_producto\[4\] FSM.sv(125) " "Inferred latch for \"valor_producto\[4\]\" at FSM.sv(125)" {  } { { "FSM.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-4/FSM.sv" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633642497018 "|expreso_tb|maquina_cafe_teorica:maquina|FSM:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor_producto\[5\] FSM.sv(125) " "Inferred latch for \"valor_producto\[5\]\" at FSM.sv(125)" {  } { { "FSM.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-4/FSM.sv" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633642497018 "|expreso_tb|maquina_cafe_teorica:maquina|FSM:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor_producto\[6\] FSM.sv(125) " "Inferred latch for \"valor_producto\[6\]\" at FSM.sv(125)" {  } { { "FSM.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-4/FSM.sv" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633642497018 "|expreso_tb|maquina_cafe_teorica:maquina|FSM:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valor_producto\[7\] FSM.sv(125) " "Inferred latch for \"valor_producto\[7\]\" at FSM.sv(125)" {  } { { "FSM.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-4/FSM.sv" 125 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633642497018 "|expreso_tb|maquina_cafe_teorica:maquina|FSM:control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin2bcd maquina_cafe_teorica:maquina\|bin2bcd:bcd_deco " "Elaborating entity \"bin2bcd\" for hierarchy \"maquina_cafe_teorica:maquina\|bin2bcd:bcd_deco\"" {  } { { "maquina_cafe_teorica.sv" "bcd_deco" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-4/maquina_cafe_teorica.sv" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1633642497020 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin2bcd.sv(21) " "Verilog HDL assignment warning at bin2bcd.sv(21): truncated value with size 32 to match size of target (4)" {  } { { "bin2bcd.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-4/bin2bcd.sv" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1633642497021 "|expreso_tb|maquina_cafe_teorica:maquina|bin2bcd:bcd_deco"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin2bcd.sv(27) " "Verilog HDL assignment warning at bin2bcd.sv(27): truncated value with size 32 to match size of target (4)" {  } { { "bin2bcd.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-4/bin2bcd.sv" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1633642497021 "|expreso_tb|maquina_cafe_teorica:maquina|bin2bcd:bcd_deco"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin2bcd.sv(29) " "Verilog HDL assignment warning at bin2bcd.sv(29): truncated value with size 32 to match size of target (4)" {  } { { "bin2bcd.sv" "" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-4/bin2bcd.sv" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1633642497021 "|expreso_tb|maquina_cafe_teorica:maquina|bin2bcd:bcd_deco"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment7_deco maquina_cafe_teorica:maquina\|segment7_deco:seg1 " "Elaborating entity \"segment7_deco\" for hierarchy \"maquina_cafe_teorica:maquina\|segment7_deco:seg1\"" {  } { { "maquina_cafe_teorica.sv" "seg1" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-4/maquina_cafe_teorica.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1633642497022 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1633642497080 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4761 " "Peak virtual memory: 4761 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1633642497106 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 07 15:34:57 2021 " "Processing ended: Thu Oct 07 15:34:57 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1633642497106 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1633642497106 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1633642497106 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1633642497106 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 15 s " "Quartus Prime Flow was successful. 0 errors, 15 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1633642497694 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1633642498188 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1633642498188 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 07 15:34:57 2021 " "Processing started: Thu Oct 07 15:34:57 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1633642498188 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1633642498188 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim laboratorio4 laboratorio4 " "Command: quartus_sh -t c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim laboratorio4 laboratorio4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1633642498189 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--rtl_sim laboratorio4 laboratorio4 " "Quartus(args): --rtl_sim laboratorio4 laboratorio4" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1633642498189 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1633642498466 ""}
{ "Info" "0" "" "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" {  } {  } 0 0 "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" 0 0 "Shell" 0 0 1633642498599 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "Shell" 0 0 1633642498601 ""}
{ "Warning" "0" "" "Warning: File laboratorio4_run_msim_rtl_verilog.do already exists - backing up current file as laboratorio4_run_msim_rtl_verilog.do.bak11" {  } {  } 0 0 "Warning: File laboratorio4_run_msim_rtl_verilog.do already exists - backing up current file as laboratorio4_run_msim_rtl_verilog.do.bak11" 0 0 "Shell" 0 0 1633642498671 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-4/simulation/modelsim/laboratorio4_run_msim_rtl_verilog.do" {  } { { "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-4/simulation/modelsim/laboratorio4_run_msim_rtl_verilog.do" "0" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-4/simulation/modelsim/laboratorio4_run_msim_rtl_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-4/simulation/modelsim/laboratorio4_run_msim_rtl_verilog.do" 0 0 "Shell" 0 0 1633642498716 ""}
{ "Info" "0" "" "Info: Spawning ModelSim-Altera Simulation software " {  } {  } 0 0 "Info: Spawning ModelSim-Altera Simulation software " 0 0 "Shell" 0 0 1633642498717 ""}
{ "Info" "0" "" "Info: Successfully spawned ModelSim-Altera Simulation software" {  } {  } 0 0 "Info: Successfully spawned ModelSim-Altera Simulation software" 0 0 "Shell" 0 0 1633642498719 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Shell" 0 0 1633642498719 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-4/laboratorio4_nativelink_simulation.rpt" {  } { { "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-4/laboratorio4_nativelink_simulation.rpt" "0" { Text "C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-4/laboratorio4_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file C:/Users/samas/Documents/GitHub/Taller-de-Diseno-Gr14/Laboratorio-4/laboratorio4_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1633642498719 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1633642498720 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 1  Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4767 " "Peak virtual memory: 4767 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1633642498721 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 07 15:34:58 2021 " "Processing ended: Thu Oct 07 15:34:58 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1633642498721 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1633642498721 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1633642498721 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1633642498721 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 16 s " "Quartus Prime Flow was successful. 0 errors, 16 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1633642578918 ""}
