<?xml version="1.0" encoding="UTF-8" standalone="no" ?><Component xmlns="http://actel.com/sweng/afi"><name>COREAHBLSRAM</name><vendor>Actel</vendor><library>DirectCore</library><version>2.0.113</version><fileSets><fileSet fileSetId="STIMULUS_FILESET"><file fileid="0"><name>coreparameters.vhd</name><fileType>VHDLSource</fileType></file><file fileid="1"><name>rtl\vhdl\test\user\XHDL_misc.vhd</name><userFileType>VHDL</userFileType></file><file fileid="2"><name>rtl\vhdl\test\user\XHDL_std_logic.vhd</name><userFileType>VHDL</userFileType></file></fileSet><fileSet fileSetId="HDL_FILESET"><file fileid="3"><name>rtl\vhdl\core\XHDL_misc.vhdl</name><logicalName>COREAHBLSRAM_LIB</logicalName><userFileType>VHDL</userFileType></file><file fileid="4"><name>rtl\vhdl\core\XHDL_std_logic.vhdl</name><logicalName>COREAHBLSRAM_LIB</logicalName><userFileType>VHDL</userFileType></file><file fileid="5"><name>rtl\vhdl\core\XHDL_std_ulogic.vhdl</name><logicalName>COREAHBLSRAM_LIB</logicalName><userFileType>VHDL</userFileType></file><file fileid="6"><name>rtl\vhdl\core\AHBLSramIf.vhd</name><logicalName>COREAHBLSRAM_LIB</logicalName><userFileType>VHDL</userFileType></file></fileSet></fileSets><hwModel><views><view><fileSetRef>STIMULUS_FILESET</fileSetRef><name>SIMULATION</name></view><view><fileSetRef>HDL_FILESET</fileSetRef><name>HDL</name></view></views></hwModel></Component>