

================================================================
== Vitis HLS Report for 'rshiftWordByOctet_net_axis_512_512_53_s'
================================================================
* Date:           Sat Mar 18 14:39:15 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        toe_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  2.829 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  3.200 ns|  3.200 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       44|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       69|    -|
|Register             |        -|     -|     1269|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|     1269|      113|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |ap_condition_128                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_143                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_162                  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op18_read_state1     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op45_write_state2    |       and|   0|  0|   2|           1|           1|
    |tmp_i_nbreadreq_fu_74_p3          |       and|   0|  0|   2|           1|           0|
    |sendWord_last_V_fu_196_p2         |      icmp|   0|  0|  24|          52|           1|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  44|          62|          11|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------------+----+-----------+-----+-----------+
    |                      Name                     | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------------+----+-----------+-----+-----------+
    |ap_done                                        |   9|          2|    1|          2|
    |ap_phi_mux_rs_firstWord_new_0_i_phi_fu_108_p4  |  14|          3|    1|          3|
    |ap_phi_mux_sendWord_last_V_3_phi_fu_98_p4      |  14|          3|    1|          3|
    |txEng_tcpPkgBuffer3_blk_n                      |   9|          2|    1|          2|
    |txEng_tcpPkgBuffer4_blk_n                      |   9|          2|    1|          2|
    |txEng_tcpPkgBuffer4_din                        |  14|          3|  577|       1731|
    +-----------------------------------------------+----+-----------+-----+-----------+
    |Total                                          |  69|         15|  582|       1743|
    +-----------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+-----+----+-----+-----------+
    |            Name           |  FF | LUT| Bits| Const Bits|
    +---------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                  |    1|   0|    1|          0|
    |ap_done_reg                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1    |    1|   0|    1|          0|
    |fsmState                   |    1|   0|    1|          0|
    |fsmState_load_reg_258      |    1|   0|    1|          0|
    |p_Result_483_i_reg_288     |   12|   0|   12|          0|
    |p_Val2_16_reg_267          |   64|   0|   64|          0|
    |p_Val2_s_reg_262           |  512|   0|  512|          0|
    |prevWord_data_V_4          |  512|   0|  512|          0|
    |prevWord_keep_V_7          |   64|   0|   64|          0|
    |rs_firstWord               |    1|   0|    1|          0|
    |rs_firstWord_load_reg_279  |    1|   0|    1|          0|
    |sendWord_last_V_reg_293    |    1|   0|    1|          0|
    |tmp_i_reg_272              |    1|   0|    1|          0|
    |trunc_ln674_reg_283        |   96|   0|   96|          0|
    +---------------------------+-----+----+-----+-----------+
    |Total                      | 1269|   0| 1269|          0|
    +---------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+-------------------------------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |               Source Object               |    C Type    |
+-----------------------------+-----+-----+------------+-------------------------------------------+--------------+
|ap_clk                       |   in|    1|  ap_ctrl_hs|  rshiftWordByOctet<net_axis<512>, 512, 53>|  return value|
|ap_rst                       |   in|    1|  ap_ctrl_hs|  rshiftWordByOctet<net_axis<512>, 512, 53>|  return value|
|ap_start                     |   in|    1|  ap_ctrl_hs|  rshiftWordByOctet<net_axis<512>, 512, 53>|  return value|
|ap_done                      |  out|    1|  ap_ctrl_hs|  rshiftWordByOctet<net_axis<512>, 512, 53>|  return value|
|ap_continue                  |   in|    1|  ap_ctrl_hs|  rshiftWordByOctet<net_axis<512>, 512, 53>|  return value|
|ap_idle                      |  out|    1|  ap_ctrl_hs|  rshiftWordByOctet<net_axis<512>, 512, 53>|  return value|
|ap_ready                     |  out|    1|  ap_ctrl_hs|  rshiftWordByOctet<net_axis<512>, 512, 53>|  return value|
|txEng_tcpPkgBuffer3_dout     |   in|  577|     ap_fifo|                        txEng_tcpPkgBuffer3|       pointer|
|txEng_tcpPkgBuffer3_empty_n  |   in|    1|     ap_fifo|                        txEng_tcpPkgBuffer3|       pointer|
|txEng_tcpPkgBuffer3_read     |  out|    1|     ap_fifo|                        txEng_tcpPkgBuffer3|       pointer|
|txEng_tcpPkgBuffer4_din      |  out|  577|     ap_fifo|                        txEng_tcpPkgBuffer4|       pointer|
|txEng_tcpPkgBuffer4_full_n   |   in|    1|     ap_fifo|                        txEng_tcpPkgBuffer4|       pointer|
|txEng_tcpPkgBuffer4_write    |  out|    1|     ap_fifo|                        txEng_tcpPkgBuffer4|       pointer|
+-----------------------------+-----+-----+------------+-------------------------------------------+--------------+

