<module version="1" root_context_id="switched: C2mos testbench schematic vl: schematic hspice sl:" close_brace=">" hierarchy_delimiter="." name="" open_brace="&lt;">
<scope name="ModuleDir">
<forward>
<mapping src="switched: analogLib vdc hspice" dst="vdc"/>
<mapping src="switched: C2mos dynamic-pseudo-static starrc vl: schematic hspice sl:" dst="dynamic-pseudo-static"/>
<mapping src="switched: analogLib vpulse hspice" dst="vpulse"/>
<mapping src="switched: SAED_PDK_90 nmos4t hspice" dst="nmos4t"/>
<mapping src="switched: analogLib presistor hspice" dst="presistor"/>
<mapping src="switched: analogLib pcapacitor hspice" dst="pcapacitor"/>
<mapping src="switched: C2mos testbench schematic vl: schematic hspice sl:" dst="testbench"/>
<mapping src="switched: SAED_PDK_90 pmos4t hspice" dst="pmos4t"/>
</forward>
<reverse>
<mapping src="vdc" dst="switched: analogLib vdc hspice"/>
<mapping src="dynamic-pseudo-static" dst="switched: C2mos dynamic-pseudo-static starrc vl: schematic hspice sl:"/>
<mapping src="nmos4t" dst="switched: SAED_PDK_90 nmos4t hspice"/>
<mapping src="presistor" dst="switched: analogLib presistor hspice"/>
<mapping src="pcapacitor" dst="switched: analogLib pcapacitor hspice"/>
<mapping src="vpulse" dst="switched: analogLib vpulse hspice"/>
<mapping src="pmos4t" dst="switched: SAED_PDK_90 pmos4t hspice"/>
<mapping src="testbench" dst="switched: C2mos testbench schematic vl: schematic hspice sl:"/>
</reverse>
</scope>
<scope name="ModuleName">
<forward>
<mapping src="switched: analogLib vdc hspice" dst="vdc"/>
<mapping src="switched: C2mos dynamic-pseudo-static starrc vl: schematic hspice sl:" dst="dynamic-pseudo-static"/>
<mapping src="switched: analogLib vpulse hspice" dst="vpulse"/>
<mapping src="switched: SAED_PDK_90 nmos4t hspice" dst="nmos4t"/>
<mapping src="switched: analogLib presistor hspice" dst="presistor"/>
<mapping src="switched: analogLib pcapacitor hspice" dst="pcapacitor"/>
<mapping src="switched: C2mos testbench schematic vl: schematic hspice sl:" dst="testbench"/>
<mapping src="switched: SAED_PDK_90 pmos4t hspice" dst="pmos4t"/>
</forward>
<reverse>
<mapping src="vdc" dst="switched: analogLib vdc hspice"/>
<mapping src="dynamic-pseudo-static" dst="switched: C2mos dynamic-pseudo-static starrc vl: schematic hspice sl:"/>
<mapping src="nmos4t" dst="switched: SAED_PDK_90 nmos4t hspice"/>
<mapping src="presistor" dst="switched: analogLib presistor hspice"/>
<mapping src="pcapacitor" dst="switched: analogLib pcapacitor hspice"/>
<mapping src="vpulse" dst="switched: analogLib vpulse hspice"/>
<mapping src="pmos4t" dst="switched: SAED_PDK_90 pmos4t hspice"/>
<mapping src="testbench" dst="switched: C2mos testbench schematic vl: schematic hspice sl:"/>
</reverse>
</scope>
<scope name="Net">
<forward/>
<reverse/>
</scope>
<scope name="Terminal">
<forward/>
<reverse/>
</scope>
<root_context version="1">
<top_cell_view>
<lib>C2mos</lib>
<cell>testbench</cell>
<view>config</view>
</top_cell_view>
<view_search_list>schematic hspice</view_search_list>
<view_stop_list></view_stop_list>
</root_context>
</module>
