Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto 6104a0bc73364625952fe940f7187c0d --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot shift_reg_tb_behav xil_defaultlib.shift_reg_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.shift_reg [\shift_reg(data_size=8)\]
Compiling architecture structural of entity xil_defaultlib.shift_reg_tb
Built simulation snapshot shift_reg_tb_behav
