var areaJSON={"columns":["", "ALUTs", "FFs", "RAMs", "DSPs", "MLABs", "Details"], "debug_enabled":"false", "type":"module", "total_percent":[63.1399, 33.8238, 31.5093, 90.8967, 75.7812], "total":[569534, 1176078, 10654, 4365, 3085], "name":"Kernel System", "max_resources":[1866240, 3732480, 11721, 5760, 93312], "children":[{"name":"Static Partition", "type":"partition", "children":[{"name":"Board interface", "type":"resource", "data":[455240, 910480, 2627, 1047, 0], "details":[{"type":"text", "text":"Platform interface logic."}]}]}, {"name":"Global interconnect", "type":"resource", "data":[21052, 27352, 0, 0, 0], "details":[{"type":"text", "text":"Global interconnect for 15 global loads and 5 global stores. Reduce number of global loads and stores to simplify global interconnect."}, {"type":"brief", "text":"For 15 global loads and 5 global stores."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Global Memory Interconnect", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/hnj1476724450050.html"}]}]}, {"name":"System description ROM", "type":"resource", "data":[2, 71, 2, 0, 0], "details":[{"type":"text", "text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes. The system description ROM ensures that the binary image on the FPGA is compatible with the host program."}, {"type":"brief", "text":"Contains information for the host."}]}, {"name":"gemm0", "compute_units":1, "type":"function", "total_percent":[2.80195, 1.66045, 1.27623, 13.6934, 11.5278], "total_kernel_resources":[18648, 47635, 1605, 663.5, 617], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"The following loop is nested at depth greater than 3. Reducing the depth of this nested loop will save area:", "details":[{"type":"text", "text":"%L with depth 4", "links":[{"filename":"Unknown location", "line":"0"}]}]}, {"type":"brief", "text":"1 compute unit.\\n1 loop nested 3 levels deep or more."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1463, 1467, 0, 0, 6], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Local/Private Memory Systems", "type":"resource", "data":[0, 0, 1536, 0, 0], "details":[{"type":"text", "text":"Recompile with -g for details on each local and private memory system implemented in on-chip block RAM."}]}, {"name":"gemm0.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 59, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 59, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[7, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[7, 2, 0, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[10, 8, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[47, 1, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[46, 1, 0, 0, 0]}]}]}]}, {"name":"gemm0.B1", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[2, 262, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[2, 262, 0, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[10, 8, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[190, 124, 0, 3, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"32-bit Integer Multiply", "type":"resource", "count":2, "data":[110, 92, 0, 3, 0]}, {"name":"32-bit Integer Subtract", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[48, 32, 0, 0, 0]}]}]}]}, {"name":"gemm0.B10", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 66, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 66, 0, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[11, 9, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[36, 1, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}]}]}]}, {"name":"gemm0.B11", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[170, 1081, 4, 0, 20], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[170, 1081, 4, 0, 20]}]}, {"name":"Feedback", "type":"resource", "data":[89, 171, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[89, 171, 0, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[268, 503, 0, 0, 26], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[1362, 5028, 32, 17.5, 13], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[3, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"10-bit Integer Compare", "type":"resource", "count":1, "data":[3, 0, 0, 0, 0]}, {"name":"10-bit Select", "type":"resource", "count":1, "data":[8, 0, 0, 0, 0]}, {"name":"32-bit Floating-point Dot Product of Size 2", "type":"resource", "count":8, "data":[0, 0, 0, 16, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":6, "data":[128, 0, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[55, 46, 0, 1.5, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[42, 0, 0, 0, 0]}, {"name":"7-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"7-bit Select", "type":"resource", "count":1, "data":[4, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":9, "data":[768, 2546, 15, 0, 13], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}, {"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}]}, {"name":"Store", "type":"resource", "count":1, "data":[348, 2436, 17, 0, 0], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}]}]}]}, {"name":"gemm0.B12", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 164, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 164, 0, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[11, 9, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[115, 2, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[2, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[70, 2, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[42, 0, 0, 0, 0]}]}]}]}, {"name":"gemm0.B2", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[5, 8, 0, 0, 0]}]}]}, {"name":"gemm0.B3", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 46, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 46, 0, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[10, 8, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[64, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[64, 0, 0, 0, 0]}]}]}]}, {"name":"gemm0.B4", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 33, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 33, 0, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[10, 8, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[16, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}]}]}]}, {"name":"gemm0.B5", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[393, 2255, 3, 0, 2], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[393, 2255, 3, 0, 2]}]}, {"name":"Feedback", "type":"resource", "data":[89, 171, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[89, 171, 0, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[123, 214, 0, 0, 11], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[2029, 4912, 30, 3, 26], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[3, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"10-bit Integer Compare", "type":"resource", "count":1, "data":[3, 0, 0, 0, 0]}, {"name":"10-bit Select", "type":"resource", "count":1, "data":[8, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":8, "data":[192, 0, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":2, "data":[110, 92, 0, 3, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[42, 0, 0, 0, 0]}, {"name":"7-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"7-bit Select", "type":"resource", "count":1, "data":[4, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":2, "data":[1120, 4436, 30, 0, 26], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}, {"name":"Store", "type":"resource", "count":16, "data":[544, 384, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}]}]}]}]}, {"name":"gemm0.B7", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[2, 14, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[2, 14, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[88, 165, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[88, 165, 0, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[46, 74, 0, 0, 4], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[60, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[3, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[42, 0, 0, 0, 0]}, {"name":"7-bit Integer Compare", "type":"resource", "count":2, "data":[4, 0, 0, 0, 0]}, {"name":"7-bit Select", "type":"resource", "count":2, "data":[10, 0, 0, 0, 0]}]}]}]}, {"name":"gemm0.B8", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[1831, 14443, 0, 0, 385], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[1831, 14443, 0, 0, 385]}]}, {"name":"Cluster logic", "type":"resource", "data":[10, 8, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[5516, 4160, 0, 64, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Floating-point Add", "type":"resource", "count":64, "data":[0, 0, 0, 64, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":64, "data":[1664, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":64, "data":[1664, 2624, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}]}, {"name":"Store", "type":"resource", "count":64, "data":[2176, 1536, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}]}]}]}]}, {"name":"gemm0.B9", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[85, 486, 0, 0, 8], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[85, 486, 0, 0, 8]}]}, {"name":"Feedback", "type":"resource", "data":[48, 134, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[48, 134, 0, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[1101, 2187, 0, 0, 109], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[3331, 9344, 0, 576, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Floating-point Accumulator", "type":"resource", "count":64, "data":[0, 0, 0, 64, 0]}, {"name":"32-bit Floating-point Dot Product of Size 8", "type":"resource", "count":64, "data":[0, 4096, 0, 512, 0]}, {"name":"7-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":128, "data":[3328, 5248, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}]}]}]}]}]}, {"name":"gemm1", "compute_units":1, "type":"function", "total_percent":[2.80195, 1.66045, 1.27623, 13.6934, 11.5278], "total_kernel_resources":[18648, 47635, 1605, 663.5, 617], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"The following loop is nested at depth greater than 3. Reducing the depth of this nested loop will save area:", "details":[{"type":"text", "text":"%L with depth 4", "links":[{"filename":"Unknown location", "line":"0"}]}]}, {"type":"brief", "text":"1 compute unit.\\n1 loop nested 3 levels deep or more."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1463, 1467, 0, 0, 6], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Local/Private Memory Systems", "type":"resource", "data":[0, 0, 1536, 0, 0], "details":[{"type":"text", "text":"Recompile with -g for details on each local and private memory system implemented in on-chip block RAM."}]}, {"name":"gemm1.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 59, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 59, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[7, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[7, 2, 0, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[10, 8, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[47, 1, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[46, 1, 0, 0, 0]}]}]}]}, {"name":"gemm1.B1", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[2, 262, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[2, 262, 0, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[10, 8, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[190, 124, 0, 3, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"32-bit Integer Multiply", "type":"resource", "count":2, "data":[110, 92, 0, 3, 0]}, {"name":"32-bit Integer Subtract", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[48, 32, 0, 0, 0]}]}]}]}, {"name":"gemm1.B10", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 66, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 66, 0, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[11, 9, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[36, 1, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}]}]}]}, {"name":"gemm1.B11", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[170, 1081, 4, 0, 20], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[170, 1081, 4, 0, 20]}]}, {"name":"Feedback", "type":"resource", "data":[89, 171, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[89, 171, 0, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[268, 503, 0, 0, 26], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[1362, 5028, 32, 17.5, 13], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[3, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"10-bit Integer Compare", "type":"resource", "count":1, "data":[3, 0, 0, 0, 0]}, {"name":"10-bit Select", "type":"resource", "count":1, "data":[8, 0, 0, 0, 0]}, {"name":"32-bit Floating-point Dot Product of Size 2", "type":"resource", "count":8, "data":[0, 0, 0, 16, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":6, "data":[128, 0, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[55, 46, 0, 1.5, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[42, 0, 0, 0, 0]}, {"name":"7-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"7-bit Select", "type":"resource", "count":1, "data":[4, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":9, "data":[768, 2546, 15, 0, 13], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}, {"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}]}, {"name":"Store", "type":"resource", "count":1, "data":[348, 2436, 17, 0, 0], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}]}]}]}, {"name":"gemm1.B12", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 164, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 164, 0, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[11, 9, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[115, 2, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[2, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[70, 2, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[42, 0, 0, 0, 0]}]}]}]}, {"name":"gemm1.B2", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[5, 8, 0, 0, 0]}]}]}, {"name":"gemm1.B3", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 46, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 46, 0, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[10, 8, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[64, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[64, 0, 0, 0, 0]}]}]}]}, {"name":"gemm1.B4", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 33, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 33, 0, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[10, 8, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[16, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}]}]}]}, {"name":"gemm1.B5", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[393, 2255, 3, 0, 2], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[393, 2255, 3, 0, 2]}]}, {"name":"Feedback", "type":"resource", "data":[89, 171, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[89, 171, 0, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[123, 214, 0, 0, 11], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[2029, 4912, 30, 3, 26], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[3, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"10-bit Integer Compare", "type":"resource", "count":1, "data":[3, 0, 0, 0, 0]}, {"name":"10-bit Select", "type":"resource", "count":1, "data":[8, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":8, "data":[192, 0, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":2, "data":[110, 92, 0, 3, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[42, 0, 0, 0, 0]}, {"name":"7-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"7-bit Select", "type":"resource", "count":1, "data":[4, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":2, "data":[1120, 4436, 30, 0, 26], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}, {"name":"Store", "type":"resource", "count":16, "data":[544, 384, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}]}]}]}]}, {"name":"gemm1.B7", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[2, 14, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[2, 14, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[88, 165, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[88, 165, 0, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[46, 74, 0, 0, 4], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[60, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[3, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[42, 0, 0, 0, 0]}, {"name":"7-bit Integer Compare", "type":"resource", "count":2, "data":[4, 0, 0, 0, 0]}, {"name":"7-bit Select", "type":"resource", "count":2, "data":[10, 0, 0, 0, 0]}]}]}]}, {"name":"gemm1.B8", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[1831, 14443, 0, 0, 385], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[1831, 14443, 0, 0, 385]}]}, {"name":"Cluster logic", "type":"resource", "data":[10, 8, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[5516, 4160, 0, 64, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Floating-point Add", "type":"resource", "count":64, "data":[0, 0, 0, 64, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":64, "data":[1664, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":64, "data":[1664, 2624, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}]}, {"name":"Store", "type":"resource", "count":64, "data":[2176, 1536, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}]}]}]}]}, {"name":"gemm1.B9", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[85, 486, 0, 0, 8], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[85, 486, 0, 0, 8]}]}, {"name":"Feedback", "type":"resource", "data":[48, 134, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[48, 134, 0, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[1101, 2187, 0, 0, 109], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[3331, 9344, 0, 576, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Floating-point Accumulator", "type":"resource", "count":64, "data":[0, 0, 0, 64, 0]}, {"name":"32-bit Floating-point Dot Product of Size 8", "type":"resource", "count":64, "data":[0, 4096, 0, 512, 0]}, {"name":"7-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":128, "data":[3328, 5248, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}]}]}]}]}]}, {"name":"gemm2", "compute_units":1, "type":"function", "total_percent":[2.80195, 1.66045, 1.27623, 13.6934, 11.5278], "total_kernel_resources":[18648, 47635, 1605, 663.5, 617], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"The following loop is nested at depth greater than 3. Reducing the depth of this nested loop will save area:", "details":[{"type":"text", "text":"%L with depth 4", "links":[{"filename":"Unknown location", "line":"0"}]}]}, {"type":"brief", "text":"1 compute unit.\\n1 loop nested 3 levels deep or more."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1463, 1467, 0, 0, 6], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Local/Private Memory Systems", "type":"resource", "data":[0, 0, 1536, 0, 0], "details":[{"type":"text", "text":"Recompile with -g for details on each local and private memory system implemented in on-chip block RAM."}]}, {"name":"gemm2.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 59, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 59, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[7, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[7, 2, 0, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[10, 8, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[47, 1, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[46, 1, 0, 0, 0]}]}]}]}, {"name":"gemm2.B1", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[2, 262, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[2, 262, 0, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[10, 8, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[190, 124, 0, 3, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"32-bit Integer Multiply", "type":"resource", "count":2, "data":[110, 92, 0, 3, 0]}, {"name":"32-bit Integer Subtract", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[48, 32, 0, 0, 0]}]}]}]}, {"name":"gemm2.B10", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 66, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 66, 0, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[11, 9, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[36, 1, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}]}]}]}, {"name":"gemm2.B11", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[170, 1081, 4, 0, 20], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[170, 1081, 4, 0, 20]}]}, {"name":"Feedback", "type":"resource", "data":[89, 171, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[89, 171, 0, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[268, 503, 0, 0, 26], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[1362, 5028, 32, 17.5, 13], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[3, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"10-bit Integer Compare", "type":"resource", "count":1, "data":[3, 0, 0, 0, 0]}, {"name":"10-bit Select", "type":"resource", "count":1, "data":[8, 0, 0, 0, 0]}, {"name":"32-bit Floating-point Dot Product of Size 2", "type":"resource", "count":8, "data":[0, 0, 0, 16, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":6, "data":[128, 0, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[55, 46, 0, 1.5, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[42, 0, 0, 0, 0]}, {"name":"7-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"7-bit Select", "type":"resource", "count":1, "data":[4, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":9, "data":[768, 2546, 15, 0, 13], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}, {"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}]}, {"name":"Store", "type":"resource", "count":1, "data":[348, 2436, 17, 0, 0], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}]}]}]}, {"name":"gemm2.B12", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 164, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 164, 0, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[11, 9, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[115, 2, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[2, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[70, 2, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[42, 0, 0, 0, 0]}]}]}]}, {"name":"gemm2.B2", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[5, 8, 0, 0, 0]}]}]}, {"name":"gemm2.B3", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 46, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 46, 0, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[10, 8, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[64, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[64, 0, 0, 0, 0]}]}]}]}, {"name":"gemm2.B4", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 33, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 33, 0, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[10, 8, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[16, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}]}]}]}, {"name":"gemm2.B5", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[393, 2255, 3, 0, 2], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[393, 2255, 3, 0, 2]}]}, {"name":"Feedback", "type":"resource", "data":[89, 171, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[89, 171, 0, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[123, 214, 0, 0, 11], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[2029, 4912, 30, 3, 26], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[3, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"10-bit Integer Compare", "type":"resource", "count":1, "data":[3, 0, 0, 0, 0]}, {"name":"10-bit Select", "type":"resource", "count":1, "data":[8, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":8, "data":[192, 0, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":2, "data":[110, 92, 0, 3, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[42, 0, 0, 0, 0]}, {"name":"7-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"7-bit Select", "type":"resource", "count":1, "data":[4, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":2, "data":[1120, 4436, 30, 0, 26], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}, {"name":"Store", "type":"resource", "count":16, "data":[544, 384, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}]}]}]}]}, {"name":"gemm2.B7", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[2, 14, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[2, 14, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[88, 165, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[88, 165, 0, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[46, 74, 0, 0, 4], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[60, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[3, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[42, 0, 0, 0, 0]}, {"name":"7-bit Integer Compare", "type":"resource", "count":2, "data":[4, 0, 0, 0, 0]}, {"name":"7-bit Select", "type":"resource", "count":2, "data":[10, 0, 0, 0, 0]}]}]}]}, {"name":"gemm2.B8", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[1831, 14443, 0, 0, 385], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[1831, 14443, 0, 0, 385]}]}, {"name":"Cluster logic", "type":"resource", "data":[10, 8, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[5516, 4160, 0, 64, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Floating-point Add", "type":"resource", "count":64, "data":[0, 0, 0, 64, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":64, "data":[1664, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":64, "data":[1664, 2624, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}]}, {"name":"Store", "type":"resource", "count":64, "data":[2176, 1536, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}]}]}]}]}, {"name":"gemm2.B9", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[85, 486, 0, 0, 8], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[85, 486, 0, 0, 8]}]}, {"name":"Feedback", "type":"resource", "data":[48, 134, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[48, 134, 0, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[1101, 2187, 0, 0, 109], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[3331, 9344, 0, 576, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Floating-point Accumulator", "type":"resource", "count":64, "data":[0, 0, 0, 64, 0]}, {"name":"32-bit Floating-point Dot Product of Size 8", "type":"resource", "count":64, "data":[0, 4096, 0, 512, 0]}, {"name":"7-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":128, "data":[3328, 5248, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}]}]}]}]}]}, {"name":"gemm3", "compute_units":1, "type":"function", "total_percent":[2.80195, 1.66045, 1.27623, 13.6934, 11.5278], "total_kernel_resources":[18648, 47635, 1605, 663.5, 617], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"The following loop is nested at depth greater than 3. Reducing the depth of this nested loop will save area:", "details":[{"type":"text", "text":"%L with depth 4", "links":[{"filename":"Unknown location", "line":"0"}]}]}, {"type":"brief", "text":"1 compute unit.\\n1 loop nested 3 levels deep or more."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1463, 1467, 0, 0, 6], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Local/Private Memory Systems", "type":"resource", "data":[0, 0, 1536, 0, 0], "details":[{"type":"text", "text":"Recompile with -g for details on each local and private memory system implemented in on-chip block RAM."}]}, {"name":"gemm3.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 59, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 59, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[7, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[7, 2, 0, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[10, 8, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[47, 1, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[46, 1, 0, 0, 0]}]}]}]}, {"name":"gemm3.B1", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[2, 262, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[2, 262, 0, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[10, 8, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[190, 124, 0, 3, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"32-bit Integer Multiply", "type":"resource", "count":2, "data":[110, 92, 0, 3, 0]}, {"name":"32-bit Integer Subtract", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[48, 32, 0, 0, 0]}]}]}]}, {"name":"gemm3.B10", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 66, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 66, 0, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[11, 9, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[36, 1, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}]}]}]}, {"name":"gemm3.B11", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[170, 1081, 4, 0, 20], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[170, 1081, 4, 0, 20]}]}, {"name":"Feedback", "type":"resource", "data":[89, 171, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[89, 171, 0, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[268, 503, 0, 0, 26], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[1362, 5028, 32, 17.5, 13], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[3, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"10-bit Integer Compare", "type":"resource", "count":1, "data":[3, 0, 0, 0, 0]}, {"name":"10-bit Select", "type":"resource", "count":1, "data":[8, 0, 0, 0, 0]}, {"name":"32-bit Floating-point Dot Product of Size 2", "type":"resource", "count":8, "data":[0, 0, 0, 16, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":6, "data":[128, 0, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[55, 46, 0, 1.5, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[42, 0, 0, 0, 0]}, {"name":"7-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"7-bit Select", "type":"resource", "count":1, "data":[4, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":9, "data":[768, 2546, 15, 0, 13], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}, {"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}]}, {"name":"Store", "type":"resource", "count":1, "data":[348, 2436, 17, 0, 0], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}]}]}]}, {"name":"gemm3.B12", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 164, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 164, 0, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[11, 9, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[115, 2, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[2, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[70, 2, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[42, 0, 0, 0, 0]}]}]}]}, {"name":"gemm3.B2", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[5, 8, 0, 0, 0]}]}]}, {"name":"gemm3.B3", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 46, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 46, 0, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[10, 8, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[64, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[64, 0, 0, 0, 0]}]}]}]}, {"name":"gemm3.B4", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 33, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 33, 0, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[10, 8, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[16, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}]}]}]}, {"name":"gemm3.B5", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[393, 2255, 3, 0, 2], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[393, 2255, 3, 0, 2]}]}, {"name":"Feedback", "type":"resource", "data":[89, 171, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[89, 171, 0, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[123, 214, 0, 0, 11], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[2029, 4912, 30, 3, 26], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[3, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"10-bit Integer Compare", "type":"resource", "count":1, "data":[3, 0, 0, 0, 0]}, {"name":"10-bit Select", "type":"resource", "count":1, "data":[8, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":8, "data":[192, 0, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":2, "data":[110, 92, 0, 3, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[42, 0, 0, 0, 0]}, {"name":"7-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"7-bit Select", "type":"resource", "count":1, "data":[4, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":2, "data":[1120, 4436, 30, 0, 26], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}, {"name":"Store", "type":"resource", "count":16, "data":[544, 384, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}]}]}]}]}, {"name":"gemm3.B7", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[2, 14, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[2, 14, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[88, 165, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[88, 165, 0, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[46, 74, 0, 0, 4], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[60, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[3, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[42, 0, 0, 0, 0]}, {"name":"7-bit Integer Compare", "type":"resource", "count":2, "data":[4, 0, 0, 0, 0]}, {"name":"7-bit Select", "type":"resource", "count":2, "data":[10, 0, 0, 0, 0]}]}]}]}, {"name":"gemm3.B8", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[1831, 14443, 0, 0, 385], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[1831, 14443, 0, 0, 385]}]}, {"name":"Cluster logic", "type":"resource", "data":[10, 8, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[5516, 4160, 0, 64, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Floating-point Add", "type":"resource", "count":64, "data":[0, 0, 0, 64, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":64, "data":[1664, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":64, "data":[1664, 2624, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}]}, {"name":"Store", "type":"resource", "count":64, "data":[2176, 1536, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}]}]}]}]}, {"name":"gemm3.B9", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[85, 486, 0, 0, 8], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[85, 486, 0, 0, 8]}]}, {"name":"Feedback", "type":"resource", "data":[48, 134, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[48, 134, 0, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[1101, 2187, 0, 0, 109], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[3331, 9344, 0, 576, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Floating-point Accumulator", "type":"resource", "count":64, "data":[0, 0, 0, 64, 0]}, {"name":"32-bit Floating-point Dot Product of Size 8", "type":"resource", "count":64, "data":[0, 4096, 0, 512, 0]}, {"name":"7-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":128, "data":[3328, 5248, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}]}]}]}]}]}, {"name":"gemm4", "compute_units":1, "type":"function", "total_percent":[2.80195, 1.66045, 1.27623, 13.6934, 11.5278], "total_kernel_resources":[18648, 47635, 1605, 663.5, 617], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"The following loop is nested at depth greater than 3. Reducing the depth of this nested loop will save area:", "details":[{"type":"text", "text":"%L with depth 4", "links":[{"filename":"Unknown location", "line":"0"}]}]}, {"type":"brief", "text":"1 compute unit.\\n1 loop nested 3 levels deep or more."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1463, 1467, 0, 0, 6], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Local/Private Memory Systems", "type":"resource", "data":[0, 0, 1536, 0, 0], "details":[{"type":"text", "text":"Recompile with -g for details on each local and private memory system implemented in on-chip block RAM."}]}, {"name":"gemm4.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 59, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 59, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[7, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[7, 2, 0, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[10, 8, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[47, 1, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[46, 1, 0, 0, 0]}]}]}]}, {"name":"gemm4.B1", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[2, 262, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[2, 262, 0, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[10, 8, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[190, 124, 0, 3, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"32-bit Integer Multiply", "type":"resource", "count":2, "data":[110, 92, 0, 3, 0]}, {"name":"32-bit Integer Subtract", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[48, 32, 0, 0, 0]}]}]}]}, {"name":"gemm4.B10", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 66, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 66, 0, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[11, 9, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[36, 1, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}]}]}]}, {"name":"gemm4.B11", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[170, 1081, 4, 0, 20], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[170, 1081, 4, 0, 20]}]}, {"name":"Feedback", "type":"resource", "data":[89, 171, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[89, 171, 0, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[268, 503, 0, 0, 26], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[1362, 5028, 32, 17.5, 13], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[3, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"10-bit Integer Compare", "type":"resource", "count":1, "data":[3, 0, 0, 0, 0]}, {"name":"10-bit Select", "type":"resource", "count":1, "data":[8, 0, 0, 0, 0]}, {"name":"32-bit Floating-point Dot Product of Size 2", "type":"resource", "count":8, "data":[0, 0, 0, 16, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":6, "data":[128, 0, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[55, 46, 0, 1.5, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[42, 0, 0, 0, 0]}, {"name":"7-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"7-bit Select", "type":"resource", "count":1, "data":[4, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":9, "data":[768, 2546, 15, 0, 13], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}, {"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}]}, {"name":"Store", "type":"resource", "count":1, "data":[348, 2436, 17, 0, 0], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}]}]}]}, {"name":"gemm4.B12", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 164, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 164, 0, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[11, 9, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[115, 2, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[2, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[70, 2, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[42, 0, 0, 0, 0]}]}]}]}, {"name":"gemm4.B2", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[5, 8, 0, 0, 0]}]}]}, {"name":"gemm4.B3", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 46, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 46, 0, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[10, 8, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[64, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[64, 0, 0, 0, 0]}]}]}]}, {"name":"gemm4.B4", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 33, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 33, 0, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[10, 8, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[16, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}]}]}]}, {"name":"gemm4.B5", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[393, 2255, 3, 0, 2], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[393, 2255, 3, 0, 2]}]}, {"name":"Feedback", "type":"resource", "data":[89, 171, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[89, 171, 0, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[123, 214, 0, 0, 11], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[2029, 4912, 30, 3, 26], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[3, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"10-bit Integer Compare", "type":"resource", "count":1, "data":[3, 0, 0, 0, 0]}, {"name":"10-bit Select", "type":"resource", "count":1, "data":[8, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":8, "data":[192, 0, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":2, "data":[110, 92, 0, 3, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[42, 0, 0, 0, 0]}, {"name":"7-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"7-bit Select", "type":"resource", "count":1, "data":[4, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":2, "data":[1120, 4436, 30, 0, 26], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}, {"name":"Store", "type":"resource", "count":16, "data":[544, 384, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}]}]}]}]}, {"name":"gemm4.B7", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[2, 14, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[2, 14, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[88, 165, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[88, 165, 0, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[46, 74, 0, 0, 4], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[60, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[3, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[42, 0, 0, 0, 0]}, {"name":"7-bit Integer Compare", "type":"resource", "count":2, "data":[4, 0, 0, 0, 0]}, {"name":"7-bit Select", "type":"resource", "count":2, "data":[10, 0, 0, 0, 0]}]}]}]}, {"name":"gemm4.B8", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[1831, 14443, 0, 0, 385], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[1831, 14443, 0, 0, 385]}]}, {"name":"Cluster logic", "type":"resource", "data":[10, 8, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[5516, 4160, 0, 64, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Floating-point Add", "type":"resource", "count":64, "data":[0, 0, 0, 64, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":64, "data":[1664, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":64, "data":[1664, 2624, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}]}, {"name":"Store", "type":"resource", "count":64, "data":[2176, 1536, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}]}]}]}]}, {"name":"gemm4.B9", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[85, 486, 0, 0, 8], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[85, 486, 0, 0, 8]}]}, {"name":"Feedback", "type":"resource", "data":[48, 134, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[48, 134, 0, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[1101, 2187, 0, 0, 109], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[3331, 9344, 0, 576, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Floating-point Accumulator", "type":"resource", "count":64, "data":[0, 0, 0, 64, 0]}, {"name":"32-bit Floating-point Dot Product of Size 8", "type":"resource", "count":64, "data":[0, 4096, 0, 512, 0]}, {"name":"7-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":128, "data":[3328, 5248, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}]}]}]}]}]}]};
var area_srcJSON={"children":[{"children":[{"data":[455240,910480,2627,1047,0],"details":[{"text":"Platform interface logic.","type":"text"}],"name":"Board interface","type":"resource"}],"name":"Static Partition","type":"partition"},{"data":[21052,27352,0,0,0],"details":[{"text":"Global interconnect for 15 global loads and 5 global stores. Reduce number of global loads and stores to simplify global interconnect.","type":"text"},{"text":"For 15 global loads and 5 global stores.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Global Memory Interconnect","link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/hnj1476724450050.html"}],"text":"See %L for more information","type":"text"}],"name":"Global interconnect","type":"resource"},{"data":[2,71,2,0,0],"details":[{"text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes. The system description ROM ensures that the binary image on the FPGA is compatible with the host program.","type":"text"},{"text":"Contains information for the host.","type":"brief"}],"name":"System description ROM","type":"resource"},{"children":[{"data":[1936,3687,0,0,157],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1463,1467,0,0,6],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[0,0,1536,0,0],"details":[{"text":"Recompile with -g for details on each local and private memory system implemented in on-chip block RAM.","type":"text"}],"name":"Local/Private Memory Systems","type":"resource"},{"children":[{"count":11,"data":[2483,18909,7,0,415],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":14,"data":[14,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit And","type":"resource"},{"count":6,"data":[162,4,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Integer Compare","type":"resource"},{"count":5,"data":[275,230,0,7.5,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Integer Subtract","type":"resource"},{"count":75,"data":[1896,32,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Select","type":"resource"},{"count":5,"data":[5,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Or","type":"resource"},{"count":2,"data":[6,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"10-bit Integer Compare","type":"resource"},{"count":2,"data":[16,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"10-bit Select","type":"resource"},{"count":8,"data":[0,0,0,16,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Floating-point Dot Product of Size 2","type":"resource"},{"count":16,"data":[384,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Integer Add","type":"resource"},{"count":5,"data":[10,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"7-bit Integer Compare","type":"resource"},{"count":4,"data":[18,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"7-bit Select","type":"resource"},{"count":203,"data":[6880,14854,45,0,39],"debug":[[{"filename":"","line":0}]],"name":"Load","type":"resource"},{"count":81,"data":[3068,4356,17,0,0],"debug":[[{"filename":"","line":0}]],"name":"Store","type":"resource"},{"count":64,"data":[0,0,0,64,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Floating-point Add","type":"resource"},{"count":64,"data":[0,0,0,64,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Floating-point Accumulator","type":"resource"},{"count":64,"data":[0,4096,0,512,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Floating-point Dot Product of Size 8","type":"resource"}],"data":[15249,42481,69,663.5,454],"name":"No Source Line","type":"resource"}],"compute_units":1,"data":[18648,47635,1605,663.5,617],"details":[{"text":"Number of compute units: 1","type":"text"},{"details":[{"links":[{"filename":"Unknown location","line":"0"}],"text":"%L with depth 4","type":"text"}],"text":"The following loop is nested at depth greater than 3. Reducing the depth of this nested loop will save area:","type":"text"},{"text":"1 compute unit.\\n1 loop nested 3 levels deep or more.","type":"brief"}],"name":"gemm0","total_kernel_resources":[18648,47635,1605,663.5,617],"total_percent":[2.80195,1.66045,1.27623,13.6934,11.5278],"type":"function"},{"children":[{"data":[1936,3687,0,0,157],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1463,1467,0,0,6],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[0,0,1536,0,0],"details":[{"text":"Recompile with -g for details on each local and private memory system implemented in on-chip block RAM.","type":"text"}],"name":"Local/Private Memory Systems","type":"resource"},{"children":[{"count":11,"data":[2483,18909,7,0,415],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":14,"data":[14,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit And","type":"resource"},{"count":6,"data":[162,4,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Integer Compare","type":"resource"},{"count":5,"data":[275,230,0,7.5,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Integer Subtract","type":"resource"},{"count":75,"data":[1896,32,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Select","type":"resource"},{"count":5,"data":[5,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Or","type":"resource"},{"count":2,"data":[6,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"10-bit Integer Compare","type":"resource"},{"count":2,"data":[16,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"10-bit Select","type":"resource"},{"count":8,"data":[0,0,0,16,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Floating-point Dot Product of Size 2","type":"resource"},{"count":16,"data":[384,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Integer Add","type":"resource"},{"count":5,"data":[10,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"7-bit Integer Compare","type":"resource"},{"count":4,"data":[18,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"7-bit Select","type":"resource"},{"count":203,"data":[6880,14854,45,0,39],"debug":[[{"filename":"","line":0}]],"name":"Load","type":"resource"},{"count":81,"data":[3068,4356,17,0,0],"debug":[[{"filename":"","line":0}]],"name":"Store","type":"resource"},{"count":64,"data":[0,0,0,64,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Floating-point Add","type":"resource"},{"count":64,"data":[0,0,0,64,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Floating-point Accumulator","type":"resource"},{"count":64,"data":[0,4096,0,512,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Floating-point Dot Product of Size 8","type":"resource"}],"data":[15249,42481,69,663.5,454],"name":"No Source Line","type":"resource"}],"compute_units":1,"data":[18648,47635,1605,663.5,617],"details":[{"text":"Number of compute units: 1","type":"text"},{"details":[{"links":[{"filename":"Unknown location","line":"0"}],"text":"%L with depth 4","type":"text"}],"text":"The following loop is nested at depth greater than 3. Reducing the depth of this nested loop will save area:","type":"text"},{"text":"1 compute unit.\\n1 loop nested 3 levels deep or more.","type":"brief"}],"name":"gemm1","total_kernel_resources":[18648,47635,1605,663.5,617],"total_percent":[2.80195,1.66045,1.27623,13.6934,11.5278],"type":"function"},{"children":[{"data":[1936,3687,0,0,157],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1463,1467,0,0,6],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[0,0,1536,0,0],"details":[{"text":"Recompile with -g for details on each local and private memory system implemented in on-chip block RAM.","type":"text"}],"name":"Local/Private Memory Systems","type":"resource"},{"children":[{"count":11,"data":[2483,18909,7,0,415],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":14,"data":[14,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit And","type":"resource"},{"count":6,"data":[162,4,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Integer Compare","type":"resource"},{"count":5,"data":[275,230,0,7.5,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Integer Subtract","type":"resource"},{"count":75,"data":[1896,32,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Select","type":"resource"},{"count":5,"data":[5,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Or","type":"resource"},{"count":2,"data":[6,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"10-bit Integer Compare","type":"resource"},{"count":2,"data":[16,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"10-bit Select","type":"resource"},{"count":8,"data":[0,0,0,16,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Floating-point Dot Product of Size 2","type":"resource"},{"count":16,"data":[384,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Integer Add","type":"resource"},{"count":5,"data":[10,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"7-bit Integer Compare","type":"resource"},{"count":4,"data":[18,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"7-bit Select","type":"resource"},{"count":203,"data":[6880,14854,45,0,39],"debug":[[{"filename":"","line":0}]],"name":"Load","type":"resource"},{"count":81,"data":[3068,4356,17,0,0],"debug":[[{"filename":"","line":0}]],"name":"Store","type":"resource"},{"count":64,"data":[0,0,0,64,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Floating-point Add","type":"resource"},{"count":64,"data":[0,0,0,64,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Floating-point Accumulator","type":"resource"},{"count":64,"data":[0,4096,0,512,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Floating-point Dot Product of Size 8","type":"resource"}],"data":[15249,42481,69,663.5,454],"name":"No Source Line","type":"resource"}],"compute_units":1,"data":[18648,47635,1605,663.5,617],"details":[{"text":"Number of compute units: 1","type":"text"},{"details":[{"links":[{"filename":"Unknown location","line":"0"}],"text":"%L with depth 4","type":"text"}],"text":"The following loop is nested at depth greater than 3. Reducing the depth of this nested loop will save area:","type":"text"},{"text":"1 compute unit.\\n1 loop nested 3 levels deep or more.","type":"brief"}],"name":"gemm2","total_kernel_resources":[18648,47635,1605,663.5,617],"total_percent":[2.80195,1.66045,1.27623,13.6934,11.5278],"type":"function"},{"children":[{"data":[1936,3687,0,0,157],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1463,1467,0,0,6],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[0,0,1536,0,0],"details":[{"text":"Recompile with -g for details on each local and private memory system implemented in on-chip block RAM.","type":"text"}],"name":"Local/Private Memory Systems","type":"resource"},{"children":[{"count":11,"data":[2483,18909,7,0,415],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":14,"data":[14,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit And","type":"resource"},{"count":6,"data":[162,4,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Integer Compare","type":"resource"},{"count":5,"data":[275,230,0,7.5,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Integer Subtract","type":"resource"},{"count":75,"data":[1896,32,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Select","type":"resource"},{"count":5,"data":[5,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Or","type":"resource"},{"count":2,"data":[6,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"10-bit Integer Compare","type":"resource"},{"count":2,"data":[16,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"10-bit Select","type":"resource"},{"count":8,"data":[0,0,0,16,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Floating-point Dot Product of Size 2","type":"resource"},{"count":16,"data":[384,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Integer Add","type":"resource"},{"count":5,"data":[10,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"7-bit Integer Compare","type":"resource"},{"count":4,"data":[18,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"7-bit Select","type":"resource"},{"count":203,"data":[6880,14854,45,0,39],"debug":[[{"filename":"","line":0}]],"name":"Load","type":"resource"},{"count":81,"data":[3068,4356,17,0,0],"debug":[[{"filename":"","line":0}]],"name":"Store","type":"resource"},{"count":64,"data":[0,0,0,64,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Floating-point Add","type":"resource"},{"count":64,"data":[0,0,0,64,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Floating-point Accumulator","type":"resource"},{"count":64,"data":[0,4096,0,512,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Floating-point Dot Product of Size 8","type":"resource"}],"data":[15249,42481,69,663.5,454],"name":"No Source Line","type":"resource"}],"compute_units":1,"data":[18648,47635,1605,663.5,617],"details":[{"text":"Number of compute units: 1","type":"text"},{"details":[{"links":[{"filename":"Unknown location","line":"0"}],"text":"%L with depth 4","type":"text"}],"text":"The following loop is nested at depth greater than 3. Reducing the depth of this nested loop will save area:","type":"text"},{"text":"1 compute unit.\\n1 loop nested 3 levels deep or more.","type":"brief"}],"name":"gemm3","total_kernel_resources":[18648,47635,1605,663.5,617],"total_percent":[2.80195,1.66045,1.27623,13.6934,11.5278],"type":"function"},{"children":[{"data":[1936,3687,0,0,157],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1463,1467,0,0,6],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[0,0,1536,0,0],"details":[{"text":"Recompile with -g for details on each local and private memory system implemented in on-chip block RAM.","type":"text"}],"name":"Local/Private Memory Systems","type":"resource"},{"children":[{"count":11,"data":[2483,18909,7,0,415],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":14,"data":[14,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit And","type":"resource"},{"count":6,"data":[162,4,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Integer Compare","type":"resource"},{"count":5,"data":[275,230,0,7.5,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Integer Subtract","type":"resource"},{"count":75,"data":[1896,32,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Select","type":"resource"},{"count":5,"data":[5,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Or","type":"resource"},{"count":2,"data":[6,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"10-bit Integer Compare","type":"resource"},{"count":2,"data":[16,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"10-bit Select","type":"resource"},{"count":8,"data":[0,0,0,16,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Floating-point Dot Product of Size 2","type":"resource"},{"count":16,"data":[384,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Integer Add","type":"resource"},{"count":5,"data":[10,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"7-bit Integer Compare","type":"resource"},{"count":4,"data":[18,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"7-bit Select","type":"resource"},{"count":203,"data":[6880,14854,45,0,39],"debug":[[{"filename":"","line":0}]],"name":"Load","type":"resource"},{"count":81,"data":[3068,4356,17,0,0],"debug":[[{"filename":"","line":0}]],"name":"Store","type":"resource"},{"count":64,"data":[0,0,0,64,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Floating-point Add","type":"resource"},{"count":64,"data":[0,0,0,64,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Floating-point Accumulator","type":"resource"},{"count":64,"data":[0,4096,0,512,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Floating-point Dot Product of Size 8","type":"resource"}],"data":[15249,42481,69,663.5,454],"name":"No Source Line","type":"resource"}],"compute_units":1,"data":[18648,47635,1605,663.5,617],"details":[{"text":"Number of compute units: 1","type":"text"},{"details":[{"links":[{"filename":"Unknown location","line":"0"}],"text":"%L with depth 4","type":"text"}],"text":"The following loop is nested at depth greater than 3. Reducing the depth of this nested loop will save area:","type":"text"},{"text":"1 compute unit.\\n1 loop nested 3 levels deep or more.","type":"brief"}],"name":"gemm4","total_kernel_resources":[18648,47635,1605,663.5,617],"total_percent":[2.80195,1.66045,1.27623,13.6934,11.5278],"type":"function"}],"columns":["","ALUTs","FFs","RAMs","DSPs","MLABs","Details"],"data":[114294,265598,8027,3317.5,3085],"debug_enabled":"false","max_resources":[1866240,3732480,11721,5760,93312],"name":"Kernel System","total":[569534,1176078,10654,4365,3085],"total_percent":[63.1399,33.8238,31.5093,90.8967,75.7812],"type":"module"};
var mavJSON={"nodes":[{"type":"kernel", "id":2, "name":"gemm0", "children":[{"type":"bb", "id":3, "name":"gemm0.B0", "details":[{"type":"table", "Latency":"7"}]}, {"type":"bb", "id":4, "name":"gemm0.B1", "details":[{"type":"table", "Latency":"15", "II":"n/a", "Subloops":"Yes", "Pipelined":"No", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"15"}]}, {"type":"bb", "id":5, "name":"gemm0.B2", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":6, "name":"gemm0.B3", "details":[{"type":"table", "Latency":"5"}]}, {"type":"bb", "id":7, "name":"gemm0.B4", "details":[{"type":"table", "Latency":"6", "II":"n/a", "Subloops":"Yes", "Pipelined":"No", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"13"}]}, {"type":"bb", "id":8, "name":"gemm0.B5", "children":[{"type":"inst", "id":16, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"19", "Latency":"203", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":17, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"19", "Latency":"203", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":18, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 65)", "Start Cycle":"225", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":19, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 66)", "Start Cycle":"225", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":20, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 65)", "Start Cycle":"226", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":21, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 66)", "Start Cycle":"226", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":22, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 65)", "Start Cycle":"226", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":23, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 66)", "Start Cycle":"226", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":24, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 65)", "Start Cycle":"226", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":25, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 66)", "Start Cycle":"226", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":26, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 65)", "Start Cycle":"226", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":27, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 66)", "Start Cycle":"226", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":28, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 65)", "Start Cycle":"226", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":29, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 66)", "Start Cycle":"226", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":30, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 65)", "Start Cycle":"226", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":31, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 66)", "Start Cycle":"226", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":32, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 65)", "Start Cycle":"226", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":33, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 66)", "Start Cycle":"226", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":300, "name":"Loop Input", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"301"}]}, {"type":"inst", "id":301, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"231", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"231", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":9, "name":"gemm0.B6", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":10, "name":"gemm0.B7", "details":[{"type":"table", "Latency":"8", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"303"}]}, {"type":"bb", "id":11, "name":"gemm0.B8", "children":[{"type":"inst", "id":34, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 64)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":35, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 64)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":36, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 64)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":37, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 64)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":38, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 64)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":39, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 64)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":40, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 64)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":41, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 64)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":42, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 64)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":43, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 64)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":44, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 64)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":45, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 64)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":46, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 64)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":47, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 64)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":48, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 64)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":49, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 64)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":50, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 64)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":51, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 64)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":52, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 64)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":53, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 64)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":54, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 64)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":55, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 64)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":56, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 64)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":57, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 64)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":58, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 64)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":59, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 64)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":60, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 64)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":61, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 64)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":62, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 64)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":63, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 64)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":64, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 64)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":65, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 64)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":66, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 64)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":67, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 64)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":68, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 64)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":69, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 64)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":70, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 64)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":71, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 64)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":72, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 64)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":73, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 64)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":74, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 64)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":75, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 64)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":76, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 64)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":77, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 64)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":78, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 64)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":79, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 64)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":80, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 64)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":81, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 64)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":82, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 64)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":83, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 64)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":84, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 64)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":85, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 64)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":86, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 64)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":87, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 64)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":88, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 64)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":89, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 64)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":90, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 64)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":91, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 64)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":92, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 64)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":93, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 64)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":94, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 64)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":95, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 64)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":96, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 64)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":97, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 64)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":98, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 64)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":99, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 64)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":100, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 64)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":101, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 64)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":102, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 64)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":103, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 64)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":104, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 64)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":105, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 64)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":106, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 64)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":107, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 64)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":108, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 64)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":109, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 64)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":110, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 64)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":111, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 64)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":112, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 64)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":113, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 64)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":114, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 64)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":115, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 64)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":116, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 64)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":117, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 64)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":118, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 64)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":119, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 64)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":120, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 64)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":121, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 64)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":122, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 64)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":123, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 64)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":124, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 64)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":125, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 64)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":126, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 64)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":127, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 64)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":128, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 64)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":129, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 64)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":130, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 64)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":131, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 64)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":132, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 64)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":133, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 64)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":134, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 64)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":135, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 64)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":136, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 64)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":137, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 64)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":138, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 64)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":139, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 64)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":140, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 64)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":141, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 64)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":142, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 64)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":143, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 64)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":144, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 64)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":145, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 64)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":146, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 64)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":147, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 64)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":148, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 64)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":149, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 64)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":150, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 64)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":151, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 64)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":152, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 64)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":153, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 64)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":154, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 64)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":155, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 64)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":156, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 64)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":157, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 64)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":158, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 64)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":159, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 64)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":160, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 64)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":161, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 64)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":302, "name":"Begin", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1"}]}, {"type":"inst", "id":303, "name":"End", "details":[{"type":"table", "Start Cycle":"18", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"18", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":12, "name":"gemm0.B9", "children":[{"type":"inst", "id":162, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 65)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":163, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 66)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":164, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 65)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":165, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 66)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":166, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 65)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":167, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 66)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":168, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 65)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":169, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 66)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":170, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 65)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":171, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 66)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":172, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 65)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":173, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 66)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":174, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 65)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":175, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 66)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":176, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 65)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":177, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 66)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":178, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 65)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":179, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 66)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":180, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 65)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":181, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 66)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":182, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 65)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":183, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 66)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":184, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 65)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":185, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 66)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":186, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 65)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":187, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 66)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":188, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 65)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":189, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 66)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":190, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 65)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":191, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 66)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":192, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 65)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":193, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 66)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":194, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 65)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":195, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 66)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":196, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 65)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":197, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 66)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":198, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 65)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":199, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 66)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":200, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 65)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":201, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 66)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":202, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 65)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":203, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 66)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":204, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 65)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":205, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 66)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":206, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 65)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":207, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 66)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":208, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 65)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":209, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 66)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":210, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 65)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":211, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 66)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":212, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 65)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":213, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 66)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":214, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 65)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":215, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 66)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":216, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 65)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":217, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 66)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":218, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 65)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":219, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 66)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":220, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 65)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":221, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 66)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":222, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 65)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":223, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 66)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":224, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 65)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":225, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 66)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":226, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 65)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":227, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 66)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":228, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 65)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":229, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 66)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":230, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 65)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":231, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 66)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":232, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 65)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":233, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 66)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":234, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 65)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":235, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 66)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":236, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 65)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":237, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 66)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":238, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 65)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":239, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 66)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":240, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 65)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":241, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 66)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":242, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 65)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":243, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 66)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":244, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 65)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":245, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 66)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":246, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 65)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":247, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 66)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":248, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 65)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":249, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 66)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":250, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 65)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":251, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 66)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":252, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 65)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":253, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 66)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":254, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 65)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":255, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 66)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":256, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 65)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":257, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 66)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":258, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 65)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":259, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 66)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":260, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 65)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":261, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 66)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":262, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 65)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":263, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 66)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":264, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 65)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":265, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 66)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":266, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 65)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":267, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 66)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":268, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 65)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":269, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 66)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":270, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 65)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":271, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 66)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":272, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 65)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":273, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 66)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":274, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 65)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":275, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 66)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":276, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 65)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":277, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 66)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":278, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 65)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":279, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 66)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":280, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 65)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":281, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 66)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":282, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 65)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":283, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 66)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":284, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 65)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":285, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 66)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":286, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 65)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":287, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 66)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":288, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 65)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":289, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 66)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":304, "name":"Loop Input", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"305"}]}, {"type":"inst", "id":305, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"32", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"32", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":13, "name":"gemm0.B10", "details":[{"type":"table", "Latency":"7", "II":"n/a", "Subloops":"Yes", "Pipelined":"No", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":14, "name":"gemm0.B11", "children":[{"type":"inst", "id":290, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"18", "Latency":"203", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":291, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 64)", "Start Cycle":"225", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":292, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 64)", "Start Cycle":"225", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":293, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 64)", "Start Cycle":"225", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":294, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 64)", "Start Cycle":"225", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":295, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 64)", "Start Cycle":"225", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":296, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 64)", "Start Cycle":"225", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":297, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 64)", "Start Cycle":"225", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":298, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 64)", "Start Cycle":"225", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":299, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"241", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":306, "name":"Loop Input", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"307"}]}, {"type":"inst", "id":307, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"243", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"243", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":15, "name":"gemm0.B12", "details":[{"type":"table", "Latency":"8", "II":"n/a", "Subloops":"Yes", "Pipelined":"No", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"memtype", "id":308, "name":"Local Memory", "children":[{"type":"memsys", "id":309, "name":"Unknown name (address space 64)", "debug":[], "details":[{"type":"table", "Requested size":"1048576 bytes", "Implemented size":"1048576 bytes", "Number of banks":"64", "Bank width":"32 bits", "Bank depth":"4096 words", "Number of replicates":"1", "Number of private copies":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"}]}]}]}, {"type":"memsys", "id":566, "name":"Unknown name (address space 65)", "debug":[], "details":[{"type":"table", "Requested size":"1048576 bytes", "Implemented size":"1048576 bytes", "Number of banks":"64", "Bank width":"32 bits", "Bank depth":"4096 words", "Number of replicates":"1", "Number of private copies":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"}]}]}]}, {"type":"memsys", "id":759, "name":"Unknown name (address space 66)", "debug":[], "details":[{"type":"table", "Requested size":"1048576 bytes", "Implemented size":"1048576 bytes", "Number of banks":"64", "Bank width":"32 bits", "Bank depth":"4096 words", "Number of replicates":"1", "Number of private copies":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"}]}]}]}]}]}, {"type":"kernel", "id":953, "name":"gemm1", "children":[{"type":"bb", "id":954, "name":"gemm1.B0", "details":[{"type":"table", "Latency":"7"}]}, {"type":"bb", "id":955, "name":"gemm1.B1", "details":[{"type":"table", "Latency":"15", "II":"n/a", "Subloops":"Yes", "Pipelined":"No", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"966"}]}, {"type":"bb", "id":956, "name":"gemm1.B2", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":957, "name":"gemm1.B3", "details":[{"type":"table", "Latency":"5"}]}, {"type":"bb", "id":958, "name":"gemm1.B4", "details":[{"type":"table", "Latency":"6", "II":"n/a", "Subloops":"Yes", "Pipelined":"No", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"964"}]}, {"type":"bb", "id":959, "name":"gemm1.B5", "children":[{"type":"inst", "id":967, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"19", "Latency":"203", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":968, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"19", "Latency":"203", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":969, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 68)", "Start Cycle":"225", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":970, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 69)", "Start Cycle":"225", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":971, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 68)", "Start Cycle":"226", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":972, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 69)", "Start Cycle":"226", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":973, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 68)", "Start Cycle":"226", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":974, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 69)", "Start Cycle":"226", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":975, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 68)", "Start Cycle":"226", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":976, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 69)", "Start Cycle":"226", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":977, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 68)", "Start Cycle":"226", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":978, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 69)", "Start Cycle":"226", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":979, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 68)", "Start Cycle":"226", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":980, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 69)", "Start Cycle":"226", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":981, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 68)", "Start Cycle":"226", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":982, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 69)", "Start Cycle":"226", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":983, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 68)", "Start Cycle":"226", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":984, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 69)", "Start Cycle":"226", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1251, "name":"Loop Input", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"1252"}]}, {"type":"inst", "id":1252, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"231", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"231", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":960, "name":"gemm1.B6", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":961, "name":"gemm1.B7", "details":[{"type":"table", "Latency":"8", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"1254"}]}, {"type":"bb", "id":962, "name":"gemm1.B8", "children":[{"type":"inst", "id":985, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 67)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":986, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 67)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":987, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 67)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":988, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 67)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":989, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 67)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":990, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 67)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":991, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 67)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":992, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 67)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":993, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 67)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":994, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 67)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":995, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 67)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":996, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 67)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":997, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 67)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":998, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 67)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":999, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 67)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1000, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 67)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1001, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 67)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1002, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 67)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1003, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 67)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1004, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 67)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1005, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 67)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1006, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 67)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1007, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 67)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1008, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 67)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1009, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 67)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1010, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 67)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1011, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 67)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1012, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 67)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1013, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 67)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1014, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 67)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1015, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 67)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1016, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 67)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1017, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 67)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1018, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 67)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1019, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 67)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1020, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 67)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1021, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 67)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1022, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 67)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1023, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 67)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1024, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 67)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1025, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 67)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1026, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 67)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1027, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 67)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1028, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 67)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1029, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 67)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1030, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 67)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1031, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 67)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1032, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 67)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1033, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 67)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1034, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 67)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1035, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 67)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1036, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 67)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1037, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 67)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1038, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 67)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1039, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 67)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1040, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 67)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1041, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 67)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1042, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 67)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1043, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 67)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1044, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 67)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1045, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 67)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1046, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 67)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1047, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 67)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1048, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 67)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1049, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 67)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1050, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 67)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1051, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 67)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1052, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 67)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1053, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 67)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1054, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 67)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1055, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 67)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1056, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 67)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1057, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 67)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1058, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 67)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1059, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 67)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1060, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 67)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1061, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 67)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1062, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 67)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1063, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 67)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1064, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 67)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1065, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 67)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1066, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 67)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1067, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 67)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1068, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 67)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1069, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 67)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1070, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 67)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1071, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 67)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1072, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 67)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1073, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 67)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1074, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 67)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1075, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 67)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1076, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 67)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1077, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 67)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1078, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 67)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1079, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 67)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1080, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 67)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1081, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 67)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1082, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 67)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1083, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 67)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1084, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 67)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1085, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 67)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1086, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 67)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1087, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 67)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1088, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 67)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1089, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 67)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1090, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 67)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1091, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 67)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1092, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 67)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1093, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 67)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1094, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 67)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1095, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 67)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1096, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 67)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1097, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 67)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1098, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 67)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1099, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 67)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1100, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 67)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1101, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 67)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1102, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 67)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1103, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 67)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1104, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 67)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1105, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 67)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1106, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 67)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1107, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 67)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1108, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 67)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1109, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 67)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1110, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 67)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1111, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 67)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1112, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 67)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1253, "name":"Begin", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1"}]}, {"type":"inst", "id":1254, "name":"End", "details":[{"type":"table", "Start Cycle":"18", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"18", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":963, "name":"gemm1.B9", "children":[{"type":"inst", "id":1113, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 68)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1114, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 69)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1115, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 68)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1116, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 69)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1117, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 68)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1118, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 69)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1119, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 68)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1120, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 69)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1121, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 68)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1122, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 69)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1123, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 68)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1124, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 69)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1125, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 68)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1126, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 69)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1127, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 68)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1128, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 69)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1129, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 68)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1130, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 69)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1131, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 68)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1132, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 69)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1133, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 68)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1134, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 69)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1135, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 68)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1136, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 69)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1137, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 68)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1138, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 69)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1139, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 68)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1140, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 69)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1141, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 68)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1142, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 69)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1143, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 68)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1144, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 69)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1145, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 68)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1146, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 69)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1147, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 68)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1148, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 69)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1149, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 68)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1150, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 69)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1151, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 68)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1152, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 69)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1153, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 68)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1154, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 69)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1155, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 68)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1156, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 69)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1157, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 68)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1158, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 69)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1159, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 68)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1160, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 69)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1161, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 68)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1162, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 69)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1163, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 68)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1164, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 69)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1165, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 68)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1166, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 69)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1167, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 68)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1168, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 69)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1169, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 68)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1170, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 69)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1171, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 68)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1172, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 69)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1173, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 68)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1174, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 69)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1175, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 68)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1176, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 69)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1177, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 68)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1178, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 69)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1179, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 68)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1180, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 69)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1181, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 68)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1182, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 69)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1183, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 68)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1184, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 69)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1185, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 68)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1186, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 69)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1187, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 68)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1188, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 69)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1189, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 68)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1190, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 69)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1191, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 68)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1192, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 69)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1193, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 68)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1194, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 69)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1195, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 68)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1196, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 69)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1197, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 68)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1198, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 69)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1199, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 68)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1200, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 69)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1201, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 68)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1202, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 69)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1203, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 68)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1204, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 69)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1205, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 68)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1206, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 69)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1207, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 68)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1208, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 69)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1209, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 68)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1210, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 69)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1211, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 68)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1212, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 69)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1213, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 68)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1214, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 69)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1215, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 68)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1216, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 69)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1217, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 68)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1218, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 69)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1219, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 68)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1220, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 69)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1221, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 68)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1222, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 69)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1223, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 68)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1224, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 69)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1225, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 68)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1226, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 69)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1227, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 68)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1228, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 69)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1229, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 68)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1230, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 69)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1231, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 68)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1232, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 69)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1233, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 68)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1234, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 69)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1235, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 68)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1236, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 69)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1237, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 68)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1238, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 69)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1239, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 68)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1240, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 69)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1255, "name":"Loop Input", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"1256"}]}, {"type":"inst", "id":1256, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"32", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"32", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":964, "name":"gemm1.B10", "details":[{"type":"table", "Latency":"7", "II":"n/a", "Subloops":"Yes", "Pipelined":"No", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":965, "name":"gemm1.B11", "children":[{"type":"inst", "id":1241, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"18", "Latency":"203", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1242, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 67)", "Start Cycle":"225", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1243, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 67)", "Start Cycle":"225", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1244, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 67)", "Start Cycle":"225", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1245, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 67)", "Start Cycle":"225", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1246, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 67)", "Start Cycle":"225", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1247, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 67)", "Start Cycle":"225", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1248, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 67)", "Start Cycle":"225", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1249, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 67)", "Start Cycle":"225", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1250, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"241", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1257, "name":"Loop Input", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"1258"}]}, {"type":"inst", "id":1258, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"243", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"243", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":966, "name":"gemm1.B12", "details":[{"type":"table", "Latency":"8", "II":"n/a", "Subloops":"Yes", "Pipelined":"No", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"memtype", "id":1259, "name":"Local Memory", "children":[{"type":"memsys", "id":1260, "name":"Unknown name (address space 67)", "debug":[], "details":[{"type":"table", "Requested size":"1048576 bytes", "Implemented size":"1048576 bytes", "Number of banks":"64", "Bank width":"32 bits", "Bank depth":"4096 words", "Number of replicates":"1", "Number of private copies":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"}]}]}]}, {"type":"memsys", "id":1517, "name":"Unknown name (address space 68)", "debug":[], "details":[{"type":"table", "Requested size":"1048576 bytes", "Implemented size":"1048576 bytes", "Number of banks":"64", "Bank width":"32 bits", "Bank depth":"4096 words", "Number of replicates":"1", "Number of private copies":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"}]}]}]}, {"type":"memsys", "id":1710, "name":"Unknown name (address space 69)", "debug":[], "details":[{"type":"table", "Requested size":"1048576 bytes", "Implemented size":"1048576 bytes", "Number of banks":"64", "Bank width":"32 bits", "Bank depth":"4096 words", "Number of replicates":"1", "Number of private copies":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"}]}]}]}]}]}, {"type":"kernel", "id":1903, "name":"gemm2", "children":[{"type":"bb", "id":1904, "name":"gemm2.B0", "details":[{"type":"table", "Latency":"7"}]}, {"type":"bb", "id":1905, "name":"gemm2.B1", "details":[{"type":"table", "Latency":"15", "II":"n/a", "Subloops":"Yes", "Pipelined":"No", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"1916"}]}, {"type":"bb", "id":1906, "name":"gemm2.B2", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":1907, "name":"gemm2.B3", "details":[{"type":"table", "Latency":"5"}]}, {"type":"bb", "id":1908, "name":"gemm2.B4", "details":[{"type":"table", "Latency":"6", "II":"n/a", "Subloops":"Yes", "Pipelined":"No", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"1914"}]}, {"type":"bb", "id":1909, "name":"gemm2.B5", "children":[{"type":"inst", "id":1917, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"19", "Latency":"203", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1918, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"19", "Latency":"203", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1919, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 71)", "Start Cycle":"225", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1920, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 72)", "Start Cycle":"225", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1921, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 71)", "Start Cycle":"226", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1922, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 72)", "Start Cycle":"226", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1923, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 71)", "Start Cycle":"226", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1924, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 72)", "Start Cycle":"226", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1925, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 71)", "Start Cycle":"226", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1926, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 72)", "Start Cycle":"226", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1927, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 71)", "Start Cycle":"226", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1928, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 72)", "Start Cycle":"226", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1929, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 71)", "Start Cycle":"226", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1930, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 72)", "Start Cycle":"226", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1931, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 71)", "Start Cycle":"226", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1932, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 72)", "Start Cycle":"226", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1933, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 71)", "Start Cycle":"226", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1934, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 72)", "Start Cycle":"226", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2201, "name":"Loop Input", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"2202"}]}, {"type":"inst", "id":2202, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"231", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"231", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":1910, "name":"gemm2.B6", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":1911, "name":"gemm2.B7", "details":[{"type":"table", "Latency":"8", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"2204"}]}, {"type":"bb", "id":1912, "name":"gemm2.B8", "children":[{"type":"inst", "id":1935, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 70)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1936, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 70)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1937, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 70)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1938, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 70)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1939, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 70)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1940, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 70)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1941, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 70)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1942, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 70)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1943, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 70)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1944, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 70)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1945, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 70)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1946, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 70)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1947, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 70)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1948, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 70)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1949, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 70)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1950, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 70)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1951, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 70)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1952, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 70)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1953, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 70)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1954, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 70)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1955, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 70)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1956, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 70)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1957, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 70)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1958, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 70)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1959, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 70)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1960, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 70)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1961, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 70)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1962, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 70)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1963, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 70)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1964, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 70)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1965, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 70)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1966, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 70)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1967, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 70)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1968, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 70)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1969, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 70)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1970, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 70)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1971, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 70)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1972, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 70)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1973, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 70)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1974, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 70)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1975, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 70)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1976, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 70)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1977, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 70)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1978, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 70)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1979, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 70)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1980, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 70)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1981, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 70)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1982, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 70)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1983, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 70)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1984, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 70)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1985, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 70)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1986, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 70)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1987, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 70)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1988, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 70)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1989, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 70)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1990, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 70)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1991, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 70)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1992, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 70)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1993, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 70)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1994, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 70)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1995, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 70)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1996, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 70)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1997, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 70)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1998, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 70)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":1999, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 70)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2000, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 70)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2001, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 70)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2002, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 70)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2003, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 70)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2004, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 70)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2005, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 70)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2006, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 70)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2007, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 70)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2008, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 70)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2009, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 70)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2010, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 70)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2011, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 70)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2012, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 70)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2013, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 70)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2014, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 70)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2015, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 70)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2016, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 70)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2017, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 70)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2018, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 70)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2019, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 70)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2020, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 70)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2021, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 70)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2022, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 70)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2023, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 70)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2024, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 70)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2025, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 70)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2026, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 70)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2027, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 70)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2028, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 70)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2029, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 70)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2030, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 70)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2031, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 70)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2032, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 70)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2033, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 70)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2034, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 70)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2035, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 70)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2036, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 70)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2037, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 70)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2038, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 70)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2039, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 70)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2040, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 70)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2041, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 70)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2042, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 70)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2043, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 70)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2044, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 70)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2045, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 70)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2046, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 70)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2047, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 70)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2048, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 70)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2049, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 70)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2050, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 70)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2051, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 70)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2052, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 70)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2053, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 70)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2054, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 70)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2055, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 70)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2056, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 70)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2057, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 70)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2058, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 70)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2059, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 70)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2060, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 70)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2061, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 70)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2062, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 70)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2203, "name":"Begin", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1"}]}, {"type":"inst", "id":2204, "name":"End", "details":[{"type":"table", "Start Cycle":"18", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"18", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":1913, "name":"gemm2.B9", "children":[{"type":"inst", "id":2063, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 71)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2064, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 72)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2065, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 71)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2066, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 72)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2067, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 71)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2068, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 72)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2069, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 71)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2070, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 72)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2071, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 71)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2072, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 72)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2073, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 71)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2074, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 72)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2075, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 71)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2076, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 72)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2077, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 71)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2078, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 72)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2079, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 71)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2080, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 72)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2081, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 71)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2082, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 72)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2083, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 71)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2084, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 72)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2085, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 71)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2086, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 72)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2087, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 71)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2088, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 72)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2089, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 71)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2090, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 72)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2091, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 71)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2092, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 72)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2093, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 71)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2094, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 72)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2095, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 71)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2096, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 72)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2097, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 71)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2098, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 72)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2099, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 71)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2100, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 72)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2101, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 71)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2102, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 72)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2103, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 71)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2104, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 72)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2105, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 71)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2106, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 72)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2107, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 71)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2108, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 72)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2109, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 71)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2110, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 72)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2111, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 71)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2112, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 72)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2113, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 71)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2114, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 72)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2115, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 71)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2116, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 72)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2117, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 71)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2118, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 72)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2119, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 71)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2120, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 72)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2121, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 71)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2122, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 72)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2123, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 71)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2124, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 72)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2125, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 71)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2126, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 72)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2127, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 71)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2128, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 72)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2129, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 71)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2130, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 72)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2131, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 71)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2132, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 72)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2133, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 71)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2134, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 72)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2135, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 71)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2136, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 72)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2137, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 71)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2138, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 72)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2139, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 71)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2140, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 72)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2141, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 71)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2142, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 72)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2143, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 71)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2144, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 72)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2145, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 71)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2146, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 72)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2147, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 71)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2148, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 72)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2149, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 71)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2150, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 72)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2151, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 71)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2152, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 72)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2153, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 71)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2154, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 72)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2155, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 71)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2156, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 72)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2157, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 71)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2158, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 72)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2159, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 71)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2160, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 72)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2161, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 71)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2162, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 72)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2163, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 71)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2164, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 72)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2165, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 71)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2166, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 72)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2167, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 71)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2168, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 72)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2169, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 71)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2170, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 72)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2171, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 71)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2172, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 72)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2173, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 71)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2174, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 72)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2175, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 71)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2176, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 72)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2177, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 71)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2178, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 72)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2179, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 71)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2180, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 72)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2181, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 71)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2182, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 72)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2183, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 71)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2184, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 72)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2185, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 71)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2186, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 72)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2187, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 71)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2188, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 72)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2189, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 71)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2190, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 72)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2205, "name":"Loop Input", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"2206"}]}, {"type":"inst", "id":2206, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"32", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"32", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":1914, "name":"gemm2.B10", "details":[{"type":"table", "Latency":"7", "II":"n/a", "Subloops":"Yes", "Pipelined":"No", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":1915, "name":"gemm2.B11", "children":[{"type":"inst", "id":2191, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"18", "Latency":"203", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2192, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 70)", "Start Cycle":"225", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2193, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 70)", "Start Cycle":"225", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2194, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 70)", "Start Cycle":"225", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2195, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 70)", "Start Cycle":"225", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2196, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 70)", "Start Cycle":"225", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2197, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 70)", "Start Cycle":"225", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2198, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 70)", "Start Cycle":"225", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2199, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 70)", "Start Cycle":"225", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2200, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"241", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2207, "name":"Loop Input", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"2208"}]}, {"type":"inst", "id":2208, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"243", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"243", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":1916, "name":"gemm2.B12", "details":[{"type":"table", "Latency":"8", "II":"n/a", "Subloops":"Yes", "Pipelined":"No", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"memtype", "id":2209, "name":"Local Memory", "children":[{"type":"memsys", "id":2210, "name":"Unknown name (address space 70)", "debug":[], "details":[{"type":"table", "Requested size":"1048576 bytes", "Implemented size":"1048576 bytes", "Number of banks":"64", "Bank width":"32 bits", "Bank depth":"4096 words", "Number of replicates":"1", "Number of private copies":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"}]}]}]}, {"type":"memsys", "id":2467, "name":"Unknown name (address space 71)", "debug":[], "details":[{"type":"table", "Requested size":"1048576 bytes", "Implemented size":"1048576 bytes", "Number of banks":"64", "Bank width":"32 bits", "Bank depth":"4096 words", "Number of replicates":"1", "Number of private copies":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"}]}]}]}, {"type":"memsys", "id":2660, "name":"Unknown name (address space 72)", "debug":[], "details":[{"type":"table", "Requested size":"1048576 bytes", "Implemented size":"1048576 bytes", "Number of banks":"64", "Bank width":"32 bits", "Bank depth":"4096 words", "Number of replicates":"1", "Number of private copies":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"}]}]}]}]}]}, {"type":"kernel", "id":2853, "name":"gemm3", "children":[{"type":"bb", "id":2854, "name":"gemm3.B0", "details":[{"type":"table", "Latency":"7"}]}, {"type":"bb", "id":2855, "name":"gemm3.B1", "details":[{"type":"table", "Latency":"15", "II":"n/a", "Subloops":"Yes", "Pipelined":"No", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"2866"}]}, {"type":"bb", "id":2856, "name":"gemm3.B2", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":2857, "name":"gemm3.B3", "details":[{"type":"table", "Latency":"5"}]}, {"type":"bb", "id":2858, "name":"gemm3.B4", "details":[{"type":"table", "Latency":"6", "II":"n/a", "Subloops":"Yes", "Pipelined":"No", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"2864"}]}, {"type":"bb", "id":2859, "name":"gemm3.B5", "children":[{"type":"inst", "id":2867, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"19", "Latency":"203", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2868, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"19", "Latency":"203", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2869, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 74)", "Start Cycle":"225", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2870, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 75)", "Start Cycle":"225", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2871, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 74)", "Start Cycle":"226", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2872, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 75)", "Start Cycle":"226", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2873, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 74)", "Start Cycle":"226", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2874, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 75)", "Start Cycle":"226", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2875, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 74)", "Start Cycle":"226", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2876, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 75)", "Start Cycle":"226", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2877, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 74)", "Start Cycle":"226", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2878, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 75)", "Start Cycle":"226", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2879, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 74)", "Start Cycle":"226", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2880, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 75)", "Start Cycle":"226", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2881, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 74)", "Start Cycle":"226", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2882, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 75)", "Start Cycle":"226", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2883, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 74)", "Start Cycle":"226", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2884, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 75)", "Start Cycle":"226", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3151, "name":"Loop Input", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"3152"}]}, {"type":"inst", "id":3152, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"231", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"231", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":2860, "name":"gemm3.B6", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":2861, "name":"gemm3.B7", "details":[{"type":"table", "Latency":"8", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"3154"}]}, {"type":"bb", "id":2862, "name":"gemm3.B8", "children":[{"type":"inst", "id":2885, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 73)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2886, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 73)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2887, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 73)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2888, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 73)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2889, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 73)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2890, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 73)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2891, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 73)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2892, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 73)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2893, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 73)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2894, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 73)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2895, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 73)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2896, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 73)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2897, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 73)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2898, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 73)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2899, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 73)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2900, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 73)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2901, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 73)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2902, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 73)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2903, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 73)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2904, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 73)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2905, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 73)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2906, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 73)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2907, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 73)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2908, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 73)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2909, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 73)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2910, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 73)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2911, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 73)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2912, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 73)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2913, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 73)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2914, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 73)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2915, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 73)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2916, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 73)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2917, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 73)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2918, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 73)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2919, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 73)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2920, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 73)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2921, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 73)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2922, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 73)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2923, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 73)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2924, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 73)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2925, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 73)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2926, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 73)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2927, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 73)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2928, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 73)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2929, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 73)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2930, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 73)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2931, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 73)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2932, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 73)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2933, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 73)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2934, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 73)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2935, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 73)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2936, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 73)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2937, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 73)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2938, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 73)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2939, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 73)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2940, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 73)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2941, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 73)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2942, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 73)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2943, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 73)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2944, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 73)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2945, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 73)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2946, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 73)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2947, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 73)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2948, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 73)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2949, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 73)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2950, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 73)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2951, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 73)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2952, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 73)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2953, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 73)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2954, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 73)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2955, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 73)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2956, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 73)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2957, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 73)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2958, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 73)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2959, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 73)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2960, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 73)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2961, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 73)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2962, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 73)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2963, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 73)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2964, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 73)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2965, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 73)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2966, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 73)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2967, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 73)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2968, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 73)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2969, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 73)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2970, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 73)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2971, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 73)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2972, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 73)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2973, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 73)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2974, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 73)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2975, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 73)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2976, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 73)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2977, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 73)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2978, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 73)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2979, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 73)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2980, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 73)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2981, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 73)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2982, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 73)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2983, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 73)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2984, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 73)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2985, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 73)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2986, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 73)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2987, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 73)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2988, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 73)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2989, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 73)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2990, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 73)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2991, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 73)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2992, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 73)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2993, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 73)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2994, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 73)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2995, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 73)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2996, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 73)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2997, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 73)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2998, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 73)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":2999, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 73)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3000, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 73)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3001, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 73)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3002, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 73)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3003, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 73)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3004, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 73)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3005, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 73)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3006, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 73)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3007, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 73)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3008, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 73)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3009, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 73)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3010, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 73)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3011, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 73)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3012, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 73)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3153, "name":"Begin", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1"}]}, {"type":"inst", "id":3154, "name":"End", "details":[{"type":"table", "Start Cycle":"18", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"18", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":2863, "name":"gemm3.B9", "children":[{"type":"inst", "id":3013, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 74)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3014, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 75)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3015, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 74)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3016, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 75)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3017, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 74)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3018, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 75)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3019, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 74)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3020, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 75)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3021, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 74)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3022, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 75)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3023, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 74)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3024, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 75)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3025, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 74)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3026, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 75)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3027, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 74)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3028, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 75)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3029, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 74)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3030, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 75)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3031, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 74)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3032, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 75)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3033, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 74)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3034, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 75)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3035, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 74)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3036, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 75)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3037, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 74)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3038, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 75)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3039, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 74)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3040, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 75)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3041, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 74)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3042, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 75)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3043, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 74)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3044, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 75)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3045, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 74)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3046, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 75)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3047, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 74)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3048, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 75)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3049, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 74)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3050, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 75)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3051, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 74)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3052, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 75)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3053, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 74)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3054, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 75)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3055, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 74)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3056, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 75)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3057, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 74)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3058, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 75)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3059, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 74)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3060, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 75)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3061, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 74)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3062, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 75)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3063, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 74)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3064, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 75)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3065, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 74)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3066, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 75)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3067, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 74)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3068, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 75)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3069, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 74)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3070, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 75)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3071, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 74)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3072, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 75)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3073, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 74)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3074, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 75)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3075, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 74)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3076, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 75)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3077, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 74)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3078, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 75)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3079, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 74)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3080, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 75)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3081, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 74)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3082, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 75)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3083, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 74)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3084, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 75)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3085, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 74)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3086, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 75)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3087, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 74)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3088, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 75)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3089, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 74)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3090, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 75)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3091, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 74)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3092, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 75)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3093, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 74)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3094, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 75)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3095, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 74)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3096, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 75)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3097, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 74)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3098, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 75)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3099, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 74)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3100, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 75)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3101, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 74)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3102, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 75)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3103, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 74)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3104, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 75)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3105, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 74)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3106, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 75)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3107, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 74)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3108, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 75)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3109, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 74)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3110, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 75)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3111, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 74)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3112, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 75)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3113, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 74)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3114, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 75)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3115, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 74)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3116, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 75)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3117, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 74)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3118, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 75)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3119, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 74)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3120, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 75)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3121, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 74)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3122, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 75)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3123, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 74)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3124, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 75)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3125, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 74)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3126, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 75)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3127, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 74)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3128, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 75)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3129, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 74)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3130, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 75)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3131, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 74)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3132, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 75)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3133, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 74)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3134, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 75)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3135, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 74)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3136, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 75)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3137, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 74)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3138, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 75)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3139, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 74)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3140, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 75)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3155, "name":"Loop Input", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"3156"}]}, {"type":"inst", "id":3156, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"32", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"32", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":2864, "name":"gemm3.B10", "details":[{"type":"table", "Latency":"7", "II":"n/a", "Subloops":"Yes", "Pipelined":"No", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":2865, "name":"gemm3.B11", "children":[{"type":"inst", "id":3141, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"18", "Latency":"203", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3142, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 73)", "Start Cycle":"225", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3143, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 73)", "Start Cycle":"225", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3144, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 73)", "Start Cycle":"225", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3145, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 73)", "Start Cycle":"225", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3146, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 73)", "Start Cycle":"225", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3147, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 73)", "Start Cycle":"225", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3148, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 73)", "Start Cycle":"225", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3149, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 73)", "Start Cycle":"225", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3150, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"241", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3157, "name":"Loop Input", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"3158"}]}, {"type":"inst", "id":3158, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"243", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"243", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":2866, "name":"gemm3.B12", "details":[{"type":"table", "Latency":"8", "II":"n/a", "Subloops":"Yes", "Pipelined":"No", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"memtype", "id":3159, "name":"Local Memory", "children":[{"type":"memsys", "id":3160, "name":"Unknown name (address space 73)", "debug":[], "details":[{"type":"table", "Requested size":"1048576 bytes", "Implemented size":"1048576 bytes", "Number of banks":"64", "Bank width":"32 bits", "Bank depth":"4096 words", "Number of replicates":"1", "Number of private copies":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"}]}]}]}, {"type":"memsys", "id":3417, "name":"Unknown name (address space 74)", "debug":[], "details":[{"type":"table", "Requested size":"1048576 bytes", "Implemented size":"1048576 bytes", "Number of banks":"64", "Bank width":"32 bits", "Bank depth":"4096 words", "Number of replicates":"1", "Number of private copies":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"}]}]}]}, {"type":"memsys", "id":3610, "name":"Unknown name (address space 75)", "debug":[], "details":[{"type":"table", "Requested size":"1048576 bytes", "Implemented size":"1048576 bytes", "Number of banks":"64", "Bank width":"32 bits", "Bank depth":"4096 words", "Number of replicates":"1", "Number of private copies":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"}]}]}]}]}]}, {"type":"kernel", "id":3803, "name":"gemm4", "children":[{"type":"bb", "id":3804, "name":"gemm4.B0", "details":[{"type":"table", "Latency":"7"}]}, {"type":"bb", "id":3805, "name":"gemm4.B1", "details":[{"type":"table", "Latency":"15", "II":"n/a", "Subloops":"Yes", "Pipelined":"No", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"3816"}]}, {"type":"bb", "id":3806, "name":"gemm4.B2", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":3807, "name":"gemm4.B3", "details":[{"type":"table", "Latency":"5"}]}, {"type":"bb", "id":3808, "name":"gemm4.B4", "details":[{"type":"table", "Latency":"6", "II":"n/a", "Subloops":"Yes", "Pipelined":"No", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"3814"}]}, {"type":"bb", "id":3809, "name":"gemm4.B5", "children":[{"type":"inst", "id":3817, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"19", "Latency":"203", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3818, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"19", "Latency":"203", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3819, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 77)", "Start Cycle":"225", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3820, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 78)", "Start Cycle":"225", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3821, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 77)", "Start Cycle":"226", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3822, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 78)", "Start Cycle":"226", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3823, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 77)", "Start Cycle":"226", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3824, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 78)", "Start Cycle":"226", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3825, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 77)", "Start Cycle":"226", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3826, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 78)", "Start Cycle":"226", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3827, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 77)", "Start Cycle":"226", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3828, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 78)", "Start Cycle":"226", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3829, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 77)", "Start Cycle":"226", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3830, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 78)", "Start Cycle":"226", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3831, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 77)", "Start Cycle":"226", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3832, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 78)", "Start Cycle":"226", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3833, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 77)", "Start Cycle":"226", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3834, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 78)", "Start Cycle":"226", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":4101, "name":"Loop Input", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"4102"}]}, {"type":"inst", "id":4102, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"231", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"231", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":3810, "name":"gemm4.B6", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":3811, "name":"gemm4.B7", "details":[{"type":"table", "Latency":"8", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"4104"}]}, {"type":"bb", "id":3812, "name":"gemm4.B8", "children":[{"type":"inst", "id":3835, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 76)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3836, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 76)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3837, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 76)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3838, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 76)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3839, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 76)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3840, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 76)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3841, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 76)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3842, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 76)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3843, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 76)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3844, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 76)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3845, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 76)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3846, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 76)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3847, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 76)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3848, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 76)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3849, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 76)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3850, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 76)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3851, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 76)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3852, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 76)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3853, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 76)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3854, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 76)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3855, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 76)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3856, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 76)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3857, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 76)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3858, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 76)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3859, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 76)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3860, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 76)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3861, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 76)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3862, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 76)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3863, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 76)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3864, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 76)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3865, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 76)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3866, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 76)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3867, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 76)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3868, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 76)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3869, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 76)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3870, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 76)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3871, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 76)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3872, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 76)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3873, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 76)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3874, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 76)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3875, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 76)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3876, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 76)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3877, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 76)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3878, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 76)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3879, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 76)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3880, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 76)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3881, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 76)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3882, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 76)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3883, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 76)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3884, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 76)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3885, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 76)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3886, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 76)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3887, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 76)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3888, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 76)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3889, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 76)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3890, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 76)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3891, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 76)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3892, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 76)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3893, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 76)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3894, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 76)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3895, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 76)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3896, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 76)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3897, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 76)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3898, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 76)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3899, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 76)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3900, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 76)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3901, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 76)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3902, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 76)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3903, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 76)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3904, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 76)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3905, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 76)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3906, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 76)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3907, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 76)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3908, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 76)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3909, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 76)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3910, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 76)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3911, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 76)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3912, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 76)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3913, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 76)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3914, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 76)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3915, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 76)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3916, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 76)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3917, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 76)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3918, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 76)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3919, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 76)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3920, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 76)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3921, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 76)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3922, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 76)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3923, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 76)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3924, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 76)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3925, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 76)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3926, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 76)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3927, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 76)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3928, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 76)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3929, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 76)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3930, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 76)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3931, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 76)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3932, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 76)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3933, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 76)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3934, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 76)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3935, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 76)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3936, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 76)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3937, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 76)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3938, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 76)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3939, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 76)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3940, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 76)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3941, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 76)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3942, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 76)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3943, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 76)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3944, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 76)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3945, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 76)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3946, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 76)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3947, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 76)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3948, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 76)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3949, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 76)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3950, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 76)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3951, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 76)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3952, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 76)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3953, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 76)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3954, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 76)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3955, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 76)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3956, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 76)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3957, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 76)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3958, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 76)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3959, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 76)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3960, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 76)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3961, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 76)", "Start Cycle":"3", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3962, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"Unknown name (address space 76)", "Start Cycle":"13", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":4103, "name":"Begin", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1"}]}, {"type":"inst", "id":4104, "name":"End", "details":[{"type":"table", "Start Cycle":"18", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"18", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":3813, "name":"gemm4.B9", "children":[{"type":"inst", "id":3963, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 77)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3964, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 78)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3965, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 77)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3966, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 78)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3967, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 77)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3968, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 78)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3969, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 77)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3970, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 78)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3971, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 77)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3972, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 78)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3973, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 77)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3974, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 78)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3975, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 77)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3976, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 78)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3977, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 77)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3978, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 78)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3979, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 77)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3980, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 78)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3981, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 77)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3982, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 78)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3983, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 77)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3984, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 78)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3985, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 77)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3986, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 78)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3987, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 77)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3988, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 78)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3989, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 77)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3990, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 78)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3991, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 77)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3992, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 78)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3993, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 77)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3994, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 78)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3995, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 77)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3996, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 78)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3997, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 77)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3998, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 78)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":3999, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 77)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":4000, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 78)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":4001, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 77)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":4002, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 78)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":4003, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 77)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":4004, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 78)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":4005, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 77)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":4006, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 78)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":4007, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 77)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":4008, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 78)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":4009, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 77)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":4010, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 78)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":4011, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 77)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":4012, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 78)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":4013, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 77)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":4014, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 78)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":4015, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 77)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":4016, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 78)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":4017, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 77)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":4018, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 78)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":4019, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 77)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":4020, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 78)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":4021, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 77)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":4022, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 78)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":4023, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 77)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":4024, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 78)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":4025, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 77)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":4026, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 78)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":4027, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 77)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":4028, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 78)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":4029, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 77)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":4030, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 78)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":4031, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 77)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":4032, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 78)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":4033, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 77)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":4034, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 78)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":4035, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 77)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":4036, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 78)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":4037, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 77)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":4038, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 78)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":4039, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 77)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":4040, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 78)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":4041, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 77)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":4042, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 78)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":4043, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 77)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":4044, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 78)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":4045, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 77)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":4046, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 78)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":4047, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 77)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":4048, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 78)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":4049, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 77)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":4050, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 78)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":4051, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 77)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":4052, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 78)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":4053, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 77)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":4054, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 78)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":4055, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 77)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":4056, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 78)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":4057, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 77)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":4058, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 78)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":4059, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 77)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":4060, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 78)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":4061, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 77)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":4062, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 78)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":4063, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 77)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":4064, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 78)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":4065, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 77)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":4066, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 78)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":4067, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 77)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":4068, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 78)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":4069, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 77)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":4070, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 78)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":4071, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 77)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":4072, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 78)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":4073, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 77)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":4074, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 78)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":4075, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 77)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":4076, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 78)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":4077, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 77)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":4078, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 78)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":4079, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 77)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":4080, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 78)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":4081, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 77)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":4082, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 78)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":4083, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 77)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":4084, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 78)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":4085, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 77)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":4086, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 78)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":4087, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 77)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":4088, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 78)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":4089, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 77)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":4090, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 78)", "Start Cycle":"4", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":4105, "name":"Loop Input", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"4106"}]}, {"type":"inst", "id":4106, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"32", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"32", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":3814, "name":"gemm4.B10", "details":[{"type":"table", "Latency":"7", "II":"n/a", "Subloops":"Yes", "Pipelined":"No", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":3815, "name":"gemm4.B11", "children":[{"type":"inst", "id":4091, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"18", "Latency":"203", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":4092, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 76)", "Start Cycle":"225", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":4093, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 76)", "Start Cycle":"225", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":4094, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 76)", "Start Cycle":"225", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":4095, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 76)", "Start Cycle":"225", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":4096, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 76)", "Start Cycle":"225", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":4097, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 76)", "Start Cycle":"225", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":4098, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 76)", "Start Cycle":"225", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":4099, "name":"Load", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"Unknown name (address space 76)", "Start Cycle":"225", "Latency":"6", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":4100, "name":"Store", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Width":"256 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"241", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":4107, "name":"Loop Input", "debug":[[{"filename":"", "line":0}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"4108"}]}, {"type":"inst", "id":4108, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"243", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"243", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":3816, "name":"gemm4.B12", "details":[{"type":"table", "Latency":"8", "II":"n/a", "Subloops":"Yes", "Pipelined":"No", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"memtype", "id":4109, "name":"Local Memory", "children":[{"type":"memsys", "id":4110, "name":"Unknown name (address space 76)", "debug":[], "details":[{"type":"table", "Requested size":"1048576 bytes", "Implemented size":"1048576 bytes", "Number of banks":"64", "Bank width":"32 bits", "Bank depth":"4096 words", "Number of replicates":"1", "Number of private copies":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"}]}]}]}, {"type":"memsys", "id":4367, "name":"Unknown name (address space 77)", "debug":[], "details":[{"type":"table", "Requested size":"1048576 bytes", "Implemented size":"1048576 bytes", "Number of banks":"64", "Bank width":"32 bits", "Bank depth":"4096 words", "Number of replicates":"1", "Number of private copies":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"}]}]}]}, {"type":"memsys", "id":4560, "name":"Unknown name (address space 78)", "debug":[], "details":[{"type":"table", "Requested size":"1048576 bytes", "Implemented size":"1048576 bytes", "Number of banks":"64", "Bank width":"32 bits", "Bank depth":"4096 words", "Number of replicates":"1", "Number of private copies":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/chn1469549457114.html"}]}]}]}]}]}, {"type":"memtype", "id":1, "name":"Global Memory", "children":[{"type":"memsys", "id":952, "name":"DDR", "details":[{"type":"table", "Number of banks":"4"}]}]}], "links":[{"from":309, "to":34}, {"from":309, "to":291}, {"from":309, "to":36}, {"from":309, "to":292}, {"from":309, "to":38}, {"from":309, "to":293}, {"from":309, "to":40}, {"from":309, "to":294}, {"from":309, "to":42}, {"from":309, "to":295}, {"from":309, "to":44}, {"from":309, "to":296}, {"from":309, "to":46}, {"from":309, "to":297}, {"from":309, "to":48}, {"from":309, "to":298}, {"from":309, "to":50}, {"from":309, "to":52}, {"from":309, "to":54}, {"from":309, "to":56}, {"from":309, "to":58}, {"from":309, "to":60}, {"from":309, "to":62}, {"from":309, "to":64}, {"from":309, "to":66}, {"from":309, "to":68}, {"from":309, "to":70}, {"from":309, "to":72}, {"from":309, "to":74}, {"from":309, "to":76}, {"from":309, "to":78}, {"from":309, "to":80}, {"from":309, "to":82}, {"from":309, "to":84}, {"from":309, "to":86}, {"from":309, "to":88}, {"from":309, "to":90}, {"from":309, "to":92}, {"from":309, "to":94}, {"from":309, "to":96}, {"from":309, "to":98}, {"from":309, "to":100}, {"from":309, "to":102}, {"from":309, "to":104}, {"from":309, "to":106}, {"from":309, "to":108}, {"from":309, "to":110}, {"from":309, "to":112}, {"from":309, "to":114}, {"from":309, "to":116}, {"from":309, "to":118}, {"from":309, "to":120}, {"from":309, "to":122}, {"from":309, "to":124}, {"from":309, "to":126}, {"from":309, "to":128}, {"from":309, "to":130}, {"from":309, "to":132}, {"from":309, "to":134}, {"from":309, "to":136}, {"from":309, "to":138}, {"from":309, "to":140}, {"from":309, "to":142}, {"from":309, "to":144}, {"from":309, "to":146}, {"from":309, "to":148}, {"from":309, "to":150}, {"from":309, "to":152}, {"from":309, "to":154}, {"from":309, "to":156}, {"from":309, "to":158}, {"from":309, "to":160}, {"from":35, "to":309}, {"from":37, "to":309}, {"from":39, "to":309}, {"from":41, "to":309}, {"from":43, "to":309}, {"from":45, "to":309}, {"from":47, "to":309}, {"from":49, "to":309}, {"from":51, "to":309}, {"from":53, "to":309}, {"from":55, "to":309}, {"from":57, "to":309}, {"from":59, "to":309}, {"from":61, "to":309}, {"from":63, "to":309}, {"from":65, "to":309}, {"from":67, "to":309}, {"from":69, "to":309}, {"from":71, "to":309}, {"from":73, "to":309}, {"from":75, "to":309}, {"from":77, "to":309}, {"from":79, "to":309}, {"from":81, "to":309}, {"from":83, "to":309}, {"from":85, "to":309}, {"from":87, "to":309}, {"from":89, "to":309}, {"from":91, "to":309}, {"from":93, "to":309}, {"from":95, "to":309}, {"from":97, "to":309}, {"from":99, "to":309}, {"from":101, "to":309}, {"from":103, "to":309}, {"from":105, "to":309}, {"from":107, "to":309}, {"from":109, "to":309}, {"from":111, "to":309}, {"from":113, "to":309}, {"from":115, "to":309}, {"from":117, "to":309}, {"from":119, "to":309}, {"from":121, "to":309}, {"from":123, "to":309}, {"from":125, "to":309}, {"from":127, "to":309}, {"from":129, "to":309}, {"from":131, "to":309}, {"from":133, "to":309}, {"from":135, "to":309}, {"from":137, "to":309}, {"from":139, "to":309}, {"from":141, "to":309}, {"from":143, "to":309}, {"from":145, "to":309}, {"from":147, "to":309}, {"from":149, "to":309}, {"from":151, "to":309}, {"from":153, "to":309}, {"from":155, "to":309}, {"from":157, "to":309}, {"from":159, "to":309}, {"from":161, "to":309}, {"from":566, "to":162}, {"from":566, "to":164}, {"from":566, "to":166}, {"from":566, "to":168}, {"from":566, "to":170}, {"from":566, "to":172}, {"from":566, "to":174}, {"from":566, "to":176}, {"from":566, "to":178}, {"from":566, "to":180}, {"from":566, "to":182}, {"from":566, "to":184}, {"from":566, "to":186}, {"from":566, "to":188}, {"from":566, "to":190}, {"from":566, "to":192}, {"from":566, "to":194}, {"from":566, "to":196}, {"from":566, "to":198}, {"from":566, "to":200}, {"from":566, "to":202}, {"from":566, "to":204}, {"from":566, "to":206}, {"from":566, "to":208}, {"from":566, "to":210}, {"from":566, "to":212}, {"from":566, "to":214}, {"from":566, "to":216}, {"from":566, "to":218}, {"from":566, "to":220}, {"from":566, "to":222}, {"from":566, "to":224}, {"from":566, "to":226}, {"from":566, "to":228}, {"from":566, "to":230}, {"from":566, "to":232}, {"from":566, "to":234}, {"from":566, "to":236}, {"from":566, "to":238}, {"from":566, "to":240}, {"from":566, "to":242}, {"from":566, "to":244}, {"from":566, "to":246}, {"from":566, "to":248}, {"from":566, "to":250}, {"from":566, "to":252}, {"from":566, "to":254}, {"from":566, "to":256}, {"from":566, "to":258}, {"from":566, "to":260}, {"from":566, "to":262}, {"from":566, "to":264}, {"from":566, "to":266}, {"from":566, "to":268}, {"from":566, "to":270}, {"from":566, "to":272}, {"from":566, "to":274}, {"from":566, "to":276}, {"from":566, "to":278}, {"from":566, "to":280}, {"from":566, "to":282}, {"from":566, "to":284}, {"from":566, "to":286}, {"from":566, "to":288}, {"from":18, "to":566}, {"from":20, "to":566}, {"from":22, "to":566}, {"from":24, "to":566}, {"from":26, "to":566}, {"from":28, "to":566}, {"from":30, "to":566}, {"from":32, "to":566}, {"from":759, "to":163}, {"from":759, "to":165}, {"from":759, "to":167}, {"from":759, "to":169}, {"from":759, "to":171}, {"from":759, "to":173}, {"from":759, "to":175}, {"from":759, "to":177}, {"from":759, "to":179}, {"from":759, "to":181}, {"from":759, "to":183}, {"from":759, "to":185}, {"from":759, "to":187}, {"from":759, "to":189}, {"from":759, "to":191}, {"from":759, "to":193}, {"from":759, "to":195}, {"from":759, "to":197}, {"from":759, "to":199}, {"from":759, "to":201}, {"from":759, "to":203}, {"from":759, "to":205}, {"from":759, "to":207}, {"from":759, "to":209}, {"from":759, "to":211}, {"from":759, "to":213}, {"from":759, "to":215}, {"from":759, "to":217}, {"from":759, "to":219}, {"from":759, "to":221}, {"from":759, "to":223}, {"from":759, "to":225}, {"from":759, "to":227}, {"from":759, "to":229}, {"from":759, "to":231}, {"from":759, "to":233}, {"from":759, "to":235}, {"from":759, "to":237}, {"from":759, "to":239}, {"from":759, "to":241}, {"from":759, "to":243}, {"from":759, "to":245}, {"from":759, "to":247}, {"from":759, "to":249}, {"from":759, "to":251}, {"from":759, "to":253}, {"from":759, "to":255}, {"from":759, "to":257}, {"from":759, "to":259}, {"from":759, "to":261}, {"from":759, "to":263}, {"from":759, "to":265}, {"from":759, "to":267}, {"from":759, "to":269}, {"from":759, "to":271}, {"from":759, "to":273}, {"from":759, "to":275}, {"from":759, "to":277}, {"from":759, "to":279}, {"from":759, "to":281}, {"from":759, "to":283}, {"from":759, "to":285}, {"from":759, "to":287}, {"from":759, "to":289}, {"from":19, "to":759}, {"from":21, "to":759}, {"from":23, "to":759}, {"from":25, "to":759}, {"from":27, "to":759}, {"from":29, "to":759}, {"from":31, "to":759}, {"from":33, "to":759}, {"from":15, "to":4}, {"from":3, "to":4}, {"from":15, "to":5}, {"from":13, "to":6}, {"from":13, "to":7}, {"from":4, "to":7}, {"from":301, "to":300}, {"from":7, "to":300}, {"from":16, "to":301}, {"from":17, "to":301}, {"from":18, "to":301}, {"from":19, "to":301}, {"from":20, "to":301}, {"from":21, "to":301}, {"from":22, "to":301}, {"from":23, "to":301}, {"from":24, "to":301}, {"from":25, "to":301}, {"from":26, "to":301}, {"from":27, "to":301}, {"from":28, "to":301}, {"from":29, "to":301}, {"from":30, "to":301}, {"from":31, "to":301}, {"from":32, "to":301}, {"from":33, "to":301}, {"from":301, "to":9}, {"from":303, "to":10}, {"from":9, "to":10}, {"from":305, "to":302}, {"from":35, "to":303}, {"from":37, "to":303}, {"from":39, "to":303}, {"from":41, "to":303}, {"from":43, "to":303}, {"from":45, "to":303}, {"from":47, "to":303}, {"from":49, "to":303}, {"from":51, "to":303}, {"from":53, "to":303}, {"from":55, "to":303}, {"from":57, "to":303}, {"from":59, "to":303}, {"from":61, "to":303}, {"from":63, "to":303}, {"from":65, "to":303}, {"from":67, "to":303}, {"from":69, "to":303}, {"from":71, "to":303}, {"from":73, "to":303}, {"from":75, "to":303}, {"from":77, "to":303}, {"from":79, "to":303}, {"from":81, "to":303}, {"from":83, "to":303}, {"from":85, "to":303}, {"from":87, "to":303}, {"from":89, "to":303}, {"from":91, "to":303}, {"from":93, "to":303}, {"from":95, "to":303}, {"from":97, "to":303}, {"from":99, "to":303}, {"from":101, "to":303}, {"from":103, "to":303}, {"from":105, "to":303}, {"from":107, "to":303}, {"from":109, "to":303}, {"from":111, "to":303}, {"from":113, "to":303}, {"from":115, "to":303}, {"from":117, "to":303}, {"from":119, "to":303}, {"from":121, "to":303}, {"from":123, "to":303}, {"from":125, "to":303}, {"from":127, "to":303}, {"from":129, "to":303}, {"from":131, "to":303}, {"from":133, "to":303}, {"from":135, "to":303}, {"from":137, "to":303}, {"from":139, "to":303}, {"from":141, "to":303}, {"from":143, "to":303}, {"from":145, "to":303}, {"from":147, "to":303}, {"from":149, "to":303}, {"from":151, "to":303}, {"from":153, "to":303}, {"from":155, "to":303}, {"from":157, "to":303}, {"from":159, "to":303}, {"from":161, "to":303}, {"from":305, "to":304}, {"from":10, "to":304}, {"from":162, "to":305}, {"from":163, "to":305}, {"from":164, "to":305}, {"from":165, "to":305}, {"from":166, "to":305}, {"from":167, "to":305}, {"from":168, "to":305}, {"from":169, "to":305}, {"from":170, "to":305}, {"from":171, "to":305}, {"from":172, "to":305}, {"from":173, "to":305}, {"from":174, "to":305}, {"from":175, "to":305}, {"from":176, "to":305}, {"from":177, "to":305}, {"from":178, "to":305}, {"from":179, "to":305}, {"from":180, "to":305}, {"from":181, "to":305}, {"from":182, "to":305}, {"from":183, "to":305}, {"from":184, "to":305}, {"from":185, "to":305}, {"from":186, "to":305}, {"from":187, "to":305}, {"from":188, "to":305}, {"from":189, "to":305}, {"from":190, "to":305}, {"from":191, "to":305}, {"from":192, "to":305}, {"from":193, "to":305}, {"from":194, "to":305}, {"from":195, "to":305}, {"from":196, "to":305}, {"from":197, "to":305}, {"from":198, "to":305}, {"from":199, "to":305}, {"from":200, "to":305}, {"from":201, "to":305}, {"from":202, "to":305}, {"from":203, "to":305}, {"from":204, "to":305}, {"from":205, "to":305}, {"from":206, "to":305}, {"from":207, "to":305}, {"from":208, "to":305}, {"from":209, "to":305}, {"from":210, "to":305}, {"from":211, "to":305}, {"from":212, "to":305}, {"from":213, "to":305}, {"from":214, "to":305}, {"from":215, "to":305}, {"from":216, "to":305}, {"from":217, "to":305}, {"from":218, "to":305}, {"from":219, "to":305}, {"from":220, "to":305}, {"from":221, "to":305}, {"from":222, "to":305}, {"from":223, "to":305}, {"from":224, "to":305}, {"from":225, "to":305}, {"from":226, "to":305}, {"from":227, "to":305}, {"from":228, "to":305}, {"from":229, "to":305}, {"from":230, "to":305}, {"from":231, "to":305}, {"from":232, "to":305}, {"from":233, "to":305}, {"from":234, "to":305}, {"from":235, "to":305}, {"from":236, "to":305}, {"from":237, "to":305}, {"from":238, "to":305}, {"from":239, "to":305}, {"from":240, "to":305}, {"from":241, "to":305}, {"from":242, "to":305}, {"from":243, "to":305}, {"from":244, "to":305}, {"from":245, "to":305}, {"from":246, "to":305}, {"from":247, "to":305}, {"from":248, "to":305}, {"from":249, "to":305}, {"from":250, "to":305}, {"from":251, "to":305}, {"from":252, "to":305}, {"from":253, "to":305}, {"from":254, "to":305}, {"from":255, "to":305}, {"from":256, "to":305}, {"from":257, "to":305}, {"from":258, "to":305}, {"from":259, "to":305}, {"from":260, "to":305}, {"from":261, "to":305}, {"from":262, "to":305}, {"from":263, "to":305}, {"from":264, "to":305}, {"from":265, "to":305}, {"from":266, "to":305}, {"from":267, "to":305}, {"from":268, "to":305}, {"from":269, "to":305}, {"from":270, "to":305}, {"from":271, "to":305}, {"from":272, "to":305}, {"from":273, "to":305}, {"from":274, "to":305}, {"from":275, "to":305}, {"from":276, "to":305}, {"from":277, "to":305}, {"from":278, "to":305}, {"from":279, "to":305}, {"from":280, "to":305}, {"from":281, "to":305}, {"from":282, "to":305}, {"from":283, "to":305}, {"from":284, "to":305}, {"from":285, "to":305}, {"from":286, "to":305}, {"from":287, "to":305}, {"from":288, "to":305}, {"from":289, "to":305}, {"from":303, "to":13}, {"from":307, "to":306}, {"from":6, "to":306}, {"from":290, "to":307}, {"from":291, "to":307}, {"from":292, "to":307}, {"from":293, "to":307}, {"from":294, "to":307}, {"from":295, "to":307}, {"from":296, "to":307}, {"from":297, "to":307}, {"from":298, "to":307}, {"from":299, "to":307}, {"from":307, "to":15}, {"from":300, "to":16}, {"from":300, "to":17}, {"from":16, "to":18}, {"from":17, "to":18}, {"from":16, "to":19}, {"from":17, "to":19}, {"from":16, "to":20}, {"from":17, "to":20}, {"from":16, "to":21}, {"from":17, "to":21}, {"from":16, "to":22}, {"from":17, "to":22}, {"from":16, "to":23}, {"from":17, "to":23}, {"from":16, "to":24}, {"from":17, "to":24}, {"from":16, "to":25}, {"from":17, "to":25}, {"from":16, "to":26}, {"from":17, "to":26}, {"from":16, "to":27}, {"from":17, "to":27}, {"from":16, "to":28}, {"from":17, "to":28}, {"from":16, "to":29}, {"from":17, "to":29}, {"from":16, "to":30}, {"from":17, "to":30}, {"from":16, "to":31}, {"from":17, "to":31}, {"from":16, "to":32}, {"from":17, "to":32}, {"from":16, "to":33}, {"from":17, "to":33}, {"from":302, "to":34}, {"from":34, "to":35}, {"from":302, "to":36}, {"from":36, "to":37}, {"from":302, "to":38}, {"from":38, "to":39}, {"from":302, "to":40}, {"from":40, "to":41}, {"from":302, "to":42}, {"from":42, "to":43}, {"from":302, "to":44}, {"from":44, "to":45}, {"from":302, "to":46}, {"from":46, "to":47}, {"from":302, "to":48}, {"from":48, "to":49}, {"from":302, "to":50}, {"from":50, "to":51}, {"from":302, "to":52}, {"from":52, "to":53}, {"from":302, "to":54}, {"from":54, "to":55}, {"from":302, "to":56}, {"from":56, "to":57}, {"from":302, "to":58}, {"from":58, "to":59}, {"from":302, "to":60}, {"from":60, "to":61}, {"from":302, "to":62}, {"from":62, "to":63}, {"from":302, "to":64}, {"from":64, "to":65}, {"from":302, "to":66}, {"from":66, "to":67}, {"from":302, "to":68}, {"from":68, "to":69}, {"from":302, "to":70}, {"from":70, "to":71}, {"from":302, "to":72}, {"from":72, "to":73}, {"from":302, "to":74}, {"from":74, "to":75}, {"from":302, "to":76}, {"from":76, "to":77}, {"from":302, "to":78}, {"from":78, "to":79}, {"from":302, "to":80}, {"from":80, "to":81}, {"from":302, "to":82}, {"from":82, "to":83}, {"from":302, "to":84}, {"from":84, "to":85}, {"from":302, "to":86}, {"from":86, "to":87}, {"from":302, "to":88}, {"from":88, "to":89}, {"from":302, "to":90}, {"from":90, "to":91}, {"from":302, "to":92}, {"from":92, "to":93}, {"from":302, "to":94}, {"from":94, "to":95}, {"from":302, "to":96}, {"from":96, "to":97}, {"from":302, "to":98}, {"from":98, "to":99}, {"from":302, "to":100}, {"from":100, "to":101}, {"from":302, "to":102}, {"from":102, "to":103}, {"from":302, "to":104}, {"from":104, "to":105}, {"from":302, "to":106}, {"from":106, "to":107}, {"from":302, "to":108}, {"from":108, "to":109}, {"from":302, "to":110}, {"from":110, "to":111}, {"from":302, "to":112}, {"from":112, "to":113}, {"from":302, "to":114}, {"from":114, "to":115}, {"from":302, "to":116}, {"from":116, "to":117}, {"from":302, "to":118}, {"from":118, "to":119}, {"from":302, "to":120}, {"from":120, "to":121}, {"from":302, "to":122}, {"from":122, "to":123}, {"from":302, "to":124}, {"from":124, "to":125}, {"from":302, "to":126}, {"from":126, "to":127}, {"from":302, "to":128}, {"from":128, "to":129}, {"from":302, "to":130}, {"from":130, "to":131}, {"from":302, "to":132}, {"from":132, "to":133}, {"from":302, "to":134}, {"from":134, "to":135}, {"from":302, "to":136}, {"from":136, "to":137}, {"from":302, "to":138}, {"from":138, "to":139}, {"from":302, "to":140}, {"from":140, "to":141}, {"from":302, "to":142}, {"from":142, "to":143}, {"from":302, "to":144}, {"from":144, "to":145}, {"from":302, "to":146}, {"from":146, "to":147}, {"from":302, "to":148}, {"from":148, "to":149}, {"from":302, "to":150}, {"from":150, "to":151}, {"from":302, "to":152}, {"from":152, "to":153}, {"from":302, "to":154}, {"from":154, "to":155}, {"from":302, "to":156}, {"from":156, "to":157}, {"from":302, "to":158}, {"from":158, "to":159}, {"from":302, "to":160}, {"from":160, "to":161}, {"from":304, "to":162}, {"from":304, "to":163}, {"from":304, "to":164}, {"from":304, "to":165}, {"from":304, "to":166}, {"from":304, "to":167}, {"from":304, "to":168}, {"from":304, "to":169}, {"from":304, "to":170}, {"from":304, "to":171}, {"from":304, "to":172}, {"from":304, "to":173}, {"from":304, "to":174}, {"from":304, "to":175}, {"from":304, "to":176}, {"from":304, "to":177}, {"from":304, "to":178}, {"from":304, "to":179}, {"from":304, "to":180}, {"from":304, "to":181}, {"from":304, "to":182}, {"from":304, "to":183}, {"from":304, "to":184}, {"from":304, "to":185}, {"from":304, "to":186}, {"from":304, "to":187}, {"from":304, "to":188}, {"from":304, "to":189}, {"from":304, "to":190}, {"from":304, "to":191}, {"from":304, "to":192}, {"from":304, "to":193}, {"from":304, "to":194}, {"from":304, "to":195}, {"from":304, "to":196}, {"from":304, "to":197}, {"from":304, "to":198}, {"from":304, "to":199}, {"from":304, "to":200}, {"from":304, "to":201}, {"from":304, "to":202}, {"from":304, "to":203}, {"from":304, "to":204}, {"from":304, "to":205}, {"from":304, "to":206}, {"from":304, "to":207}, {"from":304, "to":208}, {"from":304, "to":209}, {"from":304, "to":210}, {"from":304, "to":211}, {"from":304, "to":212}, {"from":304, "to":213}, {"from":304, "to":214}, {"from":304, "to":215}, {"from":304, "to":216}, {"from":304, "to":217}, {"from":304, "to":218}, {"from":304, "to":219}, {"from":304, "to":220}, {"from":304, "to":221}, {"from":304, "to":222}, {"from":304, "to":223}, {"from":304, "to":224}, {"from":304, "to":225}, {"from":304, "to":226}, {"from":304, "to":227}, {"from":304, "to":228}, {"from":304, "to":229}, {"from":304, "to":230}, {"from":304, "to":231}, {"from":304, "to":232}, {"from":304, "to":233}, {"from":304, "to":234}, {"from":304, "to":235}, {"from":304, "to":236}, {"from":304, "to":237}, {"from":304, "to":238}, {"from":304, "to":239}, {"from":304, "to":240}, {"from":304, "to":241}, {"from":304, "to":242}, {"from":304, "to":243}, {"from":304, "to":244}, {"from":304, "to":245}, {"from":304, "to":246}, {"from":304, "to":247}, {"from":304, "to":248}, {"from":304, "to":249}, {"from":304, "to":250}, {"from":304, "to":251}, {"from":304, "to":252}, {"from":304, "to":253}, {"from":304, "to":254}, {"from":304, "to":255}, {"from":304, "to":256}, {"from":304, "to":257}, {"from":304, "to":258}, {"from":304, "to":259}, {"from":304, "to":260}, {"from":304, "to":261}, {"from":304, "to":262}, {"from":304, "to":263}, {"from":304, "to":264}, {"from":304, "to":265}, {"from":304, "to":266}, {"from":304, "to":267}, {"from":304, "to":268}, {"from":304, "to":269}, {"from":304, "to":270}, {"from":304, "to":271}, {"from":304, "to":272}, {"from":304, "to":273}, {"from":304, "to":274}, {"from":304, "to":275}, {"from":304, "to":276}, {"from":304, "to":277}, {"from":304, "to":278}, {"from":304, "to":279}, {"from":304, "to":280}, {"from":304, "to":281}, {"from":304, "to":282}, {"from":304, "to":283}, {"from":304, "to":284}, {"from":304, "to":285}, {"from":304, "to":286}, {"from":304, "to":287}, {"from":304, "to":288}, {"from":304, "to":289}, {"from":306, "to":290}, {"from":290, "to":291}, {"from":290, "to":292}, {"from":290, "to":293}, {"from":290, "to":294}, {"from":290, "to":295}, {"from":290, "to":296}, {"from":290, "to":297}, {"from":290, "to":298}, {"from":291, "to":299}, {"from":292, "to":299}, {"from":293, "to":299}, {"from":294, "to":299}, {"from":295, "to":299}, {"from":296, "to":299}, {"from":297, "to":299}, {"from":298, "to":299}, {"from":952, "to":290}, {"from":952, "to":17}, {"from":299, "to":952}, {"from":952, "to":16}, {"from":1260, "to":985}, {"from":1260, "to":1242}, {"from":1260, "to":987}, {"from":1260, "to":1243}, {"from":1260, "to":989}, {"from":1260, "to":1244}, {"from":1260, "to":991}, {"from":1260, "to":1245}, {"from":1260, "to":993}, {"from":1260, "to":1246}, {"from":1260, "to":995}, {"from":1260, "to":1247}, {"from":1260, "to":997}, {"from":1260, "to":1248}, {"from":1260, "to":999}, {"from":1260, "to":1249}, {"from":1260, "to":1001}, {"from":1260, "to":1003}, {"from":1260, "to":1005}, {"from":1260, "to":1007}, {"from":1260, "to":1009}, {"from":1260, "to":1011}, {"from":1260, "to":1013}, {"from":1260, "to":1015}, {"from":1260, "to":1017}, {"from":1260, "to":1019}, {"from":1260, "to":1021}, {"from":1260, "to":1023}, {"from":1260, "to":1025}, {"from":1260, "to":1027}, {"from":1260, "to":1029}, {"from":1260, "to":1031}, {"from":1260, "to":1033}, {"from":1260, "to":1035}, {"from":1260, "to":1037}, {"from":1260, "to":1039}, {"from":1260, "to":1041}, {"from":1260, "to":1043}, {"from":1260, "to":1045}, {"from":1260, "to":1047}, {"from":1260, "to":1049}, {"from":1260, "to":1051}, {"from":1260, "to":1053}, {"from":1260, "to":1055}, {"from":1260, "to":1057}, {"from":1260, "to":1059}, {"from":1260, "to":1061}, {"from":1260, "to":1063}, {"from":1260, "to":1065}, {"from":1260, "to":1067}, {"from":1260, "to":1069}, {"from":1260, "to":1071}, {"from":1260, "to":1073}, {"from":1260, "to":1075}, {"from":1260, "to":1077}, {"from":1260, "to":1079}, {"from":1260, "to":1081}, {"from":1260, "to":1083}, {"from":1260, "to":1085}, {"from":1260, "to":1087}, {"from":1260, "to":1089}, {"from":1260, "to":1091}, {"from":1260, "to":1093}, {"from":1260, "to":1095}, {"from":1260, "to":1097}, {"from":1260, "to":1099}, {"from":1260, "to":1101}, {"from":1260, "to":1103}, {"from":1260, "to":1105}, {"from":1260, "to":1107}, {"from":1260, "to":1109}, {"from":1260, "to":1111}, {"from":986, "to":1260}, {"from":988, "to":1260}, {"from":990, "to":1260}, {"from":992, "to":1260}, {"from":994, "to":1260}, {"from":996, "to":1260}, {"from":998, "to":1260}, {"from":1000, "to":1260}, {"from":1002, "to":1260}, {"from":1004, "to":1260}, {"from":1006, "to":1260}, {"from":1008, "to":1260}, {"from":1010, "to":1260}, {"from":1012, "to":1260}, {"from":1014, "to":1260}, {"from":1016, "to":1260}, {"from":1018, "to":1260}, {"from":1020, "to":1260}, {"from":1022, "to":1260}, {"from":1024, "to":1260}, {"from":1026, "to":1260}, {"from":1028, "to":1260}, {"from":1030, "to":1260}, {"from":1032, "to":1260}, {"from":1034, "to":1260}, {"from":1036, "to":1260}, {"from":1038, "to":1260}, {"from":1040, "to":1260}, {"from":1042, "to":1260}, {"from":1044, "to":1260}, {"from":1046, "to":1260}, {"from":1048, "to":1260}, {"from":1050, "to":1260}, {"from":1052, "to":1260}, {"from":1054, "to":1260}, {"from":1056, "to":1260}, {"from":1058, "to":1260}, {"from":1060, "to":1260}, {"from":1062, "to":1260}, {"from":1064, "to":1260}, {"from":1066, "to":1260}, {"from":1068, "to":1260}, {"from":1070, "to":1260}, {"from":1072, "to":1260}, {"from":1074, "to":1260}, {"from":1076, "to":1260}, {"from":1078, "to":1260}, {"from":1080, "to":1260}, {"from":1082, "to":1260}, {"from":1084, "to":1260}, {"from":1086, "to":1260}, {"from":1088, "to":1260}, {"from":1090, "to":1260}, {"from":1092, "to":1260}, {"from":1094, "to":1260}, {"from":1096, "to":1260}, {"from":1098, "to":1260}, {"from":1100, "to":1260}, {"from":1102, "to":1260}, {"from":1104, "to":1260}, {"from":1106, "to":1260}, {"from":1108, "to":1260}, {"from":1110, "to":1260}, {"from":1112, "to":1260}, {"from":1517, "to":1113}, {"from":1517, "to":1115}, {"from":1517, "to":1117}, {"from":1517, "to":1119}, {"from":1517, "to":1121}, {"from":1517, "to":1123}, {"from":1517, "to":1125}, {"from":1517, "to":1127}, {"from":1517, "to":1129}, {"from":1517, "to":1131}, {"from":1517, "to":1133}, {"from":1517, "to":1135}, {"from":1517, "to":1137}, {"from":1517, "to":1139}, {"from":1517, "to":1141}, {"from":1517, "to":1143}, {"from":1517, "to":1145}, {"from":1517, "to":1147}, {"from":1517, "to":1149}, {"from":1517, "to":1151}, {"from":1517, "to":1153}, {"from":1517, "to":1155}, {"from":1517, "to":1157}, {"from":1517, "to":1159}, {"from":1517, "to":1161}, {"from":1517, "to":1163}, {"from":1517, "to":1165}, {"from":1517, "to":1167}, {"from":1517, "to":1169}, {"from":1517, "to":1171}, {"from":1517, "to":1173}, {"from":1517, "to":1175}, {"from":1517, "to":1177}, {"from":1517, "to":1179}, {"from":1517, "to":1181}, {"from":1517, "to":1183}, {"from":1517, "to":1185}, {"from":1517, "to":1187}, {"from":1517, "to":1189}, {"from":1517, "to":1191}, {"from":1517, "to":1193}, {"from":1517, "to":1195}, {"from":1517, "to":1197}, {"from":1517, "to":1199}, {"from":1517, "to":1201}, {"from":1517, "to":1203}, {"from":1517, "to":1205}, {"from":1517, "to":1207}, {"from":1517, "to":1209}, {"from":1517, "to":1211}, {"from":1517, "to":1213}, {"from":1517, "to":1215}, {"from":1517, "to":1217}, {"from":1517, "to":1219}, {"from":1517, "to":1221}, {"from":1517, "to":1223}, {"from":1517, "to":1225}, {"from":1517, "to":1227}, {"from":1517, "to":1229}, {"from":1517, "to":1231}, {"from":1517, "to":1233}, {"from":1517, "to":1235}, {"from":1517, "to":1237}, {"from":1517, "to":1239}, {"from":969, "to":1517}, {"from":971, "to":1517}, {"from":973, "to":1517}, {"from":975, "to":1517}, {"from":977, "to":1517}, {"from":979, "to":1517}, {"from":981, "to":1517}, {"from":983, "to":1517}, {"from":1710, "to":1114}, {"from":1710, "to":1116}, {"from":1710, "to":1118}, {"from":1710, "to":1120}, {"from":1710, "to":1122}, {"from":1710, "to":1124}, {"from":1710, "to":1126}, {"from":1710, "to":1128}, {"from":1710, "to":1130}, {"from":1710, "to":1132}, {"from":1710, "to":1134}, {"from":1710, "to":1136}, {"from":1710, "to":1138}, {"from":1710, "to":1140}, {"from":1710, "to":1142}, {"from":1710, "to":1144}, {"from":1710, "to":1146}, {"from":1710, "to":1148}, {"from":1710, "to":1150}, {"from":1710, "to":1152}, {"from":1710, "to":1154}, {"from":1710, "to":1156}, {"from":1710, "to":1158}, {"from":1710, "to":1160}, {"from":1710, "to":1162}, {"from":1710, "to":1164}, {"from":1710, "to":1166}, {"from":1710, "to":1168}, {"from":1710, "to":1170}, {"from":1710, "to":1172}, {"from":1710, "to":1174}, {"from":1710, "to":1176}, {"from":1710, "to":1178}, {"from":1710, "to":1180}, {"from":1710, "to":1182}, {"from":1710, "to":1184}, {"from":1710, "to":1186}, {"from":1710, "to":1188}, {"from":1710, "to":1190}, {"from":1710, "to":1192}, {"from":1710, "to":1194}, {"from":1710, "to":1196}, {"from":1710, "to":1198}, {"from":1710, "to":1200}, {"from":1710, "to":1202}, {"from":1710, "to":1204}, {"from":1710, "to":1206}, {"from":1710, "to":1208}, {"from":1710, "to":1210}, {"from":1710, "to":1212}, {"from":1710, "to":1214}, {"from":1710, "to":1216}, {"from":1710, "to":1218}, {"from":1710, "to":1220}, {"from":1710, "to":1222}, {"from":1710, "to":1224}, {"from":1710, "to":1226}, {"from":1710, "to":1228}, {"from":1710, "to":1230}, {"from":1710, "to":1232}, {"from":1710, "to":1234}, {"from":1710, "to":1236}, {"from":1710, "to":1238}, {"from":1710, "to":1240}, {"from":970, "to":1710}, {"from":972, "to":1710}, {"from":974, "to":1710}, {"from":976, "to":1710}, {"from":978, "to":1710}, {"from":980, "to":1710}, {"from":982, "to":1710}, {"from":984, "to":1710}, {"from":966, "to":955}, {"from":954, "to":955}, {"from":966, "to":956}, {"from":964, "to":957}, {"from":964, "to":958}, {"from":955, "to":958}, {"from":1252, "to":1251}, {"from":958, "to":1251}, {"from":967, "to":1252}, {"from":968, "to":1252}, {"from":969, "to":1252}, {"from":970, "to":1252}, {"from":971, "to":1252}, {"from":972, "to":1252}, {"from":973, "to":1252}, {"from":974, "to":1252}, {"from":975, "to":1252}, {"from":976, "to":1252}, {"from":977, "to":1252}, {"from":978, "to":1252}, {"from":979, "to":1252}, {"from":980, "to":1252}, {"from":981, "to":1252}, {"from":982, "to":1252}, {"from":983, "to":1252}, {"from":984, "to":1252}, {"from":1252, "to":960}, {"from":1254, "to":961}, {"from":960, "to":961}, {"from":1256, "to":1253}, {"from":986, "to":1254}, {"from":988, "to":1254}, {"from":990, "to":1254}, {"from":992, "to":1254}, {"from":994, "to":1254}, {"from":996, "to":1254}, {"from":998, "to":1254}, {"from":1000, "to":1254}, {"from":1002, "to":1254}, {"from":1004, "to":1254}, {"from":1006, "to":1254}, {"from":1008, "to":1254}, {"from":1010, "to":1254}, {"from":1012, "to":1254}, {"from":1014, "to":1254}, {"from":1016, "to":1254}, {"from":1018, "to":1254}, {"from":1020, "to":1254}, {"from":1022, "to":1254}, {"from":1024, "to":1254}, {"from":1026, "to":1254}, {"from":1028, "to":1254}, {"from":1030, "to":1254}, {"from":1032, "to":1254}, {"from":1034, "to":1254}, {"from":1036, "to":1254}, {"from":1038, "to":1254}, {"from":1040, "to":1254}, {"from":1042, "to":1254}, {"from":1044, "to":1254}, {"from":1046, "to":1254}, {"from":1048, "to":1254}, {"from":1050, "to":1254}, {"from":1052, "to":1254}, {"from":1054, "to":1254}, {"from":1056, "to":1254}, {"from":1058, "to":1254}, {"from":1060, "to":1254}, {"from":1062, "to":1254}, {"from":1064, "to":1254}, {"from":1066, "to":1254}, {"from":1068, "to":1254}, {"from":1070, "to":1254}, {"from":1072, "to":1254}, {"from":1074, "to":1254}, {"from":1076, "to":1254}, {"from":1078, "to":1254}, {"from":1080, "to":1254}, {"from":1082, "to":1254}, {"from":1084, "to":1254}, {"from":1086, "to":1254}, {"from":1088, "to":1254}, {"from":1090, "to":1254}, {"from":1092, "to":1254}, {"from":1094, "to":1254}, {"from":1096, "to":1254}, {"from":1098, "to":1254}, {"from":1100, "to":1254}, {"from":1102, "to":1254}, {"from":1104, "to":1254}, {"from":1106, "to":1254}, {"from":1108, "to":1254}, {"from":1110, "to":1254}, {"from":1112, "to":1254}, {"from":1256, "to":1255}, {"from":961, "to":1255}, {"from":1113, "to":1256}, {"from":1114, "to":1256}, {"from":1115, "to":1256}, {"from":1116, "to":1256}, {"from":1117, "to":1256}, {"from":1118, "to":1256}, {"from":1119, "to":1256}, {"from":1120, "to":1256}, {"from":1121, "to":1256}, {"from":1122, "to":1256}, {"from":1123, "to":1256}, {"from":1124, "to":1256}, {"from":1125, "to":1256}, {"from":1126, "to":1256}, {"from":1127, "to":1256}, {"from":1128, "to":1256}, {"from":1129, "to":1256}, {"from":1130, "to":1256}, {"from":1131, "to":1256}, {"from":1132, "to":1256}, {"from":1133, "to":1256}, {"from":1134, "to":1256}, {"from":1135, "to":1256}, {"from":1136, "to":1256}, {"from":1137, "to":1256}, {"from":1138, "to":1256}, {"from":1139, "to":1256}, {"from":1140, "to":1256}, {"from":1141, "to":1256}, {"from":1142, "to":1256}, {"from":1143, "to":1256}, {"from":1144, "to":1256}, {"from":1145, "to":1256}, {"from":1146, "to":1256}, {"from":1147, "to":1256}, {"from":1148, "to":1256}, {"from":1149, "to":1256}, {"from":1150, "to":1256}, {"from":1151, "to":1256}, {"from":1152, "to":1256}, {"from":1153, "to":1256}, {"from":1154, "to":1256}, {"from":1155, "to":1256}, {"from":1156, "to":1256}, {"from":1157, "to":1256}, {"from":1158, "to":1256}, {"from":1159, "to":1256}, {"from":1160, "to":1256}, {"from":1161, "to":1256}, {"from":1162, "to":1256}, {"from":1163, "to":1256}, {"from":1164, "to":1256}, {"from":1165, "to":1256}, {"from":1166, "to":1256}, {"from":1167, "to":1256}, {"from":1168, "to":1256}, {"from":1169, "to":1256}, {"from":1170, "to":1256}, {"from":1171, "to":1256}, {"from":1172, "to":1256}, {"from":1173, "to":1256}, {"from":1174, "to":1256}, {"from":1175, "to":1256}, {"from":1176, "to":1256}, {"from":1177, "to":1256}, {"from":1178, "to":1256}, {"from":1179, "to":1256}, {"from":1180, "to":1256}, {"from":1181, "to":1256}, {"from":1182, "to":1256}, {"from":1183, "to":1256}, {"from":1184, "to":1256}, {"from":1185, "to":1256}, {"from":1186, "to":1256}, {"from":1187, "to":1256}, {"from":1188, "to":1256}, {"from":1189, "to":1256}, {"from":1190, "to":1256}, {"from":1191, "to":1256}, {"from":1192, "to":1256}, {"from":1193, "to":1256}, {"from":1194, "to":1256}, {"from":1195, "to":1256}, {"from":1196, "to":1256}, {"from":1197, "to":1256}, {"from":1198, "to":1256}, {"from":1199, "to":1256}, {"from":1200, "to":1256}, {"from":1201, "to":1256}, {"from":1202, "to":1256}, {"from":1203, "to":1256}, {"from":1204, "to":1256}, {"from":1205, "to":1256}, {"from":1206, "to":1256}, {"from":1207, "to":1256}, {"from":1208, "to":1256}, {"from":1209, "to":1256}, {"from":1210, "to":1256}, {"from":1211, "to":1256}, {"from":1212, "to":1256}, {"from":1213, "to":1256}, {"from":1214, "to":1256}, {"from":1215, "to":1256}, {"from":1216, "to":1256}, {"from":1217, "to":1256}, {"from":1218, "to":1256}, {"from":1219, "to":1256}, {"from":1220, "to":1256}, {"from":1221, "to":1256}, {"from":1222, "to":1256}, {"from":1223, "to":1256}, {"from":1224, "to":1256}, {"from":1225, "to":1256}, {"from":1226, "to":1256}, {"from":1227, "to":1256}, {"from":1228, "to":1256}, {"from":1229, "to":1256}, {"from":1230, "to":1256}, {"from":1231, "to":1256}, {"from":1232, "to":1256}, {"from":1233, "to":1256}, {"from":1234, "to":1256}, {"from":1235, "to":1256}, {"from":1236, "to":1256}, {"from":1237, "to":1256}, {"from":1238, "to":1256}, {"from":1239, "to":1256}, {"from":1240, "to":1256}, {"from":1254, "to":964}, {"from":1258, "to":1257}, {"from":957, "to":1257}, {"from":1241, "to":1258}, {"from":1242, "to":1258}, {"from":1243, "to":1258}, {"from":1244, "to":1258}, {"from":1245, "to":1258}, {"from":1246, "to":1258}, {"from":1247, "to":1258}, {"from":1248, "to":1258}, {"from":1249, "to":1258}, {"from":1250, "to":1258}, {"from":1258, "to":966}, {"from":1251, "to":967}, {"from":1251, "to":968}, {"from":967, "to":969}, {"from":968, "to":969}, {"from":967, "to":970}, {"from":968, "to":970}, {"from":967, "to":971}, {"from":968, "to":971}, {"from":967, "to":972}, {"from":968, "to":972}, {"from":967, "to":973}, {"from":968, "to":973}, {"from":967, "to":974}, {"from":968, "to":974}, {"from":967, "to":975}, {"from":968, "to":975}, {"from":967, "to":976}, {"from":968, "to":976}, {"from":967, "to":977}, {"from":968, "to":977}, {"from":967, "to":978}, {"from":968, "to":978}, {"from":967, "to":979}, {"from":968, "to":979}, {"from":967, "to":980}, {"from":968, "to":980}, {"from":967, "to":981}, {"from":968, "to":981}, {"from":967, "to":982}, {"from":968, "to":982}, {"from":967, "to":983}, {"from":968, "to":983}, {"from":967, "to":984}, {"from":968, "to":984}, {"from":1253, "to":985}, {"from":985, "to":986}, {"from":1253, "to":987}, {"from":987, "to":988}, {"from":1253, "to":989}, {"from":989, "to":990}, {"from":1253, "to":991}, {"from":991, "to":992}, {"from":1253, "to":993}, {"from":993, "to":994}, {"from":1253, "to":995}, {"from":995, "to":996}, {"from":1253, "to":997}, {"from":997, "to":998}, {"from":1253, "to":999}, {"from":999, "to":1000}, {"from":1253, "to":1001}, {"from":1001, "to":1002}, {"from":1253, "to":1003}, {"from":1003, "to":1004}, {"from":1253, "to":1005}, {"from":1005, "to":1006}, {"from":1253, "to":1007}, {"from":1007, "to":1008}, {"from":1253, "to":1009}, {"from":1009, "to":1010}, {"from":1253, "to":1011}, {"from":1011, "to":1012}, {"from":1253, "to":1013}, {"from":1013, "to":1014}, {"from":1253, "to":1015}, {"from":1015, "to":1016}, {"from":1253, "to":1017}, {"from":1017, "to":1018}, {"from":1253, "to":1019}, {"from":1019, "to":1020}, {"from":1253, "to":1021}, {"from":1021, "to":1022}, {"from":1253, "to":1023}, {"from":1023, "to":1024}, {"from":1253, "to":1025}, {"from":1025, "to":1026}, {"from":1253, "to":1027}, {"from":1027, "to":1028}, {"from":1253, "to":1029}, {"from":1029, "to":1030}, {"from":1253, "to":1031}, {"from":1031, "to":1032}, {"from":1253, "to":1033}, {"from":1033, "to":1034}, {"from":1253, "to":1035}, {"from":1035, "to":1036}, {"from":1253, "to":1037}, {"from":1037, "to":1038}, {"from":1253, "to":1039}, {"from":1039, "to":1040}, {"from":1253, "to":1041}, {"from":1041, "to":1042}, {"from":1253, "to":1043}, {"from":1043, "to":1044}, {"from":1253, "to":1045}, {"from":1045, "to":1046}, {"from":1253, "to":1047}, {"from":1047, "to":1048}, {"from":1253, "to":1049}, {"from":1049, "to":1050}, {"from":1253, "to":1051}, {"from":1051, "to":1052}, {"from":1253, "to":1053}, {"from":1053, "to":1054}, {"from":1253, "to":1055}, {"from":1055, "to":1056}, {"from":1253, "to":1057}, {"from":1057, "to":1058}, {"from":1253, "to":1059}, {"from":1059, "to":1060}, {"from":1253, "to":1061}, {"from":1061, "to":1062}, {"from":1253, "to":1063}, {"from":1063, "to":1064}, {"from":1253, "to":1065}, {"from":1065, "to":1066}, {"from":1253, "to":1067}, {"from":1067, "to":1068}, {"from":1253, "to":1069}, {"from":1069, "to":1070}, {"from":1253, "to":1071}, {"from":1071, "to":1072}, {"from":1253, "to":1073}, {"from":1073, "to":1074}, {"from":1253, "to":1075}, {"from":1075, "to":1076}, {"from":1253, "to":1077}, {"from":1077, "to":1078}, {"from":1253, "to":1079}, {"from":1079, "to":1080}, {"from":1253, "to":1081}, {"from":1081, "to":1082}, {"from":1253, "to":1083}, {"from":1083, "to":1084}, {"from":1253, "to":1085}, {"from":1085, "to":1086}, {"from":1253, "to":1087}, {"from":1087, "to":1088}, {"from":1253, "to":1089}, {"from":1089, "to":1090}, {"from":1253, "to":1091}, {"from":1091, "to":1092}, {"from":1253, "to":1093}, {"from":1093, "to":1094}, {"from":1253, "to":1095}, {"from":1095, "to":1096}, {"from":1253, "to":1097}, {"from":1097, "to":1098}, {"from":1253, "to":1099}, {"from":1099, "to":1100}, {"from":1253, "to":1101}, {"from":1101, "to":1102}, {"from":1253, "to":1103}, {"from":1103, "to":1104}, {"from":1253, "to":1105}, {"from":1105, "to":1106}, {"from":1253, "to":1107}, {"from":1107, "to":1108}, {"from":1253, "to":1109}, {"from":1109, "to":1110}, {"from":1253, "to":1111}, {"from":1111, "to":1112}, {"from":1255, "to":1113}, {"from":1255, "to":1114}, {"from":1255, "to":1115}, {"from":1255, "to":1116}, {"from":1255, "to":1117}, {"from":1255, "to":1118}, {"from":1255, "to":1119}, {"from":1255, "to":1120}, {"from":1255, "to":1121}, {"from":1255, "to":1122}, {"from":1255, "to":1123}, {"from":1255, "to":1124}, {"from":1255, "to":1125}, {"from":1255, "to":1126}, {"from":1255, "to":1127}, {"from":1255, "to":1128}, {"from":1255, "to":1129}, {"from":1255, "to":1130}, {"from":1255, "to":1131}, {"from":1255, "to":1132}, {"from":1255, "to":1133}, {"from":1255, "to":1134}, {"from":1255, "to":1135}, {"from":1255, "to":1136}, {"from":1255, "to":1137}, {"from":1255, "to":1138}, {"from":1255, "to":1139}, {"from":1255, "to":1140}, {"from":1255, "to":1141}, {"from":1255, "to":1142}, {"from":1255, "to":1143}, {"from":1255, "to":1144}, {"from":1255, "to":1145}, {"from":1255, "to":1146}, {"from":1255, "to":1147}, {"from":1255, "to":1148}, {"from":1255, "to":1149}, {"from":1255, "to":1150}, {"from":1255, "to":1151}, {"from":1255, "to":1152}, {"from":1255, "to":1153}, {"from":1255, "to":1154}, {"from":1255, "to":1155}, {"from":1255, "to":1156}, {"from":1255, "to":1157}, {"from":1255, "to":1158}, {"from":1255, "to":1159}, {"from":1255, "to":1160}, {"from":1255, "to":1161}, {"from":1255, "to":1162}, {"from":1255, "to":1163}, {"from":1255, "to":1164}, {"from":1255, "to":1165}, {"from":1255, "to":1166}, {"from":1255, "to":1167}, {"from":1255, "to":1168}, {"from":1255, "to":1169}, {"from":1255, "to":1170}, {"from":1255, "to":1171}, {"from":1255, "to":1172}, {"from":1255, "to":1173}, {"from":1255, "to":1174}, {"from":1255, "to":1175}, {"from":1255, "to":1176}, {"from":1255, "to":1177}, {"from":1255, "to":1178}, {"from":1255, "to":1179}, {"from":1255, "to":1180}, {"from":1255, "to":1181}, {"from":1255, "to":1182}, {"from":1255, "to":1183}, {"from":1255, "to":1184}, {"from":1255, "to":1185}, {"from":1255, "to":1186}, {"from":1255, "to":1187}, {"from":1255, "to":1188}, {"from":1255, "to":1189}, {"from":1255, "to":1190}, {"from":1255, "to":1191}, {"from":1255, "to":1192}, {"from":1255, "to":1193}, {"from":1255, "to":1194}, {"from":1255, "to":1195}, {"from":1255, "to":1196}, {"from":1255, "to":1197}, {"from":1255, "to":1198}, {"from":1255, "to":1199}, {"from":1255, "to":1200}, {"from":1255, "to":1201}, {"from":1255, "to":1202}, {"from":1255, "to":1203}, {"from":1255, "to":1204}, {"from":1255, "to":1205}, {"from":1255, "to":1206}, {"from":1255, "to":1207}, {"from":1255, "to":1208}, {"from":1255, "to":1209}, {"from":1255, "to":1210}, {"from":1255, "to":1211}, {"from":1255, "to":1212}, {"from":1255, "to":1213}, {"from":1255, "to":1214}, {"from":1255, "to":1215}, {"from":1255, "to":1216}, {"from":1255, "to":1217}, {"from":1255, "to":1218}, {"from":1255, "to":1219}, {"from":1255, "to":1220}, {"from":1255, "to":1221}, {"from":1255, "to":1222}, {"from":1255, "to":1223}, {"from":1255, "to":1224}, {"from":1255, "to":1225}, {"from":1255, "to":1226}, {"from":1255, "to":1227}, {"from":1255, "to":1228}, {"from":1255, "to":1229}, {"from":1255, "to":1230}, {"from":1255, "to":1231}, {"from":1255, "to":1232}, {"from":1255, "to":1233}, {"from":1255, "to":1234}, {"from":1255, "to":1235}, {"from":1255, "to":1236}, {"from":1255, "to":1237}, {"from":1255, "to":1238}, {"from":1255, "to":1239}, {"from":1255, "to":1240}, {"from":1257, "to":1241}, {"from":1241, "to":1242}, {"from":1241, "to":1243}, {"from":1241, "to":1244}, {"from":1241, "to":1245}, {"from":1241, "to":1246}, {"from":1241, "to":1247}, {"from":1241, "to":1248}, {"from":1241, "to":1249}, {"from":1242, "to":1250}, {"from":1243, "to":1250}, {"from":1244, "to":1250}, {"from":1245, "to":1250}, {"from":1246, "to":1250}, {"from":1247, "to":1250}, {"from":1248, "to":1250}, {"from":1249, "to":1250}, {"from":952, "to":1241}, {"from":952, "to":967}, {"from":1250, "to":952}, {"from":952, "to":968}, {"from":2210, "to":1935}, {"from":2210, "to":2192}, {"from":2210, "to":1937}, {"from":2210, "to":2193}, {"from":2210, "to":1939}, {"from":2210, "to":2194}, {"from":2210, "to":1941}, {"from":2210, "to":2195}, {"from":2210, "to":1943}, {"from":2210, "to":2196}, {"from":2210, "to":1945}, {"from":2210, "to":2197}, {"from":2210, "to":1947}, {"from":2210, "to":2198}, {"from":2210, "to":1949}, {"from":2210, "to":2199}, {"from":2210, "to":1951}, {"from":2210, "to":1953}, {"from":2210, "to":1955}, {"from":2210, "to":1957}, {"from":2210, "to":1959}, {"from":2210, "to":1961}, {"from":2210, "to":1963}, {"from":2210, "to":1965}, {"from":2210, "to":1967}, {"from":2210, "to":1969}, {"from":2210, "to":1971}, {"from":2210, "to":1973}, {"from":2210, "to":1975}, {"from":2210, "to":1977}, {"from":2210, "to":1979}, {"from":2210, "to":1981}, {"from":2210, "to":1983}, {"from":2210, "to":1985}, {"from":2210, "to":1987}, {"from":2210, "to":1989}, {"from":2210, "to":1991}, {"from":2210, "to":1993}, {"from":2210, "to":1995}, {"from":2210, "to":1997}, {"from":2210, "to":1999}, {"from":2210, "to":2001}, {"from":2210, "to":2003}, {"from":2210, "to":2005}, {"from":2210, "to":2007}, {"from":2210, "to":2009}, {"from":2210, "to":2011}, {"from":2210, "to":2013}, {"from":2210, "to":2015}, {"from":2210, "to":2017}, {"from":2210, "to":2019}, {"from":2210, "to":2021}, {"from":2210, "to":2023}, {"from":2210, "to":2025}, {"from":2210, "to":2027}, {"from":2210, "to":2029}, {"from":2210, "to":2031}, {"from":2210, "to":2033}, {"from":2210, "to":2035}, {"from":2210, "to":2037}, {"from":2210, "to":2039}, {"from":2210, "to":2041}, {"from":2210, "to":2043}, {"from":2210, "to":2045}, {"from":2210, "to":2047}, {"from":2210, "to":2049}, {"from":2210, "to":2051}, {"from":2210, "to":2053}, {"from":2210, "to":2055}, {"from":2210, "to":2057}, {"from":2210, "to":2059}, {"from":2210, "to":2061}, {"from":1936, "to":2210}, {"from":1938, "to":2210}, {"from":1940, "to":2210}, {"from":1942, "to":2210}, {"from":1944, "to":2210}, {"from":1946, "to":2210}, {"from":1948, "to":2210}, {"from":1950, "to":2210}, {"from":1952, "to":2210}, {"from":1954, "to":2210}, {"from":1956, "to":2210}, {"from":1958, "to":2210}, {"from":1960, "to":2210}, {"from":1962, "to":2210}, {"from":1964, "to":2210}, {"from":1966, "to":2210}, {"from":1968, "to":2210}, {"from":1970, "to":2210}, {"from":1972, "to":2210}, {"from":1974, "to":2210}, {"from":1976, "to":2210}, {"from":1978, "to":2210}, {"from":1980, "to":2210}, {"from":1982, "to":2210}, {"from":1984, "to":2210}, {"from":1986, "to":2210}, {"from":1988, "to":2210}, {"from":1990, "to":2210}, {"from":1992, "to":2210}, {"from":1994, "to":2210}, {"from":1996, "to":2210}, {"from":1998, "to":2210}, {"from":2000, "to":2210}, {"from":2002, "to":2210}, {"from":2004, "to":2210}, {"from":2006, "to":2210}, {"from":2008, "to":2210}, {"from":2010, "to":2210}, {"from":2012, "to":2210}, {"from":2014, "to":2210}, {"from":2016, "to":2210}, {"from":2018, "to":2210}, {"from":2020, "to":2210}, {"from":2022, "to":2210}, {"from":2024, "to":2210}, {"from":2026, "to":2210}, {"from":2028, "to":2210}, {"from":2030, "to":2210}, {"from":2032, "to":2210}, {"from":2034, "to":2210}, {"from":2036, "to":2210}, {"from":2038, "to":2210}, {"from":2040, "to":2210}, {"from":2042, "to":2210}, {"from":2044, "to":2210}, {"from":2046, "to":2210}, {"from":2048, "to":2210}, {"from":2050, "to":2210}, {"from":2052, "to":2210}, {"from":2054, "to":2210}, {"from":2056, "to":2210}, {"from":2058, "to":2210}, {"from":2060, "to":2210}, {"from":2062, "to":2210}, {"from":2467, "to":2063}, {"from":2467, "to":2065}, {"from":2467, "to":2067}, {"from":2467, "to":2069}, {"from":2467, "to":2071}, {"from":2467, "to":2073}, {"from":2467, "to":2075}, {"from":2467, "to":2077}, {"from":2467, "to":2079}, {"from":2467, "to":2081}, {"from":2467, "to":2083}, {"from":2467, "to":2085}, {"from":2467, "to":2087}, {"from":2467, "to":2089}, {"from":2467, "to":2091}, {"from":2467, "to":2093}, {"from":2467, "to":2095}, {"from":2467, "to":2097}, {"from":2467, "to":2099}, {"from":2467, "to":2101}, {"from":2467, "to":2103}, {"from":2467, "to":2105}, {"from":2467, "to":2107}, {"from":2467, "to":2109}, {"from":2467, "to":2111}, {"from":2467, "to":2113}, {"from":2467, "to":2115}, {"from":2467, "to":2117}, {"from":2467, "to":2119}, {"from":2467, "to":2121}, {"from":2467, "to":2123}, {"from":2467, "to":2125}, {"from":2467, "to":2127}, {"from":2467, "to":2129}, {"from":2467, "to":2131}, {"from":2467, "to":2133}, {"from":2467, "to":2135}, {"from":2467, "to":2137}, {"from":2467, "to":2139}, {"from":2467, "to":2141}, {"from":2467, "to":2143}, {"from":2467, "to":2145}, {"from":2467, "to":2147}, {"from":2467, "to":2149}, {"from":2467, "to":2151}, {"from":2467, "to":2153}, {"from":2467, "to":2155}, {"from":2467, "to":2157}, {"from":2467, "to":2159}, {"from":2467, "to":2161}, {"from":2467, "to":2163}, {"from":2467, "to":2165}, {"from":2467, "to":2167}, {"from":2467, "to":2169}, {"from":2467, "to":2171}, {"from":2467, "to":2173}, {"from":2467, "to":2175}, {"from":2467, "to":2177}, {"from":2467, "to":2179}, {"from":2467, "to":2181}, {"from":2467, "to":2183}, {"from":2467, "to":2185}, {"from":2467, "to":2187}, {"from":2467, "to":2189}, {"from":1919, "to":2467}, {"from":1921, "to":2467}, {"from":1923, "to":2467}, {"from":1925, "to":2467}, {"from":1927, "to":2467}, {"from":1929, "to":2467}, {"from":1931, "to":2467}, {"from":1933, "to":2467}, {"from":2660, "to":2064}, {"from":2660, "to":2066}, {"from":2660, "to":2068}, {"from":2660, "to":2070}, {"from":2660, "to":2072}, {"from":2660, "to":2074}, {"from":2660, "to":2076}, {"from":2660, "to":2078}, {"from":2660, "to":2080}, {"from":2660, "to":2082}, {"from":2660, "to":2084}, {"from":2660, "to":2086}, {"from":2660, "to":2088}, {"from":2660, "to":2090}, {"from":2660, "to":2092}, {"from":2660, "to":2094}, {"from":2660, "to":2096}, {"from":2660, "to":2098}, {"from":2660, "to":2100}, {"from":2660, "to":2102}, {"from":2660, "to":2104}, {"from":2660, "to":2106}, {"from":2660, "to":2108}, {"from":2660, "to":2110}, {"from":2660, "to":2112}, {"from":2660, "to":2114}, {"from":2660, "to":2116}, {"from":2660, "to":2118}, {"from":2660, "to":2120}, {"from":2660, "to":2122}, {"from":2660, "to":2124}, {"from":2660, "to":2126}, {"from":2660, "to":2128}, {"from":2660, "to":2130}, {"from":2660, "to":2132}, {"from":2660, "to":2134}, {"from":2660, "to":2136}, {"from":2660, "to":2138}, {"from":2660, "to":2140}, {"from":2660, "to":2142}, {"from":2660, "to":2144}, {"from":2660, "to":2146}, {"from":2660, "to":2148}, {"from":2660, "to":2150}, {"from":2660, "to":2152}, {"from":2660, "to":2154}, {"from":2660, "to":2156}, {"from":2660, "to":2158}, {"from":2660, "to":2160}, {"from":2660, "to":2162}, {"from":2660, "to":2164}, {"from":2660, "to":2166}, {"from":2660, "to":2168}, {"from":2660, "to":2170}, {"from":2660, "to":2172}, {"from":2660, "to":2174}, {"from":2660, "to":2176}, {"from":2660, "to":2178}, {"from":2660, "to":2180}, {"from":2660, "to":2182}, {"from":2660, "to":2184}, {"from":2660, "to":2186}, {"from":2660, "to":2188}, {"from":2660, "to":2190}, {"from":1920, "to":2660}, {"from":1922, "to":2660}, {"from":1924, "to":2660}, {"from":1926, "to":2660}, {"from":1928, "to":2660}, {"from":1930, "to":2660}, {"from":1932, "to":2660}, {"from":1934, "to":2660}, {"from":1916, "to":1905}, {"from":1904, "to":1905}, {"from":1916, "to":1906}, {"from":1914, "to":1907}, {"from":1914, "to":1908}, {"from":1905, "to":1908}, {"from":2202, "to":2201}, {"from":1908, "to":2201}, {"from":1917, "to":2202}, {"from":1918, "to":2202}, {"from":1919, "to":2202}, {"from":1920, "to":2202}, {"from":1921, "to":2202}, {"from":1922, "to":2202}, {"from":1923, "to":2202}, {"from":1924, "to":2202}, {"from":1925, "to":2202}, {"from":1926, "to":2202}, {"from":1927, "to":2202}, {"from":1928, "to":2202}, {"from":1929, "to":2202}, {"from":1930, "to":2202}, {"from":1931, "to":2202}, {"from":1932, "to":2202}, {"from":1933, "to":2202}, {"from":1934, "to":2202}, {"from":2202, "to":1910}, {"from":2204, "to":1911}, {"from":1910, "to":1911}, {"from":2206, "to":2203}, {"from":1936, "to":2204}, {"from":1938, "to":2204}, {"from":1940, "to":2204}, {"from":1942, "to":2204}, {"from":1944, "to":2204}, {"from":1946, "to":2204}, {"from":1948, "to":2204}, {"from":1950, "to":2204}, {"from":1952, "to":2204}, {"from":1954, "to":2204}, {"from":1956, "to":2204}, {"from":1958, "to":2204}, {"from":1960, "to":2204}, {"from":1962, "to":2204}, {"from":1964, "to":2204}, {"from":1966, "to":2204}, {"from":1968, "to":2204}, {"from":1970, "to":2204}, {"from":1972, "to":2204}, {"from":1974, "to":2204}, {"from":1976, "to":2204}, {"from":1978, "to":2204}, {"from":1980, "to":2204}, {"from":1982, "to":2204}, {"from":1984, "to":2204}, {"from":1986, "to":2204}, {"from":1988, "to":2204}, {"from":1990, "to":2204}, {"from":1992, "to":2204}, {"from":1994, "to":2204}, {"from":1996, "to":2204}, {"from":1998, "to":2204}, {"from":2000, "to":2204}, {"from":2002, "to":2204}, {"from":2004, "to":2204}, {"from":2006, "to":2204}, {"from":2008, "to":2204}, {"from":2010, "to":2204}, {"from":2012, "to":2204}, {"from":2014, "to":2204}, {"from":2016, "to":2204}, {"from":2018, "to":2204}, {"from":2020, "to":2204}, {"from":2022, "to":2204}, {"from":2024, "to":2204}, {"from":2026, "to":2204}, {"from":2028, "to":2204}, {"from":2030, "to":2204}, {"from":2032, "to":2204}, {"from":2034, "to":2204}, {"from":2036, "to":2204}, {"from":2038, "to":2204}, {"from":2040, "to":2204}, {"from":2042, "to":2204}, {"from":2044, "to":2204}, {"from":2046, "to":2204}, {"from":2048, "to":2204}, {"from":2050, "to":2204}, {"from":2052, "to":2204}, {"from":2054, "to":2204}, {"from":2056, "to":2204}, {"from":2058, "to":2204}, {"from":2060, "to":2204}, {"from":2062, "to":2204}, {"from":2206, "to":2205}, {"from":1911, "to":2205}, {"from":2063, "to":2206}, {"from":2064, "to":2206}, {"from":2065, "to":2206}, {"from":2066, "to":2206}, {"from":2067, "to":2206}, {"from":2068, "to":2206}, {"from":2069, "to":2206}, {"from":2070, "to":2206}, {"from":2071, "to":2206}, {"from":2072, "to":2206}, {"from":2073, "to":2206}, {"from":2074, "to":2206}, {"from":2075, "to":2206}, {"from":2076, "to":2206}, {"from":2077, "to":2206}, {"from":2078, "to":2206}, {"from":2079, "to":2206}, {"from":2080, "to":2206}, {"from":2081, "to":2206}, {"from":2082, "to":2206}, {"from":2083, "to":2206}, {"from":2084, "to":2206}, {"from":2085, "to":2206}, {"from":2086, "to":2206}, {"from":2087, "to":2206}, {"from":2088, "to":2206}, {"from":2089, "to":2206}, {"from":2090, "to":2206}, {"from":2091, "to":2206}, {"from":2092, "to":2206}, {"from":2093, "to":2206}, {"from":2094, "to":2206}, {"from":2095, "to":2206}, {"from":2096, "to":2206}, {"from":2097, "to":2206}, {"from":2098, "to":2206}, {"from":2099, "to":2206}, {"from":2100, "to":2206}, {"from":2101, "to":2206}, {"from":2102, "to":2206}, {"from":2103, "to":2206}, {"from":2104, "to":2206}, {"from":2105, "to":2206}, {"from":2106, "to":2206}, {"from":2107, "to":2206}, {"from":2108, "to":2206}, {"from":2109, "to":2206}, {"from":2110, "to":2206}, {"from":2111, "to":2206}, {"from":2112, "to":2206}, {"from":2113, "to":2206}, {"from":2114, "to":2206}, {"from":2115, "to":2206}, {"from":2116, "to":2206}, {"from":2117, "to":2206}, {"from":2118, "to":2206}, {"from":2119, "to":2206}, {"from":2120, "to":2206}, {"from":2121, "to":2206}, {"from":2122, "to":2206}, {"from":2123, "to":2206}, {"from":2124, "to":2206}, {"from":2125, "to":2206}, {"from":2126, "to":2206}, {"from":2127, "to":2206}, {"from":2128, "to":2206}, {"from":2129, "to":2206}, {"from":2130, "to":2206}, {"from":2131, "to":2206}, {"from":2132, "to":2206}, {"from":2133, "to":2206}, {"from":2134, "to":2206}, {"from":2135, "to":2206}, {"from":2136, "to":2206}, {"from":2137, "to":2206}, {"from":2138, "to":2206}, {"from":2139, "to":2206}, {"from":2140, "to":2206}, {"from":2141, "to":2206}, {"from":2142, "to":2206}, {"from":2143, "to":2206}, {"from":2144, "to":2206}, {"from":2145, "to":2206}, {"from":2146, "to":2206}, {"from":2147, "to":2206}, {"from":2148, "to":2206}, {"from":2149, "to":2206}, {"from":2150, "to":2206}, {"from":2151, "to":2206}, {"from":2152, "to":2206}, {"from":2153, "to":2206}, {"from":2154, "to":2206}, {"from":2155, "to":2206}, {"from":2156, "to":2206}, {"from":2157, "to":2206}, {"from":2158, "to":2206}, {"from":2159, "to":2206}, {"from":2160, "to":2206}, {"from":2161, "to":2206}, {"from":2162, "to":2206}, {"from":2163, "to":2206}, {"from":2164, "to":2206}, {"from":2165, "to":2206}, {"from":2166, "to":2206}, {"from":2167, "to":2206}, {"from":2168, "to":2206}, {"from":2169, "to":2206}, {"from":2170, "to":2206}, {"from":2171, "to":2206}, {"from":2172, "to":2206}, {"from":2173, "to":2206}, {"from":2174, "to":2206}, {"from":2175, "to":2206}, {"from":2176, "to":2206}, {"from":2177, "to":2206}, {"from":2178, "to":2206}, {"from":2179, "to":2206}, {"from":2180, "to":2206}, {"from":2181, "to":2206}, {"from":2182, "to":2206}, {"from":2183, "to":2206}, {"from":2184, "to":2206}, {"from":2185, "to":2206}, {"from":2186, "to":2206}, {"from":2187, "to":2206}, {"from":2188, "to":2206}, {"from":2189, "to":2206}, {"from":2190, "to":2206}, {"from":2204, "to":1914}, {"from":2208, "to":2207}, {"from":1907, "to":2207}, {"from":2191, "to":2208}, {"from":2192, "to":2208}, {"from":2193, "to":2208}, {"from":2194, "to":2208}, {"from":2195, "to":2208}, {"from":2196, "to":2208}, {"from":2197, "to":2208}, {"from":2198, "to":2208}, {"from":2199, "to":2208}, {"from":2200, "to":2208}, {"from":2208, "to":1916}, {"from":2201, "to":1917}, {"from":2201, "to":1918}, {"from":1917, "to":1919}, {"from":1918, "to":1919}, {"from":1917, "to":1920}, {"from":1918, "to":1920}, {"from":1917, "to":1921}, {"from":1918, "to":1921}, {"from":1917, "to":1922}, {"from":1918, "to":1922}, {"from":1917, "to":1923}, {"from":1918, "to":1923}, {"from":1917, "to":1924}, {"from":1918, "to":1924}, {"from":1917, "to":1925}, {"from":1918, "to":1925}, {"from":1917, "to":1926}, {"from":1918, "to":1926}, {"from":1917, "to":1927}, {"from":1918, "to":1927}, {"from":1917, "to":1928}, {"from":1918, "to":1928}, {"from":1917, "to":1929}, {"from":1918, "to":1929}, {"from":1917, "to":1930}, {"from":1918, "to":1930}, {"from":1917, "to":1931}, {"from":1918, "to":1931}, {"from":1917, "to":1932}, {"from":1918, "to":1932}, {"from":1917, "to":1933}, {"from":1918, "to":1933}, {"from":1917, "to":1934}, {"from":1918, "to":1934}, {"from":2203, "to":1935}, {"from":1935, "to":1936}, {"from":2203, "to":1937}, {"from":1937, "to":1938}, {"from":2203, "to":1939}, {"from":1939, "to":1940}, {"from":2203, "to":1941}, {"from":1941, "to":1942}, {"from":2203, "to":1943}, {"from":1943, "to":1944}, {"from":2203, "to":1945}, {"from":1945, "to":1946}, {"from":2203, "to":1947}, {"from":1947, "to":1948}, {"from":2203, "to":1949}, {"from":1949, "to":1950}, {"from":2203, "to":1951}, {"from":1951, "to":1952}, {"from":2203, "to":1953}, {"from":1953, "to":1954}, {"from":2203, "to":1955}, {"from":1955, "to":1956}, {"from":2203, "to":1957}, {"from":1957, "to":1958}, {"from":2203, "to":1959}, {"from":1959, "to":1960}, {"from":2203, "to":1961}, {"from":1961, "to":1962}, {"from":2203, "to":1963}, {"from":1963, "to":1964}, {"from":2203, "to":1965}, {"from":1965, "to":1966}, {"from":2203, "to":1967}, {"from":1967, "to":1968}, {"from":2203, "to":1969}, {"from":1969, "to":1970}, {"from":2203, "to":1971}, {"from":1971, "to":1972}, {"from":2203, "to":1973}, {"from":1973, "to":1974}, {"from":2203, "to":1975}, {"from":1975, "to":1976}, {"from":2203, "to":1977}, {"from":1977, "to":1978}, {"from":2203, "to":1979}, {"from":1979, "to":1980}, {"from":2203, "to":1981}, {"from":1981, "to":1982}, {"from":2203, "to":1983}, {"from":1983, "to":1984}, {"from":2203, "to":1985}, {"from":1985, "to":1986}, {"from":2203, "to":1987}, {"from":1987, "to":1988}, {"from":2203, "to":1989}, {"from":1989, "to":1990}, {"from":2203, "to":1991}, {"from":1991, "to":1992}, {"from":2203, "to":1993}, {"from":1993, "to":1994}, {"from":2203, "to":1995}, {"from":1995, "to":1996}, {"from":2203, "to":1997}, {"from":1997, "to":1998}, {"from":2203, "to":1999}, {"from":1999, "to":2000}, {"from":2203, "to":2001}, {"from":2001, "to":2002}, {"from":2203, "to":2003}, {"from":2003, "to":2004}, {"from":2203, "to":2005}, {"from":2005, "to":2006}, {"from":2203, "to":2007}, {"from":2007, "to":2008}, {"from":2203, "to":2009}, {"from":2009, "to":2010}, {"from":2203, "to":2011}, {"from":2011, "to":2012}, {"from":2203, "to":2013}, {"from":2013, "to":2014}, {"from":2203, "to":2015}, {"from":2015, "to":2016}, {"from":2203, "to":2017}, {"from":2017, "to":2018}, {"from":2203, "to":2019}, {"from":2019, "to":2020}, {"from":2203, "to":2021}, {"from":2021, "to":2022}, {"from":2203, "to":2023}, {"from":2023, "to":2024}, {"from":2203, "to":2025}, {"from":2025, "to":2026}, {"from":2203, "to":2027}, {"from":2027, "to":2028}, {"from":2203, "to":2029}, {"from":2029, "to":2030}, {"from":2203, "to":2031}, {"from":2031, "to":2032}, {"from":2203, "to":2033}, {"from":2033, "to":2034}, {"from":2203, "to":2035}, {"from":2035, "to":2036}, {"from":2203, "to":2037}, {"from":2037, "to":2038}, {"from":2203, "to":2039}, {"from":2039, "to":2040}, {"from":2203, "to":2041}, {"from":2041, "to":2042}, {"from":2203, "to":2043}, {"from":2043, "to":2044}, {"from":2203, "to":2045}, {"from":2045, "to":2046}, {"from":2203, "to":2047}, {"from":2047, "to":2048}, {"from":2203, "to":2049}, {"from":2049, "to":2050}, {"from":2203, "to":2051}, {"from":2051, "to":2052}, {"from":2203, "to":2053}, {"from":2053, "to":2054}, {"from":2203, "to":2055}, {"from":2055, "to":2056}, {"from":2203, "to":2057}, {"from":2057, "to":2058}, {"from":2203, "to":2059}, {"from":2059, "to":2060}, {"from":2203, "to":2061}, {"from":2061, "to":2062}, {"from":2205, "to":2063}, {"from":2205, "to":2064}, {"from":2205, "to":2065}, {"from":2205, "to":2066}, {"from":2205, "to":2067}, {"from":2205, "to":2068}, {"from":2205, "to":2069}, {"from":2205, "to":2070}, {"from":2205, "to":2071}, {"from":2205, "to":2072}, {"from":2205, "to":2073}, {"from":2205, "to":2074}, {"from":2205, "to":2075}, {"from":2205, "to":2076}, {"from":2205, "to":2077}, {"from":2205, "to":2078}, {"from":2205, "to":2079}, {"from":2205, "to":2080}, {"from":2205, "to":2081}, {"from":2205, "to":2082}, {"from":2205, "to":2083}, {"from":2205, "to":2084}, {"from":2205, "to":2085}, {"from":2205, "to":2086}, {"from":2205, "to":2087}, {"from":2205, "to":2088}, {"from":2205, "to":2089}, {"from":2205, "to":2090}, {"from":2205, "to":2091}, {"from":2205, "to":2092}, {"from":2205, "to":2093}, {"from":2205, "to":2094}, {"from":2205, "to":2095}, {"from":2205, "to":2096}, {"from":2205, "to":2097}, {"from":2205, "to":2098}, {"from":2205, "to":2099}, {"from":2205, "to":2100}, {"from":2205, "to":2101}, {"from":2205, "to":2102}, {"from":2205, "to":2103}, {"from":2205, "to":2104}, {"from":2205, "to":2105}, {"from":2205, "to":2106}, {"from":2205, "to":2107}, {"from":2205, "to":2108}, {"from":2205, "to":2109}, {"from":2205, "to":2110}, {"from":2205, "to":2111}, {"from":2205, "to":2112}, {"from":2205, "to":2113}, {"from":2205, "to":2114}, {"from":2205, "to":2115}, {"from":2205, "to":2116}, {"from":2205, "to":2117}, {"from":2205, "to":2118}, {"from":2205, "to":2119}, {"from":2205, "to":2120}, {"from":2205, "to":2121}, {"from":2205, "to":2122}, {"from":2205, "to":2123}, {"from":2205, "to":2124}, {"from":2205, "to":2125}, {"from":2205, "to":2126}, {"from":2205, "to":2127}, {"from":2205, "to":2128}, {"from":2205, "to":2129}, {"from":2205, "to":2130}, {"from":2205, "to":2131}, {"from":2205, "to":2132}, {"from":2205, "to":2133}, {"from":2205, "to":2134}, {"from":2205, "to":2135}, {"from":2205, "to":2136}, {"from":2205, "to":2137}, {"from":2205, "to":2138}, {"from":2205, "to":2139}, {"from":2205, "to":2140}, {"from":2205, "to":2141}, {"from":2205, "to":2142}, {"from":2205, "to":2143}, {"from":2205, "to":2144}, {"from":2205, "to":2145}, {"from":2205, "to":2146}, {"from":2205, "to":2147}, {"from":2205, "to":2148}, {"from":2205, "to":2149}, {"from":2205, "to":2150}, {"from":2205, "to":2151}, {"from":2205, "to":2152}, {"from":2205, "to":2153}, {"from":2205, "to":2154}, {"from":2205, "to":2155}, {"from":2205, "to":2156}, {"from":2205, "to":2157}, {"from":2205, "to":2158}, {"from":2205, "to":2159}, {"from":2205, "to":2160}, {"from":2205, "to":2161}, {"from":2205, "to":2162}, {"from":2205, "to":2163}, {"from":2205, "to":2164}, {"from":2205, "to":2165}, {"from":2205, "to":2166}, {"from":2205, "to":2167}, {"from":2205, "to":2168}, {"from":2205, "to":2169}, {"from":2205, "to":2170}, {"from":2205, "to":2171}, {"from":2205, "to":2172}, {"from":2205, "to":2173}, {"from":2205, "to":2174}, {"from":2205, "to":2175}, {"from":2205, "to":2176}, {"from":2205, "to":2177}, {"from":2205, "to":2178}, {"from":2205, "to":2179}, {"from":2205, "to":2180}, {"from":2205, "to":2181}, {"from":2205, "to":2182}, {"from":2205, "to":2183}, {"from":2205, "to":2184}, {"from":2205, "to":2185}, {"from":2205, "to":2186}, {"from":2205, "to":2187}, {"from":2205, "to":2188}, {"from":2205, "to":2189}, {"from":2205, "to":2190}, {"from":2207, "to":2191}, {"from":2191, "to":2192}, {"from":2191, "to":2193}, {"from":2191, "to":2194}, {"from":2191, "to":2195}, {"from":2191, "to":2196}, {"from":2191, "to":2197}, {"from":2191, "to":2198}, {"from":2191, "to":2199}, {"from":2192, "to":2200}, {"from":2193, "to":2200}, {"from":2194, "to":2200}, {"from":2195, "to":2200}, {"from":2196, "to":2200}, {"from":2197, "to":2200}, {"from":2198, "to":2200}, {"from":2199, "to":2200}, {"from":952, "to":1918}, {"from":952, "to":1917}, {"from":2200, "to":952}, {"from":952, "to":2191}, {"from":3160, "to":2885}, {"from":3160, "to":3142}, {"from":3160, "to":2887}, {"from":3160, "to":3143}, {"from":3160, "to":2889}, {"from":3160, "to":3144}, {"from":3160, "to":2891}, {"from":3160, "to":3145}, {"from":3160, "to":2893}, {"from":3160, "to":3146}, {"from":3160, "to":2895}, {"from":3160, "to":3147}, {"from":3160, "to":2897}, {"from":3160, "to":3148}, {"from":3160, "to":2899}, {"from":3160, "to":3149}, {"from":3160, "to":2901}, {"from":3160, "to":2903}, {"from":3160, "to":2905}, {"from":3160, "to":2907}, {"from":3160, "to":2909}, {"from":3160, "to":2911}, {"from":3160, "to":2913}, {"from":3160, "to":2915}, {"from":3160, "to":2917}, {"from":3160, "to":2919}, {"from":3160, "to":2921}, {"from":3160, "to":2923}, {"from":3160, "to":2925}, {"from":3160, "to":2927}, {"from":3160, "to":2929}, {"from":3160, "to":2931}, {"from":3160, "to":2933}, {"from":3160, "to":2935}, {"from":3160, "to":2937}, {"from":3160, "to":2939}, {"from":3160, "to":2941}, {"from":3160, "to":2943}, {"from":3160, "to":2945}, {"from":3160, "to":2947}, {"from":3160, "to":2949}, {"from":3160, "to":2951}, {"from":3160, "to":2953}, {"from":3160, "to":2955}, {"from":3160, "to":2957}, {"from":3160, "to":2959}, {"from":3160, "to":2961}, {"from":3160, "to":2963}, {"from":3160, "to":2965}, {"from":3160, "to":2967}, {"from":3160, "to":2969}, {"from":3160, "to":2971}, {"from":3160, "to":2973}, {"from":3160, "to":2975}, {"from":3160, "to":2977}, {"from":3160, "to":2979}, {"from":3160, "to":2981}, {"from":3160, "to":2983}, {"from":3160, "to":2985}, {"from":3160, "to":2987}, {"from":3160, "to":2989}, {"from":3160, "to":2991}, {"from":3160, "to":2993}, {"from":3160, "to":2995}, {"from":3160, "to":2997}, {"from":3160, "to":2999}, {"from":3160, "to":3001}, {"from":3160, "to":3003}, {"from":3160, "to":3005}, {"from":3160, "to":3007}, {"from":3160, "to":3009}, {"from":3160, "to":3011}, {"from":2886, "to":3160}, {"from":2888, "to":3160}, {"from":2890, "to":3160}, {"from":2892, "to":3160}, {"from":2894, "to":3160}, {"from":2896, "to":3160}, {"from":2898, "to":3160}, {"from":2900, "to":3160}, {"from":2902, "to":3160}, {"from":2904, "to":3160}, {"from":2906, "to":3160}, {"from":2908, "to":3160}, {"from":2910, "to":3160}, {"from":2912, "to":3160}, {"from":2914, "to":3160}, {"from":2916, "to":3160}, {"from":2918, "to":3160}, {"from":2920, "to":3160}, {"from":2922, "to":3160}, {"from":2924, "to":3160}, {"from":2926, "to":3160}, {"from":2928, "to":3160}, {"from":2930, "to":3160}, {"from":2932, "to":3160}, {"from":2934, "to":3160}, {"from":2936, "to":3160}, {"from":2938, "to":3160}, {"from":2940, "to":3160}, {"from":2942, "to":3160}, {"from":2944, "to":3160}, {"from":2946, "to":3160}, {"from":2948, "to":3160}, {"from":2950, "to":3160}, {"from":2952, "to":3160}, {"from":2954, "to":3160}, {"from":2956, "to":3160}, {"from":2958, "to":3160}, {"from":2960, "to":3160}, {"from":2962, "to":3160}, {"from":2964, "to":3160}, {"from":2966, "to":3160}, {"from":2968, "to":3160}, {"from":2970, "to":3160}, {"from":2972, "to":3160}, {"from":2974, "to":3160}, {"from":2976, "to":3160}, {"from":2978, "to":3160}, {"from":2980, "to":3160}, {"from":2982, "to":3160}, {"from":2984, "to":3160}, {"from":2986, "to":3160}, {"from":2988, "to":3160}, {"from":2990, "to":3160}, {"from":2992, "to":3160}, {"from":2994, "to":3160}, {"from":2996, "to":3160}, {"from":2998, "to":3160}, {"from":3000, "to":3160}, {"from":3002, "to":3160}, {"from":3004, "to":3160}, {"from":3006, "to":3160}, {"from":3008, "to":3160}, {"from":3010, "to":3160}, {"from":3012, "to":3160}, {"from":3417, "to":3013}, {"from":3417, "to":3015}, {"from":3417, "to":3017}, {"from":3417, "to":3019}, {"from":3417, "to":3021}, {"from":3417, "to":3023}, {"from":3417, "to":3025}, {"from":3417, "to":3027}, {"from":3417, "to":3029}, {"from":3417, "to":3031}, {"from":3417, "to":3033}, {"from":3417, "to":3035}, {"from":3417, "to":3037}, {"from":3417, "to":3039}, {"from":3417, "to":3041}, {"from":3417, "to":3043}, {"from":3417, "to":3045}, {"from":3417, "to":3047}, {"from":3417, "to":3049}, {"from":3417, "to":3051}, {"from":3417, "to":3053}, {"from":3417, "to":3055}, {"from":3417, "to":3057}, {"from":3417, "to":3059}, {"from":3417, "to":3061}, {"from":3417, "to":3063}, {"from":3417, "to":3065}, {"from":3417, "to":3067}, {"from":3417, "to":3069}, {"from":3417, "to":3071}, {"from":3417, "to":3073}, {"from":3417, "to":3075}, {"from":3417, "to":3077}, {"from":3417, "to":3079}, {"from":3417, "to":3081}, {"from":3417, "to":3083}, {"from":3417, "to":3085}, {"from":3417, "to":3087}, {"from":3417, "to":3089}, {"from":3417, "to":3091}, {"from":3417, "to":3093}, {"from":3417, "to":3095}, {"from":3417, "to":3097}, {"from":3417, "to":3099}, {"from":3417, "to":3101}, {"from":3417, "to":3103}, {"from":3417, "to":3105}, {"from":3417, "to":3107}, {"from":3417, "to":3109}, {"from":3417, "to":3111}, {"from":3417, "to":3113}, {"from":3417, "to":3115}, {"from":3417, "to":3117}, {"from":3417, "to":3119}, {"from":3417, "to":3121}, {"from":3417, "to":3123}, {"from":3417, "to":3125}, {"from":3417, "to":3127}, {"from":3417, "to":3129}, {"from":3417, "to":3131}, {"from":3417, "to":3133}, {"from":3417, "to":3135}, {"from":3417, "to":3137}, {"from":3417, "to":3139}, {"from":2869, "to":3417}, {"from":2871, "to":3417}, {"from":2873, "to":3417}, {"from":2875, "to":3417}, {"from":2877, "to":3417}, {"from":2879, "to":3417}, {"from":2881, "to":3417}, {"from":2883, "to":3417}, {"from":3610, "to":3014}, {"from":3610, "to":3016}, {"from":3610, "to":3018}, {"from":3610, "to":3020}, {"from":3610, "to":3022}, {"from":3610, "to":3024}, {"from":3610, "to":3026}, {"from":3610, "to":3028}, {"from":3610, "to":3030}, {"from":3610, "to":3032}, {"from":3610, "to":3034}, {"from":3610, "to":3036}, {"from":3610, "to":3038}, {"from":3610, "to":3040}, {"from":3610, "to":3042}, {"from":3610, "to":3044}, {"from":3610, "to":3046}, {"from":3610, "to":3048}, {"from":3610, "to":3050}, {"from":3610, "to":3052}, {"from":3610, "to":3054}, {"from":3610, "to":3056}, {"from":3610, "to":3058}, {"from":3610, "to":3060}, {"from":3610, "to":3062}, {"from":3610, "to":3064}, {"from":3610, "to":3066}, {"from":3610, "to":3068}, {"from":3610, "to":3070}, {"from":3610, "to":3072}, {"from":3610, "to":3074}, {"from":3610, "to":3076}, {"from":3610, "to":3078}, {"from":3610, "to":3080}, {"from":3610, "to":3082}, {"from":3610, "to":3084}, {"from":3610, "to":3086}, {"from":3610, "to":3088}, {"from":3610, "to":3090}, {"from":3610, "to":3092}, {"from":3610, "to":3094}, {"from":3610, "to":3096}, {"from":3610, "to":3098}, {"from":3610, "to":3100}, {"from":3610, "to":3102}, {"from":3610, "to":3104}, {"from":3610, "to":3106}, {"from":3610, "to":3108}, {"from":3610, "to":3110}, {"from":3610, "to":3112}, {"from":3610, "to":3114}, {"from":3610, "to":3116}, {"from":3610, "to":3118}, {"from":3610, "to":3120}, {"from":3610, "to":3122}, {"from":3610, "to":3124}, {"from":3610, "to":3126}, {"from":3610, "to":3128}, {"from":3610, "to":3130}, {"from":3610, "to":3132}, {"from":3610, "to":3134}, {"from":3610, "to":3136}, {"from":3610, "to":3138}, {"from":3610, "to":3140}, {"from":2870, "to":3610}, {"from":2872, "to":3610}, {"from":2874, "to":3610}, {"from":2876, "to":3610}, {"from":2878, "to":3610}, {"from":2880, "to":3610}, {"from":2882, "to":3610}, {"from":2884, "to":3610}, {"from":2866, "to":2855}, {"from":2854, "to":2855}, {"from":2866, "to":2856}, {"from":2864, "to":2857}, {"from":2864, "to":2858}, {"from":2855, "to":2858}, {"from":3152, "to":3151}, {"from":2858, "to":3151}, {"from":2867, "to":3152}, {"from":2868, "to":3152}, {"from":2869, "to":3152}, {"from":2870, "to":3152}, {"from":2871, "to":3152}, {"from":2872, "to":3152}, {"from":2873, "to":3152}, {"from":2874, "to":3152}, {"from":2875, "to":3152}, {"from":2876, "to":3152}, {"from":2877, "to":3152}, {"from":2878, "to":3152}, {"from":2879, "to":3152}, {"from":2880, "to":3152}, {"from":2881, "to":3152}, {"from":2882, "to":3152}, {"from":2883, "to":3152}, {"from":2884, "to":3152}, {"from":3152, "to":2860}, {"from":3154, "to":2861}, {"from":2860, "to":2861}, {"from":3156, "to":3153}, {"from":2886, "to":3154}, {"from":2888, "to":3154}, {"from":2890, "to":3154}, {"from":2892, "to":3154}, {"from":2894, "to":3154}, {"from":2896, "to":3154}, {"from":2898, "to":3154}, {"from":2900, "to":3154}, {"from":2902, "to":3154}, {"from":2904, "to":3154}, {"from":2906, "to":3154}, {"from":2908, "to":3154}, {"from":2910, "to":3154}, {"from":2912, "to":3154}, {"from":2914, "to":3154}, {"from":2916, "to":3154}, {"from":2918, "to":3154}, {"from":2920, "to":3154}, {"from":2922, "to":3154}, {"from":2924, "to":3154}, {"from":2926, "to":3154}, {"from":2928, "to":3154}, {"from":2930, "to":3154}, {"from":2932, "to":3154}, {"from":2934, "to":3154}, {"from":2936, "to":3154}, {"from":2938, "to":3154}, {"from":2940, "to":3154}, {"from":2942, "to":3154}, {"from":2944, "to":3154}, {"from":2946, "to":3154}, {"from":2948, "to":3154}, {"from":2950, "to":3154}, {"from":2952, "to":3154}, {"from":2954, "to":3154}, {"from":2956, "to":3154}, {"from":2958, "to":3154}, {"from":2960, "to":3154}, {"from":2962, "to":3154}, {"from":2964, "to":3154}, {"from":2966, "to":3154}, {"from":2968, "to":3154}, {"from":2970, "to":3154}, {"from":2972, "to":3154}, {"from":2974, "to":3154}, {"from":2976, "to":3154}, {"from":2978, "to":3154}, {"from":2980, "to":3154}, {"from":2982, "to":3154}, {"from":2984, "to":3154}, {"from":2986, "to":3154}, {"from":2988, "to":3154}, {"from":2990, "to":3154}, {"from":2992, "to":3154}, {"from":2994, "to":3154}, {"from":2996, "to":3154}, {"from":2998, "to":3154}, {"from":3000, "to":3154}, {"from":3002, "to":3154}, {"from":3004, "to":3154}, {"from":3006, "to":3154}, {"from":3008, "to":3154}, {"from":3010, "to":3154}, {"from":3012, "to":3154}, {"from":3156, "to":3155}, {"from":2861, "to":3155}, {"from":3013, "to":3156}, {"from":3014, "to":3156}, {"from":3015, "to":3156}, {"from":3016, "to":3156}, {"from":3017, "to":3156}, {"from":3018, "to":3156}, {"from":3019, "to":3156}, {"from":3020, "to":3156}, {"from":3021, "to":3156}, {"from":3022, "to":3156}, {"from":3023, "to":3156}, {"from":3024, "to":3156}, {"from":3025, "to":3156}, {"from":3026, "to":3156}, {"from":3027, "to":3156}, {"from":3028, "to":3156}, {"from":3029, "to":3156}, {"from":3030, "to":3156}, {"from":3031, "to":3156}, {"from":3032, "to":3156}, {"from":3033, "to":3156}, {"from":3034, "to":3156}, {"from":3035, "to":3156}, {"from":3036, "to":3156}, {"from":3037, "to":3156}, {"from":3038, "to":3156}, {"from":3039, "to":3156}, {"from":3040, "to":3156}, {"from":3041, "to":3156}, {"from":3042, "to":3156}, {"from":3043, "to":3156}, {"from":3044, "to":3156}, {"from":3045, "to":3156}, {"from":3046, "to":3156}, {"from":3047, "to":3156}, {"from":3048, "to":3156}, {"from":3049, "to":3156}, {"from":3050, "to":3156}, {"from":3051, "to":3156}, {"from":3052, "to":3156}, {"from":3053, "to":3156}, {"from":3054, "to":3156}, {"from":3055, "to":3156}, {"from":3056, "to":3156}, {"from":3057, "to":3156}, {"from":3058, "to":3156}, {"from":3059, "to":3156}, {"from":3060, "to":3156}, {"from":3061, "to":3156}, {"from":3062, "to":3156}, {"from":3063, "to":3156}, {"from":3064, "to":3156}, {"from":3065, "to":3156}, {"from":3066, "to":3156}, {"from":3067, "to":3156}, {"from":3068, "to":3156}, {"from":3069, "to":3156}, {"from":3070, "to":3156}, {"from":3071, "to":3156}, {"from":3072, "to":3156}, {"from":3073, "to":3156}, {"from":3074, "to":3156}, {"from":3075, "to":3156}, {"from":3076, "to":3156}, {"from":3077, "to":3156}, {"from":3078, "to":3156}, {"from":3079, "to":3156}, {"from":3080, "to":3156}, {"from":3081, "to":3156}, {"from":3082, "to":3156}, {"from":3083, "to":3156}, {"from":3084, "to":3156}, {"from":3085, "to":3156}, {"from":3086, "to":3156}, {"from":3087, "to":3156}, {"from":3088, "to":3156}, {"from":3089, "to":3156}, {"from":3090, "to":3156}, {"from":3091, "to":3156}, {"from":3092, "to":3156}, {"from":3093, "to":3156}, {"from":3094, "to":3156}, {"from":3095, "to":3156}, {"from":3096, "to":3156}, {"from":3097, "to":3156}, {"from":3098, "to":3156}, {"from":3099, "to":3156}, {"from":3100, "to":3156}, {"from":3101, "to":3156}, {"from":3102, "to":3156}, {"from":3103, "to":3156}, {"from":3104, "to":3156}, {"from":3105, "to":3156}, {"from":3106, "to":3156}, {"from":3107, "to":3156}, {"from":3108, "to":3156}, {"from":3109, "to":3156}, {"from":3110, "to":3156}, {"from":3111, "to":3156}, {"from":3112, "to":3156}, {"from":3113, "to":3156}, {"from":3114, "to":3156}, {"from":3115, "to":3156}, {"from":3116, "to":3156}, {"from":3117, "to":3156}, {"from":3118, "to":3156}, {"from":3119, "to":3156}, {"from":3120, "to":3156}, {"from":3121, "to":3156}, {"from":3122, "to":3156}, {"from":3123, "to":3156}, {"from":3124, "to":3156}, {"from":3125, "to":3156}, {"from":3126, "to":3156}, {"from":3127, "to":3156}, {"from":3128, "to":3156}, {"from":3129, "to":3156}, {"from":3130, "to":3156}, {"from":3131, "to":3156}, {"from":3132, "to":3156}, {"from":3133, "to":3156}, {"from":3134, "to":3156}, {"from":3135, "to":3156}, {"from":3136, "to":3156}, {"from":3137, "to":3156}, {"from":3138, "to":3156}, {"from":3139, "to":3156}, {"from":3140, "to":3156}, {"from":3154, "to":2864}, {"from":3158, "to":3157}, {"from":2857, "to":3157}, {"from":3141, "to":3158}, {"from":3142, "to":3158}, {"from":3143, "to":3158}, {"from":3144, "to":3158}, {"from":3145, "to":3158}, {"from":3146, "to":3158}, {"from":3147, "to":3158}, {"from":3148, "to":3158}, {"from":3149, "to":3158}, {"from":3150, "to":3158}, {"from":3158, "to":2866}, {"from":3151, "to":2867}, {"from":3151, "to":2868}, {"from":2867, "to":2869}, {"from":2868, "to":2869}, {"from":2867, "to":2870}, {"from":2868, "to":2870}, {"from":2867, "to":2871}, {"from":2868, "to":2871}, {"from":2867, "to":2872}, {"from":2868, "to":2872}, {"from":2867, "to":2873}, {"from":2868, "to":2873}, {"from":2867, "to":2874}, {"from":2868, "to":2874}, {"from":2867, "to":2875}, {"from":2868, "to":2875}, {"from":2867, "to":2876}, {"from":2868, "to":2876}, {"from":2867, "to":2877}, {"from":2868, "to":2877}, {"from":2867, "to":2878}, {"from":2868, "to":2878}, {"from":2867, "to":2879}, {"from":2868, "to":2879}, {"from":2867, "to":2880}, {"from":2868, "to":2880}, {"from":2867, "to":2881}, {"from":2868, "to":2881}, {"from":2867, "to":2882}, {"from":2868, "to":2882}, {"from":2867, "to":2883}, {"from":2868, "to":2883}, {"from":2867, "to":2884}, {"from":2868, "to":2884}, {"from":3153, "to":2885}, {"from":2885, "to":2886}, {"from":3153, "to":2887}, {"from":2887, "to":2888}, {"from":3153, "to":2889}, {"from":2889, "to":2890}, {"from":3153, "to":2891}, {"from":2891, "to":2892}, {"from":3153, "to":2893}, {"from":2893, "to":2894}, {"from":3153, "to":2895}, {"from":2895, "to":2896}, {"from":3153, "to":2897}, {"from":2897, "to":2898}, {"from":3153, "to":2899}, {"from":2899, "to":2900}, {"from":3153, "to":2901}, {"from":2901, "to":2902}, {"from":3153, "to":2903}, {"from":2903, "to":2904}, {"from":3153, "to":2905}, {"from":2905, "to":2906}, {"from":3153, "to":2907}, {"from":2907, "to":2908}, {"from":3153, "to":2909}, {"from":2909, "to":2910}, {"from":3153, "to":2911}, {"from":2911, "to":2912}, {"from":3153, "to":2913}, {"from":2913, "to":2914}, {"from":3153, "to":2915}, {"from":2915, "to":2916}, {"from":3153, "to":2917}, {"from":2917, "to":2918}, {"from":3153, "to":2919}, {"from":2919, "to":2920}, {"from":3153, "to":2921}, {"from":2921, "to":2922}, {"from":3153, "to":2923}, {"from":2923, "to":2924}, {"from":3153, "to":2925}, {"from":2925, "to":2926}, {"from":3153, "to":2927}, {"from":2927, "to":2928}, {"from":3153, "to":2929}, {"from":2929, "to":2930}, {"from":3153, "to":2931}, {"from":2931, "to":2932}, {"from":3153, "to":2933}, {"from":2933, "to":2934}, {"from":3153, "to":2935}, {"from":2935, "to":2936}, {"from":3153, "to":2937}, {"from":2937, "to":2938}, {"from":3153, "to":2939}, {"from":2939, "to":2940}, {"from":3153, "to":2941}, {"from":2941, "to":2942}, {"from":3153, "to":2943}, {"from":2943, "to":2944}, {"from":3153, "to":2945}, {"from":2945, "to":2946}, {"from":3153, "to":2947}, {"from":2947, "to":2948}, {"from":3153, "to":2949}, {"from":2949, "to":2950}, {"from":3153, "to":2951}, {"from":2951, "to":2952}, {"from":3153, "to":2953}, {"from":2953, "to":2954}, {"from":3153, "to":2955}, {"from":2955, "to":2956}, {"from":3153, "to":2957}, {"from":2957, "to":2958}, {"from":3153, "to":2959}, {"from":2959, "to":2960}, {"from":3153, "to":2961}, {"from":2961, "to":2962}, {"from":3153, "to":2963}, {"from":2963, "to":2964}, {"from":3153, "to":2965}, {"from":2965, "to":2966}, {"from":3153, "to":2967}, {"from":2967, "to":2968}, {"from":3153, "to":2969}, {"from":2969, "to":2970}, {"from":3153, "to":2971}, {"from":2971, "to":2972}, {"from":3153, "to":2973}, {"from":2973, "to":2974}, {"from":3153, "to":2975}, {"from":2975, "to":2976}, {"from":3153, "to":2977}, {"from":2977, "to":2978}, {"from":3153, "to":2979}, {"from":2979, "to":2980}, {"from":3153, "to":2981}, {"from":2981, "to":2982}, {"from":3153, "to":2983}, {"from":2983, "to":2984}, {"from":3153, "to":2985}, {"from":2985, "to":2986}, {"from":3153, "to":2987}, {"from":2987, "to":2988}, {"from":3153, "to":2989}, {"from":2989, "to":2990}, {"from":3153, "to":2991}, {"from":2991, "to":2992}, {"from":3153, "to":2993}, {"from":2993, "to":2994}, {"from":3153, "to":2995}, {"from":2995, "to":2996}, {"from":3153, "to":2997}, {"from":2997, "to":2998}, {"from":3153, "to":2999}, {"from":2999, "to":3000}, {"from":3153, "to":3001}, {"from":3001, "to":3002}, {"from":3153, "to":3003}, {"from":3003, "to":3004}, {"from":3153, "to":3005}, {"from":3005, "to":3006}, {"from":3153, "to":3007}, {"from":3007, "to":3008}, {"from":3153, "to":3009}, {"from":3009, "to":3010}, {"from":3153, "to":3011}, {"from":3011, "to":3012}, {"from":3155, "to":3013}, {"from":3155, "to":3014}, {"from":3155, "to":3015}, {"from":3155, "to":3016}, {"from":3155, "to":3017}, {"from":3155, "to":3018}, {"from":3155, "to":3019}, {"from":3155, "to":3020}, {"from":3155, "to":3021}, {"from":3155, "to":3022}, {"from":3155, "to":3023}, {"from":3155, "to":3024}, {"from":3155, "to":3025}, {"from":3155, "to":3026}, {"from":3155, "to":3027}, {"from":3155, "to":3028}, {"from":3155, "to":3029}, {"from":3155, "to":3030}, {"from":3155, "to":3031}, {"from":3155, "to":3032}, {"from":3155, "to":3033}, {"from":3155, "to":3034}, {"from":3155, "to":3035}, {"from":3155, "to":3036}, {"from":3155, "to":3037}, {"from":3155, "to":3038}, {"from":3155, "to":3039}, {"from":3155, "to":3040}, {"from":3155, "to":3041}, {"from":3155, "to":3042}, {"from":3155, "to":3043}, {"from":3155, "to":3044}, {"from":3155, "to":3045}, {"from":3155, "to":3046}, {"from":3155, "to":3047}, {"from":3155, "to":3048}, {"from":3155, "to":3049}, {"from":3155, "to":3050}, {"from":3155, "to":3051}, {"from":3155, "to":3052}, {"from":3155, "to":3053}, {"from":3155, "to":3054}, {"from":3155, "to":3055}, {"from":3155, "to":3056}, {"from":3155, "to":3057}, {"from":3155, "to":3058}, {"from":3155, "to":3059}, {"from":3155, "to":3060}, {"from":3155, "to":3061}, {"from":3155, "to":3062}, {"from":3155, "to":3063}, {"from":3155, "to":3064}, {"from":3155, "to":3065}, {"from":3155, "to":3066}, {"from":3155, "to":3067}, {"from":3155, "to":3068}, {"from":3155, "to":3069}, {"from":3155, "to":3070}, {"from":3155, "to":3071}, {"from":3155, "to":3072}, {"from":3155, "to":3073}, {"from":3155, "to":3074}, {"from":3155, "to":3075}, {"from":3155, "to":3076}, {"from":3155, "to":3077}, {"from":3155, "to":3078}, {"from":3155, "to":3079}, {"from":3155, "to":3080}, {"from":3155, "to":3081}, {"from":3155, "to":3082}, {"from":3155, "to":3083}, {"from":3155, "to":3084}, {"from":3155, "to":3085}, {"from":3155, "to":3086}, {"from":3155, "to":3087}, {"from":3155, "to":3088}, {"from":3155, "to":3089}, {"from":3155, "to":3090}, {"from":3155, "to":3091}, {"from":3155, "to":3092}, {"from":3155, "to":3093}, {"from":3155, "to":3094}, {"from":3155, "to":3095}, {"from":3155, "to":3096}, {"from":3155, "to":3097}, {"from":3155, "to":3098}, {"from":3155, "to":3099}, {"from":3155, "to":3100}, {"from":3155, "to":3101}, {"from":3155, "to":3102}, {"from":3155, "to":3103}, {"from":3155, "to":3104}, {"from":3155, "to":3105}, {"from":3155, "to":3106}, {"from":3155, "to":3107}, {"from":3155, "to":3108}, {"from":3155, "to":3109}, {"from":3155, "to":3110}, {"from":3155, "to":3111}, {"from":3155, "to":3112}, {"from":3155, "to":3113}, {"from":3155, "to":3114}, {"from":3155, "to":3115}, {"from":3155, "to":3116}, {"from":3155, "to":3117}, {"from":3155, "to":3118}, {"from":3155, "to":3119}, {"from":3155, "to":3120}, {"from":3155, "to":3121}, {"from":3155, "to":3122}, {"from":3155, "to":3123}, {"from":3155, "to":3124}, {"from":3155, "to":3125}, {"from":3155, "to":3126}, {"from":3155, "to":3127}, {"from":3155, "to":3128}, {"from":3155, "to":3129}, {"from":3155, "to":3130}, {"from":3155, "to":3131}, {"from":3155, "to":3132}, {"from":3155, "to":3133}, {"from":3155, "to":3134}, {"from":3155, "to":3135}, {"from":3155, "to":3136}, {"from":3155, "to":3137}, {"from":3155, "to":3138}, {"from":3155, "to":3139}, {"from":3155, "to":3140}, {"from":3157, "to":3141}, {"from":3141, "to":3142}, {"from":3141, "to":3143}, {"from":3141, "to":3144}, {"from":3141, "to":3145}, {"from":3141, "to":3146}, {"from":3141, "to":3147}, {"from":3141, "to":3148}, {"from":3141, "to":3149}, {"from":3142, "to":3150}, {"from":3143, "to":3150}, {"from":3144, "to":3150}, {"from":3145, "to":3150}, {"from":3146, "to":3150}, {"from":3147, "to":3150}, {"from":3148, "to":3150}, {"from":3149, "to":3150}, {"from":952, "to":2867}, {"from":952, "to":3141}, {"from":3150, "to":952}, {"from":952, "to":2868}, {"from":4110, "to":3835}, {"from":4110, "to":4092}, {"from":4110, "to":3837}, {"from":4110, "to":4093}, {"from":4110, "to":3839}, {"from":4110, "to":4094}, {"from":4110, "to":3841}, {"from":4110, "to":4095}, {"from":4110, "to":3843}, {"from":4110, "to":4096}, {"from":4110, "to":3845}, {"from":4110, "to":4097}, {"from":4110, "to":3847}, {"from":4110, "to":4098}, {"from":4110, "to":3849}, {"from":4110, "to":4099}, {"from":4110, "to":3851}, {"from":4110, "to":3853}, {"from":4110, "to":3855}, {"from":4110, "to":3857}, {"from":4110, "to":3859}, {"from":4110, "to":3861}, {"from":4110, "to":3863}, {"from":4110, "to":3865}, {"from":4110, "to":3867}, {"from":4110, "to":3869}, {"from":4110, "to":3871}, {"from":4110, "to":3873}, {"from":4110, "to":3875}, {"from":4110, "to":3877}, {"from":4110, "to":3879}, {"from":4110, "to":3881}, {"from":4110, "to":3883}, {"from":4110, "to":3885}, {"from":4110, "to":3887}, {"from":4110, "to":3889}, {"from":4110, "to":3891}, {"from":4110, "to":3893}, {"from":4110, "to":3895}, {"from":4110, "to":3897}, {"from":4110, "to":3899}, {"from":4110, "to":3901}, {"from":4110, "to":3903}, {"from":4110, "to":3905}, {"from":4110, "to":3907}, {"from":4110, "to":3909}, {"from":4110, "to":3911}, {"from":4110, "to":3913}, {"from":4110, "to":3915}, {"from":4110, "to":3917}, {"from":4110, "to":3919}, {"from":4110, "to":3921}, {"from":4110, "to":3923}, {"from":4110, "to":3925}, {"from":4110, "to":3927}, {"from":4110, "to":3929}, {"from":4110, "to":3931}, {"from":4110, "to":3933}, {"from":4110, "to":3935}, {"from":4110, "to":3937}, {"from":4110, "to":3939}, {"from":4110, "to":3941}, {"from":4110, "to":3943}, {"from":4110, "to":3945}, {"from":4110, "to":3947}, {"from":4110, "to":3949}, {"from":4110, "to":3951}, {"from":4110, "to":3953}, {"from":4110, "to":3955}, {"from":4110, "to":3957}, {"from":4110, "to":3959}, {"from":4110, "to":3961}, {"from":3836, "to":4110}, {"from":3838, "to":4110}, {"from":3840, "to":4110}, {"from":3842, "to":4110}, {"from":3844, "to":4110}, {"from":3846, "to":4110}, {"from":3848, "to":4110}, {"from":3850, "to":4110}, {"from":3852, "to":4110}, {"from":3854, "to":4110}, {"from":3856, "to":4110}, {"from":3858, "to":4110}, {"from":3860, "to":4110}, {"from":3862, "to":4110}, {"from":3864, "to":4110}, {"from":3866, "to":4110}, {"from":3868, "to":4110}, {"from":3870, "to":4110}, {"from":3872, "to":4110}, {"from":3874, "to":4110}, {"from":3876, "to":4110}, {"from":3878, "to":4110}, {"from":3880, "to":4110}, {"from":3882, "to":4110}, {"from":3884, "to":4110}, {"from":3886, "to":4110}, {"from":3888, "to":4110}, {"from":3890, "to":4110}, {"from":3892, "to":4110}, {"from":3894, "to":4110}, {"from":3896, "to":4110}, {"from":3898, "to":4110}, {"from":3900, "to":4110}, {"from":3902, "to":4110}, {"from":3904, "to":4110}, {"from":3906, "to":4110}, {"from":3908, "to":4110}, {"from":3910, "to":4110}, {"from":3912, "to":4110}, {"from":3914, "to":4110}, {"from":3916, "to":4110}, {"from":3918, "to":4110}, {"from":3920, "to":4110}, {"from":3922, "to":4110}, {"from":3924, "to":4110}, {"from":3926, "to":4110}, {"from":3928, "to":4110}, {"from":3930, "to":4110}, {"from":3932, "to":4110}, {"from":3934, "to":4110}, {"from":3936, "to":4110}, {"from":3938, "to":4110}, {"from":3940, "to":4110}, {"from":3942, "to":4110}, {"from":3944, "to":4110}, {"from":3946, "to":4110}, {"from":3948, "to":4110}, {"from":3950, "to":4110}, {"from":3952, "to":4110}, {"from":3954, "to":4110}, {"from":3956, "to":4110}, {"from":3958, "to":4110}, {"from":3960, "to":4110}, {"from":3962, "to":4110}, {"from":4367, "to":3963}, {"from":4367, "to":3965}, {"from":4367, "to":3967}, {"from":4367, "to":3969}, {"from":4367, "to":3971}, {"from":4367, "to":3973}, {"from":4367, "to":3975}, {"from":4367, "to":3977}, {"from":4367, "to":3979}, {"from":4367, "to":3981}, {"from":4367, "to":3983}, {"from":4367, "to":3985}, {"from":4367, "to":3987}, {"from":4367, "to":3989}, {"from":4367, "to":3991}, {"from":4367, "to":3993}, {"from":4367, "to":3995}, {"from":4367, "to":3997}, {"from":4367, "to":3999}, {"from":4367, "to":4001}, {"from":4367, "to":4003}, {"from":4367, "to":4005}, {"from":4367, "to":4007}, {"from":4367, "to":4009}, {"from":4367, "to":4011}, {"from":4367, "to":4013}, {"from":4367, "to":4015}, {"from":4367, "to":4017}, {"from":4367, "to":4019}, {"from":4367, "to":4021}, {"from":4367, "to":4023}, {"from":4367, "to":4025}, {"from":4367, "to":4027}, {"from":4367, "to":4029}, {"from":4367, "to":4031}, {"from":4367, "to":4033}, {"from":4367, "to":4035}, {"from":4367, "to":4037}, {"from":4367, "to":4039}, {"from":4367, "to":4041}, {"from":4367, "to":4043}, {"from":4367, "to":4045}, {"from":4367, "to":4047}, {"from":4367, "to":4049}, {"from":4367, "to":4051}, {"from":4367, "to":4053}, {"from":4367, "to":4055}, {"from":4367, "to":4057}, {"from":4367, "to":4059}, {"from":4367, "to":4061}, {"from":4367, "to":4063}, {"from":4367, "to":4065}, {"from":4367, "to":4067}, {"from":4367, "to":4069}, {"from":4367, "to":4071}, {"from":4367, "to":4073}, {"from":4367, "to":4075}, {"from":4367, "to":4077}, {"from":4367, "to":4079}, {"from":4367, "to":4081}, {"from":4367, "to":4083}, {"from":4367, "to":4085}, {"from":4367, "to":4087}, {"from":4367, "to":4089}, {"from":3819, "to":4367}, {"from":3821, "to":4367}, {"from":3823, "to":4367}, {"from":3825, "to":4367}, {"from":3827, "to":4367}, {"from":3829, "to":4367}, {"from":3831, "to":4367}, {"from":3833, "to":4367}, {"from":4560, "to":3964}, {"from":4560, "to":3966}, {"from":4560, "to":3968}, {"from":4560, "to":3970}, {"from":4560, "to":3972}, {"from":4560, "to":3974}, {"from":4560, "to":3976}, {"from":4560, "to":3978}, {"from":4560, "to":3980}, {"from":4560, "to":3982}, {"from":4560, "to":3984}, {"from":4560, "to":3986}, {"from":4560, "to":3988}, {"from":4560, "to":3990}, {"from":4560, "to":3992}, {"from":4560, "to":3994}, {"from":4560, "to":3996}, {"from":4560, "to":3998}, {"from":4560, "to":4000}, {"from":4560, "to":4002}, {"from":4560, "to":4004}, {"from":4560, "to":4006}, {"from":4560, "to":4008}, {"from":4560, "to":4010}, {"from":4560, "to":4012}, {"from":4560, "to":4014}, {"from":4560, "to":4016}, {"from":4560, "to":4018}, {"from":4560, "to":4020}, {"from":4560, "to":4022}, {"from":4560, "to":4024}, {"from":4560, "to":4026}, {"from":4560, "to":4028}, {"from":4560, "to":4030}, {"from":4560, "to":4032}, {"from":4560, "to":4034}, {"from":4560, "to":4036}, {"from":4560, "to":4038}, {"from":4560, "to":4040}, {"from":4560, "to":4042}, {"from":4560, "to":4044}, {"from":4560, "to":4046}, {"from":4560, "to":4048}, {"from":4560, "to":4050}, {"from":4560, "to":4052}, {"from":4560, "to":4054}, {"from":4560, "to":4056}, {"from":4560, "to":4058}, {"from":4560, "to":4060}, {"from":4560, "to":4062}, {"from":4560, "to":4064}, {"from":4560, "to":4066}, {"from":4560, "to":4068}, {"from":4560, "to":4070}, {"from":4560, "to":4072}, {"from":4560, "to":4074}, {"from":4560, "to":4076}, {"from":4560, "to":4078}, {"from":4560, "to":4080}, {"from":4560, "to":4082}, {"from":4560, "to":4084}, {"from":4560, "to":4086}, {"from":4560, "to":4088}, {"from":4560, "to":4090}, {"from":3820, "to":4560}, {"from":3822, "to":4560}, {"from":3824, "to":4560}, {"from":3826, "to":4560}, {"from":3828, "to":4560}, {"from":3830, "to":4560}, {"from":3832, "to":4560}, {"from":3834, "to":4560}, {"from":3816, "to":3805}, {"from":3804, "to":3805}, {"from":3816, "to":3806}, {"from":3814, "to":3807}, {"from":3814, "to":3808}, {"from":3805, "to":3808}, {"from":4102, "to":4101}, {"from":3808, "to":4101}, {"from":3817, "to":4102}, {"from":3818, "to":4102}, {"from":3819, "to":4102}, {"from":3820, "to":4102}, {"from":3821, "to":4102}, {"from":3822, "to":4102}, {"from":3823, "to":4102}, {"from":3824, "to":4102}, {"from":3825, "to":4102}, {"from":3826, "to":4102}, {"from":3827, "to":4102}, {"from":3828, "to":4102}, {"from":3829, "to":4102}, {"from":3830, "to":4102}, {"from":3831, "to":4102}, {"from":3832, "to":4102}, {"from":3833, "to":4102}, {"from":3834, "to":4102}, {"from":4102, "to":3810}, {"from":4104, "to":3811}, {"from":3810, "to":3811}, {"from":4106, "to":4103}, {"from":3836, "to":4104}, {"from":3838, "to":4104}, {"from":3840, "to":4104}, {"from":3842, "to":4104}, {"from":3844, "to":4104}, {"from":3846, "to":4104}, {"from":3848, "to":4104}, {"from":3850, "to":4104}, {"from":3852, "to":4104}, {"from":3854, "to":4104}, {"from":3856, "to":4104}, {"from":3858, "to":4104}, {"from":3860, "to":4104}, {"from":3862, "to":4104}, {"from":3864, "to":4104}, {"from":3866, "to":4104}, {"from":3868, "to":4104}, {"from":3870, "to":4104}, {"from":3872, "to":4104}, {"from":3874, "to":4104}, {"from":3876, "to":4104}, {"from":3878, "to":4104}, {"from":3880, "to":4104}, {"from":3882, "to":4104}, {"from":3884, "to":4104}, {"from":3886, "to":4104}, {"from":3888, "to":4104}, {"from":3890, "to":4104}, {"from":3892, "to":4104}, {"from":3894, "to":4104}, {"from":3896, "to":4104}, {"from":3898, "to":4104}, {"from":3900, "to":4104}, {"from":3902, "to":4104}, {"from":3904, "to":4104}, {"from":3906, "to":4104}, {"from":3908, "to":4104}, {"from":3910, "to":4104}, {"from":3912, "to":4104}, {"from":3914, "to":4104}, {"from":3916, "to":4104}, {"from":3918, "to":4104}, {"from":3920, "to":4104}, {"from":3922, "to":4104}, {"from":3924, "to":4104}, {"from":3926, "to":4104}, {"from":3928, "to":4104}, {"from":3930, "to":4104}, {"from":3932, "to":4104}, {"from":3934, "to":4104}, {"from":3936, "to":4104}, {"from":3938, "to":4104}, {"from":3940, "to":4104}, {"from":3942, "to":4104}, {"from":3944, "to":4104}, {"from":3946, "to":4104}, {"from":3948, "to":4104}, {"from":3950, "to":4104}, {"from":3952, "to":4104}, {"from":3954, "to":4104}, {"from":3956, "to":4104}, {"from":3958, "to":4104}, {"from":3960, "to":4104}, {"from":3962, "to":4104}, {"from":4106, "to":4105}, {"from":3811, "to":4105}, {"from":3963, "to":4106}, {"from":3964, "to":4106}, {"from":3965, "to":4106}, {"from":3966, "to":4106}, {"from":3967, "to":4106}, {"from":3968, "to":4106}, {"from":3969, "to":4106}, {"from":3970, "to":4106}, {"from":3971, "to":4106}, {"from":3972, "to":4106}, {"from":3973, "to":4106}, {"from":3974, "to":4106}, {"from":3975, "to":4106}, {"from":3976, "to":4106}, {"from":3977, "to":4106}, {"from":3978, "to":4106}, {"from":3979, "to":4106}, {"from":3980, "to":4106}, {"from":3981, "to":4106}, {"from":3982, "to":4106}, {"from":3983, "to":4106}, {"from":3984, "to":4106}, {"from":3985, "to":4106}, {"from":3986, "to":4106}, {"from":3987, "to":4106}, {"from":3988, "to":4106}, {"from":3989, "to":4106}, {"from":3990, "to":4106}, {"from":3991, "to":4106}, {"from":3992, "to":4106}, {"from":3993, "to":4106}, {"from":3994, "to":4106}, {"from":3995, "to":4106}, {"from":3996, "to":4106}, {"from":3997, "to":4106}, {"from":3998, "to":4106}, {"from":3999, "to":4106}, {"from":4000, "to":4106}, {"from":4001, "to":4106}, {"from":4002, "to":4106}, {"from":4003, "to":4106}, {"from":4004, "to":4106}, {"from":4005, "to":4106}, {"from":4006, "to":4106}, {"from":4007, "to":4106}, {"from":4008, "to":4106}, {"from":4009, "to":4106}, {"from":4010, "to":4106}, {"from":4011, "to":4106}, {"from":4012, "to":4106}, {"from":4013, "to":4106}, {"from":4014, "to":4106}, {"from":4015, "to":4106}, {"from":4016, "to":4106}, {"from":4017, "to":4106}, {"from":4018, "to":4106}, {"from":4019, "to":4106}, {"from":4020, "to":4106}, {"from":4021, "to":4106}, {"from":4022, "to":4106}, {"from":4023, "to":4106}, {"from":4024, "to":4106}, {"from":4025, "to":4106}, {"from":4026, "to":4106}, {"from":4027, "to":4106}, {"from":4028, "to":4106}, {"from":4029, "to":4106}, {"from":4030, "to":4106}, {"from":4031, "to":4106}, {"from":4032, "to":4106}, {"from":4033, "to":4106}, {"from":4034, "to":4106}, {"from":4035, "to":4106}, {"from":4036, "to":4106}, {"from":4037, "to":4106}, {"from":4038, "to":4106}, {"from":4039, "to":4106}, {"from":4040, "to":4106}, {"from":4041, "to":4106}, {"from":4042, "to":4106}, {"from":4043, "to":4106}, {"from":4044, "to":4106}, {"from":4045, "to":4106}, {"from":4046, "to":4106}, {"from":4047, "to":4106}, {"from":4048, "to":4106}, {"from":4049, "to":4106}, {"from":4050, "to":4106}, {"from":4051, "to":4106}, {"from":4052, "to":4106}, {"from":4053, "to":4106}, {"from":4054, "to":4106}, {"from":4055, "to":4106}, {"from":4056, "to":4106}, {"from":4057, "to":4106}, {"from":4058, "to":4106}, {"from":4059, "to":4106}, {"from":4060, "to":4106}, {"from":4061, "to":4106}, {"from":4062, "to":4106}, {"from":4063, "to":4106}, {"from":4064, "to":4106}, {"from":4065, "to":4106}, {"from":4066, "to":4106}, {"from":4067, "to":4106}, {"from":4068, "to":4106}, {"from":4069, "to":4106}, {"from":4070, "to":4106}, {"from":4071, "to":4106}, {"from":4072, "to":4106}, {"from":4073, "to":4106}, {"from":4074, "to":4106}, {"from":4075, "to":4106}, {"from":4076, "to":4106}, {"from":4077, "to":4106}, {"from":4078, "to":4106}, {"from":4079, "to":4106}, {"from":4080, "to":4106}, {"from":4081, "to":4106}, {"from":4082, "to":4106}, {"from":4083, "to":4106}, {"from":4084, "to":4106}, {"from":4085, "to":4106}, {"from":4086, "to":4106}, {"from":4087, "to":4106}, {"from":4088, "to":4106}, {"from":4089, "to":4106}, {"from":4090, "to":4106}, {"from":4104, "to":3814}, {"from":4108, "to":4107}, {"from":3807, "to":4107}, {"from":4091, "to":4108}, {"from":4092, "to":4108}, {"from":4093, "to":4108}, {"from":4094, "to":4108}, {"from":4095, "to":4108}, {"from":4096, "to":4108}, {"from":4097, "to":4108}, {"from":4098, "to":4108}, {"from":4099, "to":4108}, {"from":4100, "to":4108}, {"from":4108, "to":3816}, {"from":4101, "to":3817}, {"from":4101, "to":3818}, {"from":3817, "to":3819}, {"from":3818, "to":3819}, {"from":3817, "to":3820}, {"from":3818, "to":3820}, {"from":3817, "to":3821}, {"from":3818, "to":3821}, {"from":3817, "to":3822}, {"from":3818, "to":3822}, {"from":3817, "to":3823}, {"from":3818, "to":3823}, {"from":3817, "to":3824}, {"from":3818, "to":3824}, {"from":3817, "to":3825}, {"from":3818, "to":3825}, {"from":3817, "to":3826}, {"from":3818, "to":3826}, {"from":3817, "to":3827}, {"from":3818, "to":3827}, {"from":3817, "to":3828}, {"from":3818, "to":3828}, {"from":3817, "to":3829}, {"from":3818, "to":3829}, {"from":3817, "to":3830}, {"from":3818, "to":3830}, {"from":3817, "to":3831}, {"from":3818, "to":3831}, {"from":3817, "to":3832}, {"from":3818, "to":3832}, {"from":3817, "to":3833}, {"from":3818, "to":3833}, {"from":3817, "to":3834}, {"from":3818, "to":3834}, {"from":4103, "to":3835}, {"from":3835, "to":3836}, {"from":4103, "to":3837}, {"from":3837, "to":3838}, {"from":4103, "to":3839}, {"from":3839, "to":3840}, {"from":4103, "to":3841}, {"from":3841, "to":3842}, {"from":4103, "to":3843}, {"from":3843, "to":3844}, {"from":4103, "to":3845}, {"from":3845, "to":3846}, {"from":4103, "to":3847}, {"from":3847, "to":3848}, {"from":4103, "to":3849}, {"from":3849, "to":3850}, {"from":4103, "to":3851}, {"from":3851, "to":3852}, {"from":4103, "to":3853}, {"from":3853, "to":3854}, {"from":4103, "to":3855}, {"from":3855, "to":3856}, {"from":4103, "to":3857}, {"from":3857, "to":3858}, {"from":4103, "to":3859}, {"from":3859, "to":3860}, {"from":4103, "to":3861}, {"from":3861, "to":3862}, {"from":4103, "to":3863}, {"from":3863, "to":3864}, {"from":4103, "to":3865}, {"from":3865, "to":3866}, {"from":4103, "to":3867}, {"from":3867, "to":3868}, {"from":4103, "to":3869}, {"from":3869, "to":3870}, {"from":4103, "to":3871}, {"from":3871, "to":3872}, {"from":4103, "to":3873}, {"from":3873, "to":3874}, {"from":4103, "to":3875}, {"from":3875, "to":3876}, {"from":4103, "to":3877}, {"from":3877, "to":3878}, {"from":4103, "to":3879}, {"from":3879, "to":3880}, {"from":4103, "to":3881}, {"from":3881, "to":3882}, {"from":4103, "to":3883}, {"from":3883, "to":3884}, {"from":4103, "to":3885}, {"from":3885, "to":3886}, {"from":4103, "to":3887}, {"from":3887, "to":3888}, {"from":4103, "to":3889}, {"from":3889, "to":3890}, {"from":4103, "to":3891}, {"from":3891, "to":3892}, {"from":4103, "to":3893}, {"from":3893, "to":3894}, {"from":4103, "to":3895}, {"from":3895, "to":3896}, {"from":4103, "to":3897}, {"from":3897, "to":3898}, {"from":4103, "to":3899}, {"from":3899, "to":3900}, {"from":4103, "to":3901}, {"from":3901, "to":3902}, {"from":4103, "to":3903}, {"from":3903, "to":3904}, {"from":4103, "to":3905}, {"from":3905, "to":3906}, {"from":4103, "to":3907}, {"from":3907, "to":3908}, {"from":4103, "to":3909}, {"from":3909, "to":3910}, {"from":4103, "to":3911}, {"from":3911, "to":3912}, {"from":4103, "to":3913}, {"from":3913, "to":3914}, {"from":4103, "to":3915}, {"from":3915, "to":3916}, {"from":4103, "to":3917}, {"from":3917, "to":3918}, {"from":4103, "to":3919}, {"from":3919, "to":3920}, {"from":4103, "to":3921}, {"from":3921, "to":3922}, {"from":4103, "to":3923}, {"from":3923, "to":3924}, {"from":4103, "to":3925}, {"from":3925, "to":3926}, {"from":4103, "to":3927}, {"from":3927, "to":3928}, {"from":4103, "to":3929}, {"from":3929, "to":3930}, {"from":4103, "to":3931}, {"from":3931, "to":3932}, {"from":4103, "to":3933}, {"from":3933, "to":3934}, {"from":4103, "to":3935}, {"from":3935, "to":3936}, {"from":4103, "to":3937}, {"from":3937, "to":3938}, {"from":4103, "to":3939}, {"from":3939, "to":3940}, {"from":4103, "to":3941}, {"from":3941, "to":3942}, {"from":4103, "to":3943}, {"from":3943, "to":3944}, {"from":4103, "to":3945}, {"from":3945, "to":3946}, {"from":4103, "to":3947}, {"from":3947, "to":3948}, {"from":4103, "to":3949}, {"from":3949, "to":3950}, {"from":4103, "to":3951}, {"from":3951, "to":3952}, {"from":4103, "to":3953}, {"from":3953, "to":3954}, {"from":4103, "to":3955}, {"from":3955, "to":3956}, {"from":4103, "to":3957}, {"from":3957, "to":3958}, {"from":4103, "to":3959}, {"from":3959, "to":3960}, {"from":4103, "to":3961}, {"from":3961, "to":3962}, {"from":4105, "to":3963}, {"from":4105, "to":3964}, {"from":4105, "to":3965}, {"from":4105, "to":3966}, {"from":4105, "to":3967}, {"from":4105, "to":3968}, {"from":4105, "to":3969}, {"from":4105, "to":3970}, {"from":4105, "to":3971}, {"from":4105, "to":3972}, {"from":4105, "to":3973}, {"from":4105, "to":3974}, {"from":4105, "to":3975}, {"from":4105, "to":3976}, {"from":4105, "to":3977}, {"from":4105, "to":3978}, {"from":4105, "to":3979}, {"from":4105, "to":3980}, {"from":4105, "to":3981}, {"from":4105, "to":3982}, {"from":4105, "to":3983}, {"from":4105, "to":3984}, {"from":4105, "to":3985}, {"from":4105, "to":3986}, {"from":4105, "to":3987}, {"from":4105, "to":3988}, {"from":4105, "to":3989}, {"from":4105, "to":3990}, {"from":4105, "to":3991}, {"from":4105, "to":3992}, {"from":4105, "to":3993}, {"from":4105, "to":3994}, {"from":4105, "to":3995}, {"from":4105, "to":3996}, {"from":4105, "to":3997}, {"from":4105, "to":3998}, {"from":4105, "to":3999}, {"from":4105, "to":4000}, {"from":4105, "to":4001}, {"from":4105, "to":4002}, {"from":4105, "to":4003}, {"from":4105, "to":4004}, {"from":4105, "to":4005}, {"from":4105, "to":4006}, {"from":4105, "to":4007}, {"from":4105, "to":4008}, {"from":4105, "to":4009}, {"from":4105, "to":4010}, {"from":4105, "to":4011}, {"from":4105, "to":4012}, {"from":4105, "to":4013}, {"from":4105, "to":4014}, {"from":4105, "to":4015}, {"from":4105, "to":4016}, {"from":4105, "to":4017}, {"from":4105, "to":4018}, {"from":4105, "to":4019}, {"from":4105, "to":4020}, {"from":4105, "to":4021}, {"from":4105, "to":4022}, {"from":4105, "to":4023}, {"from":4105, "to":4024}, {"from":4105, "to":4025}, {"from":4105, "to":4026}, {"from":4105, "to":4027}, {"from":4105, "to":4028}, {"from":4105, "to":4029}, {"from":4105, "to":4030}, {"from":4105, "to":4031}, {"from":4105, "to":4032}, {"from":4105, "to":4033}, {"from":4105, "to":4034}, {"from":4105, "to":4035}, {"from":4105, "to":4036}, {"from":4105, "to":4037}, {"from":4105, "to":4038}, {"from":4105, "to":4039}, {"from":4105, "to":4040}, {"from":4105, "to":4041}, {"from":4105, "to":4042}, {"from":4105, "to":4043}, {"from":4105, "to":4044}, {"from":4105, "to":4045}, {"from":4105, "to":4046}, {"from":4105, "to":4047}, {"from":4105, "to":4048}, {"from":4105, "to":4049}, {"from":4105, "to":4050}, {"from":4105, "to":4051}, {"from":4105, "to":4052}, {"from":4105, "to":4053}, {"from":4105, "to":4054}, {"from":4105, "to":4055}, {"from":4105, "to":4056}, {"from":4105, "to":4057}, {"from":4105, "to":4058}, {"from":4105, "to":4059}, {"from":4105, "to":4060}, {"from":4105, "to":4061}, {"from":4105, "to":4062}, {"from":4105, "to":4063}, {"from":4105, "to":4064}, {"from":4105, "to":4065}, {"from":4105, "to":4066}, {"from":4105, "to":4067}, {"from":4105, "to":4068}, {"from":4105, "to":4069}, {"from":4105, "to":4070}, {"from":4105, "to":4071}, {"from":4105, "to":4072}, {"from":4105, "to":4073}, {"from":4105, "to":4074}, {"from":4105, "to":4075}, {"from":4105, "to":4076}, {"from":4105, "to":4077}, {"from":4105, "to":4078}, {"from":4105, "to":4079}, {"from":4105, "to":4080}, {"from":4105, "to":4081}, {"from":4105, "to":4082}, {"from":4105, "to":4083}, {"from":4105, "to":4084}, {"from":4105, "to":4085}, {"from":4105, "to":4086}, {"from":4105, "to":4087}, {"from":4105, "to":4088}, {"from":4105, "to":4089}, {"from":4105, "to":4090}, {"from":4107, "to":4091}, {"from":4091, "to":4092}, {"from":4091, "to":4093}, {"from":4091, "to":4094}, {"from":4091, "to":4095}, {"from":4091, "to":4096}, {"from":4091, "to":4097}, {"from":4091, "to":4098}, {"from":4091, "to":4099}, {"from":4092, "to":4100}, {"from":4093, "to":4100}, {"from":4094, "to":4100}, {"from":4095, "to":4100}, {"from":4096, "to":4100}, {"from":4097, "to":4100}, {"from":4098, "to":4100}, {"from":4099, "to":4100}, {"from":952, "to":3818}, {"from":4100, "to":952}, {"from":952, "to":4091}, {"from":952, "to":3817}]};
var loopsJSON={"columns":["", "Pipelined", "II", "Speculated iterations", "Details"], "children":[{"name":"Kernel: gemm0", "data":["", "", ""], "debug":[[{"filename":"Unknown location", "line":0}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: gemm0.B9"}, {"type":"text", "text":"Use the %L report to view more details", "links":[{"view":"Fmax II Report"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/ipp1476408832230.html"}]}], "children":[{"name":"gemm0.B1", "data":["No", "n/a", "n/a"], "debug":[[{"filename":"Unknown location", "line":0}]], "details":[{"type":"brief", "text":"Pipelining disabled"}, {"type":"text", "text":"Loop not pipelined due to:", "details":[{"type":"text", "text":"Loop annotated with #pragma disable_loop_pipelining."}]}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: 1 due to not being pipelined"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/rfr1469543500580.html"}]}], "children":[{"name":"gemm0.B4", "data":["No", "n/a", "n/a"], "debug":[[{"filename":"Unknown location", "line":0}]], "details":[{"type":"brief", "text":"Pipelining disabled"}, {"type":"text", "text":"Loop not pipelined due to:", "details":[{"type":"text", "text":"Loop annotated with #pragma disable_loop_pipelining."}]}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: 1 due to not being pipelined"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/rfr1469543500580.html"}]}], "children":[{"name":"gemm0.B5", "data":["Yes", "~1", "4"], "debug":[[{"filename":"Unknown location", "line":0}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/wfa1476380079940.html"}]}], "children":[]}, {"name":"gemm0.B7", "data":["Yes", ">=1", "4"], "debug":[[{"filename":"Unknown location", "line":0}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/rfr1469543500580.html"}]}], "children":[{"name":"gemm0.B9", "data":["Yes", "1", "n/a"], "debug":[[{"filename":"Unknown location", "line":0}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Stallable instruction: None"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/wfa1476380079940.html"}]}], "children":[]}]}]}, {"name":"gemm0.B11", "data":["Yes", "~1", "4"], "debug":[[{"filename":"Unknown location", "line":0}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"Store Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/wfa1476380079940.html"}]}], "children":[]}]}]}, {"name":"Kernel: gemm1", "data":["", "", ""], "debug":[[{"filename":"Unknown location", "line":0}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: gemm1.B9"}, {"type":"text", "text":"Use the %L report to view more details", "links":[{"view":"Fmax II Report"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/ipp1476408832230.html"}]}], "children":[{"name":"gemm1.B1", "data":["No", "n/a", "n/a"], "debug":[[{"filename":"Unknown location", "line":0}]], "details":[{"type":"brief", "text":"Pipelining disabled"}, {"type":"text", "text":"Loop not pipelined due to:", "details":[{"type":"text", "text":"Loop annotated with #pragma disable_loop_pipelining."}]}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: 1 due to not being pipelined"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/rfr1469543500580.html"}]}], "children":[{"name":"gemm1.B4", "data":["No", "n/a", "n/a"], "debug":[[{"filename":"Unknown location", "line":0}]], "details":[{"type":"brief", "text":"Pipelining disabled"}, {"type":"text", "text":"Loop not pipelined due to:", "details":[{"type":"text", "text":"Loop annotated with #pragma disable_loop_pipelining."}]}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: 1 due to not being pipelined"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/rfr1469543500580.html"}]}], "children":[{"name":"gemm1.B5", "data":["Yes", "~1", "4"], "debug":[[{"filename":"Unknown location", "line":0}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/wfa1476380079940.html"}]}], "children":[]}, {"name":"gemm1.B7", "data":["Yes", ">=1", "4"], "debug":[[{"filename":"Unknown location", "line":0}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/rfr1469543500580.html"}]}], "children":[{"name":"gemm1.B9", "data":["Yes", "1", "n/a"], "debug":[[{"filename":"Unknown location", "line":0}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Stallable instruction: None"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/wfa1476380079940.html"}]}], "children":[]}]}]}, {"name":"gemm1.B11", "data":["Yes", "~1", "4"], "debug":[[{"filename":"Unknown location", "line":0}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"Store Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/wfa1476380079940.html"}]}], "children":[]}]}]}, {"name":"Kernel: gemm2", "data":["", "", ""], "debug":[[{"filename":"Unknown location", "line":0}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: gemm2.B9"}, {"type":"text", "text":"Use the %L report to view more details", "links":[{"view":"Fmax II Report"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/ipp1476408832230.html"}]}], "children":[{"name":"gemm2.B1", "data":["No", "n/a", "n/a"], "debug":[[{"filename":"Unknown location", "line":0}]], "details":[{"type":"brief", "text":"Pipelining disabled"}, {"type":"text", "text":"Loop not pipelined due to:", "details":[{"type":"text", "text":"Loop annotated with #pragma disable_loop_pipelining."}]}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: 1 due to not being pipelined"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/rfr1469543500580.html"}]}], "children":[{"name":"gemm2.B4", "data":["No", "n/a", "n/a"], "debug":[[{"filename":"Unknown location", "line":0}]], "details":[{"type":"brief", "text":"Pipelining disabled"}, {"type":"text", "text":"Loop not pipelined due to:", "details":[{"type":"text", "text":"Loop annotated with #pragma disable_loop_pipelining."}]}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: 1 due to not being pipelined"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/rfr1469543500580.html"}]}], "children":[{"name":"gemm2.B5", "data":["Yes", "~1", "4"], "debug":[[{"filename":"Unknown location", "line":0}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/wfa1476380079940.html"}]}], "children":[]}, {"name":"gemm2.B7", "data":["Yes", ">=1", "4"], "debug":[[{"filename":"Unknown location", "line":0}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/rfr1469543500580.html"}]}], "children":[{"name":"gemm2.B9", "data":["Yes", "1", "n/a"], "debug":[[{"filename":"Unknown location", "line":0}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Stallable instruction: None"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/wfa1476380079940.html"}]}], "children":[]}]}]}, {"name":"gemm2.B11", "data":["Yes", "~1", "4"], "debug":[[{"filename":"Unknown location", "line":0}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"Store Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/wfa1476380079940.html"}]}], "children":[]}]}]}, {"name":"Kernel: gemm3", "data":["", "", ""], "debug":[[{"filename":"Unknown location", "line":0}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: gemm3.B9"}, {"type":"text", "text":"Use the %L report to view more details", "links":[{"view":"Fmax II Report"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/ipp1476408832230.html"}]}], "children":[{"name":"gemm3.B1", "data":["No", "n/a", "n/a"], "debug":[[{"filename":"Unknown location", "line":0}]], "details":[{"type":"brief", "text":"Pipelining disabled"}, {"type":"text", "text":"Loop not pipelined due to:", "details":[{"type":"text", "text":"Loop annotated with #pragma disable_loop_pipelining."}]}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: 1 due to not being pipelined"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/rfr1469543500580.html"}]}], "children":[{"name":"gemm3.B4", "data":["No", "n/a", "n/a"], "debug":[[{"filename":"Unknown location", "line":0}]], "details":[{"type":"brief", "text":"Pipelining disabled"}, {"type":"text", "text":"Loop not pipelined due to:", "details":[{"type":"text", "text":"Loop annotated with #pragma disable_loop_pipelining."}]}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: 1 due to not being pipelined"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/rfr1469543500580.html"}]}], "children":[{"name":"gemm3.B5", "data":["Yes", "~1", "4"], "debug":[[{"filename":"Unknown location", "line":0}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/wfa1476380079940.html"}]}], "children":[]}, {"name":"gemm3.B7", "data":["Yes", ">=1", "4"], "debug":[[{"filename":"Unknown location", "line":0}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/rfr1469543500580.html"}]}], "children":[{"name":"gemm3.B9", "data":["Yes", "1", "n/a"], "debug":[[{"filename":"Unknown location", "line":0}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Stallable instruction: None"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/wfa1476380079940.html"}]}], "children":[]}]}]}, {"name":"gemm3.B11", "data":["Yes", "~1", "4"], "debug":[[{"filename":"Unknown location", "line":0}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"Store Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/wfa1476380079940.html"}]}], "children":[]}]}]}, {"name":"Kernel: gemm4", "data":["", "", ""], "debug":[[{"filename":"Unknown location", "line":0}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: gemm4.B9"}, {"type":"text", "text":"Use the %L report to view more details", "links":[{"view":"Fmax II Report"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/ipp1476408832230.html"}]}], "children":[{"name":"gemm4.B1", "data":["No", "n/a", "n/a"], "debug":[[{"filename":"Unknown location", "line":0}]], "details":[{"type":"brief", "text":"Pipelining disabled"}, {"type":"text", "text":"Loop not pipelined due to:", "details":[{"type":"text", "text":"Loop annotated with #pragma disable_loop_pipelining."}]}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: 1 due to not being pipelined"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/rfr1469543500580.html"}]}], "children":[{"name":"gemm4.B4", "data":["No", "n/a", "n/a"], "debug":[[{"filename":"Unknown location", "line":0}]], "details":[{"type":"brief", "text":"Pipelining disabled"}, {"type":"text", "text":"Loop not pipelined due to:", "details":[{"type":"text", "text":"Loop annotated with #pragma disable_loop_pipelining."}]}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: 1 due to not being pipelined"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/rfr1469543500580.html"}]}], "children":[{"name":"gemm4.B5", "data":["Yes", "~1", "4"], "debug":[[{"filename":"Unknown location", "line":0}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/wfa1476380079940.html"}]}], "children":[]}, {"name":"gemm4.B7", "data":["Yes", ">=1", "4"], "debug":[[{"filename":"Unknown location", "line":0}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/rfr1469543500580.html"}]}], "children":[{"name":"gemm4.B9", "data":["Yes", "1", "n/a"], "debug":[[{"filename":"Unknown location", "line":0}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Stallable instruction: None"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/wfa1476380079940.html"}]}], "children":[]}]}]}, {"name":"gemm4.B11", "data":["Yes", "~1", "4"], "debug":[[{"filename":"Unknown location", "line":0}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}, {"type":"text", "text":"Store Operation (%L)", "links":[{"filename":"Unknown location", "line":"0"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"file:////cm/shared/opt/intelFPGA_pro/21.2.0/hld/aoc_help_pages/wfa1476380079940.html"}]}], "children":[]}]}]}]};
var loop_attrJSON={"name":"loop_attributes", "id":4294967295, "nodes":[{"name":"gemm0", "id":1459218592, "clk":"No", "fmax":"480.00", "type":"kernel", "children":[{"name":"gemm0.B0", "id":1435822352, "af":"480.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"7.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}, {"name":"gemm0.B1", "id":1435716128, "af":"480.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"n/a", "ll":"1", "lt":"15.000000", "mi":"n/a", "pl":"No", "tc":"0", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: disabled.", "details":[{"type":"text", "text":"Hyper-Optimized loop structure is disabled due to loop not pipelined"}]}], "type":"loop", "children":[{"name":"gemm0.B4", "id":1435053376, "af":"480.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"n/a", "ll":"2", "lt":"6.000000", "mi":"n/a", "pl":"No", "tc":"0", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: disabled.", "details":[{"type":"text", "text":"Hyper-Optimized loop structure is disabled due to loop not pipelined"}]}], "type":"loop", "children":[{"name":"gemm0.B5", "id":1435053456, "af":"480.00", "br":"1", "ci":"0", "fo":"Enabled", "ii":"1", "ll":"3", "lt":"231.000000", "mi":"1", "pl":"Yes", "tc":"512", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: enabled."}], "type":"loop"}, {"name":"gemm0.B6", "id":1435053536, "af":"480.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"3", "lt":"0.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}, {"name":"gemm0.B7", "id":1435693616, "af":"480.00", "br":"0", "ci":"0", "fo":"Enabled", "ii":"1", "ll":"3", "lt":"8.000000", "mi":"1", "pl":"Yes", "tc":"0", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: enabled."}], "type":"loop", "children":[{"name":"gemm0.B9", "id":1435693776, "af":"432.00", "br":"1", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"4", "lt":"32.000000", "mi":"1", "pl":"Yes", "tc":"64", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: disabled.", "details":[{"type":"text", "text":"Hyper-Optimized loop structure is disabled due to hardened fp accumulator"}]}], "type":"loop"}]}, {"name":"gemm0.B8", "id":1435693696, "af":"480.00", "br":"1", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"3", "lt":"18.000000", "mi":"n/a", "pl":"Yes", "tc":"64", "tn":"1", "type":"bb"}]}, {"name":"gemm0.B10", "id":1435693856, "af":"480.00", "br":"1", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"2", "lt":"7.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}, {"name":"gemm0.B3", "id":1435053296, "af":"480.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"2", "lt":"5.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}, {"name":"gemm0.B11", "id":1435693936, "af":"480.00", "br":"1", "ci":"0", "fo":"Enabled", "ii":"1", "ll":"2", "lt":"243.000000", "mi":"1", "pl":"Yes", "tc":"512", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: enabled."}], "type":"loop"}]}, {"name":"gemm0.B12", "id":1435694016, "af":"480.00", "br":"1", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"8.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}, {"name":"gemm0.B2", "id":1435053216, "af":"480.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"1.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}]}, {"name":"gemm1", "id":1579728048, "clk":"No", "fmax":"480.00", "type":"kernel", "children":[{"name":"gemm1.B0", "id":1435889200, "af":"480.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"7.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}, {"name":"gemm1.B1", "id":1436851536, "af":"480.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"n/a", "ll":"1", "lt":"15.000000", "mi":"n/a", "pl":"No", "tc":"0", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: disabled.", "details":[{"type":"text", "text":"Hyper-Optimized loop structure is disabled due to loop not pipelined"}]}], "type":"loop", "children":[{"name":"gemm1.B4", "id":1436851776, "af":"480.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"n/a", "ll":"2", "lt":"6.000000", "mi":"n/a", "pl":"No", "tc":"0", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: disabled.", "details":[{"type":"text", "text":"Hyper-Optimized loop structure is disabled due to loop not pipelined"}]}], "type":"loop", "children":[{"name":"gemm1.B5", "id":1436851856, "af":"480.00", "br":"1", "ci":"0", "fo":"Enabled", "ii":"1", "ll":"3", "lt":"231.000000", "mi":"1", "pl":"Yes", "tc":"512", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: enabled."}], "type":"loop"}, {"name":"gemm1.B6", "id":1436851936, "af":"480.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"3", "lt":"0.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}, {"name":"gemm1.B7", "id":1436852016, "af":"480.00", "br":"0", "ci":"0", "fo":"Enabled", "ii":"1", "ll":"3", "lt":"8.000000", "mi":"1", "pl":"Yes", "tc":"0", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: enabled."}], "type":"loop", "children":[{"name":"gemm1.B9", "id":1436852176, "af":"432.00", "br":"1", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"4", "lt":"32.000000", "mi":"1", "pl":"Yes", "tc":"64", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: disabled.", "details":[{"type":"text", "text":"Hyper-Optimized loop structure is disabled due to hardened fp accumulator"}]}], "type":"loop"}]}, {"name":"gemm1.B8", "id":1436852096, "af":"480.00", "br":"1", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"3", "lt":"18.000000", "mi":"n/a", "pl":"Yes", "tc":"64", "tn":"1", "type":"bb"}]}, {"name":"gemm1.B10", "id":1436852256, "af":"480.00", "br":"1", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"2", "lt":"7.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}, {"name":"gemm1.B3", "id":1436851696, "af":"480.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"2", "lt":"5.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}, {"name":"gemm1.B11", "id":1436852336, "af":"480.00", "br":"1", "ci":"0", "fo":"Enabled", "ii":"1", "ll":"2", "lt":"243.000000", "mi":"1", "pl":"Yes", "tc":"512", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: enabled."}], "type":"loop"}]}, {"name":"gemm1.B12", "id":1436852416, "af":"480.00", "br":"1", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"8.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}, {"name":"gemm1.B2", "id":1436851616, "af":"480.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"1.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}]}, {"name":"gemm2", "id":1811192320, "clk":"No", "fmax":"480.00", "type":"kernel", "children":[{"name":"gemm2.B0", "id":1437538320, "af":"480.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"7.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}, {"name":"gemm2.B1", "id":1437680096, "af":"480.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"n/a", "ll":"1", "lt":"15.000000", "mi":"n/a", "pl":"No", "tc":"0", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: disabled.", "details":[{"type":"text", "text":"Hyper-Optimized loop structure is disabled due to loop not pipelined"}]}], "type":"loop", "children":[{"name":"gemm2.B4", "id":1436854688, "af":"480.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"n/a", "ll":"2", "lt":"6.000000", "mi":"n/a", "pl":"No", "tc":"0", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: disabled.", "details":[{"type":"text", "text":"Hyper-Optimized loop structure is disabled due to loop not pipelined"}]}], "type":"loop", "children":[{"name":"gemm2.B5", "id":1436854768, "af":"480.00", "br":"1", "ci":"0", "fo":"Enabled", "ii":"1", "ll":"3", "lt":"231.000000", "mi":"1", "pl":"Yes", "tc":"512", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: enabled."}], "type":"loop"}, {"name":"gemm2.B6", "id":1436854848, "af":"480.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"3", "lt":"0.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}, {"name":"gemm2.B7", "id":1436854928, "af":"480.00", "br":"0", "ci":"0", "fo":"Enabled", "ii":"1", "ll":"3", "lt":"8.000000", "mi":"1", "pl":"Yes", "tc":"0", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: enabled."}], "type":"loop", "children":[{"name":"gemm2.B9", "id":1436855088, "af":"432.00", "br":"1", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"4", "lt":"32.000000", "mi":"1", "pl":"Yes", "tc":"64", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: disabled.", "details":[{"type":"text", "text":"Hyper-Optimized loop structure is disabled due to hardened fp accumulator"}]}], "type":"loop"}]}, {"name":"gemm2.B8", "id":1436855008, "af":"480.00", "br":"1", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"3", "lt":"18.000000", "mi":"n/a", "pl":"Yes", "tc":"64", "tn":"1", "type":"bb"}]}, {"name":"gemm2.B10", "id":1436855168, "af":"480.00", "br":"1", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"2", "lt":"7.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}, {"name":"gemm2.B3", "id":1436854608, "af":"480.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"2", "lt":"5.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}, {"name":"gemm2.B11", "id":1436855248, "af":"480.00", "br":"1", "ci":"0", "fo":"Enabled", "ii":"1", "ll":"2", "lt":"243.000000", "mi":"1", "pl":"Yes", "tc":"512", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: enabled."}], "type":"loop"}]}, {"name":"gemm2.B12", "id":1436855328, "af":"480.00", "br":"1", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"8.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}, {"name":"gemm2.B2", "id":1436854528, "af":"480.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"1.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}]}, {"name":"gemm3", "id":2067593312, "clk":"No", "fmax":"480.00", "type":"kernel", "children":[{"name":"gemm3.B0", "id":1438369200, "af":"480.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"7.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}, {"name":"gemm3.B1", "id":1438576464, "af":"480.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"n/a", "ll":"1", "lt":"15.000000", "mi":"n/a", "pl":"No", "tc":"0", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: disabled.", "details":[{"type":"text", "text":"Hyper-Optimized loop structure is disabled due to loop not pipelined"}]}], "type":"loop", "children":[{"name":"gemm3.B4", "id":1438577568, "af":"480.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"n/a", "ll":"2", "lt":"6.000000", "mi":"n/a", "pl":"No", "tc":"0", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: disabled.", "details":[{"type":"text", "text":"Hyper-Optimized loop structure is disabled due to loop not pipelined"}]}], "type":"loop", "children":[{"name":"gemm3.B5", "id":1438577648, "af":"480.00", "br":"1", "ci":"0", "fo":"Enabled", "ii":"1", "ll":"3", "lt":"231.000000", "mi":"1", "pl":"Yes", "tc":"512", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: enabled."}], "type":"loop"}, {"name":"gemm3.B6", "id":1438577728, "af":"480.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"3", "lt":"0.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}, {"name":"gemm3.B7", "id":1438577808, "af":"480.00", "br":"0", "ci":"0", "fo":"Enabled", "ii":"1", "ll":"3", "lt":"8.000000", "mi":"1", "pl":"Yes", "tc":"0", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: enabled."}], "type":"loop", "children":[{"name":"gemm3.B9", "id":1438577968, "af":"432.00", "br":"1", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"4", "lt":"32.000000", "mi":"1", "pl":"Yes", "tc":"64", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: disabled.", "details":[{"type":"text", "text":"Hyper-Optimized loop structure is disabled due to hardened fp accumulator"}]}], "type":"loop"}]}, {"name":"gemm3.B8", "id":1438577888, "af":"480.00", "br":"1", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"3", "lt":"18.000000", "mi":"n/a", "pl":"Yes", "tc":"64", "tn":"1", "type":"bb"}]}, {"name":"gemm3.B10", "id":1438578048, "af":"480.00", "br":"1", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"2", "lt":"7.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}, {"name":"gemm3.B3", "id":1438577488, "af":"480.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"2", "lt":"5.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}, {"name":"gemm3.B11", "id":1438578128, "af":"480.00", "br":"1", "ci":"0", "fo":"Enabled", "ii":"1", "ll":"2", "lt":"243.000000", "mi":"1", "pl":"Yes", "tc":"512", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: enabled."}], "type":"loop"}]}, {"name":"gemm3.B12", "id":1438578208, "af":"480.00", "br":"1", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"8.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}, {"name":"gemm3.B2", "id":1438577408, "af":"480.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"1.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}]}, {"name":"gemm4", "id":2310027840, "clk":"No", "fmax":"480.00", "type":"kernel", "children":[{"name":"gemm4.B0", "id":1438621152, "af":"480.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"7.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}, {"name":"gemm4.B1", "id":1439463856, "af":"480.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"n/a", "ll":"1", "lt":"15.000000", "mi":"n/a", "pl":"No", "tc":"0", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: disabled.", "details":[{"type":"text", "text":"Hyper-Optimized loop structure is disabled due to loop not pipelined"}]}], "type":"loop", "children":[{"name":"gemm4.B4", "id":1437681344, "af":"480.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"n/a", "ll":"2", "lt":"6.000000", "mi":"n/a", "pl":"No", "tc":"0", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: disabled.", "details":[{"type":"text", "text":"Hyper-Optimized loop structure is disabled due to loop not pipelined"}]}], "type":"loop", "children":[{"name":"gemm4.B5", "id":1437681424, "af":"480.00", "br":"1", "ci":"0", "fo":"Enabled", "ii":"1", "ll":"3", "lt":"231.000000", "mi":"1", "pl":"Yes", "tc":"512", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: enabled."}], "type":"loop"}, {"name":"gemm4.B6", "id":1437681504, "af":"480.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"3", "lt":"0.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}, {"name":"gemm4.B7", "id":1437681584, "af":"480.00", "br":"0", "ci":"0", "fo":"Enabled", "ii":"1", "ll":"3", "lt":"8.000000", "mi":"1", "pl":"Yes", "tc":"0", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: enabled."}], "type":"loop", "children":[{"name":"gemm4.B9", "id":1437681744, "af":"432.00", "br":"1", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"4", "lt":"32.000000", "mi":"1", "pl":"Yes", "tc":"64", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: disabled.", "details":[{"type":"text", "text":"Hyper-Optimized loop structure is disabled due to hardened fp accumulator"}]}], "type":"loop"}]}, {"name":"gemm4.B8", "id":1437681664, "af":"480.00", "br":"1", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"3", "lt":"18.000000", "mi":"n/a", "pl":"Yes", "tc":"64", "tn":"1", "type":"bb"}]}, {"name":"gemm4.B10", "id":1437681824, "af":"480.00", "br":"1", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"2", "lt":"7.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}, {"name":"gemm4.B3", "id":1437681264, "af":"480.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"2", "lt":"5.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}, {"name":"gemm4.B11", "id":1437681904, "af":"480.00", "br":"1", "ci":"0", "fo":"Enabled", "ii":"1", "ll":"2", "lt":"243.000000", "mi":"1", "pl":"Yes", "tc":"512", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: enabled."}], "type":"loop"}]}, {"name":"gemm4.B12", "id":1437681984, "af":"480.00", "br":"1", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"8.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}, {"name":"gemm4.B2", "id":1437681184, "af":"480.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"1.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}]}]};
var summaryJSON={"performanceSummary":{"name":"Kernel Summary", "columns":["Kernel Name", "Kernel Type", "Autorun", "Workgroup Size", "# Compute Units", "Hyper-Optimized Handshaking"], "children":[{"name":"gemm0", "data":["Single work-item", "No", [1, 1, 1], 1, "Off"], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}, {"type":"text", "text":"Hyper-optimized handshaking disabled due to loop orchestration compiler optimization being disabled in loop gemm0.B1."}], "debug":[[{"filename":"", "line":0}]]}, {"name":"gemm1", "data":["Single work-item", "No", [1, 1, 1], 1, "Off"], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}, {"type":"text", "text":"Hyper-optimized handshaking disabled due to instruction in Kernel gemm0"}], "debug":[[{"filename":"", "line":0}]]}, {"name":"gemm2", "data":["Single work-item", "No", [1, 1, 1], 1, "Off"], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}, {"type":"text", "text":"Hyper-optimized handshaking disabled due to instruction in Kernel gemm0"}], "debug":[[{"filename":"", "line":0}]]}, {"name":"gemm3", "data":["Single work-item", "No", [1, 1, 1], 1, "Off"], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}, {"type":"text", "text":"Hyper-optimized handshaking disabled due to instruction in Kernel gemm0"}], "debug":[[{"filename":"", "line":0}]]}, {"name":"gemm4", "data":["Single work-item", "No", [1, 1, 1], 1, "Off"], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}, {"type":"text", "text":"Hyper-optimized handshaking disabled due to instruction in Kernel gemm0"}], "debug":[[{"filename":"", "line":0}]]}]}, "estimatedResources":{"name":"Estimated Resource Usage", "columns":["Kernel Name", "ALUTs ", "FFs  ", "RAMs ", "DSPs ", "MLABs"], "children":[{"name":"gemm0", "data":[18648, 47635, 1605, 663.5, 617], "debug":[[{"filename":"", "line":0}]]}, {"name":"gemm1", "data":[18648, 47635, 1605, 663.5, 617], "debug":[[{"filename":"", "line":0}]]}, {"name":"gemm2", "data":[18648, 47635, 1605, 663.5, 617], "debug":[[{"filename":"", "line":0}]]}, {"name":"gemm3", "data":[18648, 47635, 1605, 663.5, 617], "debug":[[{"filename":"", "line":0}]]}, {"name":"gemm4", "data":[18648, 47635, 1605, 663.5, 617], "debug":[[{"filename":"", "line":0}]]}, {"name":"Kernel Subtotal", "classes":["summary-highlight", "nohover"], "data":[93240, 238175, 8025, 3317, 3085]}, {"name":"Global Interconnect", "classes":["summary-highlight", "nohover"], "data":[21052, 27352, 0, 0, 0]}, {"name":"Board Interface", "classes":["summary-highlight", "nohover"], "data":[455240, 910480, 2627, 1047, 0]}, {"name":"System description ROM", "classes":["summary-highlight", "nohover"], "data":[2, 71, 2, 0, 0]}, {"name":"Total", "classes":["summary-highlight", "nohover"], "data":[569534, 1176078, 10654, 4364, 3085], "data_percent":[30.5177, 31.5093, 90.8967, 75.7812]}, {"name":"Available", "classes":["summary-highlight", "nohover"], "data":[1866240, 3732480, 11721, 5760, 0]}]}, "compileWarnings":{"name":"Compile Warnings", "children":[]}};
var warningsJSON={"nodes":[{"debug":[[{"filename":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/GEMM/tmp/build/21.2.0-20.4.0-Nallatech_520N_B512.cmake/src/device/gemm_base_replicated_intel.cl","line":"312"}]],"details":[{"text":"/scratch/pc2-mitarbeiter/mariusme/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/GEMM/tmp/build/21.2.0-20.4.0-Nallatech_520N_B512.cmake/src/device/gemm_base_replicated_intel.cl:312:86: warning: unknown attribute \'xcl_array_partition\' ignored [-Wunknown-attributes]"}],"name":"unknown attribute \'xcl_array_partition\' ignored [-Wunknown-attributes]"},{"details":[{"text":"warning: ignoring debug info with an invalid version (0) in gemm_base.kwgid.bc"}],"name":"ignoring debug info with an invalid version (0) in gemm_base.kwgid.bc"}]};

var alpha_viewer=false;