
         Lattice Mapping Report File for Design Module 'toplcdram00'


Design Information
------------------

Command line:   map -a MachXO2 -p LCMXO2-7000HE -t TQFP144 -s 5 -oc Commercial
     lcdram00_lcdram00.ngd -o lcdram00_lcdram00_map.ncd -pr
     lcdram00_lcdram00.prf -mp lcdram00_lcdram00.mrp -lpf
     D:/esli-/Documents/ArquitecturadeComputadoras/GELIPAN/ARQUITECTURA/PACK
     2/Pack_Gel/LCDRAM/lcdram00/lcdram00_lcdram00_synplify.lpf -lpf
     D:/esli-/Documents/ArquitecturadeComputadoras/GELIPAN/ARQUITECTURA/PACK
     2/Pack_Gel/LCDRAM/lcdram00.lpf -c 0 -gui -msgset
     D:/esli-/Documents/ArquitecturadeComputadoras/GELIPAN/ARQUITECTURA/PACK
     2/Pack_Gel/LCDRAM/promote.xml 
Target Vendor:  LATTICE
Target Device:  LCMXO2-7000HETQFP144
Target Performance:   5
Mapper:  xo2c00,  version:  Diamond (64-bit) 3.9.0.99.2
Mapped on:  11/22/17  18:55:29

Design Summary
--------------

   Number of registers:    103 out of  7209 (1%)
      PFU registers:          103 out of  6864 (2%)
      PIO registers:            0 out of   345 (0%)
   Number of SLICEs:       106 out of  3432 (3%)
      SLICEs as Logic/ROM:    100 out of  3432 (3%)
      SLICEs as RAM:            6 out of  2574 (0%)
      SLICEs as Carry:         18 out of  3432 (1%)
   Number of LUT4s:        202 out of  6864 (3%)
      Number used as logic LUTs:        154
      Number used as distributed RAM:    12
      Number used as ripple logic:       36
      Number used as shift registers:     0
   Number of PIO sites used: 46 + 4(JTAG) out of 115 (43%)
   Number of block RAMs:  0 out of 26 (0%)
   Number of GSRs:  1 out of 1 (100%)
   EFB used :       No
   JTAG used :      No
   Readback used :  No
   Oscillator used :  Yes
   Startup used :   No
   POR :            On
   Bandgap :        On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.

                                    Page 1




Design:  toplcdram00                                   Date:  11/22/17  18:55:29

Design Summary (cont)
---------------------
   Number of clocks:  12
     Net K01.OS01.outdiv_i: 4 loads, 4 rising, 0 falling (Driver:
     K01/OS01/outdiv )
     Net LCD06/N_18_i: 6 loads, 6 rising, 0 falling (Driver: LCD06/N_18_i )
     Net LCD03/ENc_RNO: 1 loads, 1 rising, 0 falling (Driver: LCD03/ENc_RNO )
     Net LCD03/outWordc_1_RNO[7]: 1 loads, 1 rising, 0 falling (Driver:
     LCD03/outWordc_1_RNO[7] )
     Net LCD03/N_45_i: 1 loads, 1 rising, 0 falling (Driver:
     LCD03/outWordc_1_RNO[2] )
     Net LCD03/N_109_i: 1 loads, 1 rising, 0 falling (Driver:
     LCD03/outWordc_1_RNO[0] )
     Net LCD03/N_108_i: 1 loads, 1 rising, 0 falling (Driver:
     LCD03/outWordc_1_RNO[1] )
     Net LCD03/N_8_i: 1 loads, 1 rising, 0 falling (Driver:
     LCD03/outWordc_1_RNO[4] )
     Net LCD03/N_107_i: 1 loads, 1 rising, 0 falling (Driver:
     LCD03/outWordc_1_RNO[5] )
     Net LCD03/N_19_i: 1 loads, 1 rising, 0 falling (Driver:
     LCD03/outWordc_1_RNO[3] )
     Net LCD03/un1_inflagc_2_0_a3_0: 1 loads, 1 rising, 0 falling (Driver:
     LCD03/un1_inflagc_2_0_a3_0 )
     Net K01.soscout0_0_0_0_2: 52 loads, 0 rising, 52 falling (Driver:
     K01/OS00/OSCInst0 )
   Number of Clock Enables:  8
     Net G_32: 5 loads, 5 LSLICEs
     Net G_36: 1 loads, 1 LSLICEs
     Net outFlagw_cnv: 2 loads, 2 LSLICEs
     Net RA05/un1_incontkey_cry_3_0_RNIDRGV1: 2 loads, 2 LSLICEs
     Net RA03/outWordm_1_sqmuxa_RNI74U81: 4 loads, 4 LSLICEs
     Net RA02/K02/outFlago_RNO_0: 1 loads, 1 LSLICEs
     Net RA02/K02/aux01_RNIT4U89: 4 loads, 4 LSLICEs
     Net RA02/K02/aux01_cnv: 2 loads, 2 LSLICEs
   Number of local set/reset loads for net LCD03/N_27_i merged into GSR:  1
   Number of LSRs:  13
     Net LCD03/N_21_i: 1 loads, 1 LSLICEs
     Net LCD03/N_25_i: 1 loads, 1 LSLICEs
     Net LCD03/un1_resetc_8_0: 1 loads, 1 LSLICEs
     Net LCD03/N_70_i: 1 loads, 1 LSLICEs
     Net LCD03/N_72_i: 1 loads, 1 LSLICEs
     Net LCD03/N_34_i: 1 loads, 1 LSLICEs
     Net LCD03/N_23_i: 1 loads, 1 LSLICEs
     Net LCD03/un1_inflagc_10_0: 1 loads, 1 LSLICEs
     Net G_34: 9 loads, 9 LSLICEs
     Net RA05/fb: 1 loads, 1 LSLICEs
     Net RA03/outWordm_79: 4 loads, 4 LSLICEs
     Net RA02/K02/out7segc_1_77: 3 loads, 3 LSLICEs
     Net K01/OS01/un1_outdiv37_RNI8OOI: 11 loads, 11 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net reset0_c: 42 loads
     Net G_32: 29 loads
     Net LCD03/outcc_ret_9: 17 loads
     Net inFlagcc0_c: 16 loads
     Net outr0_c[1]: 15 loads
     Net outContRead0_c[0]: 14 loads
     Net outContRead0_c[1]: 13 loads

                                    Page 2




Design:  toplcdram00                                   Date:  11/22/17  18:55:29

Design Summary (cont)
---------------------
     Net outContRead0_c[2]: 12 loads
     Net outContRead0_c[3]: 11 loads
     Net outr0_c[3]: 11 loads




   Number of warnings:  3
   Number of errors:    0
     

Design Errors/Warnings
----------------------

WARNING - map: Using local reset signal 'LCD03/N_27_i' to infer global GSR net.
WARNING - map: IO buffer missing for top level port oscdis0...logic will be
     discarded.
WARNING - map: IO buffer missing for top level port tmrrst0...logic will be
     discarded.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| clk0                | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| cdiv00[0]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| EN0                 | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| RS0                 | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| RW0                 | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outword0[7]         | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outword0[6]         | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outword0[5]         | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outword0[4]         | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outword0[3]         | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outword0[2]         | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outword0[1]         | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outword0[0]         | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outFlagw0           | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outFlagcc0          | OUTPUT    | LVCMOS25  |            |

                                    Page 3




Design:  toplcdram00                                   Date:  11/22/17  18:55:29

IO (PIO) Attributes (cont)
--------------------------
+---------------------+-----------+-----------+------------+
| outcc0[5]           | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outcc0[4]           | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outcc0[3]           | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outcc0[2]           | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outcc0[1]           | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outcc0[0]           | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| inFlagcc0           | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| oscout0             | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outContRead0[3]     | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outContRead0[2]     | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outContRead0[1]     | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outContRead0[0]     | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outContWrite0[3]    | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outContWrite0[2]    | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outContWrite0[1]    | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outContWrite0[0]    | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outr0[3]            | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outr0[2]            | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outr0[1]            | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outr0[0]            | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| inkey0[3]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| inkey0[2]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| inkey0[1]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| inkey0[0]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| outFlagk0           | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| inFlagk0            | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| wr0                 | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| reset0              | INPUT     | LVCMOS25  |            |

                                    Page 4




Design:  toplcdram00                                   Date:  11/22/17  18:55:29

IO (PIO) Attributes (cont)
--------------------------
+---------------------+-----------+-----------+------------+
| cdiv00[3]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| cdiv00[2]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| cdiv00[1]           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

Removed logic
-------------

Block VCC undriven or does not drive anything - clipped.
Block K01/OS01/VCC undriven or does not drive anything - clipped.
Block RA02/K01/VCC undriven or does not drive anything - clipped.
Block RA02/K02/VCC undriven or does not drive anything - clipped.
Block RA02/K02/GND undriven or does not drive anything - clipped.
Block RA03/GND undriven or does not drive anything - clipped.
Block RA05/VCC undriven or does not drive anything - clipped.
Block LCD02/VCC undriven or does not drive anything - clipped.
Block LCD03/GND undriven or does not drive anything - clipped.
Block LCD06/GND undriven or does not drive anything - clipped.
Block LCD06/VCC undriven or does not drive anything - clipped.
Signal RA03.aux.CN was merged into signal K01.soscout0_0_0_0_2
Signal K01/OS00/GND undriven or does not drive anything - clipped.
Signal K01/OS01/GND undriven or does not drive anything - clipped.
Signal RA05/GND undriven or does not drive anything - clipped.
Signal LCD02/GND undriven or does not drive anything - clipped.
Signal VCC undriven or does not drive anything - clipped.
Signal K01/OS00/OSCInst0_SEDSTDBY undriven or does not drive anything - clipped.
     
Signal K01/OS01/un1_sdiv_1_cry_0_0_S0 undriven or does not drive anything -
     clipped.
Signal K01/OS01/N_1 undriven or does not drive anything - clipped.
Signal K01/OS01/un1_sdiv_1_cry_19_0_COUT undriven or does not drive anything -
     clipped.
Signal RA05/un1_incontkey_cry_1_0_S1 undriven or does not drive anything -
     clipped.
Signal RA05/un1_incontkey_cry_1_0_S0 undriven or does not drive anything -
     clipped.
Signal RA05/un1_incontkey_cry_3_0_S0 undriven or does not drive anything -
     clipped.
Signal RA05/un1_incontkey_cry_3_0_COUT undriven or does not drive anything -
     clipped.
Signal RA05/un1_incontkey_cry_0_0_S1 undriven or does not drive anything -
     clipped.
Signal RA05/un1_incontkey_cry_0_0_S0 undriven or does not drive anything -
     clipped.
Signal RA05/N_1 undriven or does not drive anything - clipped.
Signal LCD02/un1_outcc_cry_0_0_S0 undriven or does not drive anything - clipped.
     
Signal LCD02/N_1 undriven or does not drive anything - clipped.
Signal LCD02/un1_outcc_s_5_0_S1 undriven or does not drive anything - clipped.
Signal LCD02/un1_outcc_s_5_0_COUT undriven or does not drive anything - clipped.
     
Block RA03/aux.CN was optimized away.
Block K01/OS00/GND was optimized away.

                                    Page 5




Design:  toplcdram00                                   Date:  11/22/17  18:55:29

Removed logic (cont)
--------------------
Block K01/OS01/GND was optimized away.
Block RA05/GND was optimized away.
Block LCD02/GND was optimized away.

Memory Usage
------------

/RA03:
    EBRs: 0
    RAM SLICEs: 4
    Logic SLICEs: 3
    PFU Registers: 11
/RA03/sram_ram:
    EBRs: 0
    RAM SLICEs: 1
    Logic SLICEs: 0
    PFU Registers: 0
/RA03/sram_ram_0:
    EBRs: 0
    RAM SLICEs: 1
    Logic SLICEs: 0
    PFU Registers: 0

     

OSC Summary
-----------

OSC 1:                                     Pin/Node Value
  OSC Instance Name:                                K01/OS00/OSCInst0
  OSC Type:                                         OSCH
  STDBY Input:                                      NONE
  OSC Output:                              NODE     K01.soscout0_0_0_0_2
  OSC Nominal Frequency (MHz):                      2.08

ASIC Components
---------------

Instance Name: K01/OS00/OSCInst0
         Type: OSCH

GSR Usage
---------

GSR Component:
   The local reset signal 'LCD03/N_27_i' of the design has been inferred as
        Global Set Reset (GSR). The reset signal used for GSR control is
        'LCD03/N_27_i'.
        

     GSR Property:
   The design components with GSR property set to ENABLED will respond to global
        set reset while the components with GSR property set to DISABLED will
        not.
        


                                    Page 6




Design:  toplcdram00                                   Date:  11/22/17  18:55:29

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs  
   Total REAL Time: 2 secs  
   Peak Memory Usage: 59 MB
        




















































                                    Page 7


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights
     reserved.
