// Seed: 3117633052
module module_0;
  wire id_2;
  wire id_3;
endmodule
module module_1;
  wire id_1;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_6 = 32'd24,
    parameter id_7 = 32'd28
) (
    output uwire id_0,
    input  tri1  id_1
    , id_5,
    output tri0  id_2,
    input  tri1  id_3
);
  defparam id_6.id_7 = (id_3) == 1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_3 (
    output supply1 id_0
    , id_10,
    output supply0 id_1,
    input wire id_2,
    output tri id_3,
    output tri id_4,
    input supply1 id_5,
    output tri0 id_6,
    output wor id_7,
    output uwire id_8
);
  wire id_11;
  wire id_12;
  module_0 modCall_1 ();
  wire id_13;
endmodule
