$date
	Sun Oct 23 07:45:54 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#684051
b11001 !
1"
#684054
b11001 &
b11001 %
1$
#684055
0"
#684058
b1001100 &
b1001100 %
#684062
b100110 &
b100110 %
#684066
b10011 &
b10011 %
#684070
b111010 &
b111010 %
#684074
b11101 &
b11101 %
#684078
b1011000 &
b1011000 %
#684082
b101100 &
b101100 %
#684086
b10110 &
b10110 %
#684090
b1011 &
b1011 %
#684094
b100010 &
b100010 %
#684098
b10001 &
b10001 %
#684102
b110100 &
b110100 %
#684106
b11010 &
b11010 %
#684110
b1101 &
b1101 %
#684114
b101000 &
b101000 %
#684118
b10100 &
b10100 %
#684122
b1010 &
b1010 %
#684126
b101 &
b101 %
#684130
b10000 &
b10000 %
#684134
b1000 &
b1000 %
#684138
b100 &
b100 %
#684142
b10 &
b10 %
#684146
b1 &
b1 %
1#
#684150
b0 &
0#
b0 %
0$
#1733334
b10010 &
b10010 %
1$
b10010 !
1"
#1733335
0"
#1733338
b1001 &
b1001 %
#1733342
b11100 &
b11100 %
#1733346
b1110 &
b1110 %
#1733350
b111 &
b111 %
#1733354
b10110 &
b10110 %
#1733358
b1011 &
b1011 %
#1733362
b100010 &
b100010 %
#1733366
b10001 &
b10001 %
#1733370
b110100 &
b110100 %
#1733374
b11010 &
b11010 %
#1733378
b1101 &
b1101 %
#1733382
b101000 &
b101000 %
#1733386
b10100 &
b10100 %
#1733390
b1010 &
b1010 %
#1733394
b101 &
b101 %
#1733398
b10000 &
b10000 %
#1733402
b1000 &
b1000 %
#1733406
b100 &
b100 %
#1733410
b10 &
b10 %
#1733414
b1 &
1#
b1 %
#1733418
b0 &
b0 %
0#
0$
#2715031
b1111 !
1"
#2715034
b1111 &
b1111 %
1$
#2715035
0"
#2715038
b101110 &
b101110 %
#2715042
b10111 &
b10111 %
#2715046
b1000110 &
b1000110 %
#2715050
b100011 &
b100011 %
#2715054
b1101010 &
b1101010 %
#2715058
b110101 &
b110101 %
#2715062
b10100000 &
b10100000 %
#2715066
b1010000 &
b1010000 %
#2715070
b101000 &
b101000 %
#2715074
b10100 &
b10100 %
#2715078
b1010 &
b1010 %
#2715082
b101 &
b101 %
#2715086
b10000 &
b10000 %
#2715090
b1000 &
b1000 %
#2715094
b100 &
b100 %
#2715098
b10 &
b10 %
#2715102
b1 &
1#
b1 %
#2715106
b0 &
b0 %
0#
0$
#4500012
