<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>user.org</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>SWIPT_2020</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">8</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s00_axi_aclk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_ACLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_ACLK.ASSOCIATED_BUSIF">S00_AXI</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s00_axi_aresetn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_ARESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_BASE_PARAM">C_S00_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_HIGH_PARAM">C_S00_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>SWIPT_2020_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>a2fb1db8</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>SWIPT_2020_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>a2fb1db8</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_softwaredriver</spirit:name>
        <spirit:displayName>Software Driver</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:sw.driver</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_softwaredriver_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>87624313</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>0e5443b4</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>45a2f450</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>SWIPT_OUT0</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>SWIPT_OUT1</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>SWIPT_OUT2</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>SWIPT_OUT3</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ADC_data</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ADC_ready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ADC_address</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">6</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ADC_di_in</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ADC_dwe_in</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ADC_vp_in</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ADC_vn_in</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>swiptONHeartbeat</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">4</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">4</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">5</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/CalcL.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/DutyAdjust.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/Freq.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/Optimization.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/SWIPT_2020_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/SwiptOut.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>swipt_toplevel.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/SWIPT_2020_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_fa3950d2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/CalcL.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/DutyAdjust.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/Freq.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/Optimization.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/SWIPT_2020_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/SwiptOut.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>swipt_toplevel.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/SWIPT_2020_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_softwaredriver_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>drivers/SWIPT_2020_v1_0/data/SWIPT_2020.mdd</spirit:name>
        <spirit:userFileType>mdd</spirit:userFileType>
        <spirit:userFileType>driver_mdd</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/SWIPT_2020_v1_0/data/SWIPT_2020.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>driver_tcl</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/SWIPT_2020_v1_0/src/Makefile</spirit:name>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/SWIPT_2020_v1_0/src/SWIPT_2020.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/SWIPT_2020_v1_0/src/SWIPT_2020.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/SWIPT_2020_v1_0/src/SWIPT_2020_selftest.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/SWIPT_2020_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_0e5443b4</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>AXI IP to interface with the SWIPT module</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">5</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">SWIPT_2020_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>SWIPT_2020_v1.0</xilinx:displayName>
      <xilinx:coreRevision>29</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2021-03-07T21:50:45Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="user.org:user:SWIPT_2020:1.0_ARCHIVE_LOCATION">/users/micas/ruytterh/Documents/Excercise_sessions/Drone/EAGLE_vivado_2020/HW/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@cddd338_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_v2/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a700796_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_v2/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d43b422_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_v2/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cd8a9d9_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_v2/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14cb1a02_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_v2/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d98bc35_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_v2/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@792a6d8_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_v2/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32d9ff57_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_v2/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62b1ecad_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_v2/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@464f36b8_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_v2/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d051fbd_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_v2/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25fa946c_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_v2/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4216e23_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_v2/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a2a17f9_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_v2/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60760637_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_v2/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@582bca49_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_v2/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54cb2dca_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_v2/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23a6294_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_v2/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e0060bd_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_v2/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@497c1730_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_v2/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5550b7f8_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_v2/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a878cf8_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_v2/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27a54c9f_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_v2/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bfc3120_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_v2/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2abcb6a5_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_v2/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@630ceede_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_v2/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14dd1d12_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_v2/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41811bf0_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_v2/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27e9062d_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_v2/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@739d6a93_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_v2/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16b6a519_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_v2/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c64a51d_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_v2/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a6c49b9_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_v2/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3df4913c_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_v2/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5119adc1_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_v2/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10dd2eb6_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_v2/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73d37f61_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_v2/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@752914bd_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_v2/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33b5eefe_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_v2/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1bfb0676_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_v2/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2854749a_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_v2/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27cc380d_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_v2/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@183c3d2e_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_v2/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76a9dec1_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_v2/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57d8956e_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_v2/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1564fa4d_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_v2/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64c6188_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_v2/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70a2fc66_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_v2/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d2cc012_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_v2/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36b7081_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_v2/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41dea469_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_v2/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6dc8643c_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_v2/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fc5cc76_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_v2/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@785a1669_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_v2/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16cbd7c1_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_v2/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@422a2ea_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_v2/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77ae2a5_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_v2/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c9b8def_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_v2/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17879c3f_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_v2/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8924a39_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_v2/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21dd30c9_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_v2/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fef2f6d_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_v2/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ec93f2a_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_v2/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79707304_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_v2/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64b2f384_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_v2/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39196a2e_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_v2/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@745d09f3_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_v2/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60f02614_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_v2/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fa99fb7_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_v2/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76a231a9_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_v2/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ab1815b_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_v2/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69587b5a_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_v2/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b5e661a_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_v2/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3378ac8f_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_v2/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7761f8d4_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_v2/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c70965f_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_v2/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d714cb8_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_v2/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48ffbd38_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_v2/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40b2d448_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_v2_freq_test/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ba01223_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_v2_freq_test/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bc2eb0c_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_v2_freq_test/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22123c45_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_v2_freq_test/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3265b32f_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_v2_freq_test/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4572e015_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_v2_freq_test/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32d0adc9_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_v2_freq_test/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56cbf765_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_v2_freq_test/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a85956f_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_v2_freq_test/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55a46e79_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_v2_freq_test/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d9161aa_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_v2_freq_test/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b49304e_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_v2_freq_test/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43153714_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_v2_freq_test/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c391d0c_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_v2_freq_test/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b66efc2_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_v2_freq_test/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@559e6f79_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_v2_freq_test/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6610d04c_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_v2_freq_test/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fb0f924_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_v2_freq_test/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e3e3468_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_v2_freq_test/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a6e6d2e_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_v2_freq_test/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72d40250_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_v2_freq_test/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13ba6dc6_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_v2_freq_test/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f7805d3_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_v2_freq_test/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48715070_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_v2_freq_test/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45b7bc6f_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_v2_freq_test/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b9f600_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_v2_freq_test/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@368f7943_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_v2_freq_test/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43e48aaa_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_v2_freq_test/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5df069d1_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_v2_freq_test/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41e7cda5_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_v2_freq_test/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cbc077d_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_v2_freq_test/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ab96e55_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_v2_freq_test/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@292b4a66_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_v2_freq_test/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f3577f8_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_v2_freq_test/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2509f82c_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_v2_freq_test/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b86b6_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_v2_freq_test/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d16f3f7_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_v2_freq_test/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b5bd2ce_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_v2_freq_test/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cd6babc_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_v2_freq_test/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a8fdb8d_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_v2_freq_test/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@595a58ab_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_v2_freq_test/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7519b8fa_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_v2_freq_test/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48db0de6_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_v2_freq_test/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@166ff822_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_v2_freq_test/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15d688ec_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_v2_freq_test/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e8853d0_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_v2_freq_test/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@230e967b_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_v2_freq_test/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ea16240_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_v2_freq_test/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fd5ce18_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_v2_freq_test/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25bcdcb2_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_v2_freq_test/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7083b0da_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_v2_freq_test/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64c60476_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_v2_freq_test/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33ec6137_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_v2_freq_test/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29c76b5d_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_v2_freq_test/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35c7031d_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_v2_freq_test/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b2f631f_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_v2_freq_test/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46dbce0a_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_v2_freq_test/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@493f7c74_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_v2_freq_test/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51ba220d_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_v2_freq_test/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c5a3445_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_v2_freq_test/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54251233_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_v2_freq_test/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4df7592c_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_v2_freq_test/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c2d72f7_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_v2_freq_test/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@274d66da_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_v2_freq_test/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53248eb8_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_v2_freq_test/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a553178_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_v2_freq_test/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ab71bc7_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_v2_freq_test/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f5246c6_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_v2_freq_test/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32aafa55_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_v2_freq_test/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7048e618_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_v2_freq_test/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34f72308_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_v2_freq_test/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f7e009_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_v2_freq_test/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e5ee531_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_v2_freq_test/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2869b893_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_v2_freq_test/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10db41b0_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_v2_freq_test/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@750f24f_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_v2_freq_test/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54102312_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_v2_freq_test/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@715900c9_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_v2_freq_test/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cf9af18_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_v2_freq_test/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c182617_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_v2_freq_test/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f92c438_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_v2_freq_test/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a5ebc69_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_v2_freq_test/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e467987_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_v2_freq_test/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cec4e34_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_v2_freq_test/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d7c98b0_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_v2_freq_test/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ff91953_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_v2_freq_test/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4089a24_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_v2_freq_test/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72daf35d_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_v2_freq_test/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b5da16c_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_v2_freq_test/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f120215_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_v2_freq_test/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33a9d03_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_v2_freq_test/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7deab8f0_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_v2_freq_test/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d3d622f_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_v2_freq_test/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3de2aa39_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_v2_freq_test/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13bbab2a_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_v2_freq_test/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ab8cb13_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_v2_freq_test/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@402fca16_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_v2_freq_test/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@136e3862_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_v2_freq_test/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65688b54_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_v2_freq_test/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35e86936_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_v2_freq_test/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b4b81fd_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_v2_freq_test/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6cfec11d_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_v2_freq_test/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12a08b4e_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_v2_freq_test/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e6e7e20_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_v2_freq_test/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30c81a94_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_v2_freq_test/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55f33a7d_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_v2_freq_test/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e8dcac9_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_v2_freq_test/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b85b540_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_v2_freq_test/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e204e5c_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_v2_freq_test/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5621a27e_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_v2_freq_test/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cf4397e_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_v2_freq_test/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ad9707f_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_v2_freq_test/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7de46867_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_v2_freq_test/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12845a85_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_v2_freq_test/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78acd64a_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_v2_freq_test/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ff3ec7d_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_v2_freq_test/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f3dafed_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_v2_freq_test/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fd9402b_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_v2_freq_test/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26795248_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_v2_freq_test/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5885170d_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_v2_freq_test/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@301fe649_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_verilog/Test_freq_alg/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b9760c2_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_verilog/Test_freq_alg/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37880f2e_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_verilog/Test_freq_alg/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59996d6d_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_verilog/Test_freq_alg/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57f97b4b_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_verilog/Test_freq_alg/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1bd48d87_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_verilog/Test_freq_alg/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@132904ca_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_verilog/Test_freq_alg/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b5e353d_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_verilog/Test_freq_alg/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20d4eff4_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_verilog/Test_freq_alg/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3654b97_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_verilog/Test_freq_alg/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ea6088c_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_verilog/Test_freq_alg/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@682f67dc_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_verilog/Test_freq_alg/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@673a2aad_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_verilog/Test_freq_alg/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@355e40f7_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_verilog/Test_freq_alg/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58cd7cc0_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_verilog/Test_freq_alg/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1eb9fbcc_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_verilog/Test_freq_alg/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d01afbb_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_verilog/Test_freq_alg/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cb59500_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_verilog/Test_freq_alg/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e3dd204_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_verilog/Test_freq_alg/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4979ea2c_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_verilog/Test_freq_alg/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25699598_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_verilog/Test_freq_alg/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@820c97a_ARCHIVE_LOCATION">c:/Users/brech/Desktop/EAGLE2_verilog/Test_freq_alg/IP_Repo/SWIPT_2020_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2020.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="489f0815"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="ed1368d5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="7de15528"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="c8ef11df"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="2e811c89"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="0ea92dcf"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
