<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Test imported from ivtest
rc: 1 (means success: 0)
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v</a>
defines: 
time_elapsed: 3.172s
ram usage: 52192 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmp_kinh1pz/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:1</a>: No timescale set for &#34;test&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:1</a>: Compile module &#34;work@test&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:1</a>: Top level module &#34;work@test&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
+ cat /tmpfs/tmp/tmp_kinh1pz/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_test
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmp_kinh1pz/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 490d671f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1596039487697/work=/usr/local/src/conda/uhdm-integration-0.0_0105_gc5028fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmp_kinh1pz/yosys-script&#39; --

1. Executing UHDM frontend.
Generating RTLIL representation for module `\work_test&#39;.
verilog-ast&gt; AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1e18650] str=&#39;\work_test&#39;
verilog-ast&gt;   AST_INITIAL &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1e18a40]
verilog-ast&gt;     AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-2" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:2</a>.0-2.0&gt; [0x1e18ce0]
verilog-ast&gt;       AST_ASSIGN_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1e19010]
verilog-ast&gt;         AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-3" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:3</a>.0-3.0&gt; [0x1e19410] str=&#39;\A.a&#39; basic_prep range=[4:0]
verilog-ast&gt;           AST_RANGE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-3" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:3</a>.0-3.0&gt; [0x1e19980] basic_prep range=[4:0]
verilog-ast&gt;             AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-3" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:3</a>.0-3.0&gt; [0x1e19fe0] bits=&#39;00000000000000000000000000000100&#39;(32) basic_prep range=[31:0] int=4
verilog-ast&gt;             AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-3" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:3</a>.0-3.0&gt; [0x1e1a1d0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
verilog-ast&gt;       AST_ASSIGN_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1e19e10]
verilog-ast&gt;         AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-4" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:4</a>.0-4.0&gt; [0x1e1a390] str=&#39;\A.b&#39;
verilog-ast&gt;           AST_RANGE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-4" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:4</a>.0-4.0&gt; [0x1e1a4b0]
verilog-ast&gt;             AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-4" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:4</a>.0-4.0&gt; [0x1e1a7f0] bits=&#39;00000000000000000000000000011111&#39;(32) range=[31:0] int=31
verilog-ast&gt;             AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-4" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:4</a>.0-4.0&gt; [0x1e1a9b0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
verilog-ast&gt;       AST_ASSIGN_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1e1ab70]
verilog-ast&gt;         AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-4" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:4</a>.0-4.0&gt; [0x1e1ac90] str=&#39;\A.c&#39;
verilog-ast&gt;           AST_RANGE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-4" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:4</a>.0-4.0&gt; [0x1e1adb0]
verilog-ast&gt;             AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-4" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:4</a>.0-4.0&gt; [0x1e1b0d0] bits=&#39;00000000000000000000000000011111&#39;(32) range=[31:0] int=31
verilog-ast&gt;             AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-4" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:4</a>.0-4.0&gt; [0x1e1b290] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
verilog-ast&gt;       AST_ASSIGN_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1e1af30]
verilog-ast&gt;         AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-4" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:4</a>.0-4.0&gt; [0x1e1b450] str=&#39;\A.d&#39;
verilog-ast&gt;           AST_RANGE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-4" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:4</a>.0-4.0&gt; [0x1e1b570]
verilog-ast&gt;             AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-4" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:4</a>.0-4.0&gt; [0x1e1b870] bits=&#39;00000000000000000000000000011111&#39;(32) range=[31:0] int=31
verilog-ast&gt;             AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-4" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:4</a>.0-4.0&gt; [0x1e1ba30] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
verilog-ast&gt;       AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-5" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:5</a>.0-5.0&gt; [0x1e1b6f0]
verilog-ast&gt;         AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-5" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:5</a>.0-5.0&gt; [0x1e1bbf0] str=&#39;\A.a&#39;
verilog-ast&gt;         AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-5" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:5</a>.0-5.0&gt; [0x1e1bef0] bits=&#39;00000000000000000000000000010100&#39;(32) range=[31:0] int=20
verilog-ast&gt;       AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-6" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:6</a>.0-6.0&gt; [0x1e1bdd0]
verilog-ast&gt;         AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-6" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:6</a>.0-6.0&gt; [0x1e1c070] str=&#39;\b&#39;
verilog-ast&gt;         AST_TO_SIGNED &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-6" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:6</a>.0-6.0&gt; [0x1e1c250] str=&#39;\$signed&#39;
verilog-ast&gt;           AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-6" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:6</a>.0-6.0&gt; [0x1e1c3b0] str=&#39;\A.a&#39;
verilog-ast&gt;       AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:7</a>.0-7.0&gt; [0x1e1c5b0]
verilog-ast&gt;         AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:7</a>.0-7.0&gt; [0x1e1c6d0] str=&#39;\c&#39;
verilog-ast&gt;         AST_CONCAT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:7</a>.0-7.0&gt; [0x1e1c8b0]
verilog-ast&gt;           AST_FCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:7</a>.0-7.0&gt; [0x1e1c9f0] str=&#39;\_$Finv5&#39;
verilog-ast&gt;             AST_FCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:7</a>.0-7.0&gt; [0x1e1cbd0] str=&#39;\_$Fsub8&#39;
verilog-ast&gt;               AST_FCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:7</a>.0-7.0&gt; [0x1e1cdb0] str=&#39;\_$Fadd8&#39;
verilog-ast&gt;                 AST_BIT_XOR &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:7</a>.0-7.0&gt; [0x1e1d1d0]
verilog-ast&gt;                   AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:7</a>.0-7.0&gt; [0x1e29c10] bits=&#39;00000000000000000000000010101010&#39;(32) range=[31:0] int=170
verilog-ast&gt;                   AST_BIT_AND &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:7</a>.0-7.0&gt; [0x1e1d7a0]
verilog-ast&gt;                     AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:7</a>.0-7.0&gt; [0x1e2a3b0] bits=&#39;00000000000000000000000011001100&#39;(32) range=[31:0] int=204
verilog-ast&gt;                     AST_FCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:7</a>.0-7.0&gt; [0x1e2a1c0] str=&#39;\_$Fsll32&#39;
verilog-ast&gt;                       AST_FCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:7</a>.0-7.0&gt; [0x1e2aa30] str=&#39;\_$Fsrl32&#39;
verilog-ast&gt;                         AST_FCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:7</a>.0-7.0&gt; [0x1e2b120] str=&#39;\_$Fsll32&#39;
verilog-ast&gt;                           AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:7</a>.0-7.0&gt; [0x1e2ba60] bits=&#39;00000000000000000000000001111000&#39;(32) range=[31:0] int=120
verilog-ast&gt;                           AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:7</a>.0-7.0&gt; [0x1e2bc70] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
verilog-ast&gt;                         AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:7</a>.0-7.0&gt; [0x1e2be30] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
verilog-ast&gt;                       AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:7</a>.0-7.0&gt; [0x1e2bfb0] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
verilog-ast&gt;                 AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:7</a>.0-7.0&gt; [0x1e2c130] bits=&#39;00000000000000000000000001101001&#39;(32) range=[31:0] int=105
verilog-ast&gt;               AST_MUL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:7</a>.0-7.0&gt; [0x1e2b870]
verilog-ast&gt;                 AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:7</a>.0-7.0&gt; [0x1e2c430] bits=&#39;00000000000000000000000001010000&#39;(32) range=[31:0] int=80
verilog-ast&gt;                 AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:7</a>.0-7.0&gt; [0x1e2c5b0] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
verilog-ast&gt;       AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-8" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:8</a>.0-8.0&gt; [0x1e2c2b0]
verilog-ast&gt;         AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-8" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:8</a>.0-8.0&gt; [0x1e2c730] str=&#39;\d&#39;
verilog-ast&gt;         AST_TO_SIGNED &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-8" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:8</a>.0-8.0&gt; [0x1e2c910] str=&#39;\$signed&#39;
verilog-ast&gt;           AST_FCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-8" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:8</a>.0-8.0&gt; [0x1e2ca30] str=&#39;\_$Finv5&#39;
verilog-ast&gt;             AST_FCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-8" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:8</a>.0-8.0&gt; [0x1e2cbb0] str=&#39;\_$Fsub8&#39;
verilog-ast&gt;               AST_FCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-8" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:8</a>.0-8.0&gt; [0x1e2cd30] str=&#39;\_$Fadd8&#39;
verilog-ast&gt;                 AST_BIT_XOR &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-8" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:8</a>.0-8.0&gt; [0x1e2ced0]
verilog-ast&gt;                   AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-8" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:8</a>.0-8.0&gt; [0x1e2d270] bits=&#39;00000000000000000000000010101010&#39;(32) range=[31:0] int=170
verilog-ast&gt;                   AST_BIT_AND &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-8" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:8</a>.0-8.0&gt; [0x1e2d0b0]
verilog-ast&gt;                     AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-8" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:8</a>.0-8.0&gt; [0x1e2d630] bits=&#39;00000000000000000000000011001100&#39;(32) range=[31:0] int=204
verilog-ast&gt;                     AST_FCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-8" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:8</a>.0-8.0&gt; [0x1e2d470] str=&#39;\_$Fsll32&#39;
verilog-ast&gt;                       AST_FCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-8" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:8</a>.0-8.0&gt; [0x1e2d830] str=&#39;\_$Fsrl32&#39;
verilog-ast&gt;                         AST_FCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-8" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:8</a>.0-8.0&gt; [0x1e2da10] str=&#39;\_$Fsll32&#39;
verilog-ast&gt;                           AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-8" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:8</a>.0-8.0&gt; [0x1e2ddb0] bits=&#39;00000000000000000000000001111000&#39;(32) range=[31:0] int=120
verilog-ast&gt;                           AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-8" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:8</a>.0-8.0&gt; [0x1e2df90] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
verilog-ast&gt;                         AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-8" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:8</a>.0-8.0&gt; [0x1e2e150] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
verilog-ast&gt;                       AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-8" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:8</a>.0-8.0&gt; [0x1e2e2d0] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
verilog-ast&gt;                 AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-8" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:8</a>.0-8.0&gt; [0x1e2e450] bits=&#39;00000000000000000000000001101001&#39;(32) range=[31:0] int=105
verilog-ast&gt;               AST_MUL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-8" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:8</a>.0-8.0&gt; [0x1e2dbf0]
verilog-ast&gt;                 AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-8" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:8</a>.0-8.0&gt; [0x1e2e750] bits=&#39;00000000000000000000000001010000&#39;(32) range=[31:0] int=80
verilog-ast&gt;                 AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-8" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:8</a>.0-8.0&gt; [0x1e2e8d0] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
verilog-ast&gt;       AST_FCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-9" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:9</a>.0-9.0&gt; [0x1e2e5d0] str=&#39;\$write&#39;
verilog-ast&gt;         AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-9" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:9</a>.0-9.0&gt; [0x1e2ed30] str=&#39;&#34;a is %0h; b is %0h; c is %0h; d is %0h\n&#34;&#39; bits=&#39;001000100110000100100000011010010111001100100000001001010011000001101000001110110010000001100010001000000110100101110011001000000010010100110000011010000011101100100000011000110010000001101001011100110010000000100101001100000110100000111011001000000110010000100000011010010111001100100000001001010011000001101000010111000110111000100010&#39;(336) range=[335:0] int=1750887970
verilog-ast&gt;         AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-9" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:9</a>.0-9.0&gt; [0x1e2ea50] str=&#39;\A.a&#39;
verilog-ast&gt;         AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-9" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:9</a>.0-9.0&gt; [0x1e2efb0] str=&#39;\b&#39;
verilog-ast&gt;         AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-9" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:9</a>.0-9.0&gt; [0x1e2f0d0] str=&#39;\c&#39;
verilog-ast&gt;         AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-9" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:9</a>.0-9.0&gt; [0x1e2f250] str=&#39;\d&#39;
verilog-ast&gt;   AST_FUNCTION &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-12" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:12</a>.0-12.0&gt; [0x1e2f460] str=&#39;\_$Finv5&#39;
verilog-ast&gt;     AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-12" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:12</a>.0-12.0&gt; [0x1e2f580] str=&#39;\_$Finv5&#39;
verilog-ast&gt;       AST_RANGE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-12" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:12</a>.0-12.0&gt; [0x1e2f700]
verilog-ast&gt;         AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-12" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:12</a>.0-12.0&gt; [0x1e2fa00] bits=&#39;00000000000000000000000000000100&#39;(32) range=[31:0] int=4
verilog-ast&gt;         AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-12" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:12</a>.0-12.0&gt; [0x1e2fca0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
verilog-ast&gt;     AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-15" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:15</a>.0-15.0&gt; [0x1e2fb80]
verilog-ast&gt;       AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-15" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:15</a>.0-15.0&gt; [0x1e2fdc0] str=&#39;\_$Finv5&#39;
verilog-ast&gt;       AST_BIT_NOT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-15" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:15</a>.0-15.0&gt; [0x1e2ffa0]
verilog-ast&gt;         AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-15" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:15</a>.0-15.0&gt; [0x1e300c0] str=&#39;\l&#39;
verilog-ast&gt;     AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-13" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:13</a>.0-13.0&gt; [0x1e302a0] str=&#39;\l&#39; input
verilog-ast&gt;     AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:1</a>.0-1.0&gt; [0x1e30420] str=&#39;\__BAD_SYMBOL__&#39;
verilog-ast&gt;   AST_FUNCTION &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-18" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:18</a>.0-18.0&gt; [0x1e305a0] str=&#39;\_$Fsub8&#39;
verilog-ast&gt;     AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-18" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:18</a>.0-18.0&gt; [0x1e306c0] str=&#39;\_$Fsub8&#39;
verilog-ast&gt;       AST_RANGE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-18" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:18</a>.0-18.0&gt; [0x1e30840]
verilog-ast&gt;         AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-18" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:18</a>.0-18.0&gt; [0x1e30b40] bits=&#39;00000000000000000000000000000111&#39;(32) range=[31:0] int=7
verilog-ast&gt;         AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-18" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:18</a>.0-18.0&gt; [0x1e30ce0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
verilog-ast&gt;     AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-21" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:21</a>.0-21.0&gt; [0x1e309c0]
verilog-ast&gt;       AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-21" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:21</a>.0-21.0&gt; [0x1e30ea0] str=&#39;\_$Fsub8&#39;
verilog-ast&gt;       AST_SUB &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-21" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:21</a>.0-21.0&gt; [0x1e31080]
verilog-ast&gt;         AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-21" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:21</a>.0-21.0&gt; [0x1e311c0] str=&#39;\l&#39;
verilog-ast&gt;         AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-21" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:21</a>.0-21.0&gt; [0x1e313c0] str=&#39;\r&#39;
verilog-ast&gt;     AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-19" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:19</a>.0-19.0&gt; [0x1e31560] str=&#39;\l&#39; input
verilog-ast&gt;     AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:1</a>.0-1.0&gt; [0x1e316e0] str=&#39;\__BAD_SYMBOL__&#39;
verilog-ast&gt;   AST_FUNCTION &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-24" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:24</a>.0-24.0&gt; [0x1e31860] str=&#39;\_$Fadd8&#39;
verilog-ast&gt;     AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-24" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:24</a>.0-24.0&gt; [0x1e31980] str=&#39;\_$Fadd8&#39;
verilog-ast&gt;       AST_RANGE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-24" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:24</a>.0-24.0&gt; [0x1e31b00]
verilog-ast&gt;         AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-24" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:24</a>.0-24.0&gt; [0x1e31e00] bits=&#39;00000000000000000000000000000111&#39;(32) range=[31:0] int=7
verilog-ast&gt;         AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-24" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:24</a>.0-24.0&gt; [0x1e31f80] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
verilog-ast&gt;     AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-27" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:27</a>.0-27.0&gt; [0x1e31c80]
verilog-ast&gt;       AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-27" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:27</a>.0-27.0&gt; [0x1e32140] str=&#39;\_$Fadd8&#39;
verilog-ast&gt;       AST_ADD &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-27" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:27</a>.0-27.0&gt; [0x1e32320]
verilog-ast&gt;         AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-27" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:27</a>.0-27.0&gt; [0x1e32460] str=&#39;\l&#39;
verilog-ast&gt;         AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-27" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:27</a>.0-27.0&gt; [0x1e32660] str=&#39;\r&#39;
verilog-ast&gt;     AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-25" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:25</a>.0-25.0&gt; [0x1e32800] str=&#39;\l&#39; input
verilog-ast&gt;     AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:1</a>.0-1.0&gt; [0x1e32980] str=&#39;\__BAD_SYMBOL__&#39;
verilog-ast&gt;   AST_FUNCTION &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-30" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:30</a>.0-30.0&gt; [0x1e32b00] str=&#39;\_$Fsll32&#39;
verilog-ast&gt;     AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-30" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:30</a>.0-30.0&gt; [0x1e32c20] str=&#39;\_$Fsll32&#39;
verilog-ast&gt;       AST_RANGE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-30" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:30</a>.0-30.0&gt; [0x1e32da0]
verilog-ast&gt;         AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-30" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:30</a>.0-30.0&gt; [0x1e330a0] bits=&#39;00000000000000000000000000011111&#39;(32) range=[31:0] int=31
verilog-ast&gt;         AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-30" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:30</a>.0-30.0&gt; [0x1e33240] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
verilog-ast&gt;     AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-34" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:34</a>.0-34.0&gt; [0x1e32f20]
verilog-ast&gt;       AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-35" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:35</a>.0-35.0&gt; [0x1e33400]
verilog-ast&gt;         AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1e33580]
verilog-ast&gt;           AST_LT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-35" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:35</a>.0-35.0&gt; [0x1e336a0]
verilog-ast&gt;             AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-35" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:35</a>.0-35.0&gt; [0x1e33880] str=&#39;\r&#39;
verilog-ast&gt;             AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-35" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:35</a>.0-35.0&gt; [0x1e33bc0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
verilog-ast&gt;           AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1e33a80]
verilog-ast&gt;             AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1e33d80] bits=&#39;1&#39;(1) range=[0:0] int=1
verilog-ast&gt;             AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1e2ae80]
verilog-ast&gt;               AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-35" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:35</a>.0-35.0&gt; [0x1e33ea0]
verilog-ast&gt;                 AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-36" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:36</a>.0-36.0&gt; [0x1e33fe0]
verilog-ast&gt;                   AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1e34160]
verilog-ast&gt;                     AST_LE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-36" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:36</a>.0-36.0&gt; [0x1e342c0]
verilog-ast&gt;                       AST_ADD &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-36" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:36</a>.0-36.0&gt; [0x1e344a0]
verilog-ast&gt;                         AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-36" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:36</a>.0-36.0&gt; [0x1e34680] str=&#39;\r&#39;
verilog-ast&gt;                         AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-36" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:36</a>.0-36.0&gt; [0x1e349c0] bits=&#39;00000000000000000000000000100000&#39;(32) range=[31:0] int=32
verilog-ast&gt;                       AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-36" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:36</a>.0-36.0&gt; [0x1e34b80] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
verilog-ast&gt;                     AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1e34880]
verilog-ast&gt;                       AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1e34d00] bits=&#39;1&#39;(1) range=[0:0] int=1
verilog-ast&gt;                       AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1e2ac00]
verilog-ast&gt;                         AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-36" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:36</a>.0-36.0&gt; [0x1e34e20]
verilog-ast&gt;                           AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-36" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:36</a>.0-36.0&gt; [0x1e196d0] str=&#39;\_$Fsll32&#39;
verilog-ast&gt;                           AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-36" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:36</a>.0-36.0&gt; [0x1e1d680] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
verilog-ast&gt;                     AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1e19b50]
verilog-ast&gt;                       AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1e19830]
verilog-ast&gt;                       AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1e2a910]
verilog-ast&gt;                         AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-37" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:37</a>.0-37.0&gt; [0x1e2b2f0]
verilog-ast&gt;                           AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-37" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:37</a>.0-37.0&gt; [0x1e29d90] str=&#39;\_$Fsll32&#39;
verilog-ast&gt;                           AST_SHIFT_RIGHT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-37" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:37</a>.0-37.0&gt; [0x1e2a5a0]
verilog-ast&gt;                             AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-37" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:37</a>.0-37.0&gt; [0x1e2b690] str=&#39;\l&#39;
verilog-ast&gt;                             AST_NEG &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-37" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:37</a>.0-37.0&gt; [0x1e29fb0]
verilog-ast&gt;                               AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-37" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:37</a>.0-37.0&gt; [0x1e2a7c0] str=&#39;\r&#39;
verilog-ast&gt;           AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1e2afa0]
verilog-ast&gt;             AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1e34f40]
verilog-ast&gt;             AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1e377c0]
verilog-ast&gt;               AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-38" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:38</a>.0-38.0&gt; [0x1e35060]
verilog-ast&gt;                 AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1e35180]
verilog-ast&gt;                   AST_GT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-38" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:38</a>.0-38.0&gt; [0x1e352a0]
verilog-ast&gt;                     AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-38" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:38</a>.0-38.0&gt; [0x1e353c0] str=&#39;\r&#39;
verilog-ast&gt;                     AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-38" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:38</a>.0-38.0&gt; [0x1e35600] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
verilog-ast&gt;                   AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1e354e0]
verilog-ast&gt;                     AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1e35720] bits=&#39;1&#39;(1) range=[0:0] int=1
verilog-ast&gt;                     AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1e36ec0]
verilog-ast&gt;                       AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-38" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:38</a>.0-38.0&gt; [0x1e35840]
verilog-ast&gt;                         AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-39" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:39</a>.0-39.0&gt; [0x1e35960]
verilog-ast&gt;                           AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1e35a80]
verilog-ast&gt;                             AST_GE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-39" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:39</a>.0-39.0&gt; [0x1e35ba0]
verilog-ast&gt;                               AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-39" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:39</a>.0-39.0&gt; [0x1e35cc0] str=&#39;\r&#39;
verilog-ast&gt;                               AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-39" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:39</a>.0-39.0&gt; [0x1e35f00] bits=&#39;00000000000000000000000000100000&#39;(32) range=[31:0] int=32
verilog-ast&gt;                             AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1e35de0]
verilog-ast&gt;                               AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1e36020] bits=&#39;1&#39;(1) range=[0:0] int=1
verilog-ast&gt;                               AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1e36380]
verilog-ast&gt;                                 AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-39" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:39</a>.0-39.0&gt; [0x1e36140]
verilog-ast&gt;                                   AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-39" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:39</a>.0-39.0&gt; [0x1e36260] str=&#39;\_$Fsll32&#39;
verilog-ast&gt;                                   AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-39" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:39</a>.0-39.0&gt; [0x1e364a0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
verilog-ast&gt;                             AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1e365c0]
verilog-ast&gt;                               AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1e366e0]
verilog-ast&gt;                               AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1e36da0]
verilog-ast&gt;                                 AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-40" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:40</a>.0-40.0&gt; [0x1e36800]
verilog-ast&gt;                                   AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-40" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:40</a>.0-40.0&gt; [0x1e36920] str=&#39;\_$Fsll32&#39;
verilog-ast&gt;                                   AST_SHIFT_LEFT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-40" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:40</a>.0-40.0&gt; [0x1e36a40]
verilog-ast&gt;                                     AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-40" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:40</a>.0-40.0&gt; [0x1e36b60] str=&#39;\l&#39;
verilog-ast&gt;                                     AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-40" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:40</a>.0-40.0&gt; [0x1e36c80] str=&#39;\r&#39;
verilog-ast&gt;                   AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1e36fe0]
verilog-ast&gt;                     AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1e37100]
verilog-ast&gt;                     AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1e376a0]
verilog-ast&gt;                       AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-41" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:41</a>.0-41.0&gt; [0x1e37220]
verilog-ast&gt;                         AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-41" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:41</a>.0-41.0&gt; [0x1e37340] str=&#39;\_$Fsll32&#39;
verilog-ast&gt;                         AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-41" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:41</a>.0-41.0&gt; [0x1e37520] str=&#39;\l&#39;
verilog-ast&gt;     AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-31" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:31</a>.0-31.0&gt; [0x1e378e0] str=&#39;\l&#39; input
verilog-ast&gt;     AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:1</a>.0-1.0&gt; [0x1e37a60] str=&#39;\__BAD_SYMBOL__&#39;
verilog-ast&gt;     AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:1</a>.0-1.0&gt; [0x1e37be0] str=&#39;\__BAD_SYMBOL__&#39;
verilog-ast&gt;   AST_FUNCTION &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-45" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:45</a>.0-45.0&gt; [0x1e37e00] str=&#39;\_$Fsrl32&#39;
verilog-ast&gt;     AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-45" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:45</a>.0-45.0&gt; [0x1e37f20] str=&#39;\_$Fsrl32&#39;
verilog-ast&gt;       AST_RANGE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-45" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:45</a>.0-45.0&gt; [0x1e380a0]
verilog-ast&gt;         AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-45" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:45</a>.0-45.0&gt; [0x1e383a0] bits=&#39;00000000000000000000000000011111&#39;(32) range=[31:0] int=31
verilog-ast&gt;         AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-45" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:45</a>.0-45.0&gt; [0x1e38520] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
verilog-ast&gt;     AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-49" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:49</a>.0-49.0&gt; [0x1e38220]
verilog-ast&gt;       AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-50" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:50</a>.0-50.0&gt; [0x1e386e0]
verilog-ast&gt;         AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1e38860]
verilog-ast&gt;           AST_LT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-50" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:50</a>.0-50.0&gt; [0x1e38980]
verilog-ast&gt;             AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-50" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:50</a>.0-50.0&gt; [0x1e38b60] str=&#39;\r&#39;
verilog-ast&gt;             AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-50" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:50</a>.0-50.0&gt; [0x1e38ea0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
verilog-ast&gt;           AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1e38d60]
verilog-ast&gt;             AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1e39060] bits=&#39;1&#39;(1) range=[0:0] int=1
verilog-ast&gt;             AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1e3b4a0]
verilog-ast&gt;               AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-50" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:50</a>.0-50.0&gt; [0x1e39180]
verilog-ast&gt;                 AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-51" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:51</a>.0-51.0&gt; [0x1e392c0]
verilog-ast&gt;                   AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1e39440]
verilog-ast&gt;                     AST_LE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-51" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:51</a>.0-51.0&gt; [0x1e395a0]
verilog-ast&gt;                       AST_ADD &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-51" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:51</a>.0-51.0&gt; [0x1e39780]
verilog-ast&gt;                         AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-51" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:51</a>.0-51.0&gt; [0x1e39960] str=&#39;\r&#39;
verilog-ast&gt;                         AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-51" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:51</a>.0-51.0&gt; [0x1e39ca0] bits=&#39;00000000000000000000000000100000&#39;(32) range=[31:0] int=32
verilog-ast&gt;                       AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-51" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:51</a>.0-51.0&gt; [0x1e39e60] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
verilog-ast&gt;                     AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1e39b60]
verilog-ast&gt;                       AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1e39fe0] bits=&#39;1&#39;(1) range=[0:0] int=1
verilog-ast&gt;                       AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1e3a400]
verilog-ast&gt;                         AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-51" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:51</a>.0-51.0&gt; [0x1e3a100]
verilog-ast&gt;                           AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-51" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:51</a>.0-51.0&gt; [0x1e3a220] str=&#39;\_$Fsrl32&#39;
verilog-ast&gt;                           AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-51" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:51</a>.0-51.0&gt; [0x1e3a560] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
verilog-ast&gt;                     AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1e3a720]
verilog-ast&gt;                       AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1e3a840]
verilog-ast&gt;                       AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1e3b380]
verilog-ast&gt;                         AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-52" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:52</a>.0-52.0&gt; [0x1e3a960]
verilog-ast&gt;                           AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-52" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:52</a>.0-52.0&gt; [0x1e3aa80] str=&#39;\_$Fsrl32&#39;
verilog-ast&gt;                           AST_SHIFT_LEFT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-52" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:52</a>.0-52.0&gt; [0x1e3ac80]
verilog-ast&gt;                             AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-52" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:52</a>.0-52.0&gt; [0x1e3ae00] str=&#39;\l&#39;
verilog-ast&gt;                             AST_NEG &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-52" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:52</a>.0-52.0&gt; [0x1e3b000]
verilog-ast&gt;                               AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-52" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:52</a>.0-52.0&gt; [0x1e3b180] str=&#39;\r&#39;
verilog-ast&gt;           AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1e3b5c0]
verilog-ast&gt;             AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1e3b6e0]
verilog-ast&gt;             AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1e3e860]
verilog-ast&gt;               AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-53" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:53</a>.0-53.0&gt; [0x1e3b800]
verilog-ast&gt;                 AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1e3b920]
verilog-ast&gt;                   AST_GT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-53" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:53</a>.0-53.0&gt; [0x1e3ba40]
verilog-ast&gt;                     AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-53" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:53</a>.0-53.0&gt; [0x1e3bbc0] str=&#39;\r&#39;
verilog-ast&gt;                     AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-53" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:53</a>.0-53.0&gt; [0x1e3bec0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
verilog-ast&gt;                   AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1e3bda0]
verilog-ast&gt;                     AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1e3c040] bits=&#39;1&#39;(1) range=[0:0] int=1
verilog-ast&gt;                     AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1e3df60]
verilog-ast&gt;                       AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-53" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:53</a>.0-53.0&gt; [0x1e3c160]
verilog-ast&gt;                         AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-54" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:54</a>.0-54.0&gt; [0x1e3c2a0]
verilog-ast&gt;                           AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1e3c420]
verilog-ast&gt;                             AST_GE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-54" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:54</a>.0-54.0&gt; [0x1e3c580]
verilog-ast&gt;                               AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-54" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:54</a>.0-54.0&gt; [0x1e3c760] str=&#39;\r&#39;
verilog-ast&gt;                               AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-54" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:54</a>.0-54.0&gt; [0x1e3caa0] bits=&#39;00000000000000000000000000100000&#39;(32) range=[31:0] int=32
verilog-ast&gt;                             AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1e3c960]
verilog-ast&gt;                               AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1e3cc60] bits=&#39;1&#39;(1) range=[0:0] int=1
verilog-ast&gt;                               AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1e3d0a0]
verilog-ast&gt;                                 AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-54" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:54</a>.0-54.0&gt; [0x1e3cd80]
verilog-ast&gt;                                   AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-54" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:54</a>.0-54.0&gt; [0x1e3cea0] str=&#39;\_$Fsrl32&#39;
verilog-ast&gt;                                   AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-54" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:54</a>.0-54.0&gt; [0x1e3d200] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
verilog-ast&gt;                             AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1e3d3c0]
verilog-ast&gt;                               AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1e3d4e0]
verilog-ast&gt;                               AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1e3de40]
verilog-ast&gt;                                 AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-55" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:55</a>.0-55.0&gt; [0x1e3d600]
verilog-ast&gt;                                   AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-55" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:55</a>.0-55.0&gt; [0x1e3d720] str=&#39;\_$Fsrl32&#39;
verilog-ast&gt;                                   AST_SHIFT_RIGHT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-55" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:55</a>.0-55.0&gt; [0x1e3d920]
verilog-ast&gt;                                     AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-55" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:55</a>.0-55.0&gt; [0x1e3daa0] str=&#39;\l&#39;
verilog-ast&gt;                                     AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-55" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:55</a>.0-55.0&gt; [0x1e3dca0] str=&#39;\r&#39;
verilog-ast&gt;                   AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1e3e080]
verilog-ast&gt;                     AST_DEFAULT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1e3e1a0]
verilog-ast&gt;                     AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1e3e740]
verilog-ast&gt;                       AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-56" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:56</a>.0-56.0&gt; [0x1e3e2c0]
verilog-ast&gt;                         AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-56" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:56</a>.0-56.0&gt; [0x1e3e3e0] str=&#39;\_$Fsrl32&#39;
verilog-ast&gt;                         AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-56" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:56</a>.0-56.0&gt; [0x1e3e5c0] str=&#39;\l&#39;
verilog-ast&gt;     AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-46" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:46</a>.0-46.0&gt; [0x1e3e980] str=&#39;\l&#39; input
verilog-ast&gt;     AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:1</a>.0-1.0&gt; [0x1e3eb00] str=&#39;\__BAD_SYMBOL__&#39;
verilog-ast&gt;     AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:1</a>.0-1.0&gt; [0x1e3ec80] str=&#39;\__BAD_SYMBOL__&#39;
<a href="../../../../third_party/tests/ivtest/ivltests/pr1960619.v.html#l-3" target="file-frame">third_party/tests/ivtest/ivltests/pr1960619.v:3</a>: ERROR: Don&#39;t know how to detect sign and width for AST_WIRE node!

</pre>
</body>