{"top":"global.harris",
"namespaces":{
  "global":{
    "modules":{
      "cim_output_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_cim_output_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_cim_output_stencil_write_extra_ctrl","BitIn"],
          ["op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_hw_output_stencil_read_extra_ctrl","Bit"]
        ]],
        "connections":[
          ["self.op_hcompute_hw_output_stencil_read.0","self.op_hcompute_cim_output_stencil_write.0"],
          ["self.op_hcompute_hw_output_stencil_read_extra_ctrl","self.op_hcompute_cim_output_stencil_write_extra_ctrl"]
        ]
      },
      "cim_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_cim_output_stencil_read",["Array",9,["Array",16,"Bit"]]],
          ["op_hcompute_cim_output_stencil_read_extra_ctrl","Bit"],
          ["op_hcompute_cim_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_cim_stencil_write_extra_ctrl","BitIn"]
        ]],
        "instances":{
          "chain_disen_const_U1":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "d_reg__U2":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U3":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U4":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U5":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U6":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U7":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "ub_cim_stencil_op_hcompute_cim_stencil_61_to_cim_stencil_op_hcompute_cim_output_stencil_69":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U0"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[264],"cycle_stride":[4,64],"dimensionality":2,"extent":[15,60],"read_data_starting_addr":[0],"read_data_stride":[1,3],"write_data_starting_addr":[0],"write_data_stride":[1,15]},"in2agg_0":{"cycle_starting_addr":[260],"cycle_stride":[1,4,64],"dimensionality":3,"extent":[4,15,60],"write_data_starting_addr":[0],"write_data_stride":[1,4,12]},"sram2tb_0":{"cycle_starting_addr":[383],"cycle_stride":[4,64],"dimensionality":2,"extent":[15,58],"read_data_starting_addr":[0],"read_data_stride":[1,15],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"sram2tb_1":{"cycle_starting_addr":[385],"cycle_stride":[4,64],"dimensionality":2,"extent":[15,58],"read_data_starting_addr":[15],"read_data_stride":[1,15],"write_data_starting_addr":[0],"write_data_stride":[1,3]},"stencil_valid":{"cycle_starting_addr":[390],"cycle_stride":[1,64],"dimensionality":2,"extent":[58,58]},"tb2out_0":{"cycle_starting_addr":[388],"cycle_stride":[1,4,64],"dimensionality":3,"extent":[4,15,58],"read_data_starting_addr":[0],"read_data_stride":[1,4,12]},"tb2out_1":{"cycle_starting_addr":[388],"cycle_stride":[1,4,64],"dimensionality":3,"extent":[4,15,58],"read_data_starting_addr":[0],"read_data_stride":[1,4,12]}},"mode":"lake"}
          },
          "ub_cim_stencil_op_hcompute_cim_stencil_61_to_cim_stencil_op_hcompute_cim_output_stencil_69_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["ub_cim_stencil_op_hcompute_cim_stencil_61_to_cim_stencil_op_hcompute_cim_output_stencil_69.chain_chain_en","chain_disen_const_U1.out"],
          ["self.clk","d_reg__U2.clk"],
          ["self.op_hcompute_cim_stencil_write.0","d_reg__U2.in"],
          ["d_reg__U3.in","d_reg__U2.out"],
          ["self.op_hcompute_cim_output_stencil_read.7","d_reg__U2.out"],
          ["self.clk","d_reg__U3.clk"],
          ["self.op_hcompute_cim_output_stencil_read.6","d_reg__U3.out"],
          ["self.clk","d_reg__U4.clk"],
          ["ub_cim_stencil_op_hcompute_cim_stencil_61_to_cim_stencil_op_hcompute_cim_output_stencil_69.data_out_0","d_reg__U4.in"],
          ["d_reg__U5.in","d_reg__U4.out"],
          ["self.op_hcompute_cim_output_stencil_read.2","d_reg__U4.out"],
          ["self.clk","d_reg__U5.clk"],
          ["self.op_hcompute_cim_output_stencil_read.0","d_reg__U5.out"],
          ["self.clk","d_reg__U6.clk"],
          ["ub_cim_stencil_op_hcompute_cim_stencil_61_to_cim_stencil_op_hcompute_cim_output_stencil_69.data_out_1","d_reg__U6.in"],
          ["d_reg__U7.in","d_reg__U6.out"],
          ["self.op_hcompute_cim_output_stencil_read.1","d_reg__U6.out"],
          ["self.clk","d_reg__U7.clk"],
          ["self.op_hcompute_cim_output_stencil_read.4","d_reg__U7.out"],
          ["ub_cim_stencil_op_hcompute_cim_stencil_61_to_cim_stencil_op_hcompute_cim_output_stencil_69.clk","self.clk"],
          ["ub_cim_stencil_op_hcompute_cim_stencil_61_to_cim_stencil_op_hcompute_cim_output_stencil_69.data_out_0","self.op_hcompute_cim_output_stencil_read.3"],
          ["ub_cim_stencil_op_hcompute_cim_stencil_61_to_cim_stencil_op_hcompute_cim_output_stencil_69.data_out_1","self.op_hcompute_cim_output_stencil_read.5"],
          ["self.op_hcompute_cim_stencil_write.0","self.op_hcompute_cim_output_stencil_read.8"],
          ["ub_cim_stencil_op_hcompute_cim_stencil_61_to_cim_stencil_op_hcompute_cim_output_stencil_69.stencil_valid","self.op_hcompute_cim_output_stencil_read_extra_ctrl"],
          ["ub_cim_stencil_op_hcompute_cim_stencil_61_to_cim_stencil_op_hcompute_cim_output_stencil_69.data_in_0","self.op_hcompute_cim_stencil_write.0"],
          ["ub_cim_stencil_op_hcompute_cim_stencil_61_to_cim_stencil_op_hcompute_cim_output_stencil_69.flush","self.reset"],
          ["ub_cim_stencil_op_hcompute_cim_stencil_61_to_cim_stencil_op_hcompute_cim_output_stencil_69_clk_en_const.out","ub_cim_stencil_op_hcompute_cim_stencil_61_to_cim_stencil_op_hcompute_cim_output_stencil_69.clk_en"],
          ["ub_cim_stencil_op_hcompute_cim_stencil_61_to_cim_stencil_op_hcompute_cim_output_stencil_69_clk_en_const.out","ub_cim_stencil_op_hcompute_cim_stencil_61_to_cim_stencil_op_hcompute_cim_output_stencil_69.rst_n"]
        ]
      },
      "cu_op_hcompute_cim_output_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["cim_stencil_op_hcompute_cim_output_stencil_read",["Array",9,["Array",16,"BitIn"]]],
          ["cim_output_stencil_op_hcompute_cim_output_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_cim_output_stencil"
          }
        },
        "connections":[
          ["self.cim_stencil_op_hcompute_cim_output_stencil_read.0","inner_compute.in0_cim_stencil.0"],
          ["self.cim_stencil_op_hcompute_cim_output_stencil_read.1","inner_compute.in0_cim_stencil.1"],
          ["self.cim_stencil_op_hcompute_cim_output_stencil_read.2","inner_compute.in0_cim_stencil.2"],
          ["self.cim_stencil_op_hcompute_cim_output_stencil_read.3","inner_compute.in0_cim_stencil.3"],
          ["self.cim_stencil_op_hcompute_cim_output_stencil_read.4","inner_compute.in0_cim_stencil.4"],
          ["self.cim_stencil_op_hcompute_cim_output_stencil_read.5","inner_compute.in0_cim_stencil.5"],
          ["self.cim_stencil_op_hcompute_cim_output_stencil_read.6","inner_compute.in0_cim_stencil.6"],
          ["self.cim_stencil_op_hcompute_cim_output_stencil_read.7","inner_compute.in0_cim_stencil.7"],
          ["self.cim_stencil_op_hcompute_cim_output_stencil_read.8","inner_compute.in0_cim_stencil.8"],
          ["self.cim_output_stencil_op_hcompute_cim_output_stencil_write.0","inner_compute.out_cim_output_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_cim_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["lgxx_stencil_op_hcompute_cim_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["lgxy_stencil_op_hcompute_cim_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["lgyy_stencil_op_hcompute_cim_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["cim_stencil_op_hcompute_cim_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_cim_stencil"
          }
        },
        "connections":[
          ["self.lgxx_stencil_op_hcompute_cim_stencil_read.0","inner_compute.in0_lgxx_stencil.0"],
          ["self.lgxy_stencil_op_hcompute_cim_stencil_read.0","inner_compute.in1_lgxy_stencil.0"],
          ["self.lgyy_stencil_op_hcompute_cim_stencil_read.0","inner_compute.in2_lgyy_stencil.0"],
          ["self.cim_stencil_op_hcompute_cim_stencil_write.0","inner_compute.out_cim_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_grad_x_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_read",["Array",6,["Array",16,"BitIn"]]],
          ["grad_x_stencil_op_hcompute_grad_x_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_grad_x_stencil"
          }
        },
        "connections":[
          ["self.padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_read.0","inner_compute.in0_padded16_global_wrapper_stencil.0"],
          ["self.padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_read.1","inner_compute.in0_padded16_global_wrapper_stencil.1"],
          ["self.padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_read.2","inner_compute.in0_padded16_global_wrapper_stencil.2"],
          ["self.padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_read.3","inner_compute.in0_padded16_global_wrapper_stencil.3"],
          ["self.padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_read.4","inner_compute.in0_padded16_global_wrapper_stencil.4"],
          ["self.padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_read.5","inner_compute.in0_padded16_global_wrapper_stencil.5"],
          ["self.grad_x_stencil_op_hcompute_grad_x_stencil_write.0","inner_compute.out_grad_x_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_grad_y_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["padded16_global_wrapper_stencil_op_hcompute_grad_y_stencil_read",["Array",6,["Array",16,"BitIn"]]],
          ["grad_y_stencil_op_hcompute_grad_y_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_grad_y_stencil"
          }
        },
        "connections":[
          ["self.padded16_global_wrapper_stencil_op_hcompute_grad_y_stencil_read.0","inner_compute.in0_padded16_global_wrapper_stencil.0"],
          ["self.padded16_global_wrapper_stencil_op_hcompute_grad_y_stencil_read.1","inner_compute.in0_padded16_global_wrapper_stencil.1"],
          ["self.padded16_global_wrapper_stencil_op_hcompute_grad_y_stencil_read.2","inner_compute.in0_padded16_global_wrapper_stencil.2"],
          ["self.padded16_global_wrapper_stencil_op_hcompute_grad_y_stencil_read.3","inner_compute.in0_padded16_global_wrapper_stencil.3"],
          ["self.padded16_global_wrapper_stencil_op_hcompute_grad_y_stencil_read.4","inner_compute.in0_padded16_global_wrapper_stencil.4"],
          ["self.padded16_global_wrapper_stencil_op_hcompute_grad_y_stencil_read.5","inner_compute.in0_padded16_global_wrapper_stencil.5"],
          ["self.grad_y_stencil_op_hcompute_grad_y_stencil_write.0","inner_compute.out_grad_y_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_output_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["cim_output_stencil_op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_output_stencil"
          }
        },
        "connections":[
          ["self.cim_output_stencil_op_hcompute_hw_output_stencil_read.0","inner_compute.in0_cim_output_stencil.0"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write.0","inner_compute.out_hw_output_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_lgxx_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["lgxx_stencil_clkwrk_dsa0_op_hcompute_lgxx_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_lgxx_stencil"
          }
        },
        "connections":[
          ["self.lgxx_stencil_clkwrk_dsa0_op_hcompute_lgxx_stencil_write.0","inner_compute.out_lgxx_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_lgxx_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["lgxx_stencil_clkwrk_dsa0_op_hcompute_lgxx_stencil_1_read",["Array",1,["Array",16,"BitIn"]]],
          ["lxx_stencil_op_hcompute_lgxx_stencil_1_read",["Array",9,["Array",16,"BitIn"]]],
          ["lgxx_stencil_op_hcompute_lgxx_stencil_1_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_lgxx_stencil_1"
          }
        },
        "connections":[
          ["self.lgxx_stencil_clkwrk_dsa0_op_hcompute_lgxx_stencil_1_read.0","inner_compute.in0_lgxx_stencil.0"],
          ["self.lxx_stencil_op_hcompute_lgxx_stencil_1_read.0","inner_compute.in1_lxx_stencil.0"],
          ["self.lxx_stencil_op_hcompute_lgxx_stencil_1_read.1","inner_compute.in1_lxx_stencil.1"],
          ["self.lxx_stencil_op_hcompute_lgxx_stencil_1_read.2","inner_compute.in1_lxx_stencil.2"],
          ["self.lxx_stencil_op_hcompute_lgxx_stencil_1_read.3","inner_compute.in1_lxx_stencil.3"],
          ["self.lxx_stencil_op_hcompute_lgxx_stencil_1_read.4","inner_compute.in1_lxx_stencil.4"],
          ["self.lxx_stencil_op_hcompute_lgxx_stencil_1_read.5","inner_compute.in1_lxx_stencil.5"],
          ["self.lxx_stencil_op_hcompute_lgxx_stencil_1_read.6","inner_compute.in1_lxx_stencil.6"],
          ["self.lxx_stencil_op_hcompute_lgxx_stencil_1_read.7","inner_compute.in1_lxx_stencil.7"],
          ["self.lxx_stencil_op_hcompute_lgxx_stencil_1_read.8","inner_compute.in1_lxx_stencil.8"],
          ["self.lgxx_stencil_op_hcompute_lgxx_stencil_1_write.0","inner_compute.out_lgxx_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_lgxy_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["lgxy_stencil_clkwrk_dsa1_op_hcompute_lgxy_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_lgxy_stencil"
          }
        },
        "connections":[
          ["self.lgxy_stencil_clkwrk_dsa1_op_hcompute_lgxy_stencil_write.0","inner_compute.out_lgxy_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_lgxy_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["lgxy_stencil_clkwrk_dsa1_op_hcompute_lgxy_stencil_1_read",["Array",1,["Array",16,"BitIn"]]],
          ["lxy_stencil_op_hcompute_lgxy_stencil_1_read",["Array",9,["Array",16,"BitIn"]]],
          ["lgxy_stencil_op_hcompute_lgxy_stencil_1_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_lgxy_stencil_1"
          }
        },
        "connections":[
          ["self.lgxy_stencil_clkwrk_dsa1_op_hcompute_lgxy_stencil_1_read.0","inner_compute.in0_lgxy_stencil.0"],
          ["self.lxy_stencil_op_hcompute_lgxy_stencil_1_read.0","inner_compute.in1_lxy_stencil.0"],
          ["self.lxy_stencil_op_hcompute_lgxy_stencil_1_read.1","inner_compute.in1_lxy_stencil.1"],
          ["self.lxy_stencil_op_hcompute_lgxy_stencil_1_read.2","inner_compute.in1_lxy_stencil.2"],
          ["self.lxy_stencil_op_hcompute_lgxy_stencil_1_read.3","inner_compute.in1_lxy_stencil.3"],
          ["self.lxy_stencil_op_hcompute_lgxy_stencil_1_read.4","inner_compute.in1_lxy_stencil.4"],
          ["self.lxy_stencil_op_hcompute_lgxy_stencil_1_read.5","inner_compute.in1_lxy_stencil.5"],
          ["self.lxy_stencil_op_hcompute_lgxy_stencil_1_read.6","inner_compute.in1_lxy_stencil.6"],
          ["self.lxy_stencil_op_hcompute_lgxy_stencil_1_read.7","inner_compute.in1_lxy_stencil.7"],
          ["self.lxy_stencil_op_hcompute_lgxy_stencil_1_read.8","inner_compute.in1_lxy_stencil.8"],
          ["self.lgxy_stencil_op_hcompute_lgxy_stencil_1_write.0","inner_compute.out_lgxy_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_lgyy_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["lgyy_stencil_clkwrk_dsa2_op_hcompute_lgyy_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_lgyy_stencil"
          }
        },
        "connections":[
          ["self.lgyy_stencil_clkwrk_dsa2_op_hcompute_lgyy_stencil_write.0","inner_compute.out_lgyy_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_lgyy_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["lgyy_stencil_clkwrk_dsa2_op_hcompute_lgyy_stencil_1_read",["Array",1,["Array",16,"BitIn"]]],
          ["lyy_stencil_op_hcompute_lgyy_stencil_1_read",["Array",9,["Array",16,"BitIn"]]],
          ["lgyy_stencil_op_hcompute_lgyy_stencil_1_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_lgyy_stencil_1"
          }
        },
        "connections":[
          ["self.lgyy_stencil_clkwrk_dsa2_op_hcompute_lgyy_stencil_1_read.0","inner_compute.in0_lgyy_stencil.0"],
          ["self.lyy_stencil_op_hcompute_lgyy_stencil_1_read.0","inner_compute.in1_lyy_stencil.0"],
          ["self.lyy_stencil_op_hcompute_lgyy_stencil_1_read.1","inner_compute.in1_lyy_stencil.1"],
          ["self.lyy_stencil_op_hcompute_lgyy_stencil_1_read.2","inner_compute.in1_lyy_stencil.2"],
          ["self.lyy_stencil_op_hcompute_lgyy_stencil_1_read.3","inner_compute.in1_lyy_stencil.3"],
          ["self.lyy_stencil_op_hcompute_lgyy_stencil_1_read.4","inner_compute.in1_lyy_stencil.4"],
          ["self.lyy_stencil_op_hcompute_lgyy_stencil_1_read.5","inner_compute.in1_lyy_stencil.5"],
          ["self.lyy_stencil_op_hcompute_lgyy_stencil_1_read.6","inner_compute.in1_lyy_stencil.6"],
          ["self.lyy_stencil_op_hcompute_lgyy_stencil_1_read.7","inner_compute.in1_lyy_stencil.7"],
          ["self.lyy_stencil_op_hcompute_lgyy_stencil_1_read.8","inner_compute.in1_lyy_stencil.8"],
          ["self.lgyy_stencil_op_hcompute_lgyy_stencil_1_write.0","inner_compute.out_lgyy_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_lxx_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["grad_x_stencil_op_hcompute_lxx_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["lxx_stencil_op_hcompute_lxx_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_lxx_stencil"
          }
        },
        "connections":[
          ["self.grad_x_stencil_op_hcompute_lxx_stencil_read.0","inner_compute.in0_grad_x_stencil.0"],
          ["self.lxx_stencil_op_hcompute_lxx_stencil_write.0","inner_compute.out_lxx_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_lxy_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["grad_x_stencil_op_hcompute_lxy_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["grad_y_stencil_op_hcompute_lxy_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["lxy_stencil_op_hcompute_lxy_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_lxy_stencil"
          }
        },
        "connections":[
          ["self.grad_x_stencil_op_hcompute_lxy_stencil_read.0","inner_compute.in0_grad_x_stencil.0"],
          ["self.grad_y_stencil_op_hcompute_lxy_stencil_read.0","inner_compute.in1_grad_y_stencil.0"],
          ["self.lxy_stencil_op_hcompute_lxy_stencil_write.0","inner_compute.out_lxy_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_lyy_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["grad_y_stencil_op_hcompute_lyy_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["lyy_stencil_op_hcompute_lyy_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_lyy_stencil"
          }
        },
        "connections":[
          ["self.grad_y_stencil_op_hcompute_lyy_stencil_read.0","inner_compute.in0_grad_y_stencil.0"],
          ["self.lyy_stencil_op_hcompute_lyy_stencil_write.0","inner_compute.out_lyy_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_padded16_global_wrapper_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["padded16_stencil_op_hcompute_padded16_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_padded16_global_wrapper_stencil"
          }
        },
        "connections":[
          ["self.padded16_stencil_op_hcompute_padded16_global_wrapper_stencil_read.0","inner_compute.in0_padded16_stencil.0"],
          ["self.padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_write.0","inner_compute.out_padded16_global_wrapper_stencil"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "grad_x_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_grad_x_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_grad_x_stencil_write_extra_ctrl","BitIn"],
          ["op_hcompute_lxx_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_lxx_stencil_read_extra_ctrl","Bit"],
          ["op_hcompute_lxy_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_lxy_stencil_read_extra_ctrl","Bit"]
        ]],
        "connections":[
          ["self.op_hcompute_lxx_stencil_read.0","self.op_hcompute_grad_x_stencil_write.0"],
          ["self.op_hcompute_lxy_stencil_read.0","self.op_hcompute_grad_x_stencil_write.0"],
          ["self.op_hcompute_lxx_stencil_read_extra_ctrl","self.op_hcompute_grad_x_stencil_write_extra_ctrl"],
          ["self.op_hcompute_lxy_stencil_read_extra_ctrl","self.op_hcompute_grad_x_stencil_write_extra_ctrl"]
        ]
      },
      "grad_y_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_grad_y_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_grad_y_stencil_write_extra_ctrl","BitIn"],
          ["op_hcompute_lxy_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_lxy_stencil_read_extra_ctrl","Bit"],
          ["op_hcompute_lyy_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_lyy_stencil_read_extra_ctrl","Bit"]
        ]],
        "connections":[
          ["self.op_hcompute_lxy_stencil_read.0","self.op_hcompute_grad_y_stencil_write.0"],
          ["self.op_hcompute_lyy_stencil_read.0","self.op_hcompute_grad_y_stencil_write.0"],
          ["self.op_hcompute_lxy_stencil_read_extra_ctrl","self.op_hcompute_grad_y_stencil_write_extra_ctrl"],
          ["self.op_hcompute_lyy_stencil_read_extra_ctrl","self.op_hcompute_grad_y_stencil_write_extra_ctrl"]
        ]
      },
      "harris":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["reset","BitIn"],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write_valid","Bit"],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write",["Array",1,["Array",16,"Bit"]]],
          ["padded16_stencil_op_hcompute_padded16_global_wrapper_stencil_read_en","Bit"],
          ["padded16_stencil_op_hcompute_padded16_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U48":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "cim_output_stencil":{
            "modref":"global.cim_output_stencil_ub"
          },
          "cim_stencil":{
            "modref":"global.cim_stencil_ub"
          },
          "grad_x_stencil":{
            "modref":"global.grad_x_stencil_ub"
          },
          "grad_y_stencil":{
            "modref":"global.grad_y_stencil_ub"
          },
          "lgxx_stencil":{
            "modref":"global.lgxx_stencil_ub"
          },
          "lgxx_stencil_clkwrk_dsa0":{
            "modref":"global.lgxx_stencil_clkwrk_dsa0_ub"
          },
          "lgxy_stencil":{
            "modref":"global.lgxy_stencil_ub"
          },
          "lgxy_stencil_clkwrk_dsa1":{
            "modref":"global.lgxy_stencil_clkwrk_dsa1_ub"
          },
          "lgyy_stencil":{
            "modref":"global.lgyy_stencil_ub"
          },
          "lgyy_stencil_clkwrk_dsa2":{
            "modref":"global.lgyy_stencil_clkwrk_dsa2_ub"
          },
          "lxx_stencil":{
            "modref":"global.lxx_stencil_ub"
          },
          "lxy_stencil":{
            "modref":"global.lxy_stencil_ub"
          },
          "lyy_stencil":{
            "modref":"global.lyy_stencil_ub"
          },
          "op_hcompute_cim_output_stencil":{
            "modref":"global.cu_op_hcompute_cim_output_stencil"
          },
          "op_hcompute_cim_stencil":{
            "modref":"global.cu_op_hcompute_cim_stencil"
          },
          "op_hcompute_grad_x_stencil":{
            "modref":"global.cu_op_hcompute_grad_x_stencil"
          },
          "op_hcompute_grad_y_stencil":{
            "modref":"global.cu_op_hcompute_grad_y_stencil"
          },
          "op_hcompute_hw_output_stencil":{
            "modref":"global.cu_op_hcompute_hw_output_stencil"
          },
          "op_hcompute_hw_output_stencil_exe_start":{
            "modref":"global.op_hcompute_hw_output_stencil_exe_start_pt__U42"
          },
          "op_hcompute_hw_output_stencil_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U40"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",0], "num_outputs":["Int",0], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[390],"cycle_stride":[1,64],"dimensionality":2,"extent":[58,58]}},"mode":"lake"}
          },
          "op_hcompute_hw_output_stencil_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_hw_output_stencil_read_start":{
            "modref":"global.op_hcompute_hw_output_stencil_read_start_pt__U41"
          },
          "op_hcompute_hw_output_stencil_write_start":{
            "modref":"global.op_hcompute_hw_output_stencil_write_start_pt__U43"
          },
          "op_hcompute_lgxx_stencil":{
            "modref":"global.cu_op_hcompute_lgxx_stencil"
          },
          "op_hcompute_lgxx_stencil_1":{
            "modref":"global.cu_op_hcompute_lgxx_stencil_1"
          },
          "op_hcompute_lgxy_stencil":{
            "modref":"global.cu_op_hcompute_lgxy_stencil"
          },
          "op_hcompute_lgxy_stencil_1":{
            "modref":"global.cu_op_hcompute_lgxy_stencil_1"
          },
          "op_hcompute_lgyy_stencil":{
            "modref":"global.cu_op_hcompute_lgyy_stencil"
          },
          "op_hcompute_lgyy_stencil_1":{
            "modref":"global.cu_op_hcompute_lgyy_stencil_1"
          },
          "op_hcompute_lxx_stencil":{
            "modref":"global.cu_op_hcompute_lxx_stencil"
          },
          "op_hcompute_lxy_stencil":{
            "modref":"global.cu_op_hcompute_lxy_stencil"
          },
          "op_hcompute_lyy_stencil":{
            "modref":"global.cu_op_hcompute_lyy_stencil"
          },
          "op_hcompute_padded16_global_wrapper_stencil":{
            "modref":"global.cu_op_hcompute_padded16_global_wrapper_stencil"
          },
          "op_hcompute_padded16_global_wrapper_stencil_exe_start":{
            "modref":"global.op_hcompute_padded16_global_wrapper_stencil_exe_start_pt__U46"
          },
          "op_hcompute_padded16_global_wrapper_stencil_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U44"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",0], "num_outputs":["Int",0], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[0],"cycle_stride":[1,64],"dimensionality":2,"extent":[64,64]}},"mode":"lake"}
          },
          "op_hcompute_padded16_global_wrapper_stencil_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_padded16_global_wrapper_stencil_read_start":{
            "modref":"global.op_hcompute_padded16_global_wrapper_stencil_read_start_pt__U45"
          },
          "op_hcompute_padded16_global_wrapper_stencil_write_start":{
            "modref":"global.op_hcompute_padded16_global_wrapper_stencil_write_start_pt__U47"
          },
          "padded16_global_wrapper_stencil":{
            "modref":"global.padded16_global_wrapper_stencil_ub"
          }
        },
        "connections":[
          ["self.clk","_U48.clk"],
          ["self.padded16_stencil_op_hcompute_padded16_global_wrapper_stencil_read.0","_U48.in"],
          ["self.clk","cim_output_stencil.clk"],
          ["op_hcompute_cim_output_stencil.cim_output_stencil_op_hcompute_cim_output_stencil_write","cim_output_stencil.op_hcompute_cim_output_stencil_write"],
          ["op_hcompute_hw_output_stencil.cim_output_stencil_op_hcompute_hw_output_stencil_read","cim_output_stencil.op_hcompute_hw_output_stencil_read"],
          ["self.reset","cim_output_stencil.reset"],
          ["self.clk","cim_stencil.clk"],
          ["op_hcompute_cim_output_stencil.cim_stencil_op_hcompute_cim_output_stencil_read","cim_stencil.op_hcompute_cim_output_stencil_read"],
          ["op_hcompute_cim_stencil.cim_stencil_op_hcompute_cim_stencil_write","cim_stencil.op_hcompute_cim_stencil_write"],
          ["self.reset","cim_stencil.reset"],
          ["self.clk","grad_x_stencil.clk"],
          ["op_hcompute_grad_x_stencil.grad_x_stencil_op_hcompute_grad_x_stencil_write","grad_x_stencil.op_hcompute_grad_x_stencil_write"],
          ["op_hcompute_lxx_stencil.grad_x_stencil_op_hcompute_lxx_stencil_read","grad_x_stencil.op_hcompute_lxx_stencil_read"],
          ["op_hcompute_lxy_stencil.grad_x_stencil_op_hcompute_lxy_stencil_read","grad_x_stencil.op_hcompute_lxy_stencil_read"],
          ["self.reset","grad_x_stencil.reset"],
          ["self.clk","grad_y_stencil.clk"],
          ["op_hcompute_grad_y_stencil.grad_y_stencil_op_hcompute_grad_y_stencil_write","grad_y_stencil.op_hcompute_grad_y_stencil_write"],
          ["op_hcompute_lxy_stencil.grad_y_stencil_op_hcompute_lxy_stencil_read","grad_y_stencil.op_hcompute_lxy_stencil_read"],
          ["op_hcompute_lyy_stencil.grad_y_stencil_op_hcompute_lyy_stencil_read","grad_y_stencil.op_hcompute_lyy_stencil_read"],
          ["self.reset","grad_y_stencil.reset"],
          ["self.clk","lgxx_stencil.clk"],
          ["op_hcompute_cim_stencil.lgxx_stencil_op_hcompute_cim_stencil_read","lgxx_stencil.op_hcompute_cim_stencil_read"],
          ["op_hcompute_lgxx_stencil_1.lgxx_stencil_op_hcompute_lgxx_stencil_1_write","lgxx_stencil.op_hcompute_lgxx_stencil_1_write"],
          ["self.reset","lgxx_stencil.reset"],
          ["self.clk","lgxx_stencil_clkwrk_dsa0.clk"],
          ["op_hcompute_lgxx_stencil_1.lgxx_stencil_clkwrk_dsa0_op_hcompute_lgxx_stencil_1_read","lgxx_stencil_clkwrk_dsa0.op_hcompute_lgxx_stencil_1_read"],
          ["op_hcompute_lgxx_stencil.lgxx_stencil_clkwrk_dsa0_op_hcompute_lgxx_stencil_write","lgxx_stencil_clkwrk_dsa0.op_hcompute_lgxx_stencil_write"],
          ["self.reset","lgxx_stencil_clkwrk_dsa0.reset"],
          ["self.clk","lgxy_stencil.clk"],
          ["op_hcompute_cim_stencil.lgxy_stencil_op_hcompute_cim_stencil_read","lgxy_stencil.op_hcompute_cim_stencil_read"],
          ["op_hcompute_lgxy_stencil_1.lgxy_stencil_op_hcompute_lgxy_stencil_1_write","lgxy_stencil.op_hcompute_lgxy_stencil_1_write"],
          ["self.reset","lgxy_stencil.reset"],
          ["self.clk","lgxy_stencil_clkwrk_dsa1.clk"],
          ["op_hcompute_lgxy_stencil_1.lgxy_stencil_clkwrk_dsa1_op_hcompute_lgxy_stencil_1_read","lgxy_stencil_clkwrk_dsa1.op_hcompute_lgxy_stencil_1_read"],
          ["op_hcompute_lgxy_stencil.lgxy_stencil_clkwrk_dsa1_op_hcompute_lgxy_stencil_write","lgxy_stencil_clkwrk_dsa1.op_hcompute_lgxy_stencil_write"],
          ["self.reset","lgxy_stencil_clkwrk_dsa1.reset"],
          ["self.clk","lgyy_stencil.clk"],
          ["op_hcompute_cim_stencil.lgyy_stencil_op_hcompute_cim_stencil_read","lgyy_stencil.op_hcompute_cim_stencil_read"],
          ["op_hcompute_lgyy_stencil_1.lgyy_stencil_op_hcompute_lgyy_stencil_1_write","lgyy_stencil.op_hcompute_lgyy_stencil_1_write"],
          ["self.reset","lgyy_stencil.reset"],
          ["self.clk","lgyy_stencil_clkwrk_dsa2.clk"],
          ["op_hcompute_lgyy_stencil_1.lgyy_stencil_clkwrk_dsa2_op_hcompute_lgyy_stencil_1_read","lgyy_stencil_clkwrk_dsa2.op_hcompute_lgyy_stencil_1_read"],
          ["op_hcompute_lgyy_stencil.lgyy_stencil_clkwrk_dsa2_op_hcompute_lgyy_stencil_write","lgyy_stencil_clkwrk_dsa2.op_hcompute_lgyy_stencil_write"],
          ["self.reset","lgyy_stencil_clkwrk_dsa2.reset"],
          ["self.clk","lxx_stencil.clk"],
          ["op_hcompute_lgxx_stencil_1.lxx_stencil_op_hcompute_lgxx_stencil_1_read","lxx_stencil.op_hcompute_lgxx_stencil_1_read"],
          ["op_hcompute_lxx_stencil.lxx_stencil_op_hcompute_lxx_stencil_write","lxx_stencil.op_hcompute_lxx_stencil_write"],
          ["self.reset","lxx_stencil.reset"],
          ["self.clk","lxy_stencil.clk"],
          ["op_hcompute_lgxy_stencil_1.lxy_stencil_op_hcompute_lgxy_stencil_1_read","lxy_stencil.op_hcompute_lgxy_stencil_1_read"],
          ["op_hcompute_lxy_stencil.lxy_stencil_op_hcompute_lxy_stencil_write","lxy_stencil.op_hcompute_lxy_stencil_write"],
          ["self.reset","lxy_stencil.reset"],
          ["self.clk","lyy_stencil.clk"],
          ["op_hcompute_lgyy_stencil_1.lyy_stencil_op_hcompute_lgyy_stencil_1_read","lyy_stencil.op_hcompute_lgyy_stencil_1_read"],
          ["op_hcompute_lyy_stencil.lyy_stencil_op_hcompute_lyy_stencil_write","lyy_stencil.op_hcompute_lyy_stencil_write"],
          ["self.reset","lyy_stencil.reset"],
          ["self.clk","op_hcompute_cim_output_stencil.clk"],
          ["self.clk","op_hcompute_cim_stencil.clk"],
          ["self.clk","op_hcompute_grad_x_stencil.clk"],
          ["padded16_global_wrapper_stencil.op_hcompute_grad_x_stencil_read","op_hcompute_grad_x_stencil.padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_read"],
          ["self.clk","op_hcompute_grad_y_stencil.clk"],
          ["padded16_global_wrapper_stencil.op_hcompute_grad_y_stencil_read","op_hcompute_grad_y_stencil.padded16_global_wrapper_stencil_op_hcompute_grad_y_stencil_read"],
          ["self.clk","op_hcompute_hw_output_stencil.clk"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write","op_hcompute_hw_output_stencil.hw_output_stencil_op_hcompute_hw_output_stencil_write"],
          ["op_hcompute_hw_output_stencil_port_controller.stencil_valid","op_hcompute_hw_output_stencil_exe_start.in"],
          ["self.clk","op_hcompute_hw_output_stencil_port_controller.clk"],
          ["op_hcompute_hw_output_stencil_port_controller_clk_en_const.out","op_hcompute_hw_output_stencil_port_controller.clk_en"],
          ["self.reset","op_hcompute_hw_output_stencil_port_controller.flush"],
          ["op_hcompute_hw_output_stencil_port_controller_clk_en_const.out","op_hcompute_hw_output_stencil_port_controller.rst_n"],
          ["op_hcompute_hw_output_stencil_read_start.in","op_hcompute_hw_output_stencil_port_controller.stencil_valid"],
          ["op_hcompute_hw_output_stencil_write_start.in","op_hcompute_hw_output_stencil_port_controller.stencil_valid"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write_valid","op_hcompute_hw_output_stencil_write_start.out"],
          ["self.clk","op_hcompute_lgxx_stencil.clk"],
          ["self.clk","op_hcompute_lgxx_stencil_1.clk"],
          ["self.clk","op_hcompute_lgxy_stencil.clk"],
          ["self.clk","op_hcompute_lgxy_stencil_1.clk"],
          ["self.clk","op_hcompute_lgyy_stencil.clk"],
          ["self.clk","op_hcompute_lgyy_stencil_1.clk"],
          ["self.clk","op_hcompute_lxx_stencil.clk"],
          ["self.clk","op_hcompute_lxy_stencil.clk"],
          ["self.clk","op_hcompute_lyy_stencil.clk"],
          ["self.clk","op_hcompute_padded16_global_wrapper_stencil.clk"],
          ["padded16_global_wrapper_stencil.op_hcompute_padded16_global_wrapper_stencil_write","op_hcompute_padded16_global_wrapper_stencil.padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_write"],
          ["self.padded16_stencil_op_hcompute_padded16_global_wrapper_stencil_read","op_hcompute_padded16_global_wrapper_stencil.padded16_stencil_op_hcompute_padded16_global_wrapper_stencil_read"],
          ["op_hcompute_padded16_global_wrapper_stencil_port_controller.stencil_valid","op_hcompute_padded16_global_wrapper_stencil_exe_start.in"],
          ["self.clk","op_hcompute_padded16_global_wrapper_stencil_port_controller.clk"],
          ["op_hcompute_padded16_global_wrapper_stencil_port_controller_clk_en_const.out","op_hcompute_padded16_global_wrapper_stencil_port_controller.clk_en"],
          ["self.reset","op_hcompute_padded16_global_wrapper_stencil_port_controller.flush"],
          ["op_hcompute_padded16_global_wrapper_stencil_port_controller_clk_en_const.out","op_hcompute_padded16_global_wrapper_stencil_port_controller.rst_n"],
          ["op_hcompute_padded16_global_wrapper_stencil_read_start.in","op_hcompute_padded16_global_wrapper_stencil_port_controller.stencil_valid"],
          ["op_hcompute_padded16_global_wrapper_stencil_write_start.in","op_hcompute_padded16_global_wrapper_stencil_port_controller.stencil_valid"],
          ["self.padded16_stencil_op_hcompute_padded16_global_wrapper_stencil_read_en","op_hcompute_padded16_global_wrapper_stencil_read_start.out"],
          ["self.clk","padded16_global_wrapper_stencil.clk"],
          ["self.reset","padded16_global_wrapper_stencil.reset"]
        ]
      },
      "hcompute_cim_output_stencil":{
        "type":["Record",[
          ["out_cim_output_stencil",["Array",16,"Bit"]],
          ["in0_cim_stencil",["Array",9,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "bitand_575_576_577":{
            "modref":"corebit.and"
          },
          "bitand_577_578_579":{
            "modref":"corebit.and"
          },
          "bitand_579_580_581":{
            "modref":"corebit.and"
          },
          "bitand_581_582_583":{
            "modref":"corebit.and"
          },
          "bitand_583_584_585":{
            "modref":"corebit.and"
          },
          "bitand_585_586_587":{
            "modref":"corebit.and"
          },
          "bitand_587_588_589":{
            "modref":"corebit.and"
          },
          "bitand_589_591_592":{
            "modref":"corebit.and"
          },
          "const_p0_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_p1__590":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_p255_255":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h00ff"]}
          },
          "mux_5922550":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "sle_590_cim_stencil_2_591":{
            "genref":"coreir.sle",
            "genargs":{"width":["Int",16]}
          },
          "slt_cim_stencil_1_cim_stencil_2_575":{
            "genref":"coreir.slt",
            "genargs":{"width":["Int",16]}
          },
          "slt_cim_stencil_3_cim_stencil_2_576":{
            "genref":"coreir.slt",
            "genargs":{"width":["Int",16]}
          },
          "slt_cim_stencil_4_cim_stencil_2_578":{
            "genref":"coreir.slt",
            "genargs":{"width":["Int",16]}
          },
          "slt_cim_stencil_5_cim_stencil_2_580":{
            "genref":"coreir.slt",
            "genargs":{"width":["Int",16]}
          },
          "slt_cim_stencil_6_cim_stencil_2_582":{
            "genref":"coreir.slt",
            "genargs":{"width":["Int",16]}
          },
          "slt_cim_stencil_7_cim_stencil_2_584":{
            "genref":"coreir.slt",
            "genargs":{"width":["Int",16]}
          },
          "slt_cim_stencil_8_cim_stencil_2_586":{
            "genref":"coreir.slt",
            "genargs":{"width":["Int",16]}
          },
          "slt_cim_stencil_9_cim_stencil_2_588":{
            "genref":"coreir.slt",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["slt_cim_stencil_1_cim_stencil_2_575.out","bitand_575_576_577.in0"],
          ["slt_cim_stencil_3_cim_stencil_2_576.out","bitand_575_576_577.in1"],
          ["bitand_577_578_579.in0","bitand_575_576_577.out"],
          ["slt_cim_stencil_4_cim_stencil_2_578.out","bitand_577_578_579.in1"],
          ["bitand_579_580_581.in0","bitand_577_578_579.out"],
          ["slt_cim_stencil_5_cim_stencil_2_580.out","bitand_579_580_581.in1"],
          ["bitand_581_582_583.in0","bitand_579_580_581.out"],
          ["slt_cim_stencil_6_cim_stencil_2_582.out","bitand_581_582_583.in1"],
          ["bitand_583_584_585.in0","bitand_581_582_583.out"],
          ["slt_cim_stencil_7_cim_stencil_2_584.out","bitand_583_584_585.in1"],
          ["bitand_585_586_587.in0","bitand_583_584_585.out"],
          ["slt_cim_stencil_8_cim_stencil_2_586.out","bitand_585_586_587.in1"],
          ["bitand_587_588_589.in0","bitand_585_586_587.out"],
          ["slt_cim_stencil_9_cim_stencil_2_588.out","bitand_587_588_589.in1"],
          ["bitand_589_591_592.in0","bitand_587_588_589.out"],
          ["sle_590_cim_stencil_2_591.out","bitand_589_591_592.in1"],
          ["mux_5922550.sel","bitand_589_591_592.out"],
          ["mux_5922550.in0","const_p0_0.out"],
          ["sle_590_cim_stencil_2_591.in0","const_p1__590.out"],
          ["mux_5922550.in1","const_p255_255.out"],
          ["self.out_cim_output_stencil","mux_5922550.out"],
          ["slt_cim_stencil_1_cim_stencil_2_575.in0","self.in0_cim_stencil.0"],
          ["sle_590_cim_stencil_2_591.in1","self.in0_cim_stencil.1"],
          ["slt_cim_stencil_1_cim_stencil_2_575.in1","self.in0_cim_stencil.1"],
          ["slt_cim_stencil_3_cim_stencil_2_576.in1","self.in0_cim_stencil.1"],
          ["slt_cim_stencil_4_cim_stencil_2_578.in1","self.in0_cim_stencil.1"],
          ["slt_cim_stencil_5_cim_stencil_2_580.in1","self.in0_cim_stencil.1"],
          ["slt_cim_stencil_6_cim_stencil_2_582.in1","self.in0_cim_stencil.1"],
          ["slt_cim_stencil_7_cim_stencil_2_584.in1","self.in0_cim_stencil.1"],
          ["slt_cim_stencil_8_cim_stencil_2_586.in1","self.in0_cim_stencil.1"],
          ["slt_cim_stencil_9_cim_stencil_2_588.in1","self.in0_cim_stencil.1"],
          ["slt_cim_stencil_3_cim_stencil_2_576.in0","self.in0_cim_stencil.2"],
          ["slt_cim_stencil_4_cim_stencil_2_578.in0","self.in0_cim_stencil.3"],
          ["slt_cim_stencil_5_cim_stencil_2_580.in0","self.in0_cim_stencil.4"],
          ["slt_cim_stencil_6_cim_stencil_2_582.in0","self.in0_cim_stencil.5"],
          ["slt_cim_stencil_7_cim_stencil_2_584.in0","self.in0_cim_stencil.6"],
          ["slt_cim_stencil_8_cim_stencil_2_586.in0","self.in0_cim_stencil.7"],
          ["slt_cim_stencil_9_cim_stencil_2_588.in0","self.in0_cim_stencil.8"]
        ]
      },
      "hcompute_cim_stencil":{
        "type":["Record",[
          ["out_cim_stencil",["Array",16,"Bit"]],
          ["in0_lgxx_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_lgxy_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in2_lgyy_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_529_530_535":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "ashr_536_537_538":{
            "genref":"coreir.ashr",
            "genargs":{"width":["Int",16]}
          },
          "ashr_lgxx_stencil_2_528_529":{
            "genref":"coreir.ashr",
            "genargs":{"width":["Int",16]}
          },
          "ashr_lgxy_stencil_2_528_532":{
            "genref":"coreir.ashr",
            "genargs":{"width":["Int",16]}
          },
          "ashr_lgyy_stencil_2_528_530":{
            "genref":"coreir.ashr",
            "genargs":{"width":["Int",16]}
          },
          "const_p4__537":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0004"]}
          },
          "const_p6__528":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0006"]}
          },
          "const_p6__528$1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0006"]}
          },
          "const_p6__528$2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0006"]}
          },
          "mul_529_530_531":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_532_532_533":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_535_535_536":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "sub_531_533_534":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "sub_534_538_539":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["ashr_lgxx_stencil_2_528_529.out","add_529_530_535.in0"],
          ["ashr_lgyy_stencil_2_528_530.out","add_529_530_535.in1"],
          ["mul_535_535_536.in0","add_529_530_535.out"],
          ["mul_535_535_536.in1","add_529_530_535.out"],
          ["mul_535_535_536.out","ashr_536_537_538.in0"],
          ["const_p4__537.out","ashr_536_537_538.in1"],
          ["sub_534_538_539.in1","ashr_536_537_538.out"],
          ["self.in0_lgxx_stencil.0","ashr_lgxx_stencil_2_528_529.in0"],
          ["const_p6__528.out","ashr_lgxx_stencil_2_528_529.in1"],
          ["mul_529_530_531.in0","ashr_lgxx_stencil_2_528_529.out"],
          ["self.in1_lgxy_stencil.0","ashr_lgxy_stencil_2_528_532.in0"],
          ["const_p6__528$2.out","ashr_lgxy_stencil_2_528_532.in1"],
          ["mul_532_532_533.in0","ashr_lgxy_stencil_2_528_532.out"],
          ["mul_532_532_533.in1","ashr_lgxy_stencil_2_528_532.out"],
          ["self.in2_lgyy_stencil.0","ashr_lgyy_stencil_2_528_530.in0"],
          ["const_p6__528$1.out","ashr_lgyy_stencil_2_528_530.in1"],
          ["mul_529_530_531.in1","ashr_lgyy_stencil_2_528_530.out"],
          ["sub_531_533_534.in0","mul_529_530_531.out"],
          ["sub_531_533_534.in1","mul_532_532_533.out"],
          ["sub_534_538_539.out","self.out_cim_stencil"],
          ["sub_534_538_539.in0","sub_531_533_534.out"]
        ]
      },
      "hcompute_grad_x_stencil":{
        "type":["Record",[
          ["out_grad_x_stencil",["Array",16,"Bit"]],
          ["in0_padded16_global_wrapper_stencil",["Array",6,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_padded16_global_wrapper_stencil_1_275_276":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_padded16_global_wrapper_stencil_2_274_275":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "const_n255__283":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hff01"]}
          },
          "const_p255__281":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h00ff"]}
          },
          "const_p2__273":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "const_p2__273$1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "mul_padded16_global_wrapper_stencil_3_273_274":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_padded16_global_wrapper_stencil_5_273_278":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "smax_282_283_284":{
            "genref":"commonlib.smax",
            "genargs":{"width":["Int",16]}
          },
          "smin_280_281_282":{
            "genref":"commonlib.smin",
            "genargs":{"width":["Int",16]}
          },
          "sub_276_padded16_global_wrapper_stencil_4_277":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "sub_277_278_279":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "sub_279_padded16_global_wrapper_stencil_6_280":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["self.in0_padded16_global_wrapper_stencil.0","add_padded16_global_wrapper_stencil_1_275_276.in0"],
          ["add_padded16_global_wrapper_stencil_2_274_275.out","add_padded16_global_wrapper_stencil_1_275_276.in1"],
          ["sub_276_padded16_global_wrapper_stencil_4_277.in0","add_padded16_global_wrapper_stencil_1_275_276.out"],
          ["self.in0_padded16_global_wrapper_stencil.1","add_padded16_global_wrapper_stencil_2_274_275.in0"],
          ["mul_padded16_global_wrapper_stencil_3_273_274.out","add_padded16_global_wrapper_stencil_2_274_275.in1"],
          ["smax_282_283_284.in1","const_n255__283.out"],
          ["smin_280_281_282.in1","const_p255__281.out"],
          ["mul_padded16_global_wrapper_stencil_5_273_278.in1","const_p2__273$1.out"],
          ["mul_padded16_global_wrapper_stencil_3_273_274.in1","const_p2__273.out"],
          ["self.in0_padded16_global_wrapper_stencil.2","mul_padded16_global_wrapper_stencil_3_273_274.in0"],
          ["self.in0_padded16_global_wrapper_stencil.4","mul_padded16_global_wrapper_stencil_5_273_278.in0"],
          ["sub_277_278_279.in1","mul_padded16_global_wrapper_stencil_5_273_278.out"],
          ["sub_276_padded16_global_wrapper_stencil_4_277.in1","self.in0_padded16_global_wrapper_stencil.3"],
          ["sub_279_padded16_global_wrapper_stencil_6_280.in1","self.in0_padded16_global_wrapper_stencil.5"],
          ["smax_282_283_284.out","self.out_grad_x_stencil"],
          ["smin_280_281_282.out","smax_282_283_284.in0"],
          ["sub_279_padded16_global_wrapper_stencil_6_280.out","smin_280_281_282.in0"],
          ["sub_277_278_279.in0","sub_276_padded16_global_wrapper_stencil_4_277.out"],
          ["sub_279_padded16_global_wrapper_stencil_6_280.in0","sub_277_278_279.out"]
        ]
      },
      "hcompute_grad_y_stencil":{
        "type":["Record",[
          ["out_grad_y_stencil",["Array",16,"Bit"]],
          ["in0_padded16_global_wrapper_stencil",["Array",6,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_padded16_global_wrapper_stencil_7_375_376":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_padded16_global_wrapper_stencil_8_374_375":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "const_n255__383":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hff01"]}
          },
          "const_p255__381":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h00ff"]}
          },
          "const_p2__373":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "const_p2__373$1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "mul_padded16_global_wrapper_stencil_11_373_378":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_padded16_global_wrapper_stencil_9_373_374":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "smax_382_383_384":{
            "genref":"commonlib.smax",
            "genargs":{"width":["Int",16]}
          },
          "smin_380_381_382":{
            "genref":"commonlib.smin",
            "genargs":{"width":["Int",16]}
          },
          "sub_376_padded16_global_wrapper_stencil_10_377":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "sub_377_378_379":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "sub_379_padded16_global_wrapper_stencil_12_380":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["self.in0_padded16_global_wrapper_stencil.3","add_padded16_global_wrapper_stencil_7_375_376.in0"],
          ["add_padded16_global_wrapper_stencil_8_374_375.out","add_padded16_global_wrapper_stencil_7_375_376.in1"],
          ["sub_376_padded16_global_wrapper_stencil_10_377.in0","add_padded16_global_wrapper_stencil_7_375_376.out"],
          ["self.in0_padded16_global_wrapper_stencil.4","add_padded16_global_wrapper_stencil_8_374_375.in0"],
          ["mul_padded16_global_wrapper_stencil_9_373_374.out","add_padded16_global_wrapper_stencil_8_374_375.in1"],
          ["smax_382_383_384.in1","const_n255__383.out"],
          ["smin_380_381_382.in1","const_p255__381.out"],
          ["mul_padded16_global_wrapper_stencil_11_373_378.in1","const_p2__373$1.out"],
          ["mul_padded16_global_wrapper_stencil_9_373_374.in1","const_p2__373.out"],
          ["self.in0_padded16_global_wrapper_stencil.1","mul_padded16_global_wrapper_stencil_11_373_378.in0"],
          ["sub_377_378_379.in1","mul_padded16_global_wrapper_stencil_11_373_378.out"],
          ["self.in0_padded16_global_wrapper_stencil.5","mul_padded16_global_wrapper_stencil_9_373_374.in0"],
          ["sub_376_padded16_global_wrapper_stencil_10_377.in1","self.in0_padded16_global_wrapper_stencil.0"],
          ["sub_379_padded16_global_wrapper_stencil_12_380.in1","self.in0_padded16_global_wrapper_stencil.2"],
          ["smax_382_383_384.out","self.out_grad_y_stencil"],
          ["smin_380_381_382.out","smax_382_383_384.in0"],
          ["sub_379_padded16_global_wrapper_stencil_12_380.out","smin_380_381_382.in0"],
          ["sub_377_378_379.in0","sub_376_padded16_global_wrapper_stencil_10_377.out"],
          ["sub_379_padded16_global_wrapper_stencil_12_380.in0","sub_377_378_379.out"]
        ]
      },
      "hcompute_hw_output_stencil":{
        "type":["Record",[
          ["out_hw_output_stencil",["Array",16,"Bit"]],
          ["in0_cim_output_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_output_stencil","self.in0_cim_output_stencil.0"]
        ]
      },
      "hcompute_lgxx_stencil":{
        "type":["Record",[
          ["out_lgxx_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__318":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_lgxx_stencil","const_p0__318.out"]
        ]
      },
      "hcompute_lgxx_stencil_1":{
        "type":["Record",[
          ["out_lgxx_stencil",["Array",16,"Bit"]],
          ["in0_lgxx_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_lxx_stencil",["Array",9,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_lgxx_stencil_1_335_336":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_lxx_stencil_1_336_337":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_lxx_stencil_2_334_335":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_lxx_stencil_3_333_334":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_lxx_stencil_4_332_333":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_lxx_stencil_5_331_332":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_lxx_stencil_6_330_331":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_lxx_stencil_7_329_330":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_lxx_stencil_8_lxx_stencil_9_329":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["self.in0_lgxx_stencil.0","add_lgxx_stencil_1_335_336.in0"],
          ["add_lxx_stencil_2_334_335.out","add_lgxx_stencil_1_335_336.in1"],
          ["add_lxx_stencil_1_336_337.in1","add_lgxx_stencil_1_335_336.out"],
          ["self.in1_lxx_stencil.0","add_lxx_stencil_1_336_337.in0"],
          ["self.out_lgxx_stencil","add_lxx_stencil_1_336_337.out"],
          ["self.in1_lxx_stencil.1","add_lxx_stencil_2_334_335.in0"],
          ["add_lxx_stencil_3_333_334.out","add_lxx_stencil_2_334_335.in1"],
          ["self.in1_lxx_stencil.2","add_lxx_stencil_3_333_334.in0"],
          ["add_lxx_stencil_4_332_333.out","add_lxx_stencil_3_333_334.in1"],
          ["self.in1_lxx_stencil.3","add_lxx_stencil_4_332_333.in0"],
          ["add_lxx_stencil_5_331_332.out","add_lxx_stencil_4_332_333.in1"],
          ["self.in1_lxx_stencil.4","add_lxx_stencil_5_331_332.in0"],
          ["add_lxx_stencil_6_330_331.out","add_lxx_stencil_5_331_332.in1"],
          ["self.in1_lxx_stencil.5","add_lxx_stencil_6_330_331.in0"],
          ["add_lxx_stencil_7_329_330.out","add_lxx_stencil_6_330_331.in1"],
          ["self.in1_lxx_stencil.6","add_lxx_stencil_7_329_330.in0"],
          ["add_lxx_stencil_8_lxx_stencil_9_329.out","add_lxx_stencil_7_329_330.in1"],
          ["self.in1_lxx_stencil.7","add_lxx_stencil_8_lxx_stencil_9_329.in0"],
          ["self.in1_lxx_stencil.8","add_lxx_stencil_8_lxx_stencil_9_329.in1"]
        ]
      },
      "hcompute_lgxy_stencil":{
        "type":["Record",[
          ["out_lgxy_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__419":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_lgxy_stencil","const_p0__419.out"]
        ]
      },
      "hcompute_lgxy_stencil_1":{
        "type":["Record",[
          ["out_lgxy_stencil",["Array",16,"Bit"]],
          ["in0_lgxy_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_lxy_stencil",["Array",9,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_lgxy_stencil_1_436_437":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_lxy_stencil_1_437_438":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_lxy_stencil_2_435_436":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_lxy_stencil_3_434_435":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_lxy_stencil_4_433_434":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_lxy_stencil_5_432_433":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_lxy_stencil_6_431_432":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_lxy_stencil_7_430_431":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_lxy_stencil_8_lxy_stencil_9_430":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["self.in0_lgxy_stencil.0","add_lgxy_stencil_1_436_437.in0"],
          ["add_lxy_stencil_2_435_436.out","add_lgxy_stencil_1_436_437.in1"],
          ["add_lxy_stencil_1_437_438.in1","add_lgxy_stencil_1_436_437.out"],
          ["self.in1_lxy_stencil.0","add_lxy_stencil_1_437_438.in0"],
          ["self.out_lgxy_stencil","add_lxy_stencil_1_437_438.out"],
          ["self.in1_lxy_stencil.1","add_lxy_stencil_2_435_436.in0"],
          ["add_lxy_stencil_3_434_435.out","add_lxy_stencil_2_435_436.in1"],
          ["self.in1_lxy_stencil.2","add_lxy_stencil_3_434_435.in0"],
          ["add_lxy_stencil_4_433_434.out","add_lxy_stencil_3_434_435.in1"],
          ["self.in1_lxy_stencil.3","add_lxy_stencil_4_433_434.in0"],
          ["add_lxy_stencil_5_432_433.out","add_lxy_stencil_4_433_434.in1"],
          ["self.in1_lxy_stencil.4","add_lxy_stencil_5_432_433.in0"],
          ["add_lxy_stencil_6_431_432.out","add_lxy_stencil_5_432_433.in1"],
          ["self.in1_lxy_stencil.5","add_lxy_stencil_6_431_432.in0"],
          ["add_lxy_stencil_7_430_431.out","add_lxy_stencil_6_431_432.in1"],
          ["self.in1_lxy_stencil.6","add_lxy_stencil_7_430_431.in0"],
          ["add_lxy_stencil_8_lxy_stencil_9_430.out","add_lxy_stencil_7_430_431.in1"],
          ["self.in1_lxy_stencil.7","add_lxy_stencil_8_lxy_stencil_9_430.in0"],
          ["self.in1_lxy_stencil.8","add_lxy_stencil_8_lxy_stencil_9_430.in1"]
        ]
      },
      "hcompute_lgyy_stencil":{
        "type":["Record",[
          ["out_lgyy_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__473":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_lgyy_stencil","const_p0__473.out"]
        ]
      },
      "hcompute_lgyy_stencil_1":{
        "type":["Record",[
          ["out_lgyy_stencil",["Array",16,"Bit"]],
          ["in0_lgyy_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_lyy_stencil",["Array",9,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_lgyy_stencil_1_490_491":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_lyy_stencil_1_491_492":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_lyy_stencil_2_489_490":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_lyy_stencil_3_488_489":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_lyy_stencil_4_487_488":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_lyy_stencil_5_486_487":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_lyy_stencil_6_485_486":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_lyy_stencil_7_484_485":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_lyy_stencil_8_lyy_stencil_9_484":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["self.in0_lgyy_stencil.0","add_lgyy_stencil_1_490_491.in0"],
          ["add_lyy_stencil_2_489_490.out","add_lgyy_stencil_1_490_491.in1"],
          ["add_lyy_stencil_1_491_492.in1","add_lgyy_stencil_1_490_491.out"],
          ["self.in1_lyy_stencil.0","add_lyy_stencil_1_491_492.in0"],
          ["self.out_lgyy_stencil","add_lyy_stencil_1_491_492.out"],
          ["self.in1_lyy_stencil.1","add_lyy_stencil_2_489_490.in0"],
          ["add_lyy_stencil_3_488_489.out","add_lyy_stencil_2_489_490.in1"],
          ["self.in1_lyy_stencil.2","add_lyy_stencil_3_488_489.in0"],
          ["add_lyy_stencil_4_487_488.out","add_lyy_stencil_3_488_489.in1"],
          ["self.in1_lyy_stencil.3","add_lyy_stencil_4_487_488.in0"],
          ["add_lyy_stencil_5_486_487.out","add_lyy_stencil_4_487_488.in1"],
          ["self.in1_lyy_stencil.4","add_lyy_stencil_5_486_487.in0"],
          ["add_lyy_stencil_6_485_486.out","add_lyy_stencil_5_486_487.in1"],
          ["self.in1_lyy_stencil.5","add_lyy_stencil_6_485_486.in0"],
          ["add_lyy_stencil_7_484_485.out","add_lyy_stencil_6_485_486.in1"],
          ["self.in1_lyy_stencil.6","add_lyy_stencil_7_484_485.in0"],
          ["add_lyy_stencil_8_lyy_stencil_9_484.out","add_lyy_stencil_7_484_485.in1"],
          ["self.in1_lyy_stencil.7","add_lyy_stencil_8_lyy_stencil_9_484.in0"],
          ["self.in1_lyy_stencil.8","add_lyy_stencil_8_lyy_stencil_9_484.in1"]
        ]
      },
      "hcompute_lxx_stencil":{
        "type":["Record",[
          ["out_lxx_stencil",["Array",16,"Bit"]],
          ["in0_grad_x_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "ashr_310_311_312":{
            "genref":"coreir.ashr",
            "genargs":{"width":["Int",16]}
          },
          "const_p7__311":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0007"]}
          },
          "mul_grad_x_stencil_1_grad_x_stencil_1_310":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_grad_x_stencil_1_grad_x_stencil_1_310.out","ashr_310_311_312.in0"],
          ["const_p7__311.out","ashr_310_311_312.in1"],
          ["self.out_lxx_stencil","ashr_310_311_312.out"],
          ["self.in0_grad_x_stencil.0","mul_grad_x_stencil_1_grad_x_stencil_1_310.in0"],
          ["self.in0_grad_x_stencil.0","mul_grad_x_stencil_1_grad_x_stencil_1_310.in1"]
        ]
      },
      "hcompute_lxy_stencil":{
        "type":["Record",[
          ["out_lxy_stencil",["Array",16,"Bit"]],
          ["in0_grad_x_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_grad_y_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "ashr_410_411_412":{
            "genref":"coreir.ashr",
            "genargs":{"width":["Int",16]}
          },
          "const_p7__411":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0007"]}
          },
          "mul_grad_x_stencil_2_grad_y_stencil_1_410":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_grad_x_stencil_2_grad_y_stencil_1_410.out","ashr_410_411_412.in0"],
          ["const_p7__411.out","ashr_410_411_412.in1"],
          ["self.out_lxy_stencil","ashr_410_411_412.out"],
          ["self.in0_grad_x_stencil.0","mul_grad_x_stencil_2_grad_y_stencil_1_410.in0"],
          ["self.in1_grad_y_stencil.0","mul_grad_x_stencil_2_grad_y_stencil_1_410.in1"]
        ]
      },
      "hcompute_lyy_stencil":{
        "type":["Record",[
          ["out_lyy_stencil",["Array",16,"Bit"]],
          ["in0_grad_y_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "ashr_465_466_467":{
            "genref":"coreir.ashr",
            "genargs":{"width":["Int",16]}
          },
          "const_p7__466":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0007"]}
          },
          "mul_grad_y_stencil_2_grad_y_stencil_2_465":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_grad_y_stencil_2_grad_y_stencil_2_465.out","ashr_465_466_467.in0"],
          ["const_p7__466.out","ashr_465_466_467.in1"],
          ["self.out_lyy_stencil","ashr_465_466_467.out"],
          ["self.in0_grad_y_stencil.0","mul_grad_y_stencil_2_grad_y_stencil_2_465.in0"],
          ["self.in0_grad_y_stencil.0","mul_grad_y_stencil_2_grad_y_stencil_2_465.in1"]
        ]
      },
      "hcompute_padded16_global_wrapper_stencil":{
        "type":["Record",[
          ["out_padded16_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_padded16_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_padded16_global_wrapper_stencil","self.in0_padded16_stencil.0"]
        ]
      },
      "lgxx_stencil_clkwrk_dsa0_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_lgxx_stencil_1_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_lgxx_stencil_1_read_extra_ctrl","Bit"],
          ["op_hcompute_lgxx_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_lgxx_stencil_write_extra_ctrl","BitIn"]
        ]],
        "connections":[
          ["self.op_hcompute_lgxx_stencil_write.0","self.op_hcompute_lgxx_stencil_1_read.0"],
          ["self.op_hcompute_lgxx_stencil_write_extra_ctrl","self.op_hcompute_lgxx_stencil_1_read_extra_ctrl"]
        ]
      },
      "lgxx_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_cim_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_cim_stencil_read_extra_ctrl","Bit"],
          ["op_hcompute_lgxx_stencil_1_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_lgxx_stencil_1_write_extra_ctrl","BitIn"]
        ]],
        "connections":[
          ["self.op_hcompute_lgxx_stencil_1_write.0","self.op_hcompute_cim_stencil_read.0"],
          ["self.op_hcompute_lgxx_stencil_1_write_extra_ctrl","self.op_hcompute_cim_stencil_read_extra_ctrl"]
        ]
      },
      "lgxy_stencil_clkwrk_dsa1_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_lgxy_stencil_1_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_lgxy_stencil_1_read_extra_ctrl","Bit"],
          ["op_hcompute_lgxy_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_lgxy_stencil_write_extra_ctrl","BitIn"]
        ]],
        "connections":[
          ["self.op_hcompute_lgxy_stencil_write.0","self.op_hcompute_lgxy_stencil_1_read.0"],
          ["self.op_hcompute_lgxy_stencil_write_extra_ctrl","self.op_hcompute_lgxy_stencil_1_read_extra_ctrl"]
        ]
      },
      "lgxy_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_cim_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_cim_stencil_read_extra_ctrl","Bit"],
          ["op_hcompute_lgxy_stencil_1_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_lgxy_stencil_1_write_extra_ctrl","BitIn"]
        ]],
        "connections":[
          ["self.op_hcompute_lgxy_stencil_1_write.0","self.op_hcompute_cim_stencil_read.0"],
          ["self.op_hcompute_lgxy_stencil_1_write_extra_ctrl","self.op_hcompute_cim_stencil_read_extra_ctrl"]
        ]
      },
      "lgyy_stencil_clkwrk_dsa2_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_lgyy_stencil_1_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_lgyy_stencil_1_read_extra_ctrl","Bit"],
          ["op_hcompute_lgyy_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_lgyy_stencil_write_extra_ctrl","BitIn"]
        ]],
        "connections":[
          ["self.op_hcompute_lgyy_stencil_write.0","self.op_hcompute_lgyy_stencil_1_read.0"],
          ["self.op_hcompute_lgyy_stencil_write_extra_ctrl","self.op_hcompute_lgyy_stencil_1_read_extra_ctrl"]
        ]
      },
      "lgyy_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_cim_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_cim_stencil_read_extra_ctrl","Bit"],
          ["op_hcompute_lgyy_stencil_1_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_lgyy_stencil_1_write_extra_ctrl","BitIn"]
        ]],
        "connections":[
          ["self.op_hcompute_lgyy_stencil_1_write.0","self.op_hcompute_cim_stencil_read.0"],
          ["self.op_hcompute_lgyy_stencil_1_write_extra_ctrl","self.op_hcompute_cim_stencil_read_extra_ctrl"]
        ]
      },
      "lxx_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_lgxx_stencil_1_read",["Array",9,["Array",16,"Bit"]]],
          ["op_hcompute_lgxx_stencil_1_read_extra_ctrl","Bit"],
          ["op_hcompute_lxx_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_lxx_stencil_write_extra_ctrl","BitIn"]
        ]],
        "instances":{
          "chain_disen_const_U9":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "d_reg__U10":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U11":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U12":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U13":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U14":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U15":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "ub_lxx_stencil_op_hcompute_lxx_stencil_7_to_lxx_stencil_op_hcompute_lgxx_stencil_1_37":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U8"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[134],"cycle_stride":[4,64],"dimensionality":2,"extent":[16,62],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,16]},"in2agg_0":{"cycle_starting_addr":[130],"cycle_stride":[1,4,64],"dimensionality":3,"extent":[4,16,62],"write_data_starting_addr":[0],"write_data_stride":[1,4,0]},"sram2tb_0":{"cycle_starting_addr":[253],"cycle_stride":[4,64],"dimensionality":2,"extent":[16,60],"read_data_starting_addr":[0],"read_data_stride":[1,16],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_1":{"cycle_starting_addr":[255],"cycle_stride":[4,64],"dimensionality":2,"extent":[16,60],"read_data_starting_addr":[16],"read_data_stride":[1,16],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"stencil_valid":{"cycle_starting_addr":[260],"cycle_stride":[1,64],"dimensionality":2,"extent":[60,60]},"tb2out_0":{"cycle_starting_addr":[258],"cycle_stride":[1,4,64],"dimensionality":3,"extent":[4,16,60],"read_data_starting_addr":[0],"read_data_stride":[1,4,0]},"tb2out_1":{"cycle_starting_addr":[258],"cycle_stride":[1,4,64],"dimensionality":3,"extent":[4,16,60],"read_data_starting_addr":[0],"read_data_stride":[1,4,0]}},"mode":"lake"}
          },
          "ub_lxx_stencil_op_hcompute_lxx_stencil_7_to_lxx_stencil_op_hcompute_lgxx_stencil_1_37_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["ub_lxx_stencil_op_hcompute_lxx_stencil_7_to_lxx_stencil_op_hcompute_lgxx_stencil_1_37.chain_chain_en","chain_disen_const_U9.out"],
          ["self.clk","d_reg__U10.clk"],
          ["self.op_hcompute_lxx_stencil_write.0","d_reg__U10.in"],
          ["d_reg__U11.in","d_reg__U10.out"],
          ["self.op_hcompute_lgxx_stencil_1_read.8","d_reg__U10.out"],
          ["self.clk","d_reg__U11.clk"],
          ["self.op_hcompute_lgxx_stencil_1_read.6","d_reg__U11.out"],
          ["self.clk","d_reg__U12.clk"],
          ["ub_lxx_stencil_op_hcompute_lxx_stencil_7_to_lxx_stencil_op_hcompute_lgxx_stencil_1_37.data_out_0","d_reg__U12.in"],
          ["d_reg__U13.in","d_reg__U12.out"],
          ["self.op_hcompute_lgxx_stencil_1_read.1","d_reg__U12.out"],
          ["self.clk","d_reg__U13.clk"],
          ["self.op_hcompute_lgxx_stencil_1_read.0","d_reg__U13.out"],
          ["self.clk","d_reg__U14.clk"],
          ["ub_lxx_stencil_op_hcompute_lxx_stencil_7_to_lxx_stencil_op_hcompute_lgxx_stencil_1_37.data_out_1","d_reg__U14.in"],
          ["d_reg__U15.in","d_reg__U14.out"],
          ["self.op_hcompute_lgxx_stencil_1_read.4","d_reg__U14.out"],
          ["self.clk","d_reg__U15.clk"],
          ["self.op_hcompute_lgxx_stencil_1_read.3","d_reg__U15.out"],
          ["ub_lxx_stencil_op_hcompute_lxx_stencil_7_to_lxx_stencil_op_hcompute_lgxx_stencil_1_37.clk","self.clk"],
          ["ub_lxx_stencil_op_hcompute_lxx_stencil_7_to_lxx_stencil_op_hcompute_lgxx_stencil_1_37.data_out_0","self.op_hcompute_lgxx_stencil_1_read.2"],
          ["ub_lxx_stencil_op_hcompute_lxx_stencil_7_to_lxx_stencil_op_hcompute_lgxx_stencil_1_37.data_out_1","self.op_hcompute_lgxx_stencil_1_read.5"],
          ["self.op_hcompute_lxx_stencil_write.0","self.op_hcompute_lgxx_stencil_1_read.7"],
          ["ub_lxx_stencil_op_hcompute_lxx_stencil_7_to_lxx_stencil_op_hcompute_lgxx_stencil_1_37.stencil_valid","self.op_hcompute_lgxx_stencil_1_read_extra_ctrl"],
          ["ub_lxx_stencil_op_hcompute_lxx_stencil_7_to_lxx_stencil_op_hcompute_lgxx_stencil_1_37.data_in_0","self.op_hcompute_lxx_stencil_write.0"],
          ["ub_lxx_stencil_op_hcompute_lxx_stencil_7_to_lxx_stencil_op_hcompute_lgxx_stencil_1_37.flush","self.reset"],
          ["ub_lxx_stencil_op_hcompute_lxx_stencil_7_to_lxx_stencil_op_hcompute_lgxx_stencil_1_37_clk_en_const.out","ub_lxx_stencil_op_hcompute_lxx_stencil_7_to_lxx_stencil_op_hcompute_lgxx_stencil_1_37.clk_en"],
          ["ub_lxx_stencil_op_hcompute_lxx_stencil_7_to_lxx_stencil_op_hcompute_lgxx_stencil_1_37_clk_en_const.out","ub_lxx_stencil_op_hcompute_lxx_stencil_7_to_lxx_stencil_op_hcompute_lgxx_stencil_1_37.rst_n"]
        ]
      },
      "lxy_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_lgxy_stencil_1_read",["Array",9,["Array",16,"Bit"]]],
          ["op_hcompute_lgxy_stencil_1_read_extra_ctrl","Bit"],
          ["op_hcompute_lxy_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_lxy_stencil_write_extra_ctrl","BitIn"]
        ]],
        "instances":{
          "chain_disen_const_U17":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "d_reg__U18":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U19":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U20":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U21":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U22":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U23":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "ub_lxy_stencil_op_hcompute_lxy_stencil_4_to_lxy_stencil_op_hcompute_lgxy_stencil_1_25":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U16"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[134],"cycle_stride":[4,64],"dimensionality":2,"extent":[16,62],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,16]},"in2agg_0":{"cycle_starting_addr":[130],"cycle_stride":[1,4,64],"dimensionality":3,"extent":[4,16,62],"write_data_starting_addr":[0],"write_data_stride":[1,4,0]},"sram2tb_0":{"cycle_starting_addr":[253],"cycle_stride":[4,64],"dimensionality":2,"extent":[16,60],"read_data_starting_addr":[0],"read_data_stride":[1,16],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_1":{"cycle_starting_addr":[255],"cycle_stride":[4,64],"dimensionality":2,"extent":[16,60],"read_data_starting_addr":[16],"read_data_stride":[1,16],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"stencil_valid":{"cycle_starting_addr":[260],"cycle_stride":[1,64],"dimensionality":2,"extent":[60,60]},"tb2out_0":{"cycle_starting_addr":[258],"cycle_stride":[1,4,64],"dimensionality":3,"extent":[4,16,60],"read_data_starting_addr":[0],"read_data_stride":[1,4,0]},"tb2out_1":{"cycle_starting_addr":[258],"cycle_stride":[1,4,64],"dimensionality":3,"extent":[4,16,60],"read_data_starting_addr":[0],"read_data_stride":[1,4,0]}},"mode":"lake"}
          },
          "ub_lxy_stencil_op_hcompute_lxy_stencil_4_to_lxy_stencil_op_hcompute_lgxy_stencil_1_25_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["ub_lxy_stencil_op_hcompute_lxy_stencil_4_to_lxy_stencil_op_hcompute_lgxy_stencil_1_25.chain_chain_en","chain_disen_const_U17.out"],
          ["self.clk","d_reg__U18.clk"],
          ["self.op_hcompute_lxy_stencil_write.0","d_reg__U18.in"],
          ["d_reg__U19.in","d_reg__U18.out"],
          ["self.op_hcompute_lgxy_stencil_1_read.8","d_reg__U18.out"],
          ["self.clk","d_reg__U19.clk"],
          ["self.op_hcompute_lgxy_stencil_1_read.6","d_reg__U19.out"],
          ["self.clk","d_reg__U20.clk"],
          ["ub_lxy_stencil_op_hcompute_lxy_stencil_4_to_lxy_stencil_op_hcompute_lgxy_stencil_1_25.data_out_0","d_reg__U20.in"],
          ["d_reg__U21.in","d_reg__U20.out"],
          ["self.op_hcompute_lgxy_stencil_1_read.1","d_reg__U20.out"],
          ["self.clk","d_reg__U21.clk"],
          ["self.op_hcompute_lgxy_stencil_1_read.0","d_reg__U21.out"],
          ["self.clk","d_reg__U22.clk"],
          ["ub_lxy_stencil_op_hcompute_lxy_stencil_4_to_lxy_stencil_op_hcompute_lgxy_stencil_1_25.data_out_1","d_reg__U22.in"],
          ["d_reg__U23.in","d_reg__U22.out"],
          ["self.op_hcompute_lgxy_stencil_1_read.4","d_reg__U22.out"],
          ["self.clk","d_reg__U23.clk"],
          ["self.op_hcompute_lgxy_stencil_1_read.3","d_reg__U23.out"],
          ["ub_lxy_stencil_op_hcompute_lxy_stencil_4_to_lxy_stencil_op_hcompute_lgxy_stencil_1_25.clk","self.clk"],
          ["ub_lxy_stencil_op_hcompute_lxy_stencil_4_to_lxy_stencil_op_hcompute_lgxy_stencil_1_25.data_out_0","self.op_hcompute_lgxy_stencil_1_read.2"],
          ["ub_lxy_stencil_op_hcompute_lxy_stencil_4_to_lxy_stencil_op_hcompute_lgxy_stencil_1_25.data_out_1","self.op_hcompute_lgxy_stencil_1_read.5"],
          ["self.op_hcompute_lxy_stencil_write.0","self.op_hcompute_lgxy_stencil_1_read.7"],
          ["ub_lxy_stencil_op_hcompute_lxy_stencil_4_to_lxy_stencil_op_hcompute_lgxy_stencil_1_25.stencil_valid","self.op_hcompute_lgxy_stencil_1_read_extra_ctrl"],
          ["ub_lxy_stencil_op_hcompute_lxy_stencil_4_to_lxy_stencil_op_hcompute_lgxy_stencil_1_25.data_in_0","self.op_hcompute_lxy_stencil_write.0"],
          ["ub_lxy_stencil_op_hcompute_lxy_stencil_4_to_lxy_stencil_op_hcompute_lgxy_stencil_1_25.flush","self.reset"],
          ["ub_lxy_stencil_op_hcompute_lxy_stencil_4_to_lxy_stencil_op_hcompute_lgxy_stencil_1_25_clk_en_const.out","ub_lxy_stencil_op_hcompute_lxy_stencil_4_to_lxy_stencil_op_hcompute_lgxy_stencil_1_25.clk_en"],
          ["ub_lxy_stencil_op_hcompute_lxy_stencil_4_to_lxy_stencil_op_hcompute_lgxy_stencil_1_25_clk_en_const.out","ub_lxy_stencil_op_hcompute_lxy_stencil_4_to_lxy_stencil_op_hcompute_lgxy_stencil_1_25.rst_n"]
        ]
      },
      "lyy_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_lgyy_stencil_1_read",["Array",9,["Array",16,"Bit"]]],
          ["op_hcompute_lgyy_stencil_1_read_extra_ctrl","Bit"],
          ["op_hcompute_lyy_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_lyy_stencil_write_extra_ctrl","BitIn"]
        ]],
        "instances":{
          "chain_disen_const_U25":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "d_reg__U26":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U27":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U28":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U29":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U30":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U31":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "ub_lyy_stencil_op_hcompute_lyy_stencil_2_to_lyy_stencil_op_hcompute_lgyy_stencil_1_13":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U24"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[134],"cycle_stride":[4,64],"dimensionality":2,"extent":[16,62],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,16]},"in2agg_0":{"cycle_starting_addr":[130],"cycle_stride":[1,4,64],"dimensionality":3,"extent":[4,16,62],"write_data_starting_addr":[0],"write_data_stride":[1,4,0]},"sram2tb_0":{"cycle_starting_addr":[253],"cycle_stride":[4,64],"dimensionality":2,"extent":[16,60],"read_data_starting_addr":[0],"read_data_stride":[1,16],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_1":{"cycle_starting_addr":[255],"cycle_stride":[4,64],"dimensionality":2,"extent":[16,60],"read_data_starting_addr":[16],"read_data_stride":[1,16],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"stencil_valid":{"cycle_starting_addr":[260],"cycle_stride":[1,64],"dimensionality":2,"extent":[60,60]},"tb2out_0":{"cycle_starting_addr":[258],"cycle_stride":[1,4,64],"dimensionality":3,"extent":[4,16,60],"read_data_starting_addr":[0],"read_data_stride":[1,4,0]},"tb2out_1":{"cycle_starting_addr":[258],"cycle_stride":[1,4,64],"dimensionality":3,"extent":[4,16,60],"read_data_starting_addr":[0],"read_data_stride":[1,4,0]}},"mode":"lake"}
          },
          "ub_lyy_stencil_op_hcompute_lyy_stencil_2_to_lyy_stencil_op_hcompute_lgyy_stencil_1_13_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["ub_lyy_stencil_op_hcompute_lyy_stencil_2_to_lyy_stencil_op_hcompute_lgyy_stencil_1_13.chain_chain_en","chain_disen_const_U25.out"],
          ["self.clk","d_reg__U26.clk"],
          ["self.op_hcompute_lyy_stencil_write.0","d_reg__U26.in"],
          ["d_reg__U27.in","d_reg__U26.out"],
          ["self.op_hcompute_lgyy_stencil_1_read.8","d_reg__U26.out"],
          ["self.clk","d_reg__U27.clk"],
          ["self.op_hcompute_lgyy_stencil_1_read.6","d_reg__U27.out"],
          ["self.clk","d_reg__U28.clk"],
          ["ub_lyy_stencil_op_hcompute_lyy_stencil_2_to_lyy_stencil_op_hcompute_lgyy_stencil_1_13.data_out_0","d_reg__U28.in"],
          ["d_reg__U29.in","d_reg__U28.out"],
          ["self.op_hcompute_lgyy_stencil_1_read.1","d_reg__U28.out"],
          ["self.clk","d_reg__U29.clk"],
          ["self.op_hcompute_lgyy_stencil_1_read.0","d_reg__U29.out"],
          ["self.clk","d_reg__U30.clk"],
          ["ub_lyy_stencil_op_hcompute_lyy_stencil_2_to_lyy_stencil_op_hcompute_lgyy_stencil_1_13.data_out_1","d_reg__U30.in"],
          ["d_reg__U31.in","d_reg__U30.out"],
          ["self.op_hcompute_lgyy_stencil_1_read.4","d_reg__U30.out"],
          ["self.clk","d_reg__U31.clk"],
          ["self.op_hcompute_lgyy_stencil_1_read.3","d_reg__U31.out"],
          ["ub_lyy_stencil_op_hcompute_lyy_stencil_2_to_lyy_stencil_op_hcompute_lgyy_stencil_1_13.clk","self.clk"],
          ["ub_lyy_stencil_op_hcompute_lyy_stencil_2_to_lyy_stencil_op_hcompute_lgyy_stencil_1_13.data_out_0","self.op_hcompute_lgyy_stencil_1_read.2"],
          ["ub_lyy_stencil_op_hcompute_lyy_stencil_2_to_lyy_stencil_op_hcompute_lgyy_stencil_1_13.data_out_1","self.op_hcompute_lgyy_stencil_1_read.5"],
          ["self.op_hcompute_lyy_stencil_write.0","self.op_hcompute_lgyy_stencil_1_read.7"],
          ["ub_lyy_stencil_op_hcompute_lyy_stencil_2_to_lyy_stencil_op_hcompute_lgyy_stencil_1_13.stencil_valid","self.op_hcompute_lgyy_stencil_1_read_extra_ctrl"],
          ["ub_lyy_stencil_op_hcompute_lyy_stencil_2_to_lyy_stencil_op_hcompute_lgyy_stencil_1_13.data_in_0","self.op_hcompute_lyy_stencil_write.0"],
          ["ub_lyy_stencil_op_hcompute_lyy_stencil_2_to_lyy_stencil_op_hcompute_lgyy_stencil_1_13.flush","self.reset"],
          ["ub_lyy_stencil_op_hcompute_lyy_stencil_2_to_lyy_stencil_op_hcompute_lgyy_stencil_1_13_clk_en_const.out","ub_lyy_stencil_op_hcompute_lyy_stencil_2_to_lyy_stencil_op_hcompute_lgyy_stencil_1_13.clk_en"],
          ["ub_lyy_stencil_op_hcompute_lyy_stencil_2_to_lyy_stencil_op_hcompute_lgyy_stencil_1_13_clk_en_const.out","ub_lyy_stencil_op_hcompute_lyy_stencil_2_to_lyy_stencil_op_hcompute_lgyy_stencil_1_13.rst_n"]
        ]
      },
      "op_hcompute_hw_output_stencil_exe_start_pt__U42":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_read_start_pt__U41":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_write_start_pt__U43":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_padded16_global_wrapper_stencil_exe_start_pt__U46":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_padded16_global_wrapper_stencil_read_start_pt__U45":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_padded16_global_wrapper_stencil_write_start_pt__U47":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "padded16_global_wrapper_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_grad_x_stencil_read",["Array",6,["Array",16,"Bit"]]],
          ["op_hcompute_grad_x_stencil_read_extra_ctrl","Bit"],
          ["op_hcompute_grad_y_stencil_read",["Array",6,["Array",16,"Bit"]]],
          ["op_hcompute_grad_y_stencil_read_extra_ctrl","Bit"],
          ["op_hcompute_padded16_global_wrapper_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_padded16_global_wrapper_stencil_write_extra_ctrl","BitIn"]
        ]],
        "instances":{
          "chain_disen_const_U33":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "d_reg__U34":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U35":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U36":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U37":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U38":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U39":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "ub_padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_0_to_padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_55":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U32"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"agg2sram_0":{"cycle_starting_addr":[4],"cycle_stride":[4,64],"dimensionality":2,"extent":[16,64],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,16]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[1,4,64],"dimensionality":3,"extent":[4,16,64],"write_data_starting_addr":[0],"write_data_stride":[1,4,0]},"sram2tb_0":{"cycle_starting_addr":[123],"cycle_stride":[4,64],"dimensionality":2,"extent":[16,62],"read_data_starting_addr":[0],"read_data_stride":[1,16],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_1":{"cycle_starting_addr":[125],"cycle_stride":[4,64],"dimensionality":2,"extent":[16,62],"read_data_starting_addr":[16],"read_data_stride":[1,16],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"stencil_valid":{"cycle_starting_addr":[130],"cycle_stride":[1,64],"dimensionality":2,"extent":[62,62]},"tb2out_0":{"cycle_starting_addr":[128],"cycle_stride":[1,4,64],"dimensionality":3,"extent":[4,16,62],"read_data_starting_addr":[0],"read_data_stride":[1,4,0]},"tb2out_1":{"cycle_starting_addr":[128],"cycle_stride":[1,4,64],"dimensionality":3,"extent":[4,16,62],"read_data_starting_addr":[0],"read_data_stride":[1,4,0]}},"mode":"lake"}
          },
          "ub_padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_0_to_padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_55_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["ub_padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_0_to_padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_55.chain_chain_en","chain_disen_const_U33.out"],
          ["self.clk","d_reg__U34.clk"],
          ["self.op_hcompute_padded16_global_wrapper_stencil_write.0","d_reg__U34.in"],
          ["d_reg__U35.in","d_reg__U34.out"],
          ["self.op_hcompute_grad_y_stencil_read.5","d_reg__U34.out"],
          ["self.clk","d_reg__U35.clk"],
          ["self.op_hcompute_grad_x_stencil_read.5","d_reg__U35.out"],
          ["self.op_hcompute_grad_y_stencil_read.3","d_reg__U35.out"],
          ["self.clk","d_reg__U36.clk"],
          ["ub_padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_0_to_padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_55.data_out_0","d_reg__U36.in"],
          ["d_reg__U37.in","d_reg__U36.out"],
          ["self.op_hcompute_grad_y_stencil_read.1","d_reg__U36.out"],
          ["self.clk","d_reg__U37.clk"],
          ["self.op_hcompute_grad_x_stencil_read.3","d_reg__U37.out"],
          ["self.op_hcompute_grad_y_stencil_read.0","d_reg__U37.out"],
          ["self.clk","d_reg__U38.clk"],
          ["ub_padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_0_to_padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_55.data_out_1","d_reg__U38.in"],
          ["d_reg__U39.in","d_reg__U38.out"],
          ["self.clk","d_reg__U39.clk"],
          ["self.op_hcompute_grad_x_stencil_read.4","d_reg__U39.out"],
          ["ub_padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_0_to_padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_55.clk","self.clk"],
          ["ub_padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_0_to_padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_55.data_out_0","self.op_hcompute_grad_x_stencil_read.0"],
          ["self.op_hcompute_padded16_global_wrapper_stencil_write.0","self.op_hcompute_grad_x_stencil_read.1"],
          ["ub_padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_0_to_padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_55.data_out_1","self.op_hcompute_grad_x_stencil_read.2"],
          ["ub_padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_0_to_padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_55.stencil_valid","self.op_hcompute_grad_x_stencil_read_extra_ctrl"],
          ["ub_padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_0_to_padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_55.data_out_0","self.op_hcompute_grad_y_stencil_read.2"],
          ["self.op_hcompute_padded16_global_wrapper_stencil_write.0","self.op_hcompute_grad_y_stencil_read.4"],
          ["ub_padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_0_to_padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_55.stencil_valid","self.op_hcompute_grad_y_stencil_read_extra_ctrl"],
          ["ub_padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_0_to_padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_55.data_in_0","self.op_hcompute_padded16_global_wrapper_stencil_write.0"],
          ["ub_padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_0_to_padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_55.flush","self.reset"],
          ["ub_padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_0_to_padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_55_clk_en_const.out","ub_padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_0_to_padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_55.clk_en"],
          ["ub_padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_0_to_padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_55_clk_en_const.out","ub_padded16_global_wrapper_stencil_op_hcompute_padded16_global_wrapper_stencil_0_to_padded16_global_wrapper_stencil_op_hcompute_grad_x_stencil_55.rst_n"]
        ]
      }
    },
    "generators":{
      "delay_tile":{
        "typegen":"global.delay_tile_TG",
        "genparams":{"delay":"Int"}
      },
      "raw_dual_port_sram_tile":{
        "typegen":"global.raw_dual_port_sram_TG",
        "genparams":{"depth":"Int"}
      },
      "raw_quad_port_memtile":{
        "typegen":"global.raw_quad_port_memtile_TG",
        "genparams":{"depth":"Int"}
      },
      "tahoe":{
        "typegen":"global.tahoe_TG",
        "genparams":{"depth":"Int"}
      }
    },
    "typegens":{
      "delay_tile_TG":[{"delay":"Int"},"implicit"],
      "raw_dual_port_sram_TG":[{"depth":"Int"},"implicit"],
      "raw_quad_port_memtile_TG":[{"depth":"Int"},"implicit"],
      "tahoe_TG":[{"depth":"Int"},"implicit"]
    }
  }
}
}
