# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Final-CPU.srcs/sources_1/ip/div_unsigned/sim/div_unsigned.vhd" \
"../../../../Final-CPU.srcs/sources_1/ip/div_gen_0/sim/div_gen_0.vhd" \
"../../../../Final-CPU.srcs/sources_1/ip/mult_gen_0/sim/mult_gen_0.vhd" \

# Do not sort compile order
nosort
