
*** Running vivado
    with args -log divckt.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source divckt.tcl


ECHO is off.
ECHO is off.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source divckt.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 468.965 ; gain = 182.879
Command: read_checkpoint -auto_incremental -incremental {C:/imp folders/vlog prrojects/div_ckt/div_ckt.srcs/utils_1/imports/synth_1/divckt.dcp}
INFO: [Vivado 12-5825] Read reference checkpoint from C:/imp folders/vlog prrojects/div_ckt/div_ckt.srcs/utils_1/imports/synth_1/divckt.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top divckt -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 17896
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 920.836 ; gain = 440.461
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'b0', assumed default net type 'wire' [C:/imp folders/vlog prrojects/div_ckt/div_ckt.srcs/sources_1/new/full_sub.v:13]
INFO: [Synth 8-11241] undeclared symbol 'b0', assumed default net type 'wire' [C:/imp folders/vlog prrojects/div_ckt/div_ckt.srcs/sources_1/new/half_sub.v:9]
INFO: [Synth 8-11241] undeclared symbol 'co', assumed default net type 'wire' [C:/imp folders/vlog prrojects/div_ckt/div_ckt.srcs/sources_1/new/div_ckt.v:11]
INFO: [Synth 8-11241] undeclared symbol 'bo', assumed default net type 'wire' [C:/imp folders/vlog prrojects/div_ckt/div_ckt.srcs/sources_1/new/div_ckt.v:11]
INFO: [Synth 8-11241] undeclared symbol 'bflag', assumed default net type 'wire' [C:/imp folders/vlog prrojects/div_ckt/div_ckt.srcs/sources_1/new/div_ckt.v:23]
INFO: [Synth 8-6157] synthesizing module 'divckt' [C:/imp folders/vlog prrojects/div_ckt/div_ckt.srcs/sources_1/new/div_ckt.v:2]
INFO: [Synth 8-6157] synthesizing module 'half_sub' [C:/imp folders/vlog prrojects/div_ckt/div_ckt.srcs/sources_1/new/half_sub.v:2]
INFO: [Synth 8-6155] done synthesizing module 'half_sub' (0#1) [C:/imp folders/vlog prrojects/div_ckt/div_ckt.srcs/sources_1/new/half_sub.v:2]
INFO: [Synth 8-6157] synthesizing module 'full_sub' [C:/imp folders/vlog prrojects/div_ckt/div_ckt.srcs/sources_1/new/full_sub.v:2]
INFO: [Synth 8-6155] done synthesizing module 'full_sub' (0#1) [C:/imp folders/vlog prrojects/div_ckt/div_ckt.srcs/sources_1/new/full_sub.v:2]
INFO: [Synth 8-6157] synthesizing module 'bit2comp' [C:/imp folders/vlog prrojects/div_ckt/div_ckt.srcs/sources_1/new/bit2comp.v:2]
INFO: [Synth 8-6155] done synthesizing module 'bit2comp' (0#1) [C:/imp folders/vlog prrojects/div_ckt/div_ckt.srcs/sources_1/new/bit2comp.v:2]
WARNING: [Synth 8-7071] port 'e' of module 'bit2comp' is unconnected for instance 'C1' [C:/imp folders/vlog prrojects/div_ckt/div_ckt.srcs/sources_1/new/div_ckt.v:14]
WARNING: [Synth 8-7023] instance 'C1' of module 'bit2comp' has 7 connections declared, but only 6 given [C:/imp folders/vlog prrojects/div_ckt/div_ckt.srcs/sources_1/new/div_ckt.v:14]
INFO: [Synth 8-6157] synthesizing module 'mux_21' [C:/imp folders/vlog prrojects/div_ckt/div_ckt.srcs/sources_1/new/mux_21_.v:2]
INFO: [Synth 8-6155] done synthesizing module 'mux_21' (0#1) [C:/imp folders/vlog prrojects/div_ckt/div_ckt.srcs/sources_1/new/mux_21_.v:2]
WARNING: [Synth 8-7071] port 'e' of module 'bit2comp' is unconnected for instance 'C2' [C:/imp folders/vlog prrojects/div_ckt/div_ckt.srcs/sources_1/new/div_ckt.v:18]
WARNING: [Synth 8-7023] instance 'C2' of module 'bit2comp' has 7 connections declared, but only 6 given [C:/imp folders/vlog prrojects/div_ckt/div_ckt.srcs/sources_1/new/div_ckt.v:18]
INFO: [Synth 8-6155] done synthesizing module 'divckt' (0#1) [C:/imp folders/vlog prrojects/div_ckt/div_ckt.srcs/sources_1/new/div_ckt.v:2]
WARNING: [Synth 8-3848] Net bo in module/entity half_sub does not have driver. [C:/imp folders/vlog prrojects/div_ckt/div_ckt.srcs/sources_1/new/half_sub.v:4]
WARNING: [Synth 8-3848] Net bo in module/entity full_sub does not have driver. [C:/imp folders/vlog prrojects/div_ckt/div_ckt.srcs/sources_1/new/full_sub.v:4]
WARNING: [Synth 8-3848] Net blag in module/entity divckt does not have driver. [C:/imp folders/vlog prrojects/div_ckt/div_ckt.srcs/sources_1/new/div_ckt.v:7]
WARNING: [Synth 8-3848] Net co in module/entity divckt does not have driver. [C:/imp folders/vlog prrojects/div_ckt/div_ckt.srcs/sources_1/new/div_ckt.v:11]
WARNING: [Synth 8-3848] Net bo in module/entity divckt does not have driver. [C:/imp folders/vlog prrojects/div_ckt/div_ckt.srcs/sources_1/new/div_ckt.v:11]
WARNING: [Synth 8-7129] Port bo in module full_sub is either unconnected or has no load
WARNING: [Synth 8-7129] Port bo in module half_sub is either unconnected or has no load
WARNING: [Synth 8-7129] Port b in module mux_21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port blag in module divckt is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1027.297 ; gain = 546.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1027.297 ; gain = 546.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1027.297 ; gain = 546.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1027.297 ; gain = 546.922
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
	   3 Input      1 Bit         XORs := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port blag in module divckt is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1200.121 ; gain = 719.746
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1201.047 ; gain = 720.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1201.047 ; gain = 720.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1201.047 ; gain = 720.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1201.047 ; gain = 720.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1201.047 ; gain = 720.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1201.047 ; gain = 720.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1201.047 ; gain = 720.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1201.047 ; gain = 720.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT2  |     3|
|2     |LUT4  |     2|
|3     |IBUF  |     5|
|4     |OBUF  |     5|
|5     |OBUFT |     1|
+------+------+------+

Report Instance Areas: 
+------+---------+-----------+------+
|      |Instance |Module     |Cells |
+------+---------+-----------+------+
|1     |top      |           |    16|
|2     |  C1     |bit2comp   |     1|
|3     |  C2     |bit2comp_0 |     1|
+------+---------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1201.047 ; gain = 720.672
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 15 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1201.047 ; gain = 720.672
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1201.047 ; gain = 720.672
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1213.051 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1309.102 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Access is denied.
Synth Design complete | Checksum: 6238647a
INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 1309.102 ; gain = 836.203
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1309.102 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/imp folders/vlog prrojects/div_ckt/div_ckt.runs/synth_1/divckt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file divckt_utilization_synth.rpt -pb divckt_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Dec 26 13:39:25 2024...
