<oai_dc:dc xmlns:oai_dc="http://www.openarchives.org/OAI/2.0/oai_dc/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.openarchives.org/OAI/2.0/oai_dc/ http://www.openarchives.org/OAI/2.0/oai_dc.xsd"><identifier>ir-100-14507</identifier><datestamp>2014-10-14T13:21:56Z</datestamp><dc:title>Signal integrity and power integrity issues at system level</dc:title><dc:creator>TRIPATHI, JN</dc:creator><dc:creator>NAGPAL, RK</dc:creator><dc:creator>MALIK, R</dc:creator><dc:subject>Bit error rate</dc:subject><dc:subject>High speed data transmission</dc:subject><dc:subject>Power integrity</dc:subject><dc:subject>Serial links</dc:subject><dc:subject>Signal integrity</dc:subject><dc:subject>CO-SIMULATION</dc:subject><dc:subject>CAUSALITY</dc:subject><dc:subject>DELIVERY</dc:subject><dc:description>System-level signal integrity (SI) and power integrity (PI) problems are taken into account. System-level simulation of high-speed systems with effect of external environment is described. SI and PI issues with complete analysis of package, board, termination, squid card, and decoupling network are shown. Common problems of simulations-passivity violation, stability, causality, and interoperability, are also discussed.</dc:description><dc:publisher>MEDKNOW PUBLICATIONS &amp; MEDIA PVT LTD</dc:publisher><dc:date>2014-10-14T13:21:56Z</dc:date><dc:date>2014-10-14T13:21:56Z</dc:date><dc:date>2012</dc:date><dc:type>Article</dc:type><dc:identifier>IETE TECHNICAL REVIEW, 29(5)365-371</dc:identifier><dc:identifier>http://dx.doi.org/10.4103/0256-4602.103165</dc:identifier><dc:identifier>http://dspace.library.iitb.ac.in/jspui/handle/100/14507</dc:identifier><dc:language>en</dc:language></oai_dc:dc>