============================================================
  Generated by:           Genus(TM) Synthesis Solution 19.12-s121_1
  Generated on:           Jan 26 2023  10:19:19 pm
  Module:                 fifo1_sramb
  Operating conditions:   _nominal_ (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: VIOLATED (-4415 ps) Setup Check with Pin wdata_reg_2_/CLK->D
          Group: INPUTS
     Startpoint: (F) wdata_in[2]
          Clock: (R) wclk2x
       Endpoint: (F) wdata_reg_2_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     425            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     475         3836     
                                              
             Setup:-      91                  
       Uncertainty:-       8                  
     Required Time:=     376                  
      Launch Clock:-    3836                  
       Input Delay:-    -100                  
         Data Path:-    1055                  
             Slack:=   -4415                  

Exceptions/Constraints:
  input_delay             -100            in_del_47_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0    3736  5708      1 2574.1  (arrival)   wdata_in[2]           
   1055    4791   161      1    0.5  I1025_NS    io_r_wdata_in_2_/DOUT 
      0    4791     -      1      -  DFFARX1_RVT wdata_reg_2_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 2: VIOLATED (-4415 ps) Setup Check with Pin wdata_reg_5_/CLK->D
          Group: INPUTS
     Startpoint: (F) wdata_in[5]
          Clock: (R) wclk2x
       Endpoint: (F) wdata_reg_5_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     425            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     475         3836     
                                              
             Setup:-      91                  
       Uncertainty:-       8                  
     Required Time:=     376                  
      Launch Clock:-    3836                  
       Input Delay:-    -100                  
         Data Path:-    1055                  
             Slack:=   -4415                  

Exceptions/Constraints:
  input_delay             -100            in_del_44_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0    3736  5708      1 2574.1  (arrival)   wdata_in[5]           
   1055    4791   161      1    0.5  I1025_NS    io_r_wdata_in_5_/DOUT 
      0    4791     -      1      -  DFFARX1_RVT wdata_reg_5_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 3: VIOLATED (-4415 ps) Setup Check with Pin wdata_reg_1_/CLK->D
          Group: INPUTS
     Startpoint: (F) wdata_in[1]
          Clock: (R) wclk2x
       Endpoint: (F) wdata_reg_1_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     425            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     475         3836     
                                              
             Setup:-      91                  
       Uncertainty:-       8                  
     Required Time:=     376                  
      Launch Clock:-    3836                  
       Input Delay:-    -100                  
         Data Path:-    1055                  
             Slack:=   -4415                  

Exceptions/Constraints:
  input_delay             -100            in_del_48_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0    3736  5708      1 2574.1  (arrival)   wdata_in[1]           
   1055    4791   161      1    0.5  I1025_NS    io_r_wdata_in_1_/DOUT 
      0    4791     -      1      -  DFFARX1_RVT wdata_reg_1_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 4: VIOLATED (-4415 ps) Setup Check with Pin wdata_reg_3_/CLK->D
          Group: INPUTS
     Startpoint: (F) wdata_in[3]
          Clock: (R) wclk2x
       Endpoint: (F) wdata_reg_3_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     425            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     475         3836     
                                              
             Setup:-      91                  
       Uncertainty:-       8                  
     Required Time:=     376                  
      Launch Clock:-    3836                  
       Input Delay:-    -100                  
         Data Path:-    1055                  
             Slack:=   -4415                  

Exceptions/Constraints:
  input_delay             -100            in_del_46_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0    3736  5708      1 2574.1  (arrival)   wdata_in[3]           
   1055    4791   161      1    0.5  I1025_NS    io_r_wdata_in_3_/DOUT 
      0    4791     -      1      -  DFFARX1_RVT wdata_reg_3_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 5: VIOLATED (-4415 ps) Setup Check with Pin wdata_reg_7_/CLK->D
          Group: INPUTS
     Startpoint: (F) wdata_in[7]
          Clock: (R) wclk2x
       Endpoint: (F) wdata_reg_7_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     425            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     475         3836     
                                              
             Setup:-      91                  
       Uncertainty:-       8                  
     Required Time:=     376                  
      Launch Clock:-    3836                  
       Input Delay:-    -100                  
         Data Path:-    1055                  
             Slack:=   -4415                  

Exceptions/Constraints:
  input_delay             -100            in_del 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0    3736  5708      1 2574.1  (arrival)   wdata_in[7]           
   1055    4791   161      1    0.5  I1025_NS    io_r_wdata_in_7_/DOUT 
      0    4791     -      1      -  DFFARX1_RVT wdata_reg_7_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 6: VIOLATED (-4415 ps) Setup Check with Pin wdata_reg_4_/CLK->D
          Group: INPUTS
     Startpoint: (F) wdata_in[4]
          Clock: (R) wclk2x
       Endpoint: (F) wdata_reg_4_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     425            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     475         3836     
                                              
             Setup:-      91                  
       Uncertainty:-       8                  
     Required Time:=     376                  
      Launch Clock:-    3836                  
       Input Delay:-    -100                  
         Data Path:-    1055                  
             Slack:=   -4415                  

Exceptions/Constraints:
  input_delay             -100            in_del_45_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0    3736  5708      1 2574.1  (arrival)   wdata_in[4]           
   1055    4791   161      1    0.5  I1025_NS    io_r_wdata_in_4_/DOUT 
      0    4791     -      1      -  DFFARX1_RVT wdata_reg_4_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 7: VIOLATED (-4415 ps) Setup Check with Pin wdata_reg_0_/CLK->D
          Group: INPUTS
     Startpoint: (F) wdata_in[0]
          Clock: (R) wclk2x
       Endpoint: (F) wdata_reg_0_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     425            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     475         3836     
                                              
             Setup:-      91                  
       Uncertainty:-       8                  
     Required Time:=     376                  
      Launch Clock:-    3836                  
       Input Delay:-    -100                  
         Data Path:-    1055                  
             Slack:=   -4415                  

Exceptions/Constraints:
  input_delay             -100            in_del_49_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0    3736  5708      1 2574.1  (arrival)   wdata_in[0]           
   1055    4791   161      1    0.5  I1025_NS    io_r_wdata_in_0_/DOUT 
      0    4791     -      1      -  DFFARX1_RVT wdata_reg_0_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 8: VIOLATED (-4415 ps) Setup Check with Pin wdata_reg_6_/CLK->D
          Group: INPUTS
     Startpoint: (F) wdata_in[6]
          Clock: (R) wclk2x
       Endpoint: (F) wdata_reg_6_/D
          Clock: (R) wclk2x

                     Capture       Launch     
        Clock Edge:+     425            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     475         3836     
                                              
             Setup:-      91                  
       Uncertainty:-       8                  
     Required Time:=     376                  
      Launch Clock:-    3836                  
       Input Delay:-    -100                  
         Data Path:-    1055                  
             Slack:=   -4415                  

Exceptions/Constraints:
  input_delay             -100            in_del_43_1 

#----------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell          Timing Point      
#  (ps)   (ps)   (ps)         (fF)                                     
#----------------------------------------------------------------------
      0    3736  5708      1 2574.1  (arrival)   wdata_in[6]           
   1055    4791   161      1    0.5  I1025_NS    io_r_wdata_in_6_/DOUT 
      0    4791     -      1      -  DFFARX1_RVT wdata_reg_6_/D        
#----------------------------------------------------------------------

(P) : Instance is preserved



Path 9: VIOLATED (-4395 ps) Setup Check with Pin rptr_empty/rptr_reg_3_/CLK->SE
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_3_/SE
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     800         3836     
                                              
             Setup:-     123                  
       Uncertainty:-       8                  
     Required Time:=     669                  
      Launch Clock:-    3836                  
       Input Delay:-    -100                  
         Data Path:-    1328                  
             Slack:=   -4395                  

Exceptions/Constraints:
  input_delay             -100            in_del_51_1 

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      0    3736  5708      1 2574.1  (arrival)    rinc                      
   1061    4797   167     15    8.8  I1025_NS     io_b_rinc/DOUT            
     98    4895    42      1    1.0  AND2X1_RVT   rptr_empty/g6320/Y        
     67    4962    31      1    1.3  HADDX1_RVT   rptr_empty/g4134__5723/C1 
    102    5064    38      3    2.3  XOR2X2_RVT   rptr_empty/g4189__5708/Y  
      0    5064     -      3      -  SDFFARX1_RVT rptr_empty/rptr_reg_3_/SE 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 10: VIOLATED (-4395 ps) Setup Check with Pin rptr_empty/rptr_reg_2_/CLK->SE
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_2_/SE
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     800         3836     
                                              
             Setup:-     123                  
       Uncertainty:-       8                  
     Required Time:=     669                  
      Launch Clock:-    3836                  
       Input Delay:-    -100                  
         Data Path:-    1328                  
             Slack:=   -4395                  

Exceptions/Constraints:
  input_delay             -100            in_del_51_1 

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      0    3736  5708      1 2574.1  (arrival)    rinc                      
   1061    4797   167     15    8.8  I1025_NS     io_b_rinc/DOUT            
     98    4895    42      1    1.0  AND2X1_RVT   rptr_empty/g6320/Y        
     67    4962    31      1    1.3  HADDX1_RVT   rptr_empty/g4134__5723/C1 
    102    5064    38      3    2.3  XOR2X2_RVT   rptr_empty/g4189__5708/Y  
      0    5064     -      3      -  SDFFARX1_RVT rptr_empty/rptr_reg_2_/SE 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 11: VIOLATED (-4379 ps) Setup Check with Pin rptr_empty/rptr_reg_9_/CLK->SI
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (F) rptr_empty/rptr_reg_9_/SI
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     800         3836     
                                              
             Setup:-     108                  
       Uncertainty:-       8                  
     Required Time:=     684                  
      Launch Clock:-    3836                  
       Input Delay:-    -100                  
         Data Path:-    1328                  
             Slack:=   -4379                  

Exceptions/Constraints:
  input_delay             -100            in_del_51_1 

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      0    3736  5708      1 2574.1  (arrival)    rinc                      
   1061    4797   167     15    8.8  I1025_NS     io_b_rinc/DOUT            
    109    4906    49      4    2.1  AND2X1_RVT   rptr_empty/g14/Y          
     45    4951    37      1    0.5  NAND2X0_RVT  rptr_empty/g4145__6308/Y  
     90    5040    46      4    2.5  AO21X1_RVT   rptr_empty/g4123__6462/Y  
     23    5063    27      1    0.5  INVX0_RVT    rptr_empty/fopt5635/Y     
      0    5063     -      1      -  SDFFARX1_RVT rptr_empty/rptr_reg_9_/SI 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 12: VIOLATED (-4374 ps) Setup Check with Pin rptr_empty/rptr_reg_8_/CLK->SE
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_8_/SE
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     800         3836     
                                              
             Setup:-     125                  
       Uncertainty:-       8                  
     Required Time:=     667                  
      Launch Clock:-    3836                  
       Input Delay:-    -100                  
         Data Path:-    1305                  
             Slack:=   -4374                  

Exceptions/Constraints:
  input_delay             -100            in_del_51_1 

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      0    3736  5708      1 2574.1  (arrival)    rinc                      
   1061    4797   167     15    8.8  I1025_NS     io_b_rinc/DOUT            
    109    4906    49      4    2.1  AND2X1_RVT   rptr_empty/g14/Y          
     45    4951    37      1    0.5  NAND2X0_RVT  rptr_empty/g4145__6308/Y  
     90    5040    46      4    2.5  AO21X1_RVT   rptr_empty/g4123__6462/Y  
      0    5040     -      4      -  SDFFARX1_RVT rptr_empty/rptr_reg_8_/SE 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 13: VIOLATED (-4374 ps) Setup Check with Pin rptr_empty/rptr_reg_9_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_9_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     800         3836     
                                              
             Setup:-     125                  
       Uncertainty:-       8                  
     Required Time:=     667                  
      Launch Clock:-    3836                  
       Input Delay:-    -100                  
         Data Path:-    1305                  
             Slack:=   -4374                  

Exceptions/Constraints:
  input_delay             -100            in_del_51_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    3736  5708      1 2574.1  (arrival)    rinc                     
   1061    4797   167     15    8.8  I1025_NS     io_b_rinc/DOUT           
    109    4906    49      4    2.1  AND2X1_RVT   rptr_empty/g14/Y         
     45    4951    37      1    0.5  NAND2X0_RVT  rptr_empty/g4145__6308/Y 
     90    5040    46      4    2.5  AO21X1_RVT   rptr_empty/g4123__6462/Y 
      0    5040     -      4      -  SDFFARX1_RVT rptr_empty/rptr_reg_9_/D 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 14: VIOLATED (-4369 ps) Setup Check with Pin rptr_empty/rptr_reg_7_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_7_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     800         3836     
                                              
             Setup:-     122                  
       Uncertainty:-       8                  
     Required Time:=     670                  
      Launch Clock:-    3836                  
       Input Delay:-    -100                  
         Data Path:-    1303                  
             Slack:=   -4369                  

Exceptions/Constraints:
  input_delay             -100            in_del_51_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    3736  5708      1 2574.1  (arrival)    rinc                     
   1061    4797   167     15    8.8  I1025_NS     io_b_rinc/DOUT           
    109    4906    49      4    2.1  AND2X1_RVT   rptr_empty/g14/Y         
     98    5004    48      3    1.8  OA221X1_RVT  rptr_empty/g6325/Y       
     35    5039    33      3    1.5  INVX1_RVT    rptr_empty/g6324/Y       
      0    5039     -      3      -  SDFFARX1_RVT rptr_empty/rptr_reg_7_/D 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 15: VIOLATED (-4369 ps) Setup Check with Pin rptr_empty/rptr_reg_8_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_8_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     800         3836     
                                              
             Setup:-     122                  
       Uncertainty:-       8                  
     Required Time:=     670                  
      Launch Clock:-    3836                  
       Input Delay:-    -100                  
         Data Path:-    1303                  
             Slack:=   -4369                  

Exceptions/Constraints:
  input_delay             -100            in_del_51_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    3736  5708      1 2574.1  (arrival)    rinc                     
   1061    4797   167     15    8.8  I1025_NS     io_b_rinc/DOUT           
    109    4906    49      4    2.1  AND2X1_RVT   rptr_empty/g14/Y         
     98    5004    48      3    1.8  OA221X1_RVT  rptr_empty/g6325/Y       
     35    5039    33      3    1.5  INVX1_RVT    rptr_empty/g6324/Y       
      0    5039     -      3      -  SDFFARX1_RVT rptr_empty/rptr_reg_8_/D 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 16: VIOLATED (-4368 ps) Setup Check with Pin rptr_empty/rptr_reg_6_/CLK->SI
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_6_/SI
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     800         3836     
                                              
             Setup:-     121                  
       Uncertainty:-       8                  
     Required Time:=     671                  
      Launch Clock:-    3836                  
       Input Delay:-    -100                  
         Data Path:-    1303                  
             Slack:=   -4368                  

Exceptions/Constraints:
  input_delay             -100            in_del_51_1 

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      0    3736  5708      1 2574.1  (arrival)    rinc                      
   1061    4797   167     15    8.8  I1025_NS     io_b_rinc/DOUT            
    109    4906    49      4    2.1  AND2X1_RVT   rptr_empty/g14/Y          
     62    4968    26      2    1.0  AND2X1_RVT   rptr_empty/g4207__6310/Y  
     71    5038    24      2    1.0  AOI21X1_RVT  rptr_empty/g6041/Y        
      0    5038     -      2      -  SDFFARX1_RVT rptr_empty/rptr_reg_6_/SI 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 17: VIOLATED (-4368 ps) Setup Check with Pin rptr_empty/rptr_reg_5_/CLK->SI
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_5_/SI
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     800         3836     
                                              
             Setup:-     121                  
       Uncertainty:-       8                  
     Required Time:=     671                  
      Launch Clock:-    3836                  
       Input Delay:-    -100                  
         Data Path:-    1303                  
             Slack:=   -4368                  

Exceptions/Constraints:
  input_delay             -100            in_del_51_1 

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      0    3736  5708      1 2574.1  (arrival)    rinc                      
   1061    4797   167     15    8.8  I1025_NS     io_b_rinc/DOUT            
    109    4906    49      4    2.1  AND2X1_RVT   rptr_empty/g14/Y          
     62    4968    26      2    1.0  AND2X1_RVT   rptr_empty/g4207__6310/Y  
     71    5038    24      2    1.0  AOI21X1_RVT  rptr_empty/g6041/Y        
      0    5038     -      2      -  SDFFARX1_RVT rptr_empty/rptr_reg_5_/SI 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 18: VIOLATED (-4355 ps) Setup Check with Pin rptr_empty/rptr_reg_0_/CLK->SI
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_0_/SI
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     800         3836     
                                              
             Setup:-     122                  
       Uncertainty:-       8                  
     Required Time:=     670                  
      Launch Clock:-    3836                  
       Input Delay:-    -100                  
         Data Path:-    1289                  
             Slack:=   -4355                  

Exceptions/Constraints:
  input_delay             -100            in_del_51_1 

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      0    3736  5708      1 2574.1  (arrival)    rinc                      
   1061    4797   167     15    8.8  I1025_NS     io_b_rinc/DOUT            
     90    4886    92      2    1.4  NAND3X0_RVT  rptr_empty/g6532/Y        
     21    4907    40      1    0.5  INVX1_RVT    rptr_empty/g4150/Y        
     89    4996    46      4    2.5  AO22X1_RVT   rptr_empty/g4144__5526/Y  
     29    5025    28      1    0.5  INVX0_RVT    rptr_empty/g4141/Y        
      0    5025     -      1      -  SDFFARX1_RVT rptr_empty/rptr_reg_0_/SI 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 19: VIOLATED (-4352 ps) Setup Check with Pin rptr_empty/rptr_reg_1_/CLK->SI
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (F) rptr_empty/rptr_reg_1_/SI
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     800         3836     
                                              
             Setup:-     108                  
       Uncertainty:-       8                  
     Required Time:=     684                  
      Launch Clock:-    3836                  
       Input Delay:-    -100                  
         Data Path:-    1300                  
             Slack:=   -4352                  

Exceptions/Constraints:
  input_delay             -100            in_del_51_1 

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      0    3736  5708      1 2574.1  (arrival)    rinc                      
   1061    4797   167     15    8.8  I1025_NS     io_b_rinc/DOUT            
     98    4895    42      1    1.0  AND2X1_RVT   rptr_empty/g6320/Y        
    117    5012    39      4    2.3  HADDX1_RVT   rptr_empty/g4134__5723/SO 
     24    5036    27      2    1.0  INVX1_RVT    rptr_empty/fopt4193/Y     
      0    5036     -      2      -  SDFFARX1_RVT rptr_empty/rptr_reg_1_/SI 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 20: VIOLATED (-4352 ps) Setup Check with Pin rptr_empty/rptr_reg_2_/CLK->SI
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (F) rptr_empty/rptr_reg_2_/SI
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     800         3836     
                                              
             Setup:-     108                  
       Uncertainty:-       8                  
     Required Time:=     684                  
      Launch Clock:-    3836                  
       Input Delay:-    -100                  
         Data Path:-    1300                  
             Slack:=   -4352                  

Exceptions/Constraints:
  input_delay             -100            in_del_51_1 

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      0    3736  5708      1 2574.1  (arrival)    rinc                      
   1061    4797   167     15    8.8  I1025_NS     io_b_rinc/DOUT            
     98    4895    42      1    1.0  AND2X1_RVT   rptr_empty/g6320/Y        
    117    5012    39      4    2.3  HADDX1_RVT   rptr_empty/g4134__5723/SO 
     24    5036    27      2    1.0  INVX1_RVT    rptr_empty/fopt4193/Y     
      0    5036     -      2      -  SDFFARX1_RVT rptr_empty/rptr_reg_2_/SI 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 21: VIOLATED (-4344 ps) Setup Check with Pin rptr_empty/rptr_reg_7_/CLK->SE
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (F) rptr_empty/rptr_reg_7_/SE
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     800         3836     
                                              
             Setup:-     114                  
       Uncertainty:-       8                  
     Required Time:=     678                  
      Launch Clock:-    3836                  
       Input Delay:-    -100                  
         Data Path:-    1287                  
             Slack:=   -4344                  

Exceptions/Constraints:
  input_delay             -100            in_del_51_1 

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      0    3736  5708      1 2574.1  (arrival)    rinc                      
   1061    4797   167     15    8.8  I1025_NS     io_b_rinc/DOUT            
     86    4882    89      2    1.2  NAND3X0_RVT  rptr_empty/g78/Y          
     85    4967    20      1    0.5  NOR2X0_RVT   rptr_empty/g2__4319/Y     
     55    5022    41      3    2.3  AO21X1_RVT   rptr_empty/g4126__5107/Y  
      0    5022     -      3      -  SDFFARX1_RVT rptr_empty/rptr_reg_7_/SE 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 22: VIOLATED (-4344 ps) Setup Check with Pin rptr_empty/rptr_reg_6_/CLK->SE
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (F) rptr_empty/rptr_reg_6_/SE
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     800         3836     
                                              
             Setup:-     114                  
       Uncertainty:-       8                  
     Required Time:=     678                  
      Launch Clock:-    3836                  
       Input Delay:-    -100                  
         Data Path:-    1287                  
             Slack:=   -4344                  

Exceptions/Constraints:
  input_delay             -100            in_del_51_1 

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      0    3736  5708      1 2574.1  (arrival)    rinc                      
   1061    4797   167     15    8.8  I1025_NS     io_b_rinc/DOUT            
     86    4882    89      2    1.2  NAND3X0_RVT  rptr_empty/g78/Y          
     85    4967    20      1    0.5  NOR2X0_RVT   rptr_empty/g2__4319/Y     
     55    5022    41      3    2.3  AO21X1_RVT   rptr_empty/g4126__5107/Y  
      0    5022     -      3      -  SDFFARX1_RVT rptr_empty/rptr_reg_6_/SE 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 23: VIOLATED (-4344 ps) Setup Check with Pin rptr_empty/rptr_reg_1_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_1_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     800         3836     
                                              
             Setup:-     123                  
       Uncertainty:-       8                  
     Required Time:=     669                  
      Launch Clock:-    3836                  
       Input Delay:-    -100                  
         Data Path:-    1277                  
             Slack:=   -4344                  

Exceptions/Constraints:
  input_delay             -100            in_del_51_1 

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      0    3736  5708      1 2574.1  (arrival)    rinc                      
   1061    4797   167     15    8.8  I1025_NS     io_b_rinc/DOUT            
     98    4895    42      1    1.0  AND2X1_RVT   rptr_empty/g6320/Y        
    117    5012    39      4    2.3  HADDX1_RVT   rptr_empty/g4134__5723/SO 
      0    5012     -      4      -  SDFFARX1_RVT rptr_empty/rptr_reg_1_/D  
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 24: VIOLATED (-4344 ps) Setup Check with Pin rptr_empty/rptr_reg_2_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_2_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     800         3836     
                                              
             Setup:-     123                  
       Uncertainty:-       8                  
     Required Time:=     669                  
      Launch Clock:-    3836                  
       Input Delay:-    -100                  
         Data Path:-    1277                  
             Slack:=   -4344                  

Exceptions/Constraints:
  input_delay             -100            in_del_51_1 

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      0    3736  5708      1 2574.1  (arrival)    rinc                      
   1061    4797   167     15    8.8  I1025_NS     io_b_rinc/DOUT            
     98    4895    42      1    1.0  AND2X1_RVT   rptr_empty/g6320/Y        
    117    5012    39      4    2.3  HADDX1_RVT   rptr_empty/g4134__5723/SO 
      0    5012     -      4      -  SDFFARX1_RVT rptr_empty/rptr_reg_2_/D  
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 25: VIOLATED (-4342 ps) Setup Check with Pin rptr_empty/rptr_reg_4_/CLK->SI
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (F) rptr_empty/rptr_reg_4_/SI
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     800         3836     
                                              
             Setup:-     108                  
       Uncertainty:-       8                  
     Required Time:=     684                  
      Launch Clock:-    3836                  
       Input Delay:-    -100                  
         Data Path:-    1291                  
             Slack:=   -4342                  

Exceptions/Constraints:
  input_delay             -100            in_del_51_1 

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      0    3736  5708      1 2574.1  (arrival)    rinc                      
   1061    4797   167     15    8.8  I1025_NS     io_b_rinc/DOUT            
    101    4898    44      1    1.3  AND2X1_RVT   rptr_empty/g18/Y          
    107    5005    40      4    2.5  XOR2X2_RVT   rptr_empty/g4113__5746/Y  
     22    5027    25      1    0.5  INVX0_RVT    rptr_empty/fopt6317/Y     
      0    5027     -      1      -  SDFFARX1_RVT rptr_empty/rptr_reg_4_/SI 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 26: VIOLATED (-4341 ps) Setup Check with Pin rptr_empty/rptr_reg_9_/CLK->SE
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_9_/SE
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     800         3836     
                                              
             Setup:-     124                  
       Uncertainty:-       8                  
     Required Time:=     668                  
      Launch Clock:-    3836                  
       Input Delay:-    -100                  
         Data Path:-    1273                  
             Slack:=   -4341                  

Exceptions/Constraints:
  input_delay             -100            in_del_51_1 

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      0    3736  5708      1 2574.1  (arrival)    rinc                      
   1061    4797   167     15    8.8  I1025_NS     io_b_rinc/DOUT            
    104    4900   100      1    1.7  NAND4X0_RVT  rptr_empty/g73/Y          
    108    5009    41      2    1.4  XNOR2X2_RVT  rptr_empty/g2/Y           
      0    5009     -      2      -  SDFFARX1_RVT rptr_empty/rptr_reg_9_/SE 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 27: VIOLATED (-4337 ps) Setup Check with Pin rptr_empty/rptr_reg_6_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (F) rptr_empty/rptr_reg_6_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     800         3836     
                                              
             Setup:-     110                  
       Uncertainty:-       8                  
     Required Time:=     682                  
      Launch Clock:-    3836                  
       Input Delay:-    -100                  
         Data Path:-    1284                  
             Slack:=   -4337                  

Exceptions/Constraints:
  input_delay             -100            in_del_51_1 

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                           
#----------------------------------------------------------------------------
      0    3736  5708      1 2574.1  (arrival)    rinc                       
   1061    4797   167     15    8.8  I1025_NS     io_b_rinc/DOUT             
    109    4906    49      4    2.1  AND2X1_RVT   rptr_empty/g14/Y           
     62    4968    26      2    1.0  AND2X1_RVT   rptr_empty/g4207__6310/Y   
     52    5020    34      3    1.5  AO21X1_RVT   rptr_empty/g4127_0__6372/Y 
      0    5020     -      3      -  SDFFARX1_RVT rptr_empty/rptr_reg_6_/D   
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 28: VIOLATED (-4337 ps) Setup Check with Pin rptr_empty/rptr_reg_5_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (F) rptr_empty/rptr_reg_5_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     800         3836     
                                              
             Setup:-     110                  
       Uncertainty:-       8                  
     Required Time:=     682                  
      Launch Clock:-    3836                  
       Input Delay:-    -100                  
         Data Path:-    1284                  
             Slack:=   -4337                  

Exceptions/Constraints:
  input_delay             -100            in_del_51_1 

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                           
#----------------------------------------------------------------------------
      0    3736  5708      1 2574.1  (arrival)    rinc                       
   1061    4797   167     15    8.8  I1025_NS     io_b_rinc/DOUT             
    109    4906    49      4    2.1  AND2X1_RVT   rptr_empty/g14/Y           
     62    4968    26      2    1.0  AND2X1_RVT   rptr_empty/g4207__6310/Y   
     52    5020    34      3    1.5  AO21X1_RVT   rptr_empty/g4127_0__6372/Y 
      0    5020     -      3      -  SDFFARX1_RVT rptr_empty/rptr_reg_5_/D   
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 29: VIOLATED (-4337 ps) Setup Check with Pin rptr_empty/rptr_reg_5_/CLK->SE
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_5_/SE
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     800         3836     
                                              
             Setup:-     124                  
       Uncertainty:-       8                  
     Required Time:=     668                  
      Launch Clock:-    3836                  
       Input Delay:-    -100                  
         Data Path:-    1269                  
             Slack:=   -4337                  

Exceptions/Constraints:
  input_delay             -100            in_del_51_1 

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      0    3736  5708      1 2574.1  (arrival)    rinc                      
   1061    4797   167     15    8.8  I1025_NS     io_b_rinc/DOUT            
    101    4898    44      1    1.3  AND2X1_RVT   rptr_empty/g18/Y          
    107    5005    40      4    2.5  XOR2X2_RVT   rptr_empty/g4113__5746/Y  
      0    5005     -      4      -  SDFFARX1_RVT rptr_empty/rptr_reg_5_/SE 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 30: VIOLATED (-4336 ps) Setup Check with Pin rptr_empty/rptr_reg_4_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_4_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     800         3836     
                                              
             Setup:-     124                  
       Uncertainty:-       8                  
     Required Time:=     668                  
      Launch Clock:-    3836                  
       Input Delay:-    -100                  
         Data Path:-    1269                  
             Slack:=   -4336                  

Exceptions/Constraints:
  input_delay             -100            in_del_51_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    3736  5708      1 2574.1  (arrival)    rinc                     
   1061    4797   167     15    8.8  I1025_NS     io_b_rinc/DOUT           
    101    4898    44      1    1.3  AND2X1_RVT   rptr_empty/g18/Y         
    107    5005    40      4    2.5  XOR2X2_RVT   rptr_empty/g4113__5746/Y 
      0    5005     -      4      -  SDFFARX1_RVT rptr_empty/rptr_reg_4_/D 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 31: VIOLATED (-4330 ps) Setup Check with Pin rptr_empty/rptr_reg_3_/CLK->SI
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_3_/SI
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     800         3836     
                                              
             Setup:-     122                  
       Uncertainty:-       8                  
     Required Time:=     670                  
      Launch Clock:-    3836                  
       Input Delay:-    -100                  
         Data Path:-    1266                  
             Slack:=   -4330                  

Exceptions/Constraints:
  input_delay             -100            in_del_51_1 

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      0    3736  5708      1 2574.1  (arrival)    rinc                      
   1061    4797   167     15    8.8  I1025_NS     io_b_rinc/DOUT            
    113    4910    41      1    0.5  AND3X1_RVT   rptr_empty/g6339/Y        
     64    4974    40      4    2.5  AO21X1_RVT   rptr_empty/g6386/Y        
     27    5001    25      1    0.5  INVX0_RVT    rptr_empty/fopt6340/Y     
      0    5001     -      1      -  SDFFARX1_RVT rptr_empty/rptr_reg_3_/SI 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 32: VIOLATED (-4327 ps) Setup Check with Pin rptr_empty/rptr_reg_7_/CLK->SI
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (F) rptr_empty/rptr_reg_7_/SI
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     800         3836     
                                              
             Setup:-     115                  
       Uncertainty:-       8                  
     Required Time:=     677                  
      Launch Clock:-    3836                  
       Input Delay:-    -100                  
         Data Path:-    1268                  
             Slack:=   -4327                  

Exceptions/Constraints:
  input_delay             -100            in_del_51_1 

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      0    3736  5708      1 2574.1  (arrival)    rinc                      
   1061    4797   167     15    8.8  I1025_NS     io_b_rinc/DOUT            
    109    4906    49      4    2.1  AND2X1_RVT   rptr_empty/g14/Y          
     98    5004    48      3    1.8  OA221X1_RVT  rptr_empty/g6325/Y        
      0    5004     -      3      -  SDFFARX1_RVT rptr_empty/rptr_reg_7_/SI 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 33: VIOLATED (-4327 ps) Setup Check with Pin rptr_empty/rptr_reg_8_/CLK->SI
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (F) rptr_empty/rptr_reg_8_/SI
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     800         3836     
                                              
             Setup:-     115                  
       Uncertainty:-       8                  
     Required Time:=     677                  
      Launch Clock:-    3836                  
       Input Delay:-    -100                  
         Data Path:-    1268                  
             Slack:=   -4327                  

Exceptions/Constraints:
  input_delay             -100            in_del_51_1 

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      0    3736  5708      1 2574.1  (arrival)    rinc                      
   1061    4797   167     15    8.8  I1025_NS     io_b_rinc/DOUT            
    109    4906    49      4    2.1  AND2X1_RVT   rptr_empty/g14/Y          
     98    5004    48      3    1.8  OA221X1_RVT  rptr_empty/g6325/Y        
      0    5004     -      3      -  SDFFARX1_RVT rptr_empty/rptr_reg_8_/SI 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 34: VIOLATED (-4326 ps) Setup Check with Pin rptr_empty/rbin_reg_3_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_3_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     800         3836     
                                              
             Setup:-      55                  
       Uncertainty:-       8                  
     Required Time:=     737                  
      Launch Clock:-    3836                  
       Input Delay:-    -100                  
         Data Path:-    1328                  
             Slack:=   -4326                  

Exceptions/Constraints:
  input_delay             -100            in_del_51_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    3736  5708      1 2574.1  (arrival)   rinc                      
   1061    4797   167     15    8.8  I1025_NS    io_b_rinc/DOUT            
     98    4895    42      1    1.0  AND2X1_RVT  rptr_empty/g6320/Y        
     67    4962    31      1    1.3  HADDX1_RVT  rptr_empty/g4134__5723/C1 
    102    5064    38      3    2.3  XOR2X2_RVT  rptr_empty/g4189__5708/Y  
      0    5064     -      3      -  DFFARX1_RVT rptr_empty/rbin_reg_3_/D  
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 35: VIOLATED (-4321 ps) Setup Check with Pin rptr_empty/rptr_reg_1_/CLK->SE
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (F) rptr_empty/rptr_reg_1_/SE
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     800         3836     
                                              
             Setup:-     117                  
       Uncertainty:-       8                  
     Required Time:=     675                  
      Launch Clock:-    3836                  
       Input Delay:-    -100                  
         Data Path:-    1260                  
             Slack:=   -4321                  

Exceptions/Constraints:
  input_delay             -100            in_del_51_1 

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      0    3736  5708      1 2574.1  (arrival)    rinc                      
   1061    4797   167     15    8.8  I1025_NS     io_b_rinc/DOUT            
     90    4886    92      2    1.4  NAND3X0_RVT  rptr_empty/g6532/Y        
     21    4907    40      1    0.5  INVX1_RVT    rptr_empty/g4150/Y        
     89    4996    46      4    2.5  AO22X1_RVT   rptr_empty/g4144__5526/Y  
      0    4996     -      4      -  SDFFARX1_RVT rptr_empty/rptr_reg_1_/SE 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 36: VIOLATED (-4320 ps) Setup Check with Pin rptr_empty/rptr_reg_4_/CLK->SE
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_4_/SE
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     800         3836     
                                              
             Setup:-     126                  
       Uncertainty:-       8                  
     Required Time:=     666                  
      Launch Clock:-    3836                  
       Input Delay:-    -100                  
         Data Path:-    1251                  
             Slack:=   -4320                  

Exceptions/Constraints:
  input_delay             -100            in_del_51_1 

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      0    3736  5708      1 2574.1  (arrival)    rinc                      
   1061    4797   167     15    8.8  I1025_NS     io_b_rinc/DOUT            
     87    4884    82      1    0.5  NAND2X0_RVT  rptr_empty/g3/Y           
    102    4986    48      4    2.5  AO21X1_RVT   rptr_empty/g6386/Y        
      0    4986     -      4      -  SDFFARX1_RVT rptr_empty/rptr_reg_4_/SE 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 37: VIOLATED (-4320 ps) Setup Check with Pin rptr_empty/rptr_reg_3_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_3_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     800         3836     
                                              
             Setup:-     126                  
       Uncertainty:-       8                  
     Required Time:=     666                  
      Launch Clock:-    3836                  
       Input Delay:-    -100                  
         Data Path:-    1251                  
             Slack:=   -4320                  

Exceptions/Constraints:
  input_delay             -100            in_del_51_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    3736  5708      1 2574.1  (arrival)    rinc                     
   1061    4797   167     15    8.8  I1025_NS     io_b_rinc/DOUT           
     87    4884    82      1    0.5  NAND2X0_RVT  rptr_empty/g3/Y          
    102    4986    48      4    2.5  AO21X1_RVT   rptr_empty/g6386/Y       
      0    4986     -      4      -  SDFFARX1_RVT rptr_empty/rptr_reg_3_/D 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 38: VIOLATED (-4318 ps) Setup Check with Pin rptr_empty/rptr_reg_0_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (F) rptr_empty/rptr_reg_0_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     800         3836     
                                              
             Setup:-     114                  
       Uncertainty:-       8                  
     Required Time:=     678                  
      Launch Clock:-    3836                  
       Input Delay:-    -100                  
         Data Path:-    1260                  
             Slack:=   -4318                  

Exceptions/Constraints:
  input_delay             -100            in_del_51_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    3736  5708      1 2574.1  (arrival)    rinc                     
   1061    4797   167     15    8.8  I1025_NS     io_b_rinc/DOUT           
     90    4886    92      2    1.4  NAND3X0_RVT  rptr_empty/g6532/Y       
     21    4907    40      1    0.5  INVX1_RVT    rptr_empty/g4150/Y       
     89    4996    46      4    2.5  AO22X1_RVT   rptr_empty/g4144__5526/Y 
      0    4996     -      4      -  SDFFARX1_RVT rptr_empty/rptr_reg_0_/D 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 39: VIOLATED (-4308 ps) Setup Check with Pin rptr_empty/rbin_reg_8_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_8_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     800         3836     
                                              
             Setup:-      61                  
       Uncertainty:-       8                  
     Required Time:=     731                  
      Launch Clock:-    3836                  
       Input Delay:-    -100                  
         Data Path:-    1303                  
             Slack:=   -4308                  

Exceptions/Constraints:
  input_delay             -100            in_del_51_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0    3736  5708      1 2574.1  (arrival)   rinc                     
   1061    4797   167     15    8.8  I1025_NS    io_b_rinc/DOUT           
    109    4906    49      4    2.1  AND2X1_RVT  rptr_empty/g14/Y         
     98    5004    48      3    1.8  OA221X1_RVT rptr_empty/g6325/Y       
     35    5039    33      3    1.5  INVX1_RVT   rptr_empty/g6324/Y       
      0    5039     -      3      -  DFFARX2_RVT rptr_empty/rbin_reg_8_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 40: VIOLATED (-4306 ps) Setup Check with Pin rptr_empty/rbin_reg_9_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_9_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     800         3836     
                                              
             Setup:-      58                  
       Uncertainty:-       8                  
     Required Time:=     734                  
      Launch Clock:-    3836                  
       Input Delay:-    -100                  
         Data Path:-    1305                  
             Slack:=   -4306                  

Exceptions/Constraints:
  input_delay             -100            in_del_51_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0    3736  5708      1 2574.1  (arrival)   rinc                     
   1061    4797   167     15    8.8  I1025_NS    io_b_rinc/DOUT           
    109    4906    49      4    2.1  AND2X1_RVT  rptr_empty/g14/Y         
     45    4951    37      1    0.5  NAND2X0_RVT rptr_empty/g4145__6308/Y 
     90    5040    46      4    2.5  AO21X1_RVT  rptr_empty/g4123__6462/Y 
      0    5040     -      4      -  DFFARX1_RVT rptr_empty/rbin_reg_9_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 41: VIOLATED (-4302 ps) Setup Check with Pin rptr_empty/rempty_reg/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (F) rptr_empty/rempty_reg/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     800         3836     
                                              
             Setup:-      48                  
       Uncertainty:-       8                  
     Required Time:=     744                  
      Launch Clock:-    3836                  
       Input Delay:-    -100                  
         Data Path:-    1310                  
             Slack:=   -4302                  

Exceptions/Constraints:
  input_delay             -100            in_del_51_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0    3736  5708      1 2574.1  (arrival)   rinc                     
   1061    4797   167     15    8.8  I1025_NS    io_b_rinc/DOUT           
    121    4918    41      1    0.5  AND3X1_RVT  rptr_empty/g362/Y        
     59    4977    23      1    0.7  AND2X1_RVT  rptr_empty/g5514__5756/Y 
     34    5011    48      1    0.6  NAND4X0_RVT rptr_empty/g6163/Y       
     34    5046    40      1    0.5  NAND2X0_RVT rptr_empty/g38/Y         
      0    5046     -      1      -  DFFASX2_RVT rptr_empty/rempty_reg/D  
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 42: VIOLATED (-4295 ps) Setup Check with Pin rptr_empty/rptr_reg_0_/CLK->SE
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rptr_reg_0_/SE
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     800         3836     
                                              
             Setup:-     121                  
       Uncertainty:-       8                  
     Required Time:=     671                  
      Launch Clock:-    3836                  
       Input Delay:-    -100                  
         Data Path:-    1231                  
             Slack:=   -4295                  

Exceptions/Constraints:
  input_delay             -100            in_del_51_1 

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      0    3736  5708      1 2574.1  (arrival)    rinc                      
   1061    4797   167     15    8.8  I1025_NS     io_b_rinc/DOUT            
    170    4967    30      2    1.4  OAI221X1_RVT rptr_empty/g6529/Y        
      0    4967     -      2      -  SDFFARX1_RVT rptr_empty/rptr_reg_0_/SE 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 43: VIOLATED (-4275 ps) Setup Check with Pin rptr_empty/rbin_reg_2_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_2_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     800         3836     
                                              
             Setup:-      55                  
       Uncertainty:-       8                  
     Required Time:=     737                  
      Launch Clock:-    3836                  
       Input Delay:-    -100                  
         Data Path:-    1277                  
             Slack:=   -4275                  

Exceptions/Constraints:
  input_delay             -100            in_del_51_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    3736  5708      1 2574.1  (arrival)   rinc                      
   1061    4797   167     15    8.8  I1025_NS    io_b_rinc/DOUT            
     98    4895    42      1    1.0  AND2X1_RVT  rptr_empty/g6320/Y        
    117    5012    39      4    2.3  HADDX1_RVT  rptr_empty/g4134__5723/SO 
      0    5012     -      4      -  DFFARX1_RVT rptr_empty/rbin_reg_2_/D  
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 44: VIOLATED (-4272 ps) Setup Check with Pin rptr_empty/rbin_reg_10_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_10_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     800         3836     
                                              
             Setup:-      56                  
       Uncertainty:-       8                  
     Required Time:=     736                  
      Launch Clock:-    3836                  
       Input Delay:-    -100                  
         Data Path:-    1273                  
             Slack:=   -4272                  

Exceptions/Constraints:
  input_delay             -100            in_del_51_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    3736  5708      1 2574.1  (arrival)   rinc                      
   1061    4797   167     15    8.8  I1025_NS    io_b_rinc/DOUT            
    104    4900   100      1    1.7  NAND4X0_RVT rptr_empty/g73/Y          
    108    5009    41      2    1.4  XNOR2X2_RVT rptr_empty/g2/Y           
      0    5009     -      2      -  DFFARX1_RVT rptr_empty/rbin_reg_10_/D 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 45: VIOLATED (-4269 ps) Setup Check with Pin rptr_empty/rbin_reg_7_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (F) rptr_empty/rbin_reg_7_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     800         3836     
                                              
             Setup:-      39                  
       Uncertainty:-       8                  
     Required Time:=     753                  
      Launch Clock:-    3836                  
       Input Delay:-    -100                  
         Data Path:-    1287                  
             Slack:=   -4269                  

Exceptions/Constraints:
  input_delay             -100            in_del_51_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0    3736  5708      1 2574.1  (arrival)   rinc                     
   1061    4797   167     15    8.8  I1025_NS    io_b_rinc/DOUT           
     86    4882    89      2    1.2  NAND3X0_RVT rptr_empty/g78/Y         
     85    4967    20      1    0.5  NOR2X0_RVT  rptr_empty/g2__4319/Y    
     55    5022    41      3    2.3  AO21X1_RVT  rptr_empty/g4126__5107/Y 
      0    5022     -      3      -  DFFARX1_RVT rptr_empty/rbin_reg_7_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 46: VIOLATED (-4268 ps) Setup Check with Pin rptr_empty/rbin_reg_5_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_5_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     800         3836     
                                              
             Setup:-      55                  
       Uncertainty:-       8                  
     Required Time:=     737                  
      Launch Clock:-    3836                  
       Input Delay:-    -100                  
         Data Path:-    1269                  
             Slack:=   -4268                  

Exceptions/Constraints:
  input_delay             -100            in_del_51_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0    3736  5708      1 2574.1  (arrival)   rinc                     
   1061    4797   167     15    8.8  I1025_NS    io_b_rinc/DOUT           
    101    4898    44      1    1.3  AND2X1_RVT  rptr_empty/g18/Y         
    107    5005    40      4    2.5  XOR2X2_RVT  rptr_empty/g4113__5746/Y 
      0    5005     -      4      -  DFFARX1_RVT rptr_empty/rbin_reg_5_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 47: VIOLATED (-4263 ps) Setup Check with Pin wptr_full/wptr_reg_9_/CLK->SI
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_9_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900         3836     
                                              
             Setup:-     122                  
       Uncertainty:-       8                  
     Required Time:=     770                  
      Launch Clock:-    3836                  
       Input Delay:-    -100                  
         Data Path:-    1298                  
             Slack:=   -4263                  

Exceptions/Constraints:
  input_delay             -100            in_del_50_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    3736  5708      1 2574.1  (arrival)    winc                     
   1064    4800   170     23   13.1  I1025_NS     io_b_winc/DOUT           
     36    4836    66      6    4.2  INVX8_RVT    wptr_full/g7/Y           
     67    4903    30      1    1.3  OR2X1_RVT    wptr_full/g4707__7410/Y  
    104    5007    40      4    2.5  XOR2X2_RVT   wptr_full/g4686__9315/Y  
     27    5034    25      1    0.5  INVX0_RVT    wptr_full/g4684/Y        
      0    5034     -      1      -  SDFFARX1_RVT wptr_full/wptr_reg_9_/SI 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 48: VIOLATED (-4263 ps) Setup Check with Pin rptr_empty/rbin_reg_6_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (F) rptr_empty/rbin_reg_6_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     800         3836     
                                              
             Setup:-      36                  
       Uncertainty:-       8                  
     Required Time:=     756                  
      Launch Clock:-    3836                  
       Input Delay:-    -100                  
         Data Path:-    1284                  
             Slack:=   -4263                  

Exceptions/Constraints:
  input_delay             -100            in_del_51_1 

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                          
#---------------------------------------------------------------------------
      0    3736  5708      1 2574.1  (arrival)   rinc                       
   1061    4797   167     15    8.8  I1025_NS    io_b_rinc/DOUT             
    109    4906    49      4    2.1  AND2X1_RVT  rptr_empty/g14/Y           
     62    4968    26      2    1.0  AND2X1_RVT  rptr_empty/g4207__6310/Y   
     52    5020    34      3    1.5  AO21X1_RVT  rptr_empty/g4127_0__6372/Y 
      0    5020     -      3      -  DFFARX1_RVT rptr_empty/rbin_reg_6_/D   
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 49: VIOLATED (-4252 ps) Setup Check with Pin rptr_empty/rbin_reg_4_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_4_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     800         3836     
                                              
             Setup:-      58                  
       Uncertainty:-       8                  
     Required Time:=     734                  
      Launch Clock:-    3836                  
       Input Delay:-    -100                  
         Data Path:-    1251                  
             Slack:=   -4252                  

Exceptions/Constraints:
  input_delay             -100            in_del_51_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0    3736  5708      1 2574.1  (arrival)   rinc                     
   1061    4797   167     15    8.8  I1025_NS    io_b_rinc/DOUT           
     87    4884    82      1    0.5  NAND2X0_RVT rptr_empty/g3/Y          
    102    4986    48      4    2.5  AO21X1_RVT  rptr_empty/g6386/Y       
      0    4986     -      4      -  DFFARX1_RVT rptr_empty/rbin_reg_4_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 50: VIOLATED (-4251 ps) Setup Check with Pin wptr_full/wptr_reg_4_/CLK->SI
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_4_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900         3836     
                                              
             Setup:-     121                  
       Uncertainty:-       8                  
     Required Time:=     771                  
      Launch Clock:-    3836                  
       Input Delay:-    -100                  
         Data Path:-    1287                  
             Slack:=   -4251                  

Exceptions/Constraints:
  input_delay             -100            in_del_50_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    3736  5708      1 2574.1  (arrival)    winc                     
   1064    4800   170     23   13.1  I1025_NS     io_b_winc/DOUT           
     36    4836    66      6    4.2  INVX8_RVT    wptr_full/g7/Y           
     70    4906    33      1    1.7  OR2X1_RVT    wptr_full/g5/Y           
     90    4996    37      4    2.5  XNOR2X2_RVT  wptr_full/g4784__6131/Y  
     26    5022    24      1    0.5  INVX0_RVT    wptr_full/g4699/Y        
      0    5022     -      1      -  SDFFARX1_RVT wptr_full/wptr_reg_4_/SI 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 51: VIOLATED (-4251 ps) Setup Check with Pin rptr_empty/rbin_reg_1_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_1_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     800         3836     
                                              
             Setup:-      66                  
       Uncertainty:-       8                  
     Required Time:=     726                  
      Launch Clock:-    3836                  
       Input Delay:-    -100                  
         Data Path:-    1242                  
             Slack:=   -4251                  

Exceptions/Constraints:
  input_delay             -100            in_del_51_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0    3736  5708      1 2574.1  (arrival)   rinc                     
   1061    4797   167     15    8.8  I1025_NS    io_b_rinc/DOUT           
     90    4886    92      2    1.4  NAND3X0_RVT rptr_empty/g6532/Y       
     91    4978    47      4    2.5  AO22X1_RVT  rptr_empty/g4144__5526/Y 
      0    4978     -      4      -  DFFARX2_RVT rptr_empty/rbin_reg_1_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 52: VIOLATED (-4237 ps) Setup Check with Pin wptr_full/wptr_reg_4_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_4_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900         3836     
                                              
             Setup:-     124                  
       Uncertainty:-       8                  
     Required Time:=     768                  
      Launch Clock:-    3836                  
       Input Delay:-    -100                  
         Data Path:-    1269                  
             Slack:=   -4237                  

Exceptions/Constraints:
  input_delay             -100            in_del_50_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0    3736  5708      1 2574.1  (arrival)    winc                    
   1064    4800   170     23   13.1  I1025_NS     io_b_winc/DOUT          
     36    4836    66      6    4.2  INVX8_RVT    wptr_full/g7/Y          
     70    4906    33      1    1.7  OR2X1_RVT    wptr_full/g5/Y          
     99    5005    40      4    2.5  XNOR2X2_RVT  wptr_full/g4784__6131/Y 
      0    5005     -      4      -  SDFFARX1_RVT wptr_full/wptr_reg_4_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 53: VIOLATED (-4237 ps) Setup Check with Pin wptr_full/wptr_reg_5_/CLK->SE
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_5_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900         3836     
                                              
             Setup:-     124                  
       Uncertainty:-       8                  
     Required Time:=     768                  
      Launch Clock:-    3836                  
       Input Delay:-    -100                  
         Data Path:-    1269                  
             Slack:=   -4237                  

Exceptions/Constraints:
  input_delay             -100            in_del_50_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    3736  5708      1 2574.1  (arrival)    winc                     
   1064    4800   170     23   13.1  I1025_NS     io_b_winc/DOUT           
     36    4836    66      6    4.2  INVX8_RVT    wptr_full/g7/Y           
     70    4906    33      1    1.7  OR2X1_RVT    wptr_full/g5/Y           
     99    5005    40      4    2.5  XNOR2X2_RVT  wptr_full/g4784__6131/Y  
      0    5005     -      4      -  SDFFARX1_RVT wptr_full/wptr_reg_5_/SE 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 54: VIOLATED (-4235 ps) Setup Check with Pin wptr_full/wptr_reg_7_/CLK->SE
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (F) wptr_full/wptr_reg_7_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900         3836     
                                              
             Setup:-     121                  
       Uncertainty:-       8                  
     Required Time:=     771                  
      Launch Clock:-    3836                  
       Input Delay:-    -100                  
         Data Path:-    1271                  
             Slack:=   -4235                  

Exceptions/Constraints:
  input_delay             -100            in_del_50_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    3736  5708      1 2574.1  (arrival)    winc                     
   1064    4800   170     23   13.1  I1025_NS     io_b_winc/DOUT           
     36    4836    66      6    4.2  INVX8_RVT    wptr_full/g7/Y           
     66    4902    30      1    1.1  OR2X1_RVT    wptr_full/g42/Y          
    105    5006    54      3    2.3  MUX21X1_RVT  wptr_full/g41/Y          
      0    5006     -      3      -  SDFFARX1_RVT wptr_full/wptr_reg_7_/SE 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 55: VIOLATED (-4235 ps) Setup Check with Pin wptr_full/wptr_reg_6_/CLK->SE
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (F) wptr_full/wptr_reg_6_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900         3836     
                                              
             Setup:-     121                  
       Uncertainty:-       8                  
     Required Time:=     771                  
      Launch Clock:-    3836                  
       Input Delay:-    -100                  
         Data Path:-    1271                  
             Slack:=   -4235                  

Exceptions/Constraints:
  input_delay             -100            in_del_50_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    3736  5708      1 2574.1  (arrival)    winc                     
   1064    4800   170     23   13.1  I1025_NS     io_b_winc/DOUT           
     36    4836    66      6    4.2  INVX8_RVT    wptr_full/g7/Y           
     66    4902    30      1    1.1  OR2X1_RVT    wptr_full/g42/Y          
    105    5006    54      3    2.3  MUX21X1_RVT  wptr_full/g41/Y          
      0    5006     -      3      -  SDFFARX1_RVT wptr_full/wptr_reg_6_/SE 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 56: VIOLATED (-4234 ps) Setup Check with Pin rptr_empty/rbin_reg_0_/CLK->D
          Group: INPUTS
     Startpoint: (F) rinc
          Clock: (R) rclk
       Endpoint: (R) rptr_empty/rbin_reg_0_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     800         3836     
                                              
             Setup:-      60                  
       Uncertainty:-       8                  
     Required Time:=     732                  
      Launch Clock:-    3836                  
       Input Delay:-    -100                  
         Data Path:-    1231                  
             Slack:=   -4234                  

Exceptions/Constraints:
  input_delay             -100            in_del_51_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    3736  5708      1 2574.1  (arrival)    rinc                     
   1061    4797   167     15    8.8  I1025_NS     io_b_rinc/DOUT           
    170    4967    30      2    1.4  OAI221X1_RVT rptr_empty/g6529/Y       
      0    4967     -      2      -  DFFARX2_RVT  rptr_empty/rbin_reg_0_/D 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 57: VIOLATED (-4228 ps) Setup Check with Pin wptr_full/wptr_reg_8_/CLK->SE
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (F) wptr_full/wptr_reg_8_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900         3836     
                                              
             Setup:-     113                  
       Uncertainty:-       8                  
     Required Time:=     779                  
      Launch Clock:-    3836                  
       Input Delay:-    -100                  
         Data Path:-    1271                  
             Slack:=   -4228                  

Exceptions/Constraints:
  input_delay             -100            in_del_50_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    3736  5708      1 2574.1  (arrival)    winc                     
   1064    4800   170     23   13.1  I1025_NS     io_b_winc/DOUT           
     36    4836    66      6    4.2  INVX8_RVT    wptr_full/g7/Y           
     67    4903    30      1    1.3  OR2X1_RVT    wptr_full/g4707__7410/Y  
    104    5007    40      4    2.5  XOR2X2_RVT   wptr_full/g4686__9315/Y  
      0    5007     -      4      -  SDFFARX1_RVT wptr_full/wptr_reg_8_/SE 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 58: VIOLATED (-4226 ps) Setup Check with Pin wptr_full/wptr_reg_1_/CLK->SE
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (F) wptr_full/wptr_reg_1_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900         3836     
                                              
             Setup:-     113                  
       Uncertainty:-       8                  
     Required Time:=     779                  
      Launch Clock:-    3836                  
       Input Delay:-    -100                  
         Data Path:-    1270                  
             Slack:=   -4226                  

Exceptions/Constraints:
  input_delay             -100            in_del_50_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    3736  5708      1 2574.1  (arrival)    winc                     
   1064    4800   170     23   13.1  I1025_NS     io_b_winc/DOUT           
     36    4836    66      6    4.2  INVX8_RVT    wptr_full/g7/Y           
     67    4903    30      1    1.3  OR2X1_RVT    wptr_full/g4730__8246/Y  
    103    5006    39      3    2.3  XOR2X2_RVT   wptr_full/g4711__5107/Y  
      0    5006     -      3      -  SDFFARX1_RVT wptr_full/wptr_reg_1_/SE 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 59: VIOLATED (-4226 ps) Setup Check with Pin wptr_full/wptr_reg_2_/CLK->SE
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (F) wptr_full/wptr_reg_2_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900         3836     
                                              
             Setup:-     113                  
       Uncertainty:-       8                  
     Required Time:=     779                  
      Launch Clock:-    3836                  
       Input Delay:-    -100                  
         Data Path:-    1270                  
             Slack:=   -4226                  

Exceptions/Constraints:
  input_delay             -100            in_del_50_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    3736  5708      1 2574.1  (arrival)    winc                     
   1064    4800   170     23   13.1  I1025_NS     io_b_winc/DOUT           
     36    4836    66      6    4.2  INVX8_RVT    wptr_full/g7/Y           
     67    4903    30      1    1.3  OR2X1_RVT    wptr_full/g4730__8246/Y  
    103    5006    39      3    2.3  XOR2X2_RVT   wptr_full/g4711__5107/Y  
      0    5006     -      3      -  SDFFARX1_RVT wptr_full/wptr_reg_2_/SE 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 60: VIOLATED (-4226 ps) Setup Check with Pin wptr_full/wptr_reg_9_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (F) wptr_full/wptr_reg_9_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900         3836     
                                              
             Setup:-     112                  
       Uncertainty:-       8                  
     Required Time:=     780                  
      Launch Clock:-    3836                  
       Input Delay:-    -100                  
         Data Path:-    1271                  
             Slack:=   -4226                  

Exceptions/Constraints:
  input_delay             -100            in_del_50_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0    3736  5708      1 2574.1  (arrival)    winc                    
   1064    4800   170     23   13.1  I1025_NS     io_b_winc/DOUT          
     36    4836    66      6    4.2  INVX8_RVT    wptr_full/g7/Y          
     67    4903    30      1    1.3  OR2X1_RVT    wptr_full/g4707__7410/Y 
    104    5007    40      4    2.5  XOR2X2_RVT   wptr_full/g4686__9315/Y 
      0    5007     -      4      -  SDFFARX1_RVT wptr_full/wptr_reg_9_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 61: VIOLATED (-4216 ps) Setup Check with Pin wptr_full/wptr_reg_0_/CLK->SI
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (F) wptr_full/wptr_reg_0_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900         3836     
                                              
             Setup:-     110                  
       Uncertainty:-       8                  
     Required Time:=     782                  
      Launch Clock:-    3836                  
       Input Delay:-    -100                  
         Data Path:-    1263                  
             Slack:=   -4216                  

Exceptions/Constraints:
  input_delay             -100            in_del_50_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    3736  5708      1 2574.1  (arrival)    winc                     
   1064    4800   170     23   13.1  I1025_NS     io_b_winc/DOUT           
     85    4885    83      1    0.6  NAND2X0_RVT  wptr_full/g7928/Y        
     88    4973    56      4    2.3  AO22X1_RVT   wptr_full/g7926/Y        
     26    4999    33      2    1.0  INVX1_RVT    wptr_full/g4719/Y        
      0    4999     -      2      -  SDFFARX1_RVT wptr_full/wptr_reg_0_/SI 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 62: VIOLATED (-4216 ps) Setup Check with Pin wptr_full/wptr_reg_1_/CLK->SI
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (F) wptr_full/wptr_reg_1_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900         3836     
                                              
             Setup:-     110                  
       Uncertainty:-       8                  
     Required Time:=     782                  
      Launch Clock:-    3836                  
       Input Delay:-    -100                  
         Data Path:-    1263                  
             Slack:=   -4216                  

Exceptions/Constraints:
  input_delay             -100            in_del_50_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    3736  5708      1 2574.1  (arrival)    winc                     
   1064    4800   170     23   13.1  I1025_NS     io_b_winc/DOUT           
     85    4885    83      1    0.6  NAND2X0_RVT  wptr_full/g7928/Y        
     88    4973    56      4    2.3  AO22X1_RVT   wptr_full/g7926/Y        
     26    4999    33      2    1.0  INVX1_RVT    wptr_full/g4719/Y        
      0    4999     -      2      -  SDFFARX1_RVT wptr_full/wptr_reg_1_/SI 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 63: VIOLATED (-4216 ps) Setup Check with Pin wptr_full/wptr_reg_3_/CLK->SI
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (F) wptr_full/wptr_reg_3_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900         3836     
                                              
             Setup:-     110                  
       Uncertainty:-       8                  
     Required Time:=     782                  
      Launch Clock:-    3836                  
       Input Delay:-    -100                  
         Data Path:-    1263                  
             Slack:=   -4216                  

Exceptions/Constraints:
  input_delay             -100            in_del_50_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    3736  5708      1 2574.1  (arrival)    winc                     
   1064    4800   170     23   13.1  I1025_NS     io_b_winc/DOUT           
     85    4885    83      1    0.6  NAND2X0_RVT  wptr_full/g52/Y          
     88    4973    56      4    2.3  AO22X1_RVT   wptr_full/g51/Y          
     26    4999    33      2    1.0  INVX1_RVT    wptr_full/g4694/Y        
      0    4999     -      2      -  SDFFARX1_RVT wptr_full/wptr_reg_3_/SI 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 64: VIOLATED (-4216 ps) Setup Check with Pin wptr_full/wptr_reg_5_/CLK->SI
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (F) wptr_full/wptr_reg_5_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900         3836     
                                              
             Setup:-     110                  
       Uncertainty:-       8                  
     Required Time:=     782                  
      Launch Clock:-    3836                  
       Input Delay:-    -100                  
         Data Path:-    1263                  
             Slack:=   -4216                  

Exceptions/Constraints:
  input_delay             -100            in_del_50_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    3736  5708      1 2574.1  (arrival)    winc                     
   1064    4800   170     23   13.1  I1025_NS     io_b_winc/DOUT           
     85    4885    83      1    0.6  NAND2X0_RVT  wptr_full/g7936/Y        
     88    4973    56      4    2.3  AO22X1_RVT   wptr_full/g7934/Y        
     26    4999    33      2    1.0  INVX1_RVT    wptr_full/g4698/Y        
      0    4999     -      2      -  SDFFARX1_RVT wptr_full/wptr_reg_5_/SI 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 65: VIOLATED (-4216 ps) Setup Check with Pin wptr_full/wptr_reg_2_/CLK->SI
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (F) wptr_full/wptr_reg_2_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900         3836     
                                              
             Setup:-     110                  
       Uncertainty:-       8                  
     Required Time:=     782                  
      Launch Clock:-    3836                  
       Input Delay:-    -100                  
         Data Path:-    1263                  
             Slack:=   -4216                  

Exceptions/Constraints:
  input_delay             -100            in_del_50_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    3736  5708      1 2574.1  (arrival)    winc                     
   1064    4800   170     23   13.1  I1025_NS     io_b_winc/DOUT           
     85    4885    83      1    0.6  NAND2X0_RVT  wptr_full/g52/Y          
     88    4973    56      4    2.3  AO22X1_RVT   wptr_full/g51/Y          
     26    4999    33      2    1.0  INVX1_RVT    wptr_full/g4694/Y        
      0    4999     -      2      -  SDFFARX1_RVT wptr_full/wptr_reg_2_/SI 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 66: VIOLATED (-4216 ps) Setup Check with Pin wptr_full/wptr_reg_7_/CLK->SI
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (F) wptr_full/wptr_reg_7_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900         3836     
                                              
             Setup:-     110                  
       Uncertainty:-       8                  
     Required Time:=     782                  
      Launch Clock:-    3836                  
       Input Delay:-    -100                  
         Data Path:-    1263                  
             Slack:=   -4216                  

Exceptions/Constraints:
  input_delay             -100            in_del_50_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    3736  5708      1 2574.1  (arrival)    winc                     
   1064    4800   170     23   13.1  I1025_NS     io_b_winc/DOUT           
     85    4885    83      1    0.6  NAND2X0_RVT  wptr_full/g7932/Y        
     88    4973    56      4    2.3  AO22X1_RVT   wptr_full/g7930/Y        
     26    4999    33      2    1.0  INVX1_RVT    wptr_full/g4687/Y        
      0    4999     -      2      -  SDFFARX1_RVT wptr_full/wptr_reg_7_/SI 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 67: VIOLATED (-4216 ps) Setup Check with Pin wptr_full/wptr_reg_6_/CLK->SI
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (F) wptr_full/wptr_reg_6_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900         3836     
                                              
             Setup:-     110                  
       Uncertainty:-       8                  
     Required Time:=     782                  
      Launch Clock:-    3836                  
       Input Delay:-    -100                  
         Data Path:-    1263                  
             Slack:=   -4216                  

Exceptions/Constraints:
  input_delay             -100            in_del_50_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    3736  5708      1 2574.1  (arrival)    winc                     
   1064    4800   170     23   13.1  I1025_NS     io_b_winc/DOUT           
     85    4885    83      1    0.6  NAND2X0_RVT  wptr_full/g7936/Y        
     88    4973    56      4    2.3  AO22X1_RVT   wptr_full/g7934/Y        
     26    4999    33      2    1.0  INVX1_RVT    wptr_full/g4698/Y        
      0    4999     -      2      -  SDFFARX1_RVT wptr_full/wptr_reg_6_/SI 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 68: VIOLATED (-4216 ps) Setup Check with Pin wptr_full/wptr_reg_8_/CLK->SI
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (F) wptr_full/wptr_reg_8_/SI
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900         3836     
                                              
             Setup:-     110                  
       Uncertainty:-       8                  
     Required Time:=     782                  
      Launch Clock:-    3836                  
       Input Delay:-    -100                  
         Data Path:-    1263                  
             Slack:=   -4216                  

Exceptions/Constraints:
  input_delay             -100            in_del_50_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    3736  5708      1 2574.1  (arrival)    winc                     
   1064    4800   170     23   13.1  I1025_NS     io_b_winc/DOUT           
     85    4885    83      1    0.6  NAND2X0_RVT  wptr_full/g7932/Y        
     88    4973    56      4    2.3  AO22X1_RVT   wptr_full/g7930/Y        
     26    4999    33      2    1.0  INVX1_RVT    wptr_full/g4687/Y        
      0    4999     -      2      -  SDFFARX1_RVT wptr_full/wptr_reg_8_/SI 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 69: VIOLATED (-4215 ps) Setup Check with Pin wptr_full/wptr_reg_3_/CLK->SE
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_3_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900         3836     
                                              
             Setup:-     125                  
       Uncertainty:-       8                  
     Required Time:=     767                  
      Launch Clock:-    3836                  
       Input Delay:-    -100                  
         Data Path:-    1246                  
             Slack:=   -4215                  

Exceptions/Constraints:
  input_delay             -100            in_del_50_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    3736  5708      1 2574.1  (arrival)    winc                     
   1064    4800   170     23   13.1  I1025_NS     io_b_winc/DOUT           
     36    4836    66      6    4.2  INVX8_RVT    wptr_full/g7/Y           
     61    4897    24      1    0.5  OR2X1_RVT    wptr_full/g7948/Y        
     85    4982    44      3    2.3  AO21X1_RVT   wptr_full/g7947/Y        
      0    4982     -      3      -  SDFFARX1_RVT wptr_full/wptr_reg_3_/SE 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 70: VIOLATED (-4215 ps) Setup Check with Pin wptr_full/wptr_reg_4_/CLK->SE
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_4_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900         3836     
                                              
             Setup:-     125                  
       Uncertainty:-       8                  
     Required Time:=     767                  
      Launch Clock:-    3836                  
       Input Delay:-    -100                  
         Data Path:-    1246                  
             Slack:=   -4215                  

Exceptions/Constraints:
  input_delay             -100            in_del_50_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    3736  5708      1 2574.1  (arrival)    winc                     
   1064    4800   170     23   13.1  I1025_NS     io_b_winc/DOUT           
     36    4836    66      6    4.2  INVX8_RVT    wptr_full/g7/Y           
     61    4897    24      1    0.5  OR2X1_RVT    wptr_full/g7948/Y        
     85    4982    44      3    2.3  AO21X1_RVT   wptr_full/g7947/Y        
      0    4982     -      3      -  SDFFARX1_RVT wptr_full/wptr_reg_4_/SE 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 71: VIOLATED (-4209 ps) Setup Check with Pin wptr_full/wptr_reg_0_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_0_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900         3836     
                                              
             Setup:-     128                  
       Uncertainty:-       8                  
     Required Time:=     764                  
      Launch Clock:-    3836                  
       Input Delay:-    -100                  
         Data Path:-    1238                  
             Slack:=   -4209                  

Exceptions/Constraints:
  input_delay             -100            in_del_50_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0    3736  5708      1 2574.1  (arrival)    winc                    
   1064    4800   170     23   13.1  I1025_NS     io_b_winc/DOUT          
     85    4885    83      1    0.6  NAND2X0_RVT  wptr_full/g7928/Y       
     88    4973    56      4    2.3  AO22X1_RVT   wptr_full/g7926/Y       
      0    4973     -      4      -  SDFFARX1_RVT wptr_full/wptr_reg_0_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 72: VIOLATED (-4209 ps) Setup Check with Pin wptr_full/wptr_reg_1_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_1_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900         3836     
                                              
             Setup:-     128                  
       Uncertainty:-       8                  
     Required Time:=     764                  
      Launch Clock:-    3836                  
       Input Delay:-    -100                  
         Data Path:-    1238                  
             Slack:=   -4209                  

Exceptions/Constraints:
  input_delay             -100            in_del_50_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0    3736  5708      1 2574.1  (arrival)    winc                    
   1064    4800   170     23   13.1  I1025_NS     io_b_winc/DOUT          
     85    4885    83      1    0.6  NAND2X0_RVT  wptr_full/g7928/Y       
     88    4973    56      4    2.3  AO22X1_RVT   wptr_full/g7926/Y       
      0    4973     -      4      -  SDFFARX1_RVT wptr_full/wptr_reg_1_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 73: VIOLATED (-4209 ps) Setup Check with Pin wptr_full/wptr_reg_3_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_3_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900         3836     
                                              
             Setup:-     128                  
       Uncertainty:-       8                  
     Required Time:=     764                  
      Launch Clock:-    3836                  
       Input Delay:-    -100                  
         Data Path:-    1238                  
             Slack:=   -4209                  

Exceptions/Constraints:
  input_delay             -100            in_del_50_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0    3736  5708      1 2574.1  (arrival)    winc                    
   1064    4800   170     23   13.1  I1025_NS     io_b_winc/DOUT          
     85    4885    83      1    0.6  NAND2X0_RVT  wptr_full/g52/Y         
     88    4973    56      4    2.3  AO22X1_RVT   wptr_full/g51/Y         
      0    4973     -      4      -  SDFFARX1_RVT wptr_full/wptr_reg_3_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 74: VIOLATED (-4209 ps) Setup Check with Pin wptr_full/wptr_reg_5_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_5_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900         3836     
                                              
             Setup:-     128                  
       Uncertainty:-       8                  
     Required Time:=     764                  
      Launch Clock:-    3836                  
       Input Delay:-    -100                  
         Data Path:-    1238                  
             Slack:=   -4209                  

Exceptions/Constraints:
  input_delay             -100            in_del_50_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0    3736  5708      1 2574.1  (arrival)    winc                    
   1064    4800   170     23   13.1  I1025_NS     io_b_winc/DOUT          
     85    4885    83      1    0.6  NAND2X0_RVT  wptr_full/g7936/Y       
     88    4973    56      4    2.3  AO22X1_RVT   wptr_full/g7934/Y       
      0    4973     -      4      -  SDFFARX1_RVT wptr_full/wptr_reg_5_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 75: VIOLATED (-4209 ps) Setup Check with Pin wptr_full/wptr_reg_2_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_2_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900         3836     
                                              
             Setup:-     128                  
       Uncertainty:-       8                  
     Required Time:=     764                  
      Launch Clock:-    3836                  
       Input Delay:-    -100                  
         Data Path:-    1238                  
             Slack:=   -4209                  

Exceptions/Constraints:
  input_delay             -100            in_del_50_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0    3736  5708      1 2574.1  (arrival)    winc                    
   1064    4800   170     23   13.1  I1025_NS     io_b_winc/DOUT          
     85    4885    83      1    0.6  NAND2X0_RVT  wptr_full/g52/Y         
     88    4973    56      4    2.3  AO22X1_RVT   wptr_full/g51/Y         
      0    4973     -      4      -  SDFFARX1_RVT wptr_full/wptr_reg_2_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 76: VIOLATED (-4209 ps) Setup Check with Pin wptr_full/wptr_reg_7_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_7_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900         3836     
                                              
             Setup:-     128                  
       Uncertainty:-       8                  
     Required Time:=     764                  
      Launch Clock:-    3836                  
       Input Delay:-    -100                  
         Data Path:-    1238                  
             Slack:=   -4209                  

Exceptions/Constraints:
  input_delay             -100            in_del_50_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0    3736  5708      1 2574.1  (arrival)    winc                    
   1064    4800   170     23   13.1  I1025_NS     io_b_winc/DOUT          
     85    4885    83      1    0.6  NAND2X0_RVT  wptr_full/g7932/Y       
     88    4973    56      4    2.3  AO22X1_RVT   wptr_full/g7930/Y       
      0    4973     -      4      -  SDFFARX1_RVT wptr_full/wptr_reg_7_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 77: VIOLATED (-4209 ps) Setup Check with Pin wptr_full/wptr_reg_6_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_6_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900         3836     
                                              
             Setup:-     128                  
       Uncertainty:-       8                  
     Required Time:=     764                  
      Launch Clock:-    3836                  
       Input Delay:-    -100                  
         Data Path:-    1238                  
             Slack:=   -4209                  

Exceptions/Constraints:
  input_delay             -100            in_del_50_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0    3736  5708      1 2574.1  (arrival)    winc                    
   1064    4800   170     23   13.1  I1025_NS     io_b_winc/DOUT          
     85    4885    83      1    0.6  NAND2X0_RVT  wptr_full/g7936/Y       
     88    4973    56      4    2.3  AO22X1_RVT   wptr_full/g7934/Y       
      0    4973     -      4      -  SDFFARX1_RVT wptr_full/wptr_reg_6_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 78: VIOLATED (-4209 ps) Setup Check with Pin wptr_full/wptr_reg_8_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wptr_reg_8_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900         3836     
                                              
             Setup:-     128                  
       Uncertainty:-       8                  
     Required Time:=     764                  
      Launch Clock:-    3836                  
       Input Delay:-    -100                  
         Data Path:-    1238                  
             Slack:=   -4209                  

Exceptions/Constraints:
  input_delay             -100            in_del_50_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0    3736  5708      1 2574.1  (arrival)    winc                    
   1064    4800   170     23   13.1  I1025_NS     io_b_winc/DOUT          
     85    4885    83      1    0.6  NAND2X0_RVT  wptr_full/g7932/Y       
     88    4973    56      4    2.3  AO22X1_RVT   wptr_full/g7930/Y       
      0    4973     -      4      -  SDFFARX1_RVT wptr_full/wptr_reg_8_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 79: VIOLATED (-4186 ps) Setup Check with Pin wptr_full/wptr_reg_0_/CLK->SE
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (F) wptr_full/wptr_reg_0_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900         3836     
                                              
             Setup:-     136                  
       Uncertainty:-       8                  
     Required Time:=     756                  
      Launch Clock:-    3836                  
       Input Delay:-    -100                  
         Data Path:-    1206                  
             Slack:=   -4186                  

Exceptions/Constraints:
  input_delay             -100            in_del_50_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    3736  5708      1 2574.1  (arrival)    winc                     
   1064    4800   170     23   13.1  I1025_NS     io_b_winc/DOUT           
     73    4873    82      1    0.6  NAND3X0_RVT  wptr_full/g7943/Y        
     69    4942    85      2    1.4  NAND3X0_RVT  wptr_full/g7942/Y        
      0    4942     -      2      -  SDFFARX1_RVT wptr_full/wptr_reg_0_/SE 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 80: VIOLATED (-4186 ps) Setup Check with Pin wptr_full/wptr_reg_9_/CLK->SE
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (F) wptr_full/wptr_reg_9_/SE
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900         3836     
                                              
             Setup:-     136                  
       Uncertainty:-       8                  
     Required Time:=     756                  
      Launch Clock:-    3836                  
       Input Delay:-    -100                  
         Data Path:-    1206                  
             Slack:=   -4186                  

Exceptions/Constraints:
  input_delay             -100            in_del_50_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load      Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      0    3736  5708      1 2574.1  (arrival)    winc                     
   1064    4800   170     23   13.1  I1025_NS     io_b_winc/DOUT           
     73    4873    82      1    0.6  NAND3X0_RVT  wptr_full/g90/Y          
     69    4942    85      2    1.4  NAND3X0_RVT  wptr_full/g89/Y          
      0    4942     -      2      -  SDFFARX1_RVT wptr_full/wptr_reg_9_/SE 
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 81: VIOLATED (-4168 ps) Setup Check with Pin wptr_full/wbin_reg_5_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_5_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900         3836     
                                              
             Setup:-      56                  
       Uncertainty:-       8                  
     Required Time:=     836                  
      Launch Clock:-    3836                  
       Input Delay:-    -100                  
         Data Path:-    1269                  
             Slack:=   -4168                  

Exceptions/Constraints:
  input_delay             -100            in_del_50_1 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      0    3736  5708      1 2574.1  (arrival)   winc                    
   1064    4800   170     23   13.1  I1025_NS    io_b_winc/DOUT          
     36    4836    66      6    4.2  INVX8_RVT   wptr_full/g7/Y          
     70    4906    33      1    1.7  OR2X1_RVT   wptr_full/g5/Y          
     99    5005    40      4    2.5  XNOR2X2_RVT wptr_full/g4784__6131/Y 
      0    5005     -      4      -  DFFARX1_RVT wptr_full/wbin_reg_5_/D 
#------------------------------------------------------------------------

(P) : Instance is preserved



Path 82: VIOLATED (-4164 ps) Setup Check with Pin wptr_full/wbin_reg_7_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_7_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900         3836     
                                              
             Setup:-      59                  
       Uncertainty:-       8                  
     Required Time:=     833                  
      Launch Clock:-    3836                  
       Input Delay:-    -100                  
         Data Path:-    1262                  
             Slack:=   -4164                  

Exceptions/Constraints:
  input_delay             -100            in_del_50_1 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      0    3736  5708      1 2574.1  (arrival)   winc                    
   1064    4800   170     23   13.1  I1025_NS    io_b_winc/DOUT          
     36    4836    66      6    4.2  INVX8_RVT   wptr_full/g7/Y          
     66    4902    30      1    1.1  OR2X1_RVT   wptr_full/g42/Y         
     95    4997    50      3    2.3  MUX21X1_RVT wptr_full/g41/Y         
      0    4997     -      3      -  DFFARX1_RVT wptr_full/wbin_reg_7_/D 
#------------------------------------------------------------------------

(P) : Instance is preserved



Path 83: VIOLATED (-4153 ps) Setup Check with Pin wptr_full/wbin_reg_9_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (F) wptr_full/wbin_reg_9_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900         3836     
                                              
             Setup:-      38                  
       Uncertainty:-       8                  
     Required Time:=     854                  
      Launch Clock:-    3836                  
       Input Delay:-    -100                  
         Data Path:-    1271                  
             Slack:=   -4153                  

Exceptions/Constraints:
  input_delay             -100            in_del_50_1 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      0    3736  5708      1 2574.1  (arrival)   winc                    
   1064    4800   170     23   13.1  I1025_NS    io_b_winc/DOUT          
     36    4836    66      6    4.2  INVX8_RVT   wptr_full/g7/Y          
     67    4903    30      1    1.3  OR2X1_RVT   wptr_full/g4707__7410/Y 
    104    5007    40      4    2.5  XOR2X2_RVT  wptr_full/g4686__9315/Y 
      0    5007     -      4      -  DFFARX1_RVT wptr_full/wbin_reg_9_/D 
#------------------------------------------------------------------------

(P) : Instance is preserved



Path 84: VIOLATED (-4152 ps) Setup Check with Pin wptr_full/wbin_reg_2_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (F) wptr_full/wbin_reg_2_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900         3836     
                                              
             Setup:-      38                  
       Uncertainty:-       8                  
     Required Time:=     854                  
      Launch Clock:-    3836                  
       Input Delay:-    -100                  
         Data Path:-    1270                  
             Slack:=   -4152                  

Exceptions/Constraints:
  input_delay             -100            in_del_50_1 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      0    3736  5708      1 2574.1  (arrival)   winc                    
   1064    4800   170     23   13.1  I1025_NS    io_b_winc/DOUT          
     36    4836    66      6    4.2  INVX8_RVT   wptr_full/g7/Y          
     67    4903    30      1    1.3  OR2X1_RVT   wptr_full/g4730__8246/Y 
    103    5006    39      3    2.3  XOR2X2_RVT  wptr_full/g4711__5107/Y 
      0    5006     -      3      -  DFFARX1_RVT wptr_full/wbin_reg_2_/D 
#------------------------------------------------------------------------

(P) : Instance is preserved



Path 85: VIOLATED (-4150 ps) Setup Check with Pin wptr_full/wbin_reg_1_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_1_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900         3836     
                                              
             Setup:-      69                  
       Uncertainty:-       8                  
     Required Time:=     823                  
      Launch Clock:-    3836                  
       Input Delay:-    -100                  
         Data Path:-    1238                  
             Slack:=   -4150                  

Exceptions/Constraints:
  input_delay             -100            in_del_50_1 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      0    3736  5708      1 2574.1  (arrival)   winc                    
   1064    4800   170     23   13.1  I1025_NS    io_b_winc/DOUT          
     85    4885    83      1    0.6  NAND2X0_RVT wptr_full/g7928/Y       
     88    4973    56      4    2.3  AO22X1_RVT  wptr_full/g7926/Y       
      0    4973     -      4      -  DFFARX2_RVT wptr_full/wbin_reg_1_/D 
#------------------------------------------------------------------------

(P) : Instance is preserved



Path 86: VIOLATED (-4147 ps) Setup Check with Pin wptr_full/wbin_reg_4_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_4_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900         3836     
                                              
             Setup:-      57                  
       Uncertainty:-       8                  
     Required Time:=     835                  
      Launch Clock:-    3836                  
       Input Delay:-    -100                  
         Data Path:-    1246                  
             Slack:=   -4147                  

Exceptions/Constraints:
  input_delay             -100            in_del_50_1 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      0    3736  5708      1 2574.1  (arrival)   winc                    
   1064    4800   170     23   13.1  I1025_NS    io_b_winc/DOUT          
     36    4836    66      6    4.2  INVX8_RVT   wptr_full/g7/Y          
     61    4897    24      1    0.5  OR2X1_RVT   wptr_full/g7948/Y       
     85    4982    44      3    2.3  AO21X1_RVT  wptr_full/g7947/Y       
      0    4982     -      3      -  DFFARX1_RVT wptr_full/wbin_reg_4_/D 
#------------------------------------------------------------------------

(P) : Instance is preserved



Path 87: VIOLATED (-4142 ps) Setup Check with Pin wptr_full/wbin_reg_8_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_8_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900         3836     
                                              
             Setup:-      61                  
       Uncertainty:-       8                  
     Required Time:=     831                  
      Launch Clock:-    3836                  
       Input Delay:-    -100                  
         Data Path:-    1238                  
             Slack:=   -4142                  

Exceptions/Constraints:
  input_delay             -100            in_del_50_1 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      0    3736  5708      1 2574.1  (arrival)   winc                    
   1064    4800   170     23   13.1  I1025_NS    io_b_winc/DOUT          
     85    4885    83      1    0.6  NAND2X0_RVT wptr_full/g7932/Y       
     88    4973    56      4    2.3  AO22X1_RVT  wptr_full/g7930/Y       
      0    4973     -      4      -  DFFARX1_RVT wptr_full/wbin_reg_8_/D 
#------------------------------------------------------------------------

(P) : Instance is preserved



Path 88: VIOLATED (-4142 ps) Setup Check with Pin wptr_full/wbin_reg_6_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_6_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900         3836     
                                              
             Setup:-      61                  
       Uncertainty:-       8                  
     Required Time:=     831                  
      Launch Clock:-    3836                  
       Input Delay:-    -100                  
         Data Path:-    1238                  
             Slack:=   -4142                  

Exceptions/Constraints:
  input_delay             -100            in_del_50_1 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      0    3736  5708      1 2574.1  (arrival)   winc                    
   1064    4800   170     23   13.1  I1025_NS    io_b_winc/DOUT          
     85    4885    83      1    0.6  NAND2X0_RVT wptr_full/g7936/Y       
     88    4973    56      4    2.3  AO22X1_RVT  wptr_full/g7934/Y       
      0    4973     -      4      -  DFFARX1_RVT wptr_full/wbin_reg_6_/D 
#------------------------------------------------------------------------

(P) : Instance is preserved



Path 89: VIOLATED (-4142 ps) Setup Check with Pin wptr_full/wbin_reg_3_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (R) wptr_full/wbin_reg_3_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900         3836     
                                              
             Setup:-      61                  
       Uncertainty:-       8                  
     Required Time:=     831                  
      Launch Clock:-    3836                  
       Input Delay:-    -100                  
         Data Path:-    1238                  
             Slack:=   -4142                  

Exceptions/Constraints:
  input_delay             -100            in_del_50_1 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      0    3736  5708      1 2574.1  (arrival)   winc                    
   1064    4800   170     23   13.1  I1025_NS    io_b_winc/DOUT          
     85    4885    83      1    0.6  NAND2X0_RVT wptr_full/g52/Y         
     88    4973    56      4    2.3  AO22X1_RVT  wptr_full/g51/Y         
      0    4973     -      4      -  DFFARX1_RVT wptr_full/wbin_reg_3_/D 
#------------------------------------------------------------------------

(P) : Instance is preserved



Path 90: VIOLATED (-4139 ps) Setup Check with Pin wptr_full/wfull_reg/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (F) wptr_full/wfull_reg/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900         3836     
                                              
             Setup:-      38                  
       Uncertainty:-       8                  
     Required Time:=     854                  
      Launch Clock:-    3836                  
       Input Delay:-    -100                  
         Data Path:-    1258                  
             Slack:=   -4139                  

Exceptions/Constraints:
  input_delay             -100            in_del_50_1 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      0    3736  5708      1 2574.1  (arrival)   winc                    
   1064    4800   170     23   13.1  I1025_NS    io_b_winc/DOUT          
    116    4916    43      1    0.7  AND3X1_RVT  wptr_full/g84/Y         
     43    4959    45      1    0.6  NAND4X0_RVT wptr_full/g7811__5115/Y 
     34    4993    38      1    0.5  NAND2X0_RVT wptr_full/g7810__1881/Y 
      0    4993     -      1      -  DFFARX1_RVT wptr_full/wfull_reg/D   
#------------------------------------------------------------------------

(P) : Instance is preserved



Path 91: VIOLATED (-4110 ps) Setup Check with Pin wptr_full/wbin_reg_10_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (F) wptr_full/wbin_reg_10_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900         3836     
                                              
             Setup:-      60                  
       Uncertainty:-       8                  
     Required Time:=     832                  
      Launch Clock:-    3836                  
       Input Delay:-    -100                  
         Data Path:-    1206                  
             Slack:=   -4110                  

Exceptions/Constraints:
  input_delay             -100            in_del_50_1 

#-------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                        
#-------------------------------------------------------------------------
      0    3736  5708      1 2574.1  (arrival)   winc                     
   1064    4800   170     23   13.1  I1025_NS    io_b_winc/DOUT           
     73    4873    82      1    0.6  NAND3X0_RVT wptr_full/g90/Y          
     69    4942    85      2    1.4  NAND3X0_RVT wptr_full/g89/Y          
      0    4942     -      2      -  DFFARX1_RVT wptr_full/wbin_reg_10_/D 
#-------------------------------------------------------------------------

(P) : Instance is preserved



Path 92: VIOLATED (-4110 ps) Setup Check with Pin wptr_full/wbin_reg_0_/CLK->D
          Group: INPUTS
     Startpoint: (F) winc
          Clock: (R) wclk
       Endpoint: (F) wptr_full/wbin_reg_0_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850            0     
        Drv Adjust:+       0         3786     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900         3836     
                                              
             Setup:-      60                  
       Uncertainty:-       8                  
     Required Time:=     832                  
      Launch Clock:-    3836                  
       Input Delay:-    -100                  
         Data Path:-    1206                  
             Slack:=   -4110                  

Exceptions/Constraints:
  input_delay             -100            in_del_50_1 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      0    3736  5708      1 2574.1  (arrival)   winc                    
   1064    4800   170     23   13.1  I1025_NS    io_b_winc/DOUT          
     73    4873    82      1    0.6  NAND3X0_RVT wptr_full/g7943/Y       
     69    4942    85      2    1.4  NAND3X0_RVT wptr_full/g7942/Y       
      0    4942     -      2      -  DFFARX1_RVT wptr_full/wbin_reg_0_/D 
#------------------------------------------------------------------------

(P) : Instance is preserved



Path 93: VIOLATED (-78 ps) Late External Delay Assertion at pin rempty
          Group: OUTPUTS
     Startpoint: (R) rptr_empty/rempty_reg/CLK
          Clock: (R) rclk
       Endpoint: (F) rempty
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     800           50     
                                              
      Output Delay:-    -800                  
       Uncertainty:-       8                  
     Required Time:=    1592                  
      Launch Clock:-      50                  
         Data Path:-    1620                  
             Slack:=     -78                  

Exceptions/Constraints:
  output_delay             -800            ou_del_59_1 

#--------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell            Timing Point        
#  (ps)   (ps)   (ps)         (fF)                                         
#--------------------------------------------------------------------------
      -      50    50     52      -  (arrival)   rptr_empty/rempty_reg/CLK 
    189     239    80      1    5.4  DFFASX2_RVT rptr_empty/rempty_reg/QN  
     43     282    54      2   22.4  INVX8_RVT   rptr_empty/fopt78/Y       
   1388    1670   889      1 1433.8  D8I1025_NS  io_t_rempty/PADIO         
      0    1670     -      -      -  (port)      rempty                    
#--------------------------------------------------------------------------

(P) : Instance is preserved



Path 94: VIOLATED (-40 ps) Late External Delay Assertion at pin rdata[0]
          Group: OUTPUTS
     Startpoint: (R) fifomem/genblk1_7__U/CE2
          Clock: (R) rclk
       Endpoint: (F) rdata[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     800           50     
                                              
      Output Delay:-    -800                  
       Uncertainty:-       8                  
     Required Time:=    1592                  
      Launch Clock:-      50                  
         Data Path:-    1582                  
             Slack:=     -40                  

Exceptions/Constraints:
  output_delay             -800            ou_del_58_1 

#------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load       Cell             Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                             
#------------------------------------------------------------------------------
      -      50    50     52      -  (arrival)      fifomem/genblk1_7__U/CE2   
    131     181    48      1    1.4  SRAMLP2RW128x8 fifomem/genblk1_7__U/O2[0] 
     69     249    39      1   21.8  NBUFFX8_RVT    fifomem/g203/Y             
   1383    1632   892      1 1433.8  D8I1025_NS     io_l_rdata_0_/PADIO        
      0    1632     -      -      -  (port)         rdata[0]                   
#------------------------------------------------------------------------------

(P) : Instance is preserved



Path 95: VIOLATED (-40 ps) Late External Delay Assertion at pin rdata[1]
          Group: OUTPUTS
     Startpoint: (R) fifomem/genblk1_7__U/CE2
          Clock: (R) rclk
       Endpoint: (F) rdata[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     800           50     
                                              
      Output Delay:-    -800                  
       Uncertainty:-       8                  
     Required Time:=    1592                  
      Launch Clock:-      50                  
         Data Path:-    1582                  
             Slack:=     -40                  

Exceptions/Constraints:
  output_delay             -800            ou_del_57_1 

#------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load       Cell             Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                             
#------------------------------------------------------------------------------
      -      50    50     52      -  (arrival)      fifomem/genblk1_7__U/CE2   
    131     181    48      1    1.4  SRAMLP2RW128x8 fifomem/genblk1_7__U/O2[1] 
     69     249    39      1   21.8  NBUFFX8_RVT    fifomem/g200/Y             
   1383    1632   892      1 1433.8  D8I1025_NS     io_l_rdata_1_/PADIO        
      0    1632     -      -      -  (port)         rdata[1]                   
#------------------------------------------------------------------------------

(P) : Instance is preserved



Path 96: VIOLATED (-40 ps) Late External Delay Assertion at pin rdata[2]
          Group: OUTPUTS
     Startpoint: (R) fifomem/genblk1_7__U/CE2
          Clock: (R) rclk
       Endpoint: (F) rdata[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     800           50     
                                              
      Output Delay:-    -800                  
       Uncertainty:-       8                  
     Required Time:=    1592                  
      Launch Clock:-      50                  
         Data Path:-    1582                  
             Slack:=     -40                  

Exceptions/Constraints:
  output_delay             -800            ou_del_56_1 

#------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load       Cell             Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                             
#------------------------------------------------------------------------------
      -      50    50     52      -  (arrival)      fifomem/genblk1_7__U/CE2   
    131     181    48      1    1.4  SRAMLP2RW128x8 fifomem/genblk1_7__U/O2[2] 
     69     249    39      1   21.8  NBUFFX8_RVT    fifomem/g201/Y             
   1383    1632   892      1 1433.8  D8I1025_NS     io_l_rdata_2_/PADIO        
      0    1632     -      -      -  (port)         rdata[2]                   
#------------------------------------------------------------------------------

(P) : Instance is preserved



Path 97: VIOLATED (-40 ps) Late External Delay Assertion at pin rdata[3]
          Group: OUTPUTS
     Startpoint: (R) fifomem/genblk1_7__U/CE2
          Clock: (R) rclk
       Endpoint: (F) rdata[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     800           50     
                                              
      Output Delay:-    -800                  
       Uncertainty:-       8                  
     Required Time:=    1592                  
      Launch Clock:-      50                  
         Data Path:-    1582                  
             Slack:=     -40                  

Exceptions/Constraints:
  output_delay             -800            ou_del_55_1 

#------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load       Cell             Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                             
#------------------------------------------------------------------------------
      -      50    50     52      -  (arrival)      fifomem/genblk1_7__U/CE2   
    131     181    48      1    1.4  SRAMLP2RW128x8 fifomem/genblk1_7__U/O2[3] 
     69     249    39      1   21.8  NBUFFX8_RVT    fifomem/g202/Y             
   1383    1632   892      1 1433.8  D8I1025_NS     io_l_rdata_3_/PADIO        
      0    1632     -      -      -  (port)         rdata[3]                   
#------------------------------------------------------------------------------

(P) : Instance is preserved



Path 98: VIOLATED (-40 ps) Late External Delay Assertion at pin rdata[4]
          Group: OUTPUTS
     Startpoint: (R) fifomem/genblk1_7__U/CE2
          Clock: (R) rclk
       Endpoint: (F) rdata[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     800           50     
                                              
      Output Delay:-    -800                  
       Uncertainty:-       8                  
     Required Time:=    1592                  
      Launch Clock:-      50                  
         Data Path:-    1582                  
             Slack:=     -40                  

Exceptions/Constraints:
  output_delay             -800            ou_del_54_1 

#------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load       Cell             Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                             
#------------------------------------------------------------------------------
      -      50    50     52      -  (arrival)      fifomem/genblk1_7__U/CE2   
    131     181    48      1    1.4  SRAMLP2RW128x8 fifomem/genblk1_7__U/O2[4] 
     69     249    39      1   21.8  NBUFFX8_RVT    fifomem/g199/Y             
   1383    1632   892      1 1433.8  D8I1025_NS     io_l_rdata_4_/PADIO        
      0    1632     -      -      -  (port)         rdata[4]                   
#------------------------------------------------------------------------------

(P) : Instance is preserved



Path 99: VIOLATED (-40 ps) Late External Delay Assertion at pin rdata[5]
          Group: OUTPUTS
     Startpoint: (R) fifomem/genblk1_7__U/CE2
          Clock: (R) rclk
       Endpoint: (F) rdata[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     800           50     
                                              
      Output Delay:-    -800                  
       Uncertainty:-       8                  
     Required Time:=    1592                  
      Launch Clock:-      50                  
         Data Path:-    1582                  
             Slack:=     -40                  

Exceptions/Constraints:
  output_delay             -800            ou_del_53_1 

#------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load       Cell             Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                             
#------------------------------------------------------------------------------
      -      50    50     52      -  (arrival)      fifomem/genblk1_7__U/CE2   
    131     181    48      1    1.4  SRAMLP2RW128x8 fifomem/genblk1_7__U/O2[5] 
     69     249    39      1   21.8  NBUFFX8_RVT    fifomem/g196/Y             
   1383    1632   892      1 1433.8  D8I1025_NS     io_l_rdata_5_/PADIO        
      0    1632     -      -      -  (port)         rdata[5]                   
#------------------------------------------------------------------------------

(P) : Instance is preserved



Path 100: VIOLATED (-40 ps) Late External Delay Assertion at pin rdata[6]
          Group: OUTPUTS
     Startpoint: (R) fifomem/genblk1_7__U/CE2
          Clock: (R) rclk
       Endpoint: (F) rdata[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     800           50     
                                              
      Output Delay:-    -800                  
       Uncertainty:-       8                  
     Required Time:=    1592                  
      Launch Clock:-      50                  
         Data Path:-    1582                  
             Slack:=     -40                  

Exceptions/Constraints:
  output_delay             -800            ou_del_52_1 

#------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load       Cell             Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                             
#------------------------------------------------------------------------------
      -      50    50     52      -  (arrival)      fifomem/genblk1_7__U/CE2   
    131     181    48      1    1.4  SRAMLP2RW128x8 fifomem/genblk1_7__U/O2[6] 
     69     249    39      1   21.8  NBUFFX8_RVT    fifomem/g197/Y             
   1383    1632   892      1 1433.8  D8I1025_NS     io_l_rdata_6_/PADIO        
      0    1632     -      -      -  (port)         rdata[6]                   
#------------------------------------------------------------------------------

(P) : Instance is preserved



Path 101: VIOLATED (-40 ps) Late External Delay Assertion at pin rdata[7]
          Group: OUTPUTS
     Startpoint: (R) fifomem/genblk1_7__U/CE2
          Clock: (R) rclk
       Endpoint: (F) rdata[7]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     800           50     
                                              
      Output Delay:-    -800                  
       Uncertainty:-       8                  
     Required Time:=    1592                  
      Launch Clock:-      50                  
         Data Path:-    1582                  
             Slack:=     -40                  

Exceptions/Constraints:
  output_delay             -800            ou_del 

#------------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load       Cell             Timing Point         
#  (ps)   (ps)   (ps)         (fF)                                             
#------------------------------------------------------------------------------
      -      50    50     52      -  (arrival)      fifomem/genblk1_7__U/CE2   
    131     181    48      1    1.4  SRAMLP2RW128x8 fifomem/genblk1_7__U/O2[7] 
     69     249    39      1   21.8  NBUFFX8_RVT    fifomem/g198/Y             
   1383    1632   892      1 1433.8  D8I1025_NS     io_l_rdata_7_/PADIO        
      0    1632     -      -      -  (port)         rdata[7]                   
#------------------------------------------------------------------------------

(P) : Instance is preserved



Path 102: VIOLATED (-1 ps) Late External Delay Assertion at pin wfull
          Group: OUTPUTS
     Startpoint: (R) wptr_full/wfull_reg/CLK
          Clock: (R) wclk
       Endpoint: (F) wfull
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850            0     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900           50     
                                              
      Output Delay:-    -800                  
       Uncertainty:-       8                  
     Required Time:=    1692                  
      Launch Clock:-      50                  
         Data Path:-    1643                  
             Slack:=      -1                  

Exceptions/Constraints:
  output_delay             -800            ou_del_60_1 

#------------------------------------------------------------------------
# Delay Arrival Trans Fanout  Load     Cell           Timing Point       
#  (ps)   (ps)   (ps)         (fF)                                       
#------------------------------------------------------------------------
      -      50    50     52      -  (arrival)   wptr_full/wfull_reg/CLK 
    182     232    88      5    6.8  DFFARX1_RVT wptr_full/wfull_reg/QN  
     65     297    76      1   21.8  INVX4_RVT   wptr_full/g2/Y          
   1396    1693   886      1 1433.8  D8I1025_NS  io_t_wfull/PADIO        
      0    1693     -      -      -  (port)      wfull                   
#------------------------------------------------------------------------

(P) : Instance is preserved



Path 103: MET (73 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->CSB2
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_8_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     800           50     
                                              
             Setup:-     302                  
       Uncertainty:-       8                  
     Required Time:=     490                  
      Launch Clock:-      50                  
         Data Path:-     367                  
             Slack:=      73                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -      50    50     52    -  (arrival)      rptr_empty/rbin_reg_8_/CLK 
    146     196    59      5  5.0  DFFARX2_RVT    rptr_empty/rbin_reg_8_/QN  
     40     235    39      6  3.5  INVX2_RVT      rptr_empty/g6229/Y         
     61     296    36      7  4.5  NBUFFX2_RVT    rptr_empty/g6316/Y         
     23     319    26      2  1.0  INVX1_RVT      fifomem/g305/Y             
     46     365    54      2  1.3  NAND2X0_RVT    fifomem/g298__9315/Y       
     24     389    30      1  0.5  INVX0_RVT      fifomem/g297/Y             
     28     417    30      1  0.0  NAND2X0_RVT    fifomem/g289__8246/Y       
      0     417     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/CSB2  
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 104: MET (74 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->CSB2
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_8_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     800           50     
                                              
             Setup:-     302                  
       Uncertainty:-       8                  
     Required Time:=     490                  
      Launch Clock:-      50                  
         Data Path:-     366                  
             Slack:=      74                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -      50    50     52    -  (arrival)      rptr_empty/rbin_reg_8_/CLK 
    146     196    59      5  5.0  DFFARX2_RVT    rptr_empty/rbin_reg_8_/QN  
     40     235    39      6  3.5  INVX2_RVT      rptr_empty/g6229/Y         
     61     296    36      7  4.5  NBUFFX2_RVT    rptr_empty/g6316/Y         
     23     319    26      2  1.0  INVX1_RVT      fifomem/g305/Y             
     46     365    51      2  1.3  NAND2X0_RVT    fifomem/g301__2883/Y       
     23     389    29      1  0.5  INVX0_RVT      fifomem/g300/Y             
     28     416    30      1  0.0  NAND2X0_RVT    fifomem/g295__4733/Y       
      0     416     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/CSB2  
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 105: MET (78 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->CSB2
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_8_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     800           50     
                                              
             Setup:-     296                  
       Uncertainty:-       8                  
     Required Time:=     496                  
      Launch Clock:-      50                  
         Data Path:-     368                  
             Slack:=      78                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -      50    50     52    -  (arrival)      rptr_empty/rbin_reg_8_/CLK 
    146     196    59      5  5.0  DFFARX2_RVT    rptr_empty/rbin_reg_8_/QN  
     40     235    39      6  3.5  INVX2_RVT      rptr_empty/g6229/Y         
     61     296    36      7  4.5  NBUFFX2_RVT    rptr_empty/g6316/Y         
     23     319    26      2  1.0  INVX1_RVT      fifomem/g305/Y             
     46     365    54      2  1.3  NAND2X0_RVT    fifomem/g298__9315/Y       
     52     418    20      1  0.0  OR2X1_RVT      fifomem/g291__6131/Y       
      0     418     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/CSB2  
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 106: MET (78 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->CSB2
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_8_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     800           50     
                                              
             Setup:-     296                  
       Uncertainty:-       8                  
     Required Time:=     496                  
      Launch Clock:-      50                  
         Data Path:-     367                  
             Slack:=      78                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -      50    50     52    -  (arrival)      rptr_empty/rbin_reg_8_/CLK 
    146     196    59      5  5.0  DFFARX2_RVT    rptr_empty/rbin_reg_8_/QN  
     40     235    39      6  3.5  INVX2_RVT      rptr_empty/g6229/Y         
     61     296    36      7  4.5  NBUFFX2_RVT    rptr_empty/g6316/Y         
     23     319    26      2  1.0  INVX1_RVT      fifomem/g305/Y             
     46     365    51      2  1.3  NAND2X0_RVT    fifomem/g301__2883/Y       
     52     417    19      1  0.0  OR2X1_RVT      fifomem/g293__5115/Y       
      0     417     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/CSB2  
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 107: MET (90 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->CSB2
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_8_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     800           50     
                                              
             Setup:-     297                  
       Uncertainty:-       8                  
     Required Time:=     495                  
      Launch Clock:-      50                  
         Data Path:-     356                  
             Slack:=      90                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -      50    50     52    -  (arrival)      rptr_empty/rbin_reg_8_/CLK 
    158     208    59      5  4.9  DFFARX2_RVT    rptr_empty/rbin_reg_8_/QN  
     33     240    40      6  3.5  INVX2_RVT      rptr_empty/g6229/Y         
     61     302    34      7  4.3  NBUFFX2_RVT    rptr_empty/g6316/Y         
     52     353    54      2  1.4  NAND2X0_RVT    fifomem/g299__9945/Y       
     52     406    20      1  0.0  OR2X1_RVT      fifomem/g294__7482/Y       
      0     406     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/CSB2  
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 108: MET (90 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->CSB2
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_8_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     800           50     
                                              
             Setup:-     297                  
       Uncertainty:-       8                  
     Required Time:=     495                  
      Launch Clock:-      50                  
         Data Path:-     356                  
             Slack:=      90                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -      50    50     52    -  (arrival)      rptr_empty/rbin_reg_8_/CLK 
    158     208    59      5  4.9  DFFARX2_RVT    rptr_empty/rbin_reg_8_/QN  
     33     240    40      6  3.5  INVX2_RVT      rptr_empty/g6229/Y         
     61     302    34      7  4.3  NBUFFX2_RVT    rptr_empty/g6316/Y         
     52     353    54      2  1.4  NAND2X0_RVT    fifomem/g299__9945/Y       
     52     406    20      1  0.0  OR2X1_RVT      fifomem/g292__1881/Y       
      0     406     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/CSB2  
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 109: MET (104 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->CSB2
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_8_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     800           50     
                                              
             Setup:-     296                  
       Uncertainty:-       8                  
     Required Time:=     496                  
      Launch Clock:-      50                  
         Data Path:-     341                  
             Slack:=     104                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -      50    50     52    -  (arrival)      rptr_empty/rbin_reg_8_/CLK 
    158     208    59      5  4.9  DFFARX2_RVT    rptr_empty/rbin_reg_8_/QN  
     33     240    40      6  3.5  INVX2_RVT      rptr_empty/g6229/Y         
     61     302    34      7  4.3  NBUFFX2_RVT    rptr_empty/g6316/Y         
     41     343    41      1  0.7  NAND2X0_RVT    fifomem/g302__2346/Y       
     48     391    19      1  0.0  OR2X1_RVT      fifomem/g290__7098/Y       
      0     391     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/CSB2  
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 110: MET (158 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->CSB2
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_8_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/CSB2
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     800           50     
                                              
             Setup:-     301                  
       Uncertainty:-       8                  
     Required Time:=     491                  
      Launch Clock:-      50                  
         Data Path:-     282                  
             Slack:=     158                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -      50    50     52    -  (arrival)      rptr_empty/rbin_reg_8_/CLK 
    158     208    59      5  4.9  DFFARX2_RVT    rptr_empty/rbin_reg_8_/QN  
     33     240    40      6  3.5  INVX2_RVT      rptr_empty/g6229/Y         
     61     302    34      7  4.3  NBUFFX2_RVT    rptr_empty/g6316/Y         
     31     332    29      1  0.0  NAND3X0_RVT    fifomem/g296__6161/Y       
      0     332     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/CSB2  
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 111: MET (185 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->CSB1
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_7_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850            0     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900           50     
                                              
             Setup:-     306                  
       Uncertainty:-       8                  
     Required Time:=     586                  
      Launch Clock:-      50                  
         Data Path:-     351                  
             Slack:=     185                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -      50    50     52    -  (arrival)      wptr_full/wbin_reg_7_/CLK 
    218     268    72     10  6.1  DFFARX1_RVT    wptr_full/wbin_reg_7_/Q   
     27     295    39      2  1.0  INVX1_RVT      fifomem/g287/Y            
     55     350    53      2  1.3  NAND2X0_RVT    fifomem/g284__1705/Y      
     24     373    30      1  0.5  INVX0_RVT      fifomem/g283/Y            
     28     401    41      1  0.0  NAND2X0_RVT    fifomem/g278__6783/Y      
      0     401     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/CSB1 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 112: MET (191 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->CSB1
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_7_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850            0     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900           50     
                                              
             Setup:-     298                  
       Uncertainty:-       8                  
     Required Time:=     594                  
      Launch Clock:-      50                  
         Data Path:-     353                  
             Slack:=     191                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -      50    50     52    -  (arrival)      wptr_full/wbin_reg_7_/CLK 
    218     268    72     10  6.1  DFFARX1_RVT    wptr_full/wbin_reg_7_/Q   
     27     295    39      2  1.0  INVX1_RVT      fifomem/g287/Y            
     54     349    60      2  1.4  NAND2X0_RVT    fifomem/g282__2802/Y      
     54     403    22      1  0.0  OR2X1_RVT      fifomem/g275__4319/Y      
      0     403     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/CSB1 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 113: MET (191 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->CSB1
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_8_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850            0     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900           50     
                                              
             Setup:-     306                  
       Uncertainty:-       8                  
     Required Time:=     586                  
      Launch Clock:-      50                  
         Data Path:-     345                  
             Slack:=     191                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -      50    50     52    -  (arrival)      wptr_full/wbin_reg_8_/CLK 
    212     262    65      9  5.2  DFFARX1_RVT    wptr_full/wbin_reg_8_/Q   
     27     289    37      2  1.0  INVX1_RVT      fifomem/g288/Y            
     52     341    61      2  1.3  NAND2X0_RVT    fifomem/g281__1617/Y      
     24     365    32      1  0.5  INVX0_RVT      fifomem/g280/Y            
     30     395    41      1  0.0  NAND2X0_RVT    fifomem/g272__2398/Y      
      0     395     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/CSB1 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 114: MET (192 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->CSB1
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_7_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850            0     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900           50     
                                              
             Setup:-     297                  
       Uncertainty:-       8                  
     Required Time:=     595                  
      Launch Clock:-      50                  
         Data Path:-     353                  
             Slack:=     192                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -      50    50     52    -  (arrival)      wptr_full/wbin_reg_7_/CLK 
    218     268    72     10  6.1  DFFARX1_RVT    wptr_full/wbin_reg_7_/Q   
     27     295    39      2  1.0  INVX1_RVT      fifomem/g287/Y            
     54     349    60      2  1.4  NAND2X0_RVT    fifomem/g282__2802/Y      
     54     403    20      1  0.0  OR2X1_RVT      fifomem/g277__5526/Y      
      0     403     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/CSB1 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 115: MET (192 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->CSB1
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_7_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850            0     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900           50     
                                              
             Setup:-     298                  
       Uncertainty:-       8                  
     Required Time:=     594                  
      Launch Clock:-      50                  
         Data Path:-     352                  
             Slack:=     192                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -      50    50     52    -  (arrival)      wptr_full/wbin_reg_7_/CLK 
    218     268    72     10  6.1  DFFARX1_RVT    wptr_full/wbin_reg_7_/Q   
     27     295    39      2  1.0  INVX1_RVT      fifomem/g287/Y            
     55     350    53      2  1.3  NAND2X0_RVT    fifomem/g284__1705/Y      
     52     402    22      1  0.0  OR2X1_RVT      fifomem/g276__8428/Y      
      0     402     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/CSB1 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 116: MET (198 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->CSB1
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_8_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850            0     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900           50     
                                              
             Setup:-     298                  
       Uncertainty:-       8                  
     Required Time:=     594                  
      Launch Clock:-      50                  
         Data Path:-     346                  
             Slack:=     198                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -      50    50     52    -  (arrival)      wptr_full/wbin_reg_8_/CLK 
    212     262    65      9  5.2  DFFARX1_RVT    wptr_full/wbin_reg_8_/Q   
     27     289    37      2  1.0  INVX1_RVT      fifomem/g288/Y            
     52     341    61      2  1.3  NAND2X0_RVT    fifomem/g281__1617/Y      
     55     396    22      1  0.0  OR2X1_RVT      fifomem/g274__6260/Y      
      0     396     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/CSB1 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 117: MET (221 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->CSB1
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_7_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850            0     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900           50     
                                              
             Setup:-     298                  
       Uncertainty:-       8                  
     Required Time:=     594                  
      Launch Clock:-      50                  
         Data Path:-     323                  
             Slack:=     221                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -      50    50     52    -  (arrival)      wptr_full/wbin_reg_7_/CLK 
    211     261    71     10  6.1  DFFARX1_RVT    wptr_full/wbin_reg_7_/Q   
     61     322    50      1  0.7  NAND2X0_RVT    fifomem/g285__5122/Y      
     51     373    22      1  0.0  OR2X1_RVT      fifomem/g273__5107/Y      
      0     373     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/CSB1 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 118: MET (279 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->CSB1
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_7_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/CSB1
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850            0     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900           50     
                                              
             Setup:-     306                  
       Uncertainty:-       8                  
     Required Time:=     586                  
      Launch Clock:-      50                  
         Data Path:-     257                  
             Slack:=     279                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point        
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -      50    50     52    -  (arrival)      wptr_full/wbin_reg_7_/CLK 
    211     261    71     10  6.1  DFFARX1_RVT    wptr_full/wbin_reg_7_/Q   
     46     307    41      1  0.0  NAND3X0_RVT    fifomem/g279__3680/Y      
      0     307     -      1    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/CSB1 
#---------------------------------------------------------------------------

(P) : Instance is preserved



Path 119: MET (339 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[0]
          Group: wclk
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850          425     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900          475     
                                              
             Setup:-     -97                  
       Uncertainty:-       8                  
     Required Time:=     989                  
      Launch Clock:-     475                  
         Data Path:-     175                  
             Slack:=     339                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     475    50      8    -  (arrival)      wdata_reg_0_/CLK           
    175     650    26      8  0.0  DFFARX1_RVT    wdata_reg_0_/Q             
      0     650     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/I1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 120: MET (339 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[1]
          Group: wclk
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850          425     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900          475     
                                              
             Setup:-     -97                  
       Uncertainty:-       8                  
     Required Time:=     989                  
      Launch Clock:-     475                  
         Data Path:-     175                  
             Slack:=     339                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     475    50      8    -  (arrival)      wdata_reg_1_/CLK           
    175     650    26      8  0.0  DFFARX1_RVT    wdata_reg_1_/Q             
      0     650     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/I1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 121: MET (339 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[2]
          Group: wclk
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850          425     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900          475     
                                              
             Setup:-     -97                  
       Uncertainty:-       8                  
     Required Time:=     989                  
      Launch Clock:-     475                  
         Data Path:-     175                  
             Slack:=     339                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     475    50      8    -  (arrival)      wdata_reg_2_/CLK           
    175     650    26      8  0.0  DFFARX1_RVT    wdata_reg_2_/Q             
      0     650     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/I1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 122: MET (339 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[3]
          Group: wclk
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850          425     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900          475     
                                              
             Setup:-     -97                  
       Uncertainty:-       8                  
     Required Time:=     989                  
      Launch Clock:-     475                  
         Data Path:-     175                  
             Slack:=     339                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     475    50      8    -  (arrival)      wdata_reg_3_/CLK           
    175     650    26      8  0.0  DFFARX1_RVT    wdata_reg_3_/Q             
      0     650     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/I1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 123: MET (339 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[4]
          Group: wclk
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850          425     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900          475     
                                              
             Setup:-     -97                  
       Uncertainty:-       8                  
     Required Time:=     989                  
      Launch Clock:-     475                  
         Data Path:-     175                  
             Slack:=     339                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     475    50      8    -  (arrival)      wdata_reg_4_/CLK           
    175     650    26      8  0.0  DFFARX1_RVT    wdata_reg_4_/Q             
      0     650     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/I1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 124: MET (339 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[5]
          Group: wclk
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850          425     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900          475     
                                              
             Setup:-     -97                  
       Uncertainty:-       8                  
     Required Time:=     989                  
      Launch Clock:-     475                  
         Data Path:-     175                  
             Slack:=     339                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     475    50      8    -  (arrival)      wdata_reg_5_/CLK           
    175     650    26      8  0.0  DFFARX1_RVT    wdata_reg_5_/Q             
      0     650     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/I1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 125: MET (339 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[6]
          Group: wclk
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850          425     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900          475     
                                              
             Setup:-     -97                  
       Uncertainty:-       8                  
     Required Time:=     989                  
      Launch Clock:-     475                  
         Data Path:-     175                  
             Slack:=     339                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     475    50      8    -  (arrival)      wdata_reg_6_/CLK           
    175     650    26      8  0.0  DFFARX1_RVT    wdata_reg_6_/Q             
      0     650     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/I1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 126: MET (339 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->I1[7]
          Group: wclk
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_7__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850          425     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900          475     
                                              
             Setup:-     -97                  
       Uncertainty:-       8                  
     Required Time:=     989                  
      Launch Clock:-     475                  
         Data Path:-     175                  
             Slack:=     339                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     475    50      8    -  (arrival)      wdata_reg_7_/CLK           
    175     650    26      8  0.0  DFFARX1_RVT    wdata_reg_7_/Q             
      0     650     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/I1[7] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 127: MET (339 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[0]
          Group: wclk
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850          425     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900          475     
                                              
             Setup:-     -97                  
       Uncertainty:-       8                  
     Required Time:=     989                  
      Launch Clock:-     475                  
         Data Path:-     175                  
             Slack:=     339                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     475    50      8    -  (arrival)      wdata_reg_0_/CLK           
    175     650    26      8  0.0  DFFARX1_RVT    wdata_reg_0_/Q             
      0     650     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/I1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 128: MET (339 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[1]
          Group: wclk
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850          425     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900          475     
                                              
             Setup:-     -97                  
       Uncertainty:-       8                  
     Required Time:=     989                  
      Launch Clock:-     475                  
         Data Path:-     175                  
             Slack:=     339                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     475    50      8    -  (arrival)      wdata_reg_1_/CLK           
    175     650    26      8  0.0  DFFARX1_RVT    wdata_reg_1_/Q             
      0     650     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/I1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 129: MET (339 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[2]
          Group: wclk
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850          425     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900          475     
                                              
             Setup:-     -97                  
       Uncertainty:-       8                  
     Required Time:=     989                  
      Launch Clock:-     475                  
         Data Path:-     175                  
             Slack:=     339                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     475    50      8    -  (arrival)      wdata_reg_2_/CLK           
    175     650    26      8  0.0  DFFARX1_RVT    wdata_reg_2_/Q             
      0     650     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/I1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 130: MET (339 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[3]
          Group: wclk
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850          425     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900          475     
                                              
             Setup:-     -97                  
       Uncertainty:-       8                  
     Required Time:=     989                  
      Launch Clock:-     475                  
         Data Path:-     175                  
             Slack:=     339                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     475    50      8    -  (arrival)      wdata_reg_3_/CLK           
    175     650    26      8  0.0  DFFARX1_RVT    wdata_reg_3_/Q             
      0     650     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/I1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 131: MET (339 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[4]
          Group: wclk
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850          425     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900          475     
                                              
             Setup:-     -97                  
       Uncertainty:-       8                  
     Required Time:=     989                  
      Launch Clock:-     475                  
         Data Path:-     175                  
             Slack:=     339                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     475    50      8    -  (arrival)      wdata_reg_4_/CLK           
    175     650    26      8  0.0  DFFARX1_RVT    wdata_reg_4_/Q             
      0     650     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/I1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 132: MET (339 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[5]
          Group: wclk
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850          425     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900          475     
                                              
             Setup:-     -97                  
       Uncertainty:-       8                  
     Required Time:=     989                  
      Launch Clock:-     475                  
         Data Path:-     175                  
             Slack:=     339                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     475    50      8    -  (arrival)      wdata_reg_5_/CLK           
    175     650    26      8  0.0  DFFARX1_RVT    wdata_reg_5_/Q             
      0     650     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/I1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 133: MET (339 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[6]
          Group: wclk
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850          425     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900          475     
                                              
             Setup:-     -97                  
       Uncertainty:-       8                  
     Required Time:=     989                  
      Launch Clock:-     475                  
         Data Path:-     175                  
             Slack:=     339                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     475    50      8    -  (arrival)      wdata_reg_6_/CLK           
    175     650    26      8  0.0  DFFARX1_RVT    wdata_reg_6_/Q             
      0     650     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/I1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 134: MET (339 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->I1[7]
          Group: wclk
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_6__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850          425     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900          475     
                                              
             Setup:-     -97                  
       Uncertainty:-       8                  
     Required Time:=     989                  
      Launch Clock:-     475                  
         Data Path:-     175                  
             Slack:=     339                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     475    50      8    -  (arrival)      wdata_reg_7_/CLK           
    175     650    26      8  0.0  DFFARX1_RVT    wdata_reg_7_/Q             
      0     650     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/I1[7] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 135: MET (339 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[0]
          Group: wclk
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850          425     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900          475     
                                              
             Setup:-     -97                  
       Uncertainty:-       8                  
     Required Time:=     989                  
      Launch Clock:-     475                  
         Data Path:-     175                  
             Slack:=     339                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     475    50      8    -  (arrival)      wdata_reg_0_/CLK           
    175     650    26      8  0.0  DFFARX1_RVT    wdata_reg_0_/Q             
      0     650     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/I1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 136: MET (339 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[1]
          Group: wclk
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850          425     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900          475     
                                              
             Setup:-     -97                  
       Uncertainty:-       8                  
     Required Time:=     989                  
      Launch Clock:-     475                  
         Data Path:-     175                  
             Slack:=     339                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     475    50      8    -  (arrival)      wdata_reg_1_/CLK           
    175     650    26      8  0.0  DFFARX1_RVT    wdata_reg_1_/Q             
      0     650     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/I1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 137: MET (339 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[2]
          Group: wclk
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850          425     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900          475     
                                              
             Setup:-     -97                  
       Uncertainty:-       8                  
     Required Time:=     989                  
      Launch Clock:-     475                  
         Data Path:-     175                  
             Slack:=     339                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     475    50      8    -  (arrival)      wdata_reg_2_/CLK           
    175     650    26      8  0.0  DFFARX1_RVT    wdata_reg_2_/Q             
      0     650     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/I1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 138: MET (339 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[3]
          Group: wclk
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850          425     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900          475     
                                              
             Setup:-     -97                  
       Uncertainty:-       8                  
     Required Time:=     989                  
      Launch Clock:-     475                  
         Data Path:-     175                  
             Slack:=     339                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     475    50      8    -  (arrival)      wdata_reg_3_/CLK           
    175     650    26      8  0.0  DFFARX1_RVT    wdata_reg_3_/Q             
      0     650     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/I1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 139: MET (339 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[4]
          Group: wclk
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850          425     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900          475     
                                              
             Setup:-     -97                  
       Uncertainty:-       8                  
     Required Time:=     989                  
      Launch Clock:-     475                  
         Data Path:-     175                  
             Slack:=     339                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     475    50      8    -  (arrival)      wdata_reg_4_/CLK           
    175     650    26      8  0.0  DFFARX1_RVT    wdata_reg_4_/Q             
      0     650     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/I1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 140: MET (339 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[5]
          Group: wclk
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850          425     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900          475     
                                              
             Setup:-     -97                  
       Uncertainty:-       8                  
     Required Time:=     989                  
      Launch Clock:-     475                  
         Data Path:-     175                  
             Slack:=     339                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     475    50      8    -  (arrival)      wdata_reg_5_/CLK           
    175     650    26      8  0.0  DFFARX1_RVT    wdata_reg_5_/Q             
      0     650     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/I1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 141: MET (339 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[6]
          Group: wclk
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850          425     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900          475     
                                              
             Setup:-     -97                  
       Uncertainty:-       8                  
     Required Time:=     989                  
      Launch Clock:-     475                  
         Data Path:-     175                  
             Slack:=     339                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     475    50      8    -  (arrival)      wdata_reg_6_/CLK           
    175     650    26      8  0.0  DFFARX1_RVT    wdata_reg_6_/Q             
      0     650     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/I1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 142: MET (339 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->I1[7]
          Group: wclk
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_5__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850          425     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900          475     
                                              
             Setup:-     -97                  
       Uncertainty:-       8                  
     Required Time:=     989                  
      Launch Clock:-     475                  
         Data Path:-     175                  
             Slack:=     339                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     475    50      8    -  (arrival)      wdata_reg_7_/CLK           
    175     650    26      8  0.0  DFFARX1_RVT    wdata_reg_7_/Q             
      0     650     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/I1[7] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 143: MET (339 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[0]
          Group: wclk
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850          425     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900          475     
                                              
             Setup:-     -97                  
       Uncertainty:-       8                  
     Required Time:=     989                  
      Launch Clock:-     475                  
         Data Path:-     175                  
             Slack:=     339                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     475    50      8    -  (arrival)      wdata_reg_0_/CLK           
    175     650    26      8  0.0  DFFARX1_RVT    wdata_reg_0_/Q             
      0     650     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/I1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 144: MET (339 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[1]
          Group: wclk
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850          425     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900          475     
                                              
             Setup:-     -97                  
       Uncertainty:-       8                  
     Required Time:=     989                  
      Launch Clock:-     475                  
         Data Path:-     175                  
             Slack:=     339                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     475    50      8    -  (arrival)      wdata_reg_1_/CLK           
    175     650    26      8  0.0  DFFARX1_RVT    wdata_reg_1_/Q             
      0     650     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/I1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 145: MET (339 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[2]
          Group: wclk
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850          425     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900          475     
                                              
             Setup:-     -97                  
       Uncertainty:-       8                  
     Required Time:=     989                  
      Launch Clock:-     475                  
         Data Path:-     175                  
             Slack:=     339                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     475    50      8    -  (arrival)      wdata_reg_2_/CLK           
    175     650    26      8  0.0  DFFARX1_RVT    wdata_reg_2_/Q             
      0     650     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/I1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 146: MET (339 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[3]
          Group: wclk
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850          425     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900          475     
                                              
             Setup:-     -97                  
       Uncertainty:-       8                  
     Required Time:=     989                  
      Launch Clock:-     475                  
         Data Path:-     175                  
             Slack:=     339                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     475    50      8    -  (arrival)      wdata_reg_3_/CLK           
    175     650    26      8  0.0  DFFARX1_RVT    wdata_reg_3_/Q             
      0     650     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/I1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 147: MET (339 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[4]
          Group: wclk
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850          425     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900          475     
                                              
             Setup:-     -97                  
       Uncertainty:-       8                  
     Required Time:=     989                  
      Launch Clock:-     475                  
         Data Path:-     175                  
             Slack:=     339                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     475    50      8    -  (arrival)      wdata_reg_4_/CLK           
    175     650    26      8  0.0  DFFARX1_RVT    wdata_reg_4_/Q             
      0     650     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/I1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 148: MET (339 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[5]
          Group: wclk
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850          425     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900          475     
                                              
             Setup:-     -97                  
       Uncertainty:-       8                  
     Required Time:=     989                  
      Launch Clock:-     475                  
         Data Path:-     175                  
             Slack:=     339                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     475    50      8    -  (arrival)      wdata_reg_5_/CLK           
    175     650    26      8  0.0  DFFARX1_RVT    wdata_reg_5_/Q             
      0     650     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/I1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 149: MET (339 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[6]
          Group: wclk
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850          425     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900          475     
                                              
             Setup:-     -97                  
       Uncertainty:-       8                  
     Required Time:=     989                  
      Launch Clock:-     475                  
         Data Path:-     175                  
             Slack:=     339                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     475    50      8    -  (arrival)      wdata_reg_6_/CLK           
    175     650    26      8  0.0  DFFARX1_RVT    wdata_reg_6_/Q             
      0     650     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/I1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 150: MET (339 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->I1[7]
          Group: wclk
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_4__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850          425     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900          475     
                                              
             Setup:-     -97                  
       Uncertainty:-       8                  
     Required Time:=     989                  
      Launch Clock:-     475                  
         Data Path:-     175                  
             Slack:=     339                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     475    50      8    -  (arrival)      wdata_reg_7_/CLK           
    175     650    26      8  0.0  DFFARX1_RVT    wdata_reg_7_/Q             
      0     650     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/I1[7] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 151: MET (339 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[0]
          Group: wclk
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850          425     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900          475     
                                              
             Setup:-     -97                  
       Uncertainty:-       8                  
     Required Time:=     989                  
      Launch Clock:-     475                  
         Data Path:-     175                  
             Slack:=     339                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     475    50      8    -  (arrival)      wdata_reg_0_/CLK           
    175     650    26      8  0.0  DFFARX1_RVT    wdata_reg_0_/Q             
      0     650     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/I1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 152: MET (339 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[1]
          Group: wclk
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850          425     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900          475     
                                              
             Setup:-     -97                  
       Uncertainty:-       8                  
     Required Time:=     989                  
      Launch Clock:-     475                  
         Data Path:-     175                  
             Slack:=     339                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     475    50      8    -  (arrival)      wdata_reg_1_/CLK           
    175     650    26      8  0.0  DFFARX1_RVT    wdata_reg_1_/Q             
      0     650     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/I1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 153: MET (339 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[2]
          Group: wclk
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850          425     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900          475     
                                              
             Setup:-     -97                  
       Uncertainty:-       8                  
     Required Time:=     989                  
      Launch Clock:-     475                  
         Data Path:-     175                  
             Slack:=     339                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     475    50      8    -  (arrival)      wdata_reg_2_/CLK           
    175     650    26      8  0.0  DFFARX1_RVT    wdata_reg_2_/Q             
      0     650     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/I1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 154: MET (339 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[3]
          Group: wclk
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850          425     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900          475     
                                              
             Setup:-     -97                  
       Uncertainty:-       8                  
     Required Time:=     989                  
      Launch Clock:-     475                  
         Data Path:-     175                  
             Slack:=     339                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     475    50      8    -  (arrival)      wdata_reg_3_/CLK           
    175     650    26      8  0.0  DFFARX1_RVT    wdata_reg_3_/Q             
      0     650     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/I1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 155: MET (339 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[4]
          Group: wclk
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850          425     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900          475     
                                              
             Setup:-     -97                  
       Uncertainty:-       8                  
     Required Time:=     989                  
      Launch Clock:-     475                  
         Data Path:-     175                  
             Slack:=     339                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     475    50      8    -  (arrival)      wdata_reg_4_/CLK           
    175     650    26      8  0.0  DFFARX1_RVT    wdata_reg_4_/Q             
      0     650     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/I1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 156: MET (339 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[5]
          Group: wclk
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850          425     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900          475     
                                              
             Setup:-     -97                  
       Uncertainty:-       8                  
     Required Time:=     989                  
      Launch Clock:-     475                  
         Data Path:-     175                  
             Slack:=     339                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     475    50      8    -  (arrival)      wdata_reg_5_/CLK           
    175     650    26      8  0.0  DFFARX1_RVT    wdata_reg_5_/Q             
      0     650     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/I1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 157: MET (339 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[6]
          Group: wclk
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850          425     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900          475     
                                              
             Setup:-     -97                  
       Uncertainty:-       8                  
     Required Time:=     989                  
      Launch Clock:-     475                  
         Data Path:-     175                  
             Slack:=     339                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     475    50      8    -  (arrival)      wdata_reg_6_/CLK           
    175     650    26      8  0.0  DFFARX1_RVT    wdata_reg_6_/Q             
      0     650     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/I1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 158: MET (339 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->I1[7]
          Group: wclk
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_3__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850          425     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900          475     
                                              
             Setup:-     -97                  
       Uncertainty:-       8                  
     Required Time:=     989                  
      Launch Clock:-     475                  
         Data Path:-     175                  
             Slack:=     339                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     475    50      8    -  (arrival)      wdata_reg_7_/CLK           
    175     650    26      8  0.0  DFFARX1_RVT    wdata_reg_7_/Q             
      0     650     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/I1[7] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 159: MET (339 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[0]
          Group: wclk
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850          425     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900          475     
                                              
             Setup:-     -97                  
       Uncertainty:-       8                  
     Required Time:=     989                  
      Launch Clock:-     475                  
         Data Path:-     175                  
             Slack:=     339                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     475    50      8    -  (arrival)      wdata_reg_0_/CLK           
    175     650    26      8  0.0  DFFARX1_RVT    wdata_reg_0_/Q             
      0     650     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/I1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 160: MET (339 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[1]
          Group: wclk
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850          425     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900          475     
                                              
             Setup:-     -97                  
       Uncertainty:-       8                  
     Required Time:=     989                  
      Launch Clock:-     475                  
         Data Path:-     175                  
             Slack:=     339                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     475    50      8    -  (arrival)      wdata_reg_1_/CLK           
    175     650    26      8  0.0  DFFARX1_RVT    wdata_reg_1_/Q             
      0     650     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/I1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 161: MET (339 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[2]
          Group: wclk
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850          425     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900          475     
                                              
             Setup:-     -97                  
       Uncertainty:-       8                  
     Required Time:=     989                  
      Launch Clock:-     475                  
         Data Path:-     175                  
             Slack:=     339                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     475    50      8    -  (arrival)      wdata_reg_2_/CLK           
    175     650    26      8  0.0  DFFARX1_RVT    wdata_reg_2_/Q             
      0     650     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/I1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 162: MET (339 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[3]
          Group: wclk
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850          425     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900          475     
                                              
             Setup:-     -97                  
       Uncertainty:-       8                  
     Required Time:=     989                  
      Launch Clock:-     475                  
         Data Path:-     175                  
             Slack:=     339                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     475    50      8    -  (arrival)      wdata_reg_3_/CLK           
    175     650    26      8  0.0  DFFARX1_RVT    wdata_reg_3_/Q             
      0     650     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/I1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 163: MET (339 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[4]
          Group: wclk
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850          425     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900          475     
                                              
             Setup:-     -97                  
       Uncertainty:-       8                  
     Required Time:=     989                  
      Launch Clock:-     475                  
         Data Path:-     175                  
             Slack:=     339                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     475    50      8    -  (arrival)      wdata_reg_4_/CLK           
    175     650    26      8  0.0  DFFARX1_RVT    wdata_reg_4_/Q             
      0     650     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/I1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 164: MET (339 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[5]
          Group: wclk
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850          425     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900          475     
                                              
             Setup:-     -97                  
       Uncertainty:-       8                  
     Required Time:=     989                  
      Launch Clock:-     475                  
         Data Path:-     175                  
             Slack:=     339                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     475    50      8    -  (arrival)      wdata_reg_5_/CLK           
    175     650    26      8  0.0  DFFARX1_RVT    wdata_reg_5_/Q             
      0     650     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/I1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 165: MET (339 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[6]
          Group: wclk
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850          425     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900          475     
                                              
             Setup:-     -97                  
       Uncertainty:-       8                  
     Required Time:=     989                  
      Launch Clock:-     475                  
         Data Path:-     175                  
             Slack:=     339                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     475    50      8    -  (arrival)      wdata_reg_6_/CLK           
    175     650    26      8  0.0  DFFARX1_RVT    wdata_reg_6_/Q             
      0     650     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/I1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 166: MET (339 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->I1[7]
          Group: wclk
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_2__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850          425     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900          475     
                                              
             Setup:-     -97                  
       Uncertainty:-       8                  
     Required Time:=     989                  
      Launch Clock:-     475                  
         Data Path:-     175                  
             Slack:=     339                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     475    50      8    -  (arrival)      wdata_reg_7_/CLK           
    175     650    26      8  0.0  DFFARX1_RVT    wdata_reg_7_/Q             
      0     650     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/I1[7] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 167: MET (339 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[0]
          Group: wclk
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850          425     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900          475     
                                              
             Setup:-     -97                  
       Uncertainty:-       8                  
     Required Time:=     989                  
      Launch Clock:-     475                  
         Data Path:-     175                  
             Slack:=     339                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     475    50      8    -  (arrival)      wdata_reg_0_/CLK           
    175     650    26      8  0.0  DFFARX1_RVT    wdata_reg_0_/Q             
      0     650     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/I1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 168: MET (339 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[1]
          Group: wclk
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850          425     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900          475     
                                              
             Setup:-     -97                  
       Uncertainty:-       8                  
     Required Time:=     989                  
      Launch Clock:-     475                  
         Data Path:-     175                  
             Slack:=     339                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     475    50      8    -  (arrival)      wdata_reg_1_/CLK           
    175     650    26      8  0.0  DFFARX1_RVT    wdata_reg_1_/Q             
      0     650     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/I1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 169: MET (339 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[2]
          Group: wclk
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850          425     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900          475     
                                              
             Setup:-     -97                  
       Uncertainty:-       8                  
     Required Time:=     989                  
      Launch Clock:-     475                  
         Data Path:-     175                  
             Slack:=     339                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     475    50      8    -  (arrival)      wdata_reg_2_/CLK           
    175     650    26      8  0.0  DFFARX1_RVT    wdata_reg_2_/Q             
      0     650     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/I1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 170: MET (339 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[3]
          Group: wclk
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850          425     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900          475     
                                              
             Setup:-     -97                  
       Uncertainty:-       8                  
     Required Time:=     989                  
      Launch Clock:-     475                  
         Data Path:-     175                  
             Slack:=     339                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     475    50      8    -  (arrival)      wdata_reg_3_/CLK           
    175     650    26      8  0.0  DFFARX1_RVT    wdata_reg_3_/Q             
      0     650     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/I1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 171: MET (339 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[4]
          Group: wclk
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850          425     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900          475     
                                              
             Setup:-     -97                  
       Uncertainty:-       8                  
     Required Time:=     989                  
      Launch Clock:-     475                  
         Data Path:-     175                  
             Slack:=     339                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     475    50      8    -  (arrival)      wdata_reg_4_/CLK           
    175     650    26      8  0.0  DFFARX1_RVT    wdata_reg_4_/Q             
      0     650     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/I1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 172: MET (339 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[5]
          Group: wclk
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850          425     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900          475     
                                              
             Setup:-     -97                  
       Uncertainty:-       8                  
     Required Time:=     989                  
      Launch Clock:-     475                  
         Data Path:-     175                  
             Slack:=     339                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     475    50      8    -  (arrival)      wdata_reg_5_/CLK           
    175     650    26      8  0.0  DFFARX1_RVT    wdata_reg_5_/Q             
      0     650     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/I1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 173: MET (339 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[6]
          Group: wclk
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850          425     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900          475     
                                              
             Setup:-     -97                  
       Uncertainty:-       8                  
     Required Time:=     989                  
      Launch Clock:-     475                  
         Data Path:-     175                  
             Slack:=     339                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     475    50      8    -  (arrival)      wdata_reg_6_/CLK           
    175     650    26      8  0.0  DFFARX1_RVT    wdata_reg_6_/Q             
      0     650     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/I1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 174: MET (339 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->I1[7]
          Group: wclk
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_1__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850          425     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900          475     
                                              
             Setup:-     -97                  
       Uncertainty:-       8                  
     Required Time:=     989                  
      Launch Clock:-     475                  
         Data Path:-     175                  
             Slack:=     339                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     475    50      8    -  (arrival)      wdata_reg_7_/CLK           
    175     650    26      8  0.0  DFFARX1_RVT    wdata_reg_7_/Q             
      0     650     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/I1[7] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 175: MET (339 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[0]
          Group: wclk
     Startpoint: (R) wdata_reg_0_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850          425     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900          475     
                                              
             Setup:-     -97                  
       Uncertainty:-       8                  
     Required Time:=     989                  
      Launch Clock:-     475                  
         Data Path:-     175                  
             Slack:=     339                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     475    50      8    -  (arrival)      wdata_reg_0_/CLK           
    175     650    26      8  0.0  DFFARX1_RVT    wdata_reg_0_/Q             
      0     650     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/I1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 176: MET (339 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[1]
          Group: wclk
     Startpoint: (R) wdata_reg_1_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850          425     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900          475     
                                              
             Setup:-     -97                  
       Uncertainty:-       8                  
     Required Time:=     989                  
      Launch Clock:-     475                  
         Data Path:-     175                  
             Slack:=     339                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     475    50      8    -  (arrival)      wdata_reg_1_/CLK           
    175     650    26      8  0.0  DFFARX1_RVT    wdata_reg_1_/Q             
      0     650     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/I1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 177: MET (339 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[2]
          Group: wclk
     Startpoint: (R) wdata_reg_2_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850          425     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900          475     
                                              
             Setup:-     -97                  
       Uncertainty:-       8                  
     Required Time:=     989                  
      Launch Clock:-     475                  
         Data Path:-     175                  
             Slack:=     339                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     475    50      8    -  (arrival)      wdata_reg_2_/CLK           
    175     650    26      8  0.0  DFFARX1_RVT    wdata_reg_2_/Q             
      0     650     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/I1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 178: MET (339 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[3]
          Group: wclk
     Startpoint: (R) wdata_reg_3_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850          425     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900          475     
                                              
             Setup:-     -97                  
       Uncertainty:-       8                  
     Required Time:=     989                  
      Launch Clock:-     475                  
         Data Path:-     175                  
             Slack:=     339                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     475    50      8    -  (arrival)      wdata_reg_3_/CLK           
    175     650    26      8  0.0  DFFARX1_RVT    wdata_reg_3_/Q             
      0     650     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/I1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 179: MET (339 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[4]
          Group: wclk
     Startpoint: (R) wdata_reg_4_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850          425     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900          475     
                                              
             Setup:-     -97                  
       Uncertainty:-       8                  
     Required Time:=     989                  
      Launch Clock:-     475                  
         Data Path:-     175                  
             Slack:=     339                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     475    50      8    -  (arrival)      wdata_reg_4_/CLK           
    175     650    26      8  0.0  DFFARX1_RVT    wdata_reg_4_/Q             
      0     650     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/I1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 180: MET (339 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[5]
          Group: wclk
     Startpoint: (R) wdata_reg_5_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850          425     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900          475     
                                              
             Setup:-     -97                  
       Uncertainty:-       8                  
     Required Time:=     989                  
      Launch Clock:-     475                  
         Data Path:-     175                  
             Slack:=     339                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     475    50      8    -  (arrival)      wdata_reg_5_/CLK           
    175     650    26      8  0.0  DFFARX1_RVT    wdata_reg_5_/Q             
      0     650     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/I1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 181: MET (339 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[6]
          Group: wclk
     Startpoint: (R) wdata_reg_6_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850          425     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900          475     
                                              
             Setup:-     -97                  
       Uncertainty:-       8                  
     Required Time:=     989                  
      Launch Clock:-     475                  
         Data Path:-     175                  
             Slack:=     339                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     475    50      8    -  (arrival)      wdata_reg_6_/CLK           
    175     650    26      8  0.0  DFFARX1_RVT    wdata_reg_6_/Q             
      0     650     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/I1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 182: MET (339 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->I1[7]
          Group: wclk
     Startpoint: (R) wdata_reg_7_/CLK
          Clock: (R) wclk2x
       Endpoint: (R) fifomem/genblk1_0__U/I1[7]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850          425     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900          475     
                                              
             Setup:-     -97                  
       Uncertainty:-       8                  
     Required Time:=     989                  
      Launch Clock:-     475                  
         Data Path:-     175                  
             Slack:=     339                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -     475    50      8    -  (arrival)      wdata_reg_7_/CLK           
    175     650    26      8  0.0  DFFARX1_RVT    wdata_reg_7_/Q             
      0     650     -      8    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/I1[7] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 183: MET (510 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_4_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_4_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     800           50     
                                              
             Setup:-      52                  
       Uncertainty:-       8                  
     Required Time:=     740                  
      Launch Clock:-      50                  
         Data Path:-     180                  
             Slack:=     510                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -      50    50     52    -  (arrival)   sync_w2r/rq1_wptr_reg_4_/CLK 
    180     230    30      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_4_/Q   
      0     230     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_4_/D   
#---------------------------------------------------------------------------



Path 184: MET (510 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_5_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_5_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     800           50     
                                              
             Setup:-      52                  
       Uncertainty:-       8                  
     Required Time:=     740                  
      Launch Clock:-      50                  
         Data Path:-     180                  
             Slack:=     510                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -      50    50     52    -  (arrival)   sync_w2r/rq1_wptr_reg_5_/CLK 
    180     230    30      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_5_/Q   
      0     230     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_5_/D   
#---------------------------------------------------------------------------



Path 185: MET (510 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_8_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_8_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_8_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     800           50     
                                              
             Setup:-      52                  
       Uncertainty:-       8                  
     Required Time:=     740                  
      Launch Clock:-      50                  
         Data Path:-     180                  
             Slack:=     510                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -      50    50     52    -  (arrival)   sync_w2r/rq1_wptr_reg_8_/CLK 
    180     230    30      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_8_/Q   
      0     230     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_8_/D   
#---------------------------------------------------------------------------



Path 186: MET (510 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_0_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_0_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     800           50     
                                              
             Setup:-      52                  
       Uncertainty:-       8                  
     Required Time:=     740                  
      Launch Clock:-      50                  
         Data Path:-     180                  
             Slack:=     510                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -      50    50     52    -  (arrival)   sync_w2r/rq1_wptr_reg_0_/CLK 
    180     230    30      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_0_/Q   
      0     230     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_0_/D   
#---------------------------------------------------------------------------



Path 187: MET (510 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_1_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_1_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     800           50     
                                              
             Setup:-      52                  
       Uncertainty:-       8                  
     Required Time:=     740                  
      Launch Clock:-      50                  
         Data Path:-     180                  
             Slack:=     510                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -      50    50     52    -  (arrival)   sync_w2r/rq1_wptr_reg_1_/CLK 
    180     230    30      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_1_/Q   
      0     230     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_1_/D   
#---------------------------------------------------------------------------



Path 188: MET (510 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_6_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_6_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     800           50     
                                              
             Setup:-      52                  
       Uncertainty:-       8                  
     Required Time:=     740                  
      Launch Clock:-      50                  
         Data Path:-     180                  
             Slack:=     510                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -      50    50     52    -  (arrival)   sync_w2r/rq1_wptr_reg_6_/CLK 
    180     230    30      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_6_/Q   
      0     230     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_6_/D   
#---------------------------------------------------------------------------



Path 189: MET (510 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_2_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_2_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     800           50     
                                              
             Setup:-      52                  
       Uncertainty:-       8                  
     Required Time:=     740                  
      Launch Clock:-      50                  
         Data Path:-     180                  
             Slack:=     510                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -      50    50     52    -  (arrival)   sync_w2r/rq1_wptr_reg_2_/CLK 
    180     230    30      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_2_/Q   
      0     230     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_2_/D   
#---------------------------------------------------------------------------



Path 190: MET (510 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_3_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_3_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     800           50     
                                              
             Setup:-      52                  
       Uncertainty:-       8                  
     Required Time:=     740                  
      Launch Clock:-      50                  
         Data Path:-     180                  
             Slack:=     510                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -      50    50     52    -  (arrival)   sync_w2r/rq1_wptr_reg_3_/CLK 
    180     230    30      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_3_/Q   
      0     230     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_3_/D   
#---------------------------------------------------------------------------



Path 191: MET (510 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_10_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_10_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_10_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     800           50     
                                              
             Setup:-      52                  
       Uncertainty:-       8                  
     Required Time:=     740                  
      Launch Clock:-      50                  
         Data Path:-     180                  
             Slack:=     510                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell              Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -      50    50     52    -  (arrival)   sync_w2r/rq1_wptr_reg_10_/CLK 
    180     230    30      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_10_/Q   
      0     230     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_10_/D   
#----------------------------------------------------------------------------



Path 192: MET (510 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_9_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_9_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_9_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     800           50     
                                              
             Setup:-      52                  
       Uncertainty:-       8                  
     Required Time:=     740                  
      Launch Clock:-      50                  
         Data Path:-     180                  
             Slack:=     510                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -      50    50     52    -  (arrival)   sync_w2r/rq1_wptr_reg_9_/CLK 
    180     230    30      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_9_/Q   
      0     230     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_9_/D   
#---------------------------------------------------------------------------



Path 193: MET (510 ps) Setup Check with Pin sync_w2r/rq2_wptr_reg_7_/CLK->D
          Group: rclk
     Startpoint: (R) sync_w2r/rq1_wptr_reg_7_/CLK
          Clock: (R) rclk
       Endpoint: (R) sync_w2r/rq2_wptr_reg_7_/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     800           50     
                                              
             Setup:-      52                  
       Uncertainty:-       8                  
     Required Time:=     740                  
      Launch Clock:-      50                  
         Data Path:-     180                  
             Slack:=     510                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -      50    50     52    -  (arrival)   sync_w2r/rq1_wptr_reg_7_/CLK 
    180     230    30      1  0.5  DFFARX1_RVT sync_w2r/rq1_wptr_reg_7_/Q   
      0     230     -      1    -  DFFARX1_RVT sync_w2r/rq2_wptr_reg_7_/D   
#---------------------------------------------------------------------------



Path 194: MET (592 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->A2[6]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     800           50     
                                              
             Setup:-     -74                  
       Uncertainty:-       8                  
     Required Time:=     866                  
      Launch Clock:-      50                  
         Data Path:-     225                  
             Slack:=     592                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -      50    50     52    -  (arrival)      rptr_empty/rbin_reg_6_/CLK 
    150     200    67      7  4.0  DFFARX1_RVT    rptr_empty/rbin_reg_6_/QN  
     74     275    75     16  6.5  INVX1_RVT      rptr_empty/g6212/Y         
      0     275     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A2[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 195: MET (592 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->A2[6]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     800           50     
                                              
             Setup:-     -74                  
       Uncertainty:-       8                  
     Required Time:=     866                  
      Launch Clock:-      50                  
         Data Path:-     225                  
             Slack:=     592                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -      50    50     52    -  (arrival)      rptr_empty/rbin_reg_6_/CLK 
    150     200    67      7  4.0  DFFARX1_RVT    rptr_empty/rbin_reg_6_/QN  
     74     275    75     16  6.5  INVX1_RVT      rptr_empty/g6212/Y         
      0     275     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A2[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 196: MET (592 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->A2[6]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     800           50     
                                              
             Setup:-     -74                  
       Uncertainty:-       8                  
     Required Time:=     866                  
      Launch Clock:-      50                  
         Data Path:-     225                  
             Slack:=     592                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -      50    50     52    -  (arrival)      rptr_empty/rbin_reg_6_/CLK 
    150     200    67      7  4.0  DFFARX1_RVT    rptr_empty/rbin_reg_6_/QN  
     74     275    75     16  6.5  INVX1_RVT      rptr_empty/g6212/Y         
      0     275     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A2[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 197: MET (592 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->A2[6]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     800           50     
                                              
             Setup:-     -74                  
       Uncertainty:-       8                  
     Required Time:=     866                  
      Launch Clock:-      50                  
         Data Path:-     225                  
             Slack:=     592                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -      50    50     52    -  (arrival)      rptr_empty/rbin_reg_6_/CLK 
    150     200    67      7  4.0  DFFARX1_RVT    rptr_empty/rbin_reg_6_/QN  
     74     275    75     16  6.5  INVX1_RVT      rptr_empty/g6212/Y         
      0     275     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A2[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 198: MET (592 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->A2[6]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     800           50     
                                              
             Setup:-     -74                  
       Uncertainty:-       8                  
     Required Time:=     866                  
      Launch Clock:-      50                  
         Data Path:-     225                  
             Slack:=     592                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -      50    50     52    -  (arrival)      rptr_empty/rbin_reg_6_/CLK 
    150     200    67      7  4.0  DFFARX1_RVT    rptr_empty/rbin_reg_6_/QN  
     74     275    75     16  6.5  INVX1_RVT      rptr_empty/g6212/Y         
      0     275     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A2[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 199: MET (592 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->A2[6]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     800           50     
                                              
             Setup:-     -74                  
       Uncertainty:-       8                  
     Required Time:=     866                  
      Launch Clock:-      50                  
         Data Path:-     225                  
             Slack:=     592                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -      50    50     52    -  (arrival)      rptr_empty/rbin_reg_6_/CLK 
    150     200    67      7  4.0  DFFARX1_RVT    rptr_empty/rbin_reg_6_/QN  
     74     275    75     16  6.5  INVX1_RVT      rptr_empty/g6212/Y         
      0     275     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A2[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 200: MET (592 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->A2[6]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     800           50     
                                              
             Setup:-     -74                  
       Uncertainty:-       8                  
     Required Time:=     866                  
      Launch Clock:-      50                  
         Data Path:-     225                  
             Slack:=     592                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -      50    50     52    -  (arrival)      rptr_empty/rbin_reg_6_/CLK 
    150     200    67      7  4.0  DFFARX1_RVT    rptr_empty/rbin_reg_6_/QN  
     74     275    75     16  6.5  INVX1_RVT      rptr_empty/g6212/Y         
      0     275     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A2[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 201: MET (592 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->A2[6]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_6_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/A2[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     800           50     
                                              
             Setup:-     -74                  
       Uncertainty:-       8                  
     Required Time:=     866                  
      Launch Clock:-      50                  
         Data Path:-     225                  
             Slack:=     592                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -      50    50     52    -  (arrival)      rptr_empty/rbin_reg_6_/CLK 
    150     200    67      7  4.0  DFFARX1_RVT    rptr_empty/rbin_reg_6_/QN  
     74     275    75     16  6.5  INVX1_RVT      rptr_empty/g6212/Y         
      0     275     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A2[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 202: MET (610 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->A2[1]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     800           50     
                                              
             Setup:-     -94                  
       Uncertainty:-       8                  
     Required Time:=     886                  
      Launch Clock:-      50                  
         Data Path:-     226                  
             Slack:=     610                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -      50    50     52    -  (arrival)      rptr_empty/rbin_reg_1_/CLK 
    140     190    54      3  3.8  DFFARX2_RVT    rptr_empty/rbin_reg_1_/QN  
     30     220    32      8  4.3  INVX4_RVT      rptr_empty/g6227/Y         
     56     276    33     14  3.8  NBUFFX2_RVT    rptr_empty/g5916/Y         
      0     276     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A2[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 203: MET (610 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->A2[1]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     800           50     
                                              
             Setup:-     -94                  
       Uncertainty:-       8                  
     Required Time:=     886                  
      Launch Clock:-      50                  
         Data Path:-     226                  
             Slack:=     610                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -      50    50     52    -  (arrival)      rptr_empty/rbin_reg_1_/CLK 
    140     190    54      3  3.8  DFFARX2_RVT    rptr_empty/rbin_reg_1_/QN  
     30     220    32      8  4.3  INVX4_RVT      rptr_empty/g6227/Y         
     56     276    33     14  3.8  NBUFFX2_RVT    rptr_empty/g5916/Y         
      0     276     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A2[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 204: MET (610 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->A2[1]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     800           50     
                                              
             Setup:-     -94                  
       Uncertainty:-       8                  
     Required Time:=     886                  
      Launch Clock:-      50                  
         Data Path:-     226                  
             Slack:=     610                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -      50    50     52    -  (arrival)      rptr_empty/rbin_reg_1_/CLK 
    140     190    54      3  3.8  DFFARX2_RVT    rptr_empty/rbin_reg_1_/QN  
     30     220    32      8  4.3  INVX4_RVT      rptr_empty/g6227/Y         
     56     276    33     14  3.8  NBUFFX2_RVT    rptr_empty/g5916/Y         
      0     276     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A2[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 205: MET (610 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->A2[1]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     800           50     
                                              
             Setup:-     -94                  
       Uncertainty:-       8                  
     Required Time:=     886                  
      Launch Clock:-      50                  
         Data Path:-     226                  
             Slack:=     610                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -      50    50     52    -  (arrival)      rptr_empty/rbin_reg_1_/CLK 
    140     190    54      3  3.8  DFFARX2_RVT    rptr_empty/rbin_reg_1_/QN  
     30     220    32      8  4.3  INVX4_RVT      rptr_empty/g6227/Y         
     56     276    33     14  3.8  NBUFFX2_RVT    rptr_empty/g5916/Y         
      0     276     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A2[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 206: MET (610 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->A2[1]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     800           50     
                                              
             Setup:-     -94                  
       Uncertainty:-       8                  
     Required Time:=     886                  
      Launch Clock:-      50                  
         Data Path:-     226                  
             Slack:=     610                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -      50    50     52    -  (arrival)      rptr_empty/rbin_reg_1_/CLK 
    140     190    54      3  3.8  DFFARX2_RVT    rptr_empty/rbin_reg_1_/QN  
     30     220    32      8  4.3  INVX4_RVT      rptr_empty/g6227/Y         
     56     276    33     14  3.8  NBUFFX2_RVT    rptr_empty/g5916/Y         
      0     276     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A2[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 207: MET (610 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->A2[1]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     800           50     
                                              
             Setup:-     -94                  
       Uncertainty:-       8                  
     Required Time:=     886                  
      Launch Clock:-      50                  
         Data Path:-     226                  
             Slack:=     610                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -      50    50     52    -  (arrival)      rptr_empty/rbin_reg_1_/CLK 
    140     190    54      3  3.8  DFFARX2_RVT    rptr_empty/rbin_reg_1_/QN  
     30     220    32      8  4.3  INVX4_RVT      rptr_empty/g6227/Y         
     56     276    33     14  3.8  NBUFFX2_RVT    rptr_empty/g5916/Y         
      0     276     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A2[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 208: MET (610 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->A2[1]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     800           50     
                                              
             Setup:-     -94                  
       Uncertainty:-       8                  
     Required Time:=     886                  
      Launch Clock:-      50                  
         Data Path:-     226                  
             Slack:=     610                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -      50    50     52    -  (arrival)      rptr_empty/rbin_reg_1_/CLK 
    140     190    54      3  3.8  DFFARX2_RVT    rptr_empty/rbin_reg_1_/QN  
     30     220    32      8  4.3  INVX4_RVT      rptr_empty/g6227/Y         
     56     276    33     14  3.8  NBUFFX2_RVT    rptr_empty/g5916/Y         
      0     276     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A2[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 209: MET (610 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->A2[1]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_1_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/A2[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     800           50     
                                              
             Setup:-     -94                  
       Uncertainty:-       8                  
     Required Time:=     886                  
      Launch Clock:-      50                  
         Data Path:-     226                  
             Slack:=     610                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -      50    50     52    -  (arrival)      rptr_empty/rbin_reg_1_/CLK 
    140     190    54      3  3.8  DFFARX2_RVT    rptr_empty/rbin_reg_1_/QN  
     30     220    32      8  4.3  INVX4_RVT      rptr_empty/g6227/Y         
     56     276    33     14  3.8  NBUFFX2_RVT    rptr_empty/g5916/Y         
      0     276     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A2[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 210: MET (610 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_4_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_4_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850            0     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900           50     
                                              
             Setup:-      52                  
       Uncertainty:-       8                  
     Required Time:=     840                  
      Launch Clock:-      50                  
         Data Path:-     180                  
             Slack:=     610                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -      50    50     52    -  (arrival)   sync_r2w/wq1_rptr_reg_4_/CLK 
    180     230    30      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_4_/Q   
      0     230     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_4_/D   
#---------------------------------------------------------------------------



Path 211: MET (610 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_5_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_5_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850            0     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900           50     
                                              
             Setup:-      52                  
       Uncertainty:-       8                  
     Required Time:=     840                  
      Launch Clock:-      50                  
         Data Path:-     180                  
             Slack:=     610                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -      50    50     52    -  (arrival)   sync_r2w/wq1_rptr_reg_5_/CLK 
    180     230    30      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_5_/Q   
      0     230     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_5_/D   
#---------------------------------------------------------------------------



Path 212: MET (610 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_8_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_8_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_8_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850            0     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900           50     
                                              
             Setup:-      52                  
       Uncertainty:-       8                  
     Required Time:=     840                  
      Launch Clock:-      50                  
         Data Path:-     180                  
             Slack:=     610                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -      50    50     52    -  (arrival)   sync_r2w/wq1_rptr_reg_8_/CLK 
    180     230    30      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_8_/Q   
      0     230     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_8_/D   
#---------------------------------------------------------------------------



Path 213: MET (610 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_0_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_0_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850            0     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900           50     
                                              
             Setup:-      52                  
       Uncertainty:-       8                  
     Required Time:=     840                  
      Launch Clock:-      50                  
         Data Path:-     180                  
             Slack:=     610                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -      50    50     52    -  (arrival)   sync_r2w/wq1_rptr_reg_0_/CLK 
    180     230    30      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_0_/Q   
      0     230     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_0_/D   
#---------------------------------------------------------------------------



Path 214: MET (610 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_1_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_1_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850            0     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900           50     
                                              
             Setup:-      52                  
       Uncertainty:-       8                  
     Required Time:=     840                  
      Launch Clock:-      50                  
         Data Path:-     180                  
             Slack:=     610                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -      50    50     52    -  (arrival)   sync_r2w/wq1_rptr_reg_1_/CLK 
    180     230    30      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_1_/Q   
      0     230     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_1_/D   
#---------------------------------------------------------------------------



Path 215: MET (610 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_6_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_6_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850            0     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900           50     
                                              
             Setup:-      52                  
       Uncertainty:-       8                  
     Required Time:=     840                  
      Launch Clock:-      50                  
         Data Path:-     180                  
             Slack:=     610                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -      50    50     52    -  (arrival)   sync_r2w/wq1_rptr_reg_6_/CLK 
    180     230    30      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_6_/Q   
      0     230     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_6_/D   
#---------------------------------------------------------------------------



Path 216: MET (610 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_2_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_2_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850            0     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900           50     
                                              
             Setup:-      52                  
       Uncertainty:-       8                  
     Required Time:=     840                  
      Launch Clock:-      50                  
         Data Path:-     180                  
             Slack:=     610                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -      50    50     52    -  (arrival)   sync_r2w/wq1_rptr_reg_2_/CLK 
    180     230    30      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_2_/Q   
      0     230     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_2_/D   
#---------------------------------------------------------------------------



Path 217: MET (610 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_3_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_3_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850            0     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900           50     
                                              
             Setup:-      52                  
       Uncertainty:-       8                  
     Required Time:=     840                  
      Launch Clock:-      50                  
         Data Path:-     180                  
             Slack:=     610                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -      50    50     52    -  (arrival)   sync_r2w/wq1_rptr_reg_3_/CLK 
    180     230    30      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_3_/Q   
      0     230     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_3_/D   
#---------------------------------------------------------------------------



Path 218: MET (610 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_10_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_10_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_10_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850            0     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900           50     
                                              
             Setup:-      52                  
       Uncertainty:-       8                  
     Required Time:=     840                  
      Launch Clock:-      50                  
         Data Path:-     180                  
             Slack:=     610                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell              Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -      50    50     52    -  (arrival)   sync_r2w/wq1_rptr_reg_10_/CLK 
    180     230    30      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_10_/Q   
      0     230     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_10_/D   
#----------------------------------------------------------------------------



Path 219: MET (610 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_9_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_9_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_9_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850            0     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900           50     
                                              
             Setup:-      52                  
       Uncertainty:-       8                  
     Required Time:=     840                  
      Launch Clock:-      50                  
         Data Path:-     180                  
             Slack:=     610                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -      50    50     52    -  (arrival)   sync_r2w/wq1_rptr_reg_9_/CLK 
    180     230    30      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_9_/Q   
      0     230     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_9_/D   
#---------------------------------------------------------------------------



Path 220: MET (610 ps) Setup Check with Pin sync_r2w/wq2_rptr_reg_7_/CLK->D
          Group: wclk
     Startpoint: (R) sync_r2w/wq1_rptr_reg_7_/CLK
          Clock: (R) wclk
       Endpoint: (R) sync_r2w/wq2_rptr_reg_7_/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850            0     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900           50     
                                              
             Setup:-      52                  
       Uncertainty:-       8                  
     Required Time:=     840                  
      Launch Clock:-      50                  
         Data Path:-     180                  
             Slack:=     610                  

#---------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load    Cell             Timing Point          
#  (ps)   (ps)   (ps)        (fF)                                           
#---------------------------------------------------------------------------
      -      50    50     52    -  (arrival)   sync_r2w/wq1_rptr_reg_7_/CLK 
    180     230    30      1  0.5  DFFARX1_RVT sync_r2w/wq1_rptr_reg_7_/Q   
      0     230     -      1    -  DFFARX1_RVT sync_r2w/wq2_rptr_reg_7_/D   
#---------------------------------------------------------------------------



Path 221: MET (611 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->A2[0]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     800           50     
                                              
             Setup:-     -98                  
       Uncertainty:-       8                  
     Required Time:=     890                  
      Launch Clock:-      50                  
         Data Path:-     230                  
             Slack:=     611                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -      50    50     52    -  (arrival)      rptr_empty/rbin_reg_0_/CLK 
    140     190    54      3  3.9  DFFARX2_RVT    rptr_empty/rbin_reg_0_/QN  
     64     254    30      6  5.4  NBUFFX4_RVT    rptr_empty/g12/Y           
     25     280    23     17  5.0  INVX4_RVT      rptr_empty/g91/Y           
      0     280     -     17    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A2[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 222: MET (611 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->A2[0]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     800           50     
                                              
             Setup:-     -98                  
       Uncertainty:-       8                  
     Required Time:=     890                  
      Launch Clock:-      50                  
         Data Path:-     230                  
             Slack:=     611                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -      50    50     52    -  (arrival)      rptr_empty/rbin_reg_0_/CLK 
    140     190    54      3  3.9  DFFARX2_RVT    rptr_empty/rbin_reg_0_/QN  
     64     254    30      6  5.4  NBUFFX4_RVT    rptr_empty/g12/Y           
     25     280    23     17  5.0  INVX4_RVT      rptr_empty/g91/Y           
      0     280     -     17    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A2[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 223: MET (611 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->A2[0]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     800           50     
                                              
             Setup:-     -98                  
       Uncertainty:-       8                  
     Required Time:=     890                  
      Launch Clock:-      50                  
         Data Path:-     230                  
             Slack:=     611                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -      50    50     52    -  (arrival)      rptr_empty/rbin_reg_0_/CLK 
    140     190    54      3  3.9  DFFARX2_RVT    rptr_empty/rbin_reg_0_/QN  
     64     254    30      6  5.4  NBUFFX4_RVT    rptr_empty/g12/Y           
     25     280    23     17  5.0  INVX4_RVT      rptr_empty/g91/Y           
      0     280     -     17    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A2[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 224: MET (611 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->A2[0]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     800           50     
                                              
             Setup:-     -98                  
       Uncertainty:-       8                  
     Required Time:=     890                  
      Launch Clock:-      50                  
         Data Path:-     230                  
             Slack:=     611                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -      50    50     52    -  (arrival)      rptr_empty/rbin_reg_0_/CLK 
    140     190    54      3  3.9  DFFARX2_RVT    rptr_empty/rbin_reg_0_/QN  
     64     254    30      6  5.4  NBUFFX4_RVT    rptr_empty/g12/Y           
     25     280    23     17  5.0  INVX4_RVT      rptr_empty/g91/Y           
      0     280     -     17    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A2[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 225: MET (611 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->A2[0]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     800           50     
                                              
             Setup:-     -98                  
       Uncertainty:-       8                  
     Required Time:=     890                  
      Launch Clock:-      50                  
         Data Path:-     230                  
             Slack:=     611                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -      50    50     52    -  (arrival)      rptr_empty/rbin_reg_0_/CLK 
    140     190    54      3  3.9  DFFARX2_RVT    rptr_empty/rbin_reg_0_/QN  
     64     254    30      6  5.4  NBUFFX4_RVT    rptr_empty/g12/Y           
     25     280    23     17  5.0  INVX4_RVT      rptr_empty/g91/Y           
      0     280     -     17    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A2[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 226: MET (611 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->A2[0]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     800           50     
                                              
             Setup:-     -98                  
       Uncertainty:-       8                  
     Required Time:=     890                  
      Launch Clock:-      50                  
         Data Path:-     230                  
             Slack:=     611                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -      50    50     52    -  (arrival)      rptr_empty/rbin_reg_0_/CLK 
    140     190    54      3  3.9  DFFARX2_RVT    rptr_empty/rbin_reg_0_/QN  
     64     254    30      6  5.4  NBUFFX4_RVT    rptr_empty/g12/Y           
     25     280    23     17  5.0  INVX4_RVT      rptr_empty/g91/Y           
      0     280     -     17    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A2[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 227: MET (611 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->A2[0]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     800           50     
                                              
             Setup:-     -98                  
       Uncertainty:-       8                  
     Required Time:=     890                  
      Launch Clock:-      50                  
         Data Path:-     230                  
             Slack:=     611                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -      50    50     52    -  (arrival)      rptr_empty/rbin_reg_0_/CLK 
    140     190    54      3  3.9  DFFARX2_RVT    rptr_empty/rbin_reg_0_/QN  
     64     254    30      6  5.4  NBUFFX4_RVT    rptr_empty/g12/Y           
     25     280    23     17  5.0  INVX4_RVT      rptr_empty/g91/Y           
      0     280     -     17    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A2[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 228: MET (611 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->A2[0]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_0_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/A2[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     800           50     
                                              
             Setup:-     -98                  
       Uncertainty:-       8                  
     Required Time:=     890                  
      Launch Clock:-      50                  
         Data Path:-     230                  
             Slack:=     611                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -      50    50     52    -  (arrival)      rptr_empty/rbin_reg_0_/CLK 
    140     190    54      3  3.9  DFFARX2_RVT    rptr_empty/rbin_reg_0_/QN  
     64     254    30      6  5.4  NBUFFX4_RVT    rptr_empty/g12/Y           
     25     280    23     17  5.0  INVX4_RVT      rptr_empty/g91/Y           
      0     280     -     17    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A2[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 229: MET (612 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->A2[4]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     800           50     
                                              
             Setup:-     -81                  
       Uncertainty:-       8                  
     Required Time:=     873                  
      Launch Clock:-      50                  
         Data Path:-     211                  
             Slack:=     612                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -      50    50     52    -  (arrival)      rptr_empty/rbin_reg_4_/CLK 
    148     198    66      6  3.8  DFFARX1_RVT    rptr_empty/rbin_reg_4_/QN  
     63     261    60     16  4.6  INVX1_RVT      rptr_empty/g6225/Y         
      0     261     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A2[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 230: MET (612 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->A2[4]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     800           50     
                                              
             Setup:-     -81                  
       Uncertainty:-       8                  
     Required Time:=     873                  
      Launch Clock:-      50                  
         Data Path:-     211                  
             Slack:=     612                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -      50    50     52    -  (arrival)      rptr_empty/rbin_reg_4_/CLK 
    148     198    66      6  3.8  DFFARX1_RVT    rptr_empty/rbin_reg_4_/QN  
     63     261    60     16  4.6  INVX1_RVT      rptr_empty/g6225/Y         
      0     261     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A2[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 231: MET (612 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->A2[4]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     800           50     
                                              
             Setup:-     -81                  
       Uncertainty:-       8                  
     Required Time:=     873                  
      Launch Clock:-      50                  
         Data Path:-     211                  
             Slack:=     612                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -      50    50     52    -  (arrival)      rptr_empty/rbin_reg_4_/CLK 
    148     198    66      6  3.8  DFFARX1_RVT    rptr_empty/rbin_reg_4_/QN  
     63     261    60     16  4.6  INVX1_RVT      rptr_empty/g6225/Y         
      0     261     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A2[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 232: MET (612 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->A2[4]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     800           50     
                                              
             Setup:-     -81                  
       Uncertainty:-       8                  
     Required Time:=     873                  
      Launch Clock:-      50                  
         Data Path:-     211                  
             Slack:=     612                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -      50    50     52    -  (arrival)      rptr_empty/rbin_reg_4_/CLK 
    148     198    66      6  3.8  DFFARX1_RVT    rptr_empty/rbin_reg_4_/QN  
     63     261    60     16  4.6  INVX1_RVT      rptr_empty/g6225/Y         
      0     261     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A2[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 233: MET (612 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->A2[4]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     800           50     
                                              
             Setup:-     -81                  
       Uncertainty:-       8                  
     Required Time:=     873                  
      Launch Clock:-      50                  
         Data Path:-     211                  
             Slack:=     612                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -      50    50     52    -  (arrival)      rptr_empty/rbin_reg_4_/CLK 
    148     198    66      6  3.8  DFFARX1_RVT    rptr_empty/rbin_reg_4_/QN  
     63     261    60     16  4.6  INVX1_RVT      rptr_empty/g6225/Y         
      0     261     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A2[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 234: MET (612 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->A2[4]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     800           50     
                                              
             Setup:-     -81                  
       Uncertainty:-       8                  
     Required Time:=     873                  
      Launch Clock:-      50                  
         Data Path:-     211                  
             Slack:=     612                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -      50    50     52    -  (arrival)      rptr_empty/rbin_reg_4_/CLK 
    148     198    66      6  3.8  DFFARX1_RVT    rptr_empty/rbin_reg_4_/QN  
     63     261    60     16  4.6  INVX1_RVT      rptr_empty/g6225/Y         
      0     261     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A2[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 235: MET (612 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->A2[4]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     800           50     
                                              
             Setup:-     -81                  
       Uncertainty:-       8                  
     Required Time:=     873                  
      Launch Clock:-      50                  
         Data Path:-     211                  
             Slack:=     612                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -      50    50     52    -  (arrival)      rptr_empty/rbin_reg_4_/CLK 
    148     198    66      6  3.8  DFFARX1_RVT    rptr_empty/rbin_reg_4_/QN  
     63     261    60     16  4.6  INVX1_RVT      rptr_empty/g6225/Y         
      0     261     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A2[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 236: MET (612 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->A2[4]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_4_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/A2[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     800           50     
                                              
             Setup:-     -81                  
       Uncertainty:-       8                  
     Required Time:=     873                  
      Launch Clock:-      50                  
         Data Path:-     211                  
             Slack:=     612                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -      50    50     52    -  (arrival)      rptr_empty/rbin_reg_4_/CLK 
    148     198    66      6  3.8  DFFARX1_RVT    rptr_empty/rbin_reg_4_/QN  
     63     261    60     16  4.6  INVX1_RVT      rptr_empty/g6225/Y         
      0     261     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A2[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 237: MET (631 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->A2[2]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     800           50     
                                              
             Setup:-     -87                  
       Uncertainty:-       8                  
     Required Time:=     879                  
      Launch Clock:-      50                  
         Data Path:-     198                  
             Slack:=     631                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -      50    50     52    -  (arrival)      rptr_empty/rbin_reg_2_/CLK 
    152     202    69      6  4.2  DFFARX1_RVT    rptr_empty/rbin_reg_2_/QN  
     47     248    47     14  4.6  INVX2_RVT      rptr_empty/g6082/Y         
      0     248     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A2[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 238: MET (631 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->A2[2]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     800           50     
                                              
             Setup:-     -87                  
       Uncertainty:-       8                  
     Required Time:=     879                  
      Launch Clock:-      50                  
         Data Path:-     198                  
             Slack:=     631                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -      50    50     52    -  (arrival)      rptr_empty/rbin_reg_2_/CLK 
    152     202    69      6  4.2  DFFARX1_RVT    rptr_empty/rbin_reg_2_/QN  
     47     248    47     14  4.6  INVX2_RVT      rptr_empty/g6082/Y         
      0     248     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A2[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 239: MET (631 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->A2[2]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     800           50     
                                              
             Setup:-     -87                  
       Uncertainty:-       8                  
     Required Time:=     879                  
      Launch Clock:-      50                  
         Data Path:-     198                  
             Slack:=     631                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -      50    50     52    -  (arrival)      rptr_empty/rbin_reg_2_/CLK 
    152     202    69      6  4.2  DFFARX1_RVT    rptr_empty/rbin_reg_2_/QN  
     47     248    47     14  4.6  INVX2_RVT      rptr_empty/g6082/Y         
      0     248     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A2[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 240: MET (631 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->A2[2]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     800           50     
                                              
             Setup:-     -87                  
       Uncertainty:-       8                  
     Required Time:=     879                  
      Launch Clock:-      50                  
         Data Path:-     198                  
             Slack:=     631                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -      50    50     52    -  (arrival)      rptr_empty/rbin_reg_2_/CLK 
    152     202    69      6  4.2  DFFARX1_RVT    rptr_empty/rbin_reg_2_/QN  
     47     248    47     14  4.6  INVX2_RVT      rptr_empty/g6082/Y         
      0     248     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A2[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 241: MET (631 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->A2[2]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     800           50     
                                              
             Setup:-     -87                  
       Uncertainty:-       8                  
     Required Time:=     879                  
      Launch Clock:-      50                  
         Data Path:-     198                  
             Slack:=     631                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -      50    50     52    -  (arrival)      rptr_empty/rbin_reg_2_/CLK 
    152     202    69      6  4.2  DFFARX1_RVT    rptr_empty/rbin_reg_2_/QN  
     47     248    47     14  4.6  INVX2_RVT      rptr_empty/g6082/Y         
      0     248     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A2[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 242: MET (631 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->A2[2]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     800           50     
                                              
             Setup:-     -87                  
       Uncertainty:-       8                  
     Required Time:=     879                  
      Launch Clock:-      50                  
         Data Path:-     198                  
             Slack:=     631                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -      50    50     52    -  (arrival)      rptr_empty/rbin_reg_2_/CLK 
    152     202    69      6  4.2  DFFARX1_RVT    rptr_empty/rbin_reg_2_/QN  
     47     248    47     14  4.6  INVX2_RVT      rptr_empty/g6082/Y         
      0     248     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A2[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 243: MET (631 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->A2[2]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     800           50     
                                              
             Setup:-     -87                  
       Uncertainty:-       8                  
     Required Time:=     879                  
      Launch Clock:-      50                  
         Data Path:-     198                  
             Slack:=     631                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -      50    50     52    -  (arrival)      rptr_empty/rbin_reg_2_/CLK 
    152     202    69      6  4.2  DFFARX1_RVT    rptr_empty/rbin_reg_2_/QN  
     47     248    47     14  4.6  INVX2_RVT      rptr_empty/g6082/Y         
      0     248     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A2[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 244: MET (631 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->A2[2]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_2_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/A2[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     800           50     
                                              
             Setup:-     -87                  
       Uncertainty:-       8                  
     Required Time:=     879                  
      Launch Clock:-      50                  
         Data Path:-     198                  
             Slack:=     631                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -      50    50     52    -  (arrival)      rptr_empty/rbin_reg_2_/CLK 
    152     202    69      6  4.2  DFFARX1_RVT    rptr_empty/rbin_reg_2_/QN  
     47     248    47     14  4.6  INVX2_RVT      rptr_empty/g6082/Y         
      0     248     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A2[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 245: MET (636 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->A2[3]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     800           50     
                                              
             Setup:-     -86                  
       Uncertainty:-       8                  
     Required Time:=     878                  
      Launch Clock:-      50                  
         Data Path:-     192                  
             Slack:=     636                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -      50    50     52    -  (arrival)      rptr_empty/rbin_reg_3_/CLK 
    140     190    58      4  2.9  DFFARX1_RVT    rptr_empty/rbin_reg_3_/QN  
     51     242    49     12  3.3  INVX1_RVT      rptr_empty/g65/Y           
      0     242     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A2[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 246: MET (636 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->A2[3]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     800           50     
                                              
             Setup:-     -86                  
       Uncertainty:-       8                  
     Required Time:=     878                  
      Launch Clock:-      50                  
         Data Path:-     192                  
             Slack:=     636                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -      50    50     52    -  (arrival)      rptr_empty/rbin_reg_3_/CLK 
    140     190    58      4  2.9  DFFARX1_RVT    rptr_empty/rbin_reg_3_/QN  
     51     242    49     12  3.3  INVX1_RVT      rptr_empty/g65/Y           
      0     242     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A2[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 247: MET (636 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->A2[3]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     800           50     
                                              
             Setup:-     -86                  
       Uncertainty:-       8                  
     Required Time:=     878                  
      Launch Clock:-      50                  
         Data Path:-     192                  
             Slack:=     636                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -      50    50     52    -  (arrival)      rptr_empty/rbin_reg_3_/CLK 
    140     190    58      4  2.9  DFFARX1_RVT    rptr_empty/rbin_reg_3_/QN  
     51     242    49     12  3.3  INVX1_RVT      rptr_empty/g65/Y           
      0     242     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A2[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 248: MET (636 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->A2[3]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     800           50     
                                              
             Setup:-     -86                  
       Uncertainty:-       8                  
     Required Time:=     878                  
      Launch Clock:-      50                  
         Data Path:-     192                  
             Slack:=     636                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -      50    50     52    -  (arrival)      rptr_empty/rbin_reg_3_/CLK 
    140     190    58      4  2.9  DFFARX1_RVT    rptr_empty/rbin_reg_3_/QN  
     51     242    49     12  3.3  INVX1_RVT      rptr_empty/g65/Y           
      0     242     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A2[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 249: MET (636 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->A2[3]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     800           50     
                                              
             Setup:-     -86                  
       Uncertainty:-       8                  
     Required Time:=     878                  
      Launch Clock:-      50                  
         Data Path:-     192                  
             Slack:=     636                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -      50    50     52    -  (arrival)      rptr_empty/rbin_reg_3_/CLK 
    140     190    58      4  2.9  DFFARX1_RVT    rptr_empty/rbin_reg_3_/QN  
     51     242    49     12  3.3  INVX1_RVT      rptr_empty/g65/Y           
      0     242     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A2[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 250: MET (636 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->A2[3]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     800           50     
                                              
             Setup:-     -86                  
       Uncertainty:-       8                  
     Required Time:=     878                  
      Launch Clock:-      50                  
         Data Path:-     192                  
             Slack:=     636                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -      50    50     52    -  (arrival)      rptr_empty/rbin_reg_3_/CLK 
    140     190    58      4  2.9  DFFARX1_RVT    rptr_empty/rbin_reg_3_/QN  
     51     242    49     12  3.3  INVX1_RVT      rptr_empty/g65/Y           
      0     242     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A2[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 251: MET (636 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->A2[3]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     800           50     
                                              
             Setup:-     -86                  
       Uncertainty:-       8                  
     Required Time:=     878                  
      Launch Clock:-      50                  
         Data Path:-     192                  
             Slack:=     636                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -      50    50     52    -  (arrival)      rptr_empty/rbin_reg_3_/CLK 
    140     190    58      4  2.9  DFFARX1_RVT    rptr_empty/rbin_reg_3_/QN  
     51     242    49     12  3.3  INVX1_RVT      rptr_empty/g65/Y           
      0     242     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A2[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 252: MET (636 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->A2[3]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_3_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/A2[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     800           50     
                                              
             Setup:-     -86                  
       Uncertainty:-       8                  
     Required Time:=     878                  
      Launch Clock:-      50                  
         Data Path:-     192                  
             Slack:=     636                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -      50    50     52    -  (arrival)      rptr_empty/rbin_reg_3_/CLK 
    140     190    58      4  2.9  DFFARX1_RVT    rptr_empty/rbin_reg_3_/QN  
     51     242    49     12  3.3  INVX1_RVT      rptr_empty/g65/Y           
      0     242     -     12    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A2[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 253: MET (637 ps) Setup Check with Pin fifomem/genblk1_7__U/CE2->A2[5]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_7__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     800           50     
                                              
             Setup:-     -85                  
       Uncertainty:-       8                  
     Required Time:=     877                  
      Launch Clock:-      50                  
         Data Path:-     190                  
             Slack:=     637                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -      50    50     52    -  (arrival)      rptr_empty/rbin_reg_5_/CLK 
    137     187    54      4  2.5  DFFARX1_RVT    rptr_empty/rbin_reg_5_/QN  
     53     240    50     13  3.8  INVX1_RVT      rptr_empty/g5927/Y         
      0     240     -     13    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A2[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 254: MET (637 ps) Setup Check with Pin fifomem/genblk1_6__U/CE2->A2[5]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_6__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     800           50     
                                              
             Setup:-     -85                  
       Uncertainty:-       8                  
     Required Time:=     877                  
      Launch Clock:-      50                  
         Data Path:-     190                  
             Slack:=     637                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -      50    50     52    -  (arrival)      rptr_empty/rbin_reg_5_/CLK 
    137     187    54      4  2.5  DFFARX1_RVT    rptr_empty/rbin_reg_5_/QN  
     53     240    50     13  3.8  INVX1_RVT      rptr_empty/g5927/Y         
      0     240     -     13    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A2[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 255: MET (637 ps) Setup Check with Pin fifomem/genblk1_5__U/CE2->A2[5]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_5__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     800           50     
                                              
             Setup:-     -85                  
       Uncertainty:-       8                  
     Required Time:=     877                  
      Launch Clock:-      50                  
         Data Path:-     190                  
             Slack:=     637                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -      50    50     52    -  (arrival)      rptr_empty/rbin_reg_5_/CLK 
    137     187    54      4  2.5  DFFARX1_RVT    rptr_empty/rbin_reg_5_/QN  
     53     240    50     13  3.8  INVX1_RVT      rptr_empty/g5927/Y         
      0     240     -     13    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A2[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 256: MET (637 ps) Setup Check with Pin fifomem/genblk1_4__U/CE2->A2[5]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_4__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     800           50     
                                              
             Setup:-     -85                  
       Uncertainty:-       8                  
     Required Time:=     877                  
      Launch Clock:-      50                  
         Data Path:-     190                  
             Slack:=     637                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -      50    50     52    -  (arrival)      rptr_empty/rbin_reg_5_/CLK 
    137     187    54      4  2.5  DFFARX1_RVT    rptr_empty/rbin_reg_5_/QN  
     53     240    50     13  3.8  INVX1_RVT      rptr_empty/g5927/Y         
      0     240     -     13    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A2[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 257: MET (637 ps) Setup Check with Pin fifomem/genblk1_3__U/CE2->A2[5]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_3__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     800           50     
                                              
             Setup:-     -85                  
       Uncertainty:-       8                  
     Required Time:=     877                  
      Launch Clock:-      50                  
         Data Path:-     190                  
             Slack:=     637                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -      50    50     52    -  (arrival)      rptr_empty/rbin_reg_5_/CLK 
    137     187    54      4  2.5  DFFARX1_RVT    rptr_empty/rbin_reg_5_/QN  
     53     240    50     13  3.8  INVX1_RVT      rptr_empty/g5927/Y         
      0     240     -     13    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A2[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 258: MET (637 ps) Setup Check with Pin fifomem/genblk1_2__U/CE2->A2[5]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_2__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     800           50     
                                              
             Setup:-     -85                  
       Uncertainty:-       8                  
     Required Time:=     877                  
      Launch Clock:-      50                  
         Data Path:-     190                  
             Slack:=     637                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -      50    50     52    -  (arrival)      rptr_empty/rbin_reg_5_/CLK 
    137     187    54      4  2.5  DFFARX1_RVT    rptr_empty/rbin_reg_5_/QN  
     53     240    50     13  3.8  INVX1_RVT      rptr_empty/g5927/Y         
      0     240     -     13    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A2[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 259: MET (637 ps) Setup Check with Pin fifomem/genblk1_1__U/CE2->A2[5]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_1__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     800           50     
                                              
             Setup:-     -85                  
       Uncertainty:-       8                  
     Required Time:=     877                  
      Launch Clock:-      50                  
         Data Path:-     190                  
             Slack:=     637                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -      50    50     52    -  (arrival)      rptr_empty/rbin_reg_5_/CLK 
    137     187    54      4  2.5  DFFARX1_RVT    rptr_empty/rbin_reg_5_/QN  
     53     240    50     13  3.8  INVX1_RVT      rptr_empty/g5927/Y         
      0     240     -     13    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A2[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 260: MET (637 ps) Setup Check with Pin fifomem/genblk1_0__U/CE2->A2[5]
          Group: rclk
     Startpoint: (R) rptr_empty/rbin_reg_5_/CLK
          Clock: (R) rclk
       Endpoint: (R) fifomem/genblk1_0__U/A2[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+     750            0     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     800           50     
                                              
             Setup:-     -85                  
       Uncertainty:-       8                  
     Required Time:=     877                  
      Launch Clock:-      50                  
         Data Path:-     190                  
             Slack:=     637                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -      50    50     52    -  (arrival)      rptr_empty/rbin_reg_5_/CLK 
    137     187    54      4  2.5  DFFARX1_RVT    rptr_empty/rbin_reg_5_/QN  
     53     240    50     13  3.8  INVX1_RVT      rptr_empty/g5927/Y         
      0     240     -     13    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A2[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 261: MET (706 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->A1[2]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850            0     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900           50     
                                              
             Setup:-     -78                  
       Uncertainty:-       8                  
     Required Time:=     970                  
      Launch Clock:-      50                  
         Data Path:-     214                  
             Slack:=     706                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -      50    50     52    -  (arrival)      wptr_full/wbin_reg_2_/CLK  
    214     264    67     16  5.4  DFFARX1_RVT    wptr_full/wbin_reg_2_/Q    
      0     264     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 262: MET (706 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->A1[2]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850            0     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900           50     
                                              
             Setup:-     -78                  
       Uncertainty:-       8                  
     Required Time:=     970                  
      Launch Clock:-      50                  
         Data Path:-     214                  
             Slack:=     706                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -      50    50     52    -  (arrival)      wptr_full/wbin_reg_2_/CLK  
    214     264    67     16  5.4  DFFARX1_RVT    wptr_full/wbin_reg_2_/Q    
      0     264     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 263: MET (706 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->A1[2]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850            0     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900           50     
                                              
             Setup:-     -78                  
       Uncertainty:-       8                  
     Required Time:=     970                  
      Launch Clock:-      50                  
         Data Path:-     214                  
             Slack:=     706                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -      50    50     52    -  (arrival)      wptr_full/wbin_reg_2_/CLK  
    214     264    67     16  5.4  DFFARX1_RVT    wptr_full/wbin_reg_2_/Q    
      0     264     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 264: MET (706 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->A1[2]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850            0     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900           50     
                                              
             Setup:-     -78                  
       Uncertainty:-       8                  
     Required Time:=     970                  
      Launch Clock:-      50                  
         Data Path:-     214                  
             Slack:=     706                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -      50    50     52    -  (arrival)      wptr_full/wbin_reg_2_/CLK  
    214     264    67     16  5.4  DFFARX1_RVT    wptr_full/wbin_reg_2_/Q    
      0     264     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 265: MET (706 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->A1[2]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850            0     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900           50     
                                              
             Setup:-     -78                  
       Uncertainty:-       8                  
     Required Time:=     970                  
      Launch Clock:-      50                  
         Data Path:-     214                  
             Slack:=     706                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -      50    50     52    -  (arrival)      wptr_full/wbin_reg_2_/CLK  
    214     264    67     16  5.4  DFFARX1_RVT    wptr_full/wbin_reg_2_/Q    
      0     264     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 266: MET (706 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->A1[2]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850            0     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900           50     
                                              
             Setup:-     -78                  
       Uncertainty:-       8                  
     Required Time:=     970                  
      Launch Clock:-      50                  
         Data Path:-     214                  
             Slack:=     706                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -      50    50     52    -  (arrival)      wptr_full/wbin_reg_2_/CLK  
    214     264    67     16  5.4  DFFARX1_RVT    wptr_full/wbin_reg_2_/Q    
      0     264     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 267: MET (706 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->A1[2]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850            0     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900           50     
                                              
             Setup:-     -78                  
       Uncertainty:-       8                  
     Required Time:=     970                  
      Launch Clock:-      50                  
         Data Path:-     214                  
             Slack:=     706                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -      50    50     52    -  (arrival)      wptr_full/wbin_reg_2_/CLK  
    214     264    67     16  5.4  DFFARX1_RVT    wptr_full/wbin_reg_2_/Q    
      0     264     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 268: MET (706 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->A1[2]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_2_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/A1[2]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850            0     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900           50     
                                              
             Setup:-     -78                  
       Uncertainty:-       8                  
     Required Time:=     970                  
      Launch Clock:-      50                  
         Data Path:-     214                  
             Slack:=     706                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -      50    50     52    -  (arrival)      wptr_full/wbin_reg_2_/CLK  
    214     264    67     16  5.4  DFFARX1_RVT    wptr_full/wbin_reg_2_/Q    
      0     264     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A1[2] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 269: MET (708 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->A1[4]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850            0     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900           50     
                                              
             Setup:-     -78                  
       Uncertainty:-       8                  
     Required Time:=     970                  
      Launch Clock:-      50                  
         Data Path:-     212                  
             Slack:=     708                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -      50    50     52    -  (arrival)      wptr_full/wbin_reg_4_/CLK  
    212     262    65     17  5.2  DFFARX1_RVT    wptr_full/wbin_reg_4_/Q    
      0     262     -     17    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 270: MET (708 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->A1[4]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850            0     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900           50     
                                              
             Setup:-     -78                  
       Uncertainty:-       8                  
     Required Time:=     970                  
      Launch Clock:-      50                  
         Data Path:-     212                  
             Slack:=     708                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -      50    50     52    -  (arrival)      wptr_full/wbin_reg_4_/CLK  
    212     262    65     17  5.2  DFFARX1_RVT    wptr_full/wbin_reg_4_/Q    
      0     262     -     17    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 271: MET (708 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->A1[4]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850            0     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900           50     
                                              
             Setup:-     -78                  
       Uncertainty:-       8                  
     Required Time:=     970                  
      Launch Clock:-      50                  
         Data Path:-     212                  
             Slack:=     708                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -      50    50     52    -  (arrival)      wptr_full/wbin_reg_4_/CLK  
    212     262    65     17  5.2  DFFARX1_RVT    wptr_full/wbin_reg_4_/Q    
      0     262     -     17    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 272: MET (708 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->A1[4]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850            0     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900           50     
                                              
             Setup:-     -78                  
       Uncertainty:-       8                  
     Required Time:=     970                  
      Launch Clock:-      50                  
         Data Path:-     212                  
             Slack:=     708                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -      50    50     52    -  (arrival)      wptr_full/wbin_reg_4_/CLK  
    212     262    65     17  5.2  DFFARX1_RVT    wptr_full/wbin_reg_4_/Q    
      0     262     -     17    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 273: MET (708 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->A1[4]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850            0     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900           50     
                                              
             Setup:-     -78                  
       Uncertainty:-       8                  
     Required Time:=     970                  
      Launch Clock:-      50                  
         Data Path:-     212                  
             Slack:=     708                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -      50    50     52    -  (arrival)      wptr_full/wbin_reg_4_/CLK  
    212     262    65     17  5.2  DFFARX1_RVT    wptr_full/wbin_reg_4_/Q    
      0     262     -     17    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 274: MET (708 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->A1[4]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850            0     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900           50     
                                              
             Setup:-     -78                  
       Uncertainty:-       8                  
     Required Time:=     970                  
      Launch Clock:-      50                  
         Data Path:-     212                  
             Slack:=     708                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -      50    50     52    -  (arrival)      wptr_full/wbin_reg_4_/CLK  
    212     262    65     17  5.2  DFFARX1_RVT    wptr_full/wbin_reg_4_/Q    
      0     262     -     17    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 275: MET (708 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->A1[4]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850            0     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900           50     
                                              
             Setup:-     -78                  
       Uncertainty:-       8                  
     Required Time:=     970                  
      Launch Clock:-      50                  
         Data Path:-     212                  
             Slack:=     708                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -      50    50     52    -  (arrival)      wptr_full/wbin_reg_4_/CLK  
    212     262    65     17  5.2  DFFARX1_RVT    wptr_full/wbin_reg_4_/Q    
      0     262     -     17    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 276: MET (708 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->A1[4]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_4_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/A1[4]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850            0     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900           50     
                                              
             Setup:-     -78                  
       Uncertainty:-       8                  
     Required Time:=     970                  
      Launch Clock:-      50                  
         Data Path:-     212                  
             Slack:=     708                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -      50    50     52    -  (arrival)      wptr_full/wbin_reg_4_/CLK  
    212     262    65     17  5.2  DFFARX1_RVT    wptr_full/wbin_reg_4_/Q    
      0     262     -     17    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A1[4] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 277: MET (709 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->A1[5]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850            0     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900           50     
                                              
             Setup:-     -79                  
       Uncertainty:-       8                  
     Required Time:=     971                  
      Launch Clock:-      50                  
         Data Path:-     212                  
             Slack:=     709                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -      50    50     52    -  (arrival)      wptr_full/wbin_reg_5_/CLK  
    212     262    64     16  5.1  DFFARX1_RVT    wptr_full/wbin_reg_5_/Q    
      0     262     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 278: MET (709 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->A1[5]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850            0     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900           50     
                                              
             Setup:-     -79                  
       Uncertainty:-       8                  
     Required Time:=     971                  
      Launch Clock:-      50                  
         Data Path:-     212                  
             Slack:=     709                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -      50    50     52    -  (arrival)      wptr_full/wbin_reg_5_/CLK  
    212     262    64     16  5.1  DFFARX1_RVT    wptr_full/wbin_reg_5_/Q    
      0     262     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 279: MET (709 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->A1[5]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850            0     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900           50     
                                              
             Setup:-     -79                  
       Uncertainty:-       8                  
     Required Time:=     971                  
      Launch Clock:-      50                  
         Data Path:-     212                  
             Slack:=     709                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -      50    50     52    -  (arrival)      wptr_full/wbin_reg_5_/CLK  
    212     262    64     16  5.1  DFFARX1_RVT    wptr_full/wbin_reg_5_/Q    
      0     262     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 280: MET (709 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->A1[5]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850            0     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900           50     
                                              
             Setup:-     -79                  
       Uncertainty:-       8                  
     Required Time:=     971                  
      Launch Clock:-      50                  
         Data Path:-     212                  
             Slack:=     709                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -      50    50     52    -  (arrival)      wptr_full/wbin_reg_5_/CLK  
    212     262    64     16  5.1  DFFARX1_RVT    wptr_full/wbin_reg_5_/Q    
      0     262     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 281: MET (709 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->A1[5]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850            0     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900           50     
                                              
             Setup:-     -79                  
       Uncertainty:-       8                  
     Required Time:=     971                  
      Launch Clock:-      50                  
         Data Path:-     212                  
             Slack:=     709                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -      50    50     52    -  (arrival)      wptr_full/wbin_reg_5_/CLK  
    212     262    64     16  5.1  DFFARX1_RVT    wptr_full/wbin_reg_5_/Q    
      0     262     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 282: MET (709 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->A1[5]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850            0     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900           50     
                                              
             Setup:-     -79                  
       Uncertainty:-       8                  
     Required Time:=     971                  
      Launch Clock:-      50                  
         Data Path:-     212                  
             Slack:=     709                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -      50    50     52    -  (arrival)      wptr_full/wbin_reg_5_/CLK  
    212     262    64     16  5.1  DFFARX1_RVT    wptr_full/wbin_reg_5_/Q    
      0     262     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 283: MET (709 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->A1[5]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850            0     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900           50     
                                              
             Setup:-     -79                  
       Uncertainty:-       8                  
     Required Time:=     971                  
      Launch Clock:-      50                  
         Data Path:-     212                  
             Slack:=     709                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -      50    50     52    -  (arrival)      wptr_full/wbin_reg_5_/CLK  
    212     262    64     16  5.1  DFFARX1_RVT    wptr_full/wbin_reg_5_/Q    
      0     262     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 284: MET (709 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->A1[5]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_5_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/A1[5]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850            0     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900           50     
                                              
             Setup:-     -79                  
       Uncertainty:-       8                  
     Required Time:=     971                  
      Launch Clock:-      50                  
         Data Path:-     212                  
             Slack:=     709                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -      50    50     52    -  (arrival)      wptr_full/wbin_reg_5_/CLK  
    212     262    64     16  5.1  DFFARX1_RVT    wptr_full/wbin_reg_5_/Q    
      0     262     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A1[5] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 285: MET (711 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->A1[6]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850            0     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900           50     
                                              
             Setup:-     -80                  
       Uncertainty:-       8                  
     Required Time:=     972                  
      Launch Clock:-      50                  
         Data Path:-     211                  
             Slack:=     711                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -      50    50     52    -  (arrival)      wptr_full/wbin_reg_6_/CLK  
    211     261    63     16  4.9  DFFARX1_RVT    wptr_full/wbin_reg_6_/Q    
      0     261     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 286: MET (711 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->A1[6]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850            0     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900           50     
                                              
             Setup:-     -80                  
       Uncertainty:-       8                  
     Required Time:=     972                  
      Launch Clock:-      50                  
         Data Path:-     211                  
             Slack:=     711                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -      50    50     52    -  (arrival)      wptr_full/wbin_reg_6_/CLK  
    211     261    63     16  4.9  DFFARX1_RVT    wptr_full/wbin_reg_6_/Q    
      0     261     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 287: MET (711 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->A1[6]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850            0     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900           50     
                                              
             Setup:-     -80                  
       Uncertainty:-       8                  
     Required Time:=     972                  
      Launch Clock:-      50                  
         Data Path:-     211                  
             Slack:=     711                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -      50    50     52    -  (arrival)      wptr_full/wbin_reg_6_/CLK  
    211     261    63     16  4.9  DFFARX1_RVT    wptr_full/wbin_reg_6_/Q    
      0     261     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 288: MET (711 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->A1[6]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850            0     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900           50     
                                              
             Setup:-     -80                  
       Uncertainty:-       8                  
     Required Time:=     972                  
      Launch Clock:-      50                  
         Data Path:-     211                  
             Slack:=     711                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -      50    50     52    -  (arrival)      wptr_full/wbin_reg_6_/CLK  
    211     261    63     16  4.9  DFFARX1_RVT    wptr_full/wbin_reg_6_/Q    
      0     261     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 289: MET (711 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->A1[6]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850            0     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900           50     
                                              
             Setup:-     -80                  
       Uncertainty:-       8                  
     Required Time:=     972                  
      Launch Clock:-      50                  
         Data Path:-     211                  
             Slack:=     711                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -      50    50     52    -  (arrival)      wptr_full/wbin_reg_6_/CLK  
    211     261    63     16  4.9  DFFARX1_RVT    wptr_full/wbin_reg_6_/Q    
      0     261     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 290: MET (711 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->A1[6]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850            0     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900           50     
                                              
             Setup:-     -80                  
       Uncertainty:-       8                  
     Required Time:=     972                  
      Launch Clock:-      50                  
         Data Path:-     211                  
             Slack:=     711                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -      50    50     52    -  (arrival)      wptr_full/wbin_reg_6_/CLK  
    211     261    63     16  4.9  DFFARX1_RVT    wptr_full/wbin_reg_6_/Q    
      0     261     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 291: MET (711 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->A1[6]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850            0     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900           50     
                                              
             Setup:-     -80                  
       Uncertainty:-       8                  
     Required Time:=     972                  
      Launch Clock:-      50                  
         Data Path:-     211                  
             Slack:=     711                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -      50    50     52    -  (arrival)      wptr_full/wbin_reg_6_/CLK  
    211     261    63     16  4.9  DFFARX1_RVT    wptr_full/wbin_reg_6_/Q    
      0     261     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 292: MET (711 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->A1[6]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_6_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/A1[6]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850            0     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900           50     
                                              
             Setup:-     -80                  
       Uncertainty:-       8                  
     Required Time:=     972                  
      Launch Clock:-      50                  
         Data Path:-     211                  
             Slack:=     711                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -      50    50     52    -  (arrival)      wptr_full/wbin_reg_6_/CLK  
    211     261    63     16  4.9  DFFARX1_RVT    wptr_full/wbin_reg_6_/Q    
      0     261     -     16    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A1[6] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 293: MET (721 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->A1[3]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850            0     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900           50     
                                              
             Setup:-     -84                  
       Uncertainty:-       8                  
     Required Time:=     976                  
      Launch Clock:-      50                  
         Data Path:-     204                  
             Slack:=     721                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -      50    50     52    -  (arrival)      wptr_full/wbin_reg_3_/CLK  
    204     254    55     13  3.8  DFFARX1_RVT    wptr_full/wbin_reg_3_/Q    
      0     254     -     13    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 294: MET (721 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->A1[3]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850            0     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900           50     
                                              
             Setup:-     -84                  
       Uncertainty:-       8                  
     Required Time:=     976                  
      Launch Clock:-      50                  
         Data Path:-     204                  
             Slack:=     721                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -      50    50     52    -  (arrival)      wptr_full/wbin_reg_3_/CLK  
    204     254    55     13  3.8  DFFARX1_RVT    wptr_full/wbin_reg_3_/Q    
      0     254     -     13    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 295: MET (721 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->A1[3]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850            0     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900           50     
                                              
             Setup:-     -84                  
       Uncertainty:-       8                  
     Required Time:=     976                  
      Launch Clock:-      50                  
         Data Path:-     204                  
             Slack:=     721                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -      50    50     52    -  (arrival)      wptr_full/wbin_reg_3_/CLK  
    204     254    55     13  3.8  DFFARX1_RVT    wptr_full/wbin_reg_3_/Q    
      0     254     -     13    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 296: MET (721 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->A1[3]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850            0     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900           50     
                                              
             Setup:-     -84                  
       Uncertainty:-       8                  
     Required Time:=     976                  
      Launch Clock:-      50                  
         Data Path:-     204                  
             Slack:=     721                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -      50    50     52    -  (arrival)      wptr_full/wbin_reg_3_/CLK  
    204     254    55     13  3.8  DFFARX1_RVT    wptr_full/wbin_reg_3_/Q    
      0     254     -     13    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 297: MET (721 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->A1[3]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850            0     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900           50     
                                              
             Setup:-     -84                  
       Uncertainty:-       8                  
     Required Time:=     976                  
      Launch Clock:-      50                  
         Data Path:-     204                  
             Slack:=     721                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -      50    50     52    -  (arrival)      wptr_full/wbin_reg_3_/CLK  
    204     254    55     13  3.8  DFFARX1_RVT    wptr_full/wbin_reg_3_/Q    
      0     254     -     13    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 298: MET (721 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->A1[3]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850            0     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900           50     
                                              
             Setup:-     -84                  
       Uncertainty:-       8                  
     Required Time:=     976                  
      Launch Clock:-      50                  
         Data Path:-     204                  
             Slack:=     721                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -      50    50     52    -  (arrival)      wptr_full/wbin_reg_3_/CLK  
    204     254    55     13  3.8  DFFARX1_RVT    wptr_full/wbin_reg_3_/Q    
      0     254     -     13    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 299: MET (721 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->A1[3]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850            0     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900           50     
                                              
             Setup:-     -84                  
       Uncertainty:-       8                  
     Required Time:=     976                  
      Launch Clock:-      50                  
         Data Path:-     204                  
             Slack:=     721                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -      50    50     52    -  (arrival)      wptr_full/wbin_reg_3_/CLK  
    204     254    55     13  3.8  DFFARX1_RVT    wptr_full/wbin_reg_3_/Q    
      0     254     -     13    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 300: MET (721 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->A1[3]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_3_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/A1[3]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850            0     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900           50     
                                              
             Setup:-     -84                  
       Uncertainty:-       8                  
     Required Time:=     976                  
      Launch Clock:-      50                  
         Data Path:-     204                  
             Slack:=     721                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -      50    50     52    -  (arrival)      wptr_full/wbin_reg_3_/CLK  
    204     254    55     13  3.8  DFFARX1_RVT    wptr_full/wbin_reg_3_/Q    
      0     254     -     13    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A1[3] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 301: MET (723 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->A1[0]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850            0     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900           50     
                                              
             Setup:-     -84                  
       Uncertainty:-       8                  
     Required Time:=     976                  
      Launch Clock:-      50                  
         Data Path:-     203                  
             Slack:=     723                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -      50    50     52    -  (arrival)      wptr_full/wbin_reg_0_/CLK  
    203     253    53     11  3.6  DFFARX1_RVT    wptr_full/wbin_reg_0_/Q    
      0     253     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 302: MET (723 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->A1[0]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850            0     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900           50     
                                              
             Setup:-     -84                  
       Uncertainty:-       8                  
     Required Time:=     976                  
      Launch Clock:-      50                  
         Data Path:-     203                  
             Slack:=     723                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -      50    50     52    -  (arrival)      wptr_full/wbin_reg_0_/CLK  
    203     253    53     11  3.6  DFFARX1_RVT    wptr_full/wbin_reg_0_/Q    
      0     253     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 303: MET (723 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->A1[0]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850            0     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900           50     
                                              
             Setup:-     -84                  
       Uncertainty:-       8                  
     Required Time:=     976                  
      Launch Clock:-      50                  
         Data Path:-     203                  
             Slack:=     723                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -      50    50     52    -  (arrival)      wptr_full/wbin_reg_0_/CLK  
    203     253    53     11  3.6  DFFARX1_RVT    wptr_full/wbin_reg_0_/Q    
      0     253     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 304: MET (723 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->A1[0]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850            0     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900           50     
                                              
             Setup:-     -84                  
       Uncertainty:-       8                  
     Required Time:=     976                  
      Launch Clock:-      50                  
         Data Path:-     203                  
             Slack:=     723                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -      50    50     52    -  (arrival)      wptr_full/wbin_reg_0_/CLK  
    203     253    53     11  3.6  DFFARX1_RVT    wptr_full/wbin_reg_0_/Q    
      0     253     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 305: MET (723 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->A1[0]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850            0     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900           50     
                                              
             Setup:-     -84                  
       Uncertainty:-       8                  
     Required Time:=     976                  
      Launch Clock:-      50                  
         Data Path:-     203                  
             Slack:=     723                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -      50    50     52    -  (arrival)      wptr_full/wbin_reg_0_/CLK  
    203     253    53     11  3.6  DFFARX1_RVT    wptr_full/wbin_reg_0_/Q    
      0     253     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 306: MET (723 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->A1[0]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850            0     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900           50     
                                              
             Setup:-     -84                  
       Uncertainty:-       8                  
     Required Time:=     976                  
      Launch Clock:-      50                  
         Data Path:-     203                  
             Slack:=     723                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -      50    50     52    -  (arrival)      wptr_full/wbin_reg_0_/CLK  
    203     253    53     11  3.6  DFFARX1_RVT    wptr_full/wbin_reg_0_/Q    
      0     253     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 307: MET (723 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->A1[0]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850            0     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900           50     
                                              
             Setup:-     -84                  
       Uncertainty:-       8                  
     Required Time:=     976                  
      Launch Clock:-      50                  
         Data Path:-     203                  
             Slack:=     723                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -      50    50     52    -  (arrival)      wptr_full/wbin_reg_0_/CLK  
    203     253    53     11  3.6  DFFARX1_RVT    wptr_full/wbin_reg_0_/Q    
      0     253     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 308: MET (723 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->A1[0]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_0_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/A1[0]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850            0     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900           50     
                                              
             Setup:-     -84                  
       Uncertainty:-       8                  
     Required Time:=     976                  
      Launch Clock:-      50                  
         Data Path:-     203                  
             Slack:=     723                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -      50    50     52    -  (arrival)      wptr_full/wbin_reg_0_/CLK  
    203     253    53     11  3.6  DFFARX1_RVT    wptr_full/wbin_reg_0_/Q    
      0     253     -     11    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A1[0] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 309: MET (741 ps) Setup Check with Pin fifomem/genblk1_7__U/CE1->A1[1]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_7__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850            0     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900           50     
                                              
             Setup:-     -89                  
       Uncertainty:-       8                  
     Required Time:=     981                  
      Launch Clock:-      50                  
         Data Path:-     190                  
             Slack:=     741                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -      50    50     52    -  (arrival)      wptr_full/wbin_reg_1_/CLK  
    147     197    60      8  5.2  DFFARX2_RVT    wptr_full/wbin_reg_1_/QN   
     44     240    43     14  4.5  INVX2_RVT      wptr_full/g7929/Y          
      0     240     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_7__U/A1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 310: MET (741 ps) Setup Check with Pin fifomem/genblk1_6__U/CE1->A1[1]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_6__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850            0     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900           50     
                                              
             Setup:-     -89                  
       Uncertainty:-       8                  
     Required Time:=     981                  
      Launch Clock:-      50                  
         Data Path:-     190                  
             Slack:=     741                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -      50    50     52    -  (arrival)      wptr_full/wbin_reg_1_/CLK  
    147     197    60      8  5.2  DFFARX2_RVT    wptr_full/wbin_reg_1_/QN   
     44     240    43     14  4.5  INVX2_RVT      wptr_full/g7929/Y          
      0     240     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_6__U/A1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 311: MET (741 ps) Setup Check with Pin fifomem/genblk1_5__U/CE1->A1[1]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_5__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850            0     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900           50     
                                              
             Setup:-     -89                  
       Uncertainty:-       8                  
     Required Time:=     981                  
      Launch Clock:-      50                  
         Data Path:-     190                  
             Slack:=     741                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -      50    50     52    -  (arrival)      wptr_full/wbin_reg_1_/CLK  
    147     197    60      8  5.2  DFFARX2_RVT    wptr_full/wbin_reg_1_/QN   
     44     240    43     14  4.5  INVX2_RVT      wptr_full/g7929/Y          
      0     240     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_5__U/A1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 312: MET (741 ps) Setup Check with Pin fifomem/genblk1_4__U/CE1->A1[1]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_4__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850            0     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900           50     
                                              
             Setup:-     -89                  
       Uncertainty:-       8                  
     Required Time:=     981                  
      Launch Clock:-      50                  
         Data Path:-     190                  
             Slack:=     741                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -      50    50     52    -  (arrival)      wptr_full/wbin_reg_1_/CLK  
    147     197    60      8  5.2  DFFARX2_RVT    wptr_full/wbin_reg_1_/QN   
     44     240    43     14  4.5  INVX2_RVT      wptr_full/g7929/Y          
      0     240     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_4__U/A1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 313: MET (741 ps) Setup Check with Pin fifomem/genblk1_3__U/CE1->A1[1]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_3__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850            0     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900           50     
                                              
             Setup:-     -89                  
       Uncertainty:-       8                  
     Required Time:=     981                  
      Launch Clock:-      50                  
         Data Path:-     190                  
             Slack:=     741                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -      50    50     52    -  (arrival)      wptr_full/wbin_reg_1_/CLK  
    147     197    60      8  5.2  DFFARX2_RVT    wptr_full/wbin_reg_1_/QN   
     44     240    43     14  4.5  INVX2_RVT      wptr_full/g7929/Y          
      0     240     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_3__U/A1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 314: MET (741 ps) Setup Check with Pin fifomem/genblk1_2__U/CE1->A1[1]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_2__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850            0     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900           50     
                                              
             Setup:-     -89                  
       Uncertainty:-       8                  
     Required Time:=     981                  
      Launch Clock:-      50                  
         Data Path:-     190                  
             Slack:=     741                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -      50    50     52    -  (arrival)      wptr_full/wbin_reg_1_/CLK  
    147     197    60      8  5.2  DFFARX2_RVT    wptr_full/wbin_reg_1_/QN   
     44     240    43     14  4.5  INVX2_RVT      wptr_full/g7929/Y          
      0     240     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_2__U/A1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 315: MET (741 ps) Setup Check with Pin fifomem/genblk1_1__U/CE1->A1[1]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_1__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850            0     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900           50     
                                              
             Setup:-     -89                  
       Uncertainty:-       8                  
     Required Time:=     981                  
      Launch Clock:-      50                  
         Data Path:-     190                  
             Slack:=     741                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -      50    50     52    -  (arrival)      wptr_full/wbin_reg_1_/CLK  
    147     197    60      8  5.2  DFFARX2_RVT    wptr_full/wbin_reg_1_/QN   
     44     240    43     14  4.5  INVX2_RVT      wptr_full/g7929/Y          
      0     240     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_1__U/A1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved



Path 316: MET (741 ps) Setup Check with Pin fifomem/genblk1_0__U/CE1->A1[1]
          Group: wclk
     Startpoint: (R) wptr_full/wbin_reg_1_/CLK
          Clock: (R) wclk
       Endpoint: (R) fifomem/genblk1_0__U/A1[1]
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+     850            0     
       Src Latency:+       0            0     
       Net Latency:+      50 (I)       50 (I) 
           Arrival:=     900           50     
                                              
             Setup:-     -89                  
       Uncertainty:-       8                  
     Required Time:=     981                  
      Launch Clock:-      50                  
         Data Path:-     190                  
             Slack:=     741                  

#----------------------------------------------------------------------------
# Delay Arrival Trans Fanout Load      Cell             Timing Point         
#  (ps)   (ps)   (ps)        (fF)                                            
#----------------------------------------------------------------------------
      -      50    50     52    -  (arrival)      wptr_full/wbin_reg_1_/CLK  
    147     197    60      8  5.2  DFFARX2_RVT    wptr_full/wbin_reg_1_/QN   
     44     240    43     14  4.5  INVX2_RVT      wptr_full/g7929/Y          
      0     240     -     14    -  SRAMLP2RW128x8 fifomem/genblk1_0__U/A1[1] 
#----------------------------------------------------------------------------

(P) : Instance is preserved

Some unconstrained paths have not been displayed.
Use -unconstrained or set the root attribute 'timing_report_unconstrained' to 'true' to see only these unconstrained paths.

