Library IEEE;
Use IEEE.STD_LOGIC_1164.all;

Entity sist_ent is
	Port(Entradas: in std_logic_vector (3 downto 0);
		Display: out std_logic_vector (6 downto 0));
End sist_ent;
Architecture Behavioral of sist_ent is

Begin
		With Entradas Select
				Display <= "1000000" when "0000",
							  "1111100" when "0001",
							  "0100100" when "0010",
							  "0000110" when "0011",
							  "0010010" when "0100",
							  "0010010" when "0101",
							  "0010010" when "0110",
							  "0010010" when "0111";
							  "1000110" when "1000",
							  "0000110" when "1001",
							  "0000110" when "1010",
							  "0010010" when "1011",
							  "0010010" when "1100",
							  "0010010" when "1101",
							  "0010010" when "1110";
							  "0010010" when "1111";
End Behavioral;