Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Thu Apr 29 00:24:39 2021
| Host         : seal-lambda running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing -max_paths 10 -file ./report/fn1_timing_paths_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
----------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.755ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ZEROS_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.223ns  (logic 4.807ns (58.457%)  route 3.416ns (41.543%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=1 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1170, unset)         0.973     0.973    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ZEROS_DELAY/i_pipe/aclk
    SLICE_X28Y29         FDRE                                         r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ZEROS_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y29         FDRE (Prop_fdre_C_Q)         0.419     1.392 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ZEROS_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/Q
                         net (fo=1, routed)           0.436     1.828    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/zeros_del
    SLICE_X28Y29         LUT3 (Prop_lut3_I2_O)        0.299     2.127 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_3__0/O
                         net (fo=1, routed)           0.737     2.865    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/i_no_versal_es1_workaround.DSP
    SLICE_X20Y30         CARRY4 (Prop_carry4_CYINIT_CO[0])
                                                      0.561     3.426 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[0]
                         net (fo=1, routed)           0.380     3.806    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/B[0]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_B[1]_P[47])
                                                      2.300     6.106 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/P[47]
                         net (fo=7, routed)           1.176     7.281    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/P[0]
    SLICE_X31Y36         LUT3 (Prop_lut3_I1_O)        0.124     7.405 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/RESULT_REG.NORMAL.exp_op[3]_i_7/O
                         net (fo=1, routed)           0.687     8.092    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]
    SLICE_X31Y42         LUT5 (Prop_lut5_I3_O)        0.124     8.216 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op[3]_i_6/O
                         net (fo=1, routed)           0.000     8.216    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op[3]_i_6_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.748 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.748    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]_i_1_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.862 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.862    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[7]_i_1_n_0
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.196 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[10]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.196    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/exp_pre_op[9]
    SLICE_X31Y44         FDRE                                         r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1170, unset)         0.924    10.924    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/aclk
    SLICE_X31Y44         FDRE                                         r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[9]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X31Y44         FDRE (Setup_fdre_C_D)        0.062    10.951    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[9]
  -------------------------------------------------------------------
                         required time                         10.951    
                         arrival time                          -9.196    
  -------------------------------------------------------------------
                         slack                                  1.755    

Slack (MET) :             1.850ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ZEROS_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.128ns  (logic 4.712ns (57.971%)  route 3.416ns (42.029%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=1 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1170, unset)         0.973     0.973    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ZEROS_DELAY/i_pipe/aclk
    SLICE_X28Y29         FDRE                                         r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ZEROS_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y29         FDRE (Prop_fdre_C_Q)         0.419     1.392 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ZEROS_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/Q
                         net (fo=1, routed)           0.436     1.828    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/zeros_del
    SLICE_X28Y29         LUT3 (Prop_lut3_I2_O)        0.299     2.127 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_3__0/O
                         net (fo=1, routed)           0.737     2.865    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/i_no_versal_es1_workaround.DSP
    SLICE_X20Y30         CARRY4 (Prop_carry4_CYINIT_CO[0])
                                                      0.561     3.426 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[0]
                         net (fo=1, routed)           0.380     3.806    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/B[0]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_B[1]_P[47])
                                                      2.300     6.106 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/P[47]
                         net (fo=7, routed)           1.176     7.281    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/P[0]
    SLICE_X31Y36         LUT3 (Prop_lut3_I1_O)        0.124     7.405 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/RESULT_REG.NORMAL.exp_op[3]_i_7/O
                         net (fo=1, routed)           0.687     8.092    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]
    SLICE_X31Y42         LUT5 (Prop_lut5_I3_O)        0.124     8.216 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op[3]_i_6/O
                         net (fo=1, routed)           0.000     8.216    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op[3]_i_6_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.748 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.748    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]_i_1_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.862 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.862    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[7]_i_1_n_0
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.101 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[10]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.101    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/exp_pre_op[10]
    SLICE_X31Y44         FDRE                                         r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1170, unset)         0.924    10.924    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/aclk
    SLICE_X31Y44         FDRE                                         r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[10]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X31Y44         FDRE (Setup_fdre_C_D)        0.062    10.951    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[10]
  -------------------------------------------------------------------
                         required time                         10.951    
                         arrival time                          -9.101    
  -------------------------------------------------------------------
                         slack                                  1.850    

Slack (MET) :             1.866ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ZEROS_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.112ns  (logic 4.696ns (57.888%)  route 3.416ns (42.112%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=1 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1170, unset)         0.973     0.973    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ZEROS_DELAY/i_pipe/aclk
    SLICE_X28Y29         FDRE                                         r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ZEROS_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y29         FDRE (Prop_fdre_C_Q)         0.419     1.392 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ZEROS_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/Q
                         net (fo=1, routed)           0.436     1.828    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/zeros_del
    SLICE_X28Y29         LUT3 (Prop_lut3_I2_O)        0.299     2.127 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_3__0/O
                         net (fo=1, routed)           0.737     2.865    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/i_no_versal_es1_workaround.DSP
    SLICE_X20Y30         CARRY4 (Prop_carry4_CYINIT_CO[0])
                                                      0.561     3.426 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[0]
                         net (fo=1, routed)           0.380     3.806    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/B[0]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_B[1]_P[47])
                                                      2.300     6.106 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/P[47]
                         net (fo=7, routed)           1.176     7.281    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/P[0]
    SLICE_X31Y36         LUT3 (Prop_lut3_I1_O)        0.124     7.405 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/RESULT_REG.NORMAL.exp_op[3]_i_7/O
                         net (fo=1, routed)           0.687     8.092    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]
    SLICE_X31Y42         LUT5 (Prop_lut5_I3_O)        0.124     8.216 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op[3]_i_6/O
                         net (fo=1, routed)           0.000     8.216    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op[3]_i_6_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.748 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.748    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]_i_1_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.862 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.862    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[7]_i_1_n_0
    SLICE_X31Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.085 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[10]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.085    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/exp_pre_op[8]
    SLICE_X31Y44         FDRE                                         r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1170, unset)         0.924    10.924    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/aclk
    SLICE_X31Y44         FDRE                                         r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[8]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X31Y44         FDRE (Setup_fdre_C_D)        0.062    10.951    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[8]
  -------------------------------------------------------------------
                         required time                         10.951    
                         arrival time                          -9.085    
  -------------------------------------------------------------------
                         slack                                  1.866    

Slack (MET) :             1.869ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ZEROS_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.109ns  (logic 4.693ns (57.873%)  route 3.416ns (42.127%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1170, unset)         0.973     0.973    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ZEROS_DELAY/i_pipe/aclk
    SLICE_X28Y29         FDRE                                         r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ZEROS_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y29         FDRE (Prop_fdre_C_Q)         0.419     1.392 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ZEROS_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/Q
                         net (fo=1, routed)           0.436     1.828    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/zeros_del
    SLICE_X28Y29         LUT3 (Prop_lut3_I2_O)        0.299     2.127 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_3__0/O
                         net (fo=1, routed)           0.737     2.865    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/i_no_versal_es1_workaround.DSP
    SLICE_X20Y30         CARRY4 (Prop_carry4_CYINIT_CO[0])
                                                      0.561     3.426 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[0]
                         net (fo=1, routed)           0.380     3.806    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/B[0]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_B[1]_P[47])
                                                      2.300     6.106 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/P[47]
                         net (fo=7, routed)           1.176     7.281    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/P[0]
    SLICE_X31Y36         LUT3 (Prop_lut3_I1_O)        0.124     7.405 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/RESULT_REG.NORMAL.exp_op[3]_i_7/O
                         net (fo=1, routed)           0.687     8.092    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]
    SLICE_X31Y42         LUT5 (Prop_lut5_I3_O)        0.124     8.216 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op[3]_i_6/O
                         net (fo=1, routed)           0.000     8.216    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op[3]_i_6_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.748 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.748    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]_i_1_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.082 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.082    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/exp_pre_op[5]
    SLICE_X31Y43         FDRE                                         r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1170, unset)         0.924    10.924    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/aclk
    SLICE_X31Y43         FDRE                                         r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[5]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X31Y43         FDRE (Setup_fdre_C_D)        0.062    10.951    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[5]
  -------------------------------------------------------------------
                         required time                         10.951    
                         arrival time                          -9.082    
  -------------------------------------------------------------------
                         slack                                  1.869    

Slack (MET) :             1.890ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ZEROS_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.088ns  (logic 4.672ns (57.763%)  route 3.416ns (42.237%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1170, unset)         0.973     0.973    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ZEROS_DELAY/i_pipe/aclk
    SLICE_X28Y29         FDRE                                         r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ZEROS_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y29         FDRE (Prop_fdre_C_Q)         0.419     1.392 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ZEROS_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/Q
                         net (fo=1, routed)           0.436     1.828    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/zeros_del
    SLICE_X28Y29         LUT3 (Prop_lut3_I2_O)        0.299     2.127 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_3__0/O
                         net (fo=1, routed)           0.737     2.865    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/i_no_versal_es1_workaround.DSP
    SLICE_X20Y30         CARRY4 (Prop_carry4_CYINIT_CO[0])
                                                      0.561     3.426 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[0]
                         net (fo=1, routed)           0.380     3.806    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/B[0]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_B[1]_P[47])
                                                      2.300     6.106 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/P[47]
                         net (fo=7, routed)           1.176     7.281    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/P[0]
    SLICE_X31Y36         LUT3 (Prop_lut3_I1_O)        0.124     7.405 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/RESULT_REG.NORMAL.exp_op[3]_i_7/O
                         net (fo=1, routed)           0.687     8.092    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]
    SLICE_X31Y42         LUT5 (Prop_lut5_I3_O)        0.124     8.216 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op[3]_i_6/O
                         net (fo=1, routed)           0.000     8.216    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op[3]_i_6_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.748 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.748    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]_i_1_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.061 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.061    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/exp_pre_op[7]
    SLICE_X31Y43         FDRE                                         r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1170, unset)         0.924    10.924    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/aclk
    SLICE_X31Y43         FDRE                                         r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[7]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X31Y43         FDRE (Setup_fdre_C_D)        0.062    10.951    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[7]
  -------------------------------------------------------------------
                         required time                         10.951    
                         arrival time                          -9.061    
  -------------------------------------------------------------------
                         slack                                  1.890    

Slack (MET) :             1.964ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ZEROS_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.014ns  (logic 4.598ns (57.373%)  route 3.416ns (42.627%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1170, unset)         0.973     0.973    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ZEROS_DELAY/i_pipe/aclk
    SLICE_X28Y29         FDRE                                         r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ZEROS_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y29         FDRE (Prop_fdre_C_Q)         0.419     1.392 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ZEROS_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/Q
                         net (fo=1, routed)           0.436     1.828    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/zeros_del
    SLICE_X28Y29         LUT3 (Prop_lut3_I2_O)        0.299     2.127 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_3__0/O
                         net (fo=1, routed)           0.737     2.865    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/i_no_versal_es1_workaround.DSP
    SLICE_X20Y30         CARRY4 (Prop_carry4_CYINIT_CO[0])
                                                      0.561     3.426 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[0]
                         net (fo=1, routed)           0.380     3.806    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/B[0]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_B[1]_P[47])
                                                      2.300     6.106 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/P[47]
                         net (fo=7, routed)           1.176     7.281    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/P[0]
    SLICE_X31Y36         LUT3 (Prop_lut3_I1_O)        0.124     7.405 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/RESULT_REG.NORMAL.exp_op[3]_i_7/O
                         net (fo=1, routed)           0.687     8.092    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]
    SLICE_X31Y42         LUT5 (Prop_lut5_I3_O)        0.124     8.216 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op[3]_i_6/O
                         net (fo=1, routed)           0.000     8.216    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op[3]_i_6_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.748 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.748    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]_i_1_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.987 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.987    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/exp_pre_op[6]
    SLICE_X31Y43         FDRE                                         r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1170, unset)         0.924    10.924    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/aclk
    SLICE_X31Y43         FDRE                                         r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[6]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X31Y43         FDRE (Setup_fdre_C_D)        0.062    10.951    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[6]
  -------------------------------------------------------------------
                         required time                         10.951    
                         arrival time                          -8.987    
  -------------------------------------------------------------------
                         slack                                  1.964    

Slack (MET) :             1.980ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ZEROS_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.998ns  (logic 4.582ns (57.288%)  route 3.416ns (42.712%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1170, unset)         0.973     0.973    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ZEROS_DELAY/i_pipe/aclk
    SLICE_X28Y29         FDRE                                         r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ZEROS_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y29         FDRE (Prop_fdre_C_Q)         0.419     1.392 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ZEROS_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/Q
                         net (fo=1, routed)           0.436     1.828    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/zeros_del
    SLICE_X28Y29         LUT3 (Prop_lut3_I2_O)        0.299     2.127 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_3__0/O
                         net (fo=1, routed)           0.737     2.865    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/i_no_versal_es1_workaround.DSP
    SLICE_X20Y30         CARRY4 (Prop_carry4_CYINIT_CO[0])
                                                      0.561     3.426 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[0]
                         net (fo=1, routed)           0.380     3.806    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/B[0]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_B[1]_P[47])
                                                      2.300     6.106 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/P[47]
                         net (fo=7, routed)           1.176     7.281    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/P[0]
    SLICE_X31Y36         LUT3 (Prop_lut3_I1_O)        0.124     7.405 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/RESULT_REG.NORMAL.exp_op[3]_i_7/O
                         net (fo=1, routed)           0.687     8.092    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]
    SLICE_X31Y42         LUT5 (Prop_lut5_I3_O)        0.124     8.216 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op[3]_i_6/O
                         net (fo=1, routed)           0.000     8.216    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op[3]_i_6_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.748 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.748    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]_i_1_n_0
    SLICE_X31Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.971 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.971    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/exp_pre_op[4]
    SLICE_X31Y43         FDRE                                         r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1170, unset)         0.924    10.924    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/aclk
    SLICE_X31Y43         FDRE                                         r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[4]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X31Y43         FDRE (Setup_fdre_C_D)        0.062    10.951    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[4]
  -------------------------------------------------------------------
                         required time                         10.951    
                         arrival time                          -8.971    
  -------------------------------------------------------------------
                         slack                                  1.980    

Slack (MET) :             2.129ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ZEROS_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.849ns  (logic 4.433ns (56.477%)  route 3.416ns (43.523%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1170, unset)         0.973     0.973    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ZEROS_DELAY/i_pipe/aclk
    SLICE_X28Y29         FDRE                                         r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ZEROS_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y29         FDRE (Prop_fdre_C_Q)         0.419     1.392 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ZEROS_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/Q
                         net (fo=1, routed)           0.436     1.828    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/zeros_del
    SLICE_X28Y29         LUT3 (Prop_lut3_I2_O)        0.299     2.127 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_3__0/O
                         net (fo=1, routed)           0.737     2.865    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/i_no_versal_es1_workaround.DSP
    SLICE_X20Y30         CARRY4 (Prop_carry4_CYINIT_CO[0])
                                                      0.561     3.426 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[0]
                         net (fo=1, routed)           0.380     3.806    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/B[0]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_B[1]_P[47])
                                                      2.300     6.106 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/P[47]
                         net (fo=7, routed)           1.176     7.281    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/P[0]
    SLICE_X31Y36         LUT3 (Prop_lut3_I1_O)        0.124     7.405 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/RESULT_REG.NORMAL.exp_op[3]_i_7/O
                         net (fo=1, routed)           0.687     8.092    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]
    SLICE_X31Y42         LUT5 (Prop_lut5_I3_O)        0.124     8.216 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op[3]_i_6/O
                         net (fo=1, routed)           0.000     8.216    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op[3]_i_6_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     8.822 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.822    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/exp_pre_op[3]
    SLICE_X31Y42         FDRE                                         r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1170, unset)         0.924    10.924    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/aclk
    SLICE_X31Y42         FDRE                                         r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[3]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X31Y42         FDRE (Setup_fdre_C_D)        0.062    10.951    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[3]
  -------------------------------------------------------------------
                         required time                         10.951    
                         arrival time                          -8.822    
  -------------------------------------------------------------------
                         slack                                  2.129    

Slack (MET) :             2.188ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ZEROS_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.790ns  (logic 4.374ns (56.148%)  route 3.416ns (43.852%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1170, unset)         0.973     0.973    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ZEROS_DELAY/i_pipe/aclk
    SLICE_X28Y29         FDRE                                         r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ZEROS_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y29         FDRE (Prop_fdre_C_Q)         0.419     1.392 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ZEROS_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/Q
                         net (fo=1, routed)           0.436     1.828    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/zeros_del
    SLICE_X28Y29         LUT3 (Prop_lut3_I2_O)        0.299     2.127 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_3__0/O
                         net (fo=1, routed)           0.737     2.865    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/i_no_versal_es1_workaround.DSP
    SLICE_X20Y30         CARRY4 (Prop_carry4_CYINIT_CO[0])
                                                      0.561     3.426 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[0]
                         net (fo=1, routed)           0.380     3.806    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/B[0]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_B[1]_P[47])
                                                      2.300     6.106 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/P[47]
                         net (fo=7, routed)           1.176     7.281    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/P[0]
    SLICE_X31Y36         LUT3 (Prop_lut3_I1_O)        0.124     7.405 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/RESULT_REG.NORMAL.exp_op[3]_i_7/O
                         net (fo=1, routed)           0.687     8.092    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]
    SLICE_X31Y42         LUT5 (Prop_lut5_I3_O)        0.124     8.216 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op[3]_i_6/O
                         net (fo=1, routed)           0.000     8.216    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op[3]_i_6_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     8.763 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.763    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/exp_pre_op[2]
    SLICE_X31Y42         FDRE                                         r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1170, unset)         0.924    10.924    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/aclk
    SLICE_X31Y42         FDRE                                         r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[2]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X31Y42         FDRE (Setup_fdre_C_D)        0.062    10.951    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[2]
  -------------------------------------------------------------------
                         required time                         10.951    
                         arrival time                          -8.763    
  -------------------------------------------------------------------
                         slack                                  2.188    

Slack (MET) :             2.311ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ZEROS_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.667ns  (logic 4.251ns (55.444%)  route 3.416ns (44.556%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT3=2 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1170, unset)         0.973     0.973    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ZEROS_DELAY/i_pipe/aclk
    SLICE_X28Y29         FDRE                                         r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ZEROS_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y29         FDRE (Prop_fdre_C_Q)         0.419     1.392 f  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ZEROS_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]/Q
                         net (fo=1, routed)           0.436     1.828    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/zeros_del
    SLICE_X28Y29         LUT3 (Prop_lut3_I2_O)        0.299     2.127 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_3__0/O
                         net (fo=1, routed)           0.737     2.865    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/i_no_versal_es1_workaround.DSP
    SLICE_X20Y30         CARRY4 (Prop_carry4_CYINIT_CO[0])
                                                      0.561     3.426 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/RND_BIT_GEN/NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[0]
                         net (fo=1, routed)           0.380     3.806    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/B[0]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_B[1]_P[47])
                                                      2.300     6.106 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/P[47]
                         net (fo=7, routed)           1.176     7.281    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/P[0]
    SLICE_X31Y36         LUT3 (Prop_lut3_I1_O)        0.124     7.405 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/RESULT_REG.NORMAL.exp_op[3]_i_7/O
                         net (fo=1, routed)           0.687     8.092    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]
    SLICE_X31Y42         LUT5 (Prop_lut5_I3_O)        0.124     8.216 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op[3]_i_6/O
                         net (fo=1, routed)           0.000     8.216    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op[3]_i_6_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     8.640 r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/RESULT_REG.NORMAL.exp_op_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.640    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/exp_pre_op[1]
    SLICE_X31Y42         FDRE                                         r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1170, unset)         0.924    10.924    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/aclk
    SLICE_X31Y42         FDRE                                         r  bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[1]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X31Y42         FDRE (Setup_fdre_C_D)        0.062    10.951    bd_0_i/hls_inst/inst/dadddsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dadddsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/OP/RESULT_REG.NORMAL.exp_op_reg[1]
  -------------------------------------------------------------------
                         required time                         10.951    
                         arrival time                          -8.640    
  -------------------------------------------------------------------
                         slack                                  2.311    




