{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1732867046953 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1732867046953 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 29 11:27:26 2024 " "Processing started: Fri Nov 29 11:27:26 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1732867046953 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1732867046953 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DigitalModulation -c DigitalModulation " "Command: quartus_map --read_settings_files=on --write_settings_files=off DigitalModulation -c DigitalModulation" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1732867046953 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1732867047358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "one_pulser.v 1 1 " "Found 1 design units, including 1 entities, in source file one_pulser.v" { { "Info" "ISGN_ENTITY_NAME" "1 one_pulser " "Found entity 1: one_pulser" {  } { { "one_pulser.v" "" { Text "C:/Users/DLD lab 2/Desktop/dld_lab_4/one_pulser.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1732867047421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1732867047421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "upcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file upcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 UpCounter " "Found entity 1: UpCounter" {  } { { "UpCounter.v" "" { Text "C:/Users/DLD lab 2/Desktop/dld_lab_4/UpCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1732867047436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1732867047436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "up_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file up_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 up_counter " "Found entity 1: up_counter" {  } { { "up_counter.v" "" { Text "C:/Users/DLD lab 2/Desktop/dld_lab_4/up_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1732867047436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1732867047436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "two_s_complement.v 1 1 " "Found 1 design units, including 1 entities, in source file two_s_complement.v" { { "Info" "ISGN_ENTITY_NAME" "1 two_s_complement " "Found entity 1: two_s_complement" {  } { { "two_s_complement.v" "" { Text "C:/Users/DLD lab 2/Desktop/dld_lab_4/two_s_complement.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1732867047467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1732867047467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "two_one_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file two_one_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 two_one_mux " "Found entity 1: two_one_mux" {  } { { "two_one_mux.v" "" { Text "C:/Users/DLD lab 2/Desktop/dld_lab_4/two_one_mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1732867047467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1732867047467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_to_two_s_comp.v 1 1 " "Found 1 design units, including 1 entities, in source file sign_to_two_s_comp.v" { { "Info" "ISGN_ENTITY_NAME" "1 sign_to_two_s_comp " "Found entity 1: sign_to_two_s_comp" {  } { { "sign_to_two_s_comp.v" "" { Text "C:/Users/DLD lab 2/Desktop/dld_lab_4/sign_to_two_s_comp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1732867047467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1732867047467 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ShiftRegister.v(9) " "Verilog HDL information at ShiftRegister.v(9): always construct contains both blocking and non-blocking assignments" {  } { { "ShiftRegister.v" "" { Text "C:/Users/DLD lab 2/Desktop/dld_lab_4/ShiftRegister.v" 9 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1 1732867047467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftregister.v 1 1 " "Found 1 design units, including 1 entities, in source file shiftregister.v" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftRegister " "Found entity 1: ShiftRegister" {  } { { "ShiftRegister.v" "" { Text "C:/Users/DLD lab 2/Desktop/dld_lab_4/ShiftRegister.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1732867047467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1732867047467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.v" "" { Text "C:/Users/DLD lab 2/Desktop/dld_lab_4/ROM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1732867047467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1732867047467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phase_accumulator.v 1 1 " "Found 1 design units, including 1 entities, in source file phase_accumulator.v" { { "Info" "ISGN_ENTITY_NAME" "1 phase_accumulator " "Found entity 1: phase_accumulator" {  } { { "phase_accumulator.v" "" { Text "C:/Users/DLD lab 2/Desktop/dld_lab_4/phase_accumulator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1732867047483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1732867047483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8.v 1 1 " "Found 1 design units, including 1 entities, in source file mux8.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX8 " "Found entity 1: MUX8" {  } { { "MUX8.v" "" { Text "C:/Users/DLD lab 2/Desktop/dld_lab_4/MUX8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1732867047483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1732867047483 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "MUX MUX.v " "Entity \"MUX\" obtained from \"MUX.v\" instead of from Quartus II megafunction library" {  } { { "MUX.v" "" { Text "C:/Users/DLD lab 2/Desktop/dld_lab_4/MUX.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "" 0 -1 1732867047483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.v 1 1 " "Found 1 design units, including 1 entities, in source file mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX " "Found entity 1: MUX" {  } { { "MUX.v" "" { Text "C:/Users/DLD lab 2/Desktop/dld_lab_4/MUX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1732867047483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1732867047483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "messageprocess.v 1 1 " "Found 1 design units, including 1 entities, in source file messageprocess.v" { { "Info" "ISGN_ENTITY_NAME" "1 MessageProcess " "Found entity 1: MessageProcess" {  } { { "MessageProcess.v" "" { Text "C:/Users/DLD lab 2/Desktop/dld_lab_4/MessageProcess.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1732867047483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1732867047483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequencydivider.v 1 1 " "Found 1 design units, including 1 entities, in source file frequencydivider.v" { { "Info" "ISGN_ENTITY_NAME" "1 FrequencyDivider " "Found entity 1: FrequencyDivider" {  } { { "FrequencyDivider.v" "" { Text "C:/Users/DLD lab 2/Desktop/dld_lab_4/FrequencyDivider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1732867047483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1732867047483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freqdivhl.v 1 1 " "Found 1 design units, including 1 entities, in source file freqdivhl.v" { { "Info" "ISGN_ENTITY_NAME" "1 FreqDivHL " "Found entity 1: FreqDivHL" {  } { { "FreqDivHL.v" "" { Text "C:/Users/DLD lab 2/Desktop/dld_lab_4/FreqDivHL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1732867047483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1732867047483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitalmodulation.bdf 1 1 " "Found 1 design units, including 1 entities, in source file digitalmodulation.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DigitalModulation " "Found entity 1: DigitalModulation" {  } { { "DigitalModulation.bdf" "" { Schematic "C:/Users/DLD lab 2/Desktop/dld_lab_4/DigitalModulation.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1732867047499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1732867047499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds.v 1 1 " "Found 1 design units, including 1 entities, in source file dds.v" { { "Info" "ISGN_ENTITY_NAME" "1 DDS " "Found entity 1: DDS" {  } { { "DDS.v" "" { Text "C:/Users/DLD lab 2/Desktop/dld_lab_4/DDS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1732867047499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1732867047499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dac_pwm.v 1 1 " "Found 1 design units, including 1 entities, in source file dac_pwm.v" { { "Info" "ISGN_ENTITY_NAME" "1 dac_pwm " "Found entity 1: dac_pwm" {  } { { "dac_pwm.v" "" { Text "C:/Users/DLD lab 2/Desktop/dld_lab_4/dac_pwm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1732867047499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1732867047499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "fifo.v" "" { Text "C:/Users/DLD lab 2/Desktop/dld_lab_4/fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1732867047499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1732867047499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo0.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo0.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo0 " "Found entity 1: fifo0" {  } { { "fifo0.v" "" { Text "C:/Users/DLD lab 2/Desktop/dld_lab_4/fifo0.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1732867047499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1732867047499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo1.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo1.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo1 " "Found entity 1: fifo1" {  } { { "fifo1.v" "" { Text "C:/Users/DLD lab 2/Desktop/dld_lab_4/fifo1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1732867047514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1732867047514 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UpCounter UpCounter.v(3) " "Verilog HDL Parameter Declaration warning at UpCounter.v(3): Parameter Declaration in module \"UpCounter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "UpCounter.v" "" { Text "C:/Users/DLD lab 2/Desktop/dld_lab_4/UpCounter.v" 3 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "" 0 -1 1732867047514 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DigitalModulation " "Elaborating entity \"DigitalModulation\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1732867047545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dac_pwm dac_pwm:inst7 " "Elaborating entity \"dac_pwm\" for hierarchy \"dac_pwm:inst7\"" {  } { { "DigitalModulation.bdf" "inst7" { Schematic "C:/Users/DLD lab 2/Desktop/dld_lab_4/DigitalModulation.bdf" { { 80 1064 1256 192 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1732867047561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX8 MUX8:inst9 " "Elaborating entity \"MUX8\" for hierarchy \"MUX8:inst9\"" {  } { { "DigitalModulation.bdf" "inst9" { Schematic "C:/Users/DLD lab 2/Desktop/dld_lab_4/DigitalModulation.bdf" { { 184 800 976 264 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1732867047561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MessageProcess MessageProcess:inst6 " "Elaborating entity \"MessageProcess\" for hierarchy \"MessageProcess:inst6\"" {  } { { "DigitalModulation.bdf" "inst6" { Schematic "C:/Users/DLD lab 2/Desktop/dld_lab_4/DigitalModulation.bdf" { { -24 456 624 88 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1732867047561 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 MessageProcess.v(30) " "Verilog HDL assignment warning at MessageProcess.v(30): truncated value with size 32 to match size of target (1)" {  } { { "MessageProcess.v" "" { Text "C:/Users/DLD lab 2/Desktop/dld_lab_4/MessageProcess.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1732867047561 "|DigitalModulation|MessageProcess:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 MessageProcess.v(35) " "Verilog HDL assignment warning at MessageProcess.v(35): truncated value with size 32 to match size of target (1)" {  } { { "MessageProcess.v" "" { Text "C:/Users/DLD lab 2/Desktop/dld_lab_4/MessageProcess.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1732867047561 "|DigitalModulation|MessageProcess:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 MessageProcess.v(37) " "Verilog HDL assignment warning at MessageProcess.v(37): truncated value with size 32 to match size of target (1)" {  } { { "MessageProcess.v" "" { Text "C:/Users/DLD lab 2/Desktop/dld_lab_4/MessageProcess.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1732867047561 "|DigitalModulation|MessageProcess:inst6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 MessageProcess.v(38) " "Verilog HDL assignment warning at MessageProcess.v(38): truncated value with size 32 to match size of target (1)" {  } { { "MessageProcess.v" "" { Text "C:/Users/DLD lab 2/Desktop/dld_lab_4/MessageProcess.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1732867047561 "|DigitalModulation|MessageProcess:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftRegister MessageProcess:inst6\|ShiftRegister:MSG_REG " "Elaborating entity \"ShiftRegister\" for hierarchy \"MessageProcess:inst6\|ShiftRegister:MSG_REG\"" {  } { { "MessageProcess.v" "MSG_REG" { Text "C:/Users/DLD lab 2/Desktop/dld_lab_4/MessageProcess.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1732867047561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UpCounter MessageProcess:inst6\|UpCounter:SineMaker " "Elaborating entity \"UpCounter\" for hierarchy \"MessageProcess:inst6\|UpCounter:SineMaker\"" {  } { { "MessageProcess.v" "SineMaker" { Text "C:/Users/DLD lab 2/Desktop/dld_lab_4/MessageProcess.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1732867047561 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 UpCounter.v(16) " "Verilog HDL assignment warning at UpCounter.v(16): truncated value with size 32 to match size of target (10)" {  } { { "UpCounter.v" "" { Text "C:/Users/DLD lab 2/Desktop/dld_lab_4/UpCounter.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1732867047561 "|DigitalModulation|MessageProcess:inst6|UpCounter:SineMaker"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UpCounter MessageProcess:inst6\|UpCounter:SineCounter " "Elaborating entity \"UpCounter\" for hierarchy \"MessageProcess:inst6\|UpCounter:SineCounter\"" {  } { { "MessageProcess.v" "SineCounter" { Text "C:/Users/DLD lab 2/Desktop/dld_lab_4/MessageProcess.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1732867047561 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UpCounter.v(16) " "Verilog HDL assignment warning at UpCounter.v(16): truncated value with size 32 to match size of target (4)" {  } { { "UpCounter.v" "" { Text "C:/Users/DLD lab 2/Desktop/dld_lab_4/UpCounter.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1732867047561 "|DigitalModulation|MessageProcess:inst6|UpCounter:SineCounter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FrequencyDivider FrequencyDivider:frq1 " "Elaborating entity \"FrequencyDivider\" for hierarchy \"FrequencyDivider:frq1\"" {  } { { "DigitalModulation.bdf" "frq1" { Schematic "C:/Users/DLD lab 2/Desktop/dld_lab_4/DigitalModulation.bdf" { { 104 96 240 248 "frq1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1732867047561 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 FrequencyDivider.v(20) " "Verilog HDL assignment warning at FrequencyDivider.v(20): truncated value with size 32 to match size of target (9)" {  } { { "FrequencyDivider.v" "" { Text "C:/Users/DLD lab 2/Desktop/dld_lab_4/FrequencyDivider.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1732867047561 "|DigitalModulation|FrequencyDivider:frq1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FreqDivHL FreqDivHL:inst5 " "Elaborating entity \"FreqDivHL\" for hierarchy \"FreqDivHL:inst5\"" {  } { { "DigitalModulation.bdf" "inst5" { Schematic "C:/Users/DLD lab 2/Desktop/dld_lab_4/DigitalModulation.bdf" { { 384 -232 -112 464 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1732867047561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo1 fifo1:inst " "Elaborating entity \"fifo1\" for hierarchy \"fifo1:inst\"" {  } { { "DigitalModulation.bdf" "inst" { Schematic "C:/Users/DLD lab 2/Desktop/dld_lab_4/DigitalModulation.bdf" { { -24 -296 -120 144 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1732867047577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo fifo1:inst\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"fifo1:inst\|scfifo:scfifo_component\"" {  } { { "fifo1.v" "scfifo_component" { Text "C:/Users/DLD lab 2/Desktop/dld_lab_4/fifo1.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1732867047655 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fifo1:inst\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"fifo1:inst\|scfifo:scfifo_component\"" {  } { { "fifo1.v" "" { Text "C:/Users/DLD lab 2/Desktop/dld_lab_4/fifo1.v" 79 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1732867047655 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifo1:inst\|scfifo:scfifo_component " "Instantiated megafunction \"fifo1:inst\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1732867047655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1732867047655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 8 " "Parameter \"lpm_numwords\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1732867047655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1732867047655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1732867047655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 5 " "Parameter \"lpm_width\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1732867047655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 3 " "Parameter \"lpm_widthu\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1732867047655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1732867047655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1732867047655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1732867047655 ""}  } { { "fifo1.v" "" { Text "C:/Users/DLD lab 2/Desktop/dld_lab_4/fifo1.v" 79 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1732867047655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_s931.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_s931.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_s931 " "Found entity 1: scfifo_s931" {  } { { "db/scfifo_s931.tdf" "" { Text "C:/Users/DLD lab 2/Desktop/dld_lab_4/db/scfifo_s931.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1732867047748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1732867047748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_s931 fifo1:inst\|scfifo:scfifo_component\|scfifo_s931:auto_generated " "Elaborating entity \"scfifo_s931\" for hierarchy \"fifo1:inst\|scfifo:scfifo_component\|scfifo_s931:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1732867047748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_3g31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_3g31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_3g31 " "Found entity 1: a_dpfifo_3g31" {  } { { "db/a_dpfifo_3g31.tdf" "" { Text "C:/Users/DLD lab 2/Desktop/dld_lab_4/db/a_dpfifo_3g31.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1732867047748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1732867047748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_3g31 fifo1:inst\|scfifo:scfifo_component\|scfifo_s931:auto_generated\|a_dpfifo_3g31:dpfifo " "Elaborating entity \"a_dpfifo_3g31\" for hierarchy \"fifo1:inst\|scfifo:scfifo_component\|scfifo_s931:auto_generated\|a_dpfifo_3g31:dpfifo\"" {  } { { "db/scfifo_s931.tdf" "dpfifo" { Text "C:/Users/DLD lab 2/Desktop/dld_lab_4/db/scfifo_s931.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1732867047748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_m4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_m4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_m4f " "Found entity 1: a_fefifo_m4f" {  } { { "db/a_fefifo_m4f.tdf" "" { Text "C:/Users/DLD lab 2/Desktop/dld_lab_4/db/a_fefifo_m4f.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1732867047764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1732867047764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_m4f fifo1:inst\|scfifo:scfifo_component\|scfifo_s931:auto_generated\|a_dpfifo_3g31:dpfifo\|a_fefifo_m4f:fifo_state " "Elaborating entity \"a_fefifo_m4f\" for hierarchy \"fifo1:inst\|scfifo:scfifo_component\|scfifo_s931:auto_generated\|a_dpfifo_3g31:dpfifo\|a_fefifo_m4f:fifo_state\"" {  } { { "db/a_dpfifo_3g31.tdf" "fifo_state" { Text "C:/Users/DLD lab 2/Desktop/dld_lab_4/db/a_dpfifo_3g31.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1732867047764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_oj7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_oj7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_oj7 " "Found entity 1: cntr_oj7" {  } { { "db/cntr_oj7.tdf" "" { Text "C:/Users/DLD lab 2/Desktop/dld_lab_4/db/cntr_oj7.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1732867047842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1732867047842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_oj7 fifo1:inst\|scfifo:scfifo_component\|scfifo_s931:auto_generated\|a_dpfifo_3g31:dpfifo\|a_fefifo_m4f:fifo_state\|cntr_oj7:count_usedw " "Elaborating entity \"cntr_oj7\" for hierarchy \"fifo1:inst\|scfifo:scfifo_component\|scfifo_s931:auto_generated\|a_dpfifo_3g31:dpfifo\|a_fefifo_m4f:fifo_state\|cntr_oj7:count_usedw\"" {  } { { "db/a_fefifo_m4f.tdf" "count_usedw" { Text "C:/Users/DLD lab 2/Desktop/dld_lab_4/db/a_fefifo_m4f.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1732867047842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_ot01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_ot01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_ot01 " "Found entity 1: dpram_ot01" {  } { { "db/dpram_ot01.tdf" "" { Text "C:/Users/DLD lab 2/Desktop/dld_lab_4/db/dpram_ot01.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1732867047920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1732867047920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_ot01 fifo1:inst\|scfifo:scfifo_component\|scfifo_s931:auto_generated\|a_dpfifo_3g31:dpfifo\|dpram_ot01:FIFOram " "Elaborating entity \"dpram_ot01\" for hierarchy \"fifo1:inst\|scfifo:scfifo_component\|scfifo_s931:auto_generated\|a_dpfifo_3g31:dpfifo\|dpram_ot01:FIFOram\"" {  } { { "db/a_dpfifo_3g31.tdf" "FIFOram" { Text "C:/Users/DLD lab 2/Desktop/dld_lab_4/db/a_dpfifo_3g31.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1732867047920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_orj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_orj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_orj1 " "Found entity 1: altsyncram_orj1" {  } { { "db/altsyncram_orj1.tdf" "" { Text "C:/Users/DLD lab 2/Desktop/dld_lab_4/db/altsyncram_orj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1732867047998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1732867047998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_orj1 fifo1:inst\|scfifo:scfifo_component\|scfifo_s931:auto_generated\|a_dpfifo_3g31:dpfifo\|dpram_ot01:FIFOram\|altsyncram_orj1:altsyncram2 " "Elaborating entity \"altsyncram_orj1\" for hierarchy \"fifo1:inst\|scfifo:scfifo_component\|scfifo_s931:auto_generated\|a_dpfifo_3g31:dpfifo\|dpram_ot01:FIFOram\|altsyncram_orj1:altsyncram2\"" {  } { { "db/dpram_ot01.tdf" "altsyncram2" { Text "C:/Users/DLD lab 2/Desktop/dld_lab_4/db/dpram_ot01.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1732867047998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_cjb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_cjb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_cjb " "Found entity 1: cntr_cjb" {  } { { "db/cntr_cjb.tdf" "" { Text "C:/Users/DLD lab 2/Desktop/dld_lab_4/db/cntr_cjb.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1732867048091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1732867048091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_cjb fifo1:inst\|scfifo:scfifo_component\|scfifo_s931:auto_generated\|a_dpfifo_3g31:dpfifo\|cntr_cjb:rd_ptr_count " "Elaborating entity \"cntr_cjb\" for hierarchy \"fifo1:inst\|scfifo:scfifo_component\|scfifo_s931:auto_generated\|a_dpfifo_3g31:dpfifo\|cntr_cjb:rd_ptr_count\"" {  } { { "db/a_dpfifo_3g31.tdf" "rd_ptr_count" { Text "C:/Users/DLD lab 2/Desktop/dld_lab_4/db/a_dpfifo_3g31.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1732867048091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "one_pulser one_pulser:inst11 " "Elaborating entity \"one_pulser\" for hierarchy \"one_pulser:inst11\"" {  } { { "DigitalModulation.bdf" "inst11" { Schematic "C:/Users/DLD lab 2/Desktop/dld_lab_4/DigitalModulation.bdf" { { 56 -640 -488 168 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1732867048091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DDS DDS:inst8 " "Elaborating entity \"DDS\" for hierarchy \"DDS:inst8\"" {  } { { "DigitalModulation.bdf" "inst8" { Schematic "C:/Users/DLD lab 2/Desktop/dld_lab_4/DigitalModulation.bdf" { { 184 488 720 264 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1732867048091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "phase_accumulator DDS:inst8\|phase_accumulator:PA " "Elaborating entity \"phase_accumulator\" for hierarchy \"DDS:inst8\|phase_accumulator:PA\"" {  } { { "DDS.v" "PA" { Text "C:/Users/DLD lab 2/Desktop/dld_lab_4/DDS.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1732867048091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_counter DDS:inst8\|phase_accumulator:PA\|up_counter:UC1 " "Elaborating entity \"up_counter\" for hierarchy \"DDS:inst8\|phase_accumulator:PA\|up_counter:UC1\"" {  } { { "phase_accumulator.v" "UC1" { Text "C:/Users/DLD lab 2/Desktop/dld_lab_4/phase_accumulator.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1732867048091 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 up_counter.v(14) " "Verilog HDL assignment warning at up_counter.v(14): truncated value with size 32 to match size of target (6)" {  } { { "up_counter.v" "" { Text "C:/Users/DLD lab 2/Desktop/dld_lab_4/up_counter.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1732867048091 "|DigitalModulation|DDS:inst8|phase_accumulator:PA|up_counter:UC1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 up_counter.v(16) " "Verilog HDL assignment warning at up_counter.v(16): truncated value with size 32 to match size of target (6)" {  } { { "up_counter.v" "" { Text "C:/Users/DLD lab 2/Desktop/dld_lab_4/up_counter.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1732867048091 "|DigitalModulation|DDS:inst8|phase_accumulator:PA|up_counter:UC1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "two_s_complement DDS:inst8\|two_s_complement:compl1 " "Elaborating entity \"two_s_complement\" for hierarchy \"DDS:inst8\|two_s_complement:compl1\"" {  } { { "DDS.v" "compl1" { Text "C:/Users/DLD lab 2/Desktop/dld_lab_4/DDS.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1732867048091 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 two_s_complement.v(4) " "Verilog HDL assignment warning at two_s_complement.v(4): truncated value with size 32 to match size of target (6)" {  } { { "two_s_complement.v" "" { Text "C:/Users/DLD lab 2/Desktop/dld_lab_4/two_s_complement.v" 4 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1732867048091 "|DigitalModulation|DDS:inst8|two_s_complement:compl1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "two_one_mux DDS:inst8\|two_one_mux:mux1 " "Elaborating entity \"two_one_mux\" for hierarchy \"DDS:inst8\|two_one_mux:mux1\"" {  } { { "DDS.v" "mux1" { Text "C:/Users/DLD lab 2/Desktop/dld_lab_4/DDS.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1732867048091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM DDS:inst8\|ROM:sine_ROM " "Elaborating entity \"ROM\" for hierarchy \"DDS:inst8\|ROM:sine_ROM\"" {  } { { "DDS.v" "sine_ROM" { Text "C:/Users/DLD lab 2/Desktop/dld_lab_4/DDS.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1732867048107 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "LUT ROM.v(4) " "Verilog HDL warning at ROM.v(4): object LUT used but never assigned" {  } { { "ROM.v" "" { Text "C:/Users/DLD lab 2/Desktop/dld_lab_4/ROM.v" 4 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "" 0 -1 1732867048107 "|DigitalModulation|DDS:inst8|ROM:sine_ROM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "two_one_mux DDS:inst8\|two_one_mux:mux2 " "Elaborating entity \"two_one_mux\" for hierarchy \"DDS:inst8\|two_one_mux:mux2\"" {  } { { "DDS.v" "mux2" { Text "C:/Users/DLD lab 2/Desktop/dld_lab_4/DDS.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1732867048107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_to_two_s_comp DDS:inst8\|sign_to_two_s_comp:compl2 " "Elaborating entity \"sign_to_two_s_comp\" for hierarchy \"DDS:inst8\|sign_to_two_s_comp:compl2\"" {  } { { "DDS.v" "compl2" { Text "C:/Users/DLD lab 2/Desktop/dld_lab_4/DDS.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1732867048107 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sign_to_two_s_comp.v(7) " "Verilog HDL assignment warning at sign_to_two_s_comp.v(7): truncated value with size 32 to match size of target (8)" {  } { { "sign_to_two_s_comp.v" "" { Text "C:/Users/DLD lab 2/Desktop/dld_lab_4/sign_to_two_s_comp.v" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1732867048107 "|DigitalModulation|DDS:inst8|sign_to_two_s_comp:compl2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX MUX:inst4 " "Elaborating entity \"MUX\" for hierarchy \"MUX:inst4\"" {  } { { "DigitalModulation.bdf" "inst4" { Schematic "C:/Users/DLD lab 2/Desktop/dld_lab_4/DigitalModulation.bdf" { { 232 320 464 344 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1732867048107 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "MUX:inst4\|OUT " "Found clock multiplexer MUX:inst4\|OUT" {  } { { "MUX.v" "" { Text "C:/Users/DLD lab 2/Desktop/dld_lab_4/MUX.v" 3 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1 1732867048247 "|DigitalModulation|MUX:inst4|OUT"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "" 0 -1 1732867048247 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "DDS:inst8\|ROM:sine_ROM\|LUT " "RAM logic \"DDS:inst8\|ROM:sine_ROM\|LUT\" is uninferred due to asynchronous read logic" {  } { { "ROM.v" "LUT" { Text "C:/Users/DLD lab 2/Desktop/dld_lab_4/ROM.v" 4 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "" 0 -1 1732867048325 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "" 0 -1 1732867048325 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "192 256 0 1 1 " "192 out of 256 addresses are uninitialized. The Quartus II software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "64 255 " "Addresses ranging from 64 to 255 are not initialized" {  } { { "C:/Users/DLD lab 2/Desktop/dld_lab_4/sine.mif" "" { Text "C:/Users/DLD lab 2/Desktop/dld_lab_4/sine.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "" 0 -1 1732867048325 ""}  } { { "C:/Users/DLD lab 2/Desktop/dld_lab_4/sine.mif" "" { Text "C:/Users/DLD lab 2/Desktop/dld_lab_4/sine.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus II software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "" 0 -1 1732867048325 ""}
{ "Critical Warning" "WCDB_CDB_MORE_INI_CONTENT" "64 256 C:/Users/DLD lab 2/Desktop/dld_lab_4/sine.mif " "Memory depth (64) in the design file differs from memory depth (256) in the Memory Initialization File \"C:/Users/DLD lab 2/Desktop/dld_lab_4/sine.mif\" -- truncated remaining initial content value to fit RAM" {  } {  } 1 127004 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- truncated remaining initial content value to fit RAM" 0 0 "" 0 -1 1732867048325 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1732867049371 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/DLD lab 2/Desktop/dld_lab_4/output_files/DigitalModulation.map.smsg " "Generated suppressed messages file C:/Users/DLD lab 2/Desktop/dld_lab_4/output_files/DigitalModulation.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1732867049417 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1732867049558 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1732867049558 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "196 " "Implemented 196 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1732867049620 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1732867049620 ""} { "Info" "ICUT_CUT_TM_LCELLS" "173 " "Implemented 173 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1732867049620 ""} { "Info" "ICUT_CUT_TM_RAMS" "5 " "Implemented 5 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1 1732867049620 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1732867049620 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "452 " "Peak virtual memory: 452 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1732867049636 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 29 11:27:29 2024 " "Processing ended: Fri Nov 29 11:27:29 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1732867049636 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1732867049636 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1732867049636 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1732867049636 ""}
