 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 20
Design : s35932
Version: M-2016.12-SP1
Date   : Mon Mar  6 16:00:22 2023
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: ss0p95v25c   Library: saed32rvt_ss0p95v25c
Wire Load Model Mode: enclosed

  Startpoint: RESET (input port clocked by ideal_clock1)
  Endpoint: DFF_1022/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  RESET (in)                               0.00       2.00 r
  U4162/Y (INVX1_RVT)                      0.08       2.08 f
  U3983/Y (NBUFFX2_RVT)                    0.09       2.17 f
  U4186/Y (NBUFFX2_RVT)                    0.32       2.49 f
  U3987/Y (NBUFFX2_RVT)                    0.31       2.81 f
  U4145/Y (NBUFFX2_RVT)                    0.20       3.01 f
  U4141/Y (INVX1_RVT)                      2.40       5.41 r
  U3753/Y (NBUFFX2_RVT)                    1.45       6.86 r
  U4433/Y (AND2X1_RVT)                     3.23      10.09 r
  U4434/Y (AO22X1_RVT)                     0.12      10.21 r
  U4438/Y (OR2X1_RVT)                      0.07      10.28 r
  DFF_1022/q_reg/D (DFFX1_RVT)             0.01      10.29 r
  data arrival time                                  10.29

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.40      10.40
  clock uncertainty                       -0.05      10.35
  DFF_1022/q_reg/CLK (DFFX1_RVT)           0.00      10.35 r
  library setup time                      -0.05      10.30
  data required time                                 10.30
  -----------------------------------------------------------
  data required time                                 10.30
  data arrival time                                 -10.29
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: RESET (input port clocked by ideal_clock1)
  Endpoint: DFF_1553/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  RESET (in)                               0.00       2.00 r
  U4162/Y (INVX1_RVT)                      0.08       2.08 f
  U5821/Y (NBUFFX2_RVT)                    0.09       2.17 f
  U3712/Y (INVX1_RVT)                      0.20       2.37 r
  U4077/Y (NBUFFX2_RVT)                    0.48       2.85 r
  U4138/Y (NBUFFX2_RVT)                    0.72       3.58 r
  U4110/Y (NBUFFX2_RVT)                    1.42       4.99 r
  U6667/Y (AND2X1_RVT)                     5.28      10.27 r
  DFF_1553/q_reg/D (DFFX1_RVT)             0.01      10.28 r
  data arrival time                                  10.28

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.40      10.40
  clock uncertainty                       -0.05      10.35
  DFF_1553/q_reg/CLK (DFFX1_RVT)           0.00      10.35 r
  library setup time                      -0.05      10.30
  data required time                                 10.30
  -----------------------------------------------------------
  data required time                                 10.30
  data arrival time                                 -10.28
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: RESET (input port clocked by ideal_clock1)
  Endpoint: DFF_1664/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  RESET (in)                               0.00       2.00 r
  U4162/Y (INVX1_RVT)                      0.08       2.08 f
  U5821/Y (NBUFFX2_RVT)                    0.09       2.17 f
  U3712/Y (INVX1_RVT)                      0.20       2.37 r
  U4077/Y (NBUFFX2_RVT)                    0.48       2.85 r
  U4138/Y (NBUFFX2_RVT)                    0.72       3.58 r
  U4108/Y (NBUFFX2_RVT)                    1.42       4.99 r
  U6730/Y (AND2X1_RVT)                     5.28      10.27 r
  DFF_1664/q_reg/D (DFFX1_RVT)             0.01      10.28 r
  data arrival time                                  10.28

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.40      10.40
  clock uncertainty                       -0.05      10.35
  DFF_1664/q_reg/CLK (DFFX1_RVT)           0.00      10.35 r
  library setup time                      -0.05      10.30
  data required time                                 10.30
  -----------------------------------------------------------
  data required time                                 10.30
  data arrival time                                 -10.28
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: RESET (input port clocked by ideal_clock1)
  Endpoint: DFF_1693/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  RESET (in)                               0.00       2.00 r
  U4162/Y (INVX1_RVT)                      0.08       2.08 f
  U5821/Y (NBUFFX2_RVT)                    0.09       2.17 f
  U3712/Y (INVX1_RVT)                      0.20       2.37 r
  U4077/Y (NBUFFX2_RVT)                    0.48       2.85 r
  U4138/Y (NBUFFX2_RVT)                    0.72       3.58 r
  U4110/Y (NBUFFX2_RVT)                    1.42       4.99 r
  U6755/Y (AND2X1_RVT)                     5.28      10.27 r
  DFF_1693/q_reg/D (DFFX1_RVT)             0.01      10.28 r
  data arrival time                                  10.28

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.40      10.40
  clock uncertainty                       -0.05      10.35
  DFF_1693/q_reg/CLK (DFFX1_RVT)           0.00      10.35 r
  library setup time                      -0.05      10.30
  data required time                                 10.30
  -----------------------------------------------------------
  data required time                                 10.30
  data arrival time                                 -10.28
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: RESET (input port clocked by ideal_clock1)
  Endpoint: DFF_1621/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  RESET (in)                               0.00       2.00 r
  U4162/Y (INVX1_RVT)                      0.08       2.08 f
  U5821/Y (NBUFFX2_RVT)                    0.09       2.17 f
  U3712/Y (INVX1_RVT)                      0.20       2.37 r
  U4077/Y (NBUFFX2_RVT)                    0.48       2.85 r
  U4138/Y (NBUFFX2_RVT)                    0.72       3.58 r
  U4108/Y (NBUFFX2_RVT)                    1.42       4.99 r
  U6694/Y (AND2X1_RVT)                     5.28      10.27 r
  DFF_1621/q_reg/D (DFFX1_RVT)             0.01      10.28 r
  data arrival time                                  10.28

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.40      10.40
  clock uncertainty                       -0.05      10.35
  DFF_1621/q_reg/CLK (DFFX1_RVT)           0.00      10.35 r
  library setup time                      -0.05      10.30
  data required time                                 10.30
  -----------------------------------------------------------
  data required time                                 10.30
  data arrival time                                 -10.28
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: RESET (input port clocked by ideal_clock1)
  Endpoint: DFF_1614/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  RESET (in)                               0.00       2.00 r
  U4162/Y (INVX1_RVT)                      0.08       2.08 f
  U5821/Y (NBUFFX2_RVT)                    0.09       2.17 f
  U3712/Y (INVX1_RVT)                      0.20       2.37 r
  U4077/Y (NBUFFX2_RVT)                    0.48       2.85 r
  U4138/Y (NBUFFX2_RVT)                    0.72       3.58 r
  U4110/Y (NBUFFX2_RVT)                    1.42       4.99 r
  U6688/Y (AND2X1_RVT)                     5.28      10.27 r
  DFF_1614/q_reg/D (DFFX1_RVT)             0.01      10.28 r
  data arrival time                                  10.28

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.40      10.40
  clock uncertainty                       -0.05      10.35
  DFF_1614/q_reg/CLK (DFFX1_RVT)           0.00      10.35 r
  library setup time                      -0.05      10.30
  data required time                                 10.30
  -----------------------------------------------------------
  data required time                                 10.30
  data arrival time                                 -10.28
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: RESET (input port clocked by ideal_clock1)
  Endpoint: DFF_1609/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  RESET (in)                               0.00       2.00 r
  U4162/Y (INVX1_RVT)                      0.08       2.08 f
  U5821/Y (NBUFFX2_RVT)                    0.09       2.17 f
  U3712/Y (INVX1_RVT)                      0.20       2.37 r
  U4077/Y (NBUFFX2_RVT)                    0.48       2.85 r
  U4138/Y (NBUFFX2_RVT)                    0.72       3.58 r
  U4116/Y (NBUFFX2_RVT)                    1.42       4.99 r
  U6683/Y (AND2X1_RVT)                     5.28      10.27 r
  DFF_1609/q_reg/D (DFFX1_RVT)             0.01      10.28 r
  data arrival time                                  10.28

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.40      10.40
  clock uncertainty                       -0.05      10.35
  DFF_1609/q_reg/CLK (DFFX1_RVT)           0.00      10.35 r
  library setup time                      -0.05      10.30
  data required time                                 10.30
  -----------------------------------------------------------
  data required time                                 10.30
  data arrival time                                 -10.28
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: RESET (input port clocked by ideal_clock1)
  Endpoint: DFF_1641/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  RESET (in)                               0.00       2.00 r
  U4162/Y (INVX1_RVT)                      0.08       2.08 f
  U5821/Y (NBUFFX2_RVT)                    0.09       2.17 f
  U3712/Y (INVX1_RVT)                      0.20       2.37 r
  U4077/Y (NBUFFX2_RVT)                    0.48       2.85 r
  U4138/Y (NBUFFX2_RVT)                    0.72       3.58 r
  U4110/Y (NBUFFX2_RVT)                    1.42       4.99 r
  U6712/Y (AND2X1_RVT)                     5.28      10.27 r
  DFF_1641/q_reg/D (DFFX1_RVT)             0.01      10.28 r
  data arrival time                                  10.28

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.40      10.40
  clock uncertainty                       -0.05      10.35
  DFF_1641/q_reg/CLK (DFFX1_RVT)           0.00      10.35 r
  library setup time                      -0.05      10.30
  data required time                                 10.30
  -----------------------------------------------------------
  data required time                                 10.30
  data arrival time                                 -10.28
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: RESET (input port clocked by ideal_clock1)
  Endpoint: DFF_1351/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  RESET (in)                               0.00       2.00 r
  U4162/Y (INVX1_RVT)                      0.08       2.08 f
  U5821/Y (NBUFFX2_RVT)                    0.09       2.17 f
  U3712/Y (INVX1_RVT)                      0.20       2.37 r
  U4077/Y (NBUFFX2_RVT)                    0.48       2.85 r
  U4138/Y (NBUFFX2_RVT)                    0.72       3.58 r
  U4116/Y (NBUFFX2_RVT)                    1.42       4.99 r
  U5588/Y (AND2X1_RVT)                     5.28      10.27 r
  DFF_1351/q_reg/D (DFFX1_RVT)             0.01      10.28 r
  data arrival time                                  10.28

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.40      10.40
  clock uncertainty                       -0.05      10.35
  DFF_1351/q_reg/CLK (DFFX1_RVT)           0.00      10.35 r
  library setup time                      -0.05      10.30
  data required time                                 10.30
  -----------------------------------------------------------
  data required time                                 10.30
  data arrival time                                 -10.28
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: RESET (input port clocked by ideal_clock1)
  Endpoint: DFF_1347/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  RESET (in)                               0.00       2.00 r
  U4162/Y (INVX1_RVT)                      0.08       2.08 f
  U5821/Y (NBUFFX2_RVT)                    0.09       2.17 f
  U3712/Y (INVX1_RVT)                      0.20       2.37 r
  U4077/Y (NBUFFX2_RVT)                    0.48       2.85 r
  U4138/Y (NBUFFX2_RVT)                    0.72       3.58 r
  U4116/Y (NBUFFX2_RVT)                    1.42       4.99 r
  U5572/Y (AND2X1_RVT)                     5.28      10.27 r
  DFF_1347/q_reg/D (DFFX1_RVT)             0.01      10.28 r
  data arrival time                                  10.28

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.40      10.40
  clock uncertainty                       -0.05      10.35
  DFF_1347/q_reg/CLK (DFFX1_RVT)           0.00      10.35 r
  library setup time                      -0.05      10.30
  data required time                                 10.30
  -----------------------------------------------------------
  data required time                                 10.30
  data arrival time                                 -10.28
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: RESET (input port clocked by ideal_clock1)
  Endpoint: DFF_1345/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  RESET (in)                               0.00       2.00 r
  U4162/Y (INVX1_RVT)                      0.08       2.08 f
  U5821/Y (NBUFFX2_RVT)                    0.09       2.17 f
  U3712/Y (INVX1_RVT)                      0.20       2.37 r
  U4077/Y (NBUFFX2_RVT)                    0.48       2.85 r
  U4138/Y (NBUFFX2_RVT)                    0.72       3.58 r
  U4116/Y (NBUFFX2_RVT)                    1.42       4.99 r
  U5564/Y (AND2X1_RVT)                     5.28      10.27 r
  DFF_1345/q_reg/D (DFFX1_RVT)             0.01      10.28 r
  data arrival time                                  10.28

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.40      10.40
  clock uncertainty                       -0.05      10.35
  DFF_1345/q_reg/CLK (DFFX1_RVT)           0.00      10.35 r
  library setup time                      -0.05      10.30
  data required time                                 10.30
  -----------------------------------------------------------
  data required time                                 10.30
  data arrival time                                 -10.28
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: RESET (input port clocked by ideal_clock1)
  Endpoint: DFF_1428/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  RESET (in)                               0.00       2.00 r
  U4162/Y (INVX1_RVT)                      0.08       2.08 f
  U5821/Y (NBUFFX2_RVT)                    0.09       2.17 f
  U3712/Y (INVX1_RVT)                      0.20       2.37 r
  U4077/Y (NBUFFX2_RVT)                    0.48       2.85 r
  U4138/Y (NBUFFX2_RVT)                    0.72       3.58 r
  U4108/Y (NBUFFX2_RVT)                    1.42       4.99 r
  U6559/Y (AND2X1_RVT)                     5.28      10.27 r
  DFF_1428/q_reg/D (DFFX1_RVT)             0.01      10.28 r
  data arrival time                                  10.28

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.40      10.40
  clock uncertainty                       -0.05      10.35
  DFF_1428/q_reg/CLK (DFFX1_RVT)           0.00      10.35 r
  library setup time                      -0.05      10.30
  data required time                                 10.30
  -----------------------------------------------------------
  data required time                                 10.30
  data arrival time                                 -10.28
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: RESET (input port clocked by ideal_clock1)
  Endpoint: DFF_1458/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  RESET (in)                               0.00       2.00 r
  U4162/Y (INVX1_RVT)                      0.08       2.08 f
  U5821/Y (NBUFFX2_RVT)                    0.09       2.17 f
  U3712/Y (INVX1_RVT)                      0.20       2.37 r
  U4077/Y (NBUFFX2_RVT)                    0.48       2.85 r
  U4138/Y (NBUFFX2_RVT)                    0.72       3.58 r
  U4116/Y (NBUFFX2_RVT)                    1.42       4.99 r
  U6589/Y (AND2X1_RVT)                     5.28      10.27 r
  DFF_1458/q_reg/D (DFFX1_RVT)             0.01      10.28 r
  data arrival time                                  10.28

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.40      10.40
  clock uncertainty                       -0.05      10.35
  DFF_1458/q_reg/CLK (DFFX1_RVT)           0.00      10.35 r
  library setup time                      -0.05      10.30
  data required time                                 10.30
  -----------------------------------------------------------
  data required time                                 10.30
  data arrival time                                 -10.28
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: RESET (input port clocked by ideal_clock1)
  Endpoint: DFF_1456/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  RESET (in)                               0.00       2.00 r
  U4162/Y (INVX1_RVT)                      0.08       2.08 f
  U5821/Y (NBUFFX2_RVT)                    0.09       2.17 f
  U3712/Y (INVX1_RVT)                      0.20       2.37 r
  U4077/Y (NBUFFX2_RVT)                    0.48       2.85 r
  U4138/Y (NBUFFX2_RVT)                    0.72       3.58 r
  U4110/Y (NBUFFX2_RVT)                    1.42       4.99 r
  U6587/Y (AND2X1_RVT)                     5.28      10.27 r
  DFF_1456/q_reg/D (DFFX1_RVT)             0.01      10.28 r
  data arrival time                                  10.28

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.40      10.40
  clock uncertainty                       -0.05      10.35
  DFF_1456/q_reg/CLK (DFFX1_RVT)           0.00      10.35 r
  library setup time                      -0.05      10.30
  data required time                                 10.30
  -----------------------------------------------------------
  data required time                                 10.30
  data arrival time                                 -10.28
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: RESET (input port clocked by ideal_clock1)
  Endpoint: DFF_1152/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  RESET (in)                               0.00       2.00 r
  U4162/Y (INVX1_RVT)                      0.08       2.08 f
  U5821/Y (NBUFFX2_RVT)                    0.09       2.17 f
  U3712/Y (INVX1_RVT)                      0.20       2.37 r
  U4077/Y (NBUFFX2_RVT)                    0.48       2.85 r
  U4138/Y (NBUFFX2_RVT)                    0.72       3.58 r
  U4108/Y (NBUFFX2_RVT)                    1.42       4.99 r
  U5530/Y (AND2X1_RVT)                     5.28      10.27 r
  DFF_1152/q_reg/D (DFFX1_RVT)             0.01      10.28 r
  data arrival time                                  10.28

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.40      10.40
  clock uncertainty                       -0.05      10.35
  DFF_1152/q_reg/CLK (DFFX1_RVT)           0.00      10.35 r
  library setup time                      -0.05      10.30
  data required time                                 10.30
  -----------------------------------------------------------
  data required time                                 10.30
  data arrival time                                 -10.28
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: RESET (input port clocked by ideal_clock1)
  Endpoint: DFF_1181/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  RESET (in)                               0.00       2.00 r
  U4162/Y (INVX1_RVT)                      0.08       2.08 f
  U5821/Y (NBUFFX2_RVT)                    0.09       2.17 f
  U3712/Y (INVX1_RVT)                      0.20       2.37 r
  U4077/Y (NBUFFX2_RVT)                    0.48       2.85 r
  U4138/Y (NBUFFX2_RVT)                    0.72       3.58 r
  U4116/Y (NBUFFX2_RVT)                    1.42       4.99 r
  U5558/Y (AND2X1_RVT)                     5.28      10.27 r
  DFF_1181/q_reg/D (DFFX1_RVT)             0.01      10.28 r
  data arrival time                                  10.28

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.40      10.40
  clock uncertainty                       -0.05      10.35
  DFF_1181/q_reg/CLK (DFFX1_RVT)           0.00      10.35 r
  library setup time                      -0.05      10.30
  data required time                                 10.30
  -----------------------------------------------------------
  data required time                                 10.30
  data arrival time                                 -10.28
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: RESET (input port clocked by ideal_clock1)
  Endpoint: DFF_1246/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  RESET (in)                               0.00       2.00 r
  U4162/Y (INVX1_RVT)                      0.08       2.08 f
  U5821/Y (NBUFFX2_RVT)                    0.09       2.17 f
  U3712/Y (INVX1_RVT)                      0.20       2.37 r
  U4077/Y (NBUFFX2_RVT)                    0.48       2.85 r
  U4138/Y (NBUFFX2_RVT)                    0.72       3.58 r
  U4108/Y (NBUFFX2_RVT)                    1.42       4.99 r
  U6445/Y (AND2X1_RVT)                     5.28      10.27 r
  DFF_1246/q_reg/D (DFFX1_RVT)             0.01      10.28 r
  data arrival time                                  10.28

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.40      10.40
  clock uncertainty                       -0.05      10.35
  DFF_1246/q_reg/CLK (DFFX1_RVT)           0.00      10.35 r
  library setup time                      -0.05      10.30
  data required time                                 10.30
  -----------------------------------------------------------
  data required time                                 10.30
  data arrival time                                 -10.28
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: RESET (input port clocked by ideal_clock1)
  Endpoint: DFF_1275/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  RESET (in)                               0.00       2.00 r
  U4162/Y (INVX1_RVT)                      0.08       2.08 f
  U5821/Y (NBUFFX2_RVT)                    0.09       2.17 f
  U3712/Y (INVX1_RVT)                      0.20       2.37 r
  U4077/Y (NBUFFX2_RVT)                    0.48       2.85 r
  U4138/Y (NBUFFX2_RVT)                    0.72       3.58 r
  U4110/Y (NBUFFX2_RVT)                    1.42       4.99 r
  U6472/Y (AND2X1_RVT)                     5.28      10.27 r
  DFF_1275/q_reg/D (DFFX1_RVT)             0.01      10.28 r
  data arrival time                                  10.28

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.40      10.40
  clock uncertainty                       -0.05      10.35
  DFF_1275/q_reg/CLK (DFFX1_RVT)           0.00      10.35 r
  library setup time                      -0.05      10.30
  data required time                                 10.30
  -----------------------------------------------------------
  data required time                                 10.30
  data arrival time                                 -10.28
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: RESET (input port clocked by ideal_clock1)
  Endpoint: DFF_1305/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  RESET (in)                               0.00       2.00 r
  U4162/Y (INVX1_RVT)                      0.08       2.08 f
  U5821/Y (NBUFFX2_RVT)                    0.09       2.17 f
  U3712/Y (INVX1_RVT)                      0.20       2.37 r
  U4077/Y (NBUFFX2_RVT)                    0.48       2.85 r
  U4138/Y (NBUFFX2_RVT)                    0.72       3.58 r
  U4108/Y (NBUFFX2_RVT)                    1.42       4.99 r
  U6502/Y (AND2X1_RVT)                     5.28      10.27 r
  DFF_1305/q_reg/D (DFFX1_RVT)             0.01      10.28 r
  data arrival time                                  10.28

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.40      10.40
  clock uncertainty                       -0.05      10.35
  DFF_1305/q_reg/CLK (DFFX1_RVT)           0.00      10.35 r
  library setup time                      -0.05      10.30
  data required time                                 10.30
  -----------------------------------------------------------
  data required time                                 10.30
  data arrival time                                 -10.28
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: RESET (input port clocked by ideal_clock1)
  Endpoint: DFF_1303/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  RESET (in)                               0.00       2.00 r
  U4162/Y (INVX1_RVT)                      0.08       2.08 f
  U5821/Y (NBUFFX2_RVT)                    0.09       2.17 f
  U3712/Y (INVX1_RVT)                      0.20       2.37 r
  U4077/Y (NBUFFX2_RVT)                    0.48       2.85 r
  U4138/Y (NBUFFX2_RVT)                    0.72       3.58 r
  U4108/Y (NBUFFX2_RVT)                    1.42       4.99 r
  U6500/Y (AND2X1_RVT)                     5.28      10.27 r
  DFF_1303/q_reg/D (DFFX1_RVT)             0.01      10.28 r
  data arrival time                                  10.28

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.40      10.40
  clock uncertainty                       -0.05      10.35
  DFF_1303/q_reg/CLK (DFFX1_RVT)           0.00      10.35 r
  library setup time                      -0.05      10.30
  data required time                                 10.30
  -----------------------------------------------------------
  data required time                                 10.30
  data arrival time                                 -10.28
  -----------------------------------------------------------
  slack (MET)                                         0.02


1
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 20
Design : s35932
Version: M-2016.12-SP1
Date   : Mon Mar  6 16:00:23 2023
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: ss0p95v25c   Library: saed32rvt_ss0p95v25c
Wire Load Model Mode: enclosed

  Startpoint: DFF_1343/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_1323/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_1343/q_reg/CLK (DFFX1_RVT)           0.00 #     0.40 r
  DFF_1343/q_reg/QN (DFFX1_RVT)            0.21       0.61 r
  U6520/S (FADDX1_RVT)                     1.19       1.79 f
  U6521/Y (AND2X1_RVT)                     0.07       1.86 f
  DFF_1323/q_reg/D (DFFX1_RVT)             0.01       1.87 f
  data arrival time                                   1.87

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.40      10.40
  clock uncertainty                       -0.05      10.35
  DFF_1323/q_reg/CLK (DFFX1_RVT)           0.00      10.35 r
  library setup time                      -0.02      10.33
  data required time                                 10.33
  -----------------------------------------------------------
  data required time                                 10.33
  data arrival time                                  -1.87
  -----------------------------------------------------------
  slack (MET)                                         8.46


  Startpoint: DFF_1343/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_1328/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_1343/q_reg/CLK (DFFX1_RVT)           0.00 #     0.40 r
  DFF_1343/q_reg/QN (DFFX1_RVT)            0.21       0.61 r
  U4189/S (FADDX1_RVT)                     1.19       1.79 f
  U4190/Y (AND2X1_RVT)                     0.07       1.86 f
  DFF_1328/q_reg/D (DFFX1_RVT)             0.01       1.87 f
  data arrival time                                   1.87

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.40      10.40
  clock uncertainty                       -0.05      10.35
  DFF_1328/q_reg/CLK (DFFX1_RVT)           0.00      10.35 r
  library setup time                      -0.02      10.33
  data required time                                 10.33
  -----------------------------------------------------------
  data required time                                 10.33
  data arrival time                                  -1.87
  -----------------------------------------------------------
  slack (MET)                                         8.46


  Startpoint: DFF_1343/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_1316/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_1343/q_reg/CLK (DFFX1_RVT)           0.00 #     0.40 r
  DFF_1343/q_reg/QN (DFFX1_RVT)            0.21       0.61 r
  U6512/S (FADDX1_RVT)                     1.19       1.79 f
  U6513/Y (AND2X1_RVT)                     0.07       1.86 f
  DFF_1316/q_reg/D (DFFX1_RVT)             0.01       1.87 f
  data arrival time                                   1.87

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.40      10.40
  clock uncertainty                       -0.05      10.35
  DFF_1316/q_reg/CLK (DFFX1_RVT)           0.00      10.35 r
  library setup time                      -0.02      10.33
  data required time                                 10.33
  -----------------------------------------------------------
  data required time                                 10.33
  data arrival time                                  -1.87
  -----------------------------------------------------------
  slack (MET)                                         8.46


  Startpoint: DFF_1343/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_1312/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_1343/q_reg/CLK (DFFX1_RVT)           0.00 #     0.40 r
  DFF_1343/q_reg/QN (DFFX1_RVT)            0.21       0.61 r
  U3760/Y (OA221X1_RVT)                    1.13       1.74 r
  DFF_1312/q_reg/D (DFFX1_RVT)             0.01       1.75 r
  data arrival time                                   1.75

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.40      10.40
  clock uncertainty                       -0.05      10.35
  DFF_1312/q_reg/CLK (DFFX1_RVT)           0.00      10.35 r
  library setup time                      -0.05      10.30
  data required time                                 10.30
  -----------------------------------------------------------
  data required time                                 10.30
  data arrival time                                  -1.75
  -----------------------------------------------------------
  slack (MET)                                         8.55


  Startpoint: DFF_1343/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_1184/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_1343/q_reg/CLK (DFFX1_RVT)           0.00 #     0.40 r
  DFF_1343/q_reg/QN (DFFX1_RVT)            0.21       0.61 r
  U5526/Y (OA22X1_RVT)                     1.10       1.71 r
  U5529/Y (NAND2X0_RVT)                    0.04       1.75 f
  DFF_1184/q_reg/D (DFFX1_RVT)             0.01       1.76 f
  data arrival time                                   1.76

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.40      10.40
  clock uncertainty                       -0.05      10.35
  DFF_1184/q_reg/CLK (DFFX1_RVT)           0.00      10.35 r
  library setup time                      -0.03      10.32
  data required time                                 10.32
  -----------------------------------------------------------
  data required time                                 10.32
  data arrival time                                  -1.76
  -----------------------------------------------------------
  slack (MET)                                         8.56


  Startpoint: DFF_1727/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_1712/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_1727/q_reg/CLK (DFFX1_RVT)           0.00 #     0.40 r
  DFF_1727/q_reg/QN (DFFX1_RVT)            0.20       0.60 r
  U4187/S (FADDX1_RVT)                     0.97       1.57 f
  U4188/Y (AND2X1_RVT)                     0.07       1.64 f
  DFF_1712/q_reg/D (DFFX1_RVT)             0.01       1.65 f
  data arrival time                                   1.65

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.40      10.40
  clock uncertainty                       -0.05      10.35
  DFF_1712/q_reg/CLK (DFFX1_RVT)           0.00      10.35 r
  library setup time                      -0.02      10.33
  data required time                                 10.33
  -----------------------------------------------------------
  data required time                                 10.33
  data arrival time                                  -1.65
  -----------------------------------------------------------
  slack (MET)                                         8.68


  Startpoint: DFF_1727/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_1700/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_1727/q_reg/CLK (DFFX1_RVT)           0.00 #     0.40 r
  DFF_1727/q_reg/QN (DFFX1_RVT)            0.20       0.60 r
  U4191/S (FADDX1_RVT)                     0.97       1.57 f
  U4192/Y (AND2X1_RVT)                     0.07       1.64 f
  DFF_1700/q_reg/D (DFFX1_RVT)             0.01       1.65 f
  data arrival time                                   1.65

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.40      10.40
  clock uncertainty                       -0.05      10.35
  DFF_1700/q_reg/CLK (DFFX1_RVT)           0.00      10.35 r
  library setup time                      -0.02      10.33
  data required time                                 10.33
  -----------------------------------------------------------
  data required time                                 10.33
  data arrival time                                  -1.65
  -----------------------------------------------------------
  slack (MET)                                         8.68


  Startpoint: DFF_1727/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_1707/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_1727/q_reg/CLK (DFFX1_RVT)           0.00 #     0.40 r
  DFF_1727/q_reg/QN (DFFX1_RVT)            0.20       0.60 r
  U6767/S (FADDX1_RVT)                     0.97       1.57 f
  U6768/Y (AND2X1_RVT)                     0.07       1.64 f
  DFF_1707/q_reg/D (DFFX1_RVT)             0.01       1.65 f
  data arrival time                                   1.65

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.40      10.40
  clock uncertainty                       -0.05      10.35
  DFF_1707/q_reg/CLK (DFFX1_RVT)           0.00      10.35 r
  library setup time                      -0.02      10.33
  data required time                                 10.33
  -----------------------------------------------------------
  data required time                                 10.33
  data arrival time                                  -1.65
  -----------------------------------------------------------
  slack (MET)                                         8.68


  Startpoint: DFF_1727/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_1696/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_1727/q_reg/CLK (DFFX1_RVT)           0.00 #     0.40 r
  DFF_1727/q_reg/QN (DFFX1_RVT)            0.20       0.60 r
  U6758/Y (OA221X1_RVT)                    0.92       1.52 r
  DFF_1696/q_reg/D (DFFX1_RVT)             0.01       1.53 r
  data arrival time                                   1.53

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.40      10.40
  clock uncertainty                       -0.05      10.35
  DFF_1696/q_reg/CLK (DFFX1_RVT)           0.00      10.35 r
  library setup time                      -0.05      10.30
  data required time                                 10.30
  -----------------------------------------------------------
  data required time                                 10.30
  data arrival time                                  -1.53
  -----------------------------------------------------------
  slack (MET)                                         8.77


  Startpoint: DFF_767/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_740/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_767/q_reg/CLK (DFFX1_RVT)            0.00 #     0.40 r
  DFF_767/q_reg/QN (DFFX1_RVT)             0.20       0.60 r
  U6134/S (FADDX1_RVT)                     0.87       1.47 f
  U6135/Y (AND2X1_RVT)                     0.07       1.54 f
  DFF_740/q_reg/D (DFFX1_RVT)              0.01       1.55 f
  data arrival time                                   1.55

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.40      10.40
  clock uncertainty                       -0.05      10.35
  DFF_740/q_reg/CLK (DFFX1_RVT)            0.00      10.35 r
  library setup time                      -0.02      10.33
  data required time                                 10.33
  -----------------------------------------------------------
  data required time                                 10.33
  data arrival time                                  -1.55
  -----------------------------------------------------------
  slack (MET)                                         8.78


  Startpoint: DFF_1151/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_1124/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_1151/q_reg/CLK (DFFX1_RVT)           0.00 #     0.40 r
  DFF_1151/q_reg/QN (DFFX1_RVT)            0.20       0.60 r
  U6384/S (FADDX1_RVT)                     0.87       1.47 f
  U6385/Y (AND2X1_RVT)                     0.07       1.54 f
  DFF_1124/q_reg/D (DFFX1_RVT)             0.01       1.55 f
  data arrival time                                   1.55

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.40      10.40
  clock uncertainty                       -0.05      10.35
  DFF_1124/q_reg/CLK (DFFX1_RVT)           0.00      10.35 r
  library setup time                      -0.02      10.33
  data required time                                 10.33
  -----------------------------------------------------------
  data required time                                 10.33
  data arrival time                                  -1.55
  -----------------------------------------------------------
  slack (MET)                                         8.78


  Startpoint: DFF_1151/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_1131/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_1151/q_reg/CLK (DFFX1_RVT)           0.00 #     0.40 r
  DFF_1151/q_reg/QN (DFFX1_RVT)            0.20       0.60 r
  U6391/S (FADDX1_RVT)                     0.87       1.47 f
  U6392/Y (AND2X1_RVT)                     0.07       1.54 f
  DFF_1131/q_reg/D (DFFX1_RVT)             0.01       1.55 f
  data arrival time                                   1.55

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.40      10.40
  clock uncertainty                       -0.05      10.35
  DFF_1131/q_reg/CLK (DFFX1_RVT)           0.00      10.35 r
  library setup time                      -0.02      10.33
  data required time                                 10.33
  -----------------------------------------------------------
  data required time                                 10.33
  data arrival time                                  -1.55
  -----------------------------------------------------------
  slack (MET)                                         8.78


  Startpoint: DFF_1727/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_1568/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_1727/q_reg/CLK (DFFX1_RVT)           0.00 #     0.40 r
  DFF_1727/q_reg/QN (DFFX1_RVT)            0.20       0.60 r
  U3757/Y (OA22X1_RVT)                     0.89       1.49 r
  U5613/Y (NAND2X0_RVT)                    0.05       1.53 f
  DFF_1568/q_reg/D (DFFX1_RVT)             0.01       1.54 f
  data arrival time                                   1.54

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.40      10.40
  clock uncertainty                       -0.05      10.35
  DFF_1568/q_reg/CLK (DFFX1_RVT)           0.00      10.35 r
  library setup time                      -0.03      10.32
  data required time                                 10.32
  -----------------------------------------------------------
  data required time                                 10.32
  data arrival time                                  -1.54
  -----------------------------------------------------------
  slack (MET)                                         8.78


  Startpoint: DFF_767/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_752/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_767/q_reg/CLK (DFFX1_RVT)            0.00 #     0.40 r
  DFF_767/q_reg/QN (DFFX1_RVT)             0.20       0.60 r
  U6147/S (FADDX1_RVT)                     0.87       1.47 f
  U6148/Y (AND2X1_RVT)                     0.07       1.54 f
  DFF_752/q_reg/D (DFFX1_RVT)              0.01       1.55 f
  data arrival time                                   1.55

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.40      10.40
  clock uncertainty                       -0.05      10.35
  DFF_752/q_reg/CLK (DFFX1_RVT)            0.00      10.35 r
  library setup time                      -0.02      10.33
  data required time                                 10.33
  -----------------------------------------------------------
  data required time                                 10.33
  data arrival time                                  -1.55
  -----------------------------------------------------------
  slack (MET)                                         8.78


  Startpoint: DFF_959/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_932/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_959/q_reg/CLK (DFFX1_RVT)            0.00 #     0.40 r
  DFF_959/q_reg/QN (DFFX1_RVT)             0.20       0.60 r
  U6262/S (FADDX1_RVT)                     0.87       1.47 f
  U6263/Y (AND2X1_RVT)                     0.07       1.54 f
  DFF_932/q_reg/D (DFFX1_RVT)              0.01       1.55 f
  data arrival time                                   1.55

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.40      10.40
  clock uncertainty                       -0.05      10.35
  DFF_932/q_reg/CLK (DFFX1_RVT)            0.00      10.35 r
  library setup time                      -0.02      10.33
  data required time                                 10.33
  -----------------------------------------------------------
  data required time                                 10.33
  data arrival time                                  -1.55
  -----------------------------------------------------------
  slack (MET)                                         8.78


  Startpoint: DFF_575/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_555/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_575/q_reg/CLK (DFFX1_RVT)            0.00 #     0.40 r
  DFF_575/q_reg/QN (DFFX1_RVT)             0.20       0.60 r
  U6021/S (FADDX1_RVT)                     0.87       1.47 f
  U6022/Y (AND2X1_RVT)                     0.07       1.54 f
  DFF_555/q_reg/D (DFFX1_RVT)              0.01       1.55 f
  data arrival time                                   1.55

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.40      10.40
  clock uncertainty                       -0.05      10.35
  DFF_555/q_reg/CLK (DFFX1_RVT)            0.00      10.35 r
  library setup time                      -0.02      10.33
  data required time                                 10.33
  -----------------------------------------------------------
  data required time                                 10.33
  data arrival time                                  -1.55
  -----------------------------------------------------------
  slack (MET)                                         8.78


  Startpoint: DFF_1151/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_1136/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_1151/q_reg/CLK (DFFX1_RVT)           0.00 #     0.40 r
  DFF_1151/q_reg/QN (DFFX1_RVT)            0.20       0.60 r
  U6397/S (FADDX1_RVT)                     0.87       1.47 f
  U6398/Y (AND2X1_RVT)                     0.07       1.54 f
  DFF_1136/q_reg/D (DFFX1_RVT)             0.01       1.55 f
  data arrival time                                   1.55

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.40      10.40
  clock uncertainty                       -0.05      10.35
  DFF_1136/q_reg/CLK (DFFX1_RVT)           0.00      10.35 r
  library setup time                      -0.02      10.33
  data required time                                 10.33
  -----------------------------------------------------------
  data required time                                 10.33
  data arrival time                                  -1.55
  -----------------------------------------------------------
  slack (MET)                                         8.78


  Startpoint: DFF_959/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_939/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_959/q_reg/CLK (DFFX1_RVT)            0.00 #     0.40 r
  DFF_959/q_reg/QN (DFFX1_RVT)             0.20       0.60 r
  U6270/S (FADDX1_RVT)                     0.87       1.47 f
  U6271/Y (AND2X1_RVT)                     0.07       1.54 f
  DFF_939/q_reg/D (DFFX1_RVT)              0.01       1.55 f
  data arrival time                                   1.55

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.40      10.40
  clock uncertainty                       -0.05      10.35
  DFF_939/q_reg/CLK (DFFX1_RVT)            0.00      10.35 r
  library setup time                      -0.02      10.33
  data required time                                 10.33
  -----------------------------------------------------------
  data required time                                 10.33
  data arrival time                                  -1.55
  -----------------------------------------------------------
  slack (MET)                                         8.78


  Startpoint: DFF_767/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_747/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_767/q_reg/CLK (DFFX1_RVT)            0.00 #     0.40 r
  DFF_767/q_reg/QN (DFFX1_RVT)             0.20       0.60 r
  U6141/S (FADDX1_RVT)                     0.87       1.47 f
  U6142/Y (AND2X1_RVT)                     0.07       1.54 f
  DFF_747/q_reg/D (DFFX1_RVT)              0.01       1.55 f
  data arrival time                                   1.55

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.40      10.40
  clock uncertainty                       -0.05      10.35
  DFF_747/q_reg/CLK (DFFX1_RVT)            0.00      10.35 r
  library setup time                      -0.02      10.33
  data required time                                 10.33
  -----------------------------------------------------------
  data required time                                 10.33
  data arrival time                                  -1.55
  -----------------------------------------------------------
  slack (MET)                                         8.78


  Startpoint: DFF_959/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_944/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_959/q_reg/CLK (DFFX1_RVT)            0.00 #     0.40 r
  DFF_959/q_reg/QN (DFFX1_RVT)             0.20       0.60 r
  U6275/S (FADDX1_RVT)                     0.87       1.47 f
  U6276/Y (AND2X1_RVT)                     0.07       1.54 f
  DFF_944/q_reg/D (DFFX1_RVT)              0.01       1.55 f
  data arrival time                                   1.55

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.40      10.40
  clock uncertainty                       -0.05      10.35
  DFF_944/q_reg/CLK (DFFX1_RVT)            0.00      10.35 r
  library setup time                      -0.02      10.33
  data required time                                 10.33
  -----------------------------------------------------------
  data required time                                 10.33
  data arrival time                                  -1.55
  -----------------------------------------------------------
  slack (MET)                                         8.78


1
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 20
Design : s35932
Version: M-2016.12-SP1
Date   : Mon Mar  6 16:00:23 2023
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: ss0p95v25c   Library: saed32rvt_ss0p95v25c
Wire Load Model Mode: enclosed

  Startpoint: DFF_143/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DATA_9_16 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_143/q_reg/CLK (DFFX1_RVT)            0.00 #     0.40 r
  DFF_143/q_reg/Q (DFFX1_RVT)              0.20       0.60 r
  U5655/SO (HADDX1_RVT)                    0.26       0.86 f
  U5656/S (FADDX1_RVT)                     0.19       1.05 r
  U5658/S (FADDX1_RVT)                     0.20       1.25 f
  DATA_9_16 (out)                          0.04       1.29 f
  data arrival time                                   1.29

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.05       9.95
  output external delay                   -2.00       7.95
  data required time                                  7.95
  -----------------------------------------------------------
  data required time                                  7.95
  data arrival time                                  -1.29
  -----------------------------------------------------------
  slack (MET)                                         6.66


  Startpoint: DFF_96/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DATA_9_31 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_96/q_reg/CLK (DFFX1_RVT)             0.00 #     0.40 r
  DFF_96/q_reg/Q (DFFX1_RVT)               0.19       0.59 r
  U3672/Y (XOR2X1_RVT)                     0.21       0.80 f
  U5627/S (FADDX1_RVT)                     0.19       0.99 r
  U5629/S (FADDX1_RVT)                     0.20       1.19 f
  DATA_9_31 (out)                          0.04       1.23 f
  data arrival time                                   1.23

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.05       9.95
  output external delay                   -2.00       7.95
  data required time                                  7.95
  -----------------------------------------------------------
  data required time                                  7.95
  data arrival time                                  -1.23
  -----------------------------------------------------------
  slack (MET)                                         6.72


  Startpoint: DFF_108/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DATA_9_19 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_108/q_reg/CLK (DFFX1_RVT)            0.00 #     0.40 r
  DFF_108/q_reg/Q (DFFX1_RVT)              0.19       0.59 r
  U3673/Y (XOR2X1_RVT)                     0.21       0.80 f
  U5197/S (FADDX1_RVT)                     0.19       0.99 r
  U5199/S (FADDX1_RVT)                     0.20       1.19 f
  DATA_9_19 (out)                          0.04       1.23 f
  data arrival time                                   1.23

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.05       9.95
  output external delay                   -2.00       7.95
  data required time                                  7.95
  -----------------------------------------------------------
  data required time                                  7.95
  data arrival time                                  -1.23
  -----------------------------------------------------------
  slack (MET)                                         6.72


  Startpoint: DFF_148/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DATA_9_11 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_148/q_reg/CLK (DFFX1_RVT)            0.00 #     0.40 r
  DFF_148/q_reg/Q (DFFX1_RVT)              0.20       0.60 r
  U3527/SO (HADDX1_RVT)                    0.26       0.86 f
  U4758/S (FADDX1_RVT)                     0.19       1.04 r
  U5669/SO (HADDX1_RVT)                    0.18       1.22 f
  DATA_9_11 (out)                          0.01       1.23 f
  data arrival time                                   1.23

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.05       9.95
  output external delay                   -2.00       7.95
  data required time                                  7.95
  -----------------------------------------------------------
  data required time                                  7.95
  data arrival time                                  -1.23
  -----------------------------------------------------------
  slack (MET)                                         6.72


  Startpoint: DFF_155/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DATA_9_4 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_155/q_reg/CLK (DFFX1_RVT)            0.00 #     0.40 r
  DFF_155/q_reg/Q (DFFX1_RVT)              0.20       0.60 r
  U4748/SO (HADDX1_RVT)                    0.26       0.86 f
  U4749/S (FADDX1_RVT)                     0.19       1.04 r
  U5677/SO (HADDX1_RVT)                    0.18       1.22 f
  DATA_9_4 (out)                           0.01       1.23 f
  data arrival time                                   1.23

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.05       9.95
  output external delay                   -2.00       7.95
  data required time                                  7.95
  -----------------------------------------------------------
  data required time                                  7.95
  data arrival time                                  -1.23
  -----------------------------------------------------------
  slack (MET)                                         6.72


  Startpoint: DFF_139/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DATA_9_20 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_139/q_reg/CLK (DFFX1_RVT)            0.00 #     0.40 r
  DFF_139/q_reg/Q (DFFX1_RVT)              0.19       0.59 r
  U5647/SO (HADDX1_RVT)                    0.19       0.78 f
  U5648/S (FADDX1_RVT)                     0.19       0.97 r
  U5649/S (FADDX1_RVT)                     0.20       1.17 f
  DATA_9_20 (out)                          0.04       1.21 f
  data arrival time                                   1.21

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.05       9.95
  output external delay                   -2.00       7.95
  data required time                                  7.95
  -----------------------------------------------------------
  data required time                                  7.95
  data arrival time                                  -1.21
  -----------------------------------------------------------
  slack (MET)                                         6.74


  Startpoint: DFF_129/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DATA_9_30 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_129/q_reg/CLK (DFFX1_RVT)            0.00 #     0.40 r
  DFF_129/q_reg/Q (DFFX1_RVT)              0.19       0.59 r
  U5634/SO (HADDX1_RVT)                    0.19       0.78 f
  U5635/S (FADDX1_RVT)                     0.19       0.97 r
  U5636/S (FADDX1_RVT)                     0.20       1.17 f
  DATA_9_30 (out)                          0.04       1.21 f
  data arrival time                                   1.21

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.05       9.95
  output external delay                   -2.00       7.95
  data required time                                  7.95
  -----------------------------------------------------------
  data required time                                  7.95
  data arrival time                                  -1.21
  -----------------------------------------------------------
  slack (MET)                                         6.74


  Startpoint: DFF_142/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DATA_9_17 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_142/q_reg/CLK (DFFX1_RVT)            0.00 #     0.40 r
  DFF_142/q_reg/Q (DFFX1_RVT)              0.19       0.59 r
  U4712/SO (HADDX1_RVT)                    0.19       0.78 f
  U4713/S (FADDX1_RVT)                     0.19       0.97 r
  U4715/S (FADDX1_RVT)                     0.20       1.16 f
  DATA_9_17 (out)                          0.04       1.20 f
  data arrival time                                   1.20

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.05       9.95
  output external delay                   -2.00       7.95
  data required time                                  7.95
  -----------------------------------------------------------
  data required time                                  7.95
  data arrival time                                  -1.20
  -----------------------------------------------------------
  slack (MET)                                         6.75


  Startpoint: DFF_141/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DATA_9_18 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_141/q_reg/CLK (DFFX1_RVT)            0.00 #     0.40 r
  DFF_141/q_reg/Q (DFFX1_RVT)              0.19       0.59 r
  U5220/SO (HADDX1_RVT)                    0.19       0.78 f
  U5221/S (FADDX1_RVT)                     0.19       0.97 r
  U5223/S (FADDX1_RVT)                     0.20       1.16 f
  DATA_9_18 (out)                          0.04       1.20 f
  data arrival time                                   1.20

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.05       9.95
  output external delay                   -2.00       7.95
  data required time                                  7.95
  -----------------------------------------------------------
  data required time                                  7.95
  data arrival time                                  -1.20
  -----------------------------------------------------------
  slack (MET)                                         6.75


  Startpoint: DFF_138/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DATA_9_21 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_138/q_reg/CLK (DFFX1_RVT)            0.00 #     0.40 r
  DFF_138/q_reg/Q (DFFX1_RVT)              0.19       0.59 r
  U4577/SO (HADDX1_RVT)                    0.19       0.78 f
  U4578/S (FADDX1_RVT)                     0.19       0.97 r
  U4580/S (FADDX1_RVT)                     0.20       1.16 f
  DATA_9_21 (out)                          0.04       1.20 f
  data arrival time                                   1.20

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.05       9.95
  output external delay                   -2.00       7.95
  data required time                                  7.95
  -----------------------------------------------------------
  data required time                                  7.95
  data arrival time                                  -1.20
  -----------------------------------------------------------
  slack (MET)                                         6.75


  Startpoint: DFF_137/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DATA_9_22 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_137/q_reg/CLK (DFFX1_RVT)            0.00 #     0.40 r
  DFF_137/q_reg/Q (DFFX1_RVT)              0.19       0.59 r
  U3649/SO (HADDX1_RVT)                    0.19       0.78 f
  U5249/S (FADDX1_RVT)                     0.19       0.97 r
  U5251/S (FADDX1_RVT)                     0.20       1.16 f
  DATA_9_22 (out)                          0.04       1.20 f
  data arrival time                                   1.20

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.05       9.95
  output external delay                   -2.00       7.95
  data required time                                  7.95
  -----------------------------------------------------------
  data required time                                  7.95
  data arrival time                                  -1.20
  -----------------------------------------------------------
  slack (MET)                                         6.75


  Startpoint: DFF_136/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DATA_9_23 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_136/q_reg/CLK (DFFX1_RVT)            0.00 #     0.40 r
  DFF_136/q_reg/Q (DFFX1_RVT)              0.19       0.59 r
  U3651/SO (HADDX1_RVT)                    0.19       0.78 f
  U5067/S (FADDX1_RVT)                     0.19       0.97 r
  U5069/S (FADDX1_RVT)                     0.20       1.16 f
  DATA_9_23 (out)                          0.04       1.20 f
  data arrival time                                   1.20

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.05       9.95
  output external delay                   -2.00       7.95
  data required time                                  7.95
  -----------------------------------------------------------
  data required time                                  7.95
  data arrival time                                  -1.20
  -----------------------------------------------------------
  slack (MET)                                         6.75


  Startpoint: DFF_135/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DATA_9_24 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_135/q_reg/CLK (DFFX1_RVT)            0.00 #     0.40 r
  DFF_135/q_reg/Q (DFFX1_RVT)              0.19       0.59 r
  U4700/SO (HADDX1_RVT)                    0.19       0.78 f
  U4701/S (FADDX1_RVT)                     0.19       0.97 r
  U4703/S (FADDX1_RVT)                     0.20       1.16 f
  DATA_9_24 (out)                          0.04       1.20 f
  data arrival time                                   1.20

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.05       9.95
  output external delay                   -2.00       7.95
  data required time                                  7.95
  -----------------------------------------------------------
  data required time                                  7.95
  data arrival time                                  -1.20
  -----------------------------------------------------------
  slack (MET)                                         6.75


  Startpoint: DFF_134/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DATA_9_25 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_134/q_reg/CLK (DFFX1_RVT)            0.00 #     0.40 r
  DFF_134/q_reg/Q (DFFX1_RVT)              0.19       0.59 r
  U3648/SO (HADDX1_RVT)                    0.19       0.78 f
  U4267/S (FADDX1_RVT)                     0.19       0.97 r
  U4269/S (FADDX1_RVT)                     0.20       1.16 f
  DATA_9_25 (out)                          0.04       1.20 f
  data arrival time                                   1.20

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.05       9.95
  output external delay                   -2.00       7.95
  data required time                                  7.95
  -----------------------------------------------------------
  data required time                                  7.95
  data arrival time                                  -1.20
  -----------------------------------------------------------
  slack (MET)                                         6.75


  Startpoint: DFF_133/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DATA_9_26 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_133/q_reg/CLK (DFFX1_RVT)            0.00 #     0.40 r
  DFF_133/q_reg/Q (DFFX1_RVT)              0.19       0.59 r
  U3650/SO (HADDX1_RVT)                    0.19       0.78 f
  U5230/S (FADDX1_RVT)                     0.19       0.97 r
  U5232/S (FADDX1_RVT)                     0.20       1.16 f
  DATA_9_26 (out)                          0.04       1.20 f
  data arrival time                                   1.20

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.05       9.95
  output external delay                   -2.00       7.95
  data required time                                  7.95
  -----------------------------------------------------------
  data required time                                  7.95
  data arrival time                                  -1.20
  -----------------------------------------------------------
  slack (MET)                                         6.75


  Startpoint: DFF_132/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DATA_9_27 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_132/q_reg/CLK (DFFX1_RVT)            0.00 #     0.40 r
  DFF_132/q_reg/Q (DFFX1_RVT)              0.19       0.59 r
  U3646/SO (HADDX1_RVT)                    0.19       0.78 f
  U3645/S (FADDX1_RVT)                     0.19       0.97 r
  U4684/S (FADDX1_RVT)                     0.20       1.16 f
  DATA_9_27 (out)                          0.04       1.20 f
  data arrival time                                   1.20

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.05       9.95
  output external delay                   -2.00       7.95
  data required time                                  7.95
  -----------------------------------------------------------
  data required time                                  7.95
  data arrival time                                  -1.20
  -----------------------------------------------------------
  slack (MET)                                         6.75


  Startpoint: DFF_131/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DATA_9_28 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_131/q_reg/CLK (DFFX1_RVT)            0.00 #     0.40 r
  DFF_131/q_reg/Q (DFFX1_RVT)              0.19       0.59 r
  U4937/SO (HADDX1_RVT)                    0.19       0.78 f
  U4938/S (FADDX1_RVT)                     0.19       0.97 r
  U4940/S (FADDX1_RVT)                     0.20       1.16 f
  DATA_9_28 (out)                          0.04       1.20 f
  data arrival time                                   1.20

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.05       9.95
  output external delay                   -2.00       7.95
  data required time                                  7.95
  -----------------------------------------------------------
  data required time                                  7.95
  data arrival time                                  -1.20
  -----------------------------------------------------------
  slack (MET)                                         6.75


  Startpoint: DFF_130/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DATA_9_29 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_130/q_reg/CLK (DFFX1_RVT)            0.00 #     0.40 r
  DFF_130/q_reg/Q (DFFX1_RVT)              0.19       0.59 r
  U4489/SO (HADDX1_RVT)                    0.19       0.78 f
  U4490/S (FADDX1_RVT)                     0.19       0.97 r
  U4492/S (FADDX1_RVT)                     0.20       1.16 f
  DATA_9_29 (out)                          0.04       1.20 f
  data arrival time                                   1.20

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.05       9.95
  output external delay                   -2.00       7.95
  data required time                                  7.95
  -----------------------------------------------------------
  data required time                                  7.95
  data arrival time                                  -1.20
  -----------------------------------------------------------
  slack (MET)                                         6.75


  Startpoint: DFF_126/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DATA_9_1 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_126/q_reg/CLK (DFFX1_RVT)            0.00 #     0.40 r
  DFF_126/q_reg/Q (DFFX1_RVT)              0.19       0.59 r
  U3674/Y (XOR2X1_RVT)                     0.21       0.80 f
  U5263/S (FADDX1_RVT)                     0.19       0.99 r
  U5682/SO (HADDX1_RVT)                    0.19       1.18 f
  DATA_9_1 (out)                           0.01       1.18 f
  data arrival time                                   1.18

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.05       9.95
  output external delay                   -2.00       7.95
  data required time                                  7.95
  -----------------------------------------------------------
  data required time                                  7.95
  data arrival time                                  -1.18
  -----------------------------------------------------------
  slack (MET)                                         6.77


  Startpoint: DFF_119/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DATA_9_8 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_119/q_reg/CLK (DFFX1_RVT)            0.00 #     0.40 r
  DFF_119/q_reg/Q (DFFX1_RVT)              0.19       0.59 r
  U3671/Y (XOR2X1_RVT)                     0.21       0.80 f
  U5108/S (FADDX1_RVT)                     0.19       0.99 r
  U5673/SO (HADDX1_RVT)                    0.19       1.18 f
  DATA_9_8 (out)                           0.01       1.18 f
  data arrival time                                   1.18

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.05       9.95
  output external delay                   -2.00       7.95
  data required time                                  7.95
  -----------------------------------------------------------
  data required time                                  7.95
  data arrival time                                  -1.18
  -----------------------------------------------------------
  slack (MET)                                         6.77


1
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 20
Design : s35932
Version: M-2016.12-SP1
Date   : Mon Mar  6 16:00:23 2023
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: ss0p95v25c   Library: saed32rvt_ss0p95v25c
Wire Load Model Mode: enclosed

  Startpoint: TM0 (input port clocked by ideal_clock1)
  Endpoint: DATA_9_31 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  TM0 (in)                                 0.00       2.00 r
  U4143/Y (INVX1_RVT)                      0.47       2.47 f
  U3678/Y (NBUFFX2_RVT)                    0.51       2.98 f
  U3679/Y (INVX1_RVT)                      1.12       4.11 r
  U5628/Y (NAND2X0_RVT)                    2.91       7.02 f
  U5629/S (FADDX1_RVT)                     0.25       7.27 r
  DATA_9_31 (out)                          0.04       7.31 r
  data arrival time                                   7.31

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.05       9.95
  output external delay                   -2.00       7.95
  data required time                                  7.95
  -----------------------------------------------------------
  data required time                                  7.95
  data arrival time                                  -7.31
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: TM0 (input port clocked by ideal_clock1)
  Endpoint: DATA_9_17 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  TM0 (in)                                 0.00       2.00 r
  U4143/Y (INVX1_RVT)                      0.47       2.47 f
  U3678/Y (NBUFFX2_RVT)                    0.51       2.98 f
  U3679/Y (INVX1_RVT)                      1.12       4.11 r
  U4714/Y (NAND2X0_RVT)                    2.90       7.01 f
  U4715/S (FADDX1_RVT)                     0.19       7.20 r
  DATA_9_17 (out)                          0.04       7.24 r
  data arrival time                                   7.24

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.05       9.95
  output external delay                   -2.00       7.95
  data required time                                  7.95
  -----------------------------------------------------------
  data required time                                  7.95
  data arrival time                                  -7.24
  -----------------------------------------------------------
  slack (MET)                                         0.71


  Startpoint: TM0 (input port clocked by ideal_clock1)
  Endpoint: DATA_9_18 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  TM0 (in)                                 0.00       2.00 r
  U4143/Y (INVX1_RVT)                      0.47       2.47 f
  U3678/Y (NBUFFX2_RVT)                    0.51       2.98 f
  U3679/Y (INVX1_RVT)                      1.12       4.11 r
  U5222/Y (NAND2X0_RVT)                    2.90       7.01 f
  U5223/S (FADDX1_RVT)                     0.19       7.20 r
  DATA_9_18 (out)                          0.04       7.24 r
  data arrival time                                   7.24

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.05       9.95
  output external delay                   -2.00       7.95
  data required time                                  7.95
  -----------------------------------------------------------
  data required time                                  7.95
  data arrival time                                  -7.24
  -----------------------------------------------------------
  slack (MET)                                         0.71


  Startpoint: TM0 (input port clocked by ideal_clock1)
  Endpoint: DATA_9_19 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  TM0 (in)                                 0.00       2.00 r
  U4143/Y (INVX1_RVT)                      0.47       2.47 f
  U3678/Y (NBUFFX2_RVT)                    0.51       2.98 f
  U3679/Y (INVX1_RVT)                      1.12       4.11 r
  U5198/Y (NAND2X0_RVT)                    2.90       7.01 f
  U5199/S (FADDX1_RVT)                     0.19       7.20 r
  DATA_9_19 (out)                          0.04       7.24 r
  data arrival time                                   7.24

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.05       9.95
  output external delay                   -2.00       7.95
  data required time                                  7.95
  -----------------------------------------------------------
  data required time                                  7.95
  data arrival time                                  -7.24
  -----------------------------------------------------------
  slack (MET)                                         0.71


  Startpoint: TM0 (input port clocked by ideal_clock1)
  Endpoint: DATA_9_21 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  TM0 (in)                                 0.00       2.00 r
  U4143/Y (INVX1_RVT)                      0.47       2.47 f
  U3678/Y (NBUFFX2_RVT)                    0.51       2.98 f
  U3679/Y (INVX1_RVT)                      1.12       4.11 r
  U4579/Y (NAND2X0_RVT)                    2.90       7.01 f
  U4580/S (FADDX1_RVT)                     0.19       7.20 r
  DATA_9_21 (out)                          0.04       7.24 r
  data arrival time                                   7.24

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.05       9.95
  output external delay                   -2.00       7.95
  data required time                                  7.95
  -----------------------------------------------------------
  data required time                                  7.95
  data arrival time                                  -7.24
  -----------------------------------------------------------
  slack (MET)                                         0.71


  Startpoint: TM0 (input port clocked by ideal_clock1)
  Endpoint: DATA_9_22 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  TM0 (in)                                 0.00       2.00 r
  U4143/Y (INVX1_RVT)                      0.47       2.47 f
  U3678/Y (NBUFFX2_RVT)                    0.51       2.98 f
  U3679/Y (INVX1_RVT)                      1.12       4.11 r
  U5250/Y (NAND2X0_RVT)                    2.90       7.01 f
  U5251/S (FADDX1_RVT)                     0.19       7.20 r
  DATA_9_22 (out)                          0.04       7.24 r
  data arrival time                                   7.24

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.05       9.95
  output external delay                   -2.00       7.95
  data required time                                  7.95
  -----------------------------------------------------------
  data required time                                  7.95
  data arrival time                                  -7.24
  -----------------------------------------------------------
  slack (MET)                                         0.71


  Startpoint: TM0 (input port clocked by ideal_clock1)
  Endpoint: DATA_9_23 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  TM0 (in)                                 0.00       2.00 r
  U4143/Y (INVX1_RVT)                      0.47       2.47 f
  U3678/Y (NBUFFX2_RVT)                    0.51       2.98 f
  U3679/Y (INVX1_RVT)                      1.12       4.11 r
  U5068/Y (NAND2X0_RVT)                    2.90       7.01 f
  U5069/S (FADDX1_RVT)                     0.19       7.20 r
  DATA_9_23 (out)                          0.04       7.24 r
  data arrival time                                   7.24

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.05       9.95
  output external delay                   -2.00       7.95
  data required time                                  7.95
  -----------------------------------------------------------
  data required time                                  7.95
  data arrival time                                  -7.24
  -----------------------------------------------------------
  slack (MET)                                         0.71


  Startpoint: TM0 (input port clocked by ideal_clock1)
  Endpoint: DATA_9_25 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  TM0 (in)                                 0.00       2.00 r
  U4143/Y (INVX1_RVT)                      0.47       2.47 f
  U3678/Y (NBUFFX2_RVT)                    0.51       2.98 f
  U3679/Y (INVX1_RVT)                      1.12       4.11 r
  U4268/Y (NAND2X0_RVT)                    2.90       7.01 f
  U4269/S (FADDX1_RVT)                     0.19       7.20 r
  DATA_9_25 (out)                          0.04       7.24 r
  data arrival time                                   7.24

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.05       9.95
  output external delay                   -2.00       7.95
  data required time                                  7.95
  -----------------------------------------------------------
  data required time                                  7.95
  data arrival time                                  -7.24
  -----------------------------------------------------------
  slack (MET)                                         0.71


  Startpoint: TM0 (input port clocked by ideal_clock1)
  Endpoint: DATA_9_26 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  TM0 (in)                                 0.00       2.00 r
  U4143/Y (INVX1_RVT)                      0.47       2.47 f
  U3678/Y (NBUFFX2_RVT)                    0.51       2.98 f
  U3679/Y (INVX1_RVT)                      1.12       4.11 r
  U5231/Y (NAND2X0_RVT)                    2.90       7.01 f
  U5232/S (FADDX1_RVT)                     0.19       7.20 r
  DATA_9_26 (out)                          0.04       7.24 r
  data arrival time                                   7.24

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.05       9.95
  output external delay                   -2.00       7.95
  data required time                                  7.95
  -----------------------------------------------------------
  data required time                                  7.95
  data arrival time                                  -7.24
  -----------------------------------------------------------
  slack (MET)                                         0.71


  Startpoint: TM0 (input port clocked by ideal_clock1)
  Endpoint: DATA_9_27 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  TM0 (in)                                 0.00       2.00 r
  U4143/Y (INVX1_RVT)                      0.47       2.47 f
  U3678/Y (NBUFFX2_RVT)                    0.51       2.98 f
  U3679/Y (INVX1_RVT)                      1.12       4.11 r
  U4683/Y (NAND2X0_RVT)                    2.90       7.01 f
  U4684/S (FADDX1_RVT)                     0.19       7.20 r
  DATA_9_27 (out)                          0.04       7.24 r
  data arrival time                                   7.24

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.05       9.95
  output external delay                   -2.00       7.95
  data required time                                  7.95
  -----------------------------------------------------------
  data required time                                  7.95
  data arrival time                                  -7.24
  -----------------------------------------------------------
  slack (MET)                                         0.71


  Startpoint: TM0 (input port clocked by ideal_clock1)
  Endpoint: DATA_9_29 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  TM0 (in)                                 0.00       2.00 r
  U4143/Y (INVX1_RVT)                      0.47       2.47 f
  U3678/Y (NBUFFX2_RVT)                    0.51       2.98 f
  U3679/Y (INVX1_RVT)                      1.12       4.11 r
  U4491/Y (NAND2X0_RVT)                    2.90       7.01 f
  U4492/S (FADDX1_RVT)                     0.19       7.20 r
  DATA_9_29 (out)                          0.04       7.24 r
  data arrival time                                   7.24

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.05       9.95
  output external delay                   -2.00       7.95
  data required time                                  7.95
  -----------------------------------------------------------
  data required time                                  7.95
  data arrival time                                  -7.24
  -----------------------------------------------------------
  slack (MET)                                         0.71


  Startpoint: TM0 (input port clocked by ideal_clock1)
  Endpoint: DATA_9_16 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  TM0 (in)                                 0.00       2.00 r
  U4143/Y (INVX1_RVT)                      0.47       2.47 f
  U3678/Y (NBUFFX2_RVT)                    0.51       2.98 f
  U3680/Y (NBUFFX2_RVT)                    1.14       4.12 f
  U5657/Y (OR2X1_RVT)                      2.82       6.94 f
  U5658/S (FADDX1_RVT)                     0.24       7.18 r
  DATA_9_16 (out)                          0.04       7.22 r
  data arrival time                                   7.22

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.05       9.95
  output external delay                   -2.00       7.95
  data required time                                  7.95
  -----------------------------------------------------------
  data required time                                  7.95
  data arrival time                                  -7.22
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: TM0 (input port clocked by ideal_clock1)
  Endpoint: DATA_9_20 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  TM0 (in)                                 0.00       2.00 r
  U4143/Y (INVX1_RVT)                      0.47       2.47 f
  U3678/Y (NBUFFX2_RVT)                    0.51       2.98 f
  U3680/Y (NBUFFX2_RVT)                    1.14       4.12 f
  U3950/Y (OR2X1_RVT)                      2.82       6.94 f
  U5649/S (FADDX1_RVT)                     0.24       7.18 r
  DATA_9_20 (out)                          0.04       7.22 r
  data arrival time                                   7.22

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.05       9.95
  output external delay                   -2.00       7.95
  data required time                                  7.95
  -----------------------------------------------------------
  data required time                                  7.95
  data arrival time                                  -7.22
  -----------------------------------------------------------
  slack (MET)                                         0.73


  Startpoint: TM0 (input port clocked by ideal_clock1)
  Endpoint: DATA_9_1 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  TM0 (in)                                 0.00       2.00 r
  U4143/Y (INVX1_RVT)                      0.47       2.47 f
  U3678/Y (NBUFFX2_RVT)                    0.51       2.98 f
  U3680/Y (NBUFFX2_RVT)                    1.14       4.12 f
  U3942/Y (NOR2X0_RVT)                     2.83       6.95 r
  U5682/SO (HADDX1_RVT)                    0.12       7.07 f
  DATA_9_1 (out)                           0.01       7.08 f
  data arrival time                                   7.08

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.05       9.95
  output external delay                   -2.00       7.95
  data required time                                  7.95
  -----------------------------------------------------------
  data required time                                  7.95
  data arrival time                                  -7.08
  -----------------------------------------------------------
  slack (MET)                                         0.87


  Startpoint: TM0 (input port clocked by ideal_clock1)
  Endpoint: DATA_9_10 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  TM0 (in)                                 0.00       2.00 r
  U4143/Y (INVX1_RVT)                      0.47       2.47 f
  U3678/Y (NBUFFX2_RVT)                    0.51       2.98 f
  U3680/Y (NBUFFX2_RVT)                    1.14       4.12 f
  U3943/Y (NOR2X0_RVT)                     2.83       6.95 r
  U5670/SO (HADDX1_RVT)                    0.12       7.07 f
  DATA_9_10 (out)                          0.01       7.08 f
  data arrival time                                   7.08

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.05       9.95
  output external delay                   -2.00       7.95
  data required time                                  7.95
  -----------------------------------------------------------
  data required time                                  7.95
  data arrival time                                  -7.08
  -----------------------------------------------------------
  slack (MET)                                         0.87


  Startpoint: TM0 (input port clocked by ideal_clock1)
  Endpoint: DATA_9_12 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  TM0 (in)                                 0.00       2.00 r
  U4143/Y (INVX1_RVT)                      0.47       2.47 f
  U3678/Y (NBUFFX2_RVT)                    0.51       2.98 f
  U3680/Y (NBUFFX2_RVT)                    1.14       4.12 f
  U4056/Y (NOR2X0_RVT)                     2.83       6.95 r
  U5668/SO (HADDX1_RVT)                    0.12       7.07 f
  DATA_9_12 (out)                          0.01       7.08 f
  data arrival time                                   7.08

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.05       9.95
  output external delay                   -2.00       7.95
  data required time                                  7.95
  -----------------------------------------------------------
  data required time                                  7.95
  data arrival time                                  -7.08
  -----------------------------------------------------------
  slack (MET)                                         0.87


  Startpoint: TM0 (input port clocked by ideal_clock1)
  Endpoint: DATA_9_13 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  TM0 (in)                                 0.00       2.00 r
  U4143/Y (INVX1_RVT)                      0.47       2.47 f
  U3678/Y (NBUFFX2_RVT)                    0.51       2.98 f
  U3680/Y (NBUFFX2_RVT)                    1.14       4.12 f
  U3946/Y (NOR2X0_RVT)                     2.83       6.95 r
  U5666/SO (HADDX1_RVT)                    0.12       7.07 f
  DATA_9_13 (out)                          0.01       7.08 f
  data arrival time                                   7.08

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.05       9.95
  output external delay                   -2.00       7.95
  data required time                                  7.95
  -----------------------------------------------------------
  data required time                                  7.95
  data arrival time                                  -7.08
  -----------------------------------------------------------
  slack (MET)                                         0.87


  Startpoint: TM0 (input port clocked by ideal_clock1)
  Endpoint: DATA_9_0 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  TM0 (in)                                 0.00       2.00 r
  U4143/Y (INVX1_RVT)                      0.47       2.47 f
  U3678/Y (NBUFFX2_RVT)                    0.51       2.98 f
  U3680/Y (NBUFFX2_RVT)                    1.14       4.12 f
  U5683/Y (NOR2X0_RVT)                     2.83       6.94 r
  U5684/SO (HADDX1_RVT)                    0.12       7.07 f
  DATA_9_0 (out)                           0.01       7.07 f
  data arrival time                                   7.07

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.05       9.95
  output external delay                   -2.00       7.95
  data required time                                  7.95
  -----------------------------------------------------------
  data required time                                  7.95
  data arrival time                                  -7.07
  -----------------------------------------------------------
  slack (MET)                                         0.88


  Startpoint: TM0 (input port clocked by ideal_clock1)
  Endpoint: DATA_9_11 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  TM0 (in)                                 0.00       2.00 r
  U4143/Y (INVX1_RVT)                      0.47       2.47 f
  U3678/Y (NBUFFX2_RVT)                    0.51       2.98 f
  U3680/Y (NBUFFX2_RVT)                    1.14       4.12 f
  U4055/Y (NOR2X0_RVT)                     2.83       6.94 r
  U5669/SO (HADDX1_RVT)                    0.12       7.07 f
  DATA_9_11 (out)                          0.01       7.07 f
  data arrival time                                   7.07

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.05       9.95
  output external delay                   -2.00       7.95
  data required time                                  7.95
  -----------------------------------------------------------
  data required time                                  7.95
  data arrival time                                  -7.07
  -----------------------------------------------------------
  slack (MET)                                         0.88


  Startpoint: TM0 (input port clocked by ideal_clock1)
  Endpoint: DATA_9_3 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 r
  TM0 (in)                                 0.00       2.00 r
  U4143/Y (INVX1_RVT)                      0.47       2.47 f
  U3678/Y (NBUFFX2_RVT)                    0.51       2.98 f
  U3680/Y (NBUFFX2_RVT)                    1.14       4.12 f
  U3948/Y (NOR2X0_RVT)                     2.83       6.94 r
  U5678/SO (HADDX1_RVT)                    0.12       7.07 f
  DATA_9_3 (out)                           0.01       7.07 f
  data arrival time                                   7.07

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.00      10.00
  clock uncertainty                       -0.05       9.95
  output external delay                   -2.00       7.95
  data required time                                  7.95
  -----------------------------------------------------------
  data required time                                  7.95
  data arrival time                                  -7.07
  -----------------------------------------------------------
  slack (MET)                                         0.88


1
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : s35932
Version: M-2016.12-SP1
Date   : Mon Mar  6 16:00:23 2023
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: ss0p95v25c   Library: saed32rvt_ss0p95v25c
Wire Load Model Mode: enclosed

  Startpoint: DFF_1343/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_1323/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_1343/q_reg/CLK (DFFX1_RVT)           0.00 #     0.40 r
  DFF_1343/q_reg/QN (DFFX1_RVT)            0.21       0.61 r
  U6520/S (FADDX1_RVT)                     1.19       1.79 f
  U6521/Y (AND2X1_RVT)                     0.07       1.86 f
  DFF_1323/q_reg/D (DFFX1_RVT)             0.01       1.87 f
  data arrival time                                   1.87

  clock ideal_clock1 (rise edge)          10.00      10.00
  clock network delay (ideal)              0.40      10.40
  clock uncertainty                       -0.05      10.35
  DFF_1323/q_reg/CLK (DFFX1_RVT)           0.00      10.35 r
  library setup time                      -0.02      10.33
  data required time                                 10.33
  -----------------------------------------------------------
  data required time                                 10.33
  data arrival time                                  -1.87
  -----------------------------------------------------------
  slack (MET)                                         8.46


1
 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 1
Design : s35932
Version: M-2016.12-SP1
Date   : Mon Mar  6 16:00:23 2023
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: ss0p95v25c   Library: saed32rvt_ss0p95v25c
Wire Load Model Mode: enclosed

  Startpoint: DFF_1/q_reg
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_0/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s35932             35000                 saed32rvt_ss0p95v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  DFF_1/q_reg/CLK (DFFX1_RVT)              0.00 #     0.40 r
  DFF_1/q_reg/Q (DFFX1_RVT)                0.19       0.59 f
  U5640/Y (AND2X1_RVT)                     0.06       0.65 f
  DFF_0/q_reg/D (DFFX1_RVT)                0.01       0.66 f
  data arrival time                                   0.66

  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  clock uncertainty                        0.05       0.45
  DFF_0/q_reg/CLK (DFFX1_RVT)              0.00       0.45 r
  library hold time                        0.01       0.46
  data required time                                  0.46
  -----------------------------------------------------------
  data required time                                  0.46
  data arrival time                                  -0.66
  -----------------------------------------------------------
  slack (MET)                                         0.20


1
