{
  "module_name": "bm1880-clock.h",
  "hash_id": "5ffd66a95c05bdd5e14de50b91a6bc39335f863d54cdf5fe0c5c41194e42c17c",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/clock/bm1880-clock.h",
  "human_readable_source": " \n \n\n#ifndef __DT_BINDINGS_CLOCK_BM1880_H\n#define __DT_BINDINGS_CLOCK_BM1880_H\n\n#define BM1880_CLK_OSC\t\t\t0\n#define BM1880_CLK_MPLL\t\t\t1\n#define BM1880_CLK_SPLL\t\t\t2\n#define BM1880_CLK_FPLL\t\t\t3\n#define BM1880_CLK_DDRPLL\t\t4\n#define BM1880_CLK_A53\t\t\t5\n#define BM1880_CLK_50M_A53\t\t6\n#define BM1880_CLK_AHB_ROM\t\t7\n#define BM1880_CLK_AXI_SRAM\t\t8\n#define BM1880_CLK_DDR_AXI\t\t9\n#define BM1880_CLK_EFUSE\t\t10\n#define BM1880_CLK_APB_EFUSE\t\t11\n#define BM1880_CLK_AXI5_EMMC\t\t12\n#define BM1880_CLK_EMMC\t\t\t13\n#define BM1880_CLK_100K_EMMC\t\t14\n#define BM1880_CLK_AXI5_SD\t\t15\n#define BM1880_CLK_SD\t\t\t16\n#define BM1880_CLK_100K_SD\t\t17\n#define BM1880_CLK_500M_ETH0\t\t18\n#define BM1880_CLK_AXI4_ETH0\t\t19\n#define BM1880_CLK_500M_ETH1\t\t20\n#define BM1880_CLK_AXI4_ETH1\t\t21\n#define BM1880_CLK_AXI1_GDMA\t\t22\n#define BM1880_CLK_APB_GPIO\t\t23\n#define BM1880_CLK_APB_GPIO_INTR\t24\n#define BM1880_CLK_GPIO_DB\t\t25\n#define BM1880_CLK_AXI1_MINER\t\t26\n#define BM1880_CLK_AHB_SF\t\t27\n#define BM1880_CLK_SDMA_AXI\t\t28\n#define BM1880_CLK_SDMA_AUD\t\t29\n#define BM1880_CLK_APB_I2C\t\t30\n#define BM1880_CLK_APB_WDT\t\t31\n#define BM1880_CLK_APB_JPEG\t\t32\n#define BM1880_CLK_JPEG_AXI\t\t33\n#define BM1880_CLK_AXI5_NF\t\t34\n#define BM1880_CLK_APB_NF\t\t35\n#define BM1880_CLK_NF\t\t\t36\n#define BM1880_CLK_APB_PWM\t\t37\n#define BM1880_CLK_DIV_0_RV\t\t38\n#define BM1880_CLK_DIV_1_RV\t\t39\n#define BM1880_CLK_MUX_RV\t\t40\n#define BM1880_CLK_RV\t\t\t41\n#define BM1880_CLK_APB_SPI\t\t42\n#define BM1880_CLK_TPU_AXI\t\t43\n#define BM1880_CLK_DIV_UART_500M\t44\n#define BM1880_CLK_UART_500M\t\t45\n#define BM1880_CLK_APB_UART\t\t46\n#define BM1880_CLK_APB_I2S\t\t47\n#define BM1880_CLK_AXI4_USB\t\t48\n#define BM1880_CLK_APB_USB\t\t49\n#define BM1880_CLK_125M_USB\t\t50\n#define BM1880_CLK_33K_USB\t\t51\n#define BM1880_CLK_DIV_12M_USB\t\t52\n#define BM1880_CLK_12M_USB\t\t53\n#define BM1880_CLK_APB_VIDEO\t\t54\n#define BM1880_CLK_VIDEO_AXI\t\t55\n#define BM1880_CLK_VPP_AXI\t\t56\n#define BM1880_CLK_APB_VPP\t\t57\n#define BM1880_CLK_DIV_0_AXI1\t\t58\n#define BM1880_CLK_DIV_1_AXI1\t\t59\n#define BM1880_CLK_AXI1\t\t\t60\n#define BM1880_CLK_AXI2\t\t\t61\n#define BM1880_CLK_AXI3\t\t\t62\n#define BM1880_CLK_AXI4\t\t\t63\n#define BM1880_CLK_AXI5\t\t\t64\n#define BM1880_CLK_DIV_0_AXI6\t\t65\n#define BM1880_CLK_DIV_1_AXI6\t\t66\n#define BM1880_CLK_MUX_AXI6\t\t67\n#define BM1880_CLK_AXI6\t\t\t68\n#define BM1880_NR_CLKS\t\t\t69\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}