

================================================================
== Synthesis Summary Report of 'hls_divider'
================================================================
+ General Information: 
    * Date:           Thu Oct 21 23:54:59 2021
    * Version:        2021.1.1 (Build 3286242 on Wed Jul 28 13:10:47 MDT 2021)
    * Project:        hls_divider
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +---------------+------+------+---------+---------+----------+---------+------+----------+------+----+-----------+-----------+-----+
    |    Modules    | Issue|      | Latency | Latency | Iteration|         | Trip |          |      |    |           |           |     |
    |    & Loops    | Type | Slack| (cycles)|   (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP|     FF    |    LUT    | URAM|
    +---------------+------+------+---------+---------+----------+---------+------+----------+------+----+-----------+-----------+-----+
    |+ hls_divider  |     -|  2.65|       19|  190.000|         -|       20|     -|        no|     -|   -|  334 (~0%)|  397 (~0%)|    -|
    +---------------+------+------+---------+---------+----------+---------+------+----------+------+----+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* S_AXILITE
+-------------+------------+---------------+--------+----------+
| Interface   | Data Width | Address Width | Offset | Register |
+-------------+------------+---------------+--------+----------+
| s_axi_CRTLS | 32         | 6             | 24     | 0        |
+-------------+------------+---------------+--------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------------+
| Argument | Direction | Datatype       |
+----------+-----------+----------------+
| a        | in        | unsigned short |
| b        | in        | unsigned short |
| return   | out       | unsigned int   |
+----------+-----------+----------------+

* SW-to-HW Mapping
+----------+-----------------------+----------+-----------------------+
| Argument | HW Name               | HW Type  | HW Info               |
+----------+-----------------------+----------+-----------------------+
| a        | s_axi_CRTLS a         | register | offset=0x18, range=32 |
| b        | s_axi_CRTLS b         | register | offset=0x20, range=32 |
| return   | s_axi_CRTLS ap_return | register | offset=0x10, range=32 |
+----------+-----------------------+----------+-----------------------+


