source /software/scripts/init_msim6.2g
vlib work
vcom -93 -work ./work ../tb/clk_gen.vhd
vcom -93 -work ./work ../tb/data_maker_new.vhd
vcom -93 -work ./work ../tb/data_sink.vhd
vlog -work ./work ../netlist/myfilter.v
vlog -work ./work ../tb/tb_fir.v

vsim -L /software/dk/nangate45/verilog/msim6.2g work.tb_fir
vsim -L /software/dk/nangate45/verilog/msim6.2g -sdftyp /tb_fir/UUT=../netlist/myfilter.sdf work.tb_fir
vcd file ../vcd/myfir_sin.vcd
vcd add /tb_fir/UUT/*
run 2 us

vcd2saif -input ../vcd/myfir_sin.vcd -output ../saif/myfir_sin.saif

read_verilog -netlist ../netlist/myfilter.v
read_saif -input ../saif/myfir_sin.saif -instance tb_fir/UUT -unit ns -scale 1
create_clock -name MY_CLK CLK
report_power > report_power.txt 

