

================================================================
== Vitis HLS Report for 'compute_Pipeline_VITIS_LOOP_114_123'
================================================================
* Date:           Sun Feb  5 17:02:46 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_EstimateMotion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  60.00 ns|  3.392 ns|    16.20 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       10|       10|  0.600 us|  0.600 us|   10|   10|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_114_1  |        8|        8|         4|          1|          1|     6|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     1|        -|       -|    -|
|Expression           |        -|     -|        0|    3620|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      45|    -|
|Register             |        -|     -|      144|      64|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     1|      144|    3729|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +------------------------------------+------------------------------+----------------+
    |              Instance              |            Module            |   Expression   |
    +------------------------------------+------------------------------+----------------+
    |am_addmul_6ns_6ns_8ns_15_4_1_U3797  |am_addmul_6ns_6ns_8ns_15_4_1  |  (i0 + i1) * i2|
    +------------------------------------+------------------------------+----------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+------+------------+------------+
    |      Variable Name     | Operation| DSP| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+------+------------+------------+
    |add_ln114_11_fu_90_p2   |         +|   0|  0|    10|           3|           1|
    |empty_1596_fu_176_p2    |         +|   0|  0|    13|           6|           6|
    |p_cast574_fu_134_p2     |         +|   0|  0|    13|           6|           5|
    |icmp_ln114_11_fu_84_p2  |      icmp|   0|  0|     8|           3|           3|
    |empty_1593_fu_124_p2    |      lshr|   0|  0|  1865|         417|         448|
    |empty_1597_fu_185_p2    |       shl|   0|  0|   149|           8|          48|
    |empty_1598_fu_208_p2    |       shl|   0|  0|  1560|         384|         384|
    |ap_enable_pp0           |       xor|   0|  0|     2|           1|           2|
    +------------------------+----------+----+---+------+------------+------------+
    |Total                   |          |   0|  0|  3620|         828|         897|
    +------------------------+----------+----+---+------+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|    3|          6|
    |i_53_fu_60               |   9|          2|    3|          6|
    |solver_we0               |   9|          2|   48|         96|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   56|        112|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |i_53_fu_60                        |   3|   0|    3|          0|
    |i_reg_236                         |   3|   0|    3|          0|
    |tmp_s_reg_245                     |   3|   0|    6|          3|
    |i_reg_236                         |  64|  32|    3|          0|
    |tmp_s_reg_245                     |  64|  32|    6|          3|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 144|  64|   28|          6|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+-------------------------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+-----------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_114_123|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_114_123|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_114_123|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_114_123|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_114_123|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_114_123|  return value|
|solver_address0  |  out|   10|   ap_memory|                               solver|         array|
|solver_ce0       |  out|    1|   ap_memory|                               solver|         array|
|solver_we0       |  out|   56|   ap_memory|                               solver|         array|
|solver_d0        |  out|  448|   ap_memory|                               solver|         array|
+-----------------+-----+-----+------------+-------------------------------------+--------------+

