## SYP
## INPUT
<< 1, 2 >>
## OUTPUT
LDC 1
LDC 2
BUILD_VEC