Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Jan 31 20:21:53 2024
| Host         : LAPTOP-RCMTCCBQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file max3sint16b_timing_summary_routed.rpt -pb max3sint16b_timing_summary_routed.pb -rpx max3sint16b_timing_summary_routed.rpx -warn_on_violation
| Design       : max3sint16b
| Device       : 7a12ti-csg325
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   16          inf        0.000                      0                   16           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 b[2]
                            (input port)
  Destination:            y[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.484ns  (logic 4.505ns (39.224%)  route 6.980ns (60.776%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  b[2] (IN)
                         net (fo=0)                   0.000     0.000    b[2]
    T17                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  b_IBUF[2]_inst/O
                         net (fo=5, routed)           2.404     3.365    b_IBUF[2]
    SLICE_X0Y28          LUT4 (Prop_lut4_I0_O)        0.124     3.489 r  y_OBUF[15]_inst_i_46/O
                         net (fo=1, routed)           0.000     3.489    y_OBUF[15]_inst_i_46_n_0
    SLICE_X0Y28          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.039 r  y_OBUF[15]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.039    y_OBUF[15]_inst_i_14_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.153 r  y_OBUF[15]_inst_i_3/CO[3]
                         net (fo=16, routed)          1.765     5.919    u1_lt
    SLICE_X3Y33          LUT6 (Prop_lut6_I2_O)        0.124     6.043 r  y_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           2.810     8.853    y_OBUF[15]
    D18                  OBUF (Prop_obuf_I_O)         2.631    11.484 r  y_OBUF[15]_inst/O
                         net (fo=0)                   0.000    11.484    y[15]
    D18                                                               r  y[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[2]
                            (input port)
  Destination:            y[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.068ns  (logic 4.498ns (40.639%)  route 6.570ns (59.361%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  b[2] (IN)
                         net (fo=0)                   0.000     0.000    b[2]
    T17                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  b_IBUF[2]_inst/O
                         net (fo=5, routed)           2.404     3.365    b_IBUF[2]
    SLICE_X0Y28          LUT4 (Prop_lut4_I0_O)        0.124     3.489 r  y_OBUF[15]_inst_i_46/O
                         net (fo=1, routed)           0.000     3.489    y_OBUF[15]_inst_i_46_n_0
    SLICE_X0Y28          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.039 r  y_OBUF[15]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.039    y_OBUF[15]_inst_i_14_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.153 r  y_OBUF[15]_inst_i_3/CO[3]
                         net (fo=16, routed)          1.794     5.947    u1_lt
    SLICE_X3Y33          LUT6 (Prop_lut6_I2_O)        0.124     6.071 r  y_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           2.372     8.444    y_OBUF[8]
    G15                  OBUF (Prop_obuf_I_O)         2.625    11.068 r  y_OBUF[8]_inst/O
                         net (fo=0)                   0.000    11.068    y[8]
    G15                                                               r  y[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[2]
                            (input port)
  Destination:            y[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.986ns  (logic 4.494ns (40.902%)  route 6.493ns (59.098%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  b[2] (IN)
                         net (fo=0)                   0.000     0.000    b[2]
    T17                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  b_IBUF[2]_inst/O
                         net (fo=5, routed)           2.404     3.365    b_IBUF[2]
    SLICE_X0Y28          LUT4 (Prop_lut4_I0_O)        0.124     3.489 r  y_OBUF[15]_inst_i_46/O
                         net (fo=1, routed)           0.000     3.489    y_OBUF[15]_inst_i_46_n_0
    SLICE_X0Y28          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.039 r  y_OBUF[15]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.039    y_OBUF[15]_inst_i_14_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.153 r  y_OBUF[15]_inst_i_3/CO[3]
                         net (fo=16, routed)          1.750     5.904    u1_lt
    SLICE_X1Y33          LUT6 (Prop_lut6_I2_O)        0.124     6.028 r  y_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.338     8.366    y_OBUF[3]
    H18                  OBUF (Prop_obuf_I_O)         2.620    10.986 r  y_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.986    y[3]
    H18                                                               r  y[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[9]
                            (input port)
  Destination:            y[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.902ns  (logic 4.355ns (39.950%)  route 6.546ns (60.050%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  a[9] (IN)
                         net (fo=0)                   0.000     0.000    a[9]
    V14                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  a_IBUF[9]_inst/O
                         net (fo=5, routed)           2.757     3.718    a_IBUF[9]
    SLICE_X0Y33          LUT4 (Prop_lut4_I3_O)        0.124     3.842 r  y_OBUF[15]_inst_i_31/O
                         net (fo=1, routed)           0.000     3.842    y_OBUF[15]_inst_i_31_n_0
    SLICE_X0Y33          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.374 r  y_OBUF[15]_inst_i_4/CO[3]
                         net (fo=16, routed)          1.207     5.581    p_0_in
    SLICE_X1Y34          LUT6 (Prop_lut6_I4_O)        0.124     5.705 r  y_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.583     8.288    y_OBUF[10]
    H16                  OBUF (Prop_obuf_I_O)         2.614    10.902 r  y_OBUF[10]_inst/O
                         net (fo=0)                   0.000    10.902    y[10]
    H16                                                               r  y[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[9]
                            (input port)
  Destination:            y[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.863ns  (logic 4.397ns (40.478%)  route 6.466ns (59.522%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  a[9] (IN)
                         net (fo=0)                   0.000     0.000    a[9]
    V14                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  a_IBUF[9]_inst/O
                         net (fo=5, routed)           2.757     3.718    a_IBUF[9]
    SLICE_X0Y33          LUT4 (Prop_lut4_I3_O)        0.124     3.842 r  y_OBUF[15]_inst_i_31/O
                         net (fo=1, routed)           0.000     3.842    y_OBUF[15]_inst_i_31_n_0
    SLICE_X0Y33          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.374 r  y_OBUF[15]_inst_i_4/CO[3]
                         net (fo=16, routed)          1.051     5.425    p_0_in
    SLICE_X3Y33          LUT6 (Prop_lut6_I4_O)        0.124     5.549 r  y_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           2.658     8.207    y_OBUF[14]
    C17                  OBUF (Prop_obuf_I_O)         2.656    10.863 r  y_OBUF[14]_inst/O
                         net (fo=0)                   0.000    10.863    y[14]
    C17                                                               r  y[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[2]
                            (input port)
  Destination:            y[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.837ns  (logic 4.497ns (41.492%)  route 6.341ns (58.508%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  b[2] (IN)
                         net (fo=0)                   0.000     0.000    b[2]
    T17                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  b_IBUF[2]_inst/O
                         net (fo=5, routed)           2.404     3.365    b_IBUF[2]
    SLICE_X0Y28          LUT4 (Prop_lut4_I0_O)        0.124     3.489 r  y_OBUF[15]_inst_i_46/O
                         net (fo=1, routed)           0.000     3.489    y_OBUF[15]_inst_i_46_n_0
    SLICE_X0Y28          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.039 r  y_OBUF[15]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.039    y_OBUF[15]_inst_i_14_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.153 r  y_OBUF[15]_inst_i_3/CO[3]
                         net (fo=16, routed)          1.431     5.584    u1_lt
    SLICE_X1Y34          LUT6 (Prop_lut6_I2_O)        0.124     5.708 r  y_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           2.506     8.214    y_OBUF[11]
    F18                  OBUF (Prop_obuf_I_O)         2.623    10.837 r  y_OBUF[11]_inst/O
                         net (fo=0)                   0.000    10.837    y[11]
    F18                                                               r  y[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[9]
                            (input port)
  Destination:            y[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.784ns  (logic 4.356ns (40.389%)  route 6.429ns (59.611%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  a[9] (IN)
                         net (fo=0)                   0.000     0.000    a[9]
    V14                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  a_IBUF[9]_inst/O
                         net (fo=5, routed)           2.757     3.718    a_IBUF[9]
    SLICE_X0Y33          LUT4 (Prop_lut4_I3_O)        0.124     3.842 r  y_OBUF[15]_inst_i_31/O
                         net (fo=1, routed)           0.000     3.842    y_OBUF[15]_inst_i_31_n_0
    SLICE_X0Y33          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.374 r  y_OBUF[15]_inst_i_4/CO[3]
                         net (fo=16, routed)          1.296     5.670    p_0_in
    SLICE_X1Y33          LUT6 (Prop_lut6_I4_O)        0.124     5.794 r  y_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.376     8.170    y_OBUF[9]
    G16                  OBUF (Prop_obuf_I_O)         2.615    10.784 r  y_OBUF[9]_inst/O
                         net (fo=0)                   0.000    10.784    y[9]
    G16                                                               r  y[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[9]
                            (input port)
  Destination:            y[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.710ns  (logic 4.362ns (40.722%)  route 6.349ns (59.278%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  a[9] (IN)
                         net (fo=0)                   0.000     0.000    a[9]
    V14                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  a_IBUF[9]_inst/O
                         net (fo=5, routed)           2.757     3.718    a_IBUF[9]
    SLICE_X0Y33          LUT4 (Prop_lut4_I3_O)        0.124     3.842 r  y_OBUF[15]_inst_i_31/O
                         net (fo=1, routed)           0.000     3.842    y_OBUF[15]_inst_i_31_n_0
    SLICE_X0Y33          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.374 r  y_OBUF[15]_inst_i_4/CO[3]
                         net (fo=16, routed)          1.120     5.494    p_0_in
    SLICE_X1Y32          LUT6 (Prop_lut6_I4_O)        0.124     5.618 r  y_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.472     8.090    y_OBUF[6]
    G14                  OBUF (Prop_obuf_I_O)         2.620    10.710 r  y_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.710    y[6]
    G14                                                               r  y[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[9]
                            (input port)
  Destination:            y[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.621ns  (logic 4.388ns (41.318%)  route 6.233ns (58.682%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  a[9] (IN)
                         net (fo=0)                   0.000     0.000    a[9]
    V14                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  a_IBUF[9]_inst/O
                         net (fo=5, routed)           2.757     3.718    a_IBUF[9]
    SLICE_X0Y33          LUT4 (Prop_lut4_I3_O)        0.124     3.842 r  y_OBUF[15]_inst_i_31/O
                         net (fo=1, routed)           0.000     3.842    y_OBUF[15]_inst_i_31_n_0
    SLICE_X0Y33          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.374 r  y_OBUF[15]_inst_i_4/CO[3]
                         net (fo=16, routed)          1.046     5.420    p_0_in
    SLICE_X3Y33          LUT6 (Prop_lut6_I4_O)        0.124     5.544 r  y_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           2.430     7.974    y_OBUF[13]
    C18                  OBUF (Prop_obuf_I_O)         2.647    10.621 r  y_OBUF[13]_inst/O
                         net (fo=0)                   0.000    10.621    y[13]
    C18                                                               r  y[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[9]
                            (input port)
  Destination:            y[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.606ns  (logic 4.371ns (41.210%)  route 6.235ns (58.790%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  a[9] (IN)
                         net (fo=0)                   0.000     0.000    a[9]
    V14                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  a_IBUF[9]_inst/O
                         net (fo=5, routed)           2.757     3.718    a_IBUF[9]
    SLICE_X0Y33          LUT4 (Prop_lut4_I3_O)        0.124     3.842 r  y_OBUF[15]_inst_i_31/O
                         net (fo=1, routed)           0.000     3.842    y_OBUF[15]_inst_i_31_n_0
    SLICE_X0Y33          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.374 r  y_OBUF[15]_inst_i_4/CO[3]
                         net (fo=16, routed)          1.057     5.431    p_0_in
    SLICE_X1Y33          LUT6 (Prop_lut6_I4_O)        0.124     5.555 r  y_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           2.422     7.976    y_OBUF[12]
    G17                  OBUF (Prop_obuf_I_O)         2.630    10.606 r  y_OBUF[12]_inst/O
                         net (fo=0)                   0.000    10.606    y[12]
    G17                                                               r  y[12] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 c[2]
                            (input port)
  Destination:            y[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.335ns  (logic 1.391ns (59.552%)  route 0.945ns (40.448%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M14                                               0.000     0.000 r  c[2] (IN)
                         net (fo=0)                   0.000     0.000    c[2]
    M14                  IBUF (Prop_ibuf_I_O)         0.182     0.182 r  c_IBUF[2]_inst/O
                         net (fo=5, routed)           0.357     0.539    c_IBUF[2]
    SLICE_X1Y33          LUT6 (Prop_lut6_I3_O)        0.045     0.584 r  y_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.587     1.172    y_OBUF[2]
    F17                  OBUF (Prop_obuf_I_O)         1.163     2.335 r  y_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.335    y[2]
    F17                                                               r  y[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c[3]
                            (input port)
  Destination:            y[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.375ns  (logic 1.357ns (57.122%)  route 1.018ns (42.878%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  c[3] (IN)
                         net (fo=0)                   0.000     0.000    c[3]
    M17                  IBUF (Prop_ibuf_I_O)         0.174     0.174 r  c_IBUF[3]_inst/O
                         net (fo=5, routed)           0.387     0.561    c_IBUF[3]
    SLICE_X1Y33          LUT6 (Prop_lut6_I3_O)        0.045     0.606 r  y_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.631     1.238    y_OBUF[3]
    H18                  OBUF (Prop_obuf_I_O)         1.137     2.375 r  y_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.375    y[3]
    H18                                                               r  y[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c[1]
                            (input port)
  Destination:            y[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.418ns  (logic 1.397ns (57.767%)  route 1.021ns (42.233%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N14                                               0.000     0.000 r  c[1] (IN)
                         net (fo=0)                   0.000     0.000    c[1]
    N14                  IBUF (Prop_ibuf_I_O)         0.186     0.186 r  c_IBUF[1]_inst/O
                         net (fo=5, routed)           0.451     0.636    c_IBUF[1]
    SLICE_X1Y32          LUT6 (Prop_lut6_I3_O)        0.045     0.681 r  y_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.570     1.252    y_OBUF[1]
    E18                  OBUF (Prop_obuf_I_O)         1.166     2.418 r  y_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.418    y[1]
    E18                                                               r  y[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c[8]
                            (input port)
  Destination:            y[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.422ns  (logic 1.358ns (56.073%)  route 1.064ns (43.927%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J14                                               0.000     0.000 r  c[8] (IN)
                         net (fo=0)                   0.000     0.000    c[8]
    J14                  IBUF (Prop_ibuf_I_O)         0.171     0.171 r  c_IBUF[8]_inst/O
                         net (fo=5, routed)           0.465     0.637    c_IBUF[8]
    SLICE_X3Y33          LUT6 (Prop_lut6_I3_O)        0.045     0.682 r  y_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.598     1.280    y_OBUF[8]
    G15                  OBUF (Prop_obuf_I_O)         1.142     2.422 r  y_OBUF[8]_inst/O
                         net (fo=0)                   0.000     2.422    y[8]
    G15                                                               r  y[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c[0]
                            (input port)
  Destination:            y[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.437ns  (logic 1.334ns (54.743%)  route 1.103ns (45.257%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  c[0] (IN)
                         net (fo=0)                   0.000     0.000    c[0]
    N16                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  c_IBUF[0]_inst/O
                         net (fo=5, routed)           0.525     0.705    c_IBUF[0]
    SLICE_X3Y32          LUT6 (Prop_lut6_I3_O)        0.045     0.750 r  y_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.578     1.328    y_OBUF[0]
    H14                  OBUF (Prop_obuf_I_O)         1.109     2.437 r  y_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.437    y[0]
    H14                                                               r  y[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c[9]
                            (input port)
  Destination:            y[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.476ns  (logic 1.351ns (54.562%)  route 1.125ns (45.438%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L18                                               0.000     0.000 r  c[9] (IN)
                         net (fo=0)                   0.000     0.000    c[9]
    L18                  IBUF (Prop_ibuf_I_O)         0.175     0.175 r  c_IBUF[9]_inst/O
                         net (fo=5, routed)           0.522     0.697    c_IBUF[9]
    SLICE_X1Y33          LUT6 (Prop_lut6_I3_O)        0.045     0.742 r  y_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           0.603     1.345    y_OBUF[9]
    G16                  OBUF (Prop_obuf_I_O)         1.131     2.476 r  y_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.476    y[9]
    G16                                                               r  y[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c[4]
                            (input port)
  Destination:            y[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.518ns  (logic 1.355ns (53.822%)  route 1.163ns (46.178%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M16                                               0.000     0.000 r  c[4] (IN)
                         net (fo=0)                   0.000     0.000    c[4]
    M16                  IBUF (Prop_ibuf_I_O)         0.175     0.175 r  c_IBUF[4]_inst/O
                         net (fo=5, routed)           0.498     0.674    c_IBUF[4]
    SLICE_X1Y32          LUT6 (Prop_lut6_I3_O)        0.045     0.719 r  y_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.665     1.383    y_OBUF[4]
    H17                  OBUF (Prop_obuf_I_O)         1.135     2.518 r  y_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.518    y[4]
    H17                                                               r  y[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[5]
                            (input port)
  Destination:            y[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.518ns  (logic 1.372ns (54.501%)  route 1.146ns (45.499%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  b[5] (IN)
                         net (fo=0)                   0.000     0.000    b[5]
    R17                  IBUF (Prop_ibuf_I_O)         0.187     0.187 r  b_IBUF[5]_inst/O
                         net (fo=5, routed)           0.531     0.718    b_IBUF[5]
    SLICE_X1Y32          LUT6 (Prop_lut6_I1_O)        0.045     0.763 r  y_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.614     1.378    y_OBUF[5]
    F14                  OBUF (Prop_obuf_I_O)         1.140     2.518 r  y_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.518    y[5]
    F14                                                               r  y[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[12]
                            (input port)
  Destination:            y[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.535ns  (logic 1.371ns (54.105%)  route 1.163ns (45.895%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  b[12] (IN)
                         net (fo=0)                   0.000     0.000    b[12]
    P15                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  b_IBUF[12]_inst/O
                         net (fo=5, routed)           0.534     0.713    b_IBUF[12]
    SLICE_X1Y33          LUT6 (Prop_lut6_I1_O)        0.045     0.758 r  y_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           0.630     1.388    y_OBUF[12]
    G17                  OBUF (Prop_obuf_I_O)         1.147     2.535 r  y_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.535    y[12]
    G17                                                               r  y[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[13]
                            (input port)
  Destination:            y[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.556ns  (logic 1.390ns (54.381%)  route 1.166ns (45.619%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  b[13] (IN)
                         net (fo=0)                   0.000     0.000    b[13]
    P18                  IBUF (Prop_ibuf_I_O)         0.181     0.181 r  b_IBUF[13]_inst/O
                         net (fo=5, routed)           0.534     0.715    b_IBUF[13]
    SLICE_X3Y33          LUT6 (Prop_lut6_I1_O)        0.045     0.760 r  y_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           0.632     1.392    y_OBUF[13]
    C18                  OBUF (Prop_obuf_I_O)         1.164     2.556 r  y_OBUF[13]_inst/O
                         net (fo=0)                   0.000     2.556    y[13]
    C18                                                               r  y[13] (OUT)
  -------------------------------------------------------------------    -------------------





