$date
	Tue Nov 18 04:05:53 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module universal_tb $end
$var wire 32 ! instr_rdata [31:0] $end
$var wire 32 " instr_addr [31:0] $end
$var wire 4 # data_we [3:0] $end
$var wire 32 $ data_wdata [31:0] $end
$var wire 1 % data_re $end
$var wire 32 & data_rdata [31:0] $end
$var wire 32 ' data_addr [31:0] $end
$var reg 1 ( clk $end
$var reg 1 ) rst $end
$var integer 32 * cycle_count [31:0] $end
$var integer 32 + max_cycles [31:0] $end
$var integer 32 , trace_fd [31:0] $end
$scope module dut $end
$var wire 1 - branch_taken_e $end
$var wire 1 ( clk $end
$var wire 32 . data_addr [31:0] $end
$var wire 32 / data_wdata [31:0] $end
$var wire 1 0 dbg_branch_taken $end
$var wire 1 1 dbg_bubble_ex $end
$var wire 1 2 dbg_fwd_rs1 $end
$var wire 1 3 dbg_fwd_rs2 $end
$var wire 32 4 dbg_instr_d [31:0] $end
$var wire 32 5 dbg_instr_e [31:0] $end
$var wire 32 6 dbg_instr_f [31:0] $end
$var wire 32 7 dbg_pc_f [31:0] $end
$var wire 32 8 dbg_result_e [31:0] $end
$var wire 1 9 dbg_stall $end
$var wire 32 : instr_addr [31:0] $end
$var wire 32 ; instr_f [31:0] $end
$var wire 1 < is_load_ex $end
$var wire 1 ) rst $end
$var wire 1 = use_rs2_d $end
$var wire 1 > use_rs1_d $end
$var wire 1 ? stall_if_id $end
$var wire 32 @ rs2_val_d_fwd [31:0] $end
$var wire 32 A rs2_val_d [31:0] $end
$var wire 5 B rs2_d [4:0] $end
$var wire 32 C rs1_val_d_fwd [31:0] $end
$var wire 32 D rs1_val_d [31:0] $end
$var wire 5 E rs1_d [4:0] $end
$var wire 5 F rd_d [4:0] $end
$var wire 32 G pc_plus4_f [31:0] $end
$var wire 32 H pc_next [31:0] $end
$var wire 32 I instr_rdata [31:0] $end
$var wire 32 J imm_d [31:0] $end
$var wire 1 K fwd_rs2_en $end
$var wire 1 L fwd_rs1_en $end
$var wire 4 M data_we [3:0] $end
$var wire 1 % data_re $end
$var wire 32 N data_rdata [31:0] $end
$var wire 26 O ctrl_d [25:0] $end
$var wire 1 P bubble_ex $end
$var wire 1 Q branch_cond_e $end
$var wire 32 R alu_result_e [31:0] $end
$var wire 32 S addr_e [31:0] $end
$var parameter 32 T NOP $end
$var reg 4 U be_e [3:0] $end
$var reg 32 V branch_target_e [31:0] $end
$var reg 26 W de_ctrl [25:0] $end
$var reg 32 X de_imm [31:0] $end
$var reg 32 Y de_instr [31:0] $end
$var reg 32 Z de_pc [31:0] $end
$var reg 5 [ de_rd [4:0] $end
$var reg 5 \ de_rs1 [4:0] $end
$var reg 32 ] de_rs1_val [31:0] $end
$var reg 5 ^ de_rs2 [4:0] $end
$var reg 32 _ de_rs2_val [31:0] $end
$var reg 32 ` fd_instr [31:0] $end
$var reg 32 a fd_pc [31:0] $end
$var reg 32 b load_data_e [31:0] $end
$var reg 32 c op1_e [31:0] $end
$var reg 32 d op2_e [31:0] $end
$var reg 32 e pc_f [31:0] $end
$var reg 32 f wb_data_e [31:0] $end
$var reg 32 g wdata_e [31:0] $end
$scope module u_alu $end
$var wire 4 h alu_op [3:0] $end
$var wire 32 i op_a [31:0] $end
$var wire 32 j op_b [31:0] $end
$var reg 32 k result [31:0] $end
$upscope $end
$scope module u_branch_unit $end
$var wire 3 l branch_type [2:0] $end
$var wire 32 m rs1_val [31:0] $end
$var wire 32 n rs2_val [31:0] $end
$var reg 1 Q take_branch $end
$upscope $end
$scope module u_decoder $end
$var wire 32 o instr [31:0] $end
$var wire 5 p rs2 [4:0] $end
$var wire 5 q rs1 [4:0] $end
$var wire 5 r rd [4:0] $end
$var wire 7 s opcode [6:0] $end
$var wire 7 t funct7 [6:0] $end
$var wire 3 u funct3 [2:0] $end
$var reg 26 v ctrl [25:0] $end
$var reg 1 > use_rs1 $end
$var reg 1 = use_rs2 $end
$upscope $end
$scope module u_forward_unit $end
$var wire 32 w ex_result [31:0] $end
$var wire 1 < is_load_ex $end
$var wire 5 x rd_ex [4:0] $end
$var wire 1 y reg_write_ex $end
$var wire 5 z rs1_id [4:0] $end
$var wire 5 { rs2_id [4:0] $end
$var wire 32 | rs2_data_id [31:0] $end
$var wire 32 } rs1_data_id [31:0] $end
$var reg 32 ~ fwd_rs1 [31:0] $end
$var reg 1 L fwd_rs1_en $end
$var reg 32 !" fwd_rs2 [31:0] $end
$var reg 1 K fwd_rs2_en $end
$upscope $end
$scope module u_hazard_unit $end
$var wire 1 "" mem_read_ex $end
$var wire 5 #" rd_ex [4:0] $end
$var wire 1 $" reg_write_ex $end
$var wire 5 %" rs1_id [4:0] $end
$var wire 5 &" rs2_id [4:0] $end
$var wire 1 > use_rs1_id $end
$var wire 1 = use_rs2_id $end
$var reg 1 P bubble_ex $end
$var reg 1 '" load_use_hazard $end
$var reg 1 ? stall_if_id $end
$upscope $end
$scope module u_imm_gen $end
$var wire 3 (" imm_sel [2:0] $end
$var wire 32 )" instr [31:0] $end
$var reg 32 *" imm [31:0] $end
$upscope $end
$scope module u_regfile $end
$var wire 1 ( clk $end
$var wire 5 +" raddr1 [4:0] $end
$var wire 5 ," raddr2 [4:0] $end
$var wire 1 ) rst $end
$var wire 5 -" waddr [4:0] $end
$var wire 32 ." wdata [31:0] $end
$var wire 1 /" we $end
$var wire 32 0" rdata2 [31:0] $end
$var wire 32 1" rdata1 [31:0] $end
$var integer 32 2" i [31:0] $end
$upscope $end
$scope begin $unm_blk_42 $end
$var reg 8 3" b [7:0] $end
$upscope $end
$scope begin $unm_blk_43 $end
$var reg 8 4" b [7:0] $end
$upscope $end
$scope begin $unm_blk_44 $end
$var reg 16 5" h [15:0] $end
$upscope $end
$scope begin $unm_blk_45 $end
$var reg 16 6" h [15:0] $end
$upscope $end
$upscope $end
$scope module mem $end
$var wire 1 ( clk $end
$var wire 32 7" data_addr [31:0] $end
$var wire 1 % data_re $end
$var wire 32 8" data_wdata [31:0] $end
$var wire 4 9" data_we [3:0] $end
$var wire 32 :" instr_addr [31:0] $end
$var wire 32 ;" instr_rdata [31:0] $end
$var parameter 32 <" MEM_WORDS $end
$var reg 32 =" data_rdata [31:0] $end
$var integer 32 >" i [31:0] $end
$scope task load_hex $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100000000000 <"
b10011 T
$end
#0
$dumpvars
b100000000000 >"
b0 ="
bx ;"
bx :"
b0 9"
bx 8"
bx 7"
bx 6"
bx 5"
bx 4"
bx 3"
bx 2"
bx 1"
bx 0"
x/"
b0 ."
bx -"
bx ,"
bx +"
bx *"
bx )"
b0 ("
0'"
bx &"
bx %"
x$"
bx #"
x""
bx !"
bx ~
bx }
bx |
bx {
bx z
xy
bx x
b0 w
b10000000000000000000 v
bx u
bx t
bx s
bx r
bx q
bx p
bx o
bx n
bx m
bx l
b0 k
bx j
bx i
bx h
bx g
b0 f
bx e
bx d
bx c
b0 b
bx a
bx `
bx _
bx ^
bx ]
bx \
bx [
bx Z
bx Y
bx X
bx W
bx V
b0 U
bx S
b0 R
0Q
0P
b10000000000000000000 O
b0 N
b0 M
0L
0K
bx J
bx I
bx H
bx G
bx F
bx E
bx D
bx C
bx B
bx A
bx @
0?
1>
0=
x<
bx ;
bx :
09
b0 8
bx 7
bx 6
bx 5
bx 4
03
02
01
x0
bx /
bx .
x-
b10000000000000000000000000000011 ,
b11001000 +
b0 *
1)
0(
bx '
b0 &
x%
bx $
b0 #
bx "
bx !
$end
#5000
b0 @
b0 !"
b0 C
b0 ~
b10000000000000010000 O
b10000000000000010000 v
b0 D
b0 }
b0 1"
b0 A
b0 |
b0 0"
0<
00
0-
b10011 s
b0 u
b0 t
b0 E
b0 q
b0 z
b0 %"
b0 +"
b0 B
b0 p
b0 {
b0 &"
b0 ,"
b0 F
b0 r
b0 J
b0 *"
b100 H
b10100000000000010010011 6
b10100000000000010010011 ;
b10100000000000010010011 !
b10100000000000010010011 I
b10100000000000010010011 ;"
1Q
b0 3"
b0 $
b0 /
b0 8"
b0 g
b0 d
b0 j
0/"
0$"
0""
0y
b0 h
b0 l
0%
b0 V
b0 c
b0 i
b10011 4
b10011 `
b10011 o
b10011 )"
b0 a
b100 G
b0 7
b0 "
b0 :
b0 :"
b0 e
b0 '
b0 .
b0 7"
b0 S
b0 X
b0 _
b0 n
b0 ]
b0 m
b0 [
b0 x
b0 #"
b0 -"
b0 ^
b0 \
b0 W
b10011 5
b10011 Y
b0 Z
b100000 2"
1(
#10000
0(
#15000
b100000 2"
1(
#20000
0(
#25000
b100000 2"
1(
#30000
0(
#35000
b100000 2"
1(
#40000
0(
#45000
b101 B
b101 p
b101 {
b101 &"
b101 ,"
b1 F
b1 r
b101 J
b101 *"
b1000 H
b100001000000100110011 6
b100001000000100110011 ;
b100001000000100110011 !
b100001000000100110011 I
b100001000000100110011 ;"
1/"
1$"
1y
b10100000000000010010011 4
b10100000000000010010011 `
b10100000000000010010011 o
b10100000000000010010011 )"
b1000 G
b100 7
b100 "
b100 :
b100 :"
b100 e
b10000000000000010000 W
0)
1(
#50000
0(
#55000
b101 @
b101 !"
b101 C
b101 ~
b101 8
b101 f
b101 w
b101 ."
b101 R
b101 k
1=
b10000 O
b10000 v
b101 d
b101 j
13
1K
12
1L
b101 V
b110011 s
b1 E
b1 q
b1 z
b1 %"
b1 +"
b1 B
b1 p
b1 {
b1 &"
b1 ,"
b10 F
b10 r
b1 J
b1 *"
b1100 H
b100010000000110110011 6
b100010000000110110011 ;
b100010000000110110011 !
b100010000000110110011 I
b100010000000110110011 ;"
b101 '
b101 .
b101 7"
b101 S
b101 X
b1 [
b1 x
b1 #"
b1 -"
b101 ^
b10100000000000010010011 5
b10100000000000010010011 Y
b100001000000100110011 4
b100001000000100110011 `
b100001000000100110011 o
b100001000000100110011 )"
b100 a
b1100 G
b1000 7
b1000 "
b1000 :
b1000 :"
b1000 e
b1 *
1(
#60000
0(
#65000
b1010 8
b1010 f
b1010 w
b1010 ."
b1010 R
b1010 k
b101 A
b101 |
b101 0"
b10 E
b10 q
b10 z
b10 %"
b10 +"
b11 F
b11 r
b10000 H
b1100010000001001100011 6
b1100010000001001100011 ;
b1100010000001001100011 !
b1100010000001001100011 I
b1100010000001001100011 ;"
03
0K
12
1L
b101 @
b101 !"
b1010 C
b1010 ~
b101 $
b101 /
b101 8"
b101 g
b101 c
b101 i
b100010000000110110011 4
b100010000000110110011 `
b100010000000110110011 o
b100010000000110110011 )"
b1000 a
b10000 G
b1100 7
b1100 "
b1100 :
b1100 :"
b1100 e
b1 X
b101 _
b101 n
b110 '
b110 .
b110 7"
b110 S
b101 ]
b101 m
b10 [
b10 x
b10 #"
b10 -"
b1 ^
b1 \
b10000 W
b100001000000100110011 5
b100001000000100110011 Y
b100 Z
b10 *
1(
#70000
0(
#75000
b1111 8
b1111 f
b1111 w
b1111 ."
b10 ("
b1111 R
b1111 k
1=
b1000000000000100000000000 O
b1000000000000100000000000 v
b0 A
b0 |
b0 0"
0Q
13
1K
b1111 @
b1111 !"
02
0L
b1001 V
b1010 c
b1010 i
b1100011 s
b11 B
b11 p
b11 {
b11 &"
b11 ,"
b100 F
b100 r
b100 J
b100 *"
b10100 H
b10010000010000011 6
b10010000010000011 ;
b10010000010000011 !
b10010000010000011 I
b10010000010000011 ;"
b1010 D
b1010 }
b1010 1"
b1011 '
b1011 .
b1011 7"
b1011 S
b1010 ]
b1010 m
b11 [
b11 x
b11 #"
b11 -"
b10 \
b100010000000110110011 5
b100010000000110110011 Y
b1000 Z
b1100010000001001100011 4
b1100010000001001100011 `
b1100010000001001100011 o
b1100010000001001100011 )"
b1100 a
b10100 G
b10000 7
b10000 "
b10000 :
b10000 :"
b10000 e
b11 *
1(
#80000
0(
#85000
b0 ("
b11001 8
b11001 f
b11001 w
b11001 ."
0=
b10000000001001010100 O
b10000000001001010100 v
b11001 R
b11001 k
b11 s
b10 u
b0 B
b0 p
b0 {
b0 &"
b0 ,"
b1 F
b1 r
b0 J
b0 *"
b11000 H
b100100000001010110011 6
b100100000001010110011 ;
b100100000001010110011 !
b100100000001010110011 I
b100100000001010110011 ;"
03
0K
b0 @
b0 !"
b1111 $
b1111 /
b1111 8"
b1111 g
b1111 d
b1111 j
0/"
0$"
0y
b10000 V
b10010000010000011 4
b10010000010000011 `
b10010000010000011 o
b10010000010000011 )"
b10000 a
b11000 G
b10100 7
b10100 "
b10100 :
b10100 :"
b10100 e
b1110 '
b1110 .
b1110 7"
b1110 S
b100 X
b1111 _
b1111 n
b100 [
b100 x
b100 #"
b100 -"
b11 ^
b1000000000000100000000000 W
b1100010000001001100011 5
b1100010000001001100011 Y
b1100 Z
b100 *
1(
#90000
0(
#95000
11
1P
19
1?
1'"
b101 @
b101 !"
b0 C
b0 ~
b100010000000110110011 b
b1010 R
b1010 k
1<
1=
b10000 O
b10000 v
b0 D
b0 }
b0 1"
b101 A
b101 |
b101 0"
b100010000000110110011 &
b100010000000110110011 N
b100010000000110110011 ="
03
0K
b0 $
b0 /
b0 8"
b0 g
b0 d
b0 j
1/"
1$"
1""
1y
1%
b100010000000110110011 8
b100010000000110110011 f
b100010000000110110011 w
b100010000000110110011 ."
b110011 s
b0 u
b100 E
b100 q
b100 z
b100 %"
b100 +"
b1 B
b1 p
b1 {
b1 &"
b1 ,"
b101 F
b101 r
b1 J
b1 *"
b11100 H
b1100101000001100110011 6
b1100101000001100110011 ;
b1100101000001100110011 !
b1100101000001100110011 I
b1100101000001100110011 ;"
b1010 '
b1010 .
b1010 7"
b1010 S
b0 X
b0 _
b0 n
b1 [
b1 x
b1 #"
b1 -"
b0 ^
b10000000001001010100 W
b10010000010000011 5
b10010000010000011 Y
b10000 Z
b100100000001010110011 4
b100100000001010110011 `
b100100000001010110011 o
b100100000001010110011 )"
b10100 a
b11100 G
b11000 7
b11000 "
b11000 :
b11000 :"
b11000 e
b101 *
1(
#100000
0(
#105000
b100010000000110110011 @
b100010000000110110011 !"
0<
b0 R
b0 k
b100010000000110110011 A
b100010000000110110011 |
b100010000000110110011 0"
b0 &
b0 N
b0 ="
1Q
01
0P
09
0?
0'"
b0 b
b0 3"
0/"
0$"
0""
0y
0%
b0 8
b0 f
b0 w
b0 ."
b0 V
b0 c
b0 i
b0 '
b0 .
b0 7"
b0 S
b0 ]
b0 m
b0 [
b0 x
b0 #"
b0 -"
b0 \
b0 W
b10011 5
b10011 Y
b0 Z
b110 *
1(
#110000
0(
#115000
b100010000000110110011 C
b100010000000110110011 ~
b100010000000110110011 8
b100010000000110110011 f
b100010000000110110011 w
b100010000000110110011 ."
b1111 @
b1111 !"
b100010000000110110011 R
b100010000000110110011 k
b1111 A
b1111 |
b1111 0"
0Q
12
1L
b100010000000110110011 $
b100010000000110110011 /
b100010000000110110011 8"
b100010000000110110011 g
b100010000000110110011 d
b100010000000110110011 j
1/"
1$"
1y
b10101 V
b101 E
b101 q
b101 z
b101 %"
b101 +"
b11 B
b11 p
b11 {
b11 &"
b11 ,"
b110 F
b110 r
b11 J
b11 *"
b100000 H
b100110000001110010011 6
b100110000001110010011 ;
b100110000001110010011 !
b100110000001110010011 I
b100110000001110010011 ;"
b1 '
b1 .
b1 7"
b1 S
b1 X
b100010000000110110011 _
b100010000000110110011 n
b101 [
b101 x
b101 #"
b101 -"
b1 ^
b100 \
b10000 W
b100100000001010110011 5
b100100000001010110011 Y
b10100 Z
b1100101000001100110011 4
b1100101000001100110011 `
b1100101000001100110011 o
b1100101000001100110011 )"
b11000 a
b100000 G
b11100 7
b11100 "
b11100 :
b11100 :"
b11100 e
b111 *
1(
#120000
0(
#125000
b100010000000110110011 @
b100010000000110110011 !"
b100010000000111000010 8
b100010000000111000010 f
b100010000000111000010 w
b100010000000111000010 ."
0=
b10000000000000010000 O
b10000000000000010000 v
b100010000000110110011 A
b100010000000110110011 |
b100010000000110110011 0"
b100010000000111000010 R
b100010000000111000010 k
b10011 s
b110 E
b110 q
b110 z
b110 %"
b110 +"
b1 B
b1 p
b1 {
b1 &"
b1 ,"
b111 F
b111 r
b1 J
b1 *"
b100100 H
b100000000000001110011 6
b100000000000001110011 ;
b100000000000001110011 !
b100000000000001110011 I
b100000000000001110011 ;"
b1111 d
b1111 j
b1111 $
b1111 /
b1111 8"
b1111 g
12
1L
b100010000000111000010 C
b100010000000111000010 ~
b11011 V
b100010000000110110011 c
b100010000000110110011 i
b100110000001110010011 4
b100110000001110010011 `
b100110000001110010011 o
b100110000001110010011 )"
b11100 a
b100100 G
b100000 7
b100000 "
b100000 :
b100000 :"
b100000 e
b11 X
b1111 _
b1111 n
b100010000000110110110 '
b100010000000110110110 .
b100010000000110110110 7"
b100010000000110110110 S
b100010000000110110011 ]
b100010000000110110011 m
b110 [
b110 x
b110 #"
b110 -"
b11 ^
b101 \
b1100101000001100110011 5
b1100101000001100110011 Y
b11000 Z
b1000 *
1(
#130000
0(
#135000
b100010000000111000011 8
b100010000000111000011 f
b100010000000111000011 w
b100010000000111000011 ."
b0 C
b0 ~
b100010000000111000011 R
b100010000000111000011 k
b10000000000000000000 O
b10000000000000000000 v
02
0L
b100010000000110110011 $
b100010000000110110011 /
b100010000000110110011 8"
b100010000000110110011 g
b1 d
b1 j
b11101 V
b100010000000111000010 c
b100010000000111000010 i
b1110011 s
b0 E
b0 q
b0 z
b0 %"
b0 +"
b0 F
b0 r
b101000 H
b0 6
b0 ;
b0 !
b0 I
b0 ;"
b0 D
b0 }
b0 1"
b1 X
b100010000000110110011 _
b100010000000110110011 n
b100010000000111000011 '
b100010000000111000011 .
b100010000000111000011 7"
b100010000000111000011 S
b100010000000111000010 ]
b100010000000111000010 m
b111 [
b111 x
b111 #"
b111 -"
b1 ^
b110 \
b10000000000000010000 W
b100110000001110010011 5
b100110000001110010011 Y
b11100 Z
b100000000000001110011 4
b100000000000001110011 `
b100000000000001110011 o
b100000000000001110011 )"
b100000 a
b101000 G
b100100 7
b100100 "
b100100 :
b100100 :"
b100100 e
b1001 *
1(
#140000
0(
#145000
b0 @
b0 !"
b1 8
b1 f
b1 w
b1 ."
b0 A
b0 |
b0 0"
b1 R
b1 k
b0 s
b0 B
b0 p
b0 {
b0 &"
b0 ,"
b0 J
b0 *"
b101100 H
0/"
0$"
0y
b100001 V
b0 c
b0 i
b0 4
b0 `
b0 o
b0 )"
b100100 a
b101100 G
b101000 7
b101000 "
b101000 :
b101000 :"
b101000 e
b1 '
b1 .
b1 7"
b1 S
b0 ]
b0 m
b0 [
b0 x
b0 #"
b0 -"
b0 \
b10000000000000000000 W
b100000000000001110011 5
b100000000000001110011 Y
b100000 Z
b1010 *
1(
#150000
0(
#155000
b0 8
b0 f
b0 w
b0 ."
b0 R
b0 k
1Q
b0 d
b0 j
b0 $
b0 /
b0 8"
b0 g
b100100 V
b110000 H
b0 '
b0 .
b0 7"
b0 S
b0 X
b0 _
b0 n
b0 ^
b0 5
b0 Y
b100100 Z
b101000 a
b110000 G
b101100 7
b101100 "
b101100 :
b101100 :"
b101100 e
b1011 *
1(
