
Heli_SPL2_Firmware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000184  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b714  08000188  08000188  00010188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000948  0800b89c  0800b89c  0001b89c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c1e4  0800c1e4  000201ec  2**0
                  CONTENTS
  4 .ARM          00000008  0800c1e4  0800c1e4  0001c1e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c1ec  0800c1ec  000201ec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  0800c1ec  0800c1ec  0001c1ec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800c1f4  0800c1f4  0001c1f4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001ec  20000000  0800c1f8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001bc0  200001ec  0800c3e4  000201ec  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001dac  0800c3e4  00021dac  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201ec  2**0
                  CONTENTS, READONLY
 12 .debug_info   0003c22c  00000000  00000000  00020215  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004fc1  00000000  00000000  0005c441  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001dd0  00000000  00000000  00061408  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001c30  00000000  00000000  000631d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000278ea  00000000  00000000  00064e08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00020b86  00000000  00000000  0008c6f2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000cbcd8  00000000  00000000  000ad278  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00178f50  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000086bc  00000000  00000000  00178fa4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	200001ec 	.word	0x200001ec
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800b884 	.word	0x0800b884

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	200001f0 	.word	0x200001f0
 80001c4:	0800b884 	.word	0x0800b884

080001c8 <__aeabi_drsub>:
 80001c8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001cc:	e002      	b.n	80001d4 <__adddf3>
 80001ce:	bf00      	nop

080001d0 <__aeabi_dsub>:
 80001d0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001d4 <__adddf3>:
 80001d4:	b530      	push	{r4, r5, lr}
 80001d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001de:	ea94 0f05 	teq	r4, r5
 80001e2:	bf08      	it	eq
 80001e4:	ea90 0f02 	teqeq	r0, r2
 80001e8:	bf1f      	itttt	ne
 80001ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001fa:	f000 80e2 	beq.w	80003c2 <__adddf3+0x1ee>
 80001fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000202:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000206:	bfb8      	it	lt
 8000208:	426d      	neglt	r5, r5
 800020a:	dd0c      	ble.n	8000226 <__adddf3+0x52>
 800020c:	442c      	add	r4, r5
 800020e:	ea80 0202 	eor.w	r2, r0, r2
 8000212:	ea81 0303 	eor.w	r3, r1, r3
 8000216:	ea82 0000 	eor.w	r0, r2, r0
 800021a:	ea83 0101 	eor.w	r1, r3, r1
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	2d36      	cmp	r5, #54	; 0x36
 8000228:	bf88      	it	hi
 800022a:	bd30      	pophi	{r4, r5, pc}
 800022c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000230:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000234:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000238:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800023c:	d002      	beq.n	8000244 <__adddf3+0x70>
 800023e:	4240      	negs	r0, r0
 8000240:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000244:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000248:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800024c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x84>
 8000252:	4252      	negs	r2, r2
 8000254:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000258:	ea94 0f05 	teq	r4, r5
 800025c:	f000 80a7 	beq.w	80003ae <__adddf3+0x1da>
 8000260:	f1a4 0401 	sub.w	r4, r4, #1
 8000264:	f1d5 0e20 	rsbs	lr, r5, #32
 8000268:	db0d      	blt.n	8000286 <__adddf3+0xb2>
 800026a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800026e:	fa22 f205 	lsr.w	r2, r2, r5
 8000272:	1880      	adds	r0, r0, r2
 8000274:	f141 0100 	adc.w	r1, r1, #0
 8000278:	fa03 f20e 	lsl.w	r2, r3, lr
 800027c:	1880      	adds	r0, r0, r2
 800027e:	fa43 f305 	asr.w	r3, r3, r5
 8000282:	4159      	adcs	r1, r3
 8000284:	e00e      	b.n	80002a4 <__adddf3+0xd0>
 8000286:	f1a5 0520 	sub.w	r5, r5, #32
 800028a:	f10e 0e20 	add.w	lr, lr, #32
 800028e:	2a01      	cmp	r2, #1
 8000290:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000294:	bf28      	it	cs
 8000296:	f04c 0c02 	orrcs.w	ip, ip, #2
 800029a:	fa43 f305 	asr.w	r3, r3, r5
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002a4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002a8:	d507      	bpl.n	80002ba <__adddf3+0xe6>
 80002aa:	f04f 0e00 	mov.w	lr, #0
 80002ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80002b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ba:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002be:	d31b      	bcc.n	80002f8 <__adddf3+0x124>
 80002c0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002c4:	d30c      	bcc.n	80002e0 <__adddf3+0x10c>
 80002c6:	0849      	lsrs	r1, r1, #1
 80002c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d0:	f104 0401 	add.w	r4, r4, #1
 80002d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002d8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002dc:	f080 809a 	bcs.w	8000414 <__adddf3+0x240>
 80002e0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002e4:	bf08      	it	eq
 80002e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002ea:	f150 0000 	adcs.w	r0, r0, #0
 80002ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002f2:	ea41 0105 	orr.w	r1, r1, r5
 80002f6:	bd30      	pop	{r4, r5, pc}
 80002f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002fc:	4140      	adcs	r0, r0
 80002fe:	eb41 0101 	adc.w	r1, r1, r1
 8000302:	3c01      	subs	r4, #1
 8000304:	bf28      	it	cs
 8000306:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800030a:	d2e9      	bcs.n	80002e0 <__adddf3+0x10c>
 800030c:	f091 0f00 	teq	r1, #0
 8000310:	bf04      	itt	eq
 8000312:	4601      	moveq	r1, r0
 8000314:	2000      	moveq	r0, #0
 8000316:	fab1 f381 	clz	r3, r1
 800031a:	bf08      	it	eq
 800031c:	3320      	addeq	r3, #32
 800031e:	f1a3 030b 	sub.w	r3, r3, #11
 8000322:	f1b3 0220 	subs.w	r2, r3, #32
 8000326:	da0c      	bge.n	8000342 <__adddf3+0x16e>
 8000328:	320c      	adds	r2, #12
 800032a:	dd08      	ble.n	800033e <__adddf3+0x16a>
 800032c:	f102 0c14 	add.w	ip, r2, #20
 8000330:	f1c2 020c 	rsb	r2, r2, #12
 8000334:	fa01 f00c 	lsl.w	r0, r1, ip
 8000338:	fa21 f102 	lsr.w	r1, r1, r2
 800033c:	e00c      	b.n	8000358 <__adddf3+0x184>
 800033e:	f102 0214 	add.w	r2, r2, #20
 8000342:	bfd8      	it	le
 8000344:	f1c2 0c20 	rsble	ip, r2, #32
 8000348:	fa01 f102 	lsl.w	r1, r1, r2
 800034c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000350:	bfdc      	itt	le
 8000352:	ea41 010c 	orrle.w	r1, r1, ip
 8000356:	4090      	lslle	r0, r2
 8000358:	1ae4      	subs	r4, r4, r3
 800035a:	bfa2      	ittt	ge
 800035c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000360:	4329      	orrge	r1, r5
 8000362:	bd30      	popge	{r4, r5, pc}
 8000364:	ea6f 0404 	mvn.w	r4, r4
 8000368:	3c1f      	subs	r4, #31
 800036a:	da1c      	bge.n	80003a6 <__adddf3+0x1d2>
 800036c:	340c      	adds	r4, #12
 800036e:	dc0e      	bgt.n	800038e <__adddf3+0x1ba>
 8000370:	f104 0414 	add.w	r4, r4, #20
 8000374:	f1c4 0220 	rsb	r2, r4, #32
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f302 	lsl.w	r3, r1, r2
 8000380:	ea40 0003 	orr.w	r0, r0, r3
 8000384:	fa21 f304 	lsr.w	r3, r1, r4
 8000388:	ea45 0103 	orr.w	r1, r5, r3
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	f1c4 040c 	rsb	r4, r4, #12
 8000392:	f1c4 0220 	rsb	r2, r4, #32
 8000396:	fa20 f002 	lsr.w	r0, r0, r2
 800039a:	fa01 f304 	lsl.w	r3, r1, r4
 800039e:	ea40 0003 	orr.w	r0, r0, r3
 80003a2:	4629      	mov	r1, r5
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	fa21 f004 	lsr.w	r0, r1, r4
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f094 0f00 	teq	r4, #0
 80003b2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003b6:	bf06      	itte	eq
 80003b8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003bc:	3401      	addeq	r4, #1
 80003be:	3d01      	subne	r5, #1
 80003c0:	e74e      	b.n	8000260 <__adddf3+0x8c>
 80003c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c6:	bf18      	it	ne
 80003c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003cc:	d029      	beq.n	8000422 <__adddf3+0x24e>
 80003ce:	ea94 0f05 	teq	r4, r5
 80003d2:	bf08      	it	eq
 80003d4:	ea90 0f02 	teqeq	r0, r2
 80003d8:	d005      	beq.n	80003e6 <__adddf3+0x212>
 80003da:	ea54 0c00 	orrs.w	ip, r4, r0
 80003de:	bf04      	itt	eq
 80003e0:	4619      	moveq	r1, r3
 80003e2:	4610      	moveq	r0, r2
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	ea91 0f03 	teq	r1, r3
 80003ea:	bf1e      	ittt	ne
 80003ec:	2100      	movne	r1, #0
 80003ee:	2000      	movne	r0, #0
 80003f0:	bd30      	popne	{r4, r5, pc}
 80003f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003f6:	d105      	bne.n	8000404 <__adddf3+0x230>
 80003f8:	0040      	lsls	r0, r0, #1
 80003fa:	4149      	adcs	r1, r1
 80003fc:	bf28      	it	cs
 80003fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000402:	bd30      	pop	{r4, r5, pc}
 8000404:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000408:	bf3c      	itt	cc
 800040a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800040e:	bd30      	popcc	{r4, r5, pc}
 8000410:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000414:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf1a      	itte	ne
 8000428:	4619      	movne	r1, r3
 800042a:	4610      	movne	r0, r2
 800042c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000430:	bf1c      	itt	ne
 8000432:	460b      	movne	r3, r1
 8000434:	4602      	movne	r2, r0
 8000436:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800043a:	bf06      	itte	eq
 800043c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000440:	ea91 0f03 	teqeq	r1, r3
 8000444:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	bf00      	nop

0800044c <__aeabi_ui2d>:
 800044c:	f090 0f00 	teq	r0, #0
 8000450:	bf04      	itt	eq
 8000452:	2100      	moveq	r1, #0
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800045c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000460:	f04f 0500 	mov.w	r5, #0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e750      	b.n	800030c <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_i2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000480:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000484:	bf48      	it	mi
 8000486:	4240      	negmi	r0, r0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e73e      	b.n	800030c <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_f2d>:
 8000490:	0042      	lsls	r2, r0, #1
 8000492:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000496:	ea4f 0131 	mov.w	r1, r1, rrx
 800049a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800049e:	bf1f      	itttt	ne
 80004a0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004a4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004a8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004ac:	4770      	bxne	lr
 80004ae:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004b2:	bf08      	it	eq
 80004b4:	4770      	bxeq	lr
 80004b6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ba:	bf04      	itt	eq
 80004bc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004c0:	4770      	bxeq	lr
 80004c2:	b530      	push	{r4, r5, lr}
 80004c4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004d0:	e71c      	b.n	800030c <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_ul2d>:
 80004d4:	ea50 0201 	orrs.w	r2, r0, r1
 80004d8:	bf08      	it	eq
 80004da:	4770      	bxeq	lr
 80004dc:	b530      	push	{r4, r5, lr}
 80004de:	f04f 0500 	mov.w	r5, #0
 80004e2:	e00a      	b.n	80004fa <__aeabi_l2d+0x16>

080004e4 <__aeabi_l2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004f2:	d502      	bpl.n	80004fa <__aeabi_l2d+0x16>
 80004f4:	4240      	negs	r0, r0
 80004f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004fa:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004fe:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000502:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000506:	f43f aed8 	beq.w	80002ba <__adddf3+0xe6>
 800050a:	f04f 0203 	mov.w	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000522:	f1c2 0320 	rsb	r3, r2, #32
 8000526:	fa00 fc03 	lsl.w	ip, r0, r3
 800052a:	fa20 f002 	lsr.w	r0, r0, r2
 800052e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000532:	ea40 000e 	orr.w	r0, r0, lr
 8000536:	fa21 f102 	lsr.w	r1, r1, r2
 800053a:	4414      	add	r4, r2
 800053c:	e6bd      	b.n	80002ba <__adddf3+0xe6>
 800053e:	bf00      	nop

08000540 <__aeabi_dmul>:
 8000540:	b570      	push	{r4, r5, r6, lr}
 8000542:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000546:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800054a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800054e:	bf1d      	ittte	ne
 8000550:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000554:	ea94 0f0c 	teqne	r4, ip
 8000558:	ea95 0f0c 	teqne	r5, ip
 800055c:	f000 f8de 	bleq	800071c <__aeabi_dmul+0x1dc>
 8000560:	442c      	add	r4, r5
 8000562:	ea81 0603 	eor.w	r6, r1, r3
 8000566:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800056a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800056e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000572:	bf18      	it	ne
 8000574:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000578:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800057c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000580:	d038      	beq.n	80005f4 <__aeabi_dmul+0xb4>
 8000582:	fba0 ce02 	umull	ip, lr, r0, r2
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800058e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000592:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000596:	f04f 0600 	mov.w	r6, #0
 800059a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800059e:	f09c 0f00 	teq	ip, #0
 80005a2:	bf18      	it	ne
 80005a4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005a8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005ac:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005b0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005b4:	d204      	bcs.n	80005c0 <__aeabi_dmul+0x80>
 80005b6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ba:	416d      	adcs	r5, r5
 80005bc:	eb46 0606 	adc.w	r6, r6, r6
 80005c0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005c4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005c8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005cc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005d4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005d8:	bf88      	it	hi
 80005da:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005de:	d81e      	bhi.n	800061e <__aeabi_dmul+0xde>
 80005e0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005e4:	bf08      	it	eq
 80005e6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005ea:	f150 0000 	adcs.w	r0, r0, #0
 80005ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005f2:	bd70      	pop	{r4, r5, r6, pc}
 80005f4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005f8:	ea46 0101 	orr.w	r1, r6, r1
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	ea81 0103 	eor.w	r1, r1, r3
 8000604:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000608:	bfc2      	ittt	gt
 800060a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800060e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000612:	bd70      	popgt	{r4, r5, r6, pc}
 8000614:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000618:	f04f 0e00 	mov.w	lr, #0
 800061c:	3c01      	subs	r4, #1
 800061e:	f300 80ab 	bgt.w	8000778 <__aeabi_dmul+0x238>
 8000622:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000626:	bfde      	ittt	le
 8000628:	2000      	movle	r0, #0
 800062a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800062e:	bd70      	pople	{r4, r5, r6, pc}
 8000630:	f1c4 0400 	rsb	r4, r4, #0
 8000634:	3c20      	subs	r4, #32
 8000636:	da35      	bge.n	80006a4 <__aeabi_dmul+0x164>
 8000638:	340c      	adds	r4, #12
 800063a:	dc1b      	bgt.n	8000674 <__aeabi_dmul+0x134>
 800063c:	f104 0414 	add.w	r4, r4, #20
 8000640:	f1c4 0520 	rsb	r5, r4, #32
 8000644:	fa00 f305 	lsl.w	r3, r0, r5
 8000648:	fa20 f004 	lsr.w	r0, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea40 0002 	orr.w	r0, r0, r2
 8000654:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000658:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800065c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000660:	fa21 f604 	lsr.w	r6, r1, r4
 8000664:	eb42 0106 	adc.w	r1, r2, r6
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f1c4 040c 	rsb	r4, r4, #12
 8000678:	f1c4 0520 	rsb	r5, r4, #32
 800067c:	fa00 f304 	lsl.w	r3, r0, r4
 8000680:	fa20 f005 	lsr.w	r0, r0, r5
 8000684:	fa01 f204 	lsl.w	r2, r1, r4
 8000688:	ea40 0002 	orr.w	r0, r0, r2
 800068c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000690:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000694:	f141 0100 	adc.w	r1, r1, #0
 8000698:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800069c:	bf08      	it	eq
 800069e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f1c4 0520 	rsb	r5, r4, #32
 80006a8:	fa00 f205 	lsl.w	r2, r0, r5
 80006ac:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b0:	fa20 f304 	lsr.w	r3, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea43 0302 	orr.w	r3, r3, r2
 80006bc:	fa21 f004 	lsr.w	r0, r1, r4
 80006c0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c4:	fa21 f204 	lsr.w	r2, r1, r4
 80006c8:	ea20 0002 	bic.w	r0, r0, r2
 80006cc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f094 0f00 	teq	r4, #0
 80006e0:	d10f      	bne.n	8000702 <__aeabi_dmul+0x1c2>
 80006e2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006e6:	0040      	lsls	r0, r0, #1
 80006e8:	eb41 0101 	adc.w	r1, r1, r1
 80006ec:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006f0:	bf08      	it	eq
 80006f2:	3c01      	subeq	r4, #1
 80006f4:	d0f7      	beq.n	80006e6 <__aeabi_dmul+0x1a6>
 80006f6:	ea41 0106 	orr.w	r1, r1, r6
 80006fa:	f095 0f00 	teq	r5, #0
 80006fe:	bf18      	it	ne
 8000700:	4770      	bxne	lr
 8000702:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000706:	0052      	lsls	r2, r2, #1
 8000708:	eb43 0303 	adc.w	r3, r3, r3
 800070c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000710:	bf08      	it	eq
 8000712:	3d01      	subeq	r5, #1
 8000714:	d0f7      	beq.n	8000706 <__aeabi_dmul+0x1c6>
 8000716:	ea43 0306 	orr.w	r3, r3, r6
 800071a:	4770      	bx	lr
 800071c:	ea94 0f0c 	teq	r4, ip
 8000720:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000724:	bf18      	it	ne
 8000726:	ea95 0f0c 	teqne	r5, ip
 800072a:	d00c      	beq.n	8000746 <__aeabi_dmul+0x206>
 800072c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000730:	bf18      	it	ne
 8000732:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000736:	d1d1      	bne.n	80006dc <__aeabi_dmul+0x19c>
 8000738:	ea81 0103 	eor.w	r1, r1, r3
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000740:	f04f 0000 	mov.w	r0, #0
 8000744:	bd70      	pop	{r4, r5, r6, pc}
 8000746:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800074a:	bf06      	itte	eq
 800074c:	4610      	moveq	r0, r2
 800074e:	4619      	moveq	r1, r3
 8000750:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000754:	d019      	beq.n	800078a <__aeabi_dmul+0x24a>
 8000756:	ea94 0f0c 	teq	r4, ip
 800075a:	d102      	bne.n	8000762 <__aeabi_dmul+0x222>
 800075c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000760:	d113      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000762:	ea95 0f0c 	teq	r5, ip
 8000766:	d105      	bne.n	8000774 <__aeabi_dmul+0x234>
 8000768:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800076c:	bf1c      	itt	ne
 800076e:	4610      	movne	r0, r2
 8000770:	4619      	movne	r1, r3
 8000772:	d10a      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000774:	ea81 0103 	eor.w	r1, r1, r3
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000780:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000784:	f04f 0000 	mov.w	r0, #0
 8000788:	bd70      	pop	{r4, r5, r6, pc}
 800078a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800078e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000792:	bd70      	pop	{r4, r5, r6, pc}

08000794 <__aeabi_ddiv>:
 8000794:	b570      	push	{r4, r5, r6, lr}
 8000796:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800079a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800079e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007a2:	bf1d      	ittte	ne
 80007a4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007a8:	ea94 0f0c 	teqne	r4, ip
 80007ac:	ea95 0f0c 	teqne	r5, ip
 80007b0:	f000 f8a7 	bleq	8000902 <__aeabi_ddiv+0x16e>
 80007b4:	eba4 0405 	sub.w	r4, r4, r5
 80007b8:	ea81 0e03 	eor.w	lr, r1, r3
 80007bc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007c4:	f000 8088 	beq.w	80008d8 <__aeabi_ddiv+0x144>
 80007c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007cc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007d0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007d4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007d8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007dc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007e4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007e8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007ec:	429d      	cmp	r5, r3
 80007ee:	bf08      	it	eq
 80007f0:	4296      	cmpeq	r6, r2
 80007f2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007f6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007fa:	d202      	bcs.n	8000802 <__aeabi_ddiv+0x6e>
 80007fc:	085b      	lsrs	r3, r3, #1
 80007fe:	ea4f 0232 	mov.w	r2, r2, rrx
 8000802:	1ab6      	subs	r6, r6, r2
 8000804:	eb65 0503 	sbc.w	r5, r5, r3
 8000808:	085b      	lsrs	r3, r3, #1
 800080a:	ea4f 0232 	mov.w	r2, r2, rrx
 800080e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000812:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000816:	ebb6 0e02 	subs.w	lr, r6, r2
 800081a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800081e:	bf22      	ittt	cs
 8000820:	1ab6      	subcs	r6, r6, r2
 8000822:	4675      	movcs	r5, lr
 8000824:	ea40 000c 	orrcs.w	r0, r0, ip
 8000828:	085b      	lsrs	r3, r3, #1
 800082a:	ea4f 0232 	mov.w	r2, r2, rrx
 800082e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000832:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000836:	bf22      	ittt	cs
 8000838:	1ab6      	subcs	r6, r6, r2
 800083a:	4675      	movcs	r5, lr
 800083c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	ebb6 0e02 	subs.w	lr, r6, r2
 800084a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800084e:	bf22      	ittt	cs
 8000850:	1ab6      	subcs	r6, r6, r2
 8000852:	4675      	movcs	r5, lr
 8000854:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000862:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000866:	bf22      	ittt	cs
 8000868:	1ab6      	subcs	r6, r6, r2
 800086a:	4675      	movcs	r5, lr
 800086c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000870:	ea55 0e06 	orrs.w	lr, r5, r6
 8000874:	d018      	beq.n	80008a8 <__aeabi_ddiv+0x114>
 8000876:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800087a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800087e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000882:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000886:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800088a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800088e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000892:	d1c0      	bne.n	8000816 <__aeabi_ddiv+0x82>
 8000894:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000898:	d10b      	bne.n	80008b2 <__aeabi_ddiv+0x11e>
 800089a:	ea41 0100 	orr.w	r1, r1, r0
 800089e:	f04f 0000 	mov.w	r0, #0
 80008a2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008a6:	e7b6      	b.n	8000816 <__aeabi_ddiv+0x82>
 80008a8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008ac:	bf04      	itt	eq
 80008ae:	4301      	orreq	r1, r0
 80008b0:	2000      	moveq	r0, #0
 80008b2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008b6:	bf88      	it	hi
 80008b8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008bc:	f63f aeaf 	bhi.w	800061e <__aeabi_dmul+0xde>
 80008c0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008c4:	bf04      	itt	eq
 80008c6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008ca:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008ce:	f150 0000 	adcs.w	r0, r0, #0
 80008d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008d6:	bd70      	pop	{r4, r5, r6, pc}
 80008d8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008dc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008e4:	bfc2      	ittt	gt
 80008e6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008ea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008ee:	bd70      	popgt	{r4, r5, r6, pc}
 80008f0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008f4:	f04f 0e00 	mov.w	lr, #0
 80008f8:	3c01      	subs	r4, #1
 80008fa:	e690      	b.n	800061e <__aeabi_dmul+0xde>
 80008fc:	ea45 0e06 	orr.w	lr, r5, r6
 8000900:	e68d      	b.n	800061e <__aeabi_dmul+0xde>
 8000902:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000906:	ea94 0f0c 	teq	r4, ip
 800090a:	bf08      	it	eq
 800090c:	ea95 0f0c 	teqeq	r5, ip
 8000910:	f43f af3b 	beq.w	800078a <__aeabi_dmul+0x24a>
 8000914:	ea94 0f0c 	teq	r4, ip
 8000918:	d10a      	bne.n	8000930 <__aeabi_ddiv+0x19c>
 800091a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800091e:	f47f af34 	bne.w	800078a <__aeabi_dmul+0x24a>
 8000922:	ea95 0f0c 	teq	r5, ip
 8000926:	f47f af25 	bne.w	8000774 <__aeabi_dmul+0x234>
 800092a:	4610      	mov	r0, r2
 800092c:	4619      	mov	r1, r3
 800092e:	e72c      	b.n	800078a <__aeabi_dmul+0x24a>
 8000930:	ea95 0f0c 	teq	r5, ip
 8000934:	d106      	bne.n	8000944 <__aeabi_ddiv+0x1b0>
 8000936:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800093a:	f43f aefd 	beq.w	8000738 <__aeabi_dmul+0x1f8>
 800093e:	4610      	mov	r0, r2
 8000940:	4619      	mov	r1, r3
 8000942:	e722      	b.n	800078a <__aeabi_dmul+0x24a>
 8000944:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000948:	bf18      	it	ne
 800094a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800094e:	f47f aec5 	bne.w	80006dc <__aeabi_dmul+0x19c>
 8000952:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000956:	f47f af0d 	bne.w	8000774 <__aeabi_dmul+0x234>
 800095a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800095e:	f47f aeeb 	bne.w	8000738 <__aeabi_dmul+0x1f8>
 8000962:	e712      	b.n	800078a <__aeabi_dmul+0x24a>

08000964 <__aeabi_d2uiz>:
 8000964:	004a      	lsls	r2, r1, #1
 8000966:	d211      	bcs.n	800098c <__aeabi_d2uiz+0x28>
 8000968:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 800096c:	d211      	bcs.n	8000992 <__aeabi_d2uiz+0x2e>
 800096e:	d50d      	bpl.n	800098c <__aeabi_d2uiz+0x28>
 8000970:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000974:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000978:	d40e      	bmi.n	8000998 <__aeabi_d2uiz+0x34>
 800097a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800097e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000982:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000986:	fa23 f002 	lsr.w	r0, r3, r2
 800098a:	4770      	bx	lr
 800098c:	f04f 0000 	mov.w	r0, #0
 8000990:	4770      	bx	lr
 8000992:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000996:	d102      	bne.n	800099e <__aeabi_d2uiz+0x3a>
 8000998:	f04f 30ff 	mov.w	r0, #4294967295
 800099c:	4770      	bx	lr
 800099e:	f04f 0000 	mov.w	r0, #0
 80009a2:	4770      	bx	lr

080009a4 <__aeabi_frsub>:
 80009a4:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 80009a8:	e002      	b.n	80009b0 <__addsf3>
 80009aa:	bf00      	nop

080009ac <__aeabi_fsub>:
 80009ac:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

080009b0 <__addsf3>:
 80009b0:	0042      	lsls	r2, r0, #1
 80009b2:	bf1f      	itttt	ne
 80009b4:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 80009b8:	ea92 0f03 	teqne	r2, r3
 80009bc:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 80009c0:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80009c4:	d06a      	beq.n	8000a9c <__addsf3+0xec>
 80009c6:	ea4f 6212 	mov.w	r2, r2, lsr #24
 80009ca:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 80009ce:	bfc1      	itttt	gt
 80009d0:	18d2      	addgt	r2, r2, r3
 80009d2:	4041      	eorgt	r1, r0
 80009d4:	4048      	eorgt	r0, r1
 80009d6:	4041      	eorgt	r1, r0
 80009d8:	bfb8      	it	lt
 80009da:	425b      	neglt	r3, r3
 80009dc:	2b19      	cmp	r3, #25
 80009de:	bf88      	it	hi
 80009e0:	4770      	bxhi	lr
 80009e2:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 80009e6:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80009ea:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 80009ee:	bf18      	it	ne
 80009f0:	4240      	negne	r0, r0
 80009f2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80009f6:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 80009fa:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 80009fe:	bf18      	it	ne
 8000a00:	4249      	negne	r1, r1
 8000a02:	ea92 0f03 	teq	r2, r3
 8000a06:	d03f      	beq.n	8000a88 <__addsf3+0xd8>
 8000a08:	f1a2 0201 	sub.w	r2, r2, #1
 8000a0c:	fa41 fc03 	asr.w	ip, r1, r3
 8000a10:	eb10 000c 	adds.w	r0, r0, ip
 8000a14:	f1c3 0320 	rsb	r3, r3, #32
 8000a18:	fa01 f103 	lsl.w	r1, r1, r3
 8000a1c:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000a20:	d502      	bpl.n	8000a28 <__addsf3+0x78>
 8000a22:	4249      	negs	r1, r1
 8000a24:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000a28:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000a2c:	d313      	bcc.n	8000a56 <__addsf3+0xa6>
 8000a2e:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000a32:	d306      	bcc.n	8000a42 <__addsf3+0x92>
 8000a34:	0840      	lsrs	r0, r0, #1
 8000a36:	ea4f 0131 	mov.w	r1, r1, rrx
 8000a3a:	f102 0201 	add.w	r2, r2, #1
 8000a3e:	2afe      	cmp	r2, #254	; 0xfe
 8000a40:	d251      	bcs.n	8000ae6 <__addsf3+0x136>
 8000a42:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000a46:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000a4a:	bf08      	it	eq
 8000a4c:	f020 0001 	biceq.w	r0, r0, #1
 8000a50:	ea40 0003 	orr.w	r0, r0, r3
 8000a54:	4770      	bx	lr
 8000a56:	0049      	lsls	r1, r1, #1
 8000a58:	eb40 0000 	adc.w	r0, r0, r0
 8000a5c:	3a01      	subs	r2, #1
 8000a5e:	bf28      	it	cs
 8000a60:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000a64:	d2ed      	bcs.n	8000a42 <__addsf3+0x92>
 8000a66:	fab0 fc80 	clz	ip, r0
 8000a6a:	f1ac 0c08 	sub.w	ip, ip, #8
 8000a6e:	ebb2 020c 	subs.w	r2, r2, ip
 8000a72:	fa00 f00c 	lsl.w	r0, r0, ip
 8000a76:	bfaa      	itet	ge
 8000a78:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000a7c:	4252      	neglt	r2, r2
 8000a7e:	4318      	orrge	r0, r3
 8000a80:	bfbc      	itt	lt
 8000a82:	40d0      	lsrlt	r0, r2
 8000a84:	4318      	orrlt	r0, r3
 8000a86:	4770      	bx	lr
 8000a88:	f092 0f00 	teq	r2, #0
 8000a8c:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000a90:	bf06      	itte	eq
 8000a92:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000a96:	3201      	addeq	r2, #1
 8000a98:	3b01      	subne	r3, #1
 8000a9a:	e7b5      	b.n	8000a08 <__addsf3+0x58>
 8000a9c:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000aa0:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000aa4:	bf18      	it	ne
 8000aa6:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000aaa:	d021      	beq.n	8000af0 <__addsf3+0x140>
 8000aac:	ea92 0f03 	teq	r2, r3
 8000ab0:	d004      	beq.n	8000abc <__addsf3+0x10c>
 8000ab2:	f092 0f00 	teq	r2, #0
 8000ab6:	bf08      	it	eq
 8000ab8:	4608      	moveq	r0, r1
 8000aba:	4770      	bx	lr
 8000abc:	ea90 0f01 	teq	r0, r1
 8000ac0:	bf1c      	itt	ne
 8000ac2:	2000      	movne	r0, #0
 8000ac4:	4770      	bxne	lr
 8000ac6:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000aca:	d104      	bne.n	8000ad6 <__addsf3+0x126>
 8000acc:	0040      	lsls	r0, r0, #1
 8000ace:	bf28      	it	cs
 8000ad0:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000ad4:	4770      	bx	lr
 8000ad6:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000ada:	bf3c      	itt	cc
 8000adc:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000ae0:	4770      	bxcc	lr
 8000ae2:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000ae6:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000aea:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000aee:	4770      	bx	lr
 8000af0:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000af4:	bf16      	itet	ne
 8000af6:	4608      	movne	r0, r1
 8000af8:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000afc:	4601      	movne	r1, r0
 8000afe:	0242      	lsls	r2, r0, #9
 8000b00:	bf06      	itte	eq
 8000b02:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000b06:	ea90 0f01 	teqeq	r0, r1
 8000b0a:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000b0e:	4770      	bx	lr

08000b10 <__aeabi_ui2f>:
 8000b10:	f04f 0300 	mov.w	r3, #0
 8000b14:	e004      	b.n	8000b20 <__aeabi_i2f+0x8>
 8000b16:	bf00      	nop

08000b18 <__aeabi_i2f>:
 8000b18:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000b1c:	bf48      	it	mi
 8000b1e:	4240      	negmi	r0, r0
 8000b20:	ea5f 0c00 	movs.w	ip, r0
 8000b24:	bf08      	it	eq
 8000b26:	4770      	bxeq	lr
 8000b28:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000b2c:	4601      	mov	r1, r0
 8000b2e:	f04f 0000 	mov.w	r0, #0
 8000b32:	e01c      	b.n	8000b6e <__aeabi_l2f+0x2a>

08000b34 <__aeabi_ul2f>:
 8000b34:	ea50 0201 	orrs.w	r2, r0, r1
 8000b38:	bf08      	it	eq
 8000b3a:	4770      	bxeq	lr
 8000b3c:	f04f 0300 	mov.w	r3, #0
 8000b40:	e00a      	b.n	8000b58 <__aeabi_l2f+0x14>
 8000b42:	bf00      	nop

08000b44 <__aeabi_l2f>:
 8000b44:	ea50 0201 	orrs.w	r2, r0, r1
 8000b48:	bf08      	it	eq
 8000b4a:	4770      	bxeq	lr
 8000b4c:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000b50:	d502      	bpl.n	8000b58 <__aeabi_l2f+0x14>
 8000b52:	4240      	negs	r0, r0
 8000b54:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000b58:	ea5f 0c01 	movs.w	ip, r1
 8000b5c:	bf02      	ittt	eq
 8000b5e:	4684      	moveq	ip, r0
 8000b60:	4601      	moveq	r1, r0
 8000b62:	2000      	moveq	r0, #0
 8000b64:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000b68:	bf08      	it	eq
 8000b6a:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000b6e:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000b72:	fabc f28c 	clz	r2, ip
 8000b76:	3a08      	subs	r2, #8
 8000b78:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000b7c:	db10      	blt.n	8000ba0 <__aeabi_l2f+0x5c>
 8000b7e:	fa01 fc02 	lsl.w	ip, r1, r2
 8000b82:	4463      	add	r3, ip
 8000b84:	fa00 fc02 	lsl.w	ip, r0, r2
 8000b88:	f1c2 0220 	rsb	r2, r2, #32
 8000b8c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000b90:	fa20 f202 	lsr.w	r2, r0, r2
 8000b94:	eb43 0002 	adc.w	r0, r3, r2
 8000b98:	bf08      	it	eq
 8000b9a:	f020 0001 	biceq.w	r0, r0, #1
 8000b9e:	4770      	bx	lr
 8000ba0:	f102 0220 	add.w	r2, r2, #32
 8000ba4:	fa01 fc02 	lsl.w	ip, r1, r2
 8000ba8:	f1c2 0220 	rsb	r2, r2, #32
 8000bac:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000bb0:	fa21 f202 	lsr.w	r2, r1, r2
 8000bb4:	eb43 0002 	adc.w	r0, r3, r2
 8000bb8:	bf08      	it	eq
 8000bba:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000bbe:	4770      	bx	lr

08000bc0 <__aeabi_fmul>:
 8000bc0:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000bc4:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000bc8:	bf1e      	ittt	ne
 8000bca:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000bce:	ea92 0f0c 	teqne	r2, ip
 8000bd2:	ea93 0f0c 	teqne	r3, ip
 8000bd6:	d06f      	beq.n	8000cb8 <__aeabi_fmul+0xf8>
 8000bd8:	441a      	add	r2, r3
 8000bda:	ea80 0c01 	eor.w	ip, r0, r1
 8000bde:	0240      	lsls	r0, r0, #9
 8000be0:	bf18      	it	ne
 8000be2:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000be6:	d01e      	beq.n	8000c26 <__aeabi_fmul+0x66>
 8000be8:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000bec:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000bf0:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000bf4:	fba0 3101 	umull	r3, r1, r0, r1
 8000bf8:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000bfc:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000c00:	bf3e      	ittt	cc
 8000c02:	0049      	lslcc	r1, r1, #1
 8000c04:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000c08:	005b      	lslcc	r3, r3, #1
 8000c0a:	ea40 0001 	orr.w	r0, r0, r1
 8000c0e:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000c12:	2afd      	cmp	r2, #253	; 0xfd
 8000c14:	d81d      	bhi.n	8000c52 <__aeabi_fmul+0x92>
 8000c16:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000c1a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c1e:	bf08      	it	eq
 8000c20:	f020 0001 	biceq.w	r0, r0, #1
 8000c24:	4770      	bx	lr
 8000c26:	f090 0f00 	teq	r0, #0
 8000c2a:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000c2e:	bf08      	it	eq
 8000c30:	0249      	lsleq	r1, r1, #9
 8000c32:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000c36:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000c3a:	3a7f      	subs	r2, #127	; 0x7f
 8000c3c:	bfc2      	ittt	gt
 8000c3e:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000c42:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000c46:	4770      	bxgt	lr
 8000c48:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c4c:	f04f 0300 	mov.w	r3, #0
 8000c50:	3a01      	subs	r2, #1
 8000c52:	dc5d      	bgt.n	8000d10 <__aeabi_fmul+0x150>
 8000c54:	f112 0f19 	cmn.w	r2, #25
 8000c58:	bfdc      	itt	le
 8000c5a:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000c5e:	4770      	bxle	lr
 8000c60:	f1c2 0200 	rsb	r2, r2, #0
 8000c64:	0041      	lsls	r1, r0, #1
 8000c66:	fa21 f102 	lsr.w	r1, r1, r2
 8000c6a:	f1c2 0220 	rsb	r2, r2, #32
 8000c6e:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c72:	ea5f 0031 	movs.w	r0, r1, rrx
 8000c76:	f140 0000 	adc.w	r0, r0, #0
 8000c7a:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000c7e:	bf08      	it	eq
 8000c80:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000c84:	4770      	bx	lr
 8000c86:	f092 0f00 	teq	r2, #0
 8000c8a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000c8e:	bf02      	ittt	eq
 8000c90:	0040      	lsleq	r0, r0, #1
 8000c92:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000c96:	3a01      	subeq	r2, #1
 8000c98:	d0f9      	beq.n	8000c8e <__aeabi_fmul+0xce>
 8000c9a:	ea40 000c 	orr.w	r0, r0, ip
 8000c9e:	f093 0f00 	teq	r3, #0
 8000ca2:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ca6:	bf02      	ittt	eq
 8000ca8:	0049      	lsleq	r1, r1, #1
 8000caa:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000cae:	3b01      	subeq	r3, #1
 8000cb0:	d0f9      	beq.n	8000ca6 <__aeabi_fmul+0xe6>
 8000cb2:	ea41 010c 	orr.w	r1, r1, ip
 8000cb6:	e78f      	b.n	8000bd8 <__aeabi_fmul+0x18>
 8000cb8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000cbc:	ea92 0f0c 	teq	r2, ip
 8000cc0:	bf18      	it	ne
 8000cc2:	ea93 0f0c 	teqne	r3, ip
 8000cc6:	d00a      	beq.n	8000cde <__aeabi_fmul+0x11e>
 8000cc8:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000ccc:	bf18      	it	ne
 8000cce:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000cd2:	d1d8      	bne.n	8000c86 <__aeabi_fmul+0xc6>
 8000cd4:	ea80 0001 	eor.w	r0, r0, r1
 8000cd8:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000cdc:	4770      	bx	lr
 8000cde:	f090 0f00 	teq	r0, #0
 8000ce2:	bf17      	itett	ne
 8000ce4:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000ce8:	4608      	moveq	r0, r1
 8000cea:	f091 0f00 	teqne	r1, #0
 8000cee:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000cf2:	d014      	beq.n	8000d1e <__aeabi_fmul+0x15e>
 8000cf4:	ea92 0f0c 	teq	r2, ip
 8000cf8:	d101      	bne.n	8000cfe <__aeabi_fmul+0x13e>
 8000cfa:	0242      	lsls	r2, r0, #9
 8000cfc:	d10f      	bne.n	8000d1e <__aeabi_fmul+0x15e>
 8000cfe:	ea93 0f0c 	teq	r3, ip
 8000d02:	d103      	bne.n	8000d0c <__aeabi_fmul+0x14c>
 8000d04:	024b      	lsls	r3, r1, #9
 8000d06:	bf18      	it	ne
 8000d08:	4608      	movne	r0, r1
 8000d0a:	d108      	bne.n	8000d1e <__aeabi_fmul+0x15e>
 8000d0c:	ea80 0001 	eor.w	r0, r0, r1
 8000d10:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000d14:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000d18:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d1c:	4770      	bx	lr
 8000d1e:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000d22:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000d26:	4770      	bx	lr

08000d28 <__aeabi_fdiv>:
 8000d28:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d2c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d30:	bf1e      	ittt	ne
 8000d32:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d36:	ea92 0f0c 	teqne	r2, ip
 8000d3a:	ea93 0f0c 	teqne	r3, ip
 8000d3e:	d069      	beq.n	8000e14 <__aeabi_fdiv+0xec>
 8000d40:	eba2 0203 	sub.w	r2, r2, r3
 8000d44:	ea80 0c01 	eor.w	ip, r0, r1
 8000d48:	0249      	lsls	r1, r1, #9
 8000d4a:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000d4e:	d037      	beq.n	8000dc0 <__aeabi_fdiv+0x98>
 8000d50:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000d54:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000d58:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000d5c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000d60:	428b      	cmp	r3, r1
 8000d62:	bf38      	it	cc
 8000d64:	005b      	lslcc	r3, r3, #1
 8000d66:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000d6a:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000d6e:	428b      	cmp	r3, r1
 8000d70:	bf24      	itt	cs
 8000d72:	1a5b      	subcs	r3, r3, r1
 8000d74:	ea40 000c 	orrcs.w	r0, r0, ip
 8000d78:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000d7c:	bf24      	itt	cs
 8000d7e:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000d82:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000d86:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000d8a:	bf24      	itt	cs
 8000d8c:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000d90:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000d94:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000d98:	bf24      	itt	cs
 8000d9a:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000d9e:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000da2:	011b      	lsls	r3, r3, #4
 8000da4:	bf18      	it	ne
 8000da6:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000daa:	d1e0      	bne.n	8000d6e <__aeabi_fdiv+0x46>
 8000dac:	2afd      	cmp	r2, #253	; 0xfd
 8000dae:	f63f af50 	bhi.w	8000c52 <__aeabi_fmul+0x92>
 8000db2:	428b      	cmp	r3, r1
 8000db4:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000db8:	bf08      	it	eq
 8000dba:	f020 0001 	biceq.w	r0, r0, #1
 8000dbe:	4770      	bx	lr
 8000dc0:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000dc4:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dc8:	327f      	adds	r2, #127	; 0x7f
 8000dca:	bfc2      	ittt	gt
 8000dcc:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000dd0:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000dd4:	4770      	bxgt	lr
 8000dd6:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000dda:	f04f 0300 	mov.w	r3, #0
 8000dde:	3a01      	subs	r2, #1
 8000de0:	e737      	b.n	8000c52 <__aeabi_fmul+0x92>
 8000de2:	f092 0f00 	teq	r2, #0
 8000de6:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000dea:	bf02      	ittt	eq
 8000dec:	0040      	lsleq	r0, r0, #1
 8000dee:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000df2:	3a01      	subeq	r2, #1
 8000df4:	d0f9      	beq.n	8000dea <__aeabi_fdiv+0xc2>
 8000df6:	ea40 000c 	orr.w	r0, r0, ip
 8000dfa:	f093 0f00 	teq	r3, #0
 8000dfe:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000e02:	bf02      	ittt	eq
 8000e04:	0049      	lsleq	r1, r1, #1
 8000e06:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000e0a:	3b01      	subeq	r3, #1
 8000e0c:	d0f9      	beq.n	8000e02 <__aeabi_fdiv+0xda>
 8000e0e:	ea41 010c 	orr.w	r1, r1, ip
 8000e12:	e795      	b.n	8000d40 <__aeabi_fdiv+0x18>
 8000e14:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e18:	ea92 0f0c 	teq	r2, ip
 8000e1c:	d108      	bne.n	8000e30 <__aeabi_fdiv+0x108>
 8000e1e:	0242      	lsls	r2, r0, #9
 8000e20:	f47f af7d 	bne.w	8000d1e <__aeabi_fmul+0x15e>
 8000e24:	ea93 0f0c 	teq	r3, ip
 8000e28:	f47f af70 	bne.w	8000d0c <__aeabi_fmul+0x14c>
 8000e2c:	4608      	mov	r0, r1
 8000e2e:	e776      	b.n	8000d1e <__aeabi_fmul+0x15e>
 8000e30:	ea93 0f0c 	teq	r3, ip
 8000e34:	d104      	bne.n	8000e40 <__aeabi_fdiv+0x118>
 8000e36:	024b      	lsls	r3, r1, #9
 8000e38:	f43f af4c 	beq.w	8000cd4 <__aeabi_fmul+0x114>
 8000e3c:	4608      	mov	r0, r1
 8000e3e:	e76e      	b.n	8000d1e <__aeabi_fmul+0x15e>
 8000e40:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000e44:	bf18      	it	ne
 8000e46:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000e4a:	d1ca      	bne.n	8000de2 <__aeabi_fdiv+0xba>
 8000e4c:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000e50:	f47f af5c 	bne.w	8000d0c <__aeabi_fmul+0x14c>
 8000e54:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000e58:	f47f af3c 	bne.w	8000cd4 <__aeabi_fmul+0x114>
 8000e5c:	e75f      	b.n	8000d1e <__aeabi_fmul+0x15e>
 8000e5e:	bf00      	nop

08000e60 <__gesf2>:
 8000e60:	f04f 3cff 	mov.w	ip, #4294967295
 8000e64:	e006      	b.n	8000e74 <__cmpsf2+0x4>
 8000e66:	bf00      	nop

08000e68 <__lesf2>:
 8000e68:	f04f 0c01 	mov.w	ip, #1
 8000e6c:	e002      	b.n	8000e74 <__cmpsf2+0x4>
 8000e6e:	bf00      	nop

08000e70 <__cmpsf2>:
 8000e70:	f04f 0c01 	mov.w	ip, #1
 8000e74:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000e78:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000e7c:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000e80:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000e84:	bf18      	it	ne
 8000e86:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000e8a:	d011      	beq.n	8000eb0 <__cmpsf2+0x40>
 8000e8c:	b001      	add	sp, #4
 8000e8e:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000e92:	bf18      	it	ne
 8000e94:	ea90 0f01 	teqne	r0, r1
 8000e98:	bf58      	it	pl
 8000e9a:	ebb2 0003 	subspl.w	r0, r2, r3
 8000e9e:	bf88      	it	hi
 8000ea0:	17c8      	asrhi	r0, r1, #31
 8000ea2:	bf38      	it	cc
 8000ea4:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000ea8:	bf18      	it	ne
 8000eaa:	f040 0001 	orrne.w	r0, r0, #1
 8000eae:	4770      	bx	lr
 8000eb0:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000eb4:	d102      	bne.n	8000ebc <__cmpsf2+0x4c>
 8000eb6:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000eba:	d105      	bne.n	8000ec8 <__cmpsf2+0x58>
 8000ebc:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000ec0:	d1e4      	bne.n	8000e8c <__cmpsf2+0x1c>
 8000ec2:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000ec6:	d0e1      	beq.n	8000e8c <__cmpsf2+0x1c>
 8000ec8:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ecc:	4770      	bx	lr
 8000ece:	bf00      	nop

08000ed0 <__aeabi_cfrcmple>:
 8000ed0:	4684      	mov	ip, r0
 8000ed2:	4608      	mov	r0, r1
 8000ed4:	4661      	mov	r1, ip
 8000ed6:	e7ff      	b.n	8000ed8 <__aeabi_cfcmpeq>

08000ed8 <__aeabi_cfcmpeq>:
 8000ed8:	b50f      	push	{r0, r1, r2, r3, lr}
 8000eda:	f7ff ffc9 	bl	8000e70 <__cmpsf2>
 8000ede:	2800      	cmp	r0, #0
 8000ee0:	bf48      	it	mi
 8000ee2:	f110 0f00 	cmnmi.w	r0, #0
 8000ee6:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000ee8 <__aeabi_fcmpeq>:
 8000ee8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000eec:	f7ff fff4 	bl	8000ed8 <__aeabi_cfcmpeq>
 8000ef0:	bf0c      	ite	eq
 8000ef2:	2001      	moveq	r0, #1
 8000ef4:	2000      	movne	r0, #0
 8000ef6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000efa:	bf00      	nop

08000efc <__aeabi_fcmplt>:
 8000efc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f00:	f7ff ffea 	bl	8000ed8 <__aeabi_cfcmpeq>
 8000f04:	bf34      	ite	cc
 8000f06:	2001      	movcc	r0, #1
 8000f08:	2000      	movcs	r0, #0
 8000f0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f0e:	bf00      	nop

08000f10 <__aeabi_fcmple>:
 8000f10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f14:	f7ff ffe0 	bl	8000ed8 <__aeabi_cfcmpeq>
 8000f18:	bf94      	ite	ls
 8000f1a:	2001      	movls	r0, #1
 8000f1c:	2000      	movhi	r0, #0
 8000f1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f22:	bf00      	nop

08000f24 <__aeabi_fcmpge>:
 8000f24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f28:	f7ff ffd2 	bl	8000ed0 <__aeabi_cfrcmple>
 8000f2c:	bf94      	ite	ls
 8000f2e:	2001      	movls	r0, #1
 8000f30:	2000      	movhi	r0, #0
 8000f32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f36:	bf00      	nop

08000f38 <__aeabi_fcmpgt>:
 8000f38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f3c:	f7ff ffc8 	bl	8000ed0 <__aeabi_cfrcmple>
 8000f40:	bf34      	ite	cc
 8000f42:	2001      	movcc	r0, #1
 8000f44:	2000      	movcs	r0, #0
 8000f46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f4a:	bf00      	nop

08000f4c <__aeabi_f2uiz>:
 8000f4c:	0042      	lsls	r2, r0, #1
 8000f4e:	d20e      	bcs.n	8000f6e <__aeabi_f2uiz+0x22>
 8000f50:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8000f54:	d30b      	bcc.n	8000f6e <__aeabi_f2uiz+0x22>
 8000f56:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8000f5a:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000f5e:	d409      	bmi.n	8000f74 <__aeabi_f2uiz+0x28>
 8000f60:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000f64:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000f68:	fa23 f002 	lsr.w	r0, r3, r2
 8000f6c:	4770      	bx	lr
 8000f6e:	f04f 0000 	mov.w	r0, #0
 8000f72:	4770      	bx	lr
 8000f74:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8000f78:	d101      	bne.n	8000f7e <__aeabi_f2uiz+0x32>
 8000f7a:	0242      	lsls	r2, r0, #9
 8000f7c:	d102      	bne.n	8000f84 <__aeabi_f2uiz+0x38>
 8000f7e:	f04f 30ff 	mov.w	r0, #4294967295
 8000f82:	4770      	bx	lr
 8000f84:	f04f 0000 	mov.w	r0, #0
 8000f88:	4770      	bx	lr
 8000f8a:	bf00      	nop

08000f8c <__aeabi_uldivmod>:
 8000f8c:	b953      	cbnz	r3, 8000fa4 <__aeabi_uldivmod+0x18>
 8000f8e:	b94a      	cbnz	r2, 8000fa4 <__aeabi_uldivmod+0x18>
 8000f90:	2900      	cmp	r1, #0
 8000f92:	bf08      	it	eq
 8000f94:	2800      	cmpeq	r0, #0
 8000f96:	bf1c      	itt	ne
 8000f98:	f04f 31ff 	movne.w	r1, #4294967295
 8000f9c:	f04f 30ff 	movne.w	r0, #4294967295
 8000fa0:	f000 b96e 	b.w	8001280 <__aeabi_idiv0>
 8000fa4:	f1ad 0c08 	sub.w	ip, sp, #8
 8000fa8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000fac:	f000 f806 	bl	8000fbc <__udivmoddi4>
 8000fb0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000fb4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000fb8:	b004      	add	sp, #16
 8000fba:	4770      	bx	lr

08000fbc <__udivmoddi4>:
 8000fbc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000fc0:	9e08      	ldr	r6, [sp, #32]
 8000fc2:	460d      	mov	r5, r1
 8000fc4:	4604      	mov	r4, r0
 8000fc6:	468e      	mov	lr, r1
 8000fc8:	2b00      	cmp	r3, #0
 8000fca:	f040 8083 	bne.w	80010d4 <__udivmoddi4+0x118>
 8000fce:	428a      	cmp	r2, r1
 8000fd0:	4617      	mov	r7, r2
 8000fd2:	d947      	bls.n	8001064 <__udivmoddi4+0xa8>
 8000fd4:	fab2 f382 	clz	r3, r2
 8000fd8:	b14b      	cbz	r3, 8000fee <__udivmoddi4+0x32>
 8000fda:	f1c3 0120 	rsb	r1, r3, #32
 8000fde:	fa05 fe03 	lsl.w	lr, r5, r3
 8000fe2:	fa20 f101 	lsr.w	r1, r0, r1
 8000fe6:	409f      	lsls	r7, r3
 8000fe8:	ea41 0e0e 	orr.w	lr, r1, lr
 8000fec:	409c      	lsls	r4, r3
 8000fee:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000ff2:	fbbe fcf8 	udiv	ip, lr, r8
 8000ff6:	fa1f f987 	uxth.w	r9, r7
 8000ffa:	fb08 e21c 	mls	r2, r8, ip, lr
 8000ffe:	fb0c f009 	mul.w	r0, ip, r9
 8001002:	0c21      	lsrs	r1, r4, #16
 8001004:	ea41 4202 	orr.w	r2, r1, r2, lsl #16
 8001008:	4290      	cmp	r0, r2
 800100a:	d90a      	bls.n	8001022 <__udivmoddi4+0x66>
 800100c:	18ba      	adds	r2, r7, r2
 800100e:	f10c 31ff 	add.w	r1, ip, #4294967295
 8001012:	f080 8118 	bcs.w	8001246 <__udivmoddi4+0x28a>
 8001016:	4290      	cmp	r0, r2
 8001018:	f240 8115 	bls.w	8001246 <__udivmoddi4+0x28a>
 800101c:	f1ac 0c02 	sub.w	ip, ip, #2
 8001020:	443a      	add	r2, r7
 8001022:	1a12      	subs	r2, r2, r0
 8001024:	fbb2 f0f8 	udiv	r0, r2, r8
 8001028:	fb08 2210 	mls	r2, r8, r0, r2
 800102c:	fb00 f109 	mul.w	r1, r0, r9
 8001030:	b2a4      	uxth	r4, r4
 8001032:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8001036:	42a1      	cmp	r1, r4
 8001038:	d909      	bls.n	800104e <__udivmoddi4+0x92>
 800103a:	193c      	adds	r4, r7, r4
 800103c:	f100 32ff 	add.w	r2, r0, #4294967295
 8001040:	f080 8103 	bcs.w	800124a <__udivmoddi4+0x28e>
 8001044:	42a1      	cmp	r1, r4
 8001046:	f240 8100 	bls.w	800124a <__udivmoddi4+0x28e>
 800104a:	3802      	subs	r0, #2
 800104c:	443c      	add	r4, r7
 800104e:	1a64      	subs	r4, r4, r1
 8001050:	2100      	movs	r1, #0
 8001052:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8001056:	b11e      	cbz	r6, 8001060 <__udivmoddi4+0xa4>
 8001058:	2200      	movs	r2, #0
 800105a:	40dc      	lsrs	r4, r3
 800105c:	e9c6 4200 	strd	r4, r2, [r6]
 8001060:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001064:	b902      	cbnz	r2, 8001068 <__udivmoddi4+0xac>
 8001066:	deff      	udf	#255	; 0xff
 8001068:	fab2 f382 	clz	r3, r2
 800106c:	2b00      	cmp	r3, #0
 800106e:	d14f      	bne.n	8001110 <__udivmoddi4+0x154>
 8001070:	1a8d      	subs	r5, r1, r2
 8001072:	2101      	movs	r1, #1
 8001074:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8001078:	fa1f f882 	uxth.w	r8, r2
 800107c:	fbb5 fcfe 	udiv	ip, r5, lr
 8001080:	fb0e 551c 	mls	r5, lr, ip, r5
 8001084:	fb08 f00c 	mul.w	r0, r8, ip
 8001088:	0c22      	lsrs	r2, r4, #16
 800108a:	ea42 4505 	orr.w	r5, r2, r5, lsl #16
 800108e:	42a8      	cmp	r0, r5
 8001090:	d907      	bls.n	80010a2 <__udivmoddi4+0xe6>
 8001092:	197d      	adds	r5, r7, r5
 8001094:	f10c 32ff 	add.w	r2, ip, #4294967295
 8001098:	d202      	bcs.n	80010a0 <__udivmoddi4+0xe4>
 800109a:	42a8      	cmp	r0, r5
 800109c:	f200 80e9 	bhi.w	8001272 <__udivmoddi4+0x2b6>
 80010a0:	4694      	mov	ip, r2
 80010a2:	1a2d      	subs	r5, r5, r0
 80010a4:	fbb5 f0fe 	udiv	r0, r5, lr
 80010a8:	fb0e 5510 	mls	r5, lr, r0, r5
 80010ac:	fb08 f800 	mul.w	r8, r8, r0
 80010b0:	b2a4      	uxth	r4, r4
 80010b2:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80010b6:	45a0      	cmp	r8, r4
 80010b8:	d907      	bls.n	80010ca <__udivmoddi4+0x10e>
 80010ba:	193c      	adds	r4, r7, r4
 80010bc:	f100 32ff 	add.w	r2, r0, #4294967295
 80010c0:	d202      	bcs.n	80010c8 <__udivmoddi4+0x10c>
 80010c2:	45a0      	cmp	r8, r4
 80010c4:	f200 80d9 	bhi.w	800127a <__udivmoddi4+0x2be>
 80010c8:	4610      	mov	r0, r2
 80010ca:	eba4 0408 	sub.w	r4, r4, r8
 80010ce:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80010d2:	e7c0      	b.n	8001056 <__udivmoddi4+0x9a>
 80010d4:	428b      	cmp	r3, r1
 80010d6:	d908      	bls.n	80010ea <__udivmoddi4+0x12e>
 80010d8:	2e00      	cmp	r6, #0
 80010da:	f000 80b1 	beq.w	8001240 <__udivmoddi4+0x284>
 80010de:	2100      	movs	r1, #0
 80010e0:	e9c6 0500 	strd	r0, r5, [r6]
 80010e4:	4608      	mov	r0, r1
 80010e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80010ea:	fab3 f183 	clz	r1, r3
 80010ee:	2900      	cmp	r1, #0
 80010f0:	d14b      	bne.n	800118a <__udivmoddi4+0x1ce>
 80010f2:	42ab      	cmp	r3, r5
 80010f4:	d302      	bcc.n	80010fc <__udivmoddi4+0x140>
 80010f6:	4282      	cmp	r2, r0
 80010f8:	f200 80b9 	bhi.w	800126e <__udivmoddi4+0x2b2>
 80010fc:	1a84      	subs	r4, r0, r2
 80010fe:	eb65 0303 	sbc.w	r3, r5, r3
 8001102:	2001      	movs	r0, #1
 8001104:	469e      	mov	lr, r3
 8001106:	2e00      	cmp	r6, #0
 8001108:	d0aa      	beq.n	8001060 <__udivmoddi4+0xa4>
 800110a:	e9c6 4e00 	strd	r4, lr, [r6]
 800110e:	e7a7      	b.n	8001060 <__udivmoddi4+0xa4>
 8001110:	409f      	lsls	r7, r3
 8001112:	f1c3 0220 	rsb	r2, r3, #32
 8001116:	40d1      	lsrs	r1, r2
 8001118:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800111c:	fbb1 f0fe 	udiv	r0, r1, lr
 8001120:	fa1f f887 	uxth.w	r8, r7
 8001124:	fb0e 1110 	mls	r1, lr, r0, r1
 8001128:	fa24 f202 	lsr.w	r2, r4, r2
 800112c:	409d      	lsls	r5, r3
 800112e:	fb00 fc08 	mul.w	ip, r0, r8
 8001132:	432a      	orrs	r2, r5
 8001134:	0c15      	lsrs	r5, r2, #16
 8001136:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
 800113a:	45ac      	cmp	ip, r5
 800113c:	fa04 f403 	lsl.w	r4, r4, r3
 8001140:	d909      	bls.n	8001156 <__udivmoddi4+0x19a>
 8001142:	197d      	adds	r5, r7, r5
 8001144:	f100 31ff 	add.w	r1, r0, #4294967295
 8001148:	f080 808f 	bcs.w	800126a <__udivmoddi4+0x2ae>
 800114c:	45ac      	cmp	ip, r5
 800114e:	f240 808c 	bls.w	800126a <__udivmoddi4+0x2ae>
 8001152:	3802      	subs	r0, #2
 8001154:	443d      	add	r5, r7
 8001156:	eba5 050c 	sub.w	r5, r5, ip
 800115a:	fbb5 f1fe 	udiv	r1, r5, lr
 800115e:	fb0e 5c11 	mls	ip, lr, r1, r5
 8001162:	fb01 f908 	mul.w	r9, r1, r8
 8001166:	b295      	uxth	r5, r2
 8001168:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 800116c:	45a9      	cmp	r9, r5
 800116e:	d907      	bls.n	8001180 <__udivmoddi4+0x1c4>
 8001170:	197d      	adds	r5, r7, r5
 8001172:	f101 32ff 	add.w	r2, r1, #4294967295
 8001176:	d274      	bcs.n	8001262 <__udivmoddi4+0x2a6>
 8001178:	45a9      	cmp	r9, r5
 800117a:	d972      	bls.n	8001262 <__udivmoddi4+0x2a6>
 800117c:	3902      	subs	r1, #2
 800117e:	443d      	add	r5, r7
 8001180:	eba5 0509 	sub.w	r5, r5, r9
 8001184:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8001188:	e778      	b.n	800107c <__udivmoddi4+0xc0>
 800118a:	f1c1 0720 	rsb	r7, r1, #32
 800118e:	408b      	lsls	r3, r1
 8001190:	fa22 fc07 	lsr.w	ip, r2, r7
 8001194:	ea4c 0c03 	orr.w	ip, ip, r3
 8001198:	fa25 f407 	lsr.w	r4, r5, r7
 800119c:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80011a0:	fbb4 f9fe 	udiv	r9, r4, lr
 80011a4:	fa1f f88c 	uxth.w	r8, ip
 80011a8:	fb0e 4419 	mls	r4, lr, r9, r4
 80011ac:	fa20 f307 	lsr.w	r3, r0, r7
 80011b0:	fb09 fa08 	mul.w	sl, r9, r8
 80011b4:	408d      	lsls	r5, r1
 80011b6:	431d      	orrs	r5, r3
 80011b8:	0c2b      	lsrs	r3, r5, #16
 80011ba:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80011be:	45a2      	cmp	sl, r4
 80011c0:	fa02 f201 	lsl.w	r2, r2, r1
 80011c4:	fa00 f301 	lsl.w	r3, r0, r1
 80011c8:	d909      	bls.n	80011de <__udivmoddi4+0x222>
 80011ca:	eb1c 0404 	adds.w	r4, ip, r4
 80011ce:	f109 30ff 	add.w	r0, r9, #4294967295
 80011d2:	d248      	bcs.n	8001266 <__udivmoddi4+0x2aa>
 80011d4:	45a2      	cmp	sl, r4
 80011d6:	d946      	bls.n	8001266 <__udivmoddi4+0x2aa>
 80011d8:	f1a9 0902 	sub.w	r9, r9, #2
 80011dc:	4464      	add	r4, ip
 80011de:	eba4 040a 	sub.w	r4, r4, sl
 80011e2:	fbb4 f0fe 	udiv	r0, r4, lr
 80011e6:	fb0e 4410 	mls	r4, lr, r0, r4
 80011ea:	fb00 fa08 	mul.w	sl, r0, r8
 80011ee:	b2ad      	uxth	r5, r5
 80011f0:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80011f4:	45a2      	cmp	sl, r4
 80011f6:	d908      	bls.n	800120a <__udivmoddi4+0x24e>
 80011f8:	eb1c 0404 	adds.w	r4, ip, r4
 80011fc:	f100 35ff 	add.w	r5, r0, #4294967295
 8001200:	d22d      	bcs.n	800125e <__udivmoddi4+0x2a2>
 8001202:	45a2      	cmp	sl, r4
 8001204:	d92b      	bls.n	800125e <__udivmoddi4+0x2a2>
 8001206:	3802      	subs	r0, #2
 8001208:	4464      	add	r4, ip
 800120a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800120e:	fba0 8902 	umull	r8, r9, r0, r2
 8001212:	eba4 040a 	sub.w	r4, r4, sl
 8001216:	454c      	cmp	r4, r9
 8001218:	46c6      	mov	lr, r8
 800121a:	464d      	mov	r5, r9
 800121c:	d319      	bcc.n	8001252 <__udivmoddi4+0x296>
 800121e:	d016      	beq.n	800124e <__udivmoddi4+0x292>
 8001220:	b15e      	cbz	r6, 800123a <__udivmoddi4+0x27e>
 8001222:	ebb3 020e 	subs.w	r2, r3, lr
 8001226:	eb64 0405 	sbc.w	r4, r4, r5
 800122a:	fa04 f707 	lsl.w	r7, r4, r7
 800122e:	fa22 f301 	lsr.w	r3, r2, r1
 8001232:	431f      	orrs	r7, r3
 8001234:	40cc      	lsrs	r4, r1
 8001236:	e9c6 7400 	strd	r7, r4, [r6]
 800123a:	2100      	movs	r1, #0
 800123c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001240:	4631      	mov	r1, r6
 8001242:	4630      	mov	r0, r6
 8001244:	e70c      	b.n	8001060 <__udivmoddi4+0xa4>
 8001246:	468c      	mov	ip, r1
 8001248:	e6eb      	b.n	8001022 <__udivmoddi4+0x66>
 800124a:	4610      	mov	r0, r2
 800124c:	e6ff      	b.n	800104e <__udivmoddi4+0x92>
 800124e:	4543      	cmp	r3, r8
 8001250:	d2e6      	bcs.n	8001220 <__udivmoddi4+0x264>
 8001252:	ebb8 0e02 	subs.w	lr, r8, r2
 8001256:	eb69 050c 	sbc.w	r5, r9, ip
 800125a:	3801      	subs	r0, #1
 800125c:	e7e0      	b.n	8001220 <__udivmoddi4+0x264>
 800125e:	4628      	mov	r0, r5
 8001260:	e7d3      	b.n	800120a <__udivmoddi4+0x24e>
 8001262:	4611      	mov	r1, r2
 8001264:	e78c      	b.n	8001180 <__udivmoddi4+0x1c4>
 8001266:	4681      	mov	r9, r0
 8001268:	e7b9      	b.n	80011de <__udivmoddi4+0x222>
 800126a:	4608      	mov	r0, r1
 800126c:	e773      	b.n	8001156 <__udivmoddi4+0x19a>
 800126e:	4608      	mov	r0, r1
 8001270:	e749      	b.n	8001106 <__udivmoddi4+0x14a>
 8001272:	f1ac 0c02 	sub.w	ip, ip, #2
 8001276:	443d      	add	r5, r7
 8001278:	e713      	b.n	80010a2 <__udivmoddi4+0xe6>
 800127a:	3802      	subs	r0, #2
 800127c:	443c      	add	r4, r7
 800127e:	e724      	b.n	80010ca <__udivmoddi4+0x10e>

08001280 <__aeabi_idiv0>:
 8001280:	4770      	bx	lr
 8001282:	bf00      	nop

08001284 <_Z8readBitshhhhPh>:
 * @param bitStart First bit position to read (0-7)
 * @param length Number of bits to read (not more than 8)
 * @param data Container for right-aligned value (i.e. '101' read from any bitStart position will equal 0x05)
 * @return Status of read operation (true = success)
 */
int8_t readBits(uint8_t devAddr, uint8_t regAddr, uint8_t bitStart, uint8_t length, uint8_t *data) {
 8001284:	b590      	push	{r4, r7, lr}
 8001286:	b089      	sub	sp, #36	; 0x24
 8001288:	af04      	add	r7, sp, #16
 800128a:	4604      	mov	r4, r0
 800128c:	4608      	mov	r0, r1
 800128e:	4611      	mov	r1, r2
 8001290:	461a      	mov	r2, r3
 8001292:	4623      	mov	r3, r4
 8001294:	71fb      	strb	r3, [r7, #7]
 8001296:	4603      	mov	r3, r0
 8001298:	71bb      	strb	r3, [r7, #6]
 800129a:	460b      	mov	r3, r1
 800129c:	717b      	strb	r3, [r7, #5]
 800129e:	4613      	mov	r3, r2
 80012a0:	713b      	strb	r3, [r7, #4]
  // 01101001 read byte
  // 76543210 bit numbers
  //    xxx   args: bitStart=4, length=3
  //    010   masked
  //   -> 010 shifted
  sendBuf[0] = regAddr;
 80012a2:	4a25      	ldr	r2, [pc, #148]	; (8001338 <_Z8readBitshhhhPh+0xb4>)
 80012a4:	79bb      	ldrb	r3, [r7, #6]
 80012a6:	7013      	strb	r3, [r2, #0]
  uint8_t buffer;
  while(HAL_I2C_Mem_Read(&hi2c1,devAddr,regAddr,I2C_MEMADD_SIZE_8BIT,&buffer,1,I2CDLY) != HAL_OK){
 80012a8:	79fb      	ldrb	r3, [r7, #7]
 80012aa:	b299      	uxth	r1, r3
 80012ac:	79bb      	ldrb	r3, [r7, #6]
 80012ae:	b29a      	uxth	r2, r3
 80012b0:	2301      	movs	r3, #1
 80012b2:	9302      	str	r3, [sp, #8]
 80012b4:	2301      	movs	r3, #1
 80012b6:	9301      	str	r3, [sp, #4]
 80012b8:	f107 030c 	add.w	r3, r7, #12
 80012bc:	9300      	str	r3, [sp, #0]
 80012be:	2301      	movs	r3, #1
 80012c0:	481e      	ldr	r0, [pc, #120]	; (800133c <_Z8readBitshhhhPh+0xb8>)
 80012c2:	f003 faf3 	bl	80048ac <HAL_I2C_Mem_Read>
 80012c6:	4603      	mov	r3, r0
 80012c8:	2b00      	cmp	r3, #0
 80012ca:	bf14      	ite	ne
 80012cc:	2301      	movne	r3, #1
 80012ce:	2300      	moveq	r3, #0
 80012d0:	b2db      	uxtb	r3, r3
 80012d2:	2b00      	cmp	r3, #0
 80012d4:	d002      	beq.n	80012dc <_Z8readBitshhhhPh+0x58>
  	  MX_I2C1_Init();
 80012d6:	f001 fc0b 	bl	8002af0 <MX_I2C1_Init>
  while(HAL_I2C_Mem_Read(&hi2c1,devAddr,regAddr,I2C_MEMADD_SIZE_8BIT,&buffer,1,I2CDLY) != HAL_OK){
 80012da:	e7e5      	b.n	80012a8 <_Z8readBitshhhhPh+0x24>
    }
  uint8_t response = BCM2835_I2C_REASON_OK;
 80012dc:	2301      	movs	r3, #1
 80012de:	73fb      	strb	r3, [r7, #15]
  uint8_t b = buffer;
 80012e0:	7b3b      	ldrb	r3, [r7, #12]
 80012e2:	73bb      	strb	r3, [r7, #14]
  if (response == BCM2835_I2C_REASON_OK) {
 80012e4:	7bfb      	ldrb	r3, [r7, #15]
 80012e6:	2b01      	cmp	r3, #1
 80012e8:	d11a      	bne.n	8001320 <_Z8readBitshhhhPh+0x9c>
    uint8_t mask = ((1 << length) - 1) << (bitStart - length + 1);
 80012ea:	793b      	ldrb	r3, [r7, #4]
 80012ec:	2201      	movs	r2, #1
 80012ee:	fa02 f303 	lsl.w	r3, r2, r3
 80012f2:	1e5a      	subs	r2, r3, #1
 80012f4:	7979      	ldrb	r1, [r7, #5]
 80012f6:	793b      	ldrb	r3, [r7, #4]
 80012f8:	1acb      	subs	r3, r1, r3
 80012fa:	3301      	adds	r3, #1
 80012fc:	fa02 f303 	lsl.w	r3, r2, r3
 8001300:	737b      	strb	r3, [r7, #13]
    b &= mask;
 8001302:	7bba      	ldrb	r2, [r7, #14]
 8001304:	7b7b      	ldrb	r3, [r7, #13]
 8001306:	4013      	ands	r3, r2
 8001308:	73bb      	strb	r3, [r7, #14]
    b >>= (bitStart - length + 1);
 800130a:	7bba      	ldrb	r2, [r7, #14]
 800130c:	7979      	ldrb	r1, [r7, #5]
 800130e:	793b      	ldrb	r3, [r7, #4]
 8001310:	1acb      	subs	r3, r1, r3
 8001312:	3301      	adds	r3, #1
 8001314:	fa42 f303 	asr.w	r3, r2, r3
 8001318:	73bb      	strb	r3, [r7, #14]
    *data = b;
 800131a:	6a3b      	ldr	r3, [r7, #32]
 800131c:	7bba      	ldrb	r2, [r7, #14]
 800131e:	701a      	strb	r2, [r3, #0]
  }
  return response == BCM2835_I2C_REASON_OK;
 8001320:	7bfb      	ldrb	r3, [r7, #15]
 8001322:	2b01      	cmp	r3, #1
 8001324:	bf0c      	ite	eq
 8001326:	2301      	moveq	r3, #1
 8001328:	2300      	movne	r3, #0
 800132a:	b2db      	uxtb	r3, r3
 800132c:	b25b      	sxtb	r3, r3
}
 800132e:	4618      	mov	r0, r3
 8001330:	3714      	adds	r7, #20
 8001332:	46bd      	mov	sp, r7
 8001334:	bd90      	pop	{r4, r7, pc}
 8001336:	bf00      	nop
 8001338:	20000208 	.word	0x20000208
 800133c:	20000388 	.word	0x20000388

08001340 <_Z8readBytehhPh>:
 * @param devAddr I2C slave device address
 * @param regAddr Register regAddr to read from
 * @param data Container for byte value read from device
 * @return Status of read operation (true = success)
 */
int8_t readByte(uint8_t devAddr, uint8_t regAddr, uint8_t *data) {
 8001340:	b580      	push	{r7, lr}
 8001342:	b088      	sub	sp, #32
 8001344:	af04      	add	r7, sp, #16
 8001346:	4603      	mov	r3, r0
 8001348:	603a      	str	r2, [r7, #0]
 800134a:	71fb      	strb	r3, [r7, #7]
 800134c:	460b      	mov	r3, r1
 800134e:	71bb      	strb	r3, [r7, #6]
  sendBuf[0] = regAddr;
 8001350:	4a16      	ldr	r2, [pc, #88]	; (80013ac <_Z8readBytehhPh+0x6c>)
 8001352:	79bb      	ldrb	r3, [r7, #6]
 8001354:	7013      	strb	r3, [r2, #0]
  uint8_t buffer;
  while(HAL_I2C_Mem_Read(&hi2c1,devAddr,regAddr,I2C_MEMADD_SIZE_8BIT,&buffer,1,I2CDLY) != HAL_OK){
 8001356:	79fb      	ldrb	r3, [r7, #7]
 8001358:	b299      	uxth	r1, r3
 800135a:	79bb      	ldrb	r3, [r7, #6]
 800135c:	b29a      	uxth	r2, r3
 800135e:	2301      	movs	r3, #1
 8001360:	9302      	str	r3, [sp, #8]
 8001362:	2301      	movs	r3, #1
 8001364:	9301      	str	r3, [sp, #4]
 8001366:	f107 030e 	add.w	r3, r7, #14
 800136a:	9300      	str	r3, [sp, #0]
 800136c:	2301      	movs	r3, #1
 800136e:	4810      	ldr	r0, [pc, #64]	; (80013b0 <_Z8readBytehhPh+0x70>)
 8001370:	f003 fa9c 	bl	80048ac <HAL_I2C_Mem_Read>
 8001374:	4603      	mov	r3, r0
 8001376:	2b00      	cmp	r3, #0
 8001378:	bf14      	ite	ne
 800137a:	2301      	movne	r3, #1
 800137c:	2300      	moveq	r3, #0
 800137e:	b2db      	uxtb	r3, r3
 8001380:	2b00      	cmp	r3, #0
 8001382:	d002      	beq.n	800138a <_Z8readBytehhPh+0x4a>
    MX_I2C1_Init();
 8001384:	f001 fbb4 	bl	8002af0 <MX_I2C1_Init>
  while(HAL_I2C_Mem_Read(&hi2c1,devAddr,regAddr,I2C_MEMADD_SIZE_8BIT,&buffer,1,I2CDLY) != HAL_OK){
 8001388:	e7e5      	b.n	8001356 <_Z8readBytehhPh+0x16>
  }
  uint8_t response = BCM2835_I2C_REASON_OK;
 800138a:	2301      	movs	r3, #1
 800138c:	73fb      	strb	r3, [r7, #15]
  data[0] = buffer;
 800138e:	7bba      	ldrb	r2, [r7, #14]
 8001390:	683b      	ldr	r3, [r7, #0]
 8001392:	701a      	strb	r2, [r3, #0]
  return response == BCM2835_I2C_REASON_OK;
 8001394:	7bfb      	ldrb	r3, [r7, #15]
 8001396:	2b01      	cmp	r3, #1
 8001398:	bf0c      	ite	eq
 800139a:	2301      	moveq	r3, #1
 800139c:	2300      	movne	r3, #0
 800139e:	b2db      	uxtb	r3, r3
 80013a0:	b25b      	sxtb	r3, r3
}
 80013a2:	4618      	mov	r0, r3
 80013a4:	3710      	adds	r7, #16
 80013a6:	46bd      	mov	sp, r7
 80013a8:	bd80      	pop	{r7, pc}
 80013aa:	bf00      	nop
 80013ac:	20000208 	.word	0x20000208
 80013b0:	20000388 	.word	0x20000388

080013b4 <_Z9readByteshhhPh>:
 * @param regAddr First register regAddr to read from
 * @param length Number of bytes to read
 * @param data Buffer to store read data in
 * @return I2C_TransferReturn_TypeDef http://downloads.energymicro.com/documentation/doxygen/group__I2C.html
 */
int8_t readBytes(uint8_t devAddr, uint8_t regAddr, uint8_t length, uint8_t *data) {
 80013b4:	b5b0      	push	{r4, r5, r7, lr}
 80013b6:	b08a      	sub	sp, #40	; 0x28
 80013b8:	af04      	add	r7, sp, #16
 80013ba:	603b      	str	r3, [r7, #0]
 80013bc:	4603      	mov	r3, r0
 80013be:	71fb      	strb	r3, [r7, #7]
 80013c0:	460b      	mov	r3, r1
 80013c2:	71bb      	strb	r3, [r7, #6]
 80013c4:	4613      	mov	r3, r2
 80013c6:	717b      	strb	r3, [r7, #5]
  uint8_t response = BCM2835_I2C_REASON_OK;
  int i ;
  for (i = 0; i < length ; i++) {
    data[i] = (uint8_t) buffer[i];
  }
  return response == BCM2835_I2C_REASON_OK;
 80013c8:	466b      	mov	r3, sp
 80013ca:	461d      	mov	r5, r3
  sendBuf[0] = regAddr;
 80013cc:	4a32      	ldr	r2, [pc, #200]	; (8001498 <_Z9readByteshhhPh+0xe4>)
 80013ce:	79bb      	ldrb	r3, [r7, #6]
 80013d0:	7013      	strb	r3, [r2, #0]
  uint8_t buffer[length];
 80013d2:	797b      	ldrb	r3, [r7, #5]
 80013d4:	1e5c      	subs	r4, r3, #1
 80013d6:	613c      	str	r4, [r7, #16]
 80013d8:	4623      	mov	r3, r4
 80013da:	3301      	adds	r3, #1
 80013dc:	4618      	mov	r0, r3
 80013de:	f04f 0100 	mov.w	r1, #0
 80013e2:	f04f 0200 	mov.w	r2, #0
 80013e6:	f04f 0300 	mov.w	r3, #0
 80013ea:	00cb      	lsls	r3, r1, #3
 80013ec:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 80013f0:	00c2      	lsls	r2, r0, #3
 80013f2:	4623      	mov	r3, r4
 80013f4:	3301      	adds	r3, #1
 80013f6:	4618      	mov	r0, r3
 80013f8:	f04f 0100 	mov.w	r1, #0
 80013fc:	f04f 0200 	mov.w	r2, #0
 8001400:	f04f 0300 	mov.w	r3, #0
 8001404:	00cb      	lsls	r3, r1, #3
 8001406:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 800140a:	00c2      	lsls	r2, r0, #3
 800140c:	4623      	mov	r3, r4
 800140e:	3301      	adds	r3, #1
 8001410:	3307      	adds	r3, #7
 8001412:	08db      	lsrs	r3, r3, #3
 8001414:	00db      	lsls	r3, r3, #3
 8001416:	ebad 0d03 	sub.w	sp, sp, r3
 800141a:	ab04      	add	r3, sp, #16
 800141c:	3300      	adds	r3, #0
 800141e:	60fb      	str	r3, [r7, #12]
  while(HAL_I2C_Mem_Read(&hi2c1,devAddr,regAddr,I2C_MEMADD_SIZE_8BIT,buffer,length,I2CDLY) != HAL_OK){
 8001420:	79fb      	ldrb	r3, [r7, #7]
 8001422:	b299      	uxth	r1, r3
 8001424:	79bb      	ldrb	r3, [r7, #6]
 8001426:	b298      	uxth	r0, r3
 8001428:	68fb      	ldr	r3, [r7, #12]
 800142a:	797a      	ldrb	r2, [r7, #5]
 800142c:	b292      	uxth	r2, r2
 800142e:	2401      	movs	r4, #1
 8001430:	9402      	str	r4, [sp, #8]
 8001432:	9201      	str	r2, [sp, #4]
 8001434:	9300      	str	r3, [sp, #0]
 8001436:	2301      	movs	r3, #1
 8001438:	4602      	mov	r2, r0
 800143a:	4818      	ldr	r0, [pc, #96]	; (800149c <_Z9readByteshhhPh+0xe8>)
 800143c:	f003 fa36 	bl	80048ac <HAL_I2C_Mem_Read>
 8001440:	4603      	mov	r3, r0
 8001442:	2b00      	cmp	r3, #0
 8001444:	bf14      	ite	ne
 8001446:	2301      	movne	r3, #1
 8001448:	2300      	moveq	r3, #0
 800144a:	b2db      	uxtb	r3, r3
 800144c:	2b00      	cmp	r3, #0
 800144e:	d002      	beq.n	8001456 <_Z9readByteshhhPh+0xa2>
    MX_I2C1_Init();
 8001450:	f001 fb4e 	bl	8002af0 <MX_I2C1_Init>
  while(HAL_I2C_Mem_Read(&hi2c1,devAddr,regAddr,I2C_MEMADD_SIZE_8BIT,buffer,length,I2CDLY) != HAL_OK){
 8001454:	e7e4      	b.n	8001420 <_Z9readByteshhhPh+0x6c>
  uint8_t response = BCM2835_I2C_REASON_OK;
 8001456:	2301      	movs	r3, #1
 8001458:	72fb      	strb	r3, [r7, #11]
  for (i = 0; i < length ; i++) {
 800145a:	2300      	movs	r3, #0
 800145c:	617b      	str	r3, [r7, #20]
 800145e:	797b      	ldrb	r3, [r7, #5]
 8001460:	697a      	ldr	r2, [r7, #20]
 8001462:	429a      	cmp	r2, r3
 8001464:	da0b      	bge.n	800147e <_Z9readByteshhhPh+0xca>
    data[i] = (uint8_t) buffer[i];
 8001466:	697b      	ldr	r3, [r7, #20]
 8001468:	683a      	ldr	r2, [r7, #0]
 800146a:	4413      	add	r3, r2
 800146c:	68f9      	ldr	r1, [r7, #12]
 800146e:	697a      	ldr	r2, [r7, #20]
 8001470:	440a      	add	r2, r1
 8001472:	7812      	ldrb	r2, [r2, #0]
 8001474:	701a      	strb	r2, [r3, #0]
  for (i = 0; i < length ; i++) {
 8001476:	697b      	ldr	r3, [r7, #20]
 8001478:	3301      	adds	r3, #1
 800147a:	617b      	str	r3, [r7, #20]
 800147c:	e7ef      	b.n	800145e <_Z9readByteshhhPh+0xaa>
  return response == BCM2835_I2C_REASON_OK;
 800147e:	7afb      	ldrb	r3, [r7, #11]
 8001480:	2b01      	cmp	r3, #1
 8001482:	bf0c      	ite	eq
 8001484:	2301      	moveq	r3, #1
 8001486:	2300      	movne	r3, #0
 8001488:	b2db      	uxtb	r3, r3
 800148a:	b25b      	sxtb	r3, r3
 800148c:	46ad      	mov	sp, r5
}
 800148e:	4618      	mov	r0, r3
 8001490:	3718      	adds	r7, #24
 8001492:	46bd      	mov	sp, r7
 8001494:	bdb0      	pop	{r4, r5, r7, pc}
 8001496:	bf00      	nop
 8001498:	20000208 	.word	0x20000208
 800149c:	20000388 	.word	0x20000388

080014a0 <_Z8writeBithhhh>:
 * @param regAddr Register regAddr to write to
 * @param bitNum Bit position to write (0-7)
 * @param value New bit value to write
 * @return Status of operation (true = success)
 */
bool writeBit(uint8_t devAddr, uint8_t regAddr, uint8_t bitNum, uint8_t data) {
 80014a0:	b590      	push	{r4, r7, lr}
 80014a2:	b089      	sub	sp, #36	; 0x24
 80014a4:	af04      	add	r7, sp, #16
 80014a6:	4604      	mov	r4, r0
 80014a8:	4608      	mov	r0, r1
 80014aa:	4611      	mov	r1, r2
 80014ac:	461a      	mov	r2, r3
 80014ae:	4623      	mov	r3, r4
 80014b0:	71fb      	strb	r3, [r7, #7]
 80014b2:	4603      	mov	r3, r0
 80014b4:	71bb      	strb	r3, [r7, #6]
 80014b6:	460b      	mov	r3, r1
 80014b8:	717b      	strb	r3, [r7, #5]
 80014ba:	4613      	mov	r3, r2
 80014bc:	713b      	strb	r3, [r7, #4]

  //first reading registery value
  sendBuf[0] = regAddr;
 80014be:	4a34      	ldr	r2, [pc, #208]	; (8001590 <_Z8writeBithhhh+0xf0>)
 80014c0:	79bb      	ldrb	r3, [r7, #6]
 80014c2:	7013      	strb	r3, [r2, #0]
  uint8_t buffer;
  while(HAL_I2C_Mem_Read(&hi2c1,devAddr,regAddr,I2C_MEMADD_SIZE_8BIT,&buffer,1,I2CDLY) != HAL_OK){
 80014c4:	79fb      	ldrb	r3, [r7, #7]
 80014c6:	b299      	uxth	r1, r3
 80014c8:	79bb      	ldrb	r3, [r7, #6]
 80014ca:	b29a      	uxth	r2, r3
 80014cc:	2301      	movs	r3, #1
 80014ce:	9302      	str	r3, [sp, #8]
 80014d0:	2301      	movs	r3, #1
 80014d2:	9301      	str	r3, [sp, #4]
 80014d4:	f107 030e 	add.w	r3, r7, #14
 80014d8:	9300      	str	r3, [sp, #0]
 80014da:	2301      	movs	r3, #1
 80014dc:	482d      	ldr	r0, [pc, #180]	; (8001594 <_Z8writeBithhhh+0xf4>)
 80014de:	f003 f9e5 	bl	80048ac <HAL_I2C_Mem_Read>
 80014e2:	4603      	mov	r3, r0
 80014e4:	2b00      	cmp	r3, #0
 80014e6:	bf14      	ite	ne
 80014e8:	2301      	movne	r3, #1
 80014ea:	2300      	moveq	r3, #0
 80014ec:	b2db      	uxtb	r3, r3
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	d002      	beq.n	80014f8 <_Z8writeBithhhh+0x58>
    MX_I2C1_Init();
 80014f2:	f001 fafd 	bl	8002af0 <MX_I2C1_Init>
  while(HAL_I2C_Mem_Read(&hi2c1,devAddr,regAddr,I2C_MEMADD_SIZE_8BIT,&buffer,1,I2CDLY) != HAL_OK){
 80014f6:	e7e5      	b.n	80014c4 <_Z8writeBithhhh+0x24>
  }
  uint8_t response = BCM2835_I2C_REASON_OK;
 80014f8:	2301      	movs	r3, #1
 80014fa:	73fb      	strb	r3, [r7, #15]
  if ( response == BCM2835_I2C_REASON_OK ) {
 80014fc:	7bfb      	ldrb	r3, [r7, #15]
 80014fe:	2b01      	cmp	r3, #1
 8001500:	d13b      	bne.n	800157a <_Z8writeBithhhh+0xda>
    uint8_t b = buffer ;
 8001502:	7bbb      	ldrb	r3, [r7, #14]
 8001504:	737b      	strb	r3, [r7, #13]
    b = (data != 0) ? (b | (1 << bitNum)) : (b & ~(1 << bitNum));
 8001506:	793b      	ldrb	r3, [r7, #4]
 8001508:	2b00      	cmp	r3, #0
 800150a:	d00a      	beq.n	8001522 <_Z8writeBithhhh+0x82>
 800150c:	797b      	ldrb	r3, [r7, #5]
 800150e:	2201      	movs	r2, #1
 8001510:	fa02 f303 	lsl.w	r3, r2, r3
 8001514:	b25a      	sxtb	r2, r3
 8001516:	7b7b      	ldrb	r3, [r7, #13]
 8001518:	b25b      	sxtb	r3, r3
 800151a:	4313      	orrs	r3, r2
 800151c:	b25b      	sxtb	r3, r3
 800151e:	b2db      	uxtb	r3, r3
 8001520:	e00b      	b.n	800153a <_Z8writeBithhhh+0x9a>
 8001522:	797b      	ldrb	r3, [r7, #5]
 8001524:	2201      	movs	r2, #1
 8001526:	fa02 f303 	lsl.w	r3, r2, r3
 800152a:	b25b      	sxtb	r3, r3
 800152c:	43db      	mvns	r3, r3
 800152e:	b25a      	sxtb	r2, r3
 8001530:	7b7b      	ldrb	r3, [r7, #13]
 8001532:	b25b      	sxtb	r3, r3
 8001534:	4013      	ands	r3, r2
 8001536:	b25b      	sxtb	r3, r3
 8001538:	b2db      	uxtb	r3, r3
 800153a:	737b      	strb	r3, [r7, #13]
    sendBuf[1] = b ;
 800153c:	7b7a      	ldrb	r2, [r7, #13]
 800153e:	4b14      	ldr	r3, [pc, #80]	; (8001590 <_Z8writeBithhhh+0xf0>)
 8001540:	705a      	strb	r2, [r3, #1]
    while(HAL_I2C_Mem_Write(&hi2c1,devAddr,regAddr, I2C_MEMADD_SIZE_8BIT, (uint8_t*)&b, 1,I2CDLY) != HAL_OK){
 8001542:	79fb      	ldrb	r3, [r7, #7]
 8001544:	b299      	uxth	r1, r3
 8001546:	79bb      	ldrb	r3, [r7, #6]
 8001548:	b29a      	uxth	r2, r3
 800154a:	2301      	movs	r3, #1
 800154c:	9302      	str	r3, [sp, #8]
 800154e:	2301      	movs	r3, #1
 8001550:	9301      	str	r3, [sp, #4]
 8001552:	f107 030d 	add.w	r3, r7, #13
 8001556:	9300      	str	r3, [sp, #0]
 8001558:	2301      	movs	r3, #1
 800155a:	480e      	ldr	r0, [pc, #56]	; (8001594 <_Z8writeBithhhh+0xf4>)
 800155c:	f003 f8ac 	bl	80046b8 <HAL_I2C_Mem_Write>
 8001560:	4603      	mov	r3, r0
 8001562:	2b00      	cmp	r3, #0
 8001564:	bf14      	ite	ne
 8001566:	2301      	movne	r3, #1
 8001568:	2300      	moveq	r3, #0
 800156a:	b2db      	uxtb	r3, r3
 800156c:	2b00      	cmp	r3, #0
 800156e:	d002      	beq.n	8001576 <_Z8writeBithhhh+0xd6>
    	MX_I2C1_Init();
 8001570:	f001 fabe 	bl	8002af0 <MX_I2C1_Init>
    while(HAL_I2C_Mem_Write(&hi2c1,devAddr,regAddr, I2C_MEMADD_SIZE_8BIT, (uint8_t*)&b, 1,I2CDLY) != HAL_OK){
 8001574:	e7e5      	b.n	8001542 <_Z8writeBithhhh+0xa2>
    }
    response = BCM2835_I2C_REASON_OK;
 8001576:	2301      	movs	r3, #1
 8001578:	73fb      	strb	r3, [r7, #15]
  }
  return response == BCM2835_I2C_REASON_OK;
 800157a:	7bfb      	ldrb	r3, [r7, #15]
 800157c:	2b01      	cmp	r3, #1
 800157e:	bf0c      	ite	eq
 8001580:	2301      	moveq	r3, #1
 8001582:	2300      	movne	r3, #0
 8001584:	b2db      	uxtb	r3, r3
}
 8001586:	4618      	mov	r0, r3
 8001588:	3714      	adds	r7, #20
 800158a:	46bd      	mov	sp, r7
 800158c:	bd90      	pop	{r4, r7, pc}
 800158e:	bf00      	nop
 8001590:	20000208 	.word	0x20000208
 8001594:	20000388 	.word	0x20000388

08001598 <_Z9writeBitshhhhh>:
 * @param bitStart First bit position to write (0-7)
 * @param length Number of bits to write (not more than 8)
 * @param data Right-aligned value to write
 * @return Status of operation (true = success)
 */
bool writeBits(uint8_t devAddr, uint8_t regAddr, uint8_t bitStart, uint8_t length, uint8_t data) {
 8001598:	b590      	push	{r4, r7, lr}
 800159a:	b089      	sub	sp, #36	; 0x24
 800159c:	af04      	add	r7, sp, #16
 800159e:	4604      	mov	r4, r0
 80015a0:	4608      	mov	r0, r1
 80015a2:	4611      	mov	r1, r2
 80015a4:	461a      	mov	r2, r3
 80015a6:	4623      	mov	r3, r4
 80015a8:	71fb      	strb	r3, [r7, #7]
 80015aa:	4603      	mov	r3, r0
 80015ac:	71bb      	strb	r3, [r7, #6]
 80015ae:	460b      	mov	r3, r1
 80015b0:	717b      	strb	r3, [r7, #5]
 80015b2:	4613      	mov	r3, r2
 80015b4:	713b      	strb	r3, [r7, #4]
  // 10101111 original value (sample)
  // 10100011 original & ~mask
  // 10101011 masked | value

  //first reading registery value
  sendBuf[0] = regAddr;
 80015b6:	4a3c      	ldr	r2, [pc, #240]	; (80016a8 <_Z9writeBitshhhhh+0x110>)
 80015b8:	79bb      	ldrb	r3, [r7, #6]
 80015ba:	7013      	strb	r3, [r2, #0]
  uint8_t buffer;
  while(HAL_I2C_Mem_Read(&hi2c1,devAddr,regAddr,I2C_MEMADD_SIZE_8BIT,&buffer,1,I2CDLY) != HAL_OK){
 80015bc:	79fb      	ldrb	r3, [r7, #7]
 80015be:	b299      	uxth	r1, r3
 80015c0:	79bb      	ldrb	r3, [r7, #6]
 80015c2:	b29a      	uxth	r2, r3
 80015c4:	2301      	movs	r3, #1
 80015c6:	9302      	str	r3, [sp, #8]
 80015c8:	2301      	movs	r3, #1
 80015ca:	9301      	str	r3, [sp, #4]
 80015cc:	f107 030d 	add.w	r3, r7, #13
 80015d0:	9300      	str	r3, [sp, #0]
 80015d2:	2301      	movs	r3, #1
 80015d4:	4835      	ldr	r0, [pc, #212]	; (80016ac <_Z9writeBitshhhhh+0x114>)
 80015d6:	f003 f969 	bl	80048ac <HAL_I2C_Mem_Read>
 80015da:	4603      	mov	r3, r0
 80015dc:	2b00      	cmp	r3, #0
 80015de:	bf14      	ite	ne
 80015e0:	2301      	movne	r3, #1
 80015e2:	2300      	moveq	r3, #0
 80015e4:	b2db      	uxtb	r3, r3
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d002      	beq.n	80015f0 <_Z9writeBitshhhhh+0x58>
    MX_I2C1_Init();
 80015ea:	f001 fa81 	bl	8002af0 <MX_I2C1_Init>
  while(HAL_I2C_Mem_Read(&hi2c1,devAddr,regAddr,I2C_MEMADD_SIZE_8BIT,&buffer,1,I2CDLY) != HAL_OK){
 80015ee:	e7e5      	b.n	80015bc <_Z9writeBitshhhhh+0x24>
  }
  uint8_t response = BCM2835_I2C_REASON_OK;
 80015f0:	2301      	movs	r3, #1
 80015f2:	73fb      	strb	r3, [r7, #15]
  if ( response == BCM2835_I2C_REASON_OK ) {
 80015f4:	7bfb      	ldrb	r3, [r7, #15]
 80015f6:	2b01      	cmp	r3, #1
 80015f8:	d14c      	bne.n	8001694 <_Z9writeBitshhhhh+0xfc>
    uint8_t b = buffer;
 80015fa:	7b7b      	ldrb	r3, [r7, #13]
 80015fc:	733b      	strb	r3, [r7, #12]
    uint8_t mask = ((1 << length) - 1) << (bitStart - length + 1);
 80015fe:	793b      	ldrb	r3, [r7, #4]
 8001600:	2201      	movs	r2, #1
 8001602:	fa02 f303 	lsl.w	r3, r2, r3
 8001606:	1e5a      	subs	r2, r3, #1
 8001608:	7979      	ldrb	r1, [r7, #5]
 800160a:	793b      	ldrb	r3, [r7, #4]
 800160c:	1acb      	subs	r3, r1, r3
 800160e:	3301      	adds	r3, #1
 8001610:	fa02 f303 	lsl.w	r3, r2, r3
 8001614:	73bb      	strb	r3, [r7, #14]
    data <<= (bitStart - length + 1); // shift data into correct position
 8001616:	f897 2020 	ldrb.w	r2, [r7, #32]
 800161a:	7979      	ldrb	r1, [r7, #5]
 800161c:	793b      	ldrb	r3, [r7, #4]
 800161e:	1acb      	subs	r3, r1, r3
 8001620:	3301      	adds	r3, #1
 8001622:	fa02 f303 	lsl.w	r3, r2, r3
 8001626:	f887 3020 	strb.w	r3, [r7, #32]
    data &= mask; // zero all non-important bits in data
 800162a:	f897 2020 	ldrb.w	r2, [r7, #32]
 800162e:	7bbb      	ldrb	r3, [r7, #14]
 8001630:	4013      	ands	r3, r2
 8001632:	f887 3020 	strb.w	r3, [r7, #32]
    b &= ~(mask); // zero all important bits in existing byte
 8001636:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800163a:	43db      	mvns	r3, r3
 800163c:	b25a      	sxtb	r2, r3
 800163e:	7b3b      	ldrb	r3, [r7, #12]
 8001640:	b25b      	sxtb	r3, r3
 8001642:	4013      	ands	r3, r2
 8001644:	b25b      	sxtb	r3, r3
 8001646:	b2db      	uxtb	r3, r3
 8001648:	733b      	strb	r3, [r7, #12]
    b |= data; // combine data with existing byte
 800164a:	7b3a      	ldrb	r2, [r7, #12]
 800164c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001650:	4313      	orrs	r3, r2
 8001652:	b2db      	uxtb	r3, r3
 8001654:	733b      	strb	r3, [r7, #12]
    sendBuf[1] = b ;
 8001656:	7b3a      	ldrb	r2, [r7, #12]
 8001658:	4b13      	ldr	r3, [pc, #76]	; (80016a8 <_Z9writeBitshhhhh+0x110>)
 800165a:	705a      	strb	r2, [r3, #1]
    while(HAL_I2C_Mem_Write(&hi2c1,devAddr,regAddr, I2C_MEMADD_SIZE_8BIT, (uint8_t*)&b, 1,I2CDLY) != HAL_OK){
 800165c:	79fb      	ldrb	r3, [r7, #7]
 800165e:	b299      	uxth	r1, r3
 8001660:	79bb      	ldrb	r3, [r7, #6]
 8001662:	b29a      	uxth	r2, r3
 8001664:	2301      	movs	r3, #1
 8001666:	9302      	str	r3, [sp, #8]
 8001668:	2301      	movs	r3, #1
 800166a:	9301      	str	r3, [sp, #4]
 800166c:	f107 030c 	add.w	r3, r7, #12
 8001670:	9300      	str	r3, [sp, #0]
 8001672:	2301      	movs	r3, #1
 8001674:	480d      	ldr	r0, [pc, #52]	; (80016ac <_Z9writeBitshhhhh+0x114>)
 8001676:	f003 f81f 	bl	80046b8 <HAL_I2C_Mem_Write>
 800167a:	4603      	mov	r3, r0
 800167c:	2b00      	cmp	r3, #0
 800167e:	bf14      	ite	ne
 8001680:	2301      	movne	r3, #1
 8001682:	2300      	moveq	r3, #0
 8001684:	b2db      	uxtb	r3, r3
 8001686:	2b00      	cmp	r3, #0
 8001688:	d002      	beq.n	8001690 <_Z9writeBitshhhhh+0xf8>
       MX_I2C1_Init();
 800168a:	f001 fa31 	bl	8002af0 <MX_I2C1_Init>
    while(HAL_I2C_Mem_Write(&hi2c1,devAddr,regAddr, I2C_MEMADD_SIZE_8BIT, (uint8_t*)&b, 1,I2CDLY) != HAL_OK){
 800168e:	e7e5      	b.n	800165c <_Z9writeBitshhhhh+0xc4>
    }
    response = BCM2835_I2C_REASON_OK;
 8001690:	2301      	movs	r3, #1
 8001692:	73fb      	strb	r3, [r7, #15]
    }
  return response == BCM2835_I2C_REASON_OK;
 8001694:	7bfb      	ldrb	r3, [r7, #15]
 8001696:	2b01      	cmp	r3, #1
 8001698:	bf0c      	ite	eq
 800169a:	2301      	moveq	r3, #1
 800169c:	2300      	movne	r3, #0
 800169e:	b2db      	uxtb	r3, r3
}
 80016a0:	4618      	mov	r0, r3
 80016a2:	3714      	adds	r7, #20
 80016a4:	46bd      	mov	sp, r7
 80016a6:	bd90      	pop	{r4, r7, pc}
 80016a8:	20000208 	.word	0x20000208
 80016ac:	20000388 	.word	0x20000388

080016b0 <_Z9writeBytehhh>:
 * @param devAddr I2C slave device address
 * @param regAddr Register address to write to
 * @param data New byte value to write
 * @return Status of operation (true = success)
 */
bool writeByte(uint8_t devAddr, uint8_t regAddr, uint8_t data) {
 80016b0:	b580      	push	{r7, lr}
 80016b2:	b088      	sub	sp, #32
 80016b4:	af04      	add	r7, sp, #16
 80016b6:	4603      	mov	r3, r0
 80016b8:	71fb      	strb	r3, [r7, #7]
 80016ba:	460b      	mov	r3, r1
 80016bc:	71bb      	strb	r3, [r7, #6]
 80016be:	4613      	mov	r3, r2
 80016c0:	717b      	strb	r3, [r7, #5]

  sendBuf[0] = regAddr;
 80016c2:	4a15      	ldr	r2, [pc, #84]	; (8001718 <_Z9writeBytehhh+0x68>)
 80016c4:	79bb      	ldrb	r3, [r7, #6]
 80016c6:	7013      	strb	r3, [r2, #0]
  sendBuf[1] = data;
 80016c8:	797a      	ldrb	r2, [r7, #5]
 80016ca:	4b13      	ldr	r3, [pc, #76]	; (8001718 <_Z9writeBytehhh+0x68>)
 80016cc:	705a      	strb	r2, [r3, #1]
  while(HAL_I2C_Mem_Write(&hi2c1,devAddr,regAddr, I2C_MEMADD_SIZE_8BIT, (uint8_t*)&data, 1,I2CDLY) != HAL_OK){
 80016ce:	79fb      	ldrb	r3, [r7, #7]
 80016d0:	b299      	uxth	r1, r3
 80016d2:	79bb      	ldrb	r3, [r7, #6]
 80016d4:	b29a      	uxth	r2, r3
 80016d6:	2301      	movs	r3, #1
 80016d8:	9302      	str	r3, [sp, #8]
 80016da:	2301      	movs	r3, #1
 80016dc:	9301      	str	r3, [sp, #4]
 80016de:	1d7b      	adds	r3, r7, #5
 80016e0:	9300      	str	r3, [sp, #0]
 80016e2:	2301      	movs	r3, #1
 80016e4:	480d      	ldr	r0, [pc, #52]	; (800171c <_Z9writeBytehhh+0x6c>)
 80016e6:	f002 ffe7 	bl	80046b8 <HAL_I2C_Mem_Write>
 80016ea:	4603      	mov	r3, r0
 80016ec:	2b00      	cmp	r3, #0
 80016ee:	bf14      	ite	ne
 80016f0:	2301      	movne	r3, #1
 80016f2:	2300      	moveq	r3, #0
 80016f4:	b2db      	uxtb	r3, r3
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	d002      	beq.n	8001700 <_Z9writeBytehhh+0x50>
     MX_I2C1_Init();
 80016fa:	f001 f9f9 	bl	8002af0 <MX_I2C1_Init>
  while(HAL_I2C_Mem_Write(&hi2c1,devAddr,regAddr, I2C_MEMADD_SIZE_8BIT, (uint8_t*)&data, 1,I2CDLY) != HAL_OK){
 80016fe:	e7e6      	b.n	80016ce <_Z9writeBytehhh+0x1e>
  }
  uint8_t response = BCM2835_I2C_REASON_OK;
 8001700:	2301      	movs	r3, #1
 8001702:	73fb      	strb	r3, [r7, #15]
  return response == BCM2835_I2C_REASON_OK ;
 8001704:	7bfb      	ldrb	r3, [r7, #15]
 8001706:	2b01      	cmp	r3, #1
 8001708:	bf0c      	ite	eq
 800170a:	2301      	moveq	r3, #1
 800170c:	2300      	movne	r3, #0
 800170e:	b2db      	uxtb	r3, r3
}
 8001710:	4618      	mov	r0, r3
 8001712:	3710      	adds	r7, #16
 8001714:	46bd      	mov	sp, r7
 8001716:	bd80      	pop	{r7, pc}
 8001718:	20000208 	.word	0x20000208
 800171c:	20000388 	.word	0x20000388

08001720 <_Z10writeByteshhhPh>:
  }
  uint8_t response = BCM2835_I2C_REASON_OK;
  return response == BCM2835_I2C_REASON_OK ;
}

bool writeBytes(uint8_t devAddr, uint8_t regAddr, uint8_t length, uint8_t *data){
 8001720:	b580      	push	{r7, lr}
 8001722:	b088      	sub	sp, #32
 8001724:	af04      	add	r7, sp, #16
 8001726:	603b      	str	r3, [r7, #0]
 8001728:	4603      	mov	r3, r0
 800172a:	71fb      	strb	r3, [r7, #7]
 800172c:	460b      	mov	r3, r1
 800172e:	71bb      	strb	r3, [r7, #6]
 8001730:	4613      	mov	r3, r2
 8001732:	717b      	strb	r3, [r7, #5]
  uint8_t i;
  for (i = 0; i < length; i++) {
 8001734:	2300      	movs	r3, #0
 8001736:	73fb      	strb	r3, [r7, #15]
 8001738:	7bfa      	ldrb	r2, [r7, #15]
 800173a:	797b      	ldrb	r3, [r7, #5]
 800173c:	429a      	cmp	r2, r3
 800173e:	d20a      	bcs.n	8001756 <_Z10writeByteshhhPh+0x36>
    sendBuf[i] = data[i] ;
 8001740:	7bfb      	ldrb	r3, [r7, #15]
 8001742:	683a      	ldr	r2, [r7, #0]
 8001744:	441a      	add	r2, r3
 8001746:	7bfb      	ldrb	r3, [r7, #15]
 8001748:	7811      	ldrb	r1, [r2, #0]
 800174a:	4a16      	ldr	r2, [pc, #88]	; (80017a4 <_Z10writeByteshhhPh+0x84>)
 800174c:	54d1      	strb	r1, [r2, r3]
  for (i = 0; i < length; i++) {
 800174e:	7bfb      	ldrb	r3, [r7, #15]
 8001750:	3301      	adds	r3, #1
 8001752:	73fb      	strb	r3, [r7, #15]
 8001754:	e7f0      	b.n	8001738 <_Z10writeByteshhhPh+0x18>
  }
  while(HAL_I2C_Mem_Write(&hi2c1,devAddr,regAddr, I2C_MEMADD_SIZE_8BIT, (uint8_t*)sendBuf, length,I2CDLY) != HAL_OK){
 8001756:	79fb      	ldrb	r3, [r7, #7]
 8001758:	b299      	uxth	r1, r3
 800175a:	79bb      	ldrb	r3, [r7, #6]
 800175c:	b29a      	uxth	r2, r3
 800175e:	797b      	ldrb	r3, [r7, #5]
 8001760:	b29b      	uxth	r3, r3
 8001762:	2001      	movs	r0, #1
 8001764:	9002      	str	r0, [sp, #8]
 8001766:	9301      	str	r3, [sp, #4]
 8001768:	4b0e      	ldr	r3, [pc, #56]	; (80017a4 <_Z10writeByteshhhPh+0x84>)
 800176a:	9300      	str	r3, [sp, #0]
 800176c:	2301      	movs	r3, #1
 800176e:	480e      	ldr	r0, [pc, #56]	; (80017a8 <_Z10writeByteshhhPh+0x88>)
 8001770:	f002 ffa2 	bl	80046b8 <HAL_I2C_Mem_Write>
 8001774:	4603      	mov	r3, r0
 8001776:	2b00      	cmp	r3, #0
 8001778:	bf14      	ite	ne
 800177a:	2301      	movne	r3, #1
 800177c:	2300      	moveq	r3, #0
 800177e:	b2db      	uxtb	r3, r3
 8001780:	2b00      	cmp	r3, #0
 8001782:	d002      	beq.n	800178a <_Z10writeByteshhhPh+0x6a>
     MX_I2C1_Init();
 8001784:	f001 f9b4 	bl	8002af0 <MX_I2C1_Init>
  while(HAL_I2C_Mem_Write(&hi2c1,devAddr,regAddr, I2C_MEMADD_SIZE_8BIT, (uint8_t*)sendBuf, length,I2CDLY) != HAL_OK){
 8001788:	e7e5      	b.n	8001756 <_Z10writeByteshhhPh+0x36>
  }
  uint8_t response = BCM2835_I2C_REASON_OK;
 800178a:	2301      	movs	r3, #1
 800178c:	73bb      	strb	r3, [r7, #14]
  return response == BCM2835_I2C_REASON_OK ;
 800178e:	7bbb      	ldrb	r3, [r7, #14]
 8001790:	2b01      	cmp	r3, #1
 8001792:	bf0c      	ite	eq
 8001794:	2301      	moveq	r3, #1
 8001796:	2300      	movne	r3, #0
 8001798:	b2db      	uxtb	r3, r3
}
 800179a:	4618      	mov	r0, r3
 800179c:	3710      	adds	r7, #16
 800179e:	46bd      	mov	sp, r7
 80017a0:	bd80      	pop	{r7, pc}
 80017a2:	bf00      	nop
 80017a4:	20000208 	.word	0x20000208
 80017a8:	20000388 	.word	0x20000388

080017ac <_Z26MPU6050_readDMP_Quaterionsv>:
{

}

void MPU6050_readDMP_Quaterions()
{ 
 80017ac:	b580      	push	{r7, lr}
 80017ae:	af00      	add	r7, sp, #0
  HAL_NVIC_DisableIRQ(EXTI0_IRQn);
 80017b0:	2006      	movs	r0, #6
 80017b2:	f002 fc3a 	bl	800402a <HAL_NVIC_DisableIRQ>
  while (slowPPM1_powered == true)   //assumes that the PPM is running   if it is not running this might crash the programm
 80017b6:	4b6e      	ldr	r3, [pc, #440]	; (8001970 <_Z26MPU6050_readDMP_Quaterionsv+0x1c4>)
 80017b8:	781b      	ldrb	r3, [r3, #0]
 80017ba:	2b01      	cmp	r3, #1
 80017bc:	d100      	bne.n	80017c0 <_Z26MPU6050_readDMP_Quaterionsv+0x14>
 80017be:	e7fa      	b.n	80017b6 <_Z26MPU6050_readDMP_Quaterionsv+0xa>
  {
  }
  __HAL_TIM_DISABLE(&htim13);
 80017c0:	4b6c      	ldr	r3, [pc, #432]	; (8001974 <_Z26MPU6050_readDMP_Quaterionsv+0x1c8>)
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	6a1a      	ldr	r2, [r3, #32]
 80017c6:	f241 1311 	movw	r3, #4369	; 0x1111
 80017ca:	4013      	ands	r3, r2
 80017cc:	2b00      	cmp	r3, #0
 80017ce:	bf0c      	ite	eq
 80017d0:	2301      	moveq	r3, #1
 80017d2:	2300      	movne	r3, #0
 80017d4:	b2db      	uxtb	r3, r3
 80017d6:	2b00      	cmp	r3, #0
 80017d8:	d014      	beq.n	8001804 <_Z26MPU6050_readDMP_Quaterionsv+0x58>
 80017da:	4b66      	ldr	r3, [pc, #408]	; (8001974 <_Z26MPU6050_readDMP_Quaterionsv+0x1c8>)
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	6a1a      	ldr	r2, [r3, #32]
 80017e0:	f240 4344 	movw	r3, #1092	; 0x444
 80017e4:	4013      	ands	r3, r2
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	bf0c      	ite	eq
 80017ea:	2301      	moveq	r3, #1
 80017ec:	2300      	movne	r3, #0
 80017ee:	b2db      	uxtb	r3, r3
 80017f0:	2b00      	cmp	r3, #0
 80017f2:	d007      	beq.n	8001804 <_Z26MPU6050_readDMP_Quaterionsv+0x58>
 80017f4:	4b5f      	ldr	r3, [pc, #380]	; (8001974 <_Z26MPU6050_readDMP_Quaterionsv+0x1c8>)
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	681a      	ldr	r2, [r3, #0]
 80017fa:	4b5e      	ldr	r3, [pc, #376]	; (8001974 <_Z26MPU6050_readDMP_Quaterionsv+0x1c8>)
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	f022 0201 	bic.w	r2, r2, #1
 8001802:	601a      	str	r2, [r3, #0]
  while (fastPPM_powered == true)   //assumes that the PPM is running   if it is not running this might crash the programm
 8001804:	4b5c      	ldr	r3, [pc, #368]	; (8001978 <_Z26MPU6050_readDMP_Quaterionsv+0x1cc>)
 8001806:	781b      	ldrb	r3, [r3, #0]
 8001808:	2b01      	cmp	r3, #1
 800180a:	d100      	bne.n	800180e <_Z26MPU6050_readDMP_Quaterionsv+0x62>
 800180c:	e7fa      	b.n	8001804 <_Z26MPU6050_readDMP_Quaterionsv+0x58>
  {
  }
  __HAL_TIM_DISABLE(&htim14);
 800180e:	4b5b      	ldr	r3, [pc, #364]	; (800197c <_Z26MPU6050_readDMP_Quaterionsv+0x1d0>)
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	6a1a      	ldr	r2, [r3, #32]
 8001814:	f241 1311 	movw	r3, #4369	; 0x1111
 8001818:	4013      	ands	r3, r2
 800181a:	2b00      	cmp	r3, #0
 800181c:	bf0c      	ite	eq
 800181e:	2301      	moveq	r3, #1
 8001820:	2300      	movne	r3, #0
 8001822:	b2db      	uxtb	r3, r3
 8001824:	2b00      	cmp	r3, #0
 8001826:	d014      	beq.n	8001852 <_Z26MPU6050_readDMP_Quaterionsv+0xa6>
 8001828:	4b54      	ldr	r3, [pc, #336]	; (800197c <_Z26MPU6050_readDMP_Quaterionsv+0x1d0>)
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	6a1a      	ldr	r2, [r3, #32]
 800182e:	f240 4344 	movw	r3, #1092	; 0x444
 8001832:	4013      	ands	r3, r2
 8001834:	2b00      	cmp	r3, #0
 8001836:	bf0c      	ite	eq
 8001838:	2301      	moveq	r3, #1
 800183a:	2300      	movne	r3, #0
 800183c:	b2db      	uxtb	r3, r3
 800183e:	2b00      	cmp	r3, #0
 8001840:	d007      	beq.n	8001852 <_Z26MPU6050_readDMP_Quaterionsv+0xa6>
 8001842:	4b4e      	ldr	r3, [pc, #312]	; (800197c <_Z26MPU6050_readDMP_Quaterionsv+0x1d0>)
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	681a      	ldr	r2, [r3, #0]
 8001848:	4b4c      	ldr	r3, [pc, #304]	; (800197c <_Z26MPU6050_readDMP_Quaterionsv+0x1d0>)
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	f022 0201 	bic.w	r2, r2, #1
 8001850:	601a      	str	r2, [r3, #0]


  writeBit(MPU6050_Adresse, MPU6050_RA_USER_CTRL, MPU6050_USERCTRL_FIFO_RESET_BIT, true); //reset FIFO
 8001852:	2301      	movs	r3, #1
 8001854:	2202      	movs	r2, #2
 8001856:	216a      	movs	r1, #106	; 0x6a
 8001858:	20d0      	movs	r0, #208	; 0xd0
 800185a:	f7ff fe21 	bl	80014a0 <_Z8writeBithhhh>

  readBytes(MPU6050_Adresse, MPU6050_RA_FIFO_COUNTH, 2, MPU6050_RX_buf);  //get FIFO count
 800185e:	4b48      	ldr	r3, [pc, #288]	; (8001980 <_Z26MPU6050_readDMP_Quaterionsv+0x1d4>)
 8001860:	2202      	movs	r2, #2
 8001862:	2172      	movs	r1, #114	; 0x72
 8001864:	20d0      	movs	r0, #208	; 0xd0
 8001866:	f7ff fda5 	bl	80013b4 <_Z9readByteshhhPh>
  FIFOCounter = ((uint16_t)MPU6050_RX_buf[0] << 8) | MPU6050_RX_buf[1];
 800186a:	4b45      	ldr	r3, [pc, #276]	; (8001980 <_Z26MPU6050_readDMP_Quaterionsv+0x1d4>)
 800186c:	781b      	ldrb	r3, [r3, #0]
 800186e:	021b      	lsls	r3, r3, #8
 8001870:	b21a      	sxth	r2, r3
 8001872:	4b43      	ldr	r3, [pc, #268]	; (8001980 <_Z26MPU6050_readDMP_Quaterionsv+0x1d4>)
 8001874:	785b      	ldrb	r3, [r3, #1]
 8001876:	b21b      	sxth	r3, r3
 8001878:	4313      	orrs	r3, r2
 800187a:	b21b      	sxth	r3, r3
 800187c:	b29a      	uxth	r2, r3
 800187e:	4b41      	ldr	r3, [pc, #260]	; (8001984 <_Z26MPU6050_readDMP_Quaterionsv+0x1d8>)
 8001880:	801a      	strh	r2, [r3, #0]
  while (FIFOCounter < 16)
 8001882:	4b40      	ldr	r3, [pc, #256]	; (8001984 <_Z26MPU6050_readDMP_Quaterionsv+0x1d8>)
 8001884:	881b      	ldrh	r3, [r3, #0]
 8001886:	2b0f      	cmp	r3, #15
 8001888:	d812      	bhi.n	80018b0 <_Z26MPU6050_readDMP_Quaterionsv+0x104>
  {
    readBytes(MPU6050_Adresse, MPU6050_RA_FIFO_COUNTH, 2, MPU6050_RX_buf);  //get FIFO count
 800188a:	4b3d      	ldr	r3, [pc, #244]	; (8001980 <_Z26MPU6050_readDMP_Quaterionsv+0x1d4>)
 800188c:	2202      	movs	r2, #2
 800188e:	2172      	movs	r1, #114	; 0x72
 8001890:	20d0      	movs	r0, #208	; 0xd0
 8001892:	f7ff fd8f 	bl	80013b4 <_Z9readByteshhhPh>
    FIFOCounter = ((uint16_t)MPU6050_RX_buf[0] << 8) | MPU6050_RX_buf[1];
 8001896:	4b3a      	ldr	r3, [pc, #232]	; (8001980 <_Z26MPU6050_readDMP_Quaterionsv+0x1d4>)
 8001898:	781b      	ldrb	r3, [r3, #0]
 800189a:	021b      	lsls	r3, r3, #8
 800189c:	b21a      	sxth	r2, r3
 800189e:	4b38      	ldr	r3, [pc, #224]	; (8001980 <_Z26MPU6050_readDMP_Quaterionsv+0x1d4>)
 80018a0:	785b      	ldrb	r3, [r3, #1]
 80018a2:	b21b      	sxth	r3, r3
 80018a4:	4313      	orrs	r3, r2
 80018a6:	b21b      	sxth	r3, r3
 80018a8:	b29a      	uxth	r2, r3
 80018aa:	4b36      	ldr	r3, [pc, #216]	; (8001984 <_Z26MPU6050_readDMP_Quaterionsv+0x1d8>)
 80018ac:	801a      	strh	r2, [r3, #0]
  while (FIFOCounter < 16)
 80018ae:	e7e8      	b.n	8001882 <_Z26MPU6050_readDMP_Quaterionsv+0xd6>
  }

  
  
  readBytes(MPU6050_Adresse, MPU6050_RA_FIFO_R_W, 16, MPU6050_RX_buf);
 80018b0:	4b33      	ldr	r3, [pc, #204]	; (8001980 <_Z26MPU6050_readDMP_Quaterionsv+0x1d4>)
 80018b2:	2210      	movs	r2, #16
 80018b4:	2174      	movs	r1, #116	; 0x74
 80018b6:	20d0      	movs	r0, #208	; 0xd0
 80018b8:	f7ff fd7c 	bl	80013b4 <_Z9readByteshhhPh>

  Quaternions[0] = (((uint32_t)MPU6050_RX_buf[0] << 24) |  ((uint32_t)MPU6050_RX_buf[1] << 16) |  ((uint32_t)MPU6050_RX_buf[2] << 8) |  MPU6050_RX_buf[3]);
 80018bc:	4b30      	ldr	r3, [pc, #192]	; (8001980 <_Z26MPU6050_readDMP_Quaterionsv+0x1d4>)
 80018be:	781b      	ldrb	r3, [r3, #0]
 80018c0:	061a      	lsls	r2, r3, #24
 80018c2:	4b2f      	ldr	r3, [pc, #188]	; (8001980 <_Z26MPU6050_readDMP_Quaterionsv+0x1d4>)
 80018c4:	785b      	ldrb	r3, [r3, #1]
 80018c6:	041b      	lsls	r3, r3, #16
 80018c8:	431a      	orrs	r2, r3
 80018ca:	4b2d      	ldr	r3, [pc, #180]	; (8001980 <_Z26MPU6050_readDMP_Quaterionsv+0x1d4>)
 80018cc:	789b      	ldrb	r3, [r3, #2]
 80018ce:	021b      	lsls	r3, r3, #8
 80018d0:	4313      	orrs	r3, r2
 80018d2:	4a2b      	ldr	r2, [pc, #172]	; (8001980 <_Z26MPU6050_readDMP_Quaterionsv+0x1d4>)
 80018d4:	78d2      	ldrb	r2, [r2, #3]
 80018d6:	4313      	orrs	r3, r2
 80018d8:	461a      	mov	r2, r3
 80018da:	4b2b      	ldr	r3, [pc, #172]	; (8001988 <_Z26MPU6050_readDMP_Quaterionsv+0x1dc>)
 80018dc:	601a      	str	r2, [r3, #0]
  Quaternions[1] = (((uint32_t)MPU6050_RX_buf[4] << 24) |  ((uint32_t)MPU6050_RX_buf[5] << 16) |  ((uint32_t)MPU6050_RX_buf[6] << 8) |  MPU6050_RX_buf[7]);
 80018de:	4b28      	ldr	r3, [pc, #160]	; (8001980 <_Z26MPU6050_readDMP_Quaterionsv+0x1d4>)
 80018e0:	791b      	ldrb	r3, [r3, #4]
 80018e2:	061a      	lsls	r2, r3, #24
 80018e4:	4b26      	ldr	r3, [pc, #152]	; (8001980 <_Z26MPU6050_readDMP_Quaterionsv+0x1d4>)
 80018e6:	795b      	ldrb	r3, [r3, #5]
 80018e8:	041b      	lsls	r3, r3, #16
 80018ea:	431a      	orrs	r2, r3
 80018ec:	4b24      	ldr	r3, [pc, #144]	; (8001980 <_Z26MPU6050_readDMP_Quaterionsv+0x1d4>)
 80018ee:	799b      	ldrb	r3, [r3, #6]
 80018f0:	021b      	lsls	r3, r3, #8
 80018f2:	4313      	orrs	r3, r2
 80018f4:	4a22      	ldr	r2, [pc, #136]	; (8001980 <_Z26MPU6050_readDMP_Quaterionsv+0x1d4>)
 80018f6:	79d2      	ldrb	r2, [r2, #7]
 80018f8:	4313      	orrs	r3, r2
 80018fa:	461a      	mov	r2, r3
 80018fc:	4b22      	ldr	r3, [pc, #136]	; (8001988 <_Z26MPU6050_readDMP_Quaterionsv+0x1dc>)
 80018fe:	605a      	str	r2, [r3, #4]
  Quaternions[2] = (((uint32_t)MPU6050_RX_buf[8] << 24) |  ((uint32_t)MPU6050_RX_buf[9] << 16) |  ((uint32_t)MPU6050_RX_buf[10] << 8) | MPU6050_RX_buf[11]);
 8001900:	4b1f      	ldr	r3, [pc, #124]	; (8001980 <_Z26MPU6050_readDMP_Quaterionsv+0x1d4>)
 8001902:	7a1b      	ldrb	r3, [r3, #8]
 8001904:	061a      	lsls	r2, r3, #24
 8001906:	4b1e      	ldr	r3, [pc, #120]	; (8001980 <_Z26MPU6050_readDMP_Quaterionsv+0x1d4>)
 8001908:	7a5b      	ldrb	r3, [r3, #9]
 800190a:	041b      	lsls	r3, r3, #16
 800190c:	431a      	orrs	r2, r3
 800190e:	4b1c      	ldr	r3, [pc, #112]	; (8001980 <_Z26MPU6050_readDMP_Quaterionsv+0x1d4>)
 8001910:	7a9b      	ldrb	r3, [r3, #10]
 8001912:	021b      	lsls	r3, r3, #8
 8001914:	4313      	orrs	r3, r2
 8001916:	4a1a      	ldr	r2, [pc, #104]	; (8001980 <_Z26MPU6050_readDMP_Quaterionsv+0x1d4>)
 8001918:	7ad2      	ldrb	r2, [r2, #11]
 800191a:	4313      	orrs	r3, r2
 800191c:	461a      	mov	r2, r3
 800191e:	4b1a      	ldr	r3, [pc, #104]	; (8001988 <_Z26MPU6050_readDMP_Quaterionsv+0x1dc>)
 8001920:	609a      	str	r2, [r3, #8]
  Quaternions[3] = (((uint32_t)MPU6050_RX_buf[12] << 24) | ((uint32_t)MPU6050_RX_buf[13] << 16) | ((uint32_t)MPU6050_RX_buf[14] << 8) | MPU6050_RX_buf[15]);
 8001922:	4b17      	ldr	r3, [pc, #92]	; (8001980 <_Z26MPU6050_readDMP_Quaterionsv+0x1d4>)
 8001924:	7b1b      	ldrb	r3, [r3, #12]
 8001926:	061a      	lsls	r2, r3, #24
 8001928:	4b15      	ldr	r3, [pc, #84]	; (8001980 <_Z26MPU6050_readDMP_Quaterionsv+0x1d4>)
 800192a:	7b5b      	ldrb	r3, [r3, #13]
 800192c:	041b      	lsls	r3, r3, #16
 800192e:	431a      	orrs	r2, r3
 8001930:	4b13      	ldr	r3, [pc, #76]	; (8001980 <_Z26MPU6050_readDMP_Quaterionsv+0x1d4>)
 8001932:	7b9b      	ldrb	r3, [r3, #14]
 8001934:	021b      	lsls	r3, r3, #8
 8001936:	4313      	orrs	r3, r2
 8001938:	4a11      	ldr	r2, [pc, #68]	; (8001980 <_Z26MPU6050_readDMP_Quaterionsv+0x1d4>)
 800193a:	7bd2      	ldrb	r2, [r2, #15]
 800193c:	4313      	orrs	r3, r2
 800193e:	461a      	mov	r2, r3
 8001940:	4b11      	ldr	r3, [pc, #68]	; (8001988 <_Z26MPU6050_readDMP_Quaterionsv+0x1dc>)
 8001942:	60da      	str	r2, [r3, #12]


  __HAL_TIM_ENABLE(&htim13);
 8001944:	4b0b      	ldr	r3, [pc, #44]	; (8001974 <_Z26MPU6050_readDMP_Quaterionsv+0x1c8>)
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	681a      	ldr	r2, [r3, #0]
 800194a:	4b0a      	ldr	r3, [pc, #40]	; (8001974 <_Z26MPU6050_readDMP_Quaterionsv+0x1c8>)
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	f042 0201 	orr.w	r2, r2, #1
 8001952:	601a      	str	r2, [r3, #0]
  __HAL_TIM_ENABLE(&htim14);
 8001954:	4b09      	ldr	r3, [pc, #36]	; (800197c <_Z26MPU6050_readDMP_Quaterionsv+0x1d0>)
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	681a      	ldr	r2, [r3, #0]
 800195a:	4b08      	ldr	r3, [pc, #32]	; (800197c <_Z26MPU6050_readDMP_Quaterionsv+0x1d0>)
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	f042 0201 	orr.w	r2, r2, #1
 8001962:	601a      	str	r2, [r3, #0]
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8001964:	2006      	movs	r0, #6
 8001966:	f002 fb52 	bl	800400e <HAL_NVIC_EnableIRQ>
  // }
  //   Quaternions[0] = (((uint32_t)MPU6050_RX_buf[0] << 24) |  ((uint32_t)MPU6050_RX_buf[1] << 16) |  ((uint32_t)MPU6050_RX_buf[2] << 8) |  MPU6050_RX_buf[3]);
  //   Quaternions[1] = (((uint32_t)MPU6050_RX_buf[4] << 24) |  ((uint32_t)MPU6050_RX_buf[5] << 16) |  ((uint32_t)MPU6050_RX_buf[6] << 8) |  MPU6050_RX_buf[7]);
  //   Quaternions[2] = (((uint32_t)MPU6050_RX_buf[8] << 24) |  ((uint32_t)MPU6050_RX_buf[9] << 16) |  ((uint32_t)MPU6050_RX_buf[10] << 8) | MPU6050_RX_buf[11]);
  //   Quaternions[3] = (((uint32_t)MPU6050_RX_buf[12] << 24) | ((uint32_t)MPU6050_RX_buf[13] << 16) | ((uint32_t)MPU6050_RX_buf[14] << 8) | MPU6050_RX_buf[15]);
}
 800196a:	bf00      	nop
 800196c:	bd80      	pop	{r7, pc}
 800196e:	bf00      	nop
 8001970:	200004ba 	.word	0x200004ba
 8001974:	20000424 	.word	0x20000424
 8001978:	200004b6 	.word	0x200004b6
 800197c:	2000046c 	.word	0x2000046c
 8001980:	20000308 	.word	0x20000308
 8001984:	20000328 	.word	0x20000328
 8001988:	20000318 	.word	0x20000318

0800198c <_ZN7MPU6050C1Ev>:


/** Default constructor, uses default I2C address.
 * @see MPU6050_DEFAULT_ADDRESS
 */
MPU6050::MPU6050() {
 800198c:	b480      	push	{r7}
 800198e:	b083      	sub	sp, #12
 8001990:	af00      	add	r7, sp, #0
 8001992:	6078      	str	r0, [r7, #4]
    devAddr = MPU6050_DEFAULT_ADDRESS;
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	22d0      	movs	r2, #208	; 0xd0
 8001998:	719a      	strb	r2, [r3, #6]
}
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	4618      	mov	r0, r3
 800199e:	370c      	adds	r7, #12
 80019a0:	46bd      	mov	sp, r7
 80019a2:	bc80      	pop	{r7}
 80019a4:	4770      	bx	lr

080019a6 <_ZN7MPU605010initializeEv>:
 * after start-up). This function also sets both the accelerometer and the gyroscope
 * to their most sensitive settings, namely +/- 2g and +/- 250 degrees/sec, and sets
 * the clock source to use the X Gyro for reference, which is slightly better than
 * the default internal clock source.
 */
void MPU6050::initialize() {
 80019a6:	b580      	push	{r7, lr}
 80019a8:	b082      	sub	sp, #8
 80019aa:	af00      	add	r7, sp, #0
 80019ac:	6078      	str	r0, [r7, #4]
    setClockSource(MPU6050_CLOCK_PLL_XGYRO);
 80019ae:	2101      	movs	r1, #1
 80019b0:	6878      	ldr	r0, [r7, #4]
 80019b2:	f000 f951 	bl	8001c58 <_ZN7MPU605014setClockSourceEh>
    setFullScaleGyroRange(MPU6050_GYRO_FS_250);
 80019b6:	2100      	movs	r1, #0
 80019b8:	6878      	ldr	r0, [r7, #4]
 80019ba:	f000 f843 	bl	8001a44 <_ZN7MPU605021setFullScaleGyroRangeEh>
    setFullScaleAccelRange(MPU6050_ACCEL_FS_2);
 80019be:	2100      	movs	r1, #0
 80019c0:	6878      	ldr	r0, [r7, #4]
 80019c2:	f000 f852 	bl	8001a6a <_ZN7MPU605022setFullScaleAccelRangeEh>
    setSleepEnabled(false); // thanks to Jack Elston for pointing this one out!
 80019c6:	2100      	movs	r1, #0
 80019c8:	6878      	ldr	r0, [r7, #4]
 80019ca:	f000 f934 	bl	8001c36 <_ZN7MPU605015setSleepEnabledEb>
}
 80019ce:	bf00      	nop
 80019d0:	3708      	adds	r7, #8
 80019d2:	46bd      	mov	sp, r7
 80019d4:	bd80      	pop	{r7, pc}

080019d6 <_ZN7MPU60507setRateEh>:
/** Set gyroscope sample rate divider.
 * @param rate New sample rate divider
 * @see getRate()
 * @see MPU6050_RA_SMPLRT_DIV
 */
void MPU6050::setRate(uint8_t rate) {
 80019d6:	b580      	push	{r7, lr}
 80019d8:	b082      	sub	sp, #8
 80019da:	af00      	add	r7, sp, #0
 80019dc:	6078      	str	r0, [r7, #4]
 80019de:	460b      	mov	r3, r1
 80019e0:	70fb      	strb	r3, [r7, #3]
    writeByte(devAddr, MPU6050_RA_SMPLRT_DIV, rate);
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	799b      	ldrb	r3, [r3, #6]
 80019e6:	78fa      	ldrb	r2, [r7, #3]
 80019e8:	2119      	movs	r1, #25
 80019ea:	4618      	mov	r0, r3
 80019ec:	f7ff fe60 	bl	80016b0 <_Z9writeBytehhh>
}
 80019f0:	bf00      	nop
 80019f2:	3708      	adds	r7, #8
 80019f4:	46bd      	mov	sp, r7
 80019f6:	bd80      	pop	{r7, pc}

080019f8 <_ZN7MPU605020setExternalFrameSyncEh>:
/** Set external FSYNC configuration.
 * @see getExternalFrameSync()
 * @see MPU6050_RA_CONFIG
 * @param sync New FSYNC configuration value
 */
void MPU6050::setExternalFrameSync(uint8_t sync) {
 80019f8:	b580      	push	{r7, lr}
 80019fa:	b084      	sub	sp, #16
 80019fc:	af02      	add	r7, sp, #8
 80019fe:	6078      	str	r0, [r7, #4]
 8001a00:	460b      	mov	r3, r1
 8001a02:	70fb      	strb	r3, [r7, #3]
    writeBits(devAddr, MPU6050_RA_CONFIG, MPU6050_CFG_EXT_SYNC_SET_BIT, MPU6050_CFG_EXT_SYNC_SET_LENGTH, sync);
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	7998      	ldrb	r0, [r3, #6]
 8001a08:	78fb      	ldrb	r3, [r7, #3]
 8001a0a:	9300      	str	r3, [sp, #0]
 8001a0c:	2303      	movs	r3, #3
 8001a0e:	2205      	movs	r2, #5
 8001a10:	211a      	movs	r1, #26
 8001a12:	f7ff fdc1 	bl	8001598 <_Z9writeBitshhhhh>
}
 8001a16:	bf00      	nop
 8001a18:	3708      	adds	r7, #8
 8001a1a:	46bd      	mov	sp, r7
 8001a1c:	bd80      	pop	{r7, pc}

08001a1e <_ZN7MPU605011setDLPFModeEh>:
 * @see MPU6050_DLPF_BW_256
 * @see MPU6050_RA_CONFIG
 * @see MPU6050_CFG_DLPF_CFG_BIT
 * @see MPU6050_CFG_DLPF_CFG_LENGTH
 */
void MPU6050::setDLPFMode(uint8_t mode) {
 8001a1e:	b580      	push	{r7, lr}
 8001a20:	b084      	sub	sp, #16
 8001a22:	af02      	add	r7, sp, #8
 8001a24:	6078      	str	r0, [r7, #4]
 8001a26:	460b      	mov	r3, r1
 8001a28:	70fb      	strb	r3, [r7, #3]
    writeBits(devAddr, MPU6050_RA_CONFIG, MPU6050_CFG_DLPF_CFG_BIT, MPU6050_CFG_DLPF_CFG_LENGTH, mode);
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	7998      	ldrb	r0, [r3, #6]
 8001a2e:	78fb      	ldrb	r3, [r7, #3]
 8001a30:	9300      	str	r3, [sp, #0]
 8001a32:	2303      	movs	r3, #3
 8001a34:	2202      	movs	r2, #2
 8001a36:	211a      	movs	r1, #26
 8001a38:	f7ff fdae 	bl	8001598 <_Z9writeBitshhhhh>
}
 8001a3c:	bf00      	nop
 8001a3e:	3708      	adds	r7, #8
 8001a40:	46bd      	mov	sp, r7
 8001a42:	bd80      	pop	{r7, pc}

08001a44 <_ZN7MPU605021setFullScaleGyroRangeEh>:
 * @see MPU6050_GYRO_FS_250
 * @see MPU6050_RA_GYRO_CONFIG
 * @see MPU6050_GCONFIG_FS_SEL_BIT
 * @see MPU6050_GCONFIG_FS_SEL_LENGTH
 */
void MPU6050::setFullScaleGyroRange(uint8_t range) {
 8001a44:	b580      	push	{r7, lr}
 8001a46:	b084      	sub	sp, #16
 8001a48:	af02      	add	r7, sp, #8
 8001a4a:	6078      	str	r0, [r7, #4]
 8001a4c:	460b      	mov	r3, r1
 8001a4e:	70fb      	strb	r3, [r7, #3]
    writeBits(devAddr, MPU6050_RA_GYRO_CONFIG, MPU6050_GCONFIG_FS_SEL_BIT, MPU6050_GCONFIG_FS_SEL_LENGTH, range);
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	7998      	ldrb	r0, [r3, #6]
 8001a54:	78fb      	ldrb	r3, [r7, #3]
 8001a56:	9300      	str	r3, [sp, #0]
 8001a58:	2302      	movs	r3, #2
 8001a5a:	2204      	movs	r2, #4
 8001a5c:	211b      	movs	r1, #27
 8001a5e:	f7ff fd9b 	bl	8001598 <_Z9writeBitshhhhh>
}
 8001a62:	bf00      	nop
 8001a64:	3708      	adds	r7, #8
 8001a66:	46bd      	mov	sp, r7
 8001a68:	bd80      	pop	{r7, pc}

08001a6a <_ZN7MPU605022setFullScaleAccelRangeEh>:
}
/** Set full-scale accelerometer range.
 * @param range New full-scale accelerometer range setting
 * @see getFullScaleAccelRange()
 */
void MPU6050::setFullScaleAccelRange(uint8_t range) {
 8001a6a:	b580      	push	{r7, lr}
 8001a6c:	b084      	sub	sp, #16
 8001a6e:	af02      	add	r7, sp, #8
 8001a70:	6078      	str	r0, [r7, #4]
 8001a72:	460b      	mov	r3, r1
 8001a74:	70fb      	strb	r3, [r7, #3]
    writeBits(devAddr, MPU6050_RA_ACCEL_CONFIG, MPU6050_ACONFIG_AFS_SEL_BIT, MPU6050_ACONFIG_AFS_SEL_LENGTH, range);
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	7998      	ldrb	r0, [r3, #6]
 8001a7a:	78fb      	ldrb	r3, [r7, #3]
 8001a7c:	9300      	str	r3, [sp, #0]
 8001a7e:	2302      	movs	r3, #2
 8001a80:	2204      	movs	r2, #4
 8001a82:	211c      	movs	r1, #28
 8001a84:	f7ff fd88 	bl	8001598 <_Z9writeBitshhhhh>
}
 8001a88:	bf00      	nop
 8001a8a:	3708      	adds	r7, #8
 8001a8c:	46bd      	mov	sp, r7
 8001a8e:	bd80      	pop	{r7, pc}

08001a90 <_ZN7MPU605027setMotionDetectionThresholdEh>:
/** Set motion detection event acceleration threshold.
 * @param threshold New motion detection acceleration threshold value (LSB = 2mg)
 * @see getMotionDetectionThreshold()
 * @see MPU6050_RA_MOT_THR
 */
void MPU6050::setMotionDetectionThreshold(uint8_t threshold) {
 8001a90:	b580      	push	{r7, lr}
 8001a92:	b082      	sub	sp, #8
 8001a94:	af00      	add	r7, sp, #0
 8001a96:	6078      	str	r0, [r7, #4]
 8001a98:	460b      	mov	r3, r1
 8001a9a:	70fb      	strb	r3, [r7, #3]
    writeByte(devAddr, MPU6050_RA_MOT_THR, threshold);
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	799b      	ldrb	r3, [r3, #6]
 8001aa0:	78fa      	ldrb	r2, [r7, #3]
 8001aa2:	211f      	movs	r1, #31
 8001aa4:	4618      	mov	r0, r3
 8001aa6:	f7ff fe03 	bl	80016b0 <_Z9writeBytehhh>
}
 8001aaa:	bf00      	nop
 8001aac:	3708      	adds	r7, #8
 8001aae:	46bd      	mov	sp, r7
 8001ab0:	bd80      	pop	{r7, pc}

08001ab2 <_ZN7MPU605026setMotionDetectionDurationEh>:
/** Set motion detection event duration threshold.
 * @param duration New motion detection duration threshold value (LSB = 1ms)
 * @see getMotionDetectionDuration()
 * @see MPU6050_RA_MOT_DUR
 */
void MPU6050::setMotionDetectionDuration(uint8_t duration) {
 8001ab2:	b580      	push	{r7, lr}
 8001ab4:	b082      	sub	sp, #8
 8001ab6:	af00      	add	r7, sp, #0
 8001ab8:	6078      	str	r0, [r7, #4]
 8001aba:	460b      	mov	r3, r1
 8001abc:	70fb      	strb	r3, [r7, #3]
    writeByte(devAddr, MPU6050_RA_MOT_DUR, duration);
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	799b      	ldrb	r3, [r3, #6]
 8001ac2:	78fa      	ldrb	r2, [r7, #3]
 8001ac4:	2120      	movs	r1, #32
 8001ac6:	4618      	mov	r0, r3
 8001ac8:	f7ff fdf2 	bl	80016b0 <_Z9writeBytehhh>
}
 8001acc:	bf00      	nop
 8001ace:	3708      	adds	r7, #8
 8001ad0:	46bd      	mov	sp, r7
 8001ad2:	bd80      	pop	{r7, pc}

08001ad4 <_ZN7MPU605031setZeroMotionDetectionThresholdEh>:
/** Set zero motion detection event acceleration threshold.
 * @param threshold New zero motion detection acceleration threshold value (LSB = 2mg)
 * @see getZeroMotionDetectionThreshold()
 * @see MPU6050_RA_ZRMOT_THR
 */
void MPU6050::setZeroMotionDetectionThreshold(uint8_t threshold) {
 8001ad4:	b580      	push	{r7, lr}
 8001ad6:	b082      	sub	sp, #8
 8001ad8:	af00      	add	r7, sp, #0
 8001ada:	6078      	str	r0, [r7, #4]
 8001adc:	460b      	mov	r3, r1
 8001ade:	70fb      	strb	r3, [r7, #3]
    writeByte(devAddr, MPU6050_RA_ZRMOT_THR, threshold);
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	799b      	ldrb	r3, [r3, #6]
 8001ae4:	78fa      	ldrb	r2, [r7, #3]
 8001ae6:	2121      	movs	r1, #33	; 0x21
 8001ae8:	4618      	mov	r0, r3
 8001aea:	f7ff fde1 	bl	80016b0 <_Z9writeBytehhh>
}
 8001aee:	bf00      	nop
 8001af0:	3708      	adds	r7, #8
 8001af2:	46bd      	mov	sp, r7
 8001af4:	bd80      	pop	{r7, pc}

08001af6 <_ZN7MPU605030setZeroMotionDetectionDurationEh>:
/** Set zero motion detection event duration threshold.
 * @param duration New zero motion detection duration threshold value (LSB = 1ms)
 * @see getZeroMotionDetectionDuration()
 * @see MPU6050_RA_ZRMOT_DUR
 */
void MPU6050::setZeroMotionDetectionDuration(uint8_t duration) {
 8001af6:	b580      	push	{r7, lr}
 8001af8:	b082      	sub	sp, #8
 8001afa:	af00      	add	r7, sp, #0
 8001afc:	6078      	str	r0, [r7, #4]
 8001afe:	460b      	mov	r3, r1
 8001b00:	70fb      	strb	r3, [r7, #3]
    writeByte(devAddr, MPU6050_RA_ZRMOT_DUR, duration);
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	799b      	ldrb	r3, [r3, #6]
 8001b06:	78fa      	ldrb	r2, [r7, #3]
 8001b08:	2122      	movs	r1, #34	; 0x22
 8001b0a:	4618      	mov	r0, r3
 8001b0c:	f7ff fdd0 	bl	80016b0 <_Z9writeBytehhh>
}
 8001b10:	bf00      	nop
 8001b12:	3708      	adds	r7, #8
 8001b14:	46bd      	mov	sp, r7
 8001b16:	bd80      	pop	{r7, pc}

08001b18 <_ZN7MPU605015setSlaveAddressEhh>:
 * @param num Slave number (0-3)
 * @param address New address for specified slave
 * @see getSlaveAddress()
 * @see MPU6050_RA_I2C_SLV0_ADDR
 */
void MPU6050::setSlaveAddress(uint8_t num, uint8_t address) {
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	b082      	sub	sp, #8
 8001b1c:	af00      	add	r7, sp, #0
 8001b1e:	6078      	str	r0, [r7, #4]
 8001b20:	460b      	mov	r3, r1
 8001b22:	70fb      	strb	r3, [r7, #3]
 8001b24:	4613      	mov	r3, r2
 8001b26:	70bb      	strb	r3, [r7, #2]
    if (num > 3) return;
 8001b28:	78fb      	ldrb	r3, [r7, #3]
 8001b2a:	2b03      	cmp	r3, #3
 8001b2c:	d80d      	bhi.n	8001b4a <_ZN7MPU605015setSlaveAddressEhh+0x32>
    writeByte(devAddr, MPU6050_RA_I2C_SLV0_ADDR + num*3, address);
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	7998      	ldrb	r0, [r3, #6]
 8001b32:	78fb      	ldrb	r3, [r7, #3]
 8001b34:	461a      	mov	r2, r3
 8001b36:	0052      	lsls	r2, r2, #1
 8001b38:	4413      	add	r3, r2
 8001b3a:	b2db      	uxtb	r3, r3
 8001b3c:	3325      	adds	r3, #37	; 0x25
 8001b3e:	b2db      	uxtb	r3, r3
 8001b40:	78ba      	ldrb	r2, [r7, #2]
 8001b42:	4619      	mov	r1, r3
 8001b44:	f7ff fdb4 	bl	80016b0 <_Z9writeBytehhh>
 8001b48:	e000      	b.n	8001b4c <_ZN7MPU605015setSlaveAddressEhh+0x34>
    if (num > 3) return;
 8001b4a:	bf00      	nop
}
 8001b4c:	3708      	adds	r7, #8
 8001b4e:	46bd      	mov	sp, r7
 8001b50:	bd80      	pop	{r7, pc}

08001b52 <_ZN7MPU605013setIntEnabledEh>:
 * @param enabled New interrupt enabled status
 * @see getIntFreefallEnabled()
 * @see MPU6050_RA_INT_ENABLE
 * @see MPU6050_INTERRUPT_FF_BIT
 **/
void MPU6050::setIntEnabled(uint8_t enabled) {
 8001b52:	b580      	push	{r7, lr}
 8001b54:	b082      	sub	sp, #8
 8001b56:	af00      	add	r7, sp, #0
 8001b58:	6078      	str	r0, [r7, #4]
 8001b5a:	460b      	mov	r3, r1
 8001b5c:	70fb      	strb	r3, [r7, #3]
    writeByte(devAddr, MPU6050_RA_INT_ENABLE, enabled);
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	799b      	ldrb	r3, [r3, #6]
 8001b62:	78fa      	ldrb	r2, [r7, #3]
 8001b64:	2138      	movs	r1, #56	; 0x38
 8001b66:	4618      	mov	r0, r3
 8001b68:	f7ff fda2 	bl	80016b0 <_Z9writeBytehhh>
}
 8001b6c:	bf00      	nop
 8001b6e:	3708      	adds	r7, #8
 8001b70:	46bd      	mov	sp, r7
 8001b72:	bd80      	pop	{r7, pc}

08001b74 <_ZN7MPU605012getIntStatusEv>:
 * for getting multiple INT statuses, since each single bit read clears
 * all of them because it has to read the whole byte.
 * @return Current interrupt status
 * @see MPU6050_RA_INT_STATUS
 */
uint8_t MPU6050::getIntStatus() {
 8001b74:	b580      	push	{r7, lr}
 8001b76:	b082      	sub	sp, #8
 8001b78:	af00      	add	r7, sp, #0
 8001b7a:	6078      	str	r0, [r7, #4]
    readByte(devAddr, MPU6050_RA_INT_STATUS, buffer);
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	7998      	ldrb	r0, [r3, #6]
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	3307      	adds	r3, #7
 8001b84:	461a      	mov	r2, r3
 8001b86:	213a      	movs	r1, #58	; 0x3a
 8001b88:	f7ff fbda 	bl	8001340 <_Z8readBytehhPh>
    return buffer[0];
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	79db      	ldrb	r3, [r3, #7]
}
 8001b90:	4618      	mov	r0, r3
 8001b92:	3708      	adds	r7, #8
 8001b94:	46bd      	mov	sp, r7
 8001b96:	bd80      	pop	{r7, pc}

08001b98 <_ZN7MPU605014setFIFOEnabledEb>:
 * @param enabled New FIFO enabled status
 * @see getFIFOEnabled()
 * @see MPU6050_RA_USER_CTRL
 * @see MPU6050_USERCTRL_FIFO_EN_BIT
 */
void MPU6050::setFIFOEnabled(bool enabled) {
 8001b98:	b580      	push	{r7, lr}
 8001b9a:	b082      	sub	sp, #8
 8001b9c:	af00      	add	r7, sp, #0
 8001b9e:	6078      	str	r0, [r7, #4]
 8001ba0:	460b      	mov	r3, r1
 8001ba2:	70fb      	strb	r3, [r7, #3]
    writeBit(devAddr, MPU6050_RA_USER_CTRL, MPU6050_USERCTRL_FIFO_EN_BIT, enabled);
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	7998      	ldrb	r0, [r3, #6]
 8001ba8:	78fb      	ldrb	r3, [r7, #3]
 8001baa:	2206      	movs	r2, #6
 8001bac:	216a      	movs	r1, #106	; 0x6a
 8001bae:	f7ff fc77 	bl	80014a0 <_Z8writeBithhhh>
}
 8001bb2:	bf00      	nop
 8001bb4:	3708      	adds	r7, #8
 8001bb6:	46bd      	mov	sp, r7
 8001bb8:	bd80      	pop	{r7, pc}

08001bba <_ZN7MPU605023setI2CMasterModeEnabledEb>:
 * @param enabled New I2C Master Mode enabled status
 * @see getI2CMasterModeEnabled()
 * @see MPU6050_RA_USER_CTRL
 * @see MPU6050_USERCTRL_I2C_MST_EN_BIT
 */
void MPU6050::setI2CMasterModeEnabled(bool enabled) {
 8001bba:	b580      	push	{r7, lr}
 8001bbc:	b082      	sub	sp, #8
 8001bbe:	af00      	add	r7, sp, #0
 8001bc0:	6078      	str	r0, [r7, #4]
 8001bc2:	460b      	mov	r3, r1
 8001bc4:	70fb      	strb	r3, [r7, #3]
    writeBit(devAddr, MPU6050_RA_USER_CTRL, MPU6050_USERCTRL_I2C_MST_EN_BIT, enabled);
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	7998      	ldrb	r0, [r3, #6]
 8001bca:	78fb      	ldrb	r3, [r7, #3]
 8001bcc:	2205      	movs	r2, #5
 8001bce:	216a      	movs	r1, #106	; 0x6a
 8001bd0:	f7ff fc66 	bl	80014a0 <_Z8writeBithhhh>
}
 8001bd4:	bf00      	nop
 8001bd6:	3708      	adds	r7, #8
 8001bd8:	46bd      	mov	sp, r7
 8001bda:	bd80      	pop	{r7, pc}

08001bdc <_ZN7MPU60509resetFIFOEv>:
 * This bit resets the FIFO buffer when set to 1 while FIFO_EN equals 0. This
 * bit automatically clears to 0 after the reset has been triggered.
 * @see MPU6050_RA_USER_CTRL
 * @see MPU6050_USERCTRL_FIFO_RESET_BIT
 */
void MPU6050::resetFIFO() {
 8001bdc:	b580      	push	{r7, lr}
 8001bde:	b082      	sub	sp, #8
 8001be0:	af00      	add	r7, sp, #0
 8001be2:	6078      	str	r0, [r7, #4]
    writeBit(devAddr, MPU6050_RA_USER_CTRL, MPU6050_USERCTRL_FIFO_RESET_BIT, true);
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	7998      	ldrb	r0, [r3, #6]
 8001be8:	2301      	movs	r3, #1
 8001bea:	2202      	movs	r2, #2
 8001bec:	216a      	movs	r1, #106	; 0x6a
 8001bee:	f7ff fc57 	bl	80014a0 <_Z8writeBithhhh>
}
 8001bf2:	bf00      	nop
 8001bf4:	3708      	adds	r7, #8
 8001bf6:	46bd      	mov	sp, r7
 8001bf8:	bd80      	pop	{r7, pc}

08001bfa <_ZN7MPU605014resetI2CMasterEv>:
 * This bit resets the I2C Master when set to 1 while I2C_MST_EN equals 0.
 * This bit automatically clears to 0 after the reset has been triggered.
 * @see MPU6050_RA_USER_CTRL
 * @see MPU6050_USERCTRL_I2C_MST_RESET_BIT
 */
void MPU6050::resetI2CMaster() {
 8001bfa:	b580      	push	{r7, lr}
 8001bfc:	b082      	sub	sp, #8
 8001bfe:	af00      	add	r7, sp, #0
 8001c00:	6078      	str	r0, [r7, #4]
    writeBit(devAddr, MPU6050_RA_USER_CTRL, MPU6050_USERCTRL_I2C_MST_RESET_BIT, true);
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	7998      	ldrb	r0, [r3, #6]
 8001c06:	2301      	movs	r3, #1
 8001c08:	2201      	movs	r2, #1
 8001c0a:	216a      	movs	r1, #106	; 0x6a
 8001c0c:	f7ff fc48 	bl	80014a0 <_Z8writeBithhhh>
}
 8001c10:	bf00      	nop
 8001c12:	3708      	adds	r7, #8
 8001c14:	46bd      	mov	sp, r7
 8001c16:	bd80      	pop	{r7, pc}

08001c18 <_ZN7MPU60505resetEv>:
/** Trigger a full device reset.
 * A small delay of ~50ms may be desirable after triggering a reset.
 * @see MPU6050_RA_PWR_MGMT_1
 * @see MPU6050_PWR1_DEVICE_RESET_BIT
 */
void MPU6050::reset() {
 8001c18:	b580      	push	{r7, lr}
 8001c1a:	b082      	sub	sp, #8
 8001c1c:	af00      	add	r7, sp, #0
 8001c1e:	6078      	str	r0, [r7, #4]
    writeBit(devAddr, MPU6050_RA_PWR_MGMT_1, MPU6050_PWR1_DEVICE_RESET_BIT, true);
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	7998      	ldrb	r0, [r3, #6]
 8001c24:	2301      	movs	r3, #1
 8001c26:	2207      	movs	r2, #7
 8001c28:	216b      	movs	r1, #107	; 0x6b
 8001c2a:	f7ff fc39 	bl	80014a0 <_Z8writeBithhhh>
}
 8001c2e:	bf00      	nop
 8001c30:	3708      	adds	r7, #8
 8001c32:	46bd      	mov	sp, r7
 8001c34:	bd80      	pop	{r7, pc}

08001c36 <_ZN7MPU605015setSleepEnabledEb>:
 * @param enabled New sleep mode enabled status
 * @see getSleepEnabled()
 * @see MPU6050_RA_PWR_MGMT_1
 * @see MPU6050_PWR1_SLEEP_BIT
 */
void MPU6050::setSleepEnabled(bool enabled) {
 8001c36:	b580      	push	{r7, lr}
 8001c38:	b082      	sub	sp, #8
 8001c3a:	af00      	add	r7, sp, #0
 8001c3c:	6078      	str	r0, [r7, #4]
 8001c3e:	460b      	mov	r3, r1
 8001c40:	70fb      	strb	r3, [r7, #3]
    writeBit(devAddr, MPU6050_RA_PWR_MGMT_1, MPU6050_PWR1_SLEEP_BIT, enabled);
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	7998      	ldrb	r0, [r3, #6]
 8001c46:	78fb      	ldrb	r3, [r7, #3]
 8001c48:	2206      	movs	r2, #6
 8001c4a:	216b      	movs	r1, #107	; 0x6b
 8001c4c:	f7ff fc28 	bl	80014a0 <_Z8writeBithhhh>
}
 8001c50:	bf00      	nop
 8001c52:	3708      	adds	r7, #8
 8001c54:	46bd      	mov	sp, r7
 8001c56:	bd80      	pop	{r7, pc}

08001c58 <_ZN7MPU605014setClockSourceEh>:
 * @see getClockSource()
 * @see MPU6050_RA_PWR_MGMT_1
 * @see MPU6050_PWR1_CLKSEL_BIT
 * @see MPU6050_PWR1_CLKSEL_LENGTH
 */
void MPU6050::setClockSource(uint8_t source) {
 8001c58:	b580      	push	{r7, lr}
 8001c5a:	b084      	sub	sp, #16
 8001c5c:	af02      	add	r7, sp, #8
 8001c5e:	6078      	str	r0, [r7, #4]
 8001c60:	460b      	mov	r3, r1
 8001c62:	70fb      	strb	r3, [r7, #3]
    writeBits(devAddr, MPU6050_RA_PWR_MGMT_1, MPU6050_PWR1_CLKSEL_BIT, MPU6050_PWR1_CLKSEL_LENGTH, source);
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	7998      	ldrb	r0, [r3, #6]
 8001c68:	78fb      	ldrb	r3, [r7, #3]
 8001c6a:	9300      	str	r3, [sp, #0]
 8001c6c:	2303      	movs	r3, #3
 8001c6e:	2202      	movs	r2, #2
 8001c70:	216b      	movs	r1, #107	; 0x6b
 8001c72:	f7ff fc91 	bl	8001598 <_Z9writeBitshhhhh>
}
 8001c76:	bf00      	nop
 8001c78:	3708      	adds	r7, #8
 8001c7a:	46bd      	mov	sp, r7
 8001c7c:	bd80      	pop	{r7, pc}

08001c7e <_ZN7MPU605012getFIFOCountEv>:
 * number is in turn the number of bytes that can be read from the FIFO buffer
 * and it is directly proportional to the number of samples available given the
 * set of sensor data bound to be stored in the FIFO (register 35 and 36).
 * @return Current FIFO buffer size
 */
uint16_t MPU6050::getFIFOCount() {
 8001c7e:	b580      	push	{r7, lr}
 8001c80:	b082      	sub	sp, #8
 8001c82:	af00      	add	r7, sp, #0
 8001c84:	6078      	str	r0, [r7, #4]
    readBytes(devAddr, MPU6050_RA_FIFO_COUNTH, 2, buffer);
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	7998      	ldrb	r0, [r3, #6]
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	3307      	adds	r3, #7
 8001c8e:	2202      	movs	r2, #2
 8001c90:	2172      	movs	r1, #114	; 0x72
 8001c92:	f7ff fb8f 	bl	80013b4 <_Z9readByteshhhPh>
    return (((uint16_t)buffer[0]) << 8) | buffer[1];
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	79db      	ldrb	r3, [r3, #7]
 8001c9a:	021b      	lsls	r3, r3, #8
 8001c9c:	b21a      	sxth	r2, r3
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	7a1b      	ldrb	r3, [r3, #8]
 8001ca2:	b21b      	sxth	r3, r3
 8001ca4:	4313      	orrs	r3, r2
 8001ca6:	b21b      	sxth	r3, r3
 8001ca8:	b29b      	uxth	r3, r3
}
 8001caa:	4618      	mov	r0, r3
 8001cac:	3708      	adds	r7, #8
 8001cae:	46bd      	mov	sp, r7
 8001cb0:	bd80      	pop	{r7, pc}

08001cb2 <_ZN7MPU605012getFIFOBytesEPhh>:
 */
uint8_t MPU6050::getFIFOByte() {
    readByte(devAddr, MPU6050_RA_FIFO_R_W, buffer);
    return buffer[0];
}
void MPU6050::getFIFOBytes(uint8_t *data, uint8_t length) {
 8001cb2:	b580      	push	{r7, lr}
 8001cb4:	b084      	sub	sp, #16
 8001cb6:	af00      	add	r7, sp, #0
 8001cb8:	60f8      	str	r0, [r7, #12]
 8001cba:	60b9      	str	r1, [r7, #8]
 8001cbc:	4613      	mov	r3, r2
 8001cbe:	71fb      	strb	r3, [r7, #7]
    if(length > 0){
 8001cc0:	79fb      	ldrb	r3, [r7, #7]
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d007      	beq.n	8001cd6 <_ZN7MPU605012getFIFOBytesEPhh+0x24>
        readBytes(devAddr, MPU6050_RA_FIFO_R_W, length, data);
 8001cc6:	68fb      	ldr	r3, [r7, #12]
 8001cc8:	7998      	ldrb	r0, [r3, #6]
 8001cca:	79fa      	ldrb	r2, [r7, #7]
 8001ccc:	68bb      	ldr	r3, [r7, #8]
 8001cce:	2174      	movs	r1, #116	; 0x74
 8001cd0:	f7ff fb70 	bl	80013b4 <_Z9readByteshhhPh>
    } else {
    	*data = 0;
    }
}
 8001cd4:	e002      	b.n	8001cdc <_ZN7MPU605012getFIFOBytesEPhh+0x2a>
    	*data = 0;
 8001cd6:	68bb      	ldr	r3, [r7, #8]
 8001cd8:	2200      	movs	r2, #0
 8001cda:	701a      	strb	r2, [r3, #0]
}
 8001cdc:	bf00      	nop
 8001cde:	3710      	adds	r7, #16
 8001ce0:	46bd      	mov	sp, r7
 8001ce2:	bd80      	pop	{r7, pc}

08001ce4 <_ZN7MPU605015setOTPBankValidEb>:

uint8_t MPU6050::getOTPBankValid() {
    readBit(devAddr, MPU6050_RA_XG_OFFS_TC, MPU6050_TC_OTP_BNK_VLD_BIT, buffer);
    return buffer[0];
}
void MPU6050::setOTPBankValid(bool enabled) {
 8001ce4:	b580      	push	{r7, lr}
 8001ce6:	b082      	sub	sp, #8
 8001ce8:	af00      	add	r7, sp, #0
 8001cea:	6078      	str	r0, [r7, #4]
 8001cec:	460b      	mov	r3, r1
 8001cee:	70fb      	strb	r3, [r7, #3]
    writeBit(devAddr, MPU6050_RA_XG_OFFS_TC, MPU6050_TC_OTP_BNK_VLD_BIT, enabled);
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	7998      	ldrb	r0, [r3, #6]
 8001cf4:	78fb      	ldrb	r3, [r7, #3]
 8001cf6:	2200      	movs	r2, #0
 8001cf8:	2100      	movs	r1, #0
 8001cfa:	f7ff fbd1 	bl	80014a0 <_Z8writeBithhhh>
}
 8001cfe:	bf00      	nop
 8001d00:	3708      	adds	r7, #8
 8001d02:	46bd      	mov	sp, r7
 8001d04:	bd80      	pop	{r7, pc}

08001d06 <_ZN7MPU605016getXGyroOffsetTCEv>:
int8_t MPU6050::getXGyroOffsetTC() {
 8001d06:	b580      	push	{r7, lr}
 8001d08:	b084      	sub	sp, #16
 8001d0a:	af02      	add	r7, sp, #8
 8001d0c:	6078      	str	r0, [r7, #4]
    readBits(devAddr, MPU6050_RA_XG_OFFS_TC, MPU6050_TC_OFFSET_BIT, MPU6050_TC_OFFSET_LENGTH, buffer);
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	7998      	ldrb	r0, [r3, #6]
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	3307      	adds	r3, #7
 8001d16:	9300      	str	r3, [sp, #0]
 8001d18:	2306      	movs	r3, #6
 8001d1a:	2206      	movs	r2, #6
 8001d1c:	2100      	movs	r1, #0
 8001d1e:	f7ff fab1 	bl	8001284 <_Z8readBitshhhhPh>
    return buffer[0];
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	79db      	ldrb	r3, [r3, #7]
 8001d26:	b25b      	sxtb	r3, r3
}
 8001d28:	4618      	mov	r0, r3
 8001d2a:	3708      	adds	r7, #8
 8001d2c:	46bd      	mov	sp, r7
 8001d2e:	bd80      	pop	{r7, pc}

08001d30 <_ZN7MPU605016setXGyroOffsetTCEa>:
void MPU6050::setXGyroOffsetTC(int8_t offset) {
 8001d30:	b580      	push	{r7, lr}
 8001d32:	b084      	sub	sp, #16
 8001d34:	af02      	add	r7, sp, #8
 8001d36:	6078      	str	r0, [r7, #4]
 8001d38:	460b      	mov	r3, r1
 8001d3a:	70fb      	strb	r3, [r7, #3]
    writeBits(devAddr, MPU6050_RA_XG_OFFS_TC, MPU6050_TC_OFFSET_BIT, MPU6050_TC_OFFSET_LENGTH, offset);
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	7998      	ldrb	r0, [r3, #6]
 8001d40:	78fb      	ldrb	r3, [r7, #3]
 8001d42:	9300      	str	r3, [sp, #0]
 8001d44:	2306      	movs	r3, #6
 8001d46:	2206      	movs	r2, #6
 8001d48:	2100      	movs	r1, #0
 8001d4a:	f7ff fc25 	bl	8001598 <_Z9writeBitshhhhh>
}
 8001d4e:	bf00      	nop
 8001d50:	3708      	adds	r7, #8
 8001d52:	46bd      	mov	sp, r7
 8001d54:	bd80      	pop	{r7, pc}

08001d56 <_ZN7MPU605016getYGyroOffsetTCEv>:

// YG_OFFS_TC register

int8_t MPU6050::getYGyroOffsetTC() {
 8001d56:	b580      	push	{r7, lr}
 8001d58:	b084      	sub	sp, #16
 8001d5a:	af02      	add	r7, sp, #8
 8001d5c:	6078      	str	r0, [r7, #4]
    readBits(devAddr, MPU6050_RA_YG_OFFS_TC, MPU6050_TC_OFFSET_BIT, MPU6050_TC_OFFSET_LENGTH, buffer);
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	7998      	ldrb	r0, [r3, #6]
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	3307      	adds	r3, #7
 8001d66:	9300      	str	r3, [sp, #0]
 8001d68:	2306      	movs	r3, #6
 8001d6a:	2206      	movs	r2, #6
 8001d6c:	2101      	movs	r1, #1
 8001d6e:	f7ff fa89 	bl	8001284 <_Z8readBitshhhhPh>
    return buffer[0];
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	79db      	ldrb	r3, [r3, #7]
 8001d76:	b25b      	sxtb	r3, r3
}
 8001d78:	4618      	mov	r0, r3
 8001d7a:	3708      	adds	r7, #8
 8001d7c:	46bd      	mov	sp, r7
 8001d7e:	bd80      	pop	{r7, pc}

08001d80 <_ZN7MPU605016setYGyroOffsetTCEa>:
void MPU6050::setYGyroOffsetTC(int8_t offset) {
 8001d80:	b580      	push	{r7, lr}
 8001d82:	b084      	sub	sp, #16
 8001d84:	af02      	add	r7, sp, #8
 8001d86:	6078      	str	r0, [r7, #4]
 8001d88:	460b      	mov	r3, r1
 8001d8a:	70fb      	strb	r3, [r7, #3]
    writeBits(devAddr, MPU6050_RA_YG_OFFS_TC, MPU6050_TC_OFFSET_BIT, MPU6050_TC_OFFSET_LENGTH, offset);
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	7998      	ldrb	r0, [r3, #6]
 8001d90:	78fb      	ldrb	r3, [r7, #3]
 8001d92:	9300      	str	r3, [sp, #0]
 8001d94:	2306      	movs	r3, #6
 8001d96:	2206      	movs	r2, #6
 8001d98:	2101      	movs	r1, #1
 8001d9a:	f7ff fbfd 	bl	8001598 <_Z9writeBitshhhhh>
}
 8001d9e:	bf00      	nop
 8001da0:	3708      	adds	r7, #8
 8001da2:	46bd      	mov	sp, r7
 8001da4:	bd80      	pop	{r7, pc}

08001da6 <_ZN7MPU605016getZGyroOffsetTCEv>:

// ZG_OFFS_TC register

int8_t MPU6050::getZGyroOffsetTC() {
 8001da6:	b580      	push	{r7, lr}
 8001da8:	b084      	sub	sp, #16
 8001daa:	af02      	add	r7, sp, #8
 8001dac:	6078      	str	r0, [r7, #4]
    readBits(devAddr, MPU6050_RA_ZG_OFFS_TC, MPU6050_TC_OFFSET_BIT, MPU6050_TC_OFFSET_LENGTH, buffer);
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	7998      	ldrb	r0, [r3, #6]
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	3307      	adds	r3, #7
 8001db6:	9300      	str	r3, [sp, #0]
 8001db8:	2306      	movs	r3, #6
 8001dba:	2206      	movs	r2, #6
 8001dbc:	2102      	movs	r1, #2
 8001dbe:	f7ff fa61 	bl	8001284 <_Z8readBitshhhhPh>
    return buffer[0];
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	79db      	ldrb	r3, [r3, #7]
 8001dc6:	b25b      	sxtb	r3, r3
}
 8001dc8:	4618      	mov	r0, r3
 8001dca:	3708      	adds	r7, #8
 8001dcc:	46bd      	mov	sp, r7
 8001dce:	bd80      	pop	{r7, pc}

08001dd0 <_ZN7MPU605016setZGyroOffsetTCEa>:
void MPU6050::setZGyroOffsetTC(int8_t offset) {
 8001dd0:	b580      	push	{r7, lr}
 8001dd2:	b084      	sub	sp, #16
 8001dd4:	af02      	add	r7, sp, #8
 8001dd6:	6078      	str	r0, [r7, #4]
 8001dd8:	460b      	mov	r3, r1
 8001dda:	70fb      	strb	r3, [r7, #3]
    writeBits(devAddr, MPU6050_RA_ZG_OFFS_TC, MPU6050_TC_OFFSET_BIT, MPU6050_TC_OFFSET_LENGTH, offset);
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	7998      	ldrb	r0, [r3, #6]
 8001de0:	78fb      	ldrb	r3, [r7, #3]
 8001de2:	9300      	str	r3, [sp, #0]
 8001de4:	2306      	movs	r3, #6
 8001de6:	2206      	movs	r2, #6
 8001de8:	2102      	movs	r1, #2
 8001dea:	f7ff fbd5 	bl	8001598 <_Z9writeBitshhhhh>
}
 8001dee:	bf00      	nop
 8001df0:	3708      	adds	r7, #8
 8001df2:	46bd      	mov	sp, r7
 8001df4:	bd80      	pop	{r7, pc}

08001df6 <_ZN7MPU605013setDMPEnabledEb>:

bool MPU6050::getDMPEnabled() {
    readBit(devAddr, MPU6050_RA_USER_CTRL, MPU6050_USERCTRL_DMP_EN_BIT, buffer);
    return buffer[0];
}
void MPU6050::setDMPEnabled(bool enabled) {
 8001df6:	b580      	push	{r7, lr}
 8001df8:	b082      	sub	sp, #8
 8001dfa:	af00      	add	r7, sp, #0
 8001dfc:	6078      	str	r0, [r7, #4]
 8001dfe:	460b      	mov	r3, r1
 8001e00:	70fb      	strb	r3, [r7, #3]
    writeBit(devAddr, MPU6050_RA_USER_CTRL, MPU6050_USERCTRL_DMP_EN_BIT, enabled);
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	7998      	ldrb	r0, [r3, #6]
 8001e06:	78fb      	ldrb	r3, [r7, #3]
 8001e08:	2207      	movs	r2, #7
 8001e0a:	216a      	movs	r1, #106	; 0x6a
 8001e0c:	f7ff fb48 	bl	80014a0 <_Z8writeBithhhh>
}
 8001e10:	bf00      	nop
 8001e12:	3708      	adds	r7, #8
 8001e14:	46bd      	mov	sp, r7
 8001e16:	bd80      	pop	{r7, pc}

08001e18 <_ZN7MPU60508resetDMPEv>:
void MPU6050::resetDMP() {
 8001e18:	b580      	push	{r7, lr}
 8001e1a:	b082      	sub	sp, #8
 8001e1c:	af00      	add	r7, sp, #0
 8001e1e:	6078      	str	r0, [r7, #4]
    writeBit(devAddr, MPU6050_RA_USER_CTRL, MPU6050_USERCTRL_DMP_RESET_BIT, true);
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	7998      	ldrb	r0, [r3, #6]
 8001e24:	2301      	movs	r3, #1
 8001e26:	2203      	movs	r2, #3
 8001e28:	216a      	movs	r1, #106	; 0x6a
 8001e2a:	f7ff fb39 	bl	80014a0 <_Z8writeBithhhh>
}
 8001e2e:	bf00      	nop
 8001e30:	3708      	adds	r7, #8
 8001e32:	46bd      	mov	sp, r7
 8001e34:	bd80      	pop	{r7, pc}

08001e36 <_ZN7MPU605013setMemoryBankEhbb>:

// BANK_SEL register

void MPU6050::setMemoryBank(uint8_t bank, bool prefetchEnabled, bool userBank) {
 8001e36:	b580      	push	{r7, lr}
 8001e38:	b082      	sub	sp, #8
 8001e3a:	af00      	add	r7, sp, #0
 8001e3c:	6078      	str	r0, [r7, #4]
 8001e3e:	4608      	mov	r0, r1
 8001e40:	4611      	mov	r1, r2
 8001e42:	461a      	mov	r2, r3
 8001e44:	4603      	mov	r3, r0
 8001e46:	70fb      	strb	r3, [r7, #3]
 8001e48:	460b      	mov	r3, r1
 8001e4a:	70bb      	strb	r3, [r7, #2]
 8001e4c:	4613      	mov	r3, r2
 8001e4e:	707b      	strb	r3, [r7, #1]
    bank &= 0x1F;
 8001e50:	78fb      	ldrb	r3, [r7, #3]
 8001e52:	f003 031f 	and.w	r3, r3, #31
 8001e56:	70fb      	strb	r3, [r7, #3]
    if (userBank) bank |= 0x20;
 8001e58:	787b      	ldrb	r3, [r7, #1]
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d003      	beq.n	8001e66 <_ZN7MPU605013setMemoryBankEhbb+0x30>
 8001e5e:	78fb      	ldrb	r3, [r7, #3]
 8001e60:	f043 0320 	orr.w	r3, r3, #32
 8001e64:	70fb      	strb	r3, [r7, #3]
    if (prefetchEnabled) bank |= 0x40;
 8001e66:	78bb      	ldrb	r3, [r7, #2]
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	d003      	beq.n	8001e74 <_ZN7MPU605013setMemoryBankEhbb+0x3e>
 8001e6c:	78fb      	ldrb	r3, [r7, #3]
 8001e6e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001e72:	70fb      	strb	r3, [r7, #3]
    writeByte(devAddr, MPU6050_RA_BANK_SEL, bank);
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	799b      	ldrb	r3, [r3, #6]
 8001e78:	78fa      	ldrb	r2, [r7, #3]
 8001e7a:	216d      	movs	r1, #109	; 0x6d
 8001e7c:	4618      	mov	r0, r3
 8001e7e:	f7ff fc17 	bl	80016b0 <_Z9writeBytehhh>
}
 8001e82:	bf00      	nop
 8001e84:	3708      	adds	r7, #8
 8001e86:	46bd      	mov	sp, r7
 8001e88:	bd80      	pop	{r7, pc}

08001e8a <_ZN7MPU605021setMemoryStartAddressEh>:

// MEM_START_ADDR register

void MPU6050::setMemoryStartAddress(uint8_t address) {
 8001e8a:	b580      	push	{r7, lr}
 8001e8c:	b082      	sub	sp, #8
 8001e8e:	af00      	add	r7, sp, #0
 8001e90:	6078      	str	r0, [r7, #4]
 8001e92:	460b      	mov	r3, r1
 8001e94:	70fb      	strb	r3, [r7, #3]
    writeByte(devAddr, MPU6050_RA_MEM_START_ADDR, address);
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	799b      	ldrb	r3, [r3, #6]
 8001e9a:	78fa      	ldrb	r2, [r7, #3]
 8001e9c:	216e      	movs	r1, #110	; 0x6e
 8001e9e:	4618      	mov	r0, r3
 8001ea0:	f7ff fc06 	bl	80016b0 <_Z9writeBytehhh>
}
 8001ea4:	bf00      	nop
 8001ea6:	3708      	adds	r7, #8
 8001ea8:	46bd      	mov	sp, r7
 8001eaa:	bd80      	pop	{r7, pc}

08001eac <_ZN7MPU605015readMemoryBlockEPhthh>:
    return buffer[0];
}
void MPU6050::writeMemoryByte(uint8_t data) {
    writeByte(devAddr, MPU6050_RA_MEM_R_W, data);
}
void MPU6050::readMemoryBlock(uint8_t *data, uint16_t dataSize, uint8_t bank, uint8_t address) {
 8001eac:	b580      	push	{r7, lr}
 8001eae:	b086      	sub	sp, #24
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	60f8      	str	r0, [r7, #12]
 8001eb4:	60b9      	str	r1, [r7, #8]
 8001eb6:	4611      	mov	r1, r2
 8001eb8:	461a      	mov	r2, r3
 8001eba:	460b      	mov	r3, r1
 8001ebc:	80fb      	strh	r3, [r7, #6]
 8001ebe:	4613      	mov	r3, r2
 8001ec0:	717b      	strb	r3, [r7, #5]
    setMemoryBank(bank);
 8001ec2:	7979      	ldrb	r1, [r7, #5]
 8001ec4:	2300      	movs	r3, #0
 8001ec6:	2200      	movs	r2, #0
 8001ec8:	68f8      	ldr	r0, [r7, #12]
 8001eca:	f7ff ffb4 	bl	8001e36 <_ZN7MPU605013setMemoryBankEhbb>
    setMemoryStartAddress(address);
 8001ece:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001ed2:	4619      	mov	r1, r3
 8001ed4:	68f8      	ldr	r0, [r7, #12]
 8001ed6:	f7ff ffd8 	bl	8001e8a <_ZN7MPU605021setMemoryStartAddressEh>
    uint8_t chunkSize;
    for (uint16_t i = 0; i < dataSize;) {
 8001eda:	2300      	movs	r3, #0
 8001edc:	82bb      	strh	r3, [r7, #20]
 8001ede:	8aba      	ldrh	r2, [r7, #20]
 8001ee0:	88fb      	ldrh	r3, [r7, #6]
 8001ee2:	429a      	cmp	r2, r3
 8001ee4:	d244      	bcs.n	8001f70 <_ZN7MPU605015readMemoryBlockEPhthh+0xc4>
        // determine correct chunk size according to bank position and data size
        chunkSize = MPU6050_DMP_MEMORY_CHUNK_SIZE;
 8001ee6:	2310      	movs	r3, #16
 8001ee8:	75fb      	strb	r3, [r7, #23]

        // make sure we don't go past the data size
        if (i + chunkSize > dataSize) chunkSize = dataSize - i;
 8001eea:	8aba      	ldrh	r2, [r7, #20]
 8001eec:	7dfb      	ldrb	r3, [r7, #23]
 8001eee:	441a      	add	r2, r3
 8001ef0:	88fb      	ldrh	r3, [r7, #6]
 8001ef2:	429a      	cmp	r2, r3
 8001ef4:	dd05      	ble.n	8001f02 <_ZN7MPU605015readMemoryBlockEPhthh+0x56>
 8001ef6:	88fb      	ldrh	r3, [r7, #6]
 8001ef8:	b2da      	uxtb	r2, r3
 8001efa:	8abb      	ldrh	r3, [r7, #20]
 8001efc:	b2db      	uxtb	r3, r3
 8001efe:	1ad3      	subs	r3, r2, r3
 8001f00:	75fb      	strb	r3, [r7, #23]

        // make sure this chunk doesn't go past the bank boundary (256 bytes)
        if (chunkSize > 256 - address) chunkSize = 256 - address;
 8001f02:	7dfa      	ldrb	r2, [r7, #23]
 8001f04:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001f08:	f5c3 7380 	rsb	r3, r3, #256	; 0x100
 8001f0c:	429a      	cmp	r2, r3
 8001f0e:	dd03      	ble.n	8001f18 <_ZN7MPU605015readMemoryBlockEPhthh+0x6c>
 8001f10:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001f14:	425b      	negs	r3, r3
 8001f16:	75fb      	strb	r3, [r7, #23]

        // read the chunk of data as specified
        readBytes(devAddr, MPU6050_RA_MEM_R_W, chunkSize, data + i);
 8001f18:	68fb      	ldr	r3, [r7, #12]
 8001f1a:	7998      	ldrb	r0, [r3, #6]
 8001f1c:	8abb      	ldrh	r3, [r7, #20]
 8001f1e:	68ba      	ldr	r2, [r7, #8]
 8001f20:	4413      	add	r3, r2
 8001f22:	7dfa      	ldrb	r2, [r7, #23]
 8001f24:	216f      	movs	r1, #111	; 0x6f
 8001f26:	f7ff fa45 	bl	80013b4 <_Z9readByteshhhPh>
        
        // increase byte index by [chunkSize]
        i += chunkSize;
 8001f2a:	7dfb      	ldrb	r3, [r7, #23]
 8001f2c:	b29a      	uxth	r2, r3
 8001f2e:	8abb      	ldrh	r3, [r7, #20]
 8001f30:	4413      	add	r3, r2
 8001f32:	82bb      	strh	r3, [r7, #20]

        // uint8_t automatically wraps to 0 at 256
        address += chunkSize;
 8001f34:	f897 2020 	ldrb.w	r2, [r7, #32]
 8001f38:	7dfb      	ldrb	r3, [r7, #23]
 8001f3a:	4413      	add	r3, r2
 8001f3c:	f887 3020 	strb.w	r3, [r7, #32]

        // if we aren't done, update bank (if necessary) and address
        if (i < dataSize) {
 8001f40:	8aba      	ldrh	r2, [r7, #20]
 8001f42:	88fb      	ldrh	r3, [r7, #6]
 8001f44:	429a      	cmp	r2, r3
 8001f46:	d2ca      	bcs.n	8001ede <_ZN7MPU605015readMemoryBlockEPhthh+0x32>
            if (address == 0) bank++;
 8001f48:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	d102      	bne.n	8001f56 <_ZN7MPU605015readMemoryBlockEPhthh+0xaa>
 8001f50:	797b      	ldrb	r3, [r7, #5]
 8001f52:	3301      	adds	r3, #1
 8001f54:	717b      	strb	r3, [r7, #5]
            setMemoryBank(bank);
 8001f56:	7979      	ldrb	r1, [r7, #5]
 8001f58:	2300      	movs	r3, #0
 8001f5a:	2200      	movs	r2, #0
 8001f5c:	68f8      	ldr	r0, [r7, #12]
 8001f5e:	f7ff ff6a 	bl	8001e36 <_ZN7MPU605013setMemoryBankEhbb>
            setMemoryStartAddress(address);
 8001f62:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001f66:	4619      	mov	r1, r3
 8001f68:	68f8      	ldr	r0, [r7, #12]
 8001f6a:	f7ff ff8e 	bl	8001e8a <_ZN7MPU605021setMemoryStartAddressEh>
    for (uint16_t i = 0; i < dataSize;) {
 8001f6e:	e7b6      	b.n	8001ede <_ZN7MPU605015readMemoryBlockEPhthh+0x32>
        }
    }
}
 8001f70:	bf00      	nop
 8001f72:	3718      	adds	r7, #24
 8001f74:	46bd      	mov	sp, r7
 8001f76:	bd80      	pop	{r7, pc}

08001f78 <_ZN7MPU605016writeMemoryBlockEPKhthhbb>:
bool MPU6050::writeMemoryBlock(const uint8_t *data, uint16_t dataSize, uint8_t bank, uint8_t address, bool verify, bool useProgMem) {
 8001f78:	b580      	push	{r7, lr}
 8001f7a:	b088      	sub	sp, #32
 8001f7c:	af00      	add	r7, sp, #0
 8001f7e:	60f8      	str	r0, [r7, #12]
 8001f80:	60b9      	str	r1, [r7, #8]
 8001f82:	4611      	mov	r1, r2
 8001f84:	461a      	mov	r2, r3
 8001f86:	460b      	mov	r3, r1
 8001f88:	80fb      	strh	r3, [r7, #6]
 8001f8a:	4613      	mov	r3, r2
 8001f8c:	717b      	strb	r3, [r7, #5]
    setMemoryBank(bank);
 8001f8e:	7979      	ldrb	r1, [r7, #5]
 8001f90:	2300      	movs	r3, #0
 8001f92:	2200      	movs	r2, #0
 8001f94:	68f8      	ldr	r0, [r7, #12]
 8001f96:	f7ff ff4e 	bl	8001e36 <_ZN7MPU605013setMemoryBankEhbb>
    setMemoryStartAddress(address);
 8001f9a:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8001f9e:	4619      	mov	r1, r3
 8001fa0:	68f8      	ldr	r0, [r7, #12]
 8001fa2:	f7ff ff72 	bl	8001e8a <_ZN7MPU605021setMemoryStartAddressEh>
    uint8_t chunkSize;
    uint8_t *verifyBuffer=0;
 8001fa6:	2300      	movs	r3, #0
 8001fa8:	61bb      	str	r3, [r7, #24]
    uint8_t *progBuffer=0;
 8001faa:	2300      	movs	r3, #0
 8001fac:	617b      	str	r3, [r7, #20]
    uint16_t i;
    uint8_t j;
    if (verify) verifyBuffer = (uint8_t *)malloc(MPU6050_DMP_MEMORY_CHUNK_SIZE);
 8001fae:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d004      	beq.n	8001fc0 <_ZN7MPU605016writeMemoryBlockEPKhthhbb+0x48>
 8001fb6:	2010      	movs	r0, #16
 8001fb8:	f008 fffc 	bl	800afb4 <malloc>
 8001fbc:	4603      	mov	r3, r0
 8001fbe:	61bb      	str	r3, [r7, #24]
    if (useProgMem) progBuffer = (uint8_t *)malloc(MPU6050_DMP_MEMORY_CHUNK_SIZE);
 8001fc0:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	d004      	beq.n	8001fd2 <_ZN7MPU605016writeMemoryBlockEPKhthhbb+0x5a>
 8001fc8:	2010      	movs	r0, #16
 8001fca:	f008 fff3 	bl	800afb4 <malloc>
 8001fce:	4603      	mov	r3, r0
 8001fd0:	617b      	str	r3, [r7, #20]
    for (i = 0; i < dataSize;) {
 8001fd2:	2300      	movs	r3, #0
 8001fd4:	827b      	strh	r3, [r7, #18]
 8001fd6:	8a7a      	ldrh	r2, [r7, #18]
 8001fd8:	88fb      	ldrh	r3, [r7, #6]
 8001fda:	429a      	cmp	r2, r3
 8001fdc:	f080 808e 	bcs.w	80020fc <_ZN7MPU605016writeMemoryBlockEPKhthhbb+0x184>
        // determine correct chunk size according to bank position and data size
        chunkSize = MPU6050_DMP_MEMORY_CHUNK_SIZE;
 8001fe0:	2310      	movs	r3, #16
 8001fe2:	77fb      	strb	r3, [r7, #31]

        // make sure we don't go past the data size
        if (i + chunkSize > dataSize) chunkSize = dataSize - i;
 8001fe4:	8a7a      	ldrh	r2, [r7, #18]
 8001fe6:	7ffb      	ldrb	r3, [r7, #31]
 8001fe8:	441a      	add	r2, r3
 8001fea:	88fb      	ldrh	r3, [r7, #6]
 8001fec:	429a      	cmp	r2, r3
 8001fee:	dd05      	ble.n	8001ffc <_ZN7MPU605016writeMemoryBlockEPKhthhbb+0x84>
 8001ff0:	88fb      	ldrh	r3, [r7, #6]
 8001ff2:	b2da      	uxtb	r2, r3
 8001ff4:	8a7b      	ldrh	r3, [r7, #18]
 8001ff6:	b2db      	uxtb	r3, r3
 8001ff8:	1ad3      	subs	r3, r2, r3
 8001ffa:	77fb      	strb	r3, [r7, #31]

        // make sure this chunk doesn't go past the bank boundary (256 bytes)
        if (chunkSize > 256 - address) chunkSize = 256 - address;
 8001ffc:	7ffa      	ldrb	r2, [r7, #31]
 8001ffe:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8002002:	f5c3 7380 	rsb	r3, r3, #256	; 0x100
 8002006:	429a      	cmp	r2, r3
 8002008:	dd03      	ble.n	8002012 <_ZN7MPU605016writeMemoryBlockEPKhthhbb+0x9a>
 800200a:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800200e:	425b      	negs	r3, r3
 8002010:	77fb      	strb	r3, [r7, #31]
        
        if (useProgMem) {
 8002012:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8002016:	2b00      	cmp	r3, #0
 8002018:	d013      	beq.n	8002042 <_ZN7MPU605016writeMemoryBlockEPKhthhbb+0xca>
            // write the chunk of data as specified
            for (j = 0; j < chunkSize; j++) progBuffer[j] = pgm_read_byte(data + i + j);
 800201a:	2300      	movs	r3, #0
 800201c:	747b      	strb	r3, [r7, #17]
 800201e:	7c7a      	ldrb	r2, [r7, #17]
 8002020:	7ffb      	ldrb	r3, [r7, #31]
 8002022:	429a      	cmp	r2, r3
 8002024:	d211      	bcs.n	800204a <_ZN7MPU605016writeMemoryBlockEPKhthhbb+0xd2>
 8002026:	8a7a      	ldrh	r2, [r7, #18]
 8002028:	7c7b      	ldrb	r3, [r7, #17]
 800202a:	4413      	add	r3, r2
 800202c:	68ba      	ldr	r2, [r7, #8]
 800202e:	441a      	add	r2, r3
 8002030:	7c7b      	ldrb	r3, [r7, #17]
 8002032:	6979      	ldr	r1, [r7, #20]
 8002034:	440b      	add	r3, r1
 8002036:	7812      	ldrb	r2, [r2, #0]
 8002038:	701a      	strb	r2, [r3, #0]
 800203a:	7c7b      	ldrb	r3, [r7, #17]
 800203c:	3301      	adds	r3, #1
 800203e:	747b      	strb	r3, [r7, #17]
 8002040:	e7ed      	b.n	800201e <_ZN7MPU605016writeMemoryBlockEPKhthhbb+0xa6>
        } else {
            // write the chunk of data as specified
            progBuffer = (uint8_t *)data + i;
 8002042:	8a7b      	ldrh	r3, [r7, #18]
 8002044:	68ba      	ldr	r2, [r7, #8]
 8002046:	4413      	add	r3, r2
 8002048:	617b      	str	r3, [r7, #20]
        }

        writeBytes(devAddr, MPU6050_RA_MEM_R_W, chunkSize, progBuffer);
 800204a:	68fb      	ldr	r3, [r7, #12]
 800204c:	7998      	ldrb	r0, [r3, #6]
 800204e:	7ffa      	ldrb	r2, [r7, #31]
 8002050:	697b      	ldr	r3, [r7, #20]
 8002052:	216f      	movs	r1, #111	; 0x6f
 8002054:	f7ff fb64 	bl	8001720 <_Z10writeByteshhhPh>

        // verify data if needed
        if (verify && verifyBuffer) {
 8002058:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800205c:	2b00      	cmp	r3, #0
 800205e:	d02a      	beq.n	80020b6 <_ZN7MPU605016writeMemoryBlockEPKhthhbb+0x13e>
 8002060:	69bb      	ldr	r3, [r7, #24]
 8002062:	2b00      	cmp	r3, #0
 8002064:	d027      	beq.n	80020b6 <_ZN7MPU605016writeMemoryBlockEPKhthhbb+0x13e>
            setMemoryBank(bank);
 8002066:	7979      	ldrb	r1, [r7, #5]
 8002068:	2300      	movs	r3, #0
 800206a:	2200      	movs	r2, #0
 800206c:	68f8      	ldr	r0, [r7, #12]
 800206e:	f7ff fee2 	bl	8001e36 <_ZN7MPU605013setMemoryBankEhbb>
            setMemoryStartAddress(address);
 8002072:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8002076:	4619      	mov	r1, r3
 8002078:	68f8      	ldr	r0, [r7, #12]
 800207a:	f7ff ff06 	bl	8001e8a <_ZN7MPU605021setMemoryStartAddressEh>
            readBytes(devAddr, MPU6050_RA_MEM_R_W, chunkSize, verifyBuffer);
 800207e:	68fb      	ldr	r3, [r7, #12]
 8002080:	7998      	ldrb	r0, [r3, #6]
 8002082:	7ffa      	ldrb	r2, [r7, #31]
 8002084:	69bb      	ldr	r3, [r7, #24]
 8002086:	216f      	movs	r1, #111	; 0x6f
 8002088:	f7ff f994 	bl	80013b4 <_Z9readByteshhhPh>
            if (memcmp(progBuffer, verifyBuffer, chunkSize) != 0) {
 800208c:	7ffb      	ldrb	r3, [r7, #31]
 800208e:	461a      	mov	r2, r3
 8002090:	69b9      	ldr	r1, [r7, #24]
 8002092:	6978      	ldr	r0, [r7, #20]
 8002094:	f008 ff9e 	bl	800afd4 <memcmp>
 8002098:	4603      	mov	r3, r0
 800209a:	2b00      	cmp	r3, #0
 800209c:	d00b      	beq.n	80020b6 <_ZN7MPU605016writeMemoryBlockEPKhthhbb+0x13e>
                    Serial.print(" 0x");
                    if (verifyBuffer[i + j] < 16) Serial.print("0");
                    Serial.print(verifyBuffer[i + j], HEX);
                }
                Serial.print("\n");*/
                free(verifyBuffer);
 800209e:	69b8      	ldr	r0, [r7, #24]
 80020a0:	f008 ff90 	bl	800afc4 <free>
                if (useProgMem) free(progBuffer);
 80020a4:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	d002      	beq.n	80020b2 <_ZN7MPU605016writeMemoryBlockEPKhthhbb+0x13a>
 80020ac:	6978      	ldr	r0, [r7, #20]
 80020ae:	f008 ff89 	bl	800afc4 <free>
                return false; // uh oh.
 80020b2:	2300      	movs	r3, #0
 80020b4:	e031      	b.n	800211a <_ZN7MPU605016writeMemoryBlockEPKhthhbb+0x1a2>
            }
        }

        // increase byte index by [chunkSize]
        i += chunkSize;
 80020b6:	7ffb      	ldrb	r3, [r7, #31]
 80020b8:	b29a      	uxth	r2, r3
 80020ba:	8a7b      	ldrh	r3, [r7, #18]
 80020bc:	4413      	add	r3, r2
 80020be:	827b      	strh	r3, [r7, #18]

        // uint8_t automatically wraps to 0 at 256
        address += chunkSize;
 80020c0:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 80020c4:	7ffb      	ldrb	r3, [r7, #31]
 80020c6:	4413      	add	r3, r2
 80020c8:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28

        // if we aren't done, update bank (if necessary) and address
        if (i < dataSize) {
 80020cc:	8a7a      	ldrh	r2, [r7, #18]
 80020ce:	88fb      	ldrh	r3, [r7, #6]
 80020d0:	429a      	cmp	r2, r3
 80020d2:	d280      	bcs.n	8001fd6 <_ZN7MPU605016writeMemoryBlockEPKhthhbb+0x5e>
            if (address == 0) bank++;
 80020d4:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d102      	bne.n	80020e2 <_ZN7MPU605016writeMemoryBlockEPKhthhbb+0x16a>
 80020dc:	797b      	ldrb	r3, [r7, #5]
 80020de:	3301      	adds	r3, #1
 80020e0:	717b      	strb	r3, [r7, #5]
            setMemoryBank(bank);
 80020e2:	7979      	ldrb	r1, [r7, #5]
 80020e4:	2300      	movs	r3, #0
 80020e6:	2200      	movs	r2, #0
 80020e8:	68f8      	ldr	r0, [r7, #12]
 80020ea:	f7ff fea4 	bl	8001e36 <_ZN7MPU605013setMemoryBankEhbb>
            setMemoryStartAddress(address);
 80020ee:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80020f2:	4619      	mov	r1, r3
 80020f4:	68f8      	ldr	r0, [r7, #12]
 80020f6:	f7ff fec8 	bl	8001e8a <_ZN7MPU605021setMemoryStartAddressEh>
    for (i = 0; i < dataSize;) {
 80020fa:	e76c      	b.n	8001fd6 <_ZN7MPU605016writeMemoryBlockEPKhthhbb+0x5e>
        }
    }
    if (verify) free(verifyBuffer);
 80020fc:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8002100:	2b00      	cmp	r3, #0
 8002102:	d002      	beq.n	800210a <_ZN7MPU605016writeMemoryBlockEPKhthhbb+0x192>
 8002104:	69b8      	ldr	r0, [r7, #24]
 8002106:	f008 ff5d 	bl	800afc4 <free>
    if (useProgMem) free(progBuffer);
 800210a:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 800210e:	2b00      	cmp	r3, #0
 8002110:	d002      	beq.n	8002118 <_ZN7MPU605016writeMemoryBlockEPKhthhbb+0x1a0>
 8002112:	6978      	ldr	r0, [r7, #20]
 8002114:	f008 ff56 	bl	800afc4 <free>
    return true;
 8002118:	2301      	movs	r3, #1
}
 800211a:	4618      	mov	r0, r3
 800211c:	3720      	adds	r7, #32
 800211e:	46bd      	mov	sp, r7
 8002120:	bd80      	pop	{r7, pc}

08002122 <_ZN7MPU605020writeProgMemoryBlockEPKhthhb>:
bool MPU6050::writeProgMemoryBlock(const uint8_t *data, uint16_t dataSize, uint8_t bank, uint8_t address, bool verify) {
 8002122:	b580      	push	{r7, lr}
 8002124:	b088      	sub	sp, #32
 8002126:	af04      	add	r7, sp, #16
 8002128:	60f8      	str	r0, [r7, #12]
 800212a:	60b9      	str	r1, [r7, #8]
 800212c:	4611      	mov	r1, r2
 800212e:	461a      	mov	r2, r3
 8002130:	460b      	mov	r3, r1
 8002132:	80fb      	strh	r3, [r7, #6]
 8002134:	4613      	mov	r3, r2
 8002136:	717b      	strb	r3, [r7, #5]
    return writeMemoryBlock(data, dataSize, bank, address, verify, true);
 8002138:	7979      	ldrb	r1, [r7, #5]
 800213a:	88fa      	ldrh	r2, [r7, #6]
 800213c:	2301      	movs	r3, #1
 800213e:	9302      	str	r3, [sp, #8]
 8002140:	7f3b      	ldrb	r3, [r7, #28]
 8002142:	9301      	str	r3, [sp, #4]
 8002144:	7e3b      	ldrb	r3, [r7, #24]
 8002146:	9300      	str	r3, [sp, #0]
 8002148:	460b      	mov	r3, r1
 800214a:	68b9      	ldr	r1, [r7, #8]
 800214c:	68f8      	ldr	r0, [r7, #12]
 800214e:	f7ff ff13 	bl	8001f78 <_ZN7MPU605016writeMemoryBlockEPKhthhbb>
 8002152:	4603      	mov	r3, r0
}
 8002154:	4618      	mov	r0, r3
 8002156:	3710      	adds	r7, #16
 8002158:	46bd      	mov	sp, r7
 800215a:	bd80      	pop	{r7, pc}

0800215c <_ZN7MPU605024writeDMPConfigurationSetEPKhtb>:
bool MPU6050::writeDMPConfigurationSet(const uint8_t *data, uint16_t dataSize, bool useProgMem) {
 800215c:	b580      	push	{r7, lr}
 800215e:	b08c      	sub	sp, #48	; 0x30
 8002160:	af04      	add	r7, sp, #16
 8002162:	60f8      	str	r0, [r7, #12]
 8002164:	60b9      	str	r1, [r7, #8]
 8002166:	4611      	mov	r1, r2
 8002168:	461a      	mov	r2, r3
 800216a:	460b      	mov	r3, r1
 800216c:	80fb      	strh	r3, [r7, #6]
 800216e:	4613      	mov	r3, r2
 8002170:	717b      	strb	r3, [r7, #5]
    uint8_t *progBuffer = 0;
 8002172:	2300      	movs	r3, #0
 8002174:	61fb      	str	r3, [r7, #28]
	uint8_t success, special;
    uint16_t i, j;
    if (useProgMem) {
 8002176:	797b      	ldrb	r3, [r7, #5]
 8002178:	2b00      	cmp	r3, #0
 800217a:	d004      	beq.n	8002186 <_ZN7MPU605024writeDMPConfigurationSetEPKhtb+0x2a>
        progBuffer = (uint8_t *)malloc(8); // assume 8-byte blocks, realloc later if necessary
 800217c:	2008      	movs	r0, #8
 800217e:	f008 ff19 	bl	800afb4 <malloc>
 8002182:	4603      	mov	r3, r0
 8002184:	61fb      	str	r3, [r7, #28]
    }

    // config set data is a long string of blocks with the following structure:
    // [bank] [offset] [length] [byte[0], byte[1], ..., byte[length]]
    uint8_t bank, offset, length;
    for (i = 0; i < dataSize;) {
 8002186:	2300      	movs	r3, #0
 8002188:	833b      	strh	r3, [r7, #24]
 800218a:	8b3a      	ldrh	r2, [r7, #24]
 800218c:	88fb      	ldrh	r3, [r7, #6]
 800218e:	429a      	cmp	r2, r3
 8002190:	f080 80a1 	bcs.w	80022d6 <_ZN7MPU605024writeDMPConfigurationSetEPKhtb+0x17a>
        if (useProgMem) {
 8002194:	797b      	ldrb	r3, [r7, #5]
 8002196:	2b00      	cmp	r3, #0
 8002198:	d018      	beq.n	80021cc <_ZN7MPU605024writeDMPConfigurationSetEPKhtb+0x70>
            bank = pgm_read_byte(data + i++);
 800219a:	8b3b      	ldrh	r3, [r7, #24]
 800219c:	1c5a      	adds	r2, r3, #1
 800219e:	833a      	strh	r2, [r7, #24]
 80021a0:	461a      	mov	r2, r3
 80021a2:	68bb      	ldr	r3, [r7, #8]
 80021a4:	4413      	add	r3, r2
 80021a6:	781b      	ldrb	r3, [r3, #0]
 80021a8:	757b      	strb	r3, [r7, #21]
            offset = pgm_read_byte(data + i++);
 80021aa:	8b3b      	ldrh	r3, [r7, #24]
 80021ac:	1c5a      	adds	r2, r3, #1
 80021ae:	833a      	strh	r2, [r7, #24]
 80021b0:	461a      	mov	r2, r3
 80021b2:	68bb      	ldr	r3, [r7, #8]
 80021b4:	4413      	add	r3, r2
 80021b6:	781b      	ldrb	r3, [r3, #0]
 80021b8:	753b      	strb	r3, [r7, #20]
            length = pgm_read_byte(data + i++);
 80021ba:	8b3b      	ldrh	r3, [r7, #24]
 80021bc:	1c5a      	adds	r2, r3, #1
 80021be:	833a      	strh	r2, [r7, #24]
 80021c0:	461a      	mov	r2, r3
 80021c2:	68bb      	ldr	r3, [r7, #8]
 80021c4:	4413      	add	r3, r2
 80021c6:	781b      	ldrb	r3, [r3, #0]
 80021c8:	74fb      	strb	r3, [r7, #19]
 80021ca:	e017      	b.n	80021fc <_ZN7MPU605024writeDMPConfigurationSetEPKhtb+0xa0>
        } else {
            bank = data[i++];
 80021cc:	8b3b      	ldrh	r3, [r7, #24]
 80021ce:	1c5a      	adds	r2, r3, #1
 80021d0:	833a      	strh	r2, [r7, #24]
 80021d2:	461a      	mov	r2, r3
 80021d4:	68bb      	ldr	r3, [r7, #8]
 80021d6:	4413      	add	r3, r2
 80021d8:	781b      	ldrb	r3, [r3, #0]
 80021da:	757b      	strb	r3, [r7, #21]
            offset = data[i++];
 80021dc:	8b3b      	ldrh	r3, [r7, #24]
 80021de:	1c5a      	adds	r2, r3, #1
 80021e0:	833a      	strh	r2, [r7, #24]
 80021e2:	461a      	mov	r2, r3
 80021e4:	68bb      	ldr	r3, [r7, #8]
 80021e6:	4413      	add	r3, r2
 80021e8:	781b      	ldrb	r3, [r3, #0]
 80021ea:	753b      	strb	r3, [r7, #20]
            length = data[i++];
 80021ec:	8b3b      	ldrh	r3, [r7, #24]
 80021ee:	1c5a      	adds	r2, r3, #1
 80021f0:	833a      	strh	r2, [r7, #24]
 80021f2:	461a      	mov	r2, r3
 80021f4:	68bb      	ldr	r3, [r7, #8]
 80021f6:	4413      	add	r3, r2
 80021f8:	781b      	ldrb	r3, [r3, #0]
 80021fa:	74fb      	strb	r3, [r7, #19]
        }

        // write data or perform special action
        if (length > 0) {
 80021fc:	7cfb      	ldrb	r3, [r7, #19]
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d03a      	beq.n	8002278 <_ZN7MPU605024writeDMPConfigurationSetEPKhtb+0x11c>
            Serial.print(bank);
            Serial.print(", offset ");
            Serial.print(offset);
            Serial.print(", length=");
            Serial.println(length);*/
            if (useProgMem) {
 8002202:	797b      	ldrb	r3, [r7, #5]
 8002204:	2b00      	cmp	r3, #0
 8002206:	d01d      	beq.n	8002244 <_ZN7MPU605024writeDMPConfigurationSetEPKhtb+0xe8>
                if (sizeof(progBuffer) < length) progBuffer = (uint8_t *)realloc(progBuffer, length);
 8002208:	7cfb      	ldrb	r3, [r7, #19]
 800220a:	2b04      	cmp	r3, #4
 800220c:	d905      	bls.n	800221a <_ZN7MPU605024writeDMPConfigurationSetEPKhtb+0xbe>
 800220e:	7cfb      	ldrb	r3, [r7, #19]
 8002210:	4619      	mov	r1, r3
 8002212:	69f8      	ldr	r0, [r7, #28]
 8002214:	f008 ff9a 	bl	800b14c <realloc>
 8002218:	61f8      	str	r0, [r7, #28]
                for (j = 0; j < length; j++) progBuffer[j] = pgm_read_byte(data + i + j);
 800221a:	2300      	movs	r3, #0
 800221c:	82fb      	strh	r3, [r7, #22]
 800221e:	7cfb      	ldrb	r3, [r7, #19]
 8002220:	b29b      	uxth	r3, r3
 8002222:	8afa      	ldrh	r2, [r7, #22]
 8002224:	429a      	cmp	r2, r3
 8002226:	d211      	bcs.n	800224c <_ZN7MPU605024writeDMPConfigurationSetEPKhtb+0xf0>
 8002228:	8b3a      	ldrh	r2, [r7, #24]
 800222a:	8afb      	ldrh	r3, [r7, #22]
 800222c:	4413      	add	r3, r2
 800222e:	68ba      	ldr	r2, [r7, #8]
 8002230:	441a      	add	r2, r3
 8002232:	8afb      	ldrh	r3, [r7, #22]
 8002234:	69f9      	ldr	r1, [r7, #28]
 8002236:	440b      	add	r3, r1
 8002238:	7812      	ldrb	r2, [r2, #0]
 800223a:	701a      	strb	r2, [r3, #0]
 800223c:	8afb      	ldrh	r3, [r7, #22]
 800223e:	3301      	adds	r3, #1
 8002240:	82fb      	strh	r3, [r7, #22]
 8002242:	e7ec      	b.n	800221e <_ZN7MPU605024writeDMPConfigurationSetEPKhtb+0xc2>
            } else {
                progBuffer = (uint8_t *)data + i;
 8002244:	8b3b      	ldrh	r3, [r7, #24]
 8002246:	68ba      	ldr	r2, [r7, #8]
 8002248:	4413      	add	r3, r2
 800224a:	61fb      	str	r3, [r7, #28]
            }
            success = writeMemoryBlock(progBuffer, length, bank, offset, true);
 800224c:	7cfb      	ldrb	r3, [r7, #19]
 800224e:	b29a      	uxth	r2, r3
 8002250:	7d79      	ldrb	r1, [r7, #21]
 8002252:	2300      	movs	r3, #0
 8002254:	9302      	str	r3, [sp, #8]
 8002256:	2301      	movs	r3, #1
 8002258:	9301      	str	r3, [sp, #4]
 800225a:	7d3b      	ldrb	r3, [r7, #20]
 800225c:	9300      	str	r3, [sp, #0]
 800225e:	460b      	mov	r3, r1
 8002260:	69f9      	ldr	r1, [r7, #28]
 8002262:	68f8      	ldr	r0, [r7, #12]
 8002264:	f7ff fe88 	bl	8001f78 <_ZN7MPU605016writeMemoryBlockEPKhthhbb>
 8002268:	4603      	mov	r3, r0
 800226a:	76fb      	strb	r3, [r7, #27]
            i += length;
 800226c:	7cfb      	ldrb	r3, [r7, #19]
 800226e:	b29a      	uxth	r2, r3
 8002270:	8b3b      	ldrh	r3, [r7, #24]
 8002272:	4413      	add	r3, r2
 8002274:	833b      	strh	r3, [r7, #24]
 8002276:	e022      	b.n	80022be <_ZN7MPU605024writeDMPConfigurationSetEPKhtb+0x162>
            // special instruction
            // NOTE: this kind of behavior (what and when to do certain things)
            // is totally undocumented. This code is in here based on observed
            // behavior only, and exactly why (or even whether) it has to be here
            // is anybody's guess for now.
            if (useProgMem) {
 8002278:	797b      	ldrb	r3, [r7, #5]
 800227a:	2b00      	cmp	r3, #0
 800227c:	d008      	beq.n	8002290 <_ZN7MPU605024writeDMPConfigurationSetEPKhtb+0x134>
                special = pgm_read_byte(data + i++);
 800227e:	8b3b      	ldrh	r3, [r7, #24]
 8002280:	1c5a      	adds	r2, r3, #1
 8002282:	833a      	strh	r2, [r7, #24]
 8002284:	461a      	mov	r2, r3
 8002286:	68bb      	ldr	r3, [r7, #8]
 8002288:	4413      	add	r3, r2
 800228a:	781b      	ldrb	r3, [r3, #0]
 800228c:	76bb      	strb	r3, [r7, #26]
 800228e:	e007      	b.n	80022a0 <_ZN7MPU605024writeDMPConfigurationSetEPKhtb+0x144>
            } else {
                special = data[i++];
 8002290:	8b3b      	ldrh	r3, [r7, #24]
 8002292:	1c5a      	adds	r2, r3, #1
 8002294:	833a      	strh	r2, [r7, #24]
 8002296:	461a      	mov	r2, r3
 8002298:	68bb      	ldr	r3, [r7, #8]
 800229a:	4413      	add	r3, r2
 800229c:	781b      	ldrb	r3, [r3, #0]
 800229e:	76bb      	strb	r3, [r7, #26]
            }
            /*Serial.print("Special command code ");
            Serial.print(special, HEX);
            Serial.println(" found...");*/
            if (special == 0x01) {
 80022a0:	7ebb      	ldrb	r3, [r7, #26]
 80022a2:	2b01      	cmp	r3, #1
 80022a4:	d109      	bne.n	80022ba <_ZN7MPU605024writeDMPConfigurationSetEPKhtb+0x15e>
                // enable DMP-related interrupts
                
                //setIntZeroMotionEnabled(true);
                //setIntFIFOBufferOverflowEnabled(true);
                //setIntDMPEnabled(true);
                writeByte(devAddr, MPU6050_RA_INT_ENABLE, 0x32);  // single operation
 80022a6:	68fb      	ldr	r3, [r7, #12]
 80022a8:	799b      	ldrb	r3, [r3, #6]
 80022aa:	2232      	movs	r2, #50	; 0x32
 80022ac:	2138      	movs	r1, #56	; 0x38
 80022ae:	4618      	mov	r0, r3
 80022b0:	f7ff f9fe 	bl	80016b0 <_Z9writeBytehhh>

                success = true;
 80022b4:	2301      	movs	r3, #1
 80022b6:	76fb      	strb	r3, [r7, #27]
 80022b8:	e001      	b.n	80022be <_ZN7MPU605024writeDMPConfigurationSetEPKhtb+0x162>
            } else {
                // unknown special command
                success = false;
 80022ba:	2300      	movs	r3, #0
 80022bc:	76fb      	strb	r3, [r7, #27]
            }
        }
        
        if (!success) {
 80022be:	7efb      	ldrb	r3, [r7, #27]
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	f47f af62 	bne.w	800218a <_ZN7MPU605024writeDMPConfigurationSetEPKhtb+0x2e>
            if (useProgMem) free(progBuffer);
 80022c6:	797b      	ldrb	r3, [r7, #5]
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	d002      	beq.n	80022d2 <_ZN7MPU605024writeDMPConfigurationSetEPKhtb+0x176>
 80022cc:	69f8      	ldr	r0, [r7, #28]
 80022ce:	f008 fe79 	bl	800afc4 <free>
            return false; // uh oh
 80022d2:	2300      	movs	r3, #0
 80022d4:	e006      	b.n	80022e4 <_ZN7MPU605024writeDMPConfigurationSetEPKhtb+0x188>
        }
    }
    if (useProgMem) free(progBuffer);
 80022d6:	797b      	ldrb	r3, [r7, #5]
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d002      	beq.n	80022e2 <_ZN7MPU605024writeDMPConfigurationSetEPKhtb+0x186>
 80022dc:	69f8      	ldr	r0, [r7, #28]
 80022de:	f008 fe71 	bl	800afc4 <free>
    return true;
 80022e2:	2301      	movs	r3, #1
}
 80022e4:	4618      	mov	r0, r3
 80022e6:	3720      	adds	r7, #32
 80022e8:	46bd      	mov	sp, r7
 80022ea:	bd80      	pop	{r7, pc}

080022ec <_ZN7MPU605028writeProgDMPConfigurationSetEPKht>:
bool MPU6050::writeProgDMPConfigurationSet(const uint8_t *data, uint16_t dataSize) {
 80022ec:	b580      	push	{r7, lr}
 80022ee:	b084      	sub	sp, #16
 80022f0:	af00      	add	r7, sp, #0
 80022f2:	60f8      	str	r0, [r7, #12]
 80022f4:	60b9      	str	r1, [r7, #8]
 80022f6:	4613      	mov	r3, r2
 80022f8:	80fb      	strh	r3, [r7, #6]
    return writeDMPConfigurationSet(data, dataSize, true);
 80022fa:	88fa      	ldrh	r2, [r7, #6]
 80022fc:	2301      	movs	r3, #1
 80022fe:	68b9      	ldr	r1, [r7, #8]
 8002300:	68f8      	ldr	r0, [r7, #12]
 8002302:	f7ff ff2b 	bl	800215c <_ZN7MPU605024writeDMPConfigurationSetEPKhtb>
 8002306:	4603      	mov	r3, r0
}
 8002308:	4618      	mov	r0, r3
 800230a:	3710      	adds	r7, #16
 800230c:	46bd      	mov	sp, r7
 800230e:	bd80      	pop	{r7, pc}

08002310 <_ZN7MPU605013setDMPConfig1Eh>:

uint8_t MPU6050::getDMPConfig1() {
    readByte(devAddr, MPU6050_RA_DMP_CFG_1, buffer);
    return buffer[0];
}
void MPU6050::setDMPConfig1(uint8_t config) {
 8002310:	b580      	push	{r7, lr}
 8002312:	b082      	sub	sp, #8
 8002314:	af00      	add	r7, sp, #0
 8002316:	6078      	str	r0, [r7, #4]
 8002318:	460b      	mov	r3, r1
 800231a:	70fb      	strb	r3, [r7, #3]
    writeByte(devAddr, MPU6050_RA_DMP_CFG_1, config);
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	799b      	ldrb	r3, [r3, #6]
 8002320:	78fa      	ldrb	r2, [r7, #3]
 8002322:	2170      	movs	r1, #112	; 0x70
 8002324:	4618      	mov	r0, r3
 8002326:	f7ff f9c3 	bl	80016b0 <_Z9writeBytehhh>
}
 800232a:	bf00      	nop
 800232c:	3708      	adds	r7, #8
 800232e:	46bd      	mov	sp, r7
 8002330:	bd80      	pop	{r7, pc}

08002332 <_ZN7MPU605013setDMPConfig2Eh>:

uint8_t MPU6050::getDMPConfig2() {
    readByte(devAddr, MPU6050_RA_DMP_CFG_2, buffer);
    return buffer[0];
}
void MPU6050::setDMPConfig2(uint8_t config) {
 8002332:	b580      	push	{r7, lr}
 8002334:	b082      	sub	sp, #8
 8002336:	af00      	add	r7, sp, #0
 8002338:	6078      	str	r0, [r7, #4]
 800233a:	460b      	mov	r3, r1
 800233c:	70fb      	strb	r3, [r7, #3]
    writeByte(devAddr, MPU6050_RA_DMP_CFG_2, config);
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	799b      	ldrb	r3, [r3, #6]
 8002342:	78fa      	ldrb	r2, [r7, #3]
 8002344:	2171      	movs	r1, #113	; 0x71
 8002346:	4618      	mov	r0, r3
 8002348:	f7ff f9b2 	bl	80016b0 <_Z9writeBytehhh>
}
 800234c:	bf00      	nop
 800234e:	3708      	adds	r7, #8
 8002350:	46bd      	mov	sp, r7
 8002352:	bd80      	pop	{r7, pc}

08002354 <_ZN7MPU605013dmpInitializeEv>:


// 6_AXIS_MOTIONAPPS20
uint8_t MPU6050::dmpInitialize() {
 8002354:	b590      	push	{r4, r7, lr}
 8002356:	b0af      	sub	sp, #188	; 0xbc
 8002358:	af04      	add	r7, sp, #16
 800235a:	6078      	str	r0, [r7, #4]
    // reset device
    //DEBUG_PRINTLN(F("\n\nResetting MPU6050..."));
    reset();
 800235c:	6878      	ldr	r0, [r7, #4]
 800235e:	f7ff fc5b 	bl	8001c18 <_ZN7MPU60505resetEv>
    HAL_Delay(30); // wait after reset
 8002362:	201e      	movs	r0, #30
 8002364:	f001 f9fe 	bl	8003764 <HAL_Delay>
    Serial.println(F("Enabling wake cycle..."));
    setWakeCycleEnabled(true);*/

    // disable sleep mode
    //DEBUG_PRINTLN(F("Disabling sleep mode..."));
    setSleepEnabled(false);
 8002368:	2100      	movs	r1, #0
 800236a:	6878      	ldr	r0, [r7, #4]
 800236c:	f7ff fc63 	bl	8001c36 <_ZN7MPU605015setSleepEnabledEb>

    // get MPU hardware revision
    //DEBUG_PRINTLN(F("Selecting user bank 16..."));
    setMemoryBank(0x10, true, true);
 8002370:	2301      	movs	r3, #1
 8002372:	2201      	movs	r2, #1
 8002374:	2110      	movs	r1, #16
 8002376:	6878      	ldr	r0, [r7, #4]
 8002378:	f7ff fd5d 	bl	8001e36 <_ZN7MPU605013setMemoryBankEhbb>
    //DEBUG_PRINTLN(F("Selecting memory byte 6..."));
    setMemoryStartAddress(0x06);
 800237c:	2106      	movs	r1, #6
 800237e:	6878      	ldr	r0, [r7, #4]
 8002380:	f7ff fd83 	bl	8001e8a <_ZN7MPU605021setMemoryStartAddressEh>
    //DEBUG_PRINTLN(F("Checking hardware revision..."));
    //DEBUG_PRINT(F("Revision @ user[16][6] = "));
    //DEBUG_PRINTLNF(readMemoryByte(), HEX);
    //DEBUG_PRINTLN(F("Resetting memory bank selection to 0..."));
    setMemoryBank(0, false, false);
 8002384:	2300      	movs	r3, #0
 8002386:	2200      	movs	r2, #0
 8002388:	2100      	movs	r1, #0
 800238a:	6878      	ldr	r0, [r7, #4]
 800238c:	f7ff fd53 	bl	8001e36 <_ZN7MPU605013setMemoryBankEhbb>
    //DEBUG_PRINT(F("OTP bank is "));
    //DEBUG_PRINTLN(getOTPBankValid() ? F("valid!") : F("invalid!"));

    // get X/Y/Z gyro offsets
    //DEBUG_PRINTLN(F("Reading gyro offset TC values..."));
    int8_t xgOffsetTC = getXGyroOffsetTC();
 8002390:	6878      	ldr	r0, [r7, #4]
 8002392:	f7ff fcb8 	bl	8001d06 <_ZN7MPU605016getXGyroOffsetTCEv>
 8002396:	4603      	mov	r3, r0
 8002398:	f887 30a3 	strb.w	r3, [r7, #163]	; 0xa3
    int8_t ygOffsetTC = getYGyroOffsetTC();
 800239c:	6878      	ldr	r0, [r7, #4]
 800239e:	f7ff fcda 	bl	8001d56 <_ZN7MPU605016getYGyroOffsetTCEv>
 80023a2:	4603      	mov	r3, r0
 80023a4:	f887 30a2 	strb.w	r3, [r7, #162]	; 0xa2
    int8_t zgOffsetTC = getZGyroOffsetTC();
 80023a8:	6878      	ldr	r0, [r7, #4]
 80023aa:	f7ff fcfc 	bl	8001da6 <_ZN7MPU605016getZGyroOffsetTCEv>
 80023ae:	4603      	mov	r3, r0
 80023b0:	f887 30a1 	strb.w	r3, [r7, #161]	; 0xa1
    //DEBUG_PRINT(F("Z gyro offset = "));
    //DEBUG_PRINTLN(zgOffsetTC);

    // setup weird slave stuff (?)
    //DEBUG_PRINTLN(F("Setting slave 0 address to 0x7F..."));
    setSlaveAddress(0, 0x7F);
 80023b4:	227f      	movs	r2, #127	; 0x7f
 80023b6:	2100      	movs	r1, #0
 80023b8:	6878      	ldr	r0, [r7, #4]
 80023ba:	f7ff fbad 	bl	8001b18 <_ZN7MPU605015setSlaveAddressEhh>
    //DEBUG_PRINTLN(F("Disabling I2C Master mode..."));
    setI2CMasterModeEnabled(false);
 80023be:	2100      	movs	r1, #0
 80023c0:	6878      	ldr	r0, [r7, #4]
 80023c2:	f7ff fbfa 	bl	8001bba <_ZN7MPU605023setI2CMasterModeEnabledEb>
    //DEBUG_PRINTLN(F("Setting slave 0 address to 0x68 (self)..."));
    setSlaveAddress(0, 0x68);
 80023c6:	2268      	movs	r2, #104	; 0x68
 80023c8:	2100      	movs	r1, #0
 80023ca:	6878      	ldr	r0, [r7, #4]
 80023cc:	f7ff fba4 	bl	8001b18 <_ZN7MPU605015setSlaveAddressEhh>
    //DEBUG_PRINTLN(F("Resetting I2C Master control..."));
    resetI2CMaster();
 80023d0:	6878      	ldr	r0, [r7, #4]
 80023d2:	f7ff fc12 	bl	8001bfa <_ZN7MPU605014resetI2CMasterEv>
    HAL_Delay(20);
 80023d6:	2014      	movs	r0, #20
 80023d8:	f001 f9c4 	bl	8003764 <HAL_Delay>

    // load DMP code into memory banks
    //DEBUG_PRINT(F("Writing DMP code to MPU memory banks ("));
    //DEBUG_PRINT(MPU6050_DMP_CODE_SIZE);
    //DEBUG_PRINTLN(F(" bytes)"));
    if (writeProgMemoryBlock(dmpMemory, MPU6050_DMP_CODE_SIZE)) {
 80023dc:	2301      	movs	r3, #1
 80023de:	9301      	str	r3, [sp, #4]
 80023e0:	2300      	movs	r3, #0
 80023e2:	9300      	str	r3, [sp, #0]
 80023e4:	2300      	movs	r3, #0
 80023e6:	f240 7289 	movw	r2, #1929	; 0x789
 80023ea:	49ce      	ldr	r1, [pc, #824]	; (8002724 <_ZN7MPU605013dmpInitializeEv+0x3d0>)
 80023ec:	6878      	ldr	r0, [r7, #4]
 80023ee:	f7ff fe98 	bl	8002122 <_ZN7MPU605020writeProgMemoryBlockEPKhthhb>
 80023f2:	4603      	mov	r3, r0
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	f000 8238 	beq.w	800286a <_ZN7MPU605013dmpInitializeEv+0x516>

        // write DMP configuration
        //DEBUG_PRINT(F("Writing DMP configuration to MPU memory banks ("));
        //DEBUG_PRINT(MPU6050_DMP_CONFIG_SIZE);
        //DEBUG_PRINTLN(F(" bytes in config def)"));
        if (writeProgDMPConfigurationSet(dmpConfig, MPU6050_DMP_CONFIG_SIZE)) {
 80023fa:	22c0      	movs	r2, #192	; 0xc0
 80023fc:	49ca      	ldr	r1, [pc, #808]	; (8002728 <_ZN7MPU605013dmpInitializeEv+0x3d4>)
 80023fe:	6878      	ldr	r0, [r7, #4]
 8002400:	f7ff ff74 	bl	80022ec <_ZN7MPU605028writeProgDMPConfigurationSetEPKht>
 8002404:	4603      	mov	r3, r0
 8002406:	2b00      	cmp	r3, #0
 8002408:	f000 822d 	beq.w	8002866 <_ZN7MPU605013dmpInitializeEv+0x512>
            //DEBUG_PRINTLN(F("Success! DMP configuration written and verified."));

            //DEBUG_PRINTLN(F("Setting clock source to Z Gyro..."));
            setClockSource(MPU6050_CLOCK_PLL_ZGYRO);
 800240c:	2103      	movs	r1, #3
 800240e:	6878      	ldr	r0, [r7, #4]
 8002410:	f7ff fc22 	bl	8001c58 <_ZN7MPU605014setClockSourceEh>

            //DEBUG_PRINTLN(F("Setting DMP and FIFO_OFLOW interrupts enabled..."));
            setIntEnabled(0x12);
 8002414:	2112      	movs	r1, #18
 8002416:	6878      	ldr	r0, [r7, #4]
 8002418:	f7ff fb9b 	bl	8001b52 <_ZN7MPU605013setIntEnabledEh>

            //DEBUG_PRINTLN(F("Setting sample rate to 200Hz..."));
            setRate(4); // 1khz / (1 + 4) = 200 Hz
 800241c:	2104      	movs	r1, #4
 800241e:	6878      	ldr	r0, [r7, #4]
 8002420:	f7ff fad9 	bl	80019d6 <_ZN7MPU60507setRateEh>

            //DEBUG_PRINTLN(F("Setting external frame sync to TEMP_OUT_L[0]..."));
            setExternalFrameSync(MPU6050_EXT_SYNC_TEMP_OUT_L);
 8002424:	2101      	movs	r1, #1
 8002426:	6878      	ldr	r0, [r7, #4]
 8002428:	f7ff fae6 	bl	80019f8 <_ZN7MPU605020setExternalFrameSyncEh>

            //DEBUG_PRINTLN(F("Setting DLPF bandwidth to 42Hz..."));
            setDLPFMode(MPU6050_DLPF_BW_42);
 800242c:	2103      	movs	r1, #3
 800242e:	6878      	ldr	r0, [r7, #4]
 8002430:	f7ff faf5 	bl	8001a1e <_ZN7MPU605011setDLPFModeEh>

            //DEBUG_PRINTLN(F("Setting gyro sensitivity to +/- 2000 deg/sec..."));
            setFullScaleGyroRange(MPU6050_GYRO_FS_2000);
 8002434:	2103      	movs	r1, #3
 8002436:	6878      	ldr	r0, [r7, #4]
 8002438:	f7ff fb04 	bl	8001a44 <_ZN7MPU605021setFullScaleGyroRangeEh>

            //DEBUG_PRINTLN(F("Setting DMP programm start address"));
            //write start address MSB into register
            setDMPConfig1(0x03);
 800243c:	2103      	movs	r1, #3
 800243e:	6878      	ldr	r0, [r7, #4]
 8002440:	f7ff ff66 	bl	8002310 <_ZN7MPU605013setDMPConfig1Eh>
            //write start address LSB into register
            setDMPConfig2(0x00);
 8002444:	2100      	movs	r1, #0
 8002446:	6878      	ldr	r0, [r7, #4]
 8002448:	f7ff ff73 	bl	8002332 <_ZN7MPU605013setDMPConfig2Eh>

            //DEBUG_PRINTLN(F("Clearing OTP Bank flag..."));
            setOTPBankValid(false);
 800244c:	2100      	movs	r1, #0
 800244e:	6878      	ldr	r0, [r7, #4]
 8002450:	f7ff fc48 	bl	8001ce4 <_ZN7MPU605015setOTPBankValidEb>

            //DEBUG_PRINTLN(F("Setting X/Y/Z gyro offset TCs to previous values..."));
            setXGyroOffsetTC(xgOffsetTC);
 8002454:	f997 30a3 	ldrsb.w	r3, [r7, #163]	; 0xa3
 8002458:	4619      	mov	r1, r3
 800245a:	6878      	ldr	r0, [r7, #4]
 800245c:	f7ff fc68 	bl	8001d30 <_ZN7MPU605016setXGyroOffsetTCEa>
            setYGyroOffsetTC(ygOffsetTC);
 8002460:	f997 30a2 	ldrsb.w	r3, [r7, #162]	; 0xa2
 8002464:	4619      	mov	r1, r3
 8002466:	6878      	ldr	r0, [r7, #4]
 8002468:	f7ff fc8a 	bl	8001d80 <_ZN7MPU605016setYGyroOffsetTCEa>
            setZGyroOffsetTC(zgOffsetTC);
 800246c:	f997 30a1 	ldrsb.w	r3, [r7, #161]	; 0xa1
 8002470:	4619      	mov	r1, r3
 8002472:	6878      	ldr	r0, [r7, #4]
 8002474:	f7ff fcac 	bl	8001dd0 <_ZN7MPU605016setZGyroOffsetTCEa>
            //setYGyroOffset(0);
            //setZGyroOffset(0);

            //DEBUG_PRINTLN(F("Writing final memory update 1/7 (function unknown)..."));
            uint8_t dmpUpdate[16], j;
            uint16_t pos = 0;
 8002478:	2300      	movs	r3, #0
 800247a:	f8a7 30a4 	strh.w	r3, [r7, #164]	; 0xa4
            for (j = 0; j < 4 || j < dmpUpdate[2] + 3; j++, pos++) dmpUpdate[j] = pgm_read_byte(&dmpUpdates[pos]);
 800247e:	2300      	movs	r3, #0
 8002480:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
 8002484:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 8002488:	2b03      	cmp	r3, #3
 800248a:	d906      	bls.n	800249a <_ZN7MPU605013dmpInitializeEv+0x146>
 800248c:	f897 308e 	ldrb.w	r3, [r7, #142]	; 0x8e
 8002490:	1c9a      	adds	r2, r3, #2
 8002492:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 8002496:	429a      	cmp	r2, r3
 8002498:	db15      	blt.n	80024c6 <_ZN7MPU605013dmpInitializeEv+0x172>
 800249a:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	; 0xa4
 800249e:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 80024a2:	49a2      	ldr	r1, [pc, #648]	; (800272c <_ZN7MPU605013dmpInitializeEv+0x3d8>)
 80024a4:	5c8a      	ldrb	r2, [r1, r2]
 80024a6:	f107 01a8 	add.w	r1, r7, #168	; 0xa8
 80024aa:	440b      	add	r3, r1
 80024ac:	f803 2c1c 	strb.w	r2, [r3, #-28]
 80024b0:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 80024b4:	3301      	adds	r3, #1
 80024b6:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
 80024ba:	f8b7 30a4 	ldrh.w	r3, [r7, #164]	; 0xa4
 80024be:	3301      	adds	r3, #1
 80024c0:	f8a7 30a4 	strh.w	r3, [r7, #164]	; 0xa4
 80024c4:	e7de      	b.n	8002484 <_ZN7MPU605013dmpInitializeEv+0x130>
            writeMemoryBlock(dmpUpdate + 3, dmpUpdate[2], dmpUpdate[0], dmpUpdate[1]);
 80024c6:	f107 018c 	add.w	r1, r7, #140	; 0x8c
 80024ca:	3103      	adds	r1, #3
 80024cc:	f897 308e 	ldrb.w	r3, [r7, #142]	; 0x8e
 80024d0:	b29a      	uxth	r2, r3
 80024d2:	f897 008c 	ldrb.w	r0, [r7, #140]	; 0x8c
 80024d6:	f897 308d 	ldrb.w	r3, [r7, #141]	; 0x8d
 80024da:	2400      	movs	r4, #0
 80024dc:	9402      	str	r4, [sp, #8]
 80024de:	2401      	movs	r4, #1
 80024e0:	9401      	str	r4, [sp, #4]
 80024e2:	9300      	str	r3, [sp, #0]
 80024e4:	4603      	mov	r3, r0
 80024e6:	6878      	ldr	r0, [r7, #4]
 80024e8:	f7ff fd46 	bl	8001f78 <_ZN7MPU605016writeMemoryBlockEPKhthhbb>

            //DEBUG_PRINTLN(F("Writing final memory update 2/7 (function unknown)..."));
            for (j = 0; j < 4 || j < dmpUpdate[2] + 3; j++, pos++) dmpUpdate[j] = pgm_read_byte(&dmpUpdates[pos]);
 80024ec:	2300      	movs	r3, #0
 80024ee:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
 80024f2:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 80024f6:	2b03      	cmp	r3, #3
 80024f8:	d906      	bls.n	8002508 <_ZN7MPU605013dmpInitializeEv+0x1b4>
 80024fa:	f897 308e 	ldrb.w	r3, [r7, #142]	; 0x8e
 80024fe:	1c9a      	adds	r2, r3, #2
 8002500:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 8002504:	429a      	cmp	r2, r3
 8002506:	db15      	blt.n	8002534 <_ZN7MPU605013dmpInitializeEv+0x1e0>
 8002508:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	; 0xa4
 800250c:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 8002510:	4986      	ldr	r1, [pc, #536]	; (800272c <_ZN7MPU605013dmpInitializeEv+0x3d8>)
 8002512:	5c8a      	ldrb	r2, [r1, r2]
 8002514:	f107 01a8 	add.w	r1, r7, #168	; 0xa8
 8002518:	440b      	add	r3, r1
 800251a:	f803 2c1c 	strb.w	r2, [r3, #-28]
 800251e:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 8002522:	3301      	adds	r3, #1
 8002524:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
 8002528:	f8b7 30a4 	ldrh.w	r3, [r7, #164]	; 0xa4
 800252c:	3301      	adds	r3, #1
 800252e:	f8a7 30a4 	strh.w	r3, [r7, #164]	; 0xa4
 8002532:	e7de      	b.n	80024f2 <_ZN7MPU605013dmpInitializeEv+0x19e>
            writeMemoryBlock(dmpUpdate + 3, dmpUpdate[2], dmpUpdate[0], dmpUpdate[1]);
 8002534:	f107 018c 	add.w	r1, r7, #140	; 0x8c
 8002538:	3103      	adds	r1, #3
 800253a:	f897 308e 	ldrb.w	r3, [r7, #142]	; 0x8e
 800253e:	b29a      	uxth	r2, r3
 8002540:	f897 008c 	ldrb.w	r0, [r7, #140]	; 0x8c
 8002544:	f897 308d 	ldrb.w	r3, [r7, #141]	; 0x8d
 8002548:	2400      	movs	r4, #0
 800254a:	9402      	str	r4, [sp, #8]
 800254c:	2401      	movs	r4, #1
 800254e:	9401      	str	r4, [sp, #4]
 8002550:	9300      	str	r3, [sp, #0]
 8002552:	4603      	mov	r3, r0
 8002554:	6878      	ldr	r0, [r7, #4]
 8002556:	f7ff fd0f 	bl	8001f78 <_ZN7MPU605016writeMemoryBlockEPKhthhbb>

            //DEBUG_PRINTLN(F("Resetting FIFO..."));
            resetFIFO();
 800255a:	6878      	ldr	r0, [r7, #4]
 800255c:	f7ff fb3e 	bl	8001bdc <_ZN7MPU60509resetFIFOEv>

            //DEBUG_PRINTLN(F("Reading FIFO count..."));
            uint16_t fifoCount = getFIFOCount();
 8002560:	6878      	ldr	r0, [r7, #4]
 8002562:	f7ff fb8c 	bl	8001c7e <_ZN7MPU605012getFIFOCountEv>
 8002566:	4603      	mov	r3, r0
 8002568:	f8a7 309e 	strh.w	r3, [r7, #158]	; 0x9e
            uint8_t fifoBuffer[128];

            //DEBUG_PRINT(F("Current FIFO count="));
            //DEBUG_PRINTLN(fifoCount);
            getFIFOBytes(fifoBuffer, fifoCount);
 800256c:	f8b7 309e 	ldrh.w	r3, [r7, #158]	; 0x9e
 8002570:	b2da      	uxtb	r2, r3
 8002572:	f107 030c 	add.w	r3, r7, #12
 8002576:	4619      	mov	r1, r3
 8002578:	6878      	ldr	r0, [r7, #4]
 800257a:	f7ff fb9a 	bl	8001cb2 <_ZN7MPU605012getFIFOBytesEPhh>

            //DEBUG_PRINTLN(F("Setting motion detection threshold to 2..."));
            setMotionDetectionThreshold(2);
 800257e:	2102      	movs	r1, #2
 8002580:	6878      	ldr	r0, [r7, #4]
 8002582:	f7ff fa85 	bl	8001a90 <_ZN7MPU605027setMotionDetectionThresholdEh>

            //DEBUG_PRINTLN(F("Setting zero-motion detection threshold to 156..."));
            setZeroMotionDetectionThreshold(156);
 8002586:	219c      	movs	r1, #156	; 0x9c
 8002588:	6878      	ldr	r0, [r7, #4]
 800258a:	f7ff faa3 	bl	8001ad4 <_ZN7MPU605031setZeroMotionDetectionThresholdEh>

            //DEBUG_PRINTLN(F("Setting motion detection duration to 80..."));
            setMotionDetectionDuration(80);
 800258e:	2150      	movs	r1, #80	; 0x50
 8002590:	6878      	ldr	r0, [r7, #4]
 8002592:	f7ff fa8e 	bl	8001ab2 <_ZN7MPU605026setMotionDetectionDurationEh>

            //DEBUG_PRINTLN(F("Setting zero-motion detection duration to 0..."));
            setZeroMotionDetectionDuration(0);
 8002596:	2100      	movs	r1, #0
 8002598:	6878      	ldr	r0, [r7, #4]
 800259a:	f7ff faac 	bl	8001af6 <_ZN7MPU605030setZeroMotionDetectionDurationEh>

            //DEBUG_PRINTLN(F("Resetting FIFO..."));
            resetFIFO();
 800259e:	6878      	ldr	r0, [r7, #4]
 80025a0:	f7ff fb1c 	bl	8001bdc <_ZN7MPU60509resetFIFOEv>

            //DEBUG_PRINTLN(F("Enabling FIFO..."));
            setFIFOEnabled(true);
 80025a4:	2101      	movs	r1, #1
 80025a6:	6878      	ldr	r0, [r7, #4]
 80025a8:	f7ff faf6 	bl	8001b98 <_ZN7MPU605014setFIFOEnabledEb>

            //DEBUG_PRINTLN(F("Enabling DMP..."));
            setDMPEnabled(true);
 80025ac:	2101      	movs	r1, #1
 80025ae:	6878      	ldr	r0, [r7, #4]
 80025b0:	f7ff fc21 	bl	8001df6 <_ZN7MPU605013setDMPEnabledEb>

            //DEBUG_PRINTLN(F("Resetting DMP..."));
            resetDMP();
 80025b4:	6878      	ldr	r0, [r7, #4]
 80025b6:	f7ff fc2f 	bl	8001e18 <_ZN7MPU60508resetDMPEv>

            //DEBUG_PRINTLN(F("Writing final memory update 3/7 (function unknown)..."));
            for (j = 0; j < 4 || j < dmpUpdate[2] + 3; j++, pos++) dmpUpdate[j] = pgm_read_byte(&dmpUpdates[pos]);
 80025ba:	2300      	movs	r3, #0
 80025bc:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
 80025c0:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 80025c4:	2b03      	cmp	r3, #3
 80025c6:	d906      	bls.n	80025d6 <_ZN7MPU605013dmpInitializeEv+0x282>
 80025c8:	f897 308e 	ldrb.w	r3, [r7, #142]	; 0x8e
 80025cc:	1c9a      	adds	r2, r3, #2
 80025ce:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 80025d2:	429a      	cmp	r2, r3
 80025d4:	db15      	blt.n	8002602 <_ZN7MPU605013dmpInitializeEv+0x2ae>
 80025d6:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	; 0xa4
 80025da:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 80025de:	4953      	ldr	r1, [pc, #332]	; (800272c <_ZN7MPU605013dmpInitializeEv+0x3d8>)
 80025e0:	5c8a      	ldrb	r2, [r1, r2]
 80025e2:	f107 01a8 	add.w	r1, r7, #168	; 0xa8
 80025e6:	440b      	add	r3, r1
 80025e8:	f803 2c1c 	strb.w	r2, [r3, #-28]
 80025ec:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 80025f0:	3301      	adds	r3, #1
 80025f2:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
 80025f6:	f8b7 30a4 	ldrh.w	r3, [r7, #164]	; 0xa4
 80025fa:	3301      	adds	r3, #1
 80025fc:	f8a7 30a4 	strh.w	r3, [r7, #164]	; 0xa4
 8002600:	e7de      	b.n	80025c0 <_ZN7MPU605013dmpInitializeEv+0x26c>
            writeMemoryBlock(dmpUpdate + 3, dmpUpdate[2], dmpUpdate[0], dmpUpdate[1]);
 8002602:	f107 018c 	add.w	r1, r7, #140	; 0x8c
 8002606:	3103      	adds	r1, #3
 8002608:	f897 308e 	ldrb.w	r3, [r7, #142]	; 0x8e
 800260c:	b29a      	uxth	r2, r3
 800260e:	f897 008c 	ldrb.w	r0, [r7, #140]	; 0x8c
 8002612:	f897 308d 	ldrb.w	r3, [r7, #141]	; 0x8d
 8002616:	2400      	movs	r4, #0
 8002618:	9402      	str	r4, [sp, #8]
 800261a:	2401      	movs	r4, #1
 800261c:	9401      	str	r4, [sp, #4]
 800261e:	9300      	str	r3, [sp, #0]
 8002620:	4603      	mov	r3, r0
 8002622:	6878      	ldr	r0, [r7, #4]
 8002624:	f7ff fca8 	bl	8001f78 <_ZN7MPU605016writeMemoryBlockEPKhthhbb>

            //DEBUG_PRINTLN(F("Writing final memory update 4/7 (function unknown)..."));
            for (j = 0; j < 4 || j < dmpUpdate[2] + 3; j++, pos++) dmpUpdate[j] = pgm_read_byte(&dmpUpdates[pos]);
 8002628:	2300      	movs	r3, #0
 800262a:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
 800262e:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 8002632:	2b03      	cmp	r3, #3
 8002634:	d906      	bls.n	8002644 <_ZN7MPU605013dmpInitializeEv+0x2f0>
 8002636:	f897 308e 	ldrb.w	r3, [r7, #142]	; 0x8e
 800263a:	1c9a      	adds	r2, r3, #2
 800263c:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 8002640:	429a      	cmp	r2, r3
 8002642:	db15      	blt.n	8002670 <_ZN7MPU605013dmpInitializeEv+0x31c>
 8002644:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	; 0xa4
 8002648:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 800264c:	4937      	ldr	r1, [pc, #220]	; (800272c <_ZN7MPU605013dmpInitializeEv+0x3d8>)
 800264e:	5c8a      	ldrb	r2, [r1, r2]
 8002650:	f107 01a8 	add.w	r1, r7, #168	; 0xa8
 8002654:	440b      	add	r3, r1
 8002656:	f803 2c1c 	strb.w	r2, [r3, #-28]
 800265a:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 800265e:	3301      	adds	r3, #1
 8002660:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
 8002664:	f8b7 30a4 	ldrh.w	r3, [r7, #164]	; 0xa4
 8002668:	3301      	adds	r3, #1
 800266a:	f8a7 30a4 	strh.w	r3, [r7, #164]	; 0xa4
 800266e:	e7de      	b.n	800262e <_ZN7MPU605013dmpInitializeEv+0x2da>
            writeMemoryBlock(dmpUpdate + 3, dmpUpdate[2], dmpUpdate[0], dmpUpdate[1]);
 8002670:	f107 018c 	add.w	r1, r7, #140	; 0x8c
 8002674:	3103      	adds	r1, #3
 8002676:	f897 308e 	ldrb.w	r3, [r7, #142]	; 0x8e
 800267a:	b29a      	uxth	r2, r3
 800267c:	f897 008c 	ldrb.w	r0, [r7, #140]	; 0x8c
 8002680:	f897 308d 	ldrb.w	r3, [r7, #141]	; 0x8d
 8002684:	2400      	movs	r4, #0
 8002686:	9402      	str	r4, [sp, #8]
 8002688:	2401      	movs	r4, #1
 800268a:	9401      	str	r4, [sp, #4]
 800268c:	9300      	str	r3, [sp, #0]
 800268e:	4603      	mov	r3, r0
 8002690:	6878      	ldr	r0, [r7, #4]
 8002692:	f7ff fc71 	bl	8001f78 <_ZN7MPU605016writeMemoryBlockEPKhthhbb>

            //DEBUG_PRINTLN(F("Writing final memory update 5/7 (function unknown)..."));
            for (j = 0; j < 4 || j < dmpUpdate[2] + 3; j++, pos++) dmpUpdate[j] = pgm_read_byte(&dmpUpdates[pos]);
 8002696:	2300      	movs	r3, #0
 8002698:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
 800269c:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 80026a0:	2b03      	cmp	r3, #3
 80026a2:	d906      	bls.n	80026b2 <_ZN7MPU605013dmpInitializeEv+0x35e>
 80026a4:	f897 308e 	ldrb.w	r3, [r7, #142]	; 0x8e
 80026a8:	1c9a      	adds	r2, r3, #2
 80026aa:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 80026ae:	429a      	cmp	r2, r3
 80026b0:	db15      	blt.n	80026de <_ZN7MPU605013dmpInitializeEv+0x38a>
 80026b2:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	; 0xa4
 80026b6:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 80026ba:	491c      	ldr	r1, [pc, #112]	; (800272c <_ZN7MPU605013dmpInitializeEv+0x3d8>)
 80026bc:	5c8a      	ldrb	r2, [r1, r2]
 80026be:	f107 01a8 	add.w	r1, r7, #168	; 0xa8
 80026c2:	440b      	add	r3, r1
 80026c4:	f803 2c1c 	strb.w	r2, [r3, #-28]
 80026c8:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 80026cc:	3301      	adds	r3, #1
 80026ce:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
 80026d2:	f8b7 30a4 	ldrh.w	r3, [r7, #164]	; 0xa4
 80026d6:	3301      	adds	r3, #1
 80026d8:	f8a7 30a4 	strh.w	r3, [r7, #164]	; 0xa4
 80026dc:	e7de      	b.n	800269c <_ZN7MPU605013dmpInitializeEv+0x348>
            writeMemoryBlock(dmpUpdate + 3, dmpUpdate[2], dmpUpdate[0], dmpUpdate[1]);
 80026de:	f107 018c 	add.w	r1, r7, #140	; 0x8c
 80026e2:	3103      	adds	r1, #3
 80026e4:	f897 308e 	ldrb.w	r3, [r7, #142]	; 0x8e
 80026e8:	b29a      	uxth	r2, r3
 80026ea:	f897 008c 	ldrb.w	r0, [r7, #140]	; 0x8c
 80026ee:	f897 308d 	ldrb.w	r3, [r7, #141]	; 0x8d
 80026f2:	2400      	movs	r4, #0
 80026f4:	9402      	str	r4, [sp, #8]
 80026f6:	2401      	movs	r4, #1
 80026f8:	9401      	str	r4, [sp, #4]
 80026fa:	9300      	str	r3, [sp, #0]
 80026fc:	4603      	mov	r3, r0
 80026fe:	6878      	ldr	r0, [r7, #4]
 8002700:	f7ff fc3a 	bl	8001f78 <_ZN7MPU605016writeMemoryBlockEPKhthhbb>

            //DEBUG_PRINTLN(F("Waiting for FIFO count > 2..."));
            while ((fifoCount = getFIFOCount()) < 3);
 8002704:	6878      	ldr	r0, [r7, #4]
 8002706:	f7ff faba 	bl	8001c7e <_ZN7MPU605012getFIFOCountEv>
 800270a:	4603      	mov	r3, r0
 800270c:	f8a7 309e 	strh.w	r3, [r7, #158]	; 0x9e
 8002710:	f8b7 309e 	ldrh.w	r3, [r7, #158]	; 0x9e
 8002714:	2b02      	cmp	r3, #2
 8002716:	bf94      	ite	ls
 8002718:	2301      	movls	r3, #1
 800271a:	2300      	movhi	r3, #0
 800271c:	b2db      	uxtb	r3, r3
 800271e:	2b00      	cmp	r3, #0
 8002720:	d006      	beq.n	8002730 <_ZN7MPU605013dmpInitializeEv+0x3dc>
 8002722:	e7ef      	b.n	8002704 <_ZN7MPU605013dmpInitializeEv+0x3b0>
 8002724:	0800b8fc 	.word	0x0800b8fc
 8002728:	0800c088 	.word	0x0800c088
 800272c:	0800c148 	.word	0x0800c148

            //DEBUG_PRINT(F("Current FIFO count="));
            //DEBUG_PRINTLN(fifoCount);
            //DEBUG_PRINTLN(F("Reading FIFO data..."));
            getFIFOBytes(fifoBuffer, fifoCount);
 8002730:	f8b7 309e 	ldrh.w	r3, [r7, #158]	; 0x9e
 8002734:	b2da      	uxtb	r2, r3
 8002736:	f107 030c 	add.w	r3, r7, #12
 800273a:	4619      	mov	r1, r3
 800273c:	6878      	ldr	r0, [r7, #4]
 800273e:	f7ff fab8 	bl	8001cb2 <_ZN7MPU605012getFIFOBytesEPhh>

            //DEBUG_PRINT(F("Current interrupt status="));
            //DEBUG_PRINTLNF(getIntStatus(), HEX);

            //DEBUG_PRINTLN(F("Reading final memory update 6/7 (function unknown)..."));
            for (j = 0; j < 4 || j < dmpUpdate[2] + 3; j++, pos++) dmpUpdate[j] = pgm_read_byte(&dmpUpdates[pos]);
 8002742:	2300      	movs	r3, #0
 8002744:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
 8002748:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 800274c:	2b03      	cmp	r3, #3
 800274e:	d906      	bls.n	800275e <_ZN7MPU605013dmpInitializeEv+0x40a>
 8002750:	f897 308e 	ldrb.w	r3, [r7, #142]	; 0x8e
 8002754:	1c9a      	adds	r2, r3, #2
 8002756:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 800275a:	429a      	cmp	r2, r3
 800275c:	db15      	blt.n	800278a <_ZN7MPU605013dmpInitializeEv+0x436>
 800275e:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	; 0xa4
 8002762:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 8002766:	4943      	ldr	r1, [pc, #268]	; (8002874 <_ZN7MPU605013dmpInitializeEv+0x520>)
 8002768:	5c8a      	ldrb	r2, [r1, r2]
 800276a:	f107 01a8 	add.w	r1, r7, #168	; 0xa8
 800276e:	440b      	add	r3, r1
 8002770:	f803 2c1c 	strb.w	r2, [r3, #-28]
 8002774:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 8002778:	3301      	adds	r3, #1
 800277a:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
 800277e:	f8b7 30a4 	ldrh.w	r3, [r7, #164]	; 0xa4
 8002782:	3301      	adds	r3, #1
 8002784:	f8a7 30a4 	strh.w	r3, [r7, #164]	; 0xa4
 8002788:	e7de      	b.n	8002748 <_ZN7MPU605013dmpInitializeEv+0x3f4>
            readMemoryBlock(dmpUpdate + 3, dmpUpdate[2], dmpUpdate[0], dmpUpdate[1]);
 800278a:	f107 018c 	add.w	r1, r7, #140	; 0x8c
 800278e:	3103      	adds	r1, #3
 8002790:	f897 308e 	ldrb.w	r3, [r7, #142]	; 0x8e
 8002794:	b29a      	uxth	r2, r3
 8002796:	f897 008c 	ldrb.w	r0, [r7, #140]	; 0x8c
 800279a:	f897 308d 	ldrb.w	r3, [r7, #141]	; 0x8d
 800279e:	9300      	str	r3, [sp, #0]
 80027a0:	4603      	mov	r3, r0
 80027a2:	6878      	ldr	r0, [r7, #4]
 80027a4:	f7ff fb82 	bl	8001eac <_ZN7MPU605015readMemoryBlockEPhthh>

            //DEBUG_PRINTLN(F("Waiting for FIFO count > 2..."));
            while ((fifoCount = getFIFOCount()) < 3);
 80027a8:	6878      	ldr	r0, [r7, #4]
 80027aa:	f7ff fa68 	bl	8001c7e <_ZN7MPU605012getFIFOCountEv>
 80027ae:	4603      	mov	r3, r0
 80027b0:	f8a7 309e 	strh.w	r3, [r7, #158]	; 0x9e
 80027b4:	f8b7 309e 	ldrh.w	r3, [r7, #158]	; 0x9e
 80027b8:	2b02      	cmp	r3, #2
 80027ba:	bf94      	ite	ls
 80027bc:	2301      	movls	r3, #1
 80027be:	2300      	movhi	r3, #0
 80027c0:	b2db      	uxtb	r3, r3
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d000      	beq.n	80027c8 <_ZN7MPU605013dmpInitializeEv+0x474>
 80027c6:	e7ef      	b.n	80027a8 <_ZN7MPU605013dmpInitializeEv+0x454>

            //DEBUG_PRINT(F("Current FIFO count="));
            //DEBUG_PRINTLN(fifoCount);

            //DEBUG_PRINTLN(F("Reading FIFO data..."));
            getFIFOBytes(fifoBuffer, fifoCount);
 80027c8:	f8b7 309e 	ldrh.w	r3, [r7, #158]	; 0x9e
 80027cc:	b2da      	uxtb	r2, r3
 80027ce:	f107 030c 	add.w	r3, r7, #12
 80027d2:	4619      	mov	r1, r3
 80027d4:	6878      	ldr	r0, [r7, #4]
 80027d6:	f7ff fa6c 	bl	8001cb2 <_ZN7MPU605012getFIFOBytesEPhh>

            //DEBUG_PRINT(F("Current interrupt status="));
            //DEBUG_PRINTLNF(getIntStatus(), HEX);

            //DEBUG_PRINTLN(F("Writing final memory update 7/7 (function unknown)..."));
            for (j = 0; j < 4 || j < dmpUpdate[2] + 3; j++, pos++) dmpUpdate[j] = pgm_read_byte(&dmpUpdates[pos]);
 80027da:	2300      	movs	r3, #0
 80027dc:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
 80027e0:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 80027e4:	2b03      	cmp	r3, #3
 80027e6:	d906      	bls.n	80027f6 <_ZN7MPU605013dmpInitializeEv+0x4a2>
 80027e8:	f897 308e 	ldrb.w	r3, [r7, #142]	; 0x8e
 80027ec:	1c9a      	adds	r2, r3, #2
 80027ee:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 80027f2:	429a      	cmp	r2, r3
 80027f4:	db15      	blt.n	8002822 <_ZN7MPU605013dmpInitializeEv+0x4ce>
 80027f6:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	; 0xa4
 80027fa:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 80027fe:	491d      	ldr	r1, [pc, #116]	; (8002874 <_ZN7MPU605013dmpInitializeEv+0x520>)
 8002800:	5c8a      	ldrb	r2, [r1, r2]
 8002802:	f107 01a8 	add.w	r1, r7, #168	; 0xa8
 8002806:	440b      	add	r3, r1
 8002808:	f803 2c1c 	strb.w	r2, [r3, #-28]
 800280c:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 8002810:	3301      	adds	r3, #1
 8002812:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
 8002816:	f8b7 30a4 	ldrh.w	r3, [r7, #164]	; 0xa4
 800281a:	3301      	adds	r3, #1
 800281c:	f8a7 30a4 	strh.w	r3, [r7, #164]	; 0xa4
 8002820:	e7de      	b.n	80027e0 <_ZN7MPU605013dmpInitializeEv+0x48c>
            writeMemoryBlock(dmpUpdate + 3, dmpUpdate[2], dmpUpdate[0], dmpUpdate[1]);
 8002822:	f107 018c 	add.w	r1, r7, #140	; 0x8c
 8002826:	3103      	adds	r1, #3
 8002828:	f897 308e 	ldrb.w	r3, [r7, #142]	; 0x8e
 800282c:	b29a      	uxth	r2, r3
 800282e:	f897 008c 	ldrb.w	r0, [r7, #140]	; 0x8c
 8002832:	f897 308d 	ldrb.w	r3, [r7, #141]	; 0x8d
 8002836:	2400      	movs	r4, #0
 8002838:	9402      	str	r4, [sp, #8]
 800283a:	2401      	movs	r4, #1
 800283c:	9401      	str	r4, [sp, #4]
 800283e:	9300      	str	r3, [sp, #0]
 8002840:	4603      	mov	r3, r0
 8002842:	6878      	ldr	r0, [r7, #4]
 8002844:	f7ff fb98 	bl	8001f78 <_ZN7MPU605016writeMemoryBlockEPKhthhbb>

            //DEBUG_PRINTLN(F("DMP is good to go! Finally."));

            //DEBUG_PRINTLN(F("Disabling DMP (you turn it on later)..."));
            setDMPEnabled(false);
 8002848:	2100      	movs	r1, #0
 800284a:	6878      	ldr	r0, [r7, #4]
 800284c:	f7ff fad3 	bl	8001df6 <_ZN7MPU605013setDMPEnabledEb>

            //DEBUG_PRINTLN(F("Setting up internal 42-byte (default) DMP packet buffer..."));
            dmpPacketSize = 42;
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	222a      	movs	r2, #42	; 0x2a
 8002854:	809a      	strh	r2, [r3, #4]
            /*if ((dmpPacketBuffer = (uint8_t *)malloc(42)) == 0) {
                return 3; // TODO: proper error code for no memory
            }*/

            //DEBUG_PRINTLN(F("Resetting FIFO and clearing INT status one last time..."));
            resetFIFO();
 8002856:	6878      	ldr	r0, [r7, #4]
 8002858:	f7ff f9c0 	bl	8001bdc <_ZN7MPU60509resetFIFOEv>
            getIntStatus();
 800285c:	6878      	ldr	r0, [r7, #4]
 800285e:	f7ff f989 	bl	8001b74 <_ZN7MPU605012getIntStatusEv>
        }
    } else {
        //DEBUG_PRINTLN(F("ERROR! DMP code verification failed."));
        return 1; // main binary block loading failed
    }
    return 0; // success
 8002862:	2300      	movs	r3, #0
 8002864:	e002      	b.n	800286c <_ZN7MPU605013dmpInitializeEv+0x518>
            return 2; // configuration block loading failed
 8002866:	2302      	movs	r3, #2
 8002868:	e000      	b.n	800286c <_ZN7MPU605013dmpInitializeEv+0x518>
        return 1; // main binary block loading failed
 800286a:	2301      	movs	r3, #1
}
 800286c:	4618      	mov	r0, r3
 800286e:	37ac      	adds	r7, #172	; 0xac
 8002870:	46bd      	mov	sp, r7
 8002872:	bd90      	pop	{r4, r7, pc}
 8002874:	0800c148 	.word	0x0800c148

08002878 <_Z9read_SBUSv>:

uint16_t SBUS_timerCount = 0;
uint8_t SBUS_RxBitString[numberOfBits];

void read_SBUS()
{
 8002878:	b580      	push	{r7, lr}
 800287a:	b082      	sub	sp, #8
 800287c:	af00      	add	r7, sp, #0
    EXTI->IMR &= ~(EXTI_LINE_0);
 800287e:	4b24      	ldr	r3, [pc, #144]	; (8002910 <_Z9read_SBUSv+0x98>)
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	4a23      	ldr	r2, [pc, #140]	; (8002910 <_Z9read_SBUSv+0x98>)
 8002884:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8002888:	6013      	str	r3, [r2, #0]
    SBUS_timerCount = TIM11->CNT + SBUS_StartTimeOffset;       //get current clock count register value + time offset
 800288a:	4b22      	ldr	r3, [pc, #136]	; (8002914 <_Z9read_SBUSv+0x9c>)
 800288c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800288e:	b29a      	uxth	r2, r3
 8002890:	4b21      	ldr	r3, [pc, #132]	; (8002918 <_Z9read_SBUSv+0xa0>)
 8002892:	801a      	strh	r2, [r3, #0]
    for (size_t i = 0; i < numberOfBits; i++)
 8002894:	2300      	movs	r3, #0
 8002896:	607b      	str	r3, [r7, #4]
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	2b13      	cmp	r3, #19
 800289c:	d830      	bhi.n	8002900 <_Z9read_SBUSv+0x88>
    {
        while (TIM11->CNT - SBUS_ClockCyclesPerBit < SBUS_ClockCyclesPerBit)
 800289e:	4b1d      	ldr	r3, [pc, #116]	; (8002914 <_Z9read_SBUSv+0x9c>)
 80028a0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80028a2:	4b1c      	ldr	r3, [pc, #112]	; (8002914 <_Z9read_SBUSv+0x9c>)
 80028a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028a6:	3301      	adds	r3, #1
 80028a8:	f44f 61c8 	mov.w	r1, #1600	; 0x640
 80028ac:	fbb1 f3f3 	udiv	r3, r1, r3
 80028b0:	1ad2      	subs	r2, r2, r3
 80028b2:	4b18      	ldr	r3, [pc, #96]	; (8002914 <_Z9read_SBUSv+0x9c>)
 80028b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028b6:	3301      	adds	r3, #1
 80028b8:	f44f 61c8 	mov.w	r1, #1600	; 0x640
 80028bc:	fbb1 f3f3 	udiv	r3, r1, r3
 80028c0:	429a      	cmp	r2, r3
 80028c2:	bf34      	ite	cc
 80028c4:	2301      	movcc	r3, #1
 80028c6:	2300      	movcs	r3, #0
 80028c8:	b2db      	uxtb	r3, r3
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d000      	beq.n	80028d0 <_Z9read_SBUSv+0x58>
 80028ce:	e7e6      	b.n	800289e <_Z9read_SBUSv+0x26>
        {
        }
        SBUS_timerCount = TIM11->CNT;
 80028d0:	4b10      	ldr	r3, [pc, #64]	; (8002914 <_Z9read_SBUSv+0x9c>)
 80028d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028d4:	b29a      	uxth	r2, r3
 80028d6:	4b10      	ldr	r3, [pc, #64]	; (8002918 <_Z9read_SBUSv+0xa0>)
 80028d8:	801a      	strh	r2, [r3, #0]
        SBUS_RxBitString[i] = ((ONBOARD_READ_IT_3_GPIO_Port->IDR & ONBOARD_READ_IT_3_Pin) != 0 ? true : false);     //if the pin is HIGH then the value is 1 else 0
 80028da:	4b10      	ldr	r3, [pc, #64]	; (800291c <_Z9read_SBUSv+0xa4>)
 80028dc:	691b      	ldr	r3, [r3, #16]
 80028de:	b2db      	uxtb	r3, r3
 80028e0:	f003 0301 	and.w	r3, r3, #1
 80028e4:	b2d9      	uxtb	r1, r3
 80028e6:	4a0e      	ldr	r2, [pc, #56]	; (8002920 <_Z9read_SBUSv+0xa8>)
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	4413      	add	r3, r2
 80028ec:	460a      	mov	r2, r1
 80028ee:	701a      	strb	r2, [r3, #0]
        HAL_GPIO_TogglePin(ONBOARD_WRITE_4_GPIO_Port, ONBOARD_WRITE_4_Pin);     //debug pin
 80028f0:	2140      	movs	r1, #64	; 0x40
 80028f2:	480a      	ldr	r0, [pc, #40]	; (800291c <_Z9read_SBUSv+0xa4>)
 80028f4:	f001 fd6a 	bl	80043cc <HAL_GPIO_TogglePin>
    for (size_t i = 0; i < numberOfBits; i++)
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	3301      	adds	r3, #1
 80028fc:	607b      	str	r3, [r7, #4]
 80028fe:	e7cb      	b.n	8002898 <_Z9read_SBUSv+0x20>
    }
    HAL_GPIO_TogglePin(ONBOARD_LED_4_GPIO_Port, ONBOARD_LED_4_Pin);     //debug pin
 8002900:	2180      	movs	r1, #128	; 0x80
 8002902:	4808      	ldr	r0, [pc, #32]	; (8002924 <_Z9read_SBUSv+0xac>)
 8002904:	f001 fd62 	bl	80043cc <HAL_GPIO_TogglePin>
 8002908:	bf00      	nop
 800290a:	3708      	adds	r7, #8
 800290c:	46bd      	mov	sp, r7
 800290e:	bd80      	pop	{r7, pc}
 8002910:	40013c00 	.word	0x40013c00
 8002914:	40014800 	.word	0x40014800
 8002918:	2000032a 	.word	0x2000032a
 800291c:	40020800 	.word	0x40020800
 8002920:	2000032c 	.word	0x2000032c
 8002924:	40020000 	.word	0x40020000

08002928 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002928:	b580      	push	{r7, lr}
 800292a:	b086      	sub	sp, #24
 800292c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800292e:	f000 feab 	bl	8003688 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002932:	f000 f843 	bl	80029bc <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002936:	f000 f987 	bl	8002c48 <_ZL12MX_GPIO_Initv>
  MX_ADC1_Init();
 800293a:	f000 f89b 	bl	8002a74 <_ZL12MX_ADC1_Initv>
  MX_I2C1_Init();
 800293e:	f000 f8d7 	bl	8002af0 <MX_I2C1_Init>
  MX_USB_DEVICE_Init();
 8002942:	f007 fcf9 	bl	800a338 <MX_USB_DEVICE_Init>
  MX_TIM11_Init();
 8002946:	f000 f907 	bl	8002b58 <_ZL13MX_TIM11_Initv>
  MX_TIM13_Init();
 800294a:	f000 f92d 	bl	8002ba8 <_ZL13MX_TIM13_Initv>
  MX_TIM14_Init();
 800294e:	f000 f953 	bl	8002bf8 <_ZL13MX_TIM14_Initv>

  


  /* Initialize interrupts */
  MX_NVIC_Init();
 8002952:	f000 f883 	bl	8002a5c <_ZL12MX_NVIC_Initv>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim14);
 8002956:	4816      	ldr	r0, [pc, #88]	; (80029b0 <main+0x88>)
 8002958:	f004 fba2 	bl	80070a0 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim13);
 800295c:	4815      	ldr	r0, [pc, #84]	; (80029b4 <main+0x8c>)
 800295e:	f004 fb9f 	bl	80070a0 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start(&htim11);
 8002962:	4815      	ldr	r0, [pc, #84]	; (80029b8 <main+0x90>)
 8002964:	f004 fb36 	bl	8006fd4 <HAL_TIM_Base_Start>

  HAL_Delay(50);
 8002968:	2032      	movs	r0, #50	; 0x32
 800296a:	f000 fefb 	bl	8003764 <HAL_Delay>
  MPU6050 mpu;
 800296e:	463b      	mov	r3, r7
 8002970:	4618      	mov	r0, r3
 8002972:	f7ff f80b 	bl	800198c <_ZN7MPU6050C1Ev>
  HAL_Delay(50);
 8002976:	2032      	movs	r0, #50	; 0x32
 8002978:	f000 fef4 	bl	8003764 <HAL_Delay>
  mpu.initialize();
 800297c:	463b      	mov	r3, r7
 800297e:	4618      	mov	r0, r3
 8002980:	f7ff f811 	bl	80019a6 <_ZN7MPU605010initializeEv>
  HAL_Delay(50);
 8002984:	2032      	movs	r0, #50	; 0x32
 8002986:	f000 feed 	bl	8003764 <HAL_Delay>
  mpu.dmpInitialize();
 800298a:	463b      	mov	r3, r7
 800298c:	4618      	mov	r0, r3
 800298e:	f7ff fce1 	bl	8002354 <_ZN7MPU605013dmpInitializeEv>
  HAL_Delay(50);
 8002992:	2032      	movs	r0, #50	; 0x32
 8002994:	f000 fee6 	bl	8003764 <HAL_Delay>
  mpu.setDMPEnabled(true);
 8002998:	463b      	mov	r3, r7
 800299a:	2101      	movs	r1, #1
 800299c:	4618      	mov	r0, r3
 800299e:	f7ff fa2a 	bl	8001df6 <_ZN7MPU605013setDMPEnabledEb>
  HAL_Delay(50);
 80029a2:	2032      	movs	r0, #50	; 0x32
 80029a4:	f000 fede 	bl	8003764 <HAL_Delay>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    loop();
 80029a8:	f000 fb08 	bl	8002fbc <_Z4loopv>
 80029ac:	e7fc      	b.n	80029a8 <main+0x80>
 80029ae:	bf00      	nop
 80029b0:	2000046c 	.word	0x2000046c
 80029b4:	20000424 	.word	0x20000424
 80029b8:	200003dc 	.word	0x200003dc

080029bc <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80029bc:	b580      	push	{r7, lr}
 80029be:	b092      	sub	sp, #72	; 0x48
 80029c0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80029c2:	f107 0318 	add.w	r3, r7, #24
 80029c6:	2230      	movs	r2, #48	; 0x30
 80029c8:	2100      	movs	r1, #0
 80029ca:	4618      	mov	r0, r3
 80029cc:	f008 fb10 	bl	800aff0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80029d0:	1d3b      	adds	r3, r7, #4
 80029d2:	2200      	movs	r2, #0
 80029d4:	601a      	str	r2, [r3, #0]
 80029d6:	605a      	str	r2, [r3, #4]
 80029d8:	609a      	str	r2, [r3, #8]
 80029da:	60da      	str	r2, [r3, #12]
 80029dc:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80029de:	2301      	movs	r3, #1
 80029e0:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80029e2:	2301      	movs	r3, #1
 80029e4:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80029e6:	2302      	movs	r3, #2
 80029e8:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80029ea:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80029ee:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLM = 16;
 80029f0:	2310      	movs	r3, #16
 80029f2:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLN = 192;
 80029f4:	23c0      	movs	r3, #192	; 0xc0
 80029f6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80029f8:	2302      	movs	r3, #2
 80029fa:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80029fc:	2304      	movs	r3, #4
 80029fe:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002a00:	f107 0318 	add.w	r3, r7, #24
 8002a04:	4618      	mov	r0, r3
 8002a06:	f003 fe27 	bl	8006658 <HAL_RCC_OscConfig>
 8002a0a:	4603      	mov	r3, r0
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	bf14      	ite	ne
 8002a10:	2301      	movne	r3, #1
 8002a12:	2300      	moveq	r3, #0
 8002a14:	b2db      	uxtb	r3, r3
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d001      	beq.n	8002a1e <_Z18SystemClock_Configv+0x62>
  {
    Error_Handler();
 8002a1a:	f000 fa8d 	bl	8002f38 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002a1e:	230f      	movs	r3, #15
 8002a20:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 8002a22:	2301      	movs	r3, #1
 8002a24:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002a26:	2300      	movs	r3, #0
 8002a28:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002a2a:	2300      	movs	r3, #0
 8002a2c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002a2e:	2300      	movs	r3, #0
 8002a30:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8002a32:	1d3b      	adds	r3, r7, #4
 8002a34:	2100      	movs	r1, #0
 8002a36:	4618      	mov	r0, r3
 8002a38:	f004 f85e 	bl	8006af8 <HAL_RCC_ClockConfig>
 8002a3c:	4603      	mov	r3, r0
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	bf14      	ite	ne
 8002a42:	2301      	movne	r3, #1
 8002a44:	2300      	moveq	r3, #0
 8002a46:	b2db      	uxtb	r3, r3
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d001      	beq.n	8002a50 <_Z18SystemClock_Configv+0x94>
  {
    Error_Handler();
 8002a4c:	f000 fa74 	bl	8002f38 <Error_Handler>
  }
  /** Enables the Clock Security System
  */
  HAL_RCC_EnableCSS();
 8002a50:	f004 f93e 	bl	8006cd0 <HAL_RCC_EnableCSS>
}
 8002a54:	bf00      	nop
 8002a56:	3748      	adds	r7, #72	; 0x48
 8002a58:	46bd      	mov	sp, r7
 8002a5a:	bd80      	pop	{r7, pc}

08002a5c <_ZL12MX_NVIC_Initv>:
/**
  * @brief NVIC Configuration.
  * @retval None
  */
static void MX_NVIC_Init(void)
{
 8002a5c:	b580      	push	{r7, lr}
 8002a5e:	af00      	add	r7, sp, #0
  /* EXTI0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8002a60:	2200      	movs	r2, #0
 8002a62:	2100      	movs	r1, #0
 8002a64:	2006      	movs	r0, #6
 8002a66:	f001 fab6 	bl	8003fd6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8002a6a:	2006      	movs	r0, #6
 8002a6c:	f001 facf 	bl	800400e <HAL_NVIC_EnableIRQ>
}
 8002a70:	bf00      	nop
 8002a72:	bd80      	pop	{r7, pc}

08002a74 <_ZL12MX_ADC1_Initv>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8002a74:	b580      	push	{r7, lr}
 8002a76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8002a78:	4b1a      	ldr	r3, [pc, #104]	; (8002ae4 <_ZL12MX_ADC1_Initv+0x70>)
 8002a7a:	4a1b      	ldr	r2, [pc, #108]	; (8002ae8 <_ZL12MX_ADC1_Initv+0x74>)
 8002a7c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8002a7e:	4b19      	ldr	r3, [pc, #100]	; (8002ae4 <_ZL12MX_ADC1_Initv+0x70>)
 8002a80:	2200      	movs	r2, #0
 8002a82:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8002a84:	4b17      	ldr	r3, [pc, #92]	; (8002ae4 <_ZL12MX_ADC1_Initv+0x70>)
 8002a86:	2200      	movs	r2, #0
 8002a88:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8002a8a:	4b16      	ldr	r3, [pc, #88]	; (8002ae4 <_ZL12MX_ADC1_Initv+0x70>)
 8002a8c:	2201      	movs	r2, #1
 8002a8e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8002a90:	4b14      	ldr	r3, [pc, #80]	; (8002ae4 <_ZL12MX_ADC1_Initv+0x70>)
 8002a92:	2201      	movs	r2, #1
 8002a94:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002a96:	4b13      	ldr	r3, [pc, #76]	; (8002ae4 <_ZL12MX_ADC1_Initv+0x70>)
 8002a98:	2200      	movs	r2, #0
 8002a9a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002a9e:	4b11      	ldr	r3, [pc, #68]	; (8002ae4 <_ZL12MX_ADC1_Initv+0x70>)
 8002aa0:	2200      	movs	r2, #0
 8002aa2:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002aa4:	4b0f      	ldr	r3, [pc, #60]	; (8002ae4 <_ZL12MX_ADC1_Initv+0x70>)
 8002aa6:	4a11      	ldr	r2, [pc, #68]	; (8002aec <_ZL12MX_ADC1_Initv+0x78>)
 8002aa8:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002aaa:	4b0e      	ldr	r3, [pc, #56]	; (8002ae4 <_ZL12MX_ADC1_Initv+0x70>)
 8002aac:	2200      	movs	r2, #0
 8002aae:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8002ab0:	4b0c      	ldr	r3, [pc, #48]	; (8002ae4 <_ZL12MX_ADC1_Initv+0x70>)
 8002ab2:	2201      	movs	r2, #1
 8002ab4:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8002ab6:	4b0b      	ldr	r3, [pc, #44]	; (8002ae4 <_ZL12MX_ADC1_Initv+0x70>)
 8002ab8:	2200      	movs	r2, #0
 8002aba:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002abe:	4b09      	ldr	r3, [pc, #36]	; (8002ae4 <_ZL12MX_ADC1_Initv+0x70>)
 8002ac0:	2201      	movs	r2, #1
 8002ac2:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002ac4:	4807      	ldr	r0, [pc, #28]	; (8002ae4 <_ZL12MX_ADC1_Initv+0x70>)
 8002ac6:	f000 fe71 	bl	80037ac <HAL_ADC_Init>
 8002aca:	4603      	mov	r3, r0
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	bf14      	ite	ne
 8002ad0:	2301      	movne	r3, #1
 8002ad2:	2300      	moveq	r3, #0
 8002ad4:	b2db      	uxtb	r3, r3
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d001      	beq.n	8002ade <_ZL12MX_ADC1_Initv+0x6a>
  {
    Error_Handler();
 8002ada:	f000 fa2d 	bl	8002f38 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8002ade:	bf00      	nop
 8002ae0:	bd80      	pop	{r7, pc}
 8002ae2:	bf00      	nop
 8002ae4:	20000340 	.word	0x20000340
 8002ae8:	40012000 	.word	0x40012000
 8002aec:	0f000001 	.word	0x0f000001

08002af0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
void MX_I2C1_Init(void)
{
 8002af0:	b580      	push	{r7, lr}
 8002af2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002af4:	4b15      	ldr	r3, [pc, #84]	; (8002b4c <MX_I2C1_Init+0x5c>)
 8002af6:	4a16      	ldr	r2, [pc, #88]	; (8002b50 <MX_I2C1_Init+0x60>)
 8002af8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8002afa:	4b14      	ldr	r3, [pc, #80]	; (8002b4c <MX_I2C1_Init+0x5c>)
 8002afc:	4a15      	ldr	r2, [pc, #84]	; (8002b54 <MX_I2C1_Init+0x64>)
 8002afe:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002b00:	4b12      	ldr	r3, [pc, #72]	; (8002b4c <MX_I2C1_Init+0x5c>)
 8002b02:	2200      	movs	r2, #0
 8002b04:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8002b06:	4b11      	ldr	r3, [pc, #68]	; (8002b4c <MX_I2C1_Init+0x5c>)
 8002b08:	2200      	movs	r2, #0
 8002b0a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002b0c:	4b0f      	ldr	r3, [pc, #60]	; (8002b4c <MX_I2C1_Init+0x5c>)
 8002b0e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002b12:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002b14:	4b0d      	ldr	r3, [pc, #52]	; (8002b4c <MX_I2C1_Init+0x5c>)
 8002b16:	2200      	movs	r2, #0
 8002b18:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8002b1a:	4b0c      	ldr	r3, [pc, #48]	; (8002b4c <MX_I2C1_Init+0x5c>)
 8002b1c:	2200      	movs	r2, #0
 8002b1e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002b20:	4b0a      	ldr	r3, [pc, #40]	; (8002b4c <MX_I2C1_Init+0x5c>)
 8002b22:	2200      	movs	r2, #0
 8002b24:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002b26:	4b09      	ldr	r3, [pc, #36]	; (8002b4c <MX_I2C1_Init+0x5c>)
 8002b28:	2200      	movs	r2, #0
 8002b2a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002b2c:	4807      	ldr	r0, [pc, #28]	; (8002b4c <MX_I2C1_Init+0x5c>)
 8002b2e:	f001 fc7f 	bl	8004430 <HAL_I2C_Init>
 8002b32:	4603      	mov	r3, r0
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	bf14      	ite	ne
 8002b38:	2301      	movne	r3, #1
 8002b3a:	2300      	moveq	r3, #0
 8002b3c:	b2db      	uxtb	r3, r3
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d001      	beq.n	8002b46 <MX_I2C1_Init+0x56>
  {
    Error_Handler();
 8002b42:	f000 f9f9 	bl	8002f38 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002b46:	bf00      	nop
 8002b48:	bd80      	pop	{r7, pc}
 8002b4a:	bf00      	nop
 8002b4c:	20000388 	.word	0x20000388
 8002b50:	40005400 	.word	0x40005400
 8002b54:	00061a80 	.word	0x00061a80

08002b58 <_ZL13MX_TIM11_Initv>:
  * @brief TIM11 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM11_Init(void)
{
 8002b58:	b580      	push	{r7, lr}
 8002b5a:	af00      	add	r7, sp, #0
  /* USER CODE END TIM11_Init 0 */

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 8002b5c:	4b10      	ldr	r3, [pc, #64]	; (8002ba0 <_ZL13MX_TIM11_Initv+0x48>)
 8002b5e:	4a11      	ldr	r2, [pc, #68]	; (8002ba4 <_ZL13MX_TIM11_Initv+0x4c>)
 8002b60:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 16 - 1;
 8002b62:	4b0f      	ldr	r3, [pc, #60]	; (8002ba0 <_ZL13MX_TIM11_Initv+0x48>)
 8002b64:	220f      	movs	r2, #15
 8002b66:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002b68:	4b0d      	ldr	r3, [pc, #52]	; (8002ba0 <_ZL13MX_TIM11_Initv+0x48>)
 8002b6a:	2200      	movs	r2, #0
 8002b6c:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 65535;
 8002b6e:	4b0c      	ldr	r3, [pc, #48]	; (8002ba0 <_ZL13MX_TIM11_Initv+0x48>)
 8002b70:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002b74:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002b76:	4b0a      	ldr	r3, [pc, #40]	; (8002ba0 <_ZL13MX_TIM11_Initv+0x48>)
 8002b78:	2200      	movs	r2, #0
 8002b7a:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002b7c:	4b08      	ldr	r3, [pc, #32]	; (8002ba0 <_ZL13MX_TIM11_Initv+0x48>)
 8002b7e:	2200      	movs	r2, #0
 8002b80:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 8002b82:	4807      	ldr	r0, [pc, #28]	; (8002ba0 <_ZL13MX_TIM11_Initv+0x48>)
 8002b84:	f004 f9d6 	bl	8006f34 <HAL_TIM_Base_Init>
 8002b88:	4603      	mov	r3, r0
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	bf14      	ite	ne
 8002b8e:	2301      	movne	r3, #1
 8002b90:	2300      	moveq	r3, #0
 8002b92:	b2db      	uxtb	r3, r3
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d001      	beq.n	8002b9c <_ZL13MX_TIM11_Initv+0x44>
  {
    Error_Handler();
 8002b98:	f000 f9ce 	bl	8002f38 <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */

}
 8002b9c:	bf00      	nop
 8002b9e:	bd80      	pop	{r7, pc}
 8002ba0:	200003dc 	.word	0x200003dc
 8002ba4:	40014800 	.word	0x40014800

08002ba8 <_ZL13MX_TIM13_Initv>:
  * @brief TIM13 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM13_Init(void)
{
 8002ba8:	b580      	push	{r7, lr}
 8002baa:	af00      	add	r7, sp, #0
  /* USER CODE END TIM13_Init 0 */

  /* USER CODE BEGIN TIM13_Init 1 */

  /* USER CODE END TIM13_Init 1 */
  htim13.Instance = TIM13;
 8002bac:	4b10      	ldr	r3, [pc, #64]	; (8002bf0 <_ZL13MX_TIM13_Initv+0x48>)
 8002bae:	4a11      	ldr	r2, [pc, #68]	; (8002bf4 <_ZL13MX_TIM13_Initv+0x4c>)
 8002bb0:	601a      	str	r2, [r3, #0]
  htim13.Init.Prescaler = 16 - 1;
 8002bb2:	4b0f      	ldr	r3, [pc, #60]	; (8002bf0 <_ZL13MX_TIM13_Initv+0x48>)
 8002bb4:	220f      	movs	r2, #15
 8002bb6:	605a      	str	r2, [r3, #4]
  htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002bb8:	4b0d      	ldr	r3, [pc, #52]	; (8002bf0 <_ZL13MX_TIM13_Initv+0x48>)
 8002bba:	2200      	movs	r2, #0
 8002bbc:	609a      	str	r2, [r3, #8]
  htim13.Init.Period = 65535;
 8002bbe:	4b0c      	ldr	r3, [pc, #48]	; (8002bf0 <_ZL13MX_TIM13_Initv+0x48>)
 8002bc0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002bc4:	60da      	str	r2, [r3, #12]
  htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002bc6:	4b0a      	ldr	r3, [pc, #40]	; (8002bf0 <_ZL13MX_TIM13_Initv+0x48>)
 8002bc8:	2200      	movs	r2, #0
 8002bca:	611a      	str	r2, [r3, #16]
  htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002bcc:	4b08      	ldr	r3, [pc, #32]	; (8002bf0 <_ZL13MX_TIM13_Initv+0x48>)
 8002bce:	2200      	movs	r2, #0
 8002bd0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 8002bd2:	4807      	ldr	r0, [pc, #28]	; (8002bf0 <_ZL13MX_TIM13_Initv+0x48>)
 8002bd4:	f004 f9ae 	bl	8006f34 <HAL_TIM_Base_Init>
 8002bd8:	4603      	mov	r3, r0
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	bf14      	ite	ne
 8002bde:	2301      	movne	r3, #1
 8002be0:	2300      	moveq	r3, #0
 8002be2:	b2db      	uxtb	r3, r3
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d001      	beq.n	8002bec <_ZL13MX_TIM13_Initv+0x44>
  {
    Error_Handler();
 8002be8:	f000 f9a6 	bl	8002f38 <Error_Handler>
  }
  /* USER CODE BEGIN TIM13_Init 2 */

  /* USER CODE END TIM13_Init 2 */

}
 8002bec:	bf00      	nop
 8002bee:	bd80      	pop	{r7, pc}
 8002bf0:	20000424 	.word	0x20000424
 8002bf4:	40001c00 	.word	0x40001c00

08002bf8 <_ZL13MX_TIM14_Initv>:
  * @brief TIM14 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM14_Init(void)
{
 8002bf8:	b580      	push	{r7, lr}
 8002bfa:	af00      	add	r7, sp, #0
  /* USER CODE END TIM14_Init 0 */

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 8002bfc:	4b10      	ldr	r3, [pc, #64]	; (8002c40 <_ZL13MX_TIM14_Initv+0x48>)
 8002bfe:	4a11      	ldr	r2, [pc, #68]	; (8002c44 <_ZL13MX_TIM14_Initv+0x4c>)
 8002c00:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 16 - 1;
 8002c02:	4b0f      	ldr	r3, [pc, #60]	; (8002c40 <_ZL13MX_TIM14_Initv+0x48>)
 8002c04:	220f      	movs	r2, #15
 8002c06:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002c08:	4b0d      	ldr	r3, [pc, #52]	; (8002c40 <_ZL13MX_TIM14_Initv+0x48>)
 8002c0a:	2200      	movs	r2, #0
 8002c0c:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 65535;
 8002c0e:	4b0c      	ldr	r3, [pc, #48]	; (8002c40 <_ZL13MX_TIM14_Initv+0x48>)
 8002c10:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002c14:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002c16:	4b0a      	ldr	r3, [pc, #40]	; (8002c40 <_ZL13MX_TIM14_Initv+0x48>)
 8002c18:	2200      	movs	r2, #0
 8002c1a:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002c1c:	4b08      	ldr	r3, [pc, #32]	; (8002c40 <_ZL13MX_TIM14_Initv+0x48>)
 8002c1e:	2200      	movs	r2, #0
 8002c20:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 8002c22:	4807      	ldr	r0, [pc, #28]	; (8002c40 <_ZL13MX_TIM14_Initv+0x48>)
 8002c24:	f004 f986 	bl	8006f34 <HAL_TIM_Base_Init>
 8002c28:	4603      	mov	r3, r0
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	bf14      	ite	ne
 8002c2e:	2301      	movne	r3, #1
 8002c30:	2300      	moveq	r3, #0
 8002c32:	b2db      	uxtb	r3, r3
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d001      	beq.n	8002c3c <_ZL13MX_TIM14_Initv+0x44>
  {
    Error_Handler();
 8002c38:	f000 f97e 	bl	8002f38 <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */

}
 8002c3c:	bf00      	nop
 8002c3e:	bd80      	pop	{r7, pc}
 8002c40:	2000046c 	.word	0x2000046c
 8002c44:	40002000 	.word	0x40002000

08002c48 <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002c48:	b580      	push	{r7, lr}
 8002c4a:	b08a      	sub	sp, #40	; 0x28
 8002c4c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c4e:	f107 0314 	add.w	r3, r7, #20
 8002c52:	2200      	movs	r2, #0
 8002c54:	601a      	str	r2, [r3, #0]
 8002c56:	605a      	str	r2, [r3, #4]
 8002c58:	609a      	str	r2, [r3, #8]
 8002c5a:	60da      	str	r2, [r3, #12]
 8002c5c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002c5e:	2300      	movs	r3, #0
 8002c60:	613b      	str	r3, [r7, #16]
 8002c62:	4b4e      	ldr	r3, [pc, #312]	; (8002d9c <_ZL12MX_GPIO_Initv+0x154>)
 8002c64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c66:	4a4d      	ldr	r2, [pc, #308]	; (8002d9c <_ZL12MX_GPIO_Initv+0x154>)
 8002c68:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002c6c:	6313      	str	r3, [r2, #48]	; 0x30
 8002c6e:	4b4b      	ldr	r3, [pc, #300]	; (8002d9c <_ZL12MX_GPIO_Initv+0x154>)
 8002c70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c72:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002c76:	613b      	str	r3, [r7, #16]
 8002c78:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002c7a:	2300      	movs	r3, #0
 8002c7c:	60fb      	str	r3, [r7, #12]
 8002c7e:	4b47      	ldr	r3, [pc, #284]	; (8002d9c <_ZL12MX_GPIO_Initv+0x154>)
 8002c80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c82:	4a46      	ldr	r2, [pc, #280]	; (8002d9c <_ZL12MX_GPIO_Initv+0x154>)
 8002c84:	f043 0304 	orr.w	r3, r3, #4
 8002c88:	6313      	str	r3, [r2, #48]	; 0x30
 8002c8a:	4b44      	ldr	r3, [pc, #272]	; (8002d9c <_ZL12MX_GPIO_Initv+0x154>)
 8002c8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c8e:	f003 0304 	and.w	r3, r3, #4
 8002c92:	60fb      	str	r3, [r7, #12]
 8002c94:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002c96:	2300      	movs	r3, #0
 8002c98:	60bb      	str	r3, [r7, #8]
 8002c9a:	4b40      	ldr	r3, [pc, #256]	; (8002d9c <_ZL12MX_GPIO_Initv+0x154>)
 8002c9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c9e:	4a3f      	ldr	r2, [pc, #252]	; (8002d9c <_ZL12MX_GPIO_Initv+0x154>)
 8002ca0:	f043 0301 	orr.w	r3, r3, #1
 8002ca4:	6313      	str	r3, [r2, #48]	; 0x30
 8002ca6:	4b3d      	ldr	r3, [pc, #244]	; (8002d9c <_ZL12MX_GPIO_Initv+0x154>)
 8002ca8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002caa:	f003 0301 	and.w	r3, r3, #1
 8002cae:	60bb      	str	r3, [r7, #8]
 8002cb0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002cb2:	2300      	movs	r3, #0
 8002cb4:	607b      	str	r3, [r7, #4]
 8002cb6:	4b39      	ldr	r3, [pc, #228]	; (8002d9c <_ZL12MX_GPIO_Initv+0x154>)
 8002cb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cba:	4a38      	ldr	r2, [pc, #224]	; (8002d9c <_ZL12MX_GPIO_Initv+0x154>)
 8002cbc:	f043 0302 	orr.w	r3, r3, #2
 8002cc0:	6313      	str	r3, [r2, #48]	; 0x30
 8002cc2:	4b36      	ldr	r3, [pc, #216]	; (8002d9c <_ZL12MX_GPIO_Initv+0x154>)
 8002cc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cc6:	f003 0302 	and.w	r3, r3, #2
 8002cca:	607b      	str	r3, [r7, #4]
 8002ccc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, ONBOARD_LED_1_Pin|ONBOARD_LED_2_Pin|ONBOARD_LED_3_Pin|ONBOARD_LED_4_Pin
 8002cce:	2200      	movs	r2, #0
 8002cd0:	f44f 71f8 	mov.w	r1, #496	; 0x1f0
 8002cd4:	4832      	ldr	r0, [pc, #200]	; (8002da0 <_ZL12MX_GPIO_Initv+0x158>)
 8002cd6:	f001 fb61 	bl	800439c <HAL_GPIO_WritePin>
                          |ONBOARD_WRITE_3_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, ONBOARD_WRITE_4_Pin|ONBOARD_WRITE_2_Pin, GPIO_PIN_RESET);
 8002cda:	2200      	movs	r2, #0
 8002cdc:	f44f 6188 	mov.w	r1, #1088	; 0x440
 8002ce0:	4830      	ldr	r0, [pc, #192]	; (8002da4 <_ZL12MX_GPIO_Initv+0x15c>)
 8002ce2:	f001 fb5b 	bl	800439c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ONBOARD_WRITE_1_GPIO_Port, ONBOARD_WRITE_1_Pin, GPIO_PIN_RESET);
 8002ce6:	2200      	movs	r2, #0
 8002ce8:	2140      	movs	r1, #64	; 0x40
 8002cea:	482f      	ldr	r0, [pc, #188]	; (8002da8 <_ZL12MX_GPIO_Initv+0x160>)
 8002cec:	f001 fb56 	bl	800439c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : ONBOARD_READ_IT_3_Pin */
  GPIO_InitStruct.Pin = ONBOARD_READ_IT_3_Pin;
 8002cf0:	2301      	movs	r3, #1
 8002cf2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002cf4:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8002cf8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002cfa:	2302      	movs	r3, #2
 8002cfc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ONBOARD_READ_IT_3_GPIO_Port, &GPIO_InitStruct);
 8002cfe:	f107 0314 	add.w	r3, r7, #20
 8002d02:	4619      	mov	r1, r3
 8002d04:	4827      	ldr	r0, [pc, #156]	; (8002da4 <_ZL12MX_GPIO_Initv+0x15c>)
 8002d06:	f001 f9ab 	bl	8004060 <HAL_GPIO_Init>

  /*Configure GPIO pins : ONBOARD_BUTTON_1_Pin ONBOARD_BUTTON_2_Pin ONBOARD_BUTTON_3_Pin ONBOARD_BUTTON_4_Pin */
  GPIO_InitStruct.Pin = ONBOARD_BUTTON_1_Pin|ONBOARD_BUTTON_2_Pin|ONBOARD_BUTTON_3_Pin|ONBOARD_BUTTON_4_Pin;
 8002d0a:	230f      	movs	r3, #15
 8002d0c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002d0e:	2300      	movs	r3, #0
 8002d10:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d12:	2300      	movs	r3, #0
 8002d14:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d16:	f107 0314 	add.w	r3, r7, #20
 8002d1a:	4619      	mov	r1, r3
 8002d1c:	4820      	ldr	r0, [pc, #128]	; (8002da0 <_ZL12MX_GPIO_Initv+0x158>)
 8002d1e:	f001 f99f 	bl	8004060 <HAL_GPIO_Init>

  /*Configure GPIO pins : ONBOARD_LED_1_Pin ONBOARD_LED_2_Pin ONBOARD_LED_3_Pin ONBOARD_LED_4_Pin
                           ONBOARD_WRITE_3_Pin */
  GPIO_InitStruct.Pin = ONBOARD_LED_1_Pin|ONBOARD_LED_2_Pin|ONBOARD_LED_3_Pin|ONBOARD_LED_4_Pin
 8002d22:	f44f 73f8 	mov.w	r3, #496	; 0x1f0
 8002d26:	617b      	str	r3, [r7, #20]
                          |ONBOARD_WRITE_3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002d28:	2301      	movs	r3, #1
 8002d2a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d2c:	2300      	movs	r3, #0
 8002d2e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d30:	2300      	movs	r3, #0
 8002d32:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d34:	f107 0314 	add.w	r3, r7, #20
 8002d38:	4619      	mov	r1, r3
 8002d3a:	4819      	ldr	r0, [pc, #100]	; (8002da0 <_ZL12MX_GPIO_Initv+0x158>)
 8002d3c:	f001 f990 	bl	8004060 <HAL_GPIO_Init>

  /*Configure GPIO pins : ONBOARD_WRITE_4_Pin ONBOARD_WRITE_2_Pin */
  GPIO_InitStruct.Pin = ONBOARD_WRITE_4_Pin|ONBOARD_WRITE_2_Pin;
 8002d40:	f44f 6388 	mov.w	r3, #1088	; 0x440
 8002d44:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002d46:	2301      	movs	r3, #1
 8002d48:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d4a:	2300      	movs	r3, #0
 8002d4c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d4e:	2300      	movs	r3, #0
 8002d50:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002d52:	f107 0314 	add.w	r3, r7, #20
 8002d56:	4619      	mov	r1, r3
 8002d58:	4812      	ldr	r0, [pc, #72]	; (8002da4 <_ZL12MX_GPIO_Initv+0x15c>)
 8002d5a:	f001 f981 	bl	8004060 <HAL_GPIO_Init>

  /*Configure GPIO pin : ONBOARD_WRITE_1_Pin */
  GPIO_InitStruct.Pin = ONBOARD_WRITE_1_Pin;
 8002d5e:	2340      	movs	r3, #64	; 0x40
 8002d60:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002d62:	2301      	movs	r3, #1
 8002d64:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d66:	2300      	movs	r3, #0
 8002d68:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d6a:	2300      	movs	r3, #0
 8002d6c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(ONBOARD_WRITE_1_GPIO_Port, &GPIO_InitStruct);
 8002d6e:	f107 0314 	add.w	r3, r7, #20
 8002d72:	4619      	mov	r1, r3
 8002d74:	480c      	ldr	r0, [pc, #48]	; (8002da8 <_ZL12MX_GPIO_Initv+0x160>)
 8002d76:	f001 f973 	bl	8004060 <HAL_GPIO_Init>

  /*Configure GPIO pin : ONBOARD_READ_4_Pin */
  GPIO_InitStruct.Pin = ONBOARD_READ_4_Pin;
 8002d7a:	2380      	movs	r3, #128	; 0x80
 8002d7c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002d7e:	2300      	movs	r3, #0
 8002d80:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d82:	2300      	movs	r3, #0
 8002d84:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ONBOARD_READ_4_GPIO_Port, &GPIO_InitStruct);
 8002d86:	f107 0314 	add.w	r3, r7, #20
 8002d8a:	4619      	mov	r1, r3
 8002d8c:	4806      	ldr	r0, [pc, #24]	; (8002da8 <_ZL12MX_GPIO_Initv+0x160>)
 8002d8e:	f001 f967 	bl	8004060 <HAL_GPIO_Init>

}
 8002d92:	bf00      	nop
 8002d94:	3728      	adds	r7, #40	; 0x28
 8002d96:	46bd      	mov	sp, r7
 8002d98:	bd80      	pop	{r7, pc}
 8002d9a:	bf00      	nop
 8002d9c:	40023800 	.word	0x40023800
 8002da0:	40020000 	.word	0x40020000
 8002da4:	40020800 	.word	0x40020800
 8002da8:	40020400 	.word	0x40020400

08002dac <HAL_TIM_PeriodElapsedCallback>:
 * @brief Interrupt that is called when any Timer overflows
 * @param htim timer handle
 * @retval none
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002dac:	b580      	push	{r7, lr}
 8002dae:	b082      	sub	sp, #8
 8002db0:	af00      	add	r7, sp, #0
 8002db2:	6078      	str	r0, [r7, #4]
  if (htim == &htim14) //timer 14 used for fast PPM generation
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	4a25      	ldr	r2, [pc, #148]	; (8002e4c <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8002db8:	4293      	cmp	r3, r2
 8002dba:	d11e      	bne.n	8002dfa <HAL_TIM_PeriodElapsedCallback+0x4e>
  {
    if (fastPPM_powered == true)
 8002dbc:	4b24      	ldr	r3, [pc, #144]	; (8002e50 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8002dbe:	781b      	ldrb	r3, [r3, #0]
 8002dc0:	2b01      	cmp	r3, #1
 8002dc2:	d10d      	bne.n	8002de0 <HAL_TIM_PeriodElapsedCallback+0x34>
    {
      TIM14->ARR = (uint32_t)(fastPPM_OFFTime - 1);
 8002dc4:	4b23      	ldr	r3, [pc, #140]	; (8002e54 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8002dc6:	881b      	ldrh	r3, [r3, #0]
 8002dc8:	1e5a      	subs	r2, r3, #1
 8002dca:	4b23      	ldr	r3, [pc, #140]	; (8002e58 <HAL_TIM_PeriodElapsedCallback+0xac>)
 8002dcc:	62da      	str	r2, [r3, #44]	; 0x2c
      HAL_GPIO_WritePin(ONBOARD_WRITE_1_GPIO_Port, ONBOARD_WRITE_1_Pin, GPIO_PIN_RESET);
 8002dce:	2200      	movs	r2, #0
 8002dd0:	2140      	movs	r1, #64	; 0x40
 8002dd2:	4822      	ldr	r0, [pc, #136]	; (8002e5c <HAL_TIM_PeriodElapsedCallback+0xb0>)
 8002dd4:	f001 fae2 	bl	800439c <HAL_GPIO_WritePin>
      fastPPM_powered = false;
 8002dd8:	4b1d      	ldr	r3, [pc, #116]	; (8002e50 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8002dda:	2200      	movs	r2, #0
 8002ddc:	701a      	strb	r2, [r3, #0]
 8002dde:	e00c      	b.n	8002dfa <HAL_TIM_PeriodElapsedCallback+0x4e>
    }
    else
    {
      TIM14->ARR = (uint32_t)(fastPPM_ONTime - 1);
 8002de0:	4b1f      	ldr	r3, [pc, #124]	; (8002e60 <HAL_TIM_PeriodElapsedCallback+0xb4>)
 8002de2:	881b      	ldrh	r3, [r3, #0]
 8002de4:	1e5a      	subs	r2, r3, #1
 8002de6:	4b1c      	ldr	r3, [pc, #112]	; (8002e58 <HAL_TIM_PeriodElapsedCallback+0xac>)
 8002de8:	62da      	str	r2, [r3, #44]	; 0x2c
      HAL_GPIO_WritePin(ONBOARD_WRITE_1_GPIO_Port, ONBOARD_WRITE_1_Pin, GPIO_PIN_SET);
 8002dea:	2201      	movs	r2, #1
 8002dec:	2140      	movs	r1, #64	; 0x40
 8002dee:	481b      	ldr	r0, [pc, #108]	; (8002e5c <HAL_TIM_PeriodElapsedCallback+0xb0>)
 8002df0:	f001 fad4 	bl	800439c <HAL_GPIO_WritePin>
      fastPPM_powered = true;
 8002df4:	4b16      	ldr	r3, [pc, #88]	; (8002e50 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8002df6:	2201      	movs	r2, #1
 8002df8:	701a      	strb	r2, [r3, #0]
    }
  }
  
  if (htim == &htim13) //timer 13 used for fast PPM generation
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	4a19      	ldr	r2, [pc, #100]	; (8002e64 <HAL_TIM_PeriodElapsedCallback+0xb8>)
 8002dfe:	4293      	cmp	r3, r2
 8002e00:	d120      	bne.n	8002e44 <HAL_TIM_PeriodElapsedCallback+0x98>
  {
    if (slowPPM1_powered == true)
 8002e02:	4b19      	ldr	r3, [pc, #100]	; (8002e68 <HAL_TIM_PeriodElapsedCallback+0xbc>)
 8002e04:	781b      	ldrb	r3, [r3, #0]
 8002e06:	2b01      	cmp	r3, #1
 8002e08:	d10e      	bne.n	8002e28 <HAL_TIM_PeriodElapsedCallback+0x7c>
    {
      TIM13->ARR = (uint32_t)(slowPPM1_OFFTime - 1);
 8002e0a:	4b18      	ldr	r3, [pc, #96]	; (8002e6c <HAL_TIM_PeriodElapsedCallback+0xc0>)
 8002e0c:	881b      	ldrh	r3, [r3, #0]
 8002e0e:	1e5a      	subs	r2, r3, #1
 8002e10:	4b17      	ldr	r3, [pc, #92]	; (8002e70 <HAL_TIM_PeriodElapsedCallback+0xc4>)
 8002e12:	62da      	str	r2, [r3, #44]	; 0x2c
      HAL_GPIO_WritePin(ONBOARD_WRITE_2_GPIO_Port, ONBOARD_WRITE_2_Pin, GPIO_PIN_RESET);
 8002e14:	2200      	movs	r2, #0
 8002e16:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002e1a:	4816      	ldr	r0, [pc, #88]	; (8002e74 <HAL_TIM_PeriodElapsedCallback+0xc8>)
 8002e1c:	f001 fabe 	bl	800439c <HAL_GPIO_WritePin>
      slowPPM1_powered = false;
 8002e20:	4b11      	ldr	r3, [pc, #68]	; (8002e68 <HAL_TIM_PeriodElapsedCallback+0xbc>)
 8002e22:	2200      	movs	r2, #0
 8002e24:	701a      	strb	r2, [r3, #0]
      TIM13->ARR = (uint32_t)(slowPPM1_ONTime - 1);
      HAL_GPIO_WritePin(ONBOARD_WRITE_2_GPIO_Port, ONBOARD_WRITE_2_Pin, GPIO_PIN_SET);
      slowPPM1_powered = true;
    }
  }
}
 8002e26:	e00d      	b.n	8002e44 <HAL_TIM_PeriodElapsedCallback+0x98>
      TIM13->ARR = (uint32_t)(slowPPM1_ONTime - 1);
 8002e28:	4b13      	ldr	r3, [pc, #76]	; (8002e78 <HAL_TIM_PeriodElapsedCallback+0xcc>)
 8002e2a:	881b      	ldrh	r3, [r3, #0]
 8002e2c:	1e5a      	subs	r2, r3, #1
 8002e2e:	4b10      	ldr	r3, [pc, #64]	; (8002e70 <HAL_TIM_PeriodElapsedCallback+0xc4>)
 8002e30:	62da      	str	r2, [r3, #44]	; 0x2c
      HAL_GPIO_WritePin(ONBOARD_WRITE_2_GPIO_Port, ONBOARD_WRITE_2_Pin, GPIO_PIN_SET);
 8002e32:	2201      	movs	r2, #1
 8002e34:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002e38:	480e      	ldr	r0, [pc, #56]	; (8002e74 <HAL_TIM_PeriodElapsedCallback+0xc8>)
 8002e3a:	f001 faaf 	bl	800439c <HAL_GPIO_WritePin>
      slowPPM1_powered = true;
 8002e3e:	4b0a      	ldr	r3, [pc, #40]	; (8002e68 <HAL_TIM_PeriodElapsedCallback+0xbc>)
 8002e40:	2201      	movs	r2, #1
 8002e42:	701a      	strb	r2, [r3, #0]
}
 8002e44:	bf00      	nop
 8002e46:	3708      	adds	r7, #8
 8002e48:	46bd      	mov	sp, r7
 8002e4a:	bd80      	pop	{r7, pc}
 8002e4c:	2000046c 	.word	0x2000046c
 8002e50:	200004b6 	.word	0x200004b6
 8002e54:	200004b4 	.word	0x200004b4
 8002e58:	40002000 	.word	0x40002000
 8002e5c:	40020400 	.word	0x40020400
 8002e60:	20000000 	.word	0x20000000
 8002e64:	20000424 	.word	0x20000424
 8002e68:	200004ba 	.word	0x200004ba
 8002e6c:	200004b8 	.word	0x200004b8
 8002e70:	40001c00 	.word	0x40001c00
 8002e74:	40020800 	.word	0x40020800
 8002e78:	20000002 	.word	0x20000002

08002e7c <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002e7c:	b580      	push	{r7, lr}
 8002e7e:	b082      	sub	sp, #8
 8002e80:	af00      	add	r7, sp, #0
 8002e82:	4603      	mov	r3, r0
 8002e84:	80fb      	strh	r3, [r7, #6]
  if (GPIO_Pin == ONBOARD_READ_IT_3_Pin)
 8002e86:	88fb      	ldrh	r3, [r7, #6]
 8002e88:	2b01      	cmp	r3, #1
 8002e8a:	d102      	bne.n	8002e92 <HAL_GPIO_EXTI_Callback+0x16>
  {
    read_SBUS();
 8002e8c:	f7ff fcf4 	bl	8002878 <_Z9read_SBUSv>
  }
  else
  {
    __NOP();
  }
}
 8002e90:	e000      	b.n	8002e94 <HAL_GPIO_EXTI_Callback+0x18>
    __NOP();
 8002e92:	bf00      	nop
}
 8002e94:	bf00      	nop
 8002e96:	3708      	adds	r7, #8
 8002e98:	46bd      	mov	sp, r7
 8002e9a:	bd80      	pop	{r7, pc}

08002e9c <ADC_Select_Channel_11>:

void ADC_Select_Channel_11()
{
 8002e9c:	b580      	push	{r7, lr}
 8002e9e:	b084      	sub	sp, #16
 8002ea0:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 8002ea2:	463b      	mov	r3, r7
 8002ea4:	2200      	movs	r2, #0
 8002ea6:	601a      	str	r2, [r3, #0]
 8002ea8:	605a      	str	r2, [r3, #4]
 8002eaa:	609a      	str	r2, [r3, #8]
 8002eac:	60da      	str	r2, [r3, #12]
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8002eae:	230b      	movs	r3, #11
 8002eb0:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8002eb2:	2301      	movs	r3, #1
 8002eb4:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 8002eb6:	2301      	movs	r3, #1
 8002eb8:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002eba:	463b      	mov	r3, r7
 8002ebc:	4619      	mov	r1, r3
 8002ebe:	480a      	ldr	r0, [pc, #40]	; (8002ee8 <ADC_Select_Channel_11+0x4c>)
 8002ec0:	f000 fd68 	bl	8003994 <HAL_ADC_ConfigChannel>
 8002ec4:	4603      	mov	r3, r0
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	bf14      	ite	ne
 8002eca:	2301      	movne	r3, #1
 8002ecc:	2300      	moveq	r3, #0
 8002ece:	b2db      	uxtb	r3, r3
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	d001      	beq.n	8002ed8 <ADC_Select_Channel_11+0x3c>
  {
    Error_Handler();
 8002ed4:	f000 f830 	bl	8002f38 <Error_Handler>
  }
  HAL_ADC_Start(&hadc1);
 8002ed8:	4803      	ldr	r0, [pc, #12]	; (8002ee8 <ADC_Select_Channel_11+0x4c>)
 8002eda:	f000 fcab 	bl	8003834 <HAL_ADC_Start>
}
 8002ede:	bf00      	nop
 8002ee0:	3710      	adds	r7, #16
 8002ee2:	46bd      	mov	sp, r7
 8002ee4:	bd80      	pop	{r7, pc}
 8002ee6:	bf00      	nop
 8002ee8:	20000340 	.word	0x20000340

08002eec <ADC_Select_Channel_12>:
void ADC_Select_Channel_12()
{
 8002eec:	b580      	push	{r7, lr}
 8002eee:	b084      	sub	sp, #16
 8002ef0:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 8002ef2:	463b      	mov	r3, r7
 8002ef4:	2200      	movs	r2, #0
 8002ef6:	601a      	str	r2, [r3, #0]
 8002ef8:	605a      	str	r2, [r3, #4]
 8002efa:	609a      	str	r2, [r3, #8]
 8002efc:	60da      	str	r2, [r3, #12]
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_12;
 8002efe:	230c      	movs	r3, #12
 8002f00:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8002f02:	2301      	movs	r3, #1
 8002f04:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002f06:	463b      	mov	r3, r7
 8002f08:	4619      	mov	r1, r3
 8002f0a:	480a      	ldr	r0, [pc, #40]	; (8002f34 <ADC_Select_Channel_12+0x48>)
 8002f0c:	f000 fd42 	bl	8003994 <HAL_ADC_ConfigChannel>
 8002f10:	4603      	mov	r3, r0
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	bf14      	ite	ne
 8002f16:	2301      	movne	r3, #1
 8002f18:	2300      	moveq	r3, #0
 8002f1a:	b2db      	uxtb	r3, r3
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d001      	beq.n	8002f24 <ADC_Select_Channel_12+0x38>
  {
    Error_Handler();
 8002f20:	f000 f80a 	bl	8002f38 <Error_Handler>
  }
  HAL_ADC_Start(&hadc1);
 8002f24:	4803      	ldr	r0, [pc, #12]	; (8002f34 <ADC_Select_Channel_12+0x48>)
 8002f26:	f000 fc85 	bl	8003834 <HAL_ADC_Start>
}
 8002f2a:	bf00      	nop
 8002f2c:	3710      	adds	r7, #16
 8002f2e:	46bd      	mov	sp, r7
 8002f30:	bd80      	pop	{r7, pc}
 8002f32:	bf00      	nop
 8002f34:	20000340 	.word	0x20000340

08002f38 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002f38:	b480      	push	{r7}
 8002f3a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002f3c:	b672      	cpsid	i
}
 8002f3e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002f40:	e7fe      	b.n	8002f40 <Error_Handler+0x8>
	...

08002f44 <_Z41__static_initialization_and_destruction_0ii>:
  {
  }
  /* USER CODE END Error_Handler_Debug */
}
 8002f44:	b480      	push	{r7}
 8002f46:	b083      	sub	sp, #12
 8002f48:	af00      	add	r7, sp, #0
 8002f4a:	6078      	str	r0, [r7, #4]
 8002f4c:	6039      	str	r1, [r7, #0]
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	2b01      	cmp	r3, #1
 8002f52:	d114      	bne.n	8002f7e <_Z41__static_initialization_and_destruction_0ii+0x3a>
 8002f54:	683b      	ldr	r3, [r7, #0]
 8002f56:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002f5a:	4293      	cmp	r3, r2
 8002f5c:	d10f      	bne.n	8002f7e <_Z41__static_initialization_and_destruction_0ii+0x3a>
uint16_t fastPPM_OFFTime = fastPPM_Pulselength - fastPPM_ONTime;//OFF time in microseconds
 8002f5e:	4b0a      	ldr	r3, [pc, #40]	; (8002f88 <_Z41__static_initialization_and_destruction_0ii+0x44>)
 8002f60:	881b      	ldrh	r3, [r3, #0]
 8002f62:	f5c3 631c 	rsb	r3, r3, #2496	; 0x9c0
 8002f66:	3304      	adds	r3, #4
 8002f68:	b29a      	uxth	r2, r3
 8002f6a:	4b08      	ldr	r3, [pc, #32]	; (8002f8c <_Z41__static_initialization_and_destruction_0ii+0x48>)
 8002f6c:	801a      	strh	r2, [r3, #0]
uint16_t slowPPM1_OFFTime = fastPPM_Pulselength - fastPPM_ONTime;//OFF time in microseconds
 8002f6e:	4b06      	ldr	r3, [pc, #24]	; (8002f88 <_Z41__static_initialization_and_destruction_0ii+0x44>)
 8002f70:	881b      	ldrh	r3, [r3, #0]
 8002f72:	f5c3 631c 	rsb	r3, r3, #2496	; 0x9c0
 8002f76:	3304      	adds	r3, #4
 8002f78:	b29a      	uxth	r2, r3
 8002f7a:	4b05      	ldr	r3, [pc, #20]	; (8002f90 <_Z41__static_initialization_and_destruction_0ii+0x4c>)
 8002f7c:	801a      	strh	r2, [r3, #0]
}
 8002f7e:	bf00      	nop
 8002f80:	370c      	adds	r7, #12
 8002f82:	46bd      	mov	sp, r7
 8002f84:	bc80      	pop	{r7}
 8002f86:	4770      	bx	lr
 8002f88:	20000000 	.word	0x20000000
 8002f8c:	200004b4 	.word	0x200004b4
 8002f90:	200004b8 	.word	0x200004b8

08002f94 <_GLOBAL__sub_I_hadc1>:
 8002f94:	b580      	push	{r7, lr}
 8002f96:	af00      	add	r7, sp, #0
 8002f98:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8002f9c:	2001      	movs	r0, #1
 8002f9e:	f7ff ffd1 	bl	8002f44 <_Z41__static_initialization_and_destruction_0ii>
 8002fa2:	bd80      	pop	{r7, pc}

08002fa4 <_ZSt4atanf>:
  using ::atan;

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR float
  atan(float __x)
  { return __builtin_atanf(__x); }
 8002fa4:	b580      	push	{r7, lr}
 8002fa6:	b082      	sub	sp, #8
 8002fa8:	af00      	add	r7, sp, #0
 8002faa:	6078      	str	r0, [r7, #4]
 8002fac:	6878      	ldr	r0, [r7, #4]
 8002fae:	f007 fec7 	bl	800ad40 <atanf>
 8002fb2:	4603      	mov	r3, r0
 8002fb4:	4618      	mov	r0, r3
 8002fb6:	3708      	adds	r7, #8
 8002fb8:	46bd      	mov	sp, r7
 8002fba:	bd80      	pop	{r7, pc}

08002fbc <_Z4loopv>:

uint32_t timestamp = 0;
uint16_t adcValuesArray[2];

void loop()
{
 8002fbc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002fbe:	b0d7      	sub	sp, #348	; 0x15c
 8002fc0:	af04      	add	r7, sp, #16
  
  if ((HAL_GetTick() - timestamp) >= 50)
 8002fc2:	f000 fbc5 	bl	8003750 <HAL_GetTick>
 8002fc6:	4602      	mov	r2, r0
 8002fc8:	4b81      	ldr	r3, [pc, #516]	; (80031d0 <_Z4loopv+0x214>)
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	1ad3      	subs	r3, r2, r3
 8002fce:	2b31      	cmp	r3, #49	; 0x31
 8002fd0:	bf8c      	ite	hi
 8002fd2:	2301      	movhi	r3, #1
 8002fd4:	2300      	movls	r3, #0
 8002fd6:	b2db      	uxtb	r3, r3
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	f000 808e 	beq.w	80030fa <_Z4loopv+0x13e>
  {
    timestamp += 50;
 8002fde:	4b7c      	ldr	r3, [pc, #496]	; (80031d0 <_Z4loopv+0x214>)
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	3332      	adds	r3, #50	; 0x32
 8002fe4:	4a7a      	ldr	r2, [pc, #488]	; (80031d0 <_Z4loopv+0x214>)
 8002fe6:	6013      	str	r3, [r2, #0]
	   //  	msgTransmit[i] = msg[i];
	   //  }
	   //  CDC_Transmit_FS((unsigned char*)msgTransmit, sizeof(msgTransmit));
     //}

    MPU6050_readDMP_Quaterions();
 8002fe8:	f7fe fbe0 	bl	80017ac <_Z26MPU6050_readDMP_Quaterionsv>

    EXTI->IMR |= (EXTI_LINE_0);   //enable Pin interrupt
 8002fec:	4b79      	ldr	r3, [pc, #484]	; (80031d4 <_Z4loopv+0x218>)
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	4a78      	ldr	r2, [pc, #480]	; (80031d4 <_Z4loopv+0x218>)
 8002ff2:	f043 63c0 	orr.w	r3, r3, #100663296	; 0x6000000
 8002ff6:	6013      	str	r3, [r2, #0]

    for (size_t i = 0; i < 1; i++)
 8002ff8:	2300      	movs	r3, #0
 8002ffa:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
 8002ffe:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 8003002:	2b00      	cmp	r3, #0
 8003004:	d179      	bne.n	80030fa <_Z4loopv+0x13e>
	    for (size_t i = 0; i < x; i++)
	    {
	    	msgTransmit[i] = msg[i];
	    }
	    CDC_Transmit_FS((unsigned char*)msgTransmit, sizeof(msgTransmit));
    }
 8003006:	466b      	mov	r3, sp
 8003008:	461e      	mov	r6, r3
	    sprintf((char*)msg," %lu %lu %lu %lu %hu\r\n", Quaternions[0], Quaternions[1], Quaternions[2], Quaternions[3], FIFOCounter);
 800300a:	4b73      	ldr	r3, [pc, #460]	; (80031d8 <_Z4loopv+0x21c>)
 800300c:	6819      	ldr	r1, [r3, #0]
 800300e:	4b72      	ldr	r3, [pc, #456]	; (80031d8 <_Z4loopv+0x21c>)
 8003010:	685c      	ldr	r4, [r3, #4]
 8003012:	4b71      	ldr	r3, [pc, #452]	; (80031d8 <_Z4loopv+0x21c>)
 8003014:	689b      	ldr	r3, [r3, #8]
 8003016:	4a70      	ldr	r2, [pc, #448]	; (80031d8 <_Z4loopv+0x21c>)
 8003018:	68d2      	ldr	r2, [r2, #12]
 800301a:	4870      	ldr	r0, [pc, #448]	; (80031dc <_Z4loopv+0x220>)
 800301c:	8800      	ldrh	r0, [r0, #0]
 800301e:	4605      	mov	r5, r0
 8003020:	1d38      	adds	r0, r7, #4
 8003022:	9502      	str	r5, [sp, #8]
 8003024:	9201      	str	r2, [sp, #4]
 8003026:	9300      	str	r3, [sp, #0]
 8003028:	4623      	mov	r3, r4
 800302a:	460a      	mov	r2, r1
 800302c:	496c      	ldr	r1, [pc, #432]	; (80031e0 <_Z4loopv+0x224>)
 800302e:	f008 f8a5 	bl	800b17c <siprintf>
	    uint8_t x = 0;
 8003032:	2300      	movs	r3, #0
 8003034:	f887 3143 	strb.w	r3, [r7, #323]	; 0x143
	    while (msg[x] != NULL)
 8003038:	f897 3143 	ldrb.w	r3, [r7, #323]	; 0x143
 800303c:	1d3a      	adds	r2, r7, #4
 800303e:	5cd3      	ldrb	r3, [r2, r3]
 8003040:	2b00      	cmp	r3, #0
 8003042:	d005      	beq.n	8003050 <_Z4loopv+0x94>
	    	x++;
 8003044:	f897 3143 	ldrb.w	r3, [r7, #323]	; 0x143
 8003048:	3301      	adds	r3, #1
 800304a:	f887 3143 	strb.w	r3, [r7, #323]	; 0x143
	    while (msg[x] != NULL)
 800304e:	e7f3      	b.n	8003038 <_Z4loopv+0x7c>
	    unsigned char msgTransmit[x];
 8003050:	f897 3143 	ldrb.w	r3, [r7, #323]	; 0x143
 8003054:	1e5c      	subs	r4, r3, #1
 8003056:	f8c7 4138 	str.w	r4, [r7, #312]	; 0x138
 800305a:	4623      	mov	r3, r4
 800305c:	3301      	adds	r3, #1
 800305e:	4618      	mov	r0, r3
 8003060:	f04f 0100 	mov.w	r1, #0
 8003064:	f04f 0200 	mov.w	r2, #0
 8003068:	f04f 0300 	mov.w	r3, #0
 800306c:	00cb      	lsls	r3, r1, #3
 800306e:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8003072:	00c2      	lsls	r2, r0, #3
 8003074:	4623      	mov	r3, r4
 8003076:	3301      	adds	r3, #1
 8003078:	4618      	mov	r0, r3
 800307a:	f04f 0100 	mov.w	r1, #0
 800307e:	f04f 0200 	mov.w	r2, #0
 8003082:	f04f 0300 	mov.w	r3, #0
 8003086:	00cb      	lsls	r3, r1, #3
 8003088:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 800308c:	00c2      	lsls	r2, r0, #3
 800308e:	4623      	mov	r3, r4
 8003090:	3301      	adds	r3, #1
 8003092:	3307      	adds	r3, #7
 8003094:	08db      	lsrs	r3, r3, #3
 8003096:	00db      	lsls	r3, r3, #3
 8003098:	ebad 0d03 	sub.w	sp, sp, r3
 800309c:	ab04      	add	r3, sp, #16
 800309e:	3300      	adds	r3, #0
 80030a0:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
	    for (size_t i = 0; i < x; i++)
 80030a4:	2300      	movs	r3, #0
 80030a6:	f8c7 3144 	str.w	r3, [r7, #324]	; 0x144
 80030aa:	f897 3143 	ldrb.w	r3, [r7, #323]	; 0x143
 80030ae:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 80030b2:	429a      	cmp	r2, r3
 80030b4:	d211      	bcs.n	80030da <_Z4loopv+0x11e>
	    	msgTransmit[i] = msg[i];
 80030b6:	1d3a      	adds	r2, r7, #4
 80030b8:	f8d7 3144 	ldr.w	r3, [r7, #324]	; 0x144
 80030bc:	4413      	add	r3, r2
 80030be:	7819      	ldrb	r1, [r3, #0]
 80030c0:	f8d7 2134 	ldr.w	r2, [r7, #308]	; 0x134
 80030c4:	f8d7 3144 	ldr.w	r3, [r7, #324]	; 0x144
 80030c8:	4413      	add	r3, r2
 80030ca:	460a      	mov	r2, r1
 80030cc:	701a      	strb	r2, [r3, #0]
	    for (size_t i = 0; i < x; i++)
 80030ce:	f8d7 3144 	ldr.w	r3, [r7, #324]	; 0x144
 80030d2:	3301      	adds	r3, #1
 80030d4:	f8c7 3144 	str.w	r3, [r7, #324]	; 0x144
 80030d8:	e7e7      	b.n	80030aa <_Z4loopv+0xee>
	    CDC_Transmit_FS((unsigned char*)msgTransmit, sizeof(msgTransmit));
 80030da:	f8d7 2134 	ldr.w	r2, [r7, #308]	; 0x134
 80030de:	b2a3      	uxth	r3, r4
 80030e0:	3301      	adds	r3, #1
 80030e2:	b29b      	uxth	r3, r3
 80030e4:	4619      	mov	r1, r3
 80030e6:	4610      	mov	r0, r2
 80030e8:	f007 f9f8 	bl	800a4dc <CDC_Transmit_FS>
 80030ec:	46b5      	mov	sp, r6
    for (size_t i = 0; i < 1; i++)
 80030ee:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 80030f2:	3301      	adds	r3, #1
 80030f4:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
 80030f8:	e781      	b.n	8002ffe <_Z4loopv+0x42>
    

  }
  ADC_Select_Channel_11();
 80030fa:	f7ff fecf 	bl	8002e9c <ADC_Select_Channel_11>
	adcValuesArray[0] = (uint16_t)ADC1->DR;
 80030fe:	4b39      	ldr	r3, [pc, #228]	; (80031e4 <_Z4loopv+0x228>)
 8003100:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003102:	b29a      	uxth	r2, r3
 8003104:	4b38      	ldr	r3, [pc, #224]	; (80031e8 <_Z4loopv+0x22c>)
 8003106:	801a      	strh	r2, [r3, #0]
	ADC_Select_Channel_12();
 8003108:	f7ff fef0 	bl	8002eec <ADC_Select_Channel_12>
	adcValuesArray[1] = (uint16_t)ADC1->DR;
 800310c:	4b35      	ldr	r3, [pc, #212]	; (80031e4 <_Z4loopv+0x228>)
 800310e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003110:	b29a      	uxth	r2, r3
 8003112:	4b35      	ldr	r3, [pc, #212]	; (80031e8 <_Z4loopv+0x22c>)
 8003114:	805a      	strh	r2, [r3, #2]

  uint16_t angle = motorAngle(adcValuesArray[1] - 1250, adcValuesArray[0] - 1250);
 8003116:	4b34      	ldr	r3, [pc, #208]	; (80031e8 <_Z4loopv+0x22c>)
 8003118:	885b      	ldrh	r3, [r3, #2]
 800311a:	f2a3 43e2 	subw	r3, r3, #1250	; 0x4e2
 800311e:	4a32      	ldr	r2, [pc, #200]	; (80031e8 <_Z4loopv+0x22c>)
 8003120:	8812      	ldrh	r2, [r2, #0]
 8003122:	f2a2 42e2 	subw	r2, r2, #1250	; 0x4e2
 8003126:	4611      	mov	r1, r2
 8003128:	4618      	mov	r0, r3
 800312a:	f000 f86d 	bl	8003208 <_Z10motorAnglell>
 800312e:	4603      	mov	r3, r0
 8003130:	f8a7 3132 	strh.w	r3, [r7, #306]	; 0x132

  slowPPM1_ONTime = (uint16_t)((((float)angle * (float)slowPPM1_MinTime) / (float)360) + (float)slowPPM1_MinTime);
 8003134:	f8b7 3132 	ldrh.w	r3, [r7, #306]	; 0x132
 8003138:	4618      	mov	r0, r3
 800313a:	f7fd fce9 	bl	8000b10 <__aeabi_ui2f>
 800313e:	4603      	mov	r3, r0
 8003140:	492a      	ldr	r1, [pc, #168]	; (80031ec <_Z4loopv+0x230>)
 8003142:	4618      	mov	r0, r3
 8003144:	f7fd fd3c 	bl	8000bc0 <__aeabi_fmul>
 8003148:	4603      	mov	r3, r0
 800314a:	4929      	ldr	r1, [pc, #164]	; (80031f0 <_Z4loopv+0x234>)
 800314c:	4618      	mov	r0, r3
 800314e:	f7fd fdeb 	bl	8000d28 <__aeabi_fdiv>
 8003152:	4603      	mov	r3, r0
 8003154:	4925      	ldr	r1, [pc, #148]	; (80031ec <_Z4loopv+0x230>)
 8003156:	4618      	mov	r0, r3
 8003158:	f7fd fc2a 	bl	80009b0 <__addsf3>
 800315c:	4603      	mov	r3, r0
 800315e:	4618      	mov	r0, r3
 8003160:	f7fd fef4 	bl	8000f4c <__aeabi_f2uiz>
 8003164:	4603      	mov	r3, r0
 8003166:	b29a      	uxth	r2, r3
 8003168:	4b22      	ldr	r3, [pc, #136]	; (80031f4 <_Z4loopv+0x238>)
 800316a:	801a      	strh	r2, [r3, #0]
  slowPPM1_OFFTime = slowPPM1_Pulselength - fastPPM_ONTime;//OFF time in microseconds
 800316c:	4b22      	ldr	r3, [pc, #136]	; (80031f8 <_Z4loopv+0x23c>)
 800316e:	881b      	ldrh	r3, [r3, #0]
 8003170:	f5c3 439c 	rsb	r3, r3, #19968	; 0x4e00
 8003174:	3320      	adds	r3, #32
 8003176:	b29a      	uxth	r2, r3
 8003178:	4b20      	ldr	r3, [pc, #128]	; (80031fc <_Z4loopv+0x240>)
 800317a:	801a      	strh	r2, [r3, #0]

  fastPPM_ONTime = (uint16_t)((((float)angle * (float)fastPPM_MinTime) / (float)360) + (float)fastPPM_MinTime);
 800317c:	f8b7 3132 	ldrh.w	r3, [r7, #306]	; 0x132
 8003180:	4618      	mov	r0, r3
 8003182:	f7fd fcc5 	bl	8000b10 <__aeabi_ui2f>
 8003186:	4603      	mov	r3, r0
 8003188:	4918      	ldr	r1, [pc, #96]	; (80031ec <_Z4loopv+0x230>)
 800318a:	4618      	mov	r0, r3
 800318c:	f7fd fd18 	bl	8000bc0 <__aeabi_fmul>
 8003190:	4603      	mov	r3, r0
 8003192:	4917      	ldr	r1, [pc, #92]	; (80031f0 <_Z4loopv+0x234>)
 8003194:	4618      	mov	r0, r3
 8003196:	f7fd fdc7 	bl	8000d28 <__aeabi_fdiv>
 800319a:	4603      	mov	r3, r0
 800319c:	4913      	ldr	r1, [pc, #76]	; (80031ec <_Z4loopv+0x230>)
 800319e:	4618      	mov	r0, r3
 80031a0:	f7fd fc06 	bl	80009b0 <__addsf3>
 80031a4:	4603      	mov	r3, r0
 80031a6:	4618      	mov	r0, r3
 80031a8:	f7fd fed0 	bl	8000f4c <__aeabi_f2uiz>
 80031ac:	4603      	mov	r3, r0
 80031ae:	b29a      	uxth	r2, r3
 80031b0:	4b11      	ldr	r3, [pc, #68]	; (80031f8 <_Z4loopv+0x23c>)
 80031b2:	801a      	strh	r2, [r3, #0]
  fastPPM_OFFTime = fastPPM_Pulselength - fastPPM_ONTime;//OFF time in microseconds
 80031b4:	4b10      	ldr	r3, [pc, #64]	; (80031f8 <_Z4loopv+0x23c>)
 80031b6:	881b      	ldrh	r3, [r3, #0]
 80031b8:	f5c3 631c 	rsb	r3, r3, #2496	; 0x9c0
 80031bc:	3304      	adds	r3, #4
 80031be:	b29a      	uxth	r2, r3
 80031c0:	4b0f      	ldr	r3, [pc, #60]	; (8003200 <_Z4loopv+0x244>)
 80031c2:	801a      	strh	r2, [r3, #0]
}
 80031c4:	bf00      	nop
 80031c6:	f507 77a6 	add.w	r7, r7, #332	; 0x14c
 80031ca:	46bd      	mov	sp, r7
 80031cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80031ce:	bf00      	nop
 80031d0:	200004bc 	.word	0x200004bc
 80031d4:	40013c00 	.word	0x40013c00
 80031d8:	20000318 	.word	0x20000318
 80031dc:	20000328 	.word	0x20000328
 80031e0:	0800b89c 	.word	0x0800b89c
 80031e4:	40012000 	.word	0x40012000
 80031e8:	200004c0 	.word	0x200004c0
 80031ec:	447a0000 	.word	0x447a0000
 80031f0:	43b40000 	.word	0x43b40000
 80031f4:	20000002 	.word	0x20000002
 80031f8:	20000000 	.word	0x20000000
 80031fc:	200004b8 	.word	0x200004b8
 8003200:	200004b4 	.word	0x200004b4
 8003204:	00000000 	.word	0x00000000

08003208 <_Z10motorAnglell>:


uint16_t motorAngle(int32_t hall_1, int32_t hall_2)
{
 8003208:	b5f0      	push	{r4, r5, r6, r7, lr}
 800320a:	b085      	sub	sp, #20
 800320c:	af00      	add	r7, sp, #0
 800320e:	6078      	str	r0, [r7, #4]
 8003210:	6039      	str	r1, [r7, #0]
  uint16_t angle = 0;
 8003212:	2300      	movs	r3, #0
 8003214:	81fb      	strh	r3, [r7, #14]
  uint16_t offset = 0;
 8003216:	2300      	movs	r3, #0
 8003218:	81bb      	strh	r3, [r7, #12]
  
  if ((hall_1 == 0) | (hall_2 == 0))
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	2b00      	cmp	r3, #0
 800321e:	bf0c      	ite	eq
 8003220:	2301      	moveq	r3, #1
 8003222:	2300      	movne	r3, #0
 8003224:	b2da      	uxtb	r2, r3
 8003226:	683b      	ldr	r3, [r7, #0]
 8003228:	2b00      	cmp	r3, #0
 800322a:	bf0c      	ite	eq
 800322c:	2301      	moveq	r3, #1
 800322e:	2300      	movne	r3, #0
 8003230:	b2db      	uxtb	r3, r3
 8003232:	4313      	orrs	r3, r2
 8003234:	b2db      	uxtb	r3, r3
 8003236:	2b00      	cmp	r3, #0
 8003238:	d015      	beq.n	8003266 <_Z10motorAnglell+0x5e>
    {
      if (hall_1 == 0)
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	2b00      	cmp	r3, #0
 800323e:	d108      	bne.n	8003252 <_Z10motorAnglell+0x4a>
      {
        if (hall_2 > 0)
 8003240:	683b      	ldr	r3, [r7, #0]
 8003242:	2b00      	cmp	r3, #0
 8003244:	dd02      	ble.n	800324c <_Z10motorAnglell+0x44>
        {
          angle = 0;
 8003246:	2300      	movs	r3, #0
 8003248:	81fb      	strh	r3, [r7, #14]
 800324a:	e04d      	b.n	80032e8 <_Z10motorAnglell+0xe0>
        }
        else
        {
          angle = 180;
 800324c:	23b4      	movs	r3, #180	; 0xb4
 800324e:	81fb      	strh	r3, [r7, #14]
 8003250:	e04a      	b.n	80032e8 <_Z10motorAnglell+0xe0>
        }
      }
      else
      {
        if (hall_1 > 0)
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	2b00      	cmp	r3, #0
 8003256:	dd02      	ble.n	800325e <_Z10motorAnglell+0x56>
        {
          angle = 90;
 8003258:	235a      	movs	r3, #90	; 0x5a
 800325a:	81fb      	strh	r3, [r7, #14]
 800325c:	e044      	b.n	80032e8 <_Z10motorAnglell+0xe0>
        }
        else
        {
          angle = 270;
 800325e:	f44f 7387 	mov.w	r3, #270	; 0x10e
 8003262:	81fb      	strh	r3, [r7, #14]
 8003264:	e040      	b.n	80032e8 <_Z10motorAnglell+0xe0>
        }
      }
    }
    else
    {
      if (hall_2 < 0)
 8003266:	683b      	ldr	r3, [r7, #0]
 8003268:	2b00      	cmp	r3, #0
 800326a:	da02      	bge.n	8003272 <_Z10motorAnglell+0x6a>
      {
        offset = 180;
 800326c:	23b4      	movs	r3, #180	; 0xb4
 800326e:	81bb      	strh	r3, [r7, #12]
 8003270:	e008      	b.n	8003284 <_Z10motorAnglell+0x7c>
      }
      else
      {
        if (hall_1 > 0)
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	2b00      	cmp	r3, #0
 8003276:	dd02      	ble.n	800327e <_Z10motorAnglell+0x76>
        {
          offset = 0;
 8003278:	2300      	movs	r3, #0
 800327a:	81bb      	strh	r3, [r7, #12]
 800327c:	e002      	b.n	8003284 <_Z10motorAnglell+0x7c>
        }
        else
        {
          offset = 360;
 800327e:	f44f 73b4 	mov.w	r3, #360	; 0x168
 8003282:	81bb      	strh	r3, [r7, #12]
        }
      }  
      angle = offset + ((atan((float)hall_1 / (float)hall_2) * 180) / M_PI);
 8003284:	89bb      	ldrh	r3, [r7, #12]
 8003286:	4618      	mov	r0, r3
 8003288:	f7fd f8f0 	bl	800046c <__aeabi_i2d>
 800328c:	4604      	mov	r4, r0
 800328e:	460d      	mov	r5, r1
 8003290:	6878      	ldr	r0, [r7, #4]
 8003292:	f7fd fc41 	bl	8000b18 <__aeabi_i2f>
 8003296:	4606      	mov	r6, r0
 8003298:	6838      	ldr	r0, [r7, #0]
 800329a:	f7fd fc3d 	bl	8000b18 <__aeabi_i2f>
 800329e:	4603      	mov	r3, r0
 80032a0:	4619      	mov	r1, r3
 80032a2:	4630      	mov	r0, r6
 80032a4:	f7fd fd40 	bl	8000d28 <__aeabi_fdiv>
 80032a8:	4603      	mov	r3, r0
 80032aa:	4618      	mov	r0, r3
 80032ac:	f7ff fe7a 	bl	8002fa4 <_ZSt4atanf>
 80032b0:	4603      	mov	r3, r0
 80032b2:	4913      	ldr	r1, [pc, #76]	; (8003300 <_Z10motorAnglell+0xf8>)
 80032b4:	4618      	mov	r0, r3
 80032b6:	f7fd fc83 	bl	8000bc0 <__aeabi_fmul>
 80032ba:	4603      	mov	r3, r0
 80032bc:	4618      	mov	r0, r3
 80032be:	f7fd f8e7 	bl	8000490 <__aeabi_f2d>
 80032c2:	a30d      	add	r3, pc, #52	; (adr r3, 80032f8 <_Z10motorAnglell+0xf0>)
 80032c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80032c8:	f7fd fa64 	bl	8000794 <__aeabi_ddiv>
 80032cc:	4602      	mov	r2, r0
 80032ce:	460b      	mov	r3, r1
 80032d0:	4620      	mov	r0, r4
 80032d2:	4629      	mov	r1, r5
 80032d4:	f7fc ff7e 	bl	80001d4 <__adddf3>
 80032d8:	4602      	mov	r2, r0
 80032da:	460b      	mov	r3, r1
 80032dc:	4610      	mov	r0, r2
 80032de:	4619      	mov	r1, r3
 80032e0:	f7fd fb40 	bl	8000964 <__aeabi_d2uiz>
 80032e4:	4603      	mov	r3, r0
 80032e6:	81fb      	strh	r3, [r7, #14]
    }  
    return angle;
 80032e8:	89fb      	ldrh	r3, [r7, #14]
}
 80032ea:	4618      	mov	r0, r3
 80032ec:	3714      	adds	r7, #20
 80032ee:	46bd      	mov	sp, r7
 80032f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80032f2:	bf00      	nop
 80032f4:	f3af 8000 	nop.w
 80032f8:	54442d18 	.word	0x54442d18
 80032fc:	400921fb 	.word	0x400921fb
 8003300:	43340000 	.word	0x43340000

08003304 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003304:	b480      	push	{r7}
 8003306:	b083      	sub	sp, #12
 8003308:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800330a:	2300      	movs	r3, #0
 800330c:	607b      	str	r3, [r7, #4]
 800330e:	4b0f      	ldr	r3, [pc, #60]	; (800334c <HAL_MspInit+0x48>)
 8003310:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003312:	4a0e      	ldr	r2, [pc, #56]	; (800334c <HAL_MspInit+0x48>)
 8003314:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003318:	6453      	str	r3, [r2, #68]	; 0x44
 800331a:	4b0c      	ldr	r3, [pc, #48]	; (800334c <HAL_MspInit+0x48>)
 800331c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800331e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003322:	607b      	str	r3, [r7, #4]
 8003324:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003326:	2300      	movs	r3, #0
 8003328:	603b      	str	r3, [r7, #0]
 800332a:	4b08      	ldr	r3, [pc, #32]	; (800334c <HAL_MspInit+0x48>)
 800332c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800332e:	4a07      	ldr	r2, [pc, #28]	; (800334c <HAL_MspInit+0x48>)
 8003330:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003334:	6413      	str	r3, [r2, #64]	; 0x40
 8003336:	4b05      	ldr	r3, [pc, #20]	; (800334c <HAL_MspInit+0x48>)
 8003338:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800333a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800333e:	603b      	str	r3, [r7, #0]
 8003340:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003342:	bf00      	nop
 8003344:	370c      	adds	r7, #12
 8003346:	46bd      	mov	sp, r7
 8003348:	bc80      	pop	{r7}
 800334a:	4770      	bx	lr
 800334c:	40023800 	.word	0x40023800

08003350 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003350:	b580      	push	{r7, lr}
 8003352:	b08a      	sub	sp, #40	; 0x28
 8003354:	af00      	add	r7, sp, #0
 8003356:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003358:	f107 0314 	add.w	r3, r7, #20
 800335c:	2200      	movs	r2, #0
 800335e:	601a      	str	r2, [r3, #0]
 8003360:	605a      	str	r2, [r3, #4]
 8003362:	609a      	str	r2, [r3, #8]
 8003364:	60da      	str	r2, [r3, #12]
 8003366:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	4a17      	ldr	r2, [pc, #92]	; (80033cc <HAL_ADC_MspInit+0x7c>)
 800336e:	4293      	cmp	r3, r2
 8003370:	d127      	bne.n	80033c2 <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8003372:	2300      	movs	r3, #0
 8003374:	613b      	str	r3, [r7, #16]
 8003376:	4b16      	ldr	r3, [pc, #88]	; (80033d0 <HAL_ADC_MspInit+0x80>)
 8003378:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800337a:	4a15      	ldr	r2, [pc, #84]	; (80033d0 <HAL_ADC_MspInit+0x80>)
 800337c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003380:	6453      	str	r3, [r2, #68]	; 0x44
 8003382:	4b13      	ldr	r3, [pc, #76]	; (80033d0 <HAL_ADC_MspInit+0x80>)
 8003384:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003386:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800338a:	613b      	str	r3, [r7, #16]
 800338c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800338e:	2300      	movs	r3, #0
 8003390:	60fb      	str	r3, [r7, #12]
 8003392:	4b0f      	ldr	r3, [pc, #60]	; (80033d0 <HAL_ADC_MspInit+0x80>)
 8003394:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003396:	4a0e      	ldr	r2, [pc, #56]	; (80033d0 <HAL_ADC_MspInit+0x80>)
 8003398:	f043 0304 	orr.w	r3, r3, #4
 800339c:	6313      	str	r3, [r2, #48]	; 0x30
 800339e:	4b0c      	ldr	r3, [pc, #48]	; (80033d0 <HAL_ADC_MspInit+0x80>)
 80033a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033a2:	f003 0304 	and.w	r3, r3, #4
 80033a6:	60fb      	str	r3, [r7, #12]
 80033a8:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PC1     ------> ADC1_IN11
    PC2     ------> ADC1_IN12
    */
    GPIO_InitStruct.Pin = ONBOARD_ADC_2_Pin|ONBOARD_ADC_1_Pin;
 80033aa:	2306      	movs	r3, #6
 80033ac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80033ae:	2303      	movs	r3, #3
 80033b0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033b2:	2300      	movs	r3, #0
 80033b4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80033b6:	f107 0314 	add.w	r3, r7, #20
 80033ba:	4619      	mov	r1, r3
 80033bc:	4805      	ldr	r0, [pc, #20]	; (80033d4 <HAL_ADC_MspInit+0x84>)
 80033be:	f000 fe4f 	bl	8004060 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80033c2:	bf00      	nop
 80033c4:	3728      	adds	r7, #40	; 0x28
 80033c6:	46bd      	mov	sp, r7
 80033c8:	bd80      	pop	{r7, pc}
 80033ca:	bf00      	nop
 80033cc:	40012000 	.word	0x40012000
 80033d0:	40023800 	.word	0x40023800
 80033d4:	40020800 	.word	0x40020800

080033d8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80033d8:	b580      	push	{r7, lr}
 80033da:	b08a      	sub	sp, #40	; 0x28
 80033dc:	af00      	add	r7, sp, #0
 80033de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80033e0:	f107 0314 	add.w	r3, r7, #20
 80033e4:	2200      	movs	r2, #0
 80033e6:	601a      	str	r2, [r3, #0]
 80033e8:	605a      	str	r2, [r3, #4]
 80033ea:	609a      	str	r2, [r3, #8]
 80033ec:	60da      	str	r2, [r3, #12]
 80033ee:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	4a19      	ldr	r2, [pc, #100]	; (800345c <HAL_I2C_MspInit+0x84>)
 80033f6:	4293      	cmp	r3, r2
 80033f8:	d12c      	bne.n	8003454 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80033fa:	2300      	movs	r3, #0
 80033fc:	613b      	str	r3, [r7, #16]
 80033fe:	4b18      	ldr	r3, [pc, #96]	; (8003460 <HAL_I2C_MspInit+0x88>)
 8003400:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003402:	4a17      	ldr	r2, [pc, #92]	; (8003460 <HAL_I2C_MspInit+0x88>)
 8003404:	f043 0302 	orr.w	r3, r3, #2
 8003408:	6313      	str	r3, [r2, #48]	; 0x30
 800340a:	4b15      	ldr	r3, [pc, #84]	; (8003460 <HAL_I2C_MspInit+0x88>)
 800340c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800340e:	f003 0302 	and.w	r3, r3, #2
 8003412:	613b      	str	r3, [r7, #16]
 8003414:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8003416:	f44f 7340 	mov.w	r3, #768	; 0x300
 800341a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800341c:	2312      	movs	r3, #18
 800341e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003420:	2300      	movs	r3, #0
 8003422:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003424:	2303      	movs	r3, #3
 8003426:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8003428:	2304      	movs	r3, #4
 800342a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800342c:	f107 0314 	add.w	r3, r7, #20
 8003430:	4619      	mov	r1, r3
 8003432:	480c      	ldr	r0, [pc, #48]	; (8003464 <HAL_I2C_MspInit+0x8c>)
 8003434:	f000 fe14 	bl	8004060 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003438:	2300      	movs	r3, #0
 800343a:	60fb      	str	r3, [r7, #12]
 800343c:	4b08      	ldr	r3, [pc, #32]	; (8003460 <HAL_I2C_MspInit+0x88>)
 800343e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003440:	4a07      	ldr	r2, [pc, #28]	; (8003460 <HAL_I2C_MspInit+0x88>)
 8003442:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8003446:	6413      	str	r3, [r2, #64]	; 0x40
 8003448:	4b05      	ldr	r3, [pc, #20]	; (8003460 <HAL_I2C_MspInit+0x88>)
 800344a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800344c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003450:	60fb      	str	r3, [r7, #12]
 8003452:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8003454:	bf00      	nop
 8003456:	3728      	adds	r7, #40	; 0x28
 8003458:	46bd      	mov	sp, r7
 800345a:	bd80      	pop	{r7, pc}
 800345c:	40005400 	.word	0x40005400
 8003460:	40023800 	.word	0x40023800
 8003464:	40020400 	.word	0x40020400

08003468 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003468:	b580      	push	{r7, lr}
 800346a:	b086      	sub	sp, #24
 800346c:	af00      	add	r7, sp, #0
 800346e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM11)
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	4a26      	ldr	r2, [pc, #152]	; (8003510 <HAL_TIM_Base_MspInit+0xa8>)
 8003476:	4293      	cmp	r3, r2
 8003478:	d10e      	bne.n	8003498 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM11_MspInit 0 */

  /* USER CODE END TIM11_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM11_CLK_ENABLE();
 800347a:	2300      	movs	r3, #0
 800347c:	617b      	str	r3, [r7, #20]
 800347e:	4b25      	ldr	r3, [pc, #148]	; (8003514 <HAL_TIM_Base_MspInit+0xac>)
 8003480:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003482:	4a24      	ldr	r2, [pc, #144]	; (8003514 <HAL_TIM_Base_MspInit+0xac>)
 8003484:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003488:	6453      	str	r3, [r2, #68]	; 0x44
 800348a:	4b22      	ldr	r3, [pc, #136]	; (8003514 <HAL_TIM_Base_MspInit+0xac>)
 800348c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800348e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003492:	617b      	str	r3, [r7, #20]
 8003494:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM14_MspInit 1 */

  /* USER CODE END TIM14_MspInit 1 */
  }

}
 8003496:	e036      	b.n	8003506 <HAL_TIM_Base_MspInit+0x9e>
  else if(htim_base->Instance==TIM13)
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	4a1e      	ldr	r2, [pc, #120]	; (8003518 <HAL_TIM_Base_MspInit+0xb0>)
 800349e:	4293      	cmp	r3, r2
 80034a0:	d116      	bne.n	80034d0 <HAL_TIM_Base_MspInit+0x68>
    __HAL_RCC_TIM13_CLK_ENABLE();
 80034a2:	2300      	movs	r3, #0
 80034a4:	613b      	str	r3, [r7, #16]
 80034a6:	4b1b      	ldr	r3, [pc, #108]	; (8003514 <HAL_TIM_Base_MspInit+0xac>)
 80034a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034aa:	4a1a      	ldr	r2, [pc, #104]	; (8003514 <HAL_TIM_Base_MspInit+0xac>)
 80034ac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80034b0:	6413      	str	r3, [r2, #64]	; 0x40
 80034b2:	4b18      	ldr	r3, [pc, #96]	; (8003514 <HAL_TIM_Base_MspInit+0xac>)
 80034b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034b6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80034ba:	613b      	str	r3, [r7, #16]
 80034bc:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 2, 0);
 80034be:	2200      	movs	r2, #0
 80034c0:	2102      	movs	r1, #2
 80034c2:	202c      	movs	r0, #44	; 0x2c
 80034c4:	f000 fd87 	bl	8003fd6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 80034c8:	202c      	movs	r0, #44	; 0x2c
 80034ca:	f000 fda0 	bl	800400e <HAL_NVIC_EnableIRQ>
}
 80034ce:	e01a      	b.n	8003506 <HAL_TIM_Base_MspInit+0x9e>
  else if(htim_base->Instance==TIM14)
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	4a11      	ldr	r2, [pc, #68]	; (800351c <HAL_TIM_Base_MspInit+0xb4>)
 80034d6:	4293      	cmp	r3, r2
 80034d8:	d115      	bne.n	8003506 <HAL_TIM_Base_MspInit+0x9e>
    __HAL_RCC_TIM14_CLK_ENABLE();
 80034da:	2300      	movs	r3, #0
 80034dc:	60fb      	str	r3, [r7, #12]
 80034de:	4b0d      	ldr	r3, [pc, #52]	; (8003514 <HAL_TIM_Base_MspInit+0xac>)
 80034e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034e2:	4a0c      	ldr	r2, [pc, #48]	; (8003514 <HAL_TIM_Base_MspInit+0xac>)
 80034e4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80034e8:	6413      	str	r3, [r2, #64]	; 0x40
 80034ea:	4b0a      	ldr	r3, [pc, #40]	; (8003514 <HAL_TIM_Base_MspInit+0xac>)
 80034ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80034f2:	60fb      	str	r3, [r7, #12]
 80034f4:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM8_TRG_COM_TIM14_IRQn, 1, 0);
 80034f6:	2200      	movs	r2, #0
 80034f8:	2101      	movs	r1, #1
 80034fa:	202d      	movs	r0, #45	; 0x2d
 80034fc:	f000 fd6b 	bl	8003fd6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 8003500:	202d      	movs	r0, #45	; 0x2d
 8003502:	f000 fd84 	bl	800400e <HAL_NVIC_EnableIRQ>
}
 8003506:	bf00      	nop
 8003508:	3718      	adds	r7, #24
 800350a:	46bd      	mov	sp, r7
 800350c:	bd80      	pop	{r7, pc}
 800350e:	bf00      	nop
 8003510:	40014800 	.word	0x40014800
 8003514:	40023800 	.word	0x40023800
 8003518:	40001c00 	.word	0x40001c00
 800351c:	40002000 	.word	0x40002000

08003520 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003520:	b580      	push	{r7, lr}
 8003522:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  HAL_RCC_NMI_IRQHandler();
 8003524:	f003 fcec 	bl	8006f00 <HAL_RCC_NMI_IRQHandler>
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003528:	e7fe      	b.n	8003528 <NMI_Handler+0x8>

0800352a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800352a:	b480      	push	{r7}
 800352c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800352e:	e7fe      	b.n	800352e <HardFault_Handler+0x4>

08003530 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003530:	b480      	push	{r7}
 8003532:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003534:	e7fe      	b.n	8003534 <MemManage_Handler+0x4>

08003536 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003536:	b480      	push	{r7}
 8003538:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800353a:	e7fe      	b.n	800353a <BusFault_Handler+0x4>

0800353c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800353c:	b480      	push	{r7}
 800353e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003540:	e7fe      	b.n	8003540 <UsageFault_Handler+0x4>

08003542 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003542:	b480      	push	{r7}
 8003544:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003546:	bf00      	nop
 8003548:	46bd      	mov	sp, r7
 800354a:	bc80      	pop	{r7}
 800354c:	4770      	bx	lr

0800354e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800354e:	b480      	push	{r7}
 8003550:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003552:	bf00      	nop
 8003554:	46bd      	mov	sp, r7
 8003556:	bc80      	pop	{r7}
 8003558:	4770      	bx	lr

0800355a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800355a:	b480      	push	{r7}
 800355c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800355e:	bf00      	nop
 8003560:	46bd      	mov	sp, r7
 8003562:	bc80      	pop	{r7}
 8003564:	4770      	bx	lr

08003566 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003566:	b580      	push	{r7, lr}
 8003568:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800356a:	f000 f8df 	bl	800372c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800356e:	bf00      	nop
 8003570:	bd80      	pop	{r7, pc}

08003572 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8003572:	b580      	push	{r7, lr}
 8003574:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ONBOARD_READ_IT_3_Pin);
 8003576:	2001      	movs	r0, #1
 8003578:	f000 ff42 	bl	8004400 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 800357c:	bf00      	nop
 800357e:	bd80      	pop	{r7, pc}

08003580 <TIM8_UP_TIM13_IRQHandler>:

/**
  * @brief This function handles TIM8 update interrupt and TIM13 global interrupt.
  */
void TIM8_UP_TIM13_IRQHandler(void)
{
 8003580:	b580      	push	{r7, lr}
 8003582:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 0 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 0 */
  HAL_TIM_IRQHandler(&htim13);
 8003584:	4802      	ldr	r0, [pc, #8]	; (8003590 <TIM8_UP_TIM13_IRQHandler+0x10>)
 8003586:	f003 fdf9 	bl	800717c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 1 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 1 */
}
 800358a:	bf00      	nop
 800358c:	bd80      	pop	{r7, pc}
 800358e:	bf00      	nop
 8003590:	20000424 	.word	0x20000424

08003594 <TIM8_TRG_COM_TIM14_IRQHandler>:

/**
  * @brief This function handles TIM8 trigger and commutation interrupts and TIM14 global interrupt.
  */
void TIM8_TRG_COM_TIM14_IRQHandler(void)
{
 8003594:	b580      	push	{r7, lr}
 8003596:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 0 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 8003598:	4802      	ldr	r0, [pc, #8]	; (80035a4 <TIM8_TRG_COM_TIM14_IRQHandler+0x10>)
 800359a:	f003 fdef 	bl	800717c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 1 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 1 */
}
 800359e:	bf00      	nop
 80035a0:	bd80      	pop	{r7, pc}
 80035a2:	bf00      	nop
 80035a4:	2000046c 	.word	0x2000046c

080035a8 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80035a8:	b580      	push	{r7, lr}
 80035aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 80035ac:	4802      	ldr	r0, [pc, #8]	; (80035b8 <OTG_FS_IRQHandler+0x10>)
 80035ae:	f002 f83c 	bl	800562a <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80035b2:	bf00      	nop
 80035b4:	bd80      	pop	{r7, pc}
 80035b6:	bf00      	nop
 80035b8:	2000199c 	.word	0x2000199c

080035bc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80035bc:	b580      	push	{r7, lr}
 80035be:	b086      	sub	sp, #24
 80035c0:	af00      	add	r7, sp, #0
 80035c2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80035c4:	4a14      	ldr	r2, [pc, #80]	; (8003618 <_sbrk+0x5c>)
 80035c6:	4b15      	ldr	r3, [pc, #84]	; (800361c <_sbrk+0x60>)
 80035c8:	1ad3      	subs	r3, r2, r3
 80035ca:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80035cc:	697b      	ldr	r3, [r7, #20]
 80035ce:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80035d0:	4b13      	ldr	r3, [pc, #76]	; (8003620 <_sbrk+0x64>)
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d102      	bne.n	80035de <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80035d8:	4b11      	ldr	r3, [pc, #68]	; (8003620 <_sbrk+0x64>)
 80035da:	4a12      	ldr	r2, [pc, #72]	; (8003624 <_sbrk+0x68>)
 80035dc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80035de:	4b10      	ldr	r3, [pc, #64]	; (8003620 <_sbrk+0x64>)
 80035e0:	681a      	ldr	r2, [r3, #0]
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	4413      	add	r3, r2
 80035e6:	693a      	ldr	r2, [r7, #16]
 80035e8:	429a      	cmp	r2, r3
 80035ea:	d207      	bcs.n	80035fc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80035ec:	f007 fcb8 	bl	800af60 <__errno>
 80035f0:	4603      	mov	r3, r0
 80035f2:	220c      	movs	r2, #12
 80035f4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80035f6:	f04f 33ff 	mov.w	r3, #4294967295
 80035fa:	e009      	b.n	8003610 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80035fc:	4b08      	ldr	r3, [pc, #32]	; (8003620 <_sbrk+0x64>)
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003602:	4b07      	ldr	r3, [pc, #28]	; (8003620 <_sbrk+0x64>)
 8003604:	681a      	ldr	r2, [r3, #0]
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	4413      	add	r3, r2
 800360a:	4a05      	ldr	r2, [pc, #20]	; (8003620 <_sbrk+0x64>)
 800360c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800360e:	68fb      	ldr	r3, [r7, #12]
}
 8003610:	4618      	mov	r0, r3
 8003612:	3718      	adds	r7, #24
 8003614:	46bd      	mov	sp, r7
 8003616:	bd80      	pop	{r7, pc}
 8003618:	20020000 	.word	0x20020000
 800361c:	00000400 	.word	0x00000400
 8003620:	200004c4 	.word	0x200004c4
 8003624:	20001db0 	.word	0x20001db0

08003628 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003628:	b480      	push	{r7}
 800362a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800362c:	bf00      	nop
 800362e:	46bd      	mov	sp, r7
 8003630:	bc80      	pop	{r7}
 8003632:	4770      	bx	lr

08003634 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8003634:	f8df d034 	ldr.w	sp, [pc, #52]	; 800366c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003638:	480d      	ldr	r0, [pc, #52]	; (8003670 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800363a:	490e      	ldr	r1, [pc, #56]	; (8003674 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800363c:	4a0e      	ldr	r2, [pc, #56]	; (8003678 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800363e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003640:	e002      	b.n	8003648 <LoopCopyDataInit>

08003642 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003642:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003644:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003646:	3304      	adds	r3, #4

08003648 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003648:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800364a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800364c:	d3f9      	bcc.n	8003642 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800364e:	4a0b      	ldr	r2, [pc, #44]	; (800367c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8003650:	4c0b      	ldr	r4, [pc, #44]	; (8003680 <LoopFillZerobss+0x26>)
  movs r3, #0
 8003652:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003654:	e001      	b.n	800365a <LoopFillZerobss>

08003656 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003656:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003658:	3204      	adds	r2, #4

0800365a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800365a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800365c:	d3fb      	bcc.n	8003656 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800365e:	f7ff ffe3 	bl	8003628 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003662:	f007 fc83 	bl	800af6c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003666:	f7ff f95f 	bl	8002928 <main>
  bx  lr    
 800366a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 800366c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003670:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003674:	200001ec 	.word	0x200001ec
  ldr r2, =_sidata
 8003678:	0800c1f8 	.word	0x0800c1f8
  ldr r2, =_sbss
 800367c:	200001ec 	.word	0x200001ec
  ldr r4, =_ebss
 8003680:	20001dac 	.word	0x20001dac

08003684 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003684:	e7fe      	b.n	8003684 <ADC_IRQHandler>
	...

08003688 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003688:	b580      	push	{r7, lr}
 800368a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
   __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800368c:	4b0e      	ldr	r3, [pc, #56]	; (80036c8 <HAL_Init+0x40>)
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	4a0d      	ldr	r2, [pc, #52]	; (80036c8 <HAL_Init+0x40>)
 8003692:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003696:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
   __HAL_FLASH_DATA_CACHE_ENABLE();
 8003698:	4b0b      	ldr	r3, [pc, #44]	; (80036c8 <HAL_Init+0x40>)
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	4a0a      	ldr	r2, [pc, #40]	; (80036c8 <HAL_Init+0x40>)
 800369e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80036a2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80036a4:	4b08      	ldr	r3, [pc, #32]	; (80036c8 <HAL_Init+0x40>)
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	4a07      	ldr	r2, [pc, #28]	; (80036c8 <HAL_Init+0x40>)
 80036aa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80036ae:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80036b0:	2003      	movs	r0, #3
 80036b2:	f000 fc85 	bl	8003fc0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80036b6:	200f      	movs	r0, #15
 80036b8:	f000 f808 	bl	80036cc <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 80036bc:	f7ff fe22 	bl	8003304 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 80036c0:	2300      	movs	r3, #0
}
 80036c2:	4618      	mov	r0, r3
 80036c4:	bd80      	pop	{r7, pc}
 80036c6:	bf00      	nop
 80036c8:	40023c00 	.word	0x40023c00

080036cc <HAL_InitTick>:
  *       implementation  in user file.
  * @param  TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80036cc:	b580      	push	{r7, lr}
 80036ce:	b082      	sub	sp, #8
 80036d0:	af00      	add	r7, sp, #0
 80036d2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80036d4:	4b12      	ldr	r3, [pc, #72]	; (8003720 <HAL_InitTick+0x54>)
 80036d6:	681a      	ldr	r2, [r3, #0]
 80036d8:	4b12      	ldr	r3, [pc, #72]	; (8003724 <HAL_InitTick+0x58>)
 80036da:	781b      	ldrb	r3, [r3, #0]
 80036dc:	4619      	mov	r1, r3
 80036de:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80036e2:	fbb3 f3f1 	udiv	r3, r3, r1
 80036e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80036ea:	4618      	mov	r0, r3
 80036ec:	f000 fcab 	bl	8004046 <HAL_SYSTICK_Config>
 80036f0:	4603      	mov	r3, r0
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d001      	beq.n	80036fa <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80036f6:	2301      	movs	r3, #1
 80036f8:	e00e      	b.n	8003718 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	2b0f      	cmp	r3, #15
 80036fe:	d80a      	bhi.n	8003716 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003700:	2200      	movs	r2, #0
 8003702:	6879      	ldr	r1, [r7, #4]
 8003704:	f04f 30ff 	mov.w	r0, #4294967295
 8003708:	f000 fc65 	bl	8003fd6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800370c:	4a06      	ldr	r2, [pc, #24]	; (8003728 <HAL_InitTick+0x5c>)
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003712:	2300      	movs	r3, #0
 8003714:	e000      	b.n	8003718 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003716:	2301      	movs	r3, #1
}
 8003718:	4618      	mov	r0, r3
 800371a:	3708      	adds	r7, #8
 800371c:	46bd      	mov	sp, r7
 800371e:	bd80      	pop	{r7, pc}
 8003720:	20000004 	.word	0x20000004
 8003724:	2000000c 	.word	0x2000000c
 8003728:	20000008 	.word	0x20000008

0800372c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800372c:	b480      	push	{r7}
 800372e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003730:	4b05      	ldr	r3, [pc, #20]	; (8003748 <HAL_IncTick+0x1c>)
 8003732:	781b      	ldrb	r3, [r3, #0]
 8003734:	461a      	mov	r2, r3
 8003736:	4b05      	ldr	r3, [pc, #20]	; (800374c <HAL_IncTick+0x20>)
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	4413      	add	r3, r2
 800373c:	4a03      	ldr	r2, [pc, #12]	; (800374c <HAL_IncTick+0x20>)
 800373e:	6013      	str	r3, [r2, #0]
}
 8003740:	bf00      	nop
 8003742:	46bd      	mov	sp, r7
 8003744:	bc80      	pop	{r7}
 8003746:	4770      	bx	lr
 8003748:	2000000c 	.word	0x2000000c
 800374c:	200004d4 	.word	0x200004d4

08003750 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003750:	b480      	push	{r7}
 8003752:	af00      	add	r7, sp, #0
  return uwTick;
 8003754:	4b02      	ldr	r3, [pc, #8]	; (8003760 <HAL_GetTick+0x10>)
 8003756:	681b      	ldr	r3, [r3, #0]
}
 8003758:	4618      	mov	r0, r3
 800375a:	46bd      	mov	sp, r7
 800375c:	bc80      	pop	{r7}
 800375e:	4770      	bx	lr
 8003760:	200004d4 	.word	0x200004d4

08003764 <HAL_Delay>:
  *       implementations in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(__IO uint32_t Delay)
{
 8003764:	b580      	push	{r7, lr}
 8003766:	b084      	sub	sp, #16
 8003768:	af00      	add	r7, sp, #0
 800376a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800376c:	f7ff fff0 	bl	8003750 <HAL_GetTick>
 8003770:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	f1b3 3fff 	cmp.w	r3, #4294967295
 800377c:	d005      	beq.n	800378a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800377e:	4b0a      	ldr	r3, [pc, #40]	; (80037a8 <HAL_Delay+0x44>)
 8003780:	781b      	ldrb	r3, [r3, #0]
 8003782:	461a      	mov	r2, r3
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	4413      	add	r3, r2
 8003788:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800378a:	bf00      	nop
 800378c:	f7ff ffe0 	bl	8003750 <HAL_GetTick>
 8003790:	4602      	mov	r2, r0
 8003792:	68bb      	ldr	r3, [r7, #8]
 8003794:	1ad3      	subs	r3, r2, r3
 8003796:	68fa      	ldr	r2, [r7, #12]
 8003798:	429a      	cmp	r2, r3
 800379a:	d8f7      	bhi.n	800378c <HAL_Delay+0x28>
  {
  }
}
 800379c:	bf00      	nop
 800379e:	bf00      	nop
 80037a0:	3710      	adds	r7, #16
 80037a2:	46bd      	mov	sp, r7
 80037a4:	bd80      	pop	{r7, pc}
 80037a6:	bf00      	nop
 80037a8:	2000000c 	.word	0x2000000c

080037ac <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80037ac:	b580      	push	{r7, lr}
 80037ae:	b084      	sub	sp, #16
 80037b0:	af00      	add	r7, sp, #0
 80037b2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80037b4:	2300      	movs	r3, #0
 80037b6:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	d101      	bne.n	80037c2 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80037be:	2301      	movs	r3, #1
 80037c0:	e033      	b.n	800382a <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d109      	bne.n	80037de <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80037ca:	6878      	ldr	r0, [r7, #4]
 80037cc:	f7ff fdc0 	bl	8003350 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	2200      	movs	r2, #0
 80037d4:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	2200      	movs	r2, #0
 80037da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037e2:	f003 0310 	and.w	r3, r3, #16
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	d118      	bne.n	800381c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037ee:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80037f2:	f023 0302 	bic.w	r3, r3, #2
 80037f6:	f043 0202 	orr.w	r2, r3, #2
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80037fe:	6878      	ldr	r0, [r7, #4]
 8003800:	f000 f9e8 	bl	8003bd4 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	2200      	movs	r2, #0
 8003808:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800380e:	f023 0303 	bic.w	r3, r3, #3
 8003812:	f043 0201 	orr.w	r2, r3, #1
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	641a      	str	r2, [r3, #64]	; 0x40
 800381a:	e001      	b.n	8003820 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800381c:	2301      	movs	r3, #1
 800381e:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	2200      	movs	r2, #0
 8003824:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8003828:	7bfb      	ldrb	r3, [r7, #15]
}
 800382a:	4618      	mov	r0, r3
 800382c:	3710      	adds	r7, #16
 800382e:	46bd      	mov	sp, r7
 8003830:	bd80      	pop	{r7, pc}
	...

08003834 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8003834:	b480      	push	{r7}
 8003836:	b085      	sub	sp, #20
 8003838:	af00      	add	r7, sp, #0
 800383a:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 800383c:	2300      	movs	r3, #0
 800383e:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003846:	2b01      	cmp	r3, #1
 8003848:	d101      	bne.n	800384e <HAL_ADC_Start+0x1a>
 800384a:	2302      	movs	r3, #2
 800384c:	e095      	b.n	800397a <HAL_ADC_Start+0x146>
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	2201      	movs	r2, #1
 8003852:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	689b      	ldr	r3, [r3, #8]
 800385c:	f003 0301 	and.w	r3, r3, #1
 8003860:	2b01      	cmp	r3, #1
 8003862:	d018      	beq.n	8003896 <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	689a      	ldr	r2, [r3, #8]
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	f042 0201 	orr.w	r2, r2, #1
 8003872:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8003874:	4b43      	ldr	r3, [pc, #268]	; (8003984 <HAL_ADC_Start+0x150>)
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	4a43      	ldr	r2, [pc, #268]	; (8003988 <HAL_ADC_Start+0x154>)
 800387a:	fba2 2303 	umull	r2, r3, r2, r3
 800387e:	0c9a      	lsrs	r2, r3, #18
 8003880:	4613      	mov	r3, r2
 8003882:	005b      	lsls	r3, r3, #1
 8003884:	4413      	add	r3, r2
 8003886:	60fb      	str	r3, [r7, #12]
    while(counter != 0U)
 8003888:	e002      	b.n	8003890 <HAL_ADC_Start+0x5c>
    {
      counter--;
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	3b01      	subs	r3, #1
 800388e:	60fb      	str	r3, [r7, #12]
    while(counter != 0U)
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	2b00      	cmp	r3, #0
 8003894:	d1f9      	bne.n	800388a <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	689b      	ldr	r3, [r3, #8]
 800389c:	f003 0301 	and.w	r3, r3, #1
 80038a0:	2b01      	cmp	r3, #1
 80038a2:	d15d      	bne.n	8003960 <HAL_ADC_Start+0x12c>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038a8:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80038ac:	f023 0301 	bic.w	r3, r3, #1
 80038b0:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	685b      	ldr	r3, [r3, #4]
 80038be:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d007      	beq.n	80038d6 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038ca:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80038ce:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038da:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80038de:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80038e2:	d106      	bne.n	80038f2 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80038e8:	f023 0206 	bic.w	r2, r3, #6
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	645a      	str	r2, [r3, #68]	; 0x44
 80038f0:	e002      	b.n	80038f8 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	2200      	movs	r2, #0
 80038f6:	645a      	str	r2, [r3, #68]	; 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	2200      	movs	r2, #0
 80038fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8003908:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 800390a:	4b20      	ldr	r3, [pc, #128]	; (800398c <HAL_ADC_Start+0x158>)
 800390c:	685b      	ldr	r3, [r3, #4]
 800390e:	f003 031f 	and.w	r3, r3, #31
 8003912:	2b00      	cmp	r3, #0
 8003914:	d10f      	bne.n	8003936 <HAL_ADC_Start+0x102>
    {
      /* if no external trigger present enable software conversion of regular channels */
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	689b      	ldr	r3, [r3, #8]
 800391c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003920:	2b00      	cmp	r3, #0
 8003922:	d129      	bne.n	8003978 <HAL_ADC_Start+0x144>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	689a      	ldr	r2, [r3, #8]
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003932:	609a      	str	r2, [r3, #8]
 8003934:	e020      	b.n	8003978 <HAL_ADC_Start+0x144>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	4a15      	ldr	r2, [pc, #84]	; (8003990 <HAL_ADC_Start+0x15c>)
 800393c:	4293      	cmp	r3, r2
 800393e:	d11b      	bne.n	8003978 <HAL_ADC_Start+0x144>
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	689b      	ldr	r3, [r3, #8]
 8003946:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800394a:	2b00      	cmp	r3, #0
 800394c:	d114      	bne.n	8003978 <HAL_ADC_Start+0x144>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	689a      	ldr	r2, [r3, #8]
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800395c:	609a      	str	r2, [r3, #8]
 800395e:	e00b      	b.n	8003978 <HAL_ADC_Start+0x144>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003964:	f043 0210 	orr.w	r2, r3, #16
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003970:	f043 0201 	orr.w	r2, r3, #1
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8003978:	2300      	movs	r3, #0
}
 800397a:	4618      	mov	r0, r3
 800397c:	3714      	adds	r7, #20
 800397e:	46bd      	mov	sp, r7
 8003980:	bc80      	pop	{r7}
 8003982:	4770      	bx	lr
 8003984:	20000004 	.word	0x20000004
 8003988:	431bde83 	.word	0x431bde83
 800398c:	40012300 	.word	0x40012300
 8003990:	40012000 	.word	0x40012000

08003994 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8003994:	b480      	push	{r7}
 8003996:	b085      	sub	sp, #20
 8003998:	af00      	add	r7, sp, #0
 800399a:	6078      	str	r0, [r7, #4]
 800399c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800399e:	2300      	movs	r3, #0
 80039a0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80039a8:	2b01      	cmp	r3, #1
 80039aa:	d101      	bne.n	80039b0 <HAL_ADC_ConfigChannel+0x1c>
 80039ac:	2302      	movs	r3, #2
 80039ae:	e103      	b.n	8003bb8 <HAL_ADC_ConfigChannel+0x224>
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	2201      	movs	r2, #1
 80039b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80039b8:	683b      	ldr	r3, [r7, #0]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	2b09      	cmp	r3, #9
 80039be:	d925      	bls.n	8003a0c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	68d9      	ldr	r1, [r3, #12]
 80039c6:	683b      	ldr	r3, [r7, #0]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	b29b      	uxth	r3, r3
 80039cc:	461a      	mov	r2, r3
 80039ce:	4613      	mov	r3, r2
 80039d0:	005b      	lsls	r3, r3, #1
 80039d2:	4413      	add	r3, r2
 80039d4:	3b1e      	subs	r3, #30
 80039d6:	2207      	movs	r2, #7
 80039d8:	fa02 f303 	lsl.w	r3, r2, r3
 80039dc:	43da      	mvns	r2, r3
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	400a      	ands	r2, r1
 80039e4:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	68d9      	ldr	r1, [r3, #12]
 80039ec:	683b      	ldr	r3, [r7, #0]
 80039ee:	689a      	ldr	r2, [r3, #8]
 80039f0:	683b      	ldr	r3, [r7, #0]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	b29b      	uxth	r3, r3
 80039f6:	4618      	mov	r0, r3
 80039f8:	4603      	mov	r3, r0
 80039fa:	005b      	lsls	r3, r3, #1
 80039fc:	4403      	add	r3, r0
 80039fe:	3b1e      	subs	r3, #30
 8003a00:	409a      	lsls	r2, r3
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	430a      	orrs	r2, r1
 8003a08:	60da      	str	r2, [r3, #12]
 8003a0a:	e022      	b.n	8003a52 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	6919      	ldr	r1, [r3, #16]
 8003a12:	683b      	ldr	r3, [r7, #0]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	b29b      	uxth	r3, r3
 8003a18:	461a      	mov	r2, r3
 8003a1a:	4613      	mov	r3, r2
 8003a1c:	005b      	lsls	r3, r3, #1
 8003a1e:	4413      	add	r3, r2
 8003a20:	2207      	movs	r2, #7
 8003a22:	fa02 f303 	lsl.w	r3, r2, r3
 8003a26:	43da      	mvns	r2, r3
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	400a      	ands	r2, r1
 8003a2e:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	6919      	ldr	r1, [r3, #16]
 8003a36:	683b      	ldr	r3, [r7, #0]
 8003a38:	689a      	ldr	r2, [r3, #8]
 8003a3a:	683b      	ldr	r3, [r7, #0]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	b29b      	uxth	r3, r3
 8003a40:	4618      	mov	r0, r3
 8003a42:	4603      	mov	r3, r0
 8003a44:	005b      	lsls	r3, r3, #1
 8003a46:	4403      	add	r3, r0
 8003a48:	409a      	lsls	r2, r3
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	430a      	orrs	r2, r1
 8003a50:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003a52:	683b      	ldr	r3, [r7, #0]
 8003a54:	685b      	ldr	r3, [r3, #4]
 8003a56:	2b06      	cmp	r3, #6
 8003a58:	d824      	bhi.n	8003aa4 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003a60:	683b      	ldr	r3, [r7, #0]
 8003a62:	685a      	ldr	r2, [r3, #4]
 8003a64:	4613      	mov	r3, r2
 8003a66:	009b      	lsls	r3, r3, #2
 8003a68:	4413      	add	r3, r2
 8003a6a:	3b05      	subs	r3, #5
 8003a6c:	221f      	movs	r2, #31
 8003a6e:	fa02 f303 	lsl.w	r3, r2, r3
 8003a72:	43da      	mvns	r2, r3
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	400a      	ands	r2, r1
 8003a7a:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003a82:	683b      	ldr	r3, [r7, #0]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	b29b      	uxth	r3, r3
 8003a88:	4618      	mov	r0, r3
 8003a8a:	683b      	ldr	r3, [r7, #0]
 8003a8c:	685a      	ldr	r2, [r3, #4]
 8003a8e:	4613      	mov	r3, r2
 8003a90:	009b      	lsls	r3, r3, #2
 8003a92:	4413      	add	r3, r2
 8003a94:	3b05      	subs	r3, #5
 8003a96:	fa00 f203 	lsl.w	r2, r0, r3
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	430a      	orrs	r2, r1
 8003aa0:	635a      	str	r2, [r3, #52]	; 0x34
 8003aa2:	e04c      	b.n	8003b3e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003aa4:	683b      	ldr	r3, [r7, #0]
 8003aa6:	685b      	ldr	r3, [r3, #4]
 8003aa8:	2b0c      	cmp	r3, #12
 8003aaa:	d824      	bhi.n	8003af6 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003ab2:	683b      	ldr	r3, [r7, #0]
 8003ab4:	685a      	ldr	r2, [r3, #4]
 8003ab6:	4613      	mov	r3, r2
 8003ab8:	009b      	lsls	r3, r3, #2
 8003aba:	4413      	add	r3, r2
 8003abc:	3b23      	subs	r3, #35	; 0x23
 8003abe:	221f      	movs	r2, #31
 8003ac0:	fa02 f303 	lsl.w	r3, r2, r3
 8003ac4:	43da      	mvns	r2, r3
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	400a      	ands	r2, r1
 8003acc:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003ad4:	683b      	ldr	r3, [r7, #0]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	b29b      	uxth	r3, r3
 8003ada:	4618      	mov	r0, r3
 8003adc:	683b      	ldr	r3, [r7, #0]
 8003ade:	685a      	ldr	r2, [r3, #4]
 8003ae0:	4613      	mov	r3, r2
 8003ae2:	009b      	lsls	r3, r3, #2
 8003ae4:	4413      	add	r3, r2
 8003ae6:	3b23      	subs	r3, #35	; 0x23
 8003ae8:	fa00 f203 	lsl.w	r2, r0, r3
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	430a      	orrs	r2, r1
 8003af2:	631a      	str	r2, [r3, #48]	; 0x30
 8003af4:	e023      	b.n	8003b3e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003afc:	683b      	ldr	r3, [r7, #0]
 8003afe:	685a      	ldr	r2, [r3, #4]
 8003b00:	4613      	mov	r3, r2
 8003b02:	009b      	lsls	r3, r3, #2
 8003b04:	4413      	add	r3, r2
 8003b06:	3b41      	subs	r3, #65	; 0x41
 8003b08:	221f      	movs	r2, #31
 8003b0a:	fa02 f303 	lsl.w	r3, r2, r3
 8003b0e:	43da      	mvns	r2, r3
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	400a      	ands	r2, r1
 8003b16:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003b1e:	683b      	ldr	r3, [r7, #0]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	b29b      	uxth	r3, r3
 8003b24:	4618      	mov	r0, r3
 8003b26:	683b      	ldr	r3, [r7, #0]
 8003b28:	685a      	ldr	r2, [r3, #4]
 8003b2a:	4613      	mov	r3, r2
 8003b2c:	009b      	lsls	r3, r3, #2
 8003b2e:	4413      	add	r3, r2
 8003b30:	3b41      	subs	r3, #65	; 0x41
 8003b32:	fa00 f203 	lsl.w	r2, r0, r3
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	430a      	orrs	r2, r1
 8003b3c:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	4a20      	ldr	r2, [pc, #128]	; (8003bc4 <HAL_ADC_ConfigChannel+0x230>)
 8003b44:	4293      	cmp	r3, r2
 8003b46:	d109      	bne.n	8003b5c <HAL_ADC_ConfigChannel+0x1c8>
 8003b48:	683b      	ldr	r3, [r7, #0]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	2b12      	cmp	r3, #18
 8003b4e:	d105      	bne.n	8003b5c <HAL_ADC_ConfigChannel+0x1c8>
  {
    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 8003b50:	4b1d      	ldr	r3, [pc, #116]	; (8003bc8 <HAL_ADC_ConfigChannel+0x234>)
 8003b52:	685b      	ldr	r3, [r3, #4]
 8003b54:	4a1c      	ldr	r2, [pc, #112]	; (8003bc8 <HAL_ADC_ConfigChannel+0x234>)
 8003b56:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003b5a:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	4a18      	ldr	r2, [pc, #96]	; (8003bc4 <HAL_ADC_ConfigChannel+0x230>)
 8003b62:	4293      	cmp	r3, r2
 8003b64:	d123      	bne.n	8003bae <HAL_ADC_ConfigChannel+0x21a>
 8003b66:	683b      	ldr	r3, [r7, #0]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	2b10      	cmp	r3, #16
 8003b6c:	d003      	beq.n	8003b76 <HAL_ADC_ConfigChannel+0x1e2>
 8003b6e:	683b      	ldr	r3, [r7, #0]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	2b11      	cmp	r3, #17
 8003b74:	d11b      	bne.n	8003bae <HAL_ADC_ConfigChannel+0x21a>
  {
    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 8003b76:	4b14      	ldr	r3, [pc, #80]	; (8003bc8 <HAL_ADC_ConfigChannel+0x234>)
 8003b78:	685b      	ldr	r3, [r3, #4]
 8003b7a:	4a13      	ldr	r2, [pc, #76]	; (8003bc8 <HAL_ADC_ConfigChannel+0x234>)
 8003b7c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8003b80:	6053      	str	r3, [r2, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003b82:	683b      	ldr	r3, [r7, #0]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	2b10      	cmp	r3, #16
 8003b88:	d111      	bne.n	8003bae <HAL_ADC_ConfigChannel+0x21a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003b8a:	4b10      	ldr	r3, [pc, #64]	; (8003bcc <HAL_ADC_ConfigChannel+0x238>)
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	4a10      	ldr	r2, [pc, #64]	; (8003bd0 <HAL_ADC_ConfigChannel+0x23c>)
 8003b90:	fba2 2303 	umull	r2, r3, r2, r3
 8003b94:	0c9a      	lsrs	r2, r3, #18
 8003b96:	4613      	mov	r3, r2
 8003b98:	009b      	lsls	r3, r3, #2
 8003b9a:	4413      	add	r3, r2
 8003b9c:	005b      	lsls	r3, r3, #1
 8003b9e:	60fb      	str	r3, [r7, #12]
      while(counter != 0U)
 8003ba0:	e002      	b.n	8003ba8 <HAL_ADC_ConfigChannel+0x214>
      {
        counter--;
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	3b01      	subs	r3, #1
 8003ba6:	60fb      	str	r3, [r7, #12]
      while(counter != 0U)
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	d1f9      	bne.n	8003ba2 <HAL_ADC_ConfigChannel+0x20e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	2200      	movs	r2, #0
 8003bb2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8003bb6:	2300      	movs	r3, #0
}
 8003bb8:	4618      	mov	r0, r3
 8003bba:	3714      	adds	r7, #20
 8003bbc:	46bd      	mov	sp, r7
 8003bbe:	bc80      	pop	{r7}
 8003bc0:	4770      	bx	lr
 8003bc2:	bf00      	nop
 8003bc4:	40012000 	.word	0x40012000
 8003bc8:	40012300 	.word	0x40012300
 8003bcc:	20000004 	.word	0x20000004
 8003bd0:	431bde83 	.word	0x431bde83

08003bd4 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003bd4:	b480      	push	{r7}
 8003bd6:	b085      	sub	sp, #20
 8003bd8:	af00      	add	r7, sp, #0
 8003bda:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8003bdc:	4b7e      	ldr	r3, [pc, #504]	; (8003dd8 <ADC_Init+0x204>)
 8003bde:	685b      	ldr	r3, [r3, #4]
 8003be0:	4a7d      	ldr	r2, [pc, #500]	; (8003dd8 <ADC_Init+0x204>)
 8003be2:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8003be6:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8003be8:	4b7b      	ldr	r3, [pc, #492]	; (8003dd8 <ADC_Init+0x204>)
 8003bea:	685a      	ldr	r2, [r3, #4]
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	685b      	ldr	r3, [r3, #4]
 8003bf0:	4979      	ldr	r1, [pc, #484]	; (8003dd8 <ADC_Init+0x204>)
 8003bf2:	4313      	orrs	r3, r2
 8003bf4:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	685a      	ldr	r2, [r3, #4]
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003c04:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	6859      	ldr	r1, [r3, #4]
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	691b      	ldr	r3, [r3, #16]
 8003c10:	021a      	lsls	r2, r3, #8
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	430a      	orrs	r2, r1
 8003c18:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	685a      	ldr	r2, [r3, #4]
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8003c28:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	6859      	ldr	r1, [r3, #4]
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	689a      	ldr	r2, [r3, #8]
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	430a      	orrs	r2, r1
 8003c3a:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	689a      	ldr	r2, [r3, #8]
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003c4a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	6899      	ldr	r1, [r3, #8]
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	68da      	ldr	r2, [r3, #12]
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	430a      	orrs	r2, r1
 8003c5c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c62:	4a5e      	ldr	r2, [pc, #376]	; (8003ddc <ADC_Init+0x208>)
 8003c64:	4293      	cmp	r3, r2
 8003c66:	d022      	beq.n	8003cae <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	689a      	ldr	r2, [r3, #8]
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003c76:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	6899      	ldr	r1, [r3, #8]
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	430a      	orrs	r2, r1
 8003c88:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	689a      	ldr	r2, [r3, #8]
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003c98:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	6899      	ldr	r1, [r3, #8]
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	430a      	orrs	r2, r1
 8003caa:	609a      	str	r2, [r3, #8]
 8003cac:	e00f      	b.n	8003cce <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	689a      	ldr	r2, [r3, #8]
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003cbc:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	689a      	ldr	r2, [r3, #8]
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003ccc:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	689a      	ldr	r2, [r3, #8]
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	f022 0202 	bic.w	r2, r2, #2
 8003cdc:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	6899      	ldr	r1, [r3, #8]
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	7e1b      	ldrb	r3, [r3, #24]
 8003ce8:	005a      	lsls	r2, r3, #1
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	430a      	orrs	r2, r1
 8003cf0:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003cf8:	2b00      	cmp	r3, #0
 8003cfa:	d027      	beq.n	8003d4c <ADC_Init+0x178>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	685a      	ldr	r2, [r3, #4]
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003d0a:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	685a      	ldr	r2, [r3, #4]
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8003d1a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d20:	3b01      	subs	r3, #1
 8003d22:	f44f 4260 	mov.w	r2, #57344	; 0xe000
 8003d26:	60fa      	str	r2, [r7, #12]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d28:	68fa      	ldr	r2, [r7, #12]
 8003d2a:	fa92 f2a2 	rbit	r2, r2
 8003d2e:	60ba      	str	r2, [r7, #8]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8003d30:	68ba      	ldr	r2, [r7, #8]
 8003d32:	fab2 f282 	clz	r2, r2
 8003d36:	b2d2      	uxtb	r2, r2
 8003d38:	fa03 f102 	lsl.w	r1, r3, r2
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	685a      	ldr	r2, [r3, #4]
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	430a      	orrs	r2, r1
 8003d48:	605a      	str	r2, [r3, #4]
 8003d4a:	e007      	b.n	8003d5c <ADC_Init+0x188>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	685a      	ldr	r2, [r3, #4]
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003d5a:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8003d6a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	69db      	ldr	r3, [r3, #28]
 8003d76:	3b01      	subs	r3, #1
 8003d78:	051a      	lsls	r2, r3, #20
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	430a      	orrs	r2, r1
 8003d80:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	689a      	ldr	r2, [r3, #8]
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8003d90:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	6899      	ldr	r1, [r3, #8]
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003d9e:	025a      	lsls	r2, r3, #9
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	430a      	orrs	r2, r1
 8003da6:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	689a      	ldr	r2, [r3, #8]
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003db6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	6899      	ldr	r1, [r3, #8]
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	695b      	ldr	r3, [r3, #20]
 8003dc2:	029a      	lsls	r2, r3, #10
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	430a      	orrs	r2, r1
 8003dca:	609a      	str	r2, [r3, #8]
}
 8003dcc:	bf00      	nop
 8003dce:	3714      	adds	r7, #20
 8003dd0:	46bd      	mov	sp, r7
 8003dd2:	bc80      	pop	{r7}
 8003dd4:	4770      	bx	lr
 8003dd6:	bf00      	nop
 8003dd8:	40012300 	.word	0x40012300
 8003ddc:	0f000001 	.word	0x0f000001

08003de0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003de0:	b480      	push	{r7}
 8003de2:	b085      	sub	sp, #20
 8003de4:	af00      	add	r7, sp, #0
 8003de6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	f003 0307 	and.w	r3, r3, #7
 8003dee:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003df0:	4b0c      	ldr	r3, [pc, #48]	; (8003e24 <__NVIC_SetPriorityGrouping+0x44>)
 8003df2:	68db      	ldr	r3, [r3, #12]
 8003df4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003df6:	68ba      	ldr	r2, [r7, #8]
 8003df8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003dfc:	4013      	ands	r3, r2
 8003dfe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003e04:	68bb      	ldr	r3, [r7, #8]
 8003e06:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003e08:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003e0c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003e10:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003e12:	4a04      	ldr	r2, [pc, #16]	; (8003e24 <__NVIC_SetPriorityGrouping+0x44>)
 8003e14:	68bb      	ldr	r3, [r7, #8]
 8003e16:	60d3      	str	r3, [r2, #12]
}
 8003e18:	bf00      	nop
 8003e1a:	3714      	adds	r7, #20
 8003e1c:	46bd      	mov	sp, r7
 8003e1e:	bc80      	pop	{r7}
 8003e20:	4770      	bx	lr
 8003e22:	bf00      	nop
 8003e24:	e000ed00 	.word	0xe000ed00

08003e28 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003e28:	b480      	push	{r7}
 8003e2a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003e2c:	4b04      	ldr	r3, [pc, #16]	; (8003e40 <__NVIC_GetPriorityGrouping+0x18>)
 8003e2e:	68db      	ldr	r3, [r3, #12]
 8003e30:	0a1b      	lsrs	r3, r3, #8
 8003e32:	f003 0307 	and.w	r3, r3, #7
}
 8003e36:	4618      	mov	r0, r3
 8003e38:	46bd      	mov	sp, r7
 8003e3a:	bc80      	pop	{r7}
 8003e3c:	4770      	bx	lr
 8003e3e:	bf00      	nop
 8003e40:	e000ed00 	.word	0xe000ed00

08003e44 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003e44:	b480      	push	{r7}
 8003e46:	b083      	sub	sp, #12
 8003e48:	af00      	add	r7, sp, #0
 8003e4a:	4603      	mov	r3, r0
 8003e4c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003e4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	db0b      	blt.n	8003e6e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003e56:	79fb      	ldrb	r3, [r7, #7]
 8003e58:	f003 021f 	and.w	r2, r3, #31
 8003e5c:	4906      	ldr	r1, [pc, #24]	; (8003e78 <__NVIC_EnableIRQ+0x34>)
 8003e5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e62:	095b      	lsrs	r3, r3, #5
 8003e64:	2001      	movs	r0, #1
 8003e66:	fa00 f202 	lsl.w	r2, r0, r2
 8003e6a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003e6e:	bf00      	nop
 8003e70:	370c      	adds	r7, #12
 8003e72:	46bd      	mov	sp, r7
 8003e74:	bc80      	pop	{r7}
 8003e76:	4770      	bx	lr
 8003e78:	e000e100 	.word	0xe000e100

08003e7c <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8003e7c:	b480      	push	{r7}
 8003e7e:	b083      	sub	sp, #12
 8003e80:	af00      	add	r7, sp, #0
 8003e82:	4603      	mov	r3, r0
 8003e84:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003e86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	db12      	blt.n	8003eb4 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003e8e:	79fb      	ldrb	r3, [r7, #7]
 8003e90:	f003 021f 	and.w	r2, r3, #31
 8003e94:	490a      	ldr	r1, [pc, #40]	; (8003ec0 <__NVIC_DisableIRQ+0x44>)
 8003e96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e9a:	095b      	lsrs	r3, r3, #5
 8003e9c:	2001      	movs	r0, #1
 8003e9e:	fa00 f202 	lsl.w	r2, r0, r2
 8003ea2:	3320      	adds	r3, #32
 8003ea4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8003ea8:	f3bf 8f4f 	dsb	sy
}
 8003eac:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8003eae:	f3bf 8f6f 	isb	sy
}
 8003eb2:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8003eb4:	bf00      	nop
 8003eb6:	370c      	adds	r7, #12
 8003eb8:	46bd      	mov	sp, r7
 8003eba:	bc80      	pop	{r7}
 8003ebc:	4770      	bx	lr
 8003ebe:	bf00      	nop
 8003ec0:	e000e100 	.word	0xe000e100

08003ec4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003ec4:	b480      	push	{r7}
 8003ec6:	b083      	sub	sp, #12
 8003ec8:	af00      	add	r7, sp, #0
 8003eca:	4603      	mov	r3, r0
 8003ecc:	6039      	str	r1, [r7, #0]
 8003ece:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003ed0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	db0a      	blt.n	8003eee <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003ed8:	683b      	ldr	r3, [r7, #0]
 8003eda:	b2da      	uxtb	r2, r3
 8003edc:	490c      	ldr	r1, [pc, #48]	; (8003f10 <__NVIC_SetPriority+0x4c>)
 8003ede:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ee2:	0112      	lsls	r2, r2, #4
 8003ee4:	b2d2      	uxtb	r2, r2
 8003ee6:	440b      	add	r3, r1
 8003ee8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003eec:	e00a      	b.n	8003f04 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003eee:	683b      	ldr	r3, [r7, #0]
 8003ef0:	b2da      	uxtb	r2, r3
 8003ef2:	4908      	ldr	r1, [pc, #32]	; (8003f14 <__NVIC_SetPriority+0x50>)
 8003ef4:	79fb      	ldrb	r3, [r7, #7]
 8003ef6:	f003 030f 	and.w	r3, r3, #15
 8003efa:	3b04      	subs	r3, #4
 8003efc:	0112      	lsls	r2, r2, #4
 8003efe:	b2d2      	uxtb	r2, r2
 8003f00:	440b      	add	r3, r1
 8003f02:	761a      	strb	r2, [r3, #24]
}
 8003f04:	bf00      	nop
 8003f06:	370c      	adds	r7, #12
 8003f08:	46bd      	mov	sp, r7
 8003f0a:	bc80      	pop	{r7}
 8003f0c:	4770      	bx	lr
 8003f0e:	bf00      	nop
 8003f10:	e000e100 	.word	0xe000e100
 8003f14:	e000ed00 	.word	0xe000ed00

08003f18 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003f18:	b480      	push	{r7}
 8003f1a:	b089      	sub	sp, #36	; 0x24
 8003f1c:	af00      	add	r7, sp, #0
 8003f1e:	60f8      	str	r0, [r7, #12]
 8003f20:	60b9      	str	r1, [r7, #8]
 8003f22:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	f003 0307 	and.w	r3, r3, #7
 8003f2a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003f2c:	69fb      	ldr	r3, [r7, #28]
 8003f2e:	f1c3 0307 	rsb	r3, r3, #7
 8003f32:	2b04      	cmp	r3, #4
 8003f34:	bf28      	it	cs
 8003f36:	2304      	movcs	r3, #4
 8003f38:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003f3a:	69fb      	ldr	r3, [r7, #28]
 8003f3c:	3304      	adds	r3, #4
 8003f3e:	2b06      	cmp	r3, #6
 8003f40:	d902      	bls.n	8003f48 <NVIC_EncodePriority+0x30>
 8003f42:	69fb      	ldr	r3, [r7, #28]
 8003f44:	3b03      	subs	r3, #3
 8003f46:	e000      	b.n	8003f4a <NVIC_EncodePriority+0x32>
 8003f48:	2300      	movs	r3, #0
 8003f4a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003f4c:	f04f 32ff 	mov.w	r2, #4294967295
 8003f50:	69bb      	ldr	r3, [r7, #24]
 8003f52:	fa02 f303 	lsl.w	r3, r2, r3
 8003f56:	43da      	mvns	r2, r3
 8003f58:	68bb      	ldr	r3, [r7, #8]
 8003f5a:	401a      	ands	r2, r3
 8003f5c:	697b      	ldr	r3, [r7, #20]
 8003f5e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003f60:	f04f 31ff 	mov.w	r1, #4294967295
 8003f64:	697b      	ldr	r3, [r7, #20]
 8003f66:	fa01 f303 	lsl.w	r3, r1, r3
 8003f6a:	43d9      	mvns	r1, r3
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003f70:	4313      	orrs	r3, r2
         );
}
 8003f72:	4618      	mov	r0, r3
 8003f74:	3724      	adds	r7, #36	; 0x24
 8003f76:	46bd      	mov	sp, r7
 8003f78:	bc80      	pop	{r7}
 8003f7a:	4770      	bx	lr

08003f7c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003f7c:	b580      	push	{r7, lr}
 8003f7e:	b082      	sub	sp, #8
 8003f80:	af00      	add	r7, sp, #0
 8003f82:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	3b01      	subs	r3, #1
 8003f88:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003f8c:	d301      	bcc.n	8003f92 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003f8e:	2301      	movs	r3, #1
 8003f90:	e00f      	b.n	8003fb2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003f92:	4a0a      	ldr	r2, [pc, #40]	; (8003fbc <SysTick_Config+0x40>)
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	3b01      	subs	r3, #1
 8003f98:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003f9a:	210f      	movs	r1, #15
 8003f9c:	f04f 30ff 	mov.w	r0, #4294967295
 8003fa0:	f7ff ff90 	bl	8003ec4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003fa4:	4b05      	ldr	r3, [pc, #20]	; (8003fbc <SysTick_Config+0x40>)
 8003fa6:	2200      	movs	r2, #0
 8003fa8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003faa:	4b04      	ldr	r3, [pc, #16]	; (8003fbc <SysTick_Config+0x40>)
 8003fac:	2207      	movs	r2, #7
 8003fae:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003fb0:	2300      	movs	r3, #0
}
 8003fb2:	4618      	mov	r0, r3
 8003fb4:	3708      	adds	r7, #8
 8003fb6:	46bd      	mov	sp, r7
 8003fb8:	bd80      	pop	{r7, pc}
 8003fba:	bf00      	nop
 8003fbc:	e000e010 	.word	0xe000e010

08003fc0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003fc0:	b580      	push	{r7, lr}
 8003fc2:	b082      	sub	sp, #8
 8003fc4:	af00      	add	r7, sp, #0
 8003fc6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003fc8:	6878      	ldr	r0, [r7, #4]
 8003fca:	f7ff ff09 	bl	8003de0 <__NVIC_SetPriorityGrouping>
}
 8003fce:	bf00      	nop
 8003fd0:	3708      	adds	r7, #8
 8003fd2:	46bd      	mov	sp, r7
 8003fd4:	bd80      	pop	{r7, pc}

08003fd6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003fd6:	b580      	push	{r7, lr}
 8003fd8:	b086      	sub	sp, #24
 8003fda:	af00      	add	r7, sp, #0
 8003fdc:	4603      	mov	r3, r0
 8003fde:	60b9      	str	r1, [r7, #8]
 8003fe0:	607a      	str	r2, [r7, #4]
 8003fe2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003fe4:	2300      	movs	r3, #0
 8003fe6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003fe8:	f7ff ff1e 	bl	8003e28 <__NVIC_GetPriorityGrouping>
 8003fec:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003fee:	687a      	ldr	r2, [r7, #4]
 8003ff0:	68b9      	ldr	r1, [r7, #8]
 8003ff2:	6978      	ldr	r0, [r7, #20]
 8003ff4:	f7ff ff90 	bl	8003f18 <NVIC_EncodePriority>
 8003ff8:	4602      	mov	r2, r0
 8003ffa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003ffe:	4611      	mov	r1, r2
 8004000:	4618      	mov	r0, r3
 8004002:	f7ff ff5f 	bl	8003ec4 <__NVIC_SetPriority>
}
 8004006:	bf00      	nop
 8004008:	3718      	adds	r7, #24
 800400a:	46bd      	mov	sp, r7
 800400c:	bd80      	pop	{r7, pc}

0800400e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f2xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800400e:	b580      	push	{r7, lr}
 8004010:	b082      	sub	sp, #8
 8004012:	af00      	add	r7, sp, #0
 8004014:	4603      	mov	r3, r0
 8004016:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004018:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800401c:	4618      	mov	r0, r3
 800401e:	f7ff ff11 	bl	8003e44 <__NVIC_EnableIRQ>
}
 8004022:	bf00      	nop
 8004024:	3708      	adds	r7, #8
 8004026:	46bd      	mov	sp, r7
 8004028:	bd80      	pop	{r7, pc}

0800402a <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f2xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800402a:	b580      	push	{r7, lr}
 800402c:	b082      	sub	sp, #8
 800402e:	af00      	add	r7, sp, #0
 8004030:	4603      	mov	r3, r0
 8004032:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8004034:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004038:	4618      	mov	r0, r3
 800403a:	f7ff ff1f 	bl	8003e7c <__NVIC_DisableIRQ>
}
 800403e:	bf00      	nop
 8004040:	3708      	adds	r7, #8
 8004042:	46bd      	mov	sp, r7
 8004044:	bd80      	pop	{r7, pc}

08004046 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004046:	b580      	push	{r7, lr}
 8004048:	b082      	sub	sp, #8
 800404a:	af00      	add	r7, sp, #0
 800404c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800404e:	6878      	ldr	r0, [r7, #4]
 8004050:	f7ff ff94 	bl	8003f7c <SysTick_Config>
 8004054:	4603      	mov	r3, r0
}
 8004056:	4618      	mov	r0, r3
 8004058:	3708      	adds	r7, #8
 800405a:	46bd      	mov	sp, r7
 800405c:	bd80      	pop	{r7, pc}
	...

08004060 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004060:	b480      	push	{r7}
 8004062:	b087      	sub	sp, #28
 8004064:	af00      	add	r7, sp, #0
 8004066:	6078      	str	r0, [r7, #4]
 8004068:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800406a:	2300      	movs	r3, #0
 800406c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800406e:	e16f      	b.n	8004350 <HAL_GPIO_Init+0x2f0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8004070:	683b      	ldr	r3, [r7, #0]
 8004072:	681a      	ldr	r2, [r3, #0]
 8004074:	2101      	movs	r1, #1
 8004076:	697b      	ldr	r3, [r7, #20]
 8004078:	fa01 f303 	lsl.w	r3, r1, r3
 800407c:	4013      	ands	r3, r2
 800407e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	2b00      	cmp	r3, #0
 8004084:	f000 8161 	beq.w	800434a <HAL_GPIO_Init+0x2ea>
    {
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004088:	683b      	ldr	r3, [r7, #0]
 800408a:	685b      	ldr	r3, [r3, #4]
 800408c:	f003 0303 	and.w	r3, r3, #3
 8004090:	2b01      	cmp	r3, #1
 8004092:	d005      	beq.n	80040a0 <HAL_GPIO_Init+0x40>
 8004094:	683b      	ldr	r3, [r7, #0]
 8004096:	685b      	ldr	r3, [r3, #4]
 8004098:	f003 0303 	and.w	r3, r3, #3
 800409c:	2b02      	cmp	r3, #2
 800409e:	d130      	bne.n	8004102 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	689b      	ldr	r3, [r3, #8]
 80040a4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80040a6:	697b      	ldr	r3, [r7, #20]
 80040a8:	005b      	lsls	r3, r3, #1
 80040aa:	2203      	movs	r2, #3
 80040ac:	fa02 f303 	lsl.w	r3, r2, r3
 80040b0:	43db      	mvns	r3, r3
 80040b2:	693a      	ldr	r2, [r7, #16]
 80040b4:	4013      	ands	r3, r2
 80040b6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80040b8:	683b      	ldr	r3, [r7, #0]
 80040ba:	68da      	ldr	r2, [r3, #12]
 80040bc:	697b      	ldr	r3, [r7, #20]
 80040be:	005b      	lsls	r3, r3, #1
 80040c0:	fa02 f303 	lsl.w	r3, r2, r3
 80040c4:	693a      	ldr	r2, [r7, #16]
 80040c6:	4313      	orrs	r3, r2
 80040c8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	693a      	ldr	r2, [r7, #16]
 80040ce:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	685b      	ldr	r3, [r3, #4]
 80040d4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80040d6:	2201      	movs	r2, #1
 80040d8:	697b      	ldr	r3, [r7, #20]
 80040da:	fa02 f303 	lsl.w	r3, r2, r3
 80040de:	43db      	mvns	r3, r3
 80040e0:	693a      	ldr	r2, [r7, #16]
 80040e2:	4013      	ands	r3, r2
 80040e4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80040e6:	683b      	ldr	r3, [r7, #0]
 80040e8:	685b      	ldr	r3, [r3, #4]
 80040ea:	091b      	lsrs	r3, r3, #4
 80040ec:	f003 0201 	and.w	r2, r3, #1
 80040f0:	697b      	ldr	r3, [r7, #20]
 80040f2:	fa02 f303 	lsl.w	r3, r2, r3
 80040f6:	693a      	ldr	r2, [r7, #16]
 80040f8:	4313      	orrs	r3, r2
 80040fa:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	693a      	ldr	r2, [r7, #16]
 8004100:	605a      	str	r2, [r3, #4]
      }
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004102:	683b      	ldr	r3, [r7, #0]
 8004104:	685b      	ldr	r3, [r3, #4]
 8004106:	f003 0303 	and.w	r3, r3, #3
 800410a:	2b03      	cmp	r3, #3
 800410c:	d017      	beq.n	800413e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	68db      	ldr	r3, [r3, #12]
 8004112:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8004114:	697b      	ldr	r3, [r7, #20]
 8004116:	005b      	lsls	r3, r3, #1
 8004118:	2203      	movs	r2, #3
 800411a:	fa02 f303 	lsl.w	r3, r2, r3
 800411e:	43db      	mvns	r3, r3
 8004120:	693a      	ldr	r2, [r7, #16]
 8004122:	4013      	ands	r3, r2
 8004124:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8004126:	683b      	ldr	r3, [r7, #0]
 8004128:	689a      	ldr	r2, [r3, #8]
 800412a:	697b      	ldr	r3, [r7, #20]
 800412c:	005b      	lsls	r3, r3, #1
 800412e:	fa02 f303 	lsl.w	r3, r2, r3
 8004132:	693a      	ldr	r2, [r7, #16]
 8004134:	4313      	orrs	r3, r2
 8004136:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	693a      	ldr	r2, [r7, #16]
 800413c:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800413e:	683b      	ldr	r3, [r7, #0]
 8004140:	685b      	ldr	r3, [r3, #4]
 8004142:	f003 0303 	and.w	r3, r3, #3
 8004146:	2b02      	cmp	r3, #2
 8004148:	d123      	bne.n	8004192 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800414a:	697b      	ldr	r3, [r7, #20]
 800414c:	08da      	lsrs	r2, r3, #3
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	3208      	adds	r2, #8
 8004152:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004156:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8004158:	697b      	ldr	r3, [r7, #20]
 800415a:	f003 0307 	and.w	r3, r3, #7
 800415e:	009b      	lsls	r3, r3, #2
 8004160:	220f      	movs	r2, #15
 8004162:	fa02 f303 	lsl.w	r3, r2, r3
 8004166:	43db      	mvns	r3, r3
 8004168:	693a      	ldr	r2, [r7, #16]
 800416a:	4013      	ands	r3, r2
 800416c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800416e:	683b      	ldr	r3, [r7, #0]
 8004170:	691a      	ldr	r2, [r3, #16]
 8004172:	697b      	ldr	r3, [r7, #20]
 8004174:	f003 0307 	and.w	r3, r3, #7
 8004178:	009b      	lsls	r3, r3, #2
 800417a:	fa02 f303 	lsl.w	r3, r2, r3
 800417e:	693a      	ldr	r2, [r7, #16]
 8004180:	4313      	orrs	r3, r2
 8004182:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8004184:	697b      	ldr	r3, [r7, #20]
 8004186:	08da      	lsrs	r2, r3, #3
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	3208      	adds	r2, #8
 800418c:	6939      	ldr	r1, [r7, #16]
 800418e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8004198:	697b      	ldr	r3, [r7, #20]
 800419a:	005b      	lsls	r3, r3, #1
 800419c:	2203      	movs	r2, #3
 800419e:	fa02 f303 	lsl.w	r3, r2, r3
 80041a2:	43db      	mvns	r3, r3
 80041a4:	693a      	ldr	r2, [r7, #16]
 80041a6:	4013      	ands	r3, r2
 80041a8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80041aa:	683b      	ldr	r3, [r7, #0]
 80041ac:	685b      	ldr	r3, [r3, #4]
 80041ae:	f003 0203 	and.w	r2, r3, #3
 80041b2:	697b      	ldr	r3, [r7, #20]
 80041b4:	005b      	lsls	r3, r3, #1
 80041b6:	fa02 f303 	lsl.w	r3, r2, r3
 80041ba:	693a      	ldr	r2, [r7, #16]
 80041bc:	4313      	orrs	r3, r2
 80041be:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	693a      	ldr	r2, [r7, #16]
 80041c4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80041c6:	683b      	ldr	r3, [r7, #0]
 80041c8:	685b      	ldr	r3, [r3, #4]
 80041ca:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	f000 80bb 	beq.w	800434a <HAL_GPIO_Init+0x2ea>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80041d4:	2300      	movs	r3, #0
 80041d6:	60bb      	str	r3, [r7, #8]
 80041d8:	4b64      	ldr	r3, [pc, #400]	; (800436c <HAL_GPIO_Init+0x30c>)
 80041da:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80041dc:	4a63      	ldr	r2, [pc, #396]	; (800436c <HAL_GPIO_Init+0x30c>)
 80041de:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80041e2:	6453      	str	r3, [r2, #68]	; 0x44
 80041e4:	4b61      	ldr	r3, [pc, #388]	; (800436c <HAL_GPIO_Init+0x30c>)
 80041e6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80041e8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80041ec:	60bb      	str	r3, [r7, #8]
 80041ee:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80041f0:	4a5f      	ldr	r2, [pc, #380]	; (8004370 <HAL_GPIO_Init+0x310>)
 80041f2:	697b      	ldr	r3, [r7, #20]
 80041f4:	089b      	lsrs	r3, r3, #2
 80041f6:	3302      	adds	r3, #2
 80041f8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80041fc:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80041fe:	697b      	ldr	r3, [r7, #20]
 8004200:	f003 0303 	and.w	r3, r3, #3
 8004204:	009b      	lsls	r3, r3, #2
 8004206:	220f      	movs	r2, #15
 8004208:	fa02 f303 	lsl.w	r3, r2, r3
 800420c:	43db      	mvns	r3, r3
 800420e:	693a      	ldr	r2, [r7, #16]
 8004210:	4013      	ands	r3, r2
 8004212:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	4a57      	ldr	r2, [pc, #348]	; (8004374 <HAL_GPIO_Init+0x314>)
 8004218:	4293      	cmp	r3, r2
 800421a:	d031      	beq.n	8004280 <HAL_GPIO_Init+0x220>
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	4a56      	ldr	r2, [pc, #344]	; (8004378 <HAL_GPIO_Init+0x318>)
 8004220:	4293      	cmp	r3, r2
 8004222:	d02b      	beq.n	800427c <HAL_GPIO_Init+0x21c>
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	4a55      	ldr	r2, [pc, #340]	; (800437c <HAL_GPIO_Init+0x31c>)
 8004228:	4293      	cmp	r3, r2
 800422a:	d025      	beq.n	8004278 <HAL_GPIO_Init+0x218>
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	4a54      	ldr	r2, [pc, #336]	; (8004380 <HAL_GPIO_Init+0x320>)
 8004230:	4293      	cmp	r3, r2
 8004232:	d01f      	beq.n	8004274 <HAL_GPIO_Init+0x214>
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	4a53      	ldr	r2, [pc, #332]	; (8004384 <HAL_GPIO_Init+0x324>)
 8004238:	4293      	cmp	r3, r2
 800423a:	d019      	beq.n	8004270 <HAL_GPIO_Init+0x210>
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	4a52      	ldr	r2, [pc, #328]	; (8004388 <HAL_GPIO_Init+0x328>)
 8004240:	4293      	cmp	r3, r2
 8004242:	d013      	beq.n	800426c <HAL_GPIO_Init+0x20c>
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	4a51      	ldr	r2, [pc, #324]	; (800438c <HAL_GPIO_Init+0x32c>)
 8004248:	4293      	cmp	r3, r2
 800424a:	d00d      	beq.n	8004268 <HAL_GPIO_Init+0x208>
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	4a50      	ldr	r2, [pc, #320]	; (8004390 <HAL_GPIO_Init+0x330>)
 8004250:	4293      	cmp	r3, r2
 8004252:	d007      	beq.n	8004264 <HAL_GPIO_Init+0x204>
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	4a4f      	ldr	r2, [pc, #316]	; (8004394 <HAL_GPIO_Init+0x334>)
 8004258:	4293      	cmp	r3, r2
 800425a:	d101      	bne.n	8004260 <HAL_GPIO_Init+0x200>
 800425c:	2308      	movs	r3, #8
 800425e:	e010      	b.n	8004282 <HAL_GPIO_Init+0x222>
 8004260:	2309      	movs	r3, #9
 8004262:	e00e      	b.n	8004282 <HAL_GPIO_Init+0x222>
 8004264:	2307      	movs	r3, #7
 8004266:	e00c      	b.n	8004282 <HAL_GPIO_Init+0x222>
 8004268:	2306      	movs	r3, #6
 800426a:	e00a      	b.n	8004282 <HAL_GPIO_Init+0x222>
 800426c:	2305      	movs	r3, #5
 800426e:	e008      	b.n	8004282 <HAL_GPIO_Init+0x222>
 8004270:	2304      	movs	r3, #4
 8004272:	e006      	b.n	8004282 <HAL_GPIO_Init+0x222>
 8004274:	2303      	movs	r3, #3
 8004276:	e004      	b.n	8004282 <HAL_GPIO_Init+0x222>
 8004278:	2302      	movs	r3, #2
 800427a:	e002      	b.n	8004282 <HAL_GPIO_Init+0x222>
 800427c:	2301      	movs	r3, #1
 800427e:	e000      	b.n	8004282 <HAL_GPIO_Init+0x222>
 8004280:	2300      	movs	r3, #0
 8004282:	697a      	ldr	r2, [r7, #20]
 8004284:	f002 0203 	and.w	r2, r2, #3
 8004288:	0092      	lsls	r2, r2, #2
 800428a:	4093      	lsls	r3, r2
 800428c:	461a      	mov	r2, r3
 800428e:	693b      	ldr	r3, [r7, #16]
 8004290:	4313      	orrs	r3, r2
 8004292:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8004294:	4936      	ldr	r1, [pc, #216]	; (8004370 <HAL_GPIO_Init+0x310>)
 8004296:	697b      	ldr	r3, [r7, #20]
 8004298:	089b      	lsrs	r3, r3, #2
 800429a:	3302      	adds	r3, #2
 800429c:	693a      	ldr	r2, [r7, #16]
 800429e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80042a2:	4b3d      	ldr	r3, [pc, #244]	; (8004398 <HAL_GPIO_Init+0x338>)
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	43db      	mvns	r3, r3
 80042ac:	693a      	ldr	r2, [r7, #16]
 80042ae:	4013      	ands	r3, r2
 80042b0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80042b2:	683b      	ldr	r3, [r7, #0]
 80042b4:	685b      	ldr	r3, [r3, #4]
 80042b6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d003      	beq.n	80042c6 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 80042be:	693a      	ldr	r2, [r7, #16]
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	4313      	orrs	r3, r2
 80042c4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80042c6:	4a34      	ldr	r2, [pc, #208]	; (8004398 <HAL_GPIO_Init+0x338>)
 80042c8:	693b      	ldr	r3, [r7, #16]
 80042ca:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80042cc:	4b32      	ldr	r3, [pc, #200]	; (8004398 <HAL_GPIO_Init+0x338>)
 80042ce:	685b      	ldr	r3, [r3, #4]
 80042d0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	43db      	mvns	r3, r3
 80042d6:	693a      	ldr	r2, [r7, #16]
 80042d8:	4013      	ands	r3, r2
 80042da:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80042dc:	683b      	ldr	r3, [r7, #0]
 80042de:	685b      	ldr	r3, [r3, #4]
 80042e0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	d003      	beq.n	80042f0 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80042e8:	693a      	ldr	r2, [r7, #16]
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	4313      	orrs	r3, r2
 80042ee:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80042f0:	4a29      	ldr	r2, [pc, #164]	; (8004398 <HAL_GPIO_Init+0x338>)
 80042f2:	693b      	ldr	r3, [r7, #16]
 80042f4:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80042f6:	4b28      	ldr	r3, [pc, #160]	; (8004398 <HAL_GPIO_Init+0x338>)
 80042f8:	689b      	ldr	r3, [r3, #8]
 80042fa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	43db      	mvns	r3, r3
 8004300:	693a      	ldr	r2, [r7, #16]
 8004302:	4013      	ands	r3, r2
 8004304:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004306:	683b      	ldr	r3, [r7, #0]
 8004308:	685b      	ldr	r3, [r3, #4]
 800430a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800430e:	2b00      	cmp	r3, #0
 8004310:	d003      	beq.n	800431a <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8004312:	693a      	ldr	r2, [r7, #16]
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	4313      	orrs	r3, r2
 8004318:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800431a:	4a1f      	ldr	r2, [pc, #124]	; (8004398 <HAL_GPIO_Init+0x338>)
 800431c:	693b      	ldr	r3, [r7, #16]
 800431e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004320:	4b1d      	ldr	r3, [pc, #116]	; (8004398 <HAL_GPIO_Init+0x338>)
 8004322:	68db      	ldr	r3, [r3, #12]
 8004324:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	43db      	mvns	r3, r3
 800432a:	693a      	ldr	r2, [r7, #16]
 800432c:	4013      	ands	r3, r2
 800432e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8004330:	683b      	ldr	r3, [r7, #0]
 8004332:	685b      	ldr	r3, [r3, #4]
 8004334:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004338:	2b00      	cmp	r3, #0
 800433a:	d003      	beq.n	8004344 <HAL_GPIO_Init+0x2e4>
        {
          temp |= iocurrent;
 800433c:	693a      	ldr	r2, [r7, #16]
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	4313      	orrs	r3, r2
 8004342:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8004344:	4a14      	ldr	r2, [pc, #80]	; (8004398 <HAL_GPIO_Init+0x338>)
 8004346:	693b      	ldr	r3, [r7, #16]
 8004348:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 800434a:	697b      	ldr	r3, [r7, #20]
 800434c:	3301      	adds	r3, #1
 800434e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004350:	683b      	ldr	r3, [r7, #0]
 8004352:	681a      	ldr	r2, [r3, #0]
 8004354:	697b      	ldr	r3, [r7, #20]
 8004356:	fa22 f303 	lsr.w	r3, r2, r3
 800435a:	2b00      	cmp	r3, #0
 800435c:	f47f ae88 	bne.w	8004070 <HAL_GPIO_Init+0x10>
  }
}
 8004360:	bf00      	nop
 8004362:	bf00      	nop
 8004364:	371c      	adds	r7, #28
 8004366:	46bd      	mov	sp, r7
 8004368:	bc80      	pop	{r7}
 800436a:	4770      	bx	lr
 800436c:	40023800 	.word	0x40023800
 8004370:	40013800 	.word	0x40013800
 8004374:	40020000 	.word	0x40020000
 8004378:	40020400 	.word	0x40020400
 800437c:	40020800 	.word	0x40020800
 8004380:	40020c00 	.word	0x40020c00
 8004384:	40021000 	.word	0x40021000
 8004388:	40021400 	.word	0x40021400
 800438c:	40021800 	.word	0x40021800
 8004390:	40021c00 	.word	0x40021c00
 8004394:	40022000 	.word	0x40022000
 8004398:	40013c00 	.word	0x40013c00

0800439c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800439c:	b480      	push	{r7}
 800439e:	b083      	sub	sp, #12
 80043a0:	af00      	add	r7, sp, #0
 80043a2:	6078      	str	r0, [r7, #4]
 80043a4:	460b      	mov	r3, r1
 80043a6:	807b      	strh	r3, [r7, #2]
 80043a8:	4613      	mov	r3, r2
 80043aa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80043ac:	787b      	ldrb	r3, [r7, #1]
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d003      	beq.n	80043ba <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80043b2:	887a      	ldrh	r2, [r7, #2]
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80043b8:	e003      	b.n	80043c2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80043ba:	887b      	ldrh	r3, [r7, #2]
 80043bc:	041a      	lsls	r2, r3, #16
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	619a      	str	r2, [r3, #24]
}
 80043c2:	bf00      	nop
 80043c4:	370c      	adds	r7, #12
 80043c6:	46bd      	mov	sp, r7
 80043c8:	bc80      	pop	{r7}
 80043ca:	4770      	bx	lr

080043cc <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..I) to select the GPIO peripheral. 
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80043cc:	b480      	push	{r7}
 80043ce:	b085      	sub	sp, #20
 80043d0:	af00      	add	r7, sp, #0
 80043d2:	6078      	str	r0, [r7, #4]
 80043d4:	460b      	mov	r3, r1
 80043d6:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	695b      	ldr	r3, [r3, #20]
 80043dc:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80043de:	887a      	ldrh	r2, [r7, #2]
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	4013      	ands	r3, r2
 80043e4:	041a      	lsls	r2, r3, #16
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	43d9      	mvns	r1, r3
 80043ea:	887b      	ldrh	r3, [r7, #2]
 80043ec:	400b      	ands	r3, r1
 80043ee:	431a      	orrs	r2, r3
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	619a      	str	r2, [r3, #24]
}
 80043f4:	bf00      	nop
 80043f6:	3714      	adds	r7, #20
 80043f8:	46bd      	mov	sp, r7
 80043fa:	bc80      	pop	{r7}
 80043fc:	4770      	bx	lr
	...

08004400 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004400:	b580      	push	{r7, lr}
 8004402:	b082      	sub	sp, #8
 8004404:	af00      	add	r7, sp, #0
 8004406:	4603      	mov	r3, r0
 8004408:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800440a:	4b08      	ldr	r3, [pc, #32]	; (800442c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800440c:	695a      	ldr	r2, [r3, #20]
 800440e:	88fb      	ldrh	r3, [r7, #6]
 8004410:	4013      	ands	r3, r2
 8004412:	2b00      	cmp	r3, #0
 8004414:	d006      	beq.n	8004424 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004416:	4a05      	ldr	r2, [pc, #20]	; (800442c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004418:	88fb      	ldrh	r3, [r7, #6]
 800441a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800441c:	88fb      	ldrh	r3, [r7, #6]
 800441e:	4618      	mov	r0, r3
 8004420:	f7fe fd2c 	bl	8002e7c <HAL_GPIO_EXTI_Callback>
  }
}
 8004424:	bf00      	nop
 8004426:	3708      	adds	r7, #8
 8004428:	46bd      	mov	sp, r7
 800442a:	bd80      	pop	{r7, pc}
 800442c:	40013c00 	.word	0x40013c00

08004430 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004430:	b580      	push	{r7, lr}
 8004432:	b084      	sub	sp, #16
 8004434:	af00      	add	r7, sp, #0
 8004436:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	2b00      	cmp	r3, #0
 800443c:	d101      	bne.n	8004442 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800443e:	2301      	movs	r3, #1
 8004440:	e12b      	b.n	800469a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004448:	b2db      	uxtb	r3, r3
 800444a:	2b00      	cmp	r3, #0
 800444c:	d106      	bne.n	800445c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	2200      	movs	r2, #0
 8004452:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004456:	6878      	ldr	r0, [r7, #4]
 8004458:	f7fe ffbe 	bl	80033d8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	2224      	movs	r2, #36	; 0x24
 8004460:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	681a      	ldr	r2, [r3, #0]
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	f022 0201 	bic.w	r2, r2, #1
 8004472:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	681a      	ldr	r2, [r3, #0]
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004482:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	681a      	ldr	r2, [r3, #0]
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004492:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004494:	f002 fd12 	bl	8006ebc <HAL_RCC_GetPCLK1Freq>
 8004498:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	685b      	ldr	r3, [r3, #4]
 800449e:	4a81      	ldr	r2, [pc, #516]	; (80046a4 <HAL_I2C_Init+0x274>)
 80044a0:	4293      	cmp	r3, r2
 80044a2:	d807      	bhi.n	80044b4 <HAL_I2C_Init+0x84>
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	4a80      	ldr	r2, [pc, #512]	; (80046a8 <HAL_I2C_Init+0x278>)
 80044a8:	4293      	cmp	r3, r2
 80044aa:	bf94      	ite	ls
 80044ac:	2301      	movls	r3, #1
 80044ae:	2300      	movhi	r3, #0
 80044b0:	b2db      	uxtb	r3, r3
 80044b2:	e006      	b.n	80044c2 <HAL_I2C_Init+0x92>
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	4a7d      	ldr	r2, [pc, #500]	; (80046ac <HAL_I2C_Init+0x27c>)
 80044b8:	4293      	cmp	r3, r2
 80044ba:	bf94      	ite	ls
 80044bc:	2301      	movls	r3, #1
 80044be:	2300      	movhi	r3, #0
 80044c0:	b2db      	uxtb	r3, r3
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d001      	beq.n	80044ca <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80044c6:	2301      	movs	r3, #1
 80044c8:	e0e7      	b.n	800469a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	4a78      	ldr	r2, [pc, #480]	; (80046b0 <HAL_I2C_Init+0x280>)
 80044ce:	fba2 2303 	umull	r2, r3, r2, r3
 80044d2:	0c9b      	lsrs	r3, r3, #18
 80044d4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	685b      	ldr	r3, [r3, #4]
 80044dc:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	68ba      	ldr	r2, [r7, #8]
 80044e6:	430a      	orrs	r2, r1
 80044e8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	6a1b      	ldr	r3, [r3, #32]
 80044f0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	685b      	ldr	r3, [r3, #4]
 80044f8:	4a6a      	ldr	r2, [pc, #424]	; (80046a4 <HAL_I2C_Init+0x274>)
 80044fa:	4293      	cmp	r3, r2
 80044fc:	d802      	bhi.n	8004504 <HAL_I2C_Init+0xd4>
 80044fe:	68bb      	ldr	r3, [r7, #8]
 8004500:	3301      	adds	r3, #1
 8004502:	e009      	b.n	8004518 <HAL_I2C_Init+0xe8>
 8004504:	68bb      	ldr	r3, [r7, #8]
 8004506:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800450a:	fb02 f303 	mul.w	r3, r2, r3
 800450e:	4a69      	ldr	r2, [pc, #420]	; (80046b4 <HAL_I2C_Init+0x284>)
 8004510:	fba2 2303 	umull	r2, r3, r2, r3
 8004514:	099b      	lsrs	r3, r3, #6
 8004516:	3301      	adds	r3, #1
 8004518:	687a      	ldr	r2, [r7, #4]
 800451a:	6812      	ldr	r2, [r2, #0]
 800451c:	430b      	orrs	r3, r1
 800451e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	69db      	ldr	r3, [r3, #28]
 8004526:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800452a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	685b      	ldr	r3, [r3, #4]
 8004532:	495c      	ldr	r1, [pc, #368]	; (80046a4 <HAL_I2C_Init+0x274>)
 8004534:	428b      	cmp	r3, r1
 8004536:	d819      	bhi.n	800456c <HAL_I2C_Init+0x13c>
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	1e59      	subs	r1, r3, #1
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	685b      	ldr	r3, [r3, #4]
 8004540:	005b      	lsls	r3, r3, #1
 8004542:	fbb1 f3f3 	udiv	r3, r1, r3
 8004546:	1c59      	adds	r1, r3, #1
 8004548:	f640 73fc 	movw	r3, #4092	; 0xffc
 800454c:	400b      	ands	r3, r1
 800454e:	2b00      	cmp	r3, #0
 8004550:	d00a      	beq.n	8004568 <HAL_I2C_Init+0x138>
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	1e59      	subs	r1, r3, #1
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	685b      	ldr	r3, [r3, #4]
 800455a:	005b      	lsls	r3, r3, #1
 800455c:	fbb1 f3f3 	udiv	r3, r1, r3
 8004560:	3301      	adds	r3, #1
 8004562:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004566:	e051      	b.n	800460c <HAL_I2C_Init+0x1dc>
 8004568:	2304      	movs	r3, #4
 800456a:	e04f      	b.n	800460c <HAL_I2C_Init+0x1dc>
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	689b      	ldr	r3, [r3, #8]
 8004570:	2b00      	cmp	r3, #0
 8004572:	d111      	bne.n	8004598 <HAL_I2C_Init+0x168>
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	1e58      	subs	r0, r3, #1
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	6859      	ldr	r1, [r3, #4]
 800457c:	460b      	mov	r3, r1
 800457e:	005b      	lsls	r3, r3, #1
 8004580:	440b      	add	r3, r1
 8004582:	fbb0 f3f3 	udiv	r3, r0, r3
 8004586:	3301      	adds	r3, #1
 8004588:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800458c:	2b00      	cmp	r3, #0
 800458e:	bf0c      	ite	eq
 8004590:	2301      	moveq	r3, #1
 8004592:	2300      	movne	r3, #0
 8004594:	b2db      	uxtb	r3, r3
 8004596:	e012      	b.n	80045be <HAL_I2C_Init+0x18e>
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	1e58      	subs	r0, r3, #1
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	6859      	ldr	r1, [r3, #4]
 80045a0:	460b      	mov	r3, r1
 80045a2:	009b      	lsls	r3, r3, #2
 80045a4:	440b      	add	r3, r1
 80045a6:	0099      	lsls	r1, r3, #2
 80045a8:	440b      	add	r3, r1
 80045aa:	fbb0 f3f3 	udiv	r3, r0, r3
 80045ae:	3301      	adds	r3, #1
 80045b0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80045b4:	2b00      	cmp	r3, #0
 80045b6:	bf0c      	ite	eq
 80045b8:	2301      	moveq	r3, #1
 80045ba:	2300      	movne	r3, #0
 80045bc:	b2db      	uxtb	r3, r3
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d001      	beq.n	80045c6 <HAL_I2C_Init+0x196>
 80045c2:	2301      	movs	r3, #1
 80045c4:	e022      	b.n	800460c <HAL_I2C_Init+0x1dc>
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	689b      	ldr	r3, [r3, #8]
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d10e      	bne.n	80045ec <HAL_I2C_Init+0x1bc>
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	1e58      	subs	r0, r3, #1
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	6859      	ldr	r1, [r3, #4]
 80045d6:	460b      	mov	r3, r1
 80045d8:	005b      	lsls	r3, r3, #1
 80045da:	440b      	add	r3, r1
 80045dc:	fbb0 f3f3 	udiv	r3, r0, r3
 80045e0:	3301      	adds	r3, #1
 80045e2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80045e6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80045ea:	e00f      	b.n	800460c <HAL_I2C_Init+0x1dc>
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	1e58      	subs	r0, r3, #1
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	6859      	ldr	r1, [r3, #4]
 80045f4:	460b      	mov	r3, r1
 80045f6:	009b      	lsls	r3, r3, #2
 80045f8:	440b      	add	r3, r1
 80045fa:	0099      	lsls	r1, r3, #2
 80045fc:	440b      	add	r3, r1
 80045fe:	fbb0 f3f3 	udiv	r3, r0, r3
 8004602:	3301      	adds	r3, #1
 8004604:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004608:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800460c:	6879      	ldr	r1, [r7, #4]
 800460e:	6809      	ldr	r1, [r1, #0]
 8004610:	4313      	orrs	r3, r2
 8004612:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	69da      	ldr	r2, [r3, #28]
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	6a1b      	ldr	r3, [r3, #32]
 8004626:	431a      	orrs	r2, r3
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	430a      	orrs	r2, r1
 800462e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	689b      	ldr	r3, [r3, #8]
 8004636:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800463a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800463e:	687a      	ldr	r2, [r7, #4]
 8004640:	6911      	ldr	r1, [r2, #16]
 8004642:	687a      	ldr	r2, [r7, #4]
 8004644:	68d2      	ldr	r2, [r2, #12]
 8004646:	4311      	orrs	r1, r2
 8004648:	687a      	ldr	r2, [r7, #4]
 800464a:	6812      	ldr	r2, [r2, #0]
 800464c:	430b      	orrs	r3, r1
 800464e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	68db      	ldr	r3, [r3, #12]
 8004656:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	695a      	ldr	r2, [r3, #20]
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	699b      	ldr	r3, [r3, #24]
 8004662:	431a      	orrs	r2, r3
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	430a      	orrs	r2, r1
 800466a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	681a      	ldr	r2, [r3, #0]
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	f042 0201 	orr.w	r2, r2, #1
 800467a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	2200      	movs	r2, #0
 8004680:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	2220      	movs	r2, #32
 8004686:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	2200      	movs	r2, #0
 800468e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	2200      	movs	r2, #0
 8004694:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004698:	2300      	movs	r3, #0
}
 800469a:	4618      	mov	r0, r3
 800469c:	3710      	adds	r7, #16
 800469e:	46bd      	mov	sp, r7
 80046a0:	bd80      	pop	{r7, pc}
 80046a2:	bf00      	nop
 80046a4:	000186a0 	.word	0x000186a0
 80046a8:	001e847f 	.word	0x001e847f
 80046ac:	003d08ff 	.word	0x003d08ff
 80046b0:	431bde83 	.word	0x431bde83
 80046b4:	10624dd3 	.word	0x10624dd3

080046b8 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80046b8:	b580      	push	{r7, lr}
 80046ba:	b088      	sub	sp, #32
 80046bc:	af02      	add	r7, sp, #8
 80046be:	60f8      	str	r0, [r7, #12]
 80046c0:	4608      	mov	r0, r1
 80046c2:	4611      	mov	r1, r2
 80046c4:	461a      	mov	r2, r3
 80046c6:	4603      	mov	r3, r0
 80046c8:	817b      	strh	r3, [r7, #10]
 80046ca:	460b      	mov	r3, r1
 80046cc:	813b      	strh	r3, [r7, #8]
 80046ce:	4613      	mov	r3, r2
 80046d0:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80046d2:	f7ff f83d 	bl	8003750 <HAL_GetTick>
 80046d6:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80046de:	b2db      	uxtb	r3, r3
 80046e0:	2b20      	cmp	r3, #32
 80046e2:	f040 80d9 	bne.w	8004898 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80046e6:	697b      	ldr	r3, [r7, #20]
 80046e8:	9300      	str	r3, [sp, #0]
 80046ea:	2319      	movs	r3, #25
 80046ec:	2201      	movs	r2, #1
 80046ee:	496d      	ldr	r1, [pc, #436]	; (80048a4 <HAL_I2C_Mem_Write+0x1ec>)
 80046f0:	68f8      	ldr	r0, [r7, #12]
 80046f2:	f000 fc7f 	bl	8004ff4 <I2C_WaitOnFlagUntilTimeout>
 80046f6:	4603      	mov	r3, r0
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	d001      	beq.n	8004700 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80046fc:	2302      	movs	r3, #2
 80046fe:	e0cc      	b.n	800489a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004706:	2b01      	cmp	r3, #1
 8004708:	d101      	bne.n	800470e <HAL_I2C_Mem_Write+0x56>
 800470a:	2302      	movs	r3, #2
 800470c:	e0c5      	b.n	800489a <HAL_I2C_Mem_Write+0x1e2>
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	2201      	movs	r2, #1
 8004712:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	f003 0301 	and.w	r3, r3, #1
 8004720:	2b01      	cmp	r3, #1
 8004722:	d007      	beq.n	8004734 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	681a      	ldr	r2, [r3, #0]
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	f042 0201 	orr.w	r2, r2, #1
 8004732:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	681a      	ldr	r2, [r3, #0]
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004742:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	2221      	movs	r2, #33	; 0x21
 8004748:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	2240      	movs	r2, #64	; 0x40
 8004750:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	2200      	movs	r2, #0
 8004758:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	6a3a      	ldr	r2, [r7, #32]
 800475e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8004764:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800476a:	b29a      	uxth	r2, r3
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	4a4d      	ldr	r2, [pc, #308]	; (80048a8 <HAL_I2C_Mem_Write+0x1f0>)
 8004774:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004776:	88f8      	ldrh	r0, [r7, #6]
 8004778:	893a      	ldrh	r2, [r7, #8]
 800477a:	8979      	ldrh	r1, [r7, #10]
 800477c:	697b      	ldr	r3, [r7, #20]
 800477e:	9301      	str	r3, [sp, #4]
 8004780:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004782:	9300      	str	r3, [sp, #0]
 8004784:	4603      	mov	r3, r0
 8004786:	68f8      	ldr	r0, [r7, #12]
 8004788:	f000 fab6 	bl	8004cf8 <I2C_RequestMemoryWrite>
 800478c:	4603      	mov	r3, r0
 800478e:	2b00      	cmp	r3, #0
 8004790:	d052      	beq.n	8004838 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8004792:	2301      	movs	r3, #1
 8004794:	e081      	b.n	800489a <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004796:	697a      	ldr	r2, [r7, #20]
 8004798:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800479a:	68f8      	ldr	r0, [r7, #12]
 800479c:	f000 fd00 	bl	80051a0 <I2C_WaitOnTXEFlagUntilTimeout>
 80047a0:	4603      	mov	r3, r0
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d00d      	beq.n	80047c2 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047aa:	2b04      	cmp	r3, #4
 80047ac:	d107      	bne.n	80047be <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	681a      	ldr	r2, [r3, #0]
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80047bc:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80047be:	2301      	movs	r3, #1
 80047c0:	e06b      	b.n	800489a <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047c6:	781a      	ldrb	r2, [r3, #0]
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047d2:	1c5a      	adds	r2, r3, #1
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80047dc:	3b01      	subs	r3, #1
 80047de:	b29a      	uxth	r2, r3
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80047e8:	b29b      	uxth	r3, r3
 80047ea:	3b01      	subs	r3, #1
 80047ec:	b29a      	uxth	r2, r3
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	695b      	ldr	r3, [r3, #20]
 80047f8:	f003 0304 	and.w	r3, r3, #4
 80047fc:	2b04      	cmp	r3, #4
 80047fe:	d11b      	bne.n	8004838 <HAL_I2C_Mem_Write+0x180>
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004804:	2b00      	cmp	r3, #0
 8004806:	d017      	beq.n	8004838 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800480c:	781a      	ldrb	r2, [r3, #0]
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004818:	1c5a      	adds	r2, r3, #1
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004822:	3b01      	subs	r3, #1
 8004824:	b29a      	uxth	r2, r3
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800482e:	b29b      	uxth	r3, r3
 8004830:	3b01      	subs	r3, #1
 8004832:	b29a      	uxth	r2, r3
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800483c:	2b00      	cmp	r3, #0
 800483e:	d1aa      	bne.n	8004796 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004840:	697a      	ldr	r2, [r7, #20]
 8004842:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004844:	68f8      	ldr	r0, [r7, #12]
 8004846:	f000 fcec 	bl	8005222 <I2C_WaitOnBTFFlagUntilTimeout>
 800484a:	4603      	mov	r3, r0
 800484c:	2b00      	cmp	r3, #0
 800484e:	d00d      	beq.n	800486c <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004854:	2b04      	cmp	r3, #4
 8004856:	d107      	bne.n	8004868 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	681a      	ldr	r2, [r3, #0]
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004866:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004868:	2301      	movs	r3, #1
 800486a:	e016      	b.n	800489a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	681a      	ldr	r2, [r3, #0]
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800487a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	2220      	movs	r2, #32
 8004880:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	2200      	movs	r2, #0
 8004888:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	2200      	movs	r2, #0
 8004890:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004894:	2300      	movs	r3, #0
 8004896:	e000      	b.n	800489a <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8004898:	2302      	movs	r3, #2
  }
}
 800489a:	4618      	mov	r0, r3
 800489c:	3718      	adds	r7, #24
 800489e:	46bd      	mov	sp, r7
 80048a0:	bd80      	pop	{r7, pc}
 80048a2:	bf00      	nop
 80048a4:	00100002 	.word	0x00100002
 80048a8:	ffff0000 	.word	0xffff0000

080048ac <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80048ac:	b580      	push	{r7, lr}
 80048ae:	b08c      	sub	sp, #48	; 0x30
 80048b0:	af02      	add	r7, sp, #8
 80048b2:	60f8      	str	r0, [r7, #12]
 80048b4:	4608      	mov	r0, r1
 80048b6:	4611      	mov	r1, r2
 80048b8:	461a      	mov	r2, r3
 80048ba:	4603      	mov	r3, r0
 80048bc:	817b      	strh	r3, [r7, #10]
 80048be:	460b      	mov	r3, r1
 80048c0:	813b      	strh	r3, [r7, #8]
 80048c2:	4613      	mov	r3, r2
 80048c4:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80048c6:	f7fe ff43 	bl	8003750 <HAL_GetTick>
 80048ca:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80048d2:	b2db      	uxtb	r3, r3
 80048d4:	2b20      	cmp	r3, #32
 80048d6:	f040 8208 	bne.w	8004cea <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80048da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048dc:	9300      	str	r3, [sp, #0]
 80048de:	2319      	movs	r3, #25
 80048e0:	2201      	movs	r2, #1
 80048e2:	497b      	ldr	r1, [pc, #492]	; (8004ad0 <HAL_I2C_Mem_Read+0x224>)
 80048e4:	68f8      	ldr	r0, [r7, #12]
 80048e6:	f000 fb85 	bl	8004ff4 <I2C_WaitOnFlagUntilTimeout>
 80048ea:	4603      	mov	r3, r0
 80048ec:	2b00      	cmp	r3, #0
 80048ee:	d001      	beq.n	80048f4 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 80048f0:	2302      	movs	r3, #2
 80048f2:	e1fb      	b.n	8004cec <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80048fa:	2b01      	cmp	r3, #1
 80048fc:	d101      	bne.n	8004902 <HAL_I2C_Mem_Read+0x56>
 80048fe:	2302      	movs	r3, #2
 8004900:	e1f4      	b.n	8004cec <HAL_I2C_Mem_Read+0x440>
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	2201      	movs	r2, #1
 8004906:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	f003 0301 	and.w	r3, r3, #1
 8004914:	2b01      	cmp	r3, #1
 8004916:	d007      	beq.n	8004928 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	681a      	ldr	r2, [r3, #0]
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	f042 0201 	orr.w	r2, r2, #1
 8004926:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	681a      	ldr	r2, [r3, #0]
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004936:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	2222      	movs	r2, #34	; 0x22
 800493c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	2240      	movs	r2, #64	; 0x40
 8004944:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	2200      	movs	r2, #0
 800494c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004952:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8004958:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800495e:	b29a      	uxth	r2, r3
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	4a5b      	ldr	r2, [pc, #364]	; (8004ad4 <HAL_I2C_Mem_Read+0x228>)
 8004968:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800496a:	88f8      	ldrh	r0, [r7, #6]
 800496c:	893a      	ldrh	r2, [r7, #8]
 800496e:	8979      	ldrh	r1, [r7, #10]
 8004970:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004972:	9301      	str	r3, [sp, #4]
 8004974:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004976:	9300      	str	r3, [sp, #0]
 8004978:	4603      	mov	r3, r0
 800497a:	68f8      	ldr	r0, [r7, #12]
 800497c:	f000 fa52 	bl	8004e24 <I2C_RequestMemoryRead>
 8004980:	4603      	mov	r3, r0
 8004982:	2b00      	cmp	r3, #0
 8004984:	d001      	beq.n	800498a <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8004986:	2301      	movs	r3, #1
 8004988:	e1b0      	b.n	8004cec <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800498e:	2b00      	cmp	r3, #0
 8004990:	d113      	bne.n	80049ba <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004992:	2300      	movs	r3, #0
 8004994:	623b      	str	r3, [r7, #32]
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	695b      	ldr	r3, [r3, #20]
 800499c:	623b      	str	r3, [r7, #32]
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	699b      	ldr	r3, [r3, #24]
 80049a4:	623b      	str	r3, [r7, #32]
 80049a6:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	681a      	ldr	r2, [r3, #0]
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80049b6:	601a      	str	r2, [r3, #0]
 80049b8:	e184      	b.n	8004cc4 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80049be:	2b01      	cmp	r3, #1
 80049c0:	d11b      	bne.n	80049fa <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	681a      	ldr	r2, [r3, #0]
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80049d0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80049d2:	2300      	movs	r3, #0
 80049d4:	61fb      	str	r3, [r7, #28]
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	695b      	ldr	r3, [r3, #20]
 80049dc:	61fb      	str	r3, [r7, #28]
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	699b      	ldr	r3, [r3, #24]
 80049e4:	61fb      	str	r3, [r7, #28]
 80049e6:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	681a      	ldr	r2, [r3, #0]
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80049f6:	601a      	str	r2, [r3, #0]
 80049f8:	e164      	b.n	8004cc4 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80049fe:	2b02      	cmp	r3, #2
 8004a00:	d11b      	bne.n	8004a3a <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	681a      	ldr	r2, [r3, #0]
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004a10:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	681a      	ldr	r2, [r3, #0]
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004a20:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004a22:	2300      	movs	r3, #0
 8004a24:	61bb      	str	r3, [r7, #24]
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	695b      	ldr	r3, [r3, #20]
 8004a2c:	61bb      	str	r3, [r7, #24]
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	699b      	ldr	r3, [r3, #24]
 8004a34:	61bb      	str	r3, [r7, #24]
 8004a36:	69bb      	ldr	r3, [r7, #24]
 8004a38:	e144      	b.n	8004cc4 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004a3a:	2300      	movs	r3, #0
 8004a3c:	617b      	str	r3, [r7, #20]
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	695b      	ldr	r3, [r3, #20]
 8004a44:	617b      	str	r3, [r7, #20]
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	699b      	ldr	r3, [r3, #24]
 8004a4c:	617b      	str	r3, [r7, #20]
 8004a4e:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8004a50:	e138      	b.n	8004cc4 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a56:	2b03      	cmp	r3, #3
 8004a58:	f200 80f1 	bhi.w	8004c3e <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a60:	2b01      	cmp	r3, #1
 8004a62:	d123      	bne.n	8004aac <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004a64:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004a66:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004a68:	68f8      	ldr	r0, [r7, #12]
 8004a6a:	f000 fc1b 	bl	80052a4 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004a6e:	4603      	mov	r3, r0
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	d001      	beq.n	8004a78 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8004a74:	2301      	movs	r3, #1
 8004a76:	e139      	b.n	8004cec <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	691a      	ldr	r2, [r3, #16]
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a82:	b2d2      	uxtb	r2, r2
 8004a84:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a8a:	1c5a      	adds	r2, r3, #1
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a94:	3b01      	subs	r3, #1
 8004a96:	b29a      	uxth	r2, r3
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004aa0:	b29b      	uxth	r3, r3
 8004aa2:	3b01      	subs	r3, #1
 8004aa4:	b29a      	uxth	r2, r3
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004aaa:	e10b      	b.n	8004cc4 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004ab0:	2b02      	cmp	r3, #2
 8004ab2:	d14e      	bne.n	8004b52 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004ab4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ab6:	9300      	str	r3, [sp, #0]
 8004ab8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004aba:	2200      	movs	r2, #0
 8004abc:	4906      	ldr	r1, [pc, #24]	; (8004ad8 <HAL_I2C_Mem_Read+0x22c>)
 8004abe:	68f8      	ldr	r0, [r7, #12]
 8004ac0:	f000 fa98 	bl	8004ff4 <I2C_WaitOnFlagUntilTimeout>
 8004ac4:	4603      	mov	r3, r0
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	d008      	beq.n	8004adc <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8004aca:	2301      	movs	r3, #1
 8004acc:	e10e      	b.n	8004cec <HAL_I2C_Mem_Read+0x440>
 8004ace:	bf00      	nop
 8004ad0:	00100002 	.word	0x00100002
 8004ad4:	ffff0000 	.word	0xffff0000
 8004ad8:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	681a      	ldr	r2, [r3, #0]
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004aea:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	691a      	ldr	r2, [r3, #16]
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004af6:	b2d2      	uxtb	r2, r2
 8004af8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004afe:	1c5a      	adds	r2, r3, #1
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004b08:	3b01      	subs	r3, #1
 8004b0a:	b29a      	uxth	r2, r3
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004b14:	b29b      	uxth	r3, r3
 8004b16:	3b01      	subs	r3, #1
 8004b18:	b29a      	uxth	r2, r3
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	691a      	ldr	r2, [r3, #16]
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b28:	b2d2      	uxtb	r2, r2
 8004b2a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b30:	1c5a      	adds	r2, r3, #1
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004b3a:	3b01      	subs	r3, #1
 8004b3c:	b29a      	uxth	r2, r3
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004b46:	b29b      	uxth	r3, r3
 8004b48:	3b01      	subs	r3, #1
 8004b4a:	b29a      	uxth	r2, r3
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004b50:	e0b8      	b.n	8004cc4 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004b52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b54:	9300      	str	r3, [sp, #0]
 8004b56:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004b58:	2200      	movs	r2, #0
 8004b5a:	4966      	ldr	r1, [pc, #408]	; (8004cf4 <HAL_I2C_Mem_Read+0x448>)
 8004b5c:	68f8      	ldr	r0, [r7, #12]
 8004b5e:	f000 fa49 	bl	8004ff4 <I2C_WaitOnFlagUntilTimeout>
 8004b62:	4603      	mov	r3, r0
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	d001      	beq.n	8004b6c <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8004b68:	2301      	movs	r3, #1
 8004b6a:	e0bf      	b.n	8004cec <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	681a      	ldr	r2, [r3, #0]
 8004b72:	68fb      	ldr	r3, [r7, #12]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004b7a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	691a      	ldr	r2, [r3, #16]
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b86:	b2d2      	uxtb	r2, r2
 8004b88:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b8e:	1c5a      	adds	r2, r3, #1
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004b98:	3b01      	subs	r3, #1
 8004b9a:	b29a      	uxth	r2, r3
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004ba4:	b29b      	uxth	r3, r3
 8004ba6:	3b01      	subs	r3, #1
 8004ba8:	b29a      	uxth	r2, r3
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004bae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bb0:	9300      	str	r3, [sp, #0]
 8004bb2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004bb4:	2200      	movs	r2, #0
 8004bb6:	494f      	ldr	r1, [pc, #316]	; (8004cf4 <HAL_I2C_Mem_Read+0x448>)
 8004bb8:	68f8      	ldr	r0, [r7, #12]
 8004bba:	f000 fa1b 	bl	8004ff4 <I2C_WaitOnFlagUntilTimeout>
 8004bbe:	4603      	mov	r3, r0
 8004bc0:	2b00      	cmp	r3, #0
 8004bc2:	d001      	beq.n	8004bc8 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8004bc4:	2301      	movs	r3, #1
 8004bc6:	e091      	b.n	8004cec <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	681a      	ldr	r2, [r3, #0]
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004bd6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	691a      	ldr	r2, [r3, #16]
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004be2:	b2d2      	uxtb	r2, r2
 8004be4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bea:	1c5a      	adds	r2, r3, #1
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004bf4:	3b01      	subs	r3, #1
 8004bf6:	b29a      	uxth	r2, r3
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004c00:	b29b      	uxth	r3, r3
 8004c02:	3b01      	subs	r3, #1
 8004c04:	b29a      	uxth	r2, r3
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	691a      	ldr	r2, [r3, #16]
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c14:	b2d2      	uxtb	r2, r2
 8004c16:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c1c:	1c5a      	adds	r2, r3, #1
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004c26:	3b01      	subs	r3, #1
 8004c28:	b29a      	uxth	r2, r3
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004c32:	b29b      	uxth	r3, r3
 8004c34:	3b01      	subs	r3, #1
 8004c36:	b29a      	uxth	r2, r3
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004c3c:	e042      	b.n	8004cc4 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004c3e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004c40:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004c42:	68f8      	ldr	r0, [r7, #12]
 8004c44:	f000 fb2e 	bl	80052a4 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004c48:	4603      	mov	r3, r0
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d001      	beq.n	8004c52 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8004c4e:	2301      	movs	r3, #1
 8004c50:	e04c      	b.n	8004cec <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	691a      	ldr	r2, [r3, #16]
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c5c:	b2d2      	uxtb	r2, r2
 8004c5e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c64:	1c5a      	adds	r2, r3, #1
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004c6e:	3b01      	subs	r3, #1
 8004c70:	b29a      	uxth	r2, r3
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004c7a:	b29b      	uxth	r3, r3
 8004c7c:	3b01      	subs	r3, #1
 8004c7e:	b29a      	uxth	r2, r3
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	695b      	ldr	r3, [r3, #20]
 8004c8a:	f003 0304 	and.w	r3, r3, #4
 8004c8e:	2b04      	cmp	r3, #4
 8004c90:	d118      	bne.n	8004cc4 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	691a      	ldr	r2, [r3, #16]
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c9c:	b2d2      	uxtb	r2, r2
 8004c9e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ca4:	1c5a      	adds	r2, r3, #1
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004cae:	3b01      	subs	r3, #1
 8004cb0:	b29a      	uxth	r2, r3
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004cb6:	68fb      	ldr	r3, [r7, #12]
 8004cb8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004cba:	b29b      	uxth	r3, r3
 8004cbc:	3b01      	subs	r3, #1
 8004cbe:	b29a      	uxth	r2, r3
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004cc8:	2b00      	cmp	r3, #0
 8004cca:	f47f aec2 	bne.w	8004a52 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	2220      	movs	r2, #32
 8004cd2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	2200      	movs	r2, #0
 8004cda:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	2200      	movs	r2, #0
 8004ce2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004ce6:	2300      	movs	r3, #0
 8004ce8:	e000      	b.n	8004cec <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8004cea:	2302      	movs	r3, #2
  }
}
 8004cec:	4618      	mov	r0, r3
 8004cee:	3728      	adds	r7, #40	; 0x28
 8004cf0:	46bd      	mov	sp, r7
 8004cf2:	bd80      	pop	{r7, pc}
 8004cf4:	00010004 	.word	0x00010004

08004cf8 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004cf8:	b580      	push	{r7, lr}
 8004cfa:	b088      	sub	sp, #32
 8004cfc:	af02      	add	r7, sp, #8
 8004cfe:	60f8      	str	r0, [r7, #12]
 8004d00:	4608      	mov	r0, r1
 8004d02:	4611      	mov	r1, r2
 8004d04:	461a      	mov	r2, r3
 8004d06:	4603      	mov	r3, r0
 8004d08:	817b      	strh	r3, [r7, #10]
 8004d0a:	460b      	mov	r3, r1
 8004d0c:	813b      	strh	r3, [r7, #8]
 8004d0e:	4613      	mov	r3, r2
 8004d10:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	681a      	ldr	r2, [r3, #0]
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004d20:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004d22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d24:	9300      	str	r3, [sp, #0]
 8004d26:	6a3b      	ldr	r3, [r7, #32]
 8004d28:	2200      	movs	r2, #0
 8004d2a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004d2e:	68f8      	ldr	r0, [r7, #12]
 8004d30:	f000 f960 	bl	8004ff4 <I2C_WaitOnFlagUntilTimeout>
 8004d34:	4603      	mov	r3, r0
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d00d      	beq.n	8004d56 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d44:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004d48:	d103      	bne.n	8004d52 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004d50:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004d52:	2303      	movs	r3, #3
 8004d54:	e05f      	b.n	8004e16 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004d56:	897b      	ldrh	r3, [r7, #10]
 8004d58:	b2db      	uxtb	r3, r3
 8004d5a:	461a      	mov	r2, r3
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004d64:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004d66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d68:	6a3a      	ldr	r2, [r7, #32]
 8004d6a:	492d      	ldr	r1, [pc, #180]	; (8004e20 <I2C_RequestMemoryWrite+0x128>)
 8004d6c:	68f8      	ldr	r0, [r7, #12]
 8004d6e:	f000 f998 	bl	80050a2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004d72:	4603      	mov	r3, r0
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	d001      	beq.n	8004d7c <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8004d78:	2301      	movs	r3, #1
 8004d7a:	e04c      	b.n	8004e16 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004d7c:	2300      	movs	r3, #0
 8004d7e:	617b      	str	r3, [r7, #20]
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	695b      	ldr	r3, [r3, #20]
 8004d86:	617b      	str	r3, [r7, #20]
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	699b      	ldr	r3, [r3, #24]
 8004d8e:	617b      	str	r3, [r7, #20]
 8004d90:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004d92:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004d94:	6a39      	ldr	r1, [r7, #32]
 8004d96:	68f8      	ldr	r0, [r7, #12]
 8004d98:	f000 fa02 	bl	80051a0 <I2C_WaitOnTXEFlagUntilTimeout>
 8004d9c:	4603      	mov	r3, r0
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	d00d      	beq.n	8004dbe <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004da6:	2b04      	cmp	r3, #4
 8004da8:	d107      	bne.n	8004dba <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	681a      	ldr	r2, [r3, #0]
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004db8:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004dba:	2301      	movs	r3, #1
 8004dbc:	e02b      	b.n	8004e16 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004dbe:	88fb      	ldrh	r3, [r7, #6]
 8004dc0:	2b01      	cmp	r3, #1
 8004dc2:	d105      	bne.n	8004dd0 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004dc4:	893b      	ldrh	r3, [r7, #8]
 8004dc6:	b2da      	uxtb	r2, r3
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	611a      	str	r2, [r3, #16]
 8004dce:	e021      	b.n	8004e14 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004dd0:	893b      	ldrh	r3, [r7, #8]
 8004dd2:	0a1b      	lsrs	r3, r3, #8
 8004dd4:	b29b      	uxth	r3, r3
 8004dd6:	b2da      	uxtb	r2, r3
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004dde:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004de0:	6a39      	ldr	r1, [r7, #32]
 8004de2:	68f8      	ldr	r0, [r7, #12]
 8004de4:	f000 f9dc 	bl	80051a0 <I2C_WaitOnTXEFlagUntilTimeout>
 8004de8:	4603      	mov	r3, r0
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d00d      	beq.n	8004e0a <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004df2:	2b04      	cmp	r3, #4
 8004df4:	d107      	bne.n	8004e06 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	681a      	ldr	r2, [r3, #0]
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004e04:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004e06:	2301      	movs	r3, #1
 8004e08:	e005      	b.n	8004e16 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004e0a:	893b      	ldrh	r3, [r7, #8]
 8004e0c:	b2da      	uxtb	r2, r3
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8004e14:	2300      	movs	r3, #0
}
 8004e16:	4618      	mov	r0, r3
 8004e18:	3718      	adds	r7, #24
 8004e1a:	46bd      	mov	sp, r7
 8004e1c:	bd80      	pop	{r7, pc}
 8004e1e:	bf00      	nop
 8004e20:	00010002 	.word	0x00010002

08004e24 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004e24:	b580      	push	{r7, lr}
 8004e26:	b088      	sub	sp, #32
 8004e28:	af02      	add	r7, sp, #8
 8004e2a:	60f8      	str	r0, [r7, #12]
 8004e2c:	4608      	mov	r0, r1
 8004e2e:	4611      	mov	r1, r2
 8004e30:	461a      	mov	r2, r3
 8004e32:	4603      	mov	r3, r0
 8004e34:	817b      	strh	r3, [r7, #10]
 8004e36:	460b      	mov	r3, r1
 8004e38:	813b      	strh	r3, [r7, #8]
 8004e3a:	4613      	mov	r3, r2
 8004e3c:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	681a      	ldr	r2, [r3, #0]
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004e4c:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	681a      	ldr	r2, [r3, #0]
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004e5c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004e5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e60:	9300      	str	r3, [sp, #0]
 8004e62:	6a3b      	ldr	r3, [r7, #32]
 8004e64:	2200      	movs	r2, #0
 8004e66:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004e6a:	68f8      	ldr	r0, [r7, #12]
 8004e6c:	f000 f8c2 	bl	8004ff4 <I2C_WaitOnFlagUntilTimeout>
 8004e70:	4603      	mov	r3, r0
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	d00d      	beq.n	8004e92 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004e80:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004e84:	d103      	bne.n	8004e8e <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004e8c:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004e8e:	2303      	movs	r3, #3
 8004e90:	e0aa      	b.n	8004fe8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004e92:	897b      	ldrh	r3, [r7, #10]
 8004e94:	b2db      	uxtb	r3, r3
 8004e96:	461a      	mov	r2, r3
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004ea0:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004ea2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ea4:	6a3a      	ldr	r2, [r7, #32]
 8004ea6:	4952      	ldr	r1, [pc, #328]	; (8004ff0 <I2C_RequestMemoryRead+0x1cc>)
 8004ea8:	68f8      	ldr	r0, [r7, #12]
 8004eaa:	f000 f8fa 	bl	80050a2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004eae:	4603      	mov	r3, r0
 8004eb0:	2b00      	cmp	r3, #0
 8004eb2:	d001      	beq.n	8004eb8 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8004eb4:	2301      	movs	r3, #1
 8004eb6:	e097      	b.n	8004fe8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004eb8:	2300      	movs	r3, #0
 8004eba:	617b      	str	r3, [r7, #20]
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	695b      	ldr	r3, [r3, #20]
 8004ec2:	617b      	str	r3, [r7, #20]
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	699b      	ldr	r3, [r3, #24]
 8004eca:	617b      	str	r3, [r7, #20]
 8004ecc:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004ece:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004ed0:	6a39      	ldr	r1, [r7, #32]
 8004ed2:	68f8      	ldr	r0, [r7, #12]
 8004ed4:	f000 f964 	bl	80051a0 <I2C_WaitOnTXEFlagUntilTimeout>
 8004ed8:	4603      	mov	r3, r0
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	d00d      	beq.n	8004efa <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ee2:	2b04      	cmp	r3, #4
 8004ee4:	d107      	bne.n	8004ef6 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	681a      	ldr	r2, [r3, #0]
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004ef4:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004ef6:	2301      	movs	r3, #1
 8004ef8:	e076      	b.n	8004fe8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004efa:	88fb      	ldrh	r3, [r7, #6]
 8004efc:	2b01      	cmp	r3, #1
 8004efe:	d105      	bne.n	8004f0c <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004f00:	893b      	ldrh	r3, [r7, #8]
 8004f02:	b2da      	uxtb	r2, r3
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	611a      	str	r2, [r3, #16]
 8004f0a:	e021      	b.n	8004f50 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004f0c:	893b      	ldrh	r3, [r7, #8]
 8004f0e:	0a1b      	lsrs	r3, r3, #8
 8004f10:	b29b      	uxth	r3, r3
 8004f12:	b2da      	uxtb	r2, r3
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004f1a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004f1c:	6a39      	ldr	r1, [r7, #32]
 8004f1e:	68f8      	ldr	r0, [r7, #12]
 8004f20:	f000 f93e 	bl	80051a0 <I2C_WaitOnTXEFlagUntilTimeout>
 8004f24:	4603      	mov	r3, r0
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	d00d      	beq.n	8004f46 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f2e:	2b04      	cmp	r3, #4
 8004f30:	d107      	bne.n	8004f42 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	681a      	ldr	r2, [r3, #0]
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004f40:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004f42:	2301      	movs	r3, #1
 8004f44:	e050      	b.n	8004fe8 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004f46:	893b      	ldrh	r3, [r7, #8]
 8004f48:	b2da      	uxtb	r2, r3
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004f50:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004f52:	6a39      	ldr	r1, [r7, #32]
 8004f54:	68f8      	ldr	r0, [r7, #12]
 8004f56:	f000 f923 	bl	80051a0 <I2C_WaitOnTXEFlagUntilTimeout>
 8004f5a:	4603      	mov	r3, r0
 8004f5c:	2b00      	cmp	r3, #0
 8004f5e:	d00d      	beq.n	8004f7c <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f64:	2b04      	cmp	r3, #4
 8004f66:	d107      	bne.n	8004f78 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	681a      	ldr	r2, [r3, #0]
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004f76:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004f78:	2301      	movs	r3, #1
 8004f7a:	e035      	b.n	8004fe8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	681a      	ldr	r2, [r3, #0]
 8004f82:	68fb      	ldr	r3, [r7, #12]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004f8a:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004f8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f8e:	9300      	str	r3, [sp, #0]
 8004f90:	6a3b      	ldr	r3, [r7, #32]
 8004f92:	2200      	movs	r2, #0
 8004f94:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004f98:	68f8      	ldr	r0, [r7, #12]
 8004f9a:	f000 f82b 	bl	8004ff4 <I2C_WaitOnFlagUntilTimeout>
 8004f9e:	4603      	mov	r3, r0
 8004fa0:	2b00      	cmp	r3, #0
 8004fa2:	d00d      	beq.n	8004fc0 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004fae:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004fb2:	d103      	bne.n	8004fbc <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004fba:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004fbc:	2303      	movs	r3, #3
 8004fbe:	e013      	b.n	8004fe8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8004fc0:	897b      	ldrh	r3, [r7, #10]
 8004fc2:	b2db      	uxtb	r3, r3
 8004fc4:	f043 0301 	orr.w	r3, r3, #1
 8004fc8:	b2da      	uxtb	r2, r3
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004fd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004fd2:	6a3a      	ldr	r2, [r7, #32]
 8004fd4:	4906      	ldr	r1, [pc, #24]	; (8004ff0 <I2C_RequestMemoryRead+0x1cc>)
 8004fd6:	68f8      	ldr	r0, [r7, #12]
 8004fd8:	f000 f863 	bl	80050a2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004fdc:	4603      	mov	r3, r0
 8004fde:	2b00      	cmp	r3, #0
 8004fe0:	d001      	beq.n	8004fe6 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8004fe2:	2301      	movs	r3, #1
 8004fe4:	e000      	b.n	8004fe8 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8004fe6:	2300      	movs	r3, #0
}
 8004fe8:	4618      	mov	r0, r3
 8004fea:	3718      	adds	r7, #24
 8004fec:	46bd      	mov	sp, r7
 8004fee:	bd80      	pop	{r7, pc}
 8004ff0:	00010002 	.word	0x00010002

08004ff4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004ff4:	b580      	push	{r7, lr}
 8004ff6:	b084      	sub	sp, #16
 8004ff8:	af00      	add	r7, sp, #0
 8004ffa:	60f8      	str	r0, [r7, #12]
 8004ffc:	60b9      	str	r1, [r7, #8]
 8004ffe:	603b      	str	r3, [r7, #0]
 8005000:	4613      	mov	r3, r2
 8005002:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005004:	e025      	b.n	8005052 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005006:	683b      	ldr	r3, [r7, #0]
 8005008:	f1b3 3fff 	cmp.w	r3, #4294967295
 800500c:	d021      	beq.n	8005052 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800500e:	f7fe fb9f 	bl	8003750 <HAL_GetTick>
 8005012:	4602      	mov	r2, r0
 8005014:	69bb      	ldr	r3, [r7, #24]
 8005016:	1ad3      	subs	r3, r2, r3
 8005018:	683a      	ldr	r2, [r7, #0]
 800501a:	429a      	cmp	r2, r3
 800501c:	d302      	bcc.n	8005024 <I2C_WaitOnFlagUntilTimeout+0x30>
 800501e:	683b      	ldr	r3, [r7, #0]
 8005020:	2b00      	cmp	r3, #0
 8005022:	d116      	bne.n	8005052 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	2200      	movs	r2, #0
 8005028:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	2220      	movs	r2, #32
 800502e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	2200      	movs	r2, #0
 8005036:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800503e:	f043 0220 	orr.w	r2, r3, #32
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	2200      	movs	r2, #0
 800504a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800504e:	2301      	movs	r3, #1
 8005050:	e023      	b.n	800509a <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005052:	68bb      	ldr	r3, [r7, #8]
 8005054:	0c1b      	lsrs	r3, r3, #16
 8005056:	b2db      	uxtb	r3, r3
 8005058:	2b01      	cmp	r3, #1
 800505a:	d10d      	bne.n	8005078 <I2C_WaitOnFlagUntilTimeout+0x84>
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	695b      	ldr	r3, [r3, #20]
 8005062:	43da      	mvns	r2, r3
 8005064:	68bb      	ldr	r3, [r7, #8]
 8005066:	4013      	ands	r3, r2
 8005068:	b29b      	uxth	r3, r3
 800506a:	2b00      	cmp	r3, #0
 800506c:	bf0c      	ite	eq
 800506e:	2301      	moveq	r3, #1
 8005070:	2300      	movne	r3, #0
 8005072:	b2db      	uxtb	r3, r3
 8005074:	461a      	mov	r2, r3
 8005076:	e00c      	b.n	8005092 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	699b      	ldr	r3, [r3, #24]
 800507e:	43da      	mvns	r2, r3
 8005080:	68bb      	ldr	r3, [r7, #8]
 8005082:	4013      	ands	r3, r2
 8005084:	b29b      	uxth	r3, r3
 8005086:	2b00      	cmp	r3, #0
 8005088:	bf0c      	ite	eq
 800508a:	2301      	moveq	r3, #1
 800508c:	2300      	movne	r3, #0
 800508e:	b2db      	uxtb	r3, r3
 8005090:	461a      	mov	r2, r3
 8005092:	79fb      	ldrb	r3, [r7, #7]
 8005094:	429a      	cmp	r2, r3
 8005096:	d0b6      	beq.n	8005006 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005098:	2300      	movs	r3, #0
}
 800509a:	4618      	mov	r0, r3
 800509c:	3710      	adds	r7, #16
 800509e:	46bd      	mov	sp, r7
 80050a0:	bd80      	pop	{r7, pc}

080050a2 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80050a2:	b580      	push	{r7, lr}
 80050a4:	b084      	sub	sp, #16
 80050a6:	af00      	add	r7, sp, #0
 80050a8:	60f8      	str	r0, [r7, #12]
 80050aa:	60b9      	str	r1, [r7, #8]
 80050ac:	607a      	str	r2, [r7, #4]
 80050ae:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80050b0:	e051      	b.n	8005156 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80050b2:	68fb      	ldr	r3, [r7, #12]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	695b      	ldr	r3, [r3, #20]
 80050b8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80050bc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80050c0:	d123      	bne.n	800510a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	681a      	ldr	r2, [r3, #0]
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80050d0:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80050da:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	2200      	movs	r2, #0
 80050e0:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	2220      	movs	r2, #32
 80050e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	2200      	movs	r2, #0
 80050ee:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050f6:	f043 0204 	orr.w	r2, r3, #4
 80050fa:	68fb      	ldr	r3, [r7, #12]
 80050fc:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	2200      	movs	r2, #0
 8005102:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005106:	2301      	movs	r3, #1
 8005108:	e046      	b.n	8005198 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005110:	d021      	beq.n	8005156 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005112:	f7fe fb1d 	bl	8003750 <HAL_GetTick>
 8005116:	4602      	mov	r2, r0
 8005118:	683b      	ldr	r3, [r7, #0]
 800511a:	1ad3      	subs	r3, r2, r3
 800511c:	687a      	ldr	r2, [r7, #4]
 800511e:	429a      	cmp	r2, r3
 8005120:	d302      	bcc.n	8005128 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	2b00      	cmp	r3, #0
 8005126:	d116      	bne.n	8005156 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	2200      	movs	r2, #0
 800512c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800512e:	68fb      	ldr	r3, [r7, #12]
 8005130:	2220      	movs	r2, #32
 8005132:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	2200      	movs	r2, #0
 800513a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005142:	f043 0220 	orr.w	r2, r3, #32
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800514a:	68fb      	ldr	r3, [r7, #12]
 800514c:	2200      	movs	r2, #0
 800514e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005152:	2301      	movs	r3, #1
 8005154:	e020      	b.n	8005198 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005156:	68bb      	ldr	r3, [r7, #8]
 8005158:	0c1b      	lsrs	r3, r3, #16
 800515a:	b2db      	uxtb	r3, r3
 800515c:	2b01      	cmp	r3, #1
 800515e:	d10c      	bne.n	800517a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	695b      	ldr	r3, [r3, #20]
 8005166:	43da      	mvns	r2, r3
 8005168:	68bb      	ldr	r3, [r7, #8]
 800516a:	4013      	ands	r3, r2
 800516c:	b29b      	uxth	r3, r3
 800516e:	2b00      	cmp	r3, #0
 8005170:	bf14      	ite	ne
 8005172:	2301      	movne	r3, #1
 8005174:	2300      	moveq	r3, #0
 8005176:	b2db      	uxtb	r3, r3
 8005178:	e00b      	b.n	8005192 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	699b      	ldr	r3, [r3, #24]
 8005180:	43da      	mvns	r2, r3
 8005182:	68bb      	ldr	r3, [r7, #8]
 8005184:	4013      	ands	r3, r2
 8005186:	b29b      	uxth	r3, r3
 8005188:	2b00      	cmp	r3, #0
 800518a:	bf14      	ite	ne
 800518c:	2301      	movne	r3, #1
 800518e:	2300      	moveq	r3, #0
 8005190:	b2db      	uxtb	r3, r3
 8005192:	2b00      	cmp	r3, #0
 8005194:	d18d      	bne.n	80050b2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8005196:	2300      	movs	r3, #0
}
 8005198:	4618      	mov	r0, r3
 800519a:	3710      	adds	r7, #16
 800519c:	46bd      	mov	sp, r7
 800519e:	bd80      	pop	{r7, pc}

080051a0 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80051a0:	b580      	push	{r7, lr}
 80051a2:	b084      	sub	sp, #16
 80051a4:	af00      	add	r7, sp, #0
 80051a6:	60f8      	str	r0, [r7, #12]
 80051a8:	60b9      	str	r1, [r7, #8]
 80051aa:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80051ac:	e02d      	b.n	800520a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80051ae:	68f8      	ldr	r0, [r7, #12]
 80051b0:	f000 f8ce 	bl	8005350 <I2C_IsAcknowledgeFailed>
 80051b4:	4603      	mov	r3, r0
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	d001      	beq.n	80051be <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80051ba:	2301      	movs	r3, #1
 80051bc:	e02d      	b.n	800521a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80051be:	68bb      	ldr	r3, [r7, #8]
 80051c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80051c4:	d021      	beq.n	800520a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80051c6:	f7fe fac3 	bl	8003750 <HAL_GetTick>
 80051ca:	4602      	mov	r2, r0
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	1ad3      	subs	r3, r2, r3
 80051d0:	68ba      	ldr	r2, [r7, #8]
 80051d2:	429a      	cmp	r2, r3
 80051d4:	d302      	bcc.n	80051dc <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80051d6:	68bb      	ldr	r3, [r7, #8]
 80051d8:	2b00      	cmp	r3, #0
 80051da:	d116      	bne.n	800520a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	2200      	movs	r2, #0
 80051e0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	2220      	movs	r2, #32
 80051e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	2200      	movs	r2, #0
 80051ee:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051f6:	f043 0220 	orr.w	r2, r3, #32
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	2200      	movs	r2, #0
 8005202:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005206:	2301      	movs	r3, #1
 8005208:	e007      	b.n	800521a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800520a:	68fb      	ldr	r3, [r7, #12]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	695b      	ldr	r3, [r3, #20]
 8005210:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005214:	2b80      	cmp	r3, #128	; 0x80
 8005216:	d1ca      	bne.n	80051ae <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005218:	2300      	movs	r3, #0
}
 800521a:	4618      	mov	r0, r3
 800521c:	3710      	adds	r7, #16
 800521e:	46bd      	mov	sp, r7
 8005220:	bd80      	pop	{r7, pc}

08005222 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005222:	b580      	push	{r7, lr}
 8005224:	b084      	sub	sp, #16
 8005226:	af00      	add	r7, sp, #0
 8005228:	60f8      	str	r0, [r7, #12]
 800522a:	60b9      	str	r1, [r7, #8]
 800522c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800522e:	e02d      	b.n	800528c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005230:	68f8      	ldr	r0, [r7, #12]
 8005232:	f000 f88d 	bl	8005350 <I2C_IsAcknowledgeFailed>
 8005236:	4603      	mov	r3, r0
 8005238:	2b00      	cmp	r3, #0
 800523a:	d001      	beq.n	8005240 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800523c:	2301      	movs	r3, #1
 800523e:	e02d      	b.n	800529c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005240:	68bb      	ldr	r3, [r7, #8]
 8005242:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005246:	d021      	beq.n	800528c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005248:	f7fe fa82 	bl	8003750 <HAL_GetTick>
 800524c:	4602      	mov	r2, r0
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	1ad3      	subs	r3, r2, r3
 8005252:	68ba      	ldr	r2, [r7, #8]
 8005254:	429a      	cmp	r2, r3
 8005256:	d302      	bcc.n	800525e <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8005258:	68bb      	ldr	r3, [r7, #8]
 800525a:	2b00      	cmp	r3, #0
 800525c:	d116      	bne.n	800528c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	2200      	movs	r2, #0
 8005262:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	2220      	movs	r2, #32
 8005268:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	2200      	movs	r2, #0
 8005270:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005278:	f043 0220 	orr.w	r2, r3, #32
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	2200      	movs	r2, #0
 8005284:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005288:	2301      	movs	r3, #1
 800528a:	e007      	b.n	800529c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	695b      	ldr	r3, [r3, #20]
 8005292:	f003 0304 	and.w	r3, r3, #4
 8005296:	2b04      	cmp	r3, #4
 8005298:	d1ca      	bne.n	8005230 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800529a:	2300      	movs	r3, #0
}
 800529c:	4618      	mov	r0, r3
 800529e:	3710      	adds	r7, #16
 80052a0:	46bd      	mov	sp, r7
 80052a2:	bd80      	pop	{r7, pc}

080052a4 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80052a4:	b580      	push	{r7, lr}
 80052a6:	b084      	sub	sp, #16
 80052a8:	af00      	add	r7, sp, #0
 80052aa:	60f8      	str	r0, [r7, #12]
 80052ac:	60b9      	str	r1, [r7, #8]
 80052ae:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80052b0:	e042      	b.n	8005338 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	695b      	ldr	r3, [r3, #20]
 80052b8:	f003 0310 	and.w	r3, r3, #16
 80052bc:	2b10      	cmp	r3, #16
 80052be:	d119      	bne.n	80052f4 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	f06f 0210 	mvn.w	r2, #16
 80052c8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	2200      	movs	r2, #0
 80052ce:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	2220      	movs	r2, #32
 80052d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	2200      	movs	r2, #0
 80052dc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	2200      	movs	r2, #0
 80052ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80052f0:	2301      	movs	r3, #1
 80052f2:	e029      	b.n	8005348 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80052f4:	f7fe fa2c 	bl	8003750 <HAL_GetTick>
 80052f8:	4602      	mov	r2, r0
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	1ad3      	subs	r3, r2, r3
 80052fe:	68ba      	ldr	r2, [r7, #8]
 8005300:	429a      	cmp	r2, r3
 8005302:	d302      	bcc.n	800530a <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8005304:	68bb      	ldr	r3, [r7, #8]
 8005306:	2b00      	cmp	r3, #0
 8005308:	d116      	bne.n	8005338 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	2200      	movs	r2, #0
 800530e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	2220      	movs	r2, #32
 8005314:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	2200      	movs	r2, #0
 800531c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005324:	f043 0220 	orr.w	r2, r3, #32
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	2200      	movs	r2, #0
 8005330:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005334:	2301      	movs	r3, #1
 8005336:	e007      	b.n	8005348 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	695b      	ldr	r3, [r3, #20]
 800533e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005342:	2b40      	cmp	r3, #64	; 0x40
 8005344:	d1b5      	bne.n	80052b2 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8005346:	2300      	movs	r3, #0
}
 8005348:	4618      	mov	r0, r3
 800534a:	3710      	adds	r7, #16
 800534c:	46bd      	mov	sp, r7
 800534e:	bd80      	pop	{r7, pc}

08005350 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8005350:	b480      	push	{r7}
 8005352:	b083      	sub	sp, #12
 8005354:	af00      	add	r7, sp, #0
 8005356:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	695b      	ldr	r3, [r3, #20]
 800535e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005362:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005366:	d11b      	bne.n	80053a0 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005370:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	2200      	movs	r2, #0
 8005376:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	2220      	movs	r2, #32
 800537c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	2200      	movs	r2, #0
 8005384:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800538c:	f043 0204 	orr.w	r2, r3, #4
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	2200      	movs	r2, #0
 8005398:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800539c:	2301      	movs	r3, #1
 800539e:	e000      	b.n	80053a2 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80053a0:	2300      	movs	r3, #0
}
 80053a2:	4618      	mov	r0, r3
 80053a4:	370c      	adds	r7, #12
 80053a6:	46bd      	mov	sp, r7
 80053a8:	bc80      	pop	{r7}
 80053aa:	4770      	bx	lr

080053ac <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80053ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 80053ae:	b08f      	sub	sp, #60	; 0x3c
 80053b0:	af0a      	add	r7, sp, #40	; 0x28
 80053b2:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	2b00      	cmp	r3, #0
 80053b8:	d101      	bne.n	80053be <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80053ba:	2301      	movs	r3, #1
 80053bc:	e10f      	b.n	80055de <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 80053ca:	b2db      	uxtb	r3, r3
 80053cc:	2b00      	cmp	r3, #0
 80053ce:	d106      	bne.n	80053de <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	2200      	movs	r2, #0
 80053d4:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80053d8:	6878      	ldr	r0, [r7, #4]
 80053da:	f005 f9b3 	bl	800a744 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	2203      	movs	r2, #3
 80053e2:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 80053e6:	68bb      	ldr	r3, [r7, #8]
 80053e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80053ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80053ee:	2b00      	cmp	r3, #0
 80053f0:	d102      	bne.n	80053f8 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	2200      	movs	r2, #0
 80053f6:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	4618      	mov	r0, r3
 80053fe:	f002 f9a3 	bl	8007748 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	603b      	str	r3, [r7, #0]
 8005408:	687e      	ldr	r6, [r7, #4]
 800540a:	466d      	mov	r5, sp
 800540c:	f106 0410 	add.w	r4, r6, #16
 8005410:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005412:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005414:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005416:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005418:	e894 0003 	ldmia.w	r4, {r0, r1}
 800541c:	e885 0003 	stmia.w	r5, {r0, r1}
 8005420:	1d33      	adds	r3, r6, #4
 8005422:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005424:	6838      	ldr	r0, [r7, #0]
 8005426:	f002 f885 	bl	8007534 <USB_CoreInit>
 800542a:	4603      	mov	r3, r0
 800542c:	2b00      	cmp	r3, #0
 800542e:	d005      	beq.n	800543c <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	2202      	movs	r2, #2
 8005434:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8005438:	2301      	movs	r3, #1
 800543a:	e0d0      	b.n	80055de <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	2100      	movs	r1, #0
 8005442:	4618      	mov	r0, r3
 8005444:	f002 f990 	bl	8007768 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005448:	2300      	movs	r3, #0
 800544a:	73fb      	strb	r3, [r7, #15]
 800544c:	e04a      	b.n	80054e4 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800544e:	7bfa      	ldrb	r2, [r7, #15]
 8005450:	6879      	ldr	r1, [r7, #4]
 8005452:	4613      	mov	r3, r2
 8005454:	00db      	lsls	r3, r3, #3
 8005456:	1a9b      	subs	r3, r3, r2
 8005458:	009b      	lsls	r3, r3, #2
 800545a:	440b      	add	r3, r1
 800545c:	333d      	adds	r3, #61	; 0x3d
 800545e:	2201      	movs	r2, #1
 8005460:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8005462:	7bfa      	ldrb	r2, [r7, #15]
 8005464:	6879      	ldr	r1, [r7, #4]
 8005466:	4613      	mov	r3, r2
 8005468:	00db      	lsls	r3, r3, #3
 800546a:	1a9b      	subs	r3, r3, r2
 800546c:	009b      	lsls	r3, r3, #2
 800546e:	440b      	add	r3, r1
 8005470:	333c      	adds	r3, #60	; 0x3c
 8005472:	7bfa      	ldrb	r2, [r7, #15]
 8005474:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8005476:	7bfa      	ldrb	r2, [r7, #15]
 8005478:	7bfb      	ldrb	r3, [r7, #15]
 800547a:	b298      	uxth	r0, r3
 800547c:	6879      	ldr	r1, [r7, #4]
 800547e:	4613      	mov	r3, r2
 8005480:	00db      	lsls	r3, r3, #3
 8005482:	1a9b      	subs	r3, r3, r2
 8005484:	009b      	lsls	r3, r3, #2
 8005486:	440b      	add	r3, r1
 8005488:	3342      	adds	r3, #66	; 0x42
 800548a:	4602      	mov	r2, r0
 800548c:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800548e:	7bfa      	ldrb	r2, [r7, #15]
 8005490:	6879      	ldr	r1, [r7, #4]
 8005492:	4613      	mov	r3, r2
 8005494:	00db      	lsls	r3, r3, #3
 8005496:	1a9b      	subs	r3, r3, r2
 8005498:	009b      	lsls	r3, r3, #2
 800549a:	440b      	add	r3, r1
 800549c:	333f      	adds	r3, #63	; 0x3f
 800549e:	2200      	movs	r2, #0
 80054a0:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80054a2:	7bfa      	ldrb	r2, [r7, #15]
 80054a4:	6879      	ldr	r1, [r7, #4]
 80054a6:	4613      	mov	r3, r2
 80054a8:	00db      	lsls	r3, r3, #3
 80054aa:	1a9b      	subs	r3, r3, r2
 80054ac:	009b      	lsls	r3, r3, #2
 80054ae:	440b      	add	r3, r1
 80054b0:	3344      	adds	r3, #68	; 0x44
 80054b2:	2200      	movs	r2, #0
 80054b4:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80054b6:	7bfa      	ldrb	r2, [r7, #15]
 80054b8:	6879      	ldr	r1, [r7, #4]
 80054ba:	4613      	mov	r3, r2
 80054bc:	00db      	lsls	r3, r3, #3
 80054be:	1a9b      	subs	r3, r3, r2
 80054c0:	009b      	lsls	r3, r3, #2
 80054c2:	440b      	add	r3, r1
 80054c4:	3348      	adds	r3, #72	; 0x48
 80054c6:	2200      	movs	r2, #0
 80054c8:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80054ca:	7bfa      	ldrb	r2, [r7, #15]
 80054cc:	6879      	ldr	r1, [r7, #4]
 80054ce:	4613      	mov	r3, r2
 80054d0:	00db      	lsls	r3, r3, #3
 80054d2:	1a9b      	subs	r3, r3, r2
 80054d4:	009b      	lsls	r3, r3, #2
 80054d6:	440b      	add	r3, r1
 80054d8:	3350      	adds	r3, #80	; 0x50
 80054da:	2200      	movs	r2, #0
 80054dc:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80054de:	7bfb      	ldrb	r3, [r7, #15]
 80054e0:	3301      	adds	r3, #1
 80054e2:	73fb      	strb	r3, [r7, #15]
 80054e4:	7bfa      	ldrb	r2, [r7, #15]
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	685b      	ldr	r3, [r3, #4]
 80054ea:	429a      	cmp	r2, r3
 80054ec:	d3af      	bcc.n	800544e <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80054ee:	2300      	movs	r3, #0
 80054f0:	73fb      	strb	r3, [r7, #15]
 80054f2:	e044      	b.n	800557e <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80054f4:	7bfa      	ldrb	r2, [r7, #15]
 80054f6:	6879      	ldr	r1, [r7, #4]
 80054f8:	4613      	mov	r3, r2
 80054fa:	00db      	lsls	r3, r3, #3
 80054fc:	1a9b      	subs	r3, r3, r2
 80054fe:	009b      	lsls	r3, r3, #2
 8005500:	440b      	add	r3, r1
 8005502:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 8005506:	2200      	movs	r2, #0
 8005508:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800550a:	7bfa      	ldrb	r2, [r7, #15]
 800550c:	6879      	ldr	r1, [r7, #4]
 800550e:	4613      	mov	r3, r2
 8005510:	00db      	lsls	r3, r3, #3
 8005512:	1a9b      	subs	r3, r3, r2
 8005514:	009b      	lsls	r3, r3, #2
 8005516:	440b      	add	r3, r1
 8005518:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 800551c:	7bfa      	ldrb	r2, [r7, #15]
 800551e:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8005520:	7bfa      	ldrb	r2, [r7, #15]
 8005522:	6879      	ldr	r1, [r7, #4]
 8005524:	4613      	mov	r3, r2
 8005526:	00db      	lsls	r3, r3, #3
 8005528:	1a9b      	subs	r3, r3, r2
 800552a:	009b      	lsls	r3, r3, #2
 800552c:	440b      	add	r3, r1
 800552e:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8005532:	2200      	movs	r2, #0
 8005534:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8005536:	7bfa      	ldrb	r2, [r7, #15]
 8005538:	6879      	ldr	r1, [r7, #4]
 800553a:	4613      	mov	r3, r2
 800553c:	00db      	lsls	r3, r3, #3
 800553e:	1a9b      	subs	r3, r3, r2
 8005540:	009b      	lsls	r3, r3, #2
 8005542:	440b      	add	r3, r1
 8005544:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8005548:	2200      	movs	r2, #0
 800554a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800554c:	7bfa      	ldrb	r2, [r7, #15]
 800554e:	6879      	ldr	r1, [r7, #4]
 8005550:	4613      	mov	r3, r2
 8005552:	00db      	lsls	r3, r3, #3
 8005554:	1a9b      	subs	r3, r3, r2
 8005556:	009b      	lsls	r3, r3, #2
 8005558:	440b      	add	r3, r1
 800555a:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800555e:	2200      	movs	r2, #0
 8005560:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8005562:	7bfa      	ldrb	r2, [r7, #15]
 8005564:	6879      	ldr	r1, [r7, #4]
 8005566:	4613      	mov	r3, r2
 8005568:	00db      	lsls	r3, r3, #3
 800556a:	1a9b      	subs	r3, r3, r2
 800556c:	009b      	lsls	r3, r3, #2
 800556e:	440b      	add	r3, r1
 8005570:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8005574:	2200      	movs	r2, #0
 8005576:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005578:	7bfb      	ldrb	r3, [r7, #15]
 800557a:	3301      	adds	r3, #1
 800557c:	73fb      	strb	r3, [r7, #15]
 800557e:	7bfa      	ldrb	r2, [r7, #15]
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	685b      	ldr	r3, [r3, #4]
 8005584:	429a      	cmp	r2, r3
 8005586:	d3b5      	bcc.n	80054f4 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	603b      	str	r3, [r7, #0]
 800558e:	687e      	ldr	r6, [r7, #4]
 8005590:	466d      	mov	r5, sp
 8005592:	f106 0410 	add.w	r4, r6, #16
 8005596:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005598:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800559a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800559c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800559e:	e894 0003 	ldmia.w	r4, {r0, r1}
 80055a2:	e885 0003 	stmia.w	r5, {r0, r1}
 80055a6:	1d33      	adds	r3, r6, #4
 80055a8:	cb0e      	ldmia	r3, {r1, r2, r3}
 80055aa:	6838      	ldr	r0, [r7, #0]
 80055ac:	f002 f928 	bl	8007800 <USB_DevInit>
 80055b0:	4603      	mov	r3, r0
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	d005      	beq.n	80055c2 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	2202      	movs	r2, #2
 80055ba:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 80055be:	2301      	movs	r3, #1
 80055c0:	e00d      	b.n	80055de <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	2200      	movs	r2, #0
 80055c6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	2201      	movs	r2, #1
 80055ce:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  (void)USB_DevDisconnect(hpcd->Instance);
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	4618      	mov	r0, r3
 80055d8:	f003 f999 	bl	800890e <USB_DevDisconnect>

  return HAL_OK;
 80055dc:	2300      	movs	r3, #0
}
 80055de:	4618      	mov	r0, r3
 80055e0:	3714      	adds	r7, #20
 80055e2:	46bd      	mov	sp, r7
 80055e4:	bdf0      	pop	{r4, r5, r6, r7, pc}

080055e6 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80055e6:	b580      	push	{r7, lr}
 80055e8:	b082      	sub	sp, #8
 80055ea:	af00      	add	r7, sp, #0
 80055ec:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80055f4:	2b01      	cmp	r3, #1
 80055f6:	d101      	bne.n	80055fc <HAL_PCD_Start+0x16>
 80055f8:	2302      	movs	r3, #2
 80055fa:	e012      	b.n	8005622 <HAL_PCD_Start+0x3c>
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	2201      	movs	r2, #1
 8005600:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  __HAL_PCD_ENABLE(hpcd);
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	4618      	mov	r0, r3
 800560a:	f002 f88d 	bl	8007728 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	4618      	mov	r0, r3
 8005614:	f003 f95b 	bl	80088ce <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	2200      	movs	r2, #0
 800561c:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8005620:	2300      	movs	r3, #0
}
 8005622:	4618      	mov	r0, r3
 8005624:	3708      	adds	r7, #8
 8005626:	46bd      	mov	sp, r7
 8005628:	bd80      	pop	{r7, pc}

0800562a <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800562a:	b590      	push	{r4, r7, lr}
 800562c:	b08d      	sub	sp, #52	; 0x34
 800562e:	af00      	add	r7, sp, #0
 8005630:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005638:	6a3b      	ldr	r3, [r7, #32]
 800563a:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t temp;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	4618      	mov	r0, r3
 8005642:	f003 fa12 	bl	8008a6a <USB_GetMode>
 8005646:	4603      	mov	r3, r0
 8005648:	2b00      	cmp	r3, #0
 800564a:	f040 838f 	bne.w	8005d6c <HAL_PCD_IRQHandler+0x742>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	4618      	mov	r0, r3
 8005654:	f003 f97b 	bl	800894e <USB_ReadInterrupts>
 8005658:	4603      	mov	r3, r0
 800565a:	2b00      	cmp	r3, #0
 800565c:	f000 8385 	beq.w	8005d6a <HAL_PCD_IRQHandler+0x740>
    {
      return;
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	4618      	mov	r0, r3
 8005666:	f003 f972 	bl	800894e <USB_ReadInterrupts>
 800566a:	4603      	mov	r3, r0
 800566c:	f003 0302 	and.w	r3, r3, #2
 8005670:	2b02      	cmp	r3, #2
 8005672:	d107      	bne.n	8005684 <HAL_PCD_IRQHandler+0x5a>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	695a      	ldr	r2, [r3, #20]
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	f002 0202 	and.w	r2, r2, #2
 8005682:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	4618      	mov	r0, r3
 800568a:	f003 f960 	bl	800894e <USB_ReadInterrupts>
 800568e:	4603      	mov	r3, r0
 8005690:	f003 0310 	and.w	r3, r3, #16
 8005694:	2b10      	cmp	r3, #16
 8005696:	d161      	bne.n	800575c <HAL_PCD_IRQHandler+0x132>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	699a      	ldr	r2, [r3, #24]
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	f022 0210 	bic.w	r2, r2, #16
 80056a6:	619a      	str	r2, [r3, #24]

      temp = USBx->GRXSTSP;
 80056a8:	6a3b      	ldr	r3, [r7, #32]
 80056aa:	6a1b      	ldr	r3, [r3, #32]
 80056ac:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 80056ae:	69bb      	ldr	r3, [r7, #24]
 80056b0:	f003 020f 	and.w	r2, r3, #15
 80056b4:	4613      	mov	r3, r2
 80056b6:	00db      	lsls	r3, r3, #3
 80056b8:	1a9b      	subs	r3, r3, r2
 80056ba:	009b      	lsls	r3, r3, #2
 80056bc:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80056c0:	687a      	ldr	r2, [r7, #4]
 80056c2:	4413      	add	r3, r2
 80056c4:	3304      	adds	r3, #4
 80056c6:	617b      	str	r3, [r7, #20]

      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 80056c8:	69bb      	ldr	r3, [r7, #24]
 80056ca:	0c5b      	lsrs	r3, r3, #17
 80056cc:	f003 030f 	and.w	r3, r3, #15
 80056d0:	2b02      	cmp	r3, #2
 80056d2:	d124      	bne.n	800571e <HAL_PCD_IRQHandler+0xf4>
      {
        if ((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 80056d4:	69ba      	ldr	r2, [r7, #24]
 80056d6:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 80056da:	4013      	ands	r3, r2
 80056dc:	2b00      	cmp	r3, #0
 80056de:	d035      	beq.n	800574c <HAL_PCD_IRQHandler+0x122>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80056e0:	697b      	ldr	r3, [r7, #20]
 80056e2:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((temp & USB_OTG_GRXSTSP_BCNT) >> 4));
 80056e4:	69bb      	ldr	r3, [r7, #24]
 80056e6:	091b      	lsrs	r3, r3, #4
 80056e8:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80056ea:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80056ee:	b29b      	uxth	r3, r3
 80056f0:	461a      	mov	r2, r3
 80056f2:	6a38      	ldr	r0, [r7, #32]
 80056f4:	f002 ff9d 	bl	8008632 <USB_ReadPacket>

          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 80056f8:	697b      	ldr	r3, [r7, #20]
 80056fa:	68da      	ldr	r2, [r3, #12]
 80056fc:	69bb      	ldr	r3, [r7, #24]
 80056fe:	091b      	lsrs	r3, r3, #4
 8005700:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005704:	441a      	add	r2, r3
 8005706:	697b      	ldr	r3, [r7, #20]
 8005708:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 800570a:	697b      	ldr	r3, [r7, #20]
 800570c:	699a      	ldr	r2, [r3, #24]
 800570e:	69bb      	ldr	r3, [r7, #24]
 8005710:	091b      	lsrs	r3, r3, #4
 8005712:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005716:	441a      	add	r2, r3
 8005718:	697b      	ldr	r3, [r7, #20]
 800571a:	619a      	str	r2, [r3, #24]
 800571c:	e016      	b.n	800574c <HAL_PCD_IRQHandler+0x122>
        }
      }
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
 800571e:	69bb      	ldr	r3, [r7, #24]
 8005720:	0c5b      	lsrs	r3, r3, #17
 8005722:	f003 030f 	and.w	r3, r3, #15
 8005726:	2b06      	cmp	r3, #6
 8005728:	d110      	bne.n	800574c <HAL_PCD_IRQHandler+0x122>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8005730:	2208      	movs	r2, #8
 8005732:	4619      	mov	r1, r3
 8005734:	6a38      	ldr	r0, [r7, #32]
 8005736:	f002 ff7c 	bl	8008632 <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 800573a:	697b      	ldr	r3, [r7, #20]
 800573c:	699a      	ldr	r2, [r3, #24]
 800573e:	69bb      	ldr	r3, [r7, #24]
 8005740:	091b      	lsrs	r3, r3, #4
 8005742:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005746:	441a      	add	r2, r3
 8005748:	697b      	ldr	r3, [r7, #20]
 800574a:	619a      	str	r2, [r3, #24]
      }
      else
      {
        /* ... */
      }
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	699a      	ldr	r2, [r3, #24]
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	f042 0210 	orr.w	r2, r2, #16
 800575a:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	4618      	mov	r0, r3
 8005762:	f003 f8f4 	bl	800894e <USB_ReadInterrupts>
 8005766:	4603      	mov	r3, r0
 8005768:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800576c:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8005770:	d16e      	bne.n	8005850 <HAL_PCD_IRQHandler+0x226>
    {
      epnum = 0U;
 8005772:	2300      	movs	r3, #0
 8005774:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	4618      	mov	r0, r3
 800577c:	f003 f8f9 	bl	8008972 <USB_ReadDevAllOutEpInterrupt>
 8005780:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 8005782:	e062      	b.n	800584a <HAL_PCD_IRQHandler+0x220>
      {
        if ((ep_intr & 0x1U) != 0U)
 8005784:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005786:	f003 0301 	and.w	r3, r3, #1
 800578a:	2b00      	cmp	r3, #0
 800578c:	d057      	beq.n	800583e <HAL_PCD_IRQHandler+0x214>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005794:	b2d2      	uxtb	r2, r2
 8005796:	4611      	mov	r1, r2
 8005798:	4618      	mov	r0, r3
 800579a:	f003 f91c 	bl	80089d6 <USB_ReadDevOutEPInterrupt>
 800579e:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 80057a0:	693b      	ldr	r3, [r7, #16]
 80057a2:	f003 0301 	and.w	r3, r3, #1
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	d00c      	beq.n	80057c4 <HAL_PCD_IRQHandler+0x19a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 80057aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057ac:	015a      	lsls	r2, r3, #5
 80057ae:	69fb      	ldr	r3, [r7, #28]
 80057b0:	4413      	add	r3, r2
 80057b2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80057b6:	461a      	mov	r2, r3
 80057b8:	2301      	movs	r3, #1
 80057ba:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 80057bc:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80057be:	6878      	ldr	r0, [r7, #4]
 80057c0:	f000 fda2 	bl	8006308 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 80057c4:	693b      	ldr	r3, [r7, #16]
 80057c6:	f003 0308 	and.w	r3, r3, #8
 80057ca:	2b00      	cmp	r3, #0
 80057cc:	d00c      	beq.n	80057e8 <HAL_PCD_IRQHandler+0x1be>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 80057ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057d0:	015a      	lsls	r2, r3, #5
 80057d2:	69fb      	ldr	r3, [r7, #28]
 80057d4:	4413      	add	r3, r2
 80057d6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80057da:	461a      	mov	r2, r3
 80057dc:	2308      	movs	r3, #8
 80057de:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 80057e0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80057e2:	6878      	ldr	r0, [r7, #4]
 80057e4:	f000 fe9c 	bl	8006520 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 80057e8:	693b      	ldr	r3, [r7, #16]
 80057ea:	f003 0310 	and.w	r3, r3, #16
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	d008      	beq.n	8005804 <HAL_PCD_IRQHandler+0x1da>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 80057f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057f4:	015a      	lsls	r2, r3, #5
 80057f6:	69fb      	ldr	r3, [r7, #28]
 80057f8:	4413      	add	r3, r2
 80057fa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80057fe:	461a      	mov	r2, r3
 8005800:	2310      	movs	r3, #16
 8005802:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8005804:	693b      	ldr	r3, [r7, #16]
 8005806:	f003 0320 	and.w	r3, r3, #32
 800580a:	2b00      	cmp	r3, #0
 800580c:	d008      	beq.n	8005820 <HAL_PCD_IRQHandler+0x1f6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800580e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005810:	015a      	lsls	r2, r3, #5
 8005812:	69fb      	ldr	r3, [r7, #28]
 8005814:	4413      	add	r3, r2
 8005816:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800581a:	461a      	mov	r2, r3
 800581c:	2320      	movs	r3, #32
 800581e:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8005820:	693b      	ldr	r3, [r7, #16]
 8005822:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005826:	2b00      	cmp	r3, #0
 8005828:	d009      	beq.n	800583e <HAL_PCD_IRQHandler+0x214>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 800582a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800582c:	015a      	lsls	r2, r3, #5
 800582e:	69fb      	ldr	r3, [r7, #28]
 8005830:	4413      	add	r3, r2
 8005832:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005836:	461a      	mov	r2, r3
 8005838:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800583c:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 800583e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005840:	3301      	adds	r3, #1
 8005842:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8005844:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005846:	085b      	lsrs	r3, r3, #1
 8005848:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 800584a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800584c:	2b00      	cmp	r3, #0
 800584e:	d199      	bne.n	8005784 <HAL_PCD_IRQHandler+0x15a>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	4618      	mov	r0, r3
 8005856:	f003 f87a 	bl	800894e <USB_ReadInterrupts>
 800585a:	4603      	mov	r3, r0
 800585c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005860:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8005864:	f040 80c0 	bne.w	80059e8 <HAL_PCD_IRQHandler+0x3be>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	4618      	mov	r0, r3
 800586e:	f003 f899 	bl	80089a4 <USB_ReadDevAllInEpInterrupt>
 8005872:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 8005874:	2300      	movs	r3, #0
 8005876:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 8005878:	e0b2      	b.n	80059e0 <HAL_PCD_IRQHandler+0x3b6>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 800587a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800587c:	f003 0301 	and.w	r3, r3, #1
 8005880:	2b00      	cmp	r3, #0
 8005882:	f000 80a7 	beq.w	80059d4 <HAL_PCD_IRQHandler+0x3aa>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800588c:	b2d2      	uxtb	r2, r2
 800588e:	4611      	mov	r1, r2
 8005890:	4618      	mov	r0, r3
 8005892:	f003 f8bd 	bl	8008a10 <USB_ReadDevInEPInterrupt>
 8005896:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8005898:	693b      	ldr	r3, [r7, #16]
 800589a:	f003 0301 	and.w	r3, r3, #1
 800589e:	2b00      	cmp	r3, #0
 80058a0:	d057      	beq.n	8005952 <HAL_PCD_IRQHandler+0x328>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80058a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058a4:	f003 030f 	and.w	r3, r3, #15
 80058a8:	2201      	movs	r2, #1
 80058aa:	fa02 f303 	lsl.w	r3, r2, r3
 80058ae:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80058b0:	69fb      	ldr	r3, [r7, #28]
 80058b2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80058b6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	43db      	mvns	r3, r3
 80058bc:	69f9      	ldr	r1, [r7, #28]
 80058be:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80058c2:	4013      	ands	r3, r2
 80058c4:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 80058c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058c8:	015a      	lsls	r2, r3, #5
 80058ca:	69fb      	ldr	r3, [r7, #28]
 80058cc:	4413      	add	r3, r2
 80058ce:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80058d2:	461a      	mov	r2, r3
 80058d4:	2301      	movs	r3, #1
 80058d6:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	691b      	ldr	r3, [r3, #16]
 80058dc:	2b01      	cmp	r3, #1
 80058de:	d132      	bne.n	8005946 <HAL_PCD_IRQHandler+0x31c>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 80058e0:	6879      	ldr	r1, [r7, #4]
 80058e2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80058e4:	4613      	mov	r3, r2
 80058e6:	00db      	lsls	r3, r3, #3
 80058e8:	1a9b      	subs	r3, r3, r2
 80058ea:	009b      	lsls	r3, r3, #2
 80058ec:	440b      	add	r3, r1
 80058ee:	3348      	adds	r3, #72	; 0x48
 80058f0:	6819      	ldr	r1, [r3, #0]
 80058f2:	6878      	ldr	r0, [r7, #4]
 80058f4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80058f6:	4613      	mov	r3, r2
 80058f8:	00db      	lsls	r3, r3, #3
 80058fa:	1a9b      	subs	r3, r3, r2
 80058fc:	009b      	lsls	r3, r3, #2
 80058fe:	4403      	add	r3, r0
 8005900:	3344      	adds	r3, #68	; 0x44
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	4419      	add	r1, r3
 8005906:	6878      	ldr	r0, [r7, #4]
 8005908:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800590a:	4613      	mov	r3, r2
 800590c:	00db      	lsls	r3, r3, #3
 800590e:	1a9b      	subs	r3, r3, r2
 8005910:	009b      	lsls	r3, r3, #2
 8005912:	4403      	add	r3, r0
 8005914:	3348      	adds	r3, #72	; 0x48
 8005916:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8005918:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800591a:	2b00      	cmp	r3, #0
 800591c:	d113      	bne.n	8005946 <HAL_PCD_IRQHandler+0x31c>
 800591e:	6879      	ldr	r1, [r7, #4]
 8005920:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005922:	4613      	mov	r3, r2
 8005924:	00db      	lsls	r3, r3, #3
 8005926:	1a9b      	subs	r3, r3, r2
 8005928:	009b      	lsls	r3, r3, #2
 800592a:	440b      	add	r3, r1
 800592c:	3350      	adds	r3, #80	; 0x50
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	2b00      	cmp	r3, #0
 8005932:	d108      	bne.n	8005946 <HAL_PCD_IRQHandler+0x31c>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	6818      	ldr	r0, [r3, #0]
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800593e:	461a      	mov	r2, r3
 8005940:	2101      	movs	r1, #1
 8005942:	f003 f8c1 	bl	8008ac8 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8005946:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005948:	b2db      	uxtb	r3, r3
 800594a:	4619      	mov	r1, r3
 800594c:	6878      	ldr	r0, [r7, #4]
 800594e:	f004 ff7a 	bl	800a846 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8005952:	693b      	ldr	r3, [r7, #16]
 8005954:	f003 0308 	and.w	r3, r3, #8
 8005958:	2b00      	cmp	r3, #0
 800595a:	d008      	beq.n	800596e <HAL_PCD_IRQHandler+0x344>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 800595c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800595e:	015a      	lsls	r2, r3, #5
 8005960:	69fb      	ldr	r3, [r7, #28]
 8005962:	4413      	add	r3, r2
 8005964:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005968:	461a      	mov	r2, r3
 800596a:	2308      	movs	r3, #8
 800596c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 800596e:	693b      	ldr	r3, [r7, #16]
 8005970:	f003 0310 	and.w	r3, r3, #16
 8005974:	2b00      	cmp	r3, #0
 8005976:	d008      	beq.n	800598a <HAL_PCD_IRQHandler+0x360>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8005978:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800597a:	015a      	lsls	r2, r3, #5
 800597c:	69fb      	ldr	r3, [r7, #28]
 800597e:	4413      	add	r3, r2
 8005980:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005984:	461a      	mov	r2, r3
 8005986:	2310      	movs	r3, #16
 8005988:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 800598a:	693b      	ldr	r3, [r7, #16]
 800598c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005990:	2b00      	cmp	r3, #0
 8005992:	d008      	beq.n	80059a6 <HAL_PCD_IRQHandler+0x37c>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8005994:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005996:	015a      	lsls	r2, r3, #5
 8005998:	69fb      	ldr	r3, [r7, #28]
 800599a:	4413      	add	r3, r2
 800599c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80059a0:	461a      	mov	r2, r3
 80059a2:	2340      	movs	r3, #64	; 0x40
 80059a4:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 80059a6:	693b      	ldr	r3, [r7, #16]
 80059a8:	f003 0302 	and.w	r3, r3, #2
 80059ac:	2b00      	cmp	r3, #0
 80059ae:	d008      	beq.n	80059c2 <HAL_PCD_IRQHandler+0x398>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 80059b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059b2:	015a      	lsls	r2, r3, #5
 80059b4:	69fb      	ldr	r3, [r7, #28]
 80059b6:	4413      	add	r3, r2
 80059b8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80059bc:	461a      	mov	r2, r3
 80059be:	2302      	movs	r3, #2
 80059c0:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 80059c2:	693b      	ldr	r3, [r7, #16]
 80059c4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80059c8:	2b00      	cmp	r3, #0
 80059ca:	d003      	beq.n	80059d4 <HAL_PCD_IRQHandler+0x3aa>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 80059cc:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80059ce:	6878      	ldr	r0, [r7, #4]
 80059d0:	f000 fc0c 	bl	80061ec <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 80059d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059d6:	3301      	adds	r3, #1
 80059d8:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 80059da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80059dc:	085b      	lsrs	r3, r3, #1
 80059de:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 80059e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80059e2:	2b00      	cmp	r3, #0
 80059e4:	f47f af49 	bne.w	800587a <HAL_PCD_IRQHandler+0x250>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	4618      	mov	r0, r3
 80059ee:	f002 ffae 	bl	800894e <USB_ReadInterrupts>
 80059f2:	4603      	mov	r3, r0
 80059f4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80059f8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80059fc:	d114      	bne.n	8005a28 <HAL_PCD_IRQHandler+0x3fe>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80059fe:	69fb      	ldr	r3, [r7, #28]
 8005a00:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005a04:	685b      	ldr	r3, [r3, #4]
 8005a06:	69fa      	ldr	r2, [r7, #28]
 8005a08:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005a0c:	f023 0301 	bic.w	r3, r3, #1
 8005a10:	6053      	str	r3, [r2, #4]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResumeCallback(hpcd);
#else
      HAL_PCD_ResumeCallback(hpcd);
 8005a12:	6878      	ldr	r0, [r7, #4]
 8005a14:	f004 ff8e 	bl	800a934 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	695a      	ldr	r2, [r3, #20]
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8005a26:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	4618      	mov	r0, r3
 8005a2e:	f002 ff8e 	bl	800894e <USB_ReadInterrupts>
 8005a32:	4603      	mov	r3, r0
 8005a34:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005a38:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005a3c:	d112      	bne.n	8005a64 <HAL_PCD_IRQHandler+0x43a>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8005a3e:	69fb      	ldr	r3, [r7, #28]
 8005a40:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005a44:	689b      	ldr	r3, [r3, #8]
 8005a46:	f003 0301 	and.w	r3, r3, #1
 8005a4a:	2b01      	cmp	r3, #1
 8005a4c:	d102      	bne.n	8005a54 <HAL_PCD_IRQHandler+0x42a>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8005a4e:	6878      	ldr	r0, [r7, #4]
 8005a50:	f004 ff4a 	bl	800a8e8 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	695a      	ldr	r2, [r3, #20]
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8005a62:	615a      	str	r2, [r3, #20]
    }
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	4618      	mov	r0, r3
 8005a6a:	f002 ff70 	bl	800894e <USB_ReadInterrupts>
 8005a6e:	4603      	mov	r3, r0
 8005a70:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005a74:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005a78:	f040 80c7 	bne.w	8005c0a <HAL_PCD_IRQHandler+0x5e0>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8005a7c:	69fb      	ldr	r3, [r7, #28]
 8005a7e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005a82:	685b      	ldr	r3, [r3, #4]
 8005a84:	69fa      	ldr	r2, [r7, #28]
 8005a86:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005a8a:	f023 0301 	bic.w	r3, r3, #1
 8005a8e:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	2110      	movs	r1, #16
 8005a96:	4618      	mov	r0, r3
 8005a98:	f002 f816 	bl	8007ac8 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005a9c:	2300      	movs	r3, #0
 8005a9e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005aa0:	e056      	b.n	8005b50 <HAL_PCD_IRQHandler+0x526>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8005aa2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005aa4:	015a      	lsls	r2, r3, #5
 8005aa6:	69fb      	ldr	r3, [r7, #28]
 8005aa8:	4413      	add	r3, r2
 8005aaa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005aae:	461a      	mov	r2, r3
 8005ab0:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8005ab4:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8005ab6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005ab8:	015a      	lsls	r2, r3, #5
 8005aba:	69fb      	ldr	r3, [r7, #28]
 8005abc:	4413      	add	r3, r2
 8005abe:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005ac6:	0151      	lsls	r1, r2, #5
 8005ac8:	69fa      	ldr	r2, [r7, #28]
 8005aca:	440a      	add	r2, r1
 8005acc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005ad0:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8005ad4:	6013      	str	r3, [r2, #0]
        USBx_INEP(i)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8005ad6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005ad8:	015a      	lsls	r2, r3, #5
 8005ada:	69fb      	ldr	r3, [r7, #28]
 8005adc:	4413      	add	r3, r2
 8005ade:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005ae6:	0151      	lsls	r1, r2, #5
 8005ae8:	69fa      	ldr	r2, [r7, #28]
 8005aea:	440a      	add	r2, r1
 8005aec:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005af0:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8005af4:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8005af6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005af8:	015a      	lsls	r2, r3, #5
 8005afa:	69fb      	ldr	r3, [r7, #28]
 8005afc:	4413      	add	r3, r2
 8005afe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005b02:	461a      	mov	r2, r3
 8005b04:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8005b08:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8005b0a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005b0c:	015a      	lsls	r2, r3, #5
 8005b0e:	69fb      	ldr	r3, [r7, #28]
 8005b10:	4413      	add	r3, r2
 8005b12:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005b1a:	0151      	lsls	r1, r2, #5
 8005b1c:	69fa      	ldr	r2, [r7, #28]
 8005b1e:	440a      	add	r2, r1
 8005b20:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005b24:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8005b28:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8005b2a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005b2c:	015a      	lsls	r2, r3, #5
 8005b2e:	69fb      	ldr	r3, [r7, #28]
 8005b30:	4413      	add	r3, r2
 8005b32:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005b3a:	0151      	lsls	r1, r2, #5
 8005b3c:	69fa      	ldr	r2, [r7, #28]
 8005b3e:	440a      	add	r2, r1
 8005b40:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005b44:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8005b48:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005b4a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005b4c:	3301      	adds	r3, #1
 8005b4e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	685b      	ldr	r3, [r3, #4]
 8005b54:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005b56:	429a      	cmp	r2, r3
 8005b58:	d3a3      	bcc.n	8005aa2 <HAL_PCD_IRQHandler+0x478>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8005b5a:	69fb      	ldr	r3, [r7, #28]
 8005b5c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005b60:	69db      	ldr	r3, [r3, #28]
 8005b62:	69fa      	ldr	r2, [r7, #28]
 8005b64:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005b68:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8005b6c:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b72:	2b00      	cmp	r3, #0
 8005b74:	d016      	beq.n	8005ba4 <HAL_PCD_IRQHandler+0x57a>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8005b76:	69fb      	ldr	r3, [r7, #28]
 8005b78:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005b7c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005b80:	69fa      	ldr	r2, [r7, #28]
 8005b82:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005b86:	f043 030b 	orr.w	r3, r3, #11
 8005b8a:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8005b8e:	69fb      	ldr	r3, [r7, #28]
 8005b90:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005b94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005b96:	69fa      	ldr	r2, [r7, #28]
 8005b98:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005b9c:	f043 030b 	orr.w	r3, r3, #11
 8005ba0:	6453      	str	r3, [r2, #68]	; 0x44
 8005ba2:	e015      	b.n	8005bd0 <HAL_PCD_IRQHandler+0x5a6>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8005ba4:	69fb      	ldr	r3, [r7, #28]
 8005ba6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005baa:	695b      	ldr	r3, [r3, #20]
 8005bac:	69fa      	ldr	r2, [r7, #28]
 8005bae:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005bb2:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8005bb6:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 8005bba:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8005bbc:	69fb      	ldr	r3, [r7, #28]
 8005bbe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005bc2:	691b      	ldr	r3, [r3, #16]
 8005bc4:	69fa      	ldr	r2, [r7, #28]
 8005bc6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005bca:	f043 030b 	orr.w	r3, r3, #11
 8005bce:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8005bd0:	69fb      	ldr	r3, [r7, #28]
 8005bd2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	69fa      	ldr	r2, [r7, #28]
 8005bda:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005bde:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8005be2:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	6818      	ldr	r0, [r3, #0]
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	691b      	ldr	r3, [r3, #16]
 8005bec:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8005bf4:	461a      	mov	r2, r3
 8005bf6:	f002 ff67 	bl	8008ac8 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	695a      	ldr	r2, [r3, #20]
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8005c08:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	4618      	mov	r0, r3
 8005c10:	f002 fe9d 	bl	800894e <USB_ReadInterrupts>
 8005c14:	4603      	mov	r3, r0
 8005c16:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005c1a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005c1e:	d124      	bne.n	8005c6a <HAL_PCD_IRQHandler+0x640>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	4618      	mov	r0, r3
 8005c26:	f002 ff2d 	bl	8008a84 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	4618      	mov	r0, r3
 8005c30:	f001 ffa6 	bl	8007b80 <USB_GetDevSpeed>
 8005c34:	4603      	mov	r3, r0
 8005c36:	461a      	mov	r2, r3
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	681c      	ldr	r4, [r3, #0]
 8005c40:	f001 f932 	bl	8006ea8 <HAL_RCC_GetHCLKFreq>
 8005c44:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8005c4a:	b2db      	uxtb	r3, r3
 8005c4c:	461a      	mov	r2, r3
 8005c4e:	4620      	mov	r0, r4
 8005c50:	f001 fcc8 	bl	80075e4 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8005c54:	6878      	ldr	r0, [r7, #4]
 8005c56:	f004 fe1e 	bl	800a896 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	695a      	ldr	r2, [r3, #20]
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8005c68:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	4618      	mov	r0, r3
 8005c70:	f002 fe6d 	bl	800894e <USB_ReadInterrupts>
 8005c74:	4603      	mov	r3, r0
 8005c76:	f003 0308 	and.w	r3, r3, #8
 8005c7a:	2b08      	cmp	r3, #8
 8005c7c:	d10a      	bne.n	8005c94 <HAL_PCD_IRQHandler+0x66a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8005c7e:	6878      	ldr	r0, [r7, #4]
 8005c80:	f004 fdfb 	bl	800a87a <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	695a      	ldr	r2, [r3, #20]
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	f002 0208 	and.w	r2, r2, #8
 8005c92:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	4618      	mov	r0, r3
 8005c9a:	f002 fe58 	bl	800894e <USB_ReadInterrupts>
 8005c9e:	4603      	mov	r3, r0
 8005ca0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005ca4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005ca8:	d10f      	bne.n	8005cca <HAL_PCD_IRQHandler+0x6a0>
    {
      /* Keep application checking the corresponding Iso IN endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8005caa:	2300      	movs	r3, #0
 8005cac:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8005cae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cb0:	b2db      	uxtb	r3, r3
 8005cb2:	4619      	mov	r1, r3
 8005cb4:	6878      	ldr	r0, [r7, #4]
 8005cb6:	f004 fe5d 	bl	800a974 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	695a      	ldr	r2, [r3, #20]
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8005cc8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	4618      	mov	r0, r3
 8005cd0:	f002 fe3d 	bl	800894e <USB_ReadInterrupts>
 8005cd4:	4603      	mov	r3, r0
 8005cd6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005cda:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005cde:	d10f      	bne.n	8005d00 <HAL_PCD_IRQHandler+0x6d6>
    {
      /* Keep application checking the corresponding Iso OUT endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8005ce0:	2300      	movs	r3, #0
 8005ce2:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8005ce4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ce6:	b2db      	uxtb	r3, r3
 8005ce8:	4619      	mov	r1, r3
 8005cea:	6878      	ldr	r0, [r7, #4]
 8005cec:	f004 fe30 	bl	800a950 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	695a      	ldr	r2, [r3, #20]
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8005cfe:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	4618      	mov	r0, r3
 8005d06:	f002 fe22 	bl	800894e <USB_ReadInterrupts>
 8005d0a:	4603      	mov	r3, r0
 8005d0c:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8005d10:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005d14:	d10a      	bne.n	8005d2c <HAL_PCD_IRQHandler+0x702>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8005d16:	6878      	ldr	r0, [r7, #4]
 8005d18:	f004 fe3e 	bl	800a998 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	695a      	ldr	r2, [r3, #20]
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8005d2a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	4618      	mov	r0, r3
 8005d32:	f002 fe0c 	bl	800894e <USB_ReadInterrupts>
 8005d36:	4603      	mov	r3, r0
 8005d38:	f003 0304 	and.w	r3, r3, #4
 8005d3c:	2b04      	cmp	r3, #4
 8005d3e:	d115      	bne.n	8005d6c <HAL_PCD_IRQHandler+0x742>
    {
      temp = hpcd->Instance->GOTGINT;
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	685b      	ldr	r3, [r3, #4]
 8005d46:	61bb      	str	r3, [r7, #24]

      if ((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8005d48:	69bb      	ldr	r3, [r7, #24]
 8005d4a:	f003 0304 	and.w	r3, r3, #4
 8005d4e:	2b00      	cmp	r3, #0
 8005d50:	d002      	beq.n	8005d58 <HAL_PCD_IRQHandler+0x72e>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8005d52:	6878      	ldr	r0, [r7, #4]
 8005d54:	f004 fe2e 	bl	800a9b4 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= temp;
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	6859      	ldr	r1, [r3, #4]
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	69ba      	ldr	r2, [r7, #24]
 8005d64:	430a      	orrs	r2, r1
 8005d66:	605a      	str	r2, [r3, #4]
 8005d68:	e000      	b.n	8005d6c <HAL_PCD_IRQHandler+0x742>
      return;
 8005d6a:	bf00      	nop
    }
  }
}
 8005d6c:	3734      	adds	r7, #52	; 0x34
 8005d6e:	46bd      	mov	sp, r7
 8005d70:	bd90      	pop	{r4, r7, pc}

08005d72 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8005d72:	b580      	push	{r7, lr}
 8005d74:	b082      	sub	sp, #8
 8005d76:	af00      	add	r7, sp, #0
 8005d78:	6078      	str	r0, [r7, #4]
 8005d7a:	460b      	mov	r3, r1
 8005d7c:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8005d84:	2b01      	cmp	r3, #1
 8005d86:	d101      	bne.n	8005d8c <HAL_PCD_SetAddress+0x1a>
 8005d88:	2302      	movs	r3, #2
 8005d8a:	e013      	b.n	8005db4 <HAL_PCD_SetAddress+0x42>
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	2201      	movs	r2, #1
 8005d90:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  hpcd->USB_Address = address;
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	78fa      	ldrb	r2, [r7, #3]
 8005d98:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	78fa      	ldrb	r2, [r7, #3]
 8005da2:	4611      	mov	r1, r2
 8005da4:	4618      	mov	r0, r3
 8005da6:	f002 fd6d 	bl	8008884 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	2200      	movs	r2, #0
 8005dae:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8005db2:	2300      	movs	r3, #0
}
 8005db4:	4618      	mov	r0, r3
 8005db6:	3708      	adds	r7, #8
 8005db8:	46bd      	mov	sp, r7
 8005dba:	bd80      	pop	{r7, pc}

08005dbc <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8005dbc:	b580      	push	{r7, lr}
 8005dbe:	b084      	sub	sp, #16
 8005dc0:	af00      	add	r7, sp, #0
 8005dc2:	6078      	str	r0, [r7, #4]
 8005dc4:	4608      	mov	r0, r1
 8005dc6:	4611      	mov	r1, r2
 8005dc8:	461a      	mov	r2, r3
 8005dca:	4603      	mov	r3, r0
 8005dcc:	70fb      	strb	r3, [r7, #3]
 8005dce:	460b      	mov	r3, r1
 8005dd0:	803b      	strh	r3, [r7, #0]
 8005dd2:	4613      	mov	r3, r2
 8005dd4:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8005dd6:	2300      	movs	r3, #0
 8005dd8:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8005dda:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005dde:	2b00      	cmp	r3, #0
 8005de0:	da0f      	bge.n	8005e02 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005de2:	78fb      	ldrb	r3, [r7, #3]
 8005de4:	f003 020f 	and.w	r2, r3, #15
 8005de8:	4613      	mov	r3, r2
 8005dea:	00db      	lsls	r3, r3, #3
 8005dec:	1a9b      	subs	r3, r3, r2
 8005dee:	009b      	lsls	r3, r3, #2
 8005df0:	3338      	adds	r3, #56	; 0x38
 8005df2:	687a      	ldr	r2, [r7, #4]
 8005df4:	4413      	add	r3, r2
 8005df6:	3304      	adds	r3, #4
 8005df8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	2201      	movs	r2, #1
 8005dfe:	705a      	strb	r2, [r3, #1]
 8005e00:	e00f      	b.n	8005e22 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005e02:	78fb      	ldrb	r3, [r7, #3]
 8005e04:	f003 020f 	and.w	r2, r3, #15
 8005e08:	4613      	mov	r3, r2
 8005e0a:	00db      	lsls	r3, r3, #3
 8005e0c:	1a9b      	subs	r3, r3, r2
 8005e0e:	009b      	lsls	r3, r3, #2
 8005e10:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8005e14:	687a      	ldr	r2, [r7, #4]
 8005e16:	4413      	add	r3, r2
 8005e18:	3304      	adds	r3, #4
 8005e1a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	2200      	movs	r2, #0
 8005e20:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8005e22:	78fb      	ldrb	r3, [r7, #3]
 8005e24:	f003 030f 	and.w	r3, r3, #15
 8005e28:	b2da      	uxtb	r2, r3
 8005e2a:	68fb      	ldr	r3, [r7, #12]
 8005e2c:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8005e2e:	883a      	ldrh	r2, [r7, #0]
 8005e30:	68fb      	ldr	r3, [r7, #12]
 8005e32:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8005e34:	68fb      	ldr	r3, [r7, #12]
 8005e36:	78ba      	ldrb	r2, [r7, #2]
 8005e38:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 8005e3a:	68fb      	ldr	r3, [r7, #12]
 8005e3c:	785b      	ldrb	r3, [r3, #1]
 8005e3e:	2b00      	cmp	r3, #0
 8005e40:	d004      	beq.n	8005e4c <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8005e42:	68fb      	ldr	r3, [r7, #12]
 8005e44:	781b      	ldrb	r3, [r3, #0]
 8005e46:	b29a      	uxth	r2, r3
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	80da      	strh	r2, [r3, #6]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8005e4c:	78bb      	ldrb	r3, [r7, #2]
 8005e4e:	2b02      	cmp	r3, #2
 8005e50:	d102      	bne.n	8005e58 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8005e52:	68fb      	ldr	r3, [r7, #12]
 8005e54:	2200      	movs	r2, #0
 8005e56:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8005e5e:	2b01      	cmp	r3, #1
 8005e60:	d101      	bne.n	8005e66 <HAL_PCD_EP_Open+0xaa>
 8005e62:	2302      	movs	r3, #2
 8005e64:	e00e      	b.n	8005e84 <HAL_PCD_EP_Open+0xc8>
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	2201      	movs	r2, #1
 8005e6a:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	68f9      	ldr	r1, [r7, #12]
 8005e74:	4618      	mov	r0, r3
 8005e76:	f001 fea7 	bl	8007bc8 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	2200      	movs	r2, #0
 8005e7e:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return ret;
 8005e82:	7afb      	ldrb	r3, [r7, #11]
}
 8005e84:	4618      	mov	r0, r3
 8005e86:	3710      	adds	r7, #16
 8005e88:	46bd      	mov	sp, r7
 8005e8a:	bd80      	pop	{r7, pc}

08005e8c <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005e8c:	b580      	push	{r7, lr}
 8005e8e:	b084      	sub	sp, #16
 8005e90:	af00      	add	r7, sp, #0
 8005e92:	6078      	str	r0, [r7, #4]
 8005e94:	460b      	mov	r3, r1
 8005e96:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8005e98:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005e9c:	2b00      	cmp	r3, #0
 8005e9e:	da0f      	bge.n	8005ec0 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005ea0:	78fb      	ldrb	r3, [r7, #3]
 8005ea2:	f003 020f 	and.w	r2, r3, #15
 8005ea6:	4613      	mov	r3, r2
 8005ea8:	00db      	lsls	r3, r3, #3
 8005eaa:	1a9b      	subs	r3, r3, r2
 8005eac:	009b      	lsls	r3, r3, #2
 8005eae:	3338      	adds	r3, #56	; 0x38
 8005eb0:	687a      	ldr	r2, [r7, #4]
 8005eb2:	4413      	add	r3, r2
 8005eb4:	3304      	adds	r3, #4
 8005eb6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005eb8:	68fb      	ldr	r3, [r7, #12]
 8005eba:	2201      	movs	r2, #1
 8005ebc:	705a      	strb	r2, [r3, #1]
 8005ebe:	e00f      	b.n	8005ee0 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005ec0:	78fb      	ldrb	r3, [r7, #3]
 8005ec2:	f003 020f 	and.w	r2, r3, #15
 8005ec6:	4613      	mov	r3, r2
 8005ec8:	00db      	lsls	r3, r3, #3
 8005eca:	1a9b      	subs	r3, r3, r2
 8005ecc:	009b      	lsls	r3, r3, #2
 8005ece:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8005ed2:	687a      	ldr	r2, [r7, #4]
 8005ed4:	4413      	add	r3, r2
 8005ed6:	3304      	adds	r3, #4
 8005ed8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005eda:	68fb      	ldr	r3, [r7, #12]
 8005edc:	2200      	movs	r2, #0
 8005ede:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8005ee0:	78fb      	ldrb	r3, [r7, #3]
 8005ee2:	f003 030f 	and.w	r3, r3, #15
 8005ee6:	b2da      	uxtb	r2, r3
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8005ef2:	2b01      	cmp	r3, #1
 8005ef4:	d101      	bne.n	8005efa <HAL_PCD_EP_Close+0x6e>
 8005ef6:	2302      	movs	r3, #2
 8005ef8:	e00e      	b.n	8005f18 <HAL_PCD_EP_Close+0x8c>
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	2201      	movs	r2, #1
 8005efe:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	68f9      	ldr	r1, [r7, #12]
 8005f08:	4618      	mov	r0, r3
 8005f0a:	f001 fee3 	bl	8007cd4 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	2200      	movs	r2, #0
 8005f12:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 8005f16:	2300      	movs	r3, #0
}
 8005f18:	4618      	mov	r0, r3
 8005f1a:	3710      	adds	r7, #16
 8005f1c:	46bd      	mov	sp, r7
 8005f1e:	bd80      	pop	{r7, pc}

08005f20 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8005f20:	b580      	push	{r7, lr}
 8005f22:	b086      	sub	sp, #24
 8005f24:	af00      	add	r7, sp, #0
 8005f26:	60f8      	str	r0, [r7, #12]
 8005f28:	607a      	str	r2, [r7, #4]
 8005f2a:	603b      	str	r3, [r7, #0]
 8005f2c:	460b      	mov	r3, r1
 8005f2e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005f30:	7afb      	ldrb	r3, [r7, #11]
 8005f32:	f003 020f 	and.w	r2, r3, #15
 8005f36:	4613      	mov	r3, r2
 8005f38:	00db      	lsls	r3, r3, #3
 8005f3a:	1a9b      	subs	r3, r3, r2
 8005f3c:	009b      	lsls	r3, r3, #2
 8005f3e:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8005f42:	68fa      	ldr	r2, [r7, #12]
 8005f44:	4413      	add	r3, r2
 8005f46:	3304      	adds	r3, #4
 8005f48:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8005f4a:	697b      	ldr	r3, [r7, #20]
 8005f4c:	687a      	ldr	r2, [r7, #4]
 8005f4e:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8005f50:	697b      	ldr	r3, [r7, #20]
 8005f52:	683a      	ldr	r2, [r7, #0]
 8005f54:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 8005f56:	697b      	ldr	r3, [r7, #20]
 8005f58:	2200      	movs	r2, #0
 8005f5a:	619a      	str	r2, [r3, #24]
  ep->is_in = 0U;
 8005f5c:	697b      	ldr	r3, [r7, #20]
 8005f5e:	2200      	movs	r2, #0
 8005f60:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005f62:	7afb      	ldrb	r3, [r7, #11]
 8005f64:	f003 030f 	and.w	r3, r3, #15
 8005f68:	b2da      	uxtb	r2, r3
 8005f6a:	697b      	ldr	r3, [r7, #20]
 8005f6c:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8005f6e:	68fb      	ldr	r3, [r7, #12]
 8005f70:	691b      	ldr	r3, [r3, #16]
 8005f72:	2b01      	cmp	r3, #1
 8005f74:	d102      	bne.n	8005f7c <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8005f76:	687a      	ldr	r2, [r7, #4]
 8005f78:	697b      	ldr	r3, [r7, #20]
 8005f7a:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8005f7c:	7afb      	ldrb	r3, [r7, #11]
 8005f7e:	f003 030f 	and.w	r3, r3, #15
 8005f82:	2b00      	cmp	r3, #0
 8005f84:	d109      	bne.n	8005f9a <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8005f86:	68fb      	ldr	r3, [r7, #12]
 8005f88:	6818      	ldr	r0, [r3, #0]
 8005f8a:	68fb      	ldr	r3, [r7, #12]
 8005f8c:	691b      	ldr	r3, [r3, #16]
 8005f8e:	b2db      	uxtb	r3, r3
 8005f90:	461a      	mov	r2, r3
 8005f92:	6979      	ldr	r1, [r7, #20]
 8005f94:	f002 f9be 	bl	8008314 <USB_EP0StartXfer>
 8005f98:	e008      	b.n	8005fac <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8005f9a:	68fb      	ldr	r3, [r7, #12]
 8005f9c:	6818      	ldr	r0, [r3, #0]
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	691b      	ldr	r3, [r3, #16]
 8005fa2:	b2db      	uxtb	r3, r3
 8005fa4:	461a      	mov	r2, r3
 8005fa6:	6979      	ldr	r1, [r7, #20]
 8005fa8:	f001 ff70 	bl	8007e8c <USB_EPStartXfer>
  }

  return HAL_OK;
 8005fac:	2300      	movs	r3, #0
}
 8005fae:	4618      	mov	r0, r3
 8005fb0:	3718      	adds	r7, #24
 8005fb2:	46bd      	mov	sp, r7
 8005fb4:	bd80      	pop	{r7, pc}

08005fb6 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005fb6:	b480      	push	{r7}
 8005fb8:	b083      	sub	sp, #12
 8005fba:	af00      	add	r7, sp, #0
 8005fbc:	6078      	str	r0, [r7, #4]
 8005fbe:	460b      	mov	r3, r1
 8005fc0:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8005fc2:	78fb      	ldrb	r3, [r7, #3]
 8005fc4:	f003 020f 	and.w	r2, r3, #15
 8005fc8:	6879      	ldr	r1, [r7, #4]
 8005fca:	4613      	mov	r3, r2
 8005fcc:	00db      	lsls	r3, r3, #3
 8005fce:	1a9b      	subs	r3, r3, r2
 8005fd0:	009b      	lsls	r3, r3, #2
 8005fd2:	440b      	add	r3, r1
 8005fd4:	f503 7305 	add.w	r3, r3, #532	; 0x214
 8005fd8:	681b      	ldr	r3, [r3, #0]
}
 8005fda:	4618      	mov	r0, r3
 8005fdc:	370c      	adds	r7, #12
 8005fde:	46bd      	mov	sp, r7
 8005fe0:	bc80      	pop	{r7}
 8005fe2:	4770      	bx	lr

08005fe4 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8005fe4:	b580      	push	{r7, lr}
 8005fe6:	b086      	sub	sp, #24
 8005fe8:	af00      	add	r7, sp, #0
 8005fea:	60f8      	str	r0, [r7, #12]
 8005fec:	607a      	str	r2, [r7, #4]
 8005fee:	603b      	str	r3, [r7, #0]
 8005ff0:	460b      	mov	r3, r1
 8005ff2:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005ff4:	7afb      	ldrb	r3, [r7, #11]
 8005ff6:	f003 020f 	and.w	r2, r3, #15
 8005ffa:	4613      	mov	r3, r2
 8005ffc:	00db      	lsls	r3, r3, #3
 8005ffe:	1a9b      	subs	r3, r3, r2
 8006000:	009b      	lsls	r3, r3, #2
 8006002:	3338      	adds	r3, #56	; 0x38
 8006004:	68fa      	ldr	r2, [r7, #12]
 8006006:	4413      	add	r3, r2
 8006008:	3304      	adds	r3, #4
 800600a:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800600c:	697b      	ldr	r3, [r7, #20]
 800600e:	687a      	ldr	r2, [r7, #4]
 8006010:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8006012:	697b      	ldr	r3, [r7, #20]
 8006014:	683a      	ldr	r2, [r7, #0]
 8006016:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 8006018:	697b      	ldr	r3, [r7, #20]
 800601a:	2200      	movs	r2, #0
 800601c:	619a      	str	r2, [r3, #24]
  ep->is_in = 1U;
 800601e:	697b      	ldr	r3, [r7, #20]
 8006020:	2201      	movs	r2, #1
 8006022:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006024:	7afb      	ldrb	r3, [r7, #11]
 8006026:	f003 030f 	and.w	r3, r3, #15
 800602a:	b2da      	uxtb	r2, r3
 800602c:	697b      	ldr	r3, [r7, #20]
 800602e:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8006030:	68fb      	ldr	r3, [r7, #12]
 8006032:	691b      	ldr	r3, [r3, #16]
 8006034:	2b01      	cmp	r3, #1
 8006036:	d102      	bne.n	800603e <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8006038:	687a      	ldr	r2, [r7, #4]
 800603a:	697b      	ldr	r3, [r7, #20]
 800603c:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800603e:	7afb      	ldrb	r3, [r7, #11]
 8006040:	f003 030f 	and.w	r3, r3, #15
 8006044:	2b00      	cmp	r3, #0
 8006046:	d109      	bne.n	800605c <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8006048:	68fb      	ldr	r3, [r7, #12]
 800604a:	6818      	ldr	r0, [r3, #0]
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	691b      	ldr	r3, [r3, #16]
 8006050:	b2db      	uxtb	r3, r3
 8006052:	461a      	mov	r2, r3
 8006054:	6979      	ldr	r1, [r7, #20]
 8006056:	f002 f95d 	bl	8008314 <USB_EP0StartXfer>
 800605a:	e008      	b.n	800606e <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800605c:	68fb      	ldr	r3, [r7, #12]
 800605e:	6818      	ldr	r0, [r3, #0]
 8006060:	68fb      	ldr	r3, [r7, #12]
 8006062:	691b      	ldr	r3, [r3, #16]
 8006064:	b2db      	uxtb	r3, r3
 8006066:	461a      	mov	r2, r3
 8006068:	6979      	ldr	r1, [r7, #20]
 800606a:	f001 ff0f 	bl	8007e8c <USB_EPStartXfer>
  }

  return HAL_OK;
 800606e:	2300      	movs	r3, #0
}
 8006070:	4618      	mov	r0, r3
 8006072:	3718      	adds	r7, #24
 8006074:	46bd      	mov	sp, r7
 8006076:	bd80      	pop	{r7, pc}

08006078 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006078:	b580      	push	{r7, lr}
 800607a:	b084      	sub	sp, #16
 800607c:	af00      	add	r7, sp, #0
 800607e:	6078      	str	r0, [r7, #4]
 8006080:	460b      	mov	r3, r1
 8006082:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8006084:	78fb      	ldrb	r3, [r7, #3]
 8006086:	f003 020f 	and.w	r2, r3, #15
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	685b      	ldr	r3, [r3, #4]
 800608e:	429a      	cmp	r2, r3
 8006090:	d901      	bls.n	8006096 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8006092:	2301      	movs	r3, #1
 8006094:	e050      	b.n	8006138 <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8006096:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800609a:	2b00      	cmp	r3, #0
 800609c:	da0f      	bge.n	80060be <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800609e:	78fb      	ldrb	r3, [r7, #3]
 80060a0:	f003 020f 	and.w	r2, r3, #15
 80060a4:	4613      	mov	r3, r2
 80060a6:	00db      	lsls	r3, r3, #3
 80060a8:	1a9b      	subs	r3, r3, r2
 80060aa:	009b      	lsls	r3, r3, #2
 80060ac:	3338      	adds	r3, #56	; 0x38
 80060ae:	687a      	ldr	r2, [r7, #4]
 80060b0:	4413      	add	r3, r2
 80060b2:	3304      	adds	r3, #4
 80060b4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80060b6:	68fb      	ldr	r3, [r7, #12]
 80060b8:	2201      	movs	r2, #1
 80060ba:	705a      	strb	r2, [r3, #1]
 80060bc:	e00d      	b.n	80060da <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80060be:	78fa      	ldrb	r2, [r7, #3]
 80060c0:	4613      	mov	r3, r2
 80060c2:	00db      	lsls	r3, r3, #3
 80060c4:	1a9b      	subs	r3, r3, r2
 80060c6:	009b      	lsls	r3, r3, #2
 80060c8:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80060cc:	687a      	ldr	r2, [r7, #4]
 80060ce:	4413      	add	r3, r2
 80060d0:	3304      	adds	r3, #4
 80060d2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80060d4:	68fb      	ldr	r3, [r7, #12]
 80060d6:	2200      	movs	r2, #0
 80060d8:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80060da:	68fb      	ldr	r3, [r7, #12]
 80060dc:	2201      	movs	r2, #1
 80060de:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80060e0:	78fb      	ldrb	r3, [r7, #3]
 80060e2:	f003 030f 	and.w	r3, r3, #15
 80060e6:	b2da      	uxtb	r2, r3
 80060e8:	68fb      	ldr	r3, [r7, #12]
 80060ea:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80060f2:	2b01      	cmp	r3, #1
 80060f4:	d101      	bne.n	80060fa <HAL_PCD_EP_SetStall+0x82>
 80060f6:	2302      	movs	r3, #2
 80060f8:	e01e      	b.n	8006138 <HAL_PCD_EP_SetStall+0xc0>
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	2201      	movs	r2, #1
 80060fe:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	68f9      	ldr	r1, [r7, #12]
 8006108:	4618      	mov	r0, r3
 800610a:	f002 fae9 	bl	80086e0 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800610e:	78fb      	ldrb	r3, [r7, #3]
 8006110:	f003 030f 	and.w	r3, r3, #15
 8006114:	2b00      	cmp	r3, #0
 8006116:	d10a      	bne.n	800612e <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	6818      	ldr	r0, [r3, #0]
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	691b      	ldr	r3, [r3, #16]
 8006120:	b2d9      	uxtb	r1, r3
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8006128:	461a      	mov	r2, r3
 800612a:	f002 fccd 	bl	8008ac8 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	2200      	movs	r2, #0
 8006132:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8006136:	2300      	movs	r3, #0
}
 8006138:	4618      	mov	r0, r3
 800613a:	3710      	adds	r7, #16
 800613c:	46bd      	mov	sp, r7
 800613e:	bd80      	pop	{r7, pc}

08006140 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006140:	b580      	push	{r7, lr}
 8006142:	b084      	sub	sp, #16
 8006144:	af00      	add	r7, sp, #0
 8006146:	6078      	str	r0, [r7, #4]
 8006148:	460b      	mov	r3, r1
 800614a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800614c:	78fb      	ldrb	r3, [r7, #3]
 800614e:	f003 020f 	and.w	r2, r3, #15
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	685b      	ldr	r3, [r3, #4]
 8006156:	429a      	cmp	r2, r3
 8006158:	d901      	bls.n	800615e <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800615a:	2301      	movs	r3, #1
 800615c:	e042      	b.n	80061e4 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800615e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006162:	2b00      	cmp	r3, #0
 8006164:	da0f      	bge.n	8006186 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006166:	78fb      	ldrb	r3, [r7, #3]
 8006168:	f003 020f 	and.w	r2, r3, #15
 800616c:	4613      	mov	r3, r2
 800616e:	00db      	lsls	r3, r3, #3
 8006170:	1a9b      	subs	r3, r3, r2
 8006172:	009b      	lsls	r3, r3, #2
 8006174:	3338      	adds	r3, #56	; 0x38
 8006176:	687a      	ldr	r2, [r7, #4]
 8006178:	4413      	add	r3, r2
 800617a:	3304      	adds	r3, #4
 800617c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800617e:	68fb      	ldr	r3, [r7, #12]
 8006180:	2201      	movs	r2, #1
 8006182:	705a      	strb	r2, [r3, #1]
 8006184:	e00f      	b.n	80061a6 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006186:	78fb      	ldrb	r3, [r7, #3]
 8006188:	f003 020f 	and.w	r2, r3, #15
 800618c:	4613      	mov	r3, r2
 800618e:	00db      	lsls	r3, r3, #3
 8006190:	1a9b      	subs	r3, r3, r2
 8006192:	009b      	lsls	r3, r3, #2
 8006194:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8006198:	687a      	ldr	r2, [r7, #4]
 800619a:	4413      	add	r3, r2
 800619c:	3304      	adds	r3, #4
 800619e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80061a0:	68fb      	ldr	r3, [r7, #12]
 80061a2:	2200      	movs	r2, #0
 80061a4:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80061a6:	68fb      	ldr	r3, [r7, #12]
 80061a8:	2200      	movs	r2, #0
 80061aa:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80061ac:	78fb      	ldrb	r3, [r7, #3]
 80061ae:	f003 030f 	and.w	r3, r3, #15
 80061b2:	b2da      	uxtb	r2, r3
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80061be:	2b01      	cmp	r3, #1
 80061c0:	d101      	bne.n	80061c6 <HAL_PCD_EP_ClrStall+0x86>
 80061c2:	2302      	movs	r3, #2
 80061c4:	e00e      	b.n	80061e4 <HAL_PCD_EP_ClrStall+0xa4>
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	2201      	movs	r2, #1
 80061ca:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	68f9      	ldr	r1, [r7, #12]
 80061d4:	4618      	mov	r0, r3
 80061d6:	f002 faf0 	bl	80087ba <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	2200      	movs	r2, #0
 80061de:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 80061e2:	2300      	movs	r3, #0
}
 80061e4:	4618      	mov	r0, r3
 80061e6:	3710      	adds	r7, #16
 80061e8:	46bd      	mov	sp, r7
 80061ea:	bd80      	pop	{r7, pc}

080061ec <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80061ec:	b580      	push	{r7, lr}
 80061ee:	b08a      	sub	sp, #40	; 0x28
 80061f0:	af02      	add	r7, sp, #8
 80061f2:	6078      	str	r0, [r7, #4]
 80061f4:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	681b      	ldr	r3, [r3, #0]
 80061fa:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80061fc:	697b      	ldr	r3, [r7, #20]
 80061fe:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8006200:	683a      	ldr	r2, [r7, #0]
 8006202:	4613      	mov	r3, r2
 8006204:	00db      	lsls	r3, r3, #3
 8006206:	1a9b      	subs	r3, r3, r2
 8006208:	009b      	lsls	r3, r3, #2
 800620a:	3338      	adds	r3, #56	; 0x38
 800620c:	687a      	ldr	r2, [r7, #4]
 800620e:	4413      	add	r3, r2
 8006210:	3304      	adds	r3, #4
 8006212:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8006214:	68fb      	ldr	r3, [r7, #12]
 8006216:	699a      	ldr	r2, [r3, #24]
 8006218:	68fb      	ldr	r3, [r7, #12]
 800621a:	695b      	ldr	r3, [r3, #20]
 800621c:	429a      	cmp	r2, r3
 800621e:	d901      	bls.n	8006224 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8006220:	2301      	movs	r3, #1
 8006222:	e06c      	b.n	80062fe <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	695a      	ldr	r2, [r3, #20]
 8006228:	68fb      	ldr	r3, [r7, #12]
 800622a:	699b      	ldr	r3, [r3, #24]
 800622c:	1ad3      	subs	r3, r2, r3
 800622e:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8006230:	68fb      	ldr	r3, [r7, #12]
 8006232:	689b      	ldr	r3, [r3, #8]
 8006234:	69fa      	ldr	r2, [r7, #28]
 8006236:	429a      	cmp	r2, r3
 8006238:	d902      	bls.n	8006240 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 800623a:	68fb      	ldr	r3, [r7, #12]
 800623c:	689b      	ldr	r3, [r3, #8]
 800623e:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8006240:	69fb      	ldr	r3, [r7, #28]
 8006242:	3303      	adds	r3, #3
 8006244:	089b      	lsrs	r3, r3, #2
 8006246:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8006248:	e02b      	b.n	80062a2 <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 800624a:	68fb      	ldr	r3, [r7, #12]
 800624c:	695a      	ldr	r2, [r3, #20]
 800624e:	68fb      	ldr	r3, [r7, #12]
 8006250:	699b      	ldr	r3, [r3, #24]
 8006252:	1ad3      	subs	r3, r2, r3
 8006254:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8006256:	68fb      	ldr	r3, [r7, #12]
 8006258:	689b      	ldr	r3, [r3, #8]
 800625a:	69fa      	ldr	r2, [r7, #28]
 800625c:	429a      	cmp	r2, r3
 800625e:	d902      	bls.n	8006266 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8006260:	68fb      	ldr	r3, [r7, #12]
 8006262:	689b      	ldr	r3, [r3, #8]
 8006264:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8006266:	69fb      	ldr	r3, [r7, #28]
 8006268:	3303      	adds	r3, #3
 800626a:	089b      	lsrs	r3, r3, #2
 800626c:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800626e:	68fb      	ldr	r3, [r7, #12]
 8006270:	68d9      	ldr	r1, [r3, #12]
 8006272:	683b      	ldr	r3, [r7, #0]
 8006274:	b2da      	uxtb	r2, r3
 8006276:	69fb      	ldr	r3, [r7, #28]
 8006278:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800627e:	b2db      	uxtb	r3, r3
 8006280:	9300      	str	r3, [sp, #0]
 8006282:	4603      	mov	r3, r0
 8006284:	6978      	ldr	r0, [r7, #20]
 8006286:	f002 f997 	bl	80085b8 <USB_WritePacket>

    ep->xfer_buff  += len;
 800628a:	68fb      	ldr	r3, [r7, #12]
 800628c:	68da      	ldr	r2, [r3, #12]
 800628e:	69fb      	ldr	r3, [r7, #28]
 8006290:	441a      	add	r2, r3
 8006292:	68fb      	ldr	r3, [r7, #12]
 8006294:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8006296:	68fb      	ldr	r3, [r7, #12]
 8006298:	699a      	ldr	r2, [r3, #24]
 800629a:	69fb      	ldr	r3, [r7, #28]
 800629c:	441a      	add	r2, r3
 800629e:	68fb      	ldr	r3, [r7, #12]
 80062a0:	619a      	str	r2, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80062a2:	683b      	ldr	r3, [r7, #0]
 80062a4:	015a      	lsls	r2, r3, #5
 80062a6:	693b      	ldr	r3, [r7, #16]
 80062a8:	4413      	add	r3, r2
 80062aa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80062ae:	699b      	ldr	r3, [r3, #24]
 80062b0:	b29b      	uxth	r3, r3
 80062b2:	69ba      	ldr	r2, [r7, #24]
 80062b4:	429a      	cmp	r2, r3
 80062b6:	d809      	bhi.n	80062cc <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80062b8:	68fb      	ldr	r3, [r7, #12]
 80062ba:	699a      	ldr	r2, [r3, #24]
 80062bc:	68fb      	ldr	r3, [r7, #12]
 80062be:	695b      	ldr	r3, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80062c0:	429a      	cmp	r2, r3
 80062c2:	d203      	bcs.n	80062cc <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80062c4:	68fb      	ldr	r3, [r7, #12]
 80062c6:	695b      	ldr	r3, [r3, #20]
 80062c8:	2b00      	cmp	r3, #0
 80062ca:	d1be      	bne.n	800624a <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 80062cc:	68fb      	ldr	r3, [r7, #12]
 80062ce:	695a      	ldr	r2, [r3, #20]
 80062d0:	68fb      	ldr	r3, [r7, #12]
 80062d2:	699b      	ldr	r3, [r3, #24]
 80062d4:	429a      	cmp	r2, r3
 80062d6:	d811      	bhi.n	80062fc <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80062d8:	683b      	ldr	r3, [r7, #0]
 80062da:	f003 030f 	and.w	r3, r3, #15
 80062de:	2201      	movs	r2, #1
 80062e0:	fa02 f303 	lsl.w	r3, r2, r3
 80062e4:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80062e6:	693b      	ldr	r3, [r7, #16]
 80062e8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80062ec:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80062ee:	68bb      	ldr	r3, [r7, #8]
 80062f0:	43db      	mvns	r3, r3
 80062f2:	6939      	ldr	r1, [r7, #16]
 80062f4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80062f8:	4013      	ands	r3, r2
 80062fa:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 80062fc:	2300      	movs	r3, #0
}
 80062fe:	4618      	mov	r0, r3
 8006300:	3720      	adds	r7, #32
 8006302:	46bd      	mov	sp, r7
 8006304:	bd80      	pop	{r7, pc}
	...

08006308 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8006308:	b580      	push	{r7, lr}
 800630a:	b086      	sub	sp, #24
 800630c:	af00      	add	r7, sp, #0
 800630e:	6078      	str	r0, [r7, #4]
 8006310:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006318:	697b      	ldr	r3, [r7, #20]
 800631a:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800631c:	697b      	ldr	r3, [r7, #20]
 800631e:	333c      	adds	r3, #60	; 0x3c
 8006320:	3304      	adds	r3, #4
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8006326:	683b      	ldr	r3, [r7, #0]
 8006328:	015a      	lsls	r2, r3, #5
 800632a:	693b      	ldr	r3, [r7, #16]
 800632c:	4413      	add	r3, r2
 800632e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006332:	689b      	ldr	r3, [r3, #8]
 8006334:	60bb      	str	r3, [r7, #8]

  if (hpcd->Init.dma_enable == 1U)
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	691b      	ldr	r3, [r3, #16]
 800633a:	2b01      	cmp	r3, #1
 800633c:	f040 80a0 	bne.w	8006480 <PCD_EP_OutXfrComplete_int+0x178>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8006340:	68bb      	ldr	r3, [r7, #8]
 8006342:	f003 0308 	and.w	r3, r3, #8
 8006346:	2b00      	cmp	r3, #0
 8006348:	d015      	beq.n	8006376 <PCD_EP_OutXfrComplete_int+0x6e>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	4a72      	ldr	r2, [pc, #456]	; (8006518 <PCD_EP_OutXfrComplete_int+0x210>)
 800634e:	4293      	cmp	r3, r2
 8006350:	f240 80dd 	bls.w	800650e <PCD_EP_OutXfrComplete_int+0x206>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8006354:	68bb      	ldr	r3, [r7, #8]
 8006356:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800635a:	2b00      	cmp	r3, #0
 800635c:	f000 80d7 	beq.w	800650e <PCD_EP_OutXfrComplete_int+0x206>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8006360:	683b      	ldr	r3, [r7, #0]
 8006362:	015a      	lsls	r2, r3, #5
 8006364:	693b      	ldr	r3, [r7, #16]
 8006366:	4413      	add	r3, r2
 8006368:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800636c:	461a      	mov	r2, r3
 800636e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006372:	6093      	str	r3, [r2, #8]
 8006374:	e0cb      	b.n	800650e <PCD_EP_OutXfrComplete_int+0x206>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8006376:	68bb      	ldr	r3, [r7, #8]
 8006378:	f003 0320 	and.w	r3, r3, #32
 800637c:	2b00      	cmp	r3, #0
 800637e:	d009      	beq.n	8006394 <PCD_EP_OutXfrComplete_int+0x8c>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8006380:	683b      	ldr	r3, [r7, #0]
 8006382:	015a      	lsls	r2, r3, #5
 8006384:	693b      	ldr	r3, [r7, #16]
 8006386:	4413      	add	r3, r2
 8006388:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800638c:	461a      	mov	r2, r3
 800638e:	2320      	movs	r3, #32
 8006390:	6093      	str	r3, [r2, #8]
 8006392:	e0bc      	b.n	800650e <PCD_EP_OutXfrComplete_int+0x206>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8006394:	68bb      	ldr	r3, [r7, #8]
 8006396:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800639a:	2b00      	cmp	r3, #0
 800639c:	f040 80b7 	bne.w	800650e <PCD_EP_OutXfrComplete_int+0x206>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80063a0:	68fb      	ldr	r3, [r7, #12]
 80063a2:	4a5d      	ldr	r2, [pc, #372]	; (8006518 <PCD_EP_OutXfrComplete_int+0x210>)
 80063a4:	4293      	cmp	r3, r2
 80063a6:	d90f      	bls.n	80063c8 <PCD_EP_OutXfrComplete_int+0xc0>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80063a8:	68bb      	ldr	r3, [r7, #8]
 80063aa:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80063ae:	2b00      	cmp	r3, #0
 80063b0:	d00a      	beq.n	80063c8 <PCD_EP_OutXfrComplete_int+0xc0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80063b2:	683b      	ldr	r3, [r7, #0]
 80063b4:	015a      	lsls	r2, r3, #5
 80063b6:	693b      	ldr	r3, [r7, #16]
 80063b8:	4413      	add	r3, r2
 80063ba:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80063be:	461a      	mov	r2, r3
 80063c0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80063c4:	6093      	str	r3, [r2, #8]
 80063c6:	e0a2      	b.n	800650e <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        /* out data packet received over EP0 */
        hpcd->OUT_ep[epnum].xfer_count =
          hpcd->OUT_ep[epnum].maxpacket -
 80063c8:	6879      	ldr	r1, [r7, #4]
 80063ca:	683a      	ldr	r2, [r7, #0]
 80063cc:	4613      	mov	r3, r2
 80063ce:	00db      	lsls	r3, r3, #3
 80063d0:	1a9b      	subs	r3, r3, r2
 80063d2:	009b      	lsls	r3, r3, #2
 80063d4:	440b      	add	r3, r1
 80063d6:	f503 7301 	add.w	r3, r3, #516	; 0x204
 80063da:	681a      	ldr	r2, [r3, #0]
          (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 80063dc:	683b      	ldr	r3, [r7, #0]
 80063de:	0159      	lsls	r1, r3, #5
 80063e0:	693b      	ldr	r3, [r7, #16]
 80063e2:	440b      	add	r3, r1
 80063e4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80063e8:	691b      	ldr	r3, [r3, #16]
 80063ea:	f3c3 0312 	ubfx	r3, r3, #0, #19
          hpcd->OUT_ep[epnum].maxpacket -
 80063ee:	1ad1      	subs	r1, r2, r3
        hpcd->OUT_ep[epnum].xfer_count =
 80063f0:	6878      	ldr	r0, [r7, #4]
 80063f2:	683a      	ldr	r2, [r7, #0]
 80063f4:	4613      	mov	r3, r2
 80063f6:	00db      	lsls	r3, r3, #3
 80063f8:	1a9b      	subs	r3, r3, r2
 80063fa:	009b      	lsls	r3, r3, #2
 80063fc:	4403      	add	r3, r0
 80063fe:	f503 7305 	add.w	r3, r3, #532	; 0x214
 8006402:	6019      	str	r1, [r3, #0]

        hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;
 8006404:	6879      	ldr	r1, [r7, #4]
 8006406:	683a      	ldr	r2, [r7, #0]
 8006408:	4613      	mov	r3, r2
 800640a:	00db      	lsls	r3, r3, #3
 800640c:	1a9b      	subs	r3, r3, r2
 800640e:	009b      	lsls	r3, r3, #2
 8006410:	440b      	add	r3, r1
 8006412:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8006416:	6819      	ldr	r1, [r3, #0]
 8006418:	6878      	ldr	r0, [r7, #4]
 800641a:	683a      	ldr	r2, [r7, #0]
 800641c:	4613      	mov	r3, r2
 800641e:	00db      	lsls	r3, r3, #3
 8006420:	1a9b      	subs	r3, r3, r2
 8006422:	009b      	lsls	r3, r3, #2
 8006424:	4403      	add	r3, r0
 8006426:	f503 7301 	add.w	r3, r3, #516	; 0x204
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	4419      	add	r1, r3
 800642e:	6878      	ldr	r0, [r7, #4]
 8006430:	683a      	ldr	r2, [r7, #0]
 8006432:	4613      	mov	r3, r2
 8006434:	00db      	lsls	r3, r3, #3
 8006436:	1a9b      	subs	r3, r3, r2
 8006438:	009b      	lsls	r3, r3, #2
 800643a:	4403      	add	r3, r0
 800643c:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8006440:	6019      	str	r1, [r3, #0]

        if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8006442:	683b      	ldr	r3, [r7, #0]
 8006444:	2b00      	cmp	r3, #0
 8006446:	d114      	bne.n	8006472 <PCD_EP_OutXfrComplete_int+0x16a>
 8006448:	6879      	ldr	r1, [r7, #4]
 800644a:	683a      	ldr	r2, [r7, #0]
 800644c:	4613      	mov	r3, r2
 800644e:	00db      	lsls	r3, r3, #3
 8006450:	1a9b      	subs	r3, r3, r2
 8006452:	009b      	lsls	r3, r3, #2
 8006454:	440b      	add	r3, r1
 8006456:	f503 7304 	add.w	r3, r3, #528	; 0x210
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	2b00      	cmp	r3, #0
 800645e:	d108      	bne.n	8006472 <PCD_EP_OutXfrComplete_int+0x16a>
        {
          /* this is ZLP, so prepare EP0 for next setup */
          (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	6818      	ldr	r0, [r3, #0]
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800646a:	461a      	mov	r2, r3
 800646c:	2101      	movs	r1, #1
 800646e:	f002 fb2b 	bl	8008ac8 <USB_EP0_OutStart>
        }
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8006472:	683b      	ldr	r3, [r7, #0]
 8006474:	b2db      	uxtb	r3, r3
 8006476:	4619      	mov	r1, r3
 8006478:	6878      	ldr	r0, [r7, #4]
 800647a:	f004 f9c9 	bl	800a810 <HAL_PCD_DataOutStageCallback>
 800647e:	e046      	b.n	800650e <PCD_EP_OutXfrComplete_int+0x206>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8006480:	68fb      	ldr	r3, [r7, #12]
 8006482:	4a26      	ldr	r2, [pc, #152]	; (800651c <PCD_EP_OutXfrComplete_int+0x214>)
 8006484:	4293      	cmp	r3, r2
 8006486:	d124      	bne.n	80064d2 <PCD_EP_OutXfrComplete_int+0x1ca>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8006488:	68bb      	ldr	r3, [r7, #8]
 800648a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800648e:	2b00      	cmp	r3, #0
 8006490:	d00a      	beq.n	80064a8 <PCD_EP_OutXfrComplete_int+0x1a0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8006492:	683b      	ldr	r3, [r7, #0]
 8006494:	015a      	lsls	r2, r3, #5
 8006496:	693b      	ldr	r3, [r7, #16]
 8006498:	4413      	add	r3, r2
 800649a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800649e:	461a      	mov	r2, r3
 80064a0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80064a4:	6093      	str	r3, [r2, #8]
 80064a6:	e032      	b.n	800650e <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80064a8:	68bb      	ldr	r3, [r7, #8]
 80064aa:	f003 0320 	and.w	r3, r3, #32
 80064ae:	2b00      	cmp	r3, #0
 80064b0:	d008      	beq.n	80064c4 <PCD_EP_OutXfrComplete_int+0x1bc>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80064b2:	683b      	ldr	r3, [r7, #0]
 80064b4:	015a      	lsls	r2, r3, #5
 80064b6:	693b      	ldr	r3, [r7, #16]
 80064b8:	4413      	add	r3, r2
 80064ba:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80064be:	461a      	mov	r2, r3
 80064c0:	2320      	movs	r3, #32
 80064c2:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80064c4:	683b      	ldr	r3, [r7, #0]
 80064c6:	b2db      	uxtb	r3, r3
 80064c8:	4619      	mov	r1, r3
 80064ca:	6878      	ldr	r0, [r7, #4]
 80064cc:	f004 f9a0 	bl	800a810 <HAL_PCD_DataOutStageCallback>
 80064d0:	e01d      	b.n	800650e <PCD_EP_OutXfrComplete_int+0x206>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 80064d2:	683b      	ldr	r3, [r7, #0]
 80064d4:	2b00      	cmp	r3, #0
 80064d6:	d114      	bne.n	8006502 <PCD_EP_OutXfrComplete_int+0x1fa>
 80064d8:	6879      	ldr	r1, [r7, #4]
 80064da:	683a      	ldr	r2, [r7, #0]
 80064dc:	4613      	mov	r3, r2
 80064de:	00db      	lsls	r3, r3, #3
 80064e0:	1a9b      	subs	r3, r3, r2
 80064e2:	009b      	lsls	r3, r3, #2
 80064e4:	440b      	add	r3, r1
 80064e6:	f503 7304 	add.w	r3, r3, #528	; 0x210
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	2b00      	cmp	r3, #0
 80064ee:	d108      	bne.n	8006502 <PCD_EP_OutXfrComplete_int+0x1fa>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	6818      	ldr	r0, [r3, #0]
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80064fa:	461a      	mov	r2, r3
 80064fc:	2100      	movs	r1, #0
 80064fe:	f002 fae3 	bl	8008ac8 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8006502:	683b      	ldr	r3, [r7, #0]
 8006504:	b2db      	uxtb	r3, r3
 8006506:	4619      	mov	r1, r3
 8006508:	6878      	ldr	r0, [r7, #4]
 800650a:	f004 f981 	bl	800a810 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 800650e:	2300      	movs	r3, #0
}
 8006510:	4618      	mov	r0, r3
 8006512:	3718      	adds	r7, #24
 8006514:	46bd      	mov	sp, r7
 8006516:	bd80      	pop	{r7, pc}
 8006518:	4f54300a 	.word	0x4f54300a
 800651c:	4f54310a 	.word	0x4f54310a

08006520 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8006520:	b580      	push	{r7, lr}
 8006522:	b086      	sub	sp, #24
 8006524:	af00      	add	r7, sp, #0
 8006526:	6078      	str	r0, [r7, #4]
 8006528:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006530:	697b      	ldr	r3, [r7, #20]
 8006532:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8006534:	697b      	ldr	r3, [r7, #20]
 8006536:	333c      	adds	r3, #60	; 0x3c
 8006538:	3304      	adds	r3, #4
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800653e:	683b      	ldr	r3, [r7, #0]
 8006540:	015a      	lsls	r2, r3, #5
 8006542:	693b      	ldr	r3, [r7, #16]
 8006544:	4413      	add	r3, r2
 8006546:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800654a:	689b      	ldr	r3, [r3, #8]
 800654c:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800654e:	68fb      	ldr	r3, [r7, #12]
 8006550:	4a15      	ldr	r2, [pc, #84]	; (80065a8 <PCD_EP_OutSetupPacket_int+0x88>)
 8006552:	4293      	cmp	r3, r2
 8006554:	d90e      	bls.n	8006574 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8006556:	68bb      	ldr	r3, [r7, #8]
 8006558:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800655c:	2b00      	cmp	r3, #0
 800655e:	d009      	beq.n	8006574 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8006560:	683b      	ldr	r3, [r7, #0]
 8006562:	015a      	lsls	r2, r3, #5
 8006564:	693b      	ldr	r3, [r7, #16]
 8006566:	4413      	add	r3, r2
 8006568:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800656c:	461a      	mov	r2, r3
 800656e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006572:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8006574:	6878      	ldr	r0, [r7, #4]
 8006576:	f004 f939 	bl	800a7ec <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 800657a:	68fb      	ldr	r3, [r7, #12]
 800657c:	4a0a      	ldr	r2, [pc, #40]	; (80065a8 <PCD_EP_OutSetupPacket_int+0x88>)
 800657e:	4293      	cmp	r3, r2
 8006580:	d90c      	bls.n	800659c <PCD_EP_OutSetupPacket_int+0x7c>
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	691b      	ldr	r3, [r3, #16]
 8006586:	2b01      	cmp	r3, #1
 8006588:	d108      	bne.n	800659c <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	6818      	ldr	r0, [r3, #0]
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8006594:	461a      	mov	r2, r3
 8006596:	2101      	movs	r1, #1
 8006598:	f002 fa96 	bl	8008ac8 <USB_EP0_OutStart>
  }

  return HAL_OK;
 800659c:	2300      	movs	r3, #0
}
 800659e:	4618      	mov	r0, r3
 80065a0:	3718      	adds	r7, #24
 80065a2:	46bd      	mov	sp, r7
 80065a4:	bd80      	pop	{r7, pc}
 80065a6:	bf00      	nop
 80065a8:	4f54300a 	.word	0x4f54300a

080065ac <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 80065ac:	b480      	push	{r7}
 80065ae:	b085      	sub	sp, #20
 80065b0:	af00      	add	r7, sp, #0
 80065b2:	6078      	str	r0, [r7, #4]
 80065b4:	460b      	mov	r3, r1
 80065b6:	70fb      	strb	r3, [r7, #3]
 80065b8:	4613      	mov	r3, r2
 80065ba:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065c2:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 80065c4:	78fb      	ldrb	r3, [r7, #3]
 80065c6:	2b00      	cmp	r3, #0
 80065c8:	d107      	bne.n	80065da <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 80065ca:	883b      	ldrh	r3, [r7, #0]
 80065cc:	0419      	lsls	r1, r3, #16
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	681b      	ldr	r3, [r3, #0]
 80065d2:	68ba      	ldr	r2, [r7, #8]
 80065d4:	430a      	orrs	r2, r1
 80065d6:	629a      	str	r2, [r3, #40]	; 0x28
 80065d8:	e028      	b.n	800662c <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80065e0:	0c1b      	lsrs	r3, r3, #16
 80065e2:	68ba      	ldr	r2, [r7, #8]
 80065e4:	4413      	add	r3, r2
 80065e6:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80065e8:	2300      	movs	r3, #0
 80065ea:	73fb      	strb	r3, [r7, #15]
 80065ec:	e00d      	b.n	800660a <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	681a      	ldr	r2, [r3, #0]
 80065f2:	7bfb      	ldrb	r3, [r7, #15]
 80065f4:	3340      	adds	r3, #64	; 0x40
 80065f6:	009b      	lsls	r3, r3, #2
 80065f8:	4413      	add	r3, r2
 80065fa:	685b      	ldr	r3, [r3, #4]
 80065fc:	0c1b      	lsrs	r3, r3, #16
 80065fe:	68ba      	ldr	r2, [r7, #8]
 8006600:	4413      	add	r3, r2
 8006602:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8006604:	7bfb      	ldrb	r3, [r7, #15]
 8006606:	3301      	adds	r3, #1
 8006608:	73fb      	strb	r3, [r7, #15]
 800660a:	7bfa      	ldrb	r2, [r7, #15]
 800660c:	78fb      	ldrb	r3, [r7, #3]
 800660e:	3b01      	subs	r3, #1
 8006610:	429a      	cmp	r2, r3
 8006612:	d3ec      	bcc.n	80065ee <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8006614:	883b      	ldrh	r3, [r7, #0]
 8006616:	0418      	lsls	r0, r3, #16
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	6819      	ldr	r1, [r3, #0]
 800661c:	78fb      	ldrb	r3, [r7, #3]
 800661e:	3b01      	subs	r3, #1
 8006620:	68ba      	ldr	r2, [r7, #8]
 8006622:	4302      	orrs	r2, r0
 8006624:	3340      	adds	r3, #64	; 0x40
 8006626:	009b      	lsls	r3, r3, #2
 8006628:	440b      	add	r3, r1
 800662a:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 800662c:	2300      	movs	r3, #0
}
 800662e:	4618      	mov	r0, r3
 8006630:	3714      	adds	r7, #20
 8006632:	46bd      	mov	sp, r7
 8006634:	bc80      	pop	{r7}
 8006636:	4770      	bx	lr

08006638 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8006638:	b480      	push	{r7}
 800663a:	b083      	sub	sp, #12
 800663c:	af00      	add	r7, sp, #0
 800663e:	6078      	str	r0, [r7, #4]
 8006640:	460b      	mov	r3, r1
 8006642:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	887a      	ldrh	r2, [r7, #2]
 800664a:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 800664c:	2300      	movs	r3, #0
}
 800664e:	4618      	mov	r0, r3
 8006650:	370c      	adds	r7, #12
 8006652:	46bd      	mov	sp, r7
 8006654:	bc80      	pop	{r7}
 8006656:	4770      	bx	lr

08006658 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006658:	b580      	push	{r7, lr}
 800665a:	b08a      	sub	sp, #40	; 0x28
 800665c:	af00      	add	r7, sp, #0
 800665e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	2b00      	cmp	r3, #0
 8006664:	d101      	bne.n	800666a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006666:	2301      	movs	r3, #1
 8006668:	e237      	b.n	8006ada <HAL_RCC_OscConfig+0x482>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	f003 0301 	and.w	r3, r3, #1
 8006672:	2b00      	cmp	r3, #0
 8006674:	d050      	beq.n	8006718 <HAL_RCC_OscConfig+0xc0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8006676:	4ba3      	ldr	r3, [pc, #652]	; (8006904 <HAL_RCC_OscConfig+0x2ac>)
 8006678:	689b      	ldr	r3, [r3, #8]
 800667a:	f003 030c 	and.w	r3, r3, #12
 800667e:	2b04      	cmp	r3, #4
 8006680:	d00c      	beq.n	800669c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006682:	4ba0      	ldr	r3, [pc, #640]	; (8006904 <HAL_RCC_OscConfig+0x2ac>)
 8006684:	689b      	ldr	r3, [r3, #8]
 8006686:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800668a:	2b08      	cmp	r3, #8
 800668c:	d112      	bne.n	80066b4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800668e:	4b9d      	ldr	r3, [pc, #628]	; (8006904 <HAL_RCC_OscConfig+0x2ac>)
 8006690:	685b      	ldr	r3, [r3, #4]
 8006692:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006696:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800669a:	d10b      	bne.n	80066b4 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800669c:	4b99      	ldr	r3, [pc, #612]	; (8006904 <HAL_RCC_OscConfig+0x2ac>)
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80066a4:	2b00      	cmp	r3, #0
 80066a6:	d036      	beq.n	8006716 <HAL_RCC_OscConfig+0xbe>
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	685b      	ldr	r3, [r3, #4]
 80066ac:	2b00      	cmp	r3, #0
 80066ae:	d132      	bne.n	8006716 <HAL_RCC_OscConfig+0xbe>
      {
        return HAL_ERROR;
 80066b0:	2301      	movs	r3, #1
 80066b2:	e212      	b.n	8006ada <HAL_RCC_OscConfig+0x482>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	685a      	ldr	r2, [r3, #4]
 80066b8:	4b93      	ldr	r3, [pc, #588]	; (8006908 <HAL_RCC_OscConfig+0x2b0>)
 80066ba:	b2d2      	uxtb	r2, r2
 80066bc:	701a      	strb	r2, [r3, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	685b      	ldr	r3, [r3, #4]
 80066c2:	2b00      	cmp	r3, #0
 80066c4:	d013      	beq.n	80066ee <HAL_RCC_OscConfig+0x96>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80066c6:	f7fd f843 	bl	8003750 <HAL_GetTick>
 80066ca:	6238      	str	r0, [r7, #32]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80066cc:	e008      	b.n	80066e0 <HAL_RCC_OscConfig+0x88>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80066ce:	f7fd f83f 	bl	8003750 <HAL_GetTick>
 80066d2:	4602      	mov	r2, r0
 80066d4:	6a3b      	ldr	r3, [r7, #32]
 80066d6:	1ad3      	subs	r3, r2, r3
 80066d8:	2b64      	cmp	r3, #100	; 0x64
 80066da:	d901      	bls.n	80066e0 <HAL_RCC_OscConfig+0x88>
          {
            return HAL_TIMEOUT;
 80066dc:	2303      	movs	r3, #3
 80066de:	e1fc      	b.n	8006ada <HAL_RCC_OscConfig+0x482>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80066e0:	4b88      	ldr	r3, [pc, #544]	; (8006904 <HAL_RCC_OscConfig+0x2ac>)
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80066e8:	2b00      	cmp	r3, #0
 80066ea:	d0f0      	beq.n	80066ce <HAL_RCC_OscConfig+0x76>
 80066ec:	e014      	b.n	8006718 <HAL_RCC_OscConfig+0xc0>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80066ee:	f7fd f82f 	bl	8003750 <HAL_GetTick>
 80066f2:	6238      	str	r0, [r7, #32]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80066f4:	e008      	b.n	8006708 <HAL_RCC_OscConfig+0xb0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80066f6:	f7fd f82b 	bl	8003750 <HAL_GetTick>
 80066fa:	4602      	mov	r2, r0
 80066fc:	6a3b      	ldr	r3, [r7, #32]
 80066fe:	1ad3      	subs	r3, r2, r3
 8006700:	2b64      	cmp	r3, #100	; 0x64
 8006702:	d901      	bls.n	8006708 <HAL_RCC_OscConfig+0xb0>
          {
            return HAL_TIMEOUT;
 8006704:	2303      	movs	r3, #3
 8006706:	e1e8      	b.n	8006ada <HAL_RCC_OscConfig+0x482>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006708:	4b7e      	ldr	r3, [pc, #504]	; (8006904 <HAL_RCC_OscConfig+0x2ac>)
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006710:	2b00      	cmp	r3, #0
 8006712:	d1f0      	bne.n	80066f6 <HAL_RCC_OscConfig+0x9e>
 8006714:	e000      	b.n	8006718 <HAL_RCC_OscConfig+0xc0>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006716:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	f003 0302 	and.w	r3, r3, #2
 8006720:	2b00      	cmp	r3, #0
 8006722:	d077      	beq.n	8006814 <HAL_RCC_OscConfig+0x1bc>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8006724:	4b77      	ldr	r3, [pc, #476]	; (8006904 <HAL_RCC_OscConfig+0x2ac>)
 8006726:	689b      	ldr	r3, [r3, #8]
 8006728:	f003 030c 	and.w	r3, r3, #12
 800672c:	2b00      	cmp	r3, #0
 800672e:	d00b      	beq.n	8006748 <HAL_RCC_OscConfig+0xf0>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006730:	4b74      	ldr	r3, [pc, #464]	; (8006904 <HAL_RCC_OscConfig+0x2ac>)
 8006732:	689b      	ldr	r3, [r3, #8]
 8006734:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8006738:	2b08      	cmp	r3, #8
 800673a:	d126      	bne.n	800678a <HAL_RCC_OscConfig+0x132>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800673c:	4b71      	ldr	r3, [pc, #452]	; (8006904 <HAL_RCC_OscConfig+0x2ac>)
 800673e:	685b      	ldr	r3, [r3, #4]
 8006740:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006744:	2b00      	cmp	r3, #0
 8006746:	d120      	bne.n	800678a <HAL_RCC_OscConfig+0x132>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006748:	4b6e      	ldr	r3, [pc, #440]	; (8006904 <HAL_RCC_OscConfig+0x2ac>)
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	f003 0302 	and.w	r3, r3, #2
 8006750:	2b00      	cmp	r3, #0
 8006752:	d005      	beq.n	8006760 <HAL_RCC_OscConfig+0x108>
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	68db      	ldr	r3, [r3, #12]
 8006758:	2b01      	cmp	r3, #1
 800675a:	d001      	beq.n	8006760 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800675c:	2301      	movs	r3, #1
 800675e:	e1bc      	b.n	8006ada <HAL_RCC_OscConfig+0x482>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006760:	4b68      	ldr	r3, [pc, #416]	; (8006904 <HAL_RCC_OscConfig+0x2ac>)
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	691b      	ldr	r3, [r3, #16]
 800676c:	21f8      	movs	r1, #248	; 0xf8
 800676e:	61b9      	str	r1, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006770:	69b9      	ldr	r1, [r7, #24]
 8006772:	fa91 f1a1 	rbit	r1, r1
 8006776:	6179      	str	r1, [r7, #20]
  return result;
 8006778:	6979      	ldr	r1, [r7, #20]
 800677a:	fab1 f181 	clz	r1, r1
 800677e:	b2c9      	uxtb	r1, r1
 8006780:	408b      	lsls	r3, r1
 8006782:	4960      	ldr	r1, [pc, #384]	; (8006904 <HAL_RCC_OscConfig+0x2ac>)
 8006784:	4313      	orrs	r3, r2
 8006786:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006788:	e044      	b.n	8006814 <HAL_RCC_OscConfig+0x1bc>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	68db      	ldr	r3, [r3, #12]
 800678e:	2b00      	cmp	r3, #0
 8006790:	d02a      	beq.n	80067e8 <HAL_RCC_OscConfig+0x190>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006792:	4b5e      	ldr	r3, [pc, #376]	; (800690c <HAL_RCC_OscConfig+0x2b4>)
 8006794:	2201      	movs	r2, #1
 8006796:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006798:	f7fc ffda 	bl	8003750 <HAL_GetTick>
 800679c:	6238      	str	r0, [r7, #32]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800679e:	e008      	b.n	80067b2 <HAL_RCC_OscConfig+0x15a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80067a0:	f7fc ffd6 	bl	8003750 <HAL_GetTick>
 80067a4:	4602      	mov	r2, r0
 80067a6:	6a3b      	ldr	r3, [r7, #32]
 80067a8:	1ad3      	subs	r3, r2, r3
 80067aa:	2b02      	cmp	r3, #2
 80067ac:	d901      	bls.n	80067b2 <HAL_RCC_OscConfig+0x15a>
          {
            return HAL_TIMEOUT;
 80067ae:	2303      	movs	r3, #3
 80067b0:	e193      	b.n	8006ada <HAL_RCC_OscConfig+0x482>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80067b2:	4b54      	ldr	r3, [pc, #336]	; (8006904 <HAL_RCC_OscConfig+0x2ac>)
 80067b4:	681b      	ldr	r3, [r3, #0]
 80067b6:	f003 0302 	and.w	r3, r3, #2
 80067ba:	2b00      	cmp	r3, #0
 80067bc:	d0f0      	beq.n	80067a0 <HAL_RCC_OscConfig+0x148>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80067be:	4b51      	ldr	r3, [pc, #324]	; (8006904 <HAL_RCC_OscConfig+0x2ac>)
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	691b      	ldr	r3, [r3, #16]
 80067ca:	21f8      	movs	r1, #248	; 0xf8
 80067cc:	6139      	str	r1, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80067ce:	6939      	ldr	r1, [r7, #16]
 80067d0:	fa91 f1a1 	rbit	r1, r1
 80067d4:	60f9      	str	r1, [r7, #12]
  return result;
 80067d6:	68f9      	ldr	r1, [r7, #12]
 80067d8:	fab1 f181 	clz	r1, r1
 80067dc:	b2c9      	uxtb	r1, r1
 80067de:	408b      	lsls	r3, r1
 80067e0:	4948      	ldr	r1, [pc, #288]	; (8006904 <HAL_RCC_OscConfig+0x2ac>)
 80067e2:	4313      	orrs	r3, r2
 80067e4:	600b      	str	r3, [r1, #0]
 80067e6:	e015      	b.n	8006814 <HAL_RCC_OscConfig+0x1bc>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80067e8:	4b48      	ldr	r3, [pc, #288]	; (800690c <HAL_RCC_OscConfig+0x2b4>)
 80067ea:	2200      	movs	r2, #0
 80067ec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80067ee:	f7fc ffaf 	bl	8003750 <HAL_GetTick>
 80067f2:	6238      	str	r0, [r7, #32]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80067f4:	e008      	b.n	8006808 <HAL_RCC_OscConfig+0x1b0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80067f6:	f7fc ffab 	bl	8003750 <HAL_GetTick>
 80067fa:	4602      	mov	r2, r0
 80067fc:	6a3b      	ldr	r3, [r7, #32]
 80067fe:	1ad3      	subs	r3, r2, r3
 8006800:	2b02      	cmp	r3, #2
 8006802:	d901      	bls.n	8006808 <HAL_RCC_OscConfig+0x1b0>
          {
            return HAL_TIMEOUT;
 8006804:	2303      	movs	r3, #3
 8006806:	e168      	b.n	8006ada <HAL_RCC_OscConfig+0x482>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006808:	4b3e      	ldr	r3, [pc, #248]	; (8006904 <HAL_RCC_OscConfig+0x2ac>)
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	f003 0302 	and.w	r3, r3, #2
 8006810:	2b00      	cmp	r3, #0
 8006812:	d1f0      	bne.n	80067f6 <HAL_RCC_OscConfig+0x19e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	f003 0308 	and.w	r3, r3, #8
 800681c:	2b00      	cmp	r3, #0
 800681e:	d030      	beq.n	8006882 <HAL_RCC_OscConfig+0x22a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	695b      	ldr	r3, [r3, #20]
 8006824:	2b00      	cmp	r3, #0
 8006826:	d016      	beq.n	8006856 <HAL_RCC_OscConfig+0x1fe>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006828:	4b39      	ldr	r3, [pc, #228]	; (8006910 <HAL_RCC_OscConfig+0x2b8>)
 800682a:	2201      	movs	r2, #1
 800682c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800682e:	f7fc ff8f 	bl	8003750 <HAL_GetTick>
 8006832:	6238      	str	r0, [r7, #32]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006834:	e008      	b.n	8006848 <HAL_RCC_OscConfig+0x1f0>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006836:	f7fc ff8b 	bl	8003750 <HAL_GetTick>
 800683a:	4602      	mov	r2, r0
 800683c:	6a3b      	ldr	r3, [r7, #32]
 800683e:	1ad3      	subs	r3, r2, r3
 8006840:	2b02      	cmp	r3, #2
 8006842:	d901      	bls.n	8006848 <HAL_RCC_OscConfig+0x1f0>
        {
          return HAL_TIMEOUT;
 8006844:	2303      	movs	r3, #3
 8006846:	e148      	b.n	8006ada <HAL_RCC_OscConfig+0x482>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006848:	4b2e      	ldr	r3, [pc, #184]	; (8006904 <HAL_RCC_OscConfig+0x2ac>)
 800684a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800684c:	f003 0302 	and.w	r3, r3, #2
 8006850:	2b00      	cmp	r3, #0
 8006852:	d0f0      	beq.n	8006836 <HAL_RCC_OscConfig+0x1de>
 8006854:	e015      	b.n	8006882 <HAL_RCC_OscConfig+0x22a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006856:	4b2e      	ldr	r3, [pc, #184]	; (8006910 <HAL_RCC_OscConfig+0x2b8>)
 8006858:	2200      	movs	r2, #0
 800685a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800685c:	f7fc ff78 	bl	8003750 <HAL_GetTick>
 8006860:	6238      	str	r0, [r7, #32]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006862:	e008      	b.n	8006876 <HAL_RCC_OscConfig+0x21e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006864:	f7fc ff74 	bl	8003750 <HAL_GetTick>
 8006868:	4602      	mov	r2, r0
 800686a:	6a3b      	ldr	r3, [r7, #32]
 800686c:	1ad3      	subs	r3, r2, r3
 800686e:	2b02      	cmp	r3, #2
 8006870:	d901      	bls.n	8006876 <HAL_RCC_OscConfig+0x21e>
        {
          return HAL_TIMEOUT;
 8006872:	2303      	movs	r3, #3
 8006874:	e131      	b.n	8006ada <HAL_RCC_OscConfig+0x482>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006876:	4b23      	ldr	r3, [pc, #140]	; (8006904 <HAL_RCC_OscConfig+0x2ac>)
 8006878:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800687a:	f003 0302 	and.w	r3, r3, #2
 800687e:	2b00      	cmp	r3, #0
 8006880:	d1f0      	bne.n	8006864 <HAL_RCC_OscConfig+0x20c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	f003 0304 	and.w	r3, r3, #4
 800688a:	2b00      	cmp	r3, #0
 800688c:	f000 8088 	beq.w	80069a0 <HAL_RCC_OscConfig+0x348>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006890:	2300      	movs	r3, #0
 8006892:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006896:	4b1b      	ldr	r3, [pc, #108]	; (8006904 <HAL_RCC_OscConfig+0x2ac>)
 8006898:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800689a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800689e:	2b00      	cmp	r3, #0
 80068a0:	d110      	bne.n	80068c4 <HAL_RCC_OscConfig+0x26c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80068a2:	2300      	movs	r3, #0
 80068a4:	60bb      	str	r3, [r7, #8]
 80068a6:	4b17      	ldr	r3, [pc, #92]	; (8006904 <HAL_RCC_OscConfig+0x2ac>)
 80068a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80068aa:	4a16      	ldr	r2, [pc, #88]	; (8006904 <HAL_RCC_OscConfig+0x2ac>)
 80068ac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80068b0:	6413      	str	r3, [r2, #64]	; 0x40
 80068b2:	4b14      	ldr	r3, [pc, #80]	; (8006904 <HAL_RCC_OscConfig+0x2ac>)
 80068b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80068b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80068ba:	60bb      	str	r3, [r7, #8]
 80068bc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80068be:	2301      	movs	r3, #1
 80068c0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80068c4:	4b13      	ldr	r3, [pc, #76]	; (8006914 <HAL_RCC_OscConfig+0x2bc>)
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	4a12      	ldr	r2, [pc, #72]	; (8006914 <HAL_RCC_OscConfig+0x2bc>)
 80068ca:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80068ce:	6013      	str	r3, [r2, #0]

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80068d0:	4b10      	ldr	r3, [pc, #64]	; (8006914 <HAL_RCC_OscConfig+0x2bc>)
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80068d8:	2b00      	cmp	r3, #0
 80068da:	d123      	bne.n	8006924 <HAL_RCC_OscConfig+0x2cc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80068dc:	4b0d      	ldr	r3, [pc, #52]	; (8006914 <HAL_RCC_OscConfig+0x2bc>)
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	4a0c      	ldr	r2, [pc, #48]	; (8006914 <HAL_RCC_OscConfig+0x2bc>)
 80068e2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80068e6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80068e8:	f7fc ff32 	bl	8003750 <HAL_GetTick>
 80068ec:	6238      	str	r0, [r7, #32]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80068ee:	e013      	b.n	8006918 <HAL_RCC_OscConfig+0x2c0>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80068f0:	f7fc ff2e 	bl	8003750 <HAL_GetTick>
 80068f4:	4602      	mov	r2, r0
 80068f6:	6a3b      	ldr	r3, [r7, #32]
 80068f8:	1ad3      	subs	r3, r2, r3
 80068fa:	2b02      	cmp	r3, #2
 80068fc:	d90c      	bls.n	8006918 <HAL_RCC_OscConfig+0x2c0>
        {
          return HAL_TIMEOUT;
 80068fe:	2303      	movs	r3, #3
 8006900:	e0eb      	b.n	8006ada <HAL_RCC_OscConfig+0x482>
 8006902:	bf00      	nop
 8006904:	40023800 	.word	0x40023800
 8006908:	40023802 	.word	0x40023802
 800690c:	42470000 	.word	0x42470000
 8006910:	42470e80 	.word	0x42470e80
 8006914:	40007000 	.word	0x40007000
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006918:	4b72      	ldr	r3, [pc, #456]	; (8006ae4 <HAL_RCC_OscConfig+0x48c>)
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006920:	2b00      	cmp	r3, #0
 8006922:	d0e5      	beq.n	80068f0 <HAL_RCC_OscConfig+0x298>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	689a      	ldr	r2, [r3, #8]
 8006928:	4b6f      	ldr	r3, [pc, #444]	; (8006ae8 <HAL_RCC_OscConfig+0x490>)
 800692a:	b2d2      	uxtb	r2, r2
 800692c:	701a      	strb	r2, [r3, #0]
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	689b      	ldr	r3, [r3, #8]
 8006932:	2b00      	cmp	r3, #0
 8006934:	d015      	beq.n	8006962 <HAL_RCC_OscConfig+0x30a>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006936:	f7fc ff0b 	bl	8003750 <HAL_GetTick>
 800693a:	6238      	str	r0, [r7, #32]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800693c:	e00a      	b.n	8006954 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800693e:	f7fc ff07 	bl	8003750 <HAL_GetTick>
 8006942:	4602      	mov	r2, r0
 8006944:	6a3b      	ldr	r3, [r7, #32]
 8006946:	1ad3      	subs	r3, r2, r3
 8006948:	f241 3288 	movw	r2, #5000	; 0x1388
 800694c:	4293      	cmp	r3, r2
 800694e:	d901      	bls.n	8006954 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8006950:	2303      	movs	r3, #3
 8006952:	e0c2      	b.n	8006ada <HAL_RCC_OscConfig+0x482>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006954:	4b65      	ldr	r3, [pc, #404]	; (8006aec <HAL_RCC_OscConfig+0x494>)
 8006956:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006958:	f003 0302 	and.w	r3, r3, #2
 800695c:	2b00      	cmp	r3, #0
 800695e:	d0ee      	beq.n	800693e <HAL_RCC_OscConfig+0x2e6>
 8006960:	e014      	b.n	800698c <HAL_RCC_OscConfig+0x334>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006962:	f7fc fef5 	bl	8003750 <HAL_GetTick>
 8006966:	6238      	str	r0, [r7, #32]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006968:	e00a      	b.n	8006980 <HAL_RCC_OscConfig+0x328>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800696a:	f7fc fef1 	bl	8003750 <HAL_GetTick>
 800696e:	4602      	mov	r2, r0
 8006970:	6a3b      	ldr	r3, [r7, #32]
 8006972:	1ad3      	subs	r3, r2, r3
 8006974:	f241 3288 	movw	r2, #5000	; 0x1388
 8006978:	4293      	cmp	r3, r2
 800697a:	d901      	bls.n	8006980 <HAL_RCC_OscConfig+0x328>
        {
          return HAL_TIMEOUT;
 800697c:	2303      	movs	r3, #3
 800697e:	e0ac      	b.n	8006ada <HAL_RCC_OscConfig+0x482>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006980:	4b5a      	ldr	r3, [pc, #360]	; (8006aec <HAL_RCC_OscConfig+0x494>)
 8006982:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006984:	f003 0302 	and.w	r3, r3, #2
 8006988:	2b00      	cmp	r3, #0
 800698a:	d1ee      	bne.n	800696a <HAL_RCC_OscConfig+0x312>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800698c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006990:	2b01      	cmp	r3, #1
 8006992:	d105      	bne.n	80069a0 <HAL_RCC_OscConfig+0x348>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006994:	4b55      	ldr	r3, [pc, #340]	; (8006aec <HAL_RCC_OscConfig+0x494>)
 8006996:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006998:	4a54      	ldr	r2, [pc, #336]	; (8006aec <HAL_RCC_OscConfig+0x494>)
 800699a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800699e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	699b      	ldr	r3, [r3, #24]
 80069a4:	2b00      	cmp	r3, #0
 80069a6:	f000 8097 	beq.w	8006ad8 <HAL_RCC_OscConfig+0x480>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80069aa:	4b50      	ldr	r3, [pc, #320]	; (8006aec <HAL_RCC_OscConfig+0x494>)
 80069ac:	689b      	ldr	r3, [r3, #8]
 80069ae:	f003 030c 	and.w	r3, r3, #12
 80069b2:	2b08      	cmp	r3, #8
 80069b4:	d061      	beq.n	8006a7a <HAL_RCC_OscConfig+0x422>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	699b      	ldr	r3, [r3, #24]
 80069ba:	2b02      	cmp	r3, #2
 80069bc:	d146      	bne.n	8006a4c <HAL_RCC_OscConfig+0x3f4>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80069be:	4b4c      	ldr	r3, [pc, #304]	; (8006af0 <HAL_RCC_OscConfig+0x498>)
 80069c0:	2200      	movs	r2, #0
 80069c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80069c4:	f7fc fec4 	bl	8003750 <HAL_GetTick>
 80069c8:	6238      	str	r0, [r7, #32]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80069ca:	e008      	b.n	80069de <HAL_RCC_OscConfig+0x386>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80069cc:	f7fc fec0 	bl	8003750 <HAL_GetTick>
 80069d0:	4602      	mov	r2, r0
 80069d2:	6a3b      	ldr	r3, [r7, #32]
 80069d4:	1ad3      	subs	r3, r2, r3
 80069d6:	2b64      	cmp	r3, #100	; 0x64
 80069d8:	d901      	bls.n	80069de <HAL_RCC_OscConfig+0x386>
          {
            return HAL_TIMEOUT;
 80069da:	2303      	movs	r3, #3
 80069dc:	e07d      	b.n	8006ada <HAL_RCC_OscConfig+0x482>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80069de:	4b43      	ldr	r3, [pc, #268]	; (8006aec <HAL_RCC_OscConfig+0x494>)
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80069e6:	2b00      	cmp	r3, #0
 80069e8:	d1f0      	bne.n	80069cc <HAL_RCC_OscConfig+0x374>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80069ea:	4b40      	ldr	r3, [pc, #256]	; (8006aec <HAL_RCC_OscConfig+0x494>)
 80069ec:	685a      	ldr	r2, [r3, #4]
 80069ee:	4b41      	ldr	r3, [pc, #260]	; (8006af4 <HAL_RCC_OscConfig+0x49c>)
 80069f0:	4013      	ands	r3, r2
 80069f2:	687a      	ldr	r2, [r7, #4]
 80069f4:	69d1      	ldr	r1, [r2, #28]
 80069f6:	687a      	ldr	r2, [r7, #4]
 80069f8:	6a12      	ldr	r2, [r2, #32]
 80069fa:	4311      	orrs	r1, r2
 80069fc:	687a      	ldr	r2, [r7, #4]
 80069fe:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8006a00:	0192      	lsls	r2, r2, #6
 8006a02:	4311      	orrs	r1, r2
 8006a04:	687a      	ldr	r2, [r7, #4]
 8006a06:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8006a08:	0612      	lsls	r2, r2, #24
 8006a0a:	4311      	orrs	r1, r2
 8006a0c:	687a      	ldr	r2, [r7, #4]
 8006a0e:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8006a10:	0852      	lsrs	r2, r2, #1
 8006a12:	3a01      	subs	r2, #1
 8006a14:	0412      	lsls	r2, r2, #16
 8006a16:	430a      	orrs	r2, r1
 8006a18:	4934      	ldr	r1, [pc, #208]	; (8006aec <HAL_RCC_OscConfig+0x494>)
 8006a1a:	4313      	orrs	r3, r2
 8006a1c:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006a1e:	4b34      	ldr	r3, [pc, #208]	; (8006af0 <HAL_RCC_OscConfig+0x498>)
 8006a20:	2201      	movs	r2, #1
 8006a22:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006a24:	f7fc fe94 	bl	8003750 <HAL_GetTick>
 8006a28:	6238      	str	r0, [r7, #32]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006a2a:	e008      	b.n	8006a3e <HAL_RCC_OscConfig+0x3e6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006a2c:	f7fc fe90 	bl	8003750 <HAL_GetTick>
 8006a30:	4602      	mov	r2, r0
 8006a32:	6a3b      	ldr	r3, [r7, #32]
 8006a34:	1ad3      	subs	r3, r2, r3
 8006a36:	2b64      	cmp	r3, #100	; 0x64
 8006a38:	d901      	bls.n	8006a3e <HAL_RCC_OscConfig+0x3e6>
          {
            return HAL_TIMEOUT;
 8006a3a:	2303      	movs	r3, #3
 8006a3c:	e04d      	b.n	8006ada <HAL_RCC_OscConfig+0x482>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006a3e:	4b2b      	ldr	r3, [pc, #172]	; (8006aec <HAL_RCC_OscConfig+0x494>)
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006a46:	2b00      	cmp	r3, #0
 8006a48:	d0f0      	beq.n	8006a2c <HAL_RCC_OscConfig+0x3d4>
 8006a4a:	e045      	b.n	8006ad8 <HAL_RCC_OscConfig+0x480>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006a4c:	4b28      	ldr	r3, [pc, #160]	; (8006af0 <HAL_RCC_OscConfig+0x498>)
 8006a4e:	2200      	movs	r2, #0
 8006a50:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006a52:	f7fc fe7d 	bl	8003750 <HAL_GetTick>
 8006a56:	6238      	str	r0, [r7, #32]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006a58:	e008      	b.n	8006a6c <HAL_RCC_OscConfig+0x414>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006a5a:	f7fc fe79 	bl	8003750 <HAL_GetTick>
 8006a5e:	4602      	mov	r2, r0
 8006a60:	6a3b      	ldr	r3, [r7, #32]
 8006a62:	1ad3      	subs	r3, r2, r3
 8006a64:	2b64      	cmp	r3, #100	; 0x64
 8006a66:	d901      	bls.n	8006a6c <HAL_RCC_OscConfig+0x414>
          {
            return HAL_TIMEOUT;
 8006a68:	2303      	movs	r3, #3
 8006a6a:	e036      	b.n	8006ada <HAL_RCC_OscConfig+0x482>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006a6c:	4b1f      	ldr	r3, [pc, #124]	; (8006aec <HAL_RCC_OscConfig+0x494>)
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006a74:	2b00      	cmp	r3, #0
 8006a76:	d1f0      	bne.n	8006a5a <HAL_RCC_OscConfig+0x402>
 8006a78:	e02e      	b.n	8006ad8 <HAL_RCC_OscConfig+0x480>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	699b      	ldr	r3, [r3, #24]
 8006a7e:	2b01      	cmp	r3, #1
 8006a80:	d101      	bne.n	8006a86 <HAL_RCC_OscConfig+0x42e>
      {
        return HAL_ERROR;
 8006a82:	2301      	movs	r3, #1
 8006a84:	e029      	b.n	8006ada <HAL_RCC_OscConfig+0x482>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        uint32_t pllcfgr = RCC->PLLCFGR;
 8006a86:	4b19      	ldr	r3, [pc, #100]	; (8006aec <HAL_RCC_OscConfig+0x494>)
 8006a88:	685b      	ldr	r3, [r3, #4]
 8006a8a:	61fb      	str	r3, [r7, #28]
      
        if((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006a8c:	69fb      	ldr	r3, [r7, #28]
 8006a8e:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	69db      	ldr	r3, [r3, #28]
 8006a96:	429a      	cmp	r2, r3
 8006a98:	d11c      	bne.n	8006ad4 <HAL_RCC_OscConfig+0x47c>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8006a9a:	69fb      	ldr	r3, [r7, #28]
 8006a9c:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006aa4:	429a      	cmp	r2, r3
 8006aa6:	d115      	bne.n	8006ad4 <HAL_RCC_OscConfig+0x47c>
           ((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 8006aa8:	69fb      	ldr	r3, [r7, #28]
 8006aaa:	099b      	lsrs	r3, r3, #6
 8006aac:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8006ab4:	429a      	cmp	r2, r3
 8006ab6:	d10d      	bne.n	8006ad4 <HAL_RCC_OscConfig+0x47c>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8006ab8:	69fb      	ldr	r3, [r7, #28]
 8006aba:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           ((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 8006ac2:	429a      	cmp	r2, r3
 8006ac4:	d106      	bne.n	8006ad4 <HAL_RCC_OscConfig+0x47c>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8006ac6:	69fb      	ldr	r3, [r7, #28]
 8006ac8:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8006ad0:	429a      	cmp	r2, r3
 8006ad2:	d001      	beq.n	8006ad8 <HAL_RCC_OscConfig+0x480>
        {
          return HAL_ERROR;
 8006ad4:	2301      	movs	r3, #1
 8006ad6:	e000      	b.n	8006ada <HAL_RCC_OscConfig+0x482>
        }
      }
    }
  }
  return HAL_OK;
 8006ad8:	2300      	movs	r3, #0
}
 8006ada:	4618      	mov	r0, r3
 8006adc:	3728      	adds	r7, #40	; 0x28
 8006ade:	46bd      	mov	sp, r7
 8006ae0:	bd80      	pop	{r7, pc}
 8006ae2:	bf00      	nop
 8006ae4:	40007000 	.word	0x40007000
 8006ae8:	40023870 	.word	0x40023870
 8006aec:	40023800 	.word	0x40023800
 8006af0:	42470060 	.word	0x42470060
 8006af4:	f0bc8000 	.word	0xf0bc8000

08006af8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006af8:	b580      	push	{r7, lr}
 8006afa:	b086      	sub	sp, #24
 8006afc:	af00      	add	r7, sp, #0
 8006afe:	6078      	str	r0, [r7, #4]
 8006b00:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	2b00      	cmp	r3, #0
 8006b06:	d101      	bne.n	8006b0c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006b08:	2301      	movs	r3, #1
 8006b0a:	e0d2      	b.n	8006cb2 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006b0c:	4b6b      	ldr	r3, [pc, #428]	; (8006cbc <HAL_RCC_ClockConfig+0x1c4>)
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	f003 030f 	and.w	r3, r3, #15
 8006b14:	683a      	ldr	r2, [r7, #0]
 8006b16:	429a      	cmp	r2, r3
 8006b18:	d90c      	bls.n	8006b34 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006b1a:	4b68      	ldr	r3, [pc, #416]	; (8006cbc <HAL_RCC_ClockConfig+0x1c4>)
 8006b1c:	683a      	ldr	r2, [r7, #0]
 8006b1e:	b2d2      	uxtb	r2, r2
 8006b20:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006b22:	4b66      	ldr	r3, [pc, #408]	; (8006cbc <HAL_RCC_ClockConfig+0x1c4>)
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	f003 030f 	and.w	r3, r3, #15
 8006b2a:	683a      	ldr	r2, [r7, #0]
 8006b2c:	429a      	cmp	r2, r3
 8006b2e:	d001      	beq.n	8006b34 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006b30:	2301      	movs	r3, #1
 8006b32:	e0be      	b.n	8006cb2 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	f003 0302 	and.w	r3, r3, #2
 8006b3c:	2b00      	cmp	r3, #0
 8006b3e:	d020      	beq.n	8006b82 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	681b      	ldr	r3, [r3, #0]
 8006b44:	f003 0304 	and.w	r3, r3, #4
 8006b48:	2b00      	cmp	r3, #0
 8006b4a:	d005      	beq.n	8006b58 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006b4c:	4b5c      	ldr	r3, [pc, #368]	; (8006cc0 <HAL_RCC_ClockConfig+0x1c8>)
 8006b4e:	689b      	ldr	r3, [r3, #8]
 8006b50:	4a5b      	ldr	r2, [pc, #364]	; (8006cc0 <HAL_RCC_ClockConfig+0x1c8>)
 8006b52:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8006b56:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	f003 0308 	and.w	r3, r3, #8
 8006b60:	2b00      	cmp	r3, #0
 8006b62:	d005      	beq.n	8006b70 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3U));
 8006b64:	4b56      	ldr	r3, [pc, #344]	; (8006cc0 <HAL_RCC_ClockConfig+0x1c8>)
 8006b66:	689b      	ldr	r3, [r3, #8]
 8006b68:	4a55      	ldr	r2, [pc, #340]	; (8006cc0 <HAL_RCC_ClockConfig+0x1c8>)
 8006b6a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8006b6e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006b70:	4b53      	ldr	r3, [pc, #332]	; (8006cc0 <HAL_RCC_ClockConfig+0x1c8>)
 8006b72:	689b      	ldr	r3, [r3, #8]
 8006b74:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	689b      	ldr	r3, [r3, #8]
 8006b7c:	4950      	ldr	r1, [pc, #320]	; (8006cc0 <HAL_RCC_ClockConfig+0x1c8>)
 8006b7e:	4313      	orrs	r3, r2
 8006b80:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	681b      	ldr	r3, [r3, #0]
 8006b86:	f003 0301 	and.w	r3, r3, #1
 8006b8a:	2b00      	cmp	r3, #0
 8006b8c:	d040      	beq.n	8006c10 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	685b      	ldr	r3, [r3, #4]
 8006b92:	2b01      	cmp	r3, #1
 8006b94:	d107      	bne.n	8006ba6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006b96:	4b4a      	ldr	r3, [pc, #296]	; (8006cc0 <HAL_RCC_ClockConfig+0x1c8>)
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006b9e:	2b00      	cmp	r3, #0
 8006ba0:	d115      	bne.n	8006bce <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8006ba2:	2301      	movs	r3, #1
 8006ba4:	e085      	b.n	8006cb2 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	685b      	ldr	r3, [r3, #4]
 8006baa:	2b02      	cmp	r3, #2
 8006bac:	d107      	bne.n	8006bbe <HAL_RCC_ClockConfig+0xc6>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006bae:	4b44      	ldr	r3, [pc, #272]	; (8006cc0 <HAL_RCC_ClockConfig+0x1c8>)
 8006bb0:	681b      	ldr	r3, [r3, #0]
 8006bb2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006bb6:	2b00      	cmp	r3, #0
 8006bb8:	d109      	bne.n	8006bce <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8006bba:	2301      	movs	r3, #1
 8006bbc:	e079      	b.n	8006cb2 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006bbe:	4b40      	ldr	r3, [pc, #256]	; (8006cc0 <HAL_RCC_ClockConfig+0x1c8>)
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	f003 0302 	and.w	r3, r3, #2
 8006bc6:	2b00      	cmp	r3, #0
 8006bc8:	d101      	bne.n	8006bce <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8006bca:	2301      	movs	r3, #1
 8006bcc:	e071      	b.n	8006cb2 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006bce:	4b3c      	ldr	r3, [pc, #240]	; (8006cc0 <HAL_RCC_ClockConfig+0x1c8>)
 8006bd0:	689b      	ldr	r3, [r3, #8]
 8006bd2:	f023 0203 	bic.w	r2, r3, #3
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	685b      	ldr	r3, [r3, #4]
 8006bda:	4939      	ldr	r1, [pc, #228]	; (8006cc0 <HAL_RCC_ClockConfig+0x1c8>)
 8006bdc:	4313      	orrs	r3, r2
 8006bde:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006be0:	f7fc fdb6 	bl	8003750 <HAL_GetTick>
 8006be4:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006be6:	e00a      	b.n	8006bfe <HAL_RCC_ClockConfig+0x106>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006be8:	f7fc fdb2 	bl	8003750 <HAL_GetTick>
 8006bec:	4602      	mov	r2, r0
 8006bee:	697b      	ldr	r3, [r7, #20]
 8006bf0:	1ad3      	subs	r3, r2, r3
 8006bf2:	f241 3288 	movw	r2, #5000	; 0x1388
 8006bf6:	4293      	cmp	r3, r2
 8006bf8:	d901      	bls.n	8006bfe <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8006bfa:	2303      	movs	r3, #3
 8006bfc:	e059      	b.n	8006cb2 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006bfe:	4b30      	ldr	r3, [pc, #192]	; (8006cc0 <HAL_RCC_ClockConfig+0x1c8>)
 8006c00:	689b      	ldr	r3, [r3, #8]
 8006c02:	f003 020c 	and.w	r2, r3, #12
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	685b      	ldr	r3, [r3, #4]
 8006c0a:	009b      	lsls	r3, r3, #2
 8006c0c:	429a      	cmp	r2, r3
 8006c0e:	d1eb      	bne.n	8006be8 <HAL_RCC_ClockConfig+0xf0>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006c10:	4b2a      	ldr	r3, [pc, #168]	; (8006cbc <HAL_RCC_ClockConfig+0x1c4>)
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	f003 030f 	and.w	r3, r3, #15
 8006c18:	683a      	ldr	r2, [r7, #0]
 8006c1a:	429a      	cmp	r2, r3
 8006c1c:	d20c      	bcs.n	8006c38 <HAL_RCC_ClockConfig+0x140>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006c1e:	4b27      	ldr	r3, [pc, #156]	; (8006cbc <HAL_RCC_ClockConfig+0x1c4>)
 8006c20:	683a      	ldr	r2, [r7, #0]
 8006c22:	b2d2      	uxtb	r2, r2
 8006c24:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006c26:	4b25      	ldr	r3, [pc, #148]	; (8006cbc <HAL_RCC_ClockConfig+0x1c4>)
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	f003 030f 	and.w	r3, r3, #15
 8006c2e:	683a      	ldr	r2, [r7, #0]
 8006c30:	429a      	cmp	r2, r3
 8006c32:	d001      	beq.n	8006c38 <HAL_RCC_ClockConfig+0x140>
    {
      return HAL_ERROR;
 8006c34:	2301      	movs	r3, #1
 8006c36:	e03c      	b.n	8006cb2 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	f003 0304 	and.w	r3, r3, #4
 8006c40:	2b00      	cmp	r3, #0
 8006c42:	d008      	beq.n	8006c56 <HAL_RCC_ClockConfig+0x15e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006c44:	4b1e      	ldr	r3, [pc, #120]	; (8006cc0 <HAL_RCC_ClockConfig+0x1c8>)
 8006c46:	689b      	ldr	r3, [r3, #8]
 8006c48:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	68db      	ldr	r3, [r3, #12]
 8006c50:	491b      	ldr	r1, [pc, #108]	; (8006cc0 <HAL_RCC_ClockConfig+0x1c8>)
 8006c52:	4313      	orrs	r3, r2
 8006c54:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	681b      	ldr	r3, [r3, #0]
 8006c5a:	f003 0308 	and.w	r3, r3, #8
 8006c5e:	2b00      	cmp	r3, #0
 8006c60:	d009      	beq.n	8006c76 <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006c62:	4b17      	ldr	r3, [pc, #92]	; (8006cc0 <HAL_RCC_ClockConfig+0x1c8>)
 8006c64:	689b      	ldr	r3, [r3, #8]
 8006c66:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	691b      	ldr	r3, [r3, #16]
 8006c6e:	00db      	lsls	r3, r3, #3
 8006c70:	4913      	ldr	r1, [pc, #76]	; (8006cc0 <HAL_RCC_ClockConfig+0x1c8>)
 8006c72:	4313      	orrs	r3, r2
 8006c74:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> POSITION_VAL(RCC_CFGR_HPRE)];
 8006c76:	f000 f837 	bl	8006ce8 <HAL_RCC_GetSysClockFreq>
 8006c7a:	4601      	mov	r1, r0
 8006c7c:	4b10      	ldr	r3, [pc, #64]	; (8006cc0 <HAL_RCC_ClockConfig+0x1c8>)
 8006c7e:	689b      	ldr	r3, [r3, #8]
 8006c80:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006c84:	22f0      	movs	r2, #240	; 0xf0
 8006c86:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006c88:	693a      	ldr	r2, [r7, #16]
 8006c8a:	fa92 f2a2 	rbit	r2, r2
 8006c8e:	60fa      	str	r2, [r7, #12]
  return result;
 8006c90:	68fa      	ldr	r2, [r7, #12]
 8006c92:	fab2 f282 	clz	r2, r2
 8006c96:	b2d2      	uxtb	r2, r2
 8006c98:	40d3      	lsrs	r3, r2
 8006c9a:	4a0a      	ldr	r2, [pc, #40]	; (8006cc4 <HAL_RCC_ClockConfig+0x1cc>)
 8006c9c:	5cd3      	ldrb	r3, [r2, r3]
 8006c9e:	fa21 f303 	lsr.w	r3, r1, r3
 8006ca2:	4a09      	ldr	r2, [pc, #36]	; (8006cc8 <HAL_RCC_ClockConfig+0x1d0>)
 8006ca4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8006ca6:	4b09      	ldr	r3, [pc, #36]	; (8006ccc <HAL_RCC_ClockConfig+0x1d4>)
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	4618      	mov	r0, r3
 8006cac:	f7fc fd0e 	bl	80036cc <HAL_InitTick>

  return HAL_OK;
 8006cb0:	2300      	movs	r3, #0
}
 8006cb2:	4618      	mov	r0, r3
 8006cb4:	3718      	adds	r7, #24
 8006cb6:	46bd      	mov	sp, r7
 8006cb8:	bd80      	pop	{r7, pc}
 8006cba:	bf00      	nop
 8006cbc:	40023c00 	.word	0x40023c00
 8006cc0:	40023800 	.word	0x40023800
 8006cc4:	0800c178 	.word	0x0800c178
 8006cc8:	20000004 	.word	0x20000004
 8006ccc:	20000008 	.word	0x20000008

08006cd0 <HAL_RCC_EnableCSS>:
  *         allowing the MCU to perform rescue operations. The CSSI is linked to
  *         the Cortex-M3 NMI (Non-Maskable Interrupt) exception vector.
  * @retval None
  */
void HAL_RCC_EnableCSS(void)
{
 8006cd0:	b480      	push	{r7}
 8006cd2:	af00      	add	r7, sp, #0
  *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)ENABLE;
 8006cd4:	4b03      	ldr	r3, [pc, #12]	; (8006ce4 <HAL_RCC_EnableCSS+0x14>)
 8006cd6:	2201      	movs	r2, #1
 8006cd8:	601a      	str	r2, [r3, #0]
}
 8006cda:	bf00      	nop
 8006cdc:	46bd      	mov	sp, r7
 8006cde:	bc80      	pop	{r7}
 8006ce0:	4770      	bx	lr
 8006ce2:	bf00      	nop
 8006ce4:	4247004c 	.word	0x4247004c

08006ce8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006ce8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8006cec:	b084      	sub	sp, #16
 8006cee:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8006cf0:	2300      	movs	r3, #0
 8006cf2:	607b      	str	r3, [r7, #4]
 8006cf4:	2300      	movs	r3, #0
 8006cf6:	60fb      	str	r3, [r7, #12]
 8006cf8:	2300      	movs	r3, #0
 8006cfa:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8006cfc:	2300      	movs	r3, #0
 8006cfe:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006d00:	4b67      	ldr	r3, [pc, #412]	; (8006ea0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8006d02:	689b      	ldr	r3, [r3, #8]
 8006d04:	f003 030c 	and.w	r3, r3, #12
 8006d08:	2b08      	cmp	r3, #8
 8006d0a:	d00d      	beq.n	8006d28 <HAL_RCC_GetSysClockFreq+0x40>
 8006d0c:	2b08      	cmp	r3, #8
 8006d0e:	f200 80bd 	bhi.w	8006e8c <HAL_RCC_GetSysClockFreq+0x1a4>
 8006d12:	2b00      	cmp	r3, #0
 8006d14:	d002      	beq.n	8006d1c <HAL_RCC_GetSysClockFreq+0x34>
 8006d16:	2b04      	cmp	r3, #4
 8006d18:	d003      	beq.n	8006d22 <HAL_RCC_GetSysClockFreq+0x3a>
 8006d1a:	e0b7      	b.n	8006e8c <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006d1c:	4b61      	ldr	r3, [pc, #388]	; (8006ea4 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8006d1e:	60bb      	str	r3, [r7, #8]
       break;
 8006d20:	e0b7      	b.n	8006e92 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006d22:	4b60      	ldr	r3, [pc, #384]	; (8006ea4 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8006d24:	60bb      	str	r3, [r7, #8]
      break;
 8006d26:	e0b4      	b.n	8006e92 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006d28:	4b5d      	ldr	r3, [pc, #372]	; (8006ea0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8006d2a:	685b      	ldr	r3, [r3, #4]
 8006d2c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006d30:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006d32:	4b5b      	ldr	r3, [pc, #364]	; (8006ea0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8006d34:	685b      	ldr	r3, [r3, #4]
 8006d36:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006d3a:	2b00      	cmp	r3, #0
 8006d3c:	d04d      	beq.n	8006dda <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006d3e:	4b58      	ldr	r3, [pc, #352]	; (8006ea0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8006d40:	685b      	ldr	r3, [r3, #4]
 8006d42:	099b      	lsrs	r3, r3, #6
 8006d44:	461a      	mov	r2, r3
 8006d46:	f04f 0300 	mov.w	r3, #0
 8006d4a:	f240 10ff 	movw	r0, #511	; 0x1ff
 8006d4e:	f04f 0100 	mov.w	r1, #0
 8006d52:	ea02 0800 	and.w	r8, r2, r0
 8006d56:	ea03 0901 	and.w	r9, r3, r1
 8006d5a:	4640      	mov	r0, r8
 8006d5c:	4649      	mov	r1, r9
 8006d5e:	f04f 0200 	mov.w	r2, #0
 8006d62:	f04f 0300 	mov.w	r3, #0
 8006d66:	014b      	lsls	r3, r1, #5
 8006d68:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8006d6c:	0142      	lsls	r2, r0, #5
 8006d6e:	4610      	mov	r0, r2
 8006d70:	4619      	mov	r1, r3
 8006d72:	ebb0 0008 	subs.w	r0, r0, r8
 8006d76:	eb61 0109 	sbc.w	r1, r1, r9
 8006d7a:	f04f 0200 	mov.w	r2, #0
 8006d7e:	f04f 0300 	mov.w	r3, #0
 8006d82:	018b      	lsls	r3, r1, #6
 8006d84:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8006d88:	0182      	lsls	r2, r0, #6
 8006d8a:	1a12      	subs	r2, r2, r0
 8006d8c:	eb63 0301 	sbc.w	r3, r3, r1
 8006d90:	f04f 0000 	mov.w	r0, #0
 8006d94:	f04f 0100 	mov.w	r1, #0
 8006d98:	00d9      	lsls	r1, r3, #3
 8006d9a:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8006d9e:	00d0      	lsls	r0, r2, #3
 8006da0:	4602      	mov	r2, r0
 8006da2:	460b      	mov	r3, r1
 8006da4:	eb12 0208 	adds.w	r2, r2, r8
 8006da8:	eb43 0309 	adc.w	r3, r3, r9
 8006dac:	f04f 0000 	mov.w	r0, #0
 8006db0:	f04f 0100 	mov.w	r1, #0
 8006db4:	0299      	lsls	r1, r3, #10
 8006db6:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8006dba:	0290      	lsls	r0, r2, #10
 8006dbc:	4602      	mov	r2, r0
 8006dbe:	460b      	mov	r3, r1
 8006dc0:	4610      	mov	r0, r2
 8006dc2:	4619      	mov	r1, r3
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	461a      	mov	r2, r3
 8006dc8:	f04f 0300 	mov.w	r3, #0
 8006dcc:	f7fa f8de 	bl	8000f8c <__aeabi_uldivmod>
 8006dd0:	4602      	mov	r2, r0
 8006dd2:	460b      	mov	r3, r1
 8006dd4:	4613      	mov	r3, r2
 8006dd6:	60fb      	str	r3, [r7, #12]
 8006dd8:	e04a      	b.n	8006e70 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006dda:	4b31      	ldr	r3, [pc, #196]	; (8006ea0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8006ddc:	685b      	ldr	r3, [r3, #4]
 8006dde:	099b      	lsrs	r3, r3, #6
 8006de0:	461a      	mov	r2, r3
 8006de2:	f04f 0300 	mov.w	r3, #0
 8006de6:	f240 10ff 	movw	r0, #511	; 0x1ff
 8006dea:	f04f 0100 	mov.w	r1, #0
 8006dee:	ea02 0400 	and.w	r4, r2, r0
 8006df2:	ea03 0501 	and.w	r5, r3, r1
 8006df6:	4620      	mov	r0, r4
 8006df8:	4629      	mov	r1, r5
 8006dfa:	f04f 0200 	mov.w	r2, #0
 8006dfe:	f04f 0300 	mov.w	r3, #0
 8006e02:	014b      	lsls	r3, r1, #5
 8006e04:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8006e08:	0142      	lsls	r2, r0, #5
 8006e0a:	4610      	mov	r0, r2
 8006e0c:	4619      	mov	r1, r3
 8006e0e:	1b00      	subs	r0, r0, r4
 8006e10:	eb61 0105 	sbc.w	r1, r1, r5
 8006e14:	f04f 0200 	mov.w	r2, #0
 8006e18:	f04f 0300 	mov.w	r3, #0
 8006e1c:	018b      	lsls	r3, r1, #6
 8006e1e:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8006e22:	0182      	lsls	r2, r0, #6
 8006e24:	1a12      	subs	r2, r2, r0
 8006e26:	eb63 0301 	sbc.w	r3, r3, r1
 8006e2a:	f04f 0000 	mov.w	r0, #0
 8006e2e:	f04f 0100 	mov.w	r1, #0
 8006e32:	00d9      	lsls	r1, r3, #3
 8006e34:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8006e38:	00d0      	lsls	r0, r2, #3
 8006e3a:	4602      	mov	r2, r0
 8006e3c:	460b      	mov	r3, r1
 8006e3e:	1912      	adds	r2, r2, r4
 8006e40:	eb45 0303 	adc.w	r3, r5, r3
 8006e44:	f04f 0000 	mov.w	r0, #0
 8006e48:	f04f 0100 	mov.w	r1, #0
 8006e4c:	0299      	lsls	r1, r3, #10
 8006e4e:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8006e52:	0290      	lsls	r0, r2, #10
 8006e54:	4602      	mov	r2, r0
 8006e56:	460b      	mov	r3, r1
 8006e58:	4610      	mov	r0, r2
 8006e5a:	4619      	mov	r1, r3
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	461a      	mov	r2, r3
 8006e60:	f04f 0300 	mov.w	r3, #0
 8006e64:	f7fa f892 	bl	8000f8c <__aeabi_uldivmod>
 8006e68:	4602      	mov	r2, r0
 8006e6a:	460b      	mov	r3, r1
 8006e6c:	4613      	mov	r3, r2
 8006e6e:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8006e70:	4b0b      	ldr	r3, [pc, #44]	; (8006ea0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8006e72:	685b      	ldr	r3, [r3, #4]
 8006e74:	0c1b      	lsrs	r3, r3, #16
 8006e76:	f003 0303 	and.w	r3, r3, #3
 8006e7a:	3301      	adds	r3, #1
 8006e7c:	005b      	lsls	r3, r3, #1
 8006e7e:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8006e80:	68fa      	ldr	r2, [r7, #12]
 8006e82:	683b      	ldr	r3, [r7, #0]
 8006e84:	fbb2 f3f3 	udiv	r3, r2, r3
 8006e88:	60bb      	str	r3, [r7, #8]
      break;
 8006e8a:	e002      	b.n	8006e92 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006e8c:	4b05      	ldr	r3, [pc, #20]	; (8006ea4 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8006e8e:	60bb      	str	r3, [r7, #8]
      break;
 8006e90:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006e92:	68bb      	ldr	r3, [r7, #8]
}
 8006e94:	4618      	mov	r0, r3
 8006e96:	3710      	adds	r7, #16
 8006e98:	46bd      	mov	sp, r7
 8006e9a:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8006e9e:	bf00      	nop
 8006ea0:	40023800 	.word	0x40023800
 8006ea4:	00f42400 	.word	0x00f42400

08006ea8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006ea8:	b480      	push	{r7}
 8006eaa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006eac:	4b02      	ldr	r3, [pc, #8]	; (8006eb8 <HAL_RCC_GetHCLKFreq+0x10>)
 8006eae:	681b      	ldr	r3, [r3, #0]
}
 8006eb0:	4618      	mov	r0, r3
 8006eb2:	46bd      	mov	sp, r7
 8006eb4:	bc80      	pop	{r7}
 8006eb6:	4770      	bx	lr
 8006eb8:	20000004 	.word	0x20000004

08006ebc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006ebc:	b580      	push	{r7, lr}
 8006ebe:	b082      	sub	sp, #8
 8006ec0:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> POSITION_VAL(RCC_CFGR_PPRE1)]);
 8006ec2:	f7ff fff1 	bl	8006ea8 <HAL_RCC_GetHCLKFreq>
 8006ec6:	4601      	mov	r1, r0
 8006ec8:	4b0b      	ldr	r3, [pc, #44]	; (8006ef8 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8006eca:	689b      	ldr	r3, [r3, #8]
 8006ecc:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 8006ed0:	f44f 52e0 	mov.w	r2, #7168	; 0x1c00
 8006ed4:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006ed6:	687a      	ldr	r2, [r7, #4]
 8006ed8:	fa92 f2a2 	rbit	r2, r2
 8006edc:	603a      	str	r2, [r7, #0]
  return result;
 8006ede:	683a      	ldr	r2, [r7, #0]
 8006ee0:	fab2 f282 	clz	r2, r2
 8006ee4:	b2d2      	uxtb	r2, r2
 8006ee6:	40d3      	lsrs	r3, r2
 8006ee8:	4a04      	ldr	r2, [pc, #16]	; (8006efc <HAL_RCC_GetPCLK1Freq+0x40>)
 8006eea:	5cd3      	ldrb	r3, [r2, r3]
 8006eec:	fa21 f303 	lsr.w	r3, r1, r3
}
 8006ef0:	4618      	mov	r0, r3
 8006ef2:	3708      	adds	r7, #8
 8006ef4:	46bd      	mov	sp, r7
 8006ef6:	bd80      	pop	{r7, pc}
 8006ef8:	40023800 	.word	0x40023800
 8006efc:	0800c188 	.word	0x0800c188

08006f00 <HAL_RCC_NMI_IRQHandler>:
  * @brief This function handles the RCC CSS interrupt request.
  * @note This API should be called under the NMI_Handler().
  * @retval None
  */
void HAL_RCC_NMI_IRQHandler(void)
{
 8006f00:	b580      	push	{r7, lr}
 8006f02:	af00      	add	r7, sp, #0
  /* Check RCC CSSF flag  */
  if(__HAL_RCC_GET_IT(RCC_IT_CSS))
 8006f04:	4b06      	ldr	r3, [pc, #24]	; (8006f20 <HAL_RCC_NMI_IRQHandler+0x20>)
 8006f06:	68db      	ldr	r3, [r3, #12]
 8006f08:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006f0c:	2b80      	cmp	r3, #128	; 0x80
 8006f0e:	d104      	bne.n	8006f1a <HAL_RCC_NMI_IRQHandler+0x1a>
  {
    /* RCC Clock Security System interrupt user callback */
    HAL_RCC_CSSCallback();
 8006f10:	f000 f80a 	bl	8006f28 <HAL_RCC_CSSCallback>

    /* Clear RCC CSS pending bit */
    __HAL_RCC_CLEAR_IT(RCC_IT_CSS);
 8006f14:	4b03      	ldr	r3, [pc, #12]	; (8006f24 <HAL_RCC_NMI_IRQHandler+0x24>)
 8006f16:	2280      	movs	r2, #128	; 0x80
 8006f18:	701a      	strb	r2, [r3, #0]
  }
}
 8006f1a:	bf00      	nop
 8006f1c:	bd80      	pop	{r7, pc}
 8006f1e:	bf00      	nop
 8006f20:	40023800 	.word	0x40023800
 8006f24:	4002380e 	.word	0x4002380e

08006f28 <HAL_RCC_CSSCallback>:
/**
  * @brief  RCC Clock Security System interrupt callback
  * @retval None
  */
__weak void HAL_RCC_CSSCallback(void)
{
 8006f28:	b480      	push	{r7}
 8006f2a:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RCC_CSSCallback could be implemented in the user file
   */
}
 8006f2c:	bf00      	nop
 8006f2e:	46bd      	mov	sp, r7
 8006f30:	bc80      	pop	{r7}
 8006f32:	4770      	bx	lr

08006f34 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006f34:	b580      	push	{r7, lr}
 8006f36:	b082      	sub	sp, #8
 8006f38:	af00      	add	r7, sp, #0
 8006f3a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	2b00      	cmp	r3, #0
 8006f40:	d101      	bne.n	8006f46 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006f42:	2301      	movs	r3, #1
 8006f44:	e041      	b.n	8006fca <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006f4c:	b2db      	uxtb	r3, r3
 8006f4e:	2b00      	cmp	r3, #0
 8006f50:	d106      	bne.n	8006f60 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	2200      	movs	r2, #0
 8006f56:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006f5a:	6878      	ldr	r0, [r7, #4]
 8006f5c:	f7fc fa84 	bl	8003468 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	2202      	movs	r2, #2
 8006f64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	681a      	ldr	r2, [r3, #0]
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	3304      	adds	r3, #4
 8006f70:	4619      	mov	r1, r3
 8006f72:	4610      	mov	r0, r2
 8006f74:	f000 fa2e 	bl	80073d4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	2201      	movs	r2, #1
 8006f7c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	2201      	movs	r2, #1
 8006f84:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	2201      	movs	r2, #1
 8006f8c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	2201      	movs	r2, #1
 8006f94:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	2201      	movs	r2, #1
 8006f9c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	2201      	movs	r2, #1
 8006fa4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	2201      	movs	r2, #1
 8006fac:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	2201      	movs	r2, #1
 8006fb4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	2201      	movs	r2, #1
 8006fbc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	2201      	movs	r2, #1
 8006fc4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006fc8:	2300      	movs	r3, #0
}
 8006fca:	4618      	mov	r0, r3
 8006fcc:	3708      	adds	r7, #8
 8006fce:	46bd      	mov	sp, r7
 8006fd0:	bd80      	pop	{r7, pc}
	...

08006fd4 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8006fd4:	b480      	push	{r7}
 8006fd6:	b085      	sub	sp, #20
 8006fd8:	af00      	add	r7, sp, #0
 8006fda:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006fe2:	b2db      	uxtb	r3, r3
 8006fe4:	2b01      	cmp	r3, #1
 8006fe6:	d001      	beq.n	8006fec <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8006fe8:	2301      	movs	r3, #1
 8006fea:	e046      	b.n	800707a <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	2202      	movs	r2, #2
 8006ff0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	681b      	ldr	r3, [r3, #0]
 8006ff8:	4a22      	ldr	r2, [pc, #136]	; (8007084 <HAL_TIM_Base_Start+0xb0>)
 8006ffa:	4293      	cmp	r3, r2
 8006ffc:	d022      	beq.n	8007044 <HAL_TIM_Base_Start+0x70>
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	681b      	ldr	r3, [r3, #0]
 8007002:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007006:	d01d      	beq.n	8007044 <HAL_TIM_Base_Start+0x70>
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	4a1e      	ldr	r2, [pc, #120]	; (8007088 <HAL_TIM_Base_Start+0xb4>)
 800700e:	4293      	cmp	r3, r2
 8007010:	d018      	beq.n	8007044 <HAL_TIM_Base_Start+0x70>
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	4a1d      	ldr	r2, [pc, #116]	; (800708c <HAL_TIM_Base_Start+0xb8>)
 8007018:	4293      	cmp	r3, r2
 800701a:	d013      	beq.n	8007044 <HAL_TIM_Base_Start+0x70>
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	4a1b      	ldr	r2, [pc, #108]	; (8007090 <HAL_TIM_Base_Start+0xbc>)
 8007022:	4293      	cmp	r3, r2
 8007024:	d00e      	beq.n	8007044 <HAL_TIM_Base_Start+0x70>
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	681b      	ldr	r3, [r3, #0]
 800702a:	4a1a      	ldr	r2, [pc, #104]	; (8007094 <HAL_TIM_Base_Start+0xc0>)
 800702c:	4293      	cmp	r3, r2
 800702e:	d009      	beq.n	8007044 <HAL_TIM_Base_Start+0x70>
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	681b      	ldr	r3, [r3, #0]
 8007034:	4a18      	ldr	r2, [pc, #96]	; (8007098 <HAL_TIM_Base_Start+0xc4>)
 8007036:	4293      	cmp	r3, r2
 8007038:	d004      	beq.n	8007044 <HAL_TIM_Base_Start+0x70>
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	681b      	ldr	r3, [r3, #0]
 800703e:	4a17      	ldr	r2, [pc, #92]	; (800709c <HAL_TIM_Base_Start+0xc8>)
 8007040:	4293      	cmp	r3, r2
 8007042:	d111      	bne.n	8007068 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	689b      	ldr	r3, [r3, #8]
 800704a:	f003 0307 	and.w	r3, r3, #7
 800704e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007050:	68fb      	ldr	r3, [r7, #12]
 8007052:	2b06      	cmp	r3, #6
 8007054:	d010      	beq.n	8007078 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	681b      	ldr	r3, [r3, #0]
 800705a:	681a      	ldr	r2, [r3, #0]
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	681b      	ldr	r3, [r3, #0]
 8007060:	f042 0201 	orr.w	r2, r2, #1
 8007064:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007066:	e007      	b.n	8007078 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	681b      	ldr	r3, [r3, #0]
 800706c:	681a      	ldr	r2, [r3, #0]
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	681b      	ldr	r3, [r3, #0]
 8007072:	f042 0201 	orr.w	r2, r2, #1
 8007076:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007078:	2300      	movs	r3, #0
}
 800707a:	4618      	mov	r0, r3
 800707c:	3714      	adds	r7, #20
 800707e:	46bd      	mov	sp, r7
 8007080:	bc80      	pop	{r7}
 8007082:	4770      	bx	lr
 8007084:	40010000 	.word	0x40010000
 8007088:	40000400 	.word	0x40000400
 800708c:	40000800 	.word	0x40000800
 8007090:	40000c00 	.word	0x40000c00
 8007094:	40010400 	.word	0x40010400
 8007098:	40014000 	.word	0x40014000
 800709c:	40001800 	.word	0x40001800

080070a0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80070a0:	b480      	push	{r7}
 80070a2:	b085      	sub	sp, #20
 80070a4:	af00      	add	r7, sp, #0
 80070a6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80070ae:	b2db      	uxtb	r3, r3
 80070b0:	2b01      	cmp	r3, #1
 80070b2:	d001      	beq.n	80070b8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80070b4:	2301      	movs	r3, #1
 80070b6:	e04e      	b.n	8007156 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	2202      	movs	r2, #2
 80070bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	681b      	ldr	r3, [r3, #0]
 80070c4:	68da      	ldr	r2, [r3, #12]
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	681b      	ldr	r3, [r3, #0]
 80070ca:	f042 0201 	orr.w	r2, r2, #1
 80070ce:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	681b      	ldr	r3, [r3, #0]
 80070d4:	4a22      	ldr	r2, [pc, #136]	; (8007160 <HAL_TIM_Base_Start_IT+0xc0>)
 80070d6:	4293      	cmp	r3, r2
 80070d8:	d022      	beq.n	8007120 <HAL_TIM_Base_Start_IT+0x80>
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	681b      	ldr	r3, [r3, #0]
 80070de:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80070e2:	d01d      	beq.n	8007120 <HAL_TIM_Base_Start_IT+0x80>
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	4a1e      	ldr	r2, [pc, #120]	; (8007164 <HAL_TIM_Base_Start_IT+0xc4>)
 80070ea:	4293      	cmp	r3, r2
 80070ec:	d018      	beq.n	8007120 <HAL_TIM_Base_Start_IT+0x80>
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	681b      	ldr	r3, [r3, #0]
 80070f2:	4a1d      	ldr	r2, [pc, #116]	; (8007168 <HAL_TIM_Base_Start_IT+0xc8>)
 80070f4:	4293      	cmp	r3, r2
 80070f6:	d013      	beq.n	8007120 <HAL_TIM_Base_Start_IT+0x80>
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	4a1b      	ldr	r2, [pc, #108]	; (800716c <HAL_TIM_Base_Start_IT+0xcc>)
 80070fe:	4293      	cmp	r3, r2
 8007100:	d00e      	beq.n	8007120 <HAL_TIM_Base_Start_IT+0x80>
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	681b      	ldr	r3, [r3, #0]
 8007106:	4a1a      	ldr	r2, [pc, #104]	; (8007170 <HAL_TIM_Base_Start_IT+0xd0>)
 8007108:	4293      	cmp	r3, r2
 800710a:	d009      	beq.n	8007120 <HAL_TIM_Base_Start_IT+0x80>
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	681b      	ldr	r3, [r3, #0]
 8007110:	4a18      	ldr	r2, [pc, #96]	; (8007174 <HAL_TIM_Base_Start_IT+0xd4>)
 8007112:	4293      	cmp	r3, r2
 8007114:	d004      	beq.n	8007120 <HAL_TIM_Base_Start_IT+0x80>
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	681b      	ldr	r3, [r3, #0]
 800711a:	4a17      	ldr	r2, [pc, #92]	; (8007178 <HAL_TIM_Base_Start_IT+0xd8>)
 800711c:	4293      	cmp	r3, r2
 800711e:	d111      	bne.n	8007144 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	689b      	ldr	r3, [r3, #8]
 8007126:	f003 0307 	and.w	r3, r3, #7
 800712a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800712c:	68fb      	ldr	r3, [r7, #12]
 800712e:	2b06      	cmp	r3, #6
 8007130:	d010      	beq.n	8007154 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	681b      	ldr	r3, [r3, #0]
 8007136:	681a      	ldr	r2, [r3, #0]
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	681b      	ldr	r3, [r3, #0]
 800713c:	f042 0201 	orr.w	r2, r2, #1
 8007140:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007142:	e007      	b.n	8007154 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	681b      	ldr	r3, [r3, #0]
 8007148:	681a      	ldr	r2, [r3, #0]
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	f042 0201 	orr.w	r2, r2, #1
 8007152:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007154:	2300      	movs	r3, #0
}
 8007156:	4618      	mov	r0, r3
 8007158:	3714      	adds	r7, #20
 800715a:	46bd      	mov	sp, r7
 800715c:	bc80      	pop	{r7}
 800715e:	4770      	bx	lr
 8007160:	40010000 	.word	0x40010000
 8007164:	40000400 	.word	0x40000400
 8007168:	40000800 	.word	0x40000800
 800716c:	40000c00 	.word	0x40000c00
 8007170:	40010400 	.word	0x40010400
 8007174:	40014000 	.word	0x40014000
 8007178:	40001800 	.word	0x40001800

0800717c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800717c:	b580      	push	{r7, lr}
 800717e:	b082      	sub	sp, #8
 8007180:	af00      	add	r7, sp, #0
 8007182:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	681b      	ldr	r3, [r3, #0]
 8007188:	691b      	ldr	r3, [r3, #16]
 800718a:	f003 0302 	and.w	r3, r3, #2
 800718e:	2b02      	cmp	r3, #2
 8007190:	d122      	bne.n	80071d8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	681b      	ldr	r3, [r3, #0]
 8007196:	68db      	ldr	r3, [r3, #12]
 8007198:	f003 0302 	and.w	r3, r3, #2
 800719c:	2b02      	cmp	r3, #2
 800719e:	d11b      	bne.n	80071d8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	681b      	ldr	r3, [r3, #0]
 80071a4:	f06f 0202 	mvn.w	r2, #2
 80071a8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	2201      	movs	r2, #1
 80071ae:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	681b      	ldr	r3, [r3, #0]
 80071b4:	699b      	ldr	r3, [r3, #24]
 80071b6:	f003 0303 	and.w	r3, r3, #3
 80071ba:	2b00      	cmp	r3, #0
 80071bc:	d003      	beq.n	80071c6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80071be:	6878      	ldr	r0, [r7, #4]
 80071c0:	f000 f8ed 	bl	800739e <HAL_TIM_IC_CaptureCallback>
 80071c4:	e005      	b.n	80071d2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80071c6:	6878      	ldr	r0, [r7, #4]
 80071c8:	f000 f8e0 	bl	800738c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80071cc:	6878      	ldr	r0, [r7, #4]
 80071ce:	f000 f8ef 	bl	80073b0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	2200      	movs	r2, #0
 80071d6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	691b      	ldr	r3, [r3, #16]
 80071de:	f003 0304 	and.w	r3, r3, #4
 80071e2:	2b04      	cmp	r3, #4
 80071e4:	d122      	bne.n	800722c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	681b      	ldr	r3, [r3, #0]
 80071ea:	68db      	ldr	r3, [r3, #12]
 80071ec:	f003 0304 	and.w	r3, r3, #4
 80071f0:	2b04      	cmp	r3, #4
 80071f2:	d11b      	bne.n	800722c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	f06f 0204 	mvn.w	r2, #4
 80071fc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	2202      	movs	r2, #2
 8007202:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	699b      	ldr	r3, [r3, #24]
 800720a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800720e:	2b00      	cmp	r3, #0
 8007210:	d003      	beq.n	800721a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007212:	6878      	ldr	r0, [r7, #4]
 8007214:	f000 f8c3 	bl	800739e <HAL_TIM_IC_CaptureCallback>
 8007218:	e005      	b.n	8007226 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800721a:	6878      	ldr	r0, [r7, #4]
 800721c:	f000 f8b6 	bl	800738c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007220:	6878      	ldr	r0, [r7, #4]
 8007222:	f000 f8c5 	bl	80073b0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	2200      	movs	r2, #0
 800722a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	681b      	ldr	r3, [r3, #0]
 8007230:	691b      	ldr	r3, [r3, #16]
 8007232:	f003 0308 	and.w	r3, r3, #8
 8007236:	2b08      	cmp	r3, #8
 8007238:	d122      	bne.n	8007280 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	681b      	ldr	r3, [r3, #0]
 800723e:	68db      	ldr	r3, [r3, #12]
 8007240:	f003 0308 	and.w	r3, r3, #8
 8007244:	2b08      	cmp	r3, #8
 8007246:	d11b      	bne.n	8007280 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	681b      	ldr	r3, [r3, #0]
 800724c:	f06f 0208 	mvn.w	r2, #8
 8007250:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	2204      	movs	r2, #4
 8007256:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	69db      	ldr	r3, [r3, #28]
 800725e:	f003 0303 	and.w	r3, r3, #3
 8007262:	2b00      	cmp	r3, #0
 8007264:	d003      	beq.n	800726e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007266:	6878      	ldr	r0, [r7, #4]
 8007268:	f000 f899 	bl	800739e <HAL_TIM_IC_CaptureCallback>
 800726c:	e005      	b.n	800727a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800726e:	6878      	ldr	r0, [r7, #4]
 8007270:	f000 f88c 	bl	800738c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007274:	6878      	ldr	r0, [r7, #4]
 8007276:	f000 f89b 	bl	80073b0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	2200      	movs	r2, #0
 800727e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	691b      	ldr	r3, [r3, #16]
 8007286:	f003 0310 	and.w	r3, r3, #16
 800728a:	2b10      	cmp	r3, #16
 800728c:	d122      	bne.n	80072d4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	681b      	ldr	r3, [r3, #0]
 8007292:	68db      	ldr	r3, [r3, #12]
 8007294:	f003 0310 	and.w	r3, r3, #16
 8007298:	2b10      	cmp	r3, #16
 800729a:	d11b      	bne.n	80072d4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	681b      	ldr	r3, [r3, #0]
 80072a0:	f06f 0210 	mvn.w	r2, #16
 80072a4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	2208      	movs	r2, #8
 80072aa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	681b      	ldr	r3, [r3, #0]
 80072b0:	69db      	ldr	r3, [r3, #28]
 80072b2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80072b6:	2b00      	cmp	r3, #0
 80072b8:	d003      	beq.n	80072c2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80072ba:	6878      	ldr	r0, [r7, #4]
 80072bc:	f000 f86f 	bl	800739e <HAL_TIM_IC_CaptureCallback>
 80072c0:	e005      	b.n	80072ce <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80072c2:	6878      	ldr	r0, [r7, #4]
 80072c4:	f000 f862 	bl	800738c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80072c8:	6878      	ldr	r0, [r7, #4]
 80072ca:	f000 f871 	bl	80073b0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	2200      	movs	r2, #0
 80072d2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	681b      	ldr	r3, [r3, #0]
 80072d8:	691b      	ldr	r3, [r3, #16]
 80072da:	f003 0301 	and.w	r3, r3, #1
 80072de:	2b01      	cmp	r3, #1
 80072e0:	d10e      	bne.n	8007300 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	68db      	ldr	r3, [r3, #12]
 80072e8:	f003 0301 	and.w	r3, r3, #1
 80072ec:	2b01      	cmp	r3, #1
 80072ee:	d107      	bne.n	8007300 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	f06f 0201 	mvn.w	r2, #1
 80072f8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80072fa:	6878      	ldr	r0, [r7, #4]
 80072fc:	f7fb fd56 	bl	8002dac <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	691b      	ldr	r3, [r3, #16]
 8007306:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800730a:	2b80      	cmp	r3, #128	; 0x80
 800730c:	d10e      	bne.n	800732c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	681b      	ldr	r3, [r3, #0]
 8007312:	68db      	ldr	r3, [r3, #12]
 8007314:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007318:	2b80      	cmp	r3, #128	; 0x80
 800731a:	d107      	bne.n	800732c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	681b      	ldr	r3, [r3, #0]
 8007320:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8007324:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007326:	6878      	ldr	r0, [r7, #4]
 8007328:	f000 f8fb 	bl	8007522 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	681b      	ldr	r3, [r3, #0]
 8007330:	691b      	ldr	r3, [r3, #16]
 8007332:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007336:	2b40      	cmp	r3, #64	; 0x40
 8007338:	d10e      	bne.n	8007358 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	681b      	ldr	r3, [r3, #0]
 800733e:	68db      	ldr	r3, [r3, #12]
 8007340:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007344:	2b40      	cmp	r3, #64	; 0x40
 8007346:	d107      	bne.n	8007358 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	681b      	ldr	r3, [r3, #0]
 800734c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8007350:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007352:	6878      	ldr	r0, [r7, #4]
 8007354:	f000 f835 	bl	80073c2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	681b      	ldr	r3, [r3, #0]
 800735c:	691b      	ldr	r3, [r3, #16]
 800735e:	f003 0320 	and.w	r3, r3, #32
 8007362:	2b20      	cmp	r3, #32
 8007364:	d10e      	bne.n	8007384 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	681b      	ldr	r3, [r3, #0]
 800736a:	68db      	ldr	r3, [r3, #12]
 800736c:	f003 0320 	and.w	r3, r3, #32
 8007370:	2b20      	cmp	r3, #32
 8007372:	d107      	bne.n	8007384 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	681b      	ldr	r3, [r3, #0]
 8007378:	f06f 0220 	mvn.w	r2, #32
 800737c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800737e:	6878      	ldr	r0, [r7, #4]
 8007380:	f000 f8c6 	bl	8007510 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007384:	bf00      	nop
 8007386:	3708      	adds	r7, #8
 8007388:	46bd      	mov	sp, r7
 800738a:	bd80      	pop	{r7, pc}

0800738c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800738c:	b480      	push	{r7}
 800738e:	b083      	sub	sp, #12
 8007390:	af00      	add	r7, sp, #0
 8007392:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007394:	bf00      	nop
 8007396:	370c      	adds	r7, #12
 8007398:	46bd      	mov	sp, r7
 800739a:	bc80      	pop	{r7}
 800739c:	4770      	bx	lr

0800739e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800739e:	b480      	push	{r7}
 80073a0:	b083      	sub	sp, #12
 80073a2:	af00      	add	r7, sp, #0
 80073a4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80073a6:	bf00      	nop
 80073a8:	370c      	adds	r7, #12
 80073aa:	46bd      	mov	sp, r7
 80073ac:	bc80      	pop	{r7}
 80073ae:	4770      	bx	lr

080073b0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80073b0:	b480      	push	{r7}
 80073b2:	b083      	sub	sp, #12
 80073b4:	af00      	add	r7, sp, #0
 80073b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80073b8:	bf00      	nop
 80073ba:	370c      	adds	r7, #12
 80073bc:	46bd      	mov	sp, r7
 80073be:	bc80      	pop	{r7}
 80073c0:	4770      	bx	lr

080073c2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80073c2:	b480      	push	{r7}
 80073c4:	b083      	sub	sp, #12
 80073c6:	af00      	add	r7, sp, #0
 80073c8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80073ca:	bf00      	nop
 80073cc:	370c      	adds	r7, #12
 80073ce:	46bd      	mov	sp, r7
 80073d0:	bc80      	pop	{r7}
 80073d2:	4770      	bx	lr

080073d4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80073d4:	b480      	push	{r7}
 80073d6:	b085      	sub	sp, #20
 80073d8:	af00      	add	r7, sp, #0
 80073da:	6078      	str	r0, [r7, #4]
 80073dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	681b      	ldr	r3, [r3, #0]
 80073e2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	4a3f      	ldr	r2, [pc, #252]	; (80074e4 <TIM_Base_SetConfig+0x110>)
 80073e8:	4293      	cmp	r3, r2
 80073ea:	d013      	beq.n	8007414 <TIM_Base_SetConfig+0x40>
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80073f2:	d00f      	beq.n	8007414 <TIM_Base_SetConfig+0x40>
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	4a3c      	ldr	r2, [pc, #240]	; (80074e8 <TIM_Base_SetConfig+0x114>)
 80073f8:	4293      	cmp	r3, r2
 80073fa:	d00b      	beq.n	8007414 <TIM_Base_SetConfig+0x40>
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	4a3b      	ldr	r2, [pc, #236]	; (80074ec <TIM_Base_SetConfig+0x118>)
 8007400:	4293      	cmp	r3, r2
 8007402:	d007      	beq.n	8007414 <TIM_Base_SetConfig+0x40>
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	4a3a      	ldr	r2, [pc, #232]	; (80074f0 <TIM_Base_SetConfig+0x11c>)
 8007408:	4293      	cmp	r3, r2
 800740a:	d003      	beq.n	8007414 <TIM_Base_SetConfig+0x40>
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	4a39      	ldr	r2, [pc, #228]	; (80074f4 <TIM_Base_SetConfig+0x120>)
 8007410:	4293      	cmp	r3, r2
 8007412:	d108      	bne.n	8007426 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007414:	68fb      	ldr	r3, [r7, #12]
 8007416:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800741a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800741c:	683b      	ldr	r3, [r7, #0]
 800741e:	685b      	ldr	r3, [r3, #4]
 8007420:	68fa      	ldr	r2, [r7, #12]
 8007422:	4313      	orrs	r3, r2
 8007424:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	4a2e      	ldr	r2, [pc, #184]	; (80074e4 <TIM_Base_SetConfig+0x110>)
 800742a:	4293      	cmp	r3, r2
 800742c:	d02b      	beq.n	8007486 <TIM_Base_SetConfig+0xb2>
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007434:	d027      	beq.n	8007486 <TIM_Base_SetConfig+0xb2>
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	4a2b      	ldr	r2, [pc, #172]	; (80074e8 <TIM_Base_SetConfig+0x114>)
 800743a:	4293      	cmp	r3, r2
 800743c:	d023      	beq.n	8007486 <TIM_Base_SetConfig+0xb2>
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	4a2a      	ldr	r2, [pc, #168]	; (80074ec <TIM_Base_SetConfig+0x118>)
 8007442:	4293      	cmp	r3, r2
 8007444:	d01f      	beq.n	8007486 <TIM_Base_SetConfig+0xb2>
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	4a29      	ldr	r2, [pc, #164]	; (80074f0 <TIM_Base_SetConfig+0x11c>)
 800744a:	4293      	cmp	r3, r2
 800744c:	d01b      	beq.n	8007486 <TIM_Base_SetConfig+0xb2>
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	4a28      	ldr	r2, [pc, #160]	; (80074f4 <TIM_Base_SetConfig+0x120>)
 8007452:	4293      	cmp	r3, r2
 8007454:	d017      	beq.n	8007486 <TIM_Base_SetConfig+0xb2>
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	4a27      	ldr	r2, [pc, #156]	; (80074f8 <TIM_Base_SetConfig+0x124>)
 800745a:	4293      	cmp	r3, r2
 800745c:	d013      	beq.n	8007486 <TIM_Base_SetConfig+0xb2>
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	4a26      	ldr	r2, [pc, #152]	; (80074fc <TIM_Base_SetConfig+0x128>)
 8007462:	4293      	cmp	r3, r2
 8007464:	d00f      	beq.n	8007486 <TIM_Base_SetConfig+0xb2>
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	4a25      	ldr	r2, [pc, #148]	; (8007500 <TIM_Base_SetConfig+0x12c>)
 800746a:	4293      	cmp	r3, r2
 800746c:	d00b      	beq.n	8007486 <TIM_Base_SetConfig+0xb2>
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	4a24      	ldr	r2, [pc, #144]	; (8007504 <TIM_Base_SetConfig+0x130>)
 8007472:	4293      	cmp	r3, r2
 8007474:	d007      	beq.n	8007486 <TIM_Base_SetConfig+0xb2>
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	4a23      	ldr	r2, [pc, #140]	; (8007508 <TIM_Base_SetConfig+0x134>)
 800747a:	4293      	cmp	r3, r2
 800747c:	d003      	beq.n	8007486 <TIM_Base_SetConfig+0xb2>
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	4a22      	ldr	r2, [pc, #136]	; (800750c <TIM_Base_SetConfig+0x138>)
 8007482:	4293      	cmp	r3, r2
 8007484:	d108      	bne.n	8007498 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007486:	68fb      	ldr	r3, [r7, #12]
 8007488:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800748c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800748e:	683b      	ldr	r3, [r7, #0]
 8007490:	68db      	ldr	r3, [r3, #12]
 8007492:	68fa      	ldr	r2, [r7, #12]
 8007494:	4313      	orrs	r3, r2
 8007496:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007498:	68fb      	ldr	r3, [r7, #12]
 800749a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800749e:	683b      	ldr	r3, [r7, #0]
 80074a0:	695b      	ldr	r3, [r3, #20]
 80074a2:	4313      	orrs	r3, r2
 80074a4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	68fa      	ldr	r2, [r7, #12]
 80074aa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80074ac:	683b      	ldr	r3, [r7, #0]
 80074ae:	689a      	ldr	r2, [r3, #8]
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80074b4:	683b      	ldr	r3, [r7, #0]
 80074b6:	681a      	ldr	r2, [r3, #0]
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	4a09      	ldr	r2, [pc, #36]	; (80074e4 <TIM_Base_SetConfig+0x110>)
 80074c0:	4293      	cmp	r3, r2
 80074c2:	d003      	beq.n	80074cc <TIM_Base_SetConfig+0xf8>
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	4a0b      	ldr	r2, [pc, #44]	; (80074f4 <TIM_Base_SetConfig+0x120>)
 80074c8:	4293      	cmp	r3, r2
 80074ca:	d103      	bne.n	80074d4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80074cc:	683b      	ldr	r3, [r7, #0]
 80074ce:	691a      	ldr	r2, [r3, #16]
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	2201      	movs	r2, #1
 80074d8:	615a      	str	r2, [r3, #20]
}
 80074da:	bf00      	nop
 80074dc:	3714      	adds	r7, #20
 80074de:	46bd      	mov	sp, r7
 80074e0:	bc80      	pop	{r7}
 80074e2:	4770      	bx	lr
 80074e4:	40010000 	.word	0x40010000
 80074e8:	40000400 	.word	0x40000400
 80074ec:	40000800 	.word	0x40000800
 80074f0:	40000c00 	.word	0x40000c00
 80074f4:	40010400 	.word	0x40010400
 80074f8:	40014000 	.word	0x40014000
 80074fc:	40014400 	.word	0x40014400
 8007500:	40014800 	.word	0x40014800
 8007504:	40001800 	.word	0x40001800
 8007508:	40001c00 	.word	0x40001c00
 800750c:	40002000 	.word	0x40002000

08007510 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007510:	b480      	push	{r7}
 8007512:	b083      	sub	sp, #12
 8007514:	af00      	add	r7, sp, #0
 8007516:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007518:	bf00      	nop
 800751a:	370c      	adds	r7, #12
 800751c:	46bd      	mov	sp, r7
 800751e:	bc80      	pop	{r7}
 8007520:	4770      	bx	lr

08007522 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007522:	b480      	push	{r7}
 8007524:	b083      	sub	sp, #12
 8007526:	af00      	add	r7, sp, #0
 8007528:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800752a:	bf00      	nop
 800752c:	370c      	adds	r7, #12
 800752e:	46bd      	mov	sp, r7
 8007530:	bc80      	pop	{r7}
 8007532:	4770      	bx	lr

08007534 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007534:	b084      	sub	sp, #16
 8007536:	b580      	push	{r7, lr}
 8007538:	b084      	sub	sp, #16
 800753a:	af00      	add	r7, sp, #0
 800753c:	6078      	str	r0, [r7, #4]
 800753e:	f107 001c 	add.w	r0, r7, #28
 8007542:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8007546:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007548:	2b01      	cmp	r3, #1
 800754a:	d122      	bne.n	8007592 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007550:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	68db      	ldr	r3, [r3, #12]
 800755c:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8007560:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007564:	687a      	ldr	r2, [r7, #4]
 8007566:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	68db      	ldr	r3, [r3, #12]
 800756c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8007574:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007576:	2b01      	cmp	r3, #1
 8007578:	d105      	bne.n	8007586 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	68db      	ldr	r3, [r3, #12]
 800757e:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8007586:	6878      	ldr	r0, [r7, #4]
 8007588:	f001 fafa 	bl	8008b80 <USB_CoreReset>
 800758c:	4603      	mov	r3, r0
 800758e:	73fb      	strb	r3, [r7, #15]
 8007590:	e010      	b.n	80075b4 <USB_CoreInit+0x80>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	68db      	ldr	r3, [r3, #12]
 8007596:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800759e:	6878      	ldr	r0, [r7, #4]
 80075a0:	f001 faee 	bl	8008b80 <USB_CoreReset>
 80075a4:	4603      	mov	r3, r0
 80075a6:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80075ac:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if (cfg.dma_enable == 1U)
 80075b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80075b6:	2b01      	cmp	r3, #1
 80075b8:	d10b      	bne.n	80075d2 <USB_CoreInit+0x9e>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	689b      	ldr	r3, [r3, #8]
 80075be:	f043 0206 	orr.w	r2, r3, #6
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	689b      	ldr	r3, [r3, #8]
 80075ca:	f043 0220 	orr.w	r2, r3, #32
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	609a      	str	r2, [r3, #8]
  }

  return ret;
 80075d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80075d4:	4618      	mov	r0, r3
 80075d6:	3710      	adds	r7, #16
 80075d8:	46bd      	mov	sp, r7
 80075da:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80075de:	b004      	add	sp, #16
 80075e0:	4770      	bx	lr
	...

080075e4 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 80075e4:	b480      	push	{r7}
 80075e6:	b087      	sub	sp, #28
 80075e8:	af00      	add	r7, sp, #0
 80075ea:	60f8      	str	r0, [r7, #12]
 80075ec:	60b9      	str	r1, [r7, #8]
 80075ee:	4613      	mov	r3, r2
 80075f0:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 80075f2:	79fb      	ldrb	r3, [r7, #7]
 80075f4:	2b02      	cmp	r3, #2
 80075f6:	d165      	bne.n	80076c4 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 80075f8:	68bb      	ldr	r3, [r7, #8]
 80075fa:	4a41      	ldr	r2, [pc, #260]	; (8007700 <USB_SetTurnaroundTime+0x11c>)
 80075fc:	4293      	cmp	r3, r2
 80075fe:	d906      	bls.n	800760e <USB_SetTurnaroundTime+0x2a>
 8007600:	68bb      	ldr	r3, [r7, #8]
 8007602:	4a40      	ldr	r2, [pc, #256]	; (8007704 <USB_SetTurnaroundTime+0x120>)
 8007604:	4293      	cmp	r3, r2
 8007606:	d202      	bcs.n	800760e <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8007608:	230f      	movs	r3, #15
 800760a:	617b      	str	r3, [r7, #20]
 800760c:	e062      	b.n	80076d4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800760e:	68bb      	ldr	r3, [r7, #8]
 8007610:	4a3c      	ldr	r2, [pc, #240]	; (8007704 <USB_SetTurnaroundTime+0x120>)
 8007612:	4293      	cmp	r3, r2
 8007614:	d306      	bcc.n	8007624 <USB_SetTurnaroundTime+0x40>
 8007616:	68bb      	ldr	r3, [r7, #8]
 8007618:	4a3b      	ldr	r2, [pc, #236]	; (8007708 <USB_SetTurnaroundTime+0x124>)
 800761a:	4293      	cmp	r3, r2
 800761c:	d202      	bcs.n	8007624 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800761e:	230e      	movs	r3, #14
 8007620:	617b      	str	r3, [r7, #20]
 8007622:	e057      	b.n	80076d4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8007624:	68bb      	ldr	r3, [r7, #8]
 8007626:	4a38      	ldr	r2, [pc, #224]	; (8007708 <USB_SetTurnaroundTime+0x124>)
 8007628:	4293      	cmp	r3, r2
 800762a:	d306      	bcc.n	800763a <USB_SetTurnaroundTime+0x56>
 800762c:	68bb      	ldr	r3, [r7, #8]
 800762e:	4a37      	ldr	r2, [pc, #220]	; (800770c <USB_SetTurnaroundTime+0x128>)
 8007630:	4293      	cmp	r3, r2
 8007632:	d202      	bcs.n	800763a <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8007634:	230d      	movs	r3, #13
 8007636:	617b      	str	r3, [r7, #20]
 8007638:	e04c      	b.n	80076d4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800763a:	68bb      	ldr	r3, [r7, #8]
 800763c:	4a33      	ldr	r2, [pc, #204]	; (800770c <USB_SetTurnaroundTime+0x128>)
 800763e:	4293      	cmp	r3, r2
 8007640:	d306      	bcc.n	8007650 <USB_SetTurnaroundTime+0x6c>
 8007642:	68bb      	ldr	r3, [r7, #8]
 8007644:	4a32      	ldr	r2, [pc, #200]	; (8007710 <USB_SetTurnaroundTime+0x12c>)
 8007646:	4293      	cmp	r3, r2
 8007648:	d802      	bhi.n	8007650 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800764a:	230c      	movs	r3, #12
 800764c:	617b      	str	r3, [r7, #20]
 800764e:	e041      	b.n	80076d4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8007650:	68bb      	ldr	r3, [r7, #8]
 8007652:	4a2f      	ldr	r2, [pc, #188]	; (8007710 <USB_SetTurnaroundTime+0x12c>)
 8007654:	4293      	cmp	r3, r2
 8007656:	d906      	bls.n	8007666 <USB_SetTurnaroundTime+0x82>
 8007658:	68bb      	ldr	r3, [r7, #8]
 800765a:	4a2e      	ldr	r2, [pc, #184]	; (8007714 <USB_SetTurnaroundTime+0x130>)
 800765c:	4293      	cmp	r3, r2
 800765e:	d802      	bhi.n	8007666 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8007660:	230b      	movs	r3, #11
 8007662:	617b      	str	r3, [r7, #20]
 8007664:	e036      	b.n	80076d4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8007666:	68bb      	ldr	r3, [r7, #8]
 8007668:	4a2a      	ldr	r2, [pc, #168]	; (8007714 <USB_SetTurnaroundTime+0x130>)
 800766a:	4293      	cmp	r3, r2
 800766c:	d906      	bls.n	800767c <USB_SetTurnaroundTime+0x98>
 800766e:	68bb      	ldr	r3, [r7, #8]
 8007670:	4a29      	ldr	r2, [pc, #164]	; (8007718 <USB_SetTurnaroundTime+0x134>)
 8007672:	4293      	cmp	r3, r2
 8007674:	d802      	bhi.n	800767c <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8007676:	230a      	movs	r3, #10
 8007678:	617b      	str	r3, [r7, #20]
 800767a:	e02b      	b.n	80076d4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800767c:	68bb      	ldr	r3, [r7, #8]
 800767e:	4a26      	ldr	r2, [pc, #152]	; (8007718 <USB_SetTurnaroundTime+0x134>)
 8007680:	4293      	cmp	r3, r2
 8007682:	d906      	bls.n	8007692 <USB_SetTurnaroundTime+0xae>
 8007684:	68bb      	ldr	r3, [r7, #8]
 8007686:	4a25      	ldr	r2, [pc, #148]	; (800771c <USB_SetTurnaroundTime+0x138>)
 8007688:	4293      	cmp	r3, r2
 800768a:	d202      	bcs.n	8007692 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 800768c:	2309      	movs	r3, #9
 800768e:	617b      	str	r3, [r7, #20]
 8007690:	e020      	b.n	80076d4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8007692:	68bb      	ldr	r3, [r7, #8]
 8007694:	4a21      	ldr	r2, [pc, #132]	; (800771c <USB_SetTurnaroundTime+0x138>)
 8007696:	4293      	cmp	r3, r2
 8007698:	d306      	bcc.n	80076a8 <USB_SetTurnaroundTime+0xc4>
 800769a:	68bb      	ldr	r3, [r7, #8]
 800769c:	4a20      	ldr	r2, [pc, #128]	; (8007720 <USB_SetTurnaroundTime+0x13c>)
 800769e:	4293      	cmp	r3, r2
 80076a0:	d802      	bhi.n	80076a8 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 80076a2:	2308      	movs	r3, #8
 80076a4:	617b      	str	r3, [r7, #20]
 80076a6:	e015      	b.n	80076d4 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 80076a8:	68bb      	ldr	r3, [r7, #8]
 80076aa:	4a1d      	ldr	r2, [pc, #116]	; (8007720 <USB_SetTurnaroundTime+0x13c>)
 80076ac:	4293      	cmp	r3, r2
 80076ae:	d906      	bls.n	80076be <USB_SetTurnaroundTime+0xda>
 80076b0:	68bb      	ldr	r3, [r7, #8]
 80076b2:	4a1c      	ldr	r2, [pc, #112]	; (8007724 <USB_SetTurnaroundTime+0x140>)
 80076b4:	4293      	cmp	r3, r2
 80076b6:	d202      	bcs.n	80076be <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 80076b8:	2307      	movs	r3, #7
 80076ba:	617b      	str	r3, [r7, #20]
 80076bc:	e00a      	b.n	80076d4 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 80076be:	2306      	movs	r3, #6
 80076c0:	617b      	str	r3, [r7, #20]
 80076c2:	e007      	b.n	80076d4 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 80076c4:	79fb      	ldrb	r3, [r7, #7]
 80076c6:	2b00      	cmp	r3, #0
 80076c8:	d102      	bne.n	80076d0 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 80076ca:	2309      	movs	r3, #9
 80076cc:	617b      	str	r3, [r7, #20]
 80076ce:	e001      	b.n	80076d4 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 80076d0:	2309      	movs	r3, #9
 80076d2:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 80076d4:	68fb      	ldr	r3, [r7, #12]
 80076d6:	68db      	ldr	r3, [r3, #12]
 80076d8:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 80076dc:	68fb      	ldr	r3, [r7, #12]
 80076de:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 80076e0:	68fb      	ldr	r3, [r7, #12]
 80076e2:	68da      	ldr	r2, [r3, #12]
 80076e4:	697b      	ldr	r3, [r7, #20]
 80076e6:	029b      	lsls	r3, r3, #10
 80076e8:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 80076ec:	431a      	orrs	r2, r3
 80076ee:	68fb      	ldr	r3, [r7, #12]
 80076f0:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80076f2:	2300      	movs	r3, #0
}
 80076f4:	4618      	mov	r0, r3
 80076f6:	371c      	adds	r7, #28
 80076f8:	46bd      	mov	sp, r7
 80076fa:	bc80      	pop	{r7}
 80076fc:	4770      	bx	lr
 80076fe:	bf00      	nop
 8007700:	00d8acbf 	.word	0x00d8acbf
 8007704:	00e4e1c0 	.word	0x00e4e1c0
 8007708:	00f42400 	.word	0x00f42400
 800770c:	01067380 	.word	0x01067380
 8007710:	011a499f 	.word	0x011a499f
 8007714:	01312cff 	.word	0x01312cff
 8007718:	014ca43f 	.word	0x014ca43f
 800771c:	016e3600 	.word	0x016e3600
 8007720:	01a6ab1f 	.word	0x01a6ab1f
 8007724:	01e84800 	.word	0x01e84800

08007728 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007728:	b480      	push	{r7}
 800772a:	b083      	sub	sp, #12
 800772c:	af00      	add	r7, sp, #0
 800772e:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	689b      	ldr	r3, [r3, #8]
 8007734:	f043 0201 	orr.w	r2, r3, #1
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800773c:	2300      	movs	r3, #0
}
 800773e:	4618      	mov	r0, r3
 8007740:	370c      	adds	r7, #12
 8007742:	46bd      	mov	sp, r7
 8007744:	bc80      	pop	{r7}
 8007746:	4770      	bx	lr

08007748 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007748:	b480      	push	{r7}
 800774a:	b083      	sub	sp, #12
 800774c:	af00      	add	r7, sp, #0
 800774e:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	689b      	ldr	r3, [r3, #8]
 8007754:	f023 0201 	bic.w	r2, r3, #1
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800775c:	2300      	movs	r3, #0
}
 800775e:	4618      	mov	r0, r3
 8007760:	370c      	adds	r7, #12
 8007762:	46bd      	mov	sp, r7
 8007764:	bc80      	pop	{r7}
 8007766:	4770      	bx	lr

08007768 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8007768:	b580      	push	{r7, lr}
 800776a:	b084      	sub	sp, #16
 800776c:	af00      	add	r7, sp, #0
 800776e:	6078      	str	r0, [r7, #4]
 8007770:	460b      	mov	r3, r1
 8007772:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8007774:	2300      	movs	r3, #0
 8007776:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	68db      	ldr	r3, [r3, #12]
 800777c:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8007784:	78fb      	ldrb	r3, [r7, #3]
 8007786:	2b01      	cmp	r3, #1
 8007788:	d115      	bne.n	80077b6 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	68db      	ldr	r3, [r3, #12]
 800778e:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8007796:	2001      	movs	r0, #1
 8007798:	f7fb ffe4 	bl	8003764 <HAL_Delay>
      ms++;
 800779c:	68fb      	ldr	r3, [r7, #12]
 800779e:	3301      	adds	r3, #1
 80077a0:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 80077a2:	6878      	ldr	r0, [r7, #4]
 80077a4:	f001 f961 	bl	8008a6a <USB_GetMode>
 80077a8:	4603      	mov	r3, r0
 80077aa:	2b01      	cmp	r3, #1
 80077ac:	d01e      	beq.n	80077ec <USB_SetCurrentMode+0x84>
 80077ae:	68fb      	ldr	r3, [r7, #12]
 80077b0:	2b31      	cmp	r3, #49	; 0x31
 80077b2:	d9f0      	bls.n	8007796 <USB_SetCurrentMode+0x2e>
 80077b4:	e01a      	b.n	80077ec <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80077b6:	78fb      	ldrb	r3, [r7, #3]
 80077b8:	2b00      	cmp	r3, #0
 80077ba:	d115      	bne.n	80077e8 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	68db      	ldr	r3, [r3, #12]
 80077c0:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 80077c8:	2001      	movs	r0, #1
 80077ca:	f7fb ffcb 	bl	8003764 <HAL_Delay>
      ms++;
 80077ce:	68fb      	ldr	r3, [r7, #12]
 80077d0:	3301      	adds	r3, #1
 80077d2:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 80077d4:	6878      	ldr	r0, [r7, #4]
 80077d6:	f001 f948 	bl	8008a6a <USB_GetMode>
 80077da:	4603      	mov	r3, r0
 80077dc:	2b00      	cmp	r3, #0
 80077de:	d005      	beq.n	80077ec <USB_SetCurrentMode+0x84>
 80077e0:	68fb      	ldr	r3, [r7, #12]
 80077e2:	2b31      	cmp	r3, #49	; 0x31
 80077e4:	d9f0      	bls.n	80077c8 <USB_SetCurrentMode+0x60>
 80077e6:	e001      	b.n	80077ec <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80077e8:	2301      	movs	r3, #1
 80077ea:	e005      	b.n	80077f8 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 80077ec:	68fb      	ldr	r3, [r7, #12]
 80077ee:	2b32      	cmp	r3, #50	; 0x32
 80077f0:	d101      	bne.n	80077f6 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80077f2:	2301      	movs	r3, #1
 80077f4:	e000      	b.n	80077f8 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80077f6:	2300      	movs	r3, #0
}
 80077f8:	4618      	mov	r0, r3
 80077fa:	3710      	adds	r7, #16
 80077fc:	46bd      	mov	sp, r7
 80077fe:	bd80      	pop	{r7, pc}

08007800 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007800:	b084      	sub	sp, #16
 8007802:	b580      	push	{r7, lr}
 8007804:	b086      	sub	sp, #24
 8007806:	af00      	add	r7, sp, #0
 8007808:	6078      	str	r0, [r7, #4]
 800780a:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800780e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8007812:	2300      	movs	r3, #0
 8007814:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800781a:	2300      	movs	r3, #0
 800781c:	613b      	str	r3, [r7, #16]
 800781e:	e009      	b.n	8007834 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8007820:	687a      	ldr	r2, [r7, #4]
 8007822:	693b      	ldr	r3, [r7, #16]
 8007824:	3340      	adds	r3, #64	; 0x40
 8007826:	009b      	lsls	r3, r3, #2
 8007828:	4413      	add	r3, r2
 800782a:	2200      	movs	r2, #0
 800782c:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800782e:	693b      	ldr	r3, [r7, #16]
 8007830:	3301      	adds	r3, #1
 8007832:	613b      	str	r3, [r7, #16]
 8007834:	693b      	ldr	r3, [r7, #16]
 8007836:	2b0e      	cmp	r3, #14
 8007838:	d9f2      	bls.n	8007820 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800783a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800783c:	2b00      	cmp	r3, #0
 800783e:	d11c      	bne.n	800787a <USB_DevInit+0x7a>
  {
    /*
     * disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8007840:	68fb      	ldr	r3, [r7, #12]
 8007842:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007846:	685b      	ldr	r3, [r3, #4]
 8007848:	68fa      	ldr	r2, [r7, #12]
 800784a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800784e:	f043 0302 	orr.w	r3, r3, #2
 8007852:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007858:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007864:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007870:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	639a      	str	r2, [r3, #56]	; 0x38
 8007878:	e00b      	b.n	8007892 <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800787e:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800788a:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8007892:	68fb      	ldr	r3, [r7, #12]
 8007894:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8007898:	461a      	mov	r2, r3
 800789a:	2300      	movs	r3, #0
 800789c:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800789e:	68fb      	ldr	r3, [r7, #12]
 80078a0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80078a4:	4619      	mov	r1, r3
 80078a6:	68fb      	ldr	r3, [r7, #12]
 80078a8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80078ac:	461a      	mov	r2, r3
 80078ae:	680b      	ldr	r3, [r1, #0]
 80078b0:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80078b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80078b4:	2b01      	cmp	r3, #1
 80078b6:	d10c      	bne.n	80078d2 <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 80078b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80078ba:	2b00      	cmp	r3, #0
 80078bc:	d104      	bne.n	80078c8 <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80078be:	2100      	movs	r1, #0
 80078c0:	6878      	ldr	r0, [r7, #4]
 80078c2:	f000 f945 	bl	8007b50 <USB_SetDevSpeed>
 80078c6:	e008      	b.n	80078da <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 80078c8:	2101      	movs	r1, #1
 80078ca:	6878      	ldr	r0, [r7, #4]
 80078cc:	f000 f940 	bl	8007b50 <USB_SetDevSpeed>
 80078d0:	e003      	b.n	80078da <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80078d2:	2103      	movs	r1, #3
 80078d4:	6878      	ldr	r0, [r7, #4]
 80078d6:	f000 f93b 	bl	8007b50 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80078da:	2110      	movs	r1, #16
 80078dc:	6878      	ldr	r0, [r7, #4]
 80078de:	f000 f8f3 	bl	8007ac8 <USB_FlushTxFifo>
 80078e2:	4603      	mov	r3, r0
 80078e4:	2b00      	cmp	r3, #0
 80078e6:	d001      	beq.n	80078ec <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 80078e8:	2301      	movs	r3, #1
 80078ea:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80078ec:	6878      	ldr	r0, [r7, #4]
 80078ee:	f000 f90f 	bl	8007b10 <USB_FlushRxFifo>
 80078f2:	4603      	mov	r3, r0
 80078f4:	2b00      	cmp	r3, #0
 80078f6:	d001      	beq.n	80078fc <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 80078f8:	2301      	movs	r3, #1
 80078fa:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80078fc:	68fb      	ldr	r3, [r7, #12]
 80078fe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007902:	461a      	mov	r2, r3
 8007904:	2300      	movs	r3, #0
 8007906:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8007908:	68fb      	ldr	r3, [r7, #12]
 800790a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800790e:	461a      	mov	r2, r3
 8007910:	2300      	movs	r3, #0
 8007912:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8007914:	68fb      	ldr	r3, [r7, #12]
 8007916:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800791a:	461a      	mov	r2, r3
 800791c:	2300      	movs	r3, #0
 800791e:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007920:	2300      	movs	r3, #0
 8007922:	613b      	str	r3, [r7, #16]
 8007924:	e043      	b.n	80079ae <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007926:	693b      	ldr	r3, [r7, #16]
 8007928:	015a      	lsls	r2, r3, #5
 800792a:	68fb      	ldr	r3, [r7, #12]
 800792c:	4413      	add	r3, r2
 800792e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007932:	681b      	ldr	r3, [r3, #0]
 8007934:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007938:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800793c:	d118      	bne.n	8007970 <USB_DevInit+0x170>
    {
      if (i == 0U)
 800793e:	693b      	ldr	r3, [r7, #16]
 8007940:	2b00      	cmp	r3, #0
 8007942:	d10a      	bne.n	800795a <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8007944:	693b      	ldr	r3, [r7, #16]
 8007946:	015a      	lsls	r2, r3, #5
 8007948:	68fb      	ldr	r3, [r7, #12]
 800794a:	4413      	add	r3, r2
 800794c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007950:	461a      	mov	r2, r3
 8007952:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8007956:	6013      	str	r3, [r2, #0]
 8007958:	e013      	b.n	8007982 <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800795a:	693b      	ldr	r3, [r7, #16]
 800795c:	015a      	lsls	r2, r3, #5
 800795e:	68fb      	ldr	r3, [r7, #12]
 8007960:	4413      	add	r3, r2
 8007962:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007966:	461a      	mov	r2, r3
 8007968:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800796c:	6013      	str	r3, [r2, #0]
 800796e:	e008      	b.n	8007982 <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8007970:	693b      	ldr	r3, [r7, #16]
 8007972:	015a      	lsls	r2, r3, #5
 8007974:	68fb      	ldr	r3, [r7, #12]
 8007976:	4413      	add	r3, r2
 8007978:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800797c:	461a      	mov	r2, r3
 800797e:	2300      	movs	r3, #0
 8007980:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8007982:	693b      	ldr	r3, [r7, #16]
 8007984:	015a      	lsls	r2, r3, #5
 8007986:	68fb      	ldr	r3, [r7, #12]
 8007988:	4413      	add	r3, r2
 800798a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800798e:	461a      	mov	r2, r3
 8007990:	2300      	movs	r3, #0
 8007992:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8007994:	693b      	ldr	r3, [r7, #16]
 8007996:	015a      	lsls	r2, r3, #5
 8007998:	68fb      	ldr	r3, [r7, #12]
 800799a:	4413      	add	r3, r2
 800799c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80079a0:	461a      	mov	r2, r3
 80079a2:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80079a6:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80079a8:	693b      	ldr	r3, [r7, #16]
 80079aa:	3301      	adds	r3, #1
 80079ac:	613b      	str	r3, [r7, #16]
 80079ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80079b0:	693a      	ldr	r2, [r7, #16]
 80079b2:	429a      	cmp	r2, r3
 80079b4:	d3b7      	bcc.n	8007926 <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80079b6:	2300      	movs	r3, #0
 80079b8:	613b      	str	r3, [r7, #16]
 80079ba:	e043      	b.n	8007a44 <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80079bc:	693b      	ldr	r3, [r7, #16]
 80079be:	015a      	lsls	r2, r3, #5
 80079c0:	68fb      	ldr	r3, [r7, #12]
 80079c2:	4413      	add	r3, r2
 80079c4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80079c8:	681b      	ldr	r3, [r3, #0]
 80079ca:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80079ce:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80079d2:	d118      	bne.n	8007a06 <USB_DevInit+0x206>
    {
      if (i == 0U)
 80079d4:	693b      	ldr	r3, [r7, #16]
 80079d6:	2b00      	cmp	r3, #0
 80079d8:	d10a      	bne.n	80079f0 <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80079da:	693b      	ldr	r3, [r7, #16]
 80079dc:	015a      	lsls	r2, r3, #5
 80079de:	68fb      	ldr	r3, [r7, #12]
 80079e0:	4413      	add	r3, r2
 80079e2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80079e6:	461a      	mov	r2, r3
 80079e8:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80079ec:	6013      	str	r3, [r2, #0]
 80079ee:	e013      	b.n	8007a18 <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80079f0:	693b      	ldr	r3, [r7, #16]
 80079f2:	015a      	lsls	r2, r3, #5
 80079f4:	68fb      	ldr	r3, [r7, #12]
 80079f6:	4413      	add	r3, r2
 80079f8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80079fc:	461a      	mov	r2, r3
 80079fe:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8007a02:	6013      	str	r3, [r2, #0]
 8007a04:	e008      	b.n	8007a18 <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8007a06:	693b      	ldr	r3, [r7, #16]
 8007a08:	015a      	lsls	r2, r3, #5
 8007a0a:	68fb      	ldr	r3, [r7, #12]
 8007a0c:	4413      	add	r3, r2
 8007a0e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007a12:	461a      	mov	r2, r3
 8007a14:	2300      	movs	r3, #0
 8007a16:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8007a18:	693b      	ldr	r3, [r7, #16]
 8007a1a:	015a      	lsls	r2, r3, #5
 8007a1c:	68fb      	ldr	r3, [r7, #12]
 8007a1e:	4413      	add	r3, r2
 8007a20:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007a24:	461a      	mov	r2, r3
 8007a26:	2300      	movs	r3, #0
 8007a28:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8007a2a:	693b      	ldr	r3, [r7, #16]
 8007a2c:	015a      	lsls	r2, r3, #5
 8007a2e:	68fb      	ldr	r3, [r7, #12]
 8007a30:	4413      	add	r3, r2
 8007a32:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007a36:	461a      	mov	r2, r3
 8007a38:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8007a3c:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007a3e:	693b      	ldr	r3, [r7, #16]
 8007a40:	3301      	adds	r3, #1
 8007a42:	613b      	str	r3, [r7, #16]
 8007a44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a46:	693a      	ldr	r2, [r7, #16]
 8007a48:	429a      	cmp	r2, r3
 8007a4a:	d3b7      	bcc.n	80079bc <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8007a4c:	68fb      	ldr	r3, [r7, #12]
 8007a4e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007a52:	691b      	ldr	r3, [r3, #16]
 8007a54:	68fa      	ldr	r2, [r7, #12]
 8007a56:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007a5a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007a5e:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	2200      	movs	r2, #0
 8007a64:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8007a6c:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8007a6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007a70:	2b00      	cmp	r3, #0
 8007a72:	d105      	bne.n	8007a80 <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	699b      	ldr	r3, [r3, #24]
 8007a78:	f043 0210 	orr.w	r2, r3, #16
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	699a      	ldr	r2, [r3, #24]
 8007a84:	4b0f      	ldr	r3, [pc, #60]	; (8007ac4 <USB_DevInit+0x2c4>)
 8007a86:	4313      	orrs	r3, r2
 8007a88:	687a      	ldr	r2, [r7, #4]
 8007a8a:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8007a8c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007a8e:	2b00      	cmp	r3, #0
 8007a90:	d005      	beq.n	8007a9e <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	699b      	ldr	r3, [r3, #24]
 8007a96:	f043 0208 	orr.w	r2, r3, #8
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8007a9e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007aa0:	2b01      	cmp	r3, #1
 8007aa2:	d107      	bne.n	8007ab4 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	699b      	ldr	r3, [r3, #24]
 8007aa8:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8007aac:	f043 0304 	orr.w	r3, r3, #4
 8007ab0:	687a      	ldr	r2, [r7, #4]
 8007ab2:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8007ab4:	7dfb      	ldrb	r3, [r7, #23]
}
 8007ab6:	4618      	mov	r0, r3
 8007ab8:	3718      	adds	r7, #24
 8007aba:	46bd      	mov	sp, r7
 8007abc:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007ac0:	b004      	add	sp, #16
 8007ac2:	4770      	bx	lr
 8007ac4:	803c3800 	.word	0x803c3800

08007ac8 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8007ac8:	b480      	push	{r7}
 8007aca:	b085      	sub	sp, #20
 8007acc:	af00      	add	r7, sp, #0
 8007ace:	6078      	str	r0, [r7, #4]
 8007ad0:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 8007ad2:	2300      	movs	r3, #0
 8007ad4:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8007ad6:	683b      	ldr	r3, [r7, #0]
 8007ad8:	019b      	lsls	r3, r3, #6
 8007ada:	f043 0220 	orr.w	r2, r3, #32
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8007ae2:	68fb      	ldr	r3, [r7, #12]
 8007ae4:	3301      	adds	r3, #1
 8007ae6:	60fb      	str	r3, [r7, #12]
 8007ae8:	68fb      	ldr	r3, [r7, #12]
 8007aea:	4a08      	ldr	r2, [pc, #32]	; (8007b0c <USB_FlushTxFifo+0x44>)
 8007aec:	4293      	cmp	r3, r2
 8007aee:	d901      	bls.n	8007af4 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 8007af0:	2303      	movs	r3, #3
 8007af2:	e006      	b.n	8007b02 <USB_FlushTxFifo+0x3a>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	691b      	ldr	r3, [r3, #16]
 8007af8:	f003 0320 	and.w	r3, r3, #32
 8007afc:	2b20      	cmp	r3, #32
 8007afe:	d0f0      	beq.n	8007ae2 <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 8007b00:	2300      	movs	r3, #0
}
 8007b02:	4618      	mov	r0, r3
 8007b04:	3714      	adds	r7, #20
 8007b06:	46bd      	mov	sp, r7
 8007b08:	bc80      	pop	{r7}
 8007b0a:	4770      	bx	lr
 8007b0c:	00030d40 	.word	0x00030d40

08007b10 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8007b10:	b480      	push	{r7}
 8007b12:	b085      	sub	sp, #20
 8007b14:	af00      	add	r7, sp, #0
 8007b16:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 8007b18:	2300      	movs	r3, #0
 8007b1a:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	2210      	movs	r2, #16
 8007b20:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8007b22:	68fb      	ldr	r3, [r7, #12]
 8007b24:	3301      	adds	r3, #1
 8007b26:	60fb      	str	r3, [r7, #12]
 8007b28:	68fb      	ldr	r3, [r7, #12]
 8007b2a:	4a08      	ldr	r2, [pc, #32]	; (8007b4c <USB_FlushRxFifo+0x3c>)
 8007b2c:	4293      	cmp	r3, r2
 8007b2e:	d901      	bls.n	8007b34 <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 8007b30:	2303      	movs	r3, #3
 8007b32:	e006      	b.n	8007b42 <USB_FlushRxFifo+0x32>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	691b      	ldr	r3, [r3, #16]
 8007b38:	f003 0310 	and.w	r3, r3, #16
 8007b3c:	2b10      	cmp	r3, #16
 8007b3e:	d0f0      	beq.n	8007b22 <USB_FlushRxFifo+0x12>

  return HAL_OK;
 8007b40:	2300      	movs	r3, #0
}
 8007b42:	4618      	mov	r0, r3
 8007b44:	3714      	adds	r7, #20
 8007b46:	46bd      	mov	sp, r7
 8007b48:	bc80      	pop	{r7}
 8007b4a:	4770      	bx	lr
 8007b4c:	00030d40 	.word	0x00030d40

08007b50 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8007b50:	b480      	push	{r7}
 8007b52:	b085      	sub	sp, #20
 8007b54:	af00      	add	r7, sp, #0
 8007b56:	6078      	str	r0, [r7, #4]
 8007b58:	460b      	mov	r3, r1
 8007b5a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8007b60:	68fb      	ldr	r3, [r7, #12]
 8007b62:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007b66:	681a      	ldr	r2, [r3, #0]
 8007b68:	78fb      	ldrb	r3, [r7, #3]
 8007b6a:	68f9      	ldr	r1, [r7, #12]
 8007b6c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007b70:	4313      	orrs	r3, r2
 8007b72:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8007b74:	2300      	movs	r3, #0
}
 8007b76:	4618      	mov	r0, r3
 8007b78:	3714      	adds	r7, #20
 8007b7a:	46bd      	mov	sp, r7
 8007b7c:	bc80      	pop	{r7}
 8007b7e:	4770      	bx	lr

08007b80 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 8007b80:	b480      	push	{r7}
 8007b82:	b087      	sub	sp, #28
 8007b84:	af00      	add	r7, sp, #0
 8007b86:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8007b8c:	693b      	ldr	r3, [r7, #16]
 8007b8e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007b92:	689b      	ldr	r3, [r3, #8]
 8007b94:	f003 0306 	and.w	r3, r3, #6
 8007b98:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8007b9a:	68fb      	ldr	r3, [r7, #12]
 8007b9c:	2b00      	cmp	r3, #0
 8007b9e:	d102      	bne.n	8007ba6 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8007ba0:	2300      	movs	r3, #0
 8007ba2:	75fb      	strb	r3, [r7, #23]
 8007ba4:	e00a      	b.n	8007bbc <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8007ba6:	68fb      	ldr	r3, [r7, #12]
 8007ba8:	2b02      	cmp	r3, #2
 8007baa:	d002      	beq.n	8007bb2 <USB_GetDevSpeed+0x32>
 8007bac:	68fb      	ldr	r3, [r7, #12]
 8007bae:	2b06      	cmp	r3, #6
 8007bb0:	d102      	bne.n	8007bb8 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8007bb2:	2302      	movs	r3, #2
 8007bb4:	75fb      	strb	r3, [r7, #23]
 8007bb6:	e001      	b.n	8007bbc <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8007bb8:	230f      	movs	r3, #15
 8007bba:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8007bbc:	7dfb      	ldrb	r3, [r7, #23]
}
 8007bbe:	4618      	mov	r0, r3
 8007bc0:	371c      	adds	r7, #28
 8007bc2:	46bd      	mov	sp, r7
 8007bc4:	bc80      	pop	{r7}
 8007bc6:	4770      	bx	lr

08007bc8 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8007bc8:	b480      	push	{r7}
 8007bca:	b085      	sub	sp, #20
 8007bcc:	af00      	add	r7, sp, #0
 8007bce:	6078      	str	r0, [r7, #4]
 8007bd0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007bd6:	683b      	ldr	r3, [r7, #0]
 8007bd8:	781b      	ldrb	r3, [r3, #0]
 8007bda:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8007bdc:	683b      	ldr	r3, [r7, #0]
 8007bde:	785b      	ldrb	r3, [r3, #1]
 8007be0:	2b01      	cmp	r3, #1
 8007be2:	d13a      	bne.n	8007c5a <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8007be4:	68fb      	ldr	r3, [r7, #12]
 8007be6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007bea:	69da      	ldr	r2, [r3, #28]
 8007bec:	683b      	ldr	r3, [r7, #0]
 8007bee:	781b      	ldrb	r3, [r3, #0]
 8007bf0:	f003 030f 	and.w	r3, r3, #15
 8007bf4:	2101      	movs	r1, #1
 8007bf6:	fa01 f303 	lsl.w	r3, r1, r3
 8007bfa:	b29b      	uxth	r3, r3
 8007bfc:	68f9      	ldr	r1, [r7, #12]
 8007bfe:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007c02:	4313      	orrs	r3, r2
 8007c04:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8007c06:	68bb      	ldr	r3, [r7, #8]
 8007c08:	015a      	lsls	r2, r3, #5
 8007c0a:	68fb      	ldr	r3, [r7, #12]
 8007c0c:	4413      	add	r3, r2
 8007c0e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007c12:	681b      	ldr	r3, [r3, #0]
 8007c14:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007c18:	2b00      	cmp	r3, #0
 8007c1a:	d155      	bne.n	8007cc8 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8007c1c:	68bb      	ldr	r3, [r7, #8]
 8007c1e:	015a      	lsls	r2, r3, #5
 8007c20:	68fb      	ldr	r3, [r7, #12]
 8007c22:	4413      	add	r3, r2
 8007c24:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007c28:	681a      	ldr	r2, [r3, #0]
 8007c2a:	683b      	ldr	r3, [r7, #0]
 8007c2c:	689b      	ldr	r3, [r3, #8]
 8007c2e:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8007c32:	683b      	ldr	r3, [r7, #0]
 8007c34:	78db      	ldrb	r3, [r3, #3]
 8007c36:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8007c38:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8007c3a:	68bb      	ldr	r3, [r7, #8]
 8007c3c:	059b      	lsls	r3, r3, #22
 8007c3e:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8007c40:	4313      	orrs	r3, r2
 8007c42:	68ba      	ldr	r2, [r7, #8]
 8007c44:	0151      	lsls	r1, r2, #5
 8007c46:	68fa      	ldr	r2, [r7, #12]
 8007c48:	440a      	add	r2, r1
 8007c4a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007c4e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007c52:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007c56:	6013      	str	r3, [r2, #0]
 8007c58:	e036      	b.n	8007cc8 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8007c5a:	68fb      	ldr	r3, [r7, #12]
 8007c5c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007c60:	69da      	ldr	r2, [r3, #28]
 8007c62:	683b      	ldr	r3, [r7, #0]
 8007c64:	781b      	ldrb	r3, [r3, #0]
 8007c66:	f003 030f 	and.w	r3, r3, #15
 8007c6a:	2101      	movs	r1, #1
 8007c6c:	fa01 f303 	lsl.w	r3, r1, r3
 8007c70:	041b      	lsls	r3, r3, #16
 8007c72:	68f9      	ldr	r1, [r7, #12]
 8007c74:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007c78:	4313      	orrs	r3, r2
 8007c7a:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8007c7c:	68bb      	ldr	r3, [r7, #8]
 8007c7e:	015a      	lsls	r2, r3, #5
 8007c80:	68fb      	ldr	r3, [r7, #12]
 8007c82:	4413      	add	r3, r2
 8007c84:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007c88:	681b      	ldr	r3, [r3, #0]
 8007c8a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007c8e:	2b00      	cmp	r3, #0
 8007c90:	d11a      	bne.n	8007cc8 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8007c92:	68bb      	ldr	r3, [r7, #8]
 8007c94:	015a      	lsls	r2, r3, #5
 8007c96:	68fb      	ldr	r3, [r7, #12]
 8007c98:	4413      	add	r3, r2
 8007c9a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007c9e:	681a      	ldr	r2, [r3, #0]
 8007ca0:	683b      	ldr	r3, [r7, #0]
 8007ca2:	689b      	ldr	r3, [r3, #8]
 8007ca4:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8007ca8:	683b      	ldr	r3, [r7, #0]
 8007caa:	78db      	ldrb	r3, [r3, #3]
 8007cac:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8007cae:	430b      	orrs	r3, r1
 8007cb0:	4313      	orrs	r3, r2
 8007cb2:	68ba      	ldr	r2, [r7, #8]
 8007cb4:	0151      	lsls	r1, r2, #5
 8007cb6:	68fa      	ldr	r2, [r7, #12]
 8007cb8:	440a      	add	r2, r1
 8007cba:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007cbe:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007cc2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007cc6:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8007cc8:	2300      	movs	r3, #0
}
 8007cca:	4618      	mov	r0, r3
 8007ccc:	3714      	adds	r7, #20
 8007cce:	46bd      	mov	sp, r7
 8007cd0:	bc80      	pop	{r7}
 8007cd2:	4770      	bx	lr

08007cd4 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8007cd4:	b480      	push	{r7}
 8007cd6:	b085      	sub	sp, #20
 8007cd8:	af00      	add	r7, sp, #0
 8007cda:	6078      	str	r0, [r7, #4]
 8007cdc:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007ce2:	683b      	ldr	r3, [r7, #0]
 8007ce4:	781b      	ldrb	r3, [r3, #0]
 8007ce6:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8007ce8:	683b      	ldr	r3, [r7, #0]
 8007cea:	785b      	ldrb	r3, [r3, #1]
 8007cec:	2b01      	cmp	r3, #1
 8007cee:	d161      	bne.n	8007db4 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007cf0:	68bb      	ldr	r3, [r7, #8]
 8007cf2:	015a      	lsls	r2, r3, #5
 8007cf4:	68fb      	ldr	r3, [r7, #12]
 8007cf6:	4413      	add	r3, r2
 8007cf8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007cfc:	681b      	ldr	r3, [r3, #0]
 8007cfe:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007d02:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007d06:	d11f      	bne.n	8007d48 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8007d08:	68bb      	ldr	r3, [r7, #8]
 8007d0a:	015a      	lsls	r2, r3, #5
 8007d0c:	68fb      	ldr	r3, [r7, #12]
 8007d0e:	4413      	add	r3, r2
 8007d10:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007d14:	681b      	ldr	r3, [r3, #0]
 8007d16:	68ba      	ldr	r2, [r7, #8]
 8007d18:	0151      	lsls	r1, r2, #5
 8007d1a:	68fa      	ldr	r2, [r7, #12]
 8007d1c:	440a      	add	r2, r1
 8007d1e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007d22:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8007d26:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8007d28:	68bb      	ldr	r3, [r7, #8]
 8007d2a:	015a      	lsls	r2, r3, #5
 8007d2c:	68fb      	ldr	r3, [r7, #12]
 8007d2e:	4413      	add	r3, r2
 8007d30:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007d34:	681b      	ldr	r3, [r3, #0]
 8007d36:	68ba      	ldr	r2, [r7, #8]
 8007d38:	0151      	lsls	r1, r2, #5
 8007d3a:	68fa      	ldr	r2, [r7, #12]
 8007d3c:	440a      	add	r2, r1
 8007d3e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007d42:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8007d46:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8007d48:	68fb      	ldr	r3, [r7, #12]
 8007d4a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007d4e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007d50:	683b      	ldr	r3, [r7, #0]
 8007d52:	781b      	ldrb	r3, [r3, #0]
 8007d54:	f003 030f 	and.w	r3, r3, #15
 8007d58:	2101      	movs	r1, #1
 8007d5a:	fa01 f303 	lsl.w	r3, r1, r3
 8007d5e:	b29b      	uxth	r3, r3
 8007d60:	43db      	mvns	r3, r3
 8007d62:	68f9      	ldr	r1, [r7, #12]
 8007d64:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007d68:	4013      	ands	r3, r2
 8007d6a:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8007d6c:	68fb      	ldr	r3, [r7, #12]
 8007d6e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007d72:	69da      	ldr	r2, [r3, #28]
 8007d74:	683b      	ldr	r3, [r7, #0]
 8007d76:	781b      	ldrb	r3, [r3, #0]
 8007d78:	f003 030f 	and.w	r3, r3, #15
 8007d7c:	2101      	movs	r1, #1
 8007d7e:	fa01 f303 	lsl.w	r3, r1, r3
 8007d82:	b29b      	uxth	r3, r3
 8007d84:	43db      	mvns	r3, r3
 8007d86:	68f9      	ldr	r1, [r7, #12]
 8007d88:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007d8c:	4013      	ands	r3, r2
 8007d8e:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8007d90:	68bb      	ldr	r3, [r7, #8]
 8007d92:	015a      	lsls	r2, r3, #5
 8007d94:	68fb      	ldr	r3, [r7, #12]
 8007d96:	4413      	add	r3, r2
 8007d98:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007d9c:	681a      	ldr	r2, [r3, #0]
 8007d9e:	68bb      	ldr	r3, [r7, #8]
 8007da0:	0159      	lsls	r1, r3, #5
 8007da2:	68fb      	ldr	r3, [r7, #12]
 8007da4:	440b      	add	r3, r1
 8007da6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007daa:	4619      	mov	r1, r3
 8007dac:	4b35      	ldr	r3, [pc, #212]	; (8007e84 <USB_DeactivateEndpoint+0x1b0>)
 8007dae:	4013      	ands	r3, r2
 8007db0:	600b      	str	r3, [r1, #0]
 8007db2:	e060      	b.n	8007e76 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007db4:	68bb      	ldr	r3, [r7, #8]
 8007db6:	015a      	lsls	r2, r3, #5
 8007db8:	68fb      	ldr	r3, [r7, #12]
 8007dba:	4413      	add	r3, r2
 8007dbc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007dc0:	681b      	ldr	r3, [r3, #0]
 8007dc2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007dc6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007dca:	d11f      	bne.n	8007e0c <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8007dcc:	68bb      	ldr	r3, [r7, #8]
 8007dce:	015a      	lsls	r2, r3, #5
 8007dd0:	68fb      	ldr	r3, [r7, #12]
 8007dd2:	4413      	add	r3, r2
 8007dd4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007dd8:	681b      	ldr	r3, [r3, #0]
 8007dda:	68ba      	ldr	r2, [r7, #8]
 8007ddc:	0151      	lsls	r1, r2, #5
 8007dde:	68fa      	ldr	r2, [r7, #12]
 8007de0:	440a      	add	r2, r1
 8007de2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007de6:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8007dea:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8007dec:	68bb      	ldr	r3, [r7, #8]
 8007dee:	015a      	lsls	r2, r3, #5
 8007df0:	68fb      	ldr	r3, [r7, #12]
 8007df2:	4413      	add	r3, r2
 8007df4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007df8:	681b      	ldr	r3, [r3, #0]
 8007dfa:	68ba      	ldr	r2, [r7, #8]
 8007dfc:	0151      	lsls	r1, r2, #5
 8007dfe:	68fa      	ldr	r2, [r7, #12]
 8007e00:	440a      	add	r2, r1
 8007e02:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007e06:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8007e0a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8007e0c:	68fb      	ldr	r3, [r7, #12]
 8007e0e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007e12:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007e14:	683b      	ldr	r3, [r7, #0]
 8007e16:	781b      	ldrb	r3, [r3, #0]
 8007e18:	f003 030f 	and.w	r3, r3, #15
 8007e1c:	2101      	movs	r1, #1
 8007e1e:	fa01 f303 	lsl.w	r3, r1, r3
 8007e22:	041b      	lsls	r3, r3, #16
 8007e24:	43db      	mvns	r3, r3
 8007e26:	68f9      	ldr	r1, [r7, #12]
 8007e28:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007e2c:	4013      	ands	r3, r2
 8007e2e:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8007e30:	68fb      	ldr	r3, [r7, #12]
 8007e32:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007e36:	69da      	ldr	r2, [r3, #28]
 8007e38:	683b      	ldr	r3, [r7, #0]
 8007e3a:	781b      	ldrb	r3, [r3, #0]
 8007e3c:	f003 030f 	and.w	r3, r3, #15
 8007e40:	2101      	movs	r1, #1
 8007e42:	fa01 f303 	lsl.w	r3, r1, r3
 8007e46:	041b      	lsls	r3, r3, #16
 8007e48:	43db      	mvns	r3, r3
 8007e4a:	68f9      	ldr	r1, [r7, #12]
 8007e4c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007e50:	4013      	ands	r3, r2
 8007e52:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8007e54:	68bb      	ldr	r3, [r7, #8]
 8007e56:	015a      	lsls	r2, r3, #5
 8007e58:	68fb      	ldr	r3, [r7, #12]
 8007e5a:	4413      	add	r3, r2
 8007e5c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007e60:	681a      	ldr	r2, [r3, #0]
 8007e62:	68bb      	ldr	r3, [r7, #8]
 8007e64:	0159      	lsls	r1, r3, #5
 8007e66:	68fb      	ldr	r3, [r7, #12]
 8007e68:	440b      	add	r3, r1
 8007e6a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007e6e:	4619      	mov	r1, r3
 8007e70:	4b05      	ldr	r3, [pc, #20]	; (8007e88 <USB_DeactivateEndpoint+0x1b4>)
 8007e72:	4013      	ands	r3, r2
 8007e74:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8007e76:	2300      	movs	r3, #0
}
 8007e78:	4618      	mov	r0, r3
 8007e7a:	3714      	adds	r7, #20
 8007e7c:	46bd      	mov	sp, r7
 8007e7e:	bc80      	pop	{r7}
 8007e80:	4770      	bx	lr
 8007e82:	bf00      	nop
 8007e84:	ec337800 	.word	0xec337800
 8007e88:	eff37800 	.word	0xeff37800

08007e8c <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8007e8c:	b580      	push	{r7, lr}
 8007e8e:	b08a      	sub	sp, #40	; 0x28
 8007e90:	af02      	add	r7, sp, #8
 8007e92:	60f8      	str	r0, [r7, #12]
 8007e94:	60b9      	str	r1, [r7, #8]
 8007e96:	4613      	mov	r3, r2
 8007e98:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007e9a:	68fb      	ldr	r3, [r7, #12]
 8007e9c:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8007e9e:	68bb      	ldr	r3, [r7, #8]
 8007ea0:	781b      	ldrb	r3, [r3, #0]
 8007ea2:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8007ea4:	68bb      	ldr	r3, [r7, #8]
 8007ea6:	785b      	ldrb	r3, [r3, #1]
 8007ea8:	2b01      	cmp	r3, #1
 8007eaa:	f040 815c 	bne.w	8008166 <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8007eae:	68bb      	ldr	r3, [r7, #8]
 8007eb0:	695b      	ldr	r3, [r3, #20]
 8007eb2:	2b00      	cmp	r3, #0
 8007eb4:	d132      	bne.n	8007f1c <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8007eb6:	69bb      	ldr	r3, [r7, #24]
 8007eb8:	015a      	lsls	r2, r3, #5
 8007eba:	69fb      	ldr	r3, [r7, #28]
 8007ebc:	4413      	add	r3, r2
 8007ebe:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007ec2:	691b      	ldr	r3, [r3, #16]
 8007ec4:	69ba      	ldr	r2, [r7, #24]
 8007ec6:	0151      	lsls	r1, r2, #5
 8007ec8:	69fa      	ldr	r2, [r7, #28]
 8007eca:	440a      	add	r2, r1
 8007ecc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007ed0:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8007ed4:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8007ed8:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8007eda:	69bb      	ldr	r3, [r7, #24]
 8007edc:	015a      	lsls	r2, r3, #5
 8007ede:	69fb      	ldr	r3, [r7, #28]
 8007ee0:	4413      	add	r3, r2
 8007ee2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007ee6:	691b      	ldr	r3, [r3, #16]
 8007ee8:	69ba      	ldr	r2, [r7, #24]
 8007eea:	0151      	lsls	r1, r2, #5
 8007eec:	69fa      	ldr	r2, [r7, #28]
 8007eee:	440a      	add	r2, r1
 8007ef0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007ef4:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8007ef8:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8007efa:	69bb      	ldr	r3, [r7, #24]
 8007efc:	015a      	lsls	r2, r3, #5
 8007efe:	69fb      	ldr	r3, [r7, #28]
 8007f00:	4413      	add	r3, r2
 8007f02:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007f06:	691b      	ldr	r3, [r3, #16]
 8007f08:	69ba      	ldr	r2, [r7, #24]
 8007f0a:	0151      	lsls	r1, r2, #5
 8007f0c:	69fa      	ldr	r2, [r7, #28]
 8007f0e:	440a      	add	r2, r1
 8007f10:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007f14:	0cdb      	lsrs	r3, r3, #19
 8007f16:	04db      	lsls	r3, r3, #19
 8007f18:	6113      	str	r3, [r2, #16]
 8007f1a:	e074      	b.n	8008006 <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8007f1c:	69bb      	ldr	r3, [r7, #24]
 8007f1e:	015a      	lsls	r2, r3, #5
 8007f20:	69fb      	ldr	r3, [r7, #28]
 8007f22:	4413      	add	r3, r2
 8007f24:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007f28:	691b      	ldr	r3, [r3, #16]
 8007f2a:	69ba      	ldr	r2, [r7, #24]
 8007f2c:	0151      	lsls	r1, r2, #5
 8007f2e:	69fa      	ldr	r2, [r7, #28]
 8007f30:	440a      	add	r2, r1
 8007f32:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007f36:	0cdb      	lsrs	r3, r3, #19
 8007f38:	04db      	lsls	r3, r3, #19
 8007f3a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8007f3c:	69bb      	ldr	r3, [r7, #24]
 8007f3e:	015a      	lsls	r2, r3, #5
 8007f40:	69fb      	ldr	r3, [r7, #28]
 8007f42:	4413      	add	r3, r2
 8007f44:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007f48:	691b      	ldr	r3, [r3, #16]
 8007f4a:	69ba      	ldr	r2, [r7, #24]
 8007f4c:	0151      	lsls	r1, r2, #5
 8007f4e:	69fa      	ldr	r2, [r7, #28]
 8007f50:	440a      	add	r2, r1
 8007f52:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007f56:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8007f5a:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8007f5e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8007f60:	69bb      	ldr	r3, [r7, #24]
 8007f62:	015a      	lsls	r2, r3, #5
 8007f64:	69fb      	ldr	r3, [r7, #28]
 8007f66:	4413      	add	r3, r2
 8007f68:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007f6c:	691a      	ldr	r2, [r3, #16]
                                     (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 8007f6e:	68bb      	ldr	r3, [r7, #8]
 8007f70:	6959      	ldr	r1, [r3, #20]
 8007f72:	68bb      	ldr	r3, [r7, #8]
 8007f74:	689b      	ldr	r3, [r3, #8]
 8007f76:	440b      	add	r3, r1
 8007f78:	1e59      	subs	r1, r3, #1
 8007f7a:	68bb      	ldr	r3, [r7, #8]
 8007f7c:	689b      	ldr	r3, [r3, #8]
 8007f7e:	fbb1 f3f3 	udiv	r3, r1, r3
 8007f82:	04d9      	lsls	r1, r3, #19
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8007f84:	4b9d      	ldr	r3, [pc, #628]	; (80081fc <USB_EPStartXfer+0x370>)
 8007f86:	400b      	ands	r3, r1
 8007f88:	69b9      	ldr	r1, [r7, #24]
 8007f8a:	0148      	lsls	r0, r1, #5
 8007f8c:	69f9      	ldr	r1, [r7, #28]
 8007f8e:	4401      	add	r1, r0
 8007f90:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8007f94:	4313      	orrs	r3, r2
 8007f96:	610b      	str	r3, [r1, #16]

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8007f98:	69bb      	ldr	r3, [r7, #24]
 8007f9a:	015a      	lsls	r2, r3, #5
 8007f9c:	69fb      	ldr	r3, [r7, #28]
 8007f9e:	4413      	add	r3, r2
 8007fa0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007fa4:	691a      	ldr	r2, [r3, #16]
 8007fa6:	68bb      	ldr	r3, [r7, #8]
 8007fa8:	695b      	ldr	r3, [r3, #20]
 8007faa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007fae:	69b9      	ldr	r1, [r7, #24]
 8007fb0:	0148      	lsls	r0, r1, #5
 8007fb2:	69f9      	ldr	r1, [r7, #28]
 8007fb4:	4401      	add	r1, r0
 8007fb6:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8007fba:	4313      	orrs	r3, r2
 8007fbc:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 8007fbe:	68bb      	ldr	r3, [r7, #8]
 8007fc0:	78db      	ldrb	r3, [r3, #3]
 8007fc2:	2b01      	cmp	r3, #1
 8007fc4:	d11f      	bne.n	8008006 <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8007fc6:	69bb      	ldr	r3, [r7, #24]
 8007fc8:	015a      	lsls	r2, r3, #5
 8007fca:	69fb      	ldr	r3, [r7, #28]
 8007fcc:	4413      	add	r3, r2
 8007fce:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007fd2:	691b      	ldr	r3, [r3, #16]
 8007fd4:	69ba      	ldr	r2, [r7, #24]
 8007fd6:	0151      	lsls	r1, r2, #5
 8007fd8:	69fa      	ldr	r2, [r7, #28]
 8007fda:	440a      	add	r2, r1
 8007fdc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007fe0:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 8007fe4:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 8007fe6:	69bb      	ldr	r3, [r7, #24]
 8007fe8:	015a      	lsls	r2, r3, #5
 8007fea:	69fb      	ldr	r3, [r7, #28]
 8007fec:	4413      	add	r3, r2
 8007fee:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007ff2:	691b      	ldr	r3, [r3, #16]
 8007ff4:	69ba      	ldr	r2, [r7, #24]
 8007ff6:	0151      	lsls	r1, r2, #5
 8007ff8:	69fa      	ldr	r2, [r7, #28]
 8007ffa:	440a      	add	r2, r1
 8007ffc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008000:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8008004:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 8008006:	79fb      	ldrb	r3, [r7, #7]
 8008008:	2b01      	cmp	r3, #1
 800800a:	d14b      	bne.n	80080a4 <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800800c:	68bb      	ldr	r3, [r7, #8]
 800800e:	691b      	ldr	r3, [r3, #16]
 8008010:	2b00      	cmp	r3, #0
 8008012:	d009      	beq.n	8008028 <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8008014:	69bb      	ldr	r3, [r7, #24]
 8008016:	015a      	lsls	r2, r3, #5
 8008018:	69fb      	ldr	r3, [r7, #28]
 800801a:	4413      	add	r3, r2
 800801c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008020:	461a      	mov	r2, r3
 8008022:	68bb      	ldr	r3, [r7, #8]
 8008024:	691b      	ldr	r3, [r3, #16]
 8008026:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8008028:	68bb      	ldr	r3, [r7, #8]
 800802a:	78db      	ldrb	r3, [r3, #3]
 800802c:	2b01      	cmp	r3, #1
 800802e:	d128      	bne.n	8008082 <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8008030:	69fb      	ldr	r3, [r7, #28]
 8008032:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008036:	689b      	ldr	r3, [r3, #8]
 8008038:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800803c:	2b00      	cmp	r3, #0
 800803e:	d110      	bne.n	8008062 <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8008040:	69bb      	ldr	r3, [r7, #24]
 8008042:	015a      	lsls	r2, r3, #5
 8008044:	69fb      	ldr	r3, [r7, #28]
 8008046:	4413      	add	r3, r2
 8008048:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800804c:	681b      	ldr	r3, [r3, #0]
 800804e:	69ba      	ldr	r2, [r7, #24]
 8008050:	0151      	lsls	r1, r2, #5
 8008052:	69fa      	ldr	r2, [r7, #28]
 8008054:	440a      	add	r2, r1
 8008056:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800805a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800805e:	6013      	str	r3, [r2, #0]
 8008060:	e00f      	b.n	8008082 <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8008062:	69bb      	ldr	r3, [r7, #24]
 8008064:	015a      	lsls	r2, r3, #5
 8008066:	69fb      	ldr	r3, [r7, #28]
 8008068:	4413      	add	r3, r2
 800806a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800806e:	681b      	ldr	r3, [r3, #0]
 8008070:	69ba      	ldr	r2, [r7, #24]
 8008072:	0151      	lsls	r1, r2, #5
 8008074:	69fa      	ldr	r2, [r7, #28]
 8008076:	440a      	add	r2, r1
 8008078:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800807c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008080:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8008082:	69bb      	ldr	r3, [r7, #24]
 8008084:	015a      	lsls	r2, r3, #5
 8008086:	69fb      	ldr	r3, [r7, #28]
 8008088:	4413      	add	r3, r2
 800808a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800808e:	681b      	ldr	r3, [r3, #0]
 8008090:	69ba      	ldr	r2, [r7, #24]
 8008092:	0151      	lsls	r1, r2, #5
 8008094:	69fa      	ldr	r2, [r7, #28]
 8008096:	440a      	add	r2, r1
 8008098:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800809c:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80080a0:	6013      	str	r3, [r2, #0]
 80080a2:	e12f      	b.n	8008304 <USB_EPStartXfer+0x478>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80080a4:	69bb      	ldr	r3, [r7, #24]
 80080a6:	015a      	lsls	r2, r3, #5
 80080a8:	69fb      	ldr	r3, [r7, #28]
 80080aa:	4413      	add	r3, r2
 80080ac:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80080b0:	681b      	ldr	r3, [r3, #0]
 80080b2:	69ba      	ldr	r2, [r7, #24]
 80080b4:	0151      	lsls	r1, r2, #5
 80080b6:	69fa      	ldr	r2, [r7, #28]
 80080b8:	440a      	add	r2, r1
 80080ba:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80080be:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80080c2:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80080c4:	68bb      	ldr	r3, [r7, #8]
 80080c6:	78db      	ldrb	r3, [r3, #3]
 80080c8:	2b01      	cmp	r3, #1
 80080ca:	d015      	beq.n	80080f8 <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 80080cc:	68bb      	ldr	r3, [r7, #8]
 80080ce:	695b      	ldr	r3, [r3, #20]
 80080d0:	2b00      	cmp	r3, #0
 80080d2:	f000 8117 	beq.w	8008304 <USB_EPStartXfer+0x478>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 80080d6:	69fb      	ldr	r3, [r7, #28]
 80080d8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80080dc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80080de:	68bb      	ldr	r3, [r7, #8]
 80080e0:	781b      	ldrb	r3, [r3, #0]
 80080e2:	f003 030f 	and.w	r3, r3, #15
 80080e6:	2101      	movs	r1, #1
 80080e8:	fa01 f303 	lsl.w	r3, r1, r3
 80080ec:	69f9      	ldr	r1, [r7, #28]
 80080ee:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80080f2:	4313      	orrs	r3, r2
 80080f4:	634b      	str	r3, [r1, #52]	; 0x34
 80080f6:	e105      	b.n	8008304 <USB_EPStartXfer+0x478>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80080f8:	69fb      	ldr	r3, [r7, #28]
 80080fa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80080fe:	689b      	ldr	r3, [r3, #8]
 8008100:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008104:	2b00      	cmp	r3, #0
 8008106:	d110      	bne.n	800812a <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8008108:	69bb      	ldr	r3, [r7, #24]
 800810a:	015a      	lsls	r2, r3, #5
 800810c:	69fb      	ldr	r3, [r7, #28]
 800810e:	4413      	add	r3, r2
 8008110:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008114:	681b      	ldr	r3, [r3, #0]
 8008116:	69ba      	ldr	r2, [r7, #24]
 8008118:	0151      	lsls	r1, r2, #5
 800811a:	69fa      	ldr	r2, [r7, #28]
 800811c:	440a      	add	r2, r1
 800811e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008122:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8008126:	6013      	str	r3, [r2, #0]
 8008128:	e00f      	b.n	800814a <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800812a:	69bb      	ldr	r3, [r7, #24]
 800812c:	015a      	lsls	r2, r3, #5
 800812e:	69fb      	ldr	r3, [r7, #28]
 8008130:	4413      	add	r3, r2
 8008132:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008136:	681b      	ldr	r3, [r3, #0]
 8008138:	69ba      	ldr	r2, [r7, #24]
 800813a:	0151      	lsls	r1, r2, #5
 800813c:	69fa      	ldr	r2, [r7, #28]
 800813e:	440a      	add	r2, r1
 8008140:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008144:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008148:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800814a:	68bb      	ldr	r3, [r7, #8]
 800814c:	68d9      	ldr	r1, [r3, #12]
 800814e:	68bb      	ldr	r3, [r7, #8]
 8008150:	781a      	ldrb	r2, [r3, #0]
 8008152:	68bb      	ldr	r3, [r7, #8]
 8008154:	695b      	ldr	r3, [r3, #20]
 8008156:	b298      	uxth	r0, r3
 8008158:	79fb      	ldrb	r3, [r7, #7]
 800815a:	9300      	str	r3, [sp, #0]
 800815c:	4603      	mov	r3, r0
 800815e:	68f8      	ldr	r0, [r7, #12]
 8008160:	f000 fa2a 	bl	80085b8 <USB_WritePacket>
 8008164:	e0ce      	b.n	8008304 <USB_EPStartXfer+0x478>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8008166:	69bb      	ldr	r3, [r7, #24]
 8008168:	015a      	lsls	r2, r3, #5
 800816a:	69fb      	ldr	r3, [r7, #28]
 800816c:	4413      	add	r3, r2
 800816e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008172:	691b      	ldr	r3, [r3, #16]
 8008174:	69ba      	ldr	r2, [r7, #24]
 8008176:	0151      	lsls	r1, r2, #5
 8008178:	69fa      	ldr	r2, [r7, #28]
 800817a:	440a      	add	r2, r1
 800817c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008180:	0cdb      	lsrs	r3, r3, #19
 8008182:	04db      	lsls	r3, r3, #19
 8008184:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8008186:	69bb      	ldr	r3, [r7, #24]
 8008188:	015a      	lsls	r2, r3, #5
 800818a:	69fb      	ldr	r3, [r7, #28]
 800818c:	4413      	add	r3, r2
 800818e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008192:	691b      	ldr	r3, [r3, #16]
 8008194:	69ba      	ldr	r2, [r7, #24]
 8008196:	0151      	lsls	r1, r2, #5
 8008198:	69fa      	ldr	r2, [r7, #28]
 800819a:	440a      	add	r2, r1
 800819c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80081a0:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80081a4:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80081a8:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 80081aa:	68bb      	ldr	r3, [r7, #8]
 80081ac:	695b      	ldr	r3, [r3, #20]
 80081ae:	2b00      	cmp	r3, #0
 80081b0:	d126      	bne.n	8008200 <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 80081b2:	69bb      	ldr	r3, [r7, #24]
 80081b4:	015a      	lsls	r2, r3, #5
 80081b6:	69fb      	ldr	r3, [r7, #28]
 80081b8:	4413      	add	r3, r2
 80081ba:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80081be:	691a      	ldr	r2, [r3, #16]
 80081c0:	68bb      	ldr	r3, [r7, #8]
 80081c2:	689b      	ldr	r3, [r3, #8]
 80081c4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80081c8:	69b9      	ldr	r1, [r7, #24]
 80081ca:	0148      	lsls	r0, r1, #5
 80081cc:	69f9      	ldr	r1, [r7, #28]
 80081ce:	4401      	add	r1, r0
 80081d0:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80081d4:	4313      	orrs	r3, r2
 80081d6:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80081d8:	69bb      	ldr	r3, [r7, #24]
 80081da:	015a      	lsls	r2, r3, #5
 80081dc:	69fb      	ldr	r3, [r7, #28]
 80081de:	4413      	add	r3, r2
 80081e0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80081e4:	691b      	ldr	r3, [r3, #16]
 80081e6:	69ba      	ldr	r2, [r7, #24]
 80081e8:	0151      	lsls	r1, r2, #5
 80081ea:	69fa      	ldr	r2, [r7, #28]
 80081ec:	440a      	add	r2, r1
 80081ee:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80081f2:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80081f6:	6113      	str	r3, [r2, #16]
 80081f8:	e036      	b.n	8008268 <USB_EPStartXfer+0x3dc>
 80081fa:	bf00      	nop
 80081fc:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8008200:	68bb      	ldr	r3, [r7, #8]
 8008202:	695a      	ldr	r2, [r3, #20]
 8008204:	68bb      	ldr	r3, [r7, #8]
 8008206:	689b      	ldr	r3, [r3, #8]
 8008208:	4413      	add	r3, r2
 800820a:	1e5a      	subs	r2, r3, #1
 800820c:	68bb      	ldr	r3, [r7, #8]
 800820e:	689b      	ldr	r3, [r3, #8]
 8008210:	fbb2 f3f3 	udiv	r3, r2, r3
 8008214:	82fb      	strh	r3, [r7, #22]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8008216:	69bb      	ldr	r3, [r7, #24]
 8008218:	015a      	lsls	r2, r3, #5
 800821a:	69fb      	ldr	r3, [r7, #28]
 800821c:	4413      	add	r3, r2
 800821e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008222:	691a      	ldr	r2, [r3, #16]
 8008224:	8afb      	ldrh	r3, [r7, #22]
 8008226:	04d9      	lsls	r1, r3, #19
 8008228:	4b39      	ldr	r3, [pc, #228]	; (8008310 <USB_EPStartXfer+0x484>)
 800822a:	400b      	ands	r3, r1
 800822c:	69b9      	ldr	r1, [r7, #24]
 800822e:	0148      	lsls	r0, r1, #5
 8008230:	69f9      	ldr	r1, [r7, #28]
 8008232:	4401      	add	r1, r0
 8008234:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8008238:	4313      	orrs	r3, r2
 800823a:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 800823c:	69bb      	ldr	r3, [r7, #24]
 800823e:	015a      	lsls	r2, r3, #5
 8008240:	69fb      	ldr	r3, [r7, #28]
 8008242:	4413      	add	r3, r2
 8008244:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008248:	691a      	ldr	r2, [r3, #16]
 800824a:	68bb      	ldr	r3, [r7, #8]
 800824c:	689b      	ldr	r3, [r3, #8]
 800824e:	8af9      	ldrh	r1, [r7, #22]
 8008250:	fb01 f303 	mul.w	r3, r1, r3
 8008254:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008258:	69b9      	ldr	r1, [r7, #24]
 800825a:	0148      	lsls	r0, r1, #5
 800825c:	69f9      	ldr	r1, [r7, #28]
 800825e:	4401      	add	r1, r0
 8008260:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8008264:	4313      	orrs	r3, r2
 8008266:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8008268:	79fb      	ldrb	r3, [r7, #7]
 800826a:	2b01      	cmp	r3, #1
 800826c:	d10d      	bne.n	800828a <USB_EPStartXfer+0x3fe>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800826e:	68bb      	ldr	r3, [r7, #8]
 8008270:	68db      	ldr	r3, [r3, #12]
 8008272:	2b00      	cmp	r3, #0
 8008274:	d009      	beq.n	800828a <USB_EPStartXfer+0x3fe>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8008276:	68bb      	ldr	r3, [r7, #8]
 8008278:	68d9      	ldr	r1, [r3, #12]
 800827a:	69bb      	ldr	r3, [r7, #24]
 800827c:	015a      	lsls	r2, r3, #5
 800827e:	69fb      	ldr	r3, [r7, #28]
 8008280:	4413      	add	r3, r2
 8008282:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008286:	460a      	mov	r2, r1
 8008288:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800828a:	68bb      	ldr	r3, [r7, #8]
 800828c:	78db      	ldrb	r3, [r3, #3]
 800828e:	2b01      	cmp	r3, #1
 8008290:	d128      	bne.n	80082e4 <USB_EPStartXfer+0x458>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8008292:	69fb      	ldr	r3, [r7, #28]
 8008294:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008298:	689b      	ldr	r3, [r3, #8]
 800829a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800829e:	2b00      	cmp	r3, #0
 80082a0:	d110      	bne.n	80082c4 <USB_EPStartXfer+0x438>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 80082a2:	69bb      	ldr	r3, [r7, #24]
 80082a4:	015a      	lsls	r2, r3, #5
 80082a6:	69fb      	ldr	r3, [r7, #28]
 80082a8:	4413      	add	r3, r2
 80082aa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80082ae:	681b      	ldr	r3, [r3, #0]
 80082b0:	69ba      	ldr	r2, [r7, #24]
 80082b2:	0151      	lsls	r1, r2, #5
 80082b4:	69fa      	ldr	r2, [r7, #28]
 80082b6:	440a      	add	r2, r1
 80082b8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80082bc:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80082c0:	6013      	str	r3, [r2, #0]
 80082c2:	e00f      	b.n	80082e4 <USB_EPStartXfer+0x458>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 80082c4:	69bb      	ldr	r3, [r7, #24]
 80082c6:	015a      	lsls	r2, r3, #5
 80082c8:	69fb      	ldr	r3, [r7, #28]
 80082ca:	4413      	add	r3, r2
 80082cc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80082d0:	681b      	ldr	r3, [r3, #0]
 80082d2:	69ba      	ldr	r2, [r7, #24]
 80082d4:	0151      	lsls	r1, r2, #5
 80082d6:	69fa      	ldr	r2, [r7, #28]
 80082d8:	440a      	add	r2, r1
 80082da:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80082de:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80082e2:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 80082e4:	69bb      	ldr	r3, [r7, #24]
 80082e6:	015a      	lsls	r2, r3, #5
 80082e8:	69fb      	ldr	r3, [r7, #28]
 80082ea:	4413      	add	r3, r2
 80082ec:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80082f0:	681b      	ldr	r3, [r3, #0]
 80082f2:	69ba      	ldr	r2, [r7, #24]
 80082f4:	0151      	lsls	r1, r2, #5
 80082f6:	69fa      	ldr	r2, [r7, #28]
 80082f8:	440a      	add	r2, r1
 80082fa:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80082fe:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8008302:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008304:	2300      	movs	r3, #0
}
 8008306:	4618      	mov	r0, r3
 8008308:	3720      	adds	r7, #32
 800830a:	46bd      	mov	sp, r7
 800830c:	bd80      	pop	{r7, pc}
 800830e:	bf00      	nop
 8008310:	1ff80000 	.word	0x1ff80000

08008314 <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8008314:	b480      	push	{r7}
 8008316:	b087      	sub	sp, #28
 8008318:	af00      	add	r7, sp, #0
 800831a:	60f8      	str	r0, [r7, #12]
 800831c:	60b9      	str	r1, [r7, #8]
 800831e:	4613      	mov	r3, r2
 8008320:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008322:	68fb      	ldr	r3, [r7, #12]
 8008324:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 8008326:	68bb      	ldr	r3, [r7, #8]
 8008328:	781b      	ldrb	r3, [r3, #0]
 800832a:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800832c:	68bb      	ldr	r3, [r7, #8]
 800832e:	785b      	ldrb	r3, [r3, #1]
 8008330:	2b01      	cmp	r3, #1
 8008332:	f040 80cd 	bne.w	80084d0 <USB_EP0StartXfer+0x1bc>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8008336:	68bb      	ldr	r3, [r7, #8]
 8008338:	695b      	ldr	r3, [r3, #20]
 800833a:	2b00      	cmp	r3, #0
 800833c:	d132      	bne.n	80083a4 <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800833e:	693b      	ldr	r3, [r7, #16]
 8008340:	015a      	lsls	r2, r3, #5
 8008342:	697b      	ldr	r3, [r7, #20]
 8008344:	4413      	add	r3, r2
 8008346:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800834a:	691b      	ldr	r3, [r3, #16]
 800834c:	693a      	ldr	r2, [r7, #16]
 800834e:	0151      	lsls	r1, r2, #5
 8008350:	697a      	ldr	r2, [r7, #20]
 8008352:	440a      	add	r2, r1
 8008354:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008358:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800835c:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8008360:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8008362:	693b      	ldr	r3, [r7, #16]
 8008364:	015a      	lsls	r2, r3, #5
 8008366:	697b      	ldr	r3, [r7, #20]
 8008368:	4413      	add	r3, r2
 800836a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800836e:	691b      	ldr	r3, [r3, #16]
 8008370:	693a      	ldr	r2, [r7, #16]
 8008372:	0151      	lsls	r1, r2, #5
 8008374:	697a      	ldr	r2, [r7, #20]
 8008376:	440a      	add	r2, r1
 8008378:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800837c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8008380:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8008382:	693b      	ldr	r3, [r7, #16]
 8008384:	015a      	lsls	r2, r3, #5
 8008386:	697b      	ldr	r3, [r7, #20]
 8008388:	4413      	add	r3, r2
 800838a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800838e:	691b      	ldr	r3, [r3, #16]
 8008390:	693a      	ldr	r2, [r7, #16]
 8008392:	0151      	lsls	r1, r2, #5
 8008394:	697a      	ldr	r2, [r7, #20]
 8008396:	440a      	add	r2, r1
 8008398:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800839c:	0cdb      	lsrs	r3, r3, #19
 800839e:	04db      	lsls	r3, r3, #19
 80083a0:	6113      	str	r3, [r2, #16]
 80083a2:	e04e      	b.n	8008442 <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80083a4:	693b      	ldr	r3, [r7, #16]
 80083a6:	015a      	lsls	r2, r3, #5
 80083a8:	697b      	ldr	r3, [r7, #20]
 80083aa:	4413      	add	r3, r2
 80083ac:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80083b0:	691b      	ldr	r3, [r3, #16]
 80083b2:	693a      	ldr	r2, [r7, #16]
 80083b4:	0151      	lsls	r1, r2, #5
 80083b6:	697a      	ldr	r2, [r7, #20]
 80083b8:	440a      	add	r2, r1
 80083ba:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80083be:	0cdb      	lsrs	r3, r3, #19
 80083c0:	04db      	lsls	r3, r3, #19
 80083c2:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80083c4:	693b      	ldr	r3, [r7, #16]
 80083c6:	015a      	lsls	r2, r3, #5
 80083c8:	697b      	ldr	r3, [r7, #20]
 80083ca:	4413      	add	r3, r2
 80083cc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80083d0:	691b      	ldr	r3, [r3, #16]
 80083d2:	693a      	ldr	r2, [r7, #16]
 80083d4:	0151      	lsls	r1, r2, #5
 80083d6:	697a      	ldr	r2, [r7, #20]
 80083d8:	440a      	add	r2, r1
 80083da:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80083de:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80083e2:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80083e6:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 80083e8:	68bb      	ldr	r3, [r7, #8]
 80083ea:	695a      	ldr	r2, [r3, #20]
 80083ec:	68bb      	ldr	r3, [r7, #8]
 80083ee:	689b      	ldr	r3, [r3, #8]
 80083f0:	429a      	cmp	r2, r3
 80083f2:	d903      	bls.n	80083fc <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 80083f4:	68bb      	ldr	r3, [r7, #8]
 80083f6:	689a      	ldr	r2, [r3, #8]
 80083f8:	68bb      	ldr	r3, [r7, #8]
 80083fa:	615a      	str	r2, [r3, #20]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80083fc:	693b      	ldr	r3, [r7, #16]
 80083fe:	015a      	lsls	r2, r3, #5
 8008400:	697b      	ldr	r3, [r7, #20]
 8008402:	4413      	add	r3, r2
 8008404:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008408:	691b      	ldr	r3, [r3, #16]
 800840a:	693a      	ldr	r2, [r7, #16]
 800840c:	0151      	lsls	r1, r2, #5
 800840e:	697a      	ldr	r2, [r7, #20]
 8008410:	440a      	add	r2, r1
 8008412:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008416:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800841a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800841c:	693b      	ldr	r3, [r7, #16]
 800841e:	015a      	lsls	r2, r3, #5
 8008420:	697b      	ldr	r3, [r7, #20]
 8008422:	4413      	add	r3, r2
 8008424:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008428:	691a      	ldr	r2, [r3, #16]
 800842a:	68bb      	ldr	r3, [r7, #8]
 800842c:	695b      	ldr	r3, [r3, #20]
 800842e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008432:	6939      	ldr	r1, [r7, #16]
 8008434:	0148      	lsls	r0, r1, #5
 8008436:	6979      	ldr	r1, [r7, #20]
 8008438:	4401      	add	r1, r0
 800843a:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800843e:	4313      	orrs	r3, r2
 8008440:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8008442:	79fb      	ldrb	r3, [r7, #7]
 8008444:	2b01      	cmp	r3, #1
 8008446:	d11e      	bne.n	8008486 <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8008448:	68bb      	ldr	r3, [r7, #8]
 800844a:	691b      	ldr	r3, [r3, #16]
 800844c:	2b00      	cmp	r3, #0
 800844e:	d009      	beq.n	8008464 <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8008450:	693b      	ldr	r3, [r7, #16]
 8008452:	015a      	lsls	r2, r3, #5
 8008454:	697b      	ldr	r3, [r7, #20]
 8008456:	4413      	add	r3, r2
 8008458:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800845c:	461a      	mov	r2, r3
 800845e:	68bb      	ldr	r3, [r7, #8]
 8008460:	691b      	ldr	r3, [r3, #16]
 8008462:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8008464:	693b      	ldr	r3, [r7, #16]
 8008466:	015a      	lsls	r2, r3, #5
 8008468:	697b      	ldr	r3, [r7, #20]
 800846a:	4413      	add	r3, r2
 800846c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008470:	681b      	ldr	r3, [r3, #0]
 8008472:	693a      	ldr	r2, [r7, #16]
 8008474:	0151      	lsls	r1, r2, #5
 8008476:	697a      	ldr	r2, [r7, #20]
 8008478:	440a      	add	r2, r1
 800847a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800847e:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8008482:	6013      	str	r3, [r2, #0]
 8008484:	e092      	b.n	80085ac <USB_EP0StartXfer+0x298>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8008486:	693b      	ldr	r3, [r7, #16]
 8008488:	015a      	lsls	r2, r3, #5
 800848a:	697b      	ldr	r3, [r7, #20]
 800848c:	4413      	add	r3, r2
 800848e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008492:	681b      	ldr	r3, [r3, #0]
 8008494:	693a      	ldr	r2, [r7, #16]
 8008496:	0151      	lsls	r1, r2, #5
 8008498:	697a      	ldr	r2, [r7, #20]
 800849a:	440a      	add	r2, r1
 800849c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80084a0:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80084a4:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 80084a6:	68bb      	ldr	r3, [r7, #8]
 80084a8:	695b      	ldr	r3, [r3, #20]
 80084aa:	2b00      	cmp	r3, #0
 80084ac:	d07e      	beq.n	80085ac <USB_EP0StartXfer+0x298>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 80084ae:	697b      	ldr	r3, [r7, #20]
 80084b0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80084b4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80084b6:	68bb      	ldr	r3, [r7, #8]
 80084b8:	781b      	ldrb	r3, [r3, #0]
 80084ba:	f003 030f 	and.w	r3, r3, #15
 80084be:	2101      	movs	r1, #1
 80084c0:	fa01 f303 	lsl.w	r3, r1, r3
 80084c4:	6979      	ldr	r1, [r7, #20]
 80084c6:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80084ca:	4313      	orrs	r3, r2
 80084cc:	634b      	str	r3, [r1, #52]	; 0x34
 80084ce:	e06d      	b.n	80085ac <USB_EP0StartXfer+0x298>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 80084d0:	693b      	ldr	r3, [r7, #16]
 80084d2:	015a      	lsls	r2, r3, #5
 80084d4:	697b      	ldr	r3, [r7, #20]
 80084d6:	4413      	add	r3, r2
 80084d8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80084dc:	691b      	ldr	r3, [r3, #16]
 80084de:	693a      	ldr	r2, [r7, #16]
 80084e0:	0151      	lsls	r1, r2, #5
 80084e2:	697a      	ldr	r2, [r7, #20]
 80084e4:	440a      	add	r2, r1
 80084e6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80084ea:	0cdb      	lsrs	r3, r3, #19
 80084ec:	04db      	lsls	r3, r3, #19
 80084ee:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 80084f0:	693b      	ldr	r3, [r7, #16]
 80084f2:	015a      	lsls	r2, r3, #5
 80084f4:	697b      	ldr	r3, [r7, #20]
 80084f6:	4413      	add	r3, r2
 80084f8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80084fc:	691b      	ldr	r3, [r3, #16]
 80084fe:	693a      	ldr	r2, [r7, #16]
 8008500:	0151      	lsls	r1, r2, #5
 8008502:	697a      	ldr	r2, [r7, #20]
 8008504:	440a      	add	r2, r1
 8008506:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800850a:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800850e:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8008512:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 8008514:	68bb      	ldr	r3, [r7, #8]
 8008516:	695b      	ldr	r3, [r3, #20]
 8008518:	2b00      	cmp	r3, #0
 800851a:	d003      	beq.n	8008524 <USB_EP0StartXfer+0x210>
    {
      ep->xfer_len = ep->maxpacket;
 800851c:	68bb      	ldr	r3, [r7, #8]
 800851e:	689a      	ldr	r2, [r3, #8]
 8008520:	68bb      	ldr	r3, [r7, #8]
 8008522:	615a      	str	r2, [r3, #20]
    }

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8008524:	693b      	ldr	r3, [r7, #16]
 8008526:	015a      	lsls	r2, r3, #5
 8008528:	697b      	ldr	r3, [r7, #20]
 800852a:	4413      	add	r3, r2
 800852c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008530:	691b      	ldr	r3, [r3, #16]
 8008532:	693a      	ldr	r2, [r7, #16]
 8008534:	0151      	lsls	r1, r2, #5
 8008536:	697a      	ldr	r2, [r7, #20]
 8008538:	440a      	add	r2, r1
 800853a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800853e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8008542:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 8008544:	693b      	ldr	r3, [r7, #16]
 8008546:	015a      	lsls	r2, r3, #5
 8008548:	697b      	ldr	r3, [r7, #20]
 800854a:	4413      	add	r3, r2
 800854c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008550:	691a      	ldr	r2, [r3, #16]
 8008552:	68bb      	ldr	r3, [r7, #8]
 8008554:	689b      	ldr	r3, [r3, #8]
 8008556:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800855a:	6939      	ldr	r1, [r7, #16]
 800855c:	0148      	lsls	r0, r1, #5
 800855e:	6979      	ldr	r1, [r7, #20]
 8008560:	4401      	add	r1, r0
 8008562:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8008566:	4313      	orrs	r3, r2
 8008568:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 800856a:	79fb      	ldrb	r3, [r7, #7]
 800856c:	2b01      	cmp	r3, #1
 800856e:	d10d      	bne.n	800858c <USB_EP0StartXfer+0x278>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8008570:	68bb      	ldr	r3, [r7, #8]
 8008572:	68db      	ldr	r3, [r3, #12]
 8008574:	2b00      	cmp	r3, #0
 8008576:	d009      	beq.n	800858c <USB_EP0StartXfer+0x278>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8008578:	68bb      	ldr	r3, [r7, #8]
 800857a:	68d9      	ldr	r1, [r3, #12]
 800857c:	693b      	ldr	r3, [r7, #16]
 800857e:	015a      	lsls	r2, r3, #5
 8008580:	697b      	ldr	r3, [r7, #20]
 8008582:	4413      	add	r3, r2
 8008584:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008588:	460a      	mov	r2, r1
 800858a:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800858c:	693b      	ldr	r3, [r7, #16]
 800858e:	015a      	lsls	r2, r3, #5
 8008590:	697b      	ldr	r3, [r7, #20]
 8008592:	4413      	add	r3, r2
 8008594:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008598:	681b      	ldr	r3, [r3, #0]
 800859a:	693a      	ldr	r2, [r7, #16]
 800859c:	0151      	lsls	r1, r2, #5
 800859e:	697a      	ldr	r2, [r7, #20]
 80085a0:	440a      	add	r2, r1
 80085a2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80085a6:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80085aa:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80085ac:	2300      	movs	r3, #0
}
 80085ae:	4618      	mov	r0, r3
 80085b0:	371c      	adds	r7, #28
 80085b2:	46bd      	mov	sp, r7
 80085b4:	bc80      	pop	{r7}
 80085b6:	4770      	bx	lr

080085b8 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 80085b8:	b480      	push	{r7}
 80085ba:	b089      	sub	sp, #36	; 0x24
 80085bc:	af00      	add	r7, sp, #0
 80085be:	60f8      	str	r0, [r7, #12]
 80085c0:	60b9      	str	r1, [r7, #8]
 80085c2:	4611      	mov	r1, r2
 80085c4:	461a      	mov	r2, r3
 80085c6:	460b      	mov	r3, r1
 80085c8:	71fb      	strb	r3, [r7, #7]
 80085ca:	4613      	mov	r3, r2
 80085cc:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80085ce:	68fb      	ldr	r3, [r7, #12]
 80085d0:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 80085d2:	68bb      	ldr	r3, [r7, #8]
 80085d4:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 80085d6:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80085da:	2b00      	cmp	r3, #0
 80085dc:	d123      	bne.n	8008626 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 80085de:	88bb      	ldrh	r3, [r7, #4]
 80085e0:	3303      	adds	r3, #3
 80085e2:	089b      	lsrs	r3, r3, #2
 80085e4:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 80085e6:	2300      	movs	r3, #0
 80085e8:	61bb      	str	r3, [r7, #24]
 80085ea:	e018      	b.n	800861e <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 80085ec:	79fb      	ldrb	r3, [r7, #7]
 80085ee:	031a      	lsls	r2, r3, #12
 80085f0:	697b      	ldr	r3, [r7, #20]
 80085f2:	4413      	add	r3, r2
 80085f4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80085f8:	461a      	mov	r2, r3
 80085fa:	69fb      	ldr	r3, [r7, #28]
 80085fc:	681b      	ldr	r3, [r3, #0]
 80085fe:	6013      	str	r3, [r2, #0]
      pSrc++;
 8008600:	69fb      	ldr	r3, [r7, #28]
 8008602:	3301      	adds	r3, #1
 8008604:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8008606:	69fb      	ldr	r3, [r7, #28]
 8008608:	3301      	adds	r3, #1
 800860a:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800860c:	69fb      	ldr	r3, [r7, #28]
 800860e:	3301      	adds	r3, #1
 8008610:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8008612:	69fb      	ldr	r3, [r7, #28]
 8008614:	3301      	adds	r3, #1
 8008616:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8008618:	69bb      	ldr	r3, [r7, #24]
 800861a:	3301      	adds	r3, #1
 800861c:	61bb      	str	r3, [r7, #24]
 800861e:	69ba      	ldr	r2, [r7, #24]
 8008620:	693b      	ldr	r3, [r7, #16]
 8008622:	429a      	cmp	r2, r3
 8008624:	d3e2      	bcc.n	80085ec <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8008626:	2300      	movs	r3, #0
}
 8008628:	4618      	mov	r0, r3
 800862a:	3724      	adds	r7, #36	; 0x24
 800862c:	46bd      	mov	sp, r7
 800862e:	bc80      	pop	{r7}
 8008630:	4770      	bx	lr

08008632 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8008632:	b480      	push	{r7}
 8008634:	b08b      	sub	sp, #44	; 0x2c
 8008636:	af00      	add	r7, sp, #0
 8008638:	60f8      	str	r0, [r7, #12]
 800863a:	60b9      	str	r1, [r7, #8]
 800863c:	4613      	mov	r3, r2
 800863e:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008640:	68fb      	ldr	r3, [r7, #12]
 8008642:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8008644:	68bb      	ldr	r3, [r7, #8]
 8008646:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8008648:	88fb      	ldrh	r3, [r7, #6]
 800864a:	089b      	lsrs	r3, r3, #2
 800864c:	b29b      	uxth	r3, r3
 800864e:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8008650:	88fb      	ldrh	r3, [r7, #6]
 8008652:	f003 0303 	and.w	r3, r3, #3
 8008656:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8008658:	2300      	movs	r3, #0
 800865a:	623b      	str	r3, [r7, #32]
 800865c:	e014      	b.n	8008688 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800865e:	69bb      	ldr	r3, [r7, #24]
 8008660:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008664:	681a      	ldr	r2, [r3, #0]
 8008666:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008668:	601a      	str	r2, [r3, #0]
    pDest++;
 800866a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800866c:	3301      	adds	r3, #1
 800866e:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8008670:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008672:	3301      	adds	r3, #1
 8008674:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8008676:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008678:	3301      	adds	r3, #1
 800867a:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800867c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800867e:	3301      	adds	r3, #1
 8008680:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 8008682:	6a3b      	ldr	r3, [r7, #32]
 8008684:	3301      	adds	r3, #1
 8008686:	623b      	str	r3, [r7, #32]
 8008688:	6a3a      	ldr	r2, [r7, #32]
 800868a:	697b      	ldr	r3, [r7, #20]
 800868c:	429a      	cmp	r2, r3
 800868e:	d3e6      	bcc.n	800865e <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8008690:	8bfb      	ldrh	r3, [r7, #30]
 8008692:	2b00      	cmp	r3, #0
 8008694:	d01e      	beq.n	80086d4 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8008696:	2300      	movs	r3, #0
 8008698:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800869a:	69bb      	ldr	r3, [r7, #24]
 800869c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80086a0:	461a      	mov	r2, r3
 80086a2:	f107 0310 	add.w	r3, r7, #16
 80086a6:	6812      	ldr	r2, [r2, #0]
 80086a8:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 80086aa:	693a      	ldr	r2, [r7, #16]
 80086ac:	6a3b      	ldr	r3, [r7, #32]
 80086ae:	b2db      	uxtb	r3, r3
 80086b0:	00db      	lsls	r3, r3, #3
 80086b2:	fa22 f303 	lsr.w	r3, r2, r3
 80086b6:	b2da      	uxtb	r2, r3
 80086b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80086ba:	701a      	strb	r2, [r3, #0]
      i++;
 80086bc:	6a3b      	ldr	r3, [r7, #32]
 80086be:	3301      	adds	r3, #1
 80086c0:	623b      	str	r3, [r7, #32]
      pDest++;
 80086c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80086c4:	3301      	adds	r3, #1
 80086c6:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 80086c8:	8bfb      	ldrh	r3, [r7, #30]
 80086ca:	3b01      	subs	r3, #1
 80086cc:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 80086ce:	8bfb      	ldrh	r3, [r7, #30]
 80086d0:	2b00      	cmp	r3, #0
 80086d2:	d1ea      	bne.n	80086aa <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 80086d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80086d6:	4618      	mov	r0, r3
 80086d8:	372c      	adds	r7, #44	; 0x2c
 80086da:	46bd      	mov	sp, r7
 80086dc:	bc80      	pop	{r7}
 80086de:	4770      	bx	lr

080086e0 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80086e0:	b480      	push	{r7}
 80086e2:	b085      	sub	sp, #20
 80086e4:	af00      	add	r7, sp, #0
 80086e6:	6078      	str	r0, [r7, #4]
 80086e8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80086ee:	683b      	ldr	r3, [r7, #0]
 80086f0:	781b      	ldrb	r3, [r3, #0]
 80086f2:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80086f4:	683b      	ldr	r3, [r7, #0]
 80086f6:	785b      	ldrb	r3, [r3, #1]
 80086f8:	2b01      	cmp	r3, #1
 80086fa:	d12c      	bne.n	8008756 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 80086fc:	68bb      	ldr	r3, [r7, #8]
 80086fe:	015a      	lsls	r2, r3, #5
 8008700:	68fb      	ldr	r3, [r7, #12]
 8008702:	4413      	add	r3, r2
 8008704:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008708:	681b      	ldr	r3, [r3, #0]
 800870a:	2b00      	cmp	r3, #0
 800870c:	db12      	blt.n	8008734 <USB_EPSetStall+0x54>
 800870e:	68bb      	ldr	r3, [r7, #8]
 8008710:	2b00      	cmp	r3, #0
 8008712:	d00f      	beq.n	8008734 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8008714:	68bb      	ldr	r3, [r7, #8]
 8008716:	015a      	lsls	r2, r3, #5
 8008718:	68fb      	ldr	r3, [r7, #12]
 800871a:	4413      	add	r3, r2
 800871c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008720:	681b      	ldr	r3, [r3, #0]
 8008722:	68ba      	ldr	r2, [r7, #8]
 8008724:	0151      	lsls	r1, r2, #5
 8008726:	68fa      	ldr	r2, [r7, #12]
 8008728:	440a      	add	r2, r1
 800872a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800872e:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8008732:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8008734:	68bb      	ldr	r3, [r7, #8]
 8008736:	015a      	lsls	r2, r3, #5
 8008738:	68fb      	ldr	r3, [r7, #12]
 800873a:	4413      	add	r3, r2
 800873c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008740:	681b      	ldr	r3, [r3, #0]
 8008742:	68ba      	ldr	r2, [r7, #8]
 8008744:	0151      	lsls	r1, r2, #5
 8008746:	68fa      	ldr	r2, [r7, #12]
 8008748:	440a      	add	r2, r1
 800874a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800874e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8008752:	6013      	str	r3, [r2, #0]
 8008754:	e02b      	b.n	80087ae <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8008756:	68bb      	ldr	r3, [r7, #8]
 8008758:	015a      	lsls	r2, r3, #5
 800875a:	68fb      	ldr	r3, [r7, #12]
 800875c:	4413      	add	r3, r2
 800875e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008762:	681b      	ldr	r3, [r3, #0]
 8008764:	2b00      	cmp	r3, #0
 8008766:	db12      	blt.n	800878e <USB_EPSetStall+0xae>
 8008768:	68bb      	ldr	r3, [r7, #8]
 800876a:	2b00      	cmp	r3, #0
 800876c:	d00f      	beq.n	800878e <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800876e:	68bb      	ldr	r3, [r7, #8]
 8008770:	015a      	lsls	r2, r3, #5
 8008772:	68fb      	ldr	r3, [r7, #12]
 8008774:	4413      	add	r3, r2
 8008776:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800877a:	681b      	ldr	r3, [r3, #0]
 800877c:	68ba      	ldr	r2, [r7, #8]
 800877e:	0151      	lsls	r1, r2, #5
 8008780:	68fa      	ldr	r2, [r7, #12]
 8008782:	440a      	add	r2, r1
 8008784:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008788:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800878c:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800878e:	68bb      	ldr	r3, [r7, #8]
 8008790:	015a      	lsls	r2, r3, #5
 8008792:	68fb      	ldr	r3, [r7, #12]
 8008794:	4413      	add	r3, r2
 8008796:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800879a:	681b      	ldr	r3, [r3, #0]
 800879c:	68ba      	ldr	r2, [r7, #8]
 800879e:	0151      	lsls	r1, r2, #5
 80087a0:	68fa      	ldr	r2, [r7, #12]
 80087a2:	440a      	add	r2, r1
 80087a4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80087a8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80087ac:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80087ae:	2300      	movs	r3, #0
}
 80087b0:	4618      	mov	r0, r3
 80087b2:	3714      	adds	r7, #20
 80087b4:	46bd      	mov	sp, r7
 80087b6:	bc80      	pop	{r7}
 80087b8:	4770      	bx	lr

080087ba <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80087ba:	b480      	push	{r7}
 80087bc:	b085      	sub	sp, #20
 80087be:	af00      	add	r7, sp, #0
 80087c0:	6078      	str	r0, [r7, #4]
 80087c2:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80087c8:	683b      	ldr	r3, [r7, #0]
 80087ca:	781b      	ldrb	r3, [r3, #0]
 80087cc:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80087ce:	683b      	ldr	r3, [r7, #0]
 80087d0:	785b      	ldrb	r3, [r3, #1]
 80087d2:	2b01      	cmp	r3, #1
 80087d4:	d128      	bne.n	8008828 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80087d6:	68bb      	ldr	r3, [r7, #8]
 80087d8:	015a      	lsls	r2, r3, #5
 80087da:	68fb      	ldr	r3, [r7, #12]
 80087dc:	4413      	add	r3, r2
 80087de:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80087e2:	681b      	ldr	r3, [r3, #0]
 80087e4:	68ba      	ldr	r2, [r7, #8]
 80087e6:	0151      	lsls	r1, r2, #5
 80087e8:	68fa      	ldr	r2, [r7, #12]
 80087ea:	440a      	add	r2, r1
 80087ec:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80087f0:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80087f4:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80087f6:	683b      	ldr	r3, [r7, #0]
 80087f8:	78db      	ldrb	r3, [r3, #3]
 80087fa:	2b03      	cmp	r3, #3
 80087fc:	d003      	beq.n	8008806 <USB_EPClearStall+0x4c>
 80087fe:	683b      	ldr	r3, [r7, #0]
 8008800:	78db      	ldrb	r3, [r3, #3]
 8008802:	2b02      	cmp	r3, #2
 8008804:	d138      	bne.n	8008878 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8008806:	68bb      	ldr	r3, [r7, #8]
 8008808:	015a      	lsls	r2, r3, #5
 800880a:	68fb      	ldr	r3, [r7, #12]
 800880c:	4413      	add	r3, r2
 800880e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008812:	681b      	ldr	r3, [r3, #0]
 8008814:	68ba      	ldr	r2, [r7, #8]
 8008816:	0151      	lsls	r1, r2, #5
 8008818:	68fa      	ldr	r2, [r7, #12]
 800881a:	440a      	add	r2, r1
 800881c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008820:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008824:	6013      	str	r3, [r2, #0]
 8008826:	e027      	b.n	8008878 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8008828:	68bb      	ldr	r3, [r7, #8]
 800882a:	015a      	lsls	r2, r3, #5
 800882c:	68fb      	ldr	r3, [r7, #12]
 800882e:	4413      	add	r3, r2
 8008830:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008834:	681b      	ldr	r3, [r3, #0]
 8008836:	68ba      	ldr	r2, [r7, #8]
 8008838:	0151      	lsls	r1, r2, #5
 800883a:	68fa      	ldr	r2, [r7, #12]
 800883c:	440a      	add	r2, r1
 800883e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008842:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8008846:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8008848:	683b      	ldr	r3, [r7, #0]
 800884a:	78db      	ldrb	r3, [r3, #3]
 800884c:	2b03      	cmp	r3, #3
 800884e:	d003      	beq.n	8008858 <USB_EPClearStall+0x9e>
 8008850:	683b      	ldr	r3, [r7, #0]
 8008852:	78db      	ldrb	r3, [r3, #3]
 8008854:	2b02      	cmp	r3, #2
 8008856:	d10f      	bne.n	8008878 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8008858:	68bb      	ldr	r3, [r7, #8]
 800885a:	015a      	lsls	r2, r3, #5
 800885c:	68fb      	ldr	r3, [r7, #12]
 800885e:	4413      	add	r3, r2
 8008860:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008864:	681b      	ldr	r3, [r3, #0]
 8008866:	68ba      	ldr	r2, [r7, #8]
 8008868:	0151      	lsls	r1, r2, #5
 800886a:	68fa      	ldr	r2, [r7, #12]
 800886c:	440a      	add	r2, r1
 800886e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008872:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008876:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8008878:	2300      	movs	r3, #0
}
 800887a:	4618      	mov	r0, r3
 800887c:	3714      	adds	r7, #20
 800887e:	46bd      	mov	sp, r7
 8008880:	bc80      	pop	{r7}
 8008882:	4770      	bx	lr

08008884 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8008884:	b480      	push	{r7}
 8008886:	b085      	sub	sp, #20
 8008888:	af00      	add	r7, sp, #0
 800888a:	6078      	str	r0, [r7, #4]
 800888c:	460b      	mov	r3, r1
 800888e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8008894:	68fb      	ldr	r3, [r7, #12]
 8008896:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800889a:	681b      	ldr	r3, [r3, #0]
 800889c:	68fa      	ldr	r2, [r7, #12]
 800889e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80088a2:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 80088a6:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 80088a8:	68fb      	ldr	r3, [r7, #12]
 80088aa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80088ae:	681a      	ldr	r2, [r3, #0]
 80088b0:	78fb      	ldrb	r3, [r7, #3]
 80088b2:	011b      	lsls	r3, r3, #4
 80088b4:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 80088b8:	68f9      	ldr	r1, [r7, #12]
 80088ba:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80088be:	4313      	orrs	r3, r2
 80088c0:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 80088c2:	2300      	movs	r3, #0
}
 80088c4:	4618      	mov	r0, r3
 80088c6:	3714      	adds	r7, #20
 80088c8:	46bd      	mov	sp, r7
 80088ca:	bc80      	pop	{r7}
 80088cc:	4770      	bx	lr

080088ce <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 80088ce:	b480      	push	{r7}
 80088d0:	b085      	sub	sp, #20
 80088d2:	af00      	add	r7, sp, #0
 80088d4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80088da:	68fb      	ldr	r3, [r7, #12]
 80088dc:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80088e0:	681b      	ldr	r3, [r3, #0]
 80088e2:	68fa      	ldr	r2, [r7, #12]
 80088e4:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 80088e8:	f023 0303 	bic.w	r3, r3, #3
 80088ec:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 80088ee:	68fb      	ldr	r3, [r7, #12]
 80088f0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80088f4:	685b      	ldr	r3, [r3, #4]
 80088f6:	68fa      	ldr	r2, [r7, #12]
 80088f8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80088fc:	f023 0302 	bic.w	r3, r3, #2
 8008900:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8008902:	2300      	movs	r3, #0
}
 8008904:	4618      	mov	r0, r3
 8008906:	3714      	adds	r7, #20
 8008908:	46bd      	mov	sp, r7
 800890a:	bc80      	pop	{r7}
 800890c:	4770      	bx	lr

0800890e <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 800890e:	b480      	push	{r7}
 8008910:	b085      	sub	sp, #20
 8008912:	af00      	add	r7, sp, #0
 8008914:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008916:	687b      	ldr	r3, [r7, #4]
 8008918:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800891a:	68fb      	ldr	r3, [r7, #12]
 800891c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8008920:	681b      	ldr	r3, [r3, #0]
 8008922:	68fa      	ldr	r2, [r7, #12]
 8008924:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8008928:	f023 0303 	bic.w	r3, r3, #3
 800892c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800892e:	68fb      	ldr	r3, [r7, #12]
 8008930:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008934:	685b      	ldr	r3, [r3, #4]
 8008936:	68fa      	ldr	r2, [r7, #12]
 8008938:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800893c:	f043 0302 	orr.w	r3, r3, #2
 8008940:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8008942:	2300      	movs	r3, #0
}
 8008944:	4618      	mov	r0, r3
 8008946:	3714      	adds	r7, #20
 8008948:	46bd      	mov	sp, r7
 800894a:	bc80      	pop	{r7}
 800894c:	4770      	bx	lr

0800894e <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 800894e:	b480      	push	{r7}
 8008950:	b085      	sub	sp, #20
 8008952:	af00      	add	r7, sp, #0
 8008954:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	695b      	ldr	r3, [r3, #20]
 800895a:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	699b      	ldr	r3, [r3, #24]
 8008960:	68fa      	ldr	r2, [r7, #12]
 8008962:	4013      	ands	r3, r2
 8008964:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8008966:	68fb      	ldr	r3, [r7, #12]
}
 8008968:	4618      	mov	r0, r3
 800896a:	3714      	adds	r7, #20
 800896c:	46bd      	mov	sp, r7
 800896e:	bc80      	pop	{r7}
 8008970:	4770      	bx	lr

08008972 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8008972:	b480      	push	{r7}
 8008974:	b085      	sub	sp, #20
 8008976:	af00      	add	r7, sp, #0
 8008978:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800897e:	68fb      	ldr	r3, [r7, #12]
 8008980:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008984:	699b      	ldr	r3, [r3, #24]
 8008986:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8008988:	68fb      	ldr	r3, [r7, #12]
 800898a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800898e:	69db      	ldr	r3, [r3, #28]
 8008990:	68ba      	ldr	r2, [r7, #8]
 8008992:	4013      	ands	r3, r2
 8008994:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8008996:	68bb      	ldr	r3, [r7, #8]
 8008998:	0c1b      	lsrs	r3, r3, #16
}
 800899a:	4618      	mov	r0, r3
 800899c:	3714      	adds	r7, #20
 800899e:	46bd      	mov	sp, r7
 80089a0:	bc80      	pop	{r7}
 80089a2:	4770      	bx	lr

080089a4 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 80089a4:	b480      	push	{r7}
 80089a6:	b085      	sub	sp, #20
 80089a8:	af00      	add	r7, sp, #0
 80089aa:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 80089b0:	68fb      	ldr	r3, [r7, #12]
 80089b2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80089b6:	699b      	ldr	r3, [r3, #24]
 80089b8:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80089ba:	68fb      	ldr	r3, [r7, #12]
 80089bc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80089c0:	69db      	ldr	r3, [r3, #28]
 80089c2:	68ba      	ldr	r2, [r7, #8]
 80089c4:	4013      	ands	r3, r2
 80089c6:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 80089c8:	68bb      	ldr	r3, [r7, #8]
 80089ca:	b29b      	uxth	r3, r3
}
 80089cc:	4618      	mov	r0, r3
 80089ce:	3714      	adds	r7, #20
 80089d0:	46bd      	mov	sp, r7
 80089d2:	bc80      	pop	{r7}
 80089d4:	4770      	bx	lr

080089d6 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80089d6:	b480      	push	{r7}
 80089d8:	b085      	sub	sp, #20
 80089da:	af00      	add	r7, sp, #0
 80089dc:	6078      	str	r0, [r7, #4]
 80089de:	460b      	mov	r3, r1
 80089e0:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 80089e6:	78fb      	ldrb	r3, [r7, #3]
 80089e8:	015a      	lsls	r2, r3, #5
 80089ea:	68fb      	ldr	r3, [r7, #12]
 80089ec:	4413      	add	r3, r2
 80089ee:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80089f2:	689b      	ldr	r3, [r3, #8]
 80089f4:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 80089f6:	68fb      	ldr	r3, [r7, #12]
 80089f8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80089fc:	695b      	ldr	r3, [r3, #20]
 80089fe:	68ba      	ldr	r2, [r7, #8]
 8008a00:	4013      	ands	r3, r2
 8008a02:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8008a04:	68bb      	ldr	r3, [r7, #8]
}
 8008a06:	4618      	mov	r0, r3
 8008a08:	3714      	adds	r7, #20
 8008a0a:	46bd      	mov	sp, r7
 8008a0c:	bc80      	pop	{r7}
 8008a0e:	4770      	bx	lr

08008a10 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8008a10:	b480      	push	{r7}
 8008a12:	b087      	sub	sp, #28
 8008a14:	af00      	add	r7, sp, #0
 8008a16:	6078      	str	r0, [r7, #4]
 8008a18:	460b      	mov	r3, r1
 8008a1a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8008a20:	697b      	ldr	r3, [r7, #20]
 8008a22:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008a26:	691b      	ldr	r3, [r3, #16]
 8008a28:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8008a2a:	697b      	ldr	r3, [r7, #20]
 8008a2c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008a30:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008a32:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8008a34:	78fb      	ldrb	r3, [r7, #3]
 8008a36:	f003 030f 	and.w	r3, r3, #15
 8008a3a:	68fa      	ldr	r2, [r7, #12]
 8008a3c:	fa22 f303 	lsr.w	r3, r2, r3
 8008a40:	01db      	lsls	r3, r3, #7
 8008a42:	b2db      	uxtb	r3, r3
 8008a44:	693a      	ldr	r2, [r7, #16]
 8008a46:	4313      	orrs	r3, r2
 8008a48:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8008a4a:	78fb      	ldrb	r3, [r7, #3]
 8008a4c:	015a      	lsls	r2, r3, #5
 8008a4e:	697b      	ldr	r3, [r7, #20]
 8008a50:	4413      	add	r3, r2
 8008a52:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008a56:	689b      	ldr	r3, [r3, #8]
 8008a58:	693a      	ldr	r2, [r7, #16]
 8008a5a:	4013      	ands	r3, r2
 8008a5c:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8008a5e:	68bb      	ldr	r3, [r7, #8]
}
 8008a60:	4618      	mov	r0, r3
 8008a62:	371c      	adds	r7, #28
 8008a64:	46bd      	mov	sp, r7
 8008a66:	bc80      	pop	{r7}
 8008a68:	4770      	bx	lr

08008a6a <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8008a6a:	b480      	push	{r7}
 8008a6c:	b083      	sub	sp, #12
 8008a6e:	af00      	add	r7, sp, #0
 8008a70:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	695b      	ldr	r3, [r3, #20]
 8008a76:	f003 0301 	and.w	r3, r3, #1
}
 8008a7a:	4618      	mov	r0, r3
 8008a7c:	370c      	adds	r7, #12
 8008a7e:	46bd      	mov	sp, r7
 8008a80:	bc80      	pop	{r7}
 8008a82:	4770      	bx	lr

08008a84 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 8008a84:	b480      	push	{r7}
 8008a86:	b085      	sub	sp, #20
 8008a88:	af00      	add	r7, sp, #0
 8008a8a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8008a90:	68fb      	ldr	r3, [r7, #12]
 8008a92:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008a96:	681b      	ldr	r3, [r3, #0]
 8008a98:	68fa      	ldr	r2, [r7, #12]
 8008a9a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008a9e:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8008aa2:	f023 0307 	bic.w	r3, r3, #7
 8008aa6:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8008aa8:	68fb      	ldr	r3, [r7, #12]
 8008aaa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008aae:	685b      	ldr	r3, [r3, #4]
 8008ab0:	68fa      	ldr	r2, [r7, #12]
 8008ab2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008ab6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008aba:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8008abc:	2300      	movs	r3, #0
}
 8008abe:	4618      	mov	r0, r3
 8008ac0:	3714      	adds	r7, #20
 8008ac2:	46bd      	mov	sp, r7
 8008ac4:	bc80      	pop	{r7}
 8008ac6:	4770      	bx	lr

08008ac8 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 8008ac8:	b480      	push	{r7}
 8008aca:	b087      	sub	sp, #28
 8008acc:	af00      	add	r7, sp, #0
 8008ace:	60f8      	str	r0, [r7, #12]
 8008ad0:	460b      	mov	r3, r1
 8008ad2:	607a      	str	r2, [r7, #4]
 8008ad4:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008ad6:	68fb      	ldr	r3, [r7, #12]
 8008ad8:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8008ada:	68fb      	ldr	r3, [r7, #12]
 8008adc:	333c      	adds	r3, #60	; 0x3c
 8008ade:	3304      	adds	r3, #4
 8008ae0:	681b      	ldr	r3, [r3, #0]
 8008ae2:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8008ae4:	693b      	ldr	r3, [r7, #16]
 8008ae6:	4a25      	ldr	r2, [pc, #148]	; (8008b7c <USB_EP0_OutStart+0xb4>)
 8008ae8:	4293      	cmp	r3, r2
 8008aea:	d90a      	bls.n	8008b02 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008aec:	697b      	ldr	r3, [r7, #20]
 8008aee:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008af2:	681b      	ldr	r3, [r3, #0]
 8008af4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008af8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008afc:	d101      	bne.n	8008b02 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8008afe:	2300      	movs	r3, #0
 8008b00:	e037      	b.n	8008b72 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8008b02:	697b      	ldr	r3, [r7, #20]
 8008b04:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008b08:	461a      	mov	r2, r3
 8008b0a:	2300      	movs	r3, #0
 8008b0c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8008b0e:	697b      	ldr	r3, [r7, #20]
 8008b10:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008b14:	691b      	ldr	r3, [r3, #16]
 8008b16:	697a      	ldr	r2, [r7, #20]
 8008b18:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008b1c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8008b20:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8008b22:	697b      	ldr	r3, [r7, #20]
 8008b24:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008b28:	691b      	ldr	r3, [r3, #16]
 8008b2a:	697a      	ldr	r2, [r7, #20]
 8008b2c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008b30:	f043 0318 	orr.w	r3, r3, #24
 8008b34:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8008b36:	697b      	ldr	r3, [r7, #20]
 8008b38:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008b3c:	691b      	ldr	r3, [r3, #16]
 8008b3e:	697a      	ldr	r2, [r7, #20]
 8008b40:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008b44:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 8008b48:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8008b4a:	7afb      	ldrb	r3, [r7, #11]
 8008b4c:	2b01      	cmp	r3, #1
 8008b4e:	d10f      	bne.n	8008b70 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8008b50:	697b      	ldr	r3, [r7, #20]
 8008b52:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008b56:	461a      	mov	r2, r3
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8008b5c:	697b      	ldr	r3, [r7, #20]
 8008b5e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008b62:	681b      	ldr	r3, [r3, #0]
 8008b64:	697a      	ldr	r2, [r7, #20]
 8008b66:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008b6a:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 8008b6e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008b70:	2300      	movs	r3, #0
}
 8008b72:	4618      	mov	r0, r3
 8008b74:	371c      	adds	r7, #28
 8008b76:	46bd      	mov	sp, r7
 8008b78:	bc80      	pop	{r7}
 8008b7a:	4770      	bx	lr
 8008b7c:	4f54300a 	.word	0x4f54300a

08008b80 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8008b80:	b480      	push	{r7}
 8008b82:	b085      	sub	sp, #20
 8008b84:	af00      	add	r7, sp, #0
 8008b86:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 8008b88:	2300      	movs	r3, #0
 8008b8a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8008b8c:	68fb      	ldr	r3, [r7, #12]
 8008b8e:	3301      	adds	r3, #1
 8008b90:	60fb      	str	r3, [r7, #12]
 8008b92:	68fb      	ldr	r3, [r7, #12]
 8008b94:	4a12      	ldr	r2, [pc, #72]	; (8008be0 <USB_CoreReset+0x60>)
 8008b96:	4293      	cmp	r3, r2
 8008b98:	d901      	bls.n	8008b9e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8008b9a:	2303      	movs	r3, #3
 8008b9c:	e01b      	b.n	8008bd6 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	691b      	ldr	r3, [r3, #16]
 8008ba2:	2b00      	cmp	r3, #0
 8008ba4:	daf2      	bge.n	8008b8c <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8008ba6:	2300      	movs	r3, #0
 8008ba8:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	691b      	ldr	r3, [r3, #16]
 8008bae:	f043 0201 	orr.w	r2, r3, #1
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8008bb6:	68fb      	ldr	r3, [r7, #12]
 8008bb8:	3301      	adds	r3, #1
 8008bba:	60fb      	str	r3, [r7, #12]
 8008bbc:	68fb      	ldr	r3, [r7, #12]
 8008bbe:	4a08      	ldr	r2, [pc, #32]	; (8008be0 <USB_CoreReset+0x60>)
 8008bc0:	4293      	cmp	r3, r2
 8008bc2:	d901      	bls.n	8008bc8 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8008bc4:	2303      	movs	r3, #3
 8008bc6:	e006      	b.n	8008bd6 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8008bc8:	687b      	ldr	r3, [r7, #4]
 8008bca:	691b      	ldr	r3, [r3, #16]
 8008bcc:	f003 0301 	and.w	r3, r3, #1
 8008bd0:	2b01      	cmp	r3, #1
 8008bd2:	d0f0      	beq.n	8008bb6 <USB_CoreReset+0x36>

  return HAL_OK;
 8008bd4:	2300      	movs	r3, #0
}
 8008bd6:	4618      	mov	r0, r3
 8008bd8:	3714      	adds	r7, #20
 8008bda:	46bd      	mov	sp, r7
 8008bdc:	bc80      	pop	{r7}
 8008bde:	4770      	bx	lr
 8008be0:	00030d40 	.word	0x00030d40

08008be4 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008be4:	b580      	push	{r7, lr}
 8008be6:	b084      	sub	sp, #16
 8008be8:	af00      	add	r7, sp, #0
 8008bea:	6078      	str	r0, [r7, #4]
 8008bec:	460b      	mov	r3, r1
 8008bee:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 8008bf0:	2300      	movs	r3, #0
 8008bf2:	73fb      	strb	r3, [r7, #15]
  USBD_CDC_HandleTypeDef   *hcdc;

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	7c1b      	ldrb	r3, [r3, #16]
 8008bf8:	2b00      	cmp	r3, #0
 8008bfa:	d115      	bne.n	8008c28 <USBD_CDC_Init+0x44>
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8008bfc:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008c00:	2202      	movs	r2, #2
 8008c02:	2181      	movs	r1, #129	; 0x81
 8008c04:	6878      	ldr	r0, [r7, #4]
 8008c06:	f001 ff48 	bl	800aa9a <USBD_LL_OpenEP>
                   CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8008c0a:	687b      	ldr	r3, [r7, #4]
 8008c0c:	2201      	movs	r2, #1
 8008c0e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8008c10:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008c14:	2202      	movs	r2, #2
 8008c16:	2101      	movs	r1, #1
 8008c18:	6878      	ldr	r0, [r7, #4]
 8008c1a:	f001 ff3e 	bl	800aa9a <USBD_LL_OpenEP>
                   CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	2201      	movs	r2, #1
 8008c22:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
 8008c26:	e012      	b.n	8008c4e <USBD_CDC_Init+0x6a>

  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8008c28:	2340      	movs	r3, #64	; 0x40
 8008c2a:	2202      	movs	r2, #2
 8008c2c:	2181      	movs	r1, #129	; 0x81
 8008c2e:	6878      	ldr	r0, [r7, #4]
 8008c30:	f001 ff33 	bl	800aa9a <USBD_LL_OpenEP>
                   CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	2201      	movs	r2, #1
 8008c38:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8008c3a:	2340      	movs	r3, #64	; 0x40
 8008c3c:	2202      	movs	r2, #2
 8008c3e:	2101      	movs	r1, #1
 8008c40:	6878      	ldr	r0, [r7, #4]
 8008c42:	f001 ff2a 	bl	800aa9a <USBD_LL_OpenEP>
                   CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8008c46:	687b      	ldr	r3, [r7, #4]
 8008c48:	2201      	movs	r2, #1
 8008c4a:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8008c4e:	2308      	movs	r3, #8
 8008c50:	2203      	movs	r2, #3
 8008c52:	2182      	movs	r1, #130	; 0x82
 8008c54:	6878      	ldr	r0, [r7, #4]
 8008c56:	f001 ff20 	bl	800aa9a <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 8008c5a:	687b      	ldr	r3, [r7, #4]
 8008c5c:	2201      	movs	r2, #1
 8008c5e:	641a      	str	r2, [r3, #64]	; 0x40

  pdev->pClassData = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8008c60:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8008c64:	f002 f9a6 	bl	800afb4 <malloc>
 8008c68:	4603      	mov	r3, r0
 8008c6a:	461a      	mov	r2, r3
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8

  if (pdev->pClassData == NULL)
 8008c72:	687b      	ldr	r3, [r7, #4]
 8008c74:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008c78:	2b00      	cmp	r3, #0
 8008c7a:	d102      	bne.n	8008c82 <USBD_CDC_Init+0x9e>
  {
    ret = 1U;
 8008c7c:	2301      	movs	r3, #1
 8008c7e:	73fb      	strb	r3, [r7, #15]
 8008c80:	e026      	b.n	8008cd0 <USBD_CDC_Init+0xec>
  }
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008c88:	60bb      	str	r3, [r7, #8]

    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8008c8a:	687b      	ldr	r3, [r7, #4]
 8008c8c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008c90:	681b      	ldr	r3, [r3, #0]
 8008c92:	4798      	blx	r3

    /* Init Xfer states */
    hcdc->TxState = 0U;
 8008c94:	68bb      	ldr	r3, [r7, #8]
 8008c96:	2200      	movs	r2, #0
 8008c98:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    hcdc->RxState = 0U;
 8008c9c:	68bb      	ldr	r3, [r7, #8]
 8008c9e:	2200      	movs	r2, #0
 8008ca0:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	7c1b      	ldrb	r3, [r3, #16]
 8008ca8:	2b00      	cmp	r3, #0
 8008caa:	d109      	bne.n	8008cc0 <USBD_CDC_Init+0xdc>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8008cac:	68bb      	ldr	r3, [r7, #8]
 8008cae:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8008cb2:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008cb6:	2101      	movs	r1, #1
 8008cb8:	6878      	ldr	r0, [r7, #4]
 8008cba:	f001 ffde 	bl	800ac7a <USBD_LL_PrepareReceive>
 8008cbe:	e007      	b.n	8008cd0 <USBD_CDC_Init+0xec>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8008cc0:	68bb      	ldr	r3, [r7, #8]
 8008cc2:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8008cc6:	2340      	movs	r3, #64	; 0x40
 8008cc8:	2101      	movs	r1, #1
 8008cca:	6878      	ldr	r0, [r7, #4]
 8008ccc:	f001 ffd5 	bl	800ac7a <USBD_LL_PrepareReceive>
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
  }
  return ret;
 8008cd0:	7bfb      	ldrb	r3, [r7, #15]
}
 8008cd2:	4618      	mov	r0, r3
 8008cd4:	3710      	adds	r7, #16
 8008cd6:	46bd      	mov	sp, r7
 8008cd8:	bd80      	pop	{r7, pc}

08008cda <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008cda:	b580      	push	{r7, lr}
 8008cdc:	b084      	sub	sp, #16
 8008cde:	af00      	add	r7, sp, #0
 8008ce0:	6078      	str	r0, [r7, #4]
 8008ce2:	460b      	mov	r3, r1
 8008ce4:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 8008ce6:	2300      	movs	r3, #0
 8008ce8:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 8008cea:	2181      	movs	r1, #129	; 0x81
 8008cec:	6878      	ldr	r0, [r7, #4]
 8008cee:	f001 fefa 	bl	800aae6 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	2200      	movs	r2, #0
 8008cf6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Close EP OUT */
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8008cf8:	2101      	movs	r1, #1
 8008cfa:	6878      	ldr	r0, [r7, #4]
 8008cfc:	f001 fef3 	bl	800aae6 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	2200      	movs	r2, #0
 8008d04:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c

  /* Close Command IN EP */
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 8008d08:	2182      	movs	r1, #130	; 0x82
 8008d0a:	6878      	ldr	r0, [r7, #4]
 8008d0c:	f001 feeb 	bl	800aae6 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	2200      	movs	r2, #0
 8008d14:	641a      	str	r2, [r3, #64]	; 0x40

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 8008d16:	687b      	ldr	r3, [r7, #4]
 8008d18:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008d1c:	2b00      	cmp	r3, #0
 8008d1e:	d00e      	beq.n	8008d3e <USBD_CDC_DeInit+0x64>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008d26:	685b      	ldr	r3, [r3, #4]
 8008d28:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008d30:	4618      	mov	r0, r3
 8008d32:	f002 f947 	bl	800afc4 <free>
    pdev->pClassData = NULL;
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	2200      	movs	r2, #0
 8008d3a:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  }

  return ret;
 8008d3e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008d40:	4618      	mov	r0, r3
 8008d42:	3710      	adds	r7, #16
 8008d44:	46bd      	mov	sp, r7
 8008d46:	bd80      	pop	{r7, pc}

08008d48 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 8008d48:	b580      	push	{r7, lr}
 8008d4a:	b086      	sub	sp, #24
 8008d4c:	af00      	add	r7, sp, #0
 8008d4e:	6078      	str	r0, [r7, #4]
 8008d50:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008d58:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 8008d5a:	2300      	movs	r3, #0
 8008d5c:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 8008d5e:	2300      	movs	r3, #0
 8008d60:	81bb      	strh	r3, [r7, #12]
  uint8_t ret = USBD_OK;
 8008d62:	2300      	movs	r3, #0
 8008d64:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008d66:	683b      	ldr	r3, [r7, #0]
 8008d68:	781b      	ldrb	r3, [r3, #0]
 8008d6a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8008d6e:	2b00      	cmp	r3, #0
 8008d70:	d039      	beq.n	8008de6 <USBD_CDC_Setup+0x9e>
 8008d72:	2b20      	cmp	r3, #32
 8008d74:	d17f      	bne.n	8008e76 <USBD_CDC_Setup+0x12e>
  {
    case USB_REQ_TYPE_CLASS :
      if (req->wLength)
 8008d76:	683b      	ldr	r3, [r7, #0]
 8008d78:	88db      	ldrh	r3, [r3, #6]
 8008d7a:	2b00      	cmp	r3, #0
 8008d7c:	d029      	beq.n	8008dd2 <USBD_CDC_Setup+0x8a>
      {
        if (req->bmRequest & 0x80U)
 8008d7e:	683b      	ldr	r3, [r7, #0]
 8008d80:	781b      	ldrb	r3, [r3, #0]
 8008d82:	b25b      	sxtb	r3, r3
 8008d84:	2b00      	cmp	r3, #0
 8008d86:	da11      	bge.n	8008dac <USBD_CDC_Setup+0x64>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8008d88:	687b      	ldr	r3, [r7, #4]
 8008d8a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008d8e:	689b      	ldr	r3, [r3, #8]
 8008d90:	683a      	ldr	r2, [r7, #0]
 8008d92:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)(void *)hcdc->data,
 8008d94:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8008d96:	683a      	ldr	r2, [r7, #0]
 8008d98:	88d2      	ldrh	r2, [r2, #6]
 8008d9a:	4798      	blx	r3
                                                            req->wLength);

          USBD_CtlSendData(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8008d9c:	6939      	ldr	r1, [r7, #16]
 8008d9e:	683b      	ldr	r3, [r7, #0]
 8008da0:	88db      	ldrh	r3, [r3, #6]
 8008da2:	461a      	mov	r2, r3
 8008da4:	6878      	ldr	r0, [r7, #4]
 8008da6:	f001 fa42 	bl	800a22e <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)(void *)req, 0U);
      }
      break;
 8008daa:	e06b      	b.n	8008e84 <USBD_CDC_Setup+0x13c>
          hcdc->CmdOpCode = req->bRequest;
 8008dac:	683b      	ldr	r3, [r7, #0]
 8008dae:	785a      	ldrb	r2, [r3, #1]
 8008db0:	693b      	ldr	r3, [r7, #16]
 8008db2:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 8008db6:	683b      	ldr	r3, [r7, #0]
 8008db8:	88db      	ldrh	r3, [r3, #6]
 8008dba:	b2da      	uxtb	r2, r3
 8008dbc:	693b      	ldr	r3, [r7, #16]
 8008dbe:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          USBD_CtlPrepareRx(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8008dc2:	6939      	ldr	r1, [r7, #16]
 8008dc4:	683b      	ldr	r3, [r7, #0]
 8008dc6:	88db      	ldrh	r3, [r3, #6]
 8008dc8:	461a      	mov	r2, r3
 8008dca:	6878      	ldr	r0, [r7, #4]
 8008dcc:	f001 fa5d 	bl	800a28a <USBD_CtlPrepareRx>
      break;
 8008dd0:	e058      	b.n	8008e84 <USBD_CDC_Setup+0x13c>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8008dd2:	687b      	ldr	r3, [r7, #4]
 8008dd4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008dd8:	689b      	ldr	r3, [r3, #8]
 8008dda:	683a      	ldr	r2, [r7, #0]
 8008ddc:	7850      	ldrb	r0, [r2, #1]
 8008dde:	2200      	movs	r2, #0
 8008de0:	6839      	ldr	r1, [r7, #0]
 8008de2:	4798      	blx	r3
      break;
 8008de4:	e04e      	b.n	8008e84 <USBD_CDC_Setup+0x13c>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8008de6:	683b      	ldr	r3, [r7, #0]
 8008de8:	785b      	ldrb	r3, [r3, #1]
 8008dea:	2b0b      	cmp	r3, #11
 8008dec:	d02e      	beq.n	8008e4c <USBD_CDC_Setup+0x104>
 8008dee:	2b0b      	cmp	r3, #11
 8008df0:	dc38      	bgt.n	8008e64 <USBD_CDC_Setup+0x11c>
 8008df2:	2b00      	cmp	r3, #0
 8008df4:	d002      	beq.n	8008dfc <USBD_CDC_Setup+0xb4>
 8008df6:	2b0a      	cmp	r3, #10
 8008df8:	d014      	beq.n	8008e24 <USBD_CDC_Setup+0xdc>
 8008dfa:	e033      	b.n	8008e64 <USBD_CDC_Setup+0x11c>
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008dfc:	687b      	ldr	r3, [r7, #4]
 8008dfe:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008e02:	2b03      	cmp	r3, #3
 8008e04:	d107      	bne.n	8008e16 <USBD_CDC_Setup+0xce>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 8008e06:	f107 030c 	add.w	r3, r7, #12
 8008e0a:	2202      	movs	r2, #2
 8008e0c:	4619      	mov	r1, r3
 8008e0e:	6878      	ldr	r0, [r7, #4]
 8008e10:	f001 fa0d 	bl	800a22e <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8008e14:	e02e      	b.n	8008e74 <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 8008e16:	6839      	ldr	r1, [r7, #0]
 8008e18:	6878      	ldr	r0, [r7, #4]
 8008e1a:	f001 f99e 	bl	800a15a <USBD_CtlError>
            ret = USBD_FAIL;
 8008e1e:	2302      	movs	r3, #2
 8008e20:	75fb      	strb	r3, [r7, #23]
          break;
 8008e22:	e027      	b.n	8008e74 <USBD_CDC_Setup+0x12c>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008e2a:	2b03      	cmp	r3, #3
 8008e2c:	d107      	bne.n	8008e3e <USBD_CDC_Setup+0xf6>
          {
            USBD_CtlSendData(pdev, &ifalt, 1U);
 8008e2e:	f107 030f 	add.w	r3, r7, #15
 8008e32:	2201      	movs	r2, #1
 8008e34:	4619      	mov	r1, r3
 8008e36:	6878      	ldr	r0, [r7, #4]
 8008e38:	f001 f9f9 	bl	800a22e <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8008e3c:	e01a      	b.n	8008e74 <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 8008e3e:	6839      	ldr	r1, [r7, #0]
 8008e40:	6878      	ldr	r0, [r7, #4]
 8008e42:	f001 f98a 	bl	800a15a <USBD_CtlError>
            ret = USBD_FAIL;
 8008e46:	2302      	movs	r3, #2
 8008e48:	75fb      	strb	r3, [r7, #23]
          break;
 8008e4a:	e013      	b.n	8008e74 <USBD_CDC_Setup+0x12c>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008e52:	2b03      	cmp	r3, #3
 8008e54:	d00d      	beq.n	8008e72 <USBD_CDC_Setup+0x12a>
          {
            USBD_CtlError(pdev, req);
 8008e56:	6839      	ldr	r1, [r7, #0]
 8008e58:	6878      	ldr	r0, [r7, #4]
 8008e5a:	f001 f97e 	bl	800a15a <USBD_CtlError>
            ret = USBD_FAIL;
 8008e5e:	2302      	movs	r3, #2
 8008e60:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8008e62:	e006      	b.n	8008e72 <USBD_CDC_Setup+0x12a>

        default:
          USBD_CtlError(pdev, req);
 8008e64:	6839      	ldr	r1, [r7, #0]
 8008e66:	6878      	ldr	r0, [r7, #4]
 8008e68:	f001 f977 	bl	800a15a <USBD_CtlError>
          ret = USBD_FAIL;
 8008e6c:	2302      	movs	r3, #2
 8008e6e:	75fb      	strb	r3, [r7, #23]
          break;
 8008e70:	e000      	b.n	8008e74 <USBD_CDC_Setup+0x12c>
          break;
 8008e72:	bf00      	nop
      }
      break;
 8008e74:	e006      	b.n	8008e84 <USBD_CDC_Setup+0x13c>

    default:
      USBD_CtlError(pdev, req);
 8008e76:	6839      	ldr	r1, [r7, #0]
 8008e78:	6878      	ldr	r0, [r7, #4]
 8008e7a:	f001 f96e 	bl	800a15a <USBD_CtlError>
      ret = USBD_FAIL;
 8008e7e:	2302      	movs	r3, #2
 8008e80:	75fb      	strb	r3, [r7, #23]
      break;
 8008e82:	bf00      	nop
  }

  return ret;
 8008e84:	7dfb      	ldrb	r3, [r7, #23]
}
 8008e86:	4618      	mov	r0, r3
 8008e88:	3718      	adds	r7, #24
 8008e8a:	46bd      	mov	sp, r7
 8008e8c:	bd80      	pop	{r7, pc}

08008e8e <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8008e8e:	b580      	push	{r7, lr}
 8008e90:	b084      	sub	sp, #16
 8008e92:	af00      	add	r7, sp, #0
 8008e94:	6078      	str	r0, [r7, #4]
 8008e96:	460b      	mov	r3, r1
 8008e98:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8008e9a:	687b      	ldr	r3, [r7, #4]
 8008e9c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008ea0:	60fb      	str	r3, [r7, #12]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 8008ea2:	687b      	ldr	r3, [r7, #4]
 8008ea4:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8008ea8:	60bb      	str	r3, [r7, #8]

  if (pdev->pClassData != NULL)
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008eb0:	2b00      	cmp	r3, #0
 8008eb2:	d03a      	beq.n	8008f2a <USBD_CDC_DataIn+0x9c>
  {
    if ((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 8008eb4:	78fa      	ldrb	r2, [r7, #3]
 8008eb6:	6879      	ldr	r1, [r7, #4]
 8008eb8:	4613      	mov	r3, r2
 8008eba:	009b      	lsls	r3, r3, #2
 8008ebc:	4413      	add	r3, r2
 8008ebe:	009b      	lsls	r3, r3, #2
 8008ec0:	440b      	add	r3, r1
 8008ec2:	331c      	adds	r3, #28
 8008ec4:	681b      	ldr	r3, [r3, #0]
 8008ec6:	2b00      	cmp	r3, #0
 8008ec8:	d029      	beq.n	8008f1e <USBD_CDC_DataIn+0x90>
 8008eca:	78fa      	ldrb	r2, [r7, #3]
 8008ecc:	6879      	ldr	r1, [r7, #4]
 8008ece:	4613      	mov	r3, r2
 8008ed0:	009b      	lsls	r3, r3, #2
 8008ed2:	4413      	add	r3, r2
 8008ed4:	009b      	lsls	r3, r3, #2
 8008ed6:	440b      	add	r3, r1
 8008ed8:	331c      	adds	r3, #28
 8008eda:	681a      	ldr	r2, [r3, #0]
 8008edc:	78f9      	ldrb	r1, [r7, #3]
 8008ede:	68b8      	ldr	r0, [r7, #8]
 8008ee0:	460b      	mov	r3, r1
 8008ee2:	00db      	lsls	r3, r3, #3
 8008ee4:	1a5b      	subs	r3, r3, r1
 8008ee6:	009b      	lsls	r3, r3, #2
 8008ee8:	4403      	add	r3, r0
 8008eea:	3344      	adds	r3, #68	; 0x44
 8008eec:	681b      	ldr	r3, [r3, #0]
 8008eee:	fbb2 f1f3 	udiv	r1, r2, r3
 8008ef2:	fb03 f301 	mul.w	r3, r3, r1
 8008ef6:	1ad3      	subs	r3, r2, r3
 8008ef8:	2b00      	cmp	r3, #0
 8008efa:	d110      	bne.n	8008f1e <USBD_CDC_DataIn+0x90>
    {
      /* Update the packet total length */
      pdev->ep_in[epnum].total_length = 0U;
 8008efc:	78fa      	ldrb	r2, [r7, #3]
 8008efe:	6879      	ldr	r1, [r7, #4]
 8008f00:	4613      	mov	r3, r2
 8008f02:	009b      	lsls	r3, r3, #2
 8008f04:	4413      	add	r3, r2
 8008f06:	009b      	lsls	r3, r3, #2
 8008f08:	440b      	add	r3, r1
 8008f0a:	331c      	adds	r3, #28
 8008f0c:	2200      	movs	r2, #0
 8008f0e:	601a      	str	r2, [r3, #0]

      /* Send ZLP */
      USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8008f10:	78f9      	ldrb	r1, [r7, #3]
 8008f12:	2300      	movs	r3, #0
 8008f14:	2200      	movs	r2, #0
 8008f16:	6878      	ldr	r0, [r7, #4]
 8008f18:	f001 fe8c 	bl	800ac34 <USBD_LL_Transmit>
 8008f1c:	e003      	b.n	8008f26 <USBD_CDC_DataIn+0x98>
    }
    else
    {
      hcdc->TxState = 0U;
 8008f1e:	68fb      	ldr	r3, [r7, #12]
 8008f20:	2200      	movs	r2, #0
 8008f22:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }
    return USBD_OK;
 8008f26:	2300      	movs	r3, #0
 8008f28:	e000      	b.n	8008f2c <USBD_CDC_DataIn+0x9e>
  }
  else
  {
    return USBD_FAIL;
 8008f2a:	2302      	movs	r3, #2
  }
}
 8008f2c:	4618      	mov	r0, r3
 8008f2e:	3710      	adds	r7, #16
 8008f30:	46bd      	mov	sp, r7
 8008f32:	bd80      	pop	{r7, pc}

08008f34 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8008f34:	b580      	push	{r7, lr}
 8008f36:	b084      	sub	sp, #16
 8008f38:	af00      	add	r7, sp, #0
 8008f3a:	6078      	str	r0, [r7, #4]
 8008f3c:	460b      	mov	r3, r1
 8008f3e:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8008f40:	687b      	ldr	r3, [r7, #4]
 8008f42:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008f46:	60fb      	str	r3, [r7, #12]

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8008f48:	78fb      	ldrb	r3, [r7, #3]
 8008f4a:	4619      	mov	r1, r3
 8008f4c:	6878      	ldr	r0, [r7, #4]
 8008f4e:	f001 feb7 	bl	800acc0 <USBD_LL_GetRxDataSize>
 8008f52:	4602      	mov	r2, r0
 8008f54:	68fb      	ldr	r3, [r7, #12]
 8008f56:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */
  if (pdev->pClassData != NULL)
 8008f5a:	687b      	ldr	r3, [r7, #4]
 8008f5c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008f60:	2b00      	cmp	r3, #0
 8008f62:	d00d      	beq.n	8008f80 <USBD_CDC_DataOut+0x4c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8008f64:	687b      	ldr	r3, [r7, #4]
 8008f66:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008f6a:	68db      	ldr	r3, [r3, #12]
 8008f6c:	68fa      	ldr	r2, [r7, #12]
 8008f6e:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 8008f72:	68fa      	ldr	r2, [r7, #12]
 8008f74:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 8008f78:	4611      	mov	r1, r2
 8008f7a:	4798      	blx	r3

    return USBD_OK;
 8008f7c:	2300      	movs	r3, #0
 8008f7e:	e000      	b.n	8008f82 <USBD_CDC_DataOut+0x4e>
  }
  else
  {
    return USBD_FAIL;
 8008f80:	2302      	movs	r3, #2
  }
}
 8008f82:	4618      	mov	r0, r3
 8008f84:	3710      	adds	r7, #16
 8008f86:	46bd      	mov	sp, r7
 8008f88:	bd80      	pop	{r7, pc}

08008f8a <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8008f8a:	b580      	push	{r7, lr}
 8008f8c:	b084      	sub	sp, #16
 8008f8e:	af00      	add	r7, sp, #0
 8008f90:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8008f92:	687b      	ldr	r3, [r7, #4]
 8008f94:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008f98:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008fa0:	2b00      	cmp	r3, #0
 8008fa2:	d015      	beq.n	8008fd0 <USBD_CDC_EP0_RxReady+0x46>
 8008fa4:	68fb      	ldr	r3, [r7, #12]
 8008fa6:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8008faa:	2bff      	cmp	r3, #255	; 0xff
 8008fac:	d010      	beq.n	8008fd0 <USBD_CDC_EP0_RxReady+0x46>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8008fae:	687b      	ldr	r3, [r7, #4]
 8008fb0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8008fb4:	689b      	ldr	r3, [r3, #8]
 8008fb6:	68fa      	ldr	r2, [r7, #12]
 8008fb8:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)(void *)hcdc->data,
 8008fbc:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 8008fbe:	68fa      	ldr	r2, [r7, #12]
 8008fc0:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8008fc4:	b292      	uxth	r2, r2
 8008fc6:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8008fc8:	68fb      	ldr	r3, [r7, #12]
 8008fca:	22ff      	movs	r2, #255	; 0xff
 8008fcc:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200

  }
  return USBD_OK;
 8008fd0:	2300      	movs	r3, #0
}
 8008fd2:	4618      	mov	r0, r3
 8008fd4:	3710      	adds	r7, #16
 8008fd6:	46bd      	mov	sp, r7
 8008fd8:	bd80      	pop	{r7, pc}
	...

08008fdc <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8008fdc:	b480      	push	{r7}
 8008fde:	b083      	sub	sp, #12
 8008fe0:	af00      	add	r7, sp, #0
 8008fe2:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgFSDesc);
 8008fe4:	687b      	ldr	r3, [r7, #4]
 8008fe6:	2243      	movs	r2, #67	; 0x43
 8008fe8:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgFSDesc;
 8008fea:	4b03      	ldr	r3, [pc, #12]	; (8008ff8 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 8008fec:	4618      	mov	r0, r3
 8008fee:	370c      	adds	r7, #12
 8008ff0:	46bd      	mov	sp, r7
 8008ff2:	bc80      	pop	{r7}
 8008ff4:	4770      	bx	lr
 8008ff6:	bf00      	nop
 8008ff8:	20000098 	.word	0x20000098

08008ffc <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8008ffc:	b480      	push	{r7}
 8008ffe:	b083      	sub	sp, #12
 8009000:	af00      	add	r7, sp, #0
 8009002:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgHSDesc);
 8009004:	687b      	ldr	r3, [r7, #4]
 8009006:	2243      	movs	r2, #67	; 0x43
 8009008:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgHSDesc;
 800900a:	4b03      	ldr	r3, [pc, #12]	; (8009018 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 800900c:	4618      	mov	r0, r3
 800900e:	370c      	adds	r7, #12
 8009010:	46bd      	mov	sp, r7
 8009012:	bc80      	pop	{r7}
 8009014:	4770      	bx	lr
 8009016:	bf00      	nop
 8009018:	20000054 	.word	0x20000054

0800901c <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800901c:	b480      	push	{r7}
 800901e:	b083      	sub	sp, #12
 8009020:	af00      	add	r7, sp, #0
 8009022:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_OtherSpeedCfgDesc);
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	2243      	movs	r2, #67	; 0x43
 8009028:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 800902a:	4b03      	ldr	r3, [pc, #12]	; (8009038 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 800902c:	4618      	mov	r0, r3
 800902e:	370c      	adds	r7, #12
 8009030:	46bd      	mov	sp, r7
 8009032:	bc80      	pop	{r7}
 8009034:	4770      	bx	lr
 8009036:	bf00      	nop
 8009038:	200000dc 	.word	0x200000dc

0800903c <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800903c:	b480      	push	{r7}
 800903e:	b083      	sub	sp, #12
 8009040:	af00      	add	r7, sp, #0
 8009042:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_DeviceQualifierDesc);
 8009044:	687b      	ldr	r3, [r7, #4]
 8009046:	220a      	movs	r2, #10
 8009048:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceQualifierDesc;
 800904a:	4b03      	ldr	r3, [pc, #12]	; (8009058 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800904c:	4618      	mov	r0, r3
 800904e:	370c      	adds	r7, #12
 8009050:	46bd      	mov	sp, r7
 8009052:	bc80      	pop	{r7}
 8009054:	4770      	bx	lr
 8009056:	bf00      	nop
 8009058:	20000010 	.word	0x20000010

0800905c <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                    USBD_CDC_ItfTypeDef *fops)
{
 800905c:	b480      	push	{r7}
 800905e:	b085      	sub	sp, #20
 8009060:	af00      	add	r7, sp, #0
 8009062:	6078      	str	r0, [r7, #4]
 8009064:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 8009066:	2302      	movs	r3, #2
 8009068:	73fb      	strb	r3, [r7, #15]

  if (fops != NULL)
 800906a:	683b      	ldr	r3, [r7, #0]
 800906c:	2b00      	cmp	r3, #0
 800906e:	d005      	beq.n	800907c <USBD_CDC_RegisterInterface+0x20>
  {
    pdev->pUserData = fops;
 8009070:	687b      	ldr	r3, [r7, #4]
 8009072:	683a      	ldr	r2, [r7, #0]
 8009074:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    ret = USBD_OK;
 8009078:	2300      	movs	r3, #0
 800907a:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800907c:	7bfb      	ldrb	r3, [r7, #15]
}
 800907e:	4618      	mov	r0, r3
 8009080:	3714      	adds	r7, #20
 8009082:	46bd      	mov	sp, r7
 8009084:	bc80      	pop	{r7}
 8009086:	4770      	bx	lr

08009088 <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetTxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff,
                              uint16_t length)
{
 8009088:	b480      	push	{r7}
 800908a:	b087      	sub	sp, #28
 800908c:	af00      	add	r7, sp, #0
 800908e:	60f8      	str	r0, [r7, #12]
 8009090:	60b9      	str	r1, [r7, #8]
 8009092:	4613      	mov	r3, r2
 8009094:	80fb      	strh	r3, [r7, #6]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8009096:	68fb      	ldr	r3, [r7, #12]
 8009098:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800909c:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 800909e:	697b      	ldr	r3, [r7, #20]
 80090a0:	68ba      	ldr	r2, [r7, #8]
 80090a2:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 80090a6:	88fa      	ldrh	r2, [r7, #6]
 80090a8:	697b      	ldr	r3, [r7, #20]
 80090aa:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return USBD_OK;
 80090ae:	2300      	movs	r3, #0
}
 80090b0:	4618      	mov	r0, r3
 80090b2:	371c      	adds	r7, #28
 80090b4:	46bd      	mov	sp, r7
 80090b6:	bc80      	pop	{r7}
 80090b8:	4770      	bx	lr

080090ba <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff)
{
 80090ba:	b480      	push	{r7}
 80090bc:	b085      	sub	sp, #20
 80090be:	af00      	add	r7, sp, #0
 80090c0:	6078      	str	r0, [r7, #4]
 80090c2:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80090c4:	687b      	ldr	r3, [r7, #4]
 80090c6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80090ca:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 80090cc:	68fb      	ldr	r3, [r7, #12]
 80090ce:	683a      	ldr	r2, [r7, #0]
 80090d0:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return USBD_OK;
 80090d4:	2300      	movs	r3, #0
}
 80090d6:	4618      	mov	r0, r3
 80090d8:	3714      	adds	r7, #20
 80090da:	46bd      	mov	sp, r7
 80090dc:	bc80      	pop	{r7}
 80090de:	4770      	bx	lr

080090e0 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 80090e0:	b580      	push	{r7, lr}
 80090e2:	b084      	sub	sp, #16
 80090e4:	af00      	add	r7, sp, #0
 80090e6:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80090e8:	687b      	ldr	r3, [r7, #4]
 80090ea:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80090ee:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData != NULL)
 80090f0:	687b      	ldr	r3, [r7, #4]
 80090f2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80090f6:	2b00      	cmp	r3, #0
 80090f8:	d01c      	beq.n	8009134 <USBD_CDC_TransmitPacket+0x54>
  {
    if (hcdc->TxState == 0U)
 80090fa:	68fb      	ldr	r3, [r7, #12]
 80090fc:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8009100:	2b00      	cmp	r3, #0
 8009102:	d115      	bne.n	8009130 <USBD_CDC_TransmitPacket+0x50>
    {
      /* Tx Transfer in progress */
      hcdc->TxState = 1U;
 8009104:	68fb      	ldr	r3, [r7, #12]
 8009106:	2201      	movs	r2, #1
 8009108:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

      /* Update the packet total length */
      pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 800910c:	68fb      	ldr	r3, [r7, #12]
 800910e:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 8009112:	687b      	ldr	r3, [r7, #4]
 8009114:	631a      	str	r2, [r3, #48]	; 0x30

      /* Transmit next packet */
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 8009116:	68fb      	ldr	r3, [r7, #12]
 8009118:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
                       (uint16_t)hcdc->TxLength);
 800911c:	68fb      	ldr	r3, [r7, #12]
 800911e:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 8009122:	b29b      	uxth	r3, r3
 8009124:	2181      	movs	r1, #129	; 0x81
 8009126:	6878      	ldr	r0, [r7, #4]
 8009128:	f001 fd84 	bl	800ac34 <USBD_LL_Transmit>

      return USBD_OK;
 800912c:	2300      	movs	r3, #0
 800912e:	e002      	b.n	8009136 <USBD_CDC_TransmitPacket+0x56>
    }
    else
    {
      return USBD_BUSY;
 8009130:	2301      	movs	r3, #1
 8009132:	e000      	b.n	8009136 <USBD_CDC_TransmitPacket+0x56>
    }
  }
  else
  {
    return USBD_FAIL;
 8009134:	2302      	movs	r3, #2
  }
}
 8009136:	4618      	mov	r0, r3
 8009138:	3710      	adds	r7, #16
 800913a:	46bd      	mov	sp, r7
 800913c:	bd80      	pop	{r7, pc}

0800913e <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800913e:	b580      	push	{r7, lr}
 8009140:	b084      	sub	sp, #16
 8009142:	af00      	add	r7, sp, #0
 8009144:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8009146:	687b      	ldr	r3, [r7, #4]
 8009148:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800914c:	60fb      	str	r3, [r7, #12]

  /* Suspend or Resume USB Out process */
  if (pdev->pClassData != NULL)
 800914e:	687b      	ldr	r3, [r7, #4]
 8009150:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009154:	2b00      	cmp	r3, #0
 8009156:	d017      	beq.n	8009188 <USBD_CDC_ReceivePacket+0x4a>
  {
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009158:	687b      	ldr	r3, [r7, #4]
 800915a:	7c1b      	ldrb	r3, [r3, #16]
 800915c:	2b00      	cmp	r3, #0
 800915e:	d109      	bne.n	8009174 <USBD_CDC_ReceivePacket+0x36>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8009160:	68fb      	ldr	r3, [r7, #12]
 8009162:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8009166:	f44f 7300 	mov.w	r3, #512	; 0x200
 800916a:	2101      	movs	r1, #1
 800916c:	6878      	ldr	r0, [r7, #4]
 800916e:	f001 fd84 	bl	800ac7a <USBD_LL_PrepareReceive>
 8009172:	e007      	b.n	8009184 <USBD_CDC_ReceivePacket+0x46>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8009174:	68fb      	ldr	r3, [r7, #12]
 8009176:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800917a:	2340      	movs	r3, #64	; 0x40
 800917c:	2101      	movs	r1, #1
 800917e:	6878      	ldr	r0, [r7, #4]
 8009180:	f001 fd7b 	bl	800ac7a <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 8009184:	2300      	movs	r3, #0
 8009186:	e000      	b.n	800918a <USBD_CDC_ReceivePacket+0x4c>
  }
  else
  {
    return USBD_FAIL;
 8009188:	2302      	movs	r3, #2
  }
}
 800918a:	4618      	mov	r0, r3
 800918c:	3710      	adds	r7, #16
 800918e:	46bd      	mov	sp, r7
 8009190:	bd80      	pop	{r7, pc}

08009192 <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8009192:	b580      	push	{r7, lr}
 8009194:	b084      	sub	sp, #16
 8009196:	af00      	add	r7, sp, #0
 8009198:	60f8      	str	r0, [r7, #12]
 800919a:	60b9      	str	r1, [r7, #8]
 800919c:	4613      	mov	r3, r2
 800919e:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 80091a0:	68fb      	ldr	r3, [r7, #12]
 80091a2:	2b00      	cmp	r3, #0
 80091a4:	d101      	bne.n	80091aa <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 80091a6:	2302      	movs	r3, #2
 80091a8:	e01a      	b.n	80091e0 <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 80091aa:	68fb      	ldr	r3, [r7, #12]
 80091ac:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80091b0:	2b00      	cmp	r3, #0
 80091b2:	d003      	beq.n	80091bc <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 80091b4:	68fb      	ldr	r3, [r7, #12]
 80091b6:	2200      	movs	r2, #0
 80091b8:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 80091bc:	68bb      	ldr	r3, [r7, #8]
 80091be:	2b00      	cmp	r3, #0
 80091c0:	d003      	beq.n	80091ca <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 80091c2:	68fb      	ldr	r3, [r7, #12]
 80091c4:	68ba      	ldr	r2, [r7, #8]
 80091c6:	f8c3 22b0 	str.w	r2, [r3, #688]	; 0x2b0
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80091ca:	68fb      	ldr	r3, [r7, #12]
 80091cc:	2201      	movs	r2, #1
 80091ce:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 80091d2:	68fb      	ldr	r3, [r7, #12]
 80091d4:	79fa      	ldrb	r2, [r7, #7]
 80091d6:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 80091d8:	68f8      	ldr	r0, [r7, #12]
 80091da:	f001 fbf9 	bl	800a9d0 <USBD_LL_Init>

  return USBD_OK;
 80091de:	2300      	movs	r3, #0
}
 80091e0:	4618      	mov	r0, r3
 80091e2:	3710      	adds	r7, #16
 80091e4:	46bd      	mov	sp, r7
 80091e6:	bd80      	pop	{r7, pc}

080091e8 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 80091e8:	b480      	push	{r7}
 80091ea:	b085      	sub	sp, #20
 80091ec:	af00      	add	r7, sp, #0
 80091ee:	6078      	str	r0, [r7, #4]
 80091f0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 80091f2:	2300      	movs	r3, #0
 80091f4:	73fb      	strb	r3, [r7, #15]
  if (pclass != NULL)
 80091f6:	683b      	ldr	r3, [r7, #0]
 80091f8:	2b00      	cmp	r3, #0
 80091fa:	d006      	beq.n	800920a <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 80091fc:	687b      	ldr	r3, [r7, #4]
 80091fe:	683a      	ldr	r2, [r7, #0]
 8009200:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
    status = USBD_OK;
 8009204:	2300      	movs	r3, #0
 8009206:	73fb      	strb	r3, [r7, #15]
 8009208:	e001      	b.n	800920e <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 800920a:	2302      	movs	r3, #2
 800920c:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800920e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009210:	4618      	mov	r0, r3
 8009212:	3714      	adds	r7, #20
 8009214:	46bd      	mov	sp, r7
 8009216:	bc80      	pop	{r7}
 8009218:	4770      	bx	lr

0800921a <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 800921a:	b580      	push	{r7, lr}
 800921c:	b082      	sub	sp, #8
 800921e:	af00      	add	r7, sp, #0
 8009220:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 8009222:	6878      	ldr	r0, [r7, #4]
 8009224:	f001 fc1e 	bl	800aa64 <USBD_LL_Start>

  return USBD_OK;
 8009228:	2300      	movs	r3, #0
}
 800922a:	4618      	mov	r0, r3
 800922c:	3708      	adds	r7, #8
 800922e:	46bd      	mov	sp, r7
 8009230:	bd80      	pop	{r7, pc}

08009232 <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 8009232:	b480      	push	{r7}
 8009234:	b083      	sub	sp, #12
 8009236:	af00      	add	r7, sp, #0
 8009238:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800923a:	2300      	movs	r3, #0
}
 800923c:	4618      	mov	r0, r3
 800923e:	370c      	adds	r7, #12
 8009240:	46bd      	mov	sp, r7
 8009242:	bc80      	pop	{r7}
 8009244:	4770      	bx	lr

08009246 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8009246:	b580      	push	{r7, lr}
 8009248:	b084      	sub	sp, #16
 800924a:	af00      	add	r7, sp, #0
 800924c:	6078      	str	r0, [r7, #4]
 800924e:	460b      	mov	r3, r1
 8009250:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 8009252:	2302      	movs	r3, #2
 8009254:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 8009256:	687b      	ldr	r3, [r7, #4]
 8009258:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800925c:	2b00      	cmp	r3, #0
 800925e:	d00c      	beq.n	800927a <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 8009260:	687b      	ldr	r3, [r7, #4]
 8009262:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009266:	681b      	ldr	r3, [r3, #0]
 8009268:	78fa      	ldrb	r2, [r7, #3]
 800926a:	4611      	mov	r1, r2
 800926c:	6878      	ldr	r0, [r7, #4]
 800926e:	4798      	blx	r3
 8009270:	4603      	mov	r3, r0
 8009272:	2b00      	cmp	r3, #0
 8009274:	d101      	bne.n	800927a <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 8009276:	2300      	movs	r3, #0
 8009278:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 800927a:	7bfb      	ldrb	r3, [r7, #15]
}
 800927c:	4618      	mov	r0, r3
 800927e:	3710      	adds	r7, #16
 8009280:	46bd      	mov	sp, r7
 8009282:	bd80      	pop	{r7, pc}

08009284 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8009284:	b580      	push	{r7, lr}
 8009286:	b082      	sub	sp, #8
 8009288:	af00      	add	r7, sp, #0
 800928a:	6078      	str	r0, [r7, #4]
 800928c:	460b      	mov	r3, r1
 800928e:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 8009290:	687b      	ldr	r3, [r7, #4]
 8009292:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009296:	685b      	ldr	r3, [r3, #4]
 8009298:	78fa      	ldrb	r2, [r7, #3]
 800929a:	4611      	mov	r1, r2
 800929c:	6878      	ldr	r0, [r7, #4]
 800929e:	4798      	blx	r3

  return USBD_OK;
 80092a0:	2300      	movs	r3, #0
}
 80092a2:	4618      	mov	r0, r3
 80092a4:	3708      	adds	r7, #8
 80092a6:	46bd      	mov	sp, r7
 80092a8:	bd80      	pop	{r7, pc}

080092aa <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 80092aa:	b580      	push	{r7, lr}
 80092ac:	b082      	sub	sp, #8
 80092ae:	af00      	add	r7, sp, #0
 80092b0:	6078      	str	r0, [r7, #4]
 80092b2:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 80092b4:	687b      	ldr	r3, [r7, #4]
 80092b6:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 80092ba:	6839      	ldr	r1, [r7, #0]
 80092bc:	4618      	mov	r0, r3
 80092be:	f000 ff10 	bl	800a0e2 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 80092c2:	687b      	ldr	r3, [r7, #4]
 80092c4:	2201      	movs	r2, #1
 80092c6:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 80092ca:	687b      	ldr	r3, [r7, #4]
 80092cc:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 80092d0:	461a      	mov	r2, r3
 80092d2:	687b      	ldr	r3, [r7, #4]
 80092d4:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 80092d8:	687b      	ldr	r3, [r7, #4]
 80092da:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 80092de:	f003 031f 	and.w	r3, r3, #31
 80092e2:	2b02      	cmp	r3, #2
 80092e4:	d016      	beq.n	8009314 <USBD_LL_SetupStage+0x6a>
 80092e6:	2b02      	cmp	r3, #2
 80092e8:	d81c      	bhi.n	8009324 <USBD_LL_SetupStage+0x7a>
 80092ea:	2b00      	cmp	r3, #0
 80092ec:	d002      	beq.n	80092f4 <USBD_LL_SetupStage+0x4a>
 80092ee:	2b01      	cmp	r3, #1
 80092f0:	d008      	beq.n	8009304 <USBD_LL_SetupStage+0x5a>
 80092f2:	e017      	b.n	8009324 <USBD_LL_SetupStage+0x7a>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 80092fa:	4619      	mov	r1, r3
 80092fc:	6878      	ldr	r0, [r7, #4]
 80092fe:	f000 fa03 	bl	8009708 <USBD_StdDevReq>
      break;
 8009302:	e01a      	b.n	800933a <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 8009304:	687b      	ldr	r3, [r7, #4]
 8009306:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800930a:	4619      	mov	r1, r3
 800930c:	6878      	ldr	r0, [r7, #4]
 800930e:	f000 fa65 	bl	80097dc <USBD_StdItfReq>
      break;
 8009312:	e012      	b.n	800933a <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 8009314:	687b      	ldr	r3, [r7, #4]
 8009316:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800931a:	4619      	mov	r1, r3
 800931c:	6878      	ldr	r0, [r7, #4]
 800931e:	f000 faa5 	bl	800986c <USBD_StdEPReq>
      break;
 8009322:	e00a      	b.n	800933a <USBD_LL_SetupStage+0x90>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8009324:	687b      	ldr	r3, [r7, #4]
 8009326:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800932a:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800932e:	b2db      	uxtb	r3, r3
 8009330:	4619      	mov	r1, r3
 8009332:	6878      	ldr	r0, [r7, #4]
 8009334:	f001 fbf6 	bl	800ab24 <USBD_LL_StallEP>
      break;
 8009338:	bf00      	nop
  }

  return USBD_OK;
 800933a:	2300      	movs	r3, #0
}
 800933c:	4618      	mov	r0, r3
 800933e:	3708      	adds	r7, #8
 8009340:	46bd      	mov	sp, r7
 8009342:	bd80      	pop	{r7, pc}

08009344 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8009344:	b580      	push	{r7, lr}
 8009346:	b086      	sub	sp, #24
 8009348:	af00      	add	r7, sp, #0
 800934a:	60f8      	str	r0, [r7, #12]
 800934c:	460b      	mov	r3, r1
 800934e:	607a      	str	r2, [r7, #4]
 8009350:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8009352:	7afb      	ldrb	r3, [r7, #11]
 8009354:	2b00      	cmp	r3, #0
 8009356:	d14b      	bne.n	80093f0 <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 8009358:	68fb      	ldr	r3, [r7, #12]
 800935a:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 800935e:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8009360:	68fb      	ldr	r3, [r7, #12]
 8009362:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8009366:	2b03      	cmp	r3, #3
 8009368:	d134      	bne.n	80093d4 <USBD_LL_DataOutStage+0x90>
    {
      if (pep->rem_length > pep->maxpacket)
 800936a:	697b      	ldr	r3, [r7, #20]
 800936c:	68da      	ldr	r2, [r3, #12]
 800936e:	697b      	ldr	r3, [r7, #20]
 8009370:	691b      	ldr	r3, [r3, #16]
 8009372:	429a      	cmp	r2, r3
 8009374:	d919      	bls.n	80093aa <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 8009376:	697b      	ldr	r3, [r7, #20]
 8009378:	68da      	ldr	r2, [r3, #12]
 800937a:	697b      	ldr	r3, [r7, #20]
 800937c:	691b      	ldr	r3, [r3, #16]
 800937e:	1ad2      	subs	r2, r2, r3
 8009380:	697b      	ldr	r3, [r7, #20]
 8009382:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8009384:	697b      	ldr	r3, [r7, #20]
 8009386:	68da      	ldr	r2, [r3, #12]
 8009388:	697b      	ldr	r3, [r7, #20]
 800938a:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 800938c:	429a      	cmp	r2, r3
 800938e:	d203      	bcs.n	8009398 <USBD_LL_DataOutStage+0x54>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8009390:	697b      	ldr	r3, [r7, #20]
 8009392:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 8009394:	b29b      	uxth	r3, r3
 8009396:	e002      	b.n	800939e <USBD_LL_DataOutStage+0x5a>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8009398:	697b      	ldr	r3, [r7, #20]
 800939a:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 800939c:	b29b      	uxth	r3, r3
 800939e:	461a      	mov	r2, r3
 80093a0:	6879      	ldr	r1, [r7, #4]
 80093a2:	68f8      	ldr	r0, [r7, #12]
 80093a4:	f000 ff8f 	bl	800a2c6 <USBD_CtlContinueRx>
 80093a8:	e038      	b.n	800941c <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 80093aa:	68fb      	ldr	r3, [r7, #12]
 80093ac:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80093b0:	691b      	ldr	r3, [r3, #16]
 80093b2:	2b00      	cmp	r3, #0
 80093b4:	d00a      	beq.n	80093cc <USBD_LL_DataOutStage+0x88>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 80093b6:	68fb      	ldr	r3, [r7, #12]
 80093b8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 80093bc:	2b03      	cmp	r3, #3
 80093be:	d105      	bne.n	80093cc <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 80093c0:	68fb      	ldr	r3, [r7, #12]
 80093c2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80093c6:	691b      	ldr	r3, [r3, #16]
 80093c8:	68f8      	ldr	r0, [r7, #12]
 80093ca:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 80093cc:	68f8      	ldr	r0, [r7, #12]
 80093ce:	f000 ff8c 	bl	800a2ea <USBD_CtlSendStatus>
 80093d2:	e023      	b.n	800941c <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 80093d4:	68fb      	ldr	r3, [r7, #12]
 80093d6:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 80093da:	2b05      	cmp	r3, #5
 80093dc:	d11e      	bne.n	800941c <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 80093de:	68fb      	ldr	r3, [r7, #12]
 80093e0:	2200      	movs	r2, #0
 80093e2:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
        USBD_LL_StallEP(pdev, 0U);
 80093e6:	2100      	movs	r1, #0
 80093e8:	68f8      	ldr	r0, [r7, #12]
 80093ea:	f001 fb9b 	bl	800ab24 <USBD_LL_StallEP>
 80093ee:	e015      	b.n	800941c <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 80093f0:	68fb      	ldr	r3, [r7, #12]
 80093f2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80093f6:	699b      	ldr	r3, [r3, #24]
 80093f8:	2b00      	cmp	r3, #0
 80093fa:	d00d      	beq.n	8009418 <USBD_LL_DataOutStage+0xd4>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 80093fc:	68fb      	ldr	r3, [r7, #12]
 80093fe:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 8009402:	2b03      	cmp	r3, #3
 8009404:	d108      	bne.n	8009418 <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 8009406:	68fb      	ldr	r3, [r7, #12]
 8009408:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800940c:	699b      	ldr	r3, [r3, #24]
 800940e:	7afa      	ldrb	r2, [r7, #11]
 8009410:	4611      	mov	r1, r2
 8009412:	68f8      	ldr	r0, [r7, #12]
 8009414:	4798      	blx	r3
 8009416:	e001      	b.n	800941c <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8009418:	2302      	movs	r3, #2
 800941a:	e000      	b.n	800941e <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 800941c:	2300      	movs	r3, #0
}
 800941e:	4618      	mov	r0, r3
 8009420:	3718      	adds	r7, #24
 8009422:	46bd      	mov	sp, r7
 8009424:	bd80      	pop	{r7, pc}

08009426 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8009426:	b580      	push	{r7, lr}
 8009428:	b086      	sub	sp, #24
 800942a:	af00      	add	r7, sp, #0
 800942c:	60f8      	str	r0, [r7, #12]
 800942e:	460b      	mov	r3, r1
 8009430:	607a      	str	r2, [r7, #4]
 8009432:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8009434:	7afb      	ldrb	r3, [r7, #11]
 8009436:	2b00      	cmp	r3, #0
 8009438:	d17f      	bne.n	800953a <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 800943a:	68fb      	ldr	r3, [r7, #12]
 800943c:	3314      	adds	r3, #20
 800943e:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8009440:	68fb      	ldr	r3, [r7, #12]
 8009442:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8009446:	2b02      	cmp	r3, #2
 8009448:	d15c      	bne.n	8009504 <USBD_LL_DataInStage+0xde>
    {
      if (pep->rem_length > pep->maxpacket)
 800944a:	697b      	ldr	r3, [r7, #20]
 800944c:	68da      	ldr	r2, [r3, #12]
 800944e:	697b      	ldr	r3, [r7, #20]
 8009450:	691b      	ldr	r3, [r3, #16]
 8009452:	429a      	cmp	r2, r3
 8009454:	d915      	bls.n	8009482 <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 8009456:	697b      	ldr	r3, [r7, #20]
 8009458:	68da      	ldr	r2, [r3, #12]
 800945a:	697b      	ldr	r3, [r7, #20]
 800945c:	691b      	ldr	r3, [r3, #16]
 800945e:	1ad2      	subs	r2, r2, r3
 8009460:	697b      	ldr	r3, [r7, #20]
 8009462:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 8009464:	697b      	ldr	r3, [r7, #20]
 8009466:	68db      	ldr	r3, [r3, #12]
 8009468:	b29b      	uxth	r3, r3
 800946a:	461a      	mov	r2, r3
 800946c:	6879      	ldr	r1, [r7, #4]
 800946e:	68f8      	ldr	r0, [r7, #12]
 8009470:	f000 fef9 	bl	800a266 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009474:	2300      	movs	r3, #0
 8009476:	2200      	movs	r2, #0
 8009478:	2100      	movs	r1, #0
 800947a:	68f8      	ldr	r0, [r7, #12]
 800947c:	f001 fbfd 	bl	800ac7a <USBD_LL_PrepareReceive>
 8009480:	e04e      	b.n	8009520 <USBD_LL_DataInStage+0xfa>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 8009482:	697b      	ldr	r3, [r7, #20]
 8009484:	689b      	ldr	r3, [r3, #8]
 8009486:	697a      	ldr	r2, [r7, #20]
 8009488:	6912      	ldr	r2, [r2, #16]
 800948a:	fbb3 f1f2 	udiv	r1, r3, r2
 800948e:	fb02 f201 	mul.w	r2, r2, r1
 8009492:	1a9b      	subs	r3, r3, r2
 8009494:	2b00      	cmp	r3, #0
 8009496:	d11c      	bne.n	80094d2 <USBD_LL_DataInStage+0xac>
            (pep->total_length >= pep->maxpacket) &&
 8009498:	697b      	ldr	r3, [r7, #20]
 800949a:	689a      	ldr	r2, [r3, #8]
 800949c:	697b      	ldr	r3, [r7, #20]
 800949e:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 80094a0:	429a      	cmp	r2, r3
 80094a2:	d316      	bcc.n	80094d2 <USBD_LL_DataInStage+0xac>
            (pep->total_length < pdev->ep0_data_len))
 80094a4:	697b      	ldr	r3, [r7, #20]
 80094a6:	689a      	ldr	r2, [r3, #8]
 80094a8:	68fb      	ldr	r3, [r7, #12]
 80094aa:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 80094ae:	429a      	cmp	r2, r3
 80094b0:	d20f      	bcs.n	80094d2 <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 80094b2:	2200      	movs	r2, #0
 80094b4:	2100      	movs	r1, #0
 80094b6:	68f8      	ldr	r0, [r7, #12]
 80094b8:	f000 fed5 	bl	800a266 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 80094bc:	68fb      	ldr	r3, [r7, #12]
 80094be:	2200      	movs	r2, #0
 80094c0:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80094c4:	2300      	movs	r3, #0
 80094c6:	2200      	movs	r2, #0
 80094c8:	2100      	movs	r1, #0
 80094ca:	68f8      	ldr	r0, [r7, #12]
 80094cc:	f001 fbd5 	bl	800ac7a <USBD_LL_PrepareReceive>
 80094d0:	e026      	b.n	8009520 <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 80094d2:	68fb      	ldr	r3, [r7, #12]
 80094d4:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80094d8:	68db      	ldr	r3, [r3, #12]
 80094da:	2b00      	cmp	r3, #0
 80094dc:	d00a      	beq.n	80094f4 <USBD_LL_DataInStage+0xce>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 80094de:	68fb      	ldr	r3, [r7, #12]
 80094e0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 80094e4:	2b03      	cmp	r3, #3
 80094e6:	d105      	bne.n	80094f4 <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 80094e8:	68fb      	ldr	r3, [r7, #12]
 80094ea:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80094ee:	68db      	ldr	r3, [r3, #12]
 80094f0:	68f8      	ldr	r0, [r7, #12]
 80094f2:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 80094f4:	2180      	movs	r1, #128	; 0x80
 80094f6:	68f8      	ldr	r0, [r7, #12]
 80094f8:	f001 fb14 	bl	800ab24 <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 80094fc:	68f8      	ldr	r0, [r7, #12]
 80094fe:	f000 ff07 	bl	800a310 <USBD_CtlReceiveStatus>
 8009502:	e00d      	b.n	8009520 <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8009504:	68fb      	ldr	r3, [r7, #12]
 8009506:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800950a:	2b04      	cmp	r3, #4
 800950c:	d004      	beq.n	8009518 <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 800950e:	68fb      	ldr	r3, [r7, #12]
 8009510:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8009514:	2b00      	cmp	r3, #0
 8009516:	d103      	bne.n	8009520 <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 8009518:	2180      	movs	r1, #128	; 0x80
 800951a:	68f8      	ldr	r0, [r7, #12]
 800951c:	f001 fb02 	bl	800ab24 <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 8009520:	68fb      	ldr	r3, [r7, #12]
 8009522:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 8009526:	2b01      	cmp	r3, #1
 8009528:	d11d      	bne.n	8009566 <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 800952a:	68f8      	ldr	r0, [r7, #12]
 800952c:	f7ff fe81 	bl	8009232 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8009530:	68fb      	ldr	r3, [r7, #12]
 8009532:	2200      	movs	r2, #0
 8009534:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 8009538:	e015      	b.n	8009566 <USBD_LL_DataInStage+0x140>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 800953a:	68fb      	ldr	r3, [r7, #12]
 800953c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009540:	695b      	ldr	r3, [r3, #20]
 8009542:	2b00      	cmp	r3, #0
 8009544:	d00d      	beq.n	8009562 <USBD_LL_DataInStage+0x13c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8009546:	68fb      	ldr	r3, [r7, #12]
 8009548:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 800954c:	2b03      	cmp	r3, #3
 800954e:	d108      	bne.n	8009562 <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 8009550:	68fb      	ldr	r3, [r7, #12]
 8009552:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009556:	695b      	ldr	r3, [r3, #20]
 8009558:	7afa      	ldrb	r2, [r7, #11]
 800955a:	4611      	mov	r1, r2
 800955c:	68f8      	ldr	r0, [r7, #12]
 800955e:	4798      	blx	r3
 8009560:	e001      	b.n	8009566 <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8009562:	2302      	movs	r3, #2
 8009564:	e000      	b.n	8009568 <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 8009566:	2300      	movs	r3, #0
}
 8009568:	4618      	mov	r0, r3
 800956a:	3718      	adds	r7, #24
 800956c:	46bd      	mov	sp, r7
 800956e:	bd80      	pop	{r7, pc}

08009570 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8009570:	b580      	push	{r7, lr}
 8009572:	b082      	sub	sp, #8
 8009574:	af00      	add	r7, sp, #0
 8009576:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8009578:	2340      	movs	r3, #64	; 0x40
 800957a:	2200      	movs	r2, #0
 800957c:	2100      	movs	r1, #0
 800957e:	6878      	ldr	r0, [r7, #4]
 8009580:	f001 fa8b 	bl	800aa9a <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	2201      	movs	r2, #1
 8009588:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800958c:	687b      	ldr	r3, [r7, #4]
 800958e:	2240      	movs	r2, #64	; 0x40
 8009590:	f8c3 2164 	str.w	r2, [r3, #356]	; 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8009594:	2340      	movs	r3, #64	; 0x40
 8009596:	2200      	movs	r2, #0
 8009598:	2180      	movs	r1, #128	; 0x80
 800959a:	6878      	ldr	r0, [r7, #4]
 800959c:	f001 fa7d 	bl	800aa9a <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 80095a0:	687b      	ldr	r3, [r7, #4]
 80095a2:	2201      	movs	r2, #1
 80095a4:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 80095a6:	687b      	ldr	r3, [r7, #4]
 80095a8:	2240      	movs	r2, #64	; 0x40
 80095aa:	625a      	str	r2, [r3, #36]	; 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80095ac:	687b      	ldr	r3, [r7, #4]
 80095ae:	2201      	movs	r2, #1
 80095b0:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 80095b4:	687b      	ldr	r3, [r7, #4]
 80095b6:	2200      	movs	r2, #0
 80095b8:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 80095bc:	687b      	ldr	r3, [r7, #4]
 80095be:	2200      	movs	r2, #0
 80095c0:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 80095c2:	687b      	ldr	r3, [r7, #4]
 80095c4:	2200      	movs	r2, #0
 80095c6:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData)
 80095ca:	687b      	ldr	r3, [r7, #4]
 80095cc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80095d0:	2b00      	cmp	r3, #0
 80095d2:	d009      	beq.n	80095e8 <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 80095d4:	687b      	ldr	r3, [r7, #4]
 80095d6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80095da:	685b      	ldr	r3, [r3, #4]
 80095dc:	687a      	ldr	r2, [r7, #4]
 80095de:	6852      	ldr	r2, [r2, #4]
 80095e0:	b2d2      	uxtb	r2, r2
 80095e2:	4611      	mov	r1, r2
 80095e4:	6878      	ldr	r0, [r7, #4]
 80095e6:	4798      	blx	r3
  }

  return USBD_OK;
 80095e8:	2300      	movs	r3, #0
}
 80095ea:	4618      	mov	r0, r3
 80095ec:	3708      	adds	r7, #8
 80095ee:	46bd      	mov	sp, r7
 80095f0:	bd80      	pop	{r7, pc}

080095f2 <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 80095f2:	b480      	push	{r7}
 80095f4:	b083      	sub	sp, #12
 80095f6:	af00      	add	r7, sp, #0
 80095f8:	6078      	str	r0, [r7, #4]
 80095fa:	460b      	mov	r3, r1
 80095fc:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 80095fe:	687b      	ldr	r3, [r7, #4]
 8009600:	78fa      	ldrb	r2, [r7, #3]
 8009602:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8009604:	2300      	movs	r3, #0
}
 8009606:	4618      	mov	r0, r3
 8009608:	370c      	adds	r7, #12
 800960a:	46bd      	mov	sp, r7
 800960c:	bc80      	pop	{r7}
 800960e:	4770      	bx	lr

08009610 <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8009610:	b480      	push	{r7}
 8009612:	b083      	sub	sp, #12
 8009614:	af00      	add	r7, sp, #0
 8009616:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 8009618:	687b      	ldr	r3, [r7, #4]
 800961a:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 800961e:	687b      	ldr	r3, [r7, #4]
 8009620:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 8009624:	687b      	ldr	r3, [r7, #4]
 8009626:	2204      	movs	r2, #4
 8009628:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 800962c:	2300      	movs	r3, #0
}
 800962e:	4618      	mov	r0, r3
 8009630:	370c      	adds	r7, #12
 8009632:	46bd      	mov	sp, r7
 8009634:	bc80      	pop	{r7}
 8009636:	4770      	bx	lr

08009638 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8009638:	b480      	push	{r7}
 800963a:	b083      	sub	sp, #12
 800963c:	af00      	add	r7, sp, #0
 800963e:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8009640:	687b      	ldr	r3, [r7, #4]
 8009642:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009646:	2b04      	cmp	r3, #4
 8009648:	d105      	bne.n	8009656 <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 800964a:	687b      	ldr	r3, [r7, #4]
 800964c:	f893 229d 	ldrb.w	r2, [r3, #669]	; 0x29d
 8009650:	687b      	ldr	r3, [r7, #4]
 8009652:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 8009656:	2300      	movs	r3, #0
}
 8009658:	4618      	mov	r0, r3
 800965a:	370c      	adds	r7, #12
 800965c:	46bd      	mov	sp, r7
 800965e:	bc80      	pop	{r7}
 8009660:	4770      	bx	lr

08009662 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8009662:	b580      	push	{r7, lr}
 8009664:	b082      	sub	sp, #8
 8009666:	af00      	add	r7, sp, #0
 8009668:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800966a:	687b      	ldr	r3, [r7, #4]
 800966c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009670:	2b03      	cmp	r3, #3
 8009672:	d10b      	bne.n	800968c <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 8009674:	687b      	ldr	r3, [r7, #4]
 8009676:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800967a:	69db      	ldr	r3, [r3, #28]
 800967c:	2b00      	cmp	r3, #0
 800967e:	d005      	beq.n	800968c <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 8009680:	687b      	ldr	r3, [r7, #4]
 8009682:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009686:	69db      	ldr	r3, [r3, #28]
 8009688:	6878      	ldr	r0, [r7, #4]
 800968a:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800968c:	2300      	movs	r3, #0
}
 800968e:	4618      	mov	r0, r3
 8009690:	3708      	adds	r7, #8
 8009692:	46bd      	mov	sp, r7
 8009694:	bd80      	pop	{r7, pc}

08009696 <USBD_LL_IsoINIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8009696:	b480      	push	{r7}
 8009698:	b083      	sub	sp, #12
 800969a:	af00      	add	r7, sp, #0
 800969c:	6078      	str	r0, [r7, #4]
 800969e:	460b      	mov	r3, r1
 80096a0:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 80096a2:	2300      	movs	r3, #0
}
 80096a4:	4618      	mov	r0, r3
 80096a6:	370c      	adds	r7, #12
 80096a8:	46bd      	mov	sp, r7
 80096aa:	bc80      	pop	{r7}
 80096ac:	4770      	bx	lr

080096ae <USBD_LL_IsoOUTIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 80096ae:	b480      	push	{r7}
 80096b0:	b083      	sub	sp, #12
 80096b2:	af00      	add	r7, sp, #0
 80096b4:	6078      	str	r0, [r7, #4]
 80096b6:	460b      	mov	r3, r1
 80096b8:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 80096ba:	2300      	movs	r3, #0
}
 80096bc:	4618      	mov	r0, r3
 80096be:	370c      	adds	r7, #12
 80096c0:	46bd      	mov	sp, r7
 80096c2:	bc80      	pop	{r7}
 80096c4:	4770      	bx	lr

080096c6 <USBD_LL_DevConnected>:
*         Handle device connection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 80096c6:	b480      	push	{r7}
 80096c8:	b083      	sub	sp, #12
 80096ca:	af00      	add	r7, sp, #0
 80096cc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80096ce:	2300      	movs	r3, #0
}
 80096d0:	4618      	mov	r0, r3
 80096d2:	370c      	adds	r7, #12
 80096d4:	46bd      	mov	sp, r7
 80096d6:	bc80      	pop	{r7}
 80096d8:	4770      	bx	lr

080096da <USBD_LL_DevDisconnected>:
*         Handle device disconnection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 80096da:	b580      	push	{r7, lr}
 80096dc:	b082      	sub	sp, #8
 80096de:	af00      	add	r7, sp, #0
 80096e0:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80096e2:	687b      	ldr	r3, [r7, #4]
 80096e4:	2201      	movs	r2, #1
 80096e6:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 80096ea:	687b      	ldr	r3, [r7, #4]
 80096ec:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80096f0:	685b      	ldr	r3, [r3, #4]
 80096f2:	687a      	ldr	r2, [r7, #4]
 80096f4:	6852      	ldr	r2, [r2, #4]
 80096f6:	b2d2      	uxtb	r2, r2
 80096f8:	4611      	mov	r1, r2
 80096fa:	6878      	ldr	r0, [r7, #4]
 80096fc:	4798      	blx	r3

  return USBD_OK;
 80096fe:	2300      	movs	r3, #0
}
 8009700:	4618      	mov	r0, r3
 8009702:	3708      	adds	r7, #8
 8009704:	46bd      	mov	sp, r7
 8009706:	bd80      	pop	{r7, pc}

08009708 <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 8009708:	b580      	push	{r7, lr}
 800970a:	b084      	sub	sp, #16
 800970c:	af00      	add	r7, sp, #0
 800970e:	6078      	str	r0, [r7, #4]
 8009710:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8009712:	2300      	movs	r3, #0
 8009714:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009716:	683b      	ldr	r3, [r7, #0]
 8009718:	781b      	ldrb	r3, [r3, #0]
 800971a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800971e:	2b40      	cmp	r3, #64	; 0x40
 8009720:	d005      	beq.n	800972e <USBD_StdDevReq+0x26>
 8009722:	2b40      	cmp	r3, #64	; 0x40
 8009724:	d84f      	bhi.n	80097c6 <USBD_StdDevReq+0xbe>
 8009726:	2b00      	cmp	r3, #0
 8009728:	d009      	beq.n	800973e <USBD_StdDevReq+0x36>
 800972a:	2b20      	cmp	r3, #32
 800972c:	d14b      	bne.n	80097c6 <USBD_StdDevReq+0xbe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 800972e:	687b      	ldr	r3, [r7, #4]
 8009730:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009734:	689b      	ldr	r3, [r3, #8]
 8009736:	6839      	ldr	r1, [r7, #0]
 8009738:	6878      	ldr	r0, [r7, #4]
 800973a:	4798      	blx	r3
      break;
 800973c:	e048      	b.n	80097d0 <USBD_StdDevReq+0xc8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800973e:	683b      	ldr	r3, [r7, #0]
 8009740:	785b      	ldrb	r3, [r3, #1]
 8009742:	2b09      	cmp	r3, #9
 8009744:	d839      	bhi.n	80097ba <USBD_StdDevReq+0xb2>
 8009746:	a201      	add	r2, pc, #4	; (adr r2, 800974c <USBD_StdDevReq+0x44>)
 8009748:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800974c:	0800979d 	.word	0x0800979d
 8009750:	080097b1 	.word	0x080097b1
 8009754:	080097bb 	.word	0x080097bb
 8009758:	080097a7 	.word	0x080097a7
 800975c:	080097bb 	.word	0x080097bb
 8009760:	0800977f 	.word	0x0800977f
 8009764:	08009775 	.word	0x08009775
 8009768:	080097bb 	.word	0x080097bb
 800976c:	08009793 	.word	0x08009793
 8009770:	08009789 	.word	0x08009789
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8009774:	6839      	ldr	r1, [r7, #0]
 8009776:	6878      	ldr	r0, [r7, #4]
 8009778:	f000 f9dc 	bl	8009b34 <USBD_GetDescriptor>
          break;
 800977c:	e022      	b.n	80097c4 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800977e:	6839      	ldr	r1, [r7, #0]
 8009780:	6878      	ldr	r0, [r7, #4]
 8009782:	f000 fb3f 	bl	8009e04 <USBD_SetAddress>
          break;
 8009786:	e01d      	b.n	80097c4 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 8009788:	6839      	ldr	r1, [r7, #0]
 800978a:	6878      	ldr	r0, [r7, #4]
 800978c:	f000 fb7e 	bl	8009e8c <USBD_SetConfig>
          break;
 8009790:	e018      	b.n	80097c4 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8009792:	6839      	ldr	r1, [r7, #0]
 8009794:	6878      	ldr	r0, [r7, #4]
 8009796:	f000 fc07 	bl	8009fa8 <USBD_GetConfig>
          break;
 800979a:	e013      	b.n	80097c4 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800979c:	6839      	ldr	r1, [r7, #0]
 800979e:	6878      	ldr	r0, [r7, #4]
 80097a0:	f000 fc37 	bl	800a012 <USBD_GetStatus>
          break;
 80097a4:	e00e      	b.n	80097c4 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 80097a6:	6839      	ldr	r1, [r7, #0]
 80097a8:	6878      	ldr	r0, [r7, #4]
 80097aa:	f000 fc65 	bl	800a078 <USBD_SetFeature>
          break;
 80097ae:	e009      	b.n	80097c4 <USBD_StdDevReq+0xbc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 80097b0:	6839      	ldr	r1, [r7, #0]
 80097b2:	6878      	ldr	r0, [r7, #4]
 80097b4:	f000 fc74 	bl	800a0a0 <USBD_ClrFeature>
          break;
 80097b8:	e004      	b.n	80097c4 <USBD_StdDevReq+0xbc>

        default:
          USBD_CtlError(pdev, req);
 80097ba:	6839      	ldr	r1, [r7, #0]
 80097bc:	6878      	ldr	r0, [r7, #4]
 80097be:	f000 fccc 	bl	800a15a <USBD_CtlError>
          break;
 80097c2:	bf00      	nop
      }
      break;
 80097c4:	e004      	b.n	80097d0 <USBD_StdDevReq+0xc8>

    default:
      USBD_CtlError(pdev, req);
 80097c6:	6839      	ldr	r1, [r7, #0]
 80097c8:	6878      	ldr	r0, [r7, #4]
 80097ca:	f000 fcc6 	bl	800a15a <USBD_CtlError>
      break;
 80097ce:	bf00      	nop
  }

  return ret;
 80097d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80097d2:	4618      	mov	r0, r3
 80097d4:	3710      	adds	r7, #16
 80097d6:	46bd      	mov	sp, r7
 80097d8:	bd80      	pop	{r7, pc}
 80097da:	bf00      	nop

080097dc <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 80097dc:	b580      	push	{r7, lr}
 80097de:	b084      	sub	sp, #16
 80097e0:	af00      	add	r7, sp, #0
 80097e2:	6078      	str	r0, [r7, #4]
 80097e4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80097e6:	2300      	movs	r3, #0
 80097e8:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80097ea:	683b      	ldr	r3, [r7, #0]
 80097ec:	781b      	ldrb	r3, [r3, #0]
 80097ee:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80097f2:	2b40      	cmp	r3, #64	; 0x40
 80097f4:	d005      	beq.n	8009802 <USBD_StdItfReq+0x26>
 80097f6:	2b40      	cmp	r3, #64	; 0x40
 80097f8:	d82e      	bhi.n	8009858 <USBD_StdItfReq+0x7c>
 80097fa:	2b00      	cmp	r3, #0
 80097fc:	d001      	beq.n	8009802 <USBD_StdItfReq+0x26>
 80097fe:	2b20      	cmp	r3, #32
 8009800:	d12a      	bne.n	8009858 <USBD_StdItfReq+0x7c>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8009802:	687b      	ldr	r3, [r7, #4]
 8009804:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009808:	3b01      	subs	r3, #1
 800980a:	2b02      	cmp	r3, #2
 800980c:	d81d      	bhi.n	800984a <USBD_StdItfReq+0x6e>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800980e:	683b      	ldr	r3, [r7, #0]
 8009810:	889b      	ldrh	r3, [r3, #4]
 8009812:	b2db      	uxtb	r3, r3
 8009814:	2b01      	cmp	r3, #1
 8009816:	d813      	bhi.n	8009840 <USBD_StdItfReq+0x64>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8009818:	687b      	ldr	r3, [r7, #4]
 800981a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800981e:	689b      	ldr	r3, [r3, #8]
 8009820:	6839      	ldr	r1, [r7, #0]
 8009822:	6878      	ldr	r0, [r7, #4]
 8009824:	4798      	blx	r3
 8009826:	4603      	mov	r3, r0
 8009828:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800982a:	683b      	ldr	r3, [r7, #0]
 800982c:	88db      	ldrh	r3, [r3, #6]
 800982e:	2b00      	cmp	r3, #0
 8009830:	d110      	bne.n	8009854 <USBD_StdItfReq+0x78>
 8009832:	7bfb      	ldrb	r3, [r7, #15]
 8009834:	2b00      	cmp	r3, #0
 8009836:	d10d      	bne.n	8009854 <USBD_StdItfReq+0x78>
            {
              USBD_CtlSendStatus(pdev);
 8009838:	6878      	ldr	r0, [r7, #4]
 800983a:	f000 fd56 	bl	800a2ea <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800983e:	e009      	b.n	8009854 <USBD_StdItfReq+0x78>
            USBD_CtlError(pdev, req);
 8009840:	6839      	ldr	r1, [r7, #0]
 8009842:	6878      	ldr	r0, [r7, #4]
 8009844:	f000 fc89 	bl	800a15a <USBD_CtlError>
          break;
 8009848:	e004      	b.n	8009854 <USBD_StdItfReq+0x78>

        default:
          USBD_CtlError(pdev, req);
 800984a:	6839      	ldr	r1, [r7, #0]
 800984c:	6878      	ldr	r0, [r7, #4]
 800984e:	f000 fc84 	bl	800a15a <USBD_CtlError>
          break;
 8009852:	e000      	b.n	8009856 <USBD_StdItfReq+0x7a>
          break;
 8009854:	bf00      	nop
      }
      break;
 8009856:	e004      	b.n	8009862 <USBD_StdItfReq+0x86>

    default:
      USBD_CtlError(pdev, req);
 8009858:	6839      	ldr	r1, [r7, #0]
 800985a:	6878      	ldr	r0, [r7, #4]
 800985c:	f000 fc7d 	bl	800a15a <USBD_CtlError>
      break;
 8009860:	bf00      	nop
  }

  return USBD_OK;
 8009862:	2300      	movs	r3, #0
}
 8009864:	4618      	mov	r0, r3
 8009866:	3710      	adds	r7, #16
 8009868:	46bd      	mov	sp, r7
 800986a:	bd80      	pop	{r7, pc}

0800986c <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 800986c:	b580      	push	{r7, lr}
 800986e:	b084      	sub	sp, #16
 8009870:	af00      	add	r7, sp, #0
 8009872:	6078      	str	r0, [r7, #4]
 8009874:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 8009876:	2300      	movs	r3, #0
 8009878:	73fb      	strb	r3, [r7, #15]
  ep_addr  = LOBYTE(req->wIndex);
 800987a:	683b      	ldr	r3, [r7, #0]
 800987c:	889b      	ldrh	r3, [r3, #4]
 800987e:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009880:	683b      	ldr	r3, [r7, #0]
 8009882:	781b      	ldrb	r3, [r3, #0]
 8009884:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8009888:	2b40      	cmp	r3, #64	; 0x40
 800988a:	d007      	beq.n	800989c <USBD_StdEPReq+0x30>
 800988c:	2b40      	cmp	r3, #64	; 0x40
 800988e:	f200 8146 	bhi.w	8009b1e <USBD_StdEPReq+0x2b2>
 8009892:	2b00      	cmp	r3, #0
 8009894:	d00a      	beq.n	80098ac <USBD_StdEPReq+0x40>
 8009896:	2b20      	cmp	r3, #32
 8009898:	f040 8141 	bne.w	8009b1e <USBD_StdEPReq+0x2b2>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 800989c:	687b      	ldr	r3, [r7, #4]
 800989e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80098a2:	689b      	ldr	r3, [r3, #8]
 80098a4:	6839      	ldr	r1, [r7, #0]
 80098a6:	6878      	ldr	r0, [r7, #4]
 80098a8:	4798      	blx	r3
      break;
 80098aa:	e13d      	b.n	8009b28 <USBD_StdEPReq+0x2bc>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 80098ac:	683b      	ldr	r3, [r7, #0]
 80098ae:	781b      	ldrb	r3, [r3, #0]
 80098b0:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80098b4:	2b20      	cmp	r3, #32
 80098b6:	d10a      	bne.n	80098ce <USBD_StdEPReq+0x62>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 80098b8:	687b      	ldr	r3, [r7, #4]
 80098ba:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80098be:	689b      	ldr	r3, [r3, #8]
 80098c0:	6839      	ldr	r1, [r7, #0]
 80098c2:	6878      	ldr	r0, [r7, #4]
 80098c4:	4798      	blx	r3
 80098c6:	4603      	mov	r3, r0
 80098c8:	73fb      	strb	r3, [r7, #15]

        return ret;
 80098ca:	7bfb      	ldrb	r3, [r7, #15]
 80098cc:	e12d      	b.n	8009b2a <USBD_StdEPReq+0x2be>
      }

      switch (req->bRequest)
 80098ce:	683b      	ldr	r3, [r7, #0]
 80098d0:	785b      	ldrb	r3, [r3, #1]
 80098d2:	2b03      	cmp	r3, #3
 80098d4:	d007      	beq.n	80098e6 <USBD_StdEPReq+0x7a>
 80098d6:	2b03      	cmp	r3, #3
 80098d8:	f300 811b 	bgt.w	8009b12 <USBD_StdEPReq+0x2a6>
 80098dc:	2b00      	cmp	r3, #0
 80098de:	d072      	beq.n	80099c6 <USBD_StdEPReq+0x15a>
 80098e0:	2b01      	cmp	r3, #1
 80098e2:	d03a      	beq.n	800995a <USBD_StdEPReq+0xee>
 80098e4:	e115      	b.n	8009b12 <USBD_StdEPReq+0x2a6>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 80098e6:	687b      	ldr	r3, [r7, #4]
 80098e8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80098ec:	2b02      	cmp	r3, #2
 80098ee:	d002      	beq.n	80098f6 <USBD_StdEPReq+0x8a>
 80098f0:	2b03      	cmp	r3, #3
 80098f2:	d015      	beq.n	8009920 <USBD_StdEPReq+0xb4>
 80098f4:	e02b      	b.n	800994e <USBD_StdEPReq+0xe2>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80098f6:	7bbb      	ldrb	r3, [r7, #14]
 80098f8:	2b00      	cmp	r3, #0
 80098fa:	d00c      	beq.n	8009916 <USBD_StdEPReq+0xaa>
 80098fc:	7bbb      	ldrb	r3, [r7, #14]
 80098fe:	2b80      	cmp	r3, #128	; 0x80
 8009900:	d009      	beq.n	8009916 <USBD_StdEPReq+0xaa>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 8009902:	7bbb      	ldrb	r3, [r7, #14]
 8009904:	4619      	mov	r1, r3
 8009906:	6878      	ldr	r0, [r7, #4]
 8009908:	f001 f90c 	bl	800ab24 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 800990c:	2180      	movs	r1, #128	; 0x80
 800990e:	6878      	ldr	r0, [r7, #4]
 8009910:	f001 f908 	bl	800ab24 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8009914:	e020      	b.n	8009958 <USBD_StdEPReq+0xec>
                USBD_CtlError(pdev, req);
 8009916:	6839      	ldr	r1, [r7, #0]
 8009918:	6878      	ldr	r0, [r7, #4]
 800991a:	f000 fc1e 	bl	800a15a <USBD_CtlError>
              break;
 800991e:	e01b      	b.n	8009958 <USBD_StdEPReq+0xec>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8009920:	683b      	ldr	r3, [r7, #0]
 8009922:	885b      	ldrh	r3, [r3, #2]
 8009924:	2b00      	cmp	r3, #0
 8009926:	d10e      	bne.n	8009946 <USBD_StdEPReq+0xda>
              {
                if ((ep_addr != 0x00U) &&
 8009928:	7bbb      	ldrb	r3, [r7, #14]
 800992a:	2b00      	cmp	r3, #0
 800992c:	d00b      	beq.n	8009946 <USBD_StdEPReq+0xda>
 800992e:	7bbb      	ldrb	r3, [r7, #14]
 8009930:	2b80      	cmp	r3, #128	; 0x80
 8009932:	d008      	beq.n	8009946 <USBD_StdEPReq+0xda>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8009934:	683b      	ldr	r3, [r7, #0]
 8009936:	88db      	ldrh	r3, [r3, #6]
 8009938:	2b00      	cmp	r3, #0
 800993a:	d104      	bne.n	8009946 <USBD_StdEPReq+0xda>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 800993c:	7bbb      	ldrb	r3, [r7, #14]
 800993e:	4619      	mov	r1, r3
 8009940:	6878      	ldr	r0, [r7, #4]
 8009942:	f001 f8ef 	bl	800ab24 <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 8009946:	6878      	ldr	r0, [r7, #4]
 8009948:	f000 fccf 	bl	800a2ea <USBD_CtlSendStatus>

              break;
 800994c:	e004      	b.n	8009958 <USBD_StdEPReq+0xec>

            default:
              USBD_CtlError(pdev, req);
 800994e:	6839      	ldr	r1, [r7, #0]
 8009950:	6878      	ldr	r0, [r7, #4]
 8009952:	f000 fc02 	bl	800a15a <USBD_CtlError>
              break;
 8009956:	bf00      	nop
          }
          break;
 8009958:	e0e0      	b.n	8009b1c <USBD_StdEPReq+0x2b0>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800995a:	687b      	ldr	r3, [r7, #4]
 800995c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009960:	2b02      	cmp	r3, #2
 8009962:	d002      	beq.n	800996a <USBD_StdEPReq+0xfe>
 8009964:	2b03      	cmp	r3, #3
 8009966:	d015      	beq.n	8009994 <USBD_StdEPReq+0x128>
 8009968:	e026      	b.n	80099b8 <USBD_StdEPReq+0x14c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800996a:	7bbb      	ldrb	r3, [r7, #14]
 800996c:	2b00      	cmp	r3, #0
 800996e:	d00c      	beq.n	800998a <USBD_StdEPReq+0x11e>
 8009970:	7bbb      	ldrb	r3, [r7, #14]
 8009972:	2b80      	cmp	r3, #128	; 0x80
 8009974:	d009      	beq.n	800998a <USBD_StdEPReq+0x11e>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 8009976:	7bbb      	ldrb	r3, [r7, #14]
 8009978:	4619      	mov	r1, r3
 800997a:	6878      	ldr	r0, [r7, #4]
 800997c:	f001 f8d2 	bl	800ab24 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8009980:	2180      	movs	r1, #128	; 0x80
 8009982:	6878      	ldr	r0, [r7, #4]
 8009984:	f001 f8ce 	bl	800ab24 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8009988:	e01c      	b.n	80099c4 <USBD_StdEPReq+0x158>
                USBD_CtlError(pdev, req);
 800998a:	6839      	ldr	r1, [r7, #0]
 800998c:	6878      	ldr	r0, [r7, #4]
 800998e:	f000 fbe4 	bl	800a15a <USBD_CtlError>
              break;
 8009992:	e017      	b.n	80099c4 <USBD_StdEPReq+0x158>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8009994:	683b      	ldr	r3, [r7, #0]
 8009996:	885b      	ldrh	r3, [r3, #2]
 8009998:	2b00      	cmp	r3, #0
 800999a:	d112      	bne.n	80099c2 <USBD_StdEPReq+0x156>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800999c:	7bbb      	ldrb	r3, [r7, #14]
 800999e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80099a2:	2b00      	cmp	r3, #0
 80099a4:	d004      	beq.n	80099b0 <USBD_StdEPReq+0x144>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 80099a6:	7bbb      	ldrb	r3, [r7, #14]
 80099a8:	4619      	mov	r1, r3
 80099aa:	6878      	ldr	r0, [r7, #4]
 80099ac:	f001 f8d9 	bl	800ab62 <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 80099b0:	6878      	ldr	r0, [r7, #4]
 80099b2:	f000 fc9a 	bl	800a2ea <USBD_CtlSendStatus>
              }
              break;
 80099b6:	e004      	b.n	80099c2 <USBD_StdEPReq+0x156>

            default:
              USBD_CtlError(pdev, req);
 80099b8:	6839      	ldr	r1, [r7, #0]
 80099ba:	6878      	ldr	r0, [r7, #4]
 80099bc:	f000 fbcd 	bl	800a15a <USBD_CtlError>
              break;
 80099c0:	e000      	b.n	80099c4 <USBD_StdEPReq+0x158>
              break;
 80099c2:	bf00      	nop
          }
          break;
 80099c4:	e0aa      	b.n	8009b1c <USBD_StdEPReq+0x2b0>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 80099c6:	687b      	ldr	r3, [r7, #4]
 80099c8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80099cc:	2b02      	cmp	r3, #2
 80099ce:	d002      	beq.n	80099d6 <USBD_StdEPReq+0x16a>
 80099d0:	2b03      	cmp	r3, #3
 80099d2:	d032      	beq.n	8009a3a <USBD_StdEPReq+0x1ce>
 80099d4:	e097      	b.n	8009b06 <USBD_StdEPReq+0x29a>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80099d6:	7bbb      	ldrb	r3, [r7, #14]
 80099d8:	2b00      	cmp	r3, #0
 80099da:	d007      	beq.n	80099ec <USBD_StdEPReq+0x180>
 80099dc:	7bbb      	ldrb	r3, [r7, #14]
 80099de:	2b80      	cmp	r3, #128	; 0x80
 80099e0:	d004      	beq.n	80099ec <USBD_StdEPReq+0x180>
              {
                USBD_CtlError(pdev, req);
 80099e2:	6839      	ldr	r1, [r7, #0]
 80099e4:	6878      	ldr	r0, [r7, #4]
 80099e6:	f000 fbb8 	bl	800a15a <USBD_CtlError>
                break;
 80099ea:	e091      	b.n	8009b10 <USBD_StdEPReq+0x2a4>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80099ec:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80099f0:	2b00      	cmp	r3, #0
 80099f2:	da0b      	bge.n	8009a0c <USBD_StdEPReq+0x1a0>
 80099f4:	7bbb      	ldrb	r3, [r7, #14]
 80099f6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80099fa:	4613      	mov	r3, r2
 80099fc:	009b      	lsls	r3, r3, #2
 80099fe:	4413      	add	r3, r2
 8009a00:	009b      	lsls	r3, r3, #2
 8009a02:	3310      	adds	r3, #16
 8009a04:	687a      	ldr	r2, [r7, #4]
 8009a06:	4413      	add	r3, r2
 8009a08:	3304      	adds	r3, #4
 8009a0a:	e00b      	b.n	8009a24 <USBD_StdEPReq+0x1b8>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8009a0c:	7bbb      	ldrb	r3, [r7, #14]
 8009a0e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009a12:	4613      	mov	r3, r2
 8009a14:	009b      	lsls	r3, r3, #2
 8009a16:	4413      	add	r3, r2
 8009a18:	009b      	lsls	r3, r3, #2
 8009a1a:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8009a1e:	687a      	ldr	r2, [r7, #4]
 8009a20:	4413      	add	r3, r2
 8009a22:	3304      	adds	r3, #4
 8009a24:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8009a26:	68bb      	ldr	r3, [r7, #8]
 8009a28:	2200      	movs	r2, #0
 8009a2a:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8009a2c:	68bb      	ldr	r3, [r7, #8]
 8009a2e:	2202      	movs	r2, #2
 8009a30:	4619      	mov	r1, r3
 8009a32:	6878      	ldr	r0, [r7, #4]
 8009a34:	f000 fbfb 	bl	800a22e <USBD_CtlSendData>
              break;
 8009a38:	e06a      	b.n	8009b10 <USBD_StdEPReq+0x2a4>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8009a3a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009a3e:	2b00      	cmp	r3, #0
 8009a40:	da11      	bge.n	8009a66 <USBD_StdEPReq+0x1fa>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8009a42:	7bbb      	ldrb	r3, [r7, #14]
 8009a44:	f003 020f 	and.w	r2, r3, #15
 8009a48:	6879      	ldr	r1, [r7, #4]
 8009a4a:	4613      	mov	r3, r2
 8009a4c:	009b      	lsls	r3, r3, #2
 8009a4e:	4413      	add	r3, r2
 8009a50:	009b      	lsls	r3, r3, #2
 8009a52:	440b      	add	r3, r1
 8009a54:	3318      	adds	r3, #24
 8009a56:	681b      	ldr	r3, [r3, #0]
 8009a58:	2b00      	cmp	r3, #0
 8009a5a:	d117      	bne.n	8009a8c <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 8009a5c:	6839      	ldr	r1, [r7, #0]
 8009a5e:	6878      	ldr	r0, [r7, #4]
 8009a60:	f000 fb7b 	bl	800a15a <USBD_CtlError>
                  break;
 8009a64:	e054      	b.n	8009b10 <USBD_StdEPReq+0x2a4>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8009a66:	7bbb      	ldrb	r3, [r7, #14]
 8009a68:	f003 020f 	and.w	r2, r3, #15
 8009a6c:	6879      	ldr	r1, [r7, #4]
 8009a6e:	4613      	mov	r3, r2
 8009a70:	009b      	lsls	r3, r3, #2
 8009a72:	4413      	add	r3, r2
 8009a74:	009b      	lsls	r3, r3, #2
 8009a76:	440b      	add	r3, r1
 8009a78:	f503 73ac 	add.w	r3, r3, #344	; 0x158
 8009a7c:	681b      	ldr	r3, [r3, #0]
 8009a7e:	2b00      	cmp	r3, #0
 8009a80:	d104      	bne.n	8009a8c <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 8009a82:	6839      	ldr	r1, [r7, #0]
 8009a84:	6878      	ldr	r0, [r7, #4]
 8009a86:	f000 fb68 	bl	800a15a <USBD_CtlError>
                  break;
 8009a8a:	e041      	b.n	8009b10 <USBD_StdEPReq+0x2a4>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009a8c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009a90:	2b00      	cmp	r3, #0
 8009a92:	da0b      	bge.n	8009aac <USBD_StdEPReq+0x240>
 8009a94:	7bbb      	ldrb	r3, [r7, #14]
 8009a96:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8009a9a:	4613      	mov	r3, r2
 8009a9c:	009b      	lsls	r3, r3, #2
 8009a9e:	4413      	add	r3, r2
 8009aa0:	009b      	lsls	r3, r3, #2
 8009aa2:	3310      	adds	r3, #16
 8009aa4:	687a      	ldr	r2, [r7, #4]
 8009aa6:	4413      	add	r3, r2
 8009aa8:	3304      	adds	r3, #4
 8009aaa:	e00b      	b.n	8009ac4 <USBD_StdEPReq+0x258>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8009aac:	7bbb      	ldrb	r3, [r7, #14]
 8009aae:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009ab2:	4613      	mov	r3, r2
 8009ab4:	009b      	lsls	r3, r3, #2
 8009ab6:	4413      	add	r3, r2
 8009ab8:	009b      	lsls	r3, r3, #2
 8009aba:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8009abe:	687a      	ldr	r2, [r7, #4]
 8009ac0:	4413      	add	r3, r2
 8009ac2:	3304      	adds	r3, #4
 8009ac4:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8009ac6:	7bbb      	ldrb	r3, [r7, #14]
 8009ac8:	2b00      	cmp	r3, #0
 8009aca:	d002      	beq.n	8009ad2 <USBD_StdEPReq+0x266>
 8009acc:	7bbb      	ldrb	r3, [r7, #14]
 8009ace:	2b80      	cmp	r3, #128	; 0x80
 8009ad0:	d103      	bne.n	8009ada <USBD_StdEPReq+0x26e>
              {
                pep->status = 0x0000U;
 8009ad2:	68bb      	ldr	r3, [r7, #8]
 8009ad4:	2200      	movs	r2, #0
 8009ad6:	601a      	str	r2, [r3, #0]
 8009ad8:	e00e      	b.n	8009af8 <USBD_StdEPReq+0x28c>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 8009ada:	7bbb      	ldrb	r3, [r7, #14]
 8009adc:	4619      	mov	r1, r3
 8009ade:	6878      	ldr	r0, [r7, #4]
 8009ae0:	f001 f85e 	bl	800aba0 <USBD_LL_IsStallEP>
 8009ae4:	4603      	mov	r3, r0
 8009ae6:	2b00      	cmp	r3, #0
 8009ae8:	d003      	beq.n	8009af2 <USBD_StdEPReq+0x286>
              {
                pep->status = 0x0001U;
 8009aea:	68bb      	ldr	r3, [r7, #8]
 8009aec:	2201      	movs	r2, #1
 8009aee:	601a      	str	r2, [r3, #0]
 8009af0:	e002      	b.n	8009af8 <USBD_StdEPReq+0x28c>
              }
              else
              {
                pep->status = 0x0000U;
 8009af2:	68bb      	ldr	r3, [r7, #8]
 8009af4:	2200      	movs	r2, #0
 8009af6:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8009af8:	68bb      	ldr	r3, [r7, #8]
 8009afa:	2202      	movs	r2, #2
 8009afc:	4619      	mov	r1, r3
 8009afe:	6878      	ldr	r0, [r7, #4]
 8009b00:	f000 fb95 	bl	800a22e <USBD_CtlSendData>
              break;
 8009b04:	e004      	b.n	8009b10 <USBD_StdEPReq+0x2a4>

            default:
              USBD_CtlError(pdev, req);
 8009b06:	6839      	ldr	r1, [r7, #0]
 8009b08:	6878      	ldr	r0, [r7, #4]
 8009b0a:	f000 fb26 	bl	800a15a <USBD_CtlError>
              break;
 8009b0e:	bf00      	nop
          }
          break;
 8009b10:	e004      	b.n	8009b1c <USBD_StdEPReq+0x2b0>

        default:
          USBD_CtlError(pdev, req);
 8009b12:	6839      	ldr	r1, [r7, #0]
 8009b14:	6878      	ldr	r0, [r7, #4]
 8009b16:	f000 fb20 	bl	800a15a <USBD_CtlError>
          break;
 8009b1a:	bf00      	nop
      }
      break;
 8009b1c:	e004      	b.n	8009b28 <USBD_StdEPReq+0x2bc>

    default:
      USBD_CtlError(pdev, req);
 8009b1e:	6839      	ldr	r1, [r7, #0]
 8009b20:	6878      	ldr	r0, [r7, #4]
 8009b22:	f000 fb1a 	bl	800a15a <USBD_CtlError>
      break;
 8009b26:	bf00      	nop
  }

  return ret;
 8009b28:	7bfb      	ldrb	r3, [r7, #15]
}
 8009b2a:	4618      	mov	r0, r3
 8009b2c:	3710      	adds	r7, #16
 8009b2e:	46bd      	mov	sp, r7
 8009b30:	bd80      	pop	{r7, pc}
	...

08009b34 <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 8009b34:	b580      	push	{r7, lr}
 8009b36:	b084      	sub	sp, #16
 8009b38:	af00      	add	r7, sp, #0
 8009b3a:	6078      	str	r0, [r7, #4]
 8009b3c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8009b3e:	2300      	movs	r3, #0
 8009b40:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8009b42:	2300      	movs	r3, #0
 8009b44:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8009b46:	2300      	movs	r3, #0
 8009b48:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8009b4a:	683b      	ldr	r3, [r7, #0]
 8009b4c:	885b      	ldrh	r3, [r3, #2]
 8009b4e:	0a1b      	lsrs	r3, r3, #8
 8009b50:	b29b      	uxth	r3, r3
 8009b52:	3b01      	subs	r3, #1
 8009b54:	2b06      	cmp	r3, #6
 8009b56:	f200 8128 	bhi.w	8009daa <USBD_GetDescriptor+0x276>
 8009b5a:	a201      	add	r2, pc, #4	; (adr r2, 8009b60 <USBD_GetDescriptor+0x2c>)
 8009b5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009b60:	08009b7d 	.word	0x08009b7d
 8009b64:	08009b95 	.word	0x08009b95
 8009b68:	08009bd5 	.word	0x08009bd5
 8009b6c:	08009dab 	.word	0x08009dab
 8009b70:	08009dab 	.word	0x08009dab
 8009b74:	08009d4b 	.word	0x08009d4b
 8009b78:	08009d77 	.word	0x08009d77
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8009b7c:	687b      	ldr	r3, [r7, #4]
 8009b7e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8009b82:	681b      	ldr	r3, [r3, #0]
 8009b84:	687a      	ldr	r2, [r7, #4]
 8009b86:	7c12      	ldrb	r2, [r2, #16]
 8009b88:	f107 0108 	add.w	r1, r7, #8
 8009b8c:	4610      	mov	r0, r2
 8009b8e:	4798      	blx	r3
 8009b90:	60f8      	str	r0, [r7, #12]
      break;
 8009b92:	e112      	b.n	8009dba <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009b94:	687b      	ldr	r3, [r7, #4]
 8009b96:	7c1b      	ldrb	r3, [r3, #16]
 8009b98:	2b00      	cmp	r3, #0
 8009b9a:	d10d      	bne.n	8009bb8 <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8009b9c:	687b      	ldr	r3, [r7, #4]
 8009b9e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009ba2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009ba4:	f107 0208 	add.w	r2, r7, #8
 8009ba8:	4610      	mov	r0, r2
 8009baa:	4798      	blx	r3
 8009bac:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8009bae:	68fb      	ldr	r3, [r7, #12]
 8009bb0:	3301      	adds	r3, #1
 8009bb2:	2202      	movs	r2, #2
 8009bb4:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8009bb6:	e100      	b.n	8009dba <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8009bb8:	687b      	ldr	r3, [r7, #4]
 8009bba:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009bbe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009bc0:	f107 0208 	add.w	r2, r7, #8
 8009bc4:	4610      	mov	r0, r2
 8009bc6:	4798      	blx	r3
 8009bc8:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8009bca:	68fb      	ldr	r3, [r7, #12]
 8009bcc:	3301      	adds	r3, #1
 8009bce:	2202      	movs	r2, #2
 8009bd0:	701a      	strb	r2, [r3, #0]
      break;
 8009bd2:	e0f2      	b.n	8009dba <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8009bd4:	683b      	ldr	r3, [r7, #0]
 8009bd6:	885b      	ldrh	r3, [r3, #2]
 8009bd8:	b2db      	uxtb	r3, r3
 8009bda:	2b05      	cmp	r3, #5
 8009bdc:	f200 80ac 	bhi.w	8009d38 <USBD_GetDescriptor+0x204>
 8009be0:	a201      	add	r2, pc, #4	; (adr r2, 8009be8 <USBD_GetDescriptor+0xb4>)
 8009be2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009be6:	bf00      	nop
 8009be8:	08009c01 	.word	0x08009c01
 8009bec:	08009c35 	.word	0x08009c35
 8009bf0:	08009c69 	.word	0x08009c69
 8009bf4:	08009c9d 	.word	0x08009c9d
 8009bf8:	08009cd1 	.word	0x08009cd1
 8009bfc:	08009d05 	.word	0x08009d05
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8009c00:	687b      	ldr	r3, [r7, #4]
 8009c02:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8009c06:	685b      	ldr	r3, [r3, #4]
 8009c08:	2b00      	cmp	r3, #0
 8009c0a:	d00b      	beq.n	8009c24 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8009c0c:	687b      	ldr	r3, [r7, #4]
 8009c0e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8009c12:	685b      	ldr	r3, [r3, #4]
 8009c14:	687a      	ldr	r2, [r7, #4]
 8009c16:	7c12      	ldrb	r2, [r2, #16]
 8009c18:	f107 0108 	add.w	r1, r7, #8
 8009c1c:	4610      	mov	r0, r2
 8009c1e:	4798      	blx	r3
 8009c20:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009c22:	e091      	b.n	8009d48 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009c24:	6839      	ldr	r1, [r7, #0]
 8009c26:	6878      	ldr	r0, [r7, #4]
 8009c28:	f000 fa97 	bl	800a15a <USBD_CtlError>
            err++;
 8009c2c:	7afb      	ldrb	r3, [r7, #11]
 8009c2e:	3301      	adds	r3, #1
 8009c30:	72fb      	strb	r3, [r7, #11]
          break;
 8009c32:	e089      	b.n	8009d48 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8009c34:	687b      	ldr	r3, [r7, #4]
 8009c36:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8009c3a:	689b      	ldr	r3, [r3, #8]
 8009c3c:	2b00      	cmp	r3, #0
 8009c3e:	d00b      	beq.n	8009c58 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8009c40:	687b      	ldr	r3, [r7, #4]
 8009c42:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8009c46:	689b      	ldr	r3, [r3, #8]
 8009c48:	687a      	ldr	r2, [r7, #4]
 8009c4a:	7c12      	ldrb	r2, [r2, #16]
 8009c4c:	f107 0108 	add.w	r1, r7, #8
 8009c50:	4610      	mov	r0, r2
 8009c52:	4798      	blx	r3
 8009c54:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009c56:	e077      	b.n	8009d48 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009c58:	6839      	ldr	r1, [r7, #0]
 8009c5a:	6878      	ldr	r0, [r7, #4]
 8009c5c:	f000 fa7d 	bl	800a15a <USBD_CtlError>
            err++;
 8009c60:	7afb      	ldrb	r3, [r7, #11]
 8009c62:	3301      	adds	r3, #1
 8009c64:	72fb      	strb	r3, [r7, #11]
          break;
 8009c66:	e06f      	b.n	8009d48 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8009c68:	687b      	ldr	r3, [r7, #4]
 8009c6a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8009c6e:	68db      	ldr	r3, [r3, #12]
 8009c70:	2b00      	cmp	r3, #0
 8009c72:	d00b      	beq.n	8009c8c <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8009c74:	687b      	ldr	r3, [r7, #4]
 8009c76:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8009c7a:	68db      	ldr	r3, [r3, #12]
 8009c7c:	687a      	ldr	r2, [r7, #4]
 8009c7e:	7c12      	ldrb	r2, [r2, #16]
 8009c80:	f107 0108 	add.w	r1, r7, #8
 8009c84:	4610      	mov	r0, r2
 8009c86:	4798      	blx	r3
 8009c88:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009c8a:	e05d      	b.n	8009d48 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009c8c:	6839      	ldr	r1, [r7, #0]
 8009c8e:	6878      	ldr	r0, [r7, #4]
 8009c90:	f000 fa63 	bl	800a15a <USBD_CtlError>
            err++;
 8009c94:	7afb      	ldrb	r3, [r7, #11]
 8009c96:	3301      	adds	r3, #1
 8009c98:	72fb      	strb	r3, [r7, #11]
          break;
 8009c9a:	e055      	b.n	8009d48 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8009c9c:	687b      	ldr	r3, [r7, #4]
 8009c9e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8009ca2:	691b      	ldr	r3, [r3, #16]
 8009ca4:	2b00      	cmp	r3, #0
 8009ca6:	d00b      	beq.n	8009cc0 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8009ca8:	687b      	ldr	r3, [r7, #4]
 8009caa:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8009cae:	691b      	ldr	r3, [r3, #16]
 8009cb0:	687a      	ldr	r2, [r7, #4]
 8009cb2:	7c12      	ldrb	r2, [r2, #16]
 8009cb4:	f107 0108 	add.w	r1, r7, #8
 8009cb8:	4610      	mov	r0, r2
 8009cba:	4798      	blx	r3
 8009cbc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009cbe:	e043      	b.n	8009d48 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009cc0:	6839      	ldr	r1, [r7, #0]
 8009cc2:	6878      	ldr	r0, [r7, #4]
 8009cc4:	f000 fa49 	bl	800a15a <USBD_CtlError>
            err++;
 8009cc8:	7afb      	ldrb	r3, [r7, #11]
 8009cca:	3301      	adds	r3, #1
 8009ccc:	72fb      	strb	r3, [r7, #11]
          break;
 8009cce:	e03b      	b.n	8009d48 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8009cd0:	687b      	ldr	r3, [r7, #4]
 8009cd2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8009cd6:	695b      	ldr	r3, [r3, #20]
 8009cd8:	2b00      	cmp	r3, #0
 8009cda:	d00b      	beq.n	8009cf4 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8009cdc:	687b      	ldr	r3, [r7, #4]
 8009cde:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8009ce2:	695b      	ldr	r3, [r3, #20]
 8009ce4:	687a      	ldr	r2, [r7, #4]
 8009ce6:	7c12      	ldrb	r2, [r2, #16]
 8009ce8:	f107 0108 	add.w	r1, r7, #8
 8009cec:	4610      	mov	r0, r2
 8009cee:	4798      	blx	r3
 8009cf0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009cf2:	e029      	b.n	8009d48 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009cf4:	6839      	ldr	r1, [r7, #0]
 8009cf6:	6878      	ldr	r0, [r7, #4]
 8009cf8:	f000 fa2f 	bl	800a15a <USBD_CtlError>
            err++;
 8009cfc:	7afb      	ldrb	r3, [r7, #11]
 8009cfe:	3301      	adds	r3, #1
 8009d00:	72fb      	strb	r3, [r7, #11]
          break;
 8009d02:	e021      	b.n	8009d48 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8009d04:	687b      	ldr	r3, [r7, #4]
 8009d06:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8009d0a:	699b      	ldr	r3, [r3, #24]
 8009d0c:	2b00      	cmp	r3, #0
 8009d0e:	d00b      	beq.n	8009d28 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8009d10:	687b      	ldr	r3, [r7, #4]
 8009d12:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8009d16:	699b      	ldr	r3, [r3, #24]
 8009d18:	687a      	ldr	r2, [r7, #4]
 8009d1a:	7c12      	ldrb	r2, [r2, #16]
 8009d1c:	f107 0108 	add.w	r1, r7, #8
 8009d20:	4610      	mov	r0, r2
 8009d22:	4798      	blx	r3
 8009d24:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009d26:	e00f      	b.n	8009d48 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009d28:	6839      	ldr	r1, [r7, #0]
 8009d2a:	6878      	ldr	r0, [r7, #4]
 8009d2c:	f000 fa15 	bl	800a15a <USBD_CtlError>
            err++;
 8009d30:	7afb      	ldrb	r3, [r7, #11]
 8009d32:	3301      	adds	r3, #1
 8009d34:	72fb      	strb	r3, [r7, #11]
          break;
 8009d36:	e007      	b.n	8009d48 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 8009d38:	6839      	ldr	r1, [r7, #0]
 8009d3a:	6878      	ldr	r0, [r7, #4]
 8009d3c:	f000 fa0d 	bl	800a15a <USBD_CtlError>
          err++;
 8009d40:	7afb      	ldrb	r3, [r7, #11]
 8009d42:	3301      	adds	r3, #1
 8009d44:	72fb      	strb	r3, [r7, #11]
#endif
      }
      break;
 8009d46:	e038      	b.n	8009dba <USBD_GetDescriptor+0x286>
 8009d48:	e037      	b.n	8009dba <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009d4a:	687b      	ldr	r3, [r7, #4]
 8009d4c:	7c1b      	ldrb	r3, [r3, #16]
 8009d4e:	2b00      	cmp	r3, #0
 8009d50:	d109      	bne.n	8009d66 <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8009d52:	687b      	ldr	r3, [r7, #4]
 8009d54:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009d58:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009d5a:	f107 0208 	add.w	r2, r7, #8
 8009d5e:	4610      	mov	r0, r2
 8009d60:	4798      	blx	r3
 8009d62:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009d64:	e029      	b.n	8009dba <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8009d66:	6839      	ldr	r1, [r7, #0]
 8009d68:	6878      	ldr	r0, [r7, #4]
 8009d6a:	f000 f9f6 	bl	800a15a <USBD_CtlError>
        err++;
 8009d6e:	7afb      	ldrb	r3, [r7, #11]
 8009d70:	3301      	adds	r3, #1
 8009d72:	72fb      	strb	r3, [r7, #11]
      break;
 8009d74:	e021      	b.n	8009dba <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009d76:	687b      	ldr	r3, [r7, #4]
 8009d78:	7c1b      	ldrb	r3, [r3, #16]
 8009d7a:	2b00      	cmp	r3, #0
 8009d7c:	d10d      	bne.n	8009d9a <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8009d7e:	687b      	ldr	r3, [r7, #4]
 8009d80:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009d84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009d86:	f107 0208 	add.w	r2, r7, #8
 8009d8a:	4610      	mov	r0, r2
 8009d8c:	4798      	blx	r3
 8009d8e:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8009d90:	68fb      	ldr	r3, [r7, #12]
 8009d92:	3301      	adds	r3, #1
 8009d94:	2207      	movs	r2, #7
 8009d96:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009d98:	e00f      	b.n	8009dba <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8009d9a:	6839      	ldr	r1, [r7, #0]
 8009d9c:	6878      	ldr	r0, [r7, #4]
 8009d9e:	f000 f9dc 	bl	800a15a <USBD_CtlError>
        err++;
 8009da2:	7afb      	ldrb	r3, [r7, #11]
 8009da4:	3301      	adds	r3, #1
 8009da6:	72fb      	strb	r3, [r7, #11]
      break;
 8009da8:	e007      	b.n	8009dba <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 8009daa:	6839      	ldr	r1, [r7, #0]
 8009dac:	6878      	ldr	r0, [r7, #4]
 8009dae:	f000 f9d4 	bl	800a15a <USBD_CtlError>
      err++;
 8009db2:	7afb      	ldrb	r3, [r7, #11]
 8009db4:	3301      	adds	r3, #1
 8009db6:	72fb      	strb	r3, [r7, #11]
      break;
 8009db8:	bf00      	nop
  }

  if (err != 0U)
 8009dba:	7afb      	ldrb	r3, [r7, #11]
 8009dbc:	2b00      	cmp	r3, #0
 8009dbe:	d11c      	bne.n	8009dfa <USBD_GetDescriptor+0x2c6>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 8009dc0:	893b      	ldrh	r3, [r7, #8]
 8009dc2:	2b00      	cmp	r3, #0
 8009dc4:	d011      	beq.n	8009dea <USBD_GetDescriptor+0x2b6>
 8009dc6:	683b      	ldr	r3, [r7, #0]
 8009dc8:	88db      	ldrh	r3, [r3, #6]
 8009dca:	2b00      	cmp	r3, #0
 8009dcc:	d00d      	beq.n	8009dea <USBD_GetDescriptor+0x2b6>
    {
      len = MIN(len, req->wLength);
 8009dce:	683b      	ldr	r3, [r7, #0]
 8009dd0:	88da      	ldrh	r2, [r3, #6]
 8009dd2:	893b      	ldrh	r3, [r7, #8]
 8009dd4:	4293      	cmp	r3, r2
 8009dd6:	bf28      	it	cs
 8009dd8:	4613      	movcs	r3, r2
 8009dda:	b29b      	uxth	r3, r3
 8009ddc:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8009dde:	893b      	ldrh	r3, [r7, #8]
 8009de0:	461a      	mov	r2, r3
 8009de2:	68f9      	ldr	r1, [r7, #12]
 8009de4:	6878      	ldr	r0, [r7, #4]
 8009de6:	f000 fa22 	bl	800a22e <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 8009dea:	683b      	ldr	r3, [r7, #0]
 8009dec:	88db      	ldrh	r3, [r3, #6]
 8009dee:	2b00      	cmp	r3, #0
 8009df0:	d104      	bne.n	8009dfc <USBD_GetDescriptor+0x2c8>
    {
      (void)USBD_CtlSendStatus(pdev);
 8009df2:	6878      	ldr	r0, [r7, #4]
 8009df4:	f000 fa79 	bl	800a2ea <USBD_CtlSendStatus>
 8009df8:	e000      	b.n	8009dfc <USBD_GetDescriptor+0x2c8>
    return;
 8009dfa:	bf00      	nop
    }
  }
}
 8009dfc:	3710      	adds	r7, #16
 8009dfe:	46bd      	mov	sp, r7
 8009e00:	bd80      	pop	{r7, pc}
 8009e02:	bf00      	nop

08009e04 <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8009e04:	b580      	push	{r7, lr}
 8009e06:	b084      	sub	sp, #16
 8009e08:	af00      	add	r7, sp, #0
 8009e0a:	6078      	str	r0, [r7, #4]
 8009e0c:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8009e0e:	683b      	ldr	r3, [r7, #0]
 8009e10:	889b      	ldrh	r3, [r3, #4]
 8009e12:	2b00      	cmp	r3, #0
 8009e14:	d130      	bne.n	8009e78 <USBD_SetAddress+0x74>
 8009e16:	683b      	ldr	r3, [r7, #0]
 8009e18:	88db      	ldrh	r3, [r3, #6]
 8009e1a:	2b00      	cmp	r3, #0
 8009e1c:	d12c      	bne.n	8009e78 <USBD_SetAddress+0x74>
 8009e1e:	683b      	ldr	r3, [r7, #0]
 8009e20:	885b      	ldrh	r3, [r3, #2]
 8009e22:	2b7f      	cmp	r3, #127	; 0x7f
 8009e24:	d828      	bhi.n	8009e78 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8009e26:	683b      	ldr	r3, [r7, #0]
 8009e28:	885b      	ldrh	r3, [r3, #2]
 8009e2a:	b2db      	uxtb	r3, r3
 8009e2c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009e30:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009e32:	687b      	ldr	r3, [r7, #4]
 8009e34:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009e38:	2b03      	cmp	r3, #3
 8009e3a:	d104      	bne.n	8009e46 <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 8009e3c:	6839      	ldr	r1, [r7, #0]
 8009e3e:	6878      	ldr	r0, [r7, #4]
 8009e40:	f000 f98b 	bl	800a15a <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009e44:	e01d      	b.n	8009e82 <USBD_SetAddress+0x7e>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8009e46:	687b      	ldr	r3, [r7, #4]
 8009e48:	7bfa      	ldrb	r2, [r7, #15]
 8009e4a:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 8009e4e:	7bfb      	ldrb	r3, [r7, #15]
 8009e50:	4619      	mov	r1, r3
 8009e52:	6878      	ldr	r0, [r7, #4]
 8009e54:	f000 fecf 	bl	800abf6 <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 8009e58:	6878      	ldr	r0, [r7, #4]
 8009e5a:	f000 fa46 	bl	800a2ea <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8009e5e:	7bfb      	ldrb	r3, [r7, #15]
 8009e60:	2b00      	cmp	r3, #0
 8009e62:	d004      	beq.n	8009e6e <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8009e64:	687b      	ldr	r3, [r7, #4]
 8009e66:	2202      	movs	r2, #2
 8009e68:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009e6c:	e009      	b.n	8009e82 <USBD_SetAddress+0x7e>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8009e6e:	687b      	ldr	r3, [r7, #4]
 8009e70:	2201      	movs	r2, #1
 8009e72:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009e76:	e004      	b.n	8009e82 <USBD_SetAddress+0x7e>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8009e78:	6839      	ldr	r1, [r7, #0]
 8009e7a:	6878      	ldr	r0, [r7, #4]
 8009e7c:	f000 f96d 	bl	800a15a <USBD_CtlError>
  }
}
 8009e80:	bf00      	nop
 8009e82:	bf00      	nop
 8009e84:	3710      	adds	r7, #16
 8009e86:	46bd      	mov	sp, r7
 8009e88:	bd80      	pop	{r7, pc}
	...

08009e8c <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009e8c:	b580      	push	{r7, lr}
 8009e8e:	b082      	sub	sp, #8
 8009e90:	af00      	add	r7, sp, #0
 8009e92:	6078      	str	r0, [r7, #4]
 8009e94:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8009e96:	683b      	ldr	r3, [r7, #0]
 8009e98:	885b      	ldrh	r3, [r3, #2]
 8009e9a:	b2da      	uxtb	r2, r3
 8009e9c:	4b41      	ldr	r3, [pc, #260]	; (8009fa4 <USBD_SetConfig+0x118>)
 8009e9e:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8009ea0:	4b40      	ldr	r3, [pc, #256]	; (8009fa4 <USBD_SetConfig+0x118>)
 8009ea2:	781b      	ldrb	r3, [r3, #0]
 8009ea4:	2b01      	cmp	r3, #1
 8009ea6:	d904      	bls.n	8009eb2 <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 8009ea8:	6839      	ldr	r1, [r7, #0]
 8009eaa:	6878      	ldr	r0, [r7, #4]
 8009eac:	f000 f955 	bl	800a15a <USBD_CtlError>
 8009eb0:	e075      	b.n	8009f9e <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 8009eb2:	687b      	ldr	r3, [r7, #4]
 8009eb4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009eb8:	2b02      	cmp	r3, #2
 8009eba:	d002      	beq.n	8009ec2 <USBD_SetConfig+0x36>
 8009ebc:	2b03      	cmp	r3, #3
 8009ebe:	d023      	beq.n	8009f08 <USBD_SetConfig+0x7c>
 8009ec0:	e062      	b.n	8009f88 <USBD_SetConfig+0xfc>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 8009ec2:	4b38      	ldr	r3, [pc, #224]	; (8009fa4 <USBD_SetConfig+0x118>)
 8009ec4:	781b      	ldrb	r3, [r3, #0]
 8009ec6:	2b00      	cmp	r3, #0
 8009ec8:	d01a      	beq.n	8009f00 <USBD_SetConfig+0x74>
        {
          pdev->dev_config = cfgidx;
 8009eca:	4b36      	ldr	r3, [pc, #216]	; (8009fa4 <USBD_SetConfig+0x118>)
 8009ecc:	781b      	ldrb	r3, [r3, #0]
 8009ece:	461a      	mov	r2, r3
 8009ed0:	687b      	ldr	r3, [r7, #4]
 8009ed2:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8009ed4:	687b      	ldr	r3, [r7, #4]
 8009ed6:	2203      	movs	r2, #3
 8009ed8:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8009edc:	4b31      	ldr	r3, [pc, #196]	; (8009fa4 <USBD_SetConfig+0x118>)
 8009ede:	781b      	ldrb	r3, [r3, #0]
 8009ee0:	4619      	mov	r1, r3
 8009ee2:	6878      	ldr	r0, [r7, #4]
 8009ee4:	f7ff f9af 	bl	8009246 <USBD_SetClassConfig>
 8009ee8:	4603      	mov	r3, r0
 8009eea:	2b02      	cmp	r3, #2
 8009eec:	d104      	bne.n	8009ef8 <USBD_SetConfig+0x6c>
          {
            USBD_CtlError(pdev, req);
 8009eee:	6839      	ldr	r1, [r7, #0]
 8009ef0:	6878      	ldr	r0, [r7, #4]
 8009ef2:	f000 f932 	bl	800a15a <USBD_CtlError>
            return;
 8009ef6:	e052      	b.n	8009f9e <USBD_SetConfig+0x112>
          }
          USBD_CtlSendStatus(pdev);
 8009ef8:	6878      	ldr	r0, [r7, #4]
 8009efa:	f000 f9f6 	bl	800a2ea <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 8009efe:	e04e      	b.n	8009f9e <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8009f00:	6878      	ldr	r0, [r7, #4]
 8009f02:	f000 f9f2 	bl	800a2ea <USBD_CtlSendStatus>
        break;
 8009f06:	e04a      	b.n	8009f9e <USBD_SetConfig+0x112>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 8009f08:	4b26      	ldr	r3, [pc, #152]	; (8009fa4 <USBD_SetConfig+0x118>)
 8009f0a:	781b      	ldrb	r3, [r3, #0]
 8009f0c:	2b00      	cmp	r3, #0
 8009f0e:	d112      	bne.n	8009f36 <USBD_SetConfig+0xaa>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8009f10:	687b      	ldr	r3, [r7, #4]
 8009f12:	2202      	movs	r2, #2
 8009f14:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          pdev->dev_config = cfgidx;
 8009f18:	4b22      	ldr	r3, [pc, #136]	; (8009fa4 <USBD_SetConfig+0x118>)
 8009f1a:	781b      	ldrb	r3, [r3, #0]
 8009f1c:	461a      	mov	r2, r3
 8009f1e:	687b      	ldr	r3, [r7, #4]
 8009f20:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 8009f22:	4b20      	ldr	r3, [pc, #128]	; (8009fa4 <USBD_SetConfig+0x118>)
 8009f24:	781b      	ldrb	r3, [r3, #0]
 8009f26:	4619      	mov	r1, r3
 8009f28:	6878      	ldr	r0, [r7, #4]
 8009f2a:	f7ff f9ab 	bl	8009284 <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 8009f2e:	6878      	ldr	r0, [r7, #4]
 8009f30:	f000 f9db 	bl	800a2ea <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 8009f34:	e033      	b.n	8009f9e <USBD_SetConfig+0x112>
        else if (cfgidx != pdev->dev_config)
 8009f36:	4b1b      	ldr	r3, [pc, #108]	; (8009fa4 <USBD_SetConfig+0x118>)
 8009f38:	781b      	ldrb	r3, [r3, #0]
 8009f3a:	461a      	mov	r2, r3
 8009f3c:	687b      	ldr	r3, [r7, #4]
 8009f3e:	685b      	ldr	r3, [r3, #4]
 8009f40:	429a      	cmp	r2, r3
 8009f42:	d01d      	beq.n	8009f80 <USBD_SetConfig+0xf4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8009f44:	687b      	ldr	r3, [r7, #4]
 8009f46:	685b      	ldr	r3, [r3, #4]
 8009f48:	b2db      	uxtb	r3, r3
 8009f4a:	4619      	mov	r1, r3
 8009f4c:	6878      	ldr	r0, [r7, #4]
 8009f4e:	f7ff f999 	bl	8009284 <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 8009f52:	4b14      	ldr	r3, [pc, #80]	; (8009fa4 <USBD_SetConfig+0x118>)
 8009f54:	781b      	ldrb	r3, [r3, #0]
 8009f56:	461a      	mov	r2, r3
 8009f58:	687b      	ldr	r3, [r7, #4]
 8009f5a:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8009f5c:	4b11      	ldr	r3, [pc, #68]	; (8009fa4 <USBD_SetConfig+0x118>)
 8009f5e:	781b      	ldrb	r3, [r3, #0]
 8009f60:	4619      	mov	r1, r3
 8009f62:	6878      	ldr	r0, [r7, #4]
 8009f64:	f7ff f96f 	bl	8009246 <USBD_SetClassConfig>
 8009f68:	4603      	mov	r3, r0
 8009f6a:	2b02      	cmp	r3, #2
 8009f6c:	d104      	bne.n	8009f78 <USBD_SetConfig+0xec>
            USBD_CtlError(pdev, req);
 8009f6e:	6839      	ldr	r1, [r7, #0]
 8009f70:	6878      	ldr	r0, [r7, #4]
 8009f72:	f000 f8f2 	bl	800a15a <USBD_CtlError>
            return;
 8009f76:	e012      	b.n	8009f9e <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8009f78:	6878      	ldr	r0, [r7, #4]
 8009f7a:	f000 f9b6 	bl	800a2ea <USBD_CtlSendStatus>
        break;
 8009f7e:	e00e      	b.n	8009f9e <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8009f80:	6878      	ldr	r0, [r7, #4]
 8009f82:	f000 f9b2 	bl	800a2ea <USBD_CtlSendStatus>
        break;
 8009f86:	e00a      	b.n	8009f9e <USBD_SetConfig+0x112>

      default:
        USBD_CtlError(pdev, req);
 8009f88:	6839      	ldr	r1, [r7, #0]
 8009f8a:	6878      	ldr	r0, [r7, #4]
 8009f8c:	f000 f8e5 	bl	800a15a <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 8009f90:	4b04      	ldr	r3, [pc, #16]	; (8009fa4 <USBD_SetConfig+0x118>)
 8009f92:	781b      	ldrb	r3, [r3, #0]
 8009f94:	4619      	mov	r1, r3
 8009f96:	6878      	ldr	r0, [r7, #4]
 8009f98:	f7ff f974 	bl	8009284 <USBD_ClrClassConfig>
        break;
 8009f9c:	bf00      	nop
    }
  }
}
 8009f9e:	3708      	adds	r7, #8
 8009fa0:	46bd      	mov	sp, r7
 8009fa2:	bd80      	pop	{r7, pc}
 8009fa4:	200004c8 	.word	0x200004c8

08009fa8 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009fa8:	b580      	push	{r7, lr}
 8009faa:	b082      	sub	sp, #8
 8009fac:	af00      	add	r7, sp, #0
 8009fae:	6078      	str	r0, [r7, #4]
 8009fb0:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8009fb2:	683b      	ldr	r3, [r7, #0]
 8009fb4:	88db      	ldrh	r3, [r3, #6]
 8009fb6:	2b01      	cmp	r3, #1
 8009fb8:	d004      	beq.n	8009fc4 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8009fba:	6839      	ldr	r1, [r7, #0]
 8009fbc:	6878      	ldr	r0, [r7, #4]
 8009fbe:	f000 f8cc 	bl	800a15a <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8009fc2:	e022      	b.n	800a00a <USBD_GetConfig+0x62>
    switch (pdev->dev_state)
 8009fc4:	687b      	ldr	r3, [r7, #4]
 8009fc6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009fca:	2b02      	cmp	r3, #2
 8009fcc:	dc02      	bgt.n	8009fd4 <USBD_GetConfig+0x2c>
 8009fce:	2b00      	cmp	r3, #0
 8009fd0:	dc03      	bgt.n	8009fda <USBD_GetConfig+0x32>
 8009fd2:	e015      	b.n	800a000 <USBD_GetConfig+0x58>
 8009fd4:	2b03      	cmp	r3, #3
 8009fd6:	d00b      	beq.n	8009ff0 <USBD_GetConfig+0x48>
 8009fd8:	e012      	b.n	800a000 <USBD_GetConfig+0x58>
        pdev->dev_default_config = 0U;
 8009fda:	687b      	ldr	r3, [r7, #4]
 8009fdc:	2200      	movs	r2, #0
 8009fde:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 8009fe0:	687b      	ldr	r3, [r7, #4]
 8009fe2:	3308      	adds	r3, #8
 8009fe4:	2201      	movs	r2, #1
 8009fe6:	4619      	mov	r1, r3
 8009fe8:	6878      	ldr	r0, [r7, #4]
 8009fea:	f000 f920 	bl	800a22e <USBD_CtlSendData>
        break;
 8009fee:	e00c      	b.n	800a00a <USBD_GetConfig+0x62>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 8009ff0:	687b      	ldr	r3, [r7, #4]
 8009ff2:	3304      	adds	r3, #4
 8009ff4:	2201      	movs	r2, #1
 8009ff6:	4619      	mov	r1, r3
 8009ff8:	6878      	ldr	r0, [r7, #4]
 8009ffa:	f000 f918 	bl	800a22e <USBD_CtlSendData>
        break;
 8009ffe:	e004      	b.n	800a00a <USBD_GetConfig+0x62>
        USBD_CtlError(pdev, req);
 800a000:	6839      	ldr	r1, [r7, #0]
 800a002:	6878      	ldr	r0, [r7, #4]
 800a004:	f000 f8a9 	bl	800a15a <USBD_CtlError>
        break;
 800a008:	bf00      	nop
}
 800a00a:	bf00      	nop
 800a00c:	3708      	adds	r7, #8
 800a00e:	46bd      	mov	sp, r7
 800a010:	bd80      	pop	{r7, pc}

0800a012 <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a012:	b580      	push	{r7, lr}
 800a014:	b082      	sub	sp, #8
 800a016:	af00      	add	r7, sp, #0
 800a018:	6078      	str	r0, [r7, #4]
 800a01a:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800a01c:	687b      	ldr	r3, [r7, #4]
 800a01e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a022:	3b01      	subs	r3, #1
 800a024:	2b02      	cmp	r3, #2
 800a026:	d81e      	bhi.n	800a066 <USBD_GetStatus+0x54>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800a028:	683b      	ldr	r3, [r7, #0]
 800a02a:	88db      	ldrh	r3, [r3, #6]
 800a02c:	2b02      	cmp	r3, #2
 800a02e:	d004      	beq.n	800a03a <USBD_GetStatus+0x28>
      {
        USBD_CtlError(pdev, req);
 800a030:	6839      	ldr	r1, [r7, #0]
 800a032:	6878      	ldr	r0, [r7, #4]
 800a034:	f000 f891 	bl	800a15a <USBD_CtlError>
        break;
 800a038:	e01a      	b.n	800a070 <USBD_GetStatus+0x5e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800a03a:	687b      	ldr	r3, [r7, #4]
 800a03c:	2201      	movs	r2, #1
 800a03e:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 800a040:	687b      	ldr	r3, [r7, #4]
 800a042:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800a046:	2b00      	cmp	r3, #0
 800a048:	d005      	beq.n	800a056 <USBD_GetStatus+0x44>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800a04a:	687b      	ldr	r3, [r7, #4]
 800a04c:	68db      	ldr	r3, [r3, #12]
 800a04e:	f043 0202 	orr.w	r2, r3, #2
 800a052:	687b      	ldr	r3, [r7, #4]
 800a054:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 800a056:	687b      	ldr	r3, [r7, #4]
 800a058:	330c      	adds	r3, #12
 800a05a:	2202      	movs	r2, #2
 800a05c:	4619      	mov	r1, r3
 800a05e:	6878      	ldr	r0, [r7, #4]
 800a060:	f000 f8e5 	bl	800a22e <USBD_CtlSendData>
      break;
 800a064:	e004      	b.n	800a070 <USBD_GetStatus+0x5e>

    default:
      USBD_CtlError(pdev, req);
 800a066:	6839      	ldr	r1, [r7, #0]
 800a068:	6878      	ldr	r0, [r7, #4]
 800a06a:	f000 f876 	bl	800a15a <USBD_CtlError>
      break;
 800a06e:	bf00      	nop
  }
}
 800a070:	bf00      	nop
 800a072:	3708      	adds	r7, #8
 800a074:	46bd      	mov	sp, r7
 800a076:	bd80      	pop	{r7, pc}

0800a078 <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800a078:	b580      	push	{r7, lr}
 800a07a:	b082      	sub	sp, #8
 800a07c:	af00      	add	r7, sp, #0
 800a07e:	6078      	str	r0, [r7, #4]
 800a080:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800a082:	683b      	ldr	r3, [r7, #0]
 800a084:	885b      	ldrh	r3, [r3, #2]
 800a086:	2b01      	cmp	r3, #1
 800a088:	d106      	bne.n	800a098 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800a08a:	687b      	ldr	r3, [r7, #4]
 800a08c:	2201      	movs	r2, #1
 800a08e:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    USBD_CtlSendStatus(pdev);
 800a092:	6878      	ldr	r0, [r7, #4]
 800a094:	f000 f929 	bl	800a2ea <USBD_CtlSendStatus>
  }
}
 800a098:	bf00      	nop
 800a09a:	3708      	adds	r7, #8
 800a09c:	46bd      	mov	sp, r7
 800a09e:	bd80      	pop	{r7, pc}

0800a0a0 <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800a0a0:	b580      	push	{r7, lr}
 800a0a2:	b082      	sub	sp, #8
 800a0a4:	af00      	add	r7, sp, #0
 800a0a6:	6078      	str	r0, [r7, #4]
 800a0a8:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800a0aa:	687b      	ldr	r3, [r7, #4]
 800a0ac:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a0b0:	3b01      	subs	r3, #1
 800a0b2:	2b02      	cmp	r3, #2
 800a0b4:	d80b      	bhi.n	800a0ce <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800a0b6:	683b      	ldr	r3, [r7, #0]
 800a0b8:	885b      	ldrh	r3, [r3, #2]
 800a0ba:	2b01      	cmp	r3, #1
 800a0bc:	d10c      	bne.n	800a0d8 <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 800a0be:	687b      	ldr	r3, [r7, #4]
 800a0c0:	2200      	movs	r2, #0
 800a0c2:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        USBD_CtlSendStatus(pdev);
 800a0c6:	6878      	ldr	r0, [r7, #4]
 800a0c8:	f000 f90f 	bl	800a2ea <USBD_CtlSendStatus>
      }
      break;
 800a0cc:	e004      	b.n	800a0d8 <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 800a0ce:	6839      	ldr	r1, [r7, #0]
 800a0d0:	6878      	ldr	r0, [r7, #4]
 800a0d2:	f000 f842 	bl	800a15a <USBD_CtlError>
      break;
 800a0d6:	e000      	b.n	800a0da <USBD_ClrFeature+0x3a>
      break;
 800a0d8:	bf00      	nop
  }
}
 800a0da:	bf00      	nop
 800a0dc:	3708      	adds	r7, #8
 800a0de:	46bd      	mov	sp, r7
 800a0e0:	bd80      	pop	{r7, pc}

0800a0e2 <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800a0e2:	b480      	push	{r7}
 800a0e4:	b083      	sub	sp, #12
 800a0e6:	af00      	add	r7, sp, #0
 800a0e8:	6078      	str	r0, [r7, #4]
 800a0ea:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 800a0ec:	683b      	ldr	r3, [r7, #0]
 800a0ee:	781a      	ldrb	r2, [r3, #0]
 800a0f0:	687b      	ldr	r3, [r7, #4]
 800a0f2:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 800a0f4:	683b      	ldr	r3, [r7, #0]
 800a0f6:	785a      	ldrb	r2, [r3, #1]
 800a0f8:	687b      	ldr	r3, [r7, #4]
 800a0fa:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 800a0fc:	683b      	ldr	r3, [r7, #0]
 800a0fe:	3302      	adds	r3, #2
 800a100:	781b      	ldrb	r3, [r3, #0]
 800a102:	b29a      	uxth	r2, r3
 800a104:	683b      	ldr	r3, [r7, #0]
 800a106:	3303      	adds	r3, #3
 800a108:	781b      	ldrb	r3, [r3, #0]
 800a10a:	b29b      	uxth	r3, r3
 800a10c:	021b      	lsls	r3, r3, #8
 800a10e:	b29b      	uxth	r3, r3
 800a110:	4413      	add	r3, r2
 800a112:	b29a      	uxth	r2, r3
 800a114:	687b      	ldr	r3, [r7, #4]
 800a116:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 800a118:	683b      	ldr	r3, [r7, #0]
 800a11a:	3304      	adds	r3, #4
 800a11c:	781b      	ldrb	r3, [r3, #0]
 800a11e:	b29a      	uxth	r2, r3
 800a120:	683b      	ldr	r3, [r7, #0]
 800a122:	3305      	adds	r3, #5
 800a124:	781b      	ldrb	r3, [r3, #0]
 800a126:	b29b      	uxth	r3, r3
 800a128:	021b      	lsls	r3, r3, #8
 800a12a:	b29b      	uxth	r3, r3
 800a12c:	4413      	add	r3, r2
 800a12e:	b29a      	uxth	r2, r3
 800a130:	687b      	ldr	r3, [r7, #4]
 800a132:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 800a134:	683b      	ldr	r3, [r7, #0]
 800a136:	3306      	adds	r3, #6
 800a138:	781b      	ldrb	r3, [r3, #0]
 800a13a:	b29a      	uxth	r2, r3
 800a13c:	683b      	ldr	r3, [r7, #0]
 800a13e:	3307      	adds	r3, #7
 800a140:	781b      	ldrb	r3, [r3, #0]
 800a142:	b29b      	uxth	r3, r3
 800a144:	021b      	lsls	r3, r3, #8
 800a146:	b29b      	uxth	r3, r3
 800a148:	4413      	add	r3, r2
 800a14a:	b29a      	uxth	r2, r3
 800a14c:	687b      	ldr	r3, [r7, #4]
 800a14e:	80da      	strh	r2, [r3, #6]

}
 800a150:	bf00      	nop
 800a152:	370c      	adds	r7, #12
 800a154:	46bd      	mov	sp, r7
 800a156:	bc80      	pop	{r7}
 800a158:	4770      	bx	lr

0800a15a <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 800a15a:	b580      	push	{r7, lr}
 800a15c:	b082      	sub	sp, #8
 800a15e:	af00      	add	r7, sp, #0
 800a160:	6078      	str	r0, [r7, #4]
 800a162:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 800a164:	2180      	movs	r1, #128	; 0x80
 800a166:	6878      	ldr	r0, [r7, #4]
 800a168:	f000 fcdc 	bl	800ab24 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 800a16c:	2100      	movs	r1, #0
 800a16e:	6878      	ldr	r0, [r7, #4]
 800a170:	f000 fcd8 	bl	800ab24 <USBD_LL_StallEP>
}
 800a174:	bf00      	nop
 800a176:	3708      	adds	r7, #8
 800a178:	46bd      	mov	sp, r7
 800a17a:	bd80      	pop	{r7, pc}

0800a17c <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800a17c:	b580      	push	{r7, lr}
 800a17e:	b086      	sub	sp, #24
 800a180:	af00      	add	r7, sp, #0
 800a182:	60f8      	str	r0, [r7, #12]
 800a184:	60b9      	str	r1, [r7, #8]
 800a186:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800a188:	2300      	movs	r3, #0
 800a18a:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 800a18c:	68fb      	ldr	r3, [r7, #12]
 800a18e:	2b00      	cmp	r3, #0
 800a190:	d032      	beq.n	800a1f8 <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 800a192:	68f8      	ldr	r0, [r7, #12]
 800a194:	f000 f834 	bl	800a200 <USBD_GetLen>
 800a198:	4603      	mov	r3, r0
 800a19a:	3301      	adds	r3, #1
 800a19c:	b29b      	uxth	r3, r3
 800a19e:	005b      	lsls	r3, r3, #1
 800a1a0:	b29a      	uxth	r2, r3
 800a1a2:	687b      	ldr	r3, [r7, #4]
 800a1a4:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 800a1a6:	7dfb      	ldrb	r3, [r7, #23]
 800a1a8:	1c5a      	adds	r2, r3, #1
 800a1aa:	75fa      	strb	r2, [r7, #23]
 800a1ac:	461a      	mov	r2, r3
 800a1ae:	68bb      	ldr	r3, [r7, #8]
 800a1b0:	4413      	add	r3, r2
 800a1b2:	687a      	ldr	r2, [r7, #4]
 800a1b4:	7812      	ldrb	r2, [r2, #0]
 800a1b6:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 800a1b8:	7dfb      	ldrb	r3, [r7, #23]
 800a1ba:	1c5a      	adds	r2, r3, #1
 800a1bc:	75fa      	strb	r2, [r7, #23]
 800a1be:	461a      	mov	r2, r3
 800a1c0:	68bb      	ldr	r3, [r7, #8]
 800a1c2:	4413      	add	r3, r2
 800a1c4:	2203      	movs	r2, #3
 800a1c6:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 800a1c8:	e012      	b.n	800a1f0 <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 800a1ca:	68fb      	ldr	r3, [r7, #12]
 800a1cc:	1c5a      	adds	r2, r3, #1
 800a1ce:	60fa      	str	r2, [r7, #12]
 800a1d0:	7dfa      	ldrb	r2, [r7, #23]
 800a1d2:	1c51      	adds	r1, r2, #1
 800a1d4:	75f9      	strb	r1, [r7, #23]
 800a1d6:	4611      	mov	r1, r2
 800a1d8:	68ba      	ldr	r2, [r7, #8]
 800a1da:	440a      	add	r2, r1
 800a1dc:	781b      	ldrb	r3, [r3, #0]
 800a1de:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 800a1e0:	7dfb      	ldrb	r3, [r7, #23]
 800a1e2:	1c5a      	adds	r2, r3, #1
 800a1e4:	75fa      	strb	r2, [r7, #23]
 800a1e6:	461a      	mov	r2, r3
 800a1e8:	68bb      	ldr	r3, [r7, #8]
 800a1ea:	4413      	add	r3, r2
 800a1ec:	2200      	movs	r2, #0
 800a1ee:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 800a1f0:	68fb      	ldr	r3, [r7, #12]
 800a1f2:	781b      	ldrb	r3, [r3, #0]
 800a1f4:	2b00      	cmp	r3, #0
 800a1f6:	d1e8      	bne.n	800a1ca <USBD_GetString+0x4e>
    }
  }
}
 800a1f8:	bf00      	nop
 800a1fa:	3718      	adds	r7, #24
 800a1fc:	46bd      	mov	sp, r7
 800a1fe:	bd80      	pop	{r7, pc}

0800a200 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800a200:	b480      	push	{r7}
 800a202:	b085      	sub	sp, #20
 800a204:	af00      	add	r7, sp, #0
 800a206:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800a208:	2300      	movs	r3, #0
 800a20a:	73fb      	strb	r3, [r7, #15]

  while (*buf != '\0')
 800a20c:	e005      	b.n	800a21a <USBD_GetLen+0x1a>
  {
    len++;
 800a20e:	7bfb      	ldrb	r3, [r7, #15]
 800a210:	3301      	adds	r3, #1
 800a212:	73fb      	strb	r3, [r7, #15]
    buf++;
 800a214:	687b      	ldr	r3, [r7, #4]
 800a216:	3301      	adds	r3, #1
 800a218:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 800a21a:	687b      	ldr	r3, [r7, #4]
 800a21c:	781b      	ldrb	r3, [r3, #0]
 800a21e:	2b00      	cmp	r3, #0
 800a220:	d1f5      	bne.n	800a20e <USBD_GetLen+0xe>
  }

  return len;
 800a222:	7bfb      	ldrb	r3, [r7, #15]
}
 800a224:	4618      	mov	r0, r3
 800a226:	3714      	adds	r7, #20
 800a228:	46bd      	mov	sp, r7
 800a22a:	bc80      	pop	{r7}
 800a22c:	4770      	bx	lr

0800a22e <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 800a22e:	b580      	push	{r7, lr}
 800a230:	b084      	sub	sp, #16
 800a232:	af00      	add	r7, sp, #0
 800a234:	60f8      	str	r0, [r7, #12]
 800a236:	60b9      	str	r1, [r7, #8]
 800a238:	4613      	mov	r3, r2
 800a23a:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800a23c:	68fb      	ldr	r3, [r7, #12]
 800a23e:	2202      	movs	r2, #2
 800a240:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800a244:	88fa      	ldrh	r2, [r7, #6]
 800a246:	68fb      	ldr	r3, [r7, #12]
 800a248:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 800a24a:	88fa      	ldrh	r2, [r7, #6]
 800a24c:	68fb      	ldr	r3, [r7, #12]
 800a24e:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800a250:	88fb      	ldrh	r3, [r7, #6]
 800a252:	68ba      	ldr	r2, [r7, #8]
 800a254:	2100      	movs	r1, #0
 800a256:	68f8      	ldr	r0, [r7, #12]
 800a258:	f000 fcec 	bl	800ac34 <USBD_LL_Transmit>

  return USBD_OK;
 800a25c:	2300      	movs	r3, #0
}
 800a25e:	4618      	mov	r0, r3
 800a260:	3710      	adds	r7, #16
 800a262:	46bd      	mov	sp, r7
 800a264:	bd80      	pop	{r7, pc}

0800a266 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 800a266:	b580      	push	{r7, lr}
 800a268:	b084      	sub	sp, #16
 800a26a:	af00      	add	r7, sp, #0
 800a26c:	60f8      	str	r0, [r7, #12]
 800a26e:	60b9      	str	r1, [r7, #8]
 800a270:	4613      	mov	r3, r2
 800a272:	80fb      	strh	r3, [r7, #6]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800a274:	88fb      	ldrh	r3, [r7, #6]
 800a276:	68ba      	ldr	r2, [r7, #8]
 800a278:	2100      	movs	r1, #0
 800a27a:	68f8      	ldr	r0, [r7, #12]
 800a27c:	f000 fcda 	bl	800ac34 <USBD_LL_Transmit>

  return USBD_OK;
 800a280:	2300      	movs	r3, #0
}
 800a282:	4618      	mov	r0, r3
 800a284:	3710      	adds	r7, #16
 800a286:	46bd      	mov	sp, r7
 800a288:	bd80      	pop	{r7, pc}

0800a28a <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 800a28a:	b580      	push	{r7, lr}
 800a28c:	b084      	sub	sp, #16
 800a28e:	af00      	add	r7, sp, #0
 800a290:	60f8      	str	r0, [r7, #12]
 800a292:	60b9      	str	r1, [r7, #8]
 800a294:	4613      	mov	r3, r2
 800a296:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800a298:	68fb      	ldr	r3, [r7, #12]
 800a29a:	2203      	movs	r2, #3
 800a29c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800a2a0:	88fa      	ldrh	r2, [r7, #6]
 800a2a2:	68fb      	ldr	r3, [r7, #12]
 800a2a4:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
  pdev->ep_out[0].rem_length   = len;
 800a2a8:	88fa      	ldrh	r2, [r7, #6]
 800a2aa:	68fb      	ldr	r3, [r7, #12]
 800a2ac:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800a2b0:	88fb      	ldrh	r3, [r7, #6]
 800a2b2:	68ba      	ldr	r2, [r7, #8]
 800a2b4:	2100      	movs	r1, #0
 800a2b6:	68f8      	ldr	r0, [r7, #12]
 800a2b8:	f000 fcdf 	bl	800ac7a <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a2bc:	2300      	movs	r3, #0
}
 800a2be:	4618      	mov	r0, r3
 800a2c0:	3710      	adds	r7, #16
 800a2c2:	46bd      	mov	sp, r7
 800a2c4:	bd80      	pop	{r7, pc}

0800a2c6 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 800a2c6:	b580      	push	{r7, lr}
 800a2c8:	b084      	sub	sp, #16
 800a2ca:	af00      	add	r7, sp, #0
 800a2cc:	60f8      	str	r0, [r7, #12]
 800a2ce:	60b9      	str	r1, [r7, #8]
 800a2d0:	4613      	mov	r3, r2
 800a2d2:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800a2d4:	88fb      	ldrh	r3, [r7, #6]
 800a2d6:	68ba      	ldr	r2, [r7, #8]
 800a2d8:	2100      	movs	r1, #0
 800a2da:	68f8      	ldr	r0, [r7, #12]
 800a2dc:	f000 fccd 	bl	800ac7a <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a2e0:	2300      	movs	r3, #0
}
 800a2e2:	4618      	mov	r0, r3
 800a2e4:	3710      	adds	r7, #16
 800a2e6:	46bd      	mov	sp, r7
 800a2e8:	bd80      	pop	{r7, pc}

0800a2ea <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800a2ea:	b580      	push	{r7, lr}
 800a2ec:	b082      	sub	sp, #8
 800a2ee:	af00      	add	r7, sp, #0
 800a2f0:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800a2f2:	687b      	ldr	r3, [r7, #4]
 800a2f4:	2204      	movs	r2, #4
 800a2f6:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800a2fa:	2300      	movs	r3, #0
 800a2fc:	2200      	movs	r2, #0
 800a2fe:	2100      	movs	r1, #0
 800a300:	6878      	ldr	r0, [r7, #4]
 800a302:	f000 fc97 	bl	800ac34 <USBD_LL_Transmit>

  return USBD_OK;
 800a306:	2300      	movs	r3, #0
}
 800a308:	4618      	mov	r0, r3
 800a30a:	3708      	adds	r7, #8
 800a30c:	46bd      	mov	sp, r7
 800a30e:	bd80      	pop	{r7, pc}

0800a310 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800a310:	b580      	push	{r7, lr}
 800a312:	b082      	sub	sp, #8
 800a314:	af00      	add	r7, sp, #0
 800a316:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800a318:	687b      	ldr	r3, [r7, #4]
 800a31a:	2205      	movs	r2, #5
 800a31c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a320:	2300      	movs	r3, #0
 800a322:	2200      	movs	r2, #0
 800a324:	2100      	movs	r1, #0
 800a326:	6878      	ldr	r0, [r7, #4]
 800a328:	f000 fca7 	bl	800ac7a <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a32c:	2300      	movs	r3, #0
}
 800a32e:	4618      	mov	r0, r3
 800a330:	3708      	adds	r7, #8
 800a332:	46bd      	mov	sp, r7
 800a334:	bd80      	pop	{r7, pc}
	...

0800a338 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800a338:	b580      	push	{r7, lr}
 800a33a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800a33c:	2200      	movs	r2, #0
 800a33e:	4912      	ldr	r1, [pc, #72]	; (800a388 <MX_USB_DEVICE_Init+0x50>)
 800a340:	4812      	ldr	r0, [pc, #72]	; (800a38c <MX_USB_DEVICE_Init+0x54>)
 800a342:	f7fe ff26 	bl	8009192 <USBD_Init>
 800a346:	4603      	mov	r3, r0
 800a348:	2b00      	cmp	r3, #0
 800a34a:	d001      	beq.n	800a350 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800a34c:	f7f8 fdf4 	bl	8002f38 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800a350:	490f      	ldr	r1, [pc, #60]	; (800a390 <MX_USB_DEVICE_Init+0x58>)
 800a352:	480e      	ldr	r0, [pc, #56]	; (800a38c <MX_USB_DEVICE_Init+0x54>)
 800a354:	f7fe ff48 	bl	80091e8 <USBD_RegisterClass>
 800a358:	4603      	mov	r3, r0
 800a35a:	2b00      	cmp	r3, #0
 800a35c:	d001      	beq.n	800a362 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800a35e:	f7f8 fdeb 	bl	8002f38 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800a362:	490c      	ldr	r1, [pc, #48]	; (800a394 <MX_USB_DEVICE_Init+0x5c>)
 800a364:	4809      	ldr	r0, [pc, #36]	; (800a38c <MX_USB_DEVICE_Init+0x54>)
 800a366:	f7fe fe79 	bl	800905c <USBD_CDC_RegisterInterface>
 800a36a:	4603      	mov	r3, r0
 800a36c:	2b00      	cmp	r3, #0
 800a36e:	d001      	beq.n	800a374 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800a370:	f7f8 fde2 	bl	8002f38 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800a374:	4805      	ldr	r0, [pc, #20]	; (800a38c <MX_USB_DEVICE_Init+0x54>)
 800a376:	f7fe ff50 	bl	800921a <USBD_Start>
 800a37a:	4603      	mov	r3, r0
 800a37c:	2b00      	cmp	r3, #0
 800a37e:	d001      	beq.n	800a384 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800a380:	f7f8 fdda 	bl	8002f38 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800a384:	bf00      	nop
 800a386:	bd80      	pop	{r7, pc}
 800a388:	20000138 	.word	0x20000138
 800a38c:	200004d8 	.word	0x200004d8
 800a390:	2000001c 	.word	0x2000001c
 800a394:	20000120 	.word	0x20000120

0800a398 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800a398:	b580      	push	{r7, lr}
 800a39a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800a39c:	2200      	movs	r2, #0
 800a39e:	4905      	ldr	r1, [pc, #20]	; (800a3b4 <CDC_Init_FS+0x1c>)
 800a3a0:	4805      	ldr	r0, [pc, #20]	; (800a3b8 <CDC_Init_FS+0x20>)
 800a3a2:	f7fe fe71 	bl	8009088 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800a3a6:	4905      	ldr	r1, [pc, #20]	; (800a3bc <CDC_Init_FS+0x24>)
 800a3a8:	4803      	ldr	r0, [pc, #12]	; (800a3b8 <CDC_Init_FS+0x20>)
 800a3aa:	f7fe fe86 	bl	80090ba <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800a3ae:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800a3b0:	4618      	mov	r0, r3
 800a3b2:	bd80      	pop	{r7, pc}
 800a3b4:	20000f9c 	.word	0x20000f9c
 800a3b8:	200004d8 	.word	0x200004d8
 800a3bc:	2000079c 	.word	0x2000079c

0800a3c0 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800a3c0:	b480      	push	{r7}
 800a3c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800a3c4:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800a3c6:	4618      	mov	r0, r3
 800a3c8:	46bd      	mov	sp, r7
 800a3ca:	bc80      	pop	{r7}
 800a3cc:	4770      	bx	lr
	...

0800a3d0 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800a3d0:	b480      	push	{r7}
 800a3d2:	b083      	sub	sp, #12
 800a3d4:	af00      	add	r7, sp, #0
 800a3d6:	4603      	mov	r3, r0
 800a3d8:	6039      	str	r1, [r7, #0]
 800a3da:	71fb      	strb	r3, [r7, #7]
 800a3dc:	4613      	mov	r3, r2
 800a3de:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800a3e0:	79fb      	ldrb	r3, [r7, #7]
 800a3e2:	2b23      	cmp	r3, #35	; 0x23
 800a3e4:	d85c      	bhi.n	800a4a0 <CDC_Control_FS+0xd0>
 800a3e6:	a201      	add	r2, pc, #4	; (adr r2, 800a3ec <CDC_Control_FS+0x1c>)
 800a3e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a3ec:	0800a4a1 	.word	0x0800a4a1
 800a3f0:	0800a4a1 	.word	0x0800a4a1
 800a3f4:	0800a4a1 	.word	0x0800a4a1
 800a3f8:	0800a4a1 	.word	0x0800a4a1
 800a3fc:	0800a4a1 	.word	0x0800a4a1
 800a400:	0800a4a1 	.word	0x0800a4a1
 800a404:	0800a4a1 	.word	0x0800a4a1
 800a408:	0800a4a1 	.word	0x0800a4a1
 800a40c:	0800a4a1 	.word	0x0800a4a1
 800a410:	0800a4a1 	.word	0x0800a4a1
 800a414:	0800a4a1 	.word	0x0800a4a1
 800a418:	0800a4a1 	.word	0x0800a4a1
 800a41c:	0800a4a1 	.word	0x0800a4a1
 800a420:	0800a4a1 	.word	0x0800a4a1
 800a424:	0800a4a1 	.word	0x0800a4a1
 800a428:	0800a4a1 	.word	0x0800a4a1
 800a42c:	0800a4a1 	.word	0x0800a4a1
 800a430:	0800a4a1 	.word	0x0800a4a1
 800a434:	0800a4a1 	.word	0x0800a4a1
 800a438:	0800a4a1 	.word	0x0800a4a1
 800a43c:	0800a4a1 	.word	0x0800a4a1
 800a440:	0800a4a1 	.word	0x0800a4a1
 800a444:	0800a4a1 	.word	0x0800a4a1
 800a448:	0800a4a1 	.word	0x0800a4a1
 800a44c:	0800a4a1 	.word	0x0800a4a1
 800a450:	0800a4a1 	.word	0x0800a4a1
 800a454:	0800a4a1 	.word	0x0800a4a1
 800a458:	0800a4a1 	.word	0x0800a4a1
 800a45c:	0800a4a1 	.word	0x0800a4a1
 800a460:	0800a4a1 	.word	0x0800a4a1
 800a464:	0800a4a1 	.word	0x0800a4a1
 800a468:	0800a4a1 	.word	0x0800a4a1
 800a46c:	0800a47d 	.word	0x0800a47d
 800a470:	0800a48f 	.word	0x0800a48f
 800a474:	0800a4a1 	.word	0x0800a4a1
 800a478:	0800a4a1 	.word	0x0800a4a1
  /*******************************************************************************/
    static uint8_t lineCoding[7] // 115200bps, 1stop, no parity, 8bit
    = { 0x00, 0xC2, 0x01, 0x00, 0x00, 0x00, 0x08 };

    case CDC_SET_LINE_CODING:
      memcpy(lineCoding, pbuf, sizeof(lineCoding));
 800a47c:	4b0c      	ldr	r3, [pc, #48]	; (800a4b0 <CDC_Control_FS+0xe0>)
 800a47e:	683a      	ldr	r2, [r7, #0]
 800a480:	6810      	ldr	r0, [r2, #0]
 800a482:	6018      	str	r0, [r3, #0]
 800a484:	8891      	ldrh	r1, [r2, #4]
 800a486:	7992      	ldrb	r2, [r2, #6]
 800a488:	8099      	strh	r1, [r3, #4]
 800a48a:	719a      	strb	r2, [r3, #6]
    break;
 800a48c:	e009      	b.n	800a4a2 <CDC_Control_FS+0xd2>

    case CDC_GET_LINE_CODING:
      memcpy(pbuf, lineCoding, sizeof(lineCoding));
 800a48e:	683b      	ldr	r3, [r7, #0]
 800a490:	4a07      	ldr	r2, [pc, #28]	; (800a4b0 <CDC_Control_FS+0xe0>)
 800a492:	6810      	ldr	r0, [r2, #0]
 800a494:	6018      	str	r0, [r3, #0]
 800a496:	8891      	ldrh	r1, [r2, #4]
 800a498:	7992      	ldrb	r2, [r2, #6]
 800a49a:	8099      	strh	r1, [r3, #4]
 800a49c:	719a      	strb	r2, [r3, #6]
    break;
 800a49e:	e000      	b.n	800a4a2 <CDC_Control_FS+0xd2>
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800a4a0:	bf00      	nop
  }

  return (USBD_OK);
 800a4a2:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800a4a4:	4618      	mov	r0, r3
 800a4a6:	370c      	adds	r7, #12
 800a4a8:	46bd      	mov	sp, r7
 800a4aa:	bc80      	pop	{r7}
 800a4ac:	4770      	bx	lr
 800a4ae:	bf00      	nop
 800a4b0:	20000130 	.word	0x20000130

0800a4b4 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800a4b4:	b580      	push	{r7, lr}
 800a4b6:	b082      	sub	sp, #8
 800a4b8:	af00      	add	r7, sp, #0
 800a4ba:	6078      	str	r0, [r7, #4]
 800a4bc:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800a4be:	6879      	ldr	r1, [r7, #4]
 800a4c0:	4805      	ldr	r0, [pc, #20]	; (800a4d8 <CDC_Receive_FS+0x24>)
 800a4c2:	f7fe fdfa 	bl	80090ba <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800a4c6:	4804      	ldr	r0, [pc, #16]	; (800a4d8 <CDC_Receive_FS+0x24>)
 800a4c8:	f7fe fe39 	bl	800913e <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800a4cc:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800a4ce:	4618      	mov	r0, r3
 800a4d0:	3708      	adds	r7, #8
 800a4d2:	46bd      	mov	sp, r7
 800a4d4:	bd80      	pop	{r7, pc}
 800a4d6:	bf00      	nop
 800a4d8:	200004d8 	.word	0x200004d8

0800a4dc <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800a4dc:	b580      	push	{r7, lr}
 800a4de:	b084      	sub	sp, #16
 800a4e0:	af00      	add	r7, sp, #0
 800a4e2:	6078      	str	r0, [r7, #4]
 800a4e4:	460b      	mov	r3, r1
 800a4e6:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800a4e8:	2300      	movs	r3, #0
 800a4ea:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800a4ec:	4b0d      	ldr	r3, [pc, #52]	; (800a524 <CDC_Transmit_FS+0x48>)
 800a4ee:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a4f2:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800a4f4:	68bb      	ldr	r3, [r7, #8]
 800a4f6:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800a4fa:	2b00      	cmp	r3, #0
 800a4fc:	d001      	beq.n	800a502 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800a4fe:	2301      	movs	r3, #1
 800a500:	e00b      	b.n	800a51a <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800a502:	887b      	ldrh	r3, [r7, #2]
 800a504:	461a      	mov	r2, r3
 800a506:	6879      	ldr	r1, [r7, #4]
 800a508:	4806      	ldr	r0, [pc, #24]	; (800a524 <CDC_Transmit_FS+0x48>)
 800a50a:	f7fe fdbd 	bl	8009088 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800a50e:	4805      	ldr	r0, [pc, #20]	; (800a524 <CDC_Transmit_FS+0x48>)
 800a510:	f7fe fde6 	bl	80090e0 <USBD_CDC_TransmitPacket>
 800a514:	4603      	mov	r3, r0
 800a516:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800a518:	7bfb      	ldrb	r3, [r7, #15]
}
 800a51a:	4618      	mov	r0, r3
 800a51c:	3710      	adds	r7, #16
 800a51e:	46bd      	mov	sp, r7
 800a520:	bd80      	pop	{r7, pc}
 800a522:	bf00      	nop
 800a524:	200004d8 	.word	0x200004d8

0800a528 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a528:	b480      	push	{r7}
 800a52a:	b083      	sub	sp, #12
 800a52c:	af00      	add	r7, sp, #0
 800a52e:	4603      	mov	r3, r0
 800a530:	6039      	str	r1, [r7, #0]
 800a532:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800a534:	683b      	ldr	r3, [r7, #0]
 800a536:	2212      	movs	r2, #18
 800a538:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800a53a:	4b03      	ldr	r3, [pc, #12]	; (800a548 <USBD_FS_DeviceDescriptor+0x20>)
}
 800a53c:	4618      	mov	r0, r3
 800a53e:	370c      	adds	r7, #12
 800a540:	46bd      	mov	sp, r7
 800a542:	bc80      	pop	{r7}
 800a544:	4770      	bx	lr
 800a546:	bf00      	nop
 800a548:	20000154 	.word	0x20000154

0800a54c <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a54c:	b480      	push	{r7}
 800a54e:	b083      	sub	sp, #12
 800a550:	af00      	add	r7, sp, #0
 800a552:	4603      	mov	r3, r0
 800a554:	6039      	str	r1, [r7, #0]
 800a556:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800a558:	683b      	ldr	r3, [r7, #0]
 800a55a:	2204      	movs	r2, #4
 800a55c:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800a55e:	4b03      	ldr	r3, [pc, #12]	; (800a56c <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800a560:	4618      	mov	r0, r3
 800a562:	370c      	adds	r7, #12
 800a564:	46bd      	mov	sp, r7
 800a566:	bc80      	pop	{r7}
 800a568:	4770      	bx	lr
 800a56a:	bf00      	nop
 800a56c:	20000168 	.word	0x20000168

0800a570 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a570:	b580      	push	{r7, lr}
 800a572:	b082      	sub	sp, #8
 800a574:	af00      	add	r7, sp, #0
 800a576:	4603      	mov	r3, r0
 800a578:	6039      	str	r1, [r7, #0]
 800a57a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800a57c:	79fb      	ldrb	r3, [r7, #7]
 800a57e:	2b00      	cmp	r3, #0
 800a580:	d105      	bne.n	800a58e <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800a582:	683a      	ldr	r2, [r7, #0]
 800a584:	4907      	ldr	r1, [pc, #28]	; (800a5a4 <USBD_FS_ProductStrDescriptor+0x34>)
 800a586:	4808      	ldr	r0, [pc, #32]	; (800a5a8 <USBD_FS_ProductStrDescriptor+0x38>)
 800a588:	f7ff fdf8 	bl	800a17c <USBD_GetString>
 800a58c:	e004      	b.n	800a598 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800a58e:	683a      	ldr	r2, [r7, #0]
 800a590:	4904      	ldr	r1, [pc, #16]	; (800a5a4 <USBD_FS_ProductStrDescriptor+0x34>)
 800a592:	4805      	ldr	r0, [pc, #20]	; (800a5a8 <USBD_FS_ProductStrDescriptor+0x38>)
 800a594:	f7ff fdf2 	bl	800a17c <USBD_GetString>
  }
  return USBD_StrDesc;
 800a598:	4b02      	ldr	r3, [pc, #8]	; (800a5a4 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800a59a:	4618      	mov	r0, r3
 800a59c:	3708      	adds	r7, #8
 800a59e:	46bd      	mov	sp, r7
 800a5a0:	bd80      	pop	{r7, pc}
 800a5a2:	bf00      	nop
 800a5a4:	2000179c 	.word	0x2000179c
 800a5a8:	0800b8b4 	.word	0x0800b8b4

0800a5ac <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a5ac:	b580      	push	{r7, lr}
 800a5ae:	b082      	sub	sp, #8
 800a5b0:	af00      	add	r7, sp, #0
 800a5b2:	4603      	mov	r3, r0
 800a5b4:	6039      	str	r1, [r7, #0]
 800a5b6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800a5b8:	683a      	ldr	r2, [r7, #0]
 800a5ba:	4904      	ldr	r1, [pc, #16]	; (800a5cc <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800a5bc:	4804      	ldr	r0, [pc, #16]	; (800a5d0 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800a5be:	f7ff fddd 	bl	800a17c <USBD_GetString>
  return USBD_StrDesc;
 800a5c2:	4b02      	ldr	r3, [pc, #8]	; (800a5cc <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800a5c4:	4618      	mov	r0, r3
 800a5c6:	3708      	adds	r7, #8
 800a5c8:	46bd      	mov	sp, r7
 800a5ca:	bd80      	pop	{r7, pc}
 800a5cc:	2000179c 	.word	0x2000179c
 800a5d0:	0800b8cc 	.word	0x0800b8cc

0800a5d4 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a5d4:	b580      	push	{r7, lr}
 800a5d6:	b082      	sub	sp, #8
 800a5d8:	af00      	add	r7, sp, #0
 800a5da:	4603      	mov	r3, r0
 800a5dc:	6039      	str	r1, [r7, #0]
 800a5de:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800a5e0:	683b      	ldr	r3, [r7, #0]
 800a5e2:	221a      	movs	r2, #26
 800a5e4:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800a5e6:	f000 f843 	bl	800a670 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800a5ea:	4b02      	ldr	r3, [pc, #8]	; (800a5f4 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800a5ec:	4618      	mov	r0, r3
 800a5ee:	3708      	adds	r7, #8
 800a5f0:	46bd      	mov	sp, r7
 800a5f2:	bd80      	pop	{r7, pc}
 800a5f4:	2000016c 	.word	0x2000016c

0800a5f8 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a5f8:	b580      	push	{r7, lr}
 800a5fa:	b082      	sub	sp, #8
 800a5fc:	af00      	add	r7, sp, #0
 800a5fe:	4603      	mov	r3, r0
 800a600:	6039      	str	r1, [r7, #0]
 800a602:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800a604:	79fb      	ldrb	r3, [r7, #7]
 800a606:	2b00      	cmp	r3, #0
 800a608:	d105      	bne.n	800a616 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800a60a:	683a      	ldr	r2, [r7, #0]
 800a60c:	4907      	ldr	r1, [pc, #28]	; (800a62c <USBD_FS_ConfigStrDescriptor+0x34>)
 800a60e:	4808      	ldr	r0, [pc, #32]	; (800a630 <USBD_FS_ConfigStrDescriptor+0x38>)
 800a610:	f7ff fdb4 	bl	800a17c <USBD_GetString>
 800a614:	e004      	b.n	800a620 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800a616:	683a      	ldr	r2, [r7, #0]
 800a618:	4904      	ldr	r1, [pc, #16]	; (800a62c <USBD_FS_ConfigStrDescriptor+0x34>)
 800a61a:	4805      	ldr	r0, [pc, #20]	; (800a630 <USBD_FS_ConfigStrDescriptor+0x38>)
 800a61c:	f7ff fdae 	bl	800a17c <USBD_GetString>
  }
  return USBD_StrDesc;
 800a620:	4b02      	ldr	r3, [pc, #8]	; (800a62c <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800a622:	4618      	mov	r0, r3
 800a624:	3708      	adds	r7, #8
 800a626:	46bd      	mov	sp, r7
 800a628:	bd80      	pop	{r7, pc}
 800a62a:	bf00      	nop
 800a62c:	2000179c 	.word	0x2000179c
 800a630:	0800b8e0 	.word	0x0800b8e0

0800a634 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a634:	b580      	push	{r7, lr}
 800a636:	b082      	sub	sp, #8
 800a638:	af00      	add	r7, sp, #0
 800a63a:	4603      	mov	r3, r0
 800a63c:	6039      	str	r1, [r7, #0]
 800a63e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800a640:	79fb      	ldrb	r3, [r7, #7]
 800a642:	2b00      	cmp	r3, #0
 800a644:	d105      	bne.n	800a652 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800a646:	683a      	ldr	r2, [r7, #0]
 800a648:	4907      	ldr	r1, [pc, #28]	; (800a668 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800a64a:	4808      	ldr	r0, [pc, #32]	; (800a66c <USBD_FS_InterfaceStrDescriptor+0x38>)
 800a64c:	f7ff fd96 	bl	800a17c <USBD_GetString>
 800a650:	e004      	b.n	800a65c <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800a652:	683a      	ldr	r2, [r7, #0]
 800a654:	4904      	ldr	r1, [pc, #16]	; (800a668 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800a656:	4805      	ldr	r0, [pc, #20]	; (800a66c <USBD_FS_InterfaceStrDescriptor+0x38>)
 800a658:	f7ff fd90 	bl	800a17c <USBD_GetString>
  }
  return USBD_StrDesc;
 800a65c:	4b02      	ldr	r3, [pc, #8]	; (800a668 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800a65e:	4618      	mov	r0, r3
 800a660:	3708      	adds	r7, #8
 800a662:	46bd      	mov	sp, r7
 800a664:	bd80      	pop	{r7, pc}
 800a666:	bf00      	nop
 800a668:	2000179c 	.word	0x2000179c
 800a66c:	0800b8ec 	.word	0x0800b8ec

0800a670 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800a670:	b580      	push	{r7, lr}
 800a672:	b084      	sub	sp, #16
 800a674:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800a676:	4b0f      	ldr	r3, [pc, #60]	; (800a6b4 <Get_SerialNum+0x44>)
 800a678:	681b      	ldr	r3, [r3, #0]
 800a67a:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800a67c:	4b0e      	ldr	r3, [pc, #56]	; (800a6b8 <Get_SerialNum+0x48>)
 800a67e:	681b      	ldr	r3, [r3, #0]
 800a680:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800a682:	4b0e      	ldr	r3, [pc, #56]	; (800a6bc <Get_SerialNum+0x4c>)
 800a684:	681b      	ldr	r3, [r3, #0]
 800a686:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800a688:	68fa      	ldr	r2, [r7, #12]
 800a68a:	687b      	ldr	r3, [r7, #4]
 800a68c:	4413      	add	r3, r2
 800a68e:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800a690:	68fb      	ldr	r3, [r7, #12]
 800a692:	2b00      	cmp	r3, #0
 800a694:	d009      	beq.n	800a6aa <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800a696:	2208      	movs	r2, #8
 800a698:	4909      	ldr	r1, [pc, #36]	; (800a6c0 <Get_SerialNum+0x50>)
 800a69a:	68f8      	ldr	r0, [r7, #12]
 800a69c:	f000 f814 	bl	800a6c8 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800a6a0:	2204      	movs	r2, #4
 800a6a2:	4908      	ldr	r1, [pc, #32]	; (800a6c4 <Get_SerialNum+0x54>)
 800a6a4:	68b8      	ldr	r0, [r7, #8]
 800a6a6:	f000 f80f 	bl	800a6c8 <IntToUnicode>
  }
}
 800a6aa:	bf00      	nop
 800a6ac:	3710      	adds	r7, #16
 800a6ae:	46bd      	mov	sp, r7
 800a6b0:	bd80      	pop	{r7, pc}
 800a6b2:	bf00      	nop
 800a6b4:	1fff7a10 	.word	0x1fff7a10
 800a6b8:	1fff7a14 	.word	0x1fff7a14
 800a6bc:	1fff7a18 	.word	0x1fff7a18
 800a6c0:	2000016e 	.word	0x2000016e
 800a6c4:	2000017e 	.word	0x2000017e

0800a6c8 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800a6c8:	b480      	push	{r7}
 800a6ca:	b087      	sub	sp, #28
 800a6cc:	af00      	add	r7, sp, #0
 800a6ce:	60f8      	str	r0, [r7, #12]
 800a6d0:	60b9      	str	r1, [r7, #8]
 800a6d2:	4613      	mov	r3, r2
 800a6d4:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800a6d6:	2300      	movs	r3, #0
 800a6d8:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800a6da:	2300      	movs	r3, #0
 800a6dc:	75fb      	strb	r3, [r7, #23]
 800a6de:	e027      	b.n	800a730 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800a6e0:	68fb      	ldr	r3, [r7, #12]
 800a6e2:	0f1b      	lsrs	r3, r3, #28
 800a6e4:	2b09      	cmp	r3, #9
 800a6e6:	d80b      	bhi.n	800a700 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800a6e8:	68fb      	ldr	r3, [r7, #12]
 800a6ea:	0f1b      	lsrs	r3, r3, #28
 800a6ec:	b2da      	uxtb	r2, r3
 800a6ee:	7dfb      	ldrb	r3, [r7, #23]
 800a6f0:	005b      	lsls	r3, r3, #1
 800a6f2:	4619      	mov	r1, r3
 800a6f4:	68bb      	ldr	r3, [r7, #8]
 800a6f6:	440b      	add	r3, r1
 800a6f8:	3230      	adds	r2, #48	; 0x30
 800a6fa:	b2d2      	uxtb	r2, r2
 800a6fc:	701a      	strb	r2, [r3, #0]
 800a6fe:	e00a      	b.n	800a716 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800a700:	68fb      	ldr	r3, [r7, #12]
 800a702:	0f1b      	lsrs	r3, r3, #28
 800a704:	b2da      	uxtb	r2, r3
 800a706:	7dfb      	ldrb	r3, [r7, #23]
 800a708:	005b      	lsls	r3, r3, #1
 800a70a:	4619      	mov	r1, r3
 800a70c:	68bb      	ldr	r3, [r7, #8]
 800a70e:	440b      	add	r3, r1
 800a710:	3237      	adds	r2, #55	; 0x37
 800a712:	b2d2      	uxtb	r2, r2
 800a714:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800a716:	68fb      	ldr	r3, [r7, #12]
 800a718:	011b      	lsls	r3, r3, #4
 800a71a:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800a71c:	7dfb      	ldrb	r3, [r7, #23]
 800a71e:	005b      	lsls	r3, r3, #1
 800a720:	3301      	adds	r3, #1
 800a722:	68ba      	ldr	r2, [r7, #8]
 800a724:	4413      	add	r3, r2
 800a726:	2200      	movs	r2, #0
 800a728:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800a72a:	7dfb      	ldrb	r3, [r7, #23]
 800a72c:	3301      	adds	r3, #1
 800a72e:	75fb      	strb	r3, [r7, #23]
 800a730:	7dfa      	ldrb	r2, [r7, #23]
 800a732:	79fb      	ldrb	r3, [r7, #7]
 800a734:	429a      	cmp	r2, r3
 800a736:	d3d3      	bcc.n	800a6e0 <IntToUnicode+0x18>
  }
}
 800a738:	bf00      	nop
 800a73a:	bf00      	nop
 800a73c:	371c      	adds	r7, #28
 800a73e:	46bd      	mov	sp, r7
 800a740:	bc80      	pop	{r7}
 800a742:	4770      	bx	lr

0800a744 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800a744:	b580      	push	{r7, lr}
 800a746:	b08a      	sub	sp, #40	; 0x28
 800a748:	af00      	add	r7, sp, #0
 800a74a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a74c:	f107 0314 	add.w	r3, r7, #20
 800a750:	2200      	movs	r2, #0
 800a752:	601a      	str	r2, [r3, #0]
 800a754:	605a      	str	r2, [r3, #4]
 800a756:	609a      	str	r2, [r3, #8]
 800a758:	60da      	str	r2, [r3, #12]
 800a75a:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800a75c:	687b      	ldr	r3, [r7, #4]
 800a75e:	681b      	ldr	r3, [r3, #0]
 800a760:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800a764:	d13a      	bne.n	800a7dc <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800a766:	2300      	movs	r3, #0
 800a768:	613b      	str	r3, [r7, #16]
 800a76a:	4b1e      	ldr	r3, [pc, #120]	; (800a7e4 <HAL_PCD_MspInit+0xa0>)
 800a76c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a76e:	4a1d      	ldr	r2, [pc, #116]	; (800a7e4 <HAL_PCD_MspInit+0xa0>)
 800a770:	f043 0301 	orr.w	r3, r3, #1
 800a774:	6313      	str	r3, [r2, #48]	; 0x30
 800a776:	4b1b      	ldr	r3, [pc, #108]	; (800a7e4 <HAL_PCD_MspInit+0xa0>)
 800a778:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a77a:	f003 0301 	and.w	r3, r3, #1
 800a77e:	613b      	str	r3, [r7, #16]
 800a780:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800a782:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800a786:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a788:	2302      	movs	r3, #2
 800a78a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a78c:	2300      	movs	r3, #0
 800a78e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a790:	2303      	movs	r3, #3
 800a792:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800a794:	230a      	movs	r3, #10
 800a796:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a798:	f107 0314 	add.w	r3, r7, #20
 800a79c:	4619      	mov	r1, r3
 800a79e:	4812      	ldr	r0, [pc, #72]	; (800a7e8 <HAL_PCD_MspInit+0xa4>)
 800a7a0:	f7f9 fc5e 	bl	8004060 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800a7a4:	4b0f      	ldr	r3, [pc, #60]	; (800a7e4 <HAL_PCD_MspInit+0xa0>)
 800a7a6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a7a8:	4a0e      	ldr	r2, [pc, #56]	; (800a7e4 <HAL_PCD_MspInit+0xa0>)
 800a7aa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a7ae:	6353      	str	r3, [r2, #52]	; 0x34
 800a7b0:	2300      	movs	r3, #0
 800a7b2:	60fb      	str	r3, [r7, #12]
 800a7b4:	4b0b      	ldr	r3, [pc, #44]	; (800a7e4 <HAL_PCD_MspInit+0xa0>)
 800a7b6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a7b8:	4a0a      	ldr	r2, [pc, #40]	; (800a7e4 <HAL_PCD_MspInit+0xa0>)
 800a7ba:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800a7be:	6453      	str	r3, [r2, #68]	; 0x44
 800a7c0:	4b08      	ldr	r3, [pc, #32]	; (800a7e4 <HAL_PCD_MspInit+0xa0>)
 800a7c2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a7c4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800a7c8:	60fb      	str	r3, [r7, #12]
 800a7ca:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800a7cc:	2200      	movs	r2, #0
 800a7ce:	2100      	movs	r1, #0
 800a7d0:	2043      	movs	r0, #67	; 0x43
 800a7d2:	f7f9 fc00 	bl	8003fd6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800a7d6:	2043      	movs	r0, #67	; 0x43
 800a7d8:	f7f9 fc19 	bl	800400e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800a7dc:	bf00      	nop
 800a7de:	3728      	adds	r7, #40	; 0x28
 800a7e0:	46bd      	mov	sp, r7
 800a7e2:	bd80      	pop	{r7, pc}
 800a7e4:	40023800 	.word	0x40023800
 800a7e8:	40020000 	.word	0x40020000

0800a7ec <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a7ec:	b580      	push	{r7, lr}
 800a7ee:	b082      	sub	sp, #8
 800a7f0:	af00      	add	r7, sp, #0
 800a7f2:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800a7f4:	687b      	ldr	r3, [r7, #4]
 800a7f6:	f8d3 23fc 	ldr.w	r2, [r3, #1020]	; 0x3fc
 800a7fa:	687b      	ldr	r3, [r7, #4]
 800a7fc:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800a800:	4619      	mov	r1, r3
 800a802:	4610      	mov	r0, r2
 800a804:	f7fe fd51 	bl	80092aa <USBD_LL_SetupStage>
}
 800a808:	bf00      	nop
 800a80a:	3708      	adds	r7, #8
 800a80c:	46bd      	mov	sp, r7
 800a80e:	bd80      	pop	{r7, pc}

0800a810 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a810:	b580      	push	{r7, lr}
 800a812:	b082      	sub	sp, #8
 800a814:	af00      	add	r7, sp, #0
 800a816:	6078      	str	r0, [r7, #4]
 800a818:	460b      	mov	r3, r1
 800a81a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800a81c:	687b      	ldr	r3, [r7, #4]
 800a81e:	f8d3 03fc 	ldr.w	r0, [r3, #1020]	; 0x3fc
 800a822:	78fa      	ldrb	r2, [r7, #3]
 800a824:	6879      	ldr	r1, [r7, #4]
 800a826:	4613      	mov	r3, r2
 800a828:	00db      	lsls	r3, r3, #3
 800a82a:	1a9b      	subs	r3, r3, r2
 800a82c:	009b      	lsls	r3, r3, #2
 800a82e:	440b      	add	r3, r1
 800a830:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800a834:	681a      	ldr	r2, [r3, #0]
 800a836:	78fb      	ldrb	r3, [r7, #3]
 800a838:	4619      	mov	r1, r3
 800a83a:	f7fe fd83 	bl	8009344 <USBD_LL_DataOutStage>
}
 800a83e:	bf00      	nop
 800a840:	3708      	adds	r7, #8
 800a842:	46bd      	mov	sp, r7
 800a844:	bd80      	pop	{r7, pc}

0800a846 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a846:	b580      	push	{r7, lr}
 800a848:	b082      	sub	sp, #8
 800a84a:	af00      	add	r7, sp, #0
 800a84c:	6078      	str	r0, [r7, #4]
 800a84e:	460b      	mov	r3, r1
 800a850:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800a852:	687b      	ldr	r3, [r7, #4]
 800a854:	f8d3 03fc 	ldr.w	r0, [r3, #1020]	; 0x3fc
 800a858:	78fa      	ldrb	r2, [r7, #3]
 800a85a:	6879      	ldr	r1, [r7, #4]
 800a85c:	4613      	mov	r3, r2
 800a85e:	00db      	lsls	r3, r3, #3
 800a860:	1a9b      	subs	r3, r3, r2
 800a862:	009b      	lsls	r3, r3, #2
 800a864:	440b      	add	r3, r1
 800a866:	3348      	adds	r3, #72	; 0x48
 800a868:	681a      	ldr	r2, [r3, #0]
 800a86a:	78fb      	ldrb	r3, [r7, #3]
 800a86c:	4619      	mov	r1, r3
 800a86e:	f7fe fdda 	bl	8009426 <USBD_LL_DataInStage>
}
 800a872:	bf00      	nop
 800a874:	3708      	adds	r7, #8
 800a876:	46bd      	mov	sp, r7
 800a878:	bd80      	pop	{r7, pc}

0800a87a <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a87a:	b580      	push	{r7, lr}
 800a87c:	b082      	sub	sp, #8
 800a87e:	af00      	add	r7, sp, #0
 800a880:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800a882:	687b      	ldr	r3, [r7, #4]
 800a884:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 800a888:	4618      	mov	r0, r3
 800a88a:	f7fe feea 	bl	8009662 <USBD_LL_SOF>
}
 800a88e:	bf00      	nop
 800a890:	3708      	adds	r7, #8
 800a892:	46bd      	mov	sp, r7
 800a894:	bd80      	pop	{r7, pc}

0800a896 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a896:	b580      	push	{r7, lr}
 800a898:	b084      	sub	sp, #16
 800a89a:	af00      	add	r7, sp, #0
 800a89c:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800a89e:	2301      	movs	r3, #1
 800a8a0:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800a8a2:	687b      	ldr	r3, [r7, #4]
 800a8a4:	68db      	ldr	r3, [r3, #12]
 800a8a6:	2b00      	cmp	r3, #0
 800a8a8:	d102      	bne.n	800a8b0 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800a8aa:	2300      	movs	r3, #0
 800a8ac:	73fb      	strb	r3, [r7, #15]
 800a8ae:	e008      	b.n	800a8c2 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800a8b0:	687b      	ldr	r3, [r7, #4]
 800a8b2:	68db      	ldr	r3, [r3, #12]
 800a8b4:	2b02      	cmp	r3, #2
 800a8b6:	d102      	bne.n	800a8be <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800a8b8:	2301      	movs	r3, #1
 800a8ba:	73fb      	strb	r3, [r7, #15]
 800a8bc:	e001      	b.n	800a8c2 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800a8be:	f7f8 fb3b 	bl	8002f38 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800a8c2:	687b      	ldr	r3, [r7, #4]
 800a8c4:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 800a8c8:	7bfa      	ldrb	r2, [r7, #15]
 800a8ca:	4611      	mov	r1, r2
 800a8cc:	4618      	mov	r0, r3
 800a8ce:	f7fe fe90 	bl	80095f2 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800a8d2:	687b      	ldr	r3, [r7, #4]
 800a8d4:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 800a8d8:	4618      	mov	r0, r3
 800a8da:	f7fe fe49 	bl	8009570 <USBD_LL_Reset>
}
 800a8de:	bf00      	nop
 800a8e0:	3710      	adds	r7, #16
 800a8e2:	46bd      	mov	sp, r7
 800a8e4:	bd80      	pop	{r7, pc}
	...

0800a8e8 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a8e8:	b580      	push	{r7, lr}
 800a8ea:	b082      	sub	sp, #8
 800a8ec:	af00      	add	r7, sp, #0
 800a8ee:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800a8f0:	687b      	ldr	r3, [r7, #4]
 800a8f2:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 800a8f6:	4618      	mov	r0, r3
 800a8f8:	f7fe fe8a 	bl	8009610 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800a8fc:	687b      	ldr	r3, [r7, #4]
 800a8fe:	681b      	ldr	r3, [r3, #0]
 800a900:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800a904:	681b      	ldr	r3, [r3, #0]
 800a906:	687a      	ldr	r2, [r7, #4]
 800a908:	6812      	ldr	r2, [r2, #0]
 800a90a:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800a90e:	f043 0301 	orr.w	r3, r3, #1
 800a912:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800a914:	687b      	ldr	r3, [r7, #4]
 800a916:	6a1b      	ldr	r3, [r3, #32]
 800a918:	2b00      	cmp	r3, #0
 800a91a:	d005      	beq.n	800a928 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800a91c:	4b04      	ldr	r3, [pc, #16]	; (800a930 <HAL_PCD_SuspendCallback+0x48>)
 800a91e:	691b      	ldr	r3, [r3, #16]
 800a920:	4a03      	ldr	r2, [pc, #12]	; (800a930 <HAL_PCD_SuspendCallback+0x48>)
 800a922:	f043 0306 	orr.w	r3, r3, #6
 800a926:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800a928:	bf00      	nop
 800a92a:	3708      	adds	r7, #8
 800a92c:	46bd      	mov	sp, r7
 800a92e:	bd80      	pop	{r7, pc}
 800a930:	e000ed00 	.word	0xe000ed00

0800a934 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a934:	b580      	push	{r7, lr}
 800a936:	b082      	sub	sp, #8
 800a938:	af00      	add	r7, sp, #0
 800a93a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800a93c:	687b      	ldr	r3, [r7, #4]
 800a93e:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 800a942:	4618      	mov	r0, r3
 800a944:	f7fe fe78 	bl	8009638 <USBD_LL_Resume>
}
 800a948:	bf00      	nop
 800a94a:	3708      	adds	r7, #8
 800a94c:	46bd      	mov	sp, r7
 800a94e:	bd80      	pop	{r7, pc}

0800a950 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a950:	b580      	push	{r7, lr}
 800a952:	b082      	sub	sp, #8
 800a954:	af00      	add	r7, sp, #0
 800a956:	6078      	str	r0, [r7, #4]
 800a958:	460b      	mov	r3, r1
 800a95a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800a95c:	687b      	ldr	r3, [r7, #4]
 800a95e:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 800a962:	78fa      	ldrb	r2, [r7, #3]
 800a964:	4611      	mov	r1, r2
 800a966:	4618      	mov	r0, r3
 800a968:	f7fe fea1 	bl	80096ae <USBD_LL_IsoOUTIncomplete>
}
 800a96c:	bf00      	nop
 800a96e:	3708      	adds	r7, #8
 800a970:	46bd      	mov	sp, r7
 800a972:	bd80      	pop	{r7, pc}

0800a974 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a974:	b580      	push	{r7, lr}
 800a976:	b082      	sub	sp, #8
 800a978:	af00      	add	r7, sp, #0
 800a97a:	6078      	str	r0, [r7, #4]
 800a97c:	460b      	mov	r3, r1
 800a97e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800a980:	687b      	ldr	r3, [r7, #4]
 800a982:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 800a986:	78fa      	ldrb	r2, [r7, #3]
 800a988:	4611      	mov	r1, r2
 800a98a:	4618      	mov	r0, r3
 800a98c:	f7fe fe83 	bl	8009696 <USBD_LL_IsoINIncomplete>
}
 800a990:	bf00      	nop
 800a992:	3708      	adds	r7, #8
 800a994:	46bd      	mov	sp, r7
 800a996:	bd80      	pop	{r7, pc}

0800a998 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a998:	b580      	push	{r7, lr}
 800a99a:	b082      	sub	sp, #8
 800a99c:	af00      	add	r7, sp, #0
 800a99e:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800a9a0:	687b      	ldr	r3, [r7, #4]
 800a9a2:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 800a9a6:	4618      	mov	r0, r3
 800a9a8:	f7fe fe8d 	bl	80096c6 <USBD_LL_DevConnected>
}
 800a9ac:	bf00      	nop
 800a9ae:	3708      	adds	r7, #8
 800a9b0:	46bd      	mov	sp, r7
 800a9b2:	bd80      	pop	{r7, pc}

0800a9b4 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a9b4:	b580      	push	{r7, lr}
 800a9b6:	b082      	sub	sp, #8
 800a9b8:	af00      	add	r7, sp, #0
 800a9ba:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800a9bc:	687b      	ldr	r3, [r7, #4]
 800a9be:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 800a9c2:	4618      	mov	r0, r3
 800a9c4:	f7fe fe89 	bl	80096da <USBD_LL_DevDisconnected>
}
 800a9c8:	bf00      	nop
 800a9ca:	3708      	adds	r7, #8
 800a9cc:	46bd      	mov	sp, r7
 800a9ce:	bd80      	pop	{r7, pc}

0800a9d0 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800a9d0:	b580      	push	{r7, lr}
 800a9d2:	b082      	sub	sp, #8
 800a9d4:	af00      	add	r7, sp, #0
 800a9d6:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800a9d8:	687b      	ldr	r3, [r7, #4]
 800a9da:	781b      	ldrb	r3, [r3, #0]
 800a9dc:	2b00      	cmp	r3, #0
 800a9de:	d139      	bne.n	800aa54 <USBD_LL_Init+0x84>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800a9e0:	4a1f      	ldr	r2, [pc, #124]	; (800aa60 <USBD_LL_Init+0x90>)
 800a9e2:	687b      	ldr	r3, [r7, #4]
 800a9e4:	f8c2 33fc 	str.w	r3, [r2, #1020]	; 0x3fc
  pdev->pData = &hpcd_USB_OTG_FS;
 800a9e8:	687b      	ldr	r3, [r7, #4]
 800a9ea:	4a1d      	ldr	r2, [pc, #116]	; (800aa60 <USBD_LL_Init+0x90>)
 800a9ec:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800a9f0:	4b1b      	ldr	r3, [pc, #108]	; (800aa60 <USBD_LL_Init+0x90>)
 800a9f2:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800a9f6:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800a9f8:	4b19      	ldr	r3, [pc, #100]	; (800aa60 <USBD_LL_Init+0x90>)
 800a9fa:	2204      	movs	r2, #4
 800a9fc:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800a9fe:	4b18      	ldr	r3, [pc, #96]	; (800aa60 <USBD_LL_Init+0x90>)
 800aa00:	2202      	movs	r2, #2
 800aa02:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800aa04:	4b16      	ldr	r3, [pc, #88]	; (800aa60 <USBD_LL_Init+0x90>)
 800aa06:	2200      	movs	r2, #0
 800aa08:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800aa0a:	4b15      	ldr	r3, [pc, #84]	; (800aa60 <USBD_LL_Init+0x90>)
 800aa0c:	2202      	movs	r2, #2
 800aa0e:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800aa10:	4b13      	ldr	r3, [pc, #76]	; (800aa60 <USBD_LL_Init+0x90>)
 800aa12:	2200      	movs	r2, #0
 800aa14:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800aa16:	4b12      	ldr	r3, [pc, #72]	; (800aa60 <USBD_LL_Init+0x90>)
 800aa18:	2200      	movs	r2, #0
 800aa1a:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800aa1c:	4b10      	ldr	r3, [pc, #64]	; (800aa60 <USBD_LL_Init+0x90>)
 800aa1e:	2200      	movs	r2, #0
 800aa20:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800aa22:	4b0f      	ldr	r3, [pc, #60]	; (800aa60 <USBD_LL_Init+0x90>)
 800aa24:	2200      	movs	r2, #0
 800aa26:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800aa28:	480d      	ldr	r0, [pc, #52]	; (800aa60 <USBD_LL_Init+0x90>)
 800aa2a:	f7fa fcbf 	bl	80053ac <HAL_PCD_Init>
 800aa2e:	4603      	mov	r3, r0
 800aa30:	2b00      	cmp	r3, #0
 800aa32:	d001      	beq.n	800aa38 <USBD_LL_Init+0x68>
  {
    Error_Handler( );
 800aa34:	f7f8 fa80 	bl	8002f38 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800aa38:	2180      	movs	r1, #128	; 0x80
 800aa3a:	4809      	ldr	r0, [pc, #36]	; (800aa60 <USBD_LL_Init+0x90>)
 800aa3c:	f7fb fdfc 	bl	8006638 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800aa40:	2240      	movs	r2, #64	; 0x40
 800aa42:	2100      	movs	r1, #0
 800aa44:	4806      	ldr	r0, [pc, #24]	; (800aa60 <USBD_LL_Init+0x90>)
 800aa46:	f7fb fdb1 	bl	80065ac <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800aa4a:	2280      	movs	r2, #128	; 0x80
 800aa4c:	2101      	movs	r1, #1
 800aa4e:	4804      	ldr	r0, [pc, #16]	; (800aa60 <USBD_LL_Init+0x90>)
 800aa50:	f7fb fdac 	bl	80065ac <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800aa54:	2300      	movs	r3, #0
}
 800aa56:	4618      	mov	r0, r3
 800aa58:	3708      	adds	r7, #8
 800aa5a:	46bd      	mov	sp, r7
 800aa5c:	bd80      	pop	{r7, pc}
 800aa5e:	bf00      	nop
 800aa60:	2000199c 	.word	0x2000199c

0800aa64 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800aa64:	b580      	push	{r7, lr}
 800aa66:	b084      	sub	sp, #16
 800aa68:	af00      	add	r7, sp, #0
 800aa6a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800aa6c:	2300      	movs	r3, #0
 800aa6e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800aa70:	2300      	movs	r3, #0
 800aa72:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800aa74:	687b      	ldr	r3, [r7, #4]
 800aa76:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800aa7a:	4618      	mov	r0, r3
 800aa7c:	f7fa fdb3 	bl	80055e6 <HAL_PCD_Start>
 800aa80:	4603      	mov	r3, r0
 800aa82:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800aa84:	7bfb      	ldrb	r3, [r7, #15]
 800aa86:	4618      	mov	r0, r3
 800aa88:	f000 f92e 	bl	800ace8 <USBD_Get_USB_Status>
 800aa8c:	4603      	mov	r3, r0
 800aa8e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800aa90:	7bbb      	ldrb	r3, [r7, #14]
}
 800aa92:	4618      	mov	r0, r3
 800aa94:	3710      	adds	r7, #16
 800aa96:	46bd      	mov	sp, r7
 800aa98:	bd80      	pop	{r7, pc}

0800aa9a <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800aa9a:	b580      	push	{r7, lr}
 800aa9c:	b084      	sub	sp, #16
 800aa9e:	af00      	add	r7, sp, #0
 800aaa0:	6078      	str	r0, [r7, #4]
 800aaa2:	4608      	mov	r0, r1
 800aaa4:	4611      	mov	r1, r2
 800aaa6:	461a      	mov	r2, r3
 800aaa8:	4603      	mov	r3, r0
 800aaaa:	70fb      	strb	r3, [r7, #3]
 800aaac:	460b      	mov	r3, r1
 800aaae:	70bb      	strb	r3, [r7, #2]
 800aab0:	4613      	mov	r3, r2
 800aab2:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800aab4:	2300      	movs	r3, #0
 800aab6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800aab8:	2300      	movs	r3, #0
 800aaba:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800aabc:	687b      	ldr	r3, [r7, #4]
 800aabe:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800aac2:	78bb      	ldrb	r3, [r7, #2]
 800aac4:	883a      	ldrh	r2, [r7, #0]
 800aac6:	78f9      	ldrb	r1, [r7, #3]
 800aac8:	f7fb f978 	bl	8005dbc <HAL_PCD_EP_Open>
 800aacc:	4603      	mov	r3, r0
 800aace:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800aad0:	7bfb      	ldrb	r3, [r7, #15]
 800aad2:	4618      	mov	r0, r3
 800aad4:	f000 f908 	bl	800ace8 <USBD_Get_USB_Status>
 800aad8:	4603      	mov	r3, r0
 800aada:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800aadc:	7bbb      	ldrb	r3, [r7, #14]
}
 800aade:	4618      	mov	r0, r3
 800aae0:	3710      	adds	r7, #16
 800aae2:	46bd      	mov	sp, r7
 800aae4:	bd80      	pop	{r7, pc}

0800aae6 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800aae6:	b580      	push	{r7, lr}
 800aae8:	b084      	sub	sp, #16
 800aaea:	af00      	add	r7, sp, #0
 800aaec:	6078      	str	r0, [r7, #4]
 800aaee:	460b      	mov	r3, r1
 800aaf0:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800aaf2:	2300      	movs	r3, #0
 800aaf4:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800aaf6:	2300      	movs	r3, #0
 800aaf8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800aafa:	687b      	ldr	r3, [r7, #4]
 800aafc:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800ab00:	78fa      	ldrb	r2, [r7, #3]
 800ab02:	4611      	mov	r1, r2
 800ab04:	4618      	mov	r0, r3
 800ab06:	f7fb f9c1 	bl	8005e8c <HAL_PCD_EP_Close>
 800ab0a:	4603      	mov	r3, r0
 800ab0c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ab0e:	7bfb      	ldrb	r3, [r7, #15]
 800ab10:	4618      	mov	r0, r3
 800ab12:	f000 f8e9 	bl	800ace8 <USBD_Get_USB_Status>
 800ab16:	4603      	mov	r3, r0
 800ab18:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ab1a:	7bbb      	ldrb	r3, [r7, #14]
}
 800ab1c:	4618      	mov	r0, r3
 800ab1e:	3710      	adds	r7, #16
 800ab20:	46bd      	mov	sp, r7
 800ab22:	bd80      	pop	{r7, pc}

0800ab24 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ab24:	b580      	push	{r7, lr}
 800ab26:	b084      	sub	sp, #16
 800ab28:	af00      	add	r7, sp, #0
 800ab2a:	6078      	str	r0, [r7, #4]
 800ab2c:	460b      	mov	r3, r1
 800ab2e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ab30:	2300      	movs	r3, #0
 800ab32:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ab34:	2300      	movs	r3, #0
 800ab36:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800ab38:	687b      	ldr	r3, [r7, #4]
 800ab3a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800ab3e:	78fa      	ldrb	r2, [r7, #3]
 800ab40:	4611      	mov	r1, r2
 800ab42:	4618      	mov	r0, r3
 800ab44:	f7fb fa98 	bl	8006078 <HAL_PCD_EP_SetStall>
 800ab48:	4603      	mov	r3, r0
 800ab4a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ab4c:	7bfb      	ldrb	r3, [r7, #15]
 800ab4e:	4618      	mov	r0, r3
 800ab50:	f000 f8ca 	bl	800ace8 <USBD_Get_USB_Status>
 800ab54:	4603      	mov	r3, r0
 800ab56:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ab58:	7bbb      	ldrb	r3, [r7, #14]
}
 800ab5a:	4618      	mov	r0, r3
 800ab5c:	3710      	adds	r7, #16
 800ab5e:	46bd      	mov	sp, r7
 800ab60:	bd80      	pop	{r7, pc}

0800ab62 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ab62:	b580      	push	{r7, lr}
 800ab64:	b084      	sub	sp, #16
 800ab66:	af00      	add	r7, sp, #0
 800ab68:	6078      	str	r0, [r7, #4]
 800ab6a:	460b      	mov	r3, r1
 800ab6c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ab6e:	2300      	movs	r3, #0
 800ab70:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ab72:	2300      	movs	r3, #0
 800ab74:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800ab76:	687b      	ldr	r3, [r7, #4]
 800ab78:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800ab7c:	78fa      	ldrb	r2, [r7, #3]
 800ab7e:	4611      	mov	r1, r2
 800ab80:	4618      	mov	r0, r3
 800ab82:	f7fb fadd 	bl	8006140 <HAL_PCD_EP_ClrStall>
 800ab86:	4603      	mov	r3, r0
 800ab88:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ab8a:	7bfb      	ldrb	r3, [r7, #15]
 800ab8c:	4618      	mov	r0, r3
 800ab8e:	f000 f8ab 	bl	800ace8 <USBD_Get_USB_Status>
 800ab92:	4603      	mov	r3, r0
 800ab94:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ab96:	7bbb      	ldrb	r3, [r7, #14]
}
 800ab98:	4618      	mov	r0, r3
 800ab9a:	3710      	adds	r7, #16
 800ab9c:	46bd      	mov	sp, r7
 800ab9e:	bd80      	pop	{r7, pc}

0800aba0 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800aba0:	b480      	push	{r7}
 800aba2:	b085      	sub	sp, #20
 800aba4:	af00      	add	r7, sp, #0
 800aba6:	6078      	str	r0, [r7, #4]
 800aba8:	460b      	mov	r3, r1
 800abaa:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800abac:	687b      	ldr	r3, [r7, #4]
 800abae:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800abb2:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800abb4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800abb8:	2b00      	cmp	r3, #0
 800abba:	da0b      	bge.n	800abd4 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800abbc:	78fb      	ldrb	r3, [r7, #3]
 800abbe:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800abc2:	68f9      	ldr	r1, [r7, #12]
 800abc4:	4613      	mov	r3, r2
 800abc6:	00db      	lsls	r3, r3, #3
 800abc8:	1a9b      	subs	r3, r3, r2
 800abca:	009b      	lsls	r3, r3, #2
 800abcc:	440b      	add	r3, r1
 800abce:	333e      	adds	r3, #62	; 0x3e
 800abd0:	781b      	ldrb	r3, [r3, #0]
 800abd2:	e00b      	b.n	800abec <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800abd4:	78fb      	ldrb	r3, [r7, #3]
 800abd6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800abda:	68f9      	ldr	r1, [r7, #12]
 800abdc:	4613      	mov	r3, r2
 800abde:	00db      	lsls	r3, r3, #3
 800abe0:	1a9b      	subs	r3, r3, r2
 800abe2:	009b      	lsls	r3, r3, #2
 800abe4:	440b      	add	r3, r1
 800abe6:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800abea:	781b      	ldrb	r3, [r3, #0]
  }
}
 800abec:	4618      	mov	r0, r3
 800abee:	3714      	adds	r7, #20
 800abf0:	46bd      	mov	sp, r7
 800abf2:	bc80      	pop	{r7}
 800abf4:	4770      	bx	lr

0800abf6 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800abf6:	b580      	push	{r7, lr}
 800abf8:	b084      	sub	sp, #16
 800abfa:	af00      	add	r7, sp, #0
 800abfc:	6078      	str	r0, [r7, #4]
 800abfe:	460b      	mov	r3, r1
 800ac00:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ac02:	2300      	movs	r3, #0
 800ac04:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ac06:	2300      	movs	r3, #0
 800ac08:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800ac0a:	687b      	ldr	r3, [r7, #4]
 800ac0c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800ac10:	78fa      	ldrb	r2, [r7, #3]
 800ac12:	4611      	mov	r1, r2
 800ac14:	4618      	mov	r0, r3
 800ac16:	f7fb f8ac 	bl	8005d72 <HAL_PCD_SetAddress>
 800ac1a:	4603      	mov	r3, r0
 800ac1c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ac1e:	7bfb      	ldrb	r3, [r7, #15]
 800ac20:	4618      	mov	r0, r3
 800ac22:	f000 f861 	bl	800ace8 <USBD_Get_USB_Status>
 800ac26:	4603      	mov	r3, r0
 800ac28:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ac2a:	7bbb      	ldrb	r3, [r7, #14]
}
 800ac2c:	4618      	mov	r0, r3
 800ac2e:	3710      	adds	r7, #16
 800ac30:	46bd      	mov	sp, r7
 800ac32:	bd80      	pop	{r7, pc}

0800ac34 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800ac34:	b580      	push	{r7, lr}
 800ac36:	b086      	sub	sp, #24
 800ac38:	af00      	add	r7, sp, #0
 800ac3a:	60f8      	str	r0, [r7, #12]
 800ac3c:	607a      	str	r2, [r7, #4]
 800ac3e:	461a      	mov	r2, r3
 800ac40:	460b      	mov	r3, r1
 800ac42:	72fb      	strb	r3, [r7, #11]
 800ac44:	4613      	mov	r3, r2
 800ac46:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ac48:	2300      	movs	r3, #0
 800ac4a:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ac4c:	2300      	movs	r3, #0
 800ac4e:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800ac50:	68fb      	ldr	r3, [r7, #12]
 800ac52:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800ac56:	893b      	ldrh	r3, [r7, #8]
 800ac58:	7af9      	ldrb	r1, [r7, #11]
 800ac5a:	687a      	ldr	r2, [r7, #4]
 800ac5c:	f7fb f9c2 	bl	8005fe4 <HAL_PCD_EP_Transmit>
 800ac60:	4603      	mov	r3, r0
 800ac62:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ac64:	7dfb      	ldrb	r3, [r7, #23]
 800ac66:	4618      	mov	r0, r3
 800ac68:	f000 f83e 	bl	800ace8 <USBD_Get_USB_Status>
 800ac6c:	4603      	mov	r3, r0
 800ac6e:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800ac70:	7dbb      	ldrb	r3, [r7, #22]
}
 800ac72:	4618      	mov	r0, r3
 800ac74:	3718      	adds	r7, #24
 800ac76:	46bd      	mov	sp, r7
 800ac78:	bd80      	pop	{r7, pc}

0800ac7a <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800ac7a:	b580      	push	{r7, lr}
 800ac7c:	b086      	sub	sp, #24
 800ac7e:	af00      	add	r7, sp, #0
 800ac80:	60f8      	str	r0, [r7, #12]
 800ac82:	607a      	str	r2, [r7, #4]
 800ac84:	461a      	mov	r2, r3
 800ac86:	460b      	mov	r3, r1
 800ac88:	72fb      	strb	r3, [r7, #11]
 800ac8a:	4613      	mov	r3, r2
 800ac8c:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ac8e:	2300      	movs	r3, #0
 800ac90:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ac92:	2300      	movs	r3, #0
 800ac94:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800ac96:	68fb      	ldr	r3, [r7, #12]
 800ac98:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800ac9c:	893b      	ldrh	r3, [r7, #8]
 800ac9e:	7af9      	ldrb	r1, [r7, #11]
 800aca0:	687a      	ldr	r2, [r7, #4]
 800aca2:	f7fb f93d 	bl	8005f20 <HAL_PCD_EP_Receive>
 800aca6:	4603      	mov	r3, r0
 800aca8:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800acaa:	7dfb      	ldrb	r3, [r7, #23]
 800acac:	4618      	mov	r0, r3
 800acae:	f000 f81b 	bl	800ace8 <USBD_Get_USB_Status>
 800acb2:	4603      	mov	r3, r0
 800acb4:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800acb6:	7dbb      	ldrb	r3, [r7, #22]
}
 800acb8:	4618      	mov	r0, r3
 800acba:	3718      	adds	r7, #24
 800acbc:	46bd      	mov	sp, r7
 800acbe:	bd80      	pop	{r7, pc}

0800acc0 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800acc0:	b580      	push	{r7, lr}
 800acc2:	b082      	sub	sp, #8
 800acc4:	af00      	add	r7, sp, #0
 800acc6:	6078      	str	r0, [r7, #4]
 800acc8:	460b      	mov	r3, r1
 800acca:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800accc:	687b      	ldr	r3, [r7, #4]
 800acce:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800acd2:	78fa      	ldrb	r2, [r7, #3]
 800acd4:	4611      	mov	r1, r2
 800acd6:	4618      	mov	r0, r3
 800acd8:	f7fb f96d 	bl	8005fb6 <HAL_PCD_EP_GetRxCount>
 800acdc:	4603      	mov	r3, r0
}
 800acde:	4618      	mov	r0, r3
 800ace0:	3708      	adds	r7, #8
 800ace2:	46bd      	mov	sp, r7
 800ace4:	bd80      	pop	{r7, pc}
	...

0800ace8 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800ace8:	b480      	push	{r7}
 800acea:	b085      	sub	sp, #20
 800acec:	af00      	add	r7, sp, #0
 800acee:	4603      	mov	r3, r0
 800acf0:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800acf2:	2300      	movs	r3, #0
 800acf4:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800acf6:	79fb      	ldrb	r3, [r7, #7]
 800acf8:	2b03      	cmp	r3, #3
 800acfa:	d817      	bhi.n	800ad2c <USBD_Get_USB_Status+0x44>
 800acfc:	a201      	add	r2, pc, #4	; (adr r2, 800ad04 <USBD_Get_USB_Status+0x1c>)
 800acfe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ad02:	bf00      	nop
 800ad04:	0800ad15 	.word	0x0800ad15
 800ad08:	0800ad1b 	.word	0x0800ad1b
 800ad0c:	0800ad21 	.word	0x0800ad21
 800ad10:	0800ad27 	.word	0x0800ad27
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800ad14:	2300      	movs	r3, #0
 800ad16:	73fb      	strb	r3, [r7, #15]
    break;
 800ad18:	e00b      	b.n	800ad32 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800ad1a:	2302      	movs	r3, #2
 800ad1c:	73fb      	strb	r3, [r7, #15]
    break;
 800ad1e:	e008      	b.n	800ad32 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800ad20:	2301      	movs	r3, #1
 800ad22:	73fb      	strb	r3, [r7, #15]
    break;
 800ad24:	e005      	b.n	800ad32 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800ad26:	2302      	movs	r3, #2
 800ad28:	73fb      	strb	r3, [r7, #15]
    break;
 800ad2a:	e002      	b.n	800ad32 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800ad2c:	2302      	movs	r3, #2
 800ad2e:	73fb      	strb	r3, [r7, #15]
    break;
 800ad30:	bf00      	nop
  }
  return usb_status;
 800ad32:	7bfb      	ldrb	r3, [r7, #15]
}
 800ad34:	4618      	mov	r0, r3
 800ad36:	3714      	adds	r7, #20
 800ad38:	46bd      	mov	sp, r7
 800ad3a:	bc80      	pop	{r7}
 800ad3c:	4770      	bx	lr
 800ad3e:	bf00      	nop

0800ad40 <atanf>:
 800ad40:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ad44:	f020 4500 	bic.w	r5, r0, #2147483648	; 0x80000000
 800ad48:	f1b5 4fa1 	cmp.w	r5, #1350565888	; 0x50800000
 800ad4c:	4604      	mov	r4, r0
 800ad4e:	4680      	mov	r8, r0
 800ad50:	db0e      	blt.n	800ad70 <atanf+0x30>
 800ad52:	f1b5 4fff 	cmp.w	r5, #2139095040	; 0x7f800000
 800ad56:	dd04      	ble.n	800ad62 <atanf+0x22>
 800ad58:	4601      	mov	r1, r0
 800ad5a:	f7f5 fe29 	bl	80009b0 <__addsf3>
 800ad5e:	4604      	mov	r4, r0
 800ad60:	e003      	b.n	800ad6a <atanf+0x2a>
 800ad62:	2800      	cmp	r0, #0
 800ad64:	f300 80ce 	bgt.w	800af04 <atanf+0x1c4>
 800ad68:	4c67      	ldr	r4, [pc, #412]	; (800af08 <atanf+0x1c8>)
 800ad6a:	4620      	mov	r0, r4
 800ad6c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ad70:	4b66      	ldr	r3, [pc, #408]	; (800af0c <atanf+0x1cc>)
 800ad72:	429d      	cmp	r5, r3
 800ad74:	dc0e      	bgt.n	800ad94 <atanf+0x54>
 800ad76:	f1b5 5f44 	cmp.w	r5, #822083584	; 0x31000000
 800ad7a:	da08      	bge.n	800ad8e <atanf+0x4e>
 800ad7c:	4964      	ldr	r1, [pc, #400]	; (800af10 <atanf+0x1d0>)
 800ad7e:	f7f5 fe17 	bl	80009b0 <__addsf3>
 800ad82:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800ad86:	f7f6 f8d7 	bl	8000f38 <__aeabi_fcmpgt>
 800ad8a:	2800      	cmp	r0, #0
 800ad8c:	d1ed      	bne.n	800ad6a <atanf+0x2a>
 800ad8e:	f04f 36ff 	mov.w	r6, #4294967295
 800ad92:	e01c      	b.n	800adce <atanf+0x8e>
 800ad94:	f000 f8e0 	bl	800af58 <fabsf>
 800ad98:	4b5e      	ldr	r3, [pc, #376]	; (800af14 <atanf+0x1d4>)
 800ad9a:	4604      	mov	r4, r0
 800ad9c:	429d      	cmp	r5, r3
 800ad9e:	dc7c      	bgt.n	800ae9a <atanf+0x15a>
 800ada0:	f5a3 03d0 	sub.w	r3, r3, #6815744	; 0x680000
 800ada4:	429d      	cmp	r5, r3
 800ada6:	dc67      	bgt.n	800ae78 <atanf+0x138>
 800ada8:	4601      	mov	r1, r0
 800adaa:	f7f5 fe01 	bl	80009b0 <__addsf3>
 800adae:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800adb2:	f7f5 fdfb 	bl	80009ac <__aeabi_fsub>
 800adb6:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800adba:	4605      	mov	r5, r0
 800adbc:	4620      	mov	r0, r4
 800adbe:	f7f5 fdf7 	bl	80009b0 <__addsf3>
 800adc2:	4601      	mov	r1, r0
 800adc4:	4628      	mov	r0, r5
 800adc6:	f7f5 ffaf 	bl	8000d28 <__aeabi_fdiv>
 800adca:	2600      	movs	r6, #0
 800adcc:	4604      	mov	r4, r0
 800adce:	4621      	mov	r1, r4
 800add0:	4620      	mov	r0, r4
 800add2:	f7f5 fef5 	bl	8000bc0 <__aeabi_fmul>
 800add6:	4601      	mov	r1, r0
 800add8:	4607      	mov	r7, r0
 800adda:	f7f5 fef1 	bl	8000bc0 <__aeabi_fmul>
 800adde:	4605      	mov	r5, r0
 800ade0:	494d      	ldr	r1, [pc, #308]	; (800af18 <atanf+0x1d8>)
 800ade2:	f7f5 feed 	bl	8000bc0 <__aeabi_fmul>
 800ade6:	494d      	ldr	r1, [pc, #308]	; (800af1c <atanf+0x1dc>)
 800ade8:	f7f5 fde2 	bl	80009b0 <__addsf3>
 800adec:	4629      	mov	r1, r5
 800adee:	f7f5 fee7 	bl	8000bc0 <__aeabi_fmul>
 800adf2:	494b      	ldr	r1, [pc, #300]	; (800af20 <atanf+0x1e0>)
 800adf4:	f7f5 fddc 	bl	80009b0 <__addsf3>
 800adf8:	4629      	mov	r1, r5
 800adfa:	f7f5 fee1 	bl	8000bc0 <__aeabi_fmul>
 800adfe:	4949      	ldr	r1, [pc, #292]	; (800af24 <atanf+0x1e4>)
 800ae00:	f7f5 fdd6 	bl	80009b0 <__addsf3>
 800ae04:	4629      	mov	r1, r5
 800ae06:	f7f5 fedb 	bl	8000bc0 <__aeabi_fmul>
 800ae0a:	4947      	ldr	r1, [pc, #284]	; (800af28 <atanf+0x1e8>)
 800ae0c:	f7f5 fdd0 	bl	80009b0 <__addsf3>
 800ae10:	4629      	mov	r1, r5
 800ae12:	f7f5 fed5 	bl	8000bc0 <__aeabi_fmul>
 800ae16:	4945      	ldr	r1, [pc, #276]	; (800af2c <atanf+0x1ec>)
 800ae18:	f7f5 fdca 	bl	80009b0 <__addsf3>
 800ae1c:	4639      	mov	r1, r7
 800ae1e:	f7f5 fecf 	bl	8000bc0 <__aeabi_fmul>
 800ae22:	4943      	ldr	r1, [pc, #268]	; (800af30 <atanf+0x1f0>)
 800ae24:	4607      	mov	r7, r0
 800ae26:	4628      	mov	r0, r5
 800ae28:	f7f5 feca 	bl	8000bc0 <__aeabi_fmul>
 800ae2c:	4941      	ldr	r1, [pc, #260]	; (800af34 <atanf+0x1f4>)
 800ae2e:	f7f5 fdbd 	bl	80009ac <__aeabi_fsub>
 800ae32:	4629      	mov	r1, r5
 800ae34:	f7f5 fec4 	bl	8000bc0 <__aeabi_fmul>
 800ae38:	493f      	ldr	r1, [pc, #252]	; (800af38 <atanf+0x1f8>)
 800ae3a:	f7f5 fdb7 	bl	80009ac <__aeabi_fsub>
 800ae3e:	4629      	mov	r1, r5
 800ae40:	f7f5 febe 	bl	8000bc0 <__aeabi_fmul>
 800ae44:	493d      	ldr	r1, [pc, #244]	; (800af3c <atanf+0x1fc>)
 800ae46:	f7f5 fdb1 	bl	80009ac <__aeabi_fsub>
 800ae4a:	4629      	mov	r1, r5
 800ae4c:	f7f5 feb8 	bl	8000bc0 <__aeabi_fmul>
 800ae50:	493b      	ldr	r1, [pc, #236]	; (800af40 <atanf+0x200>)
 800ae52:	f7f5 fdab 	bl	80009ac <__aeabi_fsub>
 800ae56:	4629      	mov	r1, r5
 800ae58:	f7f5 feb2 	bl	8000bc0 <__aeabi_fmul>
 800ae5c:	4601      	mov	r1, r0
 800ae5e:	4638      	mov	r0, r7
 800ae60:	f7f5 fda6 	bl	80009b0 <__addsf3>
 800ae64:	4621      	mov	r1, r4
 800ae66:	f7f5 feab 	bl	8000bc0 <__aeabi_fmul>
 800ae6a:	1c73      	adds	r3, r6, #1
 800ae6c:	4601      	mov	r1, r0
 800ae6e:	d133      	bne.n	800aed8 <atanf+0x198>
 800ae70:	4620      	mov	r0, r4
 800ae72:	f7f5 fd9b 	bl	80009ac <__aeabi_fsub>
 800ae76:	e772      	b.n	800ad5e <atanf+0x1e>
 800ae78:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800ae7c:	f7f5 fd96 	bl	80009ac <__aeabi_fsub>
 800ae80:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800ae84:	4605      	mov	r5, r0
 800ae86:	4620      	mov	r0, r4
 800ae88:	f7f5 fd92 	bl	80009b0 <__addsf3>
 800ae8c:	4601      	mov	r1, r0
 800ae8e:	4628      	mov	r0, r5
 800ae90:	f7f5 ff4a 	bl	8000d28 <__aeabi_fdiv>
 800ae94:	2601      	movs	r6, #1
 800ae96:	4604      	mov	r4, r0
 800ae98:	e799      	b.n	800adce <atanf+0x8e>
 800ae9a:	4b2a      	ldr	r3, [pc, #168]	; (800af44 <atanf+0x204>)
 800ae9c:	429d      	cmp	r5, r3
 800ae9e:	dc14      	bgt.n	800aeca <atanf+0x18a>
 800aea0:	f04f 517f 	mov.w	r1, #1069547520	; 0x3fc00000
 800aea4:	f7f5 fd82 	bl	80009ac <__aeabi_fsub>
 800aea8:	f04f 517f 	mov.w	r1, #1069547520	; 0x3fc00000
 800aeac:	4605      	mov	r5, r0
 800aeae:	4620      	mov	r0, r4
 800aeb0:	f7f5 fe86 	bl	8000bc0 <__aeabi_fmul>
 800aeb4:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800aeb8:	f7f5 fd7a 	bl	80009b0 <__addsf3>
 800aebc:	4601      	mov	r1, r0
 800aebe:	4628      	mov	r0, r5
 800aec0:	f7f5 ff32 	bl	8000d28 <__aeabi_fdiv>
 800aec4:	2602      	movs	r6, #2
 800aec6:	4604      	mov	r4, r0
 800aec8:	e781      	b.n	800adce <atanf+0x8e>
 800aeca:	4601      	mov	r1, r0
 800aecc:	481e      	ldr	r0, [pc, #120]	; (800af48 <atanf+0x208>)
 800aece:	f7f5 ff2b 	bl	8000d28 <__aeabi_fdiv>
 800aed2:	2603      	movs	r6, #3
 800aed4:	4604      	mov	r4, r0
 800aed6:	e77a      	b.n	800adce <atanf+0x8e>
 800aed8:	4b1c      	ldr	r3, [pc, #112]	; (800af4c <atanf+0x20c>)
 800aeda:	f853 1026 	ldr.w	r1, [r3, r6, lsl #2]
 800aede:	f7f5 fd65 	bl	80009ac <__aeabi_fsub>
 800aee2:	4621      	mov	r1, r4
 800aee4:	f7f5 fd62 	bl	80009ac <__aeabi_fsub>
 800aee8:	4b19      	ldr	r3, [pc, #100]	; (800af50 <atanf+0x210>)
 800aeea:	4601      	mov	r1, r0
 800aeec:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800aef0:	f7f5 fd5c 	bl	80009ac <__aeabi_fsub>
 800aef4:	f1b8 0f00 	cmp.w	r8, #0
 800aef8:	4604      	mov	r4, r0
 800aefa:	f6bf af36 	bge.w	800ad6a <atanf+0x2a>
 800aefe:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 800af02:	e72c      	b.n	800ad5e <atanf+0x1e>
 800af04:	4c13      	ldr	r4, [pc, #76]	; (800af54 <atanf+0x214>)
 800af06:	e730      	b.n	800ad6a <atanf+0x2a>
 800af08:	bfc90fdb 	.word	0xbfc90fdb
 800af0c:	3edfffff 	.word	0x3edfffff
 800af10:	7149f2ca 	.word	0x7149f2ca
 800af14:	3f97ffff 	.word	0x3f97ffff
 800af18:	3c8569d7 	.word	0x3c8569d7
 800af1c:	3d4bda59 	.word	0x3d4bda59
 800af20:	3d886b35 	.word	0x3d886b35
 800af24:	3dba2e6e 	.word	0x3dba2e6e
 800af28:	3e124925 	.word	0x3e124925
 800af2c:	3eaaaaab 	.word	0x3eaaaaab
 800af30:	bd15a221 	.word	0xbd15a221
 800af34:	3d6ef16b 	.word	0x3d6ef16b
 800af38:	3d9d8795 	.word	0x3d9d8795
 800af3c:	3de38e38 	.word	0x3de38e38
 800af40:	3e4ccccd 	.word	0x3e4ccccd
 800af44:	401bffff 	.word	0x401bffff
 800af48:	bf800000 	.word	0xbf800000
 800af4c:	0800c1a0 	.word	0x0800c1a0
 800af50:	0800c190 	.word	0x0800c190
 800af54:	3fc90fdb 	.word	0x3fc90fdb

0800af58 <fabsf>:
 800af58:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 800af5c:	4770      	bx	lr
	...

0800af60 <__errno>:
 800af60:	4b01      	ldr	r3, [pc, #4]	; (800af68 <__errno+0x8>)
 800af62:	6818      	ldr	r0, [r3, #0]
 800af64:	4770      	bx	lr
 800af66:	bf00      	nop
 800af68:	20000188 	.word	0x20000188

0800af6c <__libc_init_array>:
 800af6c:	b570      	push	{r4, r5, r6, lr}
 800af6e:	2600      	movs	r6, #0
 800af70:	4d0c      	ldr	r5, [pc, #48]	; (800afa4 <__libc_init_array+0x38>)
 800af72:	4c0d      	ldr	r4, [pc, #52]	; (800afa8 <__libc_init_array+0x3c>)
 800af74:	1b64      	subs	r4, r4, r5
 800af76:	10a4      	asrs	r4, r4, #2
 800af78:	42a6      	cmp	r6, r4
 800af7a:	d109      	bne.n	800af90 <__libc_init_array+0x24>
 800af7c:	f000 fc82 	bl	800b884 <_init>
 800af80:	2600      	movs	r6, #0
 800af82:	4d0a      	ldr	r5, [pc, #40]	; (800afac <__libc_init_array+0x40>)
 800af84:	4c0a      	ldr	r4, [pc, #40]	; (800afb0 <__libc_init_array+0x44>)
 800af86:	1b64      	subs	r4, r4, r5
 800af88:	10a4      	asrs	r4, r4, #2
 800af8a:	42a6      	cmp	r6, r4
 800af8c:	d105      	bne.n	800af9a <__libc_init_array+0x2e>
 800af8e:	bd70      	pop	{r4, r5, r6, pc}
 800af90:	f855 3b04 	ldr.w	r3, [r5], #4
 800af94:	4798      	blx	r3
 800af96:	3601      	adds	r6, #1
 800af98:	e7ee      	b.n	800af78 <__libc_init_array+0xc>
 800af9a:	f855 3b04 	ldr.w	r3, [r5], #4
 800af9e:	4798      	blx	r3
 800afa0:	3601      	adds	r6, #1
 800afa2:	e7f2      	b.n	800af8a <__libc_init_array+0x1e>
 800afa4:	0800c1ec 	.word	0x0800c1ec
 800afa8:	0800c1ec 	.word	0x0800c1ec
 800afac:	0800c1ec 	.word	0x0800c1ec
 800afb0:	0800c1f4 	.word	0x0800c1f4

0800afb4 <malloc>:
 800afb4:	4b02      	ldr	r3, [pc, #8]	; (800afc0 <malloc+0xc>)
 800afb6:	4601      	mov	r1, r0
 800afb8:	6818      	ldr	r0, [r3, #0]
 800afba:	f000 b86d 	b.w	800b098 <_malloc_r>
 800afbe:	bf00      	nop
 800afc0:	20000188 	.word	0x20000188

0800afc4 <free>:
 800afc4:	4b02      	ldr	r3, [pc, #8]	; (800afd0 <free+0xc>)
 800afc6:	4601      	mov	r1, r0
 800afc8:	6818      	ldr	r0, [r3, #0]
 800afca:	f000 b819 	b.w	800b000 <_free_r>
 800afce:	bf00      	nop
 800afd0:	20000188 	.word	0x20000188

0800afd4 <memcmp>:
 800afd4:	b530      	push	{r4, r5, lr}
 800afd6:	2400      	movs	r4, #0
 800afd8:	3901      	subs	r1, #1
 800afda:	42a2      	cmp	r2, r4
 800afdc:	d101      	bne.n	800afe2 <memcmp+0xe>
 800afde:	2000      	movs	r0, #0
 800afe0:	e005      	b.n	800afee <memcmp+0x1a>
 800afe2:	5d03      	ldrb	r3, [r0, r4]
 800afe4:	3401      	adds	r4, #1
 800afe6:	5d0d      	ldrb	r5, [r1, r4]
 800afe8:	42ab      	cmp	r3, r5
 800afea:	d0f6      	beq.n	800afda <memcmp+0x6>
 800afec:	1b58      	subs	r0, r3, r5
 800afee:	bd30      	pop	{r4, r5, pc}

0800aff0 <memset>:
 800aff0:	4603      	mov	r3, r0
 800aff2:	4402      	add	r2, r0
 800aff4:	4293      	cmp	r3, r2
 800aff6:	d100      	bne.n	800affa <memset+0xa>
 800aff8:	4770      	bx	lr
 800affa:	f803 1b01 	strb.w	r1, [r3], #1
 800affe:	e7f9      	b.n	800aff4 <memset+0x4>

0800b000 <_free_r>:
 800b000:	b538      	push	{r3, r4, r5, lr}
 800b002:	4605      	mov	r5, r0
 800b004:	2900      	cmp	r1, #0
 800b006:	d043      	beq.n	800b090 <_free_r+0x90>
 800b008:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b00c:	1f0c      	subs	r4, r1, #4
 800b00e:	2b00      	cmp	r3, #0
 800b010:	bfb8      	it	lt
 800b012:	18e4      	addlt	r4, r4, r3
 800b014:	f000 f8d2 	bl	800b1bc <__malloc_lock>
 800b018:	4a1e      	ldr	r2, [pc, #120]	; (800b094 <_free_r+0x94>)
 800b01a:	6813      	ldr	r3, [r2, #0]
 800b01c:	4610      	mov	r0, r2
 800b01e:	b933      	cbnz	r3, 800b02e <_free_r+0x2e>
 800b020:	6063      	str	r3, [r4, #4]
 800b022:	6014      	str	r4, [r2, #0]
 800b024:	4628      	mov	r0, r5
 800b026:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b02a:	f000 b8cd 	b.w	800b1c8 <__malloc_unlock>
 800b02e:	42a3      	cmp	r3, r4
 800b030:	d90a      	bls.n	800b048 <_free_r+0x48>
 800b032:	6821      	ldr	r1, [r4, #0]
 800b034:	1862      	adds	r2, r4, r1
 800b036:	4293      	cmp	r3, r2
 800b038:	bf01      	itttt	eq
 800b03a:	681a      	ldreq	r2, [r3, #0]
 800b03c:	685b      	ldreq	r3, [r3, #4]
 800b03e:	1852      	addeq	r2, r2, r1
 800b040:	6022      	streq	r2, [r4, #0]
 800b042:	6063      	str	r3, [r4, #4]
 800b044:	6004      	str	r4, [r0, #0]
 800b046:	e7ed      	b.n	800b024 <_free_r+0x24>
 800b048:	461a      	mov	r2, r3
 800b04a:	685b      	ldr	r3, [r3, #4]
 800b04c:	b10b      	cbz	r3, 800b052 <_free_r+0x52>
 800b04e:	42a3      	cmp	r3, r4
 800b050:	d9fa      	bls.n	800b048 <_free_r+0x48>
 800b052:	6811      	ldr	r1, [r2, #0]
 800b054:	1850      	adds	r0, r2, r1
 800b056:	42a0      	cmp	r0, r4
 800b058:	d10b      	bne.n	800b072 <_free_r+0x72>
 800b05a:	6820      	ldr	r0, [r4, #0]
 800b05c:	4401      	add	r1, r0
 800b05e:	1850      	adds	r0, r2, r1
 800b060:	4283      	cmp	r3, r0
 800b062:	6011      	str	r1, [r2, #0]
 800b064:	d1de      	bne.n	800b024 <_free_r+0x24>
 800b066:	6818      	ldr	r0, [r3, #0]
 800b068:	685b      	ldr	r3, [r3, #4]
 800b06a:	4401      	add	r1, r0
 800b06c:	6011      	str	r1, [r2, #0]
 800b06e:	6053      	str	r3, [r2, #4]
 800b070:	e7d8      	b.n	800b024 <_free_r+0x24>
 800b072:	d902      	bls.n	800b07a <_free_r+0x7a>
 800b074:	230c      	movs	r3, #12
 800b076:	602b      	str	r3, [r5, #0]
 800b078:	e7d4      	b.n	800b024 <_free_r+0x24>
 800b07a:	6820      	ldr	r0, [r4, #0]
 800b07c:	1821      	adds	r1, r4, r0
 800b07e:	428b      	cmp	r3, r1
 800b080:	bf01      	itttt	eq
 800b082:	6819      	ldreq	r1, [r3, #0]
 800b084:	685b      	ldreq	r3, [r3, #4]
 800b086:	1809      	addeq	r1, r1, r0
 800b088:	6021      	streq	r1, [r4, #0]
 800b08a:	6063      	str	r3, [r4, #4]
 800b08c:	6054      	str	r4, [r2, #4]
 800b08e:	e7c9      	b.n	800b024 <_free_r+0x24>
 800b090:	bd38      	pop	{r3, r4, r5, pc}
 800b092:	bf00      	nop
 800b094:	200004cc 	.word	0x200004cc

0800b098 <_malloc_r>:
 800b098:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b09a:	1ccd      	adds	r5, r1, #3
 800b09c:	f025 0503 	bic.w	r5, r5, #3
 800b0a0:	3508      	adds	r5, #8
 800b0a2:	2d0c      	cmp	r5, #12
 800b0a4:	bf38      	it	cc
 800b0a6:	250c      	movcc	r5, #12
 800b0a8:	2d00      	cmp	r5, #0
 800b0aa:	4606      	mov	r6, r0
 800b0ac:	db01      	blt.n	800b0b2 <_malloc_r+0x1a>
 800b0ae:	42a9      	cmp	r1, r5
 800b0b0:	d903      	bls.n	800b0ba <_malloc_r+0x22>
 800b0b2:	230c      	movs	r3, #12
 800b0b4:	6033      	str	r3, [r6, #0]
 800b0b6:	2000      	movs	r0, #0
 800b0b8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b0ba:	f000 f87f 	bl	800b1bc <__malloc_lock>
 800b0be:	4921      	ldr	r1, [pc, #132]	; (800b144 <_malloc_r+0xac>)
 800b0c0:	680a      	ldr	r2, [r1, #0]
 800b0c2:	4614      	mov	r4, r2
 800b0c4:	b99c      	cbnz	r4, 800b0ee <_malloc_r+0x56>
 800b0c6:	4f20      	ldr	r7, [pc, #128]	; (800b148 <_malloc_r+0xb0>)
 800b0c8:	683b      	ldr	r3, [r7, #0]
 800b0ca:	b923      	cbnz	r3, 800b0d6 <_malloc_r+0x3e>
 800b0cc:	4621      	mov	r1, r4
 800b0ce:	4630      	mov	r0, r6
 800b0d0:	f000 f844 	bl	800b15c <_sbrk_r>
 800b0d4:	6038      	str	r0, [r7, #0]
 800b0d6:	4629      	mov	r1, r5
 800b0d8:	4630      	mov	r0, r6
 800b0da:	f000 f83f 	bl	800b15c <_sbrk_r>
 800b0de:	1c43      	adds	r3, r0, #1
 800b0e0:	d123      	bne.n	800b12a <_malloc_r+0x92>
 800b0e2:	230c      	movs	r3, #12
 800b0e4:	4630      	mov	r0, r6
 800b0e6:	6033      	str	r3, [r6, #0]
 800b0e8:	f000 f86e 	bl	800b1c8 <__malloc_unlock>
 800b0ec:	e7e3      	b.n	800b0b6 <_malloc_r+0x1e>
 800b0ee:	6823      	ldr	r3, [r4, #0]
 800b0f0:	1b5b      	subs	r3, r3, r5
 800b0f2:	d417      	bmi.n	800b124 <_malloc_r+0x8c>
 800b0f4:	2b0b      	cmp	r3, #11
 800b0f6:	d903      	bls.n	800b100 <_malloc_r+0x68>
 800b0f8:	6023      	str	r3, [r4, #0]
 800b0fa:	441c      	add	r4, r3
 800b0fc:	6025      	str	r5, [r4, #0]
 800b0fe:	e004      	b.n	800b10a <_malloc_r+0x72>
 800b100:	6863      	ldr	r3, [r4, #4]
 800b102:	42a2      	cmp	r2, r4
 800b104:	bf0c      	ite	eq
 800b106:	600b      	streq	r3, [r1, #0]
 800b108:	6053      	strne	r3, [r2, #4]
 800b10a:	4630      	mov	r0, r6
 800b10c:	f000 f85c 	bl	800b1c8 <__malloc_unlock>
 800b110:	f104 000b 	add.w	r0, r4, #11
 800b114:	1d23      	adds	r3, r4, #4
 800b116:	f020 0007 	bic.w	r0, r0, #7
 800b11a:	1ac2      	subs	r2, r0, r3
 800b11c:	d0cc      	beq.n	800b0b8 <_malloc_r+0x20>
 800b11e:	1a1b      	subs	r3, r3, r0
 800b120:	50a3      	str	r3, [r4, r2]
 800b122:	e7c9      	b.n	800b0b8 <_malloc_r+0x20>
 800b124:	4622      	mov	r2, r4
 800b126:	6864      	ldr	r4, [r4, #4]
 800b128:	e7cc      	b.n	800b0c4 <_malloc_r+0x2c>
 800b12a:	1cc4      	adds	r4, r0, #3
 800b12c:	f024 0403 	bic.w	r4, r4, #3
 800b130:	42a0      	cmp	r0, r4
 800b132:	d0e3      	beq.n	800b0fc <_malloc_r+0x64>
 800b134:	1a21      	subs	r1, r4, r0
 800b136:	4630      	mov	r0, r6
 800b138:	f000 f810 	bl	800b15c <_sbrk_r>
 800b13c:	3001      	adds	r0, #1
 800b13e:	d1dd      	bne.n	800b0fc <_malloc_r+0x64>
 800b140:	e7cf      	b.n	800b0e2 <_malloc_r+0x4a>
 800b142:	bf00      	nop
 800b144:	200004cc 	.word	0x200004cc
 800b148:	200004d0 	.word	0x200004d0

0800b14c <realloc>:
 800b14c:	4b02      	ldr	r3, [pc, #8]	; (800b158 <realloc+0xc>)
 800b14e:	460a      	mov	r2, r1
 800b150:	4601      	mov	r1, r0
 800b152:	6818      	ldr	r0, [r3, #0]
 800b154:	f000 b83e 	b.w	800b1d4 <_realloc_r>
 800b158:	20000188 	.word	0x20000188

0800b15c <_sbrk_r>:
 800b15c:	b538      	push	{r3, r4, r5, lr}
 800b15e:	2300      	movs	r3, #0
 800b160:	4d05      	ldr	r5, [pc, #20]	; (800b178 <_sbrk_r+0x1c>)
 800b162:	4604      	mov	r4, r0
 800b164:	4608      	mov	r0, r1
 800b166:	602b      	str	r3, [r5, #0]
 800b168:	f7f8 fa28 	bl	80035bc <_sbrk>
 800b16c:	1c43      	adds	r3, r0, #1
 800b16e:	d102      	bne.n	800b176 <_sbrk_r+0x1a>
 800b170:	682b      	ldr	r3, [r5, #0]
 800b172:	b103      	cbz	r3, 800b176 <_sbrk_r+0x1a>
 800b174:	6023      	str	r3, [r4, #0]
 800b176:	bd38      	pop	{r3, r4, r5, pc}
 800b178:	20001d9c 	.word	0x20001d9c

0800b17c <siprintf>:
 800b17c:	b40e      	push	{r1, r2, r3}
 800b17e:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800b182:	b500      	push	{lr}
 800b184:	b09c      	sub	sp, #112	; 0x70
 800b186:	ab1d      	add	r3, sp, #116	; 0x74
 800b188:	9002      	str	r0, [sp, #8]
 800b18a:	9006      	str	r0, [sp, #24]
 800b18c:	9107      	str	r1, [sp, #28]
 800b18e:	9104      	str	r1, [sp, #16]
 800b190:	4808      	ldr	r0, [pc, #32]	; (800b1b4 <siprintf+0x38>)
 800b192:	4909      	ldr	r1, [pc, #36]	; (800b1b8 <siprintf+0x3c>)
 800b194:	f853 2b04 	ldr.w	r2, [r3], #4
 800b198:	9105      	str	r1, [sp, #20]
 800b19a:	6800      	ldr	r0, [r0, #0]
 800b19c:	a902      	add	r1, sp, #8
 800b19e:	9301      	str	r3, [sp, #4]
 800b1a0:	f000 f89a 	bl	800b2d8 <_svfiprintf_r>
 800b1a4:	2200      	movs	r2, #0
 800b1a6:	9b02      	ldr	r3, [sp, #8]
 800b1a8:	701a      	strb	r2, [r3, #0]
 800b1aa:	b01c      	add	sp, #112	; 0x70
 800b1ac:	f85d eb04 	ldr.w	lr, [sp], #4
 800b1b0:	b003      	add	sp, #12
 800b1b2:	4770      	bx	lr
 800b1b4:	20000188 	.word	0x20000188
 800b1b8:	ffff0208 	.word	0xffff0208

0800b1bc <__malloc_lock>:
 800b1bc:	4801      	ldr	r0, [pc, #4]	; (800b1c4 <__malloc_lock+0x8>)
 800b1be:	f000 bb21 	b.w	800b804 <__retarget_lock_acquire_recursive>
 800b1c2:	bf00      	nop
 800b1c4:	20001da4 	.word	0x20001da4

0800b1c8 <__malloc_unlock>:
 800b1c8:	4801      	ldr	r0, [pc, #4]	; (800b1d0 <__malloc_unlock+0x8>)
 800b1ca:	f000 bb1c 	b.w	800b806 <__retarget_lock_release_recursive>
 800b1ce:	bf00      	nop
 800b1d0:	20001da4 	.word	0x20001da4

0800b1d4 <_realloc_r>:
 800b1d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b1d6:	4607      	mov	r7, r0
 800b1d8:	4614      	mov	r4, r2
 800b1da:	460e      	mov	r6, r1
 800b1dc:	b921      	cbnz	r1, 800b1e8 <_realloc_r+0x14>
 800b1de:	4611      	mov	r1, r2
 800b1e0:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800b1e4:	f7ff bf58 	b.w	800b098 <_malloc_r>
 800b1e8:	b922      	cbnz	r2, 800b1f4 <_realloc_r+0x20>
 800b1ea:	f7ff ff09 	bl	800b000 <_free_r>
 800b1ee:	4625      	mov	r5, r4
 800b1f0:	4628      	mov	r0, r5
 800b1f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b1f4:	f000 fb3e 	bl	800b874 <_malloc_usable_size_r>
 800b1f8:	42a0      	cmp	r0, r4
 800b1fa:	d20f      	bcs.n	800b21c <_realloc_r+0x48>
 800b1fc:	4621      	mov	r1, r4
 800b1fe:	4638      	mov	r0, r7
 800b200:	f7ff ff4a 	bl	800b098 <_malloc_r>
 800b204:	4605      	mov	r5, r0
 800b206:	2800      	cmp	r0, #0
 800b208:	d0f2      	beq.n	800b1f0 <_realloc_r+0x1c>
 800b20a:	4631      	mov	r1, r6
 800b20c:	4622      	mov	r2, r4
 800b20e:	f000 fb09 	bl	800b824 <memcpy>
 800b212:	4631      	mov	r1, r6
 800b214:	4638      	mov	r0, r7
 800b216:	f7ff fef3 	bl	800b000 <_free_r>
 800b21a:	e7e9      	b.n	800b1f0 <_realloc_r+0x1c>
 800b21c:	4635      	mov	r5, r6
 800b21e:	e7e7      	b.n	800b1f0 <_realloc_r+0x1c>

0800b220 <__ssputs_r>:
 800b220:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b224:	688e      	ldr	r6, [r1, #8]
 800b226:	4682      	mov	sl, r0
 800b228:	429e      	cmp	r6, r3
 800b22a:	460c      	mov	r4, r1
 800b22c:	4690      	mov	r8, r2
 800b22e:	461f      	mov	r7, r3
 800b230:	d838      	bhi.n	800b2a4 <__ssputs_r+0x84>
 800b232:	898a      	ldrh	r2, [r1, #12]
 800b234:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800b238:	d032      	beq.n	800b2a0 <__ssputs_r+0x80>
 800b23a:	6825      	ldr	r5, [r4, #0]
 800b23c:	6909      	ldr	r1, [r1, #16]
 800b23e:	3301      	adds	r3, #1
 800b240:	eba5 0901 	sub.w	r9, r5, r1
 800b244:	6965      	ldr	r5, [r4, #20]
 800b246:	444b      	add	r3, r9
 800b248:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b24c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b250:	106d      	asrs	r5, r5, #1
 800b252:	429d      	cmp	r5, r3
 800b254:	bf38      	it	cc
 800b256:	461d      	movcc	r5, r3
 800b258:	0553      	lsls	r3, r2, #21
 800b25a:	d531      	bpl.n	800b2c0 <__ssputs_r+0xa0>
 800b25c:	4629      	mov	r1, r5
 800b25e:	f7ff ff1b 	bl	800b098 <_malloc_r>
 800b262:	4606      	mov	r6, r0
 800b264:	b950      	cbnz	r0, 800b27c <__ssputs_r+0x5c>
 800b266:	230c      	movs	r3, #12
 800b268:	f04f 30ff 	mov.w	r0, #4294967295
 800b26c:	f8ca 3000 	str.w	r3, [sl]
 800b270:	89a3      	ldrh	r3, [r4, #12]
 800b272:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b276:	81a3      	strh	r3, [r4, #12]
 800b278:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b27c:	464a      	mov	r2, r9
 800b27e:	6921      	ldr	r1, [r4, #16]
 800b280:	f000 fad0 	bl	800b824 <memcpy>
 800b284:	89a3      	ldrh	r3, [r4, #12]
 800b286:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800b28a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b28e:	81a3      	strh	r3, [r4, #12]
 800b290:	6126      	str	r6, [r4, #16]
 800b292:	444e      	add	r6, r9
 800b294:	6026      	str	r6, [r4, #0]
 800b296:	463e      	mov	r6, r7
 800b298:	6165      	str	r5, [r4, #20]
 800b29a:	eba5 0509 	sub.w	r5, r5, r9
 800b29e:	60a5      	str	r5, [r4, #8]
 800b2a0:	42be      	cmp	r6, r7
 800b2a2:	d900      	bls.n	800b2a6 <__ssputs_r+0x86>
 800b2a4:	463e      	mov	r6, r7
 800b2a6:	4632      	mov	r2, r6
 800b2a8:	4641      	mov	r1, r8
 800b2aa:	6820      	ldr	r0, [r4, #0]
 800b2ac:	f000 fac8 	bl	800b840 <memmove>
 800b2b0:	68a3      	ldr	r3, [r4, #8]
 800b2b2:	6822      	ldr	r2, [r4, #0]
 800b2b4:	1b9b      	subs	r3, r3, r6
 800b2b6:	4432      	add	r2, r6
 800b2b8:	2000      	movs	r0, #0
 800b2ba:	60a3      	str	r3, [r4, #8]
 800b2bc:	6022      	str	r2, [r4, #0]
 800b2be:	e7db      	b.n	800b278 <__ssputs_r+0x58>
 800b2c0:	462a      	mov	r2, r5
 800b2c2:	f7ff ff87 	bl	800b1d4 <_realloc_r>
 800b2c6:	4606      	mov	r6, r0
 800b2c8:	2800      	cmp	r0, #0
 800b2ca:	d1e1      	bne.n	800b290 <__ssputs_r+0x70>
 800b2cc:	4650      	mov	r0, sl
 800b2ce:	6921      	ldr	r1, [r4, #16]
 800b2d0:	f7ff fe96 	bl	800b000 <_free_r>
 800b2d4:	e7c7      	b.n	800b266 <__ssputs_r+0x46>
	...

0800b2d8 <_svfiprintf_r>:
 800b2d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b2dc:	4698      	mov	r8, r3
 800b2de:	898b      	ldrh	r3, [r1, #12]
 800b2e0:	4607      	mov	r7, r0
 800b2e2:	061b      	lsls	r3, r3, #24
 800b2e4:	460d      	mov	r5, r1
 800b2e6:	4614      	mov	r4, r2
 800b2e8:	b09d      	sub	sp, #116	; 0x74
 800b2ea:	d50e      	bpl.n	800b30a <_svfiprintf_r+0x32>
 800b2ec:	690b      	ldr	r3, [r1, #16]
 800b2ee:	b963      	cbnz	r3, 800b30a <_svfiprintf_r+0x32>
 800b2f0:	2140      	movs	r1, #64	; 0x40
 800b2f2:	f7ff fed1 	bl	800b098 <_malloc_r>
 800b2f6:	6028      	str	r0, [r5, #0]
 800b2f8:	6128      	str	r0, [r5, #16]
 800b2fa:	b920      	cbnz	r0, 800b306 <_svfiprintf_r+0x2e>
 800b2fc:	230c      	movs	r3, #12
 800b2fe:	603b      	str	r3, [r7, #0]
 800b300:	f04f 30ff 	mov.w	r0, #4294967295
 800b304:	e0d1      	b.n	800b4aa <_svfiprintf_r+0x1d2>
 800b306:	2340      	movs	r3, #64	; 0x40
 800b308:	616b      	str	r3, [r5, #20]
 800b30a:	2300      	movs	r3, #0
 800b30c:	9309      	str	r3, [sp, #36]	; 0x24
 800b30e:	2320      	movs	r3, #32
 800b310:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b314:	2330      	movs	r3, #48	; 0x30
 800b316:	f04f 0901 	mov.w	r9, #1
 800b31a:	f8cd 800c 	str.w	r8, [sp, #12]
 800b31e:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800b4c4 <_svfiprintf_r+0x1ec>
 800b322:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b326:	4623      	mov	r3, r4
 800b328:	469a      	mov	sl, r3
 800b32a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b32e:	b10a      	cbz	r2, 800b334 <_svfiprintf_r+0x5c>
 800b330:	2a25      	cmp	r2, #37	; 0x25
 800b332:	d1f9      	bne.n	800b328 <_svfiprintf_r+0x50>
 800b334:	ebba 0b04 	subs.w	fp, sl, r4
 800b338:	d00b      	beq.n	800b352 <_svfiprintf_r+0x7a>
 800b33a:	465b      	mov	r3, fp
 800b33c:	4622      	mov	r2, r4
 800b33e:	4629      	mov	r1, r5
 800b340:	4638      	mov	r0, r7
 800b342:	f7ff ff6d 	bl	800b220 <__ssputs_r>
 800b346:	3001      	adds	r0, #1
 800b348:	f000 80aa 	beq.w	800b4a0 <_svfiprintf_r+0x1c8>
 800b34c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b34e:	445a      	add	r2, fp
 800b350:	9209      	str	r2, [sp, #36]	; 0x24
 800b352:	f89a 3000 	ldrb.w	r3, [sl]
 800b356:	2b00      	cmp	r3, #0
 800b358:	f000 80a2 	beq.w	800b4a0 <_svfiprintf_r+0x1c8>
 800b35c:	2300      	movs	r3, #0
 800b35e:	f04f 32ff 	mov.w	r2, #4294967295
 800b362:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b366:	f10a 0a01 	add.w	sl, sl, #1
 800b36a:	9304      	str	r3, [sp, #16]
 800b36c:	9307      	str	r3, [sp, #28]
 800b36e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b372:	931a      	str	r3, [sp, #104]	; 0x68
 800b374:	4654      	mov	r4, sl
 800b376:	2205      	movs	r2, #5
 800b378:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b37c:	4851      	ldr	r0, [pc, #324]	; (800b4c4 <_svfiprintf_r+0x1ec>)
 800b37e:	f000 fa43 	bl	800b808 <memchr>
 800b382:	9a04      	ldr	r2, [sp, #16]
 800b384:	b9d8      	cbnz	r0, 800b3be <_svfiprintf_r+0xe6>
 800b386:	06d0      	lsls	r0, r2, #27
 800b388:	bf44      	itt	mi
 800b38a:	2320      	movmi	r3, #32
 800b38c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b390:	0711      	lsls	r1, r2, #28
 800b392:	bf44      	itt	mi
 800b394:	232b      	movmi	r3, #43	; 0x2b
 800b396:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b39a:	f89a 3000 	ldrb.w	r3, [sl]
 800b39e:	2b2a      	cmp	r3, #42	; 0x2a
 800b3a0:	d015      	beq.n	800b3ce <_svfiprintf_r+0xf6>
 800b3a2:	4654      	mov	r4, sl
 800b3a4:	2000      	movs	r0, #0
 800b3a6:	f04f 0c0a 	mov.w	ip, #10
 800b3aa:	9a07      	ldr	r2, [sp, #28]
 800b3ac:	4621      	mov	r1, r4
 800b3ae:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b3b2:	3b30      	subs	r3, #48	; 0x30
 800b3b4:	2b09      	cmp	r3, #9
 800b3b6:	d94e      	bls.n	800b456 <_svfiprintf_r+0x17e>
 800b3b8:	b1b0      	cbz	r0, 800b3e8 <_svfiprintf_r+0x110>
 800b3ba:	9207      	str	r2, [sp, #28]
 800b3bc:	e014      	b.n	800b3e8 <_svfiprintf_r+0x110>
 800b3be:	eba0 0308 	sub.w	r3, r0, r8
 800b3c2:	fa09 f303 	lsl.w	r3, r9, r3
 800b3c6:	4313      	orrs	r3, r2
 800b3c8:	46a2      	mov	sl, r4
 800b3ca:	9304      	str	r3, [sp, #16]
 800b3cc:	e7d2      	b.n	800b374 <_svfiprintf_r+0x9c>
 800b3ce:	9b03      	ldr	r3, [sp, #12]
 800b3d0:	1d19      	adds	r1, r3, #4
 800b3d2:	681b      	ldr	r3, [r3, #0]
 800b3d4:	9103      	str	r1, [sp, #12]
 800b3d6:	2b00      	cmp	r3, #0
 800b3d8:	bfbb      	ittet	lt
 800b3da:	425b      	neglt	r3, r3
 800b3dc:	f042 0202 	orrlt.w	r2, r2, #2
 800b3e0:	9307      	strge	r3, [sp, #28]
 800b3e2:	9307      	strlt	r3, [sp, #28]
 800b3e4:	bfb8      	it	lt
 800b3e6:	9204      	strlt	r2, [sp, #16]
 800b3e8:	7823      	ldrb	r3, [r4, #0]
 800b3ea:	2b2e      	cmp	r3, #46	; 0x2e
 800b3ec:	d10c      	bne.n	800b408 <_svfiprintf_r+0x130>
 800b3ee:	7863      	ldrb	r3, [r4, #1]
 800b3f0:	2b2a      	cmp	r3, #42	; 0x2a
 800b3f2:	d135      	bne.n	800b460 <_svfiprintf_r+0x188>
 800b3f4:	9b03      	ldr	r3, [sp, #12]
 800b3f6:	3402      	adds	r4, #2
 800b3f8:	1d1a      	adds	r2, r3, #4
 800b3fa:	681b      	ldr	r3, [r3, #0]
 800b3fc:	9203      	str	r2, [sp, #12]
 800b3fe:	2b00      	cmp	r3, #0
 800b400:	bfb8      	it	lt
 800b402:	f04f 33ff 	movlt.w	r3, #4294967295
 800b406:	9305      	str	r3, [sp, #20]
 800b408:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800b4d4 <_svfiprintf_r+0x1fc>
 800b40c:	2203      	movs	r2, #3
 800b40e:	4650      	mov	r0, sl
 800b410:	7821      	ldrb	r1, [r4, #0]
 800b412:	f000 f9f9 	bl	800b808 <memchr>
 800b416:	b140      	cbz	r0, 800b42a <_svfiprintf_r+0x152>
 800b418:	2340      	movs	r3, #64	; 0x40
 800b41a:	eba0 000a 	sub.w	r0, r0, sl
 800b41e:	fa03 f000 	lsl.w	r0, r3, r0
 800b422:	9b04      	ldr	r3, [sp, #16]
 800b424:	3401      	adds	r4, #1
 800b426:	4303      	orrs	r3, r0
 800b428:	9304      	str	r3, [sp, #16]
 800b42a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b42e:	2206      	movs	r2, #6
 800b430:	4825      	ldr	r0, [pc, #148]	; (800b4c8 <_svfiprintf_r+0x1f0>)
 800b432:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b436:	f000 f9e7 	bl	800b808 <memchr>
 800b43a:	2800      	cmp	r0, #0
 800b43c:	d038      	beq.n	800b4b0 <_svfiprintf_r+0x1d8>
 800b43e:	4b23      	ldr	r3, [pc, #140]	; (800b4cc <_svfiprintf_r+0x1f4>)
 800b440:	bb1b      	cbnz	r3, 800b48a <_svfiprintf_r+0x1b2>
 800b442:	9b03      	ldr	r3, [sp, #12]
 800b444:	3307      	adds	r3, #7
 800b446:	f023 0307 	bic.w	r3, r3, #7
 800b44a:	3308      	adds	r3, #8
 800b44c:	9303      	str	r3, [sp, #12]
 800b44e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b450:	4433      	add	r3, r6
 800b452:	9309      	str	r3, [sp, #36]	; 0x24
 800b454:	e767      	b.n	800b326 <_svfiprintf_r+0x4e>
 800b456:	460c      	mov	r4, r1
 800b458:	2001      	movs	r0, #1
 800b45a:	fb0c 3202 	mla	r2, ip, r2, r3
 800b45e:	e7a5      	b.n	800b3ac <_svfiprintf_r+0xd4>
 800b460:	2300      	movs	r3, #0
 800b462:	f04f 0c0a 	mov.w	ip, #10
 800b466:	4619      	mov	r1, r3
 800b468:	3401      	adds	r4, #1
 800b46a:	9305      	str	r3, [sp, #20]
 800b46c:	4620      	mov	r0, r4
 800b46e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b472:	3a30      	subs	r2, #48	; 0x30
 800b474:	2a09      	cmp	r2, #9
 800b476:	d903      	bls.n	800b480 <_svfiprintf_r+0x1a8>
 800b478:	2b00      	cmp	r3, #0
 800b47a:	d0c5      	beq.n	800b408 <_svfiprintf_r+0x130>
 800b47c:	9105      	str	r1, [sp, #20]
 800b47e:	e7c3      	b.n	800b408 <_svfiprintf_r+0x130>
 800b480:	4604      	mov	r4, r0
 800b482:	2301      	movs	r3, #1
 800b484:	fb0c 2101 	mla	r1, ip, r1, r2
 800b488:	e7f0      	b.n	800b46c <_svfiprintf_r+0x194>
 800b48a:	ab03      	add	r3, sp, #12
 800b48c:	9300      	str	r3, [sp, #0]
 800b48e:	462a      	mov	r2, r5
 800b490:	4638      	mov	r0, r7
 800b492:	4b0f      	ldr	r3, [pc, #60]	; (800b4d0 <_svfiprintf_r+0x1f8>)
 800b494:	a904      	add	r1, sp, #16
 800b496:	f3af 8000 	nop.w
 800b49a:	1c42      	adds	r2, r0, #1
 800b49c:	4606      	mov	r6, r0
 800b49e:	d1d6      	bne.n	800b44e <_svfiprintf_r+0x176>
 800b4a0:	89ab      	ldrh	r3, [r5, #12]
 800b4a2:	065b      	lsls	r3, r3, #25
 800b4a4:	f53f af2c 	bmi.w	800b300 <_svfiprintf_r+0x28>
 800b4a8:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b4aa:	b01d      	add	sp, #116	; 0x74
 800b4ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b4b0:	ab03      	add	r3, sp, #12
 800b4b2:	9300      	str	r3, [sp, #0]
 800b4b4:	462a      	mov	r2, r5
 800b4b6:	4638      	mov	r0, r7
 800b4b8:	4b05      	ldr	r3, [pc, #20]	; (800b4d0 <_svfiprintf_r+0x1f8>)
 800b4ba:	a904      	add	r1, sp, #16
 800b4bc:	f000 f87c 	bl	800b5b8 <_printf_i>
 800b4c0:	e7eb      	b.n	800b49a <_svfiprintf_r+0x1c2>
 800b4c2:	bf00      	nop
 800b4c4:	0800c1b0 	.word	0x0800c1b0
 800b4c8:	0800c1ba 	.word	0x0800c1ba
 800b4cc:	00000000 	.word	0x00000000
 800b4d0:	0800b221 	.word	0x0800b221
 800b4d4:	0800c1b6 	.word	0x0800c1b6

0800b4d8 <_printf_common>:
 800b4d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b4dc:	4616      	mov	r6, r2
 800b4de:	4699      	mov	r9, r3
 800b4e0:	688a      	ldr	r2, [r1, #8]
 800b4e2:	690b      	ldr	r3, [r1, #16]
 800b4e4:	4607      	mov	r7, r0
 800b4e6:	4293      	cmp	r3, r2
 800b4e8:	bfb8      	it	lt
 800b4ea:	4613      	movlt	r3, r2
 800b4ec:	6033      	str	r3, [r6, #0]
 800b4ee:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800b4f2:	460c      	mov	r4, r1
 800b4f4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800b4f8:	b10a      	cbz	r2, 800b4fe <_printf_common+0x26>
 800b4fa:	3301      	adds	r3, #1
 800b4fc:	6033      	str	r3, [r6, #0]
 800b4fe:	6823      	ldr	r3, [r4, #0]
 800b500:	0699      	lsls	r1, r3, #26
 800b502:	bf42      	ittt	mi
 800b504:	6833      	ldrmi	r3, [r6, #0]
 800b506:	3302      	addmi	r3, #2
 800b508:	6033      	strmi	r3, [r6, #0]
 800b50a:	6825      	ldr	r5, [r4, #0]
 800b50c:	f015 0506 	ands.w	r5, r5, #6
 800b510:	d106      	bne.n	800b520 <_printf_common+0x48>
 800b512:	f104 0a19 	add.w	sl, r4, #25
 800b516:	68e3      	ldr	r3, [r4, #12]
 800b518:	6832      	ldr	r2, [r6, #0]
 800b51a:	1a9b      	subs	r3, r3, r2
 800b51c:	42ab      	cmp	r3, r5
 800b51e:	dc28      	bgt.n	800b572 <_printf_common+0x9a>
 800b520:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800b524:	1e13      	subs	r3, r2, #0
 800b526:	6822      	ldr	r2, [r4, #0]
 800b528:	bf18      	it	ne
 800b52a:	2301      	movne	r3, #1
 800b52c:	0692      	lsls	r2, r2, #26
 800b52e:	d42d      	bmi.n	800b58c <_printf_common+0xb4>
 800b530:	4649      	mov	r1, r9
 800b532:	4638      	mov	r0, r7
 800b534:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800b538:	47c0      	blx	r8
 800b53a:	3001      	adds	r0, #1
 800b53c:	d020      	beq.n	800b580 <_printf_common+0xa8>
 800b53e:	6823      	ldr	r3, [r4, #0]
 800b540:	68e5      	ldr	r5, [r4, #12]
 800b542:	f003 0306 	and.w	r3, r3, #6
 800b546:	2b04      	cmp	r3, #4
 800b548:	bf18      	it	ne
 800b54a:	2500      	movne	r5, #0
 800b54c:	6832      	ldr	r2, [r6, #0]
 800b54e:	f04f 0600 	mov.w	r6, #0
 800b552:	68a3      	ldr	r3, [r4, #8]
 800b554:	bf08      	it	eq
 800b556:	1aad      	subeq	r5, r5, r2
 800b558:	6922      	ldr	r2, [r4, #16]
 800b55a:	bf08      	it	eq
 800b55c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b560:	4293      	cmp	r3, r2
 800b562:	bfc4      	itt	gt
 800b564:	1a9b      	subgt	r3, r3, r2
 800b566:	18ed      	addgt	r5, r5, r3
 800b568:	341a      	adds	r4, #26
 800b56a:	42b5      	cmp	r5, r6
 800b56c:	d11a      	bne.n	800b5a4 <_printf_common+0xcc>
 800b56e:	2000      	movs	r0, #0
 800b570:	e008      	b.n	800b584 <_printf_common+0xac>
 800b572:	2301      	movs	r3, #1
 800b574:	4652      	mov	r2, sl
 800b576:	4649      	mov	r1, r9
 800b578:	4638      	mov	r0, r7
 800b57a:	47c0      	blx	r8
 800b57c:	3001      	adds	r0, #1
 800b57e:	d103      	bne.n	800b588 <_printf_common+0xb0>
 800b580:	f04f 30ff 	mov.w	r0, #4294967295
 800b584:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b588:	3501      	adds	r5, #1
 800b58a:	e7c4      	b.n	800b516 <_printf_common+0x3e>
 800b58c:	2030      	movs	r0, #48	; 0x30
 800b58e:	18e1      	adds	r1, r4, r3
 800b590:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800b594:	1c5a      	adds	r2, r3, #1
 800b596:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800b59a:	4422      	add	r2, r4
 800b59c:	3302      	adds	r3, #2
 800b59e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800b5a2:	e7c5      	b.n	800b530 <_printf_common+0x58>
 800b5a4:	2301      	movs	r3, #1
 800b5a6:	4622      	mov	r2, r4
 800b5a8:	4649      	mov	r1, r9
 800b5aa:	4638      	mov	r0, r7
 800b5ac:	47c0      	blx	r8
 800b5ae:	3001      	adds	r0, #1
 800b5b0:	d0e6      	beq.n	800b580 <_printf_common+0xa8>
 800b5b2:	3601      	adds	r6, #1
 800b5b4:	e7d9      	b.n	800b56a <_printf_common+0x92>
	...

0800b5b8 <_printf_i>:
 800b5b8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b5bc:	460c      	mov	r4, r1
 800b5be:	7e27      	ldrb	r7, [r4, #24]
 800b5c0:	4691      	mov	r9, r2
 800b5c2:	2f78      	cmp	r7, #120	; 0x78
 800b5c4:	4680      	mov	r8, r0
 800b5c6:	469a      	mov	sl, r3
 800b5c8:	990c      	ldr	r1, [sp, #48]	; 0x30
 800b5ca:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800b5ce:	d807      	bhi.n	800b5e0 <_printf_i+0x28>
 800b5d0:	2f62      	cmp	r7, #98	; 0x62
 800b5d2:	d80a      	bhi.n	800b5ea <_printf_i+0x32>
 800b5d4:	2f00      	cmp	r7, #0
 800b5d6:	f000 80d9 	beq.w	800b78c <_printf_i+0x1d4>
 800b5da:	2f58      	cmp	r7, #88	; 0x58
 800b5dc:	f000 80a4 	beq.w	800b728 <_printf_i+0x170>
 800b5e0:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800b5e4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800b5e8:	e03a      	b.n	800b660 <_printf_i+0xa8>
 800b5ea:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800b5ee:	2b15      	cmp	r3, #21
 800b5f0:	d8f6      	bhi.n	800b5e0 <_printf_i+0x28>
 800b5f2:	a001      	add	r0, pc, #4	; (adr r0, 800b5f8 <_printf_i+0x40>)
 800b5f4:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800b5f8:	0800b651 	.word	0x0800b651
 800b5fc:	0800b665 	.word	0x0800b665
 800b600:	0800b5e1 	.word	0x0800b5e1
 800b604:	0800b5e1 	.word	0x0800b5e1
 800b608:	0800b5e1 	.word	0x0800b5e1
 800b60c:	0800b5e1 	.word	0x0800b5e1
 800b610:	0800b665 	.word	0x0800b665
 800b614:	0800b5e1 	.word	0x0800b5e1
 800b618:	0800b5e1 	.word	0x0800b5e1
 800b61c:	0800b5e1 	.word	0x0800b5e1
 800b620:	0800b5e1 	.word	0x0800b5e1
 800b624:	0800b773 	.word	0x0800b773
 800b628:	0800b695 	.word	0x0800b695
 800b62c:	0800b755 	.word	0x0800b755
 800b630:	0800b5e1 	.word	0x0800b5e1
 800b634:	0800b5e1 	.word	0x0800b5e1
 800b638:	0800b795 	.word	0x0800b795
 800b63c:	0800b5e1 	.word	0x0800b5e1
 800b640:	0800b695 	.word	0x0800b695
 800b644:	0800b5e1 	.word	0x0800b5e1
 800b648:	0800b5e1 	.word	0x0800b5e1
 800b64c:	0800b75d 	.word	0x0800b75d
 800b650:	680b      	ldr	r3, [r1, #0]
 800b652:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800b656:	1d1a      	adds	r2, r3, #4
 800b658:	681b      	ldr	r3, [r3, #0]
 800b65a:	600a      	str	r2, [r1, #0]
 800b65c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800b660:	2301      	movs	r3, #1
 800b662:	e0a4      	b.n	800b7ae <_printf_i+0x1f6>
 800b664:	6825      	ldr	r5, [r4, #0]
 800b666:	6808      	ldr	r0, [r1, #0]
 800b668:	062e      	lsls	r6, r5, #24
 800b66a:	f100 0304 	add.w	r3, r0, #4
 800b66e:	d50a      	bpl.n	800b686 <_printf_i+0xce>
 800b670:	6805      	ldr	r5, [r0, #0]
 800b672:	600b      	str	r3, [r1, #0]
 800b674:	2d00      	cmp	r5, #0
 800b676:	da03      	bge.n	800b680 <_printf_i+0xc8>
 800b678:	232d      	movs	r3, #45	; 0x2d
 800b67a:	426d      	negs	r5, r5
 800b67c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b680:	230a      	movs	r3, #10
 800b682:	485e      	ldr	r0, [pc, #376]	; (800b7fc <_printf_i+0x244>)
 800b684:	e019      	b.n	800b6ba <_printf_i+0x102>
 800b686:	f015 0f40 	tst.w	r5, #64	; 0x40
 800b68a:	6805      	ldr	r5, [r0, #0]
 800b68c:	600b      	str	r3, [r1, #0]
 800b68e:	bf18      	it	ne
 800b690:	b22d      	sxthne	r5, r5
 800b692:	e7ef      	b.n	800b674 <_printf_i+0xbc>
 800b694:	680b      	ldr	r3, [r1, #0]
 800b696:	6825      	ldr	r5, [r4, #0]
 800b698:	1d18      	adds	r0, r3, #4
 800b69a:	6008      	str	r0, [r1, #0]
 800b69c:	0628      	lsls	r0, r5, #24
 800b69e:	d501      	bpl.n	800b6a4 <_printf_i+0xec>
 800b6a0:	681d      	ldr	r5, [r3, #0]
 800b6a2:	e002      	b.n	800b6aa <_printf_i+0xf2>
 800b6a4:	0669      	lsls	r1, r5, #25
 800b6a6:	d5fb      	bpl.n	800b6a0 <_printf_i+0xe8>
 800b6a8:	881d      	ldrh	r5, [r3, #0]
 800b6aa:	2f6f      	cmp	r7, #111	; 0x6f
 800b6ac:	bf0c      	ite	eq
 800b6ae:	2308      	moveq	r3, #8
 800b6b0:	230a      	movne	r3, #10
 800b6b2:	4852      	ldr	r0, [pc, #328]	; (800b7fc <_printf_i+0x244>)
 800b6b4:	2100      	movs	r1, #0
 800b6b6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800b6ba:	6866      	ldr	r6, [r4, #4]
 800b6bc:	2e00      	cmp	r6, #0
 800b6be:	bfa8      	it	ge
 800b6c0:	6821      	ldrge	r1, [r4, #0]
 800b6c2:	60a6      	str	r6, [r4, #8]
 800b6c4:	bfa4      	itt	ge
 800b6c6:	f021 0104 	bicge.w	r1, r1, #4
 800b6ca:	6021      	strge	r1, [r4, #0]
 800b6cc:	b90d      	cbnz	r5, 800b6d2 <_printf_i+0x11a>
 800b6ce:	2e00      	cmp	r6, #0
 800b6d0:	d04d      	beq.n	800b76e <_printf_i+0x1b6>
 800b6d2:	4616      	mov	r6, r2
 800b6d4:	fbb5 f1f3 	udiv	r1, r5, r3
 800b6d8:	fb03 5711 	mls	r7, r3, r1, r5
 800b6dc:	5dc7      	ldrb	r7, [r0, r7]
 800b6de:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800b6e2:	462f      	mov	r7, r5
 800b6e4:	42bb      	cmp	r3, r7
 800b6e6:	460d      	mov	r5, r1
 800b6e8:	d9f4      	bls.n	800b6d4 <_printf_i+0x11c>
 800b6ea:	2b08      	cmp	r3, #8
 800b6ec:	d10b      	bne.n	800b706 <_printf_i+0x14e>
 800b6ee:	6823      	ldr	r3, [r4, #0]
 800b6f0:	07df      	lsls	r7, r3, #31
 800b6f2:	d508      	bpl.n	800b706 <_printf_i+0x14e>
 800b6f4:	6923      	ldr	r3, [r4, #16]
 800b6f6:	6861      	ldr	r1, [r4, #4]
 800b6f8:	4299      	cmp	r1, r3
 800b6fa:	bfde      	ittt	le
 800b6fc:	2330      	movle	r3, #48	; 0x30
 800b6fe:	f806 3c01 	strble.w	r3, [r6, #-1]
 800b702:	f106 36ff 	addle.w	r6, r6, #4294967295
 800b706:	1b92      	subs	r2, r2, r6
 800b708:	6122      	str	r2, [r4, #16]
 800b70a:	464b      	mov	r3, r9
 800b70c:	4621      	mov	r1, r4
 800b70e:	4640      	mov	r0, r8
 800b710:	f8cd a000 	str.w	sl, [sp]
 800b714:	aa03      	add	r2, sp, #12
 800b716:	f7ff fedf 	bl	800b4d8 <_printf_common>
 800b71a:	3001      	adds	r0, #1
 800b71c:	d14c      	bne.n	800b7b8 <_printf_i+0x200>
 800b71e:	f04f 30ff 	mov.w	r0, #4294967295
 800b722:	b004      	add	sp, #16
 800b724:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b728:	4834      	ldr	r0, [pc, #208]	; (800b7fc <_printf_i+0x244>)
 800b72a:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800b72e:	680e      	ldr	r6, [r1, #0]
 800b730:	6823      	ldr	r3, [r4, #0]
 800b732:	f856 5b04 	ldr.w	r5, [r6], #4
 800b736:	061f      	lsls	r7, r3, #24
 800b738:	600e      	str	r6, [r1, #0]
 800b73a:	d514      	bpl.n	800b766 <_printf_i+0x1ae>
 800b73c:	07d9      	lsls	r1, r3, #31
 800b73e:	bf44      	itt	mi
 800b740:	f043 0320 	orrmi.w	r3, r3, #32
 800b744:	6023      	strmi	r3, [r4, #0]
 800b746:	b91d      	cbnz	r5, 800b750 <_printf_i+0x198>
 800b748:	6823      	ldr	r3, [r4, #0]
 800b74a:	f023 0320 	bic.w	r3, r3, #32
 800b74e:	6023      	str	r3, [r4, #0]
 800b750:	2310      	movs	r3, #16
 800b752:	e7af      	b.n	800b6b4 <_printf_i+0xfc>
 800b754:	6823      	ldr	r3, [r4, #0]
 800b756:	f043 0320 	orr.w	r3, r3, #32
 800b75a:	6023      	str	r3, [r4, #0]
 800b75c:	2378      	movs	r3, #120	; 0x78
 800b75e:	4828      	ldr	r0, [pc, #160]	; (800b800 <_printf_i+0x248>)
 800b760:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800b764:	e7e3      	b.n	800b72e <_printf_i+0x176>
 800b766:	065e      	lsls	r6, r3, #25
 800b768:	bf48      	it	mi
 800b76a:	b2ad      	uxthmi	r5, r5
 800b76c:	e7e6      	b.n	800b73c <_printf_i+0x184>
 800b76e:	4616      	mov	r6, r2
 800b770:	e7bb      	b.n	800b6ea <_printf_i+0x132>
 800b772:	680b      	ldr	r3, [r1, #0]
 800b774:	6826      	ldr	r6, [r4, #0]
 800b776:	1d1d      	adds	r5, r3, #4
 800b778:	6960      	ldr	r0, [r4, #20]
 800b77a:	600d      	str	r5, [r1, #0]
 800b77c:	0635      	lsls	r5, r6, #24
 800b77e:	681b      	ldr	r3, [r3, #0]
 800b780:	d501      	bpl.n	800b786 <_printf_i+0x1ce>
 800b782:	6018      	str	r0, [r3, #0]
 800b784:	e002      	b.n	800b78c <_printf_i+0x1d4>
 800b786:	0671      	lsls	r1, r6, #25
 800b788:	d5fb      	bpl.n	800b782 <_printf_i+0x1ca>
 800b78a:	8018      	strh	r0, [r3, #0]
 800b78c:	2300      	movs	r3, #0
 800b78e:	4616      	mov	r6, r2
 800b790:	6123      	str	r3, [r4, #16]
 800b792:	e7ba      	b.n	800b70a <_printf_i+0x152>
 800b794:	680b      	ldr	r3, [r1, #0]
 800b796:	1d1a      	adds	r2, r3, #4
 800b798:	600a      	str	r2, [r1, #0]
 800b79a:	681e      	ldr	r6, [r3, #0]
 800b79c:	2100      	movs	r1, #0
 800b79e:	4630      	mov	r0, r6
 800b7a0:	6862      	ldr	r2, [r4, #4]
 800b7a2:	f000 f831 	bl	800b808 <memchr>
 800b7a6:	b108      	cbz	r0, 800b7ac <_printf_i+0x1f4>
 800b7a8:	1b80      	subs	r0, r0, r6
 800b7aa:	6060      	str	r0, [r4, #4]
 800b7ac:	6863      	ldr	r3, [r4, #4]
 800b7ae:	6123      	str	r3, [r4, #16]
 800b7b0:	2300      	movs	r3, #0
 800b7b2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b7b6:	e7a8      	b.n	800b70a <_printf_i+0x152>
 800b7b8:	4632      	mov	r2, r6
 800b7ba:	4649      	mov	r1, r9
 800b7bc:	4640      	mov	r0, r8
 800b7be:	6923      	ldr	r3, [r4, #16]
 800b7c0:	47d0      	blx	sl
 800b7c2:	3001      	adds	r0, #1
 800b7c4:	d0ab      	beq.n	800b71e <_printf_i+0x166>
 800b7c6:	6823      	ldr	r3, [r4, #0]
 800b7c8:	079b      	lsls	r3, r3, #30
 800b7ca:	d413      	bmi.n	800b7f4 <_printf_i+0x23c>
 800b7cc:	68e0      	ldr	r0, [r4, #12]
 800b7ce:	9b03      	ldr	r3, [sp, #12]
 800b7d0:	4298      	cmp	r0, r3
 800b7d2:	bfb8      	it	lt
 800b7d4:	4618      	movlt	r0, r3
 800b7d6:	e7a4      	b.n	800b722 <_printf_i+0x16a>
 800b7d8:	2301      	movs	r3, #1
 800b7da:	4632      	mov	r2, r6
 800b7dc:	4649      	mov	r1, r9
 800b7de:	4640      	mov	r0, r8
 800b7e0:	47d0      	blx	sl
 800b7e2:	3001      	adds	r0, #1
 800b7e4:	d09b      	beq.n	800b71e <_printf_i+0x166>
 800b7e6:	3501      	adds	r5, #1
 800b7e8:	68e3      	ldr	r3, [r4, #12]
 800b7ea:	9903      	ldr	r1, [sp, #12]
 800b7ec:	1a5b      	subs	r3, r3, r1
 800b7ee:	42ab      	cmp	r3, r5
 800b7f0:	dcf2      	bgt.n	800b7d8 <_printf_i+0x220>
 800b7f2:	e7eb      	b.n	800b7cc <_printf_i+0x214>
 800b7f4:	2500      	movs	r5, #0
 800b7f6:	f104 0619 	add.w	r6, r4, #25
 800b7fa:	e7f5      	b.n	800b7e8 <_printf_i+0x230>
 800b7fc:	0800c1c1 	.word	0x0800c1c1
 800b800:	0800c1d2 	.word	0x0800c1d2

0800b804 <__retarget_lock_acquire_recursive>:
 800b804:	4770      	bx	lr

0800b806 <__retarget_lock_release_recursive>:
 800b806:	4770      	bx	lr

0800b808 <memchr>:
 800b808:	4603      	mov	r3, r0
 800b80a:	b510      	push	{r4, lr}
 800b80c:	b2c9      	uxtb	r1, r1
 800b80e:	4402      	add	r2, r0
 800b810:	4293      	cmp	r3, r2
 800b812:	4618      	mov	r0, r3
 800b814:	d101      	bne.n	800b81a <memchr+0x12>
 800b816:	2000      	movs	r0, #0
 800b818:	e003      	b.n	800b822 <memchr+0x1a>
 800b81a:	7804      	ldrb	r4, [r0, #0]
 800b81c:	3301      	adds	r3, #1
 800b81e:	428c      	cmp	r4, r1
 800b820:	d1f6      	bne.n	800b810 <memchr+0x8>
 800b822:	bd10      	pop	{r4, pc}

0800b824 <memcpy>:
 800b824:	440a      	add	r2, r1
 800b826:	4291      	cmp	r1, r2
 800b828:	f100 33ff 	add.w	r3, r0, #4294967295
 800b82c:	d100      	bne.n	800b830 <memcpy+0xc>
 800b82e:	4770      	bx	lr
 800b830:	b510      	push	{r4, lr}
 800b832:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b836:	4291      	cmp	r1, r2
 800b838:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b83c:	d1f9      	bne.n	800b832 <memcpy+0xe>
 800b83e:	bd10      	pop	{r4, pc}

0800b840 <memmove>:
 800b840:	4288      	cmp	r0, r1
 800b842:	b510      	push	{r4, lr}
 800b844:	eb01 0402 	add.w	r4, r1, r2
 800b848:	d902      	bls.n	800b850 <memmove+0x10>
 800b84a:	4284      	cmp	r4, r0
 800b84c:	4623      	mov	r3, r4
 800b84e:	d807      	bhi.n	800b860 <memmove+0x20>
 800b850:	1e43      	subs	r3, r0, #1
 800b852:	42a1      	cmp	r1, r4
 800b854:	d008      	beq.n	800b868 <memmove+0x28>
 800b856:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b85a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b85e:	e7f8      	b.n	800b852 <memmove+0x12>
 800b860:	4601      	mov	r1, r0
 800b862:	4402      	add	r2, r0
 800b864:	428a      	cmp	r2, r1
 800b866:	d100      	bne.n	800b86a <memmove+0x2a>
 800b868:	bd10      	pop	{r4, pc}
 800b86a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b86e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b872:	e7f7      	b.n	800b864 <memmove+0x24>

0800b874 <_malloc_usable_size_r>:
 800b874:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b878:	1f18      	subs	r0, r3, #4
 800b87a:	2b00      	cmp	r3, #0
 800b87c:	bfbc      	itt	lt
 800b87e:	580b      	ldrlt	r3, [r1, r0]
 800b880:	18c0      	addlt	r0, r0, r3
 800b882:	4770      	bx	lr

0800b884 <_init>:
 800b884:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b886:	bf00      	nop
 800b888:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b88a:	bc08      	pop	{r3}
 800b88c:	469e      	mov	lr, r3
 800b88e:	4770      	bx	lr

0800b890 <_fini>:
 800b890:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b892:	bf00      	nop
 800b894:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b896:	bc08      	pop	{r3}
 800b898:	469e      	mov	lr, r3
 800b89a:	4770      	bx	lr
