Execute     source -notrace -encoding utf-8 K:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/clock.tcl 
Execute       source -encoding utf-8 K:/Xilinx/Vitis/2024.2/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
Execute         source K:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/amazon-s3/pkgIndex.tcl 
Execute         source K:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/asn/pkgIndex.tcl 
Execute         source K:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base32/pkgIndex.tcl 
Execute         source K:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base64/pkgIndex.tcl 
Execute         source K:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bee/pkgIndex.tcl 
Execute         source K:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bench/pkgIndex.tcl 
Execute         source K:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bibtex/pkgIndex.tcl 
Execute         source K:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cache/pkgIndex.tcl 
Execute         source K:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cmdline/pkgIndex.tcl 
Execute         source K:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/comm/pkgIndex.tcl 
Execute         source K:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/control/pkgIndex.tcl 
Execute         source K:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/counter/pkgIndex.tcl 
Execute         source K:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/crc/pkgIndex.tcl 
Execute         source K:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/csv/pkgIndex.tcl 
Execute         source K:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/dns/pkgIndex.tcl 
Execute         source K:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/docstrip/pkgIndex.tcl 
Execute         source K:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/doctools/pkgIndex.tcl 
Execute         source K:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/exif/pkgIndex.tcl 
Execute         source K:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fileutil/pkgIndex.tcl 
Execute         source K:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftp/pkgIndex.tcl 
Execute         source K:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftpd/pkgIndex.tcl 
Execute         source K:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fumagic/pkgIndex.tcl 
Execute         source K:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_fa/pkgIndex.tcl 
Execute         source K:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_me/pkgIndex.tcl 
Execute         source K:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_peg/pkgIndex.tcl 
Execute         source K:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/html/pkgIndex.tcl 
Execute         source K:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/htmlparse/pkgIndex.tcl 
Execute         source K:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/http/pkgIndex.tcl 
Execute         source K:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ident/pkgIndex.tcl 
Execute         source K:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/inifile/pkgIndex.tcl 
Execute         source K:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/interp/pkgIndex.tcl 
Execute         source K:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/irc/pkgIndex.tcl 
Execute         source K:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/javascript/pkgIndex.tcl 
Execute         source K:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/jpeg/pkgIndex.tcl 
Execute         source K:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/json/pkgIndex.tcl 
Execute         source K:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ldap/pkgIndex.tcl 
Execute         source K:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/log/pkgIndex.tcl 
Execute         source K:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/map/pkgIndex.tcl 
Execute         source K:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mapproj/pkgIndex.tcl 
Execute         source K:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/math/pkgIndex.tcl 
Execute         source K:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md4/pkgIndex.tcl 
Execute         source K:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5/pkgIndex.tcl 
Execute         source K:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5crypt/pkgIndex.tcl 
Execute         source K:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mime/pkgIndex.tcl 
Execute         source K:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/multiplexer/pkgIndex.tcl 
Execute         source K:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ncgi/pkgIndex.tcl 
Execute         source K:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nmea/pkgIndex.tcl 
Execute         source K:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nns/pkgIndex.tcl 
Execute         source K:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nntp/pkgIndex.tcl 
Execute         source K:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ntp/pkgIndex.tcl 
Execute         source K:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/otp/pkgIndex.tcl 
Execute         source K:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/page/pkgIndex.tcl 
Execute         source K:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pluginmgr/pkgIndex.tcl 
Execute         source K:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/png/pkgIndex.tcl 
Execute         source K:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3/pkgIndex.tcl 
Execute         source K:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3d/pkgIndex.tcl 
Execute         source K:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/profiler/pkgIndex.tcl 
Execute         source K:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/rcs/pkgIndex.tcl 
Execute         source K:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/report/pkgIndex.tcl 
Execute         source K:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ripemd/pkgIndex.tcl 
Execute         source K:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sasl/pkgIndex.tcl 
Execute         source K:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sha1/pkgIndex.tcl 
Execute         source K:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/simulation/pkgIndex.tcl 
Execute         source K:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/smtpd/pkgIndex.tcl 
Execute         source K:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/snit/pkgIndex.tcl 
Execute         source K:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/soundex/pkgIndex.tcl 
Execute         source K:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stooop/pkgIndex.tcl 
Execute         source K:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stringprep/pkgIndex.tcl 
Execute         source K:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/struct/pkgIndex.tcl 
Execute         source K:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tar/pkgIndex.tcl 
Execute         source K:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/term/pkgIndex.tcl 
Execute         source K:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/textutil/pkgIndex.tcl 
Execute         source K:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tie/pkgIndex.tcl 
Execute         source K:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tiff/pkgIndex.tcl 
Execute         source K:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/transfer/pkgIndex.tcl 
Execute         source K:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/treeql/pkgIndex.tcl 
Execute         source K:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/try/pkgIndex.tcl 
Execute         source K:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uev/pkgIndex.tcl 
Execute         source K:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/units/pkgIndex.tcl 
Execute         source K:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uri/pkgIndex.tcl 
Execute         source K:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uuid/pkgIndex.tcl 
Execute         source K:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/wip/pkgIndex.tcl 
Execute         source K:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/pkgIndex.tcl 
Execute         source K:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pkgIndex.tcl 
Execute         source K:/Xilinx/Vitis/2024.2/tps/tcl/tk8.6/pkgIndex.tcl 
Execute         source K:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/http1.0/pkgIndex.tcl 
Execute         source K:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute         source K:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Execute       source K:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/amazon-s3/pkgIndex.tcl 
Execute       source K:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/asn/pkgIndex.tcl 
Execute       source K:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base32/pkgIndex.tcl 
Execute       source K:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/base64/pkgIndex.tcl 
Execute       source K:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bee/pkgIndex.tcl 
Execute       source K:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bench/pkgIndex.tcl 
Execute       source K:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/bibtex/pkgIndex.tcl 
Execute       source K:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cache/pkgIndex.tcl 
Execute       source K:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/cmdline/pkgIndex.tcl 
Execute       source K:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/comm/pkgIndex.tcl 
Execute       source K:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/control/pkgIndex.tcl 
Execute       source K:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/counter/pkgIndex.tcl 
Execute       source K:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/crc/pkgIndex.tcl 
Execute       source K:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/csv/pkgIndex.tcl 
Execute       source K:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/dns/pkgIndex.tcl 
Execute       source K:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/docstrip/pkgIndex.tcl 
Execute       source K:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/doctools/pkgIndex.tcl 
Execute       source K:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/exif/pkgIndex.tcl 
Execute       source K:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fileutil/pkgIndex.tcl 
Execute       source K:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftp/pkgIndex.tcl 
Execute       source K:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftpd/pkgIndex.tcl 
Execute       source K:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/fumagic/pkgIndex.tcl 
Execute       source K:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_fa/pkgIndex.tcl 
Execute       source K:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_me/pkgIndex.tcl 
Execute       source K:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_peg/pkgIndex.tcl 
Execute       source K:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/html/pkgIndex.tcl 
Execute       source K:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/htmlparse/pkgIndex.tcl 
Execute       source K:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/http/pkgIndex.tcl 
Execute       source K:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ident/pkgIndex.tcl 
Execute       source K:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/inifile/pkgIndex.tcl 
Execute       source K:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/interp/pkgIndex.tcl 
Execute       source K:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/irc/pkgIndex.tcl 
Execute       source K:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/javascript/pkgIndex.tcl 
Execute       source K:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/jpeg/pkgIndex.tcl 
Execute       source K:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/json/pkgIndex.tcl 
Execute       source K:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ldap/pkgIndex.tcl 
Execute       source K:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/log/pkgIndex.tcl 
Execute       source K:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/map/pkgIndex.tcl 
Execute       source K:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mapproj/pkgIndex.tcl 
Execute       source K:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/math/pkgIndex.tcl 
Execute       source K:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md4/pkgIndex.tcl 
Execute       source K:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5/pkgIndex.tcl 
Execute       source K:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5crypt/pkgIndex.tcl 
Execute       source K:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/mime/pkgIndex.tcl 
Execute       source K:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/multiplexer/pkgIndex.tcl 
Execute       source K:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ncgi/pkgIndex.tcl 
Execute       source K:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nmea/pkgIndex.tcl 
Execute       source K:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nns/pkgIndex.tcl 
Execute       source K:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/nntp/pkgIndex.tcl 
Execute       source K:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ntp/pkgIndex.tcl 
Execute       source K:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/otp/pkgIndex.tcl 
Execute       source K:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/page/pkgIndex.tcl 
Execute       source K:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pluginmgr/pkgIndex.tcl 
Execute       source K:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/png/pkgIndex.tcl 
Execute       source K:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3/pkgIndex.tcl 
Execute       source K:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3d/pkgIndex.tcl 
Execute       source K:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/profiler/pkgIndex.tcl 
Execute       source K:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/rcs/pkgIndex.tcl 
Execute       source K:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/report/pkgIndex.tcl 
Execute       source K:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/ripemd/pkgIndex.tcl 
Execute       source K:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sasl/pkgIndex.tcl 
Execute       source K:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/sha1/pkgIndex.tcl 
Execute       source K:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/simulation/pkgIndex.tcl 
Execute       source K:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/smtpd/pkgIndex.tcl 
Execute       source K:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/snit/pkgIndex.tcl 
Execute       source K:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/soundex/pkgIndex.tcl 
Execute       source K:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stooop/pkgIndex.tcl 
Execute       source K:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/stringprep/pkgIndex.tcl 
Execute       source K:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/struct/pkgIndex.tcl 
Execute       source K:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tar/pkgIndex.tcl 
Execute       source K:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/term/pkgIndex.tcl 
Execute       source K:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/textutil/pkgIndex.tcl 
Execute       source K:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tie/pkgIndex.tcl 
Execute       source K:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/tiff/pkgIndex.tcl 
Execute       source K:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/transfer/pkgIndex.tcl 
Execute       source K:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/treeql/pkgIndex.tcl 
Execute       source K:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/try/pkgIndex.tcl 
Execute       source K:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uev/pkgIndex.tcl 
Execute       source K:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/units/pkgIndex.tcl 
Execute       source K:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uri/pkgIndex.tcl 
Execute       source K:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/uuid/pkgIndex.tcl 
Execute       source K:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/wip/pkgIndex.tcl 
Execute       source K:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/pkgIndex.tcl 
Execute       source K:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/pkgIndex.tcl 
Execute       source K:/Xilinx/Vitis/2024.2/tps/tcl/tk8.6/pkgIndex.tcl 
Execute       source K:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/http1.0/pkgIndex.tcl 
Execute       source K:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute       source K:/Xilinx/Vitis/2024.2/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
INFO-FLOW: Workspace C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls opened at Wed Jun 11 23:52:11 -0700 2025
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Command   open_solution done; 0.117 sec.
Execute   apply_ini C:/ECEN529/bnn_final/bnn_hls/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=bnn.cpp' from C:/ECEN529/bnn_final/bnn_hls/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'syn.file=bnn.cpp' from C:/ECEN529/bnn_final/bnn_hls/hls_config.cfg(7)
Execute     add_files C:/ECEN529/bnn_final/bnn_hls/bnn.cpp 
INFO: [HLS 200-10] Adding design file 'C:/ECEN529/bnn_final/bnn_hls/bnn.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=feedforward' from C:/ECEN529/bnn_final/bnn_hls/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'syn.top=feedforward' from C:/ECEN529/bnn_final/bnn_hls/hls_config.cfg(8)
Execute     set_top feedforward 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from C:/ECEN529/bnn_final/bnn_hls/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from C:/ECEN529/bnn_final/bnn_hls/hls_config.cfg(4)
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1465@%s 'part=xc7z020clg400-1' from C:/ECEN529/bnn_final/bnn_hls/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xc7z020clg400-1' from C:/ECEN529/bnn_final/bnn_hls/hls_config.cfg(1)
Execute     set_part xc7z020clg400-1 
Execute       create_platform xc7z020clg400-1 -board  
DBG:HLSDevice: Trying to load device library: K:/Xilinx/Vitis/2024.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: K:/Xilinx/Vivado/2024.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 1.282 sec.
Execute       source K:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source K:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source K:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source K:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source K:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source K:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source K:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source K:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source K:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source K:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source K:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source K:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.388 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from C:/ECEN529/bnn_final/bnn_hls/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from C:/ECEN529/bnn_final/bnn_hls/hls_config.cfg(5)
Execute     config_export -format=ip_catalog 
Command   apply_ini done; 1.402 sec.
Execute   apply_ini C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/config.cmdline 
Execute   ::AP::init_summary_file csynth 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute   csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.563 seconds; current allocated memory: 262.086 MB.
Execute       set_directive_top feedforward -name=feedforward 
Execute       source K:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source K:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO: [HLS 200-10] Analyzing design file 'bnn.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling bnn.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: K:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang bnn.cpp -foptimization-record-file=C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/bnn.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot K:/Xilinx/Vitis/2024.2/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I K:/Xilinx/Vitis/2024.2/common/technology/autopilot -I K:/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/bnn.pp.0.cpp {-hls-platform-db-name=K:/Xilinx/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/bnn.cpp.clang.out.log 2> C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/bnn.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.4 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: K:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/bnn.pp.0.cpp {-hls-platform-db-name=K:/Xilinx/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/clang.out.log 2> C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/bnn.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec K:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/.systemc_flag -fix-errors C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/bnn.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.411 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/bnn.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec K:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/all.directive.json -fix-errors C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/bnn.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.78 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.8 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/bnn.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: K:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/bnn.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/bnn.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/bnn.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/bnn.pp.0.cpp.clang-tidy.loop-label.err.log
Execute         source K:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 0.896 sec.
INFO-FLOW: run_clang exec: K:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/bnn.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/bnn.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/bnn.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/bnn.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: K:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/bnn.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/bnn.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I K:/Xilinx/Vitis/2024.2/common/technology/autopilot -I K:/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/bnn.bc {-hls-platform-db-name=K:/Xilinx/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/bnn.pp.0.cpp.clang.out.log 2> C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/bnn.pp.0.cpp.clang.err.log
WARNING: [HLS 207-5292] unused parameter 'rowsB' (bnn.cpp:49:80)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.225 seconds; current allocated memory: 265.574 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/a.g.ld.0.bc -args  "C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/bnn.g.bc"  
INFO-FLOW: run_clang exec: K:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/bnn.g.bc -o C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/a.g.ld.0.bc > C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
Execute       run_link_or_opt -opt -out C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/a.g.ld.1.lower.bc -args C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: K:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/a.g.ld.1.lower.bc > C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/a.g.ld.2.m1.bc -args C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed K:/Xilinx/Vitis/2024.2/win64/lib/libhlsm_39.bc K:/Xilinx/Vitis/2024.2/win64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: K:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed K:/Xilinx/Vitis/2024.2/win64/lib/libhlsm_39.bc K:/Xilinx/Vitis/2024.2/win64/lib/libhlsmc++_39.bc -o C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/a.g.ld.2.m1.bc > C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
Command       run_link_or_opt done; 1.651 sec.
Execute       run_link_or_opt -opt -out C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/a.g.ld.3.fpc.bc -args C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=feedforward -reflow-float-conversion 
INFO-FLOW: run_clang exec: K:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=feedforward -reflow-float-conversion -o C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/a.g.ld.3.fpc.bc > C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.738 sec.
Execute       run_link_or_opt -out C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/a.g.ld.4.m2.bc -args C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed K:/Xilinx/Vitis/2024.2/win64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: K:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed K:/Xilinx/Vitis/2024.2/win64/lib/libfloatconversion_39.bc -o C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/a.g.ld.4.m2.bc > C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
Execute       run_link_or_opt -opt -out C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/a.g.ld.5.gdce.bc -args C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=feedforward 
INFO-FLOW: run_clang exec: K:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=feedforward -o C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/a.g.ld.5.gdce.bc > C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: K:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=feedforward -mllvm -hls-db-dir -mllvm C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -assume-maxi-align=1 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-promotion=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=0 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -reflow-enable-dataflow-canon=true -mllvm -reflow-enable-dataflow-canon2=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=2.7 -x ir C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/a.g.ld.5.gdce.bc -o C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/a.g.lto.bc {-hls-platform-db-name=K:/Xilinx/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 2> C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute       send_msg_by_id INFO @200-1995@%s%s%s 562 Compile/Link C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 562 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 433 Unroll/Inline (step 1) C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 433 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 329 Unroll/Inline (step 2) C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 329 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 331 Unroll/Inline (step 3) C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 331 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 317 Unroll/Inline (step 4) C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 317 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 3,090 Array/Struct (step 1) C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 3,090 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,318 Array/Struct (step 2) C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,318 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,318 Array/Struct (step 3) C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,318 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,318 Array/Struct (step 4) C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,318 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,867 Array/Struct (step 5) C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,867 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,869 Performance C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,869 instructions in the design after the 'Performance' phase of compilation. See the Design Size Report for more details: C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,352 Performance (step 2) C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,352 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,486 Performance (step 3) C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,486 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,401 Performance (step 4) C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,401 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,411 HW Transforms (step 1) C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,411 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 2,168 HW Transforms (step 2) C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 2,168 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'XNOR(int, int)' into 'matmul_xnor(int const*, int const*, int*, int, int, int)' (bnn.cpp:58:9)
INFO: [HLS 214-131] Inlining function 'quantize(int)' into 'feedforward(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul, (unsigned char)56, false>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul, (unsigned char)56, false>, 0>&, int const*, int const*, int const*, int, int, int, int, int, int, int)' (bnn.cpp:150:20)
INFO: [HLS 214-131] Inlining function 'sign(int)' into 'feedforward(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul, (unsigned char)56, false>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul, (unsigned char)56, false>, 0>&, int const*, int const*, int const*, int, int, int, int, int, int, int)' (bnn.cpp:150:29)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_55_2' is marked as complete unroll implied by the pipeline pragma (bnn.cpp:55:23)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_141_5' (bnn.cpp:141:23) in function 'feedforward' partially with a factor of 4 (bnn.cpp:79:0)
INFO: [HLS 214-188] Unrolling loop 'VITIS_LOOP_113_2' (bnn.cpp:113:23) in function 'feedforward' partially with a factor of 2 (bnn.cpp:79:0)
INFO: [HLS 214-178] Inlining function 'matmul_xnor(int const*, int const*, int*, int, int, int)' into 'feedforward(hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul, (unsigned char)56, false>, 0>&, hls::stream<hls::axis<ap_int<32>, 0ul, 0ul, 0ul, (unsigned char)56, false>, 0>&, int const*, int const*, int const*, int, int, int, int, int, int, int)' (bnn.cpp:79:0)
INFO: [HLS 214-248] Applying array_partition to 'X0_input': Complete partitioning on dimension 1. (bnn.cpp:99:9)
INFO: [HLS 214-248] Applying array_partition to 'layer1_quant': Complete partitioning on dimension 1. (bnn.cpp:119:9)
INFO: [HLS 214-248] Applying array_partition to 'layer3_quant': Complete partitioning on dimension 1. (bnn.cpp:121:9)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_113_2> at bnn.cpp:113:23 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_141_5> at bnn.cpp:141:23 
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=1' for array 'layer1_activations' due to pipeline pragma (bnn.cpp:110:12)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=4 dim=1' for array 'layer2_activations' due to pipeline pragma (bnn.cpp:132:12)
INFO: [HLS 214-248] Applying array_partition to 'layer1_activations': Cyclic partitioning with factor 2 on dimension 1. (bnn.cpp:110:12)
INFO: [HLS 214-248] Applying array_partition to 'layer2_activations': Cyclic partitioning with factor 4 on dimension 1. (bnn.cpp:132:12)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_55_2' (bnn.cpp:55:23) in function 'feedforward' as it has a variable trip count (bnn.cpp:55:23)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 18.173 seconds; current allocated memory: 267.523 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 267.527 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top feedforward -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -promote-dbg-pointer -norm-name C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/a.g.0.bc -o C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.435 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.471 seconds; current allocated memory: 283.594 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/a.g.1.bc -o C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 0.25 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/a.g.2.prechk.bc -o C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.303 seconds; current allocated memory: 293.277 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/a.g.1.bc to C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -dce -hls-dead-arg-elim -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -lcssa -loop-simplify -phi-select-elim -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/a.o.1.bc -o C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/a.o.1.tmp.bc -f 
Command         transform done; 1.345 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/a.o.1.tmp.bc -o C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/a.o.2.bc -f -phase presyn 
WARNING: [XFORM 203-561] Updating loop upper bound from -1 to 128 for loop 'VITIS_LOOP_156_7' in function 'feedforward'.
Command         transform done; 0.532 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.881 seconds; current allocated memory: 335.172 MB.
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -inst-simplify -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-rewind-sink-hoist -loop-outline -hls-dead-arg-elim -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -mul2addshift -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -inst-clarity -bitwidth -dce -validate-dataflow -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/a.o.2.bc -o C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Execute           auto_get_db
Command         transform done; 1.386 sec.
INFO-FLOW: Building ssdm...
Execute         transform -hls -cdfg-build C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/a.o.3.bc -o C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Command         transform done; 1.092 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.48 seconds; current allocated memory: 443.570 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 5.142 sec.
Command     elaborate done; 27.554 sec.
Execute     ap_eval exec zip -j C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command     ap_eval done; 0.117 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'feedforward' ...
Execute       ap_set_top_model feedforward 
Execute       get_model_list feedforward -filter all-wo-channel -topdown 
Execute       preproc_iomode -model feedforward 
Execute       preproc_iomode -model feedforward_Pipeline_VITIS_LOOP_163_8 
Execute       preproc_iomode -model feedforward_Pipeline_VITIS_LOOP_156_7 
Execute       preproc_iomode -model feedforward_Pipeline_VITIS_LOOP_147_6 
Execute       preproc_iomode -model feedforward_Pipeline_VITIS_LOOP_141_5 
Execute       preproc_iomode -model feedforward_Pipeline_VITIS_LOOP_126_3 
Execute       preproc_iomode -model feedforward_Pipeline_VITIS_LOOP_113_2 
Execute       preproc_iomode -model feedforward_Pipeline_VITIS_LOOP_103_1 
Execute       create_clock 
Execute         ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       get_model_list feedforward -filter all-wo-channel 
INFO-FLOW: Model list for configure: feedforward_Pipeline_VITIS_LOOP_103_1 feedforward_Pipeline_VITIS_LOOP_113_2 feedforward_Pipeline_VITIS_LOOP_126_3 feedforward_Pipeline_VITIS_LOOP_141_5 feedforward_Pipeline_VITIS_LOOP_147_6 feedforward_Pipeline_VITIS_LOOP_156_7 feedforward_Pipeline_VITIS_LOOP_163_8 feedforward
INFO-FLOW: Configuring Module : feedforward_Pipeline_VITIS_LOOP_103_1 ...
Execute       set_default_model feedforward_Pipeline_VITIS_LOOP_103_1 
Execute       apply_spec_resource_limit feedforward_Pipeline_VITIS_LOOP_103_1 
INFO-FLOW: Configuring Module : feedforward_Pipeline_VITIS_LOOP_113_2 ...
Execute       set_default_model feedforward_Pipeline_VITIS_LOOP_113_2 
Execute       apply_spec_resource_limit feedforward_Pipeline_VITIS_LOOP_113_2 
INFO-FLOW: Configuring Module : feedforward_Pipeline_VITIS_LOOP_126_3 ...
Execute       set_default_model feedforward_Pipeline_VITIS_LOOP_126_3 
Execute       apply_spec_resource_limit feedforward_Pipeline_VITIS_LOOP_126_3 
INFO-FLOW: Configuring Module : feedforward_Pipeline_VITIS_LOOP_141_5 ...
Execute       set_default_model feedforward_Pipeline_VITIS_LOOP_141_5 
Execute       apply_spec_resource_limit feedforward_Pipeline_VITIS_LOOP_141_5 
INFO-FLOW: Configuring Module : feedforward_Pipeline_VITIS_LOOP_147_6 ...
Execute       set_default_model feedforward_Pipeline_VITIS_LOOP_147_6 
Execute       apply_spec_resource_limit feedforward_Pipeline_VITIS_LOOP_147_6 
INFO-FLOW: Configuring Module : feedforward_Pipeline_VITIS_LOOP_156_7 ...
Execute       set_default_model feedforward_Pipeline_VITIS_LOOP_156_7 
Execute       apply_spec_resource_limit feedforward_Pipeline_VITIS_LOOP_156_7 
INFO-FLOW: Configuring Module : feedforward_Pipeline_VITIS_LOOP_163_8 ...
Execute       set_default_model feedforward_Pipeline_VITIS_LOOP_163_8 
Execute       apply_spec_resource_limit feedforward_Pipeline_VITIS_LOOP_163_8 
INFO-FLOW: Configuring Module : feedforward ...
Execute       set_default_model feedforward 
Execute       apply_spec_resource_limit feedforward 
INFO-FLOW: Model list for preprocess: feedforward_Pipeline_VITIS_LOOP_103_1 feedforward_Pipeline_VITIS_LOOP_113_2 feedforward_Pipeline_VITIS_LOOP_126_3 feedforward_Pipeline_VITIS_LOOP_141_5 feedforward_Pipeline_VITIS_LOOP_147_6 feedforward_Pipeline_VITIS_LOOP_156_7 feedforward_Pipeline_VITIS_LOOP_163_8 feedforward
INFO-FLOW: Preprocessing Module: feedforward_Pipeline_VITIS_LOOP_103_1 ...
Execute       set_default_model feedforward_Pipeline_VITIS_LOOP_103_1 
Execute       cdfg_preprocess -model feedforward_Pipeline_VITIS_LOOP_103_1 
Command       cdfg_preprocess done; 0.348 sec.
Execute       rtl_gen_preprocess feedforward_Pipeline_VITIS_LOOP_103_1 
INFO-FLOW: Preprocessing Module: feedforward_Pipeline_VITIS_LOOP_113_2 ...
Execute       set_default_model feedforward_Pipeline_VITIS_LOOP_113_2 
Execute       cdfg_preprocess -model feedforward_Pipeline_VITIS_LOOP_113_2 
Execute       rtl_gen_preprocess feedforward_Pipeline_VITIS_LOOP_113_2 
INFO-FLOW: Preprocessing Module: feedforward_Pipeline_VITIS_LOOP_126_3 ...
Execute       set_default_model feedforward_Pipeline_VITIS_LOOP_126_3 
Execute       cdfg_preprocess -model feedforward_Pipeline_VITIS_LOOP_126_3 
Execute       rtl_gen_preprocess feedforward_Pipeline_VITIS_LOOP_126_3 
INFO-FLOW: Preprocessing Module: feedforward_Pipeline_VITIS_LOOP_141_5 ...
Execute       set_default_model feedforward_Pipeline_VITIS_LOOP_141_5 
Execute       cdfg_preprocess -model feedforward_Pipeline_VITIS_LOOP_141_5 
Execute       rtl_gen_preprocess feedforward_Pipeline_VITIS_LOOP_141_5 
INFO-FLOW: Preprocessing Module: feedforward_Pipeline_VITIS_LOOP_147_6 ...
Execute       set_default_model feedforward_Pipeline_VITIS_LOOP_147_6 
Execute       cdfg_preprocess -model feedforward_Pipeline_VITIS_LOOP_147_6 
Execute       rtl_gen_preprocess feedforward_Pipeline_VITIS_LOOP_147_6 
INFO-FLOW: Preprocessing Module: feedforward_Pipeline_VITIS_LOOP_156_7 ...
Execute       set_default_model feedforward_Pipeline_VITIS_LOOP_156_7 
Execute       cdfg_preprocess -model feedforward_Pipeline_VITIS_LOOP_156_7 
Execute       rtl_gen_preprocess feedforward_Pipeline_VITIS_LOOP_156_7 
INFO-FLOW: Preprocessing Module: feedforward_Pipeline_VITIS_LOOP_163_8 ...
Execute       set_default_model feedforward_Pipeline_VITIS_LOOP_163_8 
Execute       cdfg_preprocess -model feedforward_Pipeline_VITIS_LOOP_163_8 
Execute       rtl_gen_preprocess feedforward_Pipeline_VITIS_LOOP_163_8 
INFO-FLOW: Preprocessing Module: feedforward ...
Execute       set_default_model feedforward 
Execute       cdfg_preprocess -model feedforward 
Command       cdfg_preprocess done; 0.111 sec.
Execute       rtl_gen_preprocess feedforward 
INFO-FLOW: Model list for synthesis: feedforward_Pipeline_VITIS_LOOP_103_1 feedforward_Pipeline_VITIS_LOOP_113_2 feedforward_Pipeline_VITIS_LOOP_126_3 feedforward_Pipeline_VITIS_LOOP_141_5 feedforward_Pipeline_VITIS_LOOP_147_6 feedforward_Pipeline_VITIS_LOOP_156_7 feedforward_Pipeline_VITIS_LOOP_163_8 feedforward
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'feedforward_Pipeline_VITIS_LOOP_103_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model feedforward_Pipeline_VITIS_LOOP_103_1 
Execute       schedule -model feedforward_Pipeline_VITIS_LOOP_103_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_103_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_103_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.711 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.521 seconds; current allocated memory: 458.395 MB.
Execute       syn_report -verbosereport -o C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_103_1.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_103_1.sched.adb -f 
Command       db_write done; 0.147 sec.
INFO-FLOW: Finish scheduling feedforward_Pipeline_VITIS_LOOP_103_1.
Execute       set_default_model feedforward_Pipeline_VITIS_LOOP_103_1 
Execute       bind -model feedforward_Pipeline_VITIS_LOOP_103_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.271 seconds; current allocated memory: 459.594 MB.
Execute       syn_report -verbosereport -o C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_103_1.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_103_1.bind.adb -f 
Command       db_write done; 0.165 sec.
INFO-FLOW: Finish binding feedforward_Pipeline_VITIS_LOOP_103_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'feedforward_Pipeline_VITIS_LOOP_113_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model feedforward_Pipeline_VITIS_LOOP_113_2 
Execute       schedule -model feedforward_Pipeline_VITIS_LOOP_113_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_113_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_113_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.267 seconds; current allocated memory: 459.820 MB.
Execute       syn_report -verbosereport -o C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_113_2.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_113_2.sched.adb -f 
INFO-FLOW: Finish scheduling feedforward_Pipeline_VITIS_LOOP_113_2.
Execute       set_default_model feedforward_Pipeline_VITIS_LOOP_113_2 
Execute       bind -model feedforward_Pipeline_VITIS_LOOP_113_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.047 seconds; current allocated memory: 459.859 MB.
Execute       syn_report -verbosereport -o C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_113_2.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_113_2.bind.adb -f 
INFO-FLOW: Finish binding feedforward_Pipeline_VITIS_LOOP_113_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'feedforward_Pipeline_VITIS_LOOP_126_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model feedforward_Pipeline_VITIS_LOOP_126_3 
Execute       schedule -model feedforward_Pipeline_VITIS_LOOP_126_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_126_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_126_3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.237 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.269 seconds; current allocated memory: 464.164 MB.
Execute       syn_report -verbosereport -o C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_126_3.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_126_3.sched.adb -f 
INFO-FLOW: Finish scheduling feedforward_Pipeline_VITIS_LOOP_126_3.
Execute       set_default_model feedforward_Pipeline_VITIS_LOOP_126_3 
Execute       bind -model feedforward_Pipeline_VITIS_LOOP_126_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.155 seconds; current allocated memory: 480.168 MB.
Execute       syn_report -verbosereport -o C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_126_3.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_126_3.bind.adb -f 
INFO-FLOW: Finish binding feedforward_Pipeline_VITIS_LOOP_126_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'feedforward_Pipeline_VITIS_LOOP_141_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model feedforward_Pipeline_VITIS_LOOP_141_5 
Execute       schedule -model feedforward_Pipeline_VITIS_LOOP_141_5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_141_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_141_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.166 seconds; current allocated memory: 480.168 MB.
Execute       syn_report -verbosereport -o C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_141_5.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_141_5.sched.adb -f 
INFO-FLOW: Finish scheduling feedforward_Pipeline_VITIS_LOOP_141_5.
Execute       set_default_model feedforward_Pipeline_VITIS_LOOP_141_5 
Execute       bind -model feedforward_Pipeline_VITIS_LOOP_141_5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.054 seconds; current allocated memory: 480.168 MB.
Execute       syn_report -verbosereport -o C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_141_5.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_141_5.bind.adb -f 
INFO-FLOW: Finish binding feedforward_Pipeline_VITIS_LOOP_141_5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'feedforward_Pipeline_VITIS_LOOP_147_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model feedforward_Pipeline_VITIS_LOOP_147_6 
Execute       schedule -model feedforward_Pipeline_VITIS_LOOP_147_6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_147_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_147_6'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.253 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.566 seconds; current allocated memory: 480.168 MB.
Execute       syn_report -verbosereport -o C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_147_6.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_147_6.sched.adb -f 
INFO-FLOW: Finish scheduling feedforward_Pipeline_VITIS_LOOP_147_6.
Execute       set_default_model feedforward_Pipeline_VITIS_LOOP_147_6 
Execute       bind -model feedforward_Pipeline_VITIS_LOOP_147_6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 493.516 MB.
Execute       syn_report -verbosereport -o C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_147_6.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_147_6.bind.adb -f 
INFO-FLOW: Finish binding feedforward_Pipeline_VITIS_LOOP_147_6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'feedforward_Pipeline_VITIS_LOOP_156_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model feedforward_Pipeline_VITIS_LOOP_156_7 
Execute       schedule -model feedforward_Pipeline_VITIS_LOOP_156_7 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_156_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_156_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.169 seconds; current allocated memory: 493.516 MB.
Execute       syn_report -verbosereport -o C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_156_7.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_156_7.sched.adb -f 
INFO-FLOW: Finish scheduling feedforward_Pipeline_VITIS_LOOP_156_7.
Execute       set_default_model feedforward_Pipeline_VITIS_LOOP_156_7 
Execute       bind -model feedforward_Pipeline_VITIS_LOOP_156_7 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.048 seconds; current allocated memory: 493.516 MB.
Execute       syn_report -verbosereport -o C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_156_7.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_156_7.bind.adb -f 
INFO-FLOW: Finish binding feedforward_Pipeline_VITIS_LOOP_156_7.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'feedforward_Pipeline_VITIS_LOOP_163_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model feedforward_Pipeline_VITIS_LOOP_163_8 
Execute       schedule -model feedforward_Pipeline_VITIS_LOOP_163_8 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_163_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_163_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.067 seconds; current allocated memory: 493.516 MB.
Execute       syn_report -verbosereport -o C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_163_8.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_163_8.sched.adb -f 
INFO-FLOW: Finish scheduling feedforward_Pipeline_VITIS_LOOP_163_8.
Execute       set_default_model feedforward_Pipeline_VITIS_LOOP_163_8 
Execute       bind -model feedforward_Pipeline_VITIS_LOOP_163_8 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.051 seconds; current allocated memory: 493.516 MB.
Execute       syn_report -verbosereport -o C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_163_8.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_163_8.bind.adb -f 
INFO-FLOW: Finish binding feedforward_Pipeline_VITIS_LOOP_163_8.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'feedforward' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model feedforward 
Execute       schedule -model feedforward 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_51_1': contains subloop(s) that are not unrolled or flattened.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_51_1': contains subloop(s) that are not unrolled or flattened.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_51_1': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.745 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.777 seconds; current allocated memory: 498.695 MB.
Execute       syn_report -verbosereport -o C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward.sched.adb -f 
Command       db_write done; 0.149 sec.
INFO-FLOW: Finish scheduling feedforward.
Execute       set_default_model feedforward 
Execute       bind -model feedforward 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.364 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.567 seconds; current allocated memory: 501.160 MB.
Execute       syn_report -verbosereport -o C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward.bind.adb -f 
Command       db_write done; 0.215 sec.
INFO-FLOW: Finish binding feedforward.
Execute       get_model_list feedforward -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess feedforward_Pipeline_VITIS_LOOP_103_1 
Execute       rtl_gen_preprocess feedforward_Pipeline_VITIS_LOOP_113_2 
Execute       rtl_gen_preprocess feedforward_Pipeline_VITIS_LOOP_126_3 
Execute       rtl_gen_preprocess feedforward_Pipeline_VITIS_LOOP_141_5 
Execute       rtl_gen_preprocess feedforward_Pipeline_VITIS_LOOP_147_6 
Execute       rtl_gen_preprocess feedforward_Pipeline_VITIS_LOOP_156_7 
Execute       rtl_gen_preprocess feedforward_Pipeline_VITIS_LOOP_163_8 
Execute       rtl_gen_preprocess feedforward 
INFO-FLOW: Model list for RTL generation: feedforward_Pipeline_VITIS_LOOP_103_1 feedforward_Pipeline_VITIS_LOOP_113_2 feedforward_Pipeline_VITIS_LOOP_126_3 feedforward_Pipeline_VITIS_LOOP_141_5 feedforward_Pipeline_VITIS_LOOP_147_6 feedforward_Pipeline_VITIS_LOOP_156_7 feedforward_Pipeline_VITIS_LOOP_163_8 feedforward
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'feedforward_Pipeline_VITIS_LOOP_103_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model feedforward_Pipeline_VITIS_LOOP_103_1 -top_prefix feedforward_ -sub_prefix feedforward_ -mg_file C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_103_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'feedforward_Pipeline_VITIS_LOOP_103_1' pipeline 'VITIS_LOOP_103_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'feedforward_Pipeline_VITIS_LOOP_103_1' is 8192 from HDL expression: ((ap_loop_exit_ready == 1'b1) & (icmp_ln103_fu_3918_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_01001_grp1) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'feedforward_Pipeline_VITIS_LOOP_103_1'.
Command       create_rtl_model done; 0.305 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.653 seconds; current allocated memory: 510.848 MB.
Execute       source C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward.rtl_wrap.cfg.tcl 
Execute       gen_rtl feedforward_Pipeline_VITIS_LOOP_103_1 -style xilinx -f -lang vhdl -o C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/syn/vhdl/feedforward_feedforward_Pipeline_VITIS_LOOP_103_1 
Execute       gen_rtl feedforward_Pipeline_VITIS_LOOP_103_1 -style xilinx -f -lang vlog -o C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/syn/verilog/feedforward_feedforward_Pipeline_VITIS_LOOP_103_1 
Execute       syn_report -csynth -model feedforward_Pipeline_VITIS_LOOP_103_1 -o C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/syn/report/feedforward_Pipeline_VITIS_LOOP_103_1_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model feedforward_Pipeline_VITIS_LOOP_103_1 -o C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/syn/report/feedforward_Pipeline_VITIS_LOOP_103_1_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model feedforward_Pipeline_VITIS_LOOP_103_1 -o C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_103_1.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model feedforward_Pipeline_VITIS_LOOP_103_1 -f -o C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_103_1.adb 
Command       db_write done; 0.187 sec.
Execute       db_write -model feedforward_Pipeline_VITIS_LOOP_103_1 -bindview -o C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info feedforward_Pipeline_VITIS_LOOP_103_1 -p C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db -o C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_103_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'feedforward_Pipeline_VITIS_LOOP_113_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model feedforward_Pipeline_VITIS_LOOP_113_2 -top_prefix feedforward_ -sub_prefix feedforward_ -mg_file C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_113_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'feedforward_Pipeline_VITIS_LOOP_113_2' pipeline 'VITIS_LOOP_113_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'feedforward_Pipeline_VITIS_LOOP_113_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.06 seconds; current allocated memory: 532.738 MB.
Execute       source C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward.rtl_wrap.cfg.tcl 
Execute       gen_rtl feedforward_Pipeline_VITIS_LOOP_113_2 -style xilinx -f -lang vhdl -o C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/syn/vhdl/feedforward_feedforward_Pipeline_VITIS_LOOP_113_2 
Execute       gen_rtl feedforward_Pipeline_VITIS_LOOP_113_2 -style xilinx -f -lang vlog -o C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/syn/verilog/feedforward_feedforward_Pipeline_VITIS_LOOP_113_2 
Execute       syn_report -csynth -model feedforward_Pipeline_VITIS_LOOP_113_2 -o C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/syn/report/feedforward_Pipeline_VITIS_LOOP_113_2_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model feedforward_Pipeline_VITIS_LOOP_113_2 -o C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/syn/report/feedforward_Pipeline_VITIS_LOOP_113_2_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model feedforward_Pipeline_VITIS_LOOP_113_2 -o C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_113_2.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model feedforward_Pipeline_VITIS_LOOP_113_2 -f -o C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_113_2.adb 
Execute       db_write -model feedforward_Pipeline_VITIS_LOOP_113_2 -bindview -o C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info feedforward_Pipeline_VITIS_LOOP_113_2 -p C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db -o C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_113_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'feedforward_Pipeline_VITIS_LOOP_126_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model feedforward_Pipeline_VITIS_LOOP_126_3 -top_prefix feedforward_ -sub_prefix feedforward_ -mg_file C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_126_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'feedforward_Pipeline_VITIS_LOOP_126_3' pipeline 'VITIS_LOOP_126_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'feedforward_Pipeline_VITIS_LOOP_126_3'.
Command       create_rtl_model done; 0.109 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.208 seconds; current allocated memory: 532.738 MB.
Execute       source C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward.rtl_wrap.cfg.tcl 
Execute       gen_rtl feedforward_Pipeline_VITIS_LOOP_126_3 -style xilinx -f -lang vhdl -o C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/syn/vhdl/feedforward_feedforward_Pipeline_VITIS_LOOP_126_3 
Execute       gen_rtl feedforward_Pipeline_VITIS_LOOP_126_3 -style xilinx -f -lang vlog -o C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/syn/verilog/feedforward_feedforward_Pipeline_VITIS_LOOP_126_3 
Execute       syn_report -csynth -model feedforward_Pipeline_VITIS_LOOP_126_3 -o C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/syn/report/feedforward_Pipeline_VITIS_LOOP_126_3_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model feedforward_Pipeline_VITIS_LOOP_126_3 -o C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/syn/report/feedforward_Pipeline_VITIS_LOOP_126_3_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model feedforward_Pipeline_VITIS_LOOP_126_3 -o C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_126_3.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model feedforward_Pipeline_VITIS_LOOP_126_3 -f -o C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_126_3.adb 
Execute       db_write -model feedforward_Pipeline_VITIS_LOOP_126_3 -bindview -o C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info feedforward_Pipeline_VITIS_LOOP_126_3 -p C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db -o C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_126_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'feedforward_Pipeline_VITIS_LOOP_141_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model feedforward_Pipeline_VITIS_LOOP_141_5 -top_prefix feedforward_ -sub_prefix feedforward_ -mg_file C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_141_5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'feedforward_Pipeline_VITIS_LOOP_141_5' pipeline 'VITIS_LOOP_141_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'feedforward_Pipeline_VITIS_LOOP_141_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.574 seconds; current allocated memory: 543.648 MB.
Execute       source C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward.rtl_wrap.cfg.tcl 
Execute       gen_rtl feedforward_Pipeline_VITIS_LOOP_141_5 -style xilinx -f -lang vhdl -o C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/syn/vhdl/feedforward_feedforward_Pipeline_VITIS_LOOP_141_5 
Execute       gen_rtl feedforward_Pipeline_VITIS_LOOP_141_5 -style xilinx -f -lang vlog -o C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/syn/verilog/feedforward_feedforward_Pipeline_VITIS_LOOP_141_5 
Execute       syn_report -csynth -model feedforward_Pipeline_VITIS_LOOP_141_5 -o C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/syn/report/feedforward_Pipeline_VITIS_LOOP_141_5_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model feedforward_Pipeline_VITIS_LOOP_141_5 -o C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/syn/report/feedforward_Pipeline_VITIS_LOOP_141_5_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model feedforward_Pipeline_VITIS_LOOP_141_5 -o C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_141_5.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model feedforward_Pipeline_VITIS_LOOP_141_5 -f -o C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_141_5.adb 
Execute       db_write -model feedforward_Pipeline_VITIS_LOOP_141_5 -bindview -o C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info feedforward_Pipeline_VITIS_LOOP_141_5 -p C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db -o C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_141_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'feedforward_Pipeline_VITIS_LOOP_147_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model feedforward_Pipeline_VITIS_LOOP_147_6 -top_prefix feedforward_ -sub_prefix feedforward_ -mg_file C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_147_6.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'feedforward_Pipeline_VITIS_LOOP_147_6' pipeline 'VITIS_LOOP_147_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'feedforward_Pipeline_VITIS_LOOP_147_6'.
Command       create_rtl_model done; 0.182 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.296 seconds; current allocated memory: 545.992 MB.
Execute       source C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward.rtl_wrap.cfg.tcl 
Execute       gen_rtl feedforward_Pipeline_VITIS_LOOP_147_6 -style xilinx -f -lang vhdl -o C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/syn/vhdl/feedforward_feedforward_Pipeline_VITIS_LOOP_147_6 
Execute       gen_rtl feedforward_Pipeline_VITIS_LOOP_147_6 -style xilinx -f -lang vlog -o C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/syn/verilog/feedforward_feedforward_Pipeline_VITIS_LOOP_147_6 
Execute       syn_report -csynth -model feedforward_Pipeline_VITIS_LOOP_147_6 -o C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/syn/report/feedforward_Pipeline_VITIS_LOOP_147_6_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model feedforward_Pipeline_VITIS_LOOP_147_6 -o C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/syn/report/feedforward_Pipeline_VITIS_LOOP_147_6_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model feedforward_Pipeline_VITIS_LOOP_147_6 -o C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_147_6.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model feedforward_Pipeline_VITIS_LOOP_147_6 -f -o C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_147_6.adb 
Command       db_write done; 0.105 sec.
Execute       db_write -model feedforward_Pipeline_VITIS_LOOP_147_6 -bindview -o C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info feedforward_Pipeline_VITIS_LOOP_147_6 -p C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db -o C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_147_6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'feedforward_Pipeline_VITIS_LOOP_156_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model feedforward_Pipeline_VITIS_LOOP_156_7 -top_prefix feedforward_ -sub_prefix feedforward_ -mg_file C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_156_7.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'feedforward_Pipeline_VITIS_LOOP_156_7' pipeline 'VITIS_LOOP_156_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'feedforward_Pipeline_VITIS_LOOP_156_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.654 seconds; current allocated memory: 557.504 MB.
Execute       source C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward.rtl_wrap.cfg.tcl 
Execute       gen_rtl feedforward_Pipeline_VITIS_LOOP_156_7 -style xilinx -f -lang vhdl -o C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/syn/vhdl/feedforward_feedforward_Pipeline_VITIS_LOOP_156_7 
Execute       gen_rtl feedforward_Pipeline_VITIS_LOOP_156_7 -style xilinx -f -lang vlog -o C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/syn/verilog/feedforward_feedforward_Pipeline_VITIS_LOOP_156_7 
Execute       syn_report -csynth -model feedforward_Pipeline_VITIS_LOOP_156_7 -o C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/syn/report/feedforward_Pipeline_VITIS_LOOP_156_7_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model feedforward_Pipeline_VITIS_LOOP_156_7 -o C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/syn/report/feedforward_Pipeline_VITIS_LOOP_156_7_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model feedforward_Pipeline_VITIS_LOOP_156_7 -o C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_156_7.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model feedforward_Pipeline_VITIS_LOOP_156_7 -f -o C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_156_7.adb 
Execute       db_write -model feedforward_Pipeline_VITIS_LOOP_156_7 -bindview -o C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info feedforward_Pipeline_VITIS_LOOP_156_7 -p C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db -o C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_156_7 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'feedforward_Pipeline_VITIS_LOOP_163_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model feedforward_Pipeline_VITIS_LOOP_163_8 -top_prefix feedforward_ -sub_prefix feedforward_ -mg_file C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_163_8.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'feedforward_Pipeline_VITIS_LOOP_163_8' pipeline 'VITIS_LOOP_163_8' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'feedforward_Pipeline_VITIS_LOOP_163_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 557.504 MB.
Execute       source C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward.rtl_wrap.cfg.tcl 
Execute       gen_rtl feedforward_Pipeline_VITIS_LOOP_163_8 -style xilinx -f -lang vhdl -o C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/syn/vhdl/feedforward_feedforward_Pipeline_VITIS_LOOP_163_8 
Execute       gen_rtl feedforward_Pipeline_VITIS_LOOP_163_8 -style xilinx -f -lang vlog -o C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/syn/verilog/feedforward_feedforward_Pipeline_VITIS_LOOP_163_8 
Execute       syn_report -csynth -model feedforward_Pipeline_VITIS_LOOP_163_8 -o C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/syn/report/feedforward_Pipeline_VITIS_LOOP_163_8_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model feedforward_Pipeline_VITIS_LOOP_163_8 -o C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/syn/report/feedforward_Pipeline_VITIS_LOOP_163_8_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model feedforward_Pipeline_VITIS_LOOP_163_8 -o C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_163_8.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model feedforward_Pipeline_VITIS_LOOP_163_8 -f -o C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_163_8.adb 
Execute       db_write -model feedforward_Pipeline_VITIS_LOOP_163_8 -bindview -o C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info feedforward_Pipeline_VITIS_LOOP_163_8 -p C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db -o C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_163_8 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'feedforward' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model feedforward -top_prefix  -sub_prefix feedforward_ -mg_file C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'feedforward/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'feedforward/input_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'feedforward/input_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'feedforward/input_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'feedforward/input_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'feedforward/output_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'feedforward/output_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'feedforward/output_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'feedforward/output_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'feedforward/W1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'feedforward/W2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'feedforward/W3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'feedforward/X_size' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'feedforward/rowsW1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'feedforward/colsW1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'feedforward/rowsW2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'feedforward/colsW2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'feedforward/rowsW3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'feedforward/colsW3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'feedforward' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'W1', 'W2', 'W3', 'X_size', 'rowsW1', 'colsW1', 'rowsW2', 'colsW2', 'rowsW3', 'colsW3' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'sparsemux_257_7_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_513_8_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'feedforward'.
INFO: [RTMG 210-278] Implementing memory 'feedforward_layer1_activations_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'feedforward_layer2_activations_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'feedforward_layer3_activations_RAM_AUTO_1R1W' using auto RAMs.
Command       create_rtl_model done; 0.865 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.947 seconds; current allocated memory: 574.523 MB.
Execute       source C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward.rtl_wrap.cfg.tcl 
Execute       gen_rtl feedforward -istop -style xilinx -f -lang vhdl -o C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/syn/vhdl/feedforward 
Execute       gen_rtl feedforward -istop -style xilinx -f -lang vlog -o C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/syn/verilog/feedforward 
Execute       syn_report -csynth -model feedforward -o C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/syn/report/feedforward_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model feedforward -o C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/syn/report/feedforward_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model feedforward -o C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model feedforward -f -o C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward.adb 
Command       db_write done; 0.236 sec.
Execute       db_write -model feedforward -bindview -o C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info feedforward -p C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db -o C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward 
Execute       export_constraint_db -f -tool general -o C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward.constraint.tcl 
Execute       syn_report -designview -model feedforward -o C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward.design.xml 
Execute       syn_report -csynthDesign -model feedforward -o C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/syn/report/csynth.rpt -MHOut C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/kernel_module_hierarchy.tcl 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -wcfg -model feedforward -o C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model feedforward -o C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward.protoinst 
Execute       sc_get_clocks feedforward 
Execute       sc_get_portdomain feedforward 
INFO-FLOW: Model list for RTL component generation: feedforward_Pipeline_VITIS_LOOP_103_1 feedforward_Pipeline_VITIS_LOOP_113_2 feedforward_Pipeline_VITIS_LOOP_126_3 feedforward_Pipeline_VITIS_LOOP_141_5 feedforward_Pipeline_VITIS_LOOP_147_6 feedforward_Pipeline_VITIS_LOOP_156_7 feedforward_Pipeline_VITIS_LOOP_163_8 feedforward
INFO-FLOW: Handling components in module [feedforward_Pipeline_VITIS_LOOP_103_1] ... 
Execute       source C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_103_1.compgen.tcl 
INFO-FLOW: Found component feedforward_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model feedforward_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [feedforward_Pipeline_VITIS_LOOP_113_2] ... 
Execute       source C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_113_2.compgen.tcl 
INFO-FLOW: Found component feedforward_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model feedforward_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [feedforward_Pipeline_VITIS_LOOP_126_3] ... 
Execute       source C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_126_3.compgen.tcl 
INFO-FLOW: Found component feedforward_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model feedforward_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [feedforward_Pipeline_VITIS_LOOP_141_5] ... 
Execute       source C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_141_5.compgen.tcl 
INFO-FLOW: Found component feedforward_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model feedforward_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [feedforward_Pipeline_VITIS_LOOP_147_6] ... 
Execute       source C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_147_6.compgen.tcl 
INFO-FLOW: Found component feedforward_sparsemux_9_2_32_1_1.
INFO-FLOW: Append model feedforward_sparsemux_9_2_32_1_1
INFO-FLOW: Found component feedforward_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model feedforward_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [feedforward_Pipeline_VITIS_LOOP_156_7] ... 
Execute       source C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_156_7.compgen.tcl 
INFO-FLOW: Found component feedforward_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model feedforward_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [feedforward_Pipeline_VITIS_LOOP_163_8] ... 
Execute       source C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_163_8.compgen.tcl 
INFO-FLOW: Found component feedforward_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model feedforward_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [feedforward] ... 
Execute       source C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward.compgen.tcl 
INFO-FLOW: Found component feedforward_sparsemux_513_8_32_1_1.
INFO-FLOW: Append model feedforward_sparsemux_513_8_32_1_1
INFO-FLOW: Found component feedforward_sparsemux_257_7_32_1_1.
INFO-FLOW: Append model feedforward_sparsemux_257_7_32_1_1
INFO-FLOW: Found component feedforward_layer1_activations_RAM_AUTO_1R1W.
INFO-FLOW: Append model feedforward_layer1_activations_RAM_AUTO_1R1W
INFO-FLOW: Found component feedforward_layer2_activations_RAM_AUTO_1R1W.
INFO-FLOW: Append model feedforward_layer2_activations_RAM_AUTO_1R1W
INFO-FLOW: Found component feedforward_layer3_activations_RAM_AUTO_1R1W.
INFO-FLOW: Append model feedforward_layer3_activations_RAM_AUTO_1R1W
INFO-FLOW: Found component feedforward_gmem_m_axi.
INFO-FLOW: Append model feedforward_gmem_m_axi
INFO-FLOW: Found component feedforward_control_s_axi.
INFO-FLOW: Append model feedforward_control_s_axi
INFO-FLOW: Found component feedforward_regslice_both.
INFO-FLOW: Append model feedforward_regslice_both
INFO-FLOW: Found component feedforward_regslice_both.
INFO-FLOW: Append model feedforward_regslice_both
INFO-FLOW: Found component feedforward_regslice_both.
INFO-FLOW: Append model feedforward_regslice_both
INFO-FLOW: Found component feedforward_regslice_both.
INFO-FLOW: Append model feedforward_regslice_both
INFO-FLOW: Found component feedforward_regslice_both.
INFO-FLOW: Append model feedforward_regslice_both
INFO-FLOW: Found component feedforward_regslice_both.
INFO-FLOW: Append model feedforward_regslice_both
INFO-FLOW: Found component feedforward_regslice_both.
INFO-FLOW: Append model feedforward_regslice_both
INFO-FLOW: Found component feedforward_regslice_both.
INFO-FLOW: Append model feedforward_regslice_both
INFO-FLOW: Append model feedforward_Pipeline_VITIS_LOOP_103_1
INFO-FLOW: Append model feedforward_Pipeline_VITIS_LOOP_113_2
INFO-FLOW: Append model feedforward_Pipeline_VITIS_LOOP_126_3
INFO-FLOW: Append model feedforward_Pipeline_VITIS_LOOP_141_5
INFO-FLOW: Append model feedforward_Pipeline_VITIS_LOOP_147_6
INFO-FLOW: Append model feedforward_Pipeline_VITIS_LOOP_156_7
INFO-FLOW: Append model feedforward_Pipeline_VITIS_LOOP_163_8
INFO-FLOW: Append model feedforward
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: feedforward_flow_control_loop_pipe_sequential_init feedforward_flow_control_loop_pipe_sequential_init feedforward_flow_control_loop_pipe_sequential_init feedforward_flow_control_loop_pipe_sequential_init feedforward_sparsemux_9_2_32_1_1 feedforward_flow_control_loop_pipe_sequential_init feedforward_flow_control_loop_pipe_sequential_init feedforward_flow_control_loop_pipe_sequential_init feedforward_sparsemux_513_8_32_1_1 feedforward_sparsemux_257_7_32_1_1 feedforward_layer1_activations_RAM_AUTO_1R1W feedforward_layer2_activations_RAM_AUTO_1R1W feedforward_layer3_activations_RAM_AUTO_1R1W feedforward_gmem_m_axi feedforward_control_s_axi feedforward_regslice_both feedforward_regslice_both feedforward_regslice_both feedforward_regslice_both feedforward_regslice_both feedforward_regslice_both feedforward_regslice_both feedforward_regslice_both feedforward_Pipeline_VITIS_LOOP_103_1 feedforward_Pipeline_VITIS_LOOP_113_2 feedforward_Pipeline_VITIS_LOOP_126_3 feedforward_Pipeline_VITIS_LOOP_141_5 feedforward_Pipeline_VITIS_LOOP_147_6 feedforward_Pipeline_VITIS_LOOP_156_7 feedforward_Pipeline_VITIS_LOOP_163_8 feedforward
INFO-FLOW: Generating C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model feedforward_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model feedforward_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model feedforward_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model feedforward_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model feedforward_sparsemux_9_2_32_1_1
INFO-FLOW: To file: write model feedforward_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model feedforward_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model feedforward_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model feedforward_sparsemux_513_8_32_1_1
INFO-FLOW: To file: write model feedforward_sparsemux_257_7_32_1_1
INFO-FLOW: To file: write model feedforward_layer1_activations_RAM_AUTO_1R1W
INFO-FLOW: To file: write model feedforward_layer2_activations_RAM_AUTO_1R1W
INFO-FLOW: To file: write model feedforward_layer3_activations_RAM_AUTO_1R1W
INFO-FLOW: To file: write model feedforward_gmem_m_axi
INFO-FLOW: To file: write model feedforward_control_s_axi
INFO-FLOW: To file: write model feedforward_regslice_both
INFO-FLOW: To file: write model feedforward_regslice_both
INFO-FLOW: To file: write model feedforward_regslice_both
INFO-FLOW: To file: write model feedforward_regslice_both
INFO-FLOW: To file: write model feedforward_regslice_both
INFO-FLOW: To file: write model feedforward_regslice_both
INFO-FLOW: To file: write model feedforward_regslice_both
INFO-FLOW: To file: write model feedforward_regslice_both
INFO-FLOW: To file: write model feedforward_Pipeline_VITIS_LOOP_103_1
INFO-FLOW: To file: write model feedforward_Pipeline_VITIS_LOOP_113_2
INFO-FLOW: To file: write model feedforward_Pipeline_VITIS_LOOP_126_3
INFO-FLOW: To file: write model feedforward_Pipeline_VITIS_LOOP_141_5
INFO-FLOW: To file: write model feedforward_Pipeline_VITIS_LOOP_147_6
INFO-FLOW: To file: write model feedforward_Pipeline_VITIS_LOOP_156_7
INFO-FLOW: To file: write model feedforward_Pipeline_VITIS_LOOP_163_8
INFO-FLOW: To file: write model feedforward
INFO-FLOW: Generating C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/global.setting.tcl
Execute       source K:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute         source K:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source K:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute       source K:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source K:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/global.setting.tcl 
Execute       source K:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source K:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source K:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source K:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source K:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source K:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source K:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source K:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source K:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source K:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source K:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source K:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/vhdl' dstVlogDir='C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/vlog' tclDir='C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db' modelList='feedforward_flow_control_loop_pipe_sequential_init
feedforward_flow_control_loop_pipe_sequential_init
feedforward_flow_control_loop_pipe_sequential_init
feedforward_flow_control_loop_pipe_sequential_init
feedforward_sparsemux_9_2_32_1_1
feedforward_flow_control_loop_pipe_sequential_init
feedforward_flow_control_loop_pipe_sequential_init
feedforward_flow_control_loop_pipe_sequential_init
feedforward_sparsemux_513_8_32_1_1
feedforward_sparsemux_257_7_32_1_1
feedforward_layer1_activations_RAM_AUTO_1R1W
feedforward_layer2_activations_RAM_AUTO_1R1W
feedforward_layer3_activations_RAM_AUTO_1R1W
feedforward_gmem_m_axi
feedforward_control_s_axi
feedforward_regslice_both
feedforward_regslice_both
feedforward_regslice_both
feedforward_regslice_both
feedforward_regslice_both
feedforward_regslice_both
feedforward_regslice_both
feedforward_regslice_both
feedforward_Pipeline_VITIS_LOOP_103_1
feedforward_Pipeline_VITIS_LOOP_113_2
feedforward_Pipeline_VITIS_LOOP_126_3
feedforward_Pipeline_VITIS_LOOP_141_5
feedforward_Pipeline_VITIS_LOOP_147_6
feedforward_Pipeline_VITIS_LOOP_156_7
feedforward_Pipeline_VITIS_LOOP_163_8
feedforward
' expOnly='0'
Execute       source C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/global.setting.tcl 
Execute       source C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/global.setting.tcl 
Execute       source C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_103_1.compgen.tcl 
Execute       source C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_113_2.compgen.tcl 
Execute       source C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_126_3.compgen.tcl 
Execute       source C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_141_5.compgen.tcl 
Execute       source C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_147_6.compgen.tcl 
Execute       source C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_156_7.compgen.tcl 
Execute       source C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_163_8.compgen.tcl 
Execute       source C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward.compgen.tcl 
Execute         source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.333 seconds; current allocated memory: 599.371 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='feedforward_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.2 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='feedforward_flow_control_loop_pipe_sequential_init
feedforward_flow_control_loop_pipe_sequential_init
feedforward_flow_control_loop_pipe_sequential_init
feedforward_flow_control_loop_pipe_sequential_init
feedforward_sparsemux_9_2_32_1_1
feedforward_flow_control_loop_pipe_sequential_init
feedforward_flow_control_loop_pipe_sequential_init
feedforward_flow_control_loop_pipe_sequential_init
feedforward_sparsemux_513_8_32_1_1
feedforward_sparsemux_257_7_32_1_1
feedforward_layer1_activations_RAM_AUTO_1R1W
feedforward_layer2_activations_RAM_AUTO_1R1W
feedforward_layer3_activations_RAM_AUTO_1R1W
feedforward_gmem_m_axi
feedforward_control_s_axi
feedforward_regslice_both
feedforward_regslice_both
feedforward_regslice_both
feedforward_regslice_both
feedforward_regslice_both
feedforward_regslice_both
feedforward_regslice_both
feedforward_regslice_both
feedforward_Pipeline_VITIS_LOOP_103_1
feedforward_Pipeline_VITIS_LOOP_113_2
feedforward_Pipeline_VITIS_LOOP_126_3
feedforward_Pipeline_VITIS_LOOP_141_5
feedforward_Pipeline_VITIS_LOOP_147_6
feedforward_Pipeline_VITIS_LOOP_156_7
feedforward_Pipeline_VITIS_LOOP_163_8
feedforward
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/global.setting.tcl 
Execute       source C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/global.setting.tcl 
Execute       source C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/top-io-be.tcl 
Execute       source C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward.tbgen.tcl 
Execute       source C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward.compgen.dataonly.tcl 
Execute       source C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward.compgen.dataonly.tcl 
Execute       source C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward.rtl_wrap.cfg.tcl 
Execute       source C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward.compgen.dataonly.tcl 
Execute       source C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_103_1.tbgen.tcl 
Execute       source C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_113_2.tbgen.tcl 
Execute       source C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_126_3.tbgen.tcl 
Execute       source C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_141_5.tbgen.tcl 
Execute       source C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_147_6.tbgen.tcl 
Execute       source C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_156_7.tbgen.tcl 
Execute       source C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward_Pipeline_VITIS_LOOP_163_8.tbgen.tcl 
Execute       source C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward.tbgen.tcl 
Execute       source C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/feedforward.constraint.tcl 
Execute       sc_get_clocks feedforward 
Execute       source C:/ECEN529/bnn_final/bnn_hls/bnn_hls/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME control_s_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE s_axilite STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }}} cache_nodes {} report_dict {TOPINST feedforward MODULE2INSTS {feedforward feedforward feedforward_Pipeline_VITIS_LOOP_103_1 grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376 feedforward_Pipeline_VITIS_LOOP_113_2 grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646 feedforward_Pipeline_VITIS_LOOP_126_3 grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654 feedforward_Pipeline_VITIS_LOOP_141_5 grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789 feedforward_Pipeline_VITIS_LOOP_147_6 grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799 feedforward_Pipeline_VITIS_LOOP_156_7 grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936 feedforward_Pipeline_VITIS_LOOP_163_8 grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943} INST2MODULE {feedforward feedforward grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376 feedforward_Pipeline_VITIS_LOOP_103_1 grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646 feedforward_Pipeline_VITIS_LOOP_113_2 grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654 feedforward_Pipeline_VITIS_LOOP_126_3 grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789 feedforward_Pipeline_VITIS_LOOP_141_5 grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799 feedforward_Pipeline_VITIS_LOOP_147_6 grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936 feedforward_Pipeline_VITIS_LOOP_156_7 grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943 feedforward_Pipeline_VITIS_LOOP_163_8} INSTDATA {feedforward {DEPTH 1 CHILDREN {grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376 grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646 grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654 grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789 grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799 grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936 grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943}} grp_feedforward_Pipeline_VITIS_LOOP_103_1_fu_6376 {DEPTH 2 CHILDREN {}} grp_feedforward_Pipeline_VITIS_LOOP_113_2_fu_6646 {DEPTH 2 CHILDREN {}} grp_feedforward_Pipeline_VITIS_LOOP_126_3_fu_6654 {DEPTH 2 CHILDREN {}} grp_feedforward_Pipeline_VITIS_LOOP_141_5_fu_6789 {DEPTH 2 CHILDREN {}} grp_feedforward_Pipeline_VITIS_LOOP_147_6_fu_6799 {DEPTH 2 CHILDREN {}} grp_feedforward_Pipeline_VITIS_LOOP_156_7_fu_6936 {DEPTH 2 CHILDREN {}} grp_feedforward_Pipeline_VITIS_LOOP_163_8_fu_6943 {DEPTH 2 CHILDREN {}}} MODULEDATA {feedforward_Pipeline_VITIS_LOOP_103_1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln103_fu_3918_p2 SOURCE bnn.cpp:103 VARIABLE icmp_ln103 LOOP VITIS_LOOP_103_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln103_fu_3924_p2 SOURCE bnn.cpp:103 VARIABLE add_ln103 LOOP VITIS_LOOP_103_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME X0_input_256_fu_3943_p2 SOURCE bnn.cpp:32 VARIABLE X0_input_256 LOOP VITIS_LOOP_103_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} feedforward_Pipeline_VITIS_LOOP_113_2 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln113_fu_104_p2 SOURCE bnn.cpp:113 VARIABLE icmp_ln113 LOOP VITIS_LOOP_113_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln116_fu_167_p2 SOURCE bnn.cpp:116 VARIABLE sub_ln116 LOOP VITIS_LOOP_113_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln113_1_fu_144_p2 SOURCE bnn.cpp:113 VARIABLE icmp_ln113_1 LOOP VITIS_LOOP_113_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln116_1_fu_178_p2 SOURCE bnn.cpp:116 VARIABLE sub_ln116_1 LOOP VITIS_LOOP_113_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln113_fu_150_p2 SOURCE bnn.cpp:113 VARIABLE add_ln113 LOOP VITIS_LOOP_113_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} feedforward_Pipeline_VITIS_LOOP_126_3 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln126_fu_2006_p2 SOURCE bnn.cpp:126 VARIABLE icmp_ln126 LOOP VITIS_LOOP_126_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln126_fu_2012_p2 SOURCE bnn.cpp:126 VARIABLE add_ln126 LOOP VITIS_LOOP_126_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln129_fu_2047_p3 SOURCE bnn.cpp:129 VARIABLE select_ln129 LOOP VITIS_LOOP_126_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME layer1_quant_128_fu_2054_p2 SOURCE bnn.cpp:32 VARIABLE layer1_quant_128 LOOP VITIS_LOOP_126_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} feedforward_Pipeline_VITIS_LOOP_141_5 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln141_fu_152_p2 SOURCE bnn.cpp:141 VARIABLE icmp_ln141 LOOP VITIS_LOOP_141_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln144_fu_255_p2 SOURCE bnn.cpp:144 VARIABLE sub_ln144 LOOP VITIS_LOOP_141_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln141_1_fu_194_p2 SOURCE bnn.cpp:141 VARIABLE icmp_ln141_1 LOOP VITIS_LOOP_141_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln144_1_fu_266_p2 SOURCE bnn.cpp:144 VARIABLE sub_ln144_1 LOOP VITIS_LOOP_141_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln141_2_fu_218_p2 SOURCE bnn.cpp:141 VARIABLE icmp_ln141_2 LOOP VITIS_LOOP_141_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln144_2_fu_277_p2 SOURCE bnn.cpp:144 VARIABLE sub_ln144_2 LOOP VITIS_LOOP_141_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln141_3_fu_232_p2 SOURCE bnn.cpp:141 VARIABLE icmp_ln141_3 LOOP VITIS_LOOP_141_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln144_3_fu_288_p2 SOURCE bnn.cpp:144 VARIABLE sub_ln144_3 LOOP VITIS_LOOP_141_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln141_fu_238_p2 SOURCE bnn.cpp:141 VARIABLE add_ln141 LOOP VITIS_LOOP_141_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} feedforward_Pipeline_VITIS_LOOP_147_6 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln147_fu_2050_p2 SOURCE bnn.cpp:147 VARIABLE icmp_ln147 LOOP VITIS_LOOP_147_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_fu_2056_p2 SOURCE bnn.cpp:147 VARIABLE add_ln147 LOOP VITIS_LOOP_147_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_32_1_1_U403 SOURCE bnn.cpp:150 VARIABLE x_assign_2 LOOP VITIS_LOOP_147_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME layer3_quant_128_fu_2116_p2 SOURCE bnn.cpp:32 VARIABLE layer3_quant_128 LOOP VITIS_LOOP_147_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} feedforward_Pipeline_VITIS_LOOP_156_7 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln156_fu_77_p2 SOURCE bnn.cpp:156 VARIABLE icmp_ln156 LOOP VITIS_LOOP_156_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln156_fu_83_p2 SOURCE bnn.cpp:156 VARIABLE add_ln156 LOOP VITIS_LOOP_156_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln159_fu_105_p2 SOURCE bnn.cpp:159 VARIABLE sub_ln159 LOOP VITIS_LOOP_156_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} feedforward_Pipeline_VITIS_LOOP_163_8 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln163_fu_112_p2 SOURCE bnn.cpp:163 VARIABLE icmp_ln163 LOOP VITIS_LOOP_163_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln163_fu_118_p2 SOURCE bnn.cpp:163 VARIABLE add_ln163 LOOP VITIS_LOOP_163_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME temp_last_fu_129_p2 SOURCE bnn.cpp:170 VARIABLE temp_last LOOP VITIS_LOOP_163_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} feedforward {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME layer1_activations_U SOURCE bnn.cpp:110 VARIABLE layer1_activations LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME layer1_activations_2_U SOURCE bnn.cpp:110 VARIABLE layer1_activations_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME layer2_activations_U SOURCE bnn.cpp:132 VARIABLE layer2_activations LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME layer2_activations_4_U SOURCE bnn.cpp:132 VARIABLE layer2_activations_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME layer2_activations_5_U SOURCE bnn.cpp:132 VARIABLE layer2_activations_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME layer2_activations_6_U SOURCE bnn.cpp:132 VARIABLE layer2_activations_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 32 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_2p PRAGMA {} RTLNAME layer3_activations_U SOURCE bnn.cpp:153 VARIABLE layer3_activations LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 128 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln51_fu_7734_p2 SOURCE bnn.cpp:51 VARIABLE icmp_ln51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln51_1_fu_7750_p2 SOURCE bnn.cpp:51 VARIABLE icmp_ln51_1 LOOP VITIS_LOOP_51_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_fu_7755_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51 LOOP VITIS_LOOP_51_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln55_fu_7787_p2 SOURCE bnn.cpp:55 VARIABLE icmp_ln55 LOOP VITIS_LOOP_55_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_fu_7792_p2 SOURCE bnn.cpp:55 VARIABLE add_ln55 LOOP VITIS_LOOP_55_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_513_8_32_1_1_U548 SOURCE bnn.cpp:58 VARIABLE a_assign LOOP VITIS_LOOP_55_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_2_fu_8578_p2 SOURCE bnn.cpp:58 VARIABLE add_ln58_2 LOOP VITIS_LOOP_55_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_fu_8583_p2 SOURCE bnn.cpp:58 VARIABLE add_ln58 LOOP VITIS_LOOP_55_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1_fu_8600_p2 SOURCE bnn.cpp:58 VARIABLE add_ln58_1 LOOP VITIS_LOOP_55_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln21_fu_8635_p2 SOURCE bnn.cpp:21 VARIABLE icmp_ln21 LOOP VITIS_LOOP_55_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME cnt_1_fu_8643_p2 SOURCE bnn.cpp:58 VARIABLE cnt_1 LOOP VITIS_LOOP_55_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln51_2_fu_9161_p2 SOURCE bnn.cpp:51 VARIABLE icmp_ln51_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln51_3_fu_9177_p2 SOURCE bnn.cpp:51 VARIABLE icmp_ln51_3 LOOP VITIS_LOOP_51_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_1_fu_9182_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_1 LOOP VITIS_LOOP_51_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln55_1_fu_9214_p2 SOURCE bnn.cpp:55 VARIABLE icmp_ln55_1 LOOP VITIS_LOOP_55_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_1_fu_9219_p2 SOURCE bnn.cpp:55 VARIABLE add_ln55_1 LOOP VITIS_LOOP_55_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_257_7_32_1_1_U549 SOURCE bnn.cpp:58 VARIABLE a_assign_1 LOOP VITIS_LOOP_55_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_8_fu_9749_p2 SOURCE bnn.cpp:58 VARIABLE add_ln58_8 LOOP VITIS_LOOP_55_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_3_fu_9754_p2 SOURCE bnn.cpp:58 VARIABLE add_ln58_3 LOOP VITIS_LOOP_55_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_4_fu_9767_p2 SOURCE bnn.cpp:58 VARIABLE add_ln58_4 LOOP VITIS_LOOP_55_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln21_1_fu_9804_p2 SOURCE bnn.cpp:21 VARIABLE icmp_ln21_1 LOOP VITIS_LOOP_55_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME cnt_3_fu_9812_p2 SOURCE bnn.cpp:58 VARIABLE cnt_3 LOOP VITIS_LOOP_55_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln51_4_fu_10330_p2 SOURCE bnn.cpp:51 VARIABLE icmp_ln51_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln51_5_fu_10356_p2 SOURCE bnn.cpp:51 VARIABLE icmp_ln51_5 LOOP VITIS_LOOP_51_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_2_fu_10361_p2 SOURCE bnn.cpp:51 VARIABLE add_ln51_2 LOOP VITIS_LOOP_51_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln55_2_fu_10379_p2 SOURCE bnn.cpp:55 VARIABLE icmp_ln55_2 LOOP VITIS_LOOP_55_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_2_fu_10384_p2 SOURCE bnn.cpp:55 VARIABLE add_ln55_2 LOOP VITIS_LOOP_55_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_257_7_32_1_1_U550 SOURCE bnn.cpp:58 VARIABLE a_assign_2 LOOP VITIS_LOOP_55_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_10_fu_10914_p2 SOURCE bnn.cpp:58 VARIABLE add_ln58_10 LOOP VITIS_LOOP_55_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_6_fu_10919_p2 SOURCE bnn.cpp:58 VARIABLE add_ln58_6 LOOP VITIS_LOOP_55_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_7_fu_10932_p2 SOURCE bnn.cpp:58 VARIABLE add_ln58_7 LOOP VITIS_LOOP_55_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln21_2_fu_10966_p2 SOURCE bnn.cpp:21 VARIABLE icmp_ln21_2 LOOP VITIS_LOOP_55_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME cnt_5_fu_10974_p2 SOURCE bnn.cpp:58 VARIABLE cnt_5 LOOP VITIS_LOOP_55_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub102_fu_10980_p2 SOURCE {} VARIABLE sub102 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 16 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.277 seconds; current allocated memory: 605.852 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for feedforward.
INFO: [VLOG 209-307] Generating Verilog RTL for feedforward.
Execute       syn_report -model feedforward -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command     autosyn done; 12.35 sec.
Command   csynth_design done; 40.115 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
