`timescale 1ns/1ps
// Stage files and hazard unit are compiled natively via Vivado workspace.

module pipe #(
	parameter [31:0] RESET = 32'h0000_0000
) (
	input                   clk,
	input                   reset,
	input                   stall,
	output                  exception,
	output [31:0]           pc_out,

	// interface of instruction Memory
	output      [31: 0] inst_mem_address,
	input                   inst_mem_is_valid,
	input       [31: 0] inst_mem_read_data,
	output                  inst_mem_is_ready,

	// interface of Data Memory
	output      [31: 0] dmem_read_address,
	output                  dmem_read_ready,
	input       [31: 0] dmem_read_data_temp,
	input                   dmem_read_valid,
	output      [31: 0] dmem_write_address,
	output                  dmem_write_ready,
	output      [31: 0] dmem_write_data,
	output      [ 3: 0] dmem_write_byte,
	input                   dmem_write_valid
);
    
    // Register File
    reg [31:0] regs [31:1];
    
    // ----------------------------------------------------
    // Wires
    // ----------------------------------------------------
    
    // Hazard Unit Wires
    wire [1:0] forward_a;
    wire [1:0] forward_b;
    wire stall_if_haz;
    wire stall_id_haz;
    wire flush_id_haz;
    wire flush_if_haz;
    
    wire stage_stall_if = stall | stall_if_haz;
    wire stage_stall_id = stall | stall_id_haz;
    
    // IF Wires
    wire [31:0] if_pc_out;
    wire        branch_taken;
    wire [31:0] branch_target;

    assign pc_out = if_pc_out;

    // ID Wires
    wire [31:0] id_pc;
    wire [31:0] id_inst;
    
    wire [31:0] id_immediate;
    wire        id_immediate_sel;
    wire        id_alu;
    wire        id_lui;
    wire        id_jal;
    wire        id_jalr;
    wire        id_branch;
    wire        id_mem_write;
    wire        id_mem_read;
    wire        id_mem_to_reg;
    wire        id_arithsubtype;
    wire [4:0]  id_rs1;
    wire [4:0]  id_rs2;
    wire [4:0]  id_rd;
    wire [2:0]  id_alu_op;
    wire        id_illegal_inst;
    
    wire [31:0] id_reg_rdata1;
    wire [31:0] id_reg_rdata2;

    // EX Wires
    wire [31:0] ex_pc;
    wire [31:0] ex_immediate;
    wire [31:0] ex_reg_rdata1;
    wire [31:0] ex_reg_rdata2;
    wire [4:0]  ex_rs1;
    wire [4:0]  ex_rs2;
    wire [4:0]  ex_rd;
    wire [2:0]  ex_alu_op;
    wire        ex_immediate_sel;
    wire        ex_alu;
    wire        ex_lui;
    wire        ex_jal;
    wire        ex_jalr;
    wire        ex_branch;
    wire        ex_mem_write;
    wire        ex_mem_read;
    wire        ex_mem_to_reg;
    wire        ex_arithsubtype;
    wire        ex_illegal_inst;
    
    // Internal EX -> EX/MEM Reg
    wire [31:0] ex_result_calc;
    wire [31:0] ex_write_data_calc;

    // MEM Wires
    wire [31:0] mem_ex_result;
    wire [31:0] mem_write_data;
    wire [4:0]  mem_rd;
    wire [2:0]  mem_alu_op;
    wire        mem_mem_write;
    wire        mem_mem_read;
    wire        mem_mem_to_reg;
    wire        mem_alu_to_reg;

    // WB Wires
    wire [31:0] wb_ex_result;
    wire [4:0]  wb_rd;
    wire        wb_mem_to_reg;
    wire        wb_alu_to_reg;
    wire [2:0]  wb_alu_op;
    wire [1:0]  wb_mem_read_offset;
    wire [31:0] wb_result;

    assign exception = wb_result === 32'hx && ex_illegal_inst; // Optional assignment

    // ----------------------------------------------------
    // Internal RegFile Forwarding (Read in ID)
    // ----------------------------------------------------
    assign id_reg_rdata1 = (id_rs1 == 5'd0) ? 32'b0 :
                           (wb_alu_to_reg && (wb_rd == id_rs1)) ? wb_result :
                           regs[id_rs1];

    assign id_reg_rdata2 = (id_rs2 == 5'd0) ? 32'b0 :
                           (wb_alu_to_reg && (wb_rd == id_rs2)) ? wb_result :
                           regs[id_rs2];

    // ----------------------------------------------------
    // RegFile Write
    // ----------------------------------------------------
    integer i;
    always @(posedge clk or negedge reset) begin
        if (!reset) begin
            for (i=1; i<32; i=i+1) regs[i] <= 32'b0;
        end else if (wb_alu_to_reg && wb_rd != 5'd0 && !stall) begin
            regs[wb_rd] <= wb_result;
        end
    end

    // ----------------------------------------------------
    // Modules
    // ----------------------------------------------------

    hazard_unit u_hazard (
        .id_ex_rs1        (ex_rs1),
        .id_ex_rs2        (ex_rs2),
        .ex_mem_rd        (mem_rd),
        .ex_mem_reg_write (mem_alu_to_reg),
        .mem_wb_rd        (wb_rd),
        .mem_wb_reg_write (wb_alu_to_reg),
        
        .if_id_rs1        (id_rs1),
        .if_id_rs2        (id_rs2),
        .id_ex_rd         (ex_rd),
        .id_ex_mem_read   (ex_mem_read),
        .branch_taken     (branch_taken),
        
        .forward_a        (forward_a),
        .forward_b        (forward_b),
        .stall_if         (stall_if_haz),
        .stall_id         (stall_id_haz),
        .flush_id         (flush_id_haz),
        .flush_if         (flush_if_haz)
    );

    if_stage #( .RESET_PC(RESET) ) u_if_stage (
        .clk              (clk),
        .reset            (reset),
        .stall            (stage_stall_if),
        .branch_taken     (branch_taken),
        .branch_target    (branch_target),
        .inst_mem_address (inst_mem_address),
        .inst_mem_is_ready(inst_mem_is_ready),
        .pc_o             (if_pc_out)
    );

    if_id_reg u_if_id_reg (
        .clk               (clk),
        .reset             (reset),
        .stall             (stage_stall_id),
        .flush             (flush_if_haz),
        .if_pc             (if_pc_out),
        .inst_mem_read_data(inst_mem_read_data),
        .inst_mem_is_valid (inst_mem_is_valid),
        .id_pc             (id_pc),
        .id_instruction    (id_inst)
    );

    id_stage u_id_stage (
        .instruction_i (id_inst),
        .immediate     (id_immediate),
        .immediate_sel (id_immediate_sel),
        .alu           (id_alu),
        .lui           (id_lui),
        .jal           (id_jal),
        .jalr          (id_jalr),
        .branch        (id_branch),
        .mem_write     (id_mem_write),
        .mem_read      (id_mem_read),
        .mem_to_reg    (id_mem_to_reg),
        .arithsubtype  (id_arithsubtype),
        .src1_sel      (id_rs1),
        .src2_sel      (id_rs2),
        .dest_reg_sel  (id_rd),
        .alu_op        (id_alu_op),
        .illegal_inst  (id_illegal_inst)
    );

    id_ex_reg u_id_ex_reg (
        .clk             (clk),
        .reset           (reset),
        .stall           (stall),
        .flush           (flush_id_haz),
        
        .pc_i            (id_pc),
        .immediate_i     (id_immediate),
        .reg_rdata1_i    (id_reg_rdata1),
        .reg_rdata2_i    (id_reg_rdata2),
        .src1_sel_i      (id_rs1),
        .src2_sel_i      (id_rs2),
        .dest_reg_sel_i  (id_rd),
        .alu_op_i        (id_alu_op),

        .immediate_sel_i (id_immediate_sel),
        .alu_i           (id_alu),
        .lui_i           (id_lui),
        .jal_i           (id_jal),
        .jalr_i          (id_jalr),
        .branch_i        (id_branch),
        .mem_write_i     (id_mem_write),
        .mem_read_i      (id_mem_read),
        .mem_to_reg_i    (id_mem_to_reg),
        .arithsubtype_i  (id_arithsubtype),
        .illegal_inst_i  (id_illegal_inst),

        .pc_o            (ex_pc),
        .immediate_o     (ex_immediate),
        .reg_rdata1_o    (ex_reg_rdata1),
        .reg_rdata2_o    (ex_reg_rdata2),
        .src1_sel_o      (ex_rs1),
        .src2_sel_o      (ex_rs2),
        .dest_reg_sel_o  (ex_rd),
        .alu_op_o        (ex_alu_op),

        .immediate_sel_o (ex_immediate_sel),
        .alu_o           (ex_alu),
        .lui_o           (ex_lui),
        .jal_o           (ex_jal),
        .jalr_o          (ex_jalr),
        .branch_o        (ex_branch),
        .mem_write_o     (ex_mem_write),
        .mem_read_o      (ex_mem_read),
        .mem_to_reg_o    (ex_mem_to_reg),
        .arithsubtype_o  (ex_arithsubtype),
        .illegal_inst_o  (ex_illegal_inst)
    );

    ex_stage u_ex_stage (
        .pc_i               (ex_pc),
        .immediate_i        (ex_immediate),
        .reg_rdata1_i       (ex_reg_rdata1),
        .reg_rdata2_i       (ex_reg_rdata2),
        .alu_op_i           (ex_alu_op),
        .immediate_sel_i    (ex_immediate_sel),
        .alu_i              (ex_alu),
        .lui_i              (ex_lui),
        .jal_i              (ex_jal),
        .jalr_i             (ex_jalr),
        .branch_i           (ex_branch),
        .arithsubtype_i     (ex_arithsubtype),
        
        // Forwarding
        .forward_a          (forward_a),
        .forward_b          (forward_b),
        .forward_ex_mem_val (mem_ex_result),
        .forward_mem_wb_val (wb_result),

        .ex_result          (ex_result_calc),
        .write_data_out     (ex_write_data_calc),
        .branch_taken       (branch_taken),
        .branch_target      (branch_target)
    );

    wire ex_alu_to_reg = (ex_alu | ex_lui | ex_jal | ex_jalr | ex_mem_to_reg);

    ex_mem_reg u_ex_mem_reg (
        .clk            (clk),
        .reset          (reset),
        
        .ex_result_i    (ex_result_calc),
        .write_data_i   (ex_write_data_calc),
        .dest_reg_sel_i (ex_rd),
        .alu_op_i       (ex_alu_op),
        .mem_write_i    (ex_mem_write && !stall), // prevent storing to memory on stalls
        .mem_read_i     (ex_mem_read && !stall),
        .mem_to_reg_i   (ex_mem_to_reg),
        .alu_to_reg_i   (ex_alu_to_reg),
        .stall          (stall),

        .ex_result_o    (mem_ex_result),
        .write_data_o   (mem_write_data),
        .dest_reg_sel_o (mem_rd),
        .alu_op_o       (mem_alu_op),
        .mem_write_o    (mem_mem_write),
        .mem_read_o     (mem_mem_read),
        .mem_to_reg_o   (mem_mem_to_reg),
        .alu_to_reg_o   (mem_alu_to_reg)
    );

    mem_stage u_mem_stage (
        .ex_result_i        (mem_ex_result),
        .write_data_i       (mem_write_data),
        .alu_op_i           (mem_alu_op),
        .mem_write_i        (mem_mem_write),
        .mem_read_i         (mem_mem_read),
        
        .dmem_read_address  (dmem_read_address),
        .dmem_read_ready    (dmem_read_ready),
        
        .dmem_write_address (dmem_write_address),
        .dmem_write_ready   (dmem_write_ready),
        .dmem_write_data    (dmem_write_data),
        .dmem_write_byte    (dmem_write_byte)
    );

    mem_wb_reg u_mem_wb_reg (
        .clk                       (clk),
        .reset                     (reset),
        
        .ex_result_i               (mem_ex_result),
        .dest_reg_sel_i            (mem_rd),
        .mem_to_reg_i              (mem_mem_to_reg),
        .alu_to_reg_i              (mem_alu_to_reg),
        .alu_op_i                  (mem_alu_op),
        .mem_read_address_offset_i (mem_ex_result[1:0]),
        .stall                     (stall),

        .ex_result_o               (wb_ex_result),
        .dest_reg_sel_o            (wb_rd),
        .mem_to_reg_o              (wb_mem_to_reg),
        .alu_to_reg_o              (wb_alu_to_reg),
        .alu_op_o                  (wb_alu_op),
        .mem_read_address_offset_o (wb_mem_read_offset)
    );

    wb_stage u_wb_stage (
        .ex_result_i               (wb_ex_result),
        .dmem_read_data_i          (dmem_read_data_temp),
        .alu_op_i                  (wb_alu_op),
        .mem_read_address_offset_i (wb_mem_read_offset),
        .mem_to_reg_i              (wb_mem_to_reg),
        
        .wb_result_o               (wb_result)
    );

endmodule
