Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate D:\Documentos\OAC\Lab3\RISCV-v2.0\Core\ADC\ADC_Controller.qsys --block-symbol-file --output-directory=D:\Documentos\OAC\Lab3\RISCV-v2.0\Core\ADC\ADC_Controller --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading ADC/ADC_Controller.qsys
Progress: Reading input file
Progress: Adding adc_mega_0 [altera_up_avalon_adc_mega 18.0]
Progress: Parameterizing module adc_mega_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate D:\Documentos\OAC\Lab3\RISCV-v2.0\Core\ADC\ADC_Controller.qsys --synthesis=VERILOG --output-directory=D:\Documentos\OAC\Lab3\RISCV-v2.0\Core\ADC\ADC_Controller\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading ADC/ADC_Controller.qsys
Progress: Reading input file
Progress: Adding adc_mega_0 [altera_up_avalon_adc_mega 18.0]
Progress: Parameterizing module adc_mega_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: ADC_Controller: Generating ADC_Controller "ADC_Controller" for QUARTUS_SYNTH
Info: adc_mega_0: Starting Generation of ADC Controller for DE-series Board
Info: adc_mega_0: D:/programas/intelfpga_lite/18.0/ip/altera/university_program/input_output/altera_up_avalon_adc/hdl/altera_up_avalon_adv_adc.v C:/Users/JOOVIC~1/AppData/Local/Temp/alt8052_7860193477534707113.dir/0002_sopcgen/ADC_Controller_adc_mega_0.v
Info: adc_mega_0: "ADC_Controller" instantiated altera_up_avalon_adc_mega "adc_mega_0"
Info: ADC_Controller: Done "ADC_Controller" with 2 modules, 3 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
